Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Apr 21 10:51:40 2025
| Host         : DESKTOP-2R1EJAP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_env_timing_summary_routed.rpt -pb test_env_timing_summary_routed.pb -rpx test_env_timing_summary_routed.rpx -warn_on_violation
| Design       : test_env
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  34          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.286       -1.136                      9                  772        0.167        0.000                      0                  772        3.750        0.000                       0                   209  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.286       -1.136                      9                  772        0.167        0.000                      0                  772        3.750        0.000                       0                   209  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            9  Failing Endpoints,  Worst Slack       -0.286ns,  Total Violation       -1.136ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.286ns  (required time - arrival time)
  Source:                 inst_IF/s_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InstructionDecode/reg_file/regs_reg_r3_0_7_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.954ns  (logic 1.933ns (19.420%)  route 8.021ns (80.580%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.637     5.158    inst_IF/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  inst_IF/s_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 f  inst_IF/s_pc_reg[6]/Q
                         net (fo=3, routed)           0.600     6.214    inst_IF/s_pc_reg_rep[6]
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.124     6.338 f  inst_IF/led_OBUF[7]_inst_i_2/O
                         net (fo=36, routed)          1.043     7.381    inst_IF/led_OBUF[7]_inst_i_2_n_0
    SLICE_X7Y6           LUT5 (Prop_lut5_I0_O)        0.154     7.535 r  inst_IF/regs_reg_r1_0_7_0_5_i_8/O
                         net (fo=19, routed)          1.187     8.722    InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/ADDRB1
    SLICE_X2Y3           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.355     9.077 r  InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/RAMB/O
                         net (fo=9, routed)           0.962    10.039    InstructionDecode/reg_file/read_data_1[2]
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.348    10.387 r  InstructionDecode/reg_file/Memory_reg_0_63_0_0_i_22/O
                         net (fo=3, routed)           0.930    11.317    InstructionDecode/reg_file/Memory_reg_0_63_0_0_i_22_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I3_O)        0.124    11.441 r  InstructionDecode/reg_file/Memory_reg_0_63_0_0_i_7/O
                         net (fo=1, routed)           0.444    11.885    inst_IF/DebugMemory_reg[15]_6
    SLICE_X4Y10          LUT6 (Prop_lut6_I1_O)        0.124    12.009 r  inst_IF/Memory_reg_0_63_0_0_i_1/O
                         net (fo=50, routed)          1.303    13.312    MemoryUnit/Memory_reg_0_63_13_13/A0
    SLICE_X6Y5           RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    13.436 r  MemoryUnit/Memory_reg_0_63_13_13/SP/O
                         net (fo=2, routed)           0.660    14.096    inst_IF/MemData[13]
    SLICE_X3Y6           LUT3 (Prop_lut3_I0_O)        0.124    14.220 r  inst_IF/regs_reg_r1_0_7_12_15_i_1/O
                         net (fo=3, routed)           0.892    15.112    InstructionDecode/reg_file/regs_reg_r3_0_7_12_15/DIA1
    SLICE_X6Y2           RAMD32                                       r  InstructionDecode/reg_file/regs_reg_r3_0_7_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.518    14.859    InstructionDecode/reg_file/regs_reg_r3_0_7_12_15/WCLK
    SLICE_X6Y2           RAMD32                                       r  InstructionDecode/reg_file/regs_reg_r3_0_7_12_15/RAMA_D1/CLK
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X6Y2           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.826    InstructionDecode/reg_file/regs_reg_r3_0_7_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -15.112    
  -------------------------------------------------------------------
                         slack                                 -0.286    

Slack (VIOLATED) :        -0.176ns  (required time - arrival time)
  Source:                 inst_IF/s_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InstructionDecode/reg_file/regs_reg_r3_0_7_12_15/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.874ns  (logic 1.681ns (17.025%)  route 8.193ns (82.975%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=2 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.637     5.158    inst_IF/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  inst_IF/s_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 f  inst_IF/s_pc_reg[6]/Q
                         net (fo=3, routed)           0.600     6.214    inst_IF/s_pc_reg_rep[6]
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.124     6.338 f  inst_IF/led_OBUF[7]_inst_i_2/O
                         net (fo=36, routed)          1.043     7.381    inst_IF/led_OBUF[7]_inst_i_2_n_0
    SLICE_X7Y6           LUT5 (Prop_lut5_I0_O)        0.154     7.535 r  inst_IF/regs_reg_r1_0_7_0_5_i_8/O
                         net (fo=19, routed)          1.182     8.717    InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/ADDRC1
    SLICE_X2Y3           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.327     9.044 r  InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/RAMC_D1/O
                         net (fo=9, routed)           1.150    10.194    InstructionDecode/reg_file/read_data_1[5]
    SLICE_X5Y6           LUT5 (Prop_lut5_I4_O)        0.124    10.318 r  InstructionDecode/reg_file/Memory_reg_0_63_0_0_i_31/O
                         net (fo=4, routed)           0.980    11.298    InstructionDecode/reg_file/Memory_reg_0_63_0_0_i_31_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I1_O)        0.124    11.422 r  InstructionDecode/reg_file/Memory_reg_0_63_0_0_i_16/O
                         net (fo=1, routed)           0.763    12.185    inst_IF/DebugMemory_reg[15]_2
    SLICE_X5Y8           LUT6 (Prop_lut6_I1_O)        0.124    12.309 r  inst_IF/Memory_reg_0_63_0_0_i_5/O
                         net (fo=50, routed)          0.838    13.147    MemoryUnit/Memory_reg_0_63_15_15/A4
    SLICE_X2Y9           RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    13.271 r  MemoryUnit/Memory_reg_0_63_15_15/SP/O
                         net (fo=2, routed)           0.956    14.227    MemoryUnit/MemData[15]
    SLICE_X5Y5           LUT3 (Prop_lut3_I0_O)        0.124    14.351 r  MemoryUnit/regs_reg_r1_0_7_12_15_i_3/O
                         net (fo=3, routed)           0.681    15.032    InstructionDecode/reg_file/regs_reg_r3_0_7_12_15/DIB1
    SLICE_X6Y2           RAMD32                                       r  InstructionDecode/reg_file/regs_reg_r3_0_7_12_15/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.518    14.859    InstructionDecode/reg_file/regs_reg_r3_0_7_12_15/WCLK
    SLICE_X6Y2           RAMD32                                       r  InstructionDecode/reg_file/regs_reg_r3_0_7_12_15/RAMB_D1/CLK
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X6Y2           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.856    InstructionDecode/reg_file/regs_reg_r3_0_7_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                         -15.032    
  -------------------------------------------------------------------
                         slack                                 -0.176    

Slack (VIOLATED) :        -0.144ns  (required time - arrival time)
  Source:                 inst_IF/s_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.633ns  (logic 1.961ns (20.356%)  route 7.672ns (79.644%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.637     5.158    inst_IF/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  inst_IF/s_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 f  inst_IF/s_pc_reg[6]/Q
                         net (fo=3, routed)           0.600     6.214    inst_IF/s_pc_reg_rep[6]
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.124     6.338 f  inst_IF/led_OBUF[7]_inst_i_2/O
                         net (fo=36, routed)          1.043     7.381    inst_IF/led_OBUF[7]_inst_i_2_n_0
    SLICE_X7Y6           LUT5 (Prop_lut5_I0_O)        0.154     7.535 r  inst_IF/regs_reg_r1_0_7_0_5_i_8/O
                         net (fo=19, routed)          1.187     8.722    InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/ADDRB1
    SLICE_X2Y3           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.355     9.077 r  InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/RAMB/O
                         net (fo=9, routed)           0.962    10.039    InstructionDecode/reg_file/read_data_1[2]
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.348    10.387 r  InstructionDecode/reg_file/Memory_reg_0_63_0_0_i_22/O
                         net (fo=3, routed)           0.930    11.317    InstructionDecode/reg_file/Memory_reg_0_63_0_0_i_22_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I3_O)        0.124    11.441 r  InstructionDecode/reg_file/Memory_reg_0_63_0_0_i_7/O
                         net (fo=1, routed)           0.444    11.885    inst_IF/DebugMemory_reg[15]_6
    SLICE_X4Y10          LUT6 (Prop_lut6_I1_O)        0.124    12.009 r  inst_IF/Memory_reg_0_63_0_0_i_1/O
                         net (fo=50, routed)          1.183    13.192    MemoryUnit/Memory_reg_0_63_5_5/A0
    SLICE_X6Y6           RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    13.316 r  MemoryUnit/Memory_reg_0_63_5_5/SP/O
                         net (fo=2, routed)           0.959    14.275    inst_IF/MemData[5]
    SLICE_X3Y5           LUT3 (Prop_lut3_I0_O)        0.152    14.427 r  inst_IF/regs_reg_r1_0_7_0_5_i_5/O
                         net (fo=3, routed)           0.365    14.792    InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/DIC1
    SLICE_X2Y3           RAMD32                                       r  InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.519    14.860    InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/WCLK
    SLICE_X2Y3           RAMD32                                       r  InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/RAMC_D1/CLK
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y3           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.451    14.648    InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                         -14.792    
  -------------------------------------------------------------------
                         slack                                 -0.144    

Slack (VIOLATED) :        -0.144ns  (required time - arrival time)
  Source:                 inst_IF/s_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InstructionDecode/reg_file/regs_reg_r3_0_7_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.633ns  (logic 1.961ns (20.357%)  route 7.672ns (79.643%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.637     5.158    inst_IF/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  inst_IF/s_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 f  inst_IF/s_pc_reg[6]/Q
                         net (fo=3, routed)           0.600     6.214    inst_IF/s_pc_reg_rep[6]
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.124     6.338 f  inst_IF/led_OBUF[7]_inst_i_2/O
                         net (fo=36, routed)          1.043     7.381    inst_IF/led_OBUF[7]_inst_i_2_n_0
    SLICE_X7Y6           LUT5 (Prop_lut5_I0_O)        0.154     7.535 r  inst_IF/regs_reg_r1_0_7_0_5_i_8/O
                         net (fo=19, routed)          1.187     8.722    InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/ADDRB1
    SLICE_X2Y3           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.355     9.077 r  InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/RAMB/O
                         net (fo=9, routed)           0.962    10.039    InstructionDecode/reg_file/read_data_1[2]
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.348    10.387 r  InstructionDecode/reg_file/Memory_reg_0_63_0_0_i_22/O
                         net (fo=3, routed)           0.930    11.317    InstructionDecode/reg_file/Memory_reg_0_63_0_0_i_22_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I3_O)        0.124    11.441 r  InstructionDecode/reg_file/Memory_reg_0_63_0_0_i_7/O
                         net (fo=1, routed)           0.444    11.885    inst_IF/DebugMemory_reg[15]_6
    SLICE_X4Y10          LUT6 (Prop_lut6_I1_O)        0.124    12.009 r  inst_IF/Memory_reg_0_63_0_0_i_1/O
                         net (fo=50, routed)          1.183    13.192    MemoryUnit/Memory_reg_0_63_5_5/A0
    SLICE_X6Y6           RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    13.316 r  MemoryUnit/Memory_reg_0_63_5_5/SP/O
                         net (fo=2, routed)           0.959    14.275    inst_IF/MemData[5]
    SLICE_X3Y5           LUT3 (Prop_lut3_I0_O)        0.152    14.427 r  inst_IF/regs_reg_r1_0_7_0_5_i_5/O
                         net (fo=3, routed)           0.365    14.791    InstructionDecode/reg_file/regs_reg_r3_0_7_0_5/DIC1
    SLICE_X2Y6           RAMD32                                       r  InstructionDecode/reg_file/regs_reg_r3_0_7_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.519    14.860    InstructionDecode/reg_file/regs_reg_r3_0_7_0_5/WCLK
    SLICE_X2Y6           RAMD32                                       r  InstructionDecode/reg_file/regs_reg_r3_0_7_0_5/RAMC_D1/CLK
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y6           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.451    14.648    InstructionDecode/reg_file/regs_reg_r3_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                         -14.791    
  -------------------------------------------------------------------
                         slack                                 -0.144    

Slack (VIOLATED) :        -0.128ns  (required time - arrival time)
  Source:                 inst_IF/s_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InstructionDecode/reg_file/regs_reg_r2_0_7_12_15/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.824ns  (logic 1.681ns (17.110%)  route 8.143ns (82.890%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=2 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.637     5.158    inst_IF/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  inst_IF/s_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 f  inst_IF/s_pc_reg[6]/Q
                         net (fo=3, routed)           0.600     6.214    inst_IF/s_pc_reg_rep[6]
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.124     6.338 f  inst_IF/led_OBUF[7]_inst_i_2/O
                         net (fo=36, routed)          1.043     7.381    inst_IF/led_OBUF[7]_inst_i_2_n_0
    SLICE_X7Y6           LUT5 (Prop_lut5_I0_O)        0.154     7.535 r  inst_IF/regs_reg_r1_0_7_0_5_i_8/O
                         net (fo=19, routed)          1.182     8.717    InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/ADDRC1
    SLICE_X2Y3           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.327     9.044 r  InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/RAMC_D1/O
                         net (fo=9, routed)           1.150    10.194    InstructionDecode/reg_file/read_data_1[5]
    SLICE_X5Y6           LUT5 (Prop_lut5_I4_O)        0.124    10.318 r  InstructionDecode/reg_file/Memory_reg_0_63_0_0_i_31/O
                         net (fo=4, routed)           0.980    11.298    InstructionDecode/reg_file/Memory_reg_0_63_0_0_i_31_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I1_O)        0.124    11.422 r  InstructionDecode/reg_file/Memory_reg_0_63_0_0_i_16/O
                         net (fo=1, routed)           0.763    12.185    inst_IF/DebugMemory_reg[15]_2
    SLICE_X5Y8           LUT6 (Prop_lut6_I1_O)        0.124    12.309 r  inst_IF/Memory_reg_0_63_0_0_i_5/O
                         net (fo=50, routed)          0.838    13.147    MemoryUnit/Memory_reg_0_63_15_15/A4
    SLICE_X2Y9           RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    13.271 r  MemoryUnit/Memory_reg_0_63_15_15/SP/O
                         net (fo=2, routed)           0.956    14.227    MemoryUnit/MemData[15]
    SLICE_X5Y5           LUT3 (Prop_lut3_I0_O)        0.124    14.351 r  MemoryUnit/regs_reg_r1_0_7_12_15_i_3/O
                         net (fo=3, routed)           0.632    14.983    InstructionDecode/reg_file/regs_reg_r2_0_7_12_15/DIB1
    SLICE_X6Y4           RAMD32                                       r  InstructionDecode/reg_file/regs_reg_r2_0_7_12_15/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.517    14.858    InstructionDecode/reg_file/regs_reg_r2_0_7_12_15/WCLK
    SLICE_X6Y4           RAMD32                                       r  InstructionDecode/reg_file/regs_reg_r2_0_7_12_15/RAMB_D1/CLK
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X6Y4           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.855    InstructionDecode/reg_file/regs_reg_r2_0_7_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                         -14.983    
  -------------------------------------------------------------------
                         slack                                 -0.128    

Slack (VIOLATED) :        -0.091ns  (required time - arrival time)
  Source:                 inst_IF/s_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InstructionDecode/reg_file/regs_reg_r3_0_7_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.628ns  (logic 1.962ns (20.377%)  route 7.666ns (79.623%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.637     5.158    inst_IF/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  inst_IF/s_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 f  inst_IF/s_pc_reg[6]/Q
                         net (fo=3, routed)           0.600     6.214    inst_IF/s_pc_reg_rep[6]
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.124     6.338 f  inst_IF/led_OBUF[7]_inst_i_2/O
                         net (fo=36, routed)          1.043     7.381    inst_IF/led_OBUF[7]_inst_i_2_n_0
    SLICE_X7Y6           LUT5 (Prop_lut5_I0_O)        0.154     7.535 r  inst_IF/regs_reg_r1_0_7_0_5_i_8/O
                         net (fo=19, routed)          1.187     8.722    InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/ADDRB1
    SLICE_X2Y3           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.355     9.077 r  InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/RAMB/O
                         net (fo=9, routed)           0.962    10.039    InstructionDecode/reg_file/read_data_1[2]
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.348    10.387 r  InstructionDecode/reg_file/Memory_reg_0_63_0_0_i_22/O
                         net (fo=3, routed)           0.930    11.317    InstructionDecode/reg_file/Memory_reg_0_63_0_0_i_22_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I3_O)        0.124    11.441 r  InstructionDecode/reg_file/Memory_reg_0_63_0_0_i_7/O
                         net (fo=1, routed)           0.444    11.885    inst_IF/DebugMemory_reg[15]_6
    SLICE_X4Y10          LUT6 (Prop_lut6_I1_O)        0.124    12.009 r  inst_IF/Memory_reg_0_63_0_0_i_1/O
                         net (fo=50, routed)          1.274    13.283    MemoryUnit/Memory_reg_0_63_14_14/A0
    SLICE_X6Y5           RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    13.407 r  MemoryUnit/Memory_reg_0_63_14_14/SP/O
                         net (fo=2, routed)           0.577    13.985    inst_IF/MemData[14]
    SLICE_X5Y5           LUT3 (Prop_lut3_I0_O)        0.153    14.138 r  inst_IF/regs_reg_r1_0_7_12_15_i_4/O
                         net (fo=3, routed)           0.649    14.787    InstructionDecode/reg_file/regs_reg_r3_0_7_12_15/DIB0
    SLICE_X6Y2           RAMD32                                       r  InstructionDecode/reg_file/regs_reg_r3_0_7_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.518    14.859    InstructionDecode/reg_file/regs_reg_r3_0_7_12_15/WCLK
    SLICE_X6Y2           RAMD32                                       r  InstructionDecode/reg_file/regs_reg_r3_0_7_12_15/RAMB/CLK
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X6Y2           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.388    14.696    InstructionDecode/reg_file/regs_reg_r3_0_7_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         14.696    
                         arrival time                         -14.787    
  -------------------------------------------------------------------
                         slack                                 -0.091    

Slack (VIOLATED) :        -0.085ns  (required time - arrival time)
  Source:                 inst_IF/s_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InstructionDecode/reg_file/regs_reg_r2_0_7_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.752ns  (logic 1.933ns (19.821%)  route 7.819ns (80.179%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.637     5.158    inst_IF/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  inst_IF/s_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 f  inst_IF/s_pc_reg[6]/Q
                         net (fo=3, routed)           0.600     6.214    inst_IF/s_pc_reg_rep[6]
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.124     6.338 f  inst_IF/led_OBUF[7]_inst_i_2/O
                         net (fo=36, routed)          1.043     7.381    inst_IF/led_OBUF[7]_inst_i_2_n_0
    SLICE_X7Y6           LUT5 (Prop_lut5_I0_O)        0.154     7.535 r  inst_IF/regs_reg_r1_0_7_0_5_i_8/O
                         net (fo=19, routed)          1.187     8.722    InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/ADDRB1
    SLICE_X2Y3           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.355     9.077 r  InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/RAMB/O
                         net (fo=9, routed)           0.962    10.039    InstructionDecode/reg_file/read_data_1[2]
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.348    10.387 r  InstructionDecode/reg_file/Memory_reg_0_63_0_0_i_22/O
                         net (fo=3, routed)           0.930    11.317    InstructionDecode/reg_file/Memory_reg_0_63_0_0_i_22_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I3_O)        0.124    11.441 r  InstructionDecode/reg_file/Memory_reg_0_63_0_0_i_7/O
                         net (fo=1, routed)           0.444    11.885    inst_IF/DebugMemory_reg[15]_6
    SLICE_X4Y10          LUT6 (Prop_lut6_I1_O)        0.124    12.009 r  inst_IF/Memory_reg_0_63_0_0_i_1/O
                         net (fo=50, routed)          1.303    13.312    MemoryUnit/Memory_reg_0_63_13_13/A0
    SLICE_X6Y5           RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    13.436 r  MemoryUnit/Memory_reg_0_63_13_13/SP/O
                         net (fo=2, routed)           0.660    14.096    inst_IF/MemData[13]
    SLICE_X3Y6           LUT3 (Prop_lut3_I0_O)        0.124    14.220 r  inst_IF/regs_reg_r1_0_7_12_15_i_1/O
                         net (fo=3, routed)           0.690    14.910    InstructionDecode/reg_file/regs_reg_r2_0_7_12_15/DIA1
    SLICE_X6Y4           RAMD32                                       r  InstructionDecode/reg_file/regs_reg_r2_0_7_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.517    14.858    InstructionDecode/reg_file/regs_reg_r2_0_7_12_15/WCLK
    SLICE_X6Y4           RAMD32                                       r  InstructionDecode/reg_file/regs_reg_r2_0_7_12_15/RAMA_D1/CLK
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X6Y4           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.825    InstructionDecode/reg_file/regs_reg_r2_0_7_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                         -14.910    
  -------------------------------------------------------------------
                         slack                                 -0.085    

Slack (VIOLATED) :        -0.079ns  (required time - arrival time)
  Source:                 inst_IF/s_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.626ns  (logic 1.926ns (20.007%)  route 7.700ns (79.993%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=2 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.637     5.158    inst_IF/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  inst_IF/s_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 f  inst_IF/s_pc_reg[6]/Q
                         net (fo=3, routed)           0.600     6.214    inst_IF/s_pc_reg_rep[6]
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.124     6.338 f  inst_IF/led_OBUF[7]_inst_i_2/O
                         net (fo=36, routed)          1.043     7.381    inst_IF/led_OBUF[7]_inst_i_2_n_0
    SLICE_X7Y6           LUT5 (Prop_lut5_I0_O)        0.154     7.535 r  inst_IF/regs_reg_r1_0_7_0_5_i_8/O
                         net (fo=19, routed)          1.013     8.548    InstructionDecode/reg_file/regs_reg_r1_0_7_12_15/ADDRB1
    SLICE_X6Y3           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.355     8.903 r  InstructionDecode/reg_file/regs_reg_r1_0_7_12_15/RAMB/O
                         net (fo=11, routed)          0.957     9.860    InstructionDecode/reg_file/read_data_1[14]
    SLICE_X3Y7           LUT5 (Prop_lut5_I2_O)        0.348    10.208 r  InstructionDecode/reg_file/Memory_reg_0_63_0_0_i_33/O
                         net (fo=4, routed)           0.859    11.068    InstructionDecode/reg_file/Memory_reg_0_63_0_0_i_33_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I0_O)        0.124    11.192 r  InstructionDecode/reg_file/Memory_reg_0_63_0_0_i_14/O
                         net (fo=1, routed)           0.749    11.941    inst_IF/DebugMemory_reg[15]_3
    SLICE_X4Y9           LUT6 (Prop_lut6_I1_O)        0.124    12.065 r  inst_IF/Memory_reg_0_63_0_0_i_4/O
                         net (fo=50, routed)          1.360    13.425    MemoryUnit/Memory_reg_0_63_2_2/A3
    SLICE_X2Y4           RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    13.549 r  MemoryUnit/Memory_reg_0_63_2_2/SP/O
                         net (fo=2, routed)           0.409    13.958    inst_IF/MemData[2]
    SLICE_X0Y4           LUT3 (Prop_lut3_I0_O)        0.117    14.075 r  inst_IF/regs_reg_r1_0_7_0_5_i_4/O
                         net (fo=3, routed)           0.710    14.785    InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/DIB0
    SLICE_X2Y3           RAMD32                                       r  InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.519    14.860    InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/WCLK
    SLICE_X2Y3           RAMD32                                       r  InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/RAMB/CLK
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y3           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.393    14.706    InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                         -14.785    
  -------------------------------------------------------------------
                         slack                                 -0.079    

Slack (VIOLATED) :        -0.004ns  (required time - arrival time)
  Source:                 inst_IF/s_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InstructionDecode/reg_file/regs_reg_r2_0_7_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.493ns  (logic 1.961ns (20.657%)  route 7.532ns (79.343%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.637     5.158    inst_IF/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  inst_IF/s_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 f  inst_IF/s_pc_reg[6]/Q
                         net (fo=3, routed)           0.600     6.214    inst_IF/s_pc_reg_rep[6]
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.124     6.338 f  inst_IF/led_OBUF[7]_inst_i_2/O
                         net (fo=36, routed)          1.043     7.381    inst_IF/led_OBUF[7]_inst_i_2_n_0
    SLICE_X7Y6           LUT5 (Prop_lut5_I0_O)        0.154     7.535 r  inst_IF/regs_reg_r1_0_7_0_5_i_8/O
                         net (fo=19, routed)          1.187     8.722    InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/ADDRB1
    SLICE_X2Y3           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.355     9.077 r  InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/RAMB/O
                         net (fo=9, routed)           0.962    10.039    InstructionDecode/reg_file/read_data_1[2]
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.348    10.387 r  InstructionDecode/reg_file/Memory_reg_0_63_0_0_i_22/O
                         net (fo=3, routed)           0.930    11.317    InstructionDecode/reg_file/Memory_reg_0_63_0_0_i_22_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I3_O)        0.124    11.441 r  InstructionDecode/reg_file/Memory_reg_0_63_0_0_i_7/O
                         net (fo=1, routed)           0.444    11.885    inst_IF/DebugMemory_reg[15]_6
    SLICE_X4Y10          LUT6 (Prop_lut6_I1_O)        0.124    12.009 r  inst_IF/Memory_reg_0_63_0_0_i_1/O
                         net (fo=50, routed)          1.183    13.192    MemoryUnit/Memory_reg_0_63_5_5/A0
    SLICE_X6Y6           RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    13.316 r  MemoryUnit/Memory_reg_0_63_5_5/SP/O
                         net (fo=2, routed)           0.959    14.275    inst_IF/MemData[5]
    SLICE_X3Y5           LUT3 (Prop_lut3_I0_O)        0.152    14.427 r  inst_IF/regs_reg_r1_0_7_0_5_i_5/O
                         net (fo=3, routed)           0.225    14.652    InstructionDecode/reg_file/regs_reg_r2_0_7_0_5/DIC1
    SLICE_X2Y5           RAMD32                                       r  InstructionDecode/reg_file/regs_reg_r2_0_7_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.519    14.860    InstructionDecode/reg_file/regs_reg_r2_0_7_0_5/WCLK
    SLICE_X2Y5           RAMD32                                       r  InstructionDecode/reg_file/regs_reg_r2_0_7_0_5/RAMC_D1/CLK
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y5           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.451    14.648    InstructionDecode/reg_file/regs_reg_r2_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                         -14.652    
  -------------------------------------------------------------------
                         slack                                 -0.004    

Slack (MET) :             0.005ns  (required time - arrival time)
  Source:                 inst_IF/s_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InstructionDecode/reg_file/regs_reg_r2_0_7_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.555ns  (logic 1.710ns (17.896%)  route 7.845ns (82.104%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=2 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.637     5.158    inst_IF/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  inst_IF/s_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 f  inst_IF/s_pc_reg[6]/Q
                         net (fo=3, routed)           0.600     6.214    inst_IF/s_pc_reg_rep[6]
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.124     6.338 f  inst_IF/led_OBUF[7]_inst_i_2/O
                         net (fo=36, routed)          1.043     7.381    inst_IF/led_OBUF[7]_inst_i_2_n_0
    SLICE_X7Y6           LUT5 (Prop_lut5_I0_O)        0.154     7.535 r  inst_IF/regs_reg_r1_0_7_0_5_i_8/O
                         net (fo=19, routed)          1.182     8.717    InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/ADDRC1
    SLICE_X2Y3           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.327     9.044 r  InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/RAMC_D1/O
                         net (fo=9, routed)           1.150    10.194    InstructionDecode/reg_file/read_data_1[5]
    SLICE_X5Y6           LUT5 (Prop_lut5_I4_O)        0.124    10.318 r  InstructionDecode/reg_file/Memory_reg_0_63_0_0_i_31/O
                         net (fo=4, routed)           0.980    11.298    InstructionDecode/reg_file/Memory_reg_0_63_0_0_i_31_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I1_O)        0.124    11.422 r  InstructionDecode/reg_file/Memory_reg_0_63_0_0_i_16/O
                         net (fo=1, routed)           0.763    12.185    inst_IF/DebugMemory_reg[15]_2
    SLICE_X5Y8           LUT6 (Prop_lut6_I1_O)        0.124    12.309 r  inst_IF/Memory_reg_0_63_0_0_i_5/O
                         net (fo=50, routed)          0.778    13.087    MemoryUnit/Memory_reg_0_63_12_12/A4
    SLICE_X6Y10          RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    13.211 r  MemoryUnit/Memory_reg_0_63_12_12/SP/O
                         net (fo=2, routed)           0.631    13.842    inst_IF/MemData[12]
    SLICE_X7Y10          LUT3 (Prop_lut3_I0_O)        0.153    13.995 r  inst_IF/regs_reg_r1_0_7_12_15_i_2/O
                         net (fo=3, routed)           0.718    14.714    InstructionDecode/reg_file/regs_reg_r2_0_7_12_15/DIA0
    SLICE_X6Y4           RAMD32                                       r  InstructionDecode/reg_file/regs_reg_r2_0_7_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.517    14.858    InstructionDecode/reg_file/regs_reg_r2_0_7_12_15/WCLK
    SLICE_X6Y4           RAMD32                                       r  InstructionDecode/reg_file/regs_reg_r2_0_7_12_15/RAMA/CLK
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X6Y4           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.364    14.719    InstructionDecode/reg_file/regs_reg_r2_0_7_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                         -14.714    
  -------------------------------------------------------------------
                         slack                                  0.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 MemoryUnit/debugCount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemoryUnit/DebugMemory_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.133%)  route 0.140ns (42.867%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.593     1.476    MemoryUnit/clk_IBUF_BUFG
    SLICE_X5Y5           FDRE                                         r  MemoryUnit/debugCount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  MemoryUnit/debugCount_reg[5]/Q
                         net (fo=17, routed)          0.140     1.757    MemoryUnit/Memory_reg_0_63_3_3/DPRA5
    SLICE_X2Y4           RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.045     1.802 r  MemoryUnit/Memory_reg_0_63_3_3/DP/O
                         net (fo=1, routed)           0.000     1.802    MemoryUnit/DebugMemory0[3]
    SLICE_X2Y4           FDRE                                         r  MemoryUnit/DebugMemory_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.866     1.993    MemoryUnit/clk_IBUF_BUFG
    SLICE_X2Y4           FDRE                                         r  MemoryUnit/DebugMemory_reg[3]/C
                         clock pessimism             -0.478     1.515    
    SLICE_X2Y4           FDRE (Hold_fdre_C_D)         0.120     1.635    MemoryUnit/DebugMemory_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 mpg_rst/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg_rst/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.667%)  route 0.161ns (53.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.591     1.474    mpg_rst/clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  mpg_rst/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  mpg_rst/Q1_reg/Q
                         net (fo=1, routed)           0.161     1.776    mpg_rst/Q1_reg_n_0
    SLICE_X4Y15          FDRE                                         r  mpg_rst/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.858     1.985    mpg_rst/clk_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  mpg_rst/Q2_reg/C
                         clock pessimism             -0.478     1.507    
    SLICE_X4Y15          FDRE (Hold_fdre_C_D)         0.070     1.577    mpg_rst/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 mpg_debug_rst/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InstructionDecode/reg_file/debugCount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.649%)  route 0.069ns (23.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.591     1.474    mpg_debug_rst/clk_IBUF_BUFG
    SLICE_X5Y10          FDRE                                         r  mpg_debug_rst/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDRE (Prop_fdre_C_Q)         0.128     1.602 r  mpg_debug_rst/Q3_reg/Q
                         net (fo=5, routed)           0.069     1.671    InstructionDecode/reg_file/Q3_1
    SLICE_X5Y10          LUT6 (Prop_lut6_I4_O)        0.099     1.770 r  InstructionDecode/reg_file/debugCount[0]_i_1/O
                         net (fo=1, routed)           0.000     1.770    InstructionDecode/reg_file/debugCount[0]_i_1_n_0
    SLICE_X5Y10          FDRE                                         r  InstructionDecode/reg_file/debugCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.862     1.989    InstructionDecode/reg_file/clk_IBUF_BUFG
    SLICE_X5Y10          FDRE                                         r  InstructionDecode/reg_file/debugCount_reg[0]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X5Y10          FDRE (Hold_fdre_C_D)         0.092     1.566    InstructionDecode/reg_file/debugCount_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 MemoryUnit/debugCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemoryUnit/DebugMemory_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.233%)  route 0.163ns (46.767%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.592     1.475    MemoryUnit/clk_IBUF_BUFG
    SLICE_X7Y9           FDRE                                         r  MemoryUnit/debugCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  MemoryUnit/debugCount_reg[3]/Q
                         net (fo=19, routed)          0.163     1.780    MemoryUnit/Memory_reg_0_63_10_10/DPRA3
    SLICE_X6Y9           RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.045     1.825 r  MemoryUnit/Memory_reg_0_63_10_10/DP/O
                         net (fo=1, routed)           0.000     1.825    MemoryUnit/DebugMemory0[10]
    SLICE_X6Y9           FDRE                                         r  MemoryUnit/DebugMemory_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.863     1.990    MemoryUnit/clk_IBUF_BUFG
    SLICE_X6Y9           FDRE                                         r  MemoryUnit/DebugMemory_reg[10]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X6Y9           FDRE (Hold_fdre_C_D)         0.120     1.608    MemoryUnit/DebugMemory_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 mpg_debug_rst/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg_debug_rst/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.411%)  route 0.184ns (56.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.591     1.474    mpg_debug_rst/clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  mpg_debug_rst/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  mpg_debug_rst/Q1_reg/Q
                         net (fo=1, routed)           0.184     1.799    mpg_debug_rst/Q1_reg_n_0
    SLICE_X4Y10          FDRE                                         r  mpg_debug_rst/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.862     1.989    mpg_debug_rst/clk_IBUF_BUFG
    SLICE_X4Y10          FDRE                                         r  mpg_debug_rst/Q2_reg/C
                         clock pessimism             -0.478     1.511    
    SLICE_X4Y10          FDRE (Hold_fdre_C_D)         0.070     1.581    mpg_debug_rst/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 mpg_i_fetch/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg_i_fetch/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.536%)  route 0.183ns (56.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.591     1.474    mpg_i_fetch/clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  mpg_i_fetch/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  mpg_i_fetch/Q1_reg/Q
                         net (fo=1, routed)           0.183     1.798    mpg_i_fetch/Q1
    SLICE_X4Y15          FDRE                                         r  mpg_i_fetch/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.858     1.985    mpg_i_fetch/clk_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  mpg_i_fetch/Q2_reg/C
                         clock pessimism             -0.478     1.507    
    SLICE_X4Y15          FDRE (Hold_fdre_C_D)         0.070     1.577    mpg_i_fetch/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 mpg_debug_en/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg_debug_en/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.712%)  route 0.153ns (48.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.589     1.472    mpg_debug_en/clk_IBUF_BUFG
    SLICE_X6Y15          FDRE                                         r  mpg_debug_en/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  mpg_debug_en/Q1_reg/Q
                         net (fo=1, routed)           0.153     1.789    mpg_debug_en/Q1_reg_n_0
    SLICE_X5Y15          FDRE                                         r  mpg_debug_en/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.858     1.985    mpg_debug_en/clk_IBUF_BUFG
    SLICE_X5Y15          FDRE                                         r  mpg_debug_en/Q2_reg/C
                         clock pessimism             -0.499     1.486    
    SLICE_X5Y15          FDRE (Hold_fdre_C_D)         0.070     1.556    mpg_debug_en/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 InstructionDecode/reg_file/debugCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InstructionDecode/reg_file/debugCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.000%)  route 0.140ns (43.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.591     1.474    InstructionDecode/reg_file/clk_IBUF_BUFG
    SLICE_X5Y10          FDRE                                         r  InstructionDecode/reg_file/debugCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  InstructionDecode/reg_file/debugCount_reg[1]/Q
                         net (fo=20, routed)          0.140     1.755    InstructionDecode/reg_file/debugCount_reg_n_0_[1]
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.045     1.800 r  InstructionDecode/reg_file/debugCount[1]_i_1/O
                         net (fo=1, routed)           0.000     1.800    InstructionDecode/reg_file/debugCount[1]_i_1_n_0
    SLICE_X5Y10          FDRE                                         r  InstructionDecode/reg_file/debugCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.862     1.989    InstructionDecode/reg_file/clk_IBUF_BUFG
    SLICE_X5Y10          FDRE                                         r  InstructionDecode/reg_file/debugCount_reg[1]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X5Y10          FDRE (Hold_fdre_C_D)         0.091     1.565    InstructionDecode/reg_file/debugCount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDisplay/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.251ns (70.670%)  route 0.104ns (29.330%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.567     1.450    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X9Y0           FDRE                                         r  SevenSegmentDisplay/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.141     1.591 r  SevenSegmentDisplay/counter_reg[1]/Q
                         net (fo=1, routed)           0.104     1.695    SevenSegmentDisplay/counter_reg_n_0_[1]
    SLICE_X9Y0           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.805 r  SevenSegmentDisplay/counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.805    SevenSegmentDisplay/counter_reg[0]_i_1_n_6
    SLICE_X9Y0           FDRE                                         r  SevenSegmentDisplay/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.837     1.964    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X9Y0           FDRE                                         r  SevenSegmentDisplay/counter_reg[1]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X9Y0           FDRE (Hold_fdre_C_D)         0.105     1.555    SevenSegmentDisplay/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDisplay/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.252ns (70.951%)  route 0.103ns (29.049%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.567     1.450    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X9Y0           FDRE                                         r  SevenSegmentDisplay/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.141     1.591 r  SevenSegmentDisplay/counter_reg[2]/Q
                         net (fo=1, routed)           0.103     1.694    SevenSegmentDisplay/counter_reg_n_0_[2]
    SLICE_X9Y0           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.805 r  SevenSegmentDisplay/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.805    SevenSegmentDisplay/counter_reg[0]_i_1_n_5
    SLICE_X9Y0           FDRE                                         r  SevenSegmentDisplay/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.837     1.964    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X9Y0           FDRE                                         r  SevenSegmentDisplay/counter_reg[2]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X9Y0           FDRE (Hold_fdre_C_D)         0.105     1.555    SevenSegmentDisplay/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y6     InstructionDecode/reg_file/DebugReg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y11    InstructionDecode/reg_file/DebugReg_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y11    InstructionDecode/reg_file/DebugReg_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y2     InstructionDecode/reg_file/DebugReg_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y2     InstructionDecode/reg_file/DebugReg_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y2     InstructionDecode/reg_file/DebugReg_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y2     InstructionDecode/reg_file/DebugReg_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y6     InstructionDecode/reg_file/DebugReg_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y6     InstructionDecode/reg_file/DebugReg_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y3     InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y3     InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y3     InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y3     InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y3     InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y3     InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y3     InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y3     InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y3     InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y3     InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y3     InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y3     InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y3     InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y3     InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y3     InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y3     InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y3     InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y3     InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y3     InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y3     InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.414ns  (logic 5.705ns (34.756%)  route 10.709ns (65.244%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=32, routed)          3.760     5.226    inst_IF/sw_IBUF[0]
    SLICE_X7Y10          LUT6 (Prop_lut6_I4_O)        0.124     5.350 r  inst_IF/cat_OBUF[6]_inst_i_54/O
                         net (fo=1, routed)           0.647     5.997    InstructionDecode/reg_file/cat_OBUF[6]_inst_i_5_2
    SLICE_X7Y10          LUT6 (Prop_lut6_I3_O)        0.124     6.121 r  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           1.245     7.366    InstructionDecode/reg_file/s_digits[9]
    SLICE_X6Y1           LUT6 (Prop_lut6_I5_O)        0.124     7.490 r  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.753     8.243    InstructionDecode/reg_file/SevenSegmentDisplay/number__29[1]
    SLICE_X7Y1           LUT4 (Prop_lut4_I3_O)        0.153     8.396 r  InstructionDecode/reg_file/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.304    12.700    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.714    16.414 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.414    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.105ns  (logic 5.728ns (35.564%)  route 10.378ns (64.436%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=32, routed)          3.760     5.226    inst_IF/sw_IBUF[0]
    SLICE_X7Y10          LUT6 (Prop_lut6_I4_O)        0.124     5.350 r  inst_IF/cat_OBUF[6]_inst_i_54/O
                         net (fo=1, routed)           0.647     5.997    InstructionDecode/reg_file/cat_OBUF[6]_inst_i_5_2
    SLICE_X7Y10          LUT6 (Prop_lut6_I3_O)        0.124     6.121 r  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           1.245     7.366    InstructionDecode/reg_file/s_digits[9]
    SLICE_X6Y1           LUT6 (Prop_lut6_I5_O)        0.124     7.490 r  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.667     8.157    InstructionDecode/reg_file/SevenSegmentDisplay/number__29[1]
    SLICE_X7Y1           LUT4 (Prop_lut4_I3_O)        0.152     8.309 r  InstructionDecode/reg_file/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.059    12.368    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    16.105 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.105    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.880ns  (logic 5.491ns (34.579%)  route 10.389ns (65.421%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=32, routed)          3.760     5.226    inst_IF/sw_IBUF[0]
    SLICE_X7Y10          LUT6 (Prop_lut6_I4_O)        0.124     5.350 r  inst_IF/cat_OBUF[6]_inst_i_54/O
                         net (fo=1, routed)           0.647     5.997    InstructionDecode/reg_file/cat_OBUF[6]_inst_i_5_2
    SLICE_X7Y10          LUT6 (Prop_lut6_I3_O)        0.124     6.121 r  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           1.245     7.366    InstructionDecode/reg_file/s_digits[9]
    SLICE_X6Y1           LUT6 (Prop_lut6_I5_O)        0.124     7.490 r  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.667     8.157    InstructionDecode/reg_file/SevenSegmentDisplay/number__29[1]
    SLICE_X7Y1           LUT4 (Prop_lut4_I2_O)        0.124     8.281 r  InstructionDecode/reg_file/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.070    12.351    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    15.880 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.880    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.726ns  (logic 5.466ns (34.761%)  route 10.260ns (65.239%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=32, routed)          3.760     5.226    inst_IF/sw_IBUF[0]
    SLICE_X7Y10          LUT6 (Prop_lut6_I4_O)        0.124     5.350 r  inst_IF/cat_OBUF[6]_inst_i_54/O
                         net (fo=1, routed)           0.647     5.997    InstructionDecode/reg_file/cat_OBUF[6]_inst_i_5_2
    SLICE_X7Y10          LUT6 (Prop_lut6_I3_O)        0.124     6.121 r  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           1.245     7.366    InstructionDecode/reg_file/s_digits[9]
    SLICE_X6Y1           LUT6 (Prop_lut6_I5_O)        0.124     7.490 r  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.753     8.243    InstructionDecode/reg_file/SevenSegmentDisplay/number__29[1]
    SLICE_X7Y1           LUT4 (Prop_lut4_I3_O)        0.124     8.367 r  InstructionDecode/reg_file/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.854    12.222    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    15.726 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.726    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.713ns  (logic 5.497ns (34.985%)  route 10.216ns (65.015%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=32, routed)          3.760     5.226    inst_IF/sw_IBUF[0]
    SLICE_X7Y10          LUT6 (Prop_lut6_I4_O)        0.124     5.350 r  inst_IF/cat_OBUF[6]_inst_i_54/O
                         net (fo=1, routed)           0.647     5.997    InstructionDecode/reg_file/cat_OBUF[6]_inst_i_5_2
    SLICE_X7Y10          LUT6 (Prop_lut6_I3_O)        0.124     6.121 r  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           1.245     7.366    InstructionDecode/reg_file/s_digits[9]
    SLICE_X6Y1           LUT6 (Prop_lut6_I5_O)        0.124     7.490 r  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.666     8.156    InstructionDecode/reg_file/SevenSegmentDisplay/number__29[1]
    SLICE_X7Y1           LUT4 (Prop_lut4_I2_O)        0.124     8.280 r  InstructionDecode/reg_file/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.898    12.178    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    15.713 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.713    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.505ns  (logic 5.482ns (35.356%)  route 10.023ns (64.644%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=32, routed)          3.760     5.226    inst_IF/sw_IBUF[0]
    SLICE_X7Y10          LUT6 (Prop_lut6_I4_O)        0.124     5.350 f  inst_IF/cat_OBUF[6]_inst_i_54/O
                         net (fo=1, routed)           0.647     5.997    InstructionDecode/reg_file/cat_OBUF[6]_inst_i_5_2
    SLICE_X7Y10          LUT6 (Prop_lut6_I3_O)        0.124     6.121 f  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           1.245     7.366    InstructionDecode/reg_file/s_digits[9]
    SLICE_X6Y1           LUT6 (Prop_lut6_I5_O)        0.124     7.490 f  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.748     8.238    InstructionDecode/reg_file/SevenSegmentDisplay/number__29[1]
    SLICE_X7Y1           LUT4 (Prop_lut4_I1_O)        0.124     8.362 r  InstructionDecode/reg_file/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.623    11.985    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    15.505 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.505    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.208ns  (logic 5.730ns (37.674%)  route 9.478ns (62.326%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=32, routed)          3.760     5.226    inst_IF/sw_IBUF[0]
    SLICE_X7Y10          LUT6 (Prop_lut6_I4_O)        0.124     5.350 r  inst_IF/cat_OBUF[6]_inst_i_54/O
                         net (fo=1, routed)           0.647     5.997    InstructionDecode/reg_file/cat_OBUF[6]_inst_i_5_2
    SLICE_X7Y10          LUT6 (Prop_lut6_I3_O)        0.124     6.121 r  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           1.245     7.366    InstructionDecode/reg_file/s_digits[9]
    SLICE_X6Y1           LUT6 (Prop_lut6_I5_O)        0.124     7.490 r  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.666     8.156    InstructionDecode/reg_file/SevenSegmentDisplay/number__29[1]
    SLICE_X7Y1           LUT4 (Prop_lut4_I3_O)        0.152     8.308 r  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.161    11.468    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.739    15.208 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.208    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.902ns  (logic 1.695ns (43.449%)  route 2.206ns (56.551%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=32, routed)          0.594     0.812    InstructionDecode/reg_file/sw_IBUF[3]
    SLICE_X4Y1           LUT6 (Prop_lut6_I2_O)        0.045     0.857 r  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_53/O
                         net (fo=1, routed)           0.185     1.042    InstructionDecode/reg_file/cat_OBUF[6]_inst_i_53_n_0
    SLICE_X6Y1           LUT6 (Prop_lut6_I5_O)        0.045     1.087 r  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.091     1.179    InstructionDecode/reg_file/s_digits[13]
    SLICE_X6Y1           LUT6 (Prop_lut6_I2_O)        0.045     1.224 r  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.230     1.453    InstructionDecode/reg_file/SevenSegmentDisplay/number__29[1]
    SLICE_X7Y1           LUT4 (Prop_lut4_I3_O)        0.043     1.496 r  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.106     2.602    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.299     3.902 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.902    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.048ns  (logic 1.619ns (39.993%)  route 2.429ns (60.007%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=32, routed)          0.696     0.913    InstructionDecode/reg_file/sw_IBUF[3]
    SLICE_X7Y3           LUT6 (Prop_lut6_I2_O)        0.045     0.958 r  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.108     1.066    InstructionDecode/reg_file/cat_OBUF[6]_inst_i_37_n_0
    SLICE_X7Y2           LUT6 (Prop_lut6_I5_O)        0.045     1.111 r  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.082     1.194    InstructionDecode/reg_file/s_digits[12]
    SLICE_X7Y2           LUT6 (Prop_lut6_I2_O)        0.045     1.239 r  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.221     1.460    InstructionDecode/reg_file/SevenSegmentDisplay/number__29[0]
    SLICE_X7Y1           LUT4 (Prop_lut4_I3_O)        0.045     1.505 r  InstructionDecode/reg_file/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.322     2.827    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.048 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.048    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.105ns  (logic 1.603ns (39.063%)  route 2.501ns (60.937%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=32, routed)          0.696     0.913    InstructionDecode/reg_file/sw_IBUF[3]
    SLICE_X7Y3           LUT6 (Prop_lut6_I2_O)        0.045     0.958 r  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.108     1.066    InstructionDecode/reg_file/cat_OBUF[6]_inst_i_37_n_0
    SLICE_X7Y2           LUT6 (Prop_lut6_I5_O)        0.045     1.111 r  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.082     1.194    InstructionDecode/reg_file/s_digits[12]
    SLICE_X7Y2           LUT6 (Prop_lut6_I2_O)        0.045     1.239 r  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.166     1.405    InstructionDecode/reg_file/SevenSegmentDisplay/number__29[0]
    SLICE_X7Y1           LUT4 (Prop_lut4_I2_O)        0.045     1.450 r  InstructionDecode/reg_file/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.449     2.899    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.105 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.105    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.192ns  (logic 1.634ns (38.981%)  route 2.558ns (61.019%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=32, routed)          0.594     0.812    InstructionDecode/reg_file/sw_IBUF[3]
    SLICE_X4Y1           LUT6 (Prop_lut6_I2_O)        0.045     0.857 r  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_53/O
                         net (fo=1, routed)           0.185     1.042    InstructionDecode/reg_file/cat_OBUF[6]_inst_i_53_n_0
    SLICE_X6Y1           LUT6 (Prop_lut6_I5_O)        0.045     1.087 r  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.091     1.179    InstructionDecode/reg_file/s_digits[13]
    SLICE_X6Y1           LUT6 (Prop_lut6_I2_O)        0.045     1.224 r  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.230     1.453    InstructionDecode/reg_file/SevenSegmentDisplay/number__29[1]
    SLICE_X7Y1           LUT4 (Prop_lut4_I2_O)        0.045     1.498 r  InstructionDecode/reg_file/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.457     2.956    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.192 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.192    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.268ns  (logic 1.628ns (38.146%)  route 2.640ns (61.854%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=32, routed)          0.594     0.812    InstructionDecode/reg_file/sw_IBUF[3]
    SLICE_X4Y1           LUT6 (Prop_lut6_I2_O)        0.045     0.857 r  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_53/O
                         net (fo=1, routed)           0.185     1.042    InstructionDecode/reg_file/cat_OBUF[6]_inst_i_53_n_0
    SLICE_X6Y1           LUT6 (Prop_lut6_I5_O)        0.045     1.087 r  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.091     1.179    InstructionDecode/reg_file/s_digits[13]
    SLICE_X6Y1           LUT6 (Prop_lut6_I2_O)        0.045     1.224 r  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.230     1.453    InstructionDecode/reg_file/SevenSegmentDisplay/number__29[1]
    SLICE_X7Y1           LUT4 (Prop_lut4_I2_O)        0.045     1.498 r  InstructionDecode/reg_file/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.539     3.038    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.268 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.268    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.361ns  (logic 1.695ns (38.876%)  route 2.665ns (61.124%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=32, routed)          0.594     0.812    InstructionDecode/reg_file/sw_IBUF[3]
    SLICE_X4Y1           LUT6 (Prop_lut6_I2_O)        0.045     0.857 r  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_53/O
                         net (fo=1, routed)           0.185     1.042    InstructionDecode/reg_file/cat_OBUF[6]_inst_i_53_n_0
    SLICE_X6Y1           LUT6 (Prop_lut6_I5_O)        0.045     1.087 r  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.091     1.179    InstructionDecode/reg_file/s_digits[13]
    SLICE_X6Y1           LUT6 (Prop_lut6_I2_O)        0.045     1.224 r  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.230     1.453    InstructionDecode/reg_file/SevenSegmentDisplay/number__29[1]
    SLICE_X7Y1           LUT4 (Prop_lut4_I3_O)        0.044     1.497 r  InstructionDecode/reg_file/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.565     3.062    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.298     4.361 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.361    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.411ns  (logic 1.681ns (38.099%)  route 2.731ns (61.901%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=32, routed)          0.696     0.913    InstructionDecode/reg_file/sw_IBUF[3]
    SLICE_X7Y3           LUT6 (Prop_lut6_I2_O)        0.045     0.958 r  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.108     1.066    InstructionDecode/reg_file/cat_OBUF[6]_inst_i_37_n_0
    SLICE_X7Y2           LUT6 (Prop_lut6_I5_O)        0.045     1.111 r  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.082     1.194    InstructionDecode/reg_file/s_digits[12]
    SLICE_X7Y2           LUT6 (Prop_lut6_I2_O)        0.045     1.239 r  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.166     1.405    InstructionDecode/reg_file/SevenSegmentDisplay/number__29[0]
    SLICE_X7Y1           LUT4 (Prop_lut4_I2_O)        0.051     1.456 r  InstructionDecode/reg_file/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.679     3.135    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.277     4.411 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.411    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_IF/s_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.680ns  (logic 6.049ns (29.248%)  route 14.632ns (70.752%))
  Logic Levels:           12  (LUT4=2 LUT5=1 LUT6=6 OBUF=1 RAMD32=1 RAMD64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.637     5.158    inst_IF/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  inst_IF/s_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 f  inst_IF/s_pc_reg[6]/Q
                         net (fo=3, routed)           0.600     6.214    inst_IF/s_pc_reg_rep[6]
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.124     6.338 f  inst_IF/led_OBUF[7]_inst_i_2/O
                         net (fo=36, routed)          1.043     7.381    inst_IF/led_OBUF[7]_inst_i_2_n_0
    SLICE_X7Y6           LUT5 (Prop_lut5_I0_O)        0.154     7.535 r  inst_IF/regs_reg_r1_0_7_0_5_i_8/O
                         net (fo=19, routed)          1.187     8.722    InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/ADDRB1
    SLICE_X2Y3           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.355     9.077 r  InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/RAMB/O
                         net (fo=9, routed)           0.962    10.039    InstructionDecode/reg_file/read_data_1[2]
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.348    10.387 r  InstructionDecode/reg_file/Memory_reg_0_63_0_0_i_22/O
                         net (fo=3, routed)           0.930    11.317    InstructionDecode/reg_file/Memory_reg_0_63_0_0_i_22_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I3_O)        0.124    11.441 r  InstructionDecode/reg_file/Memory_reg_0_63_0_0_i_7/O
                         net (fo=1, routed)           0.444    11.885    inst_IF/DebugMemory_reg[15]_6
    SLICE_X4Y10          LUT6 (Prop_lut6_I1_O)        0.124    12.009 r  inst_IF/Memory_reg_0_63_0_0_i_1/O
                         net (fo=50, routed)          1.492    13.501    MemoryUnit/Memory_reg_0_63_3_3/A0
    SLICE_X2Y4           RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    13.625 r  MemoryUnit/Memory_reg_0_63_3_3/SP/O
                         net (fo=2, routed)           1.013    14.638    inst_IF/MemData[3]
    SLICE_X2Y2           LUT6 (Prop_lut6_I1_O)        0.124    14.762 r  inst_IF/cat_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           1.011    15.773    InstructionDecode/reg_file/cat_OBUF[6]_inst_i_2_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I3_O)        0.124    15.897 r  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.809    16.706    InstructionDecode/reg_file/s_digits[3]
    SLICE_X7Y3           LUT6 (Prop_lut6_I1_O)        0.124    16.830 r  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.837    17.667    InstructionDecode/reg_file/SevenSegmentDisplay/number__29[3]
    SLICE_X7Y1           LUT4 (Prop_lut4_I0_O)        0.154    17.821 r  InstructionDecode/reg_file/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.304    22.125    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.714    25.839 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    25.839    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/s_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.319ns  (logic 6.071ns (29.877%)  route 14.248ns (70.123%))
  Logic Levels:           12  (LUT4=2 LUT5=1 LUT6=6 OBUF=1 RAMD32=1 RAMD64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.637     5.158    inst_IF/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  inst_IF/s_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 f  inst_IF/s_pc_reg[6]/Q
                         net (fo=3, routed)           0.600     6.214    inst_IF/s_pc_reg_rep[6]
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.124     6.338 f  inst_IF/led_OBUF[7]_inst_i_2/O
                         net (fo=36, routed)          1.043     7.381    inst_IF/led_OBUF[7]_inst_i_2_n_0
    SLICE_X7Y6           LUT5 (Prop_lut5_I0_O)        0.154     7.535 r  inst_IF/regs_reg_r1_0_7_0_5_i_8/O
                         net (fo=19, routed)          1.187     8.722    InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/ADDRB1
    SLICE_X2Y3           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.355     9.077 r  InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/RAMB/O
                         net (fo=9, routed)           0.962    10.039    InstructionDecode/reg_file/read_data_1[2]
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.348    10.387 r  InstructionDecode/reg_file/Memory_reg_0_63_0_0_i_22/O
                         net (fo=3, routed)           0.930    11.317    InstructionDecode/reg_file/Memory_reg_0_63_0_0_i_22_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I3_O)        0.124    11.441 r  InstructionDecode/reg_file/Memory_reg_0_63_0_0_i_7/O
                         net (fo=1, routed)           0.444    11.885    inst_IF/DebugMemory_reg[15]_6
    SLICE_X4Y10          LUT6 (Prop_lut6_I1_O)        0.124    12.009 r  inst_IF/Memory_reg_0_63_0_0_i_1/O
                         net (fo=50, routed)          1.087    13.096    MemoryUnit/Memory_reg_0_63_8_8/A0
    SLICE_X2Y7           RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    13.220 r  MemoryUnit/Memory_reg_0_63_8_8/SP/O
                         net (fo=2, routed)           1.539    14.758    inst_IF/MemData[8]
    SLICE_X8Y4           LUT6 (Prop_lut6_I1_O)        0.124    14.882 r  inst_IF/cat_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           0.483    15.366    InstructionDecode/reg_file/cat_OBUF[6]_inst_i_3_2
    SLICE_X8Y4           LUT6 (Prop_lut6_I3_O)        0.124    15.490 r  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.073    16.563    InstructionDecode/reg_file/s_digits[8]
    SLICE_X7Y2           LUT6 (Prop_lut6_I5_O)        0.124    16.687 r  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.842    17.529    InstructionDecode/reg_file/SevenSegmentDisplay/number__29[0]
    SLICE_X7Y1           LUT4 (Prop_lut4_I2_O)        0.152    17.681 r  InstructionDecode/reg_file/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.059    21.739    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    25.477 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    25.477    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/s_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.094ns  (logic 5.834ns (29.035%)  route 14.260ns (70.965%))
  Logic Levels:           12  (LUT4=2 LUT5=1 LUT6=6 OBUF=1 RAMD32=1 RAMD64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.637     5.158    inst_IF/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  inst_IF/s_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 f  inst_IF/s_pc_reg[6]/Q
                         net (fo=3, routed)           0.600     6.214    inst_IF/s_pc_reg_rep[6]
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.124     6.338 f  inst_IF/led_OBUF[7]_inst_i_2/O
                         net (fo=36, routed)          1.043     7.381    inst_IF/led_OBUF[7]_inst_i_2_n_0
    SLICE_X7Y6           LUT5 (Prop_lut5_I0_O)        0.154     7.535 r  inst_IF/regs_reg_r1_0_7_0_5_i_8/O
                         net (fo=19, routed)          1.187     8.722    InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/ADDRB1
    SLICE_X2Y3           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.355     9.077 r  InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/RAMB/O
                         net (fo=9, routed)           0.962    10.039    InstructionDecode/reg_file/read_data_1[2]
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.348    10.387 r  InstructionDecode/reg_file/Memory_reg_0_63_0_0_i_22/O
                         net (fo=3, routed)           0.930    11.317    InstructionDecode/reg_file/Memory_reg_0_63_0_0_i_22_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I3_O)        0.124    11.441 r  InstructionDecode/reg_file/Memory_reg_0_63_0_0_i_7/O
                         net (fo=1, routed)           0.444    11.885    inst_IF/DebugMemory_reg[15]_6
    SLICE_X4Y10          LUT6 (Prop_lut6_I1_O)        0.124    12.009 r  inst_IF/Memory_reg_0_63_0_0_i_1/O
                         net (fo=50, routed)          1.087    13.096    MemoryUnit/Memory_reg_0_63_8_8/A0
    SLICE_X2Y7           RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    13.220 r  MemoryUnit/Memory_reg_0_63_8_8/SP/O
                         net (fo=2, routed)           1.539    14.758    inst_IF/MemData[8]
    SLICE_X8Y4           LUT6 (Prop_lut6_I1_O)        0.124    14.882 r  inst_IF/cat_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           0.483    15.366    InstructionDecode/reg_file/cat_OBUF[6]_inst_i_3_2
    SLICE_X8Y4           LUT6 (Prop_lut6_I3_O)        0.124    15.490 r  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.073    16.563    InstructionDecode/reg_file/s_digits[8]
    SLICE_X7Y2           LUT6 (Prop_lut6_I5_O)        0.124    16.687 r  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.842    17.529    InstructionDecode/reg_file/SevenSegmentDisplay/number__29[0]
    SLICE_X7Y1           LUT4 (Prop_lut4_I3_O)        0.124    17.653 r  InstructionDecode/reg_file/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.070    21.723    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    25.252 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    25.252    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/s_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.992ns  (logic 5.809ns (29.059%)  route 14.182ns (70.941%))
  Logic Levels:           12  (LUT4=2 LUT5=1 LUT6=6 OBUF=1 RAMD32=1 RAMD64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.637     5.158    inst_IF/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  inst_IF/s_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 f  inst_IF/s_pc_reg[6]/Q
                         net (fo=3, routed)           0.600     6.214    inst_IF/s_pc_reg_rep[6]
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.124     6.338 f  inst_IF/led_OBUF[7]_inst_i_2/O
                         net (fo=36, routed)          1.043     7.381    inst_IF/led_OBUF[7]_inst_i_2_n_0
    SLICE_X7Y6           LUT5 (Prop_lut5_I0_O)        0.154     7.535 r  inst_IF/regs_reg_r1_0_7_0_5_i_8/O
                         net (fo=19, routed)          1.187     8.722    InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/ADDRB1
    SLICE_X2Y3           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.355     9.077 r  InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/RAMB/O
                         net (fo=9, routed)           0.962    10.039    InstructionDecode/reg_file/read_data_1[2]
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.348    10.387 r  InstructionDecode/reg_file/Memory_reg_0_63_0_0_i_22/O
                         net (fo=3, routed)           0.930    11.317    InstructionDecode/reg_file/Memory_reg_0_63_0_0_i_22_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I3_O)        0.124    11.441 r  InstructionDecode/reg_file/Memory_reg_0_63_0_0_i_7/O
                         net (fo=1, routed)           0.444    11.885    inst_IF/DebugMemory_reg[15]_6
    SLICE_X4Y10          LUT6 (Prop_lut6_I1_O)        0.124    12.009 r  inst_IF/Memory_reg_0_63_0_0_i_1/O
                         net (fo=50, routed)          1.492    13.501    MemoryUnit/Memory_reg_0_63_3_3/A0
    SLICE_X2Y4           RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    13.625 r  MemoryUnit/Memory_reg_0_63_3_3/SP/O
                         net (fo=2, routed)           1.013    14.638    inst_IF/MemData[3]
    SLICE_X2Y2           LUT6 (Prop_lut6_I1_O)        0.124    14.762 r  inst_IF/cat_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           1.011    15.773    InstructionDecode/reg_file/cat_OBUF[6]_inst_i_2_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I3_O)        0.124    15.897 r  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.809    16.706    InstructionDecode/reg_file/s_digits[3]
    SLICE_X7Y3           LUT6 (Prop_lut6_I1_O)        0.124    16.830 r  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.837    17.667    InstructionDecode/reg_file/SevenSegmentDisplay/number__29[3]
    SLICE_X7Y1           LUT4 (Prop_lut4_I0_O)        0.124    17.791 r  InstructionDecode/reg_file/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.854    21.646    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    25.150 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    25.150    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/s_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.930ns  (logic 5.840ns (29.304%)  route 14.089ns (70.696%))
  Logic Levels:           12  (LUT4=2 LUT5=1 LUT6=6 OBUF=1 RAMD32=1 RAMD64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.637     5.158    inst_IF/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  inst_IF/s_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 f  inst_IF/s_pc_reg[6]/Q
                         net (fo=3, routed)           0.600     6.214    inst_IF/s_pc_reg_rep[6]
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.124     6.338 f  inst_IF/led_OBUF[7]_inst_i_2/O
                         net (fo=36, routed)          1.043     7.381    inst_IF/led_OBUF[7]_inst_i_2_n_0
    SLICE_X7Y6           LUT5 (Prop_lut5_I0_O)        0.154     7.535 r  inst_IF/regs_reg_r1_0_7_0_5_i_8/O
                         net (fo=19, routed)          1.187     8.722    InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/ADDRB1
    SLICE_X2Y3           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.355     9.077 r  InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/RAMB/O
                         net (fo=9, routed)           0.962    10.039    InstructionDecode/reg_file/read_data_1[2]
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.348    10.387 r  InstructionDecode/reg_file/Memory_reg_0_63_0_0_i_22/O
                         net (fo=3, routed)           0.930    11.317    InstructionDecode/reg_file/Memory_reg_0_63_0_0_i_22_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I3_O)        0.124    11.441 r  InstructionDecode/reg_file/Memory_reg_0_63_0_0_i_7/O
                         net (fo=1, routed)           0.444    11.885    inst_IF/DebugMemory_reg[15]_6
    SLICE_X4Y10          LUT6 (Prop_lut6_I1_O)        0.124    12.009 r  inst_IF/Memory_reg_0_63_0_0_i_1/O
                         net (fo=50, routed)          1.087    13.096    MemoryUnit/Memory_reg_0_63_8_8/A0
    SLICE_X2Y7           RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    13.220 f  MemoryUnit/Memory_reg_0_63_8_8/SP/O
                         net (fo=2, routed)           1.539    14.758    inst_IF/MemData[8]
    SLICE_X8Y4           LUT6 (Prop_lut6_I1_O)        0.124    14.882 f  inst_IF/cat_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           0.483    15.366    InstructionDecode/reg_file/cat_OBUF[6]_inst_i_3_2
    SLICE_X8Y4           LUT6 (Prop_lut6_I3_O)        0.124    15.490 f  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.073    16.563    InstructionDecode/reg_file/s_digits[8]
    SLICE_X7Y2           LUT6 (Prop_lut6_I5_O)        0.124    16.687 f  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.844    17.531    InstructionDecode/reg_file/SevenSegmentDisplay/number__29[0]
    SLICE_X7Y1           LUT4 (Prop_lut4_I1_O)        0.124    17.655 r  InstructionDecode/reg_file/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.898    21.553    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    25.088 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    25.088    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/s_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.781ns  (logic 5.825ns (29.447%)  route 13.956ns (70.553%))
  Logic Levels:           12  (LUT4=2 LUT5=1 LUT6=6 OBUF=1 RAMD32=1 RAMD64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.637     5.158    inst_IF/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  inst_IF/s_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 f  inst_IF/s_pc_reg[6]/Q
                         net (fo=3, routed)           0.600     6.214    inst_IF/s_pc_reg_rep[6]
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.124     6.338 f  inst_IF/led_OBUF[7]_inst_i_2/O
                         net (fo=36, routed)          1.043     7.381    inst_IF/led_OBUF[7]_inst_i_2_n_0
    SLICE_X7Y6           LUT5 (Prop_lut5_I0_O)        0.154     7.535 r  inst_IF/regs_reg_r1_0_7_0_5_i_8/O
                         net (fo=19, routed)          1.187     8.722    InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/ADDRB1
    SLICE_X2Y3           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.355     9.077 r  InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/RAMB/O
                         net (fo=9, routed)           0.962    10.039    InstructionDecode/reg_file/read_data_1[2]
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.348    10.387 r  InstructionDecode/reg_file/Memory_reg_0_63_0_0_i_22/O
                         net (fo=3, routed)           0.930    11.317    InstructionDecode/reg_file/Memory_reg_0_63_0_0_i_22_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I3_O)        0.124    11.441 r  InstructionDecode/reg_file/Memory_reg_0_63_0_0_i_7/O
                         net (fo=1, routed)           0.444    11.885    inst_IF/DebugMemory_reg[15]_6
    SLICE_X4Y10          LUT6 (Prop_lut6_I1_O)        0.124    12.009 r  inst_IF/Memory_reg_0_63_0_0_i_1/O
                         net (fo=50, routed)          1.492    13.501    MemoryUnit/Memory_reg_0_63_3_3/A0
    SLICE_X2Y4           RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    13.625 f  MemoryUnit/Memory_reg_0_63_3_3/SP/O
                         net (fo=2, routed)           1.013    14.638    inst_IF/MemData[3]
    SLICE_X2Y2           LUT6 (Prop_lut6_I1_O)        0.124    14.762 f  inst_IF/cat_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           1.011    15.773    InstructionDecode/reg_file/cat_OBUF[6]_inst_i_2_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I3_O)        0.124    15.897 f  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.809    16.706    InstructionDecode/reg_file/s_digits[3]
    SLICE_X7Y3           LUT6 (Prop_lut6_I1_O)        0.124    16.830 f  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.842    17.672    InstructionDecode/reg_file/SevenSegmentDisplay/number__29[3]
    SLICE_X7Y1           LUT4 (Prop_lut4_I0_O)        0.124    17.796 r  InstructionDecode/reg_file/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.623    21.419    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    24.939 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    24.939    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/s_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.425ns  (logic 6.072ns (31.262%)  route 13.352ns (68.738%))
  Logic Levels:           12  (LUT4=2 LUT5=1 LUT6=6 OBUF=1 RAMD32=1 RAMD64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.637     5.158    inst_IF/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  inst_IF/s_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 f  inst_IF/s_pc_reg[6]/Q
                         net (fo=3, routed)           0.600     6.214    inst_IF/s_pc_reg_rep[6]
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.124     6.338 f  inst_IF/led_OBUF[7]_inst_i_2/O
                         net (fo=36, routed)          1.043     7.381    inst_IF/led_OBUF[7]_inst_i_2_n_0
    SLICE_X7Y6           LUT5 (Prop_lut5_I0_O)        0.154     7.535 r  inst_IF/regs_reg_r1_0_7_0_5_i_8/O
                         net (fo=19, routed)          1.187     8.722    InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/ADDRB1
    SLICE_X2Y3           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.355     9.077 r  InstructionDecode/reg_file/regs_reg_r1_0_7_0_5/RAMB/O
                         net (fo=9, routed)           0.962    10.039    InstructionDecode/reg_file/read_data_1[2]
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.348    10.387 r  InstructionDecode/reg_file/Memory_reg_0_63_0_0_i_22/O
                         net (fo=3, routed)           0.930    11.317    InstructionDecode/reg_file/Memory_reg_0_63_0_0_i_22_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I3_O)        0.124    11.441 r  InstructionDecode/reg_file/Memory_reg_0_63_0_0_i_7/O
                         net (fo=1, routed)           0.444    11.885    inst_IF/DebugMemory_reg[15]_6
    SLICE_X4Y10          LUT6 (Prop_lut6_I1_O)        0.124    12.009 r  inst_IF/Memory_reg_0_63_0_0_i_1/O
                         net (fo=50, routed)          1.087    13.096    MemoryUnit/Memory_reg_0_63_8_8/A0
    SLICE_X2Y7           RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    13.220 r  MemoryUnit/Memory_reg_0_63_8_8/SP/O
                         net (fo=2, routed)           1.539    14.758    inst_IF/MemData[8]
    SLICE_X8Y4           LUT6 (Prop_lut6_I1_O)        0.124    14.882 r  inst_IF/cat_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           0.483    15.366    InstructionDecode/reg_file/cat_OBUF[6]_inst_i_3_2
    SLICE_X8Y4           LUT6 (Prop_lut6_I3_O)        0.124    15.490 r  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.073    16.563    InstructionDecode/reg_file/s_digits[8]
    SLICE_X7Y2           LUT6 (Prop_lut6_I5_O)        0.124    16.687 r  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.844    17.531    InstructionDecode/reg_file/SevenSegmentDisplay/number__29[0]
    SLICE_X7Y1           LUT4 (Prop_lut4_I1_O)        0.152    17.683 r  InstructionDecode/reg_file/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.161    20.843    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.739    24.583 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    24.583    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/s_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.171ns  (logic 4.464ns (48.671%)  route 4.708ns (51.329%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.637     5.158    inst_IF/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  inst_IF/s_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 f  inst_IF/s_pc_reg[6]/Q
                         net (fo=3, routed)           0.600     6.214    inst_IF/s_pc_reg_rep[6]
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.124     6.338 f  inst_IF/led_OBUF[7]_inst_i_2/O
                         net (fo=36, routed)          1.073     7.412    inst_IF/led_OBUF[7]_inst_i_2_n_0
    SLICE_X5Y4           LUT5 (Prop_lut5_I3_O)        0.152     7.564 r  inst_IF/led_OBUF[1]_inst_i_1/O
                         net (fo=34, routed)          3.034    10.598    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.732    14.330 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.330    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/s_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.154ns  (logic 4.443ns (48.536%)  route 4.711ns (51.464%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.637     5.158    inst_IF/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  inst_IF/s_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 f  inst_IF/s_pc_reg[6]/Q
                         net (fo=3, routed)           0.600     6.214    inst_IF/s_pc_reg_rep[6]
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.124     6.338 f  inst_IF/led_OBUF[7]_inst_i_2/O
                         net (fo=36, routed)          1.055     7.393    inst_IF/led_OBUF[7]_inst_i_2_n_0
    SLICE_X2Y2           LUT5 (Prop_lut5_I4_O)        0.150     7.543 r  inst_IF/led_OBUF[3]_inst_i_1/O
                         net (fo=50, routed)          3.056    10.599    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.713    14.312 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.312    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/s_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.975ns  (logic 4.562ns (50.832%)  route 4.413ns (49.168%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.637     5.158    inst_IF/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  inst_IF/s_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  inst_IF/s_pc_reg[6]/Q
                         net (fo=3, routed)           0.600     6.214    inst_IF/s_pc_reg_rep[6]
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.124     6.338 r  inst_IF/led_OBUF[7]_inst_i_2/O
                         net (fo=36, routed)          1.055     7.393    inst_IF/led_OBUF[7]_inst_i_2_n_0
    SLICE_X2Y2           LUT5 (Prop_lut5_I4_O)        0.150     7.543 f  inst_IF/led_OBUF[3]_inst_i_1/O
                         net (fo=50, routed)          1.070     8.613    inst_IF/led_OBUF[3]
    SLICE_X0Y3           LUT2 (Prop_lut2_I0_O)        0.328     8.941 r  inst_IF/led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.688    10.629    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    14.133 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    14.133    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_IF/s_pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.302ns  (logic 1.494ns (64.894%)  route 0.808ns (35.106%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.595     1.478    inst_IF/clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  inst_IF/s_pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.128     1.606 r  inst_IF/s_pc_reg[3]/Q
                         net (fo=38, routed)          0.373     1.979    inst_IF/s_pc_reg_rep[3]
    SLICE_X0Y3           LUT5 (Prop_lut5_I0_O)        0.102     2.081 r  inst_IF/led_OBUF[7]_inst_i_1/O
                         net (fo=18, routed)          0.435     2.516    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.264     3.780 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.780    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/s_pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.391ns  (logic 1.388ns (58.052%)  route 1.003ns (41.948%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.595     1.478    inst_IF/clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  inst_IF/s_pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  inst_IF/s_pc_reg[1]/Q
                         net (fo=38, routed)          0.287     1.906    inst_IF/s_pc_reg_rep[1]
    SLICE_X0Y4           LUT4 (Prop_lut4_I3_O)        0.045     1.951 r  inst_IF/led_OBUF[2]_inst_i_1/O
                         net (fo=33, routed)          0.716     2.667    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.869 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.869    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/s_pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.476ns  (logic 1.553ns (62.701%)  route 0.924ns (37.299%))
  Logic Levels:           3  (LUT1=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.595     1.478    inst_IF/clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  inst_IF/s_pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.128     1.606 r  inst_IF/s_pc_reg[3]/Q
                         net (fo=38, routed)          0.373     1.979    inst_IF/s_pc_reg_rep[3]
    SLICE_X0Y3           LUT5 (Prop_lut5_I0_O)        0.102     2.081 f  inst_IF/led_OBUF[7]_inst_i_1/O
                         net (fo=18, routed)          0.222     2.303    inst_IF/led_OBUF[5]
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.107     2.410 r  inst_IF/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.329     2.739    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.954 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.954    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/s_pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.502ns  (logic 1.392ns (55.635%)  route 1.110ns (44.365%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.594     1.477    inst_IF/clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  inst_IF/s_pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 f  inst_IF/s_pc_reg[0]/Q
                         net (fo=37, routed)          0.321     1.939    inst_IF/s_pc_reg_rep[0]
    SLICE_X7Y6           LUT5 (Prop_lut5_I4_O)        0.045     1.984 r  inst_IF/led_OBUF[0]_inst_i_1/O
                         net (fo=73, routed)          0.789     2.773    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.979 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.979    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/s_pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.595ns  (logic 1.542ns (59.419%)  route 1.053ns (40.581%))
  Logic Levels:           3  (LUT2=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.595     1.478    inst_IF/clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  inst_IF/s_pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.128     1.606 r  inst_IF/s_pc_reg[3]/Q
                         net (fo=38, routed)          0.373     1.979    inst_IF/s_pc_reg_rep[3]
    SLICE_X0Y3           LUT5 (Prop_lut5_I0_O)        0.102     2.081 f  inst_IF/led_OBUF[7]_inst_i_1/O
                         net (fo=18, routed)          0.338     2.419    inst_IF/led_OBUF[5]
    SLICE_X0Y3           LUT2 (Prop_lut2_I1_O)        0.107     2.526 r  inst_IF/led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.342     2.868    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.205     4.074 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.074    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/s_pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.806ns  (logic 1.460ns (52.030%)  route 1.346ns (47.970%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.595     1.478    inst_IF/clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  inst_IF/s_pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 f  inst_IF/s_pc_reg[1]/Q
                         net (fo=38, routed)          0.395     2.014    inst_IF/s_pc_reg_rep[1]
    SLICE_X2Y2           LUT5 (Prop_lut5_I0_O)        0.043     2.057 r  inst_IF/led_OBUF[3]_inst_i_1/O
                         net (fo=50, routed)          0.951     3.008    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.276     4.284 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.284    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/s_pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.911ns  (logic 1.523ns (52.299%)  route 1.389ns (47.701%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.595     1.478    inst_IF/clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  inst_IF/s_pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.128     1.606 r  inst_IF/s_pc_reg[3]/Q
                         net (fo=38, routed)          0.405     2.011    inst_IF/s_pc_reg_rep[3]
    SLICE_X5Y4           LUT5 (Prop_lut5_I4_O)        0.102     2.113 r  inst_IF/led_OBUF[1]_inst_i_1/O
                         net (fo=34, routed)          0.984     3.097    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.293     4.389 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.389    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.020ns  (logic 1.397ns (46.271%)  route 1.623ns (53.729%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.566     1.449    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X9Y4           FDRE                                         r  SevenSegmentDisplay/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141     1.590 f  SevenSegmentDisplay/counter_reg[16]/Q
                         net (fo=9, routed)           0.304     1.894    SevenSegmentDisplay/sel[1]
    SLICE_X12Y4          LUT2 (Prop_lut2_I1_O)        0.045     1.939 r  SevenSegmentDisplay/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.319     3.258    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     4.469 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.469    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.075ns  (logic 1.386ns (45.075%)  route 1.689ns (54.925%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.566     1.449    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X9Y4           FDRE                                         r  SevenSegmentDisplay/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141     1.590 r  SevenSegmentDisplay/counter_reg[16]/Q
                         net (fo=9, routed)           0.305     1.895    SevenSegmentDisplay/sel[1]
    SLICE_X12Y4          LUT2 (Prop_lut2_I0_O)        0.045     1.940 r  SevenSegmentDisplay/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.385     3.324    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.525 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.525    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.127ns  (logic 1.465ns (46.846%)  route 1.662ns (53.154%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.566     1.449    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X9Y4           FDRE                                         r  SevenSegmentDisplay/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141     1.590 r  SevenSegmentDisplay/counter_reg[16]/Q
                         net (fo=9, routed)           0.304     1.894    SevenSegmentDisplay/sel[1]
    SLICE_X12Y4          LUT2 (Prop_lut2_I1_O)        0.047     1.941 r  SevenSegmentDisplay/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.359     3.299    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.277     4.576 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.576    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            MemoryUnit/DebugMemory_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.320ns  (logic 1.568ns (36.293%)  route 2.752ns (63.707%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=5, routed)           1.296     2.746    mpg_debug_rst/sw_IBUF[1]
    SLICE_X5Y9           LUT5 (Prop_lut5_I0_O)        0.117     2.863 r  mpg_debug_rst/DebugMemory[15]_i_1/O
                         net (fo=16, routed)          1.456     4.320    MemoryUnit/E[0]
    SLICE_X6Y10          FDRE                                         r  MemoryUnit/DebugMemory_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.515     4.856    MemoryUnit/clk_IBUF_BUFG
    SLICE_X6Y10          FDRE                                         r  MemoryUnit/DebugMemory_reg[11]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            MemoryUnit/DebugMemory_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.320ns  (logic 1.568ns (36.293%)  route 2.752ns (63.707%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=5, routed)           1.296     2.746    mpg_debug_rst/sw_IBUF[1]
    SLICE_X5Y9           LUT5 (Prop_lut5_I0_O)        0.117     2.863 r  mpg_debug_rst/DebugMemory[15]_i_1/O
                         net (fo=16, routed)          1.456     4.320    MemoryUnit/E[0]
    SLICE_X6Y10          FDRE                                         r  MemoryUnit/DebugMemory_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.515     4.856    MemoryUnit/clk_IBUF_BUFG
    SLICE_X6Y10          FDRE                                         r  MemoryUnit/DebugMemory_reg[12]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            InstructionDecode/reg_file/debugCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.255ns  (logic 1.895ns (44.548%)  route 2.359ns (55.452%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           1.345     2.794    mpg_debug_rst/sw_IBUF[0]
    SLICE_X5Y9           LUT3 (Prop_lut3_I0_O)        0.120     2.914 f  mpg_debug_rst/debugCount[2]_i_3/O
                         net (fo=2, routed)           1.014     3.928    InstructionDecode/reg_file/debugCount_reg[1]_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I5_O)        0.327     4.255 r  InstructionDecode/reg_file/debugCount[1]_i_1/O
                         net (fo=1, routed)           0.000     4.255    InstructionDecode/reg_file/debugCount[1]_i_1_n_0
    SLICE_X5Y10          FDRE                                         r  InstructionDecode/reg_file/debugCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.515     4.856    InstructionDecode/reg_file/clk_IBUF_BUFG
    SLICE_X5Y10          FDRE                                         r  InstructionDecode/reg_file/debugCount_reg[1]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            MemoryUnit/DebugMemory_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.181ns  (logic 1.568ns (37.499%)  route 2.613ns (62.501%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=5, routed)           1.296     2.746    mpg_debug_rst/sw_IBUF[1]
    SLICE_X5Y9           LUT5 (Prop_lut5_I0_O)        0.117     2.863 r  mpg_debug_rst/DebugMemory[15]_i_1/O
                         net (fo=16, routed)          1.317     4.181    MemoryUnit/E[0]
    SLICE_X6Y5           FDRE                                         r  MemoryUnit/DebugMemory_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.517     4.858    MemoryUnit/clk_IBUF_BUFG
    SLICE_X6Y5           FDRE                                         r  MemoryUnit/DebugMemory_reg[14]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            MemoryUnit/DebugMemory_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.181ns  (logic 1.568ns (37.499%)  route 2.613ns (62.501%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=5, routed)           1.296     2.746    mpg_debug_rst/sw_IBUF[1]
    SLICE_X5Y9           LUT5 (Prop_lut5_I0_O)        0.117     2.863 r  mpg_debug_rst/DebugMemory[15]_i_1/O
                         net (fo=16, routed)          1.317     4.181    MemoryUnit/E[0]
    SLICE_X6Y5           FDRE                                         r  MemoryUnit/DebugMemory_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.517     4.858    MemoryUnit/clk_IBUF_BUFG
    SLICE_X6Y5           FDRE                                         r  MemoryUnit/DebugMemory_reg[4]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            MemoryUnit/debugCount_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.039ns  (logic 1.603ns (39.678%)  route 2.437ns (60.322%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=5, routed)           1.386     2.836    mpg_debug_en/sw_IBUF[1]
    SLICE_X5Y9           LUT3 (Prop_lut3_I0_O)        0.152     2.988 r  mpg_debug_en/debugCount[5]_i_2/O
                         net (fo=6, routed)           1.051     4.039    MemoryUnit/debugCount0
    SLICE_X5Y5           FDRE                                         r  MemoryUnit/debugCount_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.517     4.858    MemoryUnit/clk_IBUF_BUFG
    SLICE_X5Y5           FDRE                                         r  MemoryUnit/debugCount_reg[5]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            MemoryUnit/DebugMemory_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.989ns  (logic 1.568ns (39.299%)  route 2.422ns (60.701%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=5, routed)           1.296     2.746    mpg_debug_rst/sw_IBUF[1]
    SLICE_X5Y9           LUT5 (Prop_lut5_I0_O)        0.117     2.863 r  mpg_debug_rst/DebugMemory[15]_i_1/O
                         net (fo=16, routed)          1.126     3.989    MemoryUnit/E[0]
    SLICE_X2Y7           FDRE                                         r  MemoryUnit/DebugMemory_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.518     4.859    MemoryUnit/clk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  MemoryUnit/DebugMemory_reg[6]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            MemoryUnit/DebugMemory_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.989ns  (logic 1.568ns (39.299%)  route 2.422ns (60.701%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=5, routed)           1.296     2.746    mpg_debug_rst/sw_IBUF[1]
    SLICE_X5Y9           LUT5 (Prop_lut5_I0_O)        0.117     2.863 r  mpg_debug_rst/DebugMemory[15]_i_1/O
                         net (fo=16, routed)          1.126     3.989    MemoryUnit/E[0]
    SLICE_X2Y7           FDRE                                         r  MemoryUnit/DebugMemory_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.518     4.859    MemoryUnit/clk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  MemoryUnit/DebugMemory_reg[9]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            MemoryUnit/DebugMemory_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.929ns  (logic 1.568ns (39.905%)  route 2.361ns (60.095%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=5, routed)           1.296     2.746    mpg_debug_rst/sw_IBUF[1]
    SLICE_X5Y9           LUT5 (Prop_lut5_I0_O)        0.117     2.863 r  mpg_debug_rst/DebugMemory[15]_i_1/O
                         net (fo=16, routed)          1.065     3.929    MemoryUnit/E[0]
    SLICE_X2Y4           FDRE                                         r  MemoryUnit/DebugMemory_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.519     4.860    MemoryUnit/clk_IBUF_BUFG
    SLICE_X2Y4           FDRE                                         r  MemoryUnit/DebugMemory_reg[2]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            MemoryUnit/DebugMemory_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.929ns  (logic 1.568ns (39.905%)  route 2.361ns (60.095%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=5, routed)           1.296     2.746    mpg_debug_rst/sw_IBUF[1]
    SLICE_X5Y9           LUT5 (Prop_lut5_I0_O)        0.117     2.863 r  mpg_debug_rst/DebugMemory[15]_i_1/O
                         net (fo=16, routed)          1.065     3.929    MemoryUnit/E[0]
    SLICE_X2Y4           FDRE                                         r  MemoryUnit/DebugMemory_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.519     4.860    MemoryUnit/clk_IBUF_BUFG
    SLICE_X2Y4           FDRE                                         r  MemoryUnit/DebugMemory_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            mpg_debug_rst/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.557ns  (logic 0.219ns (39.400%)  route 0.337ns (60.600%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           0.337     0.557    mpg_debug_rst/btn_IBUF[0]
    SLICE_X3Y15          FDRE                                         r  mpg_debug_rst/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.860     1.987    mpg_debug_rst/clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  mpg_debug_rst/Q1_reg/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            mpg_debug_en/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.609ns  (logic 0.219ns (36.000%)  route 0.390ns (64.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_IBUF[2]_inst/O
                         net (fo=1, routed)           0.390     0.609    mpg_debug_en/btn_IBUF[0]
    SLICE_X6Y15          FDRE                                         r  mpg_debug_en/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.858     1.985    mpg_debug_en/clk_IBUF_BUFG
    SLICE_X6Y15          FDRE                                         r  mpg_debug_en/Q1_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            mpg_i_fetch/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.610ns  (logic 0.210ns (34.368%)  route 0.400ns (65.632%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.400     0.610    mpg_i_fetch/btn_IBUF[0]
    SLICE_X3Y15          FDRE                                         r  mpg_i_fetch/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.860     1.987    mpg_i_fetch/clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  mpg_i_fetch/Q1_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            mpg_rst/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.222ns (35.056%)  route 0.411ns (64.944%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           0.411     0.633    mpg_rst/btn_IBUF[0]
    SLICE_X3Y15          FDRE                                         r  mpg_rst/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.860     1.987    mpg_rst/clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  mpg_rst/Q1_reg/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            InstructionDecode/reg_file/debugCount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.713ns  (logic 0.262ns (36.676%)  route 0.452ns (63.324%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           0.452     0.668    InstructionDecode/reg_file/sw_IBUF[0]
    SLICE_X5Y10          LUT6 (Prop_lut6_I5_O)        0.045     0.713 r  InstructionDecode/reg_file/debugCount[0]_i_1/O
                         net (fo=1, routed)           0.000     0.713    InstructionDecode/reg_file/debugCount[0]_i_1_n_0
    SLICE_X5Y10          FDRE                                         r  InstructionDecode/reg_file/debugCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.862     1.989    InstructionDecode/reg_file/clk_IBUF_BUFG
    SLICE_X5Y10          FDRE                                         r  InstructionDecode/reg_file/debugCount_reg[0]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            InstructionDecode/reg_file/debugCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.871ns  (logic 0.262ns (30.048%)  route 0.609ns (69.952%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           0.609     0.826    InstructionDecode/reg_file/sw_IBUF[0]
    SLICE_X5Y10          LUT6 (Prop_lut6_I3_O)        0.045     0.871 r  InstructionDecode/reg_file/debugCount[1]_i_1/O
                         net (fo=1, routed)           0.000     0.871    InstructionDecode/reg_file/debugCount[1]_i_1_n_0
    SLICE_X5Y10          FDRE                                         r  InstructionDecode/reg_file/debugCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.862     1.989    InstructionDecode/reg_file/clk_IBUF_BUFG
    SLICE_X5Y10          FDRE                                         r  InstructionDecode/reg_file/debugCount_reg[1]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            MemoryUnit/DebugMemory_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.911ns  (logic 0.268ns (29.413%)  route 0.643ns (70.587%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=5, routed)           0.497     0.715    mpg_debug_rst/sw_IBUF[1]
    SLICE_X5Y9           LUT5 (Prop_lut5_I0_O)        0.049     0.764 r  mpg_debug_rst/DebugMemory[15]_i_1/O
                         net (fo=16, routed)          0.146     0.911    MemoryUnit/E[0]
    SLICE_X2Y9           FDRE                                         r  MemoryUnit/DebugMemory_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.865     1.992    MemoryUnit/clk_IBUF_BUFG
    SLICE_X2Y9           FDRE                                         r  MemoryUnit/DebugMemory_reg[15]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            MemoryUnit/DebugMemory_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.911ns  (logic 0.268ns (29.413%)  route 0.643ns (70.587%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=5, routed)           0.497     0.715    mpg_debug_rst/sw_IBUF[1]
    SLICE_X5Y9           LUT5 (Prop_lut5_I0_O)        0.049     0.764 r  mpg_debug_rst/DebugMemory[15]_i_1/O
                         net (fo=16, routed)          0.146     0.911    MemoryUnit/E[0]
    SLICE_X2Y9           FDRE                                         r  MemoryUnit/DebugMemory_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.865     1.992    MemoryUnit/clk_IBUF_BUFG
    SLICE_X2Y9           FDRE                                         r  MemoryUnit/DebugMemory_reg[1]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            InstructionDecode/reg_file/DebugReg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.000ns  (logic 0.262ns (26.167%)  route 0.738ns (73.833%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           0.535     0.752    mpg_debug_rst/sw_IBUF[0]
    SLICE_X5Y9           LUT5 (Prop_lut5_I0_O)        0.045     0.797 r  mpg_debug_rst/DebugReg[15]_i_1/O
                         net (fo=16, routed)          0.203     1.000    InstructionDecode/reg_file/E[0]
    SLICE_X6Y2           FDRE                                         r  InstructionDecode/reg_file/DebugReg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.865     1.992    InstructionDecode/reg_file/clk_IBUF_BUFG
    SLICE_X6Y2           FDRE                                         r  InstructionDecode/reg_file/DebugReg_reg[12]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            InstructionDecode/reg_file/DebugReg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.000ns  (logic 0.262ns (26.167%)  route 0.738ns (73.833%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           0.535     0.752    mpg_debug_rst/sw_IBUF[0]
    SLICE_X5Y9           LUT5 (Prop_lut5_I0_O)        0.045     0.797 r  mpg_debug_rst/DebugReg[15]_i_1/O
                         net (fo=16, routed)          0.203     1.000    InstructionDecode/reg_file/E[0]
    SLICE_X6Y2           FDRE                                         r  InstructionDecode/reg_file/DebugReg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.865     1.992    InstructionDecode/reg_file/clk_IBUF_BUFG
    SLICE_X6Y2           FDRE                                         r  InstructionDecode/reg_file/DebugReg_reg[13]/C





