
L432KC_Sensor_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b1e8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000560  0800b378  0800b378  0001b378  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b8d8  0800b8d8  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800b8d8  0800b8d8  0001b8d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b8e0  0800b8e0  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800b8e0  0800b8e0  0001b8e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  0800b8e8  0800b8e8  0001b8e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800b8f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000560  200001e0  0800bacc  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000740  0800bacc  00020740  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000194b5  00000000  00000000  0002024f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000031b5  00000000  00000000  00039704  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f20  00000000  00000000  0003c8c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000ba3  00000000  00000000  0003d7e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024e3e  00000000  00000000  0003e383  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000143b6  00000000  00000000  000631c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c9d26  00000000  00000000  00077577  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000054cc  00000000  00000000  001412a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  0014676c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b360 	.word	0x0800b360

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800b360 	.word	0x0800b360

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a6 	b.w	8000fec <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9e08      	ldr	r6, [sp, #32]
 8000d2a:	460d      	mov	r5, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	460f      	mov	r7, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4694      	mov	ip, r2
 8000d38:	d965      	bls.n	8000e06 <__udivmoddi4+0xe2>
 8000d3a:	fab2 f382 	clz	r3, r2
 8000d3e:	b143      	cbz	r3, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d44:	f1c3 0220 	rsb	r2, r3, #32
 8000d48:	409f      	lsls	r7, r3
 8000d4a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d4e:	4317      	orrs	r7, r2
 8000d50:	409c      	lsls	r4, r3
 8000d52:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d56:	fa1f f58c 	uxth.w	r5, ip
 8000d5a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d5e:	0c22      	lsrs	r2, r4, #16
 8000d60:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d64:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d68:	fb01 f005 	mul.w	r0, r1, r5
 8000d6c:	4290      	cmp	r0, r2
 8000d6e:	d90a      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d70:	eb1c 0202 	adds.w	r2, ip, r2
 8000d74:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d78:	f080 811c 	bcs.w	8000fb4 <__udivmoddi4+0x290>
 8000d7c:	4290      	cmp	r0, r2
 8000d7e:	f240 8119 	bls.w	8000fb4 <__udivmoddi4+0x290>
 8000d82:	3902      	subs	r1, #2
 8000d84:	4462      	add	r2, ip
 8000d86:	1a12      	subs	r2, r2, r0
 8000d88:	b2a4      	uxth	r4, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d96:	fb00 f505 	mul.w	r5, r0, r5
 8000d9a:	42a5      	cmp	r5, r4
 8000d9c:	d90a      	bls.n	8000db4 <__udivmoddi4+0x90>
 8000d9e:	eb1c 0404 	adds.w	r4, ip, r4
 8000da2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da6:	f080 8107 	bcs.w	8000fb8 <__udivmoddi4+0x294>
 8000daa:	42a5      	cmp	r5, r4
 8000dac:	f240 8104 	bls.w	8000fb8 <__udivmoddi4+0x294>
 8000db0:	4464      	add	r4, ip
 8000db2:	3802      	subs	r0, #2
 8000db4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db8:	1b64      	subs	r4, r4, r5
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11e      	cbz	r6, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40dc      	lsrs	r4, r3
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	e9c6 4300 	strd	r4, r3, [r6]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d908      	bls.n	8000de0 <__udivmoddi4+0xbc>
 8000dce:	2e00      	cmp	r6, #0
 8000dd0:	f000 80ed 	beq.w	8000fae <__udivmoddi4+0x28a>
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dda:	4608      	mov	r0, r1
 8000ddc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de0:	fab3 f183 	clz	r1, r3
 8000de4:	2900      	cmp	r1, #0
 8000de6:	d149      	bne.n	8000e7c <__udivmoddi4+0x158>
 8000de8:	42ab      	cmp	r3, r5
 8000dea:	d302      	bcc.n	8000df2 <__udivmoddi4+0xce>
 8000dec:	4282      	cmp	r2, r0
 8000dee:	f200 80f8 	bhi.w	8000fe2 <__udivmoddi4+0x2be>
 8000df2:	1a84      	subs	r4, r0, r2
 8000df4:	eb65 0203 	sbc.w	r2, r5, r3
 8000df8:	2001      	movs	r0, #1
 8000dfa:	4617      	mov	r7, r2
 8000dfc:	2e00      	cmp	r6, #0
 8000dfe:	d0e2      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	e9c6 4700 	strd	r4, r7, [r6]
 8000e04:	e7df      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e06:	b902      	cbnz	r2, 8000e0a <__udivmoddi4+0xe6>
 8000e08:	deff      	udf	#255	; 0xff
 8000e0a:	fab2 f382 	clz	r3, r2
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	f040 8090 	bne.w	8000f34 <__udivmoddi4+0x210>
 8000e14:	1a8a      	subs	r2, r1, r2
 8000e16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e1a:	fa1f fe8c 	uxth.w	lr, ip
 8000e1e:	2101      	movs	r1, #1
 8000e20:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e24:	fb07 2015 	mls	r0, r7, r5, r2
 8000e28:	0c22      	lsrs	r2, r4, #16
 8000e2a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e2e:	fb0e f005 	mul.w	r0, lr, r5
 8000e32:	4290      	cmp	r0, r2
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x124>
 8000e36:	eb1c 0202 	adds.w	r2, ip, r2
 8000e3a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e3e:	d202      	bcs.n	8000e46 <__udivmoddi4+0x122>
 8000e40:	4290      	cmp	r0, r2
 8000e42:	f200 80cb 	bhi.w	8000fdc <__udivmoddi4+0x2b8>
 8000e46:	4645      	mov	r5, r8
 8000e48:	1a12      	subs	r2, r2, r0
 8000e4a:	b2a4      	uxth	r4, r4
 8000e4c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e50:	fb07 2210 	mls	r2, r7, r0, r2
 8000e54:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e58:	fb0e fe00 	mul.w	lr, lr, r0
 8000e5c:	45a6      	cmp	lr, r4
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x14e>
 8000e60:	eb1c 0404 	adds.w	r4, ip, r4
 8000e64:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e68:	d202      	bcs.n	8000e70 <__udivmoddi4+0x14c>
 8000e6a:	45a6      	cmp	lr, r4
 8000e6c:	f200 80bb 	bhi.w	8000fe6 <__udivmoddi4+0x2c2>
 8000e70:	4610      	mov	r0, r2
 8000e72:	eba4 040e 	sub.w	r4, r4, lr
 8000e76:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e7a:	e79f      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e7c:	f1c1 0720 	rsb	r7, r1, #32
 8000e80:	408b      	lsls	r3, r1
 8000e82:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e86:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e8a:	fa05 f401 	lsl.w	r4, r5, r1
 8000e8e:	fa20 f307 	lsr.w	r3, r0, r7
 8000e92:	40fd      	lsrs	r5, r7
 8000e94:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e98:	4323      	orrs	r3, r4
 8000e9a:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e9e:	fa1f fe8c 	uxth.w	lr, ip
 8000ea2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ea6:	0c1c      	lsrs	r4, r3, #16
 8000ea8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000eac:	fb08 f50e 	mul.w	r5, r8, lr
 8000eb0:	42a5      	cmp	r5, r4
 8000eb2:	fa02 f201 	lsl.w	r2, r2, r1
 8000eb6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eba:	d90b      	bls.n	8000ed4 <__udivmoddi4+0x1b0>
 8000ebc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ec0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ec4:	f080 8088 	bcs.w	8000fd8 <__udivmoddi4+0x2b4>
 8000ec8:	42a5      	cmp	r5, r4
 8000eca:	f240 8085 	bls.w	8000fd8 <__udivmoddi4+0x2b4>
 8000ece:	f1a8 0802 	sub.w	r8, r8, #2
 8000ed2:	4464      	add	r4, ip
 8000ed4:	1b64      	subs	r4, r4, r5
 8000ed6:	b29d      	uxth	r5, r3
 8000ed8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000edc:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ee4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	d908      	bls.n	8000efe <__udivmoddi4+0x1da>
 8000eec:	eb1c 0404 	adds.w	r4, ip, r4
 8000ef0:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ef4:	d26c      	bcs.n	8000fd0 <__udivmoddi4+0x2ac>
 8000ef6:	45a6      	cmp	lr, r4
 8000ef8:	d96a      	bls.n	8000fd0 <__udivmoddi4+0x2ac>
 8000efa:	3b02      	subs	r3, #2
 8000efc:	4464      	add	r4, ip
 8000efe:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f02:	fba3 9502 	umull	r9, r5, r3, r2
 8000f06:	eba4 040e 	sub.w	r4, r4, lr
 8000f0a:	42ac      	cmp	r4, r5
 8000f0c:	46c8      	mov	r8, r9
 8000f0e:	46ae      	mov	lr, r5
 8000f10:	d356      	bcc.n	8000fc0 <__udivmoddi4+0x29c>
 8000f12:	d053      	beq.n	8000fbc <__udivmoddi4+0x298>
 8000f14:	b156      	cbz	r6, 8000f2c <__udivmoddi4+0x208>
 8000f16:	ebb0 0208 	subs.w	r2, r0, r8
 8000f1a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f1e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f22:	40ca      	lsrs	r2, r1
 8000f24:	40cc      	lsrs	r4, r1
 8000f26:	4317      	orrs	r7, r2
 8000f28:	e9c6 7400 	strd	r7, r4, [r6]
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	2100      	movs	r1, #0
 8000f30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f34:	f1c3 0120 	rsb	r1, r3, #32
 8000f38:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f3c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f40:	fa25 f101 	lsr.w	r1, r5, r1
 8000f44:	409d      	lsls	r5, r3
 8000f46:	432a      	orrs	r2, r5
 8000f48:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f4c:	fa1f fe8c 	uxth.w	lr, ip
 8000f50:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f54:	fb07 1510 	mls	r5, r7, r0, r1
 8000f58:	0c11      	lsrs	r1, r2, #16
 8000f5a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f5e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f62:	428d      	cmp	r5, r1
 8000f64:	fa04 f403 	lsl.w	r4, r4, r3
 8000f68:	d908      	bls.n	8000f7c <__udivmoddi4+0x258>
 8000f6a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f6e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f72:	d22f      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000f74:	428d      	cmp	r5, r1
 8000f76:	d92d      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000f78:	3802      	subs	r0, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	1b49      	subs	r1, r1, r5
 8000f7e:	b292      	uxth	r2, r2
 8000f80:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f84:	fb07 1115 	mls	r1, r7, r5, r1
 8000f88:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f8c:	fb05 f10e 	mul.w	r1, r5, lr
 8000f90:	4291      	cmp	r1, r2
 8000f92:	d908      	bls.n	8000fa6 <__udivmoddi4+0x282>
 8000f94:	eb1c 0202 	adds.w	r2, ip, r2
 8000f98:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f9c:	d216      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f9e:	4291      	cmp	r1, r2
 8000fa0:	d914      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000fa2:	3d02      	subs	r5, #2
 8000fa4:	4462      	add	r2, ip
 8000fa6:	1a52      	subs	r2, r2, r1
 8000fa8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fac:	e738      	b.n	8000e20 <__udivmoddi4+0xfc>
 8000fae:	4631      	mov	r1, r6
 8000fb0:	4630      	mov	r0, r6
 8000fb2:	e708      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000fb4:	4639      	mov	r1, r7
 8000fb6:	e6e6      	b.n	8000d86 <__udivmoddi4+0x62>
 8000fb8:	4610      	mov	r0, r2
 8000fba:	e6fb      	b.n	8000db4 <__udivmoddi4+0x90>
 8000fbc:	4548      	cmp	r0, r9
 8000fbe:	d2a9      	bcs.n	8000f14 <__udivmoddi4+0x1f0>
 8000fc0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fc4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fc8:	3b01      	subs	r3, #1
 8000fca:	e7a3      	b.n	8000f14 <__udivmoddi4+0x1f0>
 8000fcc:	4645      	mov	r5, r8
 8000fce:	e7ea      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fd0:	462b      	mov	r3, r5
 8000fd2:	e794      	b.n	8000efe <__udivmoddi4+0x1da>
 8000fd4:	4640      	mov	r0, r8
 8000fd6:	e7d1      	b.n	8000f7c <__udivmoddi4+0x258>
 8000fd8:	46d0      	mov	r8, sl
 8000fda:	e77b      	b.n	8000ed4 <__udivmoddi4+0x1b0>
 8000fdc:	3d02      	subs	r5, #2
 8000fde:	4462      	add	r2, ip
 8000fe0:	e732      	b.n	8000e48 <__udivmoddi4+0x124>
 8000fe2:	4608      	mov	r0, r1
 8000fe4:	e70a      	b.n	8000dfc <__udivmoddi4+0xd8>
 8000fe6:	4464      	add	r4, ip
 8000fe8:	3802      	subs	r0, #2
 8000fea:	e742      	b.n	8000e72 <__udivmoddi4+0x14e>

08000fec <__aeabi_idiv0>:
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop

08000ff0 <_ZSt5isnanf>:
#endif

#ifndef __CORRECT_ISO_CPP11_MATH_H_PROTO_FP
  constexpr bool
  isnan(float __x)
  { return __builtin_isnan(__x); }
 8000ff0:	b480      	push	{r7}
 8000ff2:	b083      	sub	sp, #12
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	ed87 0a01 	vstr	s0, [r7, #4]
 8000ffa:	ed97 7a01 	vldr	s14, [r7, #4]
 8000ffe:	edd7 7a01 	vldr	s15, [r7, #4]
 8001002:	eeb4 7a67 	vcmp.f32	s14, s15
 8001006:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800100a:	bf6c      	ite	vs
 800100c:	2301      	movvs	r3, #1
 800100e:	2300      	movvc	r3, #0
 8001010:	b2db      	uxtb	r3, r3
 8001012:	2b00      	cmp	r3, #0
 8001014:	bf14      	ite	ne
 8001016:	2301      	movne	r3, #1
 8001018:	2300      	moveq	r3, #0
 800101a:	b2db      	uxtb	r3, r3
 800101c:	4618      	mov	r0, r3
 800101e:	370c      	adds	r7, #12
 8001020:	46bd      	mov	sp, r7
 8001022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001026:	4770      	bx	lr

08001028 <_ZSt5isnand>:
  && !_GLIBCXX_NO_OBSOLETE_ISINF_ISNAN_DYNAMIC
  using ::isnan;
#else
  constexpr bool
  isnan(double __x)
  { return __builtin_isnan(__x); }
 8001028:	b590      	push	{r4, r7, lr}
 800102a:	b083      	sub	sp, #12
 800102c:	af00      	add	r7, sp, #0
 800102e:	ed87 0b00 	vstr	d0, [r7]
 8001032:	2301      	movs	r3, #1
 8001034:	461c      	mov	r4, r3
 8001036:	e9d7 2300 	ldrd	r2, r3, [r7]
 800103a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800103e:	f7ff fd75 	bl	8000b2c <__aeabi_dcmpun>
 8001042:	4603      	mov	r3, r0
 8001044:	2b00      	cmp	r3, #0
 8001046:	d101      	bne.n	800104c <_ZSt5isnand+0x24>
 8001048:	2300      	movs	r3, #0
 800104a:	461c      	mov	r4, r3
 800104c:	b2e3      	uxtb	r3, r4
 800104e:	2b00      	cmp	r3, #0
 8001050:	bf14      	ite	ne
 8001052:	2301      	movne	r3, #1
 8001054:	2300      	moveq	r3, #0
 8001056:	b2db      	uxtb	r3, r3
 8001058:	4618      	mov	r0, r3
 800105a:	370c      	adds	r7, #12
 800105c:	46bd      	mov	sp, r7
 800105e:	bd90      	pop	{r4, r7, pc}

08001060 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001064:	f000 fd4b 	bl	8001afe <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001068:	f000 fa08 	bl	800147c <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800106c:	f000 fade 	bl	800162c <_ZL12MX_GPIO_Initv>
  MX_I2C1_Init();
 8001070:	f000 fa5a 	bl	8001528 <_ZL12MX_I2C1_Initv>
  MX_USART2_UART_Init();
 8001074:	f000 faa6 	bl	80015c4 <_ZL19MX_USART2_UART_Initv>
            }
#endif

#ifdef _USE_AHT20

                   AHT20_sensor.main();
 8001078:	488f      	ldr	r0, [pc, #572]	; (80012b8 <main+0x258>)
 800107a:	f003 ff67 	bl	8004f4c <_ZN5AHT204mainEv>
                   if(AHT20_sensor.newData()){
 800107e:	488e      	ldr	r0, [pc, #568]	; (80012b8 <main+0x258>)
 8001080:	f004 f879 	bl	8005176 <_ZN5AHT207newDataEv>
 8001084:	4603      	mov	r3, r0
 8001086:	2b00      	cmp	r3, #0
 8001088:	d06f      	beq.n	800116a <main+0x10a>
                	   AHT20_sensor.getTempHumidity(&AHT20_temp,&AHT20_humidity);
 800108a:	4a8c      	ldr	r2, [pc, #560]	; (80012bc <main+0x25c>)
 800108c:	498c      	ldr	r1, [pc, #560]	; (80012c0 <main+0x260>)
 800108e:	488a      	ldr	r0, [pc, #552]	; (80012b8 <main+0x258>)
 8001090:	f004 f85d 	bl	800514e <_ZN5AHT2015getTempHumidityEPfS0_>
               		sprintf((char*)charBuffer,"AHT20: \t");
 8001094:	498b      	ldr	r1, [pc, #556]	; (80012c4 <main+0x264>)
 8001096:	488c      	ldr	r0, [pc, #560]	; (80012c8 <main+0x268>)
 8001098:	f006 fd74 	bl	8007b84 <siprintf>
               		HAL_UART_Transmit(&huart2,charBuffer,strlen((char*)charBuffer),HAL_MAX_DELAY);
 800109c:	488a      	ldr	r0, [pc, #552]	; (80012c8 <main+0x268>)
 800109e:	f7ff f8e7 	bl	8000270 <strlen>
 80010a2:	4603      	mov	r3, r0
 80010a4:	b29a      	uxth	r2, r3
 80010a6:	f04f 33ff 	mov.w	r3, #4294967295
 80010aa:	4987      	ldr	r1, [pc, #540]	; (80012c8 <main+0x268>)
 80010ac:	4887      	ldr	r0, [pc, #540]	; (80012cc <main+0x26c>)
 80010ae:	f003 f8bd 	bl	800422c <HAL_UART_Transmit>
                	   if (! isnan(AHT20_humidity)) {  // check if 'is not a number'
 80010b2:	4b82      	ldr	r3, [pc, #520]	; (80012bc <main+0x25c>)
 80010b4:	edd3 7a00 	vldr	s15, [r3]
 80010b8:	eeb0 0a67 	vmov.f32	s0, s15
 80010bc:	f7ff ff98 	bl	8000ff0 <_ZSt5isnanf>
 80010c0:	4603      	mov	r3, r0
 80010c2:	f083 0301 	eor.w	r3, r3, #1
 80010c6:	b2db      	uxtb	r3, r3
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d015      	beq.n	80010f8 <main+0x98>
                	                           // printf("");
                	                           sprintf((char*)charBuffer,"RH = %f\t\t",AHT20_humidity);
 80010cc:	4b7b      	ldr	r3, [pc, #492]	; (80012bc <main+0x25c>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	4618      	mov	r0, r3
 80010d2:	f7ff fa39 	bl	8000548 <__aeabi_f2d>
 80010d6:	4602      	mov	r2, r0
 80010d8:	460b      	mov	r3, r1
 80010da:	497d      	ldr	r1, [pc, #500]	; (80012d0 <main+0x270>)
 80010dc:	487a      	ldr	r0, [pc, #488]	; (80012c8 <main+0x268>)
 80010de:	f006 fd51 	bl	8007b84 <siprintf>
                	                           HAL_UART_Transmit(&huart2,charBuffer,strlen((char*)charBuffer),HAL_MAX_DELAY);
 80010e2:	4879      	ldr	r0, [pc, #484]	; (80012c8 <main+0x268>)
 80010e4:	f7ff f8c4 	bl	8000270 <strlen>
 80010e8:	4603      	mov	r3, r0
 80010ea:	b29a      	uxth	r2, r3
 80010ec:	f04f 33ff 	mov.w	r3, #4294967295
 80010f0:	4975      	ldr	r1, [pc, #468]	; (80012c8 <main+0x268>)
 80010f2:	4876      	ldr	r0, [pc, #472]	; (80012cc <main+0x26c>)
 80010f4:	f003 f89a 	bl	800422c <HAL_UART_Transmit>
                	                       } else {
                	                           //printf("Failed to read humidity");
                	                       }

                	   if (! isnan(AHT20_temp)) {  // check if 'is not a number'
 80010f8:	4b71      	ldr	r3, [pc, #452]	; (80012c0 <main+0x260>)
 80010fa:	edd3 7a00 	vldr	s15, [r3]
 80010fe:	eeb0 0a67 	vmov.f32	s0, s15
 8001102:	f7ff ff75 	bl	8000ff0 <_ZSt5isnanf>
 8001106:	4603      	mov	r3, r0
 8001108:	f083 0301 	eor.w	r3, r3, #1
 800110c:	b2db      	uxtb	r3, r3
 800110e:	2b00      	cmp	r3, #0
 8001110:	d028      	beq.n	8001164 <main+0x104>
                		   AHT20_temp = AHT20_temp*9/5+32;
 8001112:	4b6b      	ldr	r3, [pc, #428]	; (80012c0 <main+0x260>)
 8001114:	edd3 7a00 	vldr	s15, [r3]
 8001118:	eeb2 7a02 	vmov.f32	s14, #34	; 0x41100000  9.0
 800111c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001120:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 8001124:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001128:	ed9f 7a6a 	vldr	s14, [pc, #424]	; 80012d4 <main+0x274>
 800112c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001130:	4b63      	ldr	r3, [pc, #396]	; (80012c0 <main+0x260>)
 8001132:	edc3 7a00 	vstr	s15, [r3]

                		   /* Write temperature to Debug UART */
                		   sprintf((char*)charBuffer,"Temp:  %f\r\n",AHT20_temp);
 8001136:	4b62      	ldr	r3, [pc, #392]	; (80012c0 <main+0x260>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	4618      	mov	r0, r3
 800113c:	f7ff fa04 	bl	8000548 <__aeabi_f2d>
 8001140:	4602      	mov	r2, r0
 8001142:	460b      	mov	r3, r1
 8001144:	4964      	ldr	r1, [pc, #400]	; (80012d8 <main+0x278>)
 8001146:	4860      	ldr	r0, [pc, #384]	; (80012c8 <main+0x268>)
 8001148:	f006 fd1c 	bl	8007b84 <siprintf>
                		   HAL_UART_Transmit(&huart2,charBuffer,strlen((char*)charBuffer),HAL_MAX_DELAY);
 800114c:	485e      	ldr	r0, [pc, #376]	; (80012c8 <main+0x268>)
 800114e:	f7ff f88f 	bl	8000270 <strlen>
 8001152:	4603      	mov	r3, r0
 8001154:	b29a      	uxth	r2, r3
 8001156:	f04f 33ff 	mov.w	r3, #4294967295
 800115a:	495b      	ldr	r1, [pc, #364]	; (80012c8 <main+0x268>)
 800115c:	485b      	ldr	r0, [pc, #364]	; (80012cc <main+0x26c>)
 800115e:	f003 f865 	bl	800422c <HAL_UART_Transmit>
 8001162:	e002      	b.n	800116a <main+0x10a>
                	   } else {
                		   printf("Failed to read temperature");
 8001164:	485d      	ldr	r0, [pc, #372]	; (80012dc <main+0x27c>)
 8001166:	f006 fcfb 	bl	8007b60 <iprintf>
                   }

#endif

#ifdef _USE_BME280
                   BME280_sensor.main();
 800116a:	485d      	ldr	r0, [pc, #372]	; (80012e0 <main+0x280>)
 800116c:	f004 f872 	bl	8005254 <_ZN6BME2806bme2804mainEv>
                   if(BME280_sensor.newData()){
 8001170:	485b      	ldr	r0, [pc, #364]	; (80012e0 <main+0x280>)
 8001172:	f004 ff90 	bl	8006096 <_ZN6BME2806bme2807newDataEv>
 8001176:	4603      	mov	r3, r0
 8001178:	2b00      	cmp	r3, #0
 800117a:	f000 80e9 	beq.w	8001350 <main+0x2f0>

                	   BME280_sensor.GetTemperature(&BME280_temperature);
 800117e:	4959      	ldr	r1, [pc, #356]	; (80012e4 <main+0x284>)
 8001180:	4857      	ldr	r0, [pc, #348]	; (80012e0 <main+0x280>)
 8001182:	f004 ff9b 	bl	80060bc <_ZN6BME2806bme28014GetTemperatureEPd>
                	   BME280_sensor.GetPressure(&BME280_pressure);
 8001186:	4958      	ldr	r1, [pc, #352]	; (80012e8 <main+0x288>)
 8001188:	4855      	ldr	r0, [pc, #340]	; (80012e0 <main+0x280>)
 800118a:	f004 ffad 	bl	80060e8 <_ZN6BME2806bme28011GetPressureEPd>
                	   BME280_sensor.GetHumidity(&BME280_humidity);
 800118e:	4957      	ldr	r1, [pc, #348]	; (80012ec <main+0x28c>)
 8001190:	4853      	ldr	r0, [pc, #332]	; (80012e0 <main+0x280>)
 8001192:	f004 ffbf 	bl	8006114 <_ZN6BME2806bme28011GetHumidityEPd>

                		sprintf((char*)charBuffer,"BME280: \t");
 8001196:	4956      	ldr	r1, [pc, #344]	; (80012f0 <main+0x290>)
 8001198:	484b      	ldr	r0, [pc, #300]	; (80012c8 <main+0x268>)
 800119a:	f006 fcf3 	bl	8007b84 <siprintf>
                		HAL_UART_Transmit(&huart2,charBuffer,strlen((char*)charBuffer),HAL_MAX_DELAY);
 800119e:	484a      	ldr	r0, [pc, #296]	; (80012c8 <main+0x268>)
 80011a0:	f7ff f866 	bl	8000270 <strlen>
 80011a4:	4603      	mov	r3, r0
 80011a6:	b29a      	uxth	r2, r3
 80011a8:	f04f 33ff 	mov.w	r3, #4294967295
 80011ac:	4946      	ldr	r1, [pc, #280]	; (80012c8 <main+0x268>)
 80011ae:	4847      	ldr	r0, [pc, #284]	; (80012cc <main+0x26c>)
 80011b0:	f003 f83c 	bl	800422c <HAL_UART_Transmit>

					   if (! isnan(BME280_pressure)) {  // check if 'is not a number'
 80011b4:	4b4c      	ldr	r3, [pc, #304]	; (80012e8 <main+0x288>)
 80011b6:	ed93 7b00 	vldr	d7, [r3]
 80011ba:	eeb0 0a47 	vmov.f32	s0, s14
 80011be:	eef0 0a67 	vmov.f32	s1, s15
 80011c2:	f7ff ff31 	bl	8001028 <_ZSt5isnand>
 80011c6:	4603      	mov	r3, r0
 80011c8:	f083 0301 	eor.w	r3, r3, #1
 80011cc:	b2db      	uxtb	r3, r3
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d027      	beq.n	8001222 <main+0x1c2>
							// printf("");
						   BME280_pressure= BME280_pressure*0.00029529983071445 + 0.12;
 80011d2:	4b45      	ldr	r3, [pc, #276]	; (80012e8 <main+0x288>)
 80011d4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80011d8:	a333      	add	r3, pc, #204	; (adr r3, 80012a8 <main+0x248>)
 80011da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011de:	f7ff fa0b 	bl	80005f8 <__aeabi_dmul>
 80011e2:	4602      	mov	r2, r0
 80011e4:	460b      	mov	r3, r1
 80011e6:	4610      	mov	r0, r2
 80011e8:	4619      	mov	r1, r3
 80011ea:	a331      	add	r3, pc, #196	; (adr r3, 80012b0 <main+0x250>)
 80011ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011f0:	f7ff f84c 	bl	800028c <__adddf3>
 80011f4:	4602      	mov	r2, r0
 80011f6:	460b      	mov	r3, r1
 80011f8:	493b      	ldr	r1, [pc, #236]	; (80012e8 <main+0x288>)
 80011fa:	e9c1 2300 	strd	r2, r3, [r1]
							sprintf((char*)charBuffer,"Pressure = %f\r\n",BME280_pressure);
 80011fe:	4b3a      	ldr	r3, [pc, #232]	; (80012e8 <main+0x288>)
 8001200:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001204:	493b      	ldr	r1, [pc, #236]	; (80012f4 <main+0x294>)
 8001206:	4830      	ldr	r0, [pc, #192]	; (80012c8 <main+0x268>)
 8001208:	f006 fcbc 	bl	8007b84 <siprintf>
							HAL_UART_Transmit(&huart2,charBuffer,strlen((char*)charBuffer),HAL_MAX_DELAY);
 800120c:	482e      	ldr	r0, [pc, #184]	; (80012c8 <main+0x268>)
 800120e:	f7ff f82f 	bl	8000270 <strlen>
 8001212:	4603      	mov	r3, r0
 8001214:	b29a      	uxth	r2, r3
 8001216:	f04f 33ff 	mov.w	r3, #4294967295
 800121a:	492b      	ldr	r1, [pc, #172]	; (80012c8 <main+0x268>)
 800121c:	482b      	ldr	r0, [pc, #172]	; (80012cc <main+0x26c>)
 800121e:	f003 f805 	bl	800422c <HAL_UART_Transmit>
						} else {
							//printf("Failed to read humidity");
						}

					   if (! isnan(BME280_temperature)) {  // check if 'is not a number'
 8001222:	4b30      	ldr	r3, [pc, #192]	; (80012e4 <main+0x284>)
 8001224:	ed93 7b00 	vldr	d7, [r3]
 8001228:	eeb0 0a47 	vmov.f32	s0, s14
 800122c:	eef0 0a67 	vmov.f32	s1, s15
 8001230:	f7ff fefa 	bl	8001028 <_ZSt5isnand>
 8001234:	4603      	mov	r3, r0
 8001236:	f083 0301 	eor.w	r3, r3, #1
 800123a:	b2db      	uxtb	r3, r3
 800123c:	2b00      	cmp	r3, #0
 800123e:	d063      	beq.n	8001308 <main+0x2a8>
						   BME280_temperature = BME280_temperature*9/5+32;
 8001240:	4b28      	ldr	r3, [pc, #160]	; (80012e4 <main+0x284>)
 8001242:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001246:	f04f 0200 	mov.w	r2, #0
 800124a:	4b2b      	ldr	r3, [pc, #172]	; (80012f8 <main+0x298>)
 800124c:	f7ff f9d4 	bl	80005f8 <__aeabi_dmul>
 8001250:	4602      	mov	r2, r0
 8001252:	460b      	mov	r3, r1
 8001254:	4610      	mov	r0, r2
 8001256:	4619      	mov	r1, r3
 8001258:	f04f 0200 	mov.w	r2, #0
 800125c:	4b27      	ldr	r3, [pc, #156]	; (80012fc <main+0x29c>)
 800125e:	f7ff faf5 	bl	800084c <__aeabi_ddiv>
 8001262:	4602      	mov	r2, r0
 8001264:	460b      	mov	r3, r1
 8001266:	4610      	mov	r0, r2
 8001268:	4619      	mov	r1, r3
 800126a:	f04f 0200 	mov.w	r2, #0
 800126e:	4b24      	ldr	r3, [pc, #144]	; (8001300 <main+0x2a0>)
 8001270:	f7ff f80c 	bl	800028c <__adddf3>
 8001274:	4602      	mov	r2, r0
 8001276:	460b      	mov	r3, r1
 8001278:	491a      	ldr	r1, [pc, #104]	; (80012e4 <main+0x284>)
 800127a:	e9c1 2300 	strd	r2, r3, [r1]
									 /* Write temperature to Debug UART */
									 sprintf((char*)charBuffer,"Temp:  %f\t\t",BME280_temperature);
 800127e:	4b19      	ldr	r3, [pc, #100]	; (80012e4 <main+0x284>)
 8001280:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001284:	491f      	ldr	r1, [pc, #124]	; (8001304 <main+0x2a4>)
 8001286:	4810      	ldr	r0, [pc, #64]	; (80012c8 <main+0x268>)
 8001288:	f006 fc7c 	bl	8007b84 <siprintf>
									 HAL_UART_Transmit(&huart2,charBuffer,strlen((char*)charBuffer),HAL_MAX_DELAY);
 800128c:	480e      	ldr	r0, [pc, #56]	; (80012c8 <main+0x268>)
 800128e:	f7fe ffef 	bl	8000270 <strlen>
 8001292:	4603      	mov	r3, r0
 8001294:	b29a      	uxth	r2, r3
 8001296:	f04f 33ff 	mov.w	r3, #4294967295
 800129a:	490b      	ldr	r1, [pc, #44]	; (80012c8 <main+0x268>)
 800129c:	480b      	ldr	r0, [pc, #44]	; (80012cc <main+0x26c>)
 800129e:	f002 ffc5 	bl	800422c <HAL_UART_Transmit>
 80012a2:	e034      	b.n	800130e <main+0x2ae>
 80012a4:	f3af 8000 	nop.w
 80012a8:	1d8d02ae 	.word	0x1d8d02ae
 80012ac:	3f335a4f 	.word	0x3f335a4f
 80012b0:	eb851eb8 	.word	0xeb851eb8
 80012b4:	3fbeb851 	.word	0x3fbeb851
 80012b8:	200003e0 	.word	0x200003e0
 80012bc:	200003dc 	.word	0x200003dc
 80012c0:	200003d8 	.word	0x200003d8
 80012c4:	0800b378 	.word	0x0800b378
 80012c8:	200002d8 	.word	0x200002d8
 80012cc:	20000250 	.word	0x20000250
 80012d0:	0800b384 	.word	0x0800b384
 80012d4:	42000000 	.word	0x42000000
 80012d8:	0800b390 	.word	0x0800b390
 80012dc:	0800b39c 	.word	0x0800b39c
 80012e0:	20000418 	.word	0x20000418
 80012e4:	20000400 	.word	0x20000400
 80012e8:	20000410 	.word	0x20000410
 80012ec:	20000408 	.word	0x20000408
 80012f0:	0800b3b8 	.word	0x0800b3b8
 80012f4:	0800b3c4 	.word	0x0800b3c4
 80012f8:	40220000 	.word	0x40220000
 80012fc:	40140000 	.word	0x40140000
 8001300:	40400000 	.word	0x40400000
 8001304:	0800b3d4 	.word	0x0800b3d4
								   } else {
									 printf("Failed to read temperature");
 8001308:	4851      	ldr	r0, [pc, #324]	; (8001450 <main+0x3f0>)
 800130a:	f006 fc29 	bl	8007b60 <iprintf>
							   }
					   if (! isnan(BME280_humidity)) {  // check if 'is not a number'
 800130e:	4b51      	ldr	r3, [pc, #324]	; (8001454 <main+0x3f4>)
 8001310:	ed93 7b00 	vldr	d7, [r3]
 8001314:	eeb0 0a47 	vmov.f32	s0, s14
 8001318:	eef0 0a67 	vmov.f32	s1, s15
 800131c:	f7ff fe84 	bl	8001028 <_ZSt5isnand>
 8001320:	4603      	mov	r3, r0
 8001322:	f083 0301 	eor.w	r3, r3, #1
 8001326:	b2db      	uxtb	r3, r3
 8001328:	2b00      	cmp	r3, #0
 800132a:	d011      	beq.n	8001350 <main+0x2f0>
					                           // printf("");
					                           sprintf((char*)charBuffer,"RH = %f\r\n",BME280_humidity);
 800132c:	4b49      	ldr	r3, [pc, #292]	; (8001454 <main+0x3f4>)
 800132e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001332:	4949      	ldr	r1, [pc, #292]	; (8001458 <main+0x3f8>)
 8001334:	4849      	ldr	r0, [pc, #292]	; (800145c <main+0x3fc>)
 8001336:	f006 fc25 	bl	8007b84 <siprintf>
					                           HAL_UART_Transmit(&huart2,charBuffer,strlen((char*)charBuffer),HAL_MAX_DELAY);
 800133a:	4848      	ldr	r0, [pc, #288]	; (800145c <main+0x3fc>)
 800133c:	f7fe ff98 	bl	8000270 <strlen>
 8001340:	4603      	mov	r3, r0
 8001342:	b29a      	uxth	r2, r3
 8001344:	f04f 33ff 	mov.w	r3, #4294967295
 8001348:	4944      	ldr	r1, [pc, #272]	; (800145c <main+0x3fc>)
 800134a:	4845      	ldr	r0, [pc, #276]	; (8001460 <main+0x400>)
 800134c:	f002 ff6e 	bl	800422c <HAL_UART_Transmit>
                   }

#endif

#ifdef _USE_SHT31
                   SHT31_sensor.main();
 8001350:	4844      	ldr	r0, [pc, #272]	; (8001464 <main+0x404>)
 8001352:	f005 fa47 	bl	80067e4 <_ZN5SHT314mainEv>
                   if(SHT31_sensor.newData()){
 8001356:	4843      	ldr	r0, [pc, #268]	; (8001464 <main+0x404>)
 8001358:	f005 fbfe 	bl	8006b58 <_ZN5SHT317newDataEv>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d072      	beq.n	8001448 <main+0x3e8>

                		SHT31_sensor.GetTemperature(&SHT31_temp);
 8001362:	4941      	ldr	r1, [pc, #260]	; (8001468 <main+0x408>)
 8001364:	483f      	ldr	r0, [pc, #252]	; (8001464 <main+0x404>)
 8001366:	f005 fbcb 	bl	8006b00 <_ZN5SHT3114GetTemperatureEPf>
                		SHT31_sensor.GetHumidity(&SHT31_humidity);
 800136a:	4940      	ldr	r1, [pc, #256]	; (800146c <main+0x40c>)
 800136c:	483d      	ldr	r0, [pc, #244]	; (8001464 <main+0x404>)
 800136e:	f005 fbdd 	bl	8006b2c <_ZN5SHT3111GetHumidityEPf>

                		sprintf((char*)charBuffer,"SHT31 \t");
 8001372:	493f      	ldr	r1, [pc, #252]	; (8001470 <main+0x410>)
 8001374:	4839      	ldr	r0, [pc, #228]	; (800145c <main+0x3fc>)
 8001376:	f006 fc05 	bl	8007b84 <siprintf>
                		HAL_UART_Transmit(&huart2,charBuffer,strlen((char*)charBuffer),HAL_MAX_DELAY);
 800137a:	4838      	ldr	r0, [pc, #224]	; (800145c <main+0x3fc>)
 800137c:	f7fe ff78 	bl	8000270 <strlen>
 8001380:	4603      	mov	r3, r0
 8001382:	b29a      	uxth	r2, r3
 8001384:	f04f 33ff 	mov.w	r3, #4294967295
 8001388:	4934      	ldr	r1, [pc, #208]	; (800145c <main+0x3fc>)
 800138a:	4835      	ldr	r0, [pc, #212]	; (8001460 <main+0x400>)
 800138c:	f002 ff4e 	bl	800422c <HAL_UART_Transmit>

					   if (! isnan(SHT31_temp)) {  // check if 'is not a number'
 8001390:	4b35      	ldr	r3, [pc, #212]	; (8001468 <main+0x408>)
 8001392:	edd3 7a00 	vldr	s15, [r3]
 8001396:	eeb0 0a67 	vmov.f32	s0, s15
 800139a:	f7ff fe29 	bl	8000ff0 <_ZSt5isnanf>
 800139e:	4603      	mov	r3, r0
 80013a0:	f083 0301 	eor.w	r3, r3, #1
 80013a4:	b2db      	uxtb	r3, r3
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d028      	beq.n	80013fc <main+0x39c>
						   SHT31_temp = SHT31_temp*9/5+32;
 80013aa:	4b2f      	ldr	r3, [pc, #188]	; (8001468 <main+0x408>)
 80013ac:	edd3 7a00 	vldr	s15, [r3]
 80013b0:	eeb2 7a02 	vmov.f32	s14, #34	; 0x41100000  9.0
 80013b4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80013b8:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 80013bc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013c0:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8001474 <main+0x414>
 80013c4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80013c8:	4b27      	ldr	r3, [pc, #156]	; (8001468 <main+0x408>)
 80013ca:	edc3 7a00 	vstr	s15, [r3]
									 /* Write temperature to Debug UART */
									 sprintf((char*)charBuffer,"Temp:  %f\t\t",SHT31_temp);
 80013ce:	4b26      	ldr	r3, [pc, #152]	; (8001468 <main+0x408>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	4618      	mov	r0, r3
 80013d4:	f7ff f8b8 	bl	8000548 <__aeabi_f2d>
 80013d8:	4602      	mov	r2, r0
 80013da:	460b      	mov	r3, r1
 80013dc:	4926      	ldr	r1, [pc, #152]	; (8001478 <main+0x418>)
 80013de:	481f      	ldr	r0, [pc, #124]	; (800145c <main+0x3fc>)
 80013e0:	f006 fbd0 	bl	8007b84 <siprintf>
									 HAL_UART_Transmit(&huart2,charBuffer,strlen((char*)charBuffer),HAL_MAX_DELAY);
 80013e4:	481d      	ldr	r0, [pc, #116]	; (800145c <main+0x3fc>)
 80013e6:	f7fe ff43 	bl	8000270 <strlen>
 80013ea:	4603      	mov	r3, r0
 80013ec:	b29a      	uxth	r2, r3
 80013ee:	f04f 33ff 	mov.w	r3, #4294967295
 80013f2:	491a      	ldr	r1, [pc, #104]	; (800145c <main+0x3fc>)
 80013f4:	481a      	ldr	r0, [pc, #104]	; (8001460 <main+0x400>)
 80013f6:	f002 ff19 	bl	800422c <HAL_UART_Transmit>
 80013fa:	e002      	b.n	8001402 <main+0x3a2>
								   } else {
									 printf("Failed to read temperature");
 80013fc:	4814      	ldr	r0, [pc, #80]	; (8001450 <main+0x3f0>)
 80013fe:	f006 fbaf 	bl	8007b60 <iprintf>
							   }
					   if (! isnan(SHT31_humidity)) {  // check if 'is not a number'
 8001402:	4b1a      	ldr	r3, [pc, #104]	; (800146c <main+0x40c>)
 8001404:	edd3 7a00 	vldr	s15, [r3]
 8001408:	eeb0 0a67 	vmov.f32	s0, s15
 800140c:	f7ff fdf0 	bl	8000ff0 <_ZSt5isnanf>
 8001410:	4603      	mov	r3, r0
 8001412:	f083 0301 	eor.w	r3, r3, #1
 8001416:	b2db      	uxtb	r3, r3
 8001418:	2b00      	cmp	r3, #0
 800141a:	d015      	beq.n	8001448 <main+0x3e8>
					                           sprintf((char*)charBuffer,"RH = %f\r\n",SHT31_humidity);
 800141c:	4b13      	ldr	r3, [pc, #76]	; (800146c <main+0x40c>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	4618      	mov	r0, r3
 8001422:	f7ff f891 	bl	8000548 <__aeabi_f2d>
 8001426:	4602      	mov	r2, r0
 8001428:	460b      	mov	r3, r1
 800142a:	490b      	ldr	r1, [pc, #44]	; (8001458 <main+0x3f8>)
 800142c:	480b      	ldr	r0, [pc, #44]	; (800145c <main+0x3fc>)
 800142e:	f006 fba9 	bl	8007b84 <siprintf>
					                           HAL_UART_Transmit(&huart2,charBuffer,strlen((char*)charBuffer),HAL_MAX_DELAY);
 8001432:	480a      	ldr	r0, [pc, #40]	; (800145c <main+0x3fc>)
 8001434:	f7fe ff1c 	bl	8000270 <strlen>
 8001438:	4603      	mov	r3, r0
 800143a:	b29a      	uxth	r2, r3
 800143c:	f04f 33ff 	mov.w	r3, #4294967295
 8001440:	4906      	ldr	r1, [pc, #24]	; (800145c <main+0x3fc>)
 8001442:	4807      	ldr	r0, [pc, #28]	; (8001460 <main+0x400>)
 8001444:	f002 fef2 	bl	800422c <HAL_UART_Transmit>
                   }

#endif


    HAL_Delay(50);
 8001448:	2032      	movs	r0, #50	; 0x32
 800144a:	f000 fbcd 	bl	8001be8 <HAL_Delay>
                   AHT20_sensor.main();
 800144e:	e613      	b.n	8001078 <main+0x18>
 8001450:	0800b39c 	.word	0x0800b39c
 8001454:	20000408 	.word	0x20000408
 8001458:	0800b3e0 	.word	0x0800b3e0
 800145c:	200002d8 	.word	0x200002d8
 8001460:	20000250 	.word	0x20000250
 8001464:	200004a8 	.word	0x200004a8
 8001468:	200004a0 	.word	0x200004a0
 800146c:	200004a4 	.word	0x200004a4
 8001470:	0800b3ec 	.word	0x0800b3ec
 8001474:	42000000 	.word	0x42000000
 8001478:	0800b3d4 	.word	0x0800b3d4

0800147c <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b096      	sub	sp, #88	; 0x58
 8001480:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001482:	f107 0314 	add.w	r3, r7, #20
 8001486:	2244      	movs	r2, #68	; 0x44
 8001488:	2100      	movs	r1, #0
 800148a:	4618      	mov	r0, r3
 800148c:	f006 fbdd 	bl	8007c4a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001490:	463b      	mov	r3, r7
 8001492:	2200      	movs	r2, #0
 8001494:	601a      	str	r2, [r3, #0]
 8001496:	605a      	str	r2, [r3, #4]
 8001498:	609a      	str	r2, [r3, #8]
 800149a:	60da      	str	r2, [r3, #12]
 800149c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800149e:	f44f 7000 	mov.w	r0, #512	; 0x200
 80014a2:	f001 fcff 	bl	8002ea4 <HAL_PWREx_ControlVoltageScaling>
 80014a6:	4603      	mov	r3, r0
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	bf14      	ite	ne
 80014ac:	2301      	movne	r3, #1
 80014ae:	2300      	moveq	r3, #0
 80014b0:	b2db      	uxtb	r3, r3
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d001      	beq.n	80014ba <_Z18SystemClock_Configv+0x3e>
  {
    Error_Handler();
 80014b6:	f000 f8d1 	bl	800165c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80014ba:	2310      	movs	r3, #16
 80014bc:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80014be:	2301      	movs	r3, #1
 80014c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80014c2:	2300      	movs	r3, #0
 80014c4:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80014c6:	2360      	movs	r3, #96	; 0x60
 80014c8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80014ca:	2300      	movs	r3, #0
 80014cc:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014ce:	f107 0314 	add.w	r3, r7, #20
 80014d2:	4618      	mov	r0, r3
 80014d4:	f001 fd3c 	bl	8002f50 <HAL_RCC_OscConfig>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	bf14      	ite	ne
 80014de:	2301      	movne	r3, #1
 80014e0:	2300      	moveq	r3, #0
 80014e2:	b2db      	uxtb	r3, r3
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d001      	beq.n	80014ec <_Z18SystemClock_Configv+0x70>
  {
    Error_Handler();
 80014e8:	f000 f8b8 	bl	800165c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014ec:	230f      	movs	r3, #15
 80014ee:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80014f0:	2300      	movs	r3, #0
 80014f2:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014f4:	2300      	movs	r3, #0
 80014f6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80014f8:	2300      	movs	r3, #0
 80014fa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014fc:	2300      	movs	r3, #0
 80014fe:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001500:	463b      	mov	r3, r7
 8001502:	2100      	movs	r1, #0
 8001504:	4618      	mov	r0, r3
 8001506:	f002 f937 	bl	8003778 <HAL_RCC_ClockConfig>
 800150a:	4603      	mov	r3, r0
 800150c:	2b00      	cmp	r3, #0
 800150e:	bf14      	ite	ne
 8001510:	2301      	movne	r3, #1
 8001512:	2300      	moveq	r3, #0
 8001514:	b2db      	uxtb	r3, r3
 8001516:	2b00      	cmp	r3, #0
 8001518:	d001      	beq.n	800151e <_Z18SystemClock_Configv+0xa2>
  {
    Error_Handler();
 800151a:	f000 f89f 	bl	800165c <Error_Handler>
  }
}
 800151e:	bf00      	nop
 8001520:	3758      	adds	r7, #88	; 0x58
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}
	...

08001528 <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800152c:	4b23      	ldr	r3, [pc, #140]	; (80015bc <_ZL12MX_I2C1_Initv+0x94>)
 800152e:	4a24      	ldr	r2, [pc, #144]	; (80015c0 <_ZL12MX_I2C1_Initv+0x98>)
 8001530:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000E14;
 8001532:	4b22      	ldr	r3, [pc, #136]	; (80015bc <_ZL12MX_I2C1_Initv+0x94>)
 8001534:	f640 6214 	movw	r2, #3604	; 0xe14
 8001538:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800153a:	4b20      	ldr	r3, [pc, #128]	; (80015bc <_ZL12MX_I2C1_Initv+0x94>)
 800153c:	2200      	movs	r2, #0
 800153e:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001540:	4b1e      	ldr	r3, [pc, #120]	; (80015bc <_ZL12MX_I2C1_Initv+0x94>)
 8001542:	2201      	movs	r2, #1
 8001544:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001546:	4b1d      	ldr	r3, [pc, #116]	; (80015bc <_ZL12MX_I2C1_Initv+0x94>)
 8001548:	2200      	movs	r2, #0
 800154a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800154c:	4b1b      	ldr	r3, [pc, #108]	; (80015bc <_ZL12MX_I2C1_Initv+0x94>)
 800154e:	2200      	movs	r2, #0
 8001550:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001552:	4b1a      	ldr	r3, [pc, #104]	; (80015bc <_ZL12MX_I2C1_Initv+0x94>)
 8001554:	2200      	movs	r2, #0
 8001556:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001558:	4b18      	ldr	r3, [pc, #96]	; (80015bc <_ZL12MX_I2C1_Initv+0x94>)
 800155a:	2200      	movs	r2, #0
 800155c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800155e:	4b17      	ldr	r3, [pc, #92]	; (80015bc <_ZL12MX_I2C1_Initv+0x94>)
 8001560:	2200      	movs	r2, #0
 8001562:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001564:	4815      	ldr	r0, [pc, #84]	; (80015bc <_ZL12MX_I2C1_Initv+0x94>)
 8001566:	f000 fdb3 	bl	80020d0 <HAL_I2C_Init>
 800156a:	4603      	mov	r3, r0
 800156c:	2b00      	cmp	r3, #0
 800156e:	bf14      	ite	ne
 8001570:	2301      	movne	r3, #1
 8001572:	2300      	moveq	r3, #0
 8001574:	b2db      	uxtb	r3, r3
 8001576:	2b00      	cmp	r3, #0
 8001578:	d001      	beq.n	800157e <_ZL12MX_I2C1_Initv+0x56>
  {
    Error_Handler();
 800157a:	f000 f86f 	bl	800165c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800157e:	2100      	movs	r1, #0
 8001580:	480e      	ldr	r0, [pc, #56]	; (80015bc <_ZL12MX_I2C1_Initv+0x94>)
 8001582:	f001 fbe9 	bl	8002d58 <HAL_I2CEx_ConfigAnalogFilter>
 8001586:	4603      	mov	r3, r0
 8001588:	2b00      	cmp	r3, #0
 800158a:	bf14      	ite	ne
 800158c:	2301      	movne	r3, #1
 800158e:	2300      	moveq	r3, #0
 8001590:	b2db      	uxtb	r3, r3
 8001592:	2b00      	cmp	r3, #0
 8001594:	d001      	beq.n	800159a <_ZL12MX_I2C1_Initv+0x72>
  {
    Error_Handler();
 8001596:	f000 f861 	bl	800165c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800159a:	2100      	movs	r1, #0
 800159c:	4807      	ldr	r0, [pc, #28]	; (80015bc <_ZL12MX_I2C1_Initv+0x94>)
 800159e:	f001 fc26 	bl	8002dee <HAL_I2CEx_ConfigDigitalFilter>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	bf14      	ite	ne
 80015a8:	2301      	movne	r3, #1
 80015aa:	2300      	moveq	r3, #0
 80015ac:	b2db      	uxtb	r3, r3
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d001      	beq.n	80015b6 <_ZL12MX_I2C1_Initv+0x8e>
  {
    Error_Handler();
 80015b2:	f000 f853 	bl	800165c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80015b6:	bf00      	nop
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	200001fc 	.word	0x200001fc
 80015c0:	40005400 	.word	0x40005400

080015c4 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80015c8:	4b16      	ldr	r3, [pc, #88]	; (8001624 <_ZL19MX_USART2_UART_Initv+0x60>)
 80015ca:	4a17      	ldr	r2, [pc, #92]	; (8001628 <_ZL19MX_USART2_UART_Initv+0x64>)
 80015cc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80015ce:	4b15      	ldr	r3, [pc, #84]	; (8001624 <_ZL19MX_USART2_UART_Initv+0x60>)
 80015d0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80015d4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80015d6:	4b13      	ldr	r3, [pc, #76]	; (8001624 <_ZL19MX_USART2_UART_Initv+0x60>)
 80015d8:	2200      	movs	r2, #0
 80015da:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80015dc:	4b11      	ldr	r3, [pc, #68]	; (8001624 <_ZL19MX_USART2_UART_Initv+0x60>)
 80015de:	2200      	movs	r2, #0
 80015e0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80015e2:	4b10      	ldr	r3, [pc, #64]	; (8001624 <_ZL19MX_USART2_UART_Initv+0x60>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80015e8:	4b0e      	ldr	r3, [pc, #56]	; (8001624 <_ZL19MX_USART2_UART_Initv+0x60>)
 80015ea:	220c      	movs	r2, #12
 80015ec:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015ee:	4b0d      	ldr	r3, [pc, #52]	; (8001624 <_ZL19MX_USART2_UART_Initv+0x60>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80015f4:	4b0b      	ldr	r3, [pc, #44]	; (8001624 <_ZL19MX_USART2_UART_Initv+0x60>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80015fa:	4b0a      	ldr	r3, [pc, #40]	; (8001624 <_ZL19MX_USART2_UART_Initv+0x60>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001600:	4b08      	ldr	r3, [pc, #32]	; (8001624 <_ZL19MX_USART2_UART_Initv+0x60>)
 8001602:	2200      	movs	r2, #0
 8001604:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001606:	4807      	ldr	r0, [pc, #28]	; (8001624 <_ZL19MX_USART2_UART_Initv+0x60>)
 8001608:	f002 fdc2 	bl	8004190 <HAL_UART_Init>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	bf14      	ite	ne
 8001612:	2301      	movne	r3, #1
 8001614:	2300      	moveq	r3, #0
 8001616:	b2db      	uxtb	r3, r3
 8001618:	2b00      	cmp	r3, #0
 800161a:	d001      	beq.n	8001620 <_ZL19MX_USART2_UART_Initv+0x5c>
  {
    Error_Handler();
 800161c:	f000 f81e 	bl	800165c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001620:	bf00      	nop
 8001622:	bd80      	pop	{r7, pc}
 8001624:	20000250 	.word	0x20000250
 8001628:	40004400 	.word	0x40004400

0800162c <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800162c:	b480      	push	{r7}
 800162e:	b083      	sub	sp, #12
 8001630:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001632:	4b09      	ldr	r3, [pc, #36]	; (8001658 <_ZL12MX_GPIO_Initv+0x2c>)
 8001634:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001636:	4a08      	ldr	r2, [pc, #32]	; (8001658 <_ZL12MX_GPIO_Initv+0x2c>)
 8001638:	f043 0301 	orr.w	r3, r3, #1
 800163c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800163e:	4b06      	ldr	r3, [pc, #24]	; (8001658 <_ZL12MX_GPIO_Initv+0x2c>)
 8001640:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001642:	f003 0301 	and.w	r3, r3, #1
 8001646:	607b      	str	r3, [r7, #4]
 8001648:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800164a:	bf00      	nop
 800164c:	370c      	adds	r7, #12
 800164e:	46bd      	mov	sp, r7
 8001650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001654:	4770      	bx	lr
 8001656:	bf00      	nop
 8001658:	40021000 	.word	0x40021000

0800165c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800165c:	b480      	push	{r7}
 800165e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001660:	b672      	cpsid	i
}
 8001662:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001664:	e7fe      	b.n	8001664 <Error_Handler+0x8>
	...

08001668 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8001668:	b580      	push	{r7, lr}
 800166a:	b082      	sub	sp, #8
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
 8001670:	6039      	str	r1, [r7, #0]
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	2b01      	cmp	r3, #1
 8001676:	d113      	bne.n	80016a0 <_Z41__static_initialization_and_destruction_0ii+0x38>
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800167e:	4293      	cmp	r3, r2
 8001680:	d10e      	bne.n	80016a0 <_Z41__static_initialization_and_destruction_0ii+0x38>
	AHT20 AHT20_sensor(&hi2c1);
 8001682:	4912      	ldr	r1, [pc, #72]	; (80016cc <_Z41__static_initialization_and_destruction_0ii+0x64>)
 8001684:	4812      	ldr	r0, [pc, #72]	; (80016d0 <_Z41__static_initialization_and_destruction_0ii+0x68>)
 8001686:	f003 fa9d 	bl	8004bc4 <_ZN5AHT20C1EP19__I2C_HandleTypeDef>
	bme280i2c BME280_sensor(&hi2c1,bme280_i2c_addr_2);
 800168a:	2277      	movs	r2, #119	; 0x77
 800168c:	490f      	ldr	r1, [pc, #60]	; (80016cc <_Z41__static_initialization_and_destruction_0ii+0x64>)
 800168e:	4811      	ldr	r0, [pc, #68]	; (80016d4 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 8001690:	f004 fd56 	bl	8006140 <_ZN6BME2809bme280i2cC1EP19__I2C_HandleTypeDefNS_17bme280_i2c_addr_tE>
	SHT31 SHT31_sensor(sht31_param);
 8001694:	4b10      	ldr	r3, [pc, #64]	; (80016d8 <_Z41__static_initialization_and_destruction_0ii+0x70>)
 8001696:	e893 0006 	ldmia.w	r3, {r1, r2}
 800169a:	4810      	ldr	r0, [pc, #64]	; (80016dc <_Z41__static_initialization_and_destruction_0ii+0x74>)
 800169c:	f004 fe1a 	bl	80062d4 <_ZN5SHT31C1E13SHT31_param_t>
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d10d      	bne.n	80016c2 <_Z41__static_initialization_and_destruction_0ii+0x5a>
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80016ac:	4293      	cmp	r3, r2
 80016ae:	d108      	bne.n	80016c2 <_Z41__static_initialization_and_destruction_0ii+0x5a>
 80016b0:	480a      	ldr	r0, [pc, #40]	; (80016dc <_Z41__static_initialization_and_destruction_0ii+0x74>)
 80016b2:	f004 fe53 	bl	800635c <_ZN5SHT31D1Ev>
	bme280i2c BME280_sensor(&hi2c1,bme280_i2c_addr_2);
 80016b6:	4807      	ldr	r0, [pc, #28]	; (80016d4 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 80016b8:	f004 fd66 	bl	8006188 <_ZN6BME2809bme280i2cD1Ev>
	AHT20 AHT20_sensor(&hi2c1);
 80016bc:	4804      	ldr	r0, [pc, #16]	; (80016d0 <_Z41__static_initialization_and_destruction_0ii+0x68>)
 80016be:	f003 faa1 	bl	8004c04 <_ZN5AHT20D1Ev>
}
 80016c2:	bf00      	nop
 80016c4:	3708      	adds	r7, #8
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	200001fc 	.word	0x200001fc
 80016d0:	200003e0 	.word	0x200003e0
 80016d4:	20000418 	.word	0x20000418
 80016d8:	20000000 	.word	0x20000000
 80016dc:	200004a8 	.word	0x200004a8

080016e0 <_GLOBAL__sub_I_hi2c1>:
 80016e0:	b580      	push	{r7, lr}
 80016e2:	af00      	add	r7, sp, #0
 80016e4:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80016e8:	2001      	movs	r0, #1
 80016ea:	f7ff ffbd 	bl	8001668 <_Z41__static_initialization_and_destruction_0ii>
 80016ee:	bd80      	pop	{r7, pc}

080016f0 <_GLOBAL__sub_D_hi2c1>:
 80016f0:	b580      	push	{r7, lr}
 80016f2:	af00      	add	r7, sp, #0
 80016f4:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80016f8:	2000      	movs	r0, #0
 80016fa:	f7ff ffb5 	bl	8001668 <_Z41__static_initialization_and_destruction_0ii>
 80016fe:	bd80      	pop	{r7, pc}

08001700 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001700:	b480      	push	{r7}
 8001702:	b083      	sub	sp, #12
 8001704:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001706:	4b0f      	ldr	r3, [pc, #60]	; (8001744 <HAL_MspInit+0x44>)
 8001708:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800170a:	4a0e      	ldr	r2, [pc, #56]	; (8001744 <HAL_MspInit+0x44>)
 800170c:	f043 0301 	orr.w	r3, r3, #1
 8001710:	6613      	str	r3, [r2, #96]	; 0x60
 8001712:	4b0c      	ldr	r3, [pc, #48]	; (8001744 <HAL_MspInit+0x44>)
 8001714:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001716:	f003 0301 	and.w	r3, r3, #1
 800171a:	607b      	str	r3, [r7, #4]
 800171c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800171e:	4b09      	ldr	r3, [pc, #36]	; (8001744 <HAL_MspInit+0x44>)
 8001720:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001722:	4a08      	ldr	r2, [pc, #32]	; (8001744 <HAL_MspInit+0x44>)
 8001724:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001728:	6593      	str	r3, [r2, #88]	; 0x58
 800172a:	4b06      	ldr	r3, [pc, #24]	; (8001744 <HAL_MspInit+0x44>)
 800172c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800172e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001732:	603b      	str	r3, [r7, #0]
 8001734:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001736:	bf00      	nop
 8001738:	370c      	adds	r7, #12
 800173a:	46bd      	mov	sp, r7
 800173c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001740:	4770      	bx	lr
 8001742:	bf00      	nop
 8001744:	40021000 	.word	0x40021000

08001748 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b09e      	sub	sp, #120	; 0x78
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001750:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001754:	2200      	movs	r2, #0
 8001756:	601a      	str	r2, [r3, #0]
 8001758:	605a      	str	r2, [r3, #4]
 800175a:	609a      	str	r2, [r3, #8]
 800175c:	60da      	str	r2, [r3, #12]
 800175e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001760:	f107 0310 	add.w	r3, r7, #16
 8001764:	2254      	movs	r2, #84	; 0x54
 8001766:	2100      	movs	r1, #0
 8001768:	4618      	mov	r0, r3
 800176a:	f006 fa6e 	bl	8007c4a <memset>
  if(hi2c->Instance==I2C1)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	4a1f      	ldr	r2, [pc, #124]	; (80017f0 <HAL_I2C_MspInit+0xa8>)
 8001774:	4293      	cmp	r3, r2
 8001776:	d137      	bne.n	80017e8 <HAL_I2C_MspInit+0xa0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001778:	2340      	movs	r3, #64	; 0x40
 800177a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800177c:	2300      	movs	r3, #0
 800177e:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001780:	f107 0310 	add.w	r3, r7, #16
 8001784:	4618      	mov	r0, r3
 8001786:	f002 fa1b 	bl	8003bc0 <HAL_RCCEx_PeriphCLKConfig>
 800178a:	4603      	mov	r3, r0
 800178c:	2b00      	cmp	r3, #0
 800178e:	d001      	beq.n	8001794 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001790:	f7ff ff64 	bl	800165c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001794:	4b17      	ldr	r3, [pc, #92]	; (80017f4 <HAL_I2C_MspInit+0xac>)
 8001796:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001798:	4a16      	ldr	r2, [pc, #88]	; (80017f4 <HAL_I2C_MspInit+0xac>)
 800179a:	f043 0301 	orr.w	r3, r3, #1
 800179e:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017a0:	4b14      	ldr	r3, [pc, #80]	; (80017f4 <HAL_I2C_MspInit+0xac>)
 80017a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017a4:	f003 0301 	and.w	r3, r3, #1
 80017a8:	60fb      	str	r3, [r7, #12]
 80017aa:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80017ac:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80017b0:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017b2:	2312      	movs	r3, #18
 80017b4:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017b6:	2301      	movs	r3, #1
 80017b8:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017ba:	2303      	movs	r3, #3
 80017bc:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80017be:	2304      	movs	r3, #4
 80017c0:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017c2:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80017c6:	4619      	mov	r1, r3
 80017c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017cc:	f000 fb16 	bl	8001dfc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80017d0:	4b08      	ldr	r3, [pc, #32]	; (80017f4 <HAL_I2C_MspInit+0xac>)
 80017d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017d4:	4a07      	ldr	r2, [pc, #28]	; (80017f4 <HAL_I2C_MspInit+0xac>)
 80017d6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80017da:	6593      	str	r3, [r2, #88]	; 0x58
 80017dc:	4b05      	ldr	r3, [pc, #20]	; (80017f4 <HAL_I2C_MspInit+0xac>)
 80017de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80017e4:	60bb      	str	r3, [r7, #8]
 80017e6:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80017e8:	bf00      	nop
 80017ea:	3778      	adds	r7, #120	; 0x78
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bd80      	pop	{r7, pc}
 80017f0:	40005400 	.word	0x40005400
 80017f4:	40021000 	.word	0x40021000

080017f8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b09e      	sub	sp, #120	; 0x78
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001800:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001804:	2200      	movs	r2, #0
 8001806:	601a      	str	r2, [r3, #0]
 8001808:	605a      	str	r2, [r3, #4]
 800180a:	609a      	str	r2, [r3, #8]
 800180c:	60da      	str	r2, [r3, #12]
 800180e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001810:	f107 0310 	add.w	r3, r7, #16
 8001814:	2254      	movs	r2, #84	; 0x54
 8001816:	2100      	movs	r1, #0
 8001818:	4618      	mov	r0, r3
 800181a:	f006 fa16 	bl	8007c4a <memset>
  if(huart->Instance==USART2)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	4a1f      	ldr	r2, [pc, #124]	; (80018a0 <HAL_UART_MspInit+0xa8>)
 8001824:	4293      	cmp	r3, r2
 8001826:	d136      	bne.n	8001896 <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001828:	2302      	movs	r3, #2
 800182a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800182c:	2300      	movs	r3, #0
 800182e:	637b      	str	r3, [r7, #52]	; 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001830:	f107 0310 	add.w	r3, r7, #16
 8001834:	4618      	mov	r0, r3
 8001836:	f002 f9c3 	bl	8003bc0 <HAL_RCCEx_PeriphCLKConfig>
 800183a:	4603      	mov	r3, r0
 800183c:	2b00      	cmp	r3, #0
 800183e:	d001      	beq.n	8001844 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001840:	f7ff ff0c 	bl	800165c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001844:	4b17      	ldr	r3, [pc, #92]	; (80018a4 <HAL_UART_MspInit+0xac>)
 8001846:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001848:	4a16      	ldr	r2, [pc, #88]	; (80018a4 <HAL_UART_MspInit+0xac>)
 800184a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800184e:	6593      	str	r3, [r2, #88]	; 0x58
 8001850:	4b14      	ldr	r3, [pc, #80]	; (80018a4 <HAL_UART_MspInit+0xac>)
 8001852:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001854:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001858:	60fb      	str	r3, [r7, #12]
 800185a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800185c:	4b11      	ldr	r3, [pc, #68]	; (80018a4 <HAL_UART_MspInit+0xac>)
 800185e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001860:	4a10      	ldr	r2, [pc, #64]	; (80018a4 <HAL_UART_MspInit+0xac>)
 8001862:	f043 0301 	orr.w	r3, r3, #1
 8001866:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001868:	4b0e      	ldr	r3, [pc, #56]	; (80018a4 <HAL_UART_MspInit+0xac>)
 800186a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800186c:	f003 0301 	and.w	r3, r3, #1
 8001870:	60bb      	str	r3, [r7, #8]
 8001872:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001874:	230c      	movs	r3, #12
 8001876:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001878:	2302      	movs	r3, #2
 800187a:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800187c:	2300      	movs	r3, #0
 800187e:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001880:	2303      	movs	r3, #3
 8001882:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001884:	2307      	movs	r3, #7
 8001886:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001888:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800188c:	4619      	mov	r1, r3
 800188e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001892:	f000 fab3 	bl	8001dfc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001896:	bf00      	nop
 8001898:	3778      	adds	r7, #120	; 0x78
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	40004400 	.word	0x40004400
 80018a4:	40021000 	.word	0x40021000

080018a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018a8:	b480      	push	{r7}
 80018aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80018ac:	e7fe      	b.n	80018ac <NMI_Handler+0x4>

080018ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018ae:	b480      	push	{r7}
 80018b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018b2:	e7fe      	b.n	80018b2 <HardFault_Handler+0x4>

080018b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018b4:	b480      	push	{r7}
 80018b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018b8:	e7fe      	b.n	80018b8 <MemManage_Handler+0x4>

080018ba <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018ba:	b480      	push	{r7}
 80018bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018be:	e7fe      	b.n	80018be <BusFault_Handler+0x4>

080018c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018c0:	b480      	push	{r7}
 80018c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018c4:	e7fe      	b.n	80018c4 <UsageFault_Handler+0x4>

080018c6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018c6:	b480      	push	{r7}
 80018c8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018ca:	bf00      	nop
 80018cc:	46bd      	mov	sp, r7
 80018ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d2:	4770      	bx	lr

080018d4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018d4:	b480      	push	{r7}
 80018d6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018d8:	bf00      	nop
 80018da:	46bd      	mov	sp, r7
 80018dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e0:	4770      	bx	lr

080018e2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018e2:	b480      	push	{r7}
 80018e4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018e6:	bf00      	nop
 80018e8:	46bd      	mov	sp, r7
 80018ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ee:	4770      	bx	lr

080018f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018f4:	f000 f958 	bl	8001ba8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018f8:	bf00      	nop
 80018fa:	bd80      	pop	{r7, pc}

080018fc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	af00      	add	r7, sp, #0
  return 1;
 8001900:	2301      	movs	r3, #1
}
 8001902:	4618      	mov	r0, r3
 8001904:	46bd      	mov	sp, r7
 8001906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190a:	4770      	bx	lr

0800190c <_kill>:

int _kill(int pid, int sig)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b082      	sub	sp, #8
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
 8001914:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001916:	f006 f9fb 	bl	8007d10 <__errno>
 800191a:	4603      	mov	r3, r0
 800191c:	2216      	movs	r2, #22
 800191e:	601a      	str	r2, [r3, #0]
  return -1;
 8001920:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001924:	4618      	mov	r0, r3
 8001926:	3708      	adds	r7, #8
 8001928:	46bd      	mov	sp, r7
 800192a:	bd80      	pop	{r7, pc}

0800192c <_exit>:

void _exit (int status)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b082      	sub	sp, #8
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001934:	f04f 31ff 	mov.w	r1, #4294967295
 8001938:	6878      	ldr	r0, [r7, #4]
 800193a:	f7ff ffe7 	bl	800190c <_kill>
  while (1) {}    /* Make sure we hang here */
 800193e:	e7fe      	b.n	800193e <_exit+0x12>

08001940 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b086      	sub	sp, #24
 8001944:	af00      	add	r7, sp, #0
 8001946:	60f8      	str	r0, [r7, #12]
 8001948:	60b9      	str	r1, [r7, #8]
 800194a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800194c:	2300      	movs	r3, #0
 800194e:	617b      	str	r3, [r7, #20]
 8001950:	e00a      	b.n	8001968 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001952:	f3af 8000 	nop.w
 8001956:	4601      	mov	r1, r0
 8001958:	68bb      	ldr	r3, [r7, #8]
 800195a:	1c5a      	adds	r2, r3, #1
 800195c:	60ba      	str	r2, [r7, #8]
 800195e:	b2ca      	uxtb	r2, r1
 8001960:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	3301      	adds	r3, #1
 8001966:	617b      	str	r3, [r7, #20]
 8001968:	697a      	ldr	r2, [r7, #20]
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	429a      	cmp	r2, r3
 800196e:	dbf0      	blt.n	8001952 <_read+0x12>
  }

  return len;
 8001970:	687b      	ldr	r3, [r7, #4]
}
 8001972:	4618      	mov	r0, r3
 8001974:	3718      	adds	r7, #24
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}

0800197a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800197a:	b580      	push	{r7, lr}
 800197c:	b086      	sub	sp, #24
 800197e:	af00      	add	r7, sp, #0
 8001980:	60f8      	str	r0, [r7, #12]
 8001982:	60b9      	str	r1, [r7, #8]
 8001984:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001986:	2300      	movs	r3, #0
 8001988:	617b      	str	r3, [r7, #20]
 800198a:	e009      	b.n	80019a0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800198c:	68bb      	ldr	r3, [r7, #8]
 800198e:	1c5a      	adds	r2, r3, #1
 8001990:	60ba      	str	r2, [r7, #8]
 8001992:	781b      	ldrb	r3, [r3, #0]
 8001994:	4618      	mov	r0, r3
 8001996:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800199a:	697b      	ldr	r3, [r7, #20]
 800199c:	3301      	adds	r3, #1
 800199e:	617b      	str	r3, [r7, #20]
 80019a0:	697a      	ldr	r2, [r7, #20]
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	429a      	cmp	r2, r3
 80019a6:	dbf1      	blt.n	800198c <_write+0x12>
  }
  return len;
 80019a8:	687b      	ldr	r3, [r7, #4]
}
 80019aa:	4618      	mov	r0, r3
 80019ac:	3718      	adds	r7, #24
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}

080019b2 <_close>:

int _close(int file)
{
 80019b2:	b480      	push	{r7}
 80019b4:	b083      	sub	sp, #12
 80019b6:	af00      	add	r7, sp, #0
 80019b8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80019ba:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019be:	4618      	mov	r0, r3
 80019c0:	370c      	adds	r7, #12
 80019c2:	46bd      	mov	sp, r7
 80019c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c8:	4770      	bx	lr

080019ca <_fstat>:


int _fstat(int file, struct stat *st)
{
 80019ca:	b480      	push	{r7}
 80019cc:	b083      	sub	sp, #12
 80019ce:	af00      	add	r7, sp, #0
 80019d0:	6078      	str	r0, [r7, #4]
 80019d2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80019da:	605a      	str	r2, [r3, #4]
  return 0;
 80019dc:	2300      	movs	r3, #0
}
 80019de:	4618      	mov	r0, r3
 80019e0:	370c      	adds	r7, #12
 80019e2:	46bd      	mov	sp, r7
 80019e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e8:	4770      	bx	lr

080019ea <_isatty>:

int _isatty(int file)
{
 80019ea:	b480      	push	{r7}
 80019ec:	b083      	sub	sp, #12
 80019ee:	af00      	add	r7, sp, #0
 80019f0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80019f2:	2301      	movs	r3, #1
}
 80019f4:	4618      	mov	r0, r3
 80019f6:	370c      	adds	r7, #12
 80019f8:	46bd      	mov	sp, r7
 80019fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fe:	4770      	bx	lr

08001a00 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a00:	b480      	push	{r7}
 8001a02:	b085      	sub	sp, #20
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	60f8      	str	r0, [r7, #12]
 8001a08:	60b9      	str	r1, [r7, #8]
 8001a0a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001a0c:	2300      	movs	r3, #0
}
 8001a0e:	4618      	mov	r0, r3
 8001a10:	3714      	adds	r7, #20
 8001a12:	46bd      	mov	sp, r7
 8001a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a18:	4770      	bx	lr
	...

08001a1c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b086      	sub	sp, #24
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a24:	4a14      	ldr	r2, [pc, #80]	; (8001a78 <_sbrk+0x5c>)
 8001a26:	4b15      	ldr	r3, [pc, #84]	; (8001a7c <_sbrk+0x60>)
 8001a28:	1ad3      	subs	r3, r2, r3
 8001a2a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a2c:	697b      	ldr	r3, [r7, #20]
 8001a2e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a30:	4b13      	ldr	r3, [pc, #76]	; (8001a80 <_sbrk+0x64>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d102      	bne.n	8001a3e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a38:	4b11      	ldr	r3, [pc, #68]	; (8001a80 <_sbrk+0x64>)
 8001a3a:	4a12      	ldr	r2, [pc, #72]	; (8001a84 <_sbrk+0x68>)
 8001a3c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a3e:	4b10      	ldr	r3, [pc, #64]	; (8001a80 <_sbrk+0x64>)
 8001a40:	681a      	ldr	r2, [r3, #0]
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	4413      	add	r3, r2
 8001a46:	693a      	ldr	r2, [r7, #16]
 8001a48:	429a      	cmp	r2, r3
 8001a4a:	d207      	bcs.n	8001a5c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a4c:	f006 f960 	bl	8007d10 <__errno>
 8001a50:	4603      	mov	r3, r0
 8001a52:	220c      	movs	r2, #12
 8001a54:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a56:	f04f 33ff 	mov.w	r3, #4294967295
 8001a5a:	e009      	b.n	8001a70 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a5c:	4b08      	ldr	r3, [pc, #32]	; (8001a80 <_sbrk+0x64>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a62:	4b07      	ldr	r3, [pc, #28]	; (8001a80 <_sbrk+0x64>)
 8001a64:	681a      	ldr	r2, [r3, #0]
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	4413      	add	r3, r2
 8001a6a:	4a05      	ldr	r2, [pc, #20]	; (8001a80 <_sbrk+0x64>)
 8001a6c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a6e:	68fb      	ldr	r3, [r7, #12]
}
 8001a70:	4618      	mov	r0, r3
 8001a72:	3718      	adds	r7, #24
 8001a74:	46bd      	mov	sp, r7
 8001a76:	bd80      	pop	{r7, pc}
 8001a78:	20010000 	.word	0x20010000
 8001a7c:	00000400 	.word	0x00000400
 8001a80:	200004ec 	.word	0x200004ec
 8001a84:	20000740 	.word	0x20000740

08001a88 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001a8c:	4b06      	ldr	r3, [pc, #24]	; (8001aa8 <SystemInit+0x20>)
 8001a8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a92:	4a05      	ldr	r2, [pc, #20]	; (8001aa8 <SystemInit+0x20>)
 8001a94:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a98:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001a9c:	bf00      	nop
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr
 8001aa6:	bf00      	nop
 8001aa8:	e000ed00 	.word	0xe000ed00

08001aac <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001aac:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ae4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ab0:	f7ff ffea 	bl	8001a88 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ab4:	480c      	ldr	r0, [pc, #48]	; (8001ae8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001ab6:	490d      	ldr	r1, [pc, #52]	; (8001aec <LoopForever+0xa>)
  ldr r2, =_sidata
 8001ab8:	4a0d      	ldr	r2, [pc, #52]	; (8001af0 <LoopForever+0xe>)
  movs r3, #0
 8001aba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001abc:	e002      	b.n	8001ac4 <LoopCopyDataInit>

08001abe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001abe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ac0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ac2:	3304      	adds	r3, #4

08001ac4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ac4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ac6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ac8:	d3f9      	bcc.n	8001abe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001aca:	4a0a      	ldr	r2, [pc, #40]	; (8001af4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001acc:	4c0a      	ldr	r4, [pc, #40]	; (8001af8 <LoopForever+0x16>)
  movs r3, #0
 8001ace:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ad0:	e001      	b.n	8001ad6 <LoopFillZerobss>

08001ad2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ad2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ad4:	3204      	adds	r2, #4

08001ad6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ad6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ad8:	d3fb      	bcc.n	8001ad2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ada:	f006 f91f 	bl	8007d1c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001ade:	f7ff fabf 	bl	8001060 <main>

08001ae2 <LoopForever>:

LoopForever:
    b LoopForever
 8001ae2:	e7fe      	b.n	8001ae2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001ae4:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001ae8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001aec:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001af0:	0800b8f0 	.word	0x0800b8f0
  ldr r2, =_sbss
 8001af4:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001af8:	20000740 	.word	0x20000740

08001afc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001afc:	e7fe      	b.n	8001afc <ADC1_IRQHandler>

08001afe <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001afe:	b580      	push	{r7, lr}
 8001b00:	b082      	sub	sp, #8
 8001b02:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001b04:	2300      	movs	r3, #0
 8001b06:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b08:	2003      	movs	r0, #3
 8001b0a:	f000 f943 	bl	8001d94 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001b0e:	200f      	movs	r0, #15
 8001b10:	f000 f80e 	bl	8001b30 <HAL_InitTick>
 8001b14:	4603      	mov	r3, r0
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d002      	beq.n	8001b20 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	71fb      	strb	r3, [r7, #7]
 8001b1e:	e001      	b.n	8001b24 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001b20:	f7ff fdee 	bl	8001700 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001b24:	79fb      	ldrb	r3, [r7, #7]
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	3708      	adds	r7, #8
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}
	...

08001b30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b084      	sub	sp, #16
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001b3c:	4b17      	ldr	r3, [pc, #92]	; (8001b9c <HAL_InitTick+0x6c>)
 8001b3e:	781b      	ldrb	r3, [r3, #0]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d023      	beq.n	8001b8c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001b44:	4b16      	ldr	r3, [pc, #88]	; (8001ba0 <HAL_InitTick+0x70>)
 8001b46:	681a      	ldr	r2, [r3, #0]
 8001b48:	4b14      	ldr	r3, [pc, #80]	; (8001b9c <HAL_InitTick+0x6c>)
 8001b4a:	781b      	ldrb	r3, [r3, #0]
 8001b4c:	4619      	mov	r1, r3
 8001b4e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b52:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b56:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f000 f941 	bl	8001de2 <HAL_SYSTICK_Config>
 8001b60:	4603      	mov	r3, r0
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d10f      	bne.n	8001b86 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	2b0f      	cmp	r3, #15
 8001b6a:	d809      	bhi.n	8001b80 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	6879      	ldr	r1, [r7, #4]
 8001b70:	f04f 30ff 	mov.w	r0, #4294967295
 8001b74:	f000 f919 	bl	8001daa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001b78:	4a0a      	ldr	r2, [pc, #40]	; (8001ba4 <HAL_InitTick+0x74>)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	6013      	str	r3, [r2, #0]
 8001b7e:	e007      	b.n	8001b90 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001b80:	2301      	movs	r3, #1
 8001b82:	73fb      	strb	r3, [r7, #15]
 8001b84:	e004      	b.n	8001b90 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001b86:	2301      	movs	r3, #1
 8001b88:	73fb      	strb	r3, [r7, #15]
 8001b8a:	e001      	b.n	8001b90 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001b90:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b92:	4618      	mov	r0, r3
 8001b94:	3710      	adds	r7, #16
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	20000010 	.word	0x20000010
 8001ba0:	20000008 	.word	0x20000008
 8001ba4:	2000000c 	.word	0x2000000c

08001ba8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001bac:	4b06      	ldr	r3, [pc, #24]	; (8001bc8 <HAL_IncTick+0x20>)
 8001bae:	781b      	ldrb	r3, [r3, #0]
 8001bb0:	461a      	mov	r2, r3
 8001bb2:	4b06      	ldr	r3, [pc, #24]	; (8001bcc <HAL_IncTick+0x24>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	4413      	add	r3, r2
 8001bb8:	4a04      	ldr	r2, [pc, #16]	; (8001bcc <HAL_IncTick+0x24>)
 8001bba:	6013      	str	r3, [r2, #0]
}
 8001bbc:	bf00      	nop
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc4:	4770      	bx	lr
 8001bc6:	bf00      	nop
 8001bc8:	20000010 	.word	0x20000010
 8001bcc:	200004f0 	.word	0x200004f0

08001bd0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	af00      	add	r7, sp, #0
  return uwTick;
 8001bd4:	4b03      	ldr	r3, [pc, #12]	; (8001be4 <HAL_GetTick+0x14>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be0:	4770      	bx	lr
 8001be2:	bf00      	nop
 8001be4:	200004f0 	.word	0x200004f0

08001be8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b084      	sub	sp, #16
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001bf0:	f7ff ffee 	bl	8001bd0 <HAL_GetTick>
 8001bf4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c00:	d005      	beq.n	8001c0e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001c02:	4b0a      	ldr	r3, [pc, #40]	; (8001c2c <HAL_Delay+0x44>)
 8001c04:	781b      	ldrb	r3, [r3, #0]
 8001c06:	461a      	mov	r2, r3
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	4413      	add	r3, r2
 8001c0c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c0e:	bf00      	nop
 8001c10:	f7ff ffde 	bl	8001bd0 <HAL_GetTick>
 8001c14:	4602      	mov	r2, r0
 8001c16:	68bb      	ldr	r3, [r7, #8]
 8001c18:	1ad3      	subs	r3, r2, r3
 8001c1a:	68fa      	ldr	r2, [r7, #12]
 8001c1c:	429a      	cmp	r2, r3
 8001c1e:	d8f7      	bhi.n	8001c10 <HAL_Delay+0x28>
  {
  }
}
 8001c20:	bf00      	nop
 8001c22:	bf00      	nop
 8001c24:	3710      	adds	r7, #16
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	20000010 	.word	0x20000010

08001c30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c30:	b480      	push	{r7}
 8001c32:	b085      	sub	sp, #20
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	f003 0307 	and.w	r3, r3, #7
 8001c3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c40:	4b0c      	ldr	r3, [pc, #48]	; (8001c74 <__NVIC_SetPriorityGrouping+0x44>)
 8001c42:	68db      	ldr	r3, [r3, #12]
 8001c44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c46:	68ba      	ldr	r2, [r7, #8]
 8001c48:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c4c:	4013      	ands	r3, r2
 8001c4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c54:	68bb      	ldr	r3, [r7, #8]
 8001c56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c58:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001c5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c62:	4a04      	ldr	r2, [pc, #16]	; (8001c74 <__NVIC_SetPriorityGrouping+0x44>)
 8001c64:	68bb      	ldr	r3, [r7, #8]
 8001c66:	60d3      	str	r3, [r2, #12]
}
 8001c68:	bf00      	nop
 8001c6a:	3714      	adds	r7, #20
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c72:	4770      	bx	lr
 8001c74:	e000ed00 	.word	0xe000ed00

08001c78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c7c:	4b04      	ldr	r3, [pc, #16]	; (8001c90 <__NVIC_GetPriorityGrouping+0x18>)
 8001c7e:	68db      	ldr	r3, [r3, #12]
 8001c80:	0a1b      	lsrs	r3, r3, #8
 8001c82:	f003 0307 	and.w	r3, r3, #7
}
 8001c86:	4618      	mov	r0, r3
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8e:	4770      	bx	lr
 8001c90:	e000ed00 	.word	0xe000ed00

08001c94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c94:	b480      	push	{r7}
 8001c96:	b083      	sub	sp, #12
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	6039      	str	r1, [r7, #0]
 8001c9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ca0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	db0a      	blt.n	8001cbe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	b2da      	uxtb	r2, r3
 8001cac:	490c      	ldr	r1, [pc, #48]	; (8001ce0 <__NVIC_SetPriority+0x4c>)
 8001cae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cb2:	0112      	lsls	r2, r2, #4
 8001cb4:	b2d2      	uxtb	r2, r2
 8001cb6:	440b      	add	r3, r1
 8001cb8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001cbc:	e00a      	b.n	8001cd4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	b2da      	uxtb	r2, r3
 8001cc2:	4908      	ldr	r1, [pc, #32]	; (8001ce4 <__NVIC_SetPriority+0x50>)
 8001cc4:	79fb      	ldrb	r3, [r7, #7]
 8001cc6:	f003 030f 	and.w	r3, r3, #15
 8001cca:	3b04      	subs	r3, #4
 8001ccc:	0112      	lsls	r2, r2, #4
 8001cce:	b2d2      	uxtb	r2, r2
 8001cd0:	440b      	add	r3, r1
 8001cd2:	761a      	strb	r2, [r3, #24]
}
 8001cd4:	bf00      	nop
 8001cd6:	370c      	adds	r7, #12
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cde:	4770      	bx	lr
 8001ce0:	e000e100 	.word	0xe000e100
 8001ce4:	e000ed00 	.word	0xe000ed00

08001ce8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b089      	sub	sp, #36	; 0x24
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	60f8      	str	r0, [r7, #12]
 8001cf0:	60b9      	str	r1, [r7, #8]
 8001cf2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	f003 0307 	and.w	r3, r3, #7
 8001cfa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cfc:	69fb      	ldr	r3, [r7, #28]
 8001cfe:	f1c3 0307 	rsb	r3, r3, #7
 8001d02:	2b04      	cmp	r3, #4
 8001d04:	bf28      	it	cs
 8001d06:	2304      	movcs	r3, #4
 8001d08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d0a:	69fb      	ldr	r3, [r7, #28]
 8001d0c:	3304      	adds	r3, #4
 8001d0e:	2b06      	cmp	r3, #6
 8001d10:	d902      	bls.n	8001d18 <NVIC_EncodePriority+0x30>
 8001d12:	69fb      	ldr	r3, [r7, #28]
 8001d14:	3b03      	subs	r3, #3
 8001d16:	e000      	b.n	8001d1a <NVIC_EncodePriority+0x32>
 8001d18:	2300      	movs	r3, #0
 8001d1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d1c:	f04f 32ff 	mov.w	r2, #4294967295
 8001d20:	69bb      	ldr	r3, [r7, #24]
 8001d22:	fa02 f303 	lsl.w	r3, r2, r3
 8001d26:	43da      	mvns	r2, r3
 8001d28:	68bb      	ldr	r3, [r7, #8]
 8001d2a:	401a      	ands	r2, r3
 8001d2c:	697b      	ldr	r3, [r7, #20]
 8001d2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d30:	f04f 31ff 	mov.w	r1, #4294967295
 8001d34:	697b      	ldr	r3, [r7, #20]
 8001d36:	fa01 f303 	lsl.w	r3, r1, r3
 8001d3a:	43d9      	mvns	r1, r3
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d40:	4313      	orrs	r3, r2
         );
}
 8001d42:	4618      	mov	r0, r3
 8001d44:	3724      	adds	r7, #36	; 0x24
 8001d46:	46bd      	mov	sp, r7
 8001d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4c:	4770      	bx	lr
	...

08001d50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b082      	sub	sp, #8
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	3b01      	subs	r3, #1
 8001d5c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d60:	d301      	bcc.n	8001d66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d62:	2301      	movs	r3, #1
 8001d64:	e00f      	b.n	8001d86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d66:	4a0a      	ldr	r2, [pc, #40]	; (8001d90 <SysTick_Config+0x40>)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	3b01      	subs	r3, #1
 8001d6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d6e:	210f      	movs	r1, #15
 8001d70:	f04f 30ff 	mov.w	r0, #4294967295
 8001d74:	f7ff ff8e 	bl	8001c94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d78:	4b05      	ldr	r3, [pc, #20]	; (8001d90 <SysTick_Config+0x40>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d7e:	4b04      	ldr	r3, [pc, #16]	; (8001d90 <SysTick_Config+0x40>)
 8001d80:	2207      	movs	r2, #7
 8001d82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d84:	2300      	movs	r3, #0
}
 8001d86:	4618      	mov	r0, r3
 8001d88:	3708      	adds	r7, #8
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	e000e010 	.word	0xe000e010

08001d94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b082      	sub	sp, #8
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d9c:	6878      	ldr	r0, [r7, #4]
 8001d9e:	f7ff ff47 	bl	8001c30 <__NVIC_SetPriorityGrouping>
}
 8001da2:	bf00      	nop
 8001da4:	3708      	adds	r7, #8
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd80      	pop	{r7, pc}

08001daa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001daa:	b580      	push	{r7, lr}
 8001dac:	b086      	sub	sp, #24
 8001dae:	af00      	add	r7, sp, #0
 8001db0:	4603      	mov	r3, r0
 8001db2:	60b9      	str	r1, [r7, #8]
 8001db4:	607a      	str	r2, [r7, #4]
 8001db6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001db8:	2300      	movs	r3, #0
 8001dba:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001dbc:	f7ff ff5c 	bl	8001c78 <__NVIC_GetPriorityGrouping>
 8001dc0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001dc2:	687a      	ldr	r2, [r7, #4]
 8001dc4:	68b9      	ldr	r1, [r7, #8]
 8001dc6:	6978      	ldr	r0, [r7, #20]
 8001dc8:	f7ff ff8e 	bl	8001ce8 <NVIC_EncodePriority>
 8001dcc:	4602      	mov	r2, r0
 8001dce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001dd2:	4611      	mov	r1, r2
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f7ff ff5d 	bl	8001c94 <__NVIC_SetPriority>
}
 8001dda:	bf00      	nop
 8001ddc:	3718      	adds	r7, #24
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}

08001de2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001de2:	b580      	push	{r7, lr}
 8001de4:	b082      	sub	sp, #8
 8001de6:	af00      	add	r7, sp, #0
 8001de8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001dea:	6878      	ldr	r0, [r7, #4]
 8001dec:	f7ff ffb0 	bl	8001d50 <SysTick_Config>
 8001df0:	4603      	mov	r3, r0
}
 8001df2:	4618      	mov	r0, r3
 8001df4:	3708      	adds	r7, #8
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd80      	pop	{r7, pc}
	...

08001dfc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b087      	sub	sp, #28
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
 8001e04:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e06:	2300      	movs	r3, #0
 8001e08:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e0a:	e148      	b.n	800209e <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	681a      	ldr	r2, [r3, #0]
 8001e10:	2101      	movs	r1, #1
 8001e12:	697b      	ldr	r3, [r7, #20]
 8001e14:	fa01 f303 	lsl.w	r3, r1, r3
 8001e18:	4013      	ands	r3, r2
 8001e1a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	f000 813a 	beq.w	8002098 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	f003 0303 	and.w	r3, r3, #3
 8001e2c:	2b01      	cmp	r3, #1
 8001e2e:	d005      	beq.n	8001e3c <HAL_GPIO_Init+0x40>
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	685b      	ldr	r3, [r3, #4]
 8001e34:	f003 0303 	and.w	r3, r3, #3
 8001e38:	2b02      	cmp	r3, #2
 8001e3a:	d130      	bne.n	8001e9e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	689b      	ldr	r3, [r3, #8]
 8001e40:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001e42:	697b      	ldr	r3, [r7, #20]
 8001e44:	005b      	lsls	r3, r3, #1
 8001e46:	2203      	movs	r2, #3
 8001e48:	fa02 f303 	lsl.w	r3, r2, r3
 8001e4c:	43db      	mvns	r3, r3
 8001e4e:	693a      	ldr	r2, [r7, #16]
 8001e50:	4013      	ands	r3, r2
 8001e52:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	68da      	ldr	r2, [r3, #12]
 8001e58:	697b      	ldr	r3, [r7, #20]
 8001e5a:	005b      	lsls	r3, r3, #1
 8001e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e60:	693a      	ldr	r2, [r7, #16]
 8001e62:	4313      	orrs	r3, r2
 8001e64:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	693a      	ldr	r2, [r7, #16]
 8001e6a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	685b      	ldr	r3, [r3, #4]
 8001e70:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001e72:	2201      	movs	r2, #1
 8001e74:	697b      	ldr	r3, [r7, #20]
 8001e76:	fa02 f303 	lsl.w	r3, r2, r3
 8001e7a:	43db      	mvns	r3, r3
 8001e7c:	693a      	ldr	r2, [r7, #16]
 8001e7e:	4013      	ands	r3, r2
 8001e80:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	685b      	ldr	r3, [r3, #4]
 8001e86:	091b      	lsrs	r3, r3, #4
 8001e88:	f003 0201 	and.w	r2, r3, #1
 8001e8c:	697b      	ldr	r3, [r7, #20]
 8001e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e92:	693a      	ldr	r2, [r7, #16]
 8001e94:	4313      	orrs	r3, r2
 8001e96:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	693a      	ldr	r2, [r7, #16]
 8001e9c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	f003 0303 	and.w	r3, r3, #3
 8001ea6:	2b03      	cmp	r3, #3
 8001ea8:	d017      	beq.n	8001eda <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	68db      	ldr	r3, [r3, #12]
 8001eae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001eb0:	697b      	ldr	r3, [r7, #20]
 8001eb2:	005b      	lsls	r3, r3, #1
 8001eb4:	2203      	movs	r2, #3
 8001eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eba:	43db      	mvns	r3, r3
 8001ebc:	693a      	ldr	r2, [r7, #16]
 8001ebe:	4013      	ands	r3, r2
 8001ec0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	689a      	ldr	r2, [r3, #8]
 8001ec6:	697b      	ldr	r3, [r7, #20]
 8001ec8:	005b      	lsls	r3, r3, #1
 8001eca:	fa02 f303 	lsl.w	r3, r2, r3
 8001ece:	693a      	ldr	r2, [r7, #16]
 8001ed0:	4313      	orrs	r3, r2
 8001ed2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	693a      	ldr	r2, [r7, #16]
 8001ed8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	685b      	ldr	r3, [r3, #4]
 8001ede:	f003 0303 	and.w	r3, r3, #3
 8001ee2:	2b02      	cmp	r3, #2
 8001ee4:	d123      	bne.n	8001f2e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001ee6:	697b      	ldr	r3, [r7, #20]
 8001ee8:	08da      	lsrs	r2, r3, #3
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	3208      	adds	r2, #8
 8001eee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ef2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001ef4:	697b      	ldr	r3, [r7, #20]
 8001ef6:	f003 0307 	and.w	r3, r3, #7
 8001efa:	009b      	lsls	r3, r3, #2
 8001efc:	220f      	movs	r2, #15
 8001efe:	fa02 f303 	lsl.w	r3, r2, r3
 8001f02:	43db      	mvns	r3, r3
 8001f04:	693a      	ldr	r2, [r7, #16]
 8001f06:	4013      	ands	r3, r2
 8001f08:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	691a      	ldr	r2, [r3, #16]
 8001f0e:	697b      	ldr	r3, [r7, #20]
 8001f10:	f003 0307 	and.w	r3, r3, #7
 8001f14:	009b      	lsls	r3, r3, #2
 8001f16:	fa02 f303 	lsl.w	r3, r2, r3
 8001f1a:	693a      	ldr	r2, [r7, #16]
 8001f1c:	4313      	orrs	r3, r2
 8001f1e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001f20:	697b      	ldr	r3, [r7, #20]
 8001f22:	08da      	lsrs	r2, r3, #3
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	3208      	adds	r2, #8
 8001f28:	6939      	ldr	r1, [r7, #16]
 8001f2a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001f34:	697b      	ldr	r3, [r7, #20]
 8001f36:	005b      	lsls	r3, r3, #1
 8001f38:	2203      	movs	r2, #3
 8001f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f3e:	43db      	mvns	r3, r3
 8001f40:	693a      	ldr	r2, [r7, #16]
 8001f42:	4013      	ands	r3, r2
 8001f44:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	685b      	ldr	r3, [r3, #4]
 8001f4a:	f003 0203 	and.w	r2, r3, #3
 8001f4e:	697b      	ldr	r3, [r7, #20]
 8001f50:	005b      	lsls	r3, r3, #1
 8001f52:	fa02 f303 	lsl.w	r3, r2, r3
 8001f56:	693a      	ldr	r2, [r7, #16]
 8001f58:	4313      	orrs	r3, r2
 8001f5a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	693a      	ldr	r2, [r7, #16]
 8001f60:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	f000 8094 	beq.w	8002098 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f70:	4b52      	ldr	r3, [pc, #328]	; (80020bc <HAL_GPIO_Init+0x2c0>)
 8001f72:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f74:	4a51      	ldr	r2, [pc, #324]	; (80020bc <HAL_GPIO_Init+0x2c0>)
 8001f76:	f043 0301 	orr.w	r3, r3, #1
 8001f7a:	6613      	str	r3, [r2, #96]	; 0x60
 8001f7c:	4b4f      	ldr	r3, [pc, #316]	; (80020bc <HAL_GPIO_Init+0x2c0>)
 8001f7e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f80:	f003 0301 	and.w	r3, r3, #1
 8001f84:	60bb      	str	r3, [r7, #8]
 8001f86:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001f88:	4a4d      	ldr	r2, [pc, #308]	; (80020c0 <HAL_GPIO_Init+0x2c4>)
 8001f8a:	697b      	ldr	r3, [r7, #20]
 8001f8c:	089b      	lsrs	r3, r3, #2
 8001f8e:	3302      	adds	r3, #2
 8001f90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f94:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001f96:	697b      	ldr	r3, [r7, #20]
 8001f98:	f003 0303 	and.w	r3, r3, #3
 8001f9c:	009b      	lsls	r3, r3, #2
 8001f9e:	220f      	movs	r2, #15
 8001fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa4:	43db      	mvns	r3, r3
 8001fa6:	693a      	ldr	r2, [r7, #16]
 8001fa8:	4013      	ands	r3, r2
 8001faa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001fb2:	d00d      	beq.n	8001fd0 <HAL_GPIO_Init+0x1d4>
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	4a43      	ldr	r2, [pc, #268]	; (80020c4 <HAL_GPIO_Init+0x2c8>)
 8001fb8:	4293      	cmp	r3, r2
 8001fba:	d007      	beq.n	8001fcc <HAL_GPIO_Init+0x1d0>
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	4a42      	ldr	r2, [pc, #264]	; (80020c8 <HAL_GPIO_Init+0x2cc>)
 8001fc0:	4293      	cmp	r3, r2
 8001fc2:	d101      	bne.n	8001fc8 <HAL_GPIO_Init+0x1cc>
 8001fc4:	2302      	movs	r3, #2
 8001fc6:	e004      	b.n	8001fd2 <HAL_GPIO_Init+0x1d6>
 8001fc8:	2307      	movs	r3, #7
 8001fca:	e002      	b.n	8001fd2 <HAL_GPIO_Init+0x1d6>
 8001fcc:	2301      	movs	r3, #1
 8001fce:	e000      	b.n	8001fd2 <HAL_GPIO_Init+0x1d6>
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	697a      	ldr	r2, [r7, #20]
 8001fd4:	f002 0203 	and.w	r2, r2, #3
 8001fd8:	0092      	lsls	r2, r2, #2
 8001fda:	4093      	lsls	r3, r2
 8001fdc:	693a      	ldr	r2, [r7, #16]
 8001fde:	4313      	orrs	r3, r2
 8001fe0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001fe2:	4937      	ldr	r1, [pc, #220]	; (80020c0 <HAL_GPIO_Init+0x2c4>)
 8001fe4:	697b      	ldr	r3, [r7, #20]
 8001fe6:	089b      	lsrs	r3, r3, #2
 8001fe8:	3302      	adds	r3, #2
 8001fea:	693a      	ldr	r2, [r7, #16]
 8001fec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001ff0:	4b36      	ldr	r3, [pc, #216]	; (80020cc <HAL_GPIO_Init+0x2d0>)
 8001ff2:	689b      	ldr	r3, [r3, #8]
 8001ff4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	43db      	mvns	r3, r3
 8001ffa:	693a      	ldr	r2, [r7, #16]
 8001ffc:	4013      	ands	r3, r2
 8001ffe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002008:	2b00      	cmp	r3, #0
 800200a:	d003      	beq.n	8002014 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 800200c:	693a      	ldr	r2, [r7, #16]
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	4313      	orrs	r3, r2
 8002012:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002014:	4a2d      	ldr	r2, [pc, #180]	; (80020cc <HAL_GPIO_Init+0x2d0>)
 8002016:	693b      	ldr	r3, [r7, #16]
 8002018:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800201a:	4b2c      	ldr	r3, [pc, #176]	; (80020cc <HAL_GPIO_Init+0x2d0>)
 800201c:	68db      	ldr	r3, [r3, #12]
 800201e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	43db      	mvns	r3, r3
 8002024:	693a      	ldr	r2, [r7, #16]
 8002026:	4013      	ands	r3, r2
 8002028:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002032:	2b00      	cmp	r3, #0
 8002034:	d003      	beq.n	800203e <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8002036:	693a      	ldr	r2, [r7, #16]
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	4313      	orrs	r3, r2
 800203c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800203e:	4a23      	ldr	r2, [pc, #140]	; (80020cc <HAL_GPIO_Init+0x2d0>)
 8002040:	693b      	ldr	r3, [r7, #16]
 8002042:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002044:	4b21      	ldr	r3, [pc, #132]	; (80020cc <HAL_GPIO_Init+0x2d0>)
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	43db      	mvns	r3, r3
 800204e:	693a      	ldr	r2, [r7, #16]
 8002050:	4013      	ands	r3, r2
 8002052:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	685b      	ldr	r3, [r3, #4]
 8002058:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800205c:	2b00      	cmp	r3, #0
 800205e:	d003      	beq.n	8002068 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8002060:	693a      	ldr	r2, [r7, #16]
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	4313      	orrs	r3, r2
 8002066:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002068:	4a18      	ldr	r2, [pc, #96]	; (80020cc <HAL_GPIO_Init+0x2d0>)
 800206a:	693b      	ldr	r3, [r7, #16]
 800206c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800206e:	4b17      	ldr	r3, [pc, #92]	; (80020cc <HAL_GPIO_Init+0x2d0>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	43db      	mvns	r3, r3
 8002078:	693a      	ldr	r2, [r7, #16]
 800207a:	4013      	ands	r3, r2
 800207c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002086:	2b00      	cmp	r3, #0
 8002088:	d003      	beq.n	8002092 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 800208a:	693a      	ldr	r2, [r7, #16]
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	4313      	orrs	r3, r2
 8002090:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002092:	4a0e      	ldr	r2, [pc, #56]	; (80020cc <HAL_GPIO_Init+0x2d0>)
 8002094:	693b      	ldr	r3, [r7, #16]
 8002096:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002098:	697b      	ldr	r3, [r7, #20]
 800209a:	3301      	adds	r3, #1
 800209c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	681a      	ldr	r2, [r3, #0]
 80020a2:	697b      	ldr	r3, [r7, #20]
 80020a4:	fa22 f303 	lsr.w	r3, r2, r3
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	f47f aeaf 	bne.w	8001e0c <HAL_GPIO_Init+0x10>
  }
}
 80020ae:	bf00      	nop
 80020b0:	bf00      	nop
 80020b2:	371c      	adds	r7, #28
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr
 80020bc:	40021000 	.word	0x40021000
 80020c0:	40010000 	.word	0x40010000
 80020c4:	48000400 	.word	0x48000400
 80020c8:	48000800 	.word	0x48000800
 80020cc:	40010400 	.word	0x40010400

080020d0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b082      	sub	sp, #8
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d101      	bne.n	80020e2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80020de:	2301      	movs	r3, #1
 80020e0:	e08d      	b.n	80021fe <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80020e8:	b2db      	uxtb	r3, r3
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d106      	bne.n	80020fc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2200      	movs	r2, #0
 80020f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80020f6:	6878      	ldr	r0, [r7, #4]
 80020f8:	f7ff fb26 	bl	8001748 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2224      	movs	r2, #36	; 0x24
 8002100:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	681a      	ldr	r2, [r3, #0]
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f022 0201 	bic.w	r2, r2, #1
 8002112:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	685a      	ldr	r2, [r3, #4]
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002120:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	689a      	ldr	r2, [r3, #8]
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002130:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	68db      	ldr	r3, [r3, #12]
 8002136:	2b01      	cmp	r3, #1
 8002138:	d107      	bne.n	800214a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	689a      	ldr	r2, [r3, #8]
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002146:	609a      	str	r2, [r3, #8]
 8002148:	e006      	b.n	8002158 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	689a      	ldr	r2, [r3, #8]
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002156:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	68db      	ldr	r3, [r3, #12]
 800215c:	2b02      	cmp	r3, #2
 800215e:	d108      	bne.n	8002172 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	685a      	ldr	r2, [r3, #4]
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800216e:	605a      	str	r2, [r3, #4]
 8002170:	e007      	b.n	8002182 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	685a      	ldr	r2, [r3, #4]
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002180:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	687a      	ldr	r2, [r7, #4]
 800218a:	6812      	ldr	r2, [r2, #0]
 800218c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002190:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002194:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	68da      	ldr	r2, [r3, #12]
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80021a4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	691a      	ldr	r2, [r3, #16]
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	695b      	ldr	r3, [r3, #20]
 80021ae:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	699b      	ldr	r3, [r3, #24]
 80021b6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	430a      	orrs	r2, r1
 80021be:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	69d9      	ldr	r1, [r3, #28]
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6a1a      	ldr	r2, [r3, #32]
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	430a      	orrs	r2, r1
 80021ce:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	681a      	ldr	r2, [r3, #0]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f042 0201 	orr.w	r2, r2, #1
 80021de:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2200      	movs	r2, #0
 80021e4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2220      	movs	r2, #32
 80021ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	2200      	movs	r2, #0
 80021f2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2200      	movs	r2, #0
 80021f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80021fc:	2300      	movs	r3, #0
}
 80021fe:	4618      	mov	r0, r3
 8002200:	3708      	adds	r7, #8
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}
	...

08002208 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b088      	sub	sp, #32
 800220c:	af02      	add	r7, sp, #8
 800220e:	60f8      	str	r0, [r7, #12]
 8002210:	607a      	str	r2, [r7, #4]
 8002212:	461a      	mov	r2, r3
 8002214:	460b      	mov	r3, r1
 8002216:	817b      	strh	r3, [r7, #10]
 8002218:	4613      	mov	r3, r2
 800221a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002222:	b2db      	uxtb	r3, r3
 8002224:	2b20      	cmp	r3, #32
 8002226:	f040 80fd 	bne.w	8002424 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002230:	2b01      	cmp	r3, #1
 8002232:	d101      	bne.n	8002238 <HAL_I2C_Master_Transmit+0x30>
 8002234:	2302      	movs	r3, #2
 8002236:	e0f6      	b.n	8002426 <HAL_I2C_Master_Transmit+0x21e>
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	2201      	movs	r2, #1
 800223c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002240:	f7ff fcc6 	bl	8001bd0 <HAL_GetTick>
 8002244:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002246:	693b      	ldr	r3, [r7, #16]
 8002248:	9300      	str	r3, [sp, #0]
 800224a:	2319      	movs	r3, #25
 800224c:	2201      	movs	r2, #1
 800224e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002252:	68f8      	ldr	r0, [r7, #12]
 8002254:	f000 fb13 	bl	800287e <I2C_WaitOnFlagUntilTimeout>
 8002258:	4603      	mov	r3, r0
 800225a:	2b00      	cmp	r3, #0
 800225c:	d001      	beq.n	8002262 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800225e:	2301      	movs	r3, #1
 8002260:	e0e1      	b.n	8002426 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	2221      	movs	r2, #33	; 0x21
 8002266:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	2210      	movs	r2, #16
 800226e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	2200      	movs	r2, #0
 8002276:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	687a      	ldr	r2, [r7, #4]
 800227c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	893a      	ldrh	r2, [r7, #8]
 8002282:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	2200      	movs	r2, #0
 8002288:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800228e:	b29b      	uxth	r3, r3
 8002290:	2bff      	cmp	r3, #255	; 0xff
 8002292:	d906      	bls.n	80022a2 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	22ff      	movs	r2, #255	; 0xff
 8002298:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 800229a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800229e:	617b      	str	r3, [r7, #20]
 80022a0:	e007      	b.n	80022b2 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022a6:	b29a      	uxth	r2, r3
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 80022ac:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80022b0:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d024      	beq.n	8002304 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022be:	781a      	ldrb	r2, [r3, #0]
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022ca:	1c5a      	adds	r2, r3, #1
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022d4:	b29b      	uxth	r3, r3
 80022d6:	3b01      	subs	r3, #1
 80022d8:	b29a      	uxth	r2, r3
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022e2:	3b01      	subs	r3, #1
 80022e4:	b29a      	uxth	r2, r3
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022ee:	b2db      	uxtb	r3, r3
 80022f0:	3301      	adds	r3, #1
 80022f2:	b2da      	uxtb	r2, r3
 80022f4:	8979      	ldrh	r1, [r7, #10]
 80022f6:	4b4e      	ldr	r3, [pc, #312]	; (8002430 <HAL_I2C_Master_Transmit+0x228>)
 80022f8:	9300      	str	r3, [sp, #0]
 80022fa:	697b      	ldr	r3, [r7, #20]
 80022fc:	68f8      	ldr	r0, [r7, #12]
 80022fe:	f000 fcf9 	bl	8002cf4 <I2C_TransferConfig>
 8002302:	e066      	b.n	80023d2 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002308:	b2da      	uxtb	r2, r3
 800230a:	8979      	ldrh	r1, [r7, #10]
 800230c:	4b48      	ldr	r3, [pc, #288]	; (8002430 <HAL_I2C_Master_Transmit+0x228>)
 800230e:	9300      	str	r3, [sp, #0]
 8002310:	697b      	ldr	r3, [r7, #20]
 8002312:	68f8      	ldr	r0, [r7, #12]
 8002314:	f000 fcee 	bl	8002cf4 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002318:	e05b      	b.n	80023d2 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800231a:	693a      	ldr	r2, [r7, #16]
 800231c:	6a39      	ldr	r1, [r7, #32]
 800231e:	68f8      	ldr	r0, [r7, #12]
 8002320:	f000 fafc 	bl	800291c <I2C_WaitOnTXISFlagUntilTimeout>
 8002324:	4603      	mov	r3, r0
 8002326:	2b00      	cmp	r3, #0
 8002328:	d001      	beq.n	800232e <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800232a:	2301      	movs	r3, #1
 800232c:	e07b      	b.n	8002426 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002332:	781a      	ldrb	r2, [r3, #0]
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800233e:	1c5a      	adds	r2, r3, #1
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002348:	b29b      	uxth	r3, r3
 800234a:	3b01      	subs	r3, #1
 800234c:	b29a      	uxth	r2, r3
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002356:	3b01      	subs	r3, #1
 8002358:	b29a      	uxth	r2, r3
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002362:	b29b      	uxth	r3, r3
 8002364:	2b00      	cmp	r3, #0
 8002366:	d034      	beq.n	80023d2 <HAL_I2C_Master_Transmit+0x1ca>
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800236c:	2b00      	cmp	r3, #0
 800236e:	d130      	bne.n	80023d2 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002370:	693b      	ldr	r3, [r7, #16]
 8002372:	9300      	str	r3, [sp, #0]
 8002374:	6a3b      	ldr	r3, [r7, #32]
 8002376:	2200      	movs	r2, #0
 8002378:	2180      	movs	r1, #128	; 0x80
 800237a:	68f8      	ldr	r0, [r7, #12]
 800237c:	f000 fa7f 	bl	800287e <I2C_WaitOnFlagUntilTimeout>
 8002380:	4603      	mov	r3, r0
 8002382:	2b00      	cmp	r3, #0
 8002384:	d001      	beq.n	800238a <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8002386:	2301      	movs	r3, #1
 8002388:	e04d      	b.n	8002426 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800238e:	b29b      	uxth	r3, r3
 8002390:	2bff      	cmp	r3, #255	; 0xff
 8002392:	d90e      	bls.n	80023b2 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	22ff      	movs	r2, #255	; 0xff
 8002398:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800239e:	b2da      	uxtb	r2, r3
 80023a0:	8979      	ldrh	r1, [r7, #10]
 80023a2:	2300      	movs	r3, #0
 80023a4:	9300      	str	r3, [sp, #0]
 80023a6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80023aa:	68f8      	ldr	r0, [r7, #12]
 80023ac:	f000 fca2 	bl	8002cf4 <I2C_TransferConfig>
 80023b0:	e00f      	b.n	80023d2 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023b6:	b29a      	uxth	r2, r3
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023c0:	b2da      	uxtb	r2, r3
 80023c2:	8979      	ldrh	r1, [r7, #10]
 80023c4:	2300      	movs	r3, #0
 80023c6:	9300      	str	r3, [sp, #0]
 80023c8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80023cc:	68f8      	ldr	r0, [r7, #12]
 80023ce:	f000 fc91 	bl	8002cf4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023d6:	b29b      	uxth	r3, r3
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d19e      	bne.n	800231a <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80023dc:	693a      	ldr	r2, [r7, #16]
 80023de:	6a39      	ldr	r1, [r7, #32]
 80023e0:	68f8      	ldr	r0, [r7, #12]
 80023e2:	f000 fae2 	bl	80029aa <I2C_WaitOnSTOPFlagUntilTimeout>
 80023e6:	4603      	mov	r3, r0
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d001      	beq.n	80023f0 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 80023ec:	2301      	movs	r3, #1
 80023ee:	e01a      	b.n	8002426 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	2220      	movs	r2, #32
 80023f6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	6859      	ldr	r1, [r3, #4]
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	681a      	ldr	r2, [r3, #0]
 8002402:	4b0c      	ldr	r3, [pc, #48]	; (8002434 <HAL_I2C_Master_Transmit+0x22c>)
 8002404:	400b      	ands	r3, r1
 8002406:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	2220      	movs	r2, #32
 800240c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	2200      	movs	r2, #0
 8002414:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	2200      	movs	r2, #0
 800241c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002420:	2300      	movs	r3, #0
 8002422:	e000      	b.n	8002426 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8002424:	2302      	movs	r3, #2
  }
}
 8002426:	4618      	mov	r0, r3
 8002428:	3718      	adds	r7, #24
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop
 8002430:	80002000 	.word	0x80002000
 8002434:	fe00e800 	.word	0xfe00e800

08002438 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b088      	sub	sp, #32
 800243c:	af02      	add	r7, sp, #8
 800243e:	60f8      	str	r0, [r7, #12]
 8002440:	607a      	str	r2, [r7, #4]
 8002442:	461a      	mov	r2, r3
 8002444:	460b      	mov	r3, r1
 8002446:	817b      	strh	r3, [r7, #10]
 8002448:	4613      	mov	r3, r2
 800244a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002452:	b2db      	uxtb	r3, r3
 8002454:	2b20      	cmp	r3, #32
 8002456:	f040 80db 	bne.w	8002610 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002460:	2b01      	cmp	r3, #1
 8002462:	d101      	bne.n	8002468 <HAL_I2C_Master_Receive+0x30>
 8002464:	2302      	movs	r3, #2
 8002466:	e0d4      	b.n	8002612 <HAL_I2C_Master_Receive+0x1da>
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	2201      	movs	r2, #1
 800246c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002470:	f7ff fbae 	bl	8001bd0 <HAL_GetTick>
 8002474:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002476:	697b      	ldr	r3, [r7, #20]
 8002478:	9300      	str	r3, [sp, #0]
 800247a:	2319      	movs	r3, #25
 800247c:	2201      	movs	r2, #1
 800247e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002482:	68f8      	ldr	r0, [r7, #12]
 8002484:	f000 f9fb 	bl	800287e <I2C_WaitOnFlagUntilTimeout>
 8002488:	4603      	mov	r3, r0
 800248a:	2b00      	cmp	r3, #0
 800248c:	d001      	beq.n	8002492 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800248e:	2301      	movs	r3, #1
 8002490:	e0bf      	b.n	8002612 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	2222      	movs	r2, #34	; 0x22
 8002496:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	2210      	movs	r2, #16
 800249e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	2200      	movs	r2, #0
 80024a6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	687a      	ldr	r2, [r7, #4]
 80024ac:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	893a      	ldrh	r2, [r7, #8]
 80024b2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	2200      	movs	r2, #0
 80024b8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024be:	b29b      	uxth	r3, r3
 80024c0:	2bff      	cmp	r3, #255	; 0xff
 80024c2:	d90e      	bls.n	80024e2 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	22ff      	movs	r2, #255	; 0xff
 80024c8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024ce:	b2da      	uxtb	r2, r3
 80024d0:	8979      	ldrh	r1, [r7, #10]
 80024d2:	4b52      	ldr	r3, [pc, #328]	; (800261c <HAL_I2C_Master_Receive+0x1e4>)
 80024d4:	9300      	str	r3, [sp, #0]
 80024d6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80024da:	68f8      	ldr	r0, [r7, #12]
 80024dc:	f000 fc0a 	bl	8002cf4 <I2C_TransferConfig>
 80024e0:	e06d      	b.n	80025be <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024e6:	b29a      	uxth	r2, r3
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024f0:	b2da      	uxtb	r2, r3
 80024f2:	8979      	ldrh	r1, [r7, #10]
 80024f4:	4b49      	ldr	r3, [pc, #292]	; (800261c <HAL_I2C_Master_Receive+0x1e4>)
 80024f6:	9300      	str	r3, [sp, #0]
 80024f8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80024fc:	68f8      	ldr	r0, [r7, #12]
 80024fe:	f000 fbf9 	bl	8002cf4 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8002502:	e05c      	b.n	80025be <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002504:	697a      	ldr	r2, [r7, #20]
 8002506:	6a39      	ldr	r1, [r7, #32]
 8002508:	68f8      	ldr	r0, [r7, #12]
 800250a:	f000 fa91 	bl	8002a30 <I2C_WaitOnRXNEFlagUntilTimeout>
 800250e:	4603      	mov	r3, r0
 8002510:	2b00      	cmp	r3, #0
 8002512:	d001      	beq.n	8002518 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8002514:	2301      	movs	r3, #1
 8002516:	e07c      	b.n	8002612 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002522:	b2d2      	uxtb	r2, r2
 8002524:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800252a:	1c5a      	adds	r2, r3, #1
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002534:	3b01      	subs	r3, #1
 8002536:	b29a      	uxth	r2, r3
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002540:	b29b      	uxth	r3, r3
 8002542:	3b01      	subs	r3, #1
 8002544:	b29a      	uxth	r2, r3
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800254e:	b29b      	uxth	r3, r3
 8002550:	2b00      	cmp	r3, #0
 8002552:	d034      	beq.n	80025be <HAL_I2C_Master_Receive+0x186>
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002558:	2b00      	cmp	r3, #0
 800255a:	d130      	bne.n	80025be <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800255c:	697b      	ldr	r3, [r7, #20]
 800255e:	9300      	str	r3, [sp, #0]
 8002560:	6a3b      	ldr	r3, [r7, #32]
 8002562:	2200      	movs	r2, #0
 8002564:	2180      	movs	r1, #128	; 0x80
 8002566:	68f8      	ldr	r0, [r7, #12]
 8002568:	f000 f989 	bl	800287e <I2C_WaitOnFlagUntilTimeout>
 800256c:	4603      	mov	r3, r0
 800256e:	2b00      	cmp	r3, #0
 8002570:	d001      	beq.n	8002576 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8002572:	2301      	movs	r3, #1
 8002574:	e04d      	b.n	8002612 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800257a:	b29b      	uxth	r3, r3
 800257c:	2bff      	cmp	r3, #255	; 0xff
 800257e:	d90e      	bls.n	800259e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	22ff      	movs	r2, #255	; 0xff
 8002584:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800258a:	b2da      	uxtb	r2, r3
 800258c:	8979      	ldrh	r1, [r7, #10]
 800258e:	2300      	movs	r3, #0
 8002590:	9300      	str	r3, [sp, #0]
 8002592:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002596:	68f8      	ldr	r0, [r7, #12]
 8002598:	f000 fbac 	bl	8002cf4 <I2C_TransferConfig>
 800259c:	e00f      	b.n	80025be <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025a2:	b29a      	uxth	r2, r3
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025ac:	b2da      	uxtb	r2, r3
 80025ae:	8979      	ldrh	r1, [r7, #10]
 80025b0:	2300      	movs	r3, #0
 80025b2:	9300      	str	r3, [sp, #0]
 80025b4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80025b8:	68f8      	ldr	r0, [r7, #12]
 80025ba:	f000 fb9b 	bl	8002cf4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025c2:	b29b      	uxth	r3, r3
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d19d      	bne.n	8002504 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80025c8:	697a      	ldr	r2, [r7, #20]
 80025ca:	6a39      	ldr	r1, [r7, #32]
 80025cc:	68f8      	ldr	r0, [r7, #12]
 80025ce:	f000 f9ec 	bl	80029aa <I2C_WaitOnSTOPFlagUntilTimeout>
 80025d2:	4603      	mov	r3, r0
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d001      	beq.n	80025dc <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80025d8:	2301      	movs	r3, #1
 80025da:	e01a      	b.n	8002612 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	2220      	movs	r2, #32
 80025e2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	6859      	ldr	r1, [r3, #4]
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	681a      	ldr	r2, [r3, #0]
 80025ee:	4b0c      	ldr	r3, [pc, #48]	; (8002620 <HAL_I2C_Master_Receive+0x1e8>)
 80025f0:	400b      	ands	r3, r1
 80025f2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	2220      	movs	r2, #32
 80025f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	2200      	movs	r2, #0
 8002600:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	2200      	movs	r2, #0
 8002608:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800260c:	2300      	movs	r3, #0
 800260e:	e000      	b.n	8002612 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8002610:	2302      	movs	r3, #2
  }
}
 8002612:	4618      	mov	r0, r3
 8002614:	3718      	adds	r7, #24
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}
 800261a:	bf00      	nop
 800261c:	80002400 	.word	0x80002400
 8002620:	fe00e800 	.word	0xfe00e800

08002624 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b08a      	sub	sp, #40	; 0x28
 8002628:	af02      	add	r7, sp, #8
 800262a:	60f8      	str	r0, [r7, #12]
 800262c:	607a      	str	r2, [r7, #4]
 800262e:	603b      	str	r3, [r7, #0]
 8002630:	460b      	mov	r3, r1
 8002632:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8002634:	2300      	movs	r3, #0
 8002636:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800263e:	b2db      	uxtb	r3, r3
 8002640:	2b20      	cmp	r3, #32
 8002642:	f040 80f3 	bne.w	800282c <HAL_I2C_IsDeviceReady+0x208>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	699b      	ldr	r3, [r3, #24]
 800264c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002650:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002654:	d101      	bne.n	800265a <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8002656:	2302      	movs	r3, #2
 8002658:	e0e9      	b.n	800282e <HAL_I2C_IsDeviceReady+0x20a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002660:	2b01      	cmp	r3, #1
 8002662:	d101      	bne.n	8002668 <HAL_I2C_IsDeviceReady+0x44>
 8002664:	2302      	movs	r3, #2
 8002666:	e0e2      	b.n	800282e <HAL_I2C_IsDeviceReady+0x20a>
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	2201      	movs	r2, #1
 800266c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	2224      	movs	r2, #36	; 0x24
 8002674:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	2200      	movs	r2, #0
 800267c:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	68db      	ldr	r3, [r3, #12]
 8002682:	2b01      	cmp	r3, #1
 8002684:	d107      	bne.n	8002696 <HAL_I2C_IsDeviceReady+0x72>
 8002686:	897b      	ldrh	r3, [r7, #10]
 8002688:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800268c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002690:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002694:	e006      	b.n	80026a4 <HAL_I2C_IsDeviceReady+0x80>
 8002696:	897b      	ldrh	r3, [r7, #10]
 8002698:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800269c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80026a0:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 80026a4:	68fa      	ldr	r2, [r7, #12]
 80026a6:	6812      	ldr	r2, [r2, #0]
 80026a8:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 80026aa:	f7ff fa91 	bl	8001bd0 <HAL_GetTick>
 80026ae:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	699b      	ldr	r3, [r3, #24]
 80026b6:	f003 0320 	and.w	r3, r3, #32
 80026ba:	2b20      	cmp	r3, #32
 80026bc:	bf0c      	ite	eq
 80026be:	2301      	moveq	r3, #1
 80026c0:	2300      	movne	r3, #0
 80026c2:	b2db      	uxtb	r3, r3
 80026c4:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	699b      	ldr	r3, [r3, #24]
 80026cc:	f003 0310 	and.w	r3, r3, #16
 80026d0:	2b10      	cmp	r3, #16
 80026d2:	bf0c      	ite	eq
 80026d4:	2301      	moveq	r3, #1
 80026d6:	2300      	movne	r3, #0
 80026d8:	b2db      	uxtb	r3, r3
 80026da:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 80026dc:	e034      	b.n	8002748 <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026e4:	d01a      	beq.n	800271c <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80026e6:	f7ff fa73 	bl	8001bd0 <HAL_GetTick>
 80026ea:	4602      	mov	r2, r0
 80026ec:	69bb      	ldr	r3, [r7, #24]
 80026ee:	1ad3      	subs	r3, r2, r3
 80026f0:	683a      	ldr	r2, [r7, #0]
 80026f2:	429a      	cmp	r2, r3
 80026f4:	d302      	bcc.n	80026fc <HAL_I2C_IsDeviceReady+0xd8>
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d10f      	bne.n	800271c <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	2220      	movs	r2, #32
 8002700:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002708:	f043 0220 	orr.w	r2, r3, #32
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	2200      	movs	r2, #0
 8002714:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 8002718:	2301      	movs	r3, #1
 800271a:	e088      	b.n	800282e <HAL_I2C_IsDeviceReady+0x20a>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	699b      	ldr	r3, [r3, #24]
 8002722:	f003 0320 	and.w	r3, r3, #32
 8002726:	2b20      	cmp	r3, #32
 8002728:	bf0c      	ite	eq
 800272a:	2301      	moveq	r3, #1
 800272c:	2300      	movne	r3, #0
 800272e:	b2db      	uxtb	r3, r3
 8002730:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	699b      	ldr	r3, [r3, #24]
 8002738:	f003 0310 	and.w	r3, r3, #16
 800273c:	2b10      	cmp	r3, #16
 800273e:	bf0c      	ite	eq
 8002740:	2301      	moveq	r3, #1
 8002742:	2300      	movne	r3, #0
 8002744:	b2db      	uxtb	r3, r3
 8002746:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002748:	7ffb      	ldrb	r3, [r7, #31]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d102      	bne.n	8002754 <HAL_I2C_IsDeviceReady+0x130>
 800274e:	7fbb      	ldrb	r3, [r7, #30]
 8002750:	2b00      	cmp	r3, #0
 8002752:	d0c4      	beq.n	80026de <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	699b      	ldr	r3, [r3, #24]
 800275a:	f003 0310 	and.w	r3, r3, #16
 800275e:	2b10      	cmp	r3, #16
 8002760:	d01a      	beq.n	8002798 <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002762:	69bb      	ldr	r3, [r7, #24]
 8002764:	9300      	str	r3, [sp, #0]
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	2200      	movs	r2, #0
 800276a:	2120      	movs	r1, #32
 800276c:	68f8      	ldr	r0, [r7, #12]
 800276e:	f000 f886 	bl	800287e <I2C_WaitOnFlagUntilTimeout>
 8002772:	4603      	mov	r3, r0
 8002774:	2b00      	cmp	r3, #0
 8002776:	d001      	beq.n	800277c <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 8002778:	2301      	movs	r3, #1
 800277a:	e058      	b.n	800282e <HAL_I2C_IsDeviceReady+0x20a>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	2220      	movs	r2, #32
 8002782:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	2220      	movs	r2, #32
 8002788:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	2200      	movs	r2, #0
 8002790:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8002794:	2300      	movs	r3, #0
 8002796:	e04a      	b.n	800282e <HAL_I2C_IsDeviceReady+0x20a>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002798:	69bb      	ldr	r3, [r7, #24]
 800279a:	9300      	str	r3, [sp, #0]
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	2200      	movs	r2, #0
 80027a0:	2120      	movs	r1, #32
 80027a2:	68f8      	ldr	r0, [r7, #12]
 80027a4:	f000 f86b 	bl	800287e <I2C_WaitOnFlagUntilTimeout>
 80027a8:	4603      	mov	r3, r0
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d001      	beq.n	80027b2 <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 80027ae:	2301      	movs	r3, #1
 80027b0:	e03d      	b.n	800282e <HAL_I2C_IsDeviceReady+0x20a>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	2210      	movs	r2, #16
 80027b8:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	2220      	movs	r2, #32
 80027c0:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 80027c2:	697b      	ldr	r3, [r7, #20]
 80027c4:	687a      	ldr	r2, [r7, #4]
 80027c6:	429a      	cmp	r2, r3
 80027c8:	d118      	bne.n	80027fc <HAL_I2C_IsDeviceReady+0x1d8>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	685a      	ldr	r2, [r3, #4]
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80027d8:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80027da:	69bb      	ldr	r3, [r7, #24]
 80027dc:	9300      	str	r3, [sp, #0]
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	2200      	movs	r2, #0
 80027e2:	2120      	movs	r1, #32
 80027e4:	68f8      	ldr	r0, [r7, #12]
 80027e6:	f000 f84a 	bl	800287e <I2C_WaitOnFlagUntilTimeout>
 80027ea:	4603      	mov	r3, r0
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d001      	beq.n	80027f4 <HAL_I2C_IsDeviceReady+0x1d0>
        {
          return HAL_ERROR;
 80027f0:	2301      	movs	r3, #1
 80027f2:	e01c      	b.n	800282e <HAL_I2C_IsDeviceReady+0x20a>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	2220      	movs	r2, #32
 80027fa:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 80027fc:	697b      	ldr	r3, [r7, #20]
 80027fe:	3301      	adds	r3, #1
 8002800:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8002802:	697b      	ldr	r3, [r7, #20]
 8002804:	687a      	ldr	r2, [r7, #4]
 8002806:	429a      	cmp	r2, r3
 8002808:	f63f af39 	bhi.w	800267e <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	2220      	movs	r2, #32
 8002810:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002818:	f043 0220 	orr.w	r2, r3, #32
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	2200      	movs	r2, #0
 8002824:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8002828:	2301      	movs	r3, #1
 800282a:	e000      	b.n	800282e <HAL_I2C_IsDeviceReady+0x20a>
  }
  else
  {
    return HAL_BUSY;
 800282c:	2302      	movs	r3, #2
  }
}
 800282e:	4618      	mov	r0, r3
 8002830:	3720      	adds	r7, #32
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}

08002836 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002836:	b480      	push	{r7}
 8002838:	b083      	sub	sp, #12
 800283a:	af00      	add	r7, sp, #0
 800283c:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	699b      	ldr	r3, [r3, #24]
 8002844:	f003 0302 	and.w	r3, r3, #2
 8002848:	2b02      	cmp	r3, #2
 800284a:	d103      	bne.n	8002854 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	2200      	movs	r2, #0
 8002852:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	699b      	ldr	r3, [r3, #24]
 800285a:	f003 0301 	and.w	r3, r3, #1
 800285e:	2b01      	cmp	r3, #1
 8002860:	d007      	beq.n	8002872 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	699a      	ldr	r2, [r3, #24]
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f042 0201 	orr.w	r2, r2, #1
 8002870:	619a      	str	r2, [r3, #24]
  }
}
 8002872:	bf00      	nop
 8002874:	370c      	adds	r7, #12
 8002876:	46bd      	mov	sp, r7
 8002878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287c:	4770      	bx	lr

0800287e <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800287e:	b580      	push	{r7, lr}
 8002880:	b084      	sub	sp, #16
 8002882:	af00      	add	r7, sp, #0
 8002884:	60f8      	str	r0, [r7, #12]
 8002886:	60b9      	str	r1, [r7, #8]
 8002888:	603b      	str	r3, [r7, #0]
 800288a:	4613      	mov	r3, r2
 800288c:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800288e:	e031      	b.n	80028f4 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002896:	d02d      	beq.n	80028f4 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002898:	f7ff f99a 	bl	8001bd0 <HAL_GetTick>
 800289c:	4602      	mov	r2, r0
 800289e:	69bb      	ldr	r3, [r7, #24]
 80028a0:	1ad3      	subs	r3, r2, r3
 80028a2:	683a      	ldr	r2, [r7, #0]
 80028a4:	429a      	cmp	r2, r3
 80028a6:	d302      	bcc.n	80028ae <I2C_WaitOnFlagUntilTimeout+0x30>
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d122      	bne.n	80028f4 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	699a      	ldr	r2, [r3, #24]
 80028b4:	68bb      	ldr	r3, [r7, #8]
 80028b6:	4013      	ands	r3, r2
 80028b8:	68ba      	ldr	r2, [r7, #8]
 80028ba:	429a      	cmp	r2, r3
 80028bc:	bf0c      	ite	eq
 80028be:	2301      	moveq	r3, #1
 80028c0:	2300      	movne	r3, #0
 80028c2:	b2db      	uxtb	r3, r3
 80028c4:	461a      	mov	r2, r3
 80028c6:	79fb      	ldrb	r3, [r7, #7]
 80028c8:	429a      	cmp	r2, r3
 80028ca:	d113      	bne.n	80028f4 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028d0:	f043 0220 	orr.w	r2, r3, #32
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	2220      	movs	r2, #32
 80028dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	2200      	movs	r2, #0
 80028e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	2200      	movs	r2, #0
 80028ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 80028f0:	2301      	movs	r3, #1
 80028f2:	e00f      	b.n	8002914 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	699a      	ldr	r2, [r3, #24]
 80028fa:	68bb      	ldr	r3, [r7, #8]
 80028fc:	4013      	ands	r3, r2
 80028fe:	68ba      	ldr	r2, [r7, #8]
 8002900:	429a      	cmp	r2, r3
 8002902:	bf0c      	ite	eq
 8002904:	2301      	moveq	r3, #1
 8002906:	2300      	movne	r3, #0
 8002908:	b2db      	uxtb	r3, r3
 800290a:	461a      	mov	r2, r3
 800290c:	79fb      	ldrb	r3, [r7, #7]
 800290e:	429a      	cmp	r2, r3
 8002910:	d0be      	beq.n	8002890 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002912:	2300      	movs	r3, #0
}
 8002914:	4618      	mov	r0, r3
 8002916:	3710      	adds	r7, #16
 8002918:	46bd      	mov	sp, r7
 800291a:	bd80      	pop	{r7, pc}

0800291c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b084      	sub	sp, #16
 8002920:	af00      	add	r7, sp, #0
 8002922:	60f8      	str	r0, [r7, #12]
 8002924:	60b9      	str	r1, [r7, #8]
 8002926:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002928:	e033      	b.n	8002992 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800292a:	687a      	ldr	r2, [r7, #4]
 800292c:	68b9      	ldr	r1, [r7, #8]
 800292e:	68f8      	ldr	r0, [r7, #12]
 8002930:	f000 f900 	bl	8002b34 <I2C_IsErrorOccurred>
 8002934:	4603      	mov	r3, r0
 8002936:	2b00      	cmp	r3, #0
 8002938:	d001      	beq.n	800293e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800293a:	2301      	movs	r3, #1
 800293c:	e031      	b.n	80029a2 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800293e:	68bb      	ldr	r3, [r7, #8]
 8002940:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002944:	d025      	beq.n	8002992 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002946:	f7ff f943 	bl	8001bd0 <HAL_GetTick>
 800294a:	4602      	mov	r2, r0
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	1ad3      	subs	r3, r2, r3
 8002950:	68ba      	ldr	r2, [r7, #8]
 8002952:	429a      	cmp	r2, r3
 8002954:	d302      	bcc.n	800295c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002956:	68bb      	ldr	r3, [r7, #8]
 8002958:	2b00      	cmp	r3, #0
 800295a:	d11a      	bne.n	8002992 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	699b      	ldr	r3, [r3, #24]
 8002962:	f003 0302 	and.w	r3, r3, #2
 8002966:	2b02      	cmp	r3, #2
 8002968:	d013      	beq.n	8002992 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800296e:	f043 0220 	orr.w	r2, r3, #32
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	2220      	movs	r2, #32
 800297a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	2200      	movs	r2, #0
 8002982:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	2200      	movs	r2, #0
 800298a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800298e:	2301      	movs	r3, #1
 8002990:	e007      	b.n	80029a2 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	699b      	ldr	r3, [r3, #24]
 8002998:	f003 0302 	and.w	r3, r3, #2
 800299c:	2b02      	cmp	r3, #2
 800299e:	d1c4      	bne.n	800292a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80029a0:	2300      	movs	r3, #0
}
 80029a2:	4618      	mov	r0, r3
 80029a4:	3710      	adds	r7, #16
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bd80      	pop	{r7, pc}

080029aa <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80029aa:	b580      	push	{r7, lr}
 80029ac:	b084      	sub	sp, #16
 80029ae:	af00      	add	r7, sp, #0
 80029b0:	60f8      	str	r0, [r7, #12]
 80029b2:	60b9      	str	r1, [r7, #8]
 80029b4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80029b6:	e02f      	b.n	8002a18 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80029b8:	687a      	ldr	r2, [r7, #4]
 80029ba:	68b9      	ldr	r1, [r7, #8]
 80029bc:	68f8      	ldr	r0, [r7, #12]
 80029be:	f000 f8b9 	bl	8002b34 <I2C_IsErrorOccurred>
 80029c2:	4603      	mov	r3, r0
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d001      	beq.n	80029cc <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80029c8:	2301      	movs	r3, #1
 80029ca:	e02d      	b.n	8002a28 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029cc:	f7ff f900 	bl	8001bd0 <HAL_GetTick>
 80029d0:	4602      	mov	r2, r0
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	1ad3      	subs	r3, r2, r3
 80029d6:	68ba      	ldr	r2, [r7, #8]
 80029d8:	429a      	cmp	r2, r3
 80029da:	d302      	bcc.n	80029e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80029dc:	68bb      	ldr	r3, [r7, #8]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d11a      	bne.n	8002a18 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	699b      	ldr	r3, [r3, #24]
 80029e8:	f003 0320 	and.w	r3, r3, #32
 80029ec:	2b20      	cmp	r3, #32
 80029ee:	d013      	beq.n	8002a18 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029f4:	f043 0220 	orr.w	r2, r3, #32
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	2220      	movs	r2, #32
 8002a00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	2200      	movs	r2, #0
 8002a08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	2200      	movs	r2, #0
 8002a10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002a14:	2301      	movs	r3, #1
 8002a16:	e007      	b.n	8002a28 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	699b      	ldr	r3, [r3, #24]
 8002a1e:	f003 0320 	and.w	r3, r3, #32
 8002a22:	2b20      	cmp	r3, #32
 8002a24:	d1c8      	bne.n	80029b8 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002a26:	2300      	movs	r3, #0
}
 8002a28:	4618      	mov	r0, r3
 8002a2a:	3710      	adds	r7, #16
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	bd80      	pop	{r7, pc}

08002a30 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b084      	sub	sp, #16
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	60f8      	str	r0, [r7, #12]
 8002a38:	60b9      	str	r1, [r7, #8]
 8002a3a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002a3c:	e06b      	b.n	8002b16 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a3e:	687a      	ldr	r2, [r7, #4]
 8002a40:	68b9      	ldr	r1, [r7, #8]
 8002a42:	68f8      	ldr	r0, [r7, #12]
 8002a44:	f000 f876 	bl	8002b34 <I2C_IsErrorOccurred>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d001      	beq.n	8002a52 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002a4e:	2301      	movs	r3, #1
 8002a50:	e069      	b.n	8002b26 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	699b      	ldr	r3, [r3, #24]
 8002a58:	f003 0320 	and.w	r3, r3, #32
 8002a5c:	2b20      	cmp	r3, #32
 8002a5e:	d138      	bne.n	8002ad2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	699b      	ldr	r3, [r3, #24]
 8002a66:	f003 0304 	and.w	r3, r3, #4
 8002a6a:	2b04      	cmp	r3, #4
 8002a6c:	d105      	bne.n	8002a7a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d001      	beq.n	8002a7a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8002a76:	2300      	movs	r3, #0
 8002a78:	e055      	b.n	8002b26 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	699b      	ldr	r3, [r3, #24]
 8002a80:	f003 0310 	and.w	r3, r3, #16
 8002a84:	2b10      	cmp	r3, #16
 8002a86:	d107      	bne.n	8002a98 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	2210      	movs	r2, #16
 8002a8e:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	2204      	movs	r2, #4
 8002a94:	645a      	str	r2, [r3, #68]	; 0x44
 8002a96:	e002      	b.n	8002a9e <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	2220      	movs	r2, #32
 8002aa4:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	6859      	ldr	r1, [r3, #4]
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	681a      	ldr	r2, [r3, #0]
 8002ab0:	4b1f      	ldr	r3, [pc, #124]	; (8002b30 <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 8002ab2:	400b      	ands	r3, r1
 8002ab4:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	2220      	movs	r2, #32
 8002aba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	2200      	movs	r2, #0
 8002aca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	e029      	b.n	8002b26 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ad2:	f7ff f87d 	bl	8001bd0 <HAL_GetTick>
 8002ad6:	4602      	mov	r2, r0
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	1ad3      	subs	r3, r2, r3
 8002adc:	68ba      	ldr	r2, [r7, #8]
 8002ade:	429a      	cmp	r2, r3
 8002ae0:	d302      	bcc.n	8002ae8 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8002ae2:	68bb      	ldr	r3, [r7, #8]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d116      	bne.n	8002b16 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	699b      	ldr	r3, [r3, #24]
 8002aee:	f003 0304 	and.w	r3, r3, #4
 8002af2:	2b04      	cmp	r3, #4
 8002af4:	d00f      	beq.n	8002b16 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002afa:	f043 0220 	orr.w	r2, r3, #32
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	2220      	movs	r2, #32
 8002b06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002b12:	2301      	movs	r3, #1
 8002b14:	e007      	b.n	8002b26 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	699b      	ldr	r3, [r3, #24]
 8002b1c:	f003 0304 	and.w	r3, r3, #4
 8002b20:	2b04      	cmp	r3, #4
 8002b22:	d18c      	bne.n	8002a3e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002b24:	2300      	movs	r3, #0
}
 8002b26:	4618      	mov	r0, r3
 8002b28:	3710      	adds	r7, #16
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bd80      	pop	{r7, pc}
 8002b2e:	bf00      	nop
 8002b30:	fe00e800 	.word	0xfe00e800

08002b34 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b08a      	sub	sp, #40	; 0x28
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	60f8      	str	r0, [r7, #12]
 8002b3c:	60b9      	str	r1, [r7, #8]
 8002b3e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b40:	2300      	movs	r3, #0
 8002b42:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	699b      	ldr	r3, [r3, #24]
 8002b4c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002b56:	69bb      	ldr	r3, [r7, #24]
 8002b58:	f003 0310 	and.w	r3, r3, #16
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d068      	beq.n	8002c32 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	2210      	movs	r2, #16
 8002b66:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002b68:	e049      	b.n	8002bfe <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002b6a:	68bb      	ldr	r3, [r7, #8]
 8002b6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b70:	d045      	beq.n	8002bfe <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002b72:	f7ff f82d 	bl	8001bd0 <HAL_GetTick>
 8002b76:	4602      	mov	r2, r0
 8002b78:	69fb      	ldr	r3, [r7, #28]
 8002b7a:	1ad3      	subs	r3, r2, r3
 8002b7c:	68ba      	ldr	r2, [r7, #8]
 8002b7e:	429a      	cmp	r2, r3
 8002b80:	d302      	bcc.n	8002b88 <I2C_IsErrorOccurred+0x54>
 8002b82:	68bb      	ldr	r3, [r7, #8]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d13a      	bne.n	8002bfe <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b92:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002b9a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	699b      	ldr	r3, [r3, #24]
 8002ba2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002ba6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002baa:	d121      	bne.n	8002bf0 <I2C_IsErrorOccurred+0xbc>
 8002bac:	697b      	ldr	r3, [r7, #20]
 8002bae:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002bb2:	d01d      	beq.n	8002bf0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002bb4:	7cfb      	ldrb	r3, [r7, #19]
 8002bb6:	2b20      	cmp	r3, #32
 8002bb8:	d01a      	beq.n	8002bf0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	685a      	ldr	r2, [r3, #4]
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002bc8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002bca:	f7ff f801 	bl	8001bd0 <HAL_GetTick>
 8002bce:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002bd0:	e00e      	b.n	8002bf0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002bd2:	f7fe fffd 	bl	8001bd0 <HAL_GetTick>
 8002bd6:	4602      	mov	r2, r0
 8002bd8:	69fb      	ldr	r3, [r7, #28]
 8002bda:	1ad3      	subs	r3, r2, r3
 8002bdc:	2b19      	cmp	r3, #25
 8002bde:	d907      	bls.n	8002bf0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002be0:	6a3b      	ldr	r3, [r7, #32]
 8002be2:	f043 0320 	orr.w	r3, r3, #32
 8002be6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002be8:	2301      	movs	r3, #1
 8002bea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8002bee:	e006      	b.n	8002bfe <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	699b      	ldr	r3, [r3, #24]
 8002bf6:	f003 0320 	and.w	r3, r3, #32
 8002bfa:	2b20      	cmp	r3, #32
 8002bfc:	d1e9      	bne.n	8002bd2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	699b      	ldr	r3, [r3, #24]
 8002c04:	f003 0320 	and.w	r3, r3, #32
 8002c08:	2b20      	cmp	r3, #32
 8002c0a:	d003      	beq.n	8002c14 <I2C_IsErrorOccurred+0xe0>
 8002c0c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d0aa      	beq.n	8002b6a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002c14:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d103      	bne.n	8002c24 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	2220      	movs	r2, #32
 8002c22:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002c24:	6a3b      	ldr	r3, [r7, #32]
 8002c26:	f043 0304 	orr.w	r3, r3, #4
 8002c2a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	699b      	ldr	r3, [r3, #24]
 8002c38:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002c3a:	69bb      	ldr	r3, [r7, #24]
 8002c3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d00b      	beq.n	8002c5c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002c44:	6a3b      	ldr	r3, [r7, #32]
 8002c46:	f043 0301 	orr.w	r3, r3, #1
 8002c4a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002c54:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002c56:	2301      	movs	r3, #1
 8002c58:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002c5c:	69bb      	ldr	r3, [r7, #24]
 8002c5e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d00b      	beq.n	8002c7e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002c66:	6a3b      	ldr	r3, [r7, #32]
 8002c68:	f043 0308 	orr.w	r3, r3, #8
 8002c6c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002c76:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002c78:	2301      	movs	r3, #1
 8002c7a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002c7e:	69bb      	ldr	r3, [r7, #24]
 8002c80:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d00b      	beq.n	8002ca0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002c88:	6a3b      	ldr	r3, [r7, #32]
 8002c8a:	f043 0302 	orr.w	r3, r3, #2
 8002c8e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002c98:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8002ca0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d01c      	beq.n	8002ce2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002ca8:	68f8      	ldr	r0, [r7, #12]
 8002caa:	f7ff fdc4 	bl	8002836 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	6859      	ldr	r1, [r3, #4]
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	681a      	ldr	r2, [r3, #0]
 8002cb8:	4b0d      	ldr	r3, [pc, #52]	; (8002cf0 <I2C_IsErrorOccurred+0x1bc>)
 8002cba:	400b      	ands	r3, r1
 8002cbc:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002cc2:	6a3b      	ldr	r3, [r7, #32]
 8002cc4:	431a      	orrs	r2, r3
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	2220      	movs	r2, #32
 8002cce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	2200      	movs	r2, #0
 8002cde:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8002ce2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	3728      	adds	r7, #40	; 0x28
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bd80      	pop	{r7, pc}
 8002cee:	bf00      	nop
 8002cf0:	fe00e800 	.word	0xfe00e800

08002cf4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	b087      	sub	sp, #28
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	60f8      	str	r0, [r7, #12]
 8002cfc:	607b      	str	r3, [r7, #4]
 8002cfe:	460b      	mov	r3, r1
 8002d00:	817b      	strh	r3, [r7, #10]
 8002d02:	4613      	mov	r3, r2
 8002d04:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002d06:	897b      	ldrh	r3, [r7, #10]
 8002d08:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002d0c:	7a7b      	ldrb	r3, [r7, #9]
 8002d0e:	041b      	lsls	r3, r3, #16
 8002d10:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002d14:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002d1a:	6a3b      	ldr	r3, [r7, #32]
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002d22:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	685a      	ldr	r2, [r3, #4]
 8002d2a:	6a3b      	ldr	r3, [r7, #32]
 8002d2c:	0d5b      	lsrs	r3, r3, #21
 8002d2e:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002d32:	4b08      	ldr	r3, [pc, #32]	; (8002d54 <I2C_TransferConfig+0x60>)
 8002d34:	430b      	orrs	r3, r1
 8002d36:	43db      	mvns	r3, r3
 8002d38:	ea02 0103 	and.w	r1, r2, r3
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	697a      	ldr	r2, [r7, #20]
 8002d42:	430a      	orrs	r2, r1
 8002d44:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002d46:	bf00      	nop
 8002d48:	371c      	adds	r7, #28
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d50:	4770      	bx	lr
 8002d52:	bf00      	nop
 8002d54:	03ff63ff 	.word	0x03ff63ff

08002d58 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	b083      	sub	sp, #12
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
 8002d60:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002d68:	b2db      	uxtb	r3, r3
 8002d6a:	2b20      	cmp	r3, #32
 8002d6c:	d138      	bne.n	8002de0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002d74:	2b01      	cmp	r3, #1
 8002d76:	d101      	bne.n	8002d7c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002d78:	2302      	movs	r3, #2
 8002d7a:	e032      	b.n	8002de2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2201      	movs	r2, #1
 8002d80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2224      	movs	r2, #36	; 0x24
 8002d88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	681a      	ldr	r2, [r3, #0]
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f022 0201 	bic.w	r2, r2, #1
 8002d9a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	681a      	ldr	r2, [r3, #0]
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002daa:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	6819      	ldr	r1, [r3, #0]
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	683a      	ldr	r2, [r7, #0]
 8002db8:	430a      	orrs	r2, r1
 8002dba:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	681a      	ldr	r2, [r3, #0]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f042 0201 	orr.w	r2, r2, #1
 8002dca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2220      	movs	r2, #32
 8002dd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002ddc:	2300      	movs	r3, #0
 8002dde:	e000      	b.n	8002de2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002de0:	2302      	movs	r3, #2
  }
}
 8002de2:	4618      	mov	r0, r3
 8002de4:	370c      	adds	r7, #12
 8002de6:	46bd      	mov	sp, r7
 8002de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dec:	4770      	bx	lr

08002dee <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002dee:	b480      	push	{r7}
 8002df0:	b085      	sub	sp, #20
 8002df2:	af00      	add	r7, sp, #0
 8002df4:	6078      	str	r0, [r7, #4]
 8002df6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002dfe:	b2db      	uxtb	r3, r3
 8002e00:	2b20      	cmp	r3, #32
 8002e02:	d139      	bne.n	8002e78 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002e0a:	2b01      	cmp	r3, #1
 8002e0c:	d101      	bne.n	8002e12 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002e0e:	2302      	movs	r3, #2
 8002e10:	e033      	b.n	8002e7a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2201      	movs	r2, #1
 8002e16:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2224      	movs	r2, #36	; 0x24
 8002e1e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	681a      	ldr	r2, [r3, #0]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f022 0201 	bic.w	r2, r2, #1
 8002e30:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002e40:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002e42:	683b      	ldr	r3, [r7, #0]
 8002e44:	021b      	lsls	r3, r3, #8
 8002e46:	68fa      	ldr	r2, [r7, #12]
 8002e48:	4313      	orrs	r3, r2
 8002e4a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	68fa      	ldr	r2, [r7, #12]
 8002e52:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f042 0201 	orr.w	r2, r2, #1
 8002e62:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2220      	movs	r2, #32
 8002e68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2200      	movs	r2, #0
 8002e70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002e74:	2300      	movs	r3, #0
 8002e76:	e000      	b.n	8002e7a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002e78:	2302      	movs	r3, #2
  }
}
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	3714      	adds	r7, #20
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e84:	4770      	bx	lr
	...

08002e88 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002e8c:	4b04      	ldr	r3, [pc, #16]	; (8002ea0 <HAL_PWREx_GetVoltageRange+0x18>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002e94:	4618      	mov	r0, r3
 8002e96:	46bd      	mov	sp, r7
 8002e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9c:	4770      	bx	lr
 8002e9e:	bf00      	nop
 8002ea0:	40007000 	.word	0x40007000

08002ea4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	b085      	sub	sp, #20
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002eb2:	d130      	bne.n	8002f16 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002eb4:	4b23      	ldr	r3, [pc, #140]	; (8002f44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002ebc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002ec0:	d038      	beq.n	8002f34 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002ec2:	4b20      	ldr	r3, [pc, #128]	; (8002f44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002eca:	4a1e      	ldr	r2, [pc, #120]	; (8002f44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ecc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002ed0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002ed2:	4b1d      	ldr	r3, [pc, #116]	; (8002f48 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	2232      	movs	r2, #50	; 0x32
 8002ed8:	fb02 f303 	mul.w	r3, r2, r3
 8002edc:	4a1b      	ldr	r2, [pc, #108]	; (8002f4c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002ede:	fba2 2303 	umull	r2, r3, r2, r3
 8002ee2:	0c9b      	lsrs	r3, r3, #18
 8002ee4:	3301      	adds	r3, #1
 8002ee6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002ee8:	e002      	b.n	8002ef0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	3b01      	subs	r3, #1
 8002eee:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002ef0:	4b14      	ldr	r3, [pc, #80]	; (8002f44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ef2:	695b      	ldr	r3, [r3, #20]
 8002ef4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ef8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002efc:	d102      	bne.n	8002f04 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d1f2      	bne.n	8002eea <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002f04:	4b0f      	ldr	r3, [pc, #60]	; (8002f44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f06:	695b      	ldr	r3, [r3, #20]
 8002f08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f0c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f10:	d110      	bne.n	8002f34 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002f12:	2303      	movs	r3, #3
 8002f14:	e00f      	b.n	8002f36 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002f16:	4b0b      	ldr	r3, [pc, #44]	; (8002f44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002f1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f22:	d007      	beq.n	8002f34 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002f24:	4b07      	ldr	r3, [pc, #28]	; (8002f44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002f2c:	4a05      	ldr	r2, [pc, #20]	; (8002f44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f2e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002f32:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002f34:	2300      	movs	r3, #0
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	3714      	adds	r7, #20
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f40:	4770      	bx	lr
 8002f42:	bf00      	nop
 8002f44:	40007000 	.word	0x40007000
 8002f48:	20000008 	.word	0x20000008
 8002f4c:	431bde83 	.word	0x431bde83

08002f50 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b088      	sub	sp, #32
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d102      	bne.n	8002f64 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002f5e:	2301      	movs	r3, #1
 8002f60:	f000 bc02 	b.w	8003768 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f64:	4b96      	ldr	r3, [pc, #600]	; (80031c0 <HAL_RCC_OscConfig+0x270>)
 8002f66:	689b      	ldr	r3, [r3, #8]
 8002f68:	f003 030c 	and.w	r3, r3, #12
 8002f6c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002f6e:	4b94      	ldr	r3, [pc, #592]	; (80031c0 <HAL_RCC_OscConfig+0x270>)
 8002f70:	68db      	ldr	r3, [r3, #12]
 8002f72:	f003 0303 	and.w	r3, r3, #3
 8002f76:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f003 0310 	and.w	r3, r3, #16
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	f000 80e4 	beq.w	800314e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002f86:	69bb      	ldr	r3, [r7, #24]
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d007      	beq.n	8002f9c <HAL_RCC_OscConfig+0x4c>
 8002f8c:	69bb      	ldr	r3, [r7, #24]
 8002f8e:	2b0c      	cmp	r3, #12
 8002f90:	f040 808b 	bne.w	80030aa <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002f94:	697b      	ldr	r3, [r7, #20]
 8002f96:	2b01      	cmp	r3, #1
 8002f98:	f040 8087 	bne.w	80030aa <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002f9c:	4b88      	ldr	r3, [pc, #544]	; (80031c0 <HAL_RCC_OscConfig+0x270>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f003 0302 	and.w	r3, r3, #2
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d005      	beq.n	8002fb4 <HAL_RCC_OscConfig+0x64>
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	699b      	ldr	r3, [r3, #24]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d101      	bne.n	8002fb4 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	e3d9      	b.n	8003768 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6a1a      	ldr	r2, [r3, #32]
 8002fb8:	4b81      	ldr	r3, [pc, #516]	; (80031c0 <HAL_RCC_OscConfig+0x270>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f003 0308 	and.w	r3, r3, #8
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d004      	beq.n	8002fce <HAL_RCC_OscConfig+0x7e>
 8002fc4:	4b7e      	ldr	r3, [pc, #504]	; (80031c0 <HAL_RCC_OscConfig+0x270>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002fcc:	e005      	b.n	8002fda <HAL_RCC_OscConfig+0x8a>
 8002fce:	4b7c      	ldr	r3, [pc, #496]	; (80031c0 <HAL_RCC_OscConfig+0x270>)
 8002fd0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002fd4:	091b      	lsrs	r3, r3, #4
 8002fd6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d223      	bcs.n	8003026 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6a1b      	ldr	r3, [r3, #32]
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	f000 fd8c 	bl	8003b00 <RCC_SetFlashLatencyFromMSIRange>
 8002fe8:	4603      	mov	r3, r0
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d001      	beq.n	8002ff2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002fee:	2301      	movs	r3, #1
 8002ff0:	e3ba      	b.n	8003768 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002ff2:	4b73      	ldr	r3, [pc, #460]	; (80031c0 <HAL_RCC_OscConfig+0x270>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4a72      	ldr	r2, [pc, #456]	; (80031c0 <HAL_RCC_OscConfig+0x270>)
 8002ff8:	f043 0308 	orr.w	r3, r3, #8
 8002ffc:	6013      	str	r3, [r2, #0]
 8002ffe:	4b70      	ldr	r3, [pc, #448]	; (80031c0 <HAL_RCC_OscConfig+0x270>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6a1b      	ldr	r3, [r3, #32]
 800300a:	496d      	ldr	r1, [pc, #436]	; (80031c0 <HAL_RCC_OscConfig+0x270>)
 800300c:	4313      	orrs	r3, r2
 800300e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003010:	4b6b      	ldr	r3, [pc, #428]	; (80031c0 <HAL_RCC_OscConfig+0x270>)
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	69db      	ldr	r3, [r3, #28]
 800301c:	021b      	lsls	r3, r3, #8
 800301e:	4968      	ldr	r1, [pc, #416]	; (80031c0 <HAL_RCC_OscConfig+0x270>)
 8003020:	4313      	orrs	r3, r2
 8003022:	604b      	str	r3, [r1, #4]
 8003024:	e025      	b.n	8003072 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003026:	4b66      	ldr	r3, [pc, #408]	; (80031c0 <HAL_RCC_OscConfig+0x270>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4a65      	ldr	r2, [pc, #404]	; (80031c0 <HAL_RCC_OscConfig+0x270>)
 800302c:	f043 0308 	orr.w	r3, r3, #8
 8003030:	6013      	str	r3, [r2, #0]
 8003032:	4b63      	ldr	r3, [pc, #396]	; (80031c0 <HAL_RCC_OscConfig+0x270>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6a1b      	ldr	r3, [r3, #32]
 800303e:	4960      	ldr	r1, [pc, #384]	; (80031c0 <HAL_RCC_OscConfig+0x270>)
 8003040:	4313      	orrs	r3, r2
 8003042:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003044:	4b5e      	ldr	r3, [pc, #376]	; (80031c0 <HAL_RCC_OscConfig+0x270>)
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	69db      	ldr	r3, [r3, #28]
 8003050:	021b      	lsls	r3, r3, #8
 8003052:	495b      	ldr	r1, [pc, #364]	; (80031c0 <HAL_RCC_OscConfig+0x270>)
 8003054:	4313      	orrs	r3, r2
 8003056:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003058:	69bb      	ldr	r3, [r7, #24]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d109      	bne.n	8003072 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6a1b      	ldr	r3, [r3, #32]
 8003062:	4618      	mov	r0, r3
 8003064:	f000 fd4c 	bl	8003b00 <RCC_SetFlashLatencyFromMSIRange>
 8003068:	4603      	mov	r3, r0
 800306a:	2b00      	cmp	r3, #0
 800306c:	d001      	beq.n	8003072 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800306e:	2301      	movs	r3, #1
 8003070:	e37a      	b.n	8003768 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003072:	f000 fc81 	bl	8003978 <HAL_RCC_GetSysClockFreq>
 8003076:	4602      	mov	r2, r0
 8003078:	4b51      	ldr	r3, [pc, #324]	; (80031c0 <HAL_RCC_OscConfig+0x270>)
 800307a:	689b      	ldr	r3, [r3, #8]
 800307c:	091b      	lsrs	r3, r3, #4
 800307e:	f003 030f 	and.w	r3, r3, #15
 8003082:	4950      	ldr	r1, [pc, #320]	; (80031c4 <HAL_RCC_OscConfig+0x274>)
 8003084:	5ccb      	ldrb	r3, [r1, r3]
 8003086:	f003 031f 	and.w	r3, r3, #31
 800308a:	fa22 f303 	lsr.w	r3, r2, r3
 800308e:	4a4e      	ldr	r2, [pc, #312]	; (80031c8 <HAL_RCC_OscConfig+0x278>)
 8003090:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003092:	4b4e      	ldr	r3, [pc, #312]	; (80031cc <HAL_RCC_OscConfig+0x27c>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4618      	mov	r0, r3
 8003098:	f7fe fd4a 	bl	8001b30 <HAL_InitTick>
 800309c:	4603      	mov	r3, r0
 800309e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80030a0:	7bfb      	ldrb	r3, [r7, #15]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d052      	beq.n	800314c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80030a6:	7bfb      	ldrb	r3, [r7, #15]
 80030a8:	e35e      	b.n	8003768 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	699b      	ldr	r3, [r3, #24]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d032      	beq.n	8003118 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80030b2:	4b43      	ldr	r3, [pc, #268]	; (80031c0 <HAL_RCC_OscConfig+0x270>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	4a42      	ldr	r2, [pc, #264]	; (80031c0 <HAL_RCC_OscConfig+0x270>)
 80030b8:	f043 0301 	orr.w	r3, r3, #1
 80030bc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80030be:	f7fe fd87 	bl	8001bd0 <HAL_GetTick>
 80030c2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80030c4:	e008      	b.n	80030d8 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80030c6:	f7fe fd83 	bl	8001bd0 <HAL_GetTick>
 80030ca:	4602      	mov	r2, r0
 80030cc:	693b      	ldr	r3, [r7, #16]
 80030ce:	1ad3      	subs	r3, r2, r3
 80030d0:	2b02      	cmp	r3, #2
 80030d2:	d901      	bls.n	80030d8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80030d4:	2303      	movs	r3, #3
 80030d6:	e347      	b.n	8003768 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80030d8:	4b39      	ldr	r3, [pc, #228]	; (80031c0 <HAL_RCC_OscConfig+0x270>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f003 0302 	and.w	r3, r3, #2
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d0f0      	beq.n	80030c6 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80030e4:	4b36      	ldr	r3, [pc, #216]	; (80031c0 <HAL_RCC_OscConfig+0x270>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	4a35      	ldr	r2, [pc, #212]	; (80031c0 <HAL_RCC_OscConfig+0x270>)
 80030ea:	f043 0308 	orr.w	r3, r3, #8
 80030ee:	6013      	str	r3, [r2, #0]
 80030f0:	4b33      	ldr	r3, [pc, #204]	; (80031c0 <HAL_RCC_OscConfig+0x270>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6a1b      	ldr	r3, [r3, #32]
 80030fc:	4930      	ldr	r1, [pc, #192]	; (80031c0 <HAL_RCC_OscConfig+0x270>)
 80030fe:	4313      	orrs	r3, r2
 8003100:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003102:	4b2f      	ldr	r3, [pc, #188]	; (80031c0 <HAL_RCC_OscConfig+0x270>)
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	69db      	ldr	r3, [r3, #28]
 800310e:	021b      	lsls	r3, r3, #8
 8003110:	492b      	ldr	r1, [pc, #172]	; (80031c0 <HAL_RCC_OscConfig+0x270>)
 8003112:	4313      	orrs	r3, r2
 8003114:	604b      	str	r3, [r1, #4]
 8003116:	e01a      	b.n	800314e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003118:	4b29      	ldr	r3, [pc, #164]	; (80031c0 <HAL_RCC_OscConfig+0x270>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	4a28      	ldr	r2, [pc, #160]	; (80031c0 <HAL_RCC_OscConfig+0x270>)
 800311e:	f023 0301 	bic.w	r3, r3, #1
 8003122:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003124:	f7fe fd54 	bl	8001bd0 <HAL_GetTick>
 8003128:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800312a:	e008      	b.n	800313e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800312c:	f7fe fd50 	bl	8001bd0 <HAL_GetTick>
 8003130:	4602      	mov	r2, r0
 8003132:	693b      	ldr	r3, [r7, #16]
 8003134:	1ad3      	subs	r3, r2, r3
 8003136:	2b02      	cmp	r3, #2
 8003138:	d901      	bls.n	800313e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800313a:	2303      	movs	r3, #3
 800313c:	e314      	b.n	8003768 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800313e:	4b20      	ldr	r3, [pc, #128]	; (80031c0 <HAL_RCC_OscConfig+0x270>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f003 0302 	and.w	r3, r3, #2
 8003146:	2b00      	cmp	r3, #0
 8003148:	d1f0      	bne.n	800312c <HAL_RCC_OscConfig+0x1dc>
 800314a:	e000      	b.n	800314e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800314c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f003 0301 	and.w	r3, r3, #1
 8003156:	2b00      	cmp	r3, #0
 8003158:	d073      	beq.n	8003242 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800315a:	69bb      	ldr	r3, [r7, #24]
 800315c:	2b08      	cmp	r3, #8
 800315e:	d005      	beq.n	800316c <HAL_RCC_OscConfig+0x21c>
 8003160:	69bb      	ldr	r3, [r7, #24]
 8003162:	2b0c      	cmp	r3, #12
 8003164:	d10e      	bne.n	8003184 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003166:	697b      	ldr	r3, [r7, #20]
 8003168:	2b03      	cmp	r3, #3
 800316a:	d10b      	bne.n	8003184 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800316c:	4b14      	ldr	r3, [pc, #80]	; (80031c0 <HAL_RCC_OscConfig+0x270>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003174:	2b00      	cmp	r3, #0
 8003176:	d063      	beq.n	8003240 <HAL_RCC_OscConfig+0x2f0>
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d15f      	bne.n	8003240 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003180:	2301      	movs	r3, #1
 8003182:	e2f1      	b.n	8003768 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	685b      	ldr	r3, [r3, #4]
 8003188:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800318c:	d106      	bne.n	800319c <HAL_RCC_OscConfig+0x24c>
 800318e:	4b0c      	ldr	r3, [pc, #48]	; (80031c0 <HAL_RCC_OscConfig+0x270>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4a0b      	ldr	r2, [pc, #44]	; (80031c0 <HAL_RCC_OscConfig+0x270>)
 8003194:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003198:	6013      	str	r3, [r2, #0]
 800319a:	e025      	b.n	80031e8 <HAL_RCC_OscConfig+0x298>
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80031a4:	d114      	bne.n	80031d0 <HAL_RCC_OscConfig+0x280>
 80031a6:	4b06      	ldr	r3, [pc, #24]	; (80031c0 <HAL_RCC_OscConfig+0x270>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	4a05      	ldr	r2, [pc, #20]	; (80031c0 <HAL_RCC_OscConfig+0x270>)
 80031ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80031b0:	6013      	str	r3, [r2, #0]
 80031b2:	4b03      	ldr	r3, [pc, #12]	; (80031c0 <HAL_RCC_OscConfig+0x270>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4a02      	ldr	r2, [pc, #8]	; (80031c0 <HAL_RCC_OscConfig+0x270>)
 80031b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031bc:	6013      	str	r3, [r2, #0]
 80031be:	e013      	b.n	80031e8 <HAL_RCC_OscConfig+0x298>
 80031c0:	40021000 	.word	0x40021000
 80031c4:	0800b410 	.word	0x0800b410
 80031c8:	20000008 	.word	0x20000008
 80031cc:	2000000c 	.word	0x2000000c
 80031d0:	4ba0      	ldr	r3, [pc, #640]	; (8003454 <HAL_RCC_OscConfig+0x504>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4a9f      	ldr	r2, [pc, #636]	; (8003454 <HAL_RCC_OscConfig+0x504>)
 80031d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80031da:	6013      	str	r3, [r2, #0]
 80031dc:	4b9d      	ldr	r3, [pc, #628]	; (8003454 <HAL_RCC_OscConfig+0x504>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a9c      	ldr	r2, [pc, #624]	; (8003454 <HAL_RCC_OscConfig+0x504>)
 80031e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80031e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	685b      	ldr	r3, [r3, #4]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d013      	beq.n	8003218 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031f0:	f7fe fcee 	bl	8001bd0 <HAL_GetTick>
 80031f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80031f6:	e008      	b.n	800320a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031f8:	f7fe fcea 	bl	8001bd0 <HAL_GetTick>
 80031fc:	4602      	mov	r2, r0
 80031fe:	693b      	ldr	r3, [r7, #16]
 8003200:	1ad3      	subs	r3, r2, r3
 8003202:	2b64      	cmp	r3, #100	; 0x64
 8003204:	d901      	bls.n	800320a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003206:	2303      	movs	r3, #3
 8003208:	e2ae      	b.n	8003768 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800320a:	4b92      	ldr	r3, [pc, #584]	; (8003454 <HAL_RCC_OscConfig+0x504>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003212:	2b00      	cmp	r3, #0
 8003214:	d0f0      	beq.n	80031f8 <HAL_RCC_OscConfig+0x2a8>
 8003216:	e014      	b.n	8003242 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003218:	f7fe fcda 	bl	8001bd0 <HAL_GetTick>
 800321c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800321e:	e008      	b.n	8003232 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003220:	f7fe fcd6 	bl	8001bd0 <HAL_GetTick>
 8003224:	4602      	mov	r2, r0
 8003226:	693b      	ldr	r3, [r7, #16]
 8003228:	1ad3      	subs	r3, r2, r3
 800322a:	2b64      	cmp	r3, #100	; 0x64
 800322c:	d901      	bls.n	8003232 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800322e:	2303      	movs	r3, #3
 8003230:	e29a      	b.n	8003768 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003232:	4b88      	ldr	r3, [pc, #544]	; (8003454 <HAL_RCC_OscConfig+0x504>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800323a:	2b00      	cmp	r3, #0
 800323c:	d1f0      	bne.n	8003220 <HAL_RCC_OscConfig+0x2d0>
 800323e:	e000      	b.n	8003242 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003240:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f003 0302 	and.w	r3, r3, #2
 800324a:	2b00      	cmp	r3, #0
 800324c:	d060      	beq.n	8003310 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800324e:	69bb      	ldr	r3, [r7, #24]
 8003250:	2b04      	cmp	r3, #4
 8003252:	d005      	beq.n	8003260 <HAL_RCC_OscConfig+0x310>
 8003254:	69bb      	ldr	r3, [r7, #24]
 8003256:	2b0c      	cmp	r3, #12
 8003258:	d119      	bne.n	800328e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800325a:	697b      	ldr	r3, [r7, #20]
 800325c:	2b02      	cmp	r3, #2
 800325e:	d116      	bne.n	800328e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003260:	4b7c      	ldr	r3, [pc, #496]	; (8003454 <HAL_RCC_OscConfig+0x504>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003268:	2b00      	cmp	r3, #0
 800326a:	d005      	beq.n	8003278 <HAL_RCC_OscConfig+0x328>
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	68db      	ldr	r3, [r3, #12]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d101      	bne.n	8003278 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003274:	2301      	movs	r3, #1
 8003276:	e277      	b.n	8003768 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003278:	4b76      	ldr	r3, [pc, #472]	; (8003454 <HAL_RCC_OscConfig+0x504>)
 800327a:	685b      	ldr	r3, [r3, #4]
 800327c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	691b      	ldr	r3, [r3, #16]
 8003284:	061b      	lsls	r3, r3, #24
 8003286:	4973      	ldr	r1, [pc, #460]	; (8003454 <HAL_RCC_OscConfig+0x504>)
 8003288:	4313      	orrs	r3, r2
 800328a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800328c:	e040      	b.n	8003310 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	68db      	ldr	r3, [r3, #12]
 8003292:	2b00      	cmp	r3, #0
 8003294:	d023      	beq.n	80032de <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003296:	4b6f      	ldr	r3, [pc, #444]	; (8003454 <HAL_RCC_OscConfig+0x504>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	4a6e      	ldr	r2, [pc, #440]	; (8003454 <HAL_RCC_OscConfig+0x504>)
 800329c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032a2:	f7fe fc95 	bl	8001bd0 <HAL_GetTick>
 80032a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80032a8:	e008      	b.n	80032bc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032aa:	f7fe fc91 	bl	8001bd0 <HAL_GetTick>
 80032ae:	4602      	mov	r2, r0
 80032b0:	693b      	ldr	r3, [r7, #16]
 80032b2:	1ad3      	subs	r3, r2, r3
 80032b4:	2b02      	cmp	r3, #2
 80032b6:	d901      	bls.n	80032bc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80032b8:	2303      	movs	r3, #3
 80032ba:	e255      	b.n	8003768 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80032bc:	4b65      	ldr	r3, [pc, #404]	; (8003454 <HAL_RCC_OscConfig+0x504>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d0f0      	beq.n	80032aa <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032c8:	4b62      	ldr	r3, [pc, #392]	; (8003454 <HAL_RCC_OscConfig+0x504>)
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	691b      	ldr	r3, [r3, #16]
 80032d4:	061b      	lsls	r3, r3, #24
 80032d6:	495f      	ldr	r1, [pc, #380]	; (8003454 <HAL_RCC_OscConfig+0x504>)
 80032d8:	4313      	orrs	r3, r2
 80032da:	604b      	str	r3, [r1, #4]
 80032dc:	e018      	b.n	8003310 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80032de:	4b5d      	ldr	r3, [pc, #372]	; (8003454 <HAL_RCC_OscConfig+0x504>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	4a5c      	ldr	r2, [pc, #368]	; (8003454 <HAL_RCC_OscConfig+0x504>)
 80032e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80032e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032ea:	f7fe fc71 	bl	8001bd0 <HAL_GetTick>
 80032ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80032f0:	e008      	b.n	8003304 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032f2:	f7fe fc6d 	bl	8001bd0 <HAL_GetTick>
 80032f6:	4602      	mov	r2, r0
 80032f8:	693b      	ldr	r3, [r7, #16]
 80032fa:	1ad3      	subs	r3, r2, r3
 80032fc:	2b02      	cmp	r3, #2
 80032fe:	d901      	bls.n	8003304 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003300:	2303      	movs	r3, #3
 8003302:	e231      	b.n	8003768 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003304:	4b53      	ldr	r3, [pc, #332]	; (8003454 <HAL_RCC_OscConfig+0x504>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800330c:	2b00      	cmp	r3, #0
 800330e:	d1f0      	bne.n	80032f2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f003 0308 	and.w	r3, r3, #8
 8003318:	2b00      	cmp	r3, #0
 800331a:	d03c      	beq.n	8003396 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	695b      	ldr	r3, [r3, #20]
 8003320:	2b00      	cmp	r3, #0
 8003322:	d01c      	beq.n	800335e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003324:	4b4b      	ldr	r3, [pc, #300]	; (8003454 <HAL_RCC_OscConfig+0x504>)
 8003326:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800332a:	4a4a      	ldr	r2, [pc, #296]	; (8003454 <HAL_RCC_OscConfig+0x504>)
 800332c:	f043 0301 	orr.w	r3, r3, #1
 8003330:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003334:	f7fe fc4c 	bl	8001bd0 <HAL_GetTick>
 8003338:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800333a:	e008      	b.n	800334e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800333c:	f7fe fc48 	bl	8001bd0 <HAL_GetTick>
 8003340:	4602      	mov	r2, r0
 8003342:	693b      	ldr	r3, [r7, #16]
 8003344:	1ad3      	subs	r3, r2, r3
 8003346:	2b02      	cmp	r3, #2
 8003348:	d901      	bls.n	800334e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800334a:	2303      	movs	r3, #3
 800334c:	e20c      	b.n	8003768 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800334e:	4b41      	ldr	r3, [pc, #260]	; (8003454 <HAL_RCC_OscConfig+0x504>)
 8003350:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003354:	f003 0302 	and.w	r3, r3, #2
 8003358:	2b00      	cmp	r3, #0
 800335a:	d0ef      	beq.n	800333c <HAL_RCC_OscConfig+0x3ec>
 800335c:	e01b      	b.n	8003396 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800335e:	4b3d      	ldr	r3, [pc, #244]	; (8003454 <HAL_RCC_OscConfig+0x504>)
 8003360:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003364:	4a3b      	ldr	r2, [pc, #236]	; (8003454 <HAL_RCC_OscConfig+0x504>)
 8003366:	f023 0301 	bic.w	r3, r3, #1
 800336a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800336e:	f7fe fc2f 	bl	8001bd0 <HAL_GetTick>
 8003372:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003374:	e008      	b.n	8003388 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003376:	f7fe fc2b 	bl	8001bd0 <HAL_GetTick>
 800337a:	4602      	mov	r2, r0
 800337c:	693b      	ldr	r3, [r7, #16]
 800337e:	1ad3      	subs	r3, r2, r3
 8003380:	2b02      	cmp	r3, #2
 8003382:	d901      	bls.n	8003388 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003384:	2303      	movs	r3, #3
 8003386:	e1ef      	b.n	8003768 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003388:	4b32      	ldr	r3, [pc, #200]	; (8003454 <HAL_RCC_OscConfig+0x504>)
 800338a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800338e:	f003 0302 	and.w	r3, r3, #2
 8003392:	2b00      	cmp	r3, #0
 8003394:	d1ef      	bne.n	8003376 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f003 0304 	and.w	r3, r3, #4
 800339e:	2b00      	cmp	r3, #0
 80033a0:	f000 80a6 	beq.w	80034f0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033a4:	2300      	movs	r3, #0
 80033a6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80033a8:	4b2a      	ldr	r3, [pc, #168]	; (8003454 <HAL_RCC_OscConfig+0x504>)
 80033aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d10d      	bne.n	80033d0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033b4:	4b27      	ldr	r3, [pc, #156]	; (8003454 <HAL_RCC_OscConfig+0x504>)
 80033b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033b8:	4a26      	ldr	r2, [pc, #152]	; (8003454 <HAL_RCC_OscConfig+0x504>)
 80033ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033be:	6593      	str	r3, [r2, #88]	; 0x58
 80033c0:	4b24      	ldr	r3, [pc, #144]	; (8003454 <HAL_RCC_OscConfig+0x504>)
 80033c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033c8:	60bb      	str	r3, [r7, #8]
 80033ca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033cc:	2301      	movs	r3, #1
 80033ce:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033d0:	4b21      	ldr	r3, [pc, #132]	; (8003458 <HAL_RCC_OscConfig+0x508>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d118      	bne.n	800340e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80033dc:	4b1e      	ldr	r3, [pc, #120]	; (8003458 <HAL_RCC_OscConfig+0x508>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4a1d      	ldr	r2, [pc, #116]	; (8003458 <HAL_RCC_OscConfig+0x508>)
 80033e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033e6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033e8:	f7fe fbf2 	bl	8001bd0 <HAL_GetTick>
 80033ec:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033ee:	e008      	b.n	8003402 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033f0:	f7fe fbee 	bl	8001bd0 <HAL_GetTick>
 80033f4:	4602      	mov	r2, r0
 80033f6:	693b      	ldr	r3, [r7, #16]
 80033f8:	1ad3      	subs	r3, r2, r3
 80033fa:	2b02      	cmp	r3, #2
 80033fc:	d901      	bls.n	8003402 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80033fe:	2303      	movs	r3, #3
 8003400:	e1b2      	b.n	8003768 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003402:	4b15      	ldr	r3, [pc, #84]	; (8003458 <HAL_RCC_OscConfig+0x508>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800340a:	2b00      	cmp	r3, #0
 800340c:	d0f0      	beq.n	80033f0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	689b      	ldr	r3, [r3, #8]
 8003412:	2b01      	cmp	r3, #1
 8003414:	d108      	bne.n	8003428 <HAL_RCC_OscConfig+0x4d8>
 8003416:	4b0f      	ldr	r3, [pc, #60]	; (8003454 <HAL_RCC_OscConfig+0x504>)
 8003418:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800341c:	4a0d      	ldr	r2, [pc, #52]	; (8003454 <HAL_RCC_OscConfig+0x504>)
 800341e:	f043 0301 	orr.w	r3, r3, #1
 8003422:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003426:	e029      	b.n	800347c <HAL_RCC_OscConfig+0x52c>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	689b      	ldr	r3, [r3, #8]
 800342c:	2b05      	cmp	r3, #5
 800342e:	d115      	bne.n	800345c <HAL_RCC_OscConfig+0x50c>
 8003430:	4b08      	ldr	r3, [pc, #32]	; (8003454 <HAL_RCC_OscConfig+0x504>)
 8003432:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003436:	4a07      	ldr	r2, [pc, #28]	; (8003454 <HAL_RCC_OscConfig+0x504>)
 8003438:	f043 0304 	orr.w	r3, r3, #4
 800343c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003440:	4b04      	ldr	r3, [pc, #16]	; (8003454 <HAL_RCC_OscConfig+0x504>)
 8003442:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003446:	4a03      	ldr	r2, [pc, #12]	; (8003454 <HAL_RCC_OscConfig+0x504>)
 8003448:	f043 0301 	orr.w	r3, r3, #1
 800344c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003450:	e014      	b.n	800347c <HAL_RCC_OscConfig+0x52c>
 8003452:	bf00      	nop
 8003454:	40021000 	.word	0x40021000
 8003458:	40007000 	.word	0x40007000
 800345c:	4b9a      	ldr	r3, [pc, #616]	; (80036c8 <HAL_RCC_OscConfig+0x778>)
 800345e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003462:	4a99      	ldr	r2, [pc, #612]	; (80036c8 <HAL_RCC_OscConfig+0x778>)
 8003464:	f023 0301 	bic.w	r3, r3, #1
 8003468:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800346c:	4b96      	ldr	r3, [pc, #600]	; (80036c8 <HAL_RCC_OscConfig+0x778>)
 800346e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003472:	4a95      	ldr	r2, [pc, #596]	; (80036c8 <HAL_RCC_OscConfig+0x778>)
 8003474:	f023 0304 	bic.w	r3, r3, #4
 8003478:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	689b      	ldr	r3, [r3, #8]
 8003480:	2b00      	cmp	r3, #0
 8003482:	d016      	beq.n	80034b2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003484:	f7fe fba4 	bl	8001bd0 <HAL_GetTick>
 8003488:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800348a:	e00a      	b.n	80034a2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800348c:	f7fe fba0 	bl	8001bd0 <HAL_GetTick>
 8003490:	4602      	mov	r2, r0
 8003492:	693b      	ldr	r3, [r7, #16]
 8003494:	1ad3      	subs	r3, r2, r3
 8003496:	f241 3288 	movw	r2, #5000	; 0x1388
 800349a:	4293      	cmp	r3, r2
 800349c:	d901      	bls.n	80034a2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800349e:	2303      	movs	r3, #3
 80034a0:	e162      	b.n	8003768 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80034a2:	4b89      	ldr	r3, [pc, #548]	; (80036c8 <HAL_RCC_OscConfig+0x778>)
 80034a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034a8:	f003 0302 	and.w	r3, r3, #2
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d0ed      	beq.n	800348c <HAL_RCC_OscConfig+0x53c>
 80034b0:	e015      	b.n	80034de <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034b2:	f7fe fb8d 	bl	8001bd0 <HAL_GetTick>
 80034b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80034b8:	e00a      	b.n	80034d0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034ba:	f7fe fb89 	bl	8001bd0 <HAL_GetTick>
 80034be:	4602      	mov	r2, r0
 80034c0:	693b      	ldr	r3, [r7, #16]
 80034c2:	1ad3      	subs	r3, r2, r3
 80034c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d901      	bls.n	80034d0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80034cc:	2303      	movs	r3, #3
 80034ce:	e14b      	b.n	8003768 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80034d0:	4b7d      	ldr	r3, [pc, #500]	; (80036c8 <HAL_RCC_OscConfig+0x778>)
 80034d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034d6:	f003 0302 	and.w	r3, r3, #2
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d1ed      	bne.n	80034ba <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80034de:	7ffb      	ldrb	r3, [r7, #31]
 80034e0:	2b01      	cmp	r3, #1
 80034e2:	d105      	bne.n	80034f0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034e4:	4b78      	ldr	r3, [pc, #480]	; (80036c8 <HAL_RCC_OscConfig+0x778>)
 80034e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034e8:	4a77      	ldr	r2, [pc, #476]	; (80036c8 <HAL_RCC_OscConfig+0x778>)
 80034ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80034ee:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f003 0320 	and.w	r3, r3, #32
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d03c      	beq.n	8003576 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003500:	2b00      	cmp	r3, #0
 8003502:	d01c      	beq.n	800353e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003504:	4b70      	ldr	r3, [pc, #448]	; (80036c8 <HAL_RCC_OscConfig+0x778>)
 8003506:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800350a:	4a6f      	ldr	r2, [pc, #444]	; (80036c8 <HAL_RCC_OscConfig+0x778>)
 800350c:	f043 0301 	orr.w	r3, r3, #1
 8003510:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003514:	f7fe fb5c 	bl	8001bd0 <HAL_GetTick>
 8003518:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800351a:	e008      	b.n	800352e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800351c:	f7fe fb58 	bl	8001bd0 <HAL_GetTick>
 8003520:	4602      	mov	r2, r0
 8003522:	693b      	ldr	r3, [r7, #16]
 8003524:	1ad3      	subs	r3, r2, r3
 8003526:	2b02      	cmp	r3, #2
 8003528:	d901      	bls.n	800352e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800352a:	2303      	movs	r3, #3
 800352c:	e11c      	b.n	8003768 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800352e:	4b66      	ldr	r3, [pc, #408]	; (80036c8 <HAL_RCC_OscConfig+0x778>)
 8003530:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003534:	f003 0302 	and.w	r3, r3, #2
 8003538:	2b00      	cmp	r3, #0
 800353a:	d0ef      	beq.n	800351c <HAL_RCC_OscConfig+0x5cc>
 800353c:	e01b      	b.n	8003576 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800353e:	4b62      	ldr	r3, [pc, #392]	; (80036c8 <HAL_RCC_OscConfig+0x778>)
 8003540:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003544:	4a60      	ldr	r2, [pc, #384]	; (80036c8 <HAL_RCC_OscConfig+0x778>)
 8003546:	f023 0301 	bic.w	r3, r3, #1
 800354a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800354e:	f7fe fb3f 	bl	8001bd0 <HAL_GetTick>
 8003552:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003554:	e008      	b.n	8003568 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003556:	f7fe fb3b 	bl	8001bd0 <HAL_GetTick>
 800355a:	4602      	mov	r2, r0
 800355c:	693b      	ldr	r3, [r7, #16]
 800355e:	1ad3      	subs	r3, r2, r3
 8003560:	2b02      	cmp	r3, #2
 8003562:	d901      	bls.n	8003568 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003564:	2303      	movs	r3, #3
 8003566:	e0ff      	b.n	8003768 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003568:	4b57      	ldr	r3, [pc, #348]	; (80036c8 <HAL_RCC_OscConfig+0x778>)
 800356a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800356e:	f003 0302 	and.w	r3, r3, #2
 8003572:	2b00      	cmp	r3, #0
 8003574:	d1ef      	bne.n	8003556 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800357a:	2b00      	cmp	r3, #0
 800357c:	f000 80f3 	beq.w	8003766 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003584:	2b02      	cmp	r3, #2
 8003586:	f040 80c9 	bne.w	800371c <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800358a:	4b4f      	ldr	r3, [pc, #316]	; (80036c8 <HAL_RCC_OscConfig+0x778>)
 800358c:	68db      	ldr	r3, [r3, #12]
 800358e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003590:	697b      	ldr	r3, [r7, #20]
 8003592:	f003 0203 	and.w	r2, r3, #3
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800359a:	429a      	cmp	r2, r3
 800359c:	d12c      	bne.n	80035f8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800359e:	697b      	ldr	r3, [r7, #20]
 80035a0:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035a8:	3b01      	subs	r3, #1
 80035aa:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80035ac:	429a      	cmp	r2, r3
 80035ae:	d123      	bne.n	80035f8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035ba:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80035bc:	429a      	cmp	r2, r3
 80035be:	d11b      	bne.n	80035f8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80035c0:	697b      	ldr	r3, [r7, #20]
 80035c2:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035ca:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80035cc:	429a      	cmp	r2, r3
 80035ce:	d113      	bne.n	80035f8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80035d0:	697b      	ldr	r3, [r7, #20]
 80035d2:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035da:	085b      	lsrs	r3, r3, #1
 80035dc:	3b01      	subs	r3, #1
 80035de:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80035e0:	429a      	cmp	r2, r3
 80035e2:	d109      	bne.n	80035f8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80035e4:	697b      	ldr	r3, [r7, #20]
 80035e6:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ee:	085b      	lsrs	r3, r3, #1
 80035f0:	3b01      	subs	r3, #1
 80035f2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80035f4:	429a      	cmp	r2, r3
 80035f6:	d06b      	beq.n	80036d0 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80035f8:	69bb      	ldr	r3, [r7, #24]
 80035fa:	2b0c      	cmp	r3, #12
 80035fc:	d062      	beq.n	80036c4 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80035fe:	4b32      	ldr	r3, [pc, #200]	; (80036c8 <HAL_RCC_OscConfig+0x778>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003606:	2b00      	cmp	r3, #0
 8003608:	d001      	beq.n	800360e <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800360a:	2301      	movs	r3, #1
 800360c:	e0ac      	b.n	8003768 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800360e:	4b2e      	ldr	r3, [pc, #184]	; (80036c8 <HAL_RCC_OscConfig+0x778>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4a2d      	ldr	r2, [pc, #180]	; (80036c8 <HAL_RCC_OscConfig+0x778>)
 8003614:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003618:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800361a:	f7fe fad9 	bl	8001bd0 <HAL_GetTick>
 800361e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003620:	e008      	b.n	8003634 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003622:	f7fe fad5 	bl	8001bd0 <HAL_GetTick>
 8003626:	4602      	mov	r2, r0
 8003628:	693b      	ldr	r3, [r7, #16]
 800362a:	1ad3      	subs	r3, r2, r3
 800362c:	2b02      	cmp	r3, #2
 800362e:	d901      	bls.n	8003634 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8003630:	2303      	movs	r3, #3
 8003632:	e099      	b.n	8003768 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003634:	4b24      	ldr	r3, [pc, #144]	; (80036c8 <HAL_RCC_OscConfig+0x778>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800363c:	2b00      	cmp	r3, #0
 800363e:	d1f0      	bne.n	8003622 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003640:	4b21      	ldr	r3, [pc, #132]	; (80036c8 <HAL_RCC_OscConfig+0x778>)
 8003642:	68da      	ldr	r2, [r3, #12]
 8003644:	4b21      	ldr	r3, [pc, #132]	; (80036cc <HAL_RCC_OscConfig+0x77c>)
 8003646:	4013      	ands	r3, r2
 8003648:	687a      	ldr	r2, [r7, #4]
 800364a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800364c:	687a      	ldr	r2, [r7, #4]
 800364e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003650:	3a01      	subs	r2, #1
 8003652:	0112      	lsls	r2, r2, #4
 8003654:	4311      	orrs	r1, r2
 8003656:	687a      	ldr	r2, [r7, #4]
 8003658:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800365a:	0212      	lsls	r2, r2, #8
 800365c:	4311      	orrs	r1, r2
 800365e:	687a      	ldr	r2, [r7, #4]
 8003660:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003662:	0852      	lsrs	r2, r2, #1
 8003664:	3a01      	subs	r2, #1
 8003666:	0552      	lsls	r2, r2, #21
 8003668:	4311      	orrs	r1, r2
 800366a:	687a      	ldr	r2, [r7, #4]
 800366c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800366e:	0852      	lsrs	r2, r2, #1
 8003670:	3a01      	subs	r2, #1
 8003672:	0652      	lsls	r2, r2, #25
 8003674:	4311      	orrs	r1, r2
 8003676:	687a      	ldr	r2, [r7, #4]
 8003678:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800367a:	06d2      	lsls	r2, r2, #27
 800367c:	430a      	orrs	r2, r1
 800367e:	4912      	ldr	r1, [pc, #72]	; (80036c8 <HAL_RCC_OscConfig+0x778>)
 8003680:	4313      	orrs	r3, r2
 8003682:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003684:	4b10      	ldr	r3, [pc, #64]	; (80036c8 <HAL_RCC_OscConfig+0x778>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	4a0f      	ldr	r2, [pc, #60]	; (80036c8 <HAL_RCC_OscConfig+0x778>)
 800368a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800368e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003690:	4b0d      	ldr	r3, [pc, #52]	; (80036c8 <HAL_RCC_OscConfig+0x778>)
 8003692:	68db      	ldr	r3, [r3, #12]
 8003694:	4a0c      	ldr	r2, [pc, #48]	; (80036c8 <HAL_RCC_OscConfig+0x778>)
 8003696:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800369a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800369c:	f7fe fa98 	bl	8001bd0 <HAL_GetTick>
 80036a0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036a2:	e008      	b.n	80036b6 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036a4:	f7fe fa94 	bl	8001bd0 <HAL_GetTick>
 80036a8:	4602      	mov	r2, r0
 80036aa:	693b      	ldr	r3, [r7, #16]
 80036ac:	1ad3      	subs	r3, r2, r3
 80036ae:	2b02      	cmp	r3, #2
 80036b0:	d901      	bls.n	80036b6 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 80036b2:	2303      	movs	r3, #3
 80036b4:	e058      	b.n	8003768 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036b6:	4b04      	ldr	r3, [pc, #16]	; (80036c8 <HAL_RCC_OscConfig+0x778>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d0f0      	beq.n	80036a4 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80036c2:	e050      	b.n	8003766 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80036c4:	2301      	movs	r3, #1
 80036c6:	e04f      	b.n	8003768 <HAL_RCC_OscConfig+0x818>
 80036c8:	40021000 	.word	0x40021000
 80036cc:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036d0:	4b27      	ldr	r3, [pc, #156]	; (8003770 <HAL_RCC_OscConfig+0x820>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d144      	bne.n	8003766 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80036dc:	4b24      	ldr	r3, [pc, #144]	; (8003770 <HAL_RCC_OscConfig+0x820>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4a23      	ldr	r2, [pc, #140]	; (8003770 <HAL_RCC_OscConfig+0x820>)
 80036e2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80036e6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80036e8:	4b21      	ldr	r3, [pc, #132]	; (8003770 <HAL_RCC_OscConfig+0x820>)
 80036ea:	68db      	ldr	r3, [r3, #12]
 80036ec:	4a20      	ldr	r2, [pc, #128]	; (8003770 <HAL_RCC_OscConfig+0x820>)
 80036ee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80036f2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80036f4:	f7fe fa6c 	bl	8001bd0 <HAL_GetTick>
 80036f8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036fa:	e008      	b.n	800370e <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036fc:	f7fe fa68 	bl	8001bd0 <HAL_GetTick>
 8003700:	4602      	mov	r2, r0
 8003702:	693b      	ldr	r3, [r7, #16]
 8003704:	1ad3      	subs	r3, r2, r3
 8003706:	2b02      	cmp	r3, #2
 8003708:	d901      	bls.n	800370e <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800370a:	2303      	movs	r3, #3
 800370c:	e02c      	b.n	8003768 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800370e:	4b18      	ldr	r3, [pc, #96]	; (8003770 <HAL_RCC_OscConfig+0x820>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003716:	2b00      	cmp	r3, #0
 8003718:	d0f0      	beq.n	80036fc <HAL_RCC_OscConfig+0x7ac>
 800371a:	e024      	b.n	8003766 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800371c:	69bb      	ldr	r3, [r7, #24]
 800371e:	2b0c      	cmp	r3, #12
 8003720:	d01f      	beq.n	8003762 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003722:	4b13      	ldr	r3, [pc, #76]	; (8003770 <HAL_RCC_OscConfig+0x820>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	4a12      	ldr	r2, [pc, #72]	; (8003770 <HAL_RCC_OscConfig+0x820>)
 8003728:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800372c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800372e:	f7fe fa4f 	bl	8001bd0 <HAL_GetTick>
 8003732:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003734:	e008      	b.n	8003748 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003736:	f7fe fa4b 	bl	8001bd0 <HAL_GetTick>
 800373a:	4602      	mov	r2, r0
 800373c:	693b      	ldr	r3, [r7, #16]
 800373e:	1ad3      	subs	r3, r2, r3
 8003740:	2b02      	cmp	r3, #2
 8003742:	d901      	bls.n	8003748 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8003744:	2303      	movs	r3, #3
 8003746:	e00f      	b.n	8003768 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003748:	4b09      	ldr	r3, [pc, #36]	; (8003770 <HAL_RCC_OscConfig+0x820>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003750:	2b00      	cmp	r3, #0
 8003752:	d1f0      	bne.n	8003736 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8003754:	4b06      	ldr	r3, [pc, #24]	; (8003770 <HAL_RCC_OscConfig+0x820>)
 8003756:	68da      	ldr	r2, [r3, #12]
 8003758:	4905      	ldr	r1, [pc, #20]	; (8003770 <HAL_RCC_OscConfig+0x820>)
 800375a:	4b06      	ldr	r3, [pc, #24]	; (8003774 <HAL_RCC_OscConfig+0x824>)
 800375c:	4013      	ands	r3, r2
 800375e:	60cb      	str	r3, [r1, #12]
 8003760:	e001      	b.n	8003766 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003762:	2301      	movs	r3, #1
 8003764:	e000      	b.n	8003768 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8003766:	2300      	movs	r3, #0
}
 8003768:	4618      	mov	r0, r3
 800376a:	3720      	adds	r7, #32
 800376c:	46bd      	mov	sp, r7
 800376e:	bd80      	pop	{r7, pc}
 8003770:	40021000 	.word	0x40021000
 8003774:	feeefffc 	.word	0xfeeefffc

08003778 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b084      	sub	sp, #16
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
 8003780:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d101      	bne.n	800378c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003788:	2301      	movs	r3, #1
 800378a:	e0e7      	b.n	800395c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800378c:	4b75      	ldr	r3, [pc, #468]	; (8003964 <HAL_RCC_ClockConfig+0x1ec>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f003 0307 	and.w	r3, r3, #7
 8003794:	683a      	ldr	r2, [r7, #0]
 8003796:	429a      	cmp	r2, r3
 8003798:	d910      	bls.n	80037bc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800379a:	4b72      	ldr	r3, [pc, #456]	; (8003964 <HAL_RCC_ClockConfig+0x1ec>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f023 0207 	bic.w	r2, r3, #7
 80037a2:	4970      	ldr	r1, [pc, #448]	; (8003964 <HAL_RCC_ClockConfig+0x1ec>)
 80037a4:	683b      	ldr	r3, [r7, #0]
 80037a6:	4313      	orrs	r3, r2
 80037a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80037aa:	4b6e      	ldr	r3, [pc, #440]	; (8003964 <HAL_RCC_ClockConfig+0x1ec>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f003 0307 	and.w	r3, r3, #7
 80037b2:	683a      	ldr	r2, [r7, #0]
 80037b4:	429a      	cmp	r2, r3
 80037b6:	d001      	beq.n	80037bc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80037b8:	2301      	movs	r3, #1
 80037ba:	e0cf      	b.n	800395c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f003 0302 	and.w	r3, r3, #2
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d010      	beq.n	80037ea <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	689a      	ldr	r2, [r3, #8]
 80037cc:	4b66      	ldr	r3, [pc, #408]	; (8003968 <HAL_RCC_ClockConfig+0x1f0>)
 80037ce:	689b      	ldr	r3, [r3, #8]
 80037d0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80037d4:	429a      	cmp	r2, r3
 80037d6:	d908      	bls.n	80037ea <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80037d8:	4b63      	ldr	r3, [pc, #396]	; (8003968 <HAL_RCC_ClockConfig+0x1f0>)
 80037da:	689b      	ldr	r3, [r3, #8]
 80037dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	689b      	ldr	r3, [r3, #8]
 80037e4:	4960      	ldr	r1, [pc, #384]	; (8003968 <HAL_RCC_ClockConfig+0x1f0>)
 80037e6:	4313      	orrs	r3, r2
 80037e8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f003 0301 	and.w	r3, r3, #1
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d04c      	beq.n	8003890 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	2b03      	cmp	r3, #3
 80037fc:	d107      	bne.n	800380e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037fe:	4b5a      	ldr	r3, [pc, #360]	; (8003968 <HAL_RCC_ClockConfig+0x1f0>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003806:	2b00      	cmp	r3, #0
 8003808:	d121      	bne.n	800384e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800380a:	2301      	movs	r3, #1
 800380c:	e0a6      	b.n	800395c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	685b      	ldr	r3, [r3, #4]
 8003812:	2b02      	cmp	r3, #2
 8003814:	d107      	bne.n	8003826 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003816:	4b54      	ldr	r3, [pc, #336]	; (8003968 <HAL_RCC_ClockConfig+0x1f0>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800381e:	2b00      	cmp	r3, #0
 8003820:	d115      	bne.n	800384e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003822:	2301      	movs	r3, #1
 8003824:	e09a      	b.n	800395c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	685b      	ldr	r3, [r3, #4]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d107      	bne.n	800383e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800382e:	4b4e      	ldr	r3, [pc, #312]	; (8003968 <HAL_RCC_ClockConfig+0x1f0>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f003 0302 	and.w	r3, r3, #2
 8003836:	2b00      	cmp	r3, #0
 8003838:	d109      	bne.n	800384e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800383a:	2301      	movs	r3, #1
 800383c:	e08e      	b.n	800395c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800383e:	4b4a      	ldr	r3, [pc, #296]	; (8003968 <HAL_RCC_ClockConfig+0x1f0>)
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003846:	2b00      	cmp	r3, #0
 8003848:	d101      	bne.n	800384e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800384a:	2301      	movs	r3, #1
 800384c:	e086      	b.n	800395c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800384e:	4b46      	ldr	r3, [pc, #280]	; (8003968 <HAL_RCC_ClockConfig+0x1f0>)
 8003850:	689b      	ldr	r3, [r3, #8]
 8003852:	f023 0203 	bic.w	r2, r3, #3
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	685b      	ldr	r3, [r3, #4]
 800385a:	4943      	ldr	r1, [pc, #268]	; (8003968 <HAL_RCC_ClockConfig+0x1f0>)
 800385c:	4313      	orrs	r3, r2
 800385e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003860:	f7fe f9b6 	bl	8001bd0 <HAL_GetTick>
 8003864:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003866:	e00a      	b.n	800387e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003868:	f7fe f9b2 	bl	8001bd0 <HAL_GetTick>
 800386c:	4602      	mov	r2, r0
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	1ad3      	subs	r3, r2, r3
 8003872:	f241 3288 	movw	r2, #5000	; 0x1388
 8003876:	4293      	cmp	r3, r2
 8003878:	d901      	bls.n	800387e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800387a:	2303      	movs	r3, #3
 800387c:	e06e      	b.n	800395c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800387e:	4b3a      	ldr	r3, [pc, #232]	; (8003968 <HAL_RCC_ClockConfig+0x1f0>)
 8003880:	689b      	ldr	r3, [r3, #8]
 8003882:	f003 020c 	and.w	r2, r3, #12
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	009b      	lsls	r3, r3, #2
 800388c:	429a      	cmp	r2, r3
 800388e:	d1eb      	bne.n	8003868 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f003 0302 	and.w	r3, r3, #2
 8003898:	2b00      	cmp	r3, #0
 800389a:	d010      	beq.n	80038be <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	689a      	ldr	r2, [r3, #8]
 80038a0:	4b31      	ldr	r3, [pc, #196]	; (8003968 <HAL_RCC_ClockConfig+0x1f0>)
 80038a2:	689b      	ldr	r3, [r3, #8]
 80038a4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80038a8:	429a      	cmp	r2, r3
 80038aa:	d208      	bcs.n	80038be <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80038ac:	4b2e      	ldr	r3, [pc, #184]	; (8003968 <HAL_RCC_ClockConfig+0x1f0>)
 80038ae:	689b      	ldr	r3, [r3, #8]
 80038b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	689b      	ldr	r3, [r3, #8]
 80038b8:	492b      	ldr	r1, [pc, #172]	; (8003968 <HAL_RCC_ClockConfig+0x1f0>)
 80038ba:	4313      	orrs	r3, r2
 80038bc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80038be:	4b29      	ldr	r3, [pc, #164]	; (8003964 <HAL_RCC_ClockConfig+0x1ec>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f003 0307 	and.w	r3, r3, #7
 80038c6:	683a      	ldr	r2, [r7, #0]
 80038c8:	429a      	cmp	r2, r3
 80038ca:	d210      	bcs.n	80038ee <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038cc:	4b25      	ldr	r3, [pc, #148]	; (8003964 <HAL_RCC_ClockConfig+0x1ec>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f023 0207 	bic.w	r2, r3, #7
 80038d4:	4923      	ldr	r1, [pc, #140]	; (8003964 <HAL_RCC_ClockConfig+0x1ec>)
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	4313      	orrs	r3, r2
 80038da:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80038dc:	4b21      	ldr	r3, [pc, #132]	; (8003964 <HAL_RCC_ClockConfig+0x1ec>)
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f003 0307 	and.w	r3, r3, #7
 80038e4:	683a      	ldr	r2, [r7, #0]
 80038e6:	429a      	cmp	r2, r3
 80038e8:	d001      	beq.n	80038ee <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80038ea:	2301      	movs	r3, #1
 80038ec:	e036      	b.n	800395c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f003 0304 	and.w	r3, r3, #4
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d008      	beq.n	800390c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80038fa:	4b1b      	ldr	r3, [pc, #108]	; (8003968 <HAL_RCC_ClockConfig+0x1f0>)
 80038fc:	689b      	ldr	r3, [r3, #8]
 80038fe:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	68db      	ldr	r3, [r3, #12]
 8003906:	4918      	ldr	r1, [pc, #96]	; (8003968 <HAL_RCC_ClockConfig+0x1f0>)
 8003908:	4313      	orrs	r3, r2
 800390a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f003 0308 	and.w	r3, r3, #8
 8003914:	2b00      	cmp	r3, #0
 8003916:	d009      	beq.n	800392c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003918:	4b13      	ldr	r3, [pc, #76]	; (8003968 <HAL_RCC_ClockConfig+0x1f0>)
 800391a:	689b      	ldr	r3, [r3, #8]
 800391c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	691b      	ldr	r3, [r3, #16]
 8003924:	00db      	lsls	r3, r3, #3
 8003926:	4910      	ldr	r1, [pc, #64]	; (8003968 <HAL_RCC_ClockConfig+0x1f0>)
 8003928:	4313      	orrs	r3, r2
 800392a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800392c:	f000 f824 	bl	8003978 <HAL_RCC_GetSysClockFreq>
 8003930:	4602      	mov	r2, r0
 8003932:	4b0d      	ldr	r3, [pc, #52]	; (8003968 <HAL_RCC_ClockConfig+0x1f0>)
 8003934:	689b      	ldr	r3, [r3, #8]
 8003936:	091b      	lsrs	r3, r3, #4
 8003938:	f003 030f 	and.w	r3, r3, #15
 800393c:	490b      	ldr	r1, [pc, #44]	; (800396c <HAL_RCC_ClockConfig+0x1f4>)
 800393e:	5ccb      	ldrb	r3, [r1, r3]
 8003940:	f003 031f 	and.w	r3, r3, #31
 8003944:	fa22 f303 	lsr.w	r3, r2, r3
 8003948:	4a09      	ldr	r2, [pc, #36]	; (8003970 <HAL_RCC_ClockConfig+0x1f8>)
 800394a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800394c:	4b09      	ldr	r3, [pc, #36]	; (8003974 <HAL_RCC_ClockConfig+0x1fc>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4618      	mov	r0, r3
 8003952:	f7fe f8ed 	bl	8001b30 <HAL_InitTick>
 8003956:	4603      	mov	r3, r0
 8003958:	72fb      	strb	r3, [r7, #11]

  return status;
 800395a:	7afb      	ldrb	r3, [r7, #11]
}
 800395c:	4618      	mov	r0, r3
 800395e:	3710      	adds	r7, #16
 8003960:	46bd      	mov	sp, r7
 8003962:	bd80      	pop	{r7, pc}
 8003964:	40022000 	.word	0x40022000
 8003968:	40021000 	.word	0x40021000
 800396c:	0800b410 	.word	0x0800b410
 8003970:	20000008 	.word	0x20000008
 8003974:	2000000c 	.word	0x2000000c

08003978 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003978:	b480      	push	{r7}
 800397a:	b089      	sub	sp, #36	; 0x24
 800397c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800397e:	2300      	movs	r3, #0
 8003980:	61fb      	str	r3, [r7, #28]
 8003982:	2300      	movs	r3, #0
 8003984:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003986:	4b3e      	ldr	r3, [pc, #248]	; (8003a80 <HAL_RCC_GetSysClockFreq+0x108>)
 8003988:	689b      	ldr	r3, [r3, #8]
 800398a:	f003 030c 	and.w	r3, r3, #12
 800398e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003990:	4b3b      	ldr	r3, [pc, #236]	; (8003a80 <HAL_RCC_GetSysClockFreq+0x108>)
 8003992:	68db      	ldr	r3, [r3, #12]
 8003994:	f003 0303 	and.w	r3, r3, #3
 8003998:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800399a:	693b      	ldr	r3, [r7, #16]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d005      	beq.n	80039ac <HAL_RCC_GetSysClockFreq+0x34>
 80039a0:	693b      	ldr	r3, [r7, #16]
 80039a2:	2b0c      	cmp	r3, #12
 80039a4:	d121      	bne.n	80039ea <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	2b01      	cmp	r3, #1
 80039aa:	d11e      	bne.n	80039ea <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80039ac:	4b34      	ldr	r3, [pc, #208]	; (8003a80 <HAL_RCC_GetSysClockFreq+0x108>)
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f003 0308 	and.w	r3, r3, #8
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d107      	bne.n	80039c8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80039b8:	4b31      	ldr	r3, [pc, #196]	; (8003a80 <HAL_RCC_GetSysClockFreq+0x108>)
 80039ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80039be:	0a1b      	lsrs	r3, r3, #8
 80039c0:	f003 030f 	and.w	r3, r3, #15
 80039c4:	61fb      	str	r3, [r7, #28]
 80039c6:	e005      	b.n	80039d4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80039c8:	4b2d      	ldr	r3, [pc, #180]	; (8003a80 <HAL_RCC_GetSysClockFreq+0x108>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	091b      	lsrs	r3, r3, #4
 80039ce:	f003 030f 	and.w	r3, r3, #15
 80039d2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80039d4:	4a2b      	ldr	r2, [pc, #172]	; (8003a84 <HAL_RCC_GetSysClockFreq+0x10c>)
 80039d6:	69fb      	ldr	r3, [r7, #28]
 80039d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039dc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80039de:	693b      	ldr	r3, [r7, #16]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d10d      	bne.n	8003a00 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80039e4:	69fb      	ldr	r3, [r7, #28]
 80039e6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80039e8:	e00a      	b.n	8003a00 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80039ea:	693b      	ldr	r3, [r7, #16]
 80039ec:	2b04      	cmp	r3, #4
 80039ee:	d102      	bne.n	80039f6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80039f0:	4b25      	ldr	r3, [pc, #148]	; (8003a88 <HAL_RCC_GetSysClockFreq+0x110>)
 80039f2:	61bb      	str	r3, [r7, #24]
 80039f4:	e004      	b.n	8003a00 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80039f6:	693b      	ldr	r3, [r7, #16]
 80039f8:	2b08      	cmp	r3, #8
 80039fa:	d101      	bne.n	8003a00 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80039fc:	4b23      	ldr	r3, [pc, #140]	; (8003a8c <HAL_RCC_GetSysClockFreq+0x114>)
 80039fe:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003a00:	693b      	ldr	r3, [r7, #16]
 8003a02:	2b0c      	cmp	r3, #12
 8003a04:	d134      	bne.n	8003a70 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003a06:	4b1e      	ldr	r3, [pc, #120]	; (8003a80 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a08:	68db      	ldr	r3, [r3, #12]
 8003a0a:	f003 0303 	and.w	r3, r3, #3
 8003a0e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003a10:	68bb      	ldr	r3, [r7, #8]
 8003a12:	2b02      	cmp	r3, #2
 8003a14:	d003      	beq.n	8003a1e <HAL_RCC_GetSysClockFreq+0xa6>
 8003a16:	68bb      	ldr	r3, [r7, #8]
 8003a18:	2b03      	cmp	r3, #3
 8003a1a:	d003      	beq.n	8003a24 <HAL_RCC_GetSysClockFreq+0xac>
 8003a1c:	e005      	b.n	8003a2a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003a1e:	4b1a      	ldr	r3, [pc, #104]	; (8003a88 <HAL_RCC_GetSysClockFreq+0x110>)
 8003a20:	617b      	str	r3, [r7, #20]
      break;
 8003a22:	e005      	b.n	8003a30 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003a24:	4b19      	ldr	r3, [pc, #100]	; (8003a8c <HAL_RCC_GetSysClockFreq+0x114>)
 8003a26:	617b      	str	r3, [r7, #20]
      break;
 8003a28:	e002      	b.n	8003a30 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003a2a:	69fb      	ldr	r3, [r7, #28]
 8003a2c:	617b      	str	r3, [r7, #20]
      break;
 8003a2e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003a30:	4b13      	ldr	r3, [pc, #76]	; (8003a80 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a32:	68db      	ldr	r3, [r3, #12]
 8003a34:	091b      	lsrs	r3, r3, #4
 8003a36:	f003 0307 	and.w	r3, r3, #7
 8003a3a:	3301      	adds	r3, #1
 8003a3c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003a3e:	4b10      	ldr	r3, [pc, #64]	; (8003a80 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a40:	68db      	ldr	r3, [r3, #12]
 8003a42:	0a1b      	lsrs	r3, r3, #8
 8003a44:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003a48:	697a      	ldr	r2, [r7, #20]
 8003a4a:	fb03 f202 	mul.w	r2, r3, r2
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a54:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003a56:	4b0a      	ldr	r3, [pc, #40]	; (8003a80 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a58:	68db      	ldr	r3, [r3, #12]
 8003a5a:	0e5b      	lsrs	r3, r3, #25
 8003a5c:	f003 0303 	and.w	r3, r3, #3
 8003a60:	3301      	adds	r3, #1
 8003a62:	005b      	lsls	r3, r3, #1
 8003a64:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003a66:	697a      	ldr	r2, [r7, #20]
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a6e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003a70:	69bb      	ldr	r3, [r7, #24]
}
 8003a72:	4618      	mov	r0, r3
 8003a74:	3724      	adds	r7, #36	; 0x24
 8003a76:	46bd      	mov	sp, r7
 8003a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7c:	4770      	bx	lr
 8003a7e:	bf00      	nop
 8003a80:	40021000 	.word	0x40021000
 8003a84:	0800b428 	.word	0x0800b428
 8003a88:	00f42400 	.word	0x00f42400
 8003a8c:	007a1200 	.word	0x007a1200

08003a90 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a90:	b480      	push	{r7}
 8003a92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a94:	4b03      	ldr	r3, [pc, #12]	; (8003aa4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003a96:	681b      	ldr	r3, [r3, #0]
}
 8003a98:	4618      	mov	r0, r3
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa0:	4770      	bx	lr
 8003aa2:	bf00      	nop
 8003aa4:	20000008 	.word	0x20000008

08003aa8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003aac:	f7ff fff0 	bl	8003a90 <HAL_RCC_GetHCLKFreq>
 8003ab0:	4602      	mov	r2, r0
 8003ab2:	4b06      	ldr	r3, [pc, #24]	; (8003acc <HAL_RCC_GetPCLK1Freq+0x24>)
 8003ab4:	689b      	ldr	r3, [r3, #8]
 8003ab6:	0a1b      	lsrs	r3, r3, #8
 8003ab8:	f003 0307 	and.w	r3, r3, #7
 8003abc:	4904      	ldr	r1, [pc, #16]	; (8003ad0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003abe:	5ccb      	ldrb	r3, [r1, r3]
 8003ac0:	f003 031f 	and.w	r3, r3, #31
 8003ac4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ac8:	4618      	mov	r0, r3
 8003aca:	bd80      	pop	{r7, pc}
 8003acc:	40021000 	.word	0x40021000
 8003ad0:	0800b420 	.word	0x0800b420

08003ad4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003ad8:	f7ff ffda 	bl	8003a90 <HAL_RCC_GetHCLKFreq>
 8003adc:	4602      	mov	r2, r0
 8003ade:	4b06      	ldr	r3, [pc, #24]	; (8003af8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003ae0:	689b      	ldr	r3, [r3, #8]
 8003ae2:	0adb      	lsrs	r3, r3, #11
 8003ae4:	f003 0307 	and.w	r3, r3, #7
 8003ae8:	4904      	ldr	r1, [pc, #16]	; (8003afc <HAL_RCC_GetPCLK2Freq+0x28>)
 8003aea:	5ccb      	ldrb	r3, [r1, r3]
 8003aec:	f003 031f 	and.w	r3, r3, #31
 8003af0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003af4:	4618      	mov	r0, r3
 8003af6:	bd80      	pop	{r7, pc}
 8003af8:	40021000 	.word	0x40021000
 8003afc:	0800b420 	.word	0x0800b420

08003b00 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b086      	sub	sp, #24
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003b08:	2300      	movs	r3, #0
 8003b0a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003b0c:	4b2a      	ldr	r3, [pc, #168]	; (8003bb8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d003      	beq.n	8003b20 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003b18:	f7ff f9b6 	bl	8002e88 <HAL_PWREx_GetVoltageRange>
 8003b1c:	6178      	str	r0, [r7, #20]
 8003b1e:	e014      	b.n	8003b4a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003b20:	4b25      	ldr	r3, [pc, #148]	; (8003bb8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b24:	4a24      	ldr	r2, [pc, #144]	; (8003bb8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b26:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b2a:	6593      	str	r3, [r2, #88]	; 0x58
 8003b2c:	4b22      	ldr	r3, [pc, #136]	; (8003bb8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b34:	60fb      	str	r3, [r7, #12]
 8003b36:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003b38:	f7ff f9a6 	bl	8002e88 <HAL_PWREx_GetVoltageRange>
 8003b3c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003b3e:	4b1e      	ldr	r3, [pc, #120]	; (8003bb8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b42:	4a1d      	ldr	r2, [pc, #116]	; (8003bb8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b44:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b48:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003b4a:	697b      	ldr	r3, [r7, #20]
 8003b4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b50:	d10b      	bne.n	8003b6a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2b80      	cmp	r3, #128	; 0x80
 8003b56:	d919      	bls.n	8003b8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2ba0      	cmp	r3, #160	; 0xa0
 8003b5c:	d902      	bls.n	8003b64 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003b5e:	2302      	movs	r3, #2
 8003b60:	613b      	str	r3, [r7, #16]
 8003b62:	e013      	b.n	8003b8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003b64:	2301      	movs	r3, #1
 8003b66:	613b      	str	r3, [r7, #16]
 8003b68:	e010      	b.n	8003b8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2b80      	cmp	r3, #128	; 0x80
 8003b6e:	d902      	bls.n	8003b76 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003b70:	2303      	movs	r3, #3
 8003b72:	613b      	str	r3, [r7, #16]
 8003b74:	e00a      	b.n	8003b8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	2b80      	cmp	r3, #128	; 0x80
 8003b7a:	d102      	bne.n	8003b82 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003b7c:	2302      	movs	r3, #2
 8003b7e:	613b      	str	r3, [r7, #16]
 8003b80:	e004      	b.n	8003b8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2b70      	cmp	r3, #112	; 0x70
 8003b86:	d101      	bne.n	8003b8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003b88:	2301      	movs	r3, #1
 8003b8a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003b8c:	4b0b      	ldr	r3, [pc, #44]	; (8003bbc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f023 0207 	bic.w	r2, r3, #7
 8003b94:	4909      	ldr	r1, [pc, #36]	; (8003bbc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003b96:	693b      	ldr	r3, [r7, #16]
 8003b98:	4313      	orrs	r3, r2
 8003b9a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003b9c:	4b07      	ldr	r3, [pc, #28]	; (8003bbc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f003 0307 	and.w	r3, r3, #7
 8003ba4:	693a      	ldr	r2, [r7, #16]
 8003ba6:	429a      	cmp	r2, r3
 8003ba8:	d001      	beq.n	8003bae <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003baa:	2301      	movs	r3, #1
 8003bac:	e000      	b.n	8003bb0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003bae:	2300      	movs	r3, #0
}
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	3718      	adds	r7, #24
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	bd80      	pop	{r7, pc}
 8003bb8:	40021000 	.word	0x40021000
 8003bbc:	40022000 	.word	0x40022000

08003bc0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	b086      	sub	sp, #24
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003bc8:	2300      	movs	r3, #0
 8003bca:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003bcc:	2300      	movs	r3, #0
 8003bce:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d031      	beq.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003be0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003be4:	d01a      	beq.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8003be6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003bea:	d814      	bhi.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d009      	beq.n	8003c04 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003bf0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003bf4:	d10f      	bne.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8003bf6:	4b5d      	ldr	r3, [pc, #372]	; (8003d6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003bf8:	68db      	ldr	r3, [r3, #12]
 8003bfa:	4a5c      	ldr	r2, [pc, #368]	; (8003d6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003bfc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c00:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003c02:	e00c      	b.n	8003c1e <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	3304      	adds	r3, #4
 8003c08:	2100      	movs	r1, #0
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	f000 f9ce 	bl	8003fac <RCCEx_PLLSAI1_Config>
 8003c10:	4603      	mov	r3, r0
 8003c12:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003c14:	e003      	b.n	8003c1e <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003c16:	2301      	movs	r3, #1
 8003c18:	74fb      	strb	r3, [r7, #19]
      break;
 8003c1a:	e000      	b.n	8003c1e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8003c1c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003c1e:	7cfb      	ldrb	r3, [r7, #19]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d10b      	bne.n	8003c3c <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003c24:	4b51      	ldr	r3, [pc, #324]	; (8003d6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003c26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c2a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c32:	494e      	ldr	r1, [pc, #312]	; (8003d6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003c34:	4313      	orrs	r3, r2
 8003c36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003c3a:	e001      	b.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c3c:	7cfb      	ldrb	r3, [r7, #19]
 8003c3e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	f000 809e 	beq.w	8003d8a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c4e:	2300      	movs	r3, #0
 8003c50:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003c52:	4b46      	ldr	r3, [pc, #280]	; (8003d6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003c54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d101      	bne.n	8003c62 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e000      	b.n	8003c64 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8003c62:	2300      	movs	r3, #0
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d00d      	beq.n	8003c84 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c68:	4b40      	ldr	r3, [pc, #256]	; (8003d6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003c6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c6c:	4a3f      	ldr	r2, [pc, #252]	; (8003d6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003c6e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c72:	6593      	str	r3, [r2, #88]	; 0x58
 8003c74:	4b3d      	ldr	r3, [pc, #244]	; (8003d6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003c76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c7c:	60bb      	str	r3, [r7, #8]
 8003c7e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c80:	2301      	movs	r3, #1
 8003c82:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003c84:	4b3a      	ldr	r3, [pc, #232]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a39      	ldr	r2, [pc, #228]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003c8a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c8e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003c90:	f7fd ff9e 	bl	8001bd0 <HAL_GetTick>
 8003c94:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003c96:	e009      	b.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c98:	f7fd ff9a 	bl	8001bd0 <HAL_GetTick>
 8003c9c:	4602      	mov	r2, r0
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	1ad3      	subs	r3, r2, r3
 8003ca2:	2b02      	cmp	r3, #2
 8003ca4:	d902      	bls.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8003ca6:	2303      	movs	r3, #3
 8003ca8:	74fb      	strb	r3, [r7, #19]
        break;
 8003caa:	e005      	b.n	8003cb8 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003cac:	4b30      	ldr	r3, [pc, #192]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d0ef      	beq.n	8003c98 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8003cb8:	7cfb      	ldrb	r3, [r7, #19]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d15a      	bne.n	8003d74 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003cbe:	4b2b      	ldr	r3, [pc, #172]	; (8003d6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003cc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cc4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003cc8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003cca:	697b      	ldr	r3, [r7, #20]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d01e      	beq.n	8003d0e <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003cd4:	697a      	ldr	r2, [r7, #20]
 8003cd6:	429a      	cmp	r2, r3
 8003cd8:	d019      	beq.n	8003d0e <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003cda:	4b24      	ldr	r3, [pc, #144]	; (8003d6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003cdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ce0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ce4:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003ce6:	4b21      	ldr	r3, [pc, #132]	; (8003d6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003ce8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cec:	4a1f      	ldr	r2, [pc, #124]	; (8003d6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003cee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003cf2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003cf6:	4b1d      	ldr	r3, [pc, #116]	; (8003d6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003cf8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cfc:	4a1b      	ldr	r2, [pc, #108]	; (8003d6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003cfe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d02:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003d06:	4a19      	ldr	r2, [pc, #100]	; (8003d6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003d08:	697b      	ldr	r3, [r7, #20]
 8003d0a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003d0e:	697b      	ldr	r3, [r7, #20]
 8003d10:	f003 0301 	and.w	r3, r3, #1
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d016      	beq.n	8003d46 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d18:	f7fd ff5a 	bl	8001bd0 <HAL_GetTick>
 8003d1c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d1e:	e00b      	b.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d20:	f7fd ff56 	bl	8001bd0 <HAL_GetTick>
 8003d24:	4602      	mov	r2, r0
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	1ad3      	subs	r3, r2, r3
 8003d2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d902      	bls.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8003d32:	2303      	movs	r3, #3
 8003d34:	74fb      	strb	r3, [r7, #19]
            break;
 8003d36:	e006      	b.n	8003d46 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d38:	4b0c      	ldr	r3, [pc, #48]	; (8003d6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003d3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d3e:	f003 0302 	and.w	r3, r3, #2
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d0ec      	beq.n	8003d20 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8003d46:	7cfb      	ldrb	r3, [r7, #19]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d10b      	bne.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003d4c:	4b07      	ldr	r3, [pc, #28]	; (8003d6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003d4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d52:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d5a:	4904      	ldr	r1, [pc, #16]	; (8003d6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003d5c:	4313      	orrs	r3, r2
 8003d5e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003d62:	e009      	b.n	8003d78 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003d64:	7cfb      	ldrb	r3, [r7, #19]
 8003d66:	74bb      	strb	r3, [r7, #18]
 8003d68:	e006      	b.n	8003d78 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8003d6a:	bf00      	nop
 8003d6c:	40021000 	.word	0x40021000
 8003d70:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d74:	7cfb      	ldrb	r3, [r7, #19]
 8003d76:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003d78:	7c7b      	ldrb	r3, [r7, #17]
 8003d7a:	2b01      	cmp	r3, #1
 8003d7c:	d105      	bne.n	8003d8a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d7e:	4b8a      	ldr	r3, [pc, #552]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003d80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d82:	4a89      	ldr	r2, [pc, #548]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003d84:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d88:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f003 0301 	and.w	r3, r3, #1
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d00a      	beq.n	8003dac <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003d96:	4b84      	ldr	r3, [pc, #528]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003d98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d9c:	f023 0203 	bic.w	r2, r3, #3
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6a1b      	ldr	r3, [r3, #32]
 8003da4:	4980      	ldr	r1, [pc, #512]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003da6:	4313      	orrs	r3, r2
 8003da8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f003 0302 	and.w	r3, r3, #2
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d00a      	beq.n	8003dce <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003db8:	4b7b      	ldr	r3, [pc, #492]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003dba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dbe:	f023 020c 	bic.w	r2, r3, #12
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dc6:	4978      	ldr	r1, [pc, #480]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003dc8:	4313      	orrs	r3, r2
 8003dca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f003 0320 	and.w	r3, r3, #32
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d00a      	beq.n	8003df0 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003dda:	4b73      	ldr	r3, [pc, #460]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003ddc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003de0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003de8:	496f      	ldr	r1, [pc, #444]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003dea:	4313      	orrs	r3, r2
 8003dec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d00a      	beq.n	8003e12 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003dfc:	4b6a      	ldr	r3, [pc, #424]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003dfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e02:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e0a:	4967      	ldr	r1, [pc, #412]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003e0c:	4313      	orrs	r3, r2
 8003e0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d00a      	beq.n	8003e34 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003e1e:	4b62      	ldr	r3, [pc, #392]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003e20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e24:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e2c:	495e      	ldr	r1, [pc, #376]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d00a      	beq.n	8003e56 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003e40:	4b59      	ldr	r3, [pc, #356]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003e42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e46:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e4e:	4956      	ldr	r1, [pc, #344]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003e50:	4313      	orrs	r3, r2
 8003e52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d00a      	beq.n	8003e78 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003e62:	4b51      	ldr	r3, [pc, #324]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003e64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e68:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e70:	494d      	ldr	r1, [pc, #308]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003e72:	4313      	orrs	r3, r2
 8003e74:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d028      	beq.n	8003ed6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003e84:	4b48      	ldr	r3, [pc, #288]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003e86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e8a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e92:	4945      	ldr	r1, [pc, #276]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003e94:	4313      	orrs	r3, r2
 8003e96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e9e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003ea2:	d106      	bne.n	8003eb2 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ea4:	4b40      	ldr	r3, [pc, #256]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003ea6:	68db      	ldr	r3, [r3, #12]
 8003ea8:	4a3f      	ldr	r2, [pc, #252]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003eaa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003eae:	60d3      	str	r3, [r2, #12]
 8003eb0:	e011      	b.n	8003ed6 <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eb6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003eba:	d10c      	bne.n	8003ed6 <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	3304      	adds	r3, #4
 8003ec0:	2101      	movs	r1, #1
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	f000 f872 	bl	8003fac <RCCEx_PLLSAI1_Config>
 8003ec8:	4603      	mov	r3, r0
 8003eca:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003ecc:	7cfb      	ldrb	r3, [r7, #19]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d001      	beq.n	8003ed6 <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8003ed2:	7cfb      	ldrb	r3, [r7, #19]
 8003ed4:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d028      	beq.n	8003f34 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003ee2:	4b31      	ldr	r3, [pc, #196]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003ee4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ee8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ef0:	492d      	ldr	r1, [pc, #180]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003ef2:	4313      	orrs	r3, r2
 8003ef4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003efc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003f00:	d106      	bne.n	8003f10 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f02:	4b29      	ldr	r3, [pc, #164]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003f04:	68db      	ldr	r3, [r3, #12]
 8003f06:	4a28      	ldr	r2, [pc, #160]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003f08:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003f0c:	60d3      	str	r3, [r2, #12]
 8003f0e:	e011      	b.n	8003f34 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f14:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003f18:	d10c      	bne.n	8003f34 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	3304      	adds	r3, #4
 8003f1e:	2101      	movs	r1, #1
 8003f20:	4618      	mov	r0, r3
 8003f22:	f000 f843 	bl	8003fac <RCCEx_PLLSAI1_Config>
 8003f26:	4603      	mov	r3, r0
 8003f28:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003f2a:	7cfb      	ldrb	r3, [r7, #19]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d001      	beq.n	8003f34 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8003f30:	7cfb      	ldrb	r3, [r7, #19]
 8003f32:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d01c      	beq.n	8003f7a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003f40:	4b19      	ldr	r3, [pc, #100]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003f42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f46:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f4e:	4916      	ldr	r1, [pc, #88]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003f50:	4313      	orrs	r3, r2
 8003f52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f5a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003f5e:	d10c      	bne.n	8003f7a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	3304      	adds	r3, #4
 8003f64:	2102      	movs	r1, #2
 8003f66:	4618      	mov	r0, r3
 8003f68:	f000 f820 	bl	8003fac <RCCEx_PLLSAI1_Config>
 8003f6c:	4603      	mov	r3, r0
 8003f6e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003f70:	7cfb      	ldrb	r3, [r7, #19]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d001      	beq.n	8003f7a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8003f76:	7cfb      	ldrb	r3, [r7, #19]
 8003f78:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d00a      	beq.n	8003f9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003f86:	4b08      	ldr	r3, [pc, #32]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003f88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f8c:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f94:	4904      	ldr	r1, [pc, #16]	; (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003f96:	4313      	orrs	r3, r2
 8003f98:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003f9c:	7cbb      	ldrb	r3, [r7, #18]
}
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	3718      	adds	r7, #24
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	bd80      	pop	{r7, pc}
 8003fa6:	bf00      	nop
 8003fa8:	40021000 	.word	0x40021000

08003fac <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b084      	sub	sp, #16
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
 8003fb4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003fba:	4b74      	ldr	r3, [pc, #464]	; (800418c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003fbc:	68db      	ldr	r3, [r3, #12]
 8003fbe:	f003 0303 	and.w	r3, r3, #3
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d018      	beq.n	8003ff8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003fc6:	4b71      	ldr	r3, [pc, #452]	; (800418c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003fc8:	68db      	ldr	r3, [r3, #12]
 8003fca:	f003 0203 	and.w	r2, r3, #3
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	429a      	cmp	r2, r3
 8003fd4:	d10d      	bne.n	8003ff2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
       ||
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d009      	beq.n	8003ff2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003fde:	4b6b      	ldr	r3, [pc, #428]	; (800418c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003fe0:	68db      	ldr	r3, [r3, #12]
 8003fe2:	091b      	lsrs	r3, r3, #4
 8003fe4:	f003 0307 	and.w	r3, r3, #7
 8003fe8:	1c5a      	adds	r2, r3, #1
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	685b      	ldr	r3, [r3, #4]
       ||
 8003fee:	429a      	cmp	r2, r3
 8003ff0:	d047      	beq.n	8004082 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	73fb      	strb	r3, [r7, #15]
 8003ff6:	e044      	b.n	8004082 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	2b03      	cmp	r3, #3
 8003ffe:	d018      	beq.n	8004032 <RCCEx_PLLSAI1_Config+0x86>
 8004000:	2b03      	cmp	r3, #3
 8004002:	d825      	bhi.n	8004050 <RCCEx_PLLSAI1_Config+0xa4>
 8004004:	2b01      	cmp	r3, #1
 8004006:	d002      	beq.n	800400e <RCCEx_PLLSAI1_Config+0x62>
 8004008:	2b02      	cmp	r3, #2
 800400a:	d009      	beq.n	8004020 <RCCEx_PLLSAI1_Config+0x74>
 800400c:	e020      	b.n	8004050 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800400e:	4b5f      	ldr	r3, [pc, #380]	; (800418c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f003 0302 	and.w	r3, r3, #2
 8004016:	2b00      	cmp	r3, #0
 8004018:	d11d      	bne.n	8004056 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800401a:	2301      	movs	r3, #1
 800401c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800401e:	e01a      	b.n	8004056 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004020:	4b5a      	ldr	r3, [pc, #360]	; (800418c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004028:	2b00      	cmp	r3, #0
 800402a:	d116      	bne.n	800405a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800402c:	2301      	movs	r3, #1
 800402e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004030:	e013      	b.n	800405a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004032:	4b56      	ldr	r3, [pc, #344]	; (800418c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800403a:	2b00      	cmp	r3, #0
 800403c:	d10f      	bne.n	800405e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800403e:	4b53      	ldr	r3, [pc, #332]	; (800418c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004046:	2b00      	cmp	r3, #0
 8004048:	d109      	bne.n	800405e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800404a:	2301      	movs	r3, #1
 800404c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800404e:	e006      	b.n	800405e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004050:	2301      	movs	r3, #1
 8004052:	73fb      	strb	r3, [r7, #15]
      break;
 8004054:	e004      	b.n	8004060 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004056:	bf00      	nop
 8004058:	e002      	b.n	8004060 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800405a:	bf00      	nop
 800405c:	e000      	b.n	8004060 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800405e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004060:	7bfb      	ldrb	r3, [r7, #15]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d10d      	bne.n	8004082 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004066:	4b49      	ldr	r3, [pc, #292]	; (800418c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004068:	68db      	ldr	r3, [r3, #12]
 800406a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6819      	ldr	r1, [r3, #0]
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	3b01      	subs	r3, #1
 8004078:	011b      	lsls	r3, r3, #4
 800407a:	430b      	orrs	r3, r1
 800407c:	4943      	ldr	r1, [pc, #268]	; (800418c <RCCEx_PLLSAI1_Config+0x1e0>)
 800407e:	4313      	orrs	r3, r2
 8004080:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004082:	7bfb      	ldrb	r3, [r7, #15]
 8004084:	2b00      	cmp	r3, #0
 8004086:	d17c      	bne.n	8004182 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004088:	4b40      	ldr	r3, [pc, #256]	; (800418c <RCCEx_PLLSAI1_Config+0x1e0>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4a3f      	ldr	r2, [pc, #252]	; (800418c <RCCEx_PLLSAI1_Config+0x1e0>)
 800408e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004092:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004094:	f7fd fd9c 	bl	8001bd0 <HAL_GetTick>
 8004098:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800409a:	e009      	b.n	80040b0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800409c:	f7fd fd98 	bl	8001bd0 <HAL_GetTick>
 80040a0:	4602      	mov	r2, r0
 80040a2:	68bb      	ldr	r3, [r7, #8]
 80040a4:	1ad3      	subs	r3, r2, r3
 80040a6:	2b02      	cmp	r3, #2
 80040a8:	d902      	bls.n	80040b0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80040aa:	2303      	movs	r3, #3
 80040ac:	73fb      	strb	r3, [r7, #15]
        break;
 80040ae:	e005      	b.n	80040bc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80040b0:	4b36      	ldr	r3, [pc, #216]	; (800418c <RCCEx_PLLSAI1_Config+0x1e0>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d1ef      	bne.n	800409c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80040bc:	7bfb      	ldrb	r3, [r7, #15]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d15f      	bne.n	8004182 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d110      	bne.n	80040ea <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80040c8:	4b30      	ldr	r3, [pc, #192]	; (800418c <RCCEx_PLLSAI1_Config+0x1e0>)
 80040ca:	691b      	ldr	r3, [r3, #16]
 80040cc:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80040d0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80040d4:	687a      	ldr	r2, [r7, #4]
 80040d6:	6892      	ldr	r2, [r2, #8]
 80040d8:	0211      	lsls	r1, r2, #8
 80040da:	687a      	ldr	r2, [r7, #4]
 80040dc:	68d2      	ldr	r2, [r2, #12]
 80040de:	06d2      	lsls	r2, r2, #27
 80040e0:	430a      	orrs	r2, r1
 80040e2:	492a      	ldr	r1, [pc, #168]	; (800418c <RCCEx_PLLSAI1_Config+0x1e0>)
 80040e4:	4313      	orrs	r3, r2
 80040e6:	610b      	str	r3, [r1, #16]
 80040e8:	e027      	b.n	800413a <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80040ea:	683b      	ldr	r3, [r7, #0]
 80040ec:	2b01      	cmp	r3, #1
 80040ee:	d112      	bne.n	8004116 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80040f0:	4b26      	ldr	r3, [pc, #152]	; (800418c <RCCEx_PLLSAI1_Config+0x1e0>)
 80040f2:	691b      	ldr	r3, [r3, #16]
 80040f4:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80040f8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80040fc:	687a      	ldr	r2, [r7, #4]
 80040fe:	6892      	ldr	r2, [r2, #8]
 8004100:	0211      	lsls	r1, r2, #8
 8004102:	687a      	ldr	r2, [r7, #4]
 8004104:	6912      	ldr	r2, [r2, #16]
 8004106:	0852      	lsrs	r2, r2, #1
 8004108:	3a01      	subs	r2, #1
 800410a:	0552      	lsls	r2, r2, #21
 800410c:	430a      	orrs	r2, r1
 800410e:	491f      	ldr	r1, [pc, #124]	; (800418c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004110:	4313      	orrs	r3, r2
 8004112:	610b      	str	r3, [r1, #16]
 8004114:	e011      	b.n	800413a <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004116:	4b1d      	ldr	r3, [pc, #116]	; (800418c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004118:	691b      	ldr	r3, [r3, #16]
 800411a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800411e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004122:	687a      	ldr	r2, [r7, #4]
 8004124:	6892      	ldr	r2, [r2, #8]
 8004126:	0211      	lsls	r1, r2, #8
 8004128:	687a      	ldr	r2, [r7, #4]
 800412a:	6952      	ldr	r2, [r2, #20]
 800412c:	0852      	lsrs	r2, r2, #1
 800412e:	3a01      	subs	r2, #1
 8004130:	0652      	lsls	r2, r2, #25
 8004132:	430a      	orrs	r2, r1
 8004134:	4915      	ldr	r1, [pc, #84]	; (800418c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004136:	4313      	orrs	r3, r2
 8004138:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800413a:	4b14      	ldr	r3, [pc, #80]	; (800418c <RCCEx_PLLSAI1_Config+0x1e0>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	4a13      	ldr	r2, [pc, #76]	; (800418c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004140:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004144:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004146:	f7fd fd43 	bl	8001bd0 <HAL_GetTick>
 800414a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800414c:	e009      	b.n	8004162 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800414e:	f7fd fd3f 	bl	8001bd0 <HAL_GetTick>
 8004152:	4602      	mov	r2, r0
 8004154:	68bb      	ldr	r3, [r7, #8]
 8004156:	1ad3      	subs	r3, r2, r3
 8004158:	2b02      	cmp	r3, #2
 800415a:	d902      	bls.n	8004162 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800415c:	2303      	movs	r3, #3
 800415e:	73fb      	strb	r3, [r7, #15]
          break;
 8004160:	e005      	b.n	800416e <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004162:	4b0a      	ldr	r3, [pc, #40]	; (800418c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800416a:	2b00      	cmp	r3, #0
 800416c:	d0ef      	beq.n	800414e <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800416e:	7bfb      	ldrb	r3, [r7, #15]
 8004170:	2b00      	cmp	r3, #0
 8004172:	d106      	bne.n	8004182 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004174:	4b05      	ldr	r3, [pc, #20]	; (800418c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004176:	691a      	ldr	r2, [r3, #16]
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	699b      	ldr	r3, [r3, #24]
 800417c:	4903      	ldr	r1, [pc, #12]	; (800418c <RCCEx_PLLSAI1_Config+0x1e0>)
 800417e:	4313      	orrs	r3, r2
 8004180:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004182:	7bfb      	ldrb	r3, [r7, #15]
}
 8004184:	4618      	mov	r0, r3
 8004186:	3710      	adds	r7, #16
 8004188:	46bd      	mov	sp, r7
 800418a:	bd80      	pop	{r7, pc}
 800418c:	40021000 	.word	0x40021000

08004190 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b082      	sub	sp, #8
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d101      	bne.n	80041a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800419e:	2301      	movs	r3, #1
 80041a0:	e040      	b.n	8004224 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d106      	bne.n	80041b8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2200      	movs	r2, #0
 80041ae:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80041b2:	6878      	ldr	r0, [r7, #4]
 80041b4:	f7fd fb20 	bl	80017f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2224      	movs	r2, #36	; 0x24
 80041bc:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	681a      	ldr	r2, [r3, #0]
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f022 0201 	bic.w	r2, r2, #1
 80041cc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d002      	beq.n	80041dc <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80041d6:	6878      	ldr	r0, [r7, #4]
 80041d8:	f000 fade 	bl	8004798 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80041dc:	6878      	ldr	r0, [r7, #4]
 80041de:	f000 f8af 	bl	8004340 <UART_SetConfig>
 80041e2:	4603      	mov	r3, r0
 80041e4:	2b01      	cmp	r3, #1
 80041e6:	d101      	bne.n	80041ec <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80041e8:	2301      	movs	r3, #1
 80041ea:	e01b      	b.n	8004224 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	685a      	ldr	r2, [r3, #4]
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80041fa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	689a      	ldr	r2, [r3, #8]
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800420a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	681a      	ldr	r2, [r3, #0]
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f042 0201 	orr.w	r2, r2, #1
 800421a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800421c:	6878      	ldr	r0, [r7, #4]
 800421e:	f000 fb5d 	bl	80048dc <UART_CheckIdleState>
 8004222:	4603      	mov	r3, r0
}
 8004224:	4618      	mov	r0, r3
 8004226:	3708      	adds	r7, #8
 8004228:	46bd      	mov	sp, r7
 800422a:	bd80      	pop	{r7, pc}

0800422c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800422c:	b580      	push	{r7, lr}
 800422e:	b08a      	sub	sp, #40	; 0x28
 8004230:	af02      	add	r7, sp, #8
 8004232:	60f8      	str	r0, [r7, #12]
 8004234:	60b9      	str	r1, [r7, #8]
 8004236:	603b      	str	r3, [r7, #0]
 8004238:	4613      	mov	r3, r2
 800423a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004240:	2b20      	cmp	r3, #32
 8004242:	d178      	bne.n	8004336 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004244:	68bb      	ldr	r3, [r7, #8]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d002      	beq.n	8004250 <HAL_UART_Transmit+0x24>
 800424a:	88fb      	ldrh	r3, [r7, #6]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d101      	bne.n	8004254 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004250:	2301      	movs	r3, #1
 8004252:	e071      	b.n	8004338 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	2200      	movs	r2, #0
 8004258:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	2221      	movs	r2, #33	; 0x21
 8004260:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004262:	f7fd fcb5 	bl	8001bd0 <HAL_GetTick>
 8004266:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	88fa      	ldrh	r2, [r7, #6]
 800426c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	88fa      	ldrh	r2, [r7, #6]
 8004274:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	689b      	ldr	r3, [r3, #8]
 800427c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004280:	d108      	bne.n	8004294 <HAL_UART_Transmit+0x68>
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	691b      	ldr	r3, [r3, #16]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d104      	bne.n	8004294 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800428a:	2300      	movs	r3, #0
 800428c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800428e:	68bb      	ldr	r3, [r7, #8]
 8004290:	61bb      	str	r3, [r7, #24]
 8004292:	e003      	b.n	800429c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004294:	68bb      	ldr	r3, [r7, #8]
 8004296:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004298:	2300      	movs	r3, #0
 800429a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800429c:	e030      	b.n	8004300 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	9300      	str	r3, [sp, #0]
 80042a2:	697b      	ldr	r3, [r7, #20]
 80042a4:	2200      	movs	r2, #0
 80042a6:	2180      	movs	r1, #128	; 0x80
 80042a8:	68f8      	ldr	r0, [r7, #12]
 80042aa:	f000 fbbf 	bl	8004a2c <UART_WaitOnFlagUntilTimeout>
 80042ae:	4603      	mov	r3, r0
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d004      	beq.n	80042be <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	2220      	movs	r2, #32
 80042b8:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80042ba:	2303      	movs	r3, #3
 80042bc:	e03c      	b.n	8004338 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 80042be:	69fb      	ldr	r3, [r7, #28]
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d10b      	bne.n	80042dc <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80042c4:	69bb      	ldr	r3, [r7, #24]
 80042c6:	881a      	ldrh	r2, [r3, #0]
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80042d0:	b292      	uxth	r2, r2
 80042d2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80042d4:	69bb      	ldr	r3, [r7, #24]
 80042d6:	3302      	adds	r3, #2
 80042d8:	61bb      	str	r3, [r7, #24]
 80042da:	e008      	b.n	80042ee <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80042dc:	69fb      	ldr	r3, [r7, #28]
 80042de:	781a      	ldrb	r2, [r3, #0]
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	b292      	uxth	r2, r2
 80042e6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80042e8:	69fb      	ldr	r3, [r7, #28]
 80042ea:	3301      	adds	r3, #1
 80042ec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80042f4:	b29b      	uxth	r3, r3
 80042f6:	3b01      	subs	r3, #1
 80042f8:	b29a      	uxth	r2, r3
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004306:	b29b      	uxth	r3, r3
 8004308:	2b00      	cmp	r3, #0
 800430a:	d1c8      	bne.n	800429e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	9300      	str	r3, [sp, #0]
 8004310:	697b      	ldr	r3, [r7, #20]
 8004312:	2200      	movs	r2, #0
 8004314:	2140      	movs	r1, #64	; 0x40
 8004316:	68f8      	ldr	r0, [r7, #12]
 8004318:	f000 fb88 	bl	8004a2c <UART_WaitOnFlagUntilTimeout>
 800431c:	4603      	mov	r3, r0
 800431e:	2b00      	cmp	r3, #0
 8004320:	d004      	beq.n	800432c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	2220      	movs	r2, #32
 8004326:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8004328:	2303      	movs	r3, #3
 800432a:	e005      	b.n	8004338 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	2220      	movs	r2, #32
 8004330:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8004332:	2300      	movs	r3, #0
 8004334:	e000      	b.n	8004338 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8004336:	2302      	movs	r3, #2
  }
}
 8004338:	4618      	mov	r0, r3
 800433a:	3720      	adds	r7, #32
 800433c:	46bd      	mov	sp, r7
 800433e:	bd80      	pop	{r7, pc}

08004340 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004340:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004344:	b08a      	sub	sp, #40	; 0x28
 8004346:	af00      	add	r7, sp, #0
 8004348:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800434a:	2300      	movs	r3, #0
 800434c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	689a      	ldr	r2, [r3, #8]
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	691b      	ldr	r3, [r3, #16]
 8004358:	431a      	orrs	r2, r3
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	695b      	ldr	r3, [r3, #20]
 800435e:	431a      	orrs	r2, r3
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	69db      	ldr	r3, [r3, #28]
 8004364:	4313      	orrs	r3, r2
 8004366:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	681a      	ldr	r2, [r3, #0]
 800436e:	4bb4      	ldr	r3, [pc, #720]	; (8004640 <UART_SetConfig+0x300>)
 8004370:	4013      	ands	r3, r2
 8004372:	68fa      	ldr	r2, [r7, #12]
 8004374:	6812      	ldr	r2, [r2, #0]
 8004376:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004378:	430b      	orrs	r3, r1
 800437a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	685b      	ldr	r3, [r3, #4]
 8004382:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	68da      	ldr	r2, [r3, #12]
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	430a      	orrs	r2, r1
 8004390:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	699b      	ldr	r3, [r3, #24]
 8004396:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4aa9      	ldr	r2, [pc, #676]	; (8004644 <UART_SetConfig+0x304>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d004      	beq.n	80043ac <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	6a1b      	ldr	r3, [r3, #32]
 80043a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043a8:	4313      	orrs	r3, r2
 80043aa:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	689b      	ldr	r3, [r3, #8]
 80043b2:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043bc:	430a      	orrs	r2, r1
 80043be:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4aa0      	ldr	r2, [pc, #640]	; (8004648 <UART_SetConfig+0x308>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d126      	bne.n	8004418 <UART_SetConfig+0xd8>
 80043ca:	4ba0      	ldr	r3, [pc, #640]	; (800464c <UART_SetConfig+0x30c>)
 80043cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043d0:	f003 0303 	and.w	r3, r3, #3
 80043d4:	2b03      	cmp	r3, #3
 80043d6:	d81b      	bhi.n	8004410 <UART_SetConfig+0xd0>
 80043d8:	a201      	add	r2, pc, #4	; (adr r2, 80043e0 <UART_SetConfig+0xa0>)
 80043da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043de:	bf00      	nop
 80043e0:	080043f1 	.word	0x080043f1
 80043e4:	08004401 	.word	0x08004401
 80043e8:	080043f9 	.word	0x080043f9
 80043ec:	08004409 	.word	0x08004409
 80043f0:	2301      	movs	r3, #1
 80043f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80043f6:	e080      	b.n	80044fa <UART_SetConfig+0x1ba>
 80043f8:	2302      	movs	r3, #2
 80043fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80043fe:	e07c      	b.n	80044fa <UART_SetConfig+0x1ba>
 8004400:	2304      	movs	r3, #4
 8004402:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004406:	e078      	b.n	80044fa <UART_SetConfig+0x1ba>
 8004408:	2308      	movs	r3, #8
 800440a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800440e:	e074      	b.n	80044fa <UART_SetConfig+0x1ba>
 8004410:	2310      	movs	r3, #16
 8004412:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004416:	e070      	b.n	80044fa <UART_SetConfig+0x1ba>
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4a8c      	ldr	r2, [pc, #560]	; (8004650 <UART_SetConfig+0x310>)
 800441e:	4293      	cmp	r3, r2
 8004420:	d138      	bne.n	8004494 <UART_SetConfig+0x154>
 8004422:	4b8a      	ldr	r3, [pc, #552]	; (800464c <UART_SetConfig+0x30c>)
 8004424:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004428:	f003 030c 	and.w	r3, r3, #12
 800442c:	2b0c      	cmp	r3, #12
 800442e:	d82d      	bhi.n	800448c <UART_SetConfig+0x14c>
 8004430:	a201      	add	r2, pc, #4	; (adr r2, 8004438 <UART_SetConfig+0xf8>)
 8004432:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004436:	bf00      	nop
 8004438:	0800446d 	.word	0x0800446d
 800443c:	0800448d 	.word	0x0800448d
 8004440:	0800448d 	.word	0x0800448d
 8004444:	0800448d 	.word	0x0800448d
 8004448:	0800447d 	.word	0x0800447d
 800444c:	0800448d 	.word	0x0800448d
 8004450:	0800448d 	.word	0x0800448d
 8004454:	0800448d 	.word	0x0800448d
 8004458:	08004475 	.word	0x08004475
 800445c:	0800448d 	.word	0x0800448d
 8004460:	0800448d 	.word	0x0800448d
 8004464:	0800448d 	.word	0x0800448d
 8004468:	08004485 	.word	0x08004485
 800446c:	2300      	movs	r3, #0
 800446e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004472:	e042      	b.n	80044fa <UART_SetConfig+0x1ba>
 8004474:	2302      	movs	r3, #2
 8004476:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800447a:	e03e      	b.n	80044fa <UART_SetConfig+0x1ba>
 800447c:	2304      	movs	r3, #4
 800447e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004482:	e03a      	b.n	80044fa <UART_SetConfig+0x1ba>
 8004484:	2308      	movs	r3, #8
 8004486:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800448a:	e036      	b.n	80044fa <UART_SetConfig+0x1ba>
 800448c:	2310      	movs	r3, #16
 800448e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004492:	e032      	b.n	80044fa <UART_SetConfig+0x1ba>
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	4a6a      	ldr	r2, [pc, #424]	; (8004644 <UART_SetConfig+0x304>)
 800449a:	4293      	cmp	r3, r2
 800449c:	d12a      	bne.n	80044f4 <UART_SetConfig+0x1b4>
 800449e:	4b6b      	ldr	r3, [pc, #428]	; (800464c <UART_SetConfig+0x30c>)
 80044a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044a4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80044a8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80044ac:	d01a      	beq.n	80044e4 <UART_SetConfig+0x1a4>
 80044ae:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80044b2:	d81b      	bhi.n	80044ec <UART_SetConfig+0x1ac>
 80044b4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80044b8:	d00c      	beq.n	80044d4 <UART_SetConfig+0x194>
 80044ba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80044be:	d815      	bhi.n	80044ec <UART_SetConfig+0x1ac>
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d003      	beq.n	80044cc <UART_SetConfig+0x18c>
 80044c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044c8:	d008      	beq.n	80044dc <UART_SetConfig+0x19c>
 80044ca:	e00f      	b.n	80044ec <UART_SetConfig+0x1ac>
 80044cc:	2300      	movs	r3, #0
 80044ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80044d2:	e012      	b.n	80044fa <UART_SetConfig+0x1ba>
 80044d4:	2302      	movs	r3, #2
 80044d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80044da:	e00e      	b.n	80044fa <UART_SetConfig+0x1ba>
 80044dc:	2304      	movs	r3, #4
 80044de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80044e2:	e00a      	b.n	80044fa <UART_SetConfig+0x1ba>
 80044e4:	2308      	movs	r3, #8
 80044e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80044ea:	e006      	b.n	80044fa <UART_SetConfig+0x1ba>
 80044ec:	2310      	movs	r3, #16
 80044ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80044f2:	e002      	b.n	80044fa <UART_SetConfig+0x1ba>
 80044f4:	2310      	movs	r3, #16
 80044f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	4a51      	ldr	r2, [pc, #324]	; (8004644 <UART_SetConfig+0x304>)
 8004500:	4293      	cmp	r3, r2
 8004502:	d17a      	bne.n	80045fa <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004504:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004508:	2b08      	cmp	r3, #8
 800450a:	d824      	bhi.n	8004556 <UART_SetConfig+0x216>
 800450c:	a201      	add	r2, pc, #4	; (adr r2, 8004514 <UART_SetConfig+0x1d4>)
 800450e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004512:	bf00      	nop
 8004514:	08004539 	.word	0x08004539
 8004518:	08004557 	.word	0x08004557
 800451c:	08004541 	.word	0x08004541
 8004520:	08004557 	.word	0x08004557
 8004524:	08004547 	.word	0x08004547
 8004528:	08004557 	.word	0x08004557
 800452c:	08004557 	.word	0x08004557
 8004530:	08004557 	.word	0x08004557
 8004534:	0800454f 	.word	0x0800454f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004538:	f7ff fab6 	bl	8003aa8 <HAL_RCC_GetPCLK1Freq>
 800453c:	61f8      	str	r0, [r7, #28]
        break;
 800453e:	e010      	b.n	8004562 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004540:	4b44      	ldr	r3, [pc, #272]	; (8004654 <UART_SetConfig+0x314>)
 8004542:	61fb      	str	r3, [r7, #28]
        break;
 8004544:	e00d      	b.n	8004562 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004546:	f7ff fa17 	bl	8003978 <HAL_RCC_GetSysClockFreq>
 800454a:	61f8      	str	r0, [r7, #28]
        break;
 800454c:	e009      	b.n	8004562 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800454e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004552:	61fb      	str	r3, [r7, #28]
        break;
 8004554:	e005      	b.n	8004562 <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 8004556:	2300      	movs	r3, #0
 8004558:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800455a:	2301      	movs	r3, #1
 800455c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004560:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004562:	69fb      	ldr	r3, [r7, #28]
 8004564:	2b00      	cmp	r3, #0
 8004566:	f000 8107 	beq.w	8004778 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	685a      	ldr	r2, [r3, #4]
 800456e:	4613      	mov	r3, r2
 8004570:	005b      	lsls	r3, r3, #1
 8004572:	4413      	add	r3, r2
 8004574:	69fa      	ldr	r2, [r7, #28]
 8004576:	429a      	cmp	r2, r3
 8004578:	d305      	bcc.n	8004586 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004580:	69fa      	ldr	r2, [r7, #28]
 8004582:	429a      	cmp	r2, r3
 8004584:	d903      	bls.n	800458e <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 8004586:	2301      	movs	r3, #1
 8004588:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800458c:	e0f4      	b.n	8004778 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800458e:	69fb      	ldr	r3, [r7, #28]
 8004590:	2200      	movs	r2, #0
 8004592:	461c      	mov	r4, r3
 8004594:	4615      	mov	r5, r2
 8004596:	f04f 0200 	mov.w	r2, #0
 800459a:	f04f 0300 	mov.w	r3, #0
 800459e:	022b      	lsls	r3, r5, #8
 80045a0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80045a4:	0222      	lsls	r2, r4, #8
 80045a6:	68f9      	ldr	r1, [r7, #12]
 80045a8:	6849      	ldr	r1, [r1, #4]
 80045aa:	0849      	lsrs	r1, r1, #1
 80045ac:	2000      	movs	r0, #0
 80045ae:	4688      	mov	r8, r1
 80045b0:	4681      	mov	r9, r0
 80045b2:	eb12 0a08 	adds.w	sl, r2, r8
 80045b6:	eb43 0b09 	adc.w	fp, r3, r9
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	2200      	movs	r2, #0
 80045c0:	603b      	str	r3, [r7, #0]
 80045c2:	607a      	str	r2, [r7, #4]
 80045c4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80045c8:	4650      	mov	r0, sl
 80045ca:	4659      	mov	r1, fp
 80045cc:	f7fc fb5c 	bl	8000c88 <__aeabi_uldivmod>
 80045d0:	4602      	mov	r2, r0
 80045d2:	460b      	mov	r3, r1
 80045d4:	4613      	mov	r3, r2
 80045d6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80045d8:	69bb      	ldr	r3, [r7, #24]
 80045da:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80045de:	d308      	bcc.n	80045f2 <UART_SetConfig+0x2b2>
 80045e0:	69bb      	ldr	r3, [r7, #24]
 80045e2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80045e6:	d204      	bcs.n	80045f2 <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	69ba      	ldr	r2, [r7, #24]
 80045ee:	60da      	str	r2, [r3, #12]
 80045f0:	e0c2      	b.n	8004778 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80045f8:	e0be      	b.n	8004778 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	69db      	ldr	r3, [r3, #28]
 80045fe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004602:	d16a      	bne.n	80046da <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 8004604:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004608:	2b08      	cmp	r3, #8
 800460a:	d834      	bhi.n	8004676 <UART_SetConfig+0x336>
 800460c:	a201      	add	r2, pc, #4	; (adr r2, 8004614 <UART_SetConfig+0x2d4>)
 800460e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004612:	bf00      	nop
 8004614:	08004639 	.word	0x08004639
 8004618:	08004659 	.word	0x08004659
 800461c:	08004661 	.word	0x08004661
 8004620:	08004677 	.word	0x08004677
 8004624:	08004667 	.word	0x08004667
 8004628:	08004677 	.word	0x08004677
 800462c:	08004677 	.word	0x08004677
 8004630:	08004677 	.word	0x08004677
 8004634:	0800466f 	.word	0x0800466f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004638:	f7ff fa36 	bl	8003aa8 <HAL_RCC_GetPCLK1Freq>
 800463c:	61f8      	str	r0, [r7, #28]
        break;
 800463e:	e020      	b.n	8004682 <UART_SetConfig+0x342>
 8004640:	efff69f3 	.word	0xefff69f3
 8004644:	40008000 	.word	0x40008000
 8004648:	40013800 	.word	0x40013800
 800464c:	40021000 	.word	0x40021000
 8004650:	40004400 	.word	0x40004400
 8004654:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004658:	f7ff fa3c 	bl	8003ad4 <HAL_RCC_GetPCLK2Freq>
 800465c:	61f8      	str	r0, [r7, #28]
        break;
 800465e:	e010      	b.n	8004682 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004660:	4b4c      	ldr	r3, [pc, #304]	; (8004794 <UART_SetConfig+0x454>)
 8004662:	61fb      	str	r3, [r7, #28]
        break;
 8004664:	e00d      	b.n	8004682 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004666:	f7ff f987 	bl	8003978 <HAL_RCC_GetSysClockFreq>
 800466a:	61f8      	str	r0, [r7, #28]
        break;
 800466c:	e009      	b.n	8004682 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800466e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004672:	61fb      	str	r3, [r7, #28]
        break;
 8004674:	e005      	b.n	8004682 <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 8004676:	2300      	movs	r3, #0
 8004678:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800467a:	2301      	movs	r3, #1
 800467c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004680:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004682:	69fb      	ldr	r3, [r7, #28]
 8004684:	2b00      	cmp	r3, #0
 8004686:	d077      	beq.n	8004778 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004688:	69fb      	ldr	r3, [r7, #28]
 800468a:	005a      	lsls	r2, r3, #1
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	685b      	ldr	r3, [r3, #4]
 8004690:	085b      	lsrs	r3, r3, #1
 8004692:	441a      	add	r2, r3
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	685b      	ldr	r3, [r3, #4]
 8004698:	fbb2 f3f3 	udiv	r3, r2, r3
 800469c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800469e:	69bb      	ldr	r3, [r7, #24]
 80046a0:	2b0f      	cmp	r3, #15
 80046a2:	d916      	bls.n	80046d2 <UART_SetConfig+0x392>
 80046a4:	69bb      	ldr	r3, [r7, #24]
 80046a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80046aa:	d212      	bcs.n	80046d2 <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80046ac:	69bb      	ldr	r3, [r7, #24]
 80046ae:	b29b      	uxth	r3, r3
 80046b0:	f023 030f 	bic.w	r3, r3, #15
 80046b4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80046b6:	69bb      	ldr	r3, [r7, #24]
 80046b8:	085b      	lsrs	r3, r3, #1
 80046ba:	b29b      	uxth	r3, r3
 80046bc:	f003 0307 	and.w	r3, r3, #7
 80046c0:	b29a      	uxth	r2, r3
 80046c2:	8afb      	ldrh	r3, [r7, #22]
 80046c4:	4313      	orrs	r3, r2
 80046c6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	8afa      	ldrh	r2, [r7, #22]
 80046ce:	60da      	str	r2, [r3, #12]
 80046d0:	e052      	b.n	8004778 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 80046d2:	2301      	movs	r3, #1
 80046d4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80046d8:	e04e      	b.n	8004778 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 80046da:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80046de:	2b08      	cmp	r3, #8
 80046e0:	d827      	bhi.n	8004732 <UART_SetConfig+0x3f2>
 80046e2:	a201      	add	r2, pc, #4	; (adr r2, 80046e8 <UART_SetConfig+0x3a8>)
 80046e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046e8:	0800470d 	.word	0x0800470d
 80046ec:	08004715 	.word	0x08004715
 80046f0:	0800471d 	.word	0x0800471d
 80046f4:	08004733 	.word	0x08004733
 80046f8:	08004723 	.word	0x08004723
 80046fc:	08004733 	.word	0x08004733
 8004700:	08004733 	.word	0x08004733
 8004704:	08004733 	.word	0x08004733
 8004708:	0800472b 	.word	0x0800472b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800470c:	f7ff f9cc 	bl	8003aa8 <HAL_RCC_GetPCLK1Freq>
 8004710:	61f8      	str	r0, [r7, #28]
        break;
 8004712:	e014      	b.n	800473e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004714:	f7ff f9de 	bl	8003ad4 <HAL_RCC_GetPCLK2Freq>
 8004718:	61f8      	str	r0, [r7, #28]
        break;
 800471a:	e010      	b.n	800473e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800471c:	4b1d      	ldr	r3, [pc, #116]	; (8004794 <UART_SetConfig+0x454>)
 800471e:	61fb      	str	r3, [r7, #28]
        break;
 8004720:	e00d      	b.n	800473e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004722:	f7ff f929 	bl	8003978 <HAL_RCC_GetSysClockFreq>
 8004726:	61f8      	str	r0, [r7, #28]
        break;
 8004728:	e009      	b.n	800473e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800472a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800472e:	61fb      	str	r3, [r7, #28]
        break;
 8004730:	e005      	b.n	800473e <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 8004732:	2300      	movs	r3, #0
 8004734:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004736:	2301      	movs	r3, #1
 8004738:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800473c:	bf00      	nop
    }

    if (pclk != 0U)
 800473e:	69fb      	ldr	r3, [r7, #28]
 8004740:	2b00      	cmp	r3, #0
 8004742:	d019      	beq.n	8004778 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	685b      	ldr	r3, [r3, #4]
 8004748:	085a      	lsrs	r2, r3, #1
 800474a:	69fb      	ldr	r3, [r7, #28]
 800474c:	441a      	add	r2, r3
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	685b      	ldr	r3, [r3, #4]
 8004752:	fbb2 f3f3 	udiv	r3, r2, r3
 8004756:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004758:	69bb      	ldr	r3, [r7, #24]
 800475a:	2b0f      	cmp	r3, #15
 800475c:	d909      	bls.n	8004772 <UART_SetConfig+0x432>
 800475e:	69bb      	ldr	r3, [r7, #24]
 8004760:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004764:	d205      	bcs.n	8004772 <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004766:	69bb      	ldr	r3, [r7, #24]
 8004768:	b29a      	uxth	r2, r3
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	60da      	str	r2, [r3, #12]
 8004770:	e002      	b.n	8004778 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8004772:	2301      	movs	r3, #1
 8004774:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	2200      	movs	r2, #0
 800477c:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	2200      	movs	r2, #0
 8004782:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8004784:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8004788:	4618      	mov	r0, r3
 800478a:	3728      	adds	r7, #40	; 0x28
 800478c:	46bd      	mov	sp, r7
 800478e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004792:	bf00      	nop
 8004794:	00f42400 	.word	0x00f42400

08004798 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004798:	b480      	push	{r7}
 800479a:	b083      	sub	sp, #12
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047a4:	f003 0308 	and.w	r3, r3, #8
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d00a      	beq.n	80047c2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	685b      	ldr	r3, [r3, #4]
 80047b2:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	430a      	orrs	r2, r1
 80047c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047c6:	f003 0301 	and.w	r3, r3, #1
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d00a      	beq.n	80047e4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	685b      	ldr	r3, [r3, #4]
 80047d4:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	430a      	orrs	r2, r1
 80047e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047e8:	f003 0302 	and.w	r3, r3, #2
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d00a      	beq.n	8004806 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	685b      	ldr	r3, [r3, #4]
 80047f6:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	430a      	orrs	r2, r1
 8004804:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800480a:	f003 0304 	and.w	r3, r3, #4
 800480e:	2b00      	cmp	r3, #0
 8004810:	d00a      	beq.n	8004828 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	430a      	orrs	r2, r1
 8004826:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800482c:	f003 0310 	and.w	r3, r3, #16
 8004830:	2b00      	cmp	r3, #0
 8004832:	d00a      	beq.n	800484a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	689b      	ldr	r3, [r3, #8]
 800483a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	430a      	orrs	r2, r1
 8004848:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800484e:	f003 0320 	and.w	r3, r3, #32
 8004852:	2b00      	cmp	r3, #0
 8004854:	d00a      	beq.n	800486c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	689b      	ldr	r3, [r3, #8]
 800485c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	430a      	orrs	r2, r1
 800486a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004870:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004874:	2b00      	cmp	r3, #0
 8004876:	d01a      	beq.n	80048ae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	430a      	orrs	r2, r1
 800488c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004892:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004896:	d10a      	bne.n	80048ae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	685b      	ldr	r3, [r3, #4]
 800489e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	430a      	orrs	r2, r1
 80048ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d00a      	beq.n	80048d0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	685b      	ldr	r3, [r3, #4]
 80048c0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	430a      	orrs	r2, r1
 80048ce:	605a      	str	r2, [r3, #4]
  }
}
 80048d0:	bf00      	nop
 80048d2:	370c      	adds	r7, #12
 80048d4:	46bd      	mov	sp, r7
 80048d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048da:	4770      	bx	lr

080048dc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b098      	sub	sp, #96	; 0x60
 80048e0:	af02      	add	r7, sp, #8
 80048e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2200      	movs	r2, #0
 80048e8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80048ec:	f7fd f970 	bl	8001bd0 <HAL_GetTick>
 80048f0:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f003 0308 	and.w	r3, r3, #8
 80048fc:	2b08      	cmp	r3, #8
 80048fe:	d12e      	bne.n	800495e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004900:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004904:	9300      	str	r3, [sp, #0]
 8004906:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004908:	2200      	movs	r2, #0
 800490a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800490e:	6878      	ldr	r0, [r7, #4]
 8004910:	f000 f88c 	bl	8004a2c <UART_WaitOnFlagUntilTimeout>
 8004914:	4603      	mov	r3, r0
 8004916:	2b00      	cmp	r3, #0
 8004918:	d021      	beq.n	800495e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004920:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004922:	e853 3f00 	ldrex	r3, [r3]
 8004926:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004928:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800492a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800492e:	653b      	str	r3, [r7, #80]	; 0x50
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	461a      	mov	r2, r3
 8004936:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004938:	647b      	str	r3, [r7, #68]	; 0x44
 800493a:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800493c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800493e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004940:	e841 2300 	strex	r3, r2, [r1]
 8004944:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004946:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004948:	2b00      	cmp	r3, #0
 800494a:	d1e6      	bne.n	800491a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2220      	movs	r2, #32
 8004950:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2200      	movs	r2, #0
 8004956:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800495a:	2303      	movs	r3, #3
 800495c:	e062      	b.n	8004a24 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f003 0304 	and.w	r3, r3, #4
 8004968:	2b04      	cmp	r3, #4
 800496a:	d149      	bne.n	8004a00 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800496c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004970:	9300      	str	r3, [sp, #0]
 8004972:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004974:	2200      	movs	r2, #0
 8004976:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800497a:	6878      	ldr	r0, [r7, #4]
 800497c:	f000 f856 	bl	8004a2c <UART_WaitOnFlagUntilTimeout>
 8004980:	4603      	mov	r3, r0
 8004982:	2b00      	cmp	r3, #0
 8004984:	d03c      	beq.n	8004a00 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800498c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800498e:	e853 3f00 	ldrex	r3, [r3]
 8004992:	623b      	str	r3, [r7, #32]
   return(result);
 8004994:	6a3b      	ldr	r3, [r7, #32]
 8004996:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800499a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	461a      	mov	r2, r3
 80049a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80049a4:	633b      	str	r3, [r7, #48]	; 0x30
 80049a6:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049a8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80049aa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80049ac:	e841 2300 	strex	r3, r2, [r1]
 80049b0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80049b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d1e6      	bne.n	8004986 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	3308      	adds	r3, #8
 80049be:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049c0:	693b      	ldr	r3, [r7, #16]
 80049c2:	e853 3f00 	ldrex	r3, [r3]
 80049c6:	60fb      	str	r3, [r7, #12]
   return(result);
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	f023 0301 	bic.w	r3, r3, #1
 80049ce:	64bb      	str	r3, [r7, #72]	; 0x48
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	3308      	adds	r3, #8
 80049d6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80049d8:	61fa      	str	r2, [r7, #28]
 80049da:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049dc:	69b9      	ldr	r1, [r7, #24]
 80049de:	69fa      	ldr	r2, [r7, #28]
 80049e0:	e841 2300 	strex	r3, r2, [r1]
 80049e4:	617b      	str	r3, [r7, #20]
   return(result);
 80049e6:	697b      	ldr	r3, [r7, #20]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d1e5      	bne.n	80049b8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2220      	movs	r2, #32
 80049f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2200      	movs	r2, #0
 80049f8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80049fc:	2303      	movs	r3, #3
 80049fe:	e011      	b.n	8004a24 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2220      	movs	r2, #32
 8004a04:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2220      	movs	r2, #32
 8004a0a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2200      	movs	r2, #0
 8004a12:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2200      	movs	r2, #0
 8004a18:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8004a22:	2300      	movs	r3, #0
}
 8004a24:	4618      	mov	r0, r3
 8004a26:	3758      	adds	r7, #88	; 0x58
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	bd80      	pop	{r7, pc}

08004a2c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b084      	sub	sp, #16
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	60f8      	str	r0, [r7, #12]
 8004a34:	60b9      	str	r1, [r7, #8]
 8004a36:	603b      	str	r3, [r7, #0]
 8004a38:	4613      	mov	r3, r2
 8004a3a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a3c:	e049      	b.n	8004ad2 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a3e:	69bb      	ldr	r3, [r7, #24]
 8004a40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a44:	d045      	beq.n	8004ad2 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a46:	f7fd f8c3 	bl	8001bd0 <HAL_GetTick>
 8004a4a:	4602      	mov	r2, r0
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	1ad3      	subs	r3, r2, r3
 8004a50:	69ba      	ldr	r2, [r7, #24]
 8004a52:	429a      	cmp	r2, r3
 8004a54:	d302      	bcc.n	8004a5c <UART_WaitOnFlagUntilTimeout+0x30>
 8004a56:	69bb      	ldr	r3, [r7, #24]
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d101      	bne.n	8004a60 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004a5c:	2303      	movs	r3, #3
 8004a5e:	e048      	b.n	8004af2 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f003 0304 	and.w	r3, r3, #4
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d031      	beq.n	8004ad2 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	69db      	ldr	r3, [r3, #28]
 8004a74:	f003 0308 	and.w	r3, r3, #8
 8004a78:	2b08      	cmp	r3, #8
 8004a7a:	d110      	bne.n	8004a9e <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	2208      	movs	r2, #8
 8004a82:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004a84:	68f8      	ldr	r0, [r7, #12]
 8004a86:	f000 f838 	bl	8004afa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	2208      	movs	r2, #8
 8004a8e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	2200      	movs	r2, #0
 8004a96:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	e029      	b.n	8004af2 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	69db      	ldr	r3, [r3, #28]
 8004aa4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004aa8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004aac:	d111      	bne.n	8004ad2 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004ab6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004ab8:	68f8      	ldr	r0, [r7, #12]
 8004aba:	f000 f81e 	bl	8004afa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	2220      	movs	r2, #32
 8004ac2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8004ace:	2303      	movs	r3, #3
 8004ad0:	e00f      	b.n	8004af2 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	69da      	ldr	r2, [r3, #28]
 8004ad8:	68bb      	ldr	r3, [r7, #8]
 8004ada:	4013      	ands	r3, r2
 8004adc:	68ba      	ldr	r2, [r7, #8]
 8004ade:	429a      	cmp	r2, r3
 8004ae0:	bf0c      	ite	eq
 8004ae2:	2301      	moveq	r3, #1
 8004ae4:	2300      	movne	r3, #0
 8004ae6:	b2db      	uxtb	r3, r3
 8004ae8:	461a      	mov	r2, r3
 8004aea:	79fb      	ldrb	r3, [r7, #7]
 8004aec:	429a      	cmp	r2, r3
 8004aee:	d0a6      	beq.n	8004a3e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004af0:	2300      	movs	r3, #0
}
 8004af2:	4618      	mov	r0, r3
 8004af4:	3710      	adds	r7, #16
 8004af6:	46bd      	mov	sp, r7
 8004af8:	bd80      	pop	{r7, pc}

08004afa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004afa:	b480      	push	{r7}
 8004afc:	b095      	sub	sp, #84	; 0x54
 8004afe:	af00      	add	r7, sp, #0
 8004b00:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b0a:	e853 3f00 	ldrex	r3, [r3]
 8004b0e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004b10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b12:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004b16:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	461a      	mov	r2, r3
 8004b1e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004b20:	643b      	str	r3, [r7, #64]	; 0x40
 8004b22:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b24:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004b26:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004b28:	e841 2300 	strex	r3, r2, [r1]
 8004b2c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004b2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d1e6      	bne.n	8004b02 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	3308      	adds	r3, #8
 8004b3a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b3c:	6a3b      	ldr	r3, [r7, #32]
 8004b3e:	e853 3f00 	ldrex	r3, [r3]
 8004b42:	61fb      	str	r3, [r7, #28]
   return(result);
 8004b44:	69fb      	ldr	r3, [r7, #28]
 8004b46:	f023 0301 	bic.w	r3, r3, #1
 8004b4a:	64bb      	str	r3, [r7, #72]	; 0x48
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	3308      	adds	r3, #8
 8004b52:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004b54:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004b56:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b58:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004b5a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004b5c:	e841 2300 	strex	r3, r2, [r1]
 8004b60:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d1e5      	bne.n	8004b34 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b6c:	2b01      	cmp	r3, #1
 8004b6e:	d118      	bne.n	8004ba2 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	e853 3f00 	ldrex	r3, [r3]
 8004b7c:	60bb      	str	r3, [r7, #8]
   return(result);
 8004b7e:	68bb      	ldr	r3, [r7, #8]
 8004b80:	f023 0310 	bic.w	r3, r3, #16
 8004b84:	647b      	str	r3, [r7, #68]	; 0x44
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	461a      	mov	r2, r3
 8004b8c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004b8e:	61bb      	str	r3, [r7, #24]
 8004b90:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b92:	6979      	ldr	r1, [r7, #20]
 8004b94:	69ba      	ldr	r2, [r7, #24]
 8004b96:	e841 2300 	strex	r3, r2, [r1]
 8004b9a:	613b      	str	r3, [r7, #16]
   return(result);
 8004b9c:	693b      	ldr	r3, [r7, #16]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d1e6      	bne.n	8004b70 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2220      	movs	r2, #32
 8004ba6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2200      	movs	r2, #0
 8004bae:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004bb6:	bf00      	nop
 8004bb8:	3754      	adds	r7, #84	; 0x54
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc0:	4770      	bx	lr
	...

08004bc4 <_ZN5AHT20C1EP19__I2C_HandleTypeDef>:

//namespace AHT20 {

static uint8_t crc8(const uint8_t *data, int len);

AHT20::AHT20(I2C_HandleTypeDef *hi2c) {
 8004bc4:	b480      	push	{r7}
 8004bc6:	b083      	sub	sp, #12
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
 8004bcc:	6039      	str	r1, [r7, #0]
 8004bce:	4a0c      	ldr	r2, [pc, #48]	; (8004c00 <_ZN5AHT20C1EP19__I2C_HandleTypeDef+0x3c>)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub
	_DevAddress = AHT20_I2C_Addr<<1;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2270      	movs	r2, #112	; 0x70
 8004bd8:	811a      	strh	r2, [r3, #8]
	_hi2c = hi2c;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	683a      	ldr	r2, [r7, #0]
 8004bde:	605a      	str	r2, [r3, #4]
	state = aht20_init;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2200      	movs	r2, #0
 8004be4:	72da      	strb	r2, [r3, #11]
	_start_measure = false;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2200      	movs	r2, #0
 8004bea:	741a      	strb	r2, [r3, #16]
	_newData=false;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	745a      	strb	r2, [r3, #17]
}
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	370c      	adds	r7, #12
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bfe:	4770      	bx	lr
 8004c00:	0800b460 	.word	0x0800b460

08004c04 <_ZN5AHT20D1Ev>:

AHT20::~AHT20() {
 8004c04:	b580      	push	{r7, lr}
 8004c06:	b082      	sub	sp, #8
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
 8004c0c:	4a06      	ldr	r2, [pc, #24]	; (8004c28 <_ZN5AHT20D1Ev+0x24>)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
	delete this;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d002      	beq.n	8004c1e <_ZN5AHT20D1Ev+0x1a>
 8004c18:	6878      	ldr	r0, [r7, #4]
 8004c1a:	f000 f807 	bl	8004c2c <_ZN5AHT20D0Ev>
}
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	4618      	mov	r0, r3
 8004c22:	3708      	adds	r7, #8
 8004c24:	46bd      	mov	sp, r7
 8004c26:	bd80      	pop	{r7, pc}
 8004c28:	0800b460 	.word	0x0800b460

08004c2c <_ZN5AHT20D0Ev>:
AHT20::~AHT20() {
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b082      	sub	sp, #8
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
}
 8004c34:	6878      	ldr	r0, [r7, #4]
 8004c36:	f7ff ffe5 	bl	8004c04 <_ZN5AHT20D1Ev>
 8004c3a:	211c      	movs	r1, #28
 8004c3c:	6878      	ldr	r0, [r7, #4]
 8004c3e:	f001 ff97 	bl	8006b70 <_ZdlPvj>
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	4618      	mov	r0, r3
 8004c46:	3708      	adds	r7, #8
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	bd80      	pop	{r7, pc}

08004c4c <_ZN5AHT209softResetEv>:
/*
 * Performs a Soft Reset
 * @param none
 * @return none
 */
void AHT20::softReset(){
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	b086      	sub	sp, #24
 8004c50:	af02      	add	r7, sp, #8
 8004c52:	6078      	str	r0, [r7, #4]
	uint8_t buf[1];
	buf[0]=AHT20_SoftResetCmd;
 8004c54:	23ba      	movs	r3, #186	; 0xba
 8004c56:	733b      	strb	r3, [r7, #12]
	HAL_I2C_Master_Transmit(this->_hi2c,this->_DevAddress,buf,1,HAL_MAX_DELAY);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6858      	ldr	r0, [r3, #4]
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	8919      	ldrh	r1, [r3, #8]
 8004c60:	f107 020c 	add.w	r2, r7, #12
 8004c64:	f04f 33ff 	mov.w	r3, #4294967295
 8004c68:	9300      	str	r3, [sp, #0]
 8004c6a:	2301      	movs	r3, #1
 8004c6c:	f7fd facc 	bl	8002208 <HAL_I2C_Master_Transmit>
}
 8004c70:	bf00      	nop
 8004c72:	3710      	adds	r7, #16
 8004c74:	46bd      	mov	sp, r7
 8004c76:	bd80      	pop	{r7, pc}

08004c78 <_ZN5AHT205_InitEv>:
/*
 * Initializes the AHT20
 * @param none
 * @return none
 */
bool AHT20::_Init(){
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	b086      	sub	sp, #24
 8004c7c:	af02      	add	r7, sp, #8
 8004c7e:	6078      	str	r0, [r7, #4]
	uint8_t buf[3];
	HAL_StatusTypeDef I2CStatus; // HAL I2C Status
	buf[0]=AHT20_Init_Cmd;
 8004c80:	23be      	movs	r3, #190	; 0xbe
 8004c82:	733b      	strb	r3, [r7, #12]
	buf[1]=AHT20_Init_High;
 8004c84:	2308      	movs	r3, #8
 8004c86:	737b      	strb	r3, [r7, #13]
	buf[2]=AHT20_Init_Low;
 8004c88:	2300      	movs	r3, #0
 8004c8a:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Master_Transmit(this->_hi2c,this->_DevAddress,buf,3,HAL_MAX_DELAY);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	6858      	ldr	r0, [r3, #4]
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	8919      	ldrh	r1, [r3, #8]
 8004c94:	f107 020c 	add.w	r2, r7, #12
 8004c98:	f04f 33ff 	mov.w	r3, #4294967295
 8004c9c:	9300      	str	r3, [sp, #0]
 8004c9e:	2303      	movs	r3, #3
 8004ca0:	f7fd fab2 	bl	8002208 <HAL_I2C_Master_Transmit>
	return (HAL_OK==I2CStatus);
 8004ca4:	7bfb      	ldrb	r3, [r7, #15]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	bf0c      	ite	eq
 8004caa:	2301      	moveq	r3, #1
 8004cac:	2300      	movne	r3, #0
 8004cae:	b2db      	uxtb	r3, r3
}
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	3710      	adds	r7, #16
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	bd80      	pop	{r7, pc}

08004cb8 <_ZN5AHT2017_startmeasurementEv>:
 * Starts an AHT20 Measurement.
 * Wait 80ms after calling StartMeasurement() before calling ReadTempHumidity()
 * @param none
 * @return none
 */
bool AHT20::_startmeasurement(){
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b086      	sub	sp, #24
 8004cbc:	af02      	add	r7, sp, #8
 8004cbe:	6078      	str	r0, [r7, #4]
	uint8_t buf[3];
	HAL_StatusTypeDef I2CStatus; // HAL I2C Status
	_newData=false;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	745a      	strb	r2, [r3, #17]
	buf[0]=AHT20_MeasurementCmd;
 8004cc6:	23ac      	movs	r3, #172	; 0xac
 8004cc8:	733b      	strb	r3, [r7, #12]
	buf[1]=AHT20_MeasurementCmdHigh;
 8004cca:	2333      	movs	r3, #51	; 0x33
 8004ccc:	737b      	strb	r3, [r7, #13]
	buf[2]=AHT20_MeasurementCmdLow;
 8004cce:	2300      	movs	r3, #0
 8004cd0:	73bb      	strb	r3, [r7, #14]
	I2CStatus=HAL_I2C_Master_Transmit(this->_hi2c,this->_DevAddress,buf,3,HAL_MAX_DELAY);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	6858      	ldr	r0, [r3, #4]
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	8919      	ldrh	r1, [r3, #8]
 8004cda:	f107 020c 	add.w	r2, r7, #12
 8004cde:	f04f 33ff 	mov.w	r3, #4294967295
 8004ce2:	9300      	str	r3, [sp, #0]
 8004ce4:	2303      	movs	r3, #3
 8004ce6:	f7fd fa8f 	bl	8002208 <HAL_I2C_Master_Transmit>
 8004cea:	4603      	mov	r3, r0
 8004cec:	73fb      	strb	r3, [r7, #15]
	return (HAL_OK==I2CStatus);
 8004cee:	7bfb      	ldrb	r3, [r7, #15]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	bf0c      	ite	eq
 8004cf4:	2301      	moveq	r3, #1
 8004cf6:	2300      	movne	r3, #0
 8004cf8:	b2db      	uxtb	r3, r3
}
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	3710      	adds	r7, #16
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	bd80      	pop	{r7, pc}
	...

08004d04 <_ZN5AHT2016ReadTempHumidityEPfS0_>:
 * Wait 80ms after calling StartMeasurement() before calling ReadTempHumidity().
 * @param *temp	pointer to the temperature
 * @param *humidity pointer to the humidity
 * @return sensor reading completed successfully
 */
bool AHT20::ReadTempHumidity(float *temp, float *humidity){
 8004d04:	b580      	push	{r7, lr}
 8004d06:	b08c      	sub	sp, #48	; 0x30
 8004d08:	af02      	add	r7, sp, #8
 8004d0a:	60f8      	str	r0, [r7, #12]
 8004d0c:	60b9      	str	r1, [r7, #8]
 8004d0e:	607a      	str	r2, [r7, #4]
	uint32_t t,h;
	uint8_t scratch;

	HAL_StatusTypeDef I2CStatus; // HAL I2C Status

	*temp = NAN;
 8004d10:	68bb      	ldr	r3, [r7, #8]
 8004d12:	4a53      	ldr	r2, [pc, #332]	; (8004e60 <_ZN5AHT2016ReadTempHumidityEPfS0_+0x15c>)
 8004d14:	601a      	str	r2, [r3, #0]
	*humidity = NAN;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	4a51      	ldr	r2, [pc, #324]	; (8004e60 <_ZN5AHT2016ReadTempHumidityEPfS0_+0x15c>)
 8004d1a:	601a      	str	r2, [r3, #0]

	I2CStatus=HAL_I2C_Master_Receive(this->_hi2c,this->_DevAddress,buf,7,HAL_MAX_DELAY);
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	6858      	ldr	r0, [r3, #4]
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	8919      	ldrh	r1, [r3, #8]
 8004d24:	f107 0210 	add.w	r2, r7, #16
 8004d28:	f04f 33ff 	mov.w	r3, #4294967295
 8004d2c:	9300      	str	r3, [sp, #0]
 8004d2e:	2307      	movs	r3, #7
 8004d30:	f7fd fb82 	bl	8002438 <HAL_I2C_Master_Receive>
 8004d34:	4603      	mov	r3, r0
 8004d36:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if(I2CStatus != HAL_OK) return false; // return false if sensor did not ACK
 8004d3a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d001      	beq.n	8004d46 <_ZN5AHT2016ReadTempHumidityEPfS0_+0x42>
 8004d42:	2300      	movs	r3, #0
 8004d44:	e087      	b.n	8004e56 <_ZN5AHT2016ReadTempHumidityEPfS0_+0x152>

	if((buf[0]&0b10000000)>0) return false; // return false if sensor is busy
 8004d46:	7c3b      	ldrb	r3, [r7, #16]
 8004d48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	dd01      	ble.n	8004d54 <_ZN5AHT2016ReadTempHumidityEPfS0_+0x50>
 8004d50:	2300      	movs	r3, #0
 8004d52:	e080      	b.n	8004e56 <_ZN5AHT2016ReadTempHumidityEPfS0_+0x152>

	if(crc8(buf,6)!=buf[6]) {
 8004d54:	f107 0310 	add.w	r3, r7, #16
 8004d58:	2106      	movs	r1, #6
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	f000 f8bd 	bl	8004eda <crc8>
 8004d60:	4603      	mov	r3, r0
 8004d62:	461a      	mov	r2, r3
 8004d64:	7dbb      	ldrb	r3, [r7, #22]
 8004d66:	429a      	cmp	r2, r3
 8004d68:	bf14      	ite	ne
 8004d6a:	2301      	movne	r3, #1
 8004d6c:	2300      	moveq	r3, #0
 8004d6e:	b2db      	uxtb	r3, r3
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d013      	beq.n	8004d9c <_ZN5AHT2016ReadTempHumidityEPfS0_+0x98>
			sprintf((char*)error,"Did not pass CRC check");
 8004d74:	493b      	ldr	r1, [pc, #236]	; (8004e64 <_ZN5AHT2016ReadTempHumidityEPfS0_+0x160>)
 8004d76:	483c      	ldr	r0, [pc, #240]	; (8004e68 <_ZN5AHT2016ReadTempHumidityEPfS0_+0x164>)
 8004d78:	f002 ff04 	bl	8007b84 <siprintf>
			HAL_UART_Transmit(&huart2,error,strlen((char*)error),HAL_MAX_DELAY);
 8004d7c:	483a      	ldr	r0, [pc, #232]	; (8004e68 <_ZN5AHT2016ReadTempHumidityEPfS0_+0x164>)
 8004d7e:	f7fb fa77 	bl	8000270 <strlen>
 8004d82:	4603      	mov	r3, r0
 8004d84:	b29a      	uxth	r2, r3
 8004d86:	f04f 33ff 	mov.w	r3, #4294967295
 8004d8a:	4937      	ldr	r1, [pc, #220]	; (8004e68 <_ZN5AHT2016ReadTempHumidityEPfS0_+0x164>)
 8004d8c:	4837      	ldr	r0, [pc, #220]	; (8004e6c <_ZN5AHT2016ReadTempHumidityEPfS0_+0x168>)
 8004d8e:	f7ff fa4d 	bl	800422c <HAL_UART_Transmit>
			HAL_Delay(100);
 8004d92:	2064      	movs	r0, #100	; 0x64
 8004d94:	f7fc ff28 	bl	8001be8 <HAL_Delay>
			return false; // check crc
 8004d98:	2300      	movs	r3, #0
 8004d9a:	e05c      	b.n	8004e56 <_ZN5AHT2016ReadTempHumidityEPfS0_+0x152>
	}
	// convert humidity value
	h = buf[1];
 8004d9c:	7c7b      	ldrb	r3, [r7, #17]
 8004d9e:	623b      	str	r3, [r7, #32]
	h = h<<8;
 8004da0:	6a3b      	ldr	r3, [r7, #32]
 8004da2:	021b      	lsls	r3, r3, #8
 8004da4:	623b      	str	r3, [r7, #32]
	scratch = buf[2];
 8004da6:	7cbb      	ldrb	r3, [r7, #18]
 8004da8:	77fb      	strb	r3, [r7, #31]
	h|=scratch;
 8004daa:	7ffb      	ldrb	r3, [r7, #31]
 8004dac:	6a3a      	ldr	r2, [r7, #32]
 8004dae:	4313      	orrs	r3, r2
 8004db0:	623b      	str	r3, [r7, #32]
	h = h<<4;
 8004db2:	6a3b      	ldr	r3, [r7, #32]
 8004db4:	011b      	lsls	r3, r3, #4
 8004db6:	623b      	str	r3, [r7, #32]
	scratch = buf[3]&0b11110000;
 8004db8:	7cfb      	ldrb	r3, [r7, #19]
 8004dba:	f023 030f 	bic.w	r3, r3, #15
 8004dbe:	77fb      	strb	r3, [r7, #31]
	scratch=scratch>>4;
 8004dc0:	7ffb      	ldrb	r3, [r7, #31]
 8004dc2:	091b      	lsrs	r3, r3, #4
 8004dc4:	77fb      	strb	r3, [r7, #31]
	h|=scratch;
 8004dc6:	7ffb      	ldrb	r3, [r7, #31]
 8004dc8:	6a3a      	ldr	r2, [r7, #32]
 8004dca:	4313      	orrs	r3, r2
 8004dcc:	623b      	str	r3, [r7, #32]

	*humidity = (float(h)/float(0x100000))*100;
 8004dce:	6a3b      	ldr	r3, [r7, #32]
 8004dd0:	ee07 3a90 	vmov	s15, r3
 8004dd4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004dd8:	eddf 6a25 	vldr	s13, [pc, #148]	; 8004e70 <_ZN5AHT2016ReadTempHumidityEPfS0_+0x16c>
 8004ddc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004de0:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8004e74 <_ZN5AHT2016ReadTempHumidityEPfS0_+0x170>
 8004de4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	edc3 7a00 	vstr	s15, [r3]

	// convert temp value
	t=0;
 8004dee:	2300      	movs	r3, #0
 8004df0:	61bb      	str	r3, [r7, #24]
	scratch = buf[3]&0b00001111;
 8004df2:	7cfb      	ldrb	r3, [r7, #19]
 8004df4:	f003 030f 	and.w	r3, r3, #15
 8004df8:	77fb      	strb	r3, [r7, #31]
	t|=scratch;
 8004dfa:	7ffb      	ldrb	r3, [r7, #31]
 8004dfc:	69ba      	ldr	r2, [r7, #24]
 8004dfe:	4313      	orrs	r3, r2
 8004e00:	61bb      	str	r3, [r7, #24]
	t<<=8;
 8004e02:	69bb      	ldr	r3, [r7, #24]
 8004e04:	021b      	lsls	r3, r3, #8
 8004e06:	61bb      	str	r3, [r7, #24]
	scratch = buf[4];
 8004e08:	7d3b      	ldrb	r3, [r7, #20]
 8004e0a:	77fb      	strb	r3, [r7, #31]
	t|=scratch;
 8004e0c:	7ffb      	ldrb	r3, [r7, #31]
 8004e0e:	69ba      	ldr	r2, [r7, #24]
 8004e10:	4313      	orrs	r3, r2
 8004e12:	61bb      	str	r3, [r7, #24]
	t<<=8;
 8004e14:	69bb      	ldr	r3, [r7, #24]
 8004e16:	021b      	lsls	r3, r3, #8
 8004e18:	61bb      	str	r3, [r7, #24]
	scratch=buf[5];
 8004e1a:	7d7b      	ldrb	r3, [r7, #21]
 8004e1c:	77fb      	strb	r3, [r7, #31]
	t|=scratch;
 8004e1e:	7ffb      	ldrb	r3, [r7, #31]
 8004e20:	69ba      	ldr	r2, [r7, #24]
 8004e22:	4313      	orrs	r3, r2
 8004e24:	61bb      	str	r3, [r7, #24]

	*temp = (float(t)/float(0x100000))*200 - 50;
 8004e26:	69bb      	ldr	r3, [r7, #24]
 8004e28:	ee07 3a90 	vmov	s15, r3
 8004e2c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004e30:	eddf 6a0f 	vldr	s13, [pc, #60]	; 8004e70 <_ZN5AHT2016ReadTempHumidityEPfS0_+0x16c>
 8004e34:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004e38:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8004e78 <_ZN5AHT2016ReadTempHumidityEPfS0_+0x174>
 8004e3c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004e40:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8004e7c <_ZN5AHT2016ReadTempHumidityEPfS0_+0x178>
 8004e44:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004e48:	68bb      	ldr	r3, [r7, #8]
 8004e4a:	edc3 7a00 	vstr	s15, [r3]

	_newData=true;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	2201      	movs	r2, #1
 8004e52:	745a      	strb	r2, [r3, #17]

	return true;
 8004e54:	2301      	movs	r3, #1
}
 8004e56:	4618      	mov	r0, r3
 8004e58:	3728      	adds	r7, #40	; 0x28
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	bd80      	pop	{r7, pc}
 8004e5e:	bf00      	nop
 8004e60:	7fc00000 	.word	0x7fc00000
 8004e64:	0800b3f4 	.word	0x0800b3f4
 8004e68:	200004f4 	.word	0x200004f4
 8004e6c:	20000250 	.word	0x20000250
 8004e70:	49800000 	.word	0x49800000
 8004e74:	42c80000 	.word	0x42c80000
 8004e78:	43480000 	.word	0x43480000
 8004e7c:	42480000 	.word	0x42480000

08004e80 <_ZN5AHT2013readStatusRegEv>:

bool AHT20::readStatusReg(){
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b086      	sub	sp, #24
 8004e84:	af02      	add	r7, sp, #8
 8004e86:	6078      	str	r0, [r7, #4]
	uint8_t buf[1];
	HAL_StatusTypeDef I2CStatus; // HAL I2C Status
	// Read Status Bit
	buf[0]=AHT20_Status_Reg;
 8004e88:	2371      	movs	r3, #113	; 0x71
 8004e8a:	733b      	strb	r3, [r7, #12]
	HAL_I2C_Master_Transmit(this->_hi2c,this->_DevAddress,buf,1,HAL_MAX_DELAY);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6858      	ldr	r0, [r3, #4]
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	8919      	ldrh	r1, [r3, #8]
 8004e94:	f107 020c 	add.w	r2, r7, #12
 8004e98:	f04f 33ff 	mov.w	r3, #4294967295
 8004e9c:	9300      	str	r3, [sp, #0]
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	f7fd f9b2 	bl	8002208 <HAL_I2C_Master_Transmit>
	I2CStatus=HAL_I2C_Master_Receive(this->_hi2c,this->_DevAddress,buf,1,HAL_MAX_DELAY);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6858      	ldr	r0, [r3, #4]
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	8919      	ldrh	r1, [r3, #8]
 8004eac:	f107 020c 	add.w	r2, r7, #12
 8004eb0:	f04f 33ff 	mov.w	r3, #4294967295
 8004eb4:	9300      	str	r3, [sp, #0]
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	f7fd fabe 	bl	8002438 <HAL_I2C_Master_Receive>
 8004ebc:	4603      	mov	r3, r0
 8004ebe:	73fb      	strb	r3, [r7, #15]
	status_word=buf[0];
 8004ec0:	7b3a      	ldrb	r2, [r7, #12]
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	729a      	strb	r2, [r3, #10]
	return (HAL_OK==I2CStatus);
 8004ec6:	7bfb      	ldrb	r3, [r7, #15]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	bf0c      	ite	eq
 8004ecc:	2301      	moveq	r3, #1
 8004ece:	2300      	movne	r3, #0
 8004ed0:	b2db      	uxtb	r3, r3
}
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	3710      	adds	r7, #16
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	bd80      	pop	{r7, pc}

08004eda <crc8>:
 * @param data  Pointer to the data to use when calculating the CRC8.
 * @param len   The number of bytes in 'data'.
 *
 * @return The computed CRC8 value.
 */
static uint8_t crc8(const uint8_t *data, int len) {
 8004eda:	b480      	push	{r7}
 8004edc:	b087      	sub	sp, #28
 8004ede:	af00      	add	r7, sp, #0
 8004ee0:	6078      	str	r0, [r7, #4]
 8004ee2:	6039      	str	r1, [r7, #0]
   * Initialization data 0xFF
   * Polynomial 0x31 (x8 + x5 +x4 +1)
   * Final XOR 0x00
   */

  const uint8_t POLYNOMIAL(0x31);
 8004ee4:	2331      	movs	r3, #49	; 0x31
 8004ee6:	72fb      	strb	r3, [r7, #11]
  uint8_t crc(0xFF);
 8004ee8:	23ff      	movs	r3, #255	; 0xff
 8004eea:	75fb      	strb	r3, [r7, #23]

  for (int j = len; j; --j) {
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	613b      	str	r3, [r7, #16]
 8004ef0:	e022      	b.n	8004f38 <crc8+0x5e>
    crc ^= *data++;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	1c5a      	adds	r2, r3, #1
 8004ef6:	607a      	str	r2, [r7, #4]
 8004ef8:	781a      	ldrb	r2, [r3, #0]
 8004efa:	7dfb      	ldrb	r3, [r7, #23]
 8004efc:	4053      	eors	r3, r2
 8004efe:	75fb      	strb	r3, [r7, #23]

    for (int i = 8; i; --i) {
 8004f00:	2308      	movs	r3, #8
 8004f02:	60fb      	str	r3, [r7, #12]
 8004f04:	e012      	b.n	8004f2c <crc8+0x52>
      crc = (crc & 0x80) ? (crc << 1) ^ POLYNOMIAL : (crc << 1);
 8004f06:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	da07      	bge.n	8004f1e <crc8+0x44>
 8004f0e:	7dfb      	ldrb	r3, [r7, #23]
 8004f10:	005b      	lsls	r3, r3, #1
 8004f12:	b25b      	sxtb	r3, r3
 8004f14:	f083 0331 	eor.w	r3, r3, #49	; 0x31
 8004f18:	b25b      	sxtb	r3, r3
 8004f1a:	b2db      	uxtb	r3, r3
 8004f1c:	e002      	b.n	8004f24 <crc8+0x4a>
 8004f1e:	7dfb      	ldrb	r3, [r7, #23]
 8004f20:	005b      	lsls	r3, r3, #1
 8004f22:	b2db      	uxtb	r3, r3
 8004f24:	75fb      	strb	r3, [r7, #23]
    for (int i = 8; i; --i) {
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	3b01      	subs	r3, #1
 8004f2a:	60fb      	str	r3, [r7, #12]
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d1e9      	bne.n	8004f06 <crc8+0x2c>
  for (int j = len; j; --j) {
 8004f32:	693b      	ldr	r3, [r7, #16]
 8004f34:	3b01      	subs	r3, #1
 8004f36:	613b      	str	r3, [r7, #16]
 8004f38:	693b      	ldr	r3, [r7, #16]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d1d9      	bne.n	8004ef2 <crc8+0x18>
    }
  }
  return crc;
 8004f3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f40:	4618      	mov	r0, r3
 8004f42:	371c      	adds	r7, #28
 8004f44:	46bd      	mov	sp, r7
 8004f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4a:	4770      	bx	lr

08004f4c <_ZN5AHT204mainEv>:

void AHT20::main(){
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b082      	sub	sp, #8
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
	switch(state){
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	7adb      	ldrb	r3, [r3, #11]
 8004f58:	2b05      	cmp	r3, #5
 8004f5a:	f200 80d1 	bhi.w	8005100 <_ZN5AHT204mainEv+0x1b4>
 8004f5e:	a201      	add	r2, pc, #4	; (adr r2, 8004f64 <_ZN5AHT204mainEv+0x18>)
 8004f60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f64:	08004f7d 	.word	0x08004f7d
 8004f68:	08004fb3 	.word	0x08004fb3
 8004f6c:	0800500f 	.word	0x0800500f
 8004f70:	0800503f 	.word	0x0800503f
 8004f74:	08005089 	.word	0x08005089
 8004f78:	080050df 	.word	0x080050df
	case aht20_init:
		if(checkDevice()){ // check if device exists
 8004f7c:	6878      	ldr	r0, [r7, #4]
 8004f7e:	f000 f8cd 	bl	800511c <_ZN5AHT2011checkDeviceEv>
 8004f82:	4603      	mov	r3, r0
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d00b      	beq.n	8004fa0 <_ZN5AHT204mainEv+0x54>
			softReset(); // if device exists perform soft reset
 8004f88:	6878      	ldr	r0, [r7, #4]
 8004f8a:	f7ff fe5f 	bl	8004c4c <_ZN5AHT209softResetEv>
			state=aht_reset;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	2201      	movs	r2, #1
 8004f92:	72da      	strb	r2, [r3, #11]
			last_update=HAL_GetTick();
 8004f94:	f7fc fe1c 	bl	8001bd0 <HAL_GetTick>
 8004f98:	4602      	mov	r2, r0
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	60da      	str	r2, [r3, #12]
		}
		else { // device doesn't exist. go to error
			state=aht_error;
			last_update=HAL_GetTick();
		}
		break;
 8004f9e:	e0b8      	b.n	8005112 <_ZN5AHT204mainEv+0x1c6>
			state=aht_error;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2205      	movs	r2, #5
 8004fa4:	72da      	strb	r2, [r3, #11]
			last_update=HAL_GetTick();
 8004fa6:	f7fc fe13 	bl	8001bd0 <HAL_GetTick>
 8004faa:	4602      	mov	r2, r0
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	60da      	str	r2, [r3, #12]
		break;
 8004fb0:	e0af      	b.n	8005112 <_ZN5AHT204mainEv+0x1c6>
	case aht_reset:
		if(HAL_GetTick()>(last_update+100)){ // wait for AHT20 to complete reset.
 8004fb2:	f7fc fe0d 	bl	8001bd0 <HAL_GetTick>
 8004fb6:	4602      	mov	r2, r0
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	68db      	ldr	r3, [r3, #12]
 8004fbc:	3364      	adds	r3, #100	; 0x64
 8004fbe:	429a      	cmp	r2, r3
 8004fc0:	bf8c      	ite	hi
 8004fc2:	2301      	movhi	r3, #1
 8004fc4:	2300      	movls	r3, #0
 8004fc6:	b2db      	uxtb	r3, r3
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	f000 809b 	beq.w	8005104 <_ZN5AHT204mainEv+0x1b8>
			// if status byte is not 0x18, reinitialize the AHT20 sensor
			if(readStatusReg()){
 8004fce:	6878      	ldr	r0, [r7, #4]
 8004fd0:	f7ff ff56 	bl	8004e80 <_ZN5AHT2013readStatusRegEv>
 8004fd4:	4603      	mov	r3, r0
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d010      	beq.n	8004ffc <_ZN5AHT204mainEv+0xb0>
				if(status_word!=0x18){
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	7a9b      	ldrb	r3, [r3, #10]
 8004fde:	2b18      	cmp	r3, #24
 8004fe0:	d003      	beq.n	8004fea <_ZN5AHT204mainEv+0x9e>
					state=aht_reinit;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	2202      	movs	r2, #2
 8004fe6:	72da      	strb	r2, [r3, #11]
 8004fe8:	e002      	b.n	8004ff0 <_ZN5AHT204mainEv+0xa4>
				}
				else {
					state=aht_sleep;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2203      	movs	r2, #3
 8004fee:	72da      	strb	r2, [r3, #11]
				}
				last_update=HAL_GetTick();
 8004ff0:	f7fc fdee 	bl	8001bd0 <HAL_GetTick>
 8004ff4:	4602      	mov	r2, r0
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	60da      	str	r2, [r3, #12]
			else {
				state=aht_error;
				last_update=HAL_GetTick();
			}
		}
		break;
 8004ffa:	e083      	b.n	8005104 <_ZN5AHT204mainEv+0x1b8>
				state=aht_error;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2205      	movs	r2, #5
 8005000:	72da      	strb	r2, [r3, #11]
				last_update=HAL_GetTick();
 8005002:	f7fc fde5 	bl	8001bd0 <HAL_GetTick>
 8005006:	4602      	mov	r2, r0
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	60da      	str	r2, [r3, #12]
		break;
 800500c:	e07a      	b.n	8005104 <_ZN5AHT204mainEv+0x1b8>
	case aht_reinit:
		if(_Init()){ // reinit the AHT20
 800500e:	6878      	ldr	r0, [r7, #4]
 8005010:	f7ff fe32 	bl	8004c78 <_ZN5AHT205_InitEv>
 8005014:	4603      	mov	r3, r0
 8005016:	2b00      	cmp	r3, #0
 8005018:	d008      	beq.n	800502c <_ZN5AHT204mainEv+0xe0>
			last_update=HAL_GetTick();
 800501a:	f7fc fdd9 	bl	8001bd0 <HAL_GetTick>
 800501e:	4602      	mov	r2, r0
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	60da      	str	r2, [r3, #12]
			state=aht_reset;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2201      	movs	r2, #1
 8005028:	72da      	strb	r2, [r3, #11]
		}
		else{
			last_update=HAL_GetTick();
			state=aht_error;
		}
		break;
 800502a:	e072      	b.n	8005112 <_ZN5AHT204mainEv+0x1c6>
			last_update=HAL_GetTick();
 800502c:	f7fc fdd0 	bl	8001bd0 <HAL_GetTick>
 8005030:	4602      	mov	r2, r0
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	60da      	str	r2, [r3, #12]
			state=aht_error;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	2205      	movs	r2, #5
 800503a:	72da      	strb	r2, [r3, #11]
		break;
 800503c:	e069      	b.n	8005112 <_ZN5AHT204mainEv+0x1c6>
	case aht_sleep:
		if((_start_measure==true)||(HAL_GetTick()>(last_update+1000))){
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	7c1b      	ldrb	r3, [r3, #16]
 8005042:	2b01      	cmp	r3, #1
 8005044:	d008      	beq.n	8005058 <_ZN5AHT204mainEv+0x10c>
 8005046:	f7fc fdc3 	bl	8001bd0 <HAL_GetTick>
 800504a:	4602      	mov	r2, r0
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	68db      	ldr	r3, [r3, #12]
 8005050:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8005054:	429a      	cmp	r2, r3
 8005056:	d901      	bls.n	800505c <_ZN5AHT204mainEv+0x110>
 8005058:	2301      	movs	r3, #1
 800505a:	e000      	b.n	800505e <_ZN5AHT204mainEv+0x112>
 800505c:	2300      	movs	r3, #0
 800505e:	2b00      	cmp	r3, #0
 8005060:	d052      	beq.n	8005108 <_ZN5AHT204mainEv+0x1bc>
			if(_startmeasurement()){// try to start measurement
 8005062:	6878      	ldr	r0, [r7, #4]
 8005064:	f7ff fe28 	bl	8004cb8 <_ZN5AHT2017_startmeasurementEv>
 8005068:	4603      	mov	r3, r0
 800506a:	2b00      	cmp	r3, #0
 800506c:	d003      	beq.n	8005076 <_ZN5AHT204mainEv+0x12a>
				state=aht_measuring; // wait for conversion to complete
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2204      	movs	r2, #4
 8005072:	72da      	strb	r2, [r3, #11]
 8005074:	e002      	b.n	800507c <_ZN5AHT204mainEv+0x130>
			}
			else{
				state=aht_error; // could not communicate with sensor
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2205      	movs	r2, #5
 800507a:	72da      	strb	r2, [r3, #11]
			}
			last_update=HAL_GetTick();
 800507c:	f7fc fda8 	bl	8001bd0 <HAL_GetTick>
 8005080:	4602      	mov	r2, r0
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	60da      	str	r2, [r3, #12]
		}
		break;
 8005086:	e03f      	b.n	8005108 <_ZN5AHT204mainEv+0x1bc>
	case aht_measuring:
		if(HAL_GetTick()>(last_update+100)){ // wait for conversion to complete
 8005088:	f7fc fda2 	bl	8001bd0 <HAL_GetTick>
 800508c:	4602      	mov	r2, r0
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	68db      	ldr	r3, [r3, #12]
 8005092:	3364      	adds	r3, #100	; 0x64
 8005094:	429a      	cmp	r2, r3
 8005096:	bf8c      	ite	hi
 8005098:	2301      	movhi	r3, #1
 800509a:	2300      	movls	r3, #0
 800509c:	b2db      	uxtb	r3, r3
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d034      	beq.n	800510c <_ZN5AHT204mainEv+0x1c0>
			if(ReadTempHumidity(&_temp,&_humidity)){ // if conversion completed, read temp and humidity
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	f103 0114 	add.w	r1, r3, #20
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	3318      	adds	r3, #24
 80050ac:	461a      	mov	r2, r3
 80050ae:	6878      	ldr	r0, [r7, #4]
 80050b0:	f7ff fe28 	bl	8004d04 <_ZN5AHT2016ReadTempHumidityEPfS0_>
 80050b4:	4603      	mov	r3, r0
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d008      	beq.n	80050cc <_ZN5AHT204mainEv+0x180>
				state=aht_sleep;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2203      	movs	r2, #3
 80050be:	72da      	strb	r2, [r3, #11]
				last_update=HAL_GetTick();
 80050c0:	f7fc fd86 	bl	8001bd0 <HAL_GetTick>
 80050c4:	4602      	mov	r2, r0
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	60da      	str	r2, [r3, #12]
			}else{
				state=aht_error;
				last_update=HAL_GetTick();
			}
		}
		break;
 80050ca:	e01f      	b.n	800510c <_ZN5AHT204mainEv+0x1c0>
				state=aht_error;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2205      	movs	r2, #5
 80050d0:	72da      	strb	r2, [r3, #11]
				last_update=HAL_GetTick();
 80050d2:	f7fc fd7d 	bl	8001bd0 <HAL_GetTick>
 80050d6:	4602      	mov	r2, r0
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	60da      	str	r2, [r3, #12]
		break;
 80050dc:	e016      	b.n	800510c <_ZN5AHT204mainEv+0x1c0>
	case aht_error:
		if(HAL_GetTick()>(last_update+100)){
 80050de:	f7fc fd77 	bl	8001bd0 <HAL_GetTick>
 80050e2:	4602      	mov	r2, r0
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	68db      	ldr	r3, [r3, #12]
 80050e8:	3364      	adds	r3, #100	; 0x64
 80050ea:	429a      	cmp	r2, r3
 80050ec:	bf8c      	ite	hi
 80050ee:	2301      	movhi	r3, #1
 80050f0:	2300      	movls	r3, #0
 80050f2:	b2db      	uxtb	r3, r3
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d00b      	beq.n	8005110 <_ZN5AHT204mainEv+0x1c4>
			state=aht20_init;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2200      	movs	r2, #0
 80050fc:	72da      	strb	r2, [r3, #11]
		}
		break;
 80050fe:	e007      	b.n	8005110 <_ZN5AHT204mainEv+0x1c4>
	default:
		break;
 8005100:	bf00      	nop
 8005102:	e006      	b.n	8005112 <_ZN5AHT204mainEv+0x1c6>
		break;
 8005104:	bf00      	nop
 8005106:	e004      	b.n	8005112 <_ZN5AHT204mainEv+0x1c6>
		break;
 8005108:	bf00      	nop
 800510a:	e002      	b.n	8005112 <_ZN5AHT204mainEv+0x1c6>
		break;
 800510c:	bf00      	nop
 800510e:	e000      	b.n	8005112 <_ZN5AHT204mainEv+0x1c6>
		break;
 8005110:	bf00      	nop
	}
}
 8005112:	bf00      	nop
 8005114:	3708      	adds	r7, #8
 8005116:	46bd      	mov	sp, r7
 8005118:	bd80      	pop	{r7, pc}
 800511a:	bf00      	nop

0800511c <_ZN5AHT2011checkDeviceEv>:

// check if device exists
bool AHT20::checkDevice(){
 800511c:	b580      	push	{r7, lr}
 800511e:	b084      	sub	sp, #16
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef I2CStatus = HAL_I2C_IsDeviceReady(_hi2c,_DevAddress,1,HAL_MAX_DELAY);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	6858      	ldr	r0, [r3, #4]
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	8919      	ldrh	r1, [r3, #8]
 800512c:	f04f 33ff 	mov.w	r3, #4294967295
 8005130:	2201      	movs	r2, #1
 8005132:	f7fd fa77 	bl	8002624 <HAL_I2C_IsDeviceReady>
 8005136:	4603      	mov	r3, r0
 8005138:	73fb      	strb	r3, [r7, #15]
	return (HAL_OK==I2CStatus);
 800513a:	7bfb      	ldrb	r3, [r7, #15]
 800513c:	2b00      	cmp	r3, #0
 800513e:	bf0c      	ite	eq
 8005140:	2301      	moveq	r3, #1
 8005142:	2300      	movne	r3, #0
 8005144:	b2db      	uxtb	r3, r3
}
 8005146:	4618      	mov	r0, r3
 8005148:	3710      	adds	r7, #16
 800514a:	46bd      	mov	sp, r7
 800514c:	bd80      	pop	{r7, pc}

0800514e <_ZN5AHT2015getTempHumidityEPfS0_>:

void AHT20::getTempHumidity(float *temp, float *humidity){
 800514e:	b480      	push	{r7}
 8005150:	b085      	sub	sp, #20
 8005152:	af00      	add	r7, sp, #0
 8005154:	60f8      	str	r0, [r7, #12]
 8005156:	60b9      	str	r1, [r7, #8]
 8005158:	607a      	str	r2, [r7, #4]
	*temp = _temp;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	695a      	ldr	r2, [r3, #20]
 800515e:	68bb      	ldr	r3, [r7, #8]
 8005160:	601a      	str	r2, [r3, #0]
	*humidity = _humidity;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	699a      	ldr	r2, [r3, #24]
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	601a      	str	r2, [r3, #0]
}
 800516a:	bf00      	nop
 800516c:	3714      	adds	r7, #20
 800516e:	46bd      	mov	sp, r7
 8005170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005174:	4770      	bx	lr

08005176 <_ZN5AHT207newDataEv>:

bool AHT20::newData(){
 8005176:	b480      	push	{r7}
 8005178:	b085      	sub	sp, #20
 800517a:	af00      	add	r7, sp, #0
 800517c:	6078      	str	r0, [r7, #4]
	bool old = _newData;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	7c5b      	ldrb	r3, [r3, #17]
 8005182:	73fb      	strb	r3, [r7, #15]
	_newData=false;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2200      	movs	r2, #0
 8005188:	745a      	strb	r2, [r3, #17]
	return old;
 800518a:	7bfb      	ldrb	r3, [r7, #15]
}
 800518c:	4618      	mov	r0, r3
 800518e:	3714      	adds	r7, #20
 8005190:	46bd      	mov	sp, r7
 8005192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005196:	4770      	bx	lr

08005198 <_ZN6BME2806bme280C1Ev>:

namespace BME280 {

uint8_t charBuffer[255];

bme280::bme280() {
 8005198:	b480      	push	{r7}
 800519a:	b083      	sub	sp, #12
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
 80051a0:	4a06      	ldr	r2, [pc, #24]	; (80051bc <_ZN6BME2806bme280C1Ev+0x24>)
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub
	bme280_state=bme280_init;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	2200      	movs	r2, #0
 80051aa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
}
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	4618      	mov	r0, r3
 80051b2:	370c      	adds	r7, #12
 80051b4:	46bd      	mov	sp, r7
 80051b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ba:	4770      	bx	lr
 80051bc:	0800b494 	.word	0x0800b494

080051c0 <_ZN6BME2806bme280D1Ev>:

bme280::~bme280() {
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b082      	sub	sp, #8
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
 80051c8:	4a06      	ldr	r2, [pc, #24]	; (80051e4 <_ZN6BME2806bme280D1Ev+0x24>)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
	delete this;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d002      	beq.n	80051da <_ZN6BME2806bme280D1Ev+0x1a>
 80051d4:	6878      	ldr	r0, [r7, #4]
 80051d6:	f000 f807 	bl	80051e8 <_ZN6BME2806bme280D0Ev>
}
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	4618      	mov	r0, r3
 80051de:	3708      	adds	r7, #8
 80051e0:	46bd      	mov	sp, r7
 80051e2:	bd80      	pop	{r7, pc}
 80051e4:	0800b494 	.word	0x0800b494

080051e8 <_ZN6BME2806bme280D0Ev>:
bme280::~bme280() {
 80051e8:	b580      	push	{r7, lr}
 80051ea:	b082      	sub	sp, #8
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
}
 80051f0:	6878      	ldr	r0, [r7, #4]
 80051f2:	f7ff ffe5 	bl	80051c0 <_ZN6BME2806bme280D1Ev>
 80051f6:	2180      	movs	r1, #128	; 0x80
 80051f8:	6878      	ldr	r0, [r7, #4]
 80051fa:	f001 fcb9 	bl	8006b70 <_ZdlPvj>
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	4618      	mov	r0, r3
 8005202:	3708      	adds	r7, #8
 8005204:	46bd      	mov	sp, r7
 8005206:	bd80      	pop	{r7, pc}

08005208 <_ZN6BME2806bme2804initEv>:
bool bme280::init(){return false;}
 8005208:	b480      	push	{r7}
 800520a:	b083      	sub	sp, #12
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
 8005210:	2300      	movs	r3, #0
 8005212:	4618      	mov	r0, r3
 8005214:	370c      	adds	r7, #12
 8005216:	46bd      	mov	sp, r7
 8005218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521c:	4770      	bx	lr

0800521e <_ZN6BME2809bme280i2c4initEv>:

bool bme280i2c::init(){
 800521e:	b580      	push	{r7, lr}
 8005220:	b084      	sub	sp, #16
 8005222:	af00      	add	r7, sp, #0
 8005224:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef I2CStatus;
	// check if device exists
	I2CStatus = HAL_I2C_IsDeviceReady(this->_hi2c,this->_DevAddress,1,HAL_MAX_DELAY);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	f8b3 1080 	ldrh.w	r1, [r3, #128]	; 0x80
 8005230:	f04f 33ff 	mov.w	r3, #4294967295
 8005234:	2201      	movs	r2, #1
 8005236:	f7fd f9f5 	bl	8002624 <HAL_I2C_IsDeviceReady>
 800523a:	4603      	mov	r3, r0
 800523c:	73fb      	strb	r3, [r7, #15]
	return (HAL_OK==I2CStatus);
 800523e:	7bfb      	ldrb	r3, [r7, #15]
 8005240:	2b00      	cmp	r3, #0
 8005242:	bf0c      	ite	eq
 8005244:	2301      	moveq	r3, #1
 8005246:	2300      	movne	r3, #0
 8005248:	b2db      	uxtb	r3, r3
}
 800524a:	4618      	mov	r0, r3
 800524c:	3710      	adds	r7, #16
 800524e:	46bd      	mov	sp, r7
 8005250:	bd80      	pop	{r7, pc}
	...

08005254 <_ZN6BME2806bme2804mainEv>:

void bme280::main(){
 8005254:	b580      	push	{r7, lr}
 8005256:	b082      	sub	sp, #8
 8005258:	af00      	add	r7, sp, #0
 800525a:	6078      	str	r0, [r7, #4]
	switch (bme280_state){
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005262:	2b06      	cmp	r3, #6
 8005264:	f200 80e6 	bhi.w	8005434 <_ZN6BME2806bme2804mainEv+0x1e0>
 8005268:	a201      	add	r2, pc, #4	; (adr r2, 8005270 <_ZN6BME2806bme2804mainEv+0x1c>)
 800526a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800526e:	bf00      	nop
 8005270:	0800528d 	.word	0x0800528d
 8005274:	080052af 	.word	0x080052af
 8005278:	080052e3 	.word	0x080052e3
 800527c:	080053ed 	.word	0x080053ed
 8005280:	08005411 	.word	0x08005411
 8005284:	08005369 	.word	0x08005369
 8005288:	080053a3 	.word	0x080053a3
		case bme280_init:
			reset();
 800528c:	6878      	ldr	r0, [r7, #4]
 800528e:	f000 f915 	bl	80054bc <_ZN6BME2806bme2805resetEv>
			// get system time. wait 100ms before continuing
			_newData=false;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2200      	movs	r2, #0
 8005296:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
			last_update=HAL_GetTick();
 800529a:	f7fc fc99 	bl	8001bd0 <HAL_GetTick>
 800529e:	4602      	mov	r2, r0
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	649a      	str	r2, [r3, #72]	; 0x48
			bme280_state = bme280_reset;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2201      	movs	r2, #1
 80052a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			break;
 80052ac:	e0d0      	b.n	8005450 <_ZN6BME2806bme2804mainEv+0x1fc>
		case bme280_reset:
			// wait 100ms after issuing Rest
			if(HAL_GetTick()>(last_update+100)){
 80052ae:	f7fc fc8f 	bl	8001bd0 <HAL_GetTick>
 80052b2:	4602      	mov	r2, r0
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80052b8:	3364      	adds	r3, #100	; 0x64
 80052ba:	429a      	cmp	r2, r3
 80052bc:	bf8c      	ite	hi
 80052be:	2301      	movhi	r3, #1
 80052c0:	2300      	movls	r3, #0
 80052c2:	b2db      	uxtb	r3, r3
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	f000 80ba 	beq.w	800543e <_ZN6BME2806bme2804mainEv+0x1ea>
				if(readIDReg()){
 80052ca:	6878      	ldr	r0, [r7, #4]
 80052cc:	f000 fc40 	bl	8005b50 <_ZN6BME2806bme2809readIDRegEv>
 80052d0:	4603      	mov	r3, r0
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	f000 80b3 	beq.w	800543e <_ZN6BME2806bme2804mainEv+0x1ea>
					bme280_state=bme280_initializing;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2202      	movs	r2, #2
 80052dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
				}
			}
			break;
 80052e0:	e0ad      	b.n	800543e <_ZN6BME2806bme2804mainEv+0x1ea>
		case bme280_initializing:
			readStatusReg();
 80052e2:	6878      	ldr	r0, [r7, #4]
 80052e4:	f000 fc52 	bl	8005b8c <_ZN6BME2806bme28013readStatusRegEv>
			if((status.reg_value&bme_status_im_update)!=bme_status_im_update) { // wait for cal values to load into register
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	7ddb      	ldrb	r3, [r3, #23]
 80052ec:	f003 0301 	and.w	r3, r3, #1
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	f040 80a6 	bne.w	8005442 <_ZN6BME2806bme2804mainEv+0x1ee>
				readCal();
 80052f6:	6878      	ldr	r0, [r7, #4]
 80052f8:	f000 fc5c 	bl	8005bb4 <_ZN6BME2806bme2807readCalEv>
				readHumCal();
 80052fc:	6878      	ldr	r0, [r7, #4]
 80052fe:	f000 fd17 	bl	8005d30 <_ZN6BME2806bme28010readHumCalEv>
				_osrs_p_t = bme280_osrs_p_1x;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2204      	movs	r2, #4
 8005306:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
				_osrs_t_t = bme280_osrs_t_1x;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2220      	movs	r2, #32
 800530e:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
				_osrs_h_t = bme280_osrs_h_1x;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2201      	movs	r2, #1
 8005316:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
				mode_t = bme280_forced_mode;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	2202      	movs	r2, #2
 800531e:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
				setCtrlHumReg(_osrs_h_t);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 8005328:	4619      	mov	r1, r3
 800532a:	6878      	ldr	r0, [r7, #4]
 800532c:	f000 fdcd 	bl	8005eca <_ZN6BME2806bme28013setCtrlHumRegENS_15bme280_osrs_h_tE>
				setConfigReg(bme280_sb_500,bme280_filter_off,bme280_spi_en_off);
 8005330:	2300      	movs	r3, #0
 8005332:	2200      	movs	r2, #0
 8005334:	2180      	movs	r1, #128	; 0x80
 8005336:	6878      	ldr	r0, [r7, #4]
 8005338:	f000 fd95 	bl	8005e66 <_ZN6BME2806bme28012setConfigRegENS_11bme280_sb_tENS_15bme280_filter_tENS_13bme280_spi_enE>
				setCtrlMeasReg(_osrs_t_t,_osrs_p_t,mode_t);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	f893 1069 	ldrb.w	r1, [r3, #105]	; 0x69
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	f893 2068 	ldrb.w	r2, [r3, #104]	; 0x68
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	f893 306b 	ldrb.w	r3, [r3, #107]	; 0x6b
 800534e:	6878      	ldr	r0, [r7, #4]
 8005350:	f000 fd63 	bl	8005e1a <_ZN6BME2806bme28014setCtrlMeasRegENS_15bme280_osrs_t_tENS_15bme280_osrs_p_tENS_13bme280_mode_tE>
				last_update=HAL_GetTick();
 8005354:	f7fc fc3c 	bl	8001bd0 <HAL_GetTick>
 8005358:	4602      	mov	r2, r0
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	649a      	str	r2, [r3, #72]	; 0x48
				bme280_state=bme280_sleeping;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2203      	movs	r2, #3
 8005362:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			} else{
			}
			break;
 8005366:	e06c      	b.n	8005442 <_ZN6BME2806bme2804mainEv+0x1ee>
		case bme280_start_measurement:
			if(HAL_GetTick()>last_update+10){
 8005368:	f7fc fc32 	bl	8001bd0 <HAL_GetTick>
 800536c:	4602      	mov	r2, r0
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005372:	330a      	adds	r3, #10
 8005374:	429a      	cmp	r2, r3
 8005376:	bf8c      	ite	hi
 8005378:	2301      	movhi	r3, #1
 800537a:	2300      	movls	r3, #0
 800537c:	b2db      	uxtb	r3, r3
 800537e:	2b00      	cmp	r3, #0
 8005380:	d009      	beq.n	8005396 <_ZN6BME2806bme2804mainEv+0x142>
				if(startMeasurement()){
 8005382:	6878      	ldr	r0, [r7, #4]
 8005384:	f000 fdc0 	bl	8005f08 <_ZN6BME2806bme28016startMeasurementEv>
 8005388:	4603      	mov	r3, r0
 800538a:	2b00      	cmp	r3, #0
 800538c:	d003      	beq.n	8005396 <_ZN6BME2806bme2804mainEv+0x142>
					bme280_state=bme280_measuring;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2206      	movs	r2, #6
 8005392:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
				} else {
					}}
			last_update=HAL_GetTick();
 8005396:	f7fc fc1b 	bl	8001bd0 <HAL_GetTick>
 800539a:	4602      	mov	r2, r0
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	649a      	str	r2, [r3, #72]	; 0x48
			break;
 80053a0:	e056      	b.n	8005450 <_ZN6BME2806bme2804mainEv+0x1fc>
		case bme280_measuring:
			if(HAL_GetTick()>(last_update+100)){
 80053a2:	f7fc fc15 	bl	8001bd0 <HAL_GetTick>
 80053a6:	4602      	mov	r2, r0
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80053ac:	3364      	adds	r3, #100	; 0x64
 80053ae:	429a      	cmp	r2, r3
 80053b0:	bf8c      	ite	hi
 80053b2:	2301      	movhi	r3, #1
 80053b4:	2300      	movls	r3, #0
 80053b6:	b2db      	uxtb	r3, r3
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d044      	beq.n	8005446 <_ZN6BME2806bme2804mainEv+0x1f2>
				if(readTempPressureHum(&_temp,&_pressure,&_humidity)){
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	f103 0150 	add.w	r1, r3, #80	; 0x50
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	3360      	adds	r3, #96	; 0x60
 80053cc:	6878      	ldr	r0, [r7, #4]
 80053ce:	f000 fdbf 	bl	8005f50 <_ZN6BME2806bme28019readTempPressureHumEPdS1_S1_>
 80053d2:	4603      	mov	r3, r0
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d036      	beq.n	8005446 <_ZN6BME2806bme2804mainEv+0x1f2>
					last_update=HAL_GetTick();
 80053d8:	f7fc fbfa 	bl	8001bd0 <HAL_GetTick>
 80053dc:	4602      	mov	r2, r0
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	649a      	str	r2, [r3, #72]	; 0x48
					bme280_state=bme280_sleeping;}
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2203      	movs	r2, #3
 80053e6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}
			break;
 80053ea:	e02c      	b.n	8005446 <_ZN6BME2806bme2804mainEv+0x1f2>
		case bme280_sleeping:
			if(HAL_GetTick()>(last_update+100)){
 80053ec:	f7fc fbf0 	bl	8001bd0 <HAL_GetTick>
 80053f0:	4602      	mov	r2, r0
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80053f6:	3364      	adds	r3, #100	; 0x64
 80053f8:	429a      	cmp	r2, r3
 80053fa:	bf8c      	ite	hi
 80053fc:	2301      	movhi	r3, #1
 80053fe:	2300      	movls	r3, #0
 8005400:	b2db      	uxtb	r3, r3
 8005402:	2b00      	cmp	r3, #0
 8005404:	d021      	beq.n	800544a <_ZN6BME2806bme2804mainEv+0x1f6>
					bme280_state=bme280_start_measurement;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	2205      	movs	r2, #5
 800540a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
				}
			break;
 800540e:	e01c      	b.n	800544a <_ZN6BME2806bme2804mainEv+0x1f6>
		case bme280_error:
			if(HAL_GetTick()>(last_update+100)){
 8005410:	f7fc fbde 	bl	8001bd0 <HAL_GetTick>
 8005414:	4602      	mov	r2, r0
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800541a:	3364      	adds	r3, #100	; 0x64
 800541c:	429a      	cmp	r2, r3
 800541e:	bf8c      	ite	hi
 8005420:	2301      	movhi	r3, #1
 8005422:	2300      	movls	r3, #0
 8005424:	b2db      	uxtb	r3, r3
 8005426:	2b00      	cmp	r3, #0
 8005428:	d011      	beq.n	800544e <_ZN6BME2806bme2804mainEv+0x1fa>
						bme280_state=bme280_init;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	2200      	movs	r2, #0
 800542e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
					}
			break;
 8005432:	e00c      	b.n	800544e <_ZN6BME2806bme2804mainEv+0x1fa>
		default: // if we don't know what state we're in, re-init
			bme280_state=bme280_init;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2200      	movs	r2, #0
 8005438:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			break;
 800543c:	e008      	b.n	8005450 <_ZN6BME2806bme2804mainEv+0x1fc>
			break;
 800543e:	bf00      	nop
 8005440:	e006      	b.n	8005450 <_ZN6BME2806bme2804mainEv+0x1fc>
			break;
 8005442:	bf00      	nop
 8005444:	e004      	b.n	8005450 <_ZN6BME2806bme2804mainEv+0x1fc>
			break;
 8005446:	bf00      	nop
 8005448:	e002      	b.n	8005450 <_ZN6BME2806bme2804mainEv+0x1fc>
			break;
 800544a:	bf00      	nop
 800544c:	e000      	b.n	8005450 <_ZN6BME2806bme2804mainEv+0x1fc>
			break;
 800544e:	bf00      	nop
	}
}
 8005450:	bf00      	nop
 8005452:	3708      	adds	r7, #8
 8005454:	46bd      	mov	sp, r7
 8005456:	bd80      	pop	{r7, pc}

08005458 <_ZN6BME2806bme2808readReg8EPNS_13bme280_reg8_tE>:

/*
 * virtual functions overridden in bme280i2c and bme280spi child classes
 * */
uint8_t bme280::readReg8(bme280_reg8_t *bme280_reg_addr){
 8005458:	b480      	push	{r7}
 800545a:	b083      	sub	sp, #12
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
 8005460:	6039      	str	r1, [r7, #0]
	return 0;
 8005462:	2300      	movs	r3, #0
}
 8005464:	4618      	mov	r0, r3
 8005466:	370c      	adds	r7, #12
 8005468:	46bd      	mov	sp, r7
 800546a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546e:	4770      	bx	lr

08005470 <_ZN6BME2806bme2809writeReg8EPNS_13bme280_reg8_tE>:

uint8_t bme280::writeReg8(bme280_reg8_t *bme280_reg_addr){
 8005470:	b480      	push	{r7}
 8005472:	b083      	sub	sp, #12
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
 8005478:	6039      	str	r1, [r7, #0]
	return 0;
 800547a:	2300      	movs	r3, #0
}
 800547c:	4618      	mov	r0, r3
 800547e:	370c      	adds	r7, #12
 8005480:	46bd      	mov	sp, r7
 8005482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005486:	4770      	bx	lr

08005488 <_ZN6BME2806bme28012readRegMultiENS_17bme280_reg_addr_tEPhh>:

void bme280::readRegMulti(bme280_reg_addr_t addr_t,uint8_t *buf,uint8_t numRegs){
 8005488:	b480      	push	{r7}
 800548a:	b085      	sub	sp, #20
 800548c:	af00      	add	r7, sp, #0
 800548e:	60f8      	str	r0, [r7, #12]
 8005490:	607a      	str	r2, [r7, #4]
 8005492:	461a      	mov	r2, r3
 8005494:	460b      	mov	r3, r1
 8005496:	72fb      	strb	r3, [r7, #11]
 8005498:	4613      	mov	r3, r2
 800549a:	72bb      	strb	r3, [r7, #10]
}
 800549c:	bf00      	nop
 800549e:	3714      	adds	r7, #20
 80054a0:	46bd      	mov	sp, r7
 80054a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a6:	4770      	bx	lr

080054a8 <_ZN6BME2806bme28013writeRegMultiEv>:

void bme280::writeRegMulti(){
 80054a8:	b480      	push	{r7}
 80054aa:	b083      	sub	sp, #12
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
}
 80054b0:	bf00      	nop
 80054b2:	370c      	adds	r7, #12
 80054b4:	46bd      	mov	sp, r7
 80054b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ba:	4770      	bx	lr

080054bc <_ZN6BME2806bme2805resetEv>:

void bme280::reset(){
 80054bc:	b580      	push	{r7, lr}
 80054be:	b084      	sub	sp, #16
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
	bme280_reg8_t bme280_reset_reg = {bme280_reg_reset_addr,bme280_reset_value};
 80054c4:	4b07      	ldr	r3, [pc, #28]	; (80054e4 <_ZN6BME2806bme2805resetEv+0x28>)
 80054c6:	881b      	ldrh	r3, [r3, #0]
 80054c8:	81bb      	strh	r3, [r7, #12]
	writeReg8(&bme280_reset_reg);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	3310      	adds	r3, #16
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f107 020c 	add.w	r2, r7, #12
 80054d6:	4611      	mov	r1, r2
 80054d8:	6878      	ldr	r0, [r7, #4]
 80054da:	4798      	blx	r3
}
 80054dc:	bf00      	nop
 80054de:	3710      	adds	r7, #16
 80054e0:	46bd      	mov	sp, r7
 80054e2:	bd80      	pop	{r7, pc}
 80054e4:	0800b40c 	.word	0x0800b40c

080054e8 <_ZN6BME2806bme28026bme280_compensate_T_doubleEl>:

/* Taken from bme280 Datasheet */
double bme280::bme280_compensate_T_double(bme280_S32_t adc_T){
 80054e8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80054ec:	b088      	sub	sp, #32
 80054ee:	af00      	add	r7, sp, #0
 80054f0:	6078      	str	r0, [r7, #4]
 80054f2:	6039      	str	r1, [r7, #0]
	double var1, var2, T;
	var1 = (((double)adc_T)/16384.0 - ((double)dig_T1)/1024.0) *((double)dig_T2);
 80054f4:	6838      	ldr	r0, [r7, #0]
 80054f6:	f7fb f815 	bl	8000524 <__aeabi_i2d>
 80054fa:	f04f 0200 	mov.w	r2, #0
 80054fe:	4b5a      	ldr	r3, [pc, #360]	; (8005668 <_ZN6BME2806bme28026bme280_compensate_T_doubleEl+0x180>)
 8005500:	f7fb f9a4 	bl	800084c <__aeabi_ddiv>
 8005504:	4602      	mov	r2, r0
 8005506:	460b      	mov	r3, r1
 8005508:	4614      	mov	r4, r2
 800550a:	461d      	mov	r5, r3
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005510:	4618      	mov	r0, r3
 8005512:	f7fa fff7 	bl	8000504 <__aeabi_ui2d>
 8005516:	f04f 0200 	mov.w	r2, #0
 800551a:	4b54      	ldr	r3, [pc, #336]	; (800566c <_ZN6BME2806bme28026bme280_compensate_T_doubleEl+0x184>)
 800551c:	f7fb f996 	bl	800084c <__aeabi_ddiv>
 8005520:	4602      	mov	r2, r0
 8005522:	460b      	mov	r3, r1
 8005524:	4620      	mov	r0, r4
 8005526:	4629      	mov	r1, r5
 8005528:	f7fa feae 	bl	8000288 <__aeabi_dsub>
 800552c:	4602      	mov	r2, r0
 800552e:	460b      	mov	r3, r1
 8005530:	4614      	mov	r4, r2
 8005532:	461d      	mov	r5, r3
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	; 0x2e
 800553a:	4618      	mov	r0, r3
 800553c:	f7fa fff2 	bl	8000524 <__aeabi_i2d>
 8005540:	4602      	mov	r2, r0
 8005542:	460b      	mov	r3, r1
 8005544:	4620      	mov	r0, r4
 8005546:	4629      	mov	r1, r5
 8005548:	f7fb f856 	bl	80005f8 <__aeabi_dmul>
 800554c:	4602      	mov	r2, r0
 800554e:	460b      	mov	r3, r1
 8005550:	e9c7 2306 	strd	r2, r3, [r7, #24]
	var2 = ((((double)adc_T)/131072.0 - ((double)dig_T1)/8192.0)*(((double)adc_T)/13172.0 - ((double)dig_T1)/8192.0))*((double)dig_T3);
 8005554:	6838      	ldr	r0, [r7, #0]
 8005556:	f7fa ffe5 	bl	8000524 <__aeabi_i2d>
 800555a:	f04f 0200 	mov.w	r2, #0
 800555e:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 8005562:	f7fb f973 	bl	800084c <__aeabi_ddiv>
 8005566:	4602      	mov	r2, r0
 8005568:	460b      	mov	r3, r1
 800556a:	4614      	mov	r4, r2
 800556c:	461d      	mov	r5, r3
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005572:	4618      	mov	r0, r3
 8005574:	f7fa ffc6 	bl	8000504 <__aeabi_ui2d>
 8005578:	f04f 0200 	mov.w	r2, #0
 800557c:	4b3c      	ldr	r3, [pc, #240]	; (8005670 <_ZN6BME2806bme28026bme280_compensate_T_doubleEl+0x188>)
 800557e:	f7fb f965 	bl	800084c <__aeabi_ddiv>
 8005582:	4602      	mov	r2, r0
 8005584:	460b      	mov	r3, r1
 8005586:	4620      	mov	r0, r4
 8005588:	4629      	mov	r1, r5
 800558a:	f7fa fe7d 	bl	8000288 <__aeabi_dsub>
 800558e:	4602      	mov	r2, r0
 8005590:	460b      	mov	r3, r1
 8005592:	4614      	mov	r4, r2
 8005594:	461d      	mov	r5, r3
 8005596:	6838      	ldr	r0, [r7, #0]
 8005598:	f7fa ffc4 	bl	8000524 <__aeabi_i2d>
 800559c:	a330      	add	r3, pc, #192	; (adr r3, 8005660 <_ZN6BME2806bme28026bme280_compensate_T_doubleEl+0x178>)
 800559e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055a2:	f7fb f953 	bl	800084c <__aeabi_ddiv>
 80055a6:	4602      	mov	r2, r0
 80055a8:	460b      	mov	r3, r1
 80055aa:	4690      	mov	r8, r2
 80055ac:	4699      	mov	r9, r3
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80055b2:	4618      	mov	r0, r3
 80055b4:	f7fa ffa6 	bl	8000504 <__aeabi_ui2d>
 80055b8:	f04f 0200 	mov.w	r2, #0
 80055bc:	4b2c      	ldr	r3, [pc, #176]	; (8005670 <_ZN6BME2806bme28026bme280_compensate_T_doubleEl+0x188>)
 80055be:	f7fb f945 	bl	800084c <__aeabi_ddiv>
 80055c2:	4602      	mov	r2, r0
 80055c4:	460b      	mov	r3, r1
 80055c6:	4640      	mov	r0, r8
 80055c8:	4649      	mov	r1, r9
 80055ca:	f7fa fe5d 	bl	8000288 <__aeabi_dsub>
 80055ce:	4602      	mov	r2, r0
 80055d0:	460b      	mov	r3, r1
 80055d2:	4620      	mov	r0, r4
 80055d4:	4629      	mov	r1, r5
 80055d6:	f7fb f80f 	bl	80005f8 <__aeabi_dmul>
 80055da:	4602      	mov	r2, r0
 80055dc:	460b      	mov	r3, r1
 80055de:	4614      	mov	r4, r2
 80055e0:	461d      	mov	r5, r3
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 80055e8:	4618      	mov	r0, r3
 80055ea:	f7fa ff9b 	bl	8000524 <__aeabi_i2d>
 80055ee:	4602      	mov	r2, r0
 80055f0:	460b      	mov	r3, r1
 80055f2:	4620      	mov	r0, r4
 80055f4:	4629      	mov	r1, r5
 80055f6:	f7fa ffff 	bl	80005f8 <__aeabi_dmul>
 80055fa:	4602      	mov	r2, r0
 80055fc:	460b      	mov	r3, r1
 80055fe:	e9c7 2304 	strd	r2, r3, [r7, #16]
	t_fine = (bme280_S32_t)(var1+var2);
 8005602:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005606:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800560a:	f7fa fe3f 	bl	800028c <__adddf3>
 800560e:	4602      	mov	r2, r0
 8005610:	460b      	mov	r3, r1
 8005612:	4610      	mov	r0, r2
 8005614:	4619      	mov	r1, r3
 8005616:	f7fb fa9f 	bl	8000b58 <__aeabi_d2iz>
 800561a:	4602      	mov	r2, r0
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	61da      	str	r2, [r3, #28]
	T=(var1+var2)/5120.0;
 8005620:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005624:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005628:	f7fa fe30 	bl	800028c <__adddf3>
 800562c:	4602      	mov	r2, r0
 800562e:	460b      	mov	r3, r1
 8005630:	4610      	mov	r0, r2
 8005632:	4619      	mov	r1, r3
 8005634:	f04f 0200 	mov.w	r2, #0
 8005638:	4b0e      	ldr	r3, [pc, #56]	; (8005674 <_ZN6BME2806bme28026bme280_compensate_T_doubleEl+0x18c>)
 800563a:	f7fb f907 	bl	800084c <__aeabi_ddiv>
 800563e:	4602      	mov	r2, r0
 8005640:	460b      	mov	r3, r1
 8005642:	e9c7 2302 	strd	r2, r3, [r7, #8]
	return T;
 8005646:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800564a:	ec43 2b17 	vmov	d7, r2, r3
}
 800564e:	eeb0 0a47 	vmov.f32	s0, s14
 8005652:	eef0 0a67 	vmov.f32	s1, s15
 8005656:	3720      	adds	r7, #32
 8005658:	46bd      	mov	sp, r7
 800565a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800565e:	bf00      	nop
 8005660:	00000000 	.word	0x00000000
 8005664:	40c9ba00 	.word	0x40c9ba00
 8005668:	40d00000 	.word	0x40d00000
 800566c:	40900000 	.word	0x40900000
 8005670:	40c00000 	.word	0x40c00000
 8005674:	40b40000 	.word	0x40b40000

08005678 <_ZN6BME2806bme28026bme280_compensate_P_doubleEl>:

/* Taken from bme280 Datasheet */
double bme280::bme280_compensate_P_double(bme280_S32_t adc_P){
 8005678:	b5b0      	push	{r4, r5, r7, lr}
 800567a:	b088      	sub	sp, #32
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
 8005680:	6039      	str	r1, [r7, #0]
	double var1, var2, P;
	var1 = ((double)t_fine/2.0)-64000.0;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	69db      	ldr	r3, [r3, #28]
 8005686:	4618      	mov	r0, r3
 8005688:	f7fa ff4c 	bl	8000524 <__aeabi_i2d>
 800568c:	f04f 0200 	mov.w	r2, #0
 8005690:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005694:	f7fb f8da 	bl	800084c <__aeabi_ddiv>
 8005698:	4602      	mov	r2, r0
 800569a:	460b      	mov	r3, r1
 800569c:	4610      	mov	r0, r2
 800569e:	4619      	mov	r1, r3
 80056a0:	f04f 0200 	mov.w	r2, #0
 80056a4:	4b9a      	ldr	r3, [pc, #616]	; (8005910 <_ZN6BME2806bme28026bme280_compensate_P_doubleEl+0x298>)
 80056a6:	f7fa fdef 	bl	8000288 <__aeabi_dsub>
 80056aa:	4602      	mov	r2, r0
 80056ac:	460b      	mov	r3, r1
 80056ae:	e9c7 2306 	strd	r2, r3, [r7, #24]
	var2 = var1*var1*((double)dig_P6)/32768.0;
 80056b2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80056b6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80056ba:	f7fa ff9d 	bl	80005f8 <__aeabi_dmul>
 80056be:	4602      	mov	r2, r0
 80056c0:	460b      	mov	r3, r1
 80056c2:	4614      	mov	r4, r2
 80056c4:	461d      	mov	r5, r3
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80056cc:	4618      	mov	r0, r3
 80056ce:	f7fa ff29 	bl	8000524 <__aeabi_i2d>
 80056d2:	4602      	mov	r2, r0
 80056d4:	460b      	mov	r3, r1
 80056d6:	4620      	mov	r0, r4
 80056d8:	4629      	mov	r1, r5
 80056da:	f7fa ff8d 	bl	80005f8 <__aeabi_dmul>
 80056de:	4602      	mov	r2, r0
 80056e0:	460b      	mov	r3, r1
 80056e2:	4610      	mov	r0, r2
 80056e4:	4619      	mov	r1, r3
 80056e6:	f04f 0200 	mov.w	r2, #0
 80056ea:	4b8a      	ldr	r3, [pc, #552]	; (8005914 <_ZN6BME2806bme28026bme280_compensate_P_doubleEl+0x29c>)
 80056ec:	f7fb f8ae 	bl	800084c <__aeabi_ddiv>
 80056f0:	4602      	mov	r2, r0
 80056f2:	460b      	mov	r3, r1
 80056f4:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var2 = var2+var1 * ((double)dig_P5)*2.0;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	f9b3 303a 	ldrsh.w	r3, [r3, #58]	; 0x3a
 80056fe:	4618      	mov	r0, r3
 8005700:	f7fa ff10 	bl	8000524 <__aeabi_i2d>
 8005704:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005708:	f7fa ff76 	bl	80005f8 <__aeabi_dmul>
 800570c:	4602      	mov	r2, r0
 800570e:	460b      	mov	r3, r1
 8005710:	4610      	mov	r0, r2
 8005712:	4619      	mov	r1, r3
 8005714:	4602      	mov	r2, r0
 8005716:	460b      	mov	r3, r1
 8005718:	f7fa fdb8 	bl	800028c <__adddf3>
 800571c:	4602      	mov	r2, r0
 800571e:	460b      	mov	r3, r1
 8005720:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005724:	f7fa fdb2 	bl	800028c <__adddf3>
 8005728:	4602      	mov	r2, r0
 800572a:	460b      	mov	r3, r1
 800572c:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var2 = (var2/4.0)+(((double)dig_P4)*65536.0);
 8005730:	f04f 0200 	mov.w	r2, #0
 8005734:	4b78      	ldr	r3, [pc, #480]	; (8005918 <_ZN6BME2806bme28026bme280_compensate_P_doubleEl+0x2a0>)
 8005736:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800573a:	f7fb f887 	bl	800084c <__aeabi_ddiv>
 800573e:	4602      	mov	r2, r0
 8005740:	460b      	mov	r3, r1
 8005742:	4614      	mov	r4, r2
 8005744:	461d      	mov	r5, r3
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	f9b3 3038 	ldrsh.w	r3, [r3, #56]	; 0x38
 800574c:	4618      	mov	r0, r3
 800574e:	f7fa fee9 	bl	8000524 <__aeabi_i2d>
 8005752:	f04f 0200 	mov.w	r2, #0
 8005756:	4b71      	ldr	r3, [pc, #452]	; (800591c <_ZN6BME2806bme28026bme280_compensate_P_doubleEl+0x2a4>)
 8005758:	f7fa ff4e 	bl	80005f8 <__aeabi_dmul>
 800575c:	4602      	mov	r2, r0
 800575e:	460b      	mov	r3, r1
 8005760:	4620      	mov	r0, r4
 8005762:	4629      	mov	r1, r5
 8005764:	f7fa fd92 	bl	800028c <__adddf3>
 8005768:	4602      	mov	r2, r0
 800576a:	460b      	mov	r3, r1
 800576c:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var1 = (((double)dig_P3)*var1*var1/524288.0+((double)dig_P2)*var1)/524288.0;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	f9b3 3036 	ldrsh.w	r3, [r3, #54]	; 0x36
 8005776:	4618      	mov	r0, r3
 8005778:	f7fa fed4 	bl	8000524 <__aeabi_i2d>
 800577c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005780:	f7fa ff3a 	bl	80005f8 <__aeabi_dmul>
 8005784:	4602      	mov	r2, r0
 8005786:	460b      	mov	r3, r1
 8005788:	4610      	mov	r0, r2
 800578a:	4619      	mov	r1, r3
 800578c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005790:	f7fa ff32 	bl	80005f8 <__aeabi_dmul>
 8005794:	4602      	mov	r2, r0
 8005796:	460b      	mov	r3, r1
 8005798:	4610      	mov	r0, r2
 800579a:	4619      	mov	r1, r3
 800579c:	f04f 0200 	mov.w	r2, #0
 80057a0:	4b5f      	ldr	r3, [pc, #380]	; (8005920 <_ZN6BME2806bme28026bme280_compensate_P_doubleEl+0x2a8>)
 80057a2:	f7fb f853 	bl	800084c <__aeabi_ddiv>
 80057a6:	4602      	mov	r2, r0
 80057a8:	460b      	mov	r3, r1
 80057aa:	4614      	mov	r4, r2
 80057ac:	461d      	mov	r5, r3
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	f9b3 3034 	ldrsh.w	r3, [r3, #52]	; 0x34
 80057b4:	4618      	mov	r0, r3
 80057b6:	f7fa feb5 	bl	8000524 <__aeabi_i2d>
 80057ba:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80057be:	f7fa ff1b 	bl	80005f8 <__aeabi_dmul>
 80057c2:	4602      	mov	r2, r0
 80057c4:	460b      	mov	r3, r1
 80057c6:	4620      	mov	r0, r4
 80057c8:	4629      	mov	r1, r5
 80057ca:	f7fa fd5f 	bl	800028c <__adddf3>
 80057ce:	4602      	mov	r2, r0
 80057d0:	460b      	mov	r3, r1
 80057d2:	4610      	mov	r0, r2
 80057d4:	4619      	mov	r1, r3
 80057d6:	f04f 0200 	mov.w	r2, #0
 80057da:	4b51      	ldr	r3, [pc, #324]	; (8005920 <_ZN6BME2806bme28026bme280_compensate_P_doubleEl+0x2a8>)
 80057dc:	f7fb f836 	bl	800084c <__aeabi_ddiv>
 80057e0:	4602      	mov	r2, r0
 80057e2:	460b      	mov	r3, r1
 80057e4:	e9c7 2306 	strd	r2, r3, [r7, #24]
	var1 = (1.0+var1/32768.0)*((double)dig_P1);
 80057e8:	f04f 0200 	mov.w	r2, #0
 80057ec:	4b49      	ldr	r3, [pc, #292]	; (8005914 <_ZN6BME2806bme28026bme280_compensate_P_doubleEl+0x29c>)
 80057ee:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80057f2:	f7fb f82b 	bl	800084c <__aeabi_ddiv>
 80057f6:	4602      	mov	r2, r0
 80057f8:	460b      	mov	r3, r1
 80057fa:	4610      	mov	r0, r2
 80057fc:	4619      	mov	r1, r3
 80057fe:	f04f 0200 	mov.w	r2, #0
 8005802:	4b48      	ldr	r3, [pc, #288]	; (8005924 <_ZN6BME2806bme28026bme280_compensate_P_doubleEl+0x2ac>)
 8005804:	f7fa fd42 	bl	800028c <__adddf3>
 8005808:	4602      	mov	r2, r0
 800580a:	460b      	mov	r3, r1
 800580c:	4614      	mov	r4, r2
 800580e:	461d      	mov	r5, r3
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005814:	4618      	mov	r0, r3
 8005816:	f7fa fe75 	bl	8000504 <__aeabi_ui2d>
 800581a:	4602      	mov	r2, r0
 800581c:	460b      	mov	r3, r1
 800581e:	4620      	mov	r0, r4
 8005820:	4629      	mov	r1, r5
 8005822:	f7fa fee9 	bl	80005f8 <__aeabi_dmul>
 8005826:	4602      	mov	r2, r0
 8005828:	460b      	mov	r3, r1
 800582a:	e9c7 2306 	strd	r2, r3, [r7, #24]
	if(var1 == 0.0){
 800582e:	f04f 0200 	mov.w	r2, #0
 8005832:	f04f 0300 	mov.w	r3, #0
 8005836:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800583a:	f7fb f945 	bl	8000ac8 <__aeabi_dcmpeq>
 800583e:	4603      	mov	r3, r0
 8005840:	2b00      	cmp	r3, #0
 8005842:	d004      	beq.n	800584e <_ZN6BME2806bme28026bme280_compensate_P_doubleEl+0x1d6>
		return 0;
 8005844:	f04f 0200 	mov.w	r2, #0
 8005848:	f04f 0300 	mov.w	r3, #0
 800584c:	e050      	b.n	80058f0 <_ZN6BME2806bme28026bme280_compensate_P_doubleEl+0x278>
	}
	P=1048576.0 - (double)adc_P;
 800584e:	6838      	ldr	r0, [r7, #0]
 8005850:	f7fa fe68 	bl	8000524 <__aeabi_i2d>
 8005854:	4602      	mov	r2, r0
 8005856:	460b      	mov	r3, r1
 8005858:	f04f 0000 	mov.w	r0, #0
 800585c:	4932      	ldr	r1, [pc, #200]	; (8005928 <_ZN6BME2806bme28026bme280_compensate_P_doubleEl+0x2b0>)
 800585e:	f7fa fd13 	bl	8000288 <__aeabi_dsub>
 8005862:	4602      	mov	r2, r0
 8005864:	460b      	mov	r3, r1
 8005866:	e9c7 2302 	strd	r2, r3, [r7, #8]
	P=(P-(var2/4096.0))*6250.0/var1;
 800586a:	f04f 0200 	mov.w	r2, #0
 800586e:	4b2f      	ldr	r3, [pc, #188]	; (800592c <_ZN6BME2806bme28026bme280_compensate_P_doubleEl+0x2b4>)
 8005870:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005874:	f7fa ffea 	bl	800084c <__aeabi_ddiv>
 8005878:	4602      	mov	r2, r0
 800587a:	460b      	mov	r3, r1
 800587c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005880:	f7fa fd02 	bl	8000288 <__aeabi_dsub>
 8005884:	4602      	mov	r2, r0
 8005886:	460b      	mov	r3, r1
 8005888:	4610      	mov	r0, r2
 800588a:	4619      	mov	r1, r3
 800588c:	a31e      	add	r3, pc, #120	; (adr r3, 8005908 <_ZN6BME2806bme28026bme280_compensate_P_doubleEl+0x290>)
 800588e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005892:	f7fa feb1 	bl	80005f8 <__aeabi_dmul>
 8005896:	4602      	mov	r2, r0
 8005898:	460b      	mov	r3, r1
 800589a:	4610      	mov	r0, r2
 800589c:	4619      	mov	r1, r3
 800589e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80058a2:	f7fa ffd3 	bl	800084c <__aeabi_ddiv>
 80058a6:	4602      	mov	r2, r0
 80058a8:	460b      	mov	r3, r1
 80058aa:	e9c7 2302 	strd	r2, r3, [r7, #8]
	var1 = ((double)dig_P9)*P*P/2147483648.0;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	; 0x42
 80058b4:	4618      	mov	r0, r3
 80058b6:	f7fa fe35 	bl	8000524 <__aeabi_i2d>
 80058ba:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80058be:	f7fa fe9b 	bl	80005f8 <__aeabi_dmul>
 80058c2:	4602      	mov	r2, r0
 80058c4:	460b      	mov	r3, r1
 80058c6:	4610      	mov	r0, r2
 80058c8:	4619      	mov	r1, r3
 80058ca:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80058ce:	f7fa fe93 	bl	80005f8 <__aeabi_dmul>
 80058d2:	4602      	mov	r2, r0
 80058d4:	460b      	mov	r3, r1
 80058d6:	4610      	mov	r0, r2
 80058d8:	4619      	mov	r1, r3
 80058da:	f04f 0200 	mov.w	r2, #0
 80058de:	4b14      	ldr	r3, [pc, #80]	; (8005930 <_ZN6BME2806bme28026bme280_compensate_P_doubleEl+0x2b8>)
 80058e0:	f7fa ffb4 	bl	800084c <__aeabi_ddiv>
 80058e4:	4602      	mov	r2, r0
 80058e6:	460b      	mov	r3, r1
 80058e8:	e9c7 2306 	strd	r2, r3, [r7, #24]
	return P;
 80058ec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
}
 80058f0:	ec43 2b17 	vmov	d7, r2, r3
 80058f4:	eeb0 0a47 	vmov.f32	s0, s14
 80058f8:	eef0 0a67 	vmov.f32	s1, s15
 80058fc:	3720      	adds	r7, #32
 80058fe:	46bd      	mov	sp, r7
 8005900:	bdb0      	pop	{r4, r5, r7, pc}
 8005902:	bf00      	nop
 8005904:	f3af 8000 	nop.w
 8005908:	00000000 	.word	0x00000000
 800590c:	40b86a00 	.word	0x40b86a00
 8005910:	40ef4000 	.word	0x40ef4000
 8005914:	40e00000 	.word	0x40e00000
 8005918:	40100000 	.word	0x40100000
 800591c:	40f00000 	.word	0x40f00000
 8005920:	41200000 	.word	0x41200000
 8005924:	3ff00000 	.word	0x3ff00000
 8005928:	41300000 	.word	0x41300000
 800592c:	40b00000 	.word	0x40b00000
 8005930:	41e00000 	.word	0x41e00000

08005934 <_ZN6BME2806bme28026bme280_compensate_H_doubleEl>:

double bme280::bme280_compensate_H_double(bme280_S32_t adc_H){
 8005934:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005938:	b084      	sub	sp, #16
 800593a:	af00      	add	r7, sp, #0
 800593c:	6078      	str	r0, [r7, #4]
 800593e:	6039      	str	r1, [r7, #0]
	double var_H;
	var_H = (((double)t_fine) - 76800.0);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	69db      	ldr	r3, [r3, #28]
 8005944:	4618      	mov	r0, r3
 8005946:	f7fa fded 	bl	8000524 <__aeabi_i2d>
 800594a:	f04f 0200 	mov.w	r2, #0
 800594e:	4b78      	ldr	r3, [pc, #480]	; (8005b30 <_ZN6BME2806bme28026bme280_compensate_H_doubleEl+0x1fc>)
 8005950:	f7fa fc9a 	bl	8000288 <__aeabi_dsub>
 8005954:	4602      	mov	r2, r0
 8005956:	460b      	mov	r3, r1
 8005958:	e9c7 2302 	strd	r2, r3, [r7, #8]
	var_H = (adc_H-(((double)dig_H4)*64.0+((double)dig_H5)/16384.0*var_H))*(((double)dig_H2)/65536.0*(1.0+((double)dig_H6)/67108864.0*var_H*(1.0+((double)dig_H3)/67108864.0*var_H)));
 800595c:	6838      	ldr	r0, [r7, #0]
 800595e:	f7fa fde1 	bl	8000524 <__aeabi_i2d>
 8005962:	4604      	mov	r4, r0
 8005964:	460d      	mov	r5, r1
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 800596c:	4618      	mov	r0, r3
 800596e:	f7fa fdd9 	bl	8000524 <__aeabi_i2d>
 8005972:	f04f 0200 	mov.w	r2, #0
 8005976:	4b6f      	ldr	r3, [pc, #444]	; (8005b34 <_ZN6BME2806bme28026bme280_compensate_H_doubleEl+0x200>)
 8005978:	f7fa fe3e 	bl	80005f8 <__aeabi_dmul>
 800597c:	4602      	mov	r2, r0
 800597e:	460b      	mov	r3, r1
 8005980:	4690      	mov	r8, r2
 8005982:	4699      	mov	r9, r3
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	; 0x28
 800598a:	4618      	mov	r0, r3
 800598c:	f7fa fdca 	bl	8000524 <__aeabi_i2d>
 8005990:	f04f 0200 	mov.w	r2, #0
 8005994:	4b68      	ldr	r3, [pc, #416]	; (8005b38 <_ZN6BME2806bme28026bme280_compensate_H_doubleEl+0x204>)
 8005996:	f7fa ff59 	bl	800084c <__aeabi_ddiv>
 800599a:	4602      	mov	r2, r0
 800599c:	460b      	mov	r3, r1
 800599e:	4610      	mov	r0, r2
 80059a0:	4619      	mov	r1, r3
 80059a2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80059a6:	f7fa fe27 	bl	80005f8 <__aeabi_dmul>
 80059aa:	4602      	mov	r2, r0
 80059ac:	460b      	mov	r3, r1
 80059ae:	4640      	mov	r0, r8
 80059b0:	4649      	mov	r1, r9
 80059b2:	f7fa fc6b 	bl	800028c <__adddf3>
 80059b6:	4602      	mov	r2, r0
 80059b8:	460b      	mov	r3, r1
 80059ba:	4620      	mov	r0, r4
 80059bc:	4629      	mov	r1, r5
 80059be:	f7fa fc63 	bl	8000288 <__aeabi_dsub>
 80059c2:	4602      	mov	r2, r0
 80059c4:	460b      	mov	r3, r1
 80059c6:	4614      	mov	r4, r2
 80059c8:	461d      	mov	r5, r3
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 80059d0:	4618      	mov	r0, r3
 80059d2:	f7fa fda7 	bl	8000524 <__aeabi_i2d>
 80059d6:	f04f 0200 	mov.w	r2, #0
 80059da:	4b58      	ldr	r3, [pc, #352]	; (8005b3c <_ZN6BME2806bme28026bme280_compensate_H_doubleEl+0x208>)
 80059dc:	f7fa ff36 	bl	800084c <__aeabi_ddiv>
 80059e0:	4602      	mov	r2, r0
 80059e2:	460b      	mov	r3, r1
 80059e4:	4690      	mov	r8, r2
 80059e6:	4699      	mov	r9, r3
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	f993 302a 	ldrsb.w	r3, [r3, #42]	; 0x2a
 80059ee:	4618      	mov	r0, r3
 80059f0:	f7fa fd98 	bl	8000524 <__aeabi_i2d>
 80059f4:	f04f 0200 	mov.w	r2, #0
 80059f8:	4b51      	ldr	r3, [pc, #324]	; (8005b40 <_ZN6BME2806bme28026bme280_compensate_H_doubleEl+0x20c>)
 80059fa:	f7fa ff27 	bl	800084c <__aeabi_ddiv>
 80059fe:	4602      	mov	r2, r0
 8005a00:	460b      	mov	r3, r1
 8005a02:	4610      	mov	r0, r2
 8005a04:	4619      	mov	r1, r3
 8005a06:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005a0a:	f7fa fdf5 	bl	80005f8 <__aeabi_dmul>
 8005a0e:	4602      	mov	r2, r0
 8005a10:	460b      	mov	r3, r1
 8005a12:	4692      	mov	sl, r2
 8005a14:	469b      	mov	fp, r3
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	f7fa fd71 	bl	8000504 <__aeabi_ui2d>
 8005a22:	f04f 0200 	mov.w	r2, #0
 8005a26:	4b46      	ldr	r3, [pc, #280]	; (8005b40 <_ZN6BME2806bme28026bme280_compensate_H_doubleEl+0x20c>)
 8005a28:	f7fa ff10 	bl	800084c <__aeabi_ddiv>
 8005a2c:	4602      	mov	r2, r0
 8005a2e:	460b      	mov	r3, r1
 8005a30:	4610      	mov	r0, r2
 8005a32:	4619      	mov	r1, r3
 8005a34:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005a38:	f7fa fdde 	bl	80005f8 <__aeabi_dmul>
 8005a3c:	4602      	mov	r2, r0
 8005a3e:	460b      	mov	r3, r1
 8005a40:	4610      	mov	r0, r2
 8005a42:	4619      	mov	r1, r3
 8005a44:	f04f 0200 	mov.w	r2, #0
 8005a48:	4b3e      	ldr	r3, [pc, #248]	; (8005b44 <_ZN6BME2806bme28026bme280_compensate_H_doubleEl+0x210>)
 8005a4a:	f7fa fc1f 	bl	800028c <__adddf3>
 8005a4e:	4602      	mov	r2, r0
 8005a50:	460b      	mov	r3, r1
 8005a52:	4650      	mov	r0, sl
 8005a54:	4659      	mov	r1, fp
 8005a56:	f7fa fdcf 	bl	80005f8 <__aeabi_dmul>
 8005a5a:	4602      	mov	r2, r0
 8005a5c:	460b      	mov	r3, r1
 8005a5e:	4610      	mov	r0, r2
 8005a60:	4619      	mov	r1, r3
 8005a62:	f04f 0200 	mov.w	r2, #0
 8005a66:	4b37      	ldr	r3, [pc, #220]	; (8005b44 <_ZN6BME2806bme28026bme280_compensate_H_doubleEl+0x210>)
 8005a68:	f7fa fc10 	bl	800028c <__adddf3>
 8005a6c:	4602      	mov	r2, r0
 8005a6e:	460b      	mov	r3, r1
 8005a70:	4640      	mov	r0, r8
 8005a72:	4649      	mov	r1, r9
 8005a74:	f7fa fdc0 	bl	80005f8 <__aeabi_dmul>
 8005a78:	4602      	mov	r2, r0
 8005a7a:	460b      	mov	r3, r1
 8005a7c:	4620      	mov	r0, r4
 8005a7e:	4629      	mov	r1, r5
 8005a80:	f7fa fdba 	bl	80005f8 <__aeabi_dmul>
 8005a84:	4602      	mov	r2, r0
 8005a86:	460b      	mov	r3, r1
 8005a88:	e9c7 2302 	strd	r2, r3, [r7, #8]
	var_H = var_H*(1.0-((double)dig_H1)*var_H/524288.0);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005a92:	4618      	mov	r0, r3
 8005a94:	f7fa fd36 	bl	8000504 <__aeabi_ui2d>
 8005a98:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005a9c:	f7fa fdac 	bl	80005f8 <__aeabi_dmul>
 8005aa0:	4602      	mov	r2, r0
 8005aa2:	460b      	mov	r3, r1
 8005aa4:	4610      	mov	r0, r2
 8005aa6:	4619      	mov	r1, r3
 8005aa8:	f04f 0200 	mov.w	r2, #0
 8005aac:	4b26      	ldr	r3, [pc, #152]	; (8005b48 <_ZN6BME2806bme28026bme280_compensate_H_doubleEl+0x214>)
 8005aae:	f7fa fecd 	bl	800084c <__aeabi_ddiv>
 8005ab2:	4602      	mov	r2, r0
 8005ab4:	460b      	mov	r3, r1
 8005ab6:	f04f 0000 	mov.w	r0, #0
 8005aba:	4922      	ldr	r1, [pc, #136]	; (8005b44 <_ZN6BME2806bme28026bme280_compensate_H_doubleEl+0x210>)
 8005abc:	f7fa fbe4 	bl	8000288 <__aeabi_dsub>
 8005ac0:	4602      	mov	r2, r0
 8005ac2:	460b      	mov	r3, r1
 8005ac4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005ac8:	f7fa fd96 	bl	80005f8 <__aeabi_dmul>
 8005acc:	4602      	mov	r2, r0
 8005ace:	460b      	mov	r3, r1
 8005ad0:	e9c7 2302 	strd	r2, r3, [r7, #8]
	if(var_H>100.0) {
 8005ad4:	f04f 0200 	mov.w	r2, #0
 8005ad8:	4b1c      	ldr	r3, [pc, #112]	; (8005b4c <_ZN6BME2806bme28026bme280_compensate_H_doubleEl+0x218>)
 8005ada:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005ade:	f7fb f81b 	bl	8000b18 <__aeabi_dcmpgt>
 8005ae2:	4603      	mov	r3, r0
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d005      	beq.n	8005af4 <_ZN6BME2806bme28026bme280_compensate_H_doubleEl+0x1c0>
		var_H = 100.0;
 8005ae8:	f04f 0200 	mov.w	r2, #0
 8005aec:	4b17      	ldr	r3, [pc, #92]	; (8005b4c <_ZN6BME2806bme28026bme280_compensate_H_doubleEl+0x218>)
 8005aee:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8005af2:	e010      	b.n	8005b16 <_ZN6BME2806bme28026bme280_compensate_H_doubleEl+0x1e2>
	} else if (var_H<0.0){
 8005af4:	f04f 0200 	mov.w	r2, #0
 8005af8:	f04f 0300 	mov.w	r3, #0
 8005afc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005b00:	f7fa ffec 	bl	8000adc <__aeabi_dcmplt>
 8005b04:	4603      	mov	r3, r0
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d005      	beq.n	8005b16 <_ZN6BME2806bme28026bme280_compensate_H_doubleEl+0x1e2>
		var_H = 0.0;
 8005b0a:	f04f 0200 	mov.w	r2, #0
 8005b0e:	f04f 0300 	mov.w	r3, #0
 8005b12:	e9c7 2302 	strd	r2, r3, [r7, #8]
	}
	return var_H;
 8005b16:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005b1a:	ec43 2b17 	vmov	d7, r2, r3
}
 8005b1e:	eeb0 0a47 	vmov.f32	s0, s14
 8005b22:	eef0 0a67 	vmov.f32	s1, s15
 8005b26:	3710      	adds	r7, #16
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005b2e:	bf00      	nop
 8005b30:	40f2c000 	.word	0x40f2c000
 8005b34:	40500000 	.word	0x40500000
 8005b38:	40d00000 	.word	0x40d00000
 8005b3c:	40f00000 	.word	0x40f00000
 8005b40:	41900000 	.word	0x41900000
 8005b44:	3ff00000 	.word	0x3ff00000
 8005b48:	41200000 	.word	0x41200000
 8005b4c:	40590000 	.word	0x40590000

08005b50 <_ZN6BME2806bme2809readIDRegEv>:

bool bme280::readIDReg(){
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b084      	sub	sp, #16
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
	bme280_reg8_t bme280_id_reg = {bme280_reg_id_addr,0};
 8005b58:	23d0      	movs	r3, #208	; 0xd0
 8005b5a:	733b      	strb	r3, [r7, #12]
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	737b      	strb	r3, [r7, #13]
	readReg8(&bme280_id_reg);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	330c      	adds	r3, #12
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f107 020c 	add.w	r2, r7, #12
 8005b6c:	4611      	mov	r1, r2
 8005b6e:	6878      	ldr	r0, [r7, #4]
 8005b70:	4798      	blx	r3
	if(bme280_id_reg.reg_value==bme280_id){
 8005b72:	7b7b      	ldrb	r3, [r7, #13]
 8005b74:	2b60      	cmp	r3, #96	; 0x60
 8005b76:	d104      	bne.n	8005b82 <_ZN6BME2806bme2809readIDRegEv+0x32>
		this->id.reg_value=bme280_id_reg.reg_value;
 8005b78:	7b7a      	ldrb	r2, [r7, #13]
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	765a      	strb	r2, [r3, #25]
		return true;
 8005b7e:	2301      	movs	r3, #1
 8005b80:	e000      	b.n	8005b84 <_ZN6BME2806bme2809readIDRegEv+0x34>
	}
	return false;
 8005b82:	2300      	movs	r3, #0
}
 8005b84:	4618      	mov	r0, r3
 8005b86:	3710      	adds	r7, #16
 8005b88:	46bd      	mov	sp, r7
 8005b8a:	bd80      	pop	{r7, pc}

08005b8c <_ZN6BME2806bme28013readStatusRegEv>:
void bme280::readCtrlMeas(){
	ctrl_meas.addr=bme280_reg_ctrl_meas_addr;
	readReg8(&ctrl_meas);
}

void bme280::readStatusReg(){
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	b082      	sub	sp, #8
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	6078      	str	r0, [r7, #4]
	status.addr=bme280_reg_status_addr;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	22f3      	movs	r2, #243	; 0xf3
 8005b98:	759a      	strb	r2, [r3, #22]
	readReg8(&status);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	330c      	adds	r3, #12
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	687a      	ldr	r2, [r7, #4]
 8005ba4:	3216      	adds	r2, #22
 8005ba6:	4611      	mov	r1, r2
 8005ba8:	6878      	ldr	r0, [r7, #4]
 8005baa:	4798      	blx	r3
}
 8005bac:	bf00      	nop
 8005bae:	3708      	adds	r7, #8
 8005bb0:	46bd      	mov	sp, r7
 8005bb2:	bd80      	pop	{r7, pc}

08005bb4 <_ZN6BME2806bme2807readCalEv>:

void bme280::readCal(){
 8005bb4:	b590      	push	{r4, r7, lr}
 8005bb6:	b089      	sub	sp, #36	; 0x24
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
	uint8_t calReg[24];
	readRegMulti(bme280_reg_cal_addr,calReg,24);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	3314      	adds	r3, #20
 8005bc2:	681c      	ldr	r4, [r3, #0]
 8005bc4:	f107 0208 	add.w	r2, r7, #8
 8005bc8:	2318      	movs	r3, #24
 8005bca:	2188      	movs	r1, #136	; 0x88
 8005bcc:	6878      	ldr	r0, [r7, #4]
 8005bce:	47a0      	blx	r4
	dig_T1=calReg[1]<<8;
 8005bd0:	7a7b      	ldrb	r3, [r7, #9]
 8005bd2:	b29b      	uxth	r3, r3
 8005bd4:	021b      	lsls	r3, r3, #8
 8005bd6:	b29a      	uxth	r2, r3
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	859a      	strh	r2, [r3, #44]	; 0x2c
	dig_T1|=calReg[0];
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005be0:	7a3b      	ldrb	r3, [r7, #8]
 8005be2:	b29b      	uxth	r3, r3
 8005be4:	4313      	orrs	r3, r2
 8005be6:	b29a      	uxth	r2, r3
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	859a      	strh	r2, [r3, #44]	; 0x2c
	dig_T2=calReg[3]<<8;
 8005bec:	7afb      	ldrb	r3, [r7, #11]
 8005bee:	021b      	lsls	r3, r3, #8
 8005bf0:	b21a      	sxth	r2, r3
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	85da      	strh	r2, [r3, #46]	; 0x2e
	dig_T2|=calReg[2];
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	f9b3 202e 	ldrsh.w	r2, [r3, #46]	; 0x2e
 8005bfc:	7abb      	ldrb	r3, [r7, #10]
 8005bfe:	b21b      	sxth	r3, r3
 8005c00:	4313      	orrs	r3, r2
 8005c02:	b21a      	sxth	r2, r3
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	85da      	strh	r2, [r3, #46]	; 0x2e
	dig_T3=calReg[5]<<8;
 8005c08:	7b7b      	ldrb	r3, [r7, #13]
 8005c0a:	021b      	lsls	r3, r3, #8
 8005c0c:	b21a      	sxth	r2, r3
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	861a      	strh	r2, [r3, #48]	; 0x30
	dig_T3|=calReg[4];
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 8005c18:	7b3b      	ldrb	r3, [r7, #12]
 8005c1a:	b21b      	sxth	r3, r3
 8005c1c:	4313      	orrs	r3, r2
 8005c1e:	b21a      	sxth	r2, r3
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	861a      	strh	r2, [r3, #48]	; 0x30

	dig_P1=calReg[7]<<8;
 8005c24:	7bfb      	ldrb	r3, [r7, #15]
 8005c26:	b29b      	uxth	r3, r3
 8005c28:	021b      	lsls	r3, r3, #8
 8005c2a:	b29a      	uxth	r2, r3
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	865a      	strh	r2, [r3, #50]	; 0x32
	dig_P1|=calReg[6];
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 8005c34:	7bbb      	ldrb	r3, [r7, #14]
 8005c36:	b29b      	uxth	r3, r3
 8005c38:	4313      	orrs	r3, r2
 8005c3a:	b29a      	uxth	r2, r3
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	865a      	strh	r2, [r3, #50]	; 0x32
	dig_P2=calReg[9]<<8;
 8005c40:	7c7b      	ldrb	r3, [r7, #17]
 8005c42:	021b      	lsls	r3, r3, #8
 8005c44:	b21a      	sxth	r2, r3
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	869a      	strh	r2, [r3, #52]	; 0x34
	dig_P2|=calReg[8];
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	f9b3 2034 	ldrsh.w	r2, [r3, #52]	; 0x34
 8005c50:	7c3b      	ldrb	r3, [r7, #16]
 8005c52:	b21b      	sxth	r3, r3
 8005c54:	4313      	orrs	r3, r2
 8005c56:	b21a      	sxth	r2, r3
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	869a      	strh	r2, [r3, #52]	; 0x34
	dig_P3=calReg[11]<<8;
 8005c5c:	7cfb      	ldrb	r3, [r7, #19]
 8005c5e:	021b      	lsls	r3, r3, #8
 8005c60:	b21a      	sxth	r2, r3
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	86da      	strh	r2, [r3, #54]	; 0x36
	dig_P3|=calReg[10];
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	f9b3 2036 	ldrsh.w	r2, [r3, #54]	; 0x36
 8005c6c:	7cbb      	ldrb	r3, [r7, #18]
 8005c6e:	b21b      	sxth	r3, r3
 8005c70:	4313      	orrs	r3, r2
 8005c72:	b21a      	sxth	r2, r3
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	86da      	strh	r2, [r3, #54]	; 0x36
	dig_P4=calReg[13]<<8;
 8005c78:	7d7b      	ldrb	r3, [r7, #21]
 8005c7a:	021b      	lsls	r3, r3, #8
 8005c7c:	b21a      	sxth	r2, r3
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	871a      	strh	r2, [r3, #56]	; 0x38
	dig_P4|=calReg[12];
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	f9b3 2038 	ldrsh.w	r2, [r3, #56]	; 0x38
 8005c88:	7d3b      	ldrb	r3, [r7, #20]
 8005c8a:	b21b      	sxth	r3, r3
 8005c8c:	4313      	orrs	r3, r2
 8005c8e:	b21a      	sxth	r2, r3
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	871a      	strh	r2, [r3, #56]	; 0x38
	dig_P5=calReg[15]<<8;
 8005c94:	7dfb      	ldrb	r3, [r7, #23]
 8005c96:	021b      	lsls	r3, r3, #8
 8005c98:	b21a      	sxth	r2, r3
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	875a      	strh	r2, [r3, #58]	; 0x3a
	dig_P5|=calReg[14];
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	f9b3 203a 	ldrsh.w	r2, [r3, #58]	; 0x3a
 8005ca4:	7dbb      	ldrb	r3, [r7, #22]
 8005ca6:	b21b      	sxth	r3, r3
 8005ca8:	4313      	orrs	r3, r2
 8005caa:	b21a      	sxth	r2, r3
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	875a      	strh	r2, [r3, #58]	; 0x3a
	dig_P6=calReg[17]<<8;
 8005cb0:	7e7b      	ldrb	r3, [r7, #25]
 8005cb2:	021b      	lsls	r3, r3, #8
 8005cb4:	b21a      	sxth	r2, r3
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	879a      	strh	r2, [r3, #60]	; 0x3c
	dig_P6|=calReg[16];
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	f9b3 203c 	ldrsh.w	r2, [r3, #60]	; 0x3c
 8005cc0:	7e3b      	ldrb	r3, [r7, #24]
 8005cc2:	b21b      	sxth	r3, r3
 8005cc4:	4313      	orrs	r3, r2
 8005cc6:	b21a      	sxth	r2, r3
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	879a      	strh	r2, [r3, #60]	; 0x3c
	dig_P7=calReg[19]<<8;
 8005ccc:	7efb      	ldrb	r3, [r7, #27]
 8005cce:	021b      	lsls	r3, r3, #8
 8005cd0:	b21a      	sxth	r2, r3
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	87da      	strh	r2, [r3, #62]	; 0x3e
	dig_P7|=calReg[18];
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	f9b3 203e 	ldrsh.w	r2, [r3, #62]	; 0x3e
 8005cdc:	7ebb      	ldrb	r3, [r7, #26]
 8005cde:	b21b      	sxth	r3, r3
 8005ce0:	4313      	orrs	r3, r2
 8005ce2:	b21a      	sxth	r2, r3
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	87da      	strh	r2, [r3, #62]	; 0x3e
	dig_P8=calReg[21]<<8;
 8005ce8:	7f7b      	ldrb	r3, [r7, #29]
 8005cea:	021b      	lsls	r3, r3, #8
 8005cec:	b21a      	sxth	r2, r3
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
	dig_P8|=calReg[20];
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	f9b3 2040 	ldrsh.w	r2, [r3, #64]	; 0x40
 8005cfa:	7f3b      	ldrb	r3, [r7, #28]
 8005cfc:	b21b      	sxth	r3, r3
 8005cfe:	4313      	orrs	r3, r2
 8005d00:	b21a      	sxth	r2, r3
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
	dig_P9=calReg[23]<<8;
 8005d08:	7ffb      	ldrb	r3, [r7, #31]
 8005d0a:	021b      	lsls	r3, r3, #8
 8005d0c:	b21a      	sxth	r2, r3
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
	dig_P9|=calReg[22];
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	f9b3 2042 	ldrsh.w	r2, [r3, #66]	; 0x42
 8005d1a:	7fbb      	ldrb	r3, [r7, #30]
 8005d1c:	b21b      	sxth	r3, r3
 8005d1e:	4313      	orrs	r3, r2
 8005d20:	b21a      	sxth	r2, r3
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42

}
 8005d28:	bf00      	nop
 8005d2a:	3724      	adds	r7, #36	; 0x24
 8005d2c:	46bd      	mov	sp, r7
 8005d2e:	bd90      	pop	{r4, r7, pc}

08005d30 <_ZN6BME2806bme28010readHumCalEv>:

void bme280::readHumCal(){
 8005d30:	b590      	push	{r4, r7, lr}
 8005d32:	b087      	sub	sp, #28
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	6078      	str	r0, [r7, #4]
	uint8_t calReg[7];
	uint8_t temp;
	bme280_reg8_t _dig_H1_reg = {bme280_reg_dig_H1_addr,0};
 8005d38:	23a1      	movs	r3, #161	; 0xa1
 8005d3a:	733b      	strb	r3, [r7, #12]
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	737b      	strb	r3, [r7, #13]
	readReg8(&_dig_H1_reg);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	330c      	adds	r3, #12
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f107 020c 	add.w	r2, r7, #12
 8005d4c:	4611      	mov	r1, r2
 8005d4e:	6878      	ldr	r0, [r7, #4]
 8005d50:	4798      	blx	r3
	dig_H1 = _dig_H1_reg.reg_value;
 8005d52:	7b7a      	ldrb	r2, [r7, #13]
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	f883 2020 	strb.w	r2, [r3, #32]

	readRegMulti(bme280_reg_dig_H2_addr,calReg,7);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	3314      	adds	r3, #20
 8005d60:	681c      	ldr	r4, [r3, #0]
 8005d62:	f107 0210 	add.w	r2, r7, #16
 8005d66:	2307      	movs	r3, #7
 8005d68:	21e1      	movs	r1, #225	; 0xe1
 8005d6a:	6878      	ldr	r0, [r7, #4]
 8005d6c:	47a0      	blx	r4

	dig_H2 = calReg[1];
 8005d6e:	7c7b      	ldrb	r3, [r7, #17]
 8005d70:	b21a      	sxth	r2, r3
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	845a      	strh	r2, [r3, #34]	; 0x22
	dig_H2 = dig_H2<<8;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 8005d7c:	021b      	lsls	r3, r3, #8
 8005d7e:	b21a      	sxth	r2, r3
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	845a      	strh	r2, [r3, #34]	; 0x22
	dig_H2 |= calReg[0];
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	f9b3 2022 	ldrsh.w	r2, [r3, #34]	; 0x22
 8005d8a:	7c3b      	ldrb	r3, [r7, #16]
 8005d8c:	b21b      	sxth	r3, r3
 8005d8e:	4313      	orrs	r3, r2
 8005d90:	b21a      	sxth	r2, r3
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	845a      	strh	r2, [r3, #34]	; 0x22

	dig_H3 = calReg[2];
 8005d96:	7cba      	ldrb	r2, [r7, #18]
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	dig_H4 = calReg[3];
 8005d9e:	7cfb      	ldrb	r3, [r7, #19]
 8005da0:	b21a      	sxth	r2, r3
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	84da      	strh	r2, [r3, #38]	; 0x26
	dig_H4 = dig_H4<<4;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 8005dac:	011b      	lsls	r3, r3, #4
 8005dae:	b21a      	sxth	r2, r3
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	84da      	strh	r2, [r3, #38]	; 0x26
	dig_H4 |= (calReg[4]&0b00001111);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	f9b3 2026 	ldrsh.w	r2, [r3, #38]	; 0x26
 8005dba:	7d3b      	ldrb	r3, [r7, #20]
 8005dbc:	b21b      	sxth	r3, r3
 8005dbe:	f003 030f 	and.w	r3, r3, #15
 8005dc2:	b21b      	sxth	r3, r3
 8005dc4:	4313      	orrs	r3, r2
 8005dc6:	b21a      	sxth	r2, r3
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	84da      	strh	r2, [r3, #38]	; 0x26

	dig_H5 = 0;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2200      	movs	r2, #0
 8005dd0:	851a      	strh	r2, [r3, #40]	; 0x28
	temp = calReg[4]&0b11110000;
 8005dd2:	7d3b      	ldrb	r3, [r7, #20]
 8005dd4:	f023 030f 	bic.w	r3, r3, #15
 8005dd8:	75fb      	strb	r3, [r7, #23]
	temp = temp>>4;
 8005dda:	7dfb      	ldrb	r3, [r7, #23]
 8005ddc:	091b      	lsrs	r3, r3, #4
 8005dde:	75fb      	strb	r3, [r7, #23]
	dig_H5 = calReg[5];//0xE6
 8005de0:	7d7b      	ldrb	r3, [r7, #21]
 8005de2:	b21a      	sxth	r2, r3
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	851a      	strh	r2, [r3, #40]	; 0x28
	dig_H5 = dig_H5<<4;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	; 0x28
 8005dee:	011b      	lsls	r3, r3, #4
 8005df0:	b21a      	sxth	r2, r3
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	851a      	strh	r2, [r3, #40]	; 0x28
	dig_H5 |= temp;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	f9b3 2028 	ldrsh.w	r2, [r3, #40]	; 0x28
 8005dfc:	7dfb      	ldrb	r3, [r7, #23]
 8005dfe:	b21b      	sxth	r3, r3
 8005e00:	4313      	orrs	r3, r2
 8005e02:	b21a      	sxth	r2, r3
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	851a      	strh	r2, [r3, #40]	; 0x28

	dig_H6 = calReg[6];
 8005e08:	7dbb      	ldrb	r3, [r7, #22]
 8005e0a:	b25a      	sxtb	r2, r3
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
}
 8005e12:	bf00      	nop
 8005e14:	371c      	adds	r7, #28
 8005e16:	46bd      	mov	sp, r7
 8005e18:	bd90      	pop	{r4, r7, pc}

08005e1a <_ZN6BME2806bme28014setCtrlMeasRegENS_15bme280_osrs_t_tENS_15bme280_osrs_p_tENS_13bme280_mode_tE>:

void bme280::setCtrlMeasReg(bme280_osrs_t_t osrs_t_t, bme280_osrs_p_t osrs_p_t, bme280_mode_t mode_t){
 8005e1a:	b580      	push	{r7, lr}
 8005e1c:	b082      	sub	sp, #8
 8005e1e:	af00      	add	r7, sp, #0
 8005e20:	6078      	str	r0, [r7, #4]
 8005e22:	4608      	mov	r0, r1
 8005e24:	4611      	mov	r1, r2
 8005e26:	461a      	mov	r2, r3
 8005e28:	4603      	mov	r3, r0
 8005e2a:	70fb      	strb	r3, [r7, #3]
 8005e2c:	460b      	mov	r3, r1
 8005e2e:	70bb      	strb	r3, [r7, #2]
 8005e30:	4613      	mov	r3, r2
 8005e32:	707b      	strb	r3, [r7, #1]
	ctrl_meas.addr=bme280_reg_ctrl_meas_addr;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	22f4      	movs	r2, #244	; 0xf4
 8005e38:	749a      	strb	r2, [r3, #18]
	ctrl_meas.reg_value=(osrs_t_t|osrs_p_t|mode_t);
 8005e3a:	78fa      	ldrb	r2, [r7, #3]
 8005e3c:	78bb      	ldrb	r3, [r7, #2]
 8005e3e:	4313      	orrs	r3, r2
 8005e40:	b2da      	uxtb	r2, r3
 8005e42:	787b      	ldrb	r3, [r7, #1]
 8005e44:	4313      	orrs	r3, r2
 8005e46:	b2da      	uxtb	r2, r3
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	74da      	strb	r2, [r3, #19]
	writeReg8(&ctrl_meas);
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	3310      	adds	r3, #16
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	687a      	ldr	r2, [r7, #4]
 8005e56:	3212      	adds	r2, #18
 8005e58:	4611      	mov	r1, r2
 8005e5a:	6878      	ldr	r0, [r7, #4]
 8005e5c:	4798      	blx	r3
}
 8005e5e:	bf00      	nop
 8005e60:	3708      	adds	r7, #8
 8005e62:	46bd      	mov	sp, r7
 8005e64:	bd80      	pop	{r7, pc}

08005e66 <_ZN6BME2806bme28012setConfigRegENS_11bme280_sb_tENS_15bme280_filter_tENS_13bme280_spi_enE>:

void bme280::setConfigReg(bme280_sb_t sb_t, bme280_filter_t filter_t, bme280_spi_en spi_en){
 8005e66:	b580      	push	{r7, lr}
 8005e68:	b082      	sub	sp, #8
 8005e6a:	af00      	add	r7, sp, #0
 8005e6c:	6078      	str	r0, [r7, #4]
 8005e6e:	4608      	mov	r0, r1
 8005e70:	4611      	mov	r1, r2
 8005e72:	461a      	mov	r2, r3
 8005e74:	4603      	mov	r3, r0
 8005e76:	70fb      	strb	r3, [r7, #3]
 8005e78:	460b      	mov	r3, r1
 8005e7a:	70bb      	strb	r3, [r7, #2]
 8005e7c:	4613      	mov	r3, r2
 8005e7e:	707b      	strb	r3, [r7, #1]
	this->_sb_t=sb_t;this->_filter_t=filter_t;this->_spi_en=spi_en;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	78fa      	ldrb	r2, [r7, #3]
 8005e84:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	78ba      	ldrb	r2, [r7, #2]
 8005e8c:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	787a      	ldrb	r2, [r7, #1]
 8005e94:	f883 206e 	strb.w	r2, [r3, #110]	; 0x6e
	config.addr=bme280_reg_config_addr;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	22f5      	movs	r2, #245	; 0xf5
 8005e9c:	741a      	strb	r2, [r3, #16]
	config.reg_value=(sb_t|filter_t|spi_en);
 8005e9e:	78fa      	ldrb	r2, [r7, #3]
 8005ea0:	78bb      	ldrb	r3, [r7, #2]
 8005ea2:	4313      	orrs	r3, r2
 8005ea4:	b2da      	uxtb	r2, r3
 8005ea6:	787b      	ldrb	r3, [r7, #1]
 8005ea8:	4313      	orrs	r3, r2
 8005eaa:	b2da      	uxtb	r2, r3
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	745a      	strb	r2, [r3, #17]
	writeReg8(&config);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	3310      	adds	r3, #16
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	687a      	ldr	r2, [r7, #4]
 8005eba:	3210      	adds	r2, #16
 8005ebc:	4611      	mov	r1, r2
 8005ebe:	6878      	ldr	r0, [r7, #4]
 8005ec0:	4798      	blx	r3
}
 8005ec2:	bf00      	nop
 8005ec4:	3708      	adds	r7, #8
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	bd80      	pop	{r7, pc}

08005eca <_ZN6BME2806bme28013setCtrlHumRegENS_15bme280_osrs_h_tE>:

void bme280::setCtrlHumReg(bme280_osrs_h_t osrs_h_t){
 8005eca:	b580      	push	{r7, lr}
 8005ecc:	b082      	sub	sp, #8
 8005ece:	af00      	add	r7, sp, #0
 8005ed0:	6078      	str	r0, [r7, #4]
 8005ed2:	460b      	mov	r3, r1
 8005ed4:	70fb      	strb	r3, [r7, #3]
	this->_osrs_h_t = osrs_h_t;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	78fa      	ldrb	r2, [r7, #3]
 8005eda:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
	ctrl_hum.addr = bme280_reg_ctrl_hum_addr;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	22f2      	movs	r2, #242	; 0xf2
 8005ee2:	751a      	strb	r2, [r3, #20]
	ctrl_hum.reg_value = this->_osrs_h_t;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	f893 206a 	ldrb.w	r2, [r3, #106]	; 0x6a
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	755a      	strb	r2, [r3, #21]
	writeReg8(&ctrl_hum);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	3310      	adds	r3, #16
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	687a      	ldr	r2, [r7, #4]
 8005ef8:	3214      	adds	r2, #20
 8005efa:	4611      	mov	r1, r2
 8005efc:	6878      	ldr	r0, [r7, #4]
 8005efe:	4798      	blx	r3
}
 8005f00:	bf00      	nop
 8005f02:	3708      	adds	r7, #8
 8005f04:	46bd      	mov	sp, r7
 8005f06:	bd80      	pop	{r7, pc}

08005f08 <_ZN6BME2806bme28016startMeasurementEv>:

bool bme280::startMeasurement(){
 8005f08:	b580      	push	{r7, lr}
 8005f0a:	b082      	sub	sp, #8
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	6078      	str	r0, [r7, #4]
	readStatusReg();
 8005f10:	6878      	ldr	r0, [r7, #4]
 8005f12:	f7ff fe3b 	bl	8005b8c <_ZN6BME2806bme28013readStatusRegEv>
	if((status.reg_value&bme_status_measuring)!=bme_status_measuring){ // bme80 is not already measuring
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	7ddb      	ldrb	r3, [r3, #23]
 8005f1a:	f003 0308 	and.w	r3, r3, #8
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d111      	bne.n	8005f46 <_ZN6BME2806bme28016startMeasurementEv+0x3e>
		// start forced measurement
		mode_t=bme280_forced_mode;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	2202      	movs	r2, #2
 8005f26:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
		setCtrlMeasReg(_osrs_t_t,_osrs_p_t, mode_t);
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	f893 1069 	ldrb.w	r1, [r3, #105]	; 0x69
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	f893 2068 	ldrb.w	r2, [r3, #104]	; 0x68
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	f893 306b 	ldrb.w	r3, [r3, #107]	; 0x6b
 8005f3c:	6878      	ldr	r0, [r7, #4]
 8005f3e:	f7ff ff6c 	bl	8005e1a <_ZN6BME2806bme28014setCtrlMeasRegENS_15bme280_osrs_t_tENS_15bme280_osrs_p_tENS_13bme280_mode_tE>
		return true;
 8005f42:	2301      	movs	r3, #1
 8005f44:	e000      	b.n	8005f48 <_ZN6BME2806bme28016startMeasurementEv+0x40>
	}
	else {
		return false;
 8005f46:	2300      	movs	r3, #0
	}
}
 8005f48:	4618      	mov	r0, r3
 8005f4a:	3708      	adds	r7, #8
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	bd80      	pop	{r7, pc}

08005f50 <_ZN6BME2806bme28019readTempPressureHumEPdS1_S1_>:

bool bme280::readTempPressureHum(double *t, double *p, double *h){
 8005f50:	b590      	push	{r4, r7, lr}
 8005f52:	b087      	sub	sp, #28
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	60f8      	str	r0, [r7, #12]
 8005f58:	60b9      	str	r1, [r7, #8]
 8005f5a:	607a      	str	r2, [r7, #4]
 8005f5c:	603b      	str	r3, [r7, #0]
	uint8_t buf[8];
	readStatusReg();
 8005f5e:	68f8      	ldr	r0, [r7, #12]
 8005f60:	f7ff fe14 	bl	8005b8c <_ZN6BME2806bme28013readStatusRegEv>
	if((status.reg_value&bme_status_measuring)!=bme_status_measuring){ // bme80 is already measuring
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	7ddb      	ldrb	r3, [r3, #23]
 8005f68:	f003 0308 	and.w	r3, r3, #8
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	f040 808d 	bne.w	800608c <_ZN6BME2806bme28019readTempPressureHumEPdS1_S1_+0x13c>
		readRegMulti(bme280_reg_press_msb_addr,buf,8); // burst read temp/pressure data
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	3314      	adds	r3, #20
 8005f78:	681c      	ldr	r4, [r3, #0]
 8005f7a:	f107 0210 	add.w	r2, r7, #16
 8005f7e:	2308      	movs	r3, #8
 8005f80:	21f7      	movs	r1, #247	; 0xf7
 8005f82:	68f8      	ldr	r0, [r7, #12]
 8005f84:	47a0      	blx	r4

		this->adc_p = 0;
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	2200      	movs	r2, #0
 8005f8a:	675a      	str	r2, [r3, #116]	; 0x74
		this->adc_p = buf[0];
 8005f8c:	7c3b      	ldrb	r3, [r7, #16]
 8005f8e:	461a      	mov	r2, r3
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	675a      	str	r2, [r3, #116]	; 0x74
		this->adc_p=this->adc_p<<8;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f98:	021a      	lsls	r2, r3, #8
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	675a      	str	r2, [r3, #116]	; 0x74
		this->adc_p |= buf[1];
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005fa2:	7c7a      	ldrb	r2, [r7, #17]
 8005fa4:	431a      	orrs	r2, r3
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	675a      	str	r2, [r3, #116]	; 0x74
		this->adc_p=this->adc_p<<8;
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005fae:	021a      	lsls	r2, r3, #8
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	675a      	str	r2, [r3, #116]	; 0x74
		this->adc_p |= buf[2];
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005fb8:	7cba      	ldrb	r2, [r7, #18]
 8005fba:	431a      	orrs	r2, r3
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	675a      	str	r2, [r3, #116]	; 0x74
		this->adc_p=this->adc_p>>4;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005fc4:	111a      	asrs	r2, r3, #4
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	675a      	str	r2, [r3, #116]	; 0x74

		this->adc_t = 0;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	2200      	movs	r2, #0
 8005fce:	671a      	str	r2, [r3, #112]	; 0x70
		this->adc_t = buf[3];
 8005fd0:	7cfb      	ldrb	r3, [r7, #19]
 8005fd2:	461a      	mov	r2, r3
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	671a      	str	r2, [r3, #112]	; 0x70
		this->adc_t=this->adc_t<<8;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fdc:	021a      	lsls	r2, r3, #8
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	671a      	str	r2, [r3, #112]	; 0x70
		this->adc_t |= buf[4];
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fe6:	7d3a      	ldrb	r2, [r7, #20]
 8005fe8:	431a      	orrs	r2, r3
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	671a      	str	r2, [r3, #112]	; 0x70
		this->adc_t=this->adc_t<<8;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ff2:	021a      	lsls	r2, r3, #8
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	671a      	str	r2, [r3, #112]	; 0x70
		this->adc_t |= buf[5];
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ffc:	7d7a      	ldrb	r2, [r7, #21]
 8005ffe:	431a      	orrs	r2, r3
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	671a      	str	r2, [r3, #112]	; 0x70
		this->adc_t=this->adc_t>>4;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006008:	111a      	asrs	r2, r3, #4
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	671a      	str	r2, [r3, #112]	; 0x70

		this->adc_h = 0;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	2200      	movs	r2, #0
 8006012:	679a      	str	r2, [r3, #120]	; 0x78
		this->adc_h = buf[6];
 8006014:	7dbb      	ldrb	r3, [r7, #22]
 8006016:	461a      	mov	r2, r3
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	679a      	str	r2, [r3, #120]	; 0x78
		this->adc_h = this->adc_h<< 8;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006020:	021a      	lsls	r2, r3, #8
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	679a      	str	r2, [r3, #120]	; 0x78
		this->adc_h |= buf[7];
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800602a:	7dfa      	ldrb	r2, [r7, #23]
 800602c:	431a      	orrs	r2, r3
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	679a      	str	r2, [r3, #120]	; 0x78

		*t = bme280_compensate_T_double(this->adc_t);
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006036:	4619      	mov	r1, r3
 8006038:	68f8      	ldr	r0, [r7, #12]
 800603a:	f7ff fa55 	bl	80054e8 <_ZN6BME2806bme28026bme280_compensate_T_doubleEl>
 800603e:	eeb0 7a40 	vmov.f32	s14, s0
 8006042:	eef0 7a60 	vmov.f32	s15, s1
 8006046:	68bb      	ldr	r3, [r7, #8]
 8006048:	ed83 7b00 	vstr	d7, [r3]
		*p = bme280_compensate_P_double(this->adc_p);
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006050:	4619      	mov	r1, r3
 8006052:	68f8      	ldr	r0, [r7, #12]
 8006054:	f7ff fb10 	bl	8005678 <_ZN6BME2806bme28026bme280_compensate_P_doubleEl>
 8006058:	eeb0 7a40 	vmov.f32	s14, s0
 800605c:	eef0 7a60 	vmov.f32	s15, s1
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	ed83 7b00 	vstr	d7, [r3]
		*h = bme280_compensate_H_double(this->adc_h);
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800606a:	4619      	mov	r1, r3
 800606c:	68f8      	ldr	r0, [r7, #12]
 800606e:	f7ff fc61 	bl	8005934 <_ZN6BME2806bme28026bme280_compensate_H_doubleEl>
 8006072:	eeb0 7a40 	vmov.f32	s14, s0
 8006076:	eef0 7a60 	vmov.f32	s15, s1
 800607a:	683b      	ldr	r3, [r7, #0]
 800607c:	ed83 7b00 	vstr	d7, [r3]

		_newData = true;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	2201      	movs	r2, #1
 8006084:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

		return true;
 8006088:	2301      	movs	r3, #1
 800608a:	e000      	b.n	800608e <_ZN6BME2806bme28019readTempPressureHumEPdS1_S1_+0x13e>
	}
	return false;
 800608c:	2300      	movs	r3, #0
}
 800608e:	4618      	mov	r0, r3
 8006090:	371c      	adds	r7, #28
 8006092:	46bd      	mov	sp, r7
 8006094:	bd90      	pop	{r4, r7, pc}

08006096 <_ZN6BME2806bme2807newDataEv>:

bool bme280::newData(){
 8006096:	b480      	push	{r7}
 8006098:	b085      	sub	sp, #20
 800609a:	af00      	add	r7, sp, #0
 800609c:	6078      	str	r0, [r7, #4]
	bool _new = _newData;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80060a4:	73fb      	strb	r3, [r7, #15]
	_newData = false;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	2200      	movs	r2, #0
 80060aa:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	return _new;
 80060ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80060b0:	4618      	mov	r0, r3
 80060b2:	3714      	adds	r7, #20
 80060b4:	46bd      	mov	sp, r7
 80060b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ba:	4770      	bx	lr

080060bc <_ZN6BME2806bme28014GetTemperatureEPd>:


bool bme280::GetTemperature(double *t){
 80060bc:	b480      	push	{r7}
 80060be:	b083      	sub	sp, #12
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	6078      	str	r0, [r7, #4]
 80060c4:	6039      	str	r1, [r7, #0]
	*t = _temp;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 80060cc:	6839      	ldr	r1, [r7, #0]
 80060ce:	e9c1 2300 	strd	r2, r3, [r1]
	_newData = false;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	2200      	movs	r2, #0
 80060d6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	return true;
 80060da:	2301      	movs	r3, #1
}
 80060dc:	4618      	mov	r0, r3
 80060de:	370c      	adds	r7, #12
 80060e0:	46bd      	mov	sp, r7
 80060e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e6:	4770      	bx	lr

080060e8 <_ZN6BME2806bme28011GetPressureEPd>:
bool bme280::GetPressure(double *p){
 80060e8:	b480      	push	{r7}
 80060ea:	b083      	sub	sp, #12
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]
 80060f0:	6039      	str	r1, [r7, #0]
	*p = _pressure;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	; 0x58
 80060f8:	6839      	ldr	r1, [r7, #0]
 80060fa:	e9c1 2300 	strd	r2, r3, [r1]
	_newData=false;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	2200      	movs	r2, #0
 8006102:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	return true;
 8006106:	2301      	movs	r3, #1
}
 8006108:	4618      	mov	r0, r3
 800610a:	370c      	adds	r7, #12
 800610c:	46bd      	mov	sp, r7
 800610e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006112:	4770      	bx	lr

08006114 <_ZN6BME2806bme28011GetHumidityEPd>:

bool bme280::GetHumidity(double *h){
 8006114:	b480      	push	{r7}
 8006116:	b083      	sub	sp, #12
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
 800611c:	6039      	str	r1, [r7, #0]
	*h = _humidity;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8006124:	6839      	ldr	r1, [r7, #0]
 8006126:	e9c1 2300 	strd	r2, r3, [r1]
	_newData=false;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	2200      	movs	r2, #0
 800612e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	return true;
 8006132:	2301      	movs	r3, #1
}
 8006134:	4618      	mov	r0, r3
 8006136:	370c      	adds	r7, #12
 8006138:	46bd      	mov	sp, r7
 800613a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613e:	4770      	bx	lr

08006140 <_ZN6BME2809bme280i2cC1EP19__I2C_HandleTypeDefNS_17bme280_i2c_addr_tE>:

// I2C BME280

// bme280 constructor
bme280i2c::bme280i2c(I2C_HandleTypeDef *hi2c, bme280_i2c_addr_t dev_addr){
 8006140:	b580      	push	{r7, lr}
 8006142:	b084      	sub	sp, #16
 8006144:	af00      	add	r7, sp, #0
 8006146:	60f8      	str	r0, [r7, #12]
 8006148:	60b9      	str	r1, [r7, #8]
 800614a:	4613      	mov	r3, r2
 800614c:	71fb      	strb	r3, [r7, #7]
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	4618      	mov	r0, r3
 8006152:	f7ff f821 	bl	8005198 <_ZN6BME2806bme280C1Ev>
 8006156:	4a0b      	ldr	r2, [pc, #44]	; (8006184 <_ZN6BME2809bme280i2cC1EP19__I2C_HandleTypeDefNS_17bme280_i2c_addr_tE+0x44>)
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	601a      	str	r2, [r3, #0]
	this->_DevAddress = dev_addr<<1;
 800615c:	79fb      	ldrb	r3, [r7, #7]
 800615e:	b29b      	uxth	r3, r3
 8006160:	005b      	lsls	r3, r3, #1
 8006162:	b29a      	uxth	r2, r3
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
	this->_hi2c = hi2c;
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	68ba      	ldr	r2, [r7, #8]
 800616e:	67da      	str	r2, [r3, #124]	; 0x7c
	bme280_state=bme280_init;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	2200      	movs	r2, #0
 8006174:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
}
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	4618      	mov	r0, r3
 800617c:	3710      	adds	r7, #16
 800617e:	46bd      	mov	sp, r7
 8006180:	bd80      	pop	{r7, pc}
 8006182:	bf00      	nop
 8006184:	0800b470 	.word	0x0800b470

08006188 <_ZN6BME2809bme280i2cD1Ev>:

bme280i2c::~bme280i2c() {
 8006188:	b580      	push	{r7, lr}
 800618a:	b082      	sub	sp, #8
 800618c:	af00      	add	r7, sp, #0
 800618e:	6078      	str	r0, [r7, #4]
 8006190:	4a08      	ldr	r2, [pc, #32]	; (80061b4 <_ZN6BME2809bme280i2cD1Ev+0x2c>)
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
	delete this;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	2b00      	cmp	r3, #0
 800619a:	d002      	beq.n	80061a2 <_ZN6BME2809bme280i2cD1Ev+0x1a>
 800619c:	6878      	ldr	r0, [r7, #4]
 800619e:	f000 f80b 	bl	80061b8 <_ZN6BME2809bme280i2cD0Ev>
bme280i2c::~bme280i2c() {
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	4618      	mov	r0, r3
 80061a6:	f7ff f80b 	bl	80051c0 <_ZN6BME2806bme280D1Ev>
}
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	4618      	mov	r0, r3
 80061ae:	3708      	adds	r7, #8
 80061b0:	46bd      	mov	sp, r7
 80061b2:	bd80      	pop	{r7, pc}
 80061b4:	0800b470 	.word	0x0800b470

080061b8 <_ZN6BME2809bme280i2cD0Ev>:
bme280i2c::~bme280i2c() {
 80061b8:	b580      	push	{r7, lr}
 80061ba:	b082      	sub	sp, #8
 80061bc:	af00      	add	r7, sp, #0
 80061be:	6078      	str	r0, [r7, #4]
}
 80061c0:	6878      	ldr	r0, [r7, #4]
 80061c2:	f7ff ffe1 	bl	8006188 <_ZN6BME2809bme280i2cD1Ev>
 80061c6:	2188      	movs	r1, #136	; 0x88
 80061c8:	6878      	ldr	r0, [r7, #4]
 80061ca:	f000 fcd1 	bl	8006b70 <_ZdlPvj>
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	4618      	mov	r0, r3
 80061d2:	3708      	adds	r7, #8
 80061d4:	46bd      	mov	sp, r7
 80061d6:	bd80      	pop	{r7, pc}

080061d8 <_ZN6BME2809bme280i2c8readReg8EPNS_13bme280_reg8_tE>:

uint8_t bme280i2c::readReg8(bme280_reg8_t *bme280_reg){
 80061d8:	b580      	push	{r7, lr}
 80061da:	b086      	sub	sp, #24
 80061dc:	af02      	add	r7, sp, #8
 80061de:	6078      	str	r0, [r7, #4]
 80061e0:	6039      	str	r1, [r7, #0]
	uint8_t buf[1];
	buf[0]=bme280_reg->addr;
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	781b      	ldrb	r3, [r3, #0]
 80061e6:	733b      	strb	r3, [r7, #12]
	buf[1]=0;
 80061e8:	2300      	movs	r3, #0
 80061ea:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(this->_hi2c,this->_DevAddress,buf,1,HAL_MAX_DELAY);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	f8b3 1080 	ldrh.w	r1, [r3, #128]	; 0x80
 80061f6:	f107 020c 	add.w	r2, r7, #12
 80061fa:	f04f 33ff 	mov.w	r3, #4294967295
 80061fe:	9300      	str	r3, [sp, #0]
 8006200:	2301      	movs	r3, #1
 8006202:	f7fc f801 	bl	8002208 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(this->_hi2c,this->_DevAddress,&buf[1],1,HAL_MAX_DELAY);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	f8b3 1080 	ldrh.w	r1, [r3, #128]	; 0x80
 8006210:	f107 030c 	add.w	r3, r7, #12
 8006214:	1c5a      	adds	r2, r3, #1
 8006216:	f04f 33ff 	mov.w	r3, #4294967295
 800621a:	9300      	str	r3, [sp, #0]
 800621c:	2301      	movs	r3, #1
 800621e:	f7fc f90b 	bl	8002438 <HAL_I2C_Master_Receive>
	bme280_reg->reg_value=buf[1];
 8006222:	7b7a      	ldrb	r2, [r7, #13]
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	705a      	strb	r2, [r3, #1]
	return 0;
 8006228:	2300      	movs	r3, #0
}
 800622a:	4618      	mov	r0, r3
 800622c:	3710      	adds	r7, #16
 800622e:	46bd      	mov	sp, r7
 8006230:	bd80      	pop	{r7, pc}

08006232 <_ZN6BME2809bme280i2c9writeReg8EPNS_13bme280_reg8_tE>:

uint8_t bme280i2c::writeReg8(bme280_reg8_t *bme280_reg){
 8006232:	b580      	push	{r7, lr}
 8006234:	b086      	sub	sp, #24
 8006236:	af02      	add	r7, sp, #8
 8006238:	6078      	str	r0, [r7, #4]
 800623a:	6039      	str	r1, [r7, #0]
	uint8_t buf[2];
	buf[0]=bme280_reg->addr;
 800623c:	683b      	ldr	r3, [r7, #0]
 800623e:	781b      	ldrb	r3, [r3, #0]
 8006240:	733b      	strb	r3, [r7, #12]
	buf[1]=bme280_reg->reg_value;
 8006242:	683b      	ldr	r3, [r7, #0]
 8006244:	785b      	ldrb	r3, [r3, #1]
 8006246:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(this->_hi2c,this->_DevAddress,buf,2,HAL_MAX_DELAY);
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	f8b3 1080 	ldrh.w	r1, [r3, #128]	; 0x80
 8006252:	f107 020c 	add.w	r2, r7, #12
 8006256:	f04f 33ff 	mov.w	r3, #4294967295
 800625a:	9300      	str	r3, [sp, #0]
 800625c:	2302      	movs	r3, #2
 800625e:	f7fb ffd3 	bl	8002208 <HAL_I2C_Master_Transmit>
	return 0;
 8006262:	2300      	movs	r3, #0
}
 8006264:	4618      	mov	r0, r3
 8006266:	3710      	adds	r7, #16
 8006268:	46bd      	mov	sp, r7
 800626a:	bd80      	pop	{r7, pc}

0800626c <_ZN6BME2809bme280i2c12readRegMultiENS_17bme280_reg_addr_tEPhh>:

void bme280i2c::readRegMulti(bme280_reg_addr_t addr_t,uint8_t *buf,uint8_t numRegs){
 800626c:	b580      	push	{r7, lr}
 800626e:	b086      	sub	sp, #24
 8006270:	af02      	add	r7, sp, #8
 8006272:	60f8      	str	r0, [r7, #12]
 8006274:	607a      	str	r2, [r7, #4]
 8006276:	461a      	mov	r2, r3
 8006278:	460b      	mov	r3, r1
 800627a:	72fb      	strb	r3, [r7, #11]
 800627c:	4613      	mov	r3, r2
 800627e:	72bb      	strb	r3, [r7, #10]
	buf[0]=addr_t;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	7afa      	ldrb	r2, [r7, #11]
 8006284:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit(this->_hi2c,this->_DevAddress,buf,1,HAL_MAX_DELAY);
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	f8b3 1080 	ldrh.w	r1, [r3, #128]	; 0x80
 8006290:	f04f 33ff 	mov.w	r3, #4294967295
 8006294:	9300      	str	r3, [sp, #0]
 8006296:	2301      	movs	r3, #1
 8006298:	687a      	ldr	r2, [r7, #4]
 800629a:	f7fb ffb5 	bl	8002208 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(this->_hi2c,this->_DevAddress,&buf[0],numRegs,HAL_MAX_DELAY);
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	f8b3 1080 	ldrh.w	r1, [r3, #128]	; 0x80
 80062a8:	7abb      	ldrb	r3, [r7, #10]
 80062aa:	b29b      	uxth	r3, r3
 80062ac:	f04f 32ff 	mov.w	r2, #4294967295
 80062b0:	9200      	str	r2, [sp, #0]
 80062b2:	687a      	ldr	r2, [r7, #4]
 80062b4:	f7fc f8c0 	bl	8002438 <HAL_I2C_Master_Receive>
}
 80062b8:	bf00      	nop
 80062ba:	3710      	adds	r7, #16
 80062bc:	46bd      	mov	sp, r7
 80062be:	bd80      	pop	{r7, pc}

080062c0 <_ZN6BME2809bme280i2c13writeRegMultiEv>:

void bme280i2c::writeRegMulti(){
 80062c0:	b480      	push	{r7}
 80062c2:	b083      	sub	sp, #12
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	6078      	str	r0, [r7, #4]
}
 80062c8:	bf00      	nop
 80062ca:	370c      	adds	r7, #12
 80062cc:	46bd      	mov	sp, r7
 80062ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d2:	4770      	bx	lr

080062d4 <_ZN5SHT31C1E13SHT31_param_t>:

/*!
 * @brief  SHT31 constructor using i2c
 * @param  _hi2c i2c bus handle
 */
SHT31::SHT31(SHT31_param_t sht31_param) {
 80062d4:	b480      	push	{r7}
 80062d6:	b085      	sub	sp, #20
 80062d8:	af00      	add	r7, sp, #0
 80062da:	60f8      	str	r0, [r7, #12]
 80062dc:	1d3b      	adds	r3, r7, #4
 80062de:	e883 0006 	stmia.w	r3, {r1, r2}
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	2200      	movs	r2, #0
 80062e6:	751a      	strb	r2, [r3, #20]
  state=sht31_init_state;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	2200      	movs	r2, #0
 80062ec:	701a      	strb	r2, [r3, #0]
  this->_hi2c = sht31_param.hi2c;
 80062ee:	687a      	ldr	r2, [r7, #4]
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	619a      	str	r2, [r3, #24]
  this->_devAddress=sht31_param.i2c_addr<<1;
 80062f4:	7a3b      	ldrb	r3, [r7, #8]
 80062f6:	b29b      	uxth	r3, r3
 80062f8:	005b      	lsls	r3, r3, #1
 80062fa:	b29a      	uxth	r2, r3
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	839a      	strh	r2, [r3, #28]
  this->_mps=sht31_param.sample_rate;
 8006300:	7afa      	ldrb	r2, [r7, #11]
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	77da      	strb	r2, [r3, #31]
  _PeriodicMode=sht31_param.periodic_mode;
 8006306:	7a7a      	ldrb	r2, [r7, #9]
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	779a      	strb	r2, [r3, #30]
  humidity = NAN;
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	4a12      	ldr	r2, [pc, #72]	; (8006358 <_ZN5SHT31C1E13SHT31_param_t+0x84>)
 8006310:	60da      	str	r2, [r3, #12]
  temp = NAN;
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	4a10      	ldr	r2, [pc, #64]	; (8006358 <_ZN5SHT31C1E13SHT31_param_t+0x84>)
 8006316:	611a      	str	r2, [r3, #16]
  TempHighAlert = false; TempLowAlert = false; HumidityHighAlert = false; HumidityLowAlert = false;
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	2200      	movs	r2, #0
 800631c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	2200      	movs	r2, #0
 8006324:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	2200      	movs	r2, #0
 800632c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	2200      	movs	r2, #0
 8006334:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  _newdata=false;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	2200      	movs	r2, #0
 800633c:	721a      	strb	r2, [r3, #8]
  _force_measurement=false;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	2200      	movs	r2, #0
 8006342:	725a      	strb	r2, [r3, #9]
  _update_periodic_mode=false;
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	2200      	movs	r2, #0
 8006348:	729a      	strb	r2, [r3, #10]
}
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	4618      	mov	r0, r3
 800634e:	3714      	adds	r7, #20
 8006350:	46bd      	mov	sp, r7
 8006352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006356:	4770      	bx	lr
 8006358:	7fc00000 	.word	0x7fc00000

0800635c <_ZN5SHT31D1Ev>:

/**
 * Destructor to free memory in use.
 */
SHT31::~SHT31() {
 800635c:	b580      	push	{r7, lr}
 800635e:	b082      	sub	sp, #8
 8006360:	af00      	add	r7, sp, #0
 8006362:	6078      	str	r0, [r7, #4]
	delete this;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2b00      	cmp	r3, #0
 8006368:	d006      	beq.n	8006378 <_ZN5SHT31D1Ev+0x1c>
 800636a:	6878      	ldr	r0, [r7, #4]
 800636c:	f7ff fff6 	bl	800635c <_ZN5SHT31D1Ev>
 8006370:	2144      	movs	r1, #68	; 0x44
 8006372:	6878      	ldr	r0, [r7, #4]
 8006374:	f000 fbfc 	bl	8006b70 <_ZdlPvj>
}
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	4618      	mov	r0, r3
 800637c:	3708      	adds	r7, #8
 800637e:	46bd      	mov	sp, r7
 8006380:	bd80      	pop	{r7, pc}

08006382 <_ZN5SHT3110readStatusEv>:
/**
 * Gets the current status register contents.
 *
 * @return The 16-bit status register.
 */
uint16_t SHT31::readStatus(void) {
 8006382:	b580      	push	{r7, lr}
 8006384:	b086      	sub	sp, #24
 8006386:	af02      	add	r7, sp, #8
 8006388:	6078      	str	r0, [r7, #4]
  writeCommand(SHT31_READSTATUS);
 800638a:	f24f 312d 	movw	r1, #62253	; 0xf32d
 800638e:	6878      	ldr	r0, [r7, #4]
 8006390:	f000 f862 	bl	8006458 <_ZN5SHT3112writeCommandEt>

  uint8_t data[3];
  HAL_I2C_Master_Receive(this->_hi2c,this->_devAddress,data,3,HAL_MAX_DELAY);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	6998      	ldr	r0, [r3, #24]
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	8b99      	ldrh	r1, [r3, #28]
 800639c:	f107 0208 	add.w	r2, r7, #8
 80063a0:	f04f 33ff 	mov.w	r3, #4294967295
 80063a4:	9300      	str	r3, [sp, #0]
 80063a6:	2303      	movs	r3, #3
 80063a8:	f7fc f846 	bl	8002438 <HAL_I2C_Master_Receive>

  uint16_t stat = data[0];
 80063ac:	7a3b      	ldrb	r3, [r7, #8]
 80063ae:	81fb      	strh	r3, [r7, #14]
  stat <<= 8;
 80063b0:	89fb      	ldrh	r3, [r7, #14]
 80063b2:	021b      	lsls	r3, r3, #8
 80063b4:	81fb      	strh	r3, [r7, #14]
  stat |= data[1];
 80063b6:	7a7b      	ldrb	r3, [r7, #9]
 80063b8:	b29a      	uxth	r2, r3
 80063ba:	89fb      	ldrh	r3, [r7, #14]
 80063bc:	4313      	orrs	r3, r2
 80063be:	81fb      	strh	r3, [r7, #14]
  // Serial.println(stat, HEX);
  return stat;
 80063c0:	89fb      	ldrh	r3, [r7, #14]
}
 80063c2:	4618      	mov	r0, r3
 80063c4:	3710      	adds	r7, #16
 80063c6:	46bd      	mov	sp, r7
 80063c8:	bd80      	pop	{r7, pc}

080063ca <_ZN5SHT315resetEv>:

/**
 * Performs a reset of the sensor to put it into a known state.
 */
HAL_StatusTypeDef SHT31::reset(void) {
 80063ca:	b580      	push	{r7, lr}
 80063cc:	b082      	sub	sp, #8
 80063ce:	af00      	add	r7, sp, #0
 80063d0:	6078      	str	r0, [r7, #4]
	return writeCommand(SHT31_SOFTRESET);
 80063d2:	f243 01a2 	movw	r1, #12450	; 0x30a2
 80063d6:	6878      	ldr	r0, [r7, #4]
 80063d8:	f000 f83e 	bl	8006458 <_ZN5SHT3112writeCommandEt>
 80063dc:	4603      	mov	r3, r0
}
 80063de:	4618      	mov	r0, r3
 80063e0:	3708      	adds	r7, #8
 80063e2:	46bd      	mov	sp, r7
 80063e4:	bd80      	pop	{r7, pc}

080063e6 <crc8>:
 * @param data  Pointer to the data to use when calculating the CRC8.
 * @param len   The number of bytes in 'data'.
 *
 * @return The computed CRC8 value.
 */
static uint8_t crc8(const uint8_t *data, int len) {
 80063e6:	b480      	push	{r7}
 80063e8:	b087      	sub	sp, #28
 80063ea:	af00      	add	r7, sp, #0
 80063ec:	6078      	str	r0, [r7, #4]
 80063ee:	6039      	str	r1, [r7, #0]
   * Initialization data 0xFF
   * Polynomial 0x31 (x8 + x5 +x4 +1)
   * Final XOR 0x00
   */

  const uint8_t POLYNOMIAL(0x31);
 80063f0:	2331      	movs	r3, #49	; 0x31
 80063f2:	72fb      	strb	r3, [r7, #11]
  uint8_t crc(0xFF);
 80063f4:	23ff      	movs	r3, #255	; 0xff
 80063f6:	75fb      	strb	r3, [r7, #23]

  for (int j = len; j; --j) {
 80063f8:	683b      	ldr	r3, [r7, #0]
 80063fa:	613b      	str	r3, [r7, #16]
 80063fc:	e022      	b.n	8006444 <crc8+0x5e>
    crc ^= *data++;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	1c5a      	adds	r2, r3, #1
 8006402:	607a      	str	r2, [r7, #4]
 8006404:	781a      	ldrb	r2, [r3, #0]
 8006406:	7dfb      	ldrb	r3, [r7, #23]
 8006408:	4053      	eors	r3, r2
 800640a:	75fb      	strb	r3, [r7, #23]

    for (int i = 8; i; --i) {
 800640c:	2308      	movs	r3, #8
 800640e:	60fb      	str	r3, [r7, #12]
 8006410:	e012      	b.n	8006438 <crc8+0x52>
      crc = (crc & 0x80) ? (crc << 1) ^ POLYNOMIAL : (crc << 1);
 8006412:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006416:	2b00      	cmp	r3, #0
 8006418:	da07      	bge.n	800642a <crc8+0x44>
 800641a:	7dfb      	ldrb	r3, [r7, #23]
 800641c:	005b      	lsls	r3, r3, #1
 800641e:	b25b      	sxtb	r3, r3
 8006420:	f083 0331 	eor.w	r3, r3, #49	; 0x31
 8006424:	b25b      	sxtb	r3, r3
 8006426:	b2db      	uxtb	r3, r3
 8006428:	e002      	b.n	8006430 <crc8+0x4a>
 800642a:	7dfb      	ldrb	r3, [r7, #23]
 800642c:	005b      	lsls	r3, r3, #1
 800642e:	b2db      	uxtb	r3, r3
 8006430:	75fb      	strb	r3, [r7, #23]
    for (int i = 8; i; --i) {
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	3b01      	subs	r3, #1
 8006436:	60fb      	str	r3, [r7, #12]
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	2b00      	cmp	r3, #0
 800643c:	d1e9      	bne.n	8006412 <crc8+0x2c>
  for (int j = len; j; --j) {
 800643e:	693b      	ldr	r3, [r7, #16]
 8006440:	3b01      	subs	r3, #1
 8006442:	613b      	str	r3, [r7, #16]
 8006444:	693b      	ldr	r3, [r7, #16]
 8006446:	2b00      	cmp	r3, #0
 8006448:	d1d9      	bne.n	80063fe <crc8+0x18>
    }
  }
  return crc;
 800644a:	7dfb      	ldrb	r3, [r7, #23]
}
 800644c:	4618      	mov	r0, r3
 800644e:	371c      	adds	r7, #28
 8006450:	46bd      	mov	sp, r7
 8006452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006456:	4770      	bx	lr

08006458 <_ZN5SHT3112writeCommandEt>:
/**
 * Internal function to perform and I2C write.
 *
 * @param cmd   The 16-bit command ID to send.
 */
HAL_StatusTypeDef SHT31::writeCommand(uint16_t command) {
 8006458:	b580      	push	{r7, lr}
 800645a:	b086      	sub	sp, #24
 800645c:	af02      	add	r7, sp, #8
 800645e:	6078      	str	r0, [r7, #4]
 8006460:	460b      	mov	r3, r1
 8006462:	807b      	strh	r3, [r7, #2]

	uint8_t cmd[2];

	//SendBreak();

  cmd[0] = command >> 8;
 8006464:	887b      	ldrh	r3, [r7, #2]
 8006466:	0a1b      	lsrs	r3, r3, #8
 8006468:	b29b      	uxth	r3, r3
 800646a:	b2db      	uxtb	r3, r3
 800646c:	733b      	strb	r3, [r7, #12]
  cmd[1] = command & 0xFF;
 800646e:	887b      	ldrh	r3, [r7, #2]
 8006470:	b2db      	uxtb	r3, r3
 8006472:	737b      	strb	r3, [r7, #13]

  return HAL_I2C_Master_Transmit(this->_hi2c,this->_devAddress,cmd,2,HAL_MAX_DELAY);
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	6998      	ldr	r0, [r3, #24]
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	8b99      	ldrh	r1, [r3, #28]
 800647c:	f107 020c 	add.w	r2, r7, #12
 8006480:	f04f 33ff 	mov.w	r3, #4294967295
 8006484:	9300      	str	r3, [sp, #0]
 8006486:	2302      	movs	r3, #2
 8006488:	f7fb febe 	bl	8002208 <HAL_I2C_Master_Transmit>
 800648c:	4603      	mov	r3, r0
}
 800648e:	4618      	mov	r0, r3
 8006490:	3710      	adds	r7, #16
 8006492:	46bd      	mov	sp, r7
 8006494:	bd80      	pop	{r7, pc}
	...

08006498 <_ZN5SHT319FetchDataEPfS0_>:

bool SHT31::FetchData(float *t, float *h){
 8006498:	b590      	push	{r4, r7, lr}
 800649a:	b08d      	sub	sp, #52	; 0x34
 800649c:	af02      	add	r7, sp, #8
 800649e:	60f8      	str	r0, [r7, #12]
 80064a0:	60b9      	str	r1, [r7, #8]
 80064a2:	607a      	str	r2, [r7, #4]
  uint8_t cmd[2];
  uint8_t readbuffer[6];

  cmd[0] = SHT31_FETCH_DATA_MSB;
 80064a4:	23e0      	movs	r3, #224	; 0xe0
 80064a6:	773b      	strb	r3, [r7, #28]
  cmd[1] = SHT31_FETCH_DATA_LSB;
 80064a8:	2300      	movs	r3, #0
 80064aa:	777b      	strb	r3, [r7, #29]

  	if(!(HAL_I2C_Master_Transmit(this->_hi2c,this->_devAddress,cmd,2,HAL_MAX_DELAY)==HAL_OK)) return false;
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	6998      	ldr	r0, [r3, #24]
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	8b99      	ldrh	r1, [r3, #28]
 80064b4:	f107 021c 	add.w	r2, r7, #28
 80064b8:	f04f 33ff 	mov.w	r3, #4294967295
 80064bc:	9300      	str	r3, [sp, #0]
 80064be:	2302      	movs	r3, #2
 80064c0:	f7fb fea2 	bl	8002208 <HAL_I2C_Master_Transmit>
 80064c4:	4603      	mov	r3, r0
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	bf14      	ite	ne
 80064ca:	2301      	movne	r3, #1
 80064cc:	2300      	moveq	r3, #0
 80064ce:	b2db      	uxtb	r3, r3
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d001      	beq.n	80064d8 <_ZN5SHT319FetchDataEPfS0_+0x40>
 80064d4:	2300      	movs	r3, #0
 80064d6:	e0e8      	b.n	80066aa <_ZN5SHT319FetchDataEPfS0_+0x212>
    if(!(HAL_I2C_Master_Receive(this->_hi2c,this->_devAddress,readbuffer,6,HAL_MAX_DELAY)==HAL_OK)) return false;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	6998      	ldr	r0, [r3, #24]
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	8b99      	ldrh	r1, [r3, #28]
 80064e0:	f107 0214 	add.w	r2, r7, #20
 80064e4:	f04f 33ff 	mov.w	r3, #4294967295
 80064e8:	9300      	str	r3, [sp, #0]
 80064ea:	2306      	movs	r3, #6
 80064ec:	f7fb ffa4 	bl	8002438 <HAL_I2C_Master_Receive>
 80064f0:	4603      	mov	r3, r0
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	bf14      	ite	ne
 80064f6:	2301      	movne	r3, #1
 80064f8:	2300      	moveq	r3, #0
 80064fa:	b2db      	uxtb	r3, r3
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d001      	beq.n	8006504 <_ZN5SHT319FetchDataEPfS0_+0x6c>
 8006500:	2300      	movs	r3, #0
 8006502:	e0d2      	b.n	80066aa <_ZN5SHT319FetchDataEPfS0_+0x212>

    if (readbuffer[2] != crc8(readbuffer, 2) ||
 8006504:	7dbc      	ldrb	r4, [r7, #22]
 8006506:	f107 0314 	add.w	r3, r7, #20
 800650a:	2102      	movs	r1, #2
 800650c:	4618      	mov	r0, r3
 800650e:	f7ff ff6a 	bl	80063e6 <crc8>
 8006512:	4603      	mov	r3, r0
 8006514:	429c      	cmp	r4, r3
 8006516:	d10a      	bne.n	800652e <_ZN5SHT319FetchDataEPfS0_+0x96>
      readbuffer[5] != crc8(readbuffer + 3, 2))
 8006518:	7e7c      	ldrb	r4, [r7, #25]
 800651a:	f107 0314 	add.w	r3, r7, #20
 800651e:	3303      	adds	r3, #3
 8006520:	2102      	movs	r1, #2
 8006522:	4618      	mov	r0, r3
 8006524:	f7ff ff5f 	bl	80063e6 <crc8>
 8006528:	4603      	mov	r3, r0
    if (readbuffer[2] != crc8(readbuffer, 2) ||
 800652a:	429c      	cmp	r4, r3
 800652c:	d001      	beq.n	8006532 <_ZN5SHT319FetchDataEPfS0_+0x9a>
 800652e:	2301      	movs	r3, #1
 8006530:	e000      	b.n	8006534 <_ZN5SHT319FetchDataEPfS0_+0x9c>
 8006532:	2300      	movs	r3, #0
 8006534:	2b00      	cmp	r3, #0
 8006536:	d001      	beq.n	800653c <_ZN5SHT319FetchDataEPfS0_+0xa4>
    return false;
 8006538:	2300      	movs	r3, #0
 800653a:	e0b6      	b.n	80066aa <_ZN5SHT319FetchDataEPfS0_+0x212>

  int32_t stemp = (int32_t)(((uint32_t)readbuffer[0] << 8) + readbuffer[1]);
 800653c:	7d3b      	ldrb	r3, [r7, #20]
 800653e:	021b      	lsls	r3, r3, #8
 8006540:	7d7a      	ldrb	r2, [r7, #21]
 8006542:	4413      	add	r3, r2
 8006544:	627b      	str	r3, [r7, #36]	; 0x24
  // simplified (65536 instead of 65535) integer version of:
  // temp = (stemp * 175.0f) / 65535.0f - 45.0f;
  stemp = ((4375 * stemp) >> 14) - 4500;
 8006546:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006548:	f241 1217 	movw	r2, #4375	; 0x1117
 800654c:	fb02 f303 	mul.w	r3, r2, r3
 8006550:	139b      	asrs	r3, r3, #14
 8006552:	f5a3 538c 	sub.w	r3, r3, #4480	; 0x1180
 8006556:	3b14      	subs	r3, #20
 8006558:	627b      	str	r3, [r7, #36]	; 0x24
  this->temp = (float)stemp / 100.0f;
 800655a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800655c:	ee07 3a90 	vmov	s15, r3
 8006560:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006564:	eddf 6a53 	vldr	s13, [pc, #332]	; 80066b4 <_ZN5SHT319FetchDataEPfS0_+0x21c>
 8006568:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	edc3 7a04 	vstr	s15, [r3, #16]
  *t = temp;
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	691a      	ldr	r2, [r3, #16]
 8006576:	68bb      	ldr	r3, [r7, #8]
 8006578:	601a      	str	r2, [r3, #0]
  uint32_t shum = ((uint32_t)readbuffer[3] << 8) + readbuffer[4];
 800657a:	7dfb      	ldrb	r3, [r7, #23]
 800657c:	021b      	lsls	r3, r3, #8
 800657e:	7e3a      	ldrb	r2, [r7, #24]
 8006580:	4413      	add	r3, r2
 8006582:	623b      	str	r3, [r7, #32]
  // simplified (65536 instead of 65535) integer version of:
  // humidity = (shum * 100.0f) / 65535.0f;
  shum = (625 * shum) >> 12;
 8006584:	6a3b      	ldr	r3, [r7, #32]
 8006586:	f240 2271 	movw	r2, #625	; 0x271
 800658a:	fb02 f303 	mul.w	r3, r2, r3
 800658e:	0b1b      	lsrs	r3, r3, #12
 8006590:	623b      	str	r3, [r7, #32]
  this->humidity = (float)shum / 100.0f;
 8006592:	6a3b      	ldr	r3, [r7, #32]
 8006594:	ee07 3a90 	vmov	s15, r3
 8006598:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800659c:	eddf 6a45 	vldr	s13, [pc, #276]	; 80066b4 <_ZN5SHT319FetchDataEPfS0_+0x21c>
 80065a0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	edc3 7a03 	vstr	s15, [r3, #12]
  *h = this->humidity;
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	68da      	ldr	r2, [r3, #12]
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	601a      	str	r2, [r3, #0]

  if(this->humidity>=this->HighAlert.SetHumidity){this->HumidityHighAlert = true;}
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	ed93 7a03 	vldr	s14, [r3, #12]
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80065be:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80065c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065c6:	db03      	blt.n	80065d0 <_ZN5SHT319FetchDataEPfS0_+0x138>
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	2201      	movs	r2, #1
 80065cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  if(this->humidity<=this->HighAlert.ClearHumidity){this->HumidityHighAlert = false;}
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	ed93 7a03 	vldr	s14, [r3, #12]
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 80065dc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80065e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065e4:	d803      	bhi.n	80065ee <_ZN5SHT319FetchDataEPfS0_+0x156>
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	2200      	movs	r2, #0
 80065ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  if(this->temp>=this->HighAlert.SetTemp){this->TempHighAlert = true;}
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	ed93 7a04 	vldr	s14, [r3, #16]
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	edd3 7a08 	vldr	s15, [r3, #32]
 80065fa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80065fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006602:	db03      	blt.n	800660c <_ZN5SHT319FetchDataEPfS0_+0x174>
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	2201      	movs	r2, #1
 8006608:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if(this->temp<=this->HighAlert.ClearTemp){this->TempHighAlert = false;}
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	ed93 7a04 	vldr	s14, [r3, #16]
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8006618:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800661c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006620:	d803      	bhi.n	800662a <_ZN5SHT319FetchDataEPfS0_+0x192>
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	2200      	movs	r2, #0
 8006626:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(this->humidity<=this->LowAlert.SetHumidity){this->HumidityLowAlert = true;}
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	ed93 7a03 	vldr	s14, [r3, #12]
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8006636:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800663a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800663e:	d803      	bhi.n	8006648 <_ZN5SHT319FetchDataEPfS0_+0x1b0>
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	2201      	movs	r2, #1
 8006644:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  if(this->humidity>=this->LowAlert.ClearHumidity){this->HumidityLowAlert = false;}
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	ed93 7a03 	vldr	s14, [r3, #12]
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8006654:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006658:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800665c:	db03      	blt.n	8006666 <_ZN5SHT319FetchDataEPfS0_+0x1ce>
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	2200      	movs	r2, #0
 8006662:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  if(this->temp<=this->LowAlert.SetTemp){this->TempLowAlert = true;}
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	ed93 7a04 	vldr	s14, [r3, #16]
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8006672:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006676:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800667a:	d803      	bhi.n	8006684 <_ZN5SHT319FetchDataEPfS0_+0x1ec>
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	2201      	movs	r2, #1
 8006680:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  if(this->temp>=this->LowAlert.ClearTemp){this->TempLowAlert = false;}
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	ed93 7a04 	vldr	s14, [r3, #16]
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8006690:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006694:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006698:	db03      	blt.n	80066a2 <_ZN5SHT319FetchDataEPfS0_+0x20a>
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	2200      	movs	r2, #0
 800669e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  _newdata=true;
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	2201      	movs	r2, #1
 80066a6:	721a      	strb	r2, [r3, #8]
  return true;
 80066a8:	2301      	movs	r3, #1
}
 80066aa:	4618      	mov	r0, r3
 80066ac:	372c      	adds	r7, #44	; 0x2c
 80066ae:	46bd      	mov	sp, r7
 80066b0:	bd90      	pop	{r4, r7, pc}
 80066b2:	bf00      	nop
 80066b4:	42c80000 	.word	0x42c80000

080066b8 <_ZN5SHT3116_setperiodicmodeE19SHT31_Sample_Rate_t>:

void SHT31::ReadHighAlert(SHT31_Alert_t* alert){
  memcpy(&this->HighAlert,alert,sizeof(SHT31_Alert_t));
}

void SHT31::_setperiodicmode(SHT31_Sample_Rate_t mps){
 80066b8:	b580      	push	{r7, lr}
 80066ba:	b086      	sub	sp, #24
 80066bc:	af02      	add	r7, sp, #8
 80066be:	6078      	str	r0, [r7, #4]
 80066c0:	460b      	mov	r3, r1
 80066c2:	70fb      	strb	r3, [r7, #3]
  uint8_t cmd[2];
//  clearStatus();
  switch (mps) {
 80066c4:	78fb      	ldrb	r3, [r7, #3]
 80066c6:	2b0e      	cmp	r3, #14
 80066c8:	d85c      	bhi.n	8006784 <_ZN5SHT3116_setperiodicmodeE19SHT31_Sample_Rate_t+0xcc>
 80066ca:	a201      	add	r2, pc, #4	; (adr r2, 80066d0 <_ZN5SHT3116_setperiodicmodeE19SHT31_Sample_Rate_t+0x18>)
 80066cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066d0:	0800670d 	.word	0x0800670d
 80066d4:	08006715 	.word	0x08006715
 80066d8:	0800671d 	.word	0x0800671d
 80066dc:	08006725 	.word	0x08006725
 80066e0:	0800672d 	.word	0x0800672d
 80066e4:	08006735 	.word	0x08006735
 80066e8:	0800673d 	.word	0x0800673d
 80066ec:	08006745 	.word	0x08006745
 80066f0:	0800674d 	.word	0x0800674d
 80066f4:	08006755 	.word	0x08006755
 80066f8:	0800675d 	.word	0x0800675d
 80066fc:	08006765 	.word	0x08006765
 8006700:	0800676d 	.word	0x0800676d
 8006704:	08006775 	.word	0x08006775
 8006708:	0800677d 	.word	0x0800677d
    case _05mps_high_Res: {
      cmd[0] = SHT31_PERIODIC_05mps_HIGHREP_MSB;
 800670c:	2320      	movs	r3, #32
 800670e:	733b      	strb	r3, [r7, #12]
      cmd[1] = SHT31_PERIODIC_05mps_HIGHREP_LSB;
 8006710:	2332      	movs	r3, #50	; 0x32
 8006712:	737b      	strb	r3, [r7, #13]
    }
    case _05_med_Res :{
      cmd[0] = SHT31_PERIODIC_05mps_MEDREP_MSB;
 8006714:	2320      	movs	r3, #32
 8006716:	733b      	strb	r3, [r7, #12]
      cmd[1] = SHT31_PERIODIC_05mps_MEDREP_LSB;
 8006718:	2324      	movs	r3, #36	; 0x24
 800671a:	737b      	strb	r3, [r7, #13]
    }
    case _05_low_Res:{
      cmd[0] = SHT31_PERIODIC_05mps_LOWREP_MSB;
 800671c:	2320      	movs	r3, #32
 800671e:	733b      	strb	r3, [r7, #12]
      cmd[1] = SHT31_PERIODIC_05mps_LOWREP_LSB;
 8006720:	232f      	movs	r3, #47	; 0x2f
 8006722:	737b      	strb	r3, [r7, #13]
    }
    case _1mps_high_Res:{
      cmd[0] = SHT31_PERIODIC_1mps_HIGHREP_MSB;
 8006724:	2321      	movs	r3, #33	; 0x21
 8006726:	733b      	strb	r3, [r7, #12]
      cmd[1] = SHT31_PERIODIC_1mps_HIGHREP_LSB;
 8006728:	2330      	movs	r3, #48	; 0x30
 800672a:	737b      	strb	r3, [r7, #13]
    }
    case _1mps_med_Res:{
      cmd[0] = SHT31_PERIODIC_1mps_MEDREP_MSB;
 800672c:	2321      	movs	r3, #33	; 0x21
 800672e:	733b      	strb	r3, [r7, #12]
      cmd[1] = SHT31_PERIODIC_1mps_MEDREP_LSB;
 8006730:	2326      	movs	r3, #38	; 0x26
 8006732:	737b      	strb	r3, [r7, #13]
    }
    case _1mps_low_Res:{
      cmd[0] = SHT31_PERIODIC_1mps_LOWREP_MSB;
 8006734:	2321      	movs	r3, #33	; 0x21
 8006736:	733b      	strb	r3, [r7, #12]
      cmd[1] = SHT31_PERIODIC_1mps_LOWREP_LSB;
 8006738:	232d      	movs	r3, #45	; 0x2d
 800673a:	737b      	strb	r3, [r7, #13]
    }
    case _2mps_high_Res:{
      cmd[0] = SHT31_PERIODIC_2mps_HIGHREP_MSB;
 800673c:	2322      	movs	r3, #34	; 0x22
 800673e:	733b      	strb	r3, [r7, #12]
      cmd[1] = SHT31_PERIODIC_2mps_HIGHREP_LSB;
 8006740:	2336      	movs	r3, #54	; 0x36
 8006742:	737b      	strb	r3, [r7, #13]
    }
    case _2mps_med_Res:{
      cmd[0] = SHT31_PERIODIC_2mps_MEDREP_MSB;
 8006744:	2322      	movs	r3, #34	; 0x22
 8006746:	733b      	strb	r3, [r7, #12]
      cmd[1] = SHT31_PERIODIC_2mps_MEDREP_LSB;
 8006748:	2320      	movs	r3, #32
 800674a:	737b      	strb	r3, [r7, #13]
    }
    case _2mps_low_Res:{
      cmd[0] = SHT31_PERIODIC_2mps_LOWREP_MSB;
 800674c:	2322      	movs	r3, #34	; 0x22
 800674e:	733b      	strb	r3, [r7, #12]
      cmd[1] = SHT31_PERIODIC_2mps_LOWREP_LSB;
 8006750:	232b      	movs	r3, #43	; 0x2b
 8006752:	737b      	strb	r3, [r7, #13]
    }
    case _4mps_high_Res:{
      cmd[0] = SHT31_PERIODIC_4mps_HIGHREP_MSB;
 8006754:	2323      	movs	r3, #35	; 0x23
 8006756:	733b      	strb	r3, [r7, #12]
      cmd[1] = SHT31_PERIODIC_4mps_HIGHREP_LSB;
 8006758:	2334      	movs	r3, #52	; 0x34
 800675a:	737b      	strb	r3, [r7, #13]
    }
    case _4mps_med_Res:{
      cmd[0] = SHT31_PERIODIC_4mps_MEDREP_MSB;
 800675c:	2323      	movs	r3, #35	; 0x23
 800675e:	733b      	strb	r3, [r7, #12]
      cmd[1] = SHT31_PERIODIC_4mps_MEDREP_LSB;
 8006760:	2322      	movs	r3, #34	; 0x22
 8006762:	737b      	strb	r3, [r7, #13]
    }
    case _4mps_low_Res:{
      cmd[0] = SHT31_PERIODIC_4mps_LOWREP_MSB;
 8006764:	2323      	movs	r3, #35	; 0x23
 8006766:	733b      	strb	r3, [r7, #12]
      cmd[1] = SHT31_PERIODIC_4mps_LOWREP_LSB;
 8006768:	2329      	movs	r3, #41	; 0x29
 800676a:	737b      	strb	r3, [r7, #13]
    }
    case _10mps_high_Res:{
      cmd[0] = SHT31_PERIODIC_10mps_HIGHREP_MSB;
 800676c:	2327      	movs	r3, #39	; 0x27
 800676e:	733b      	strb	r3, [r7, #12]
      cmd[1] = SHT31_PERIODIC_10mps_HIGHREP_LSB;
 8006770:	2337      	movs	r3, #55	; 0x37
 8006772:	737b      	strb	r3, [r7, #13]
    }
    case _10mps_med_Res:{
      cmd[0] = SHT31_PERIODIC_10mps_MEDREP_MSB;
 8006774:	2327      	movs	r3, #39	; 0x27
 8006776:	733b      	strb	r3, [r7, #12]
      cmd[1] = SHT31_PERIODIC_10mps_MEDREP_LSB;
 8006778:	2321      	movs	r3, #33	; 0x21
 800677a:	737b      	strb	r3, [r7, #13]
    }
    case _10mps_low_Res:{
      cmd[0] = SHT31_PERIODIC_10mps_LOWREP_MSB;
 800677c:	2327      	movs	r3, #39	; 0x27
 800677e:	733b      	strb	r3, [r7, #12]
      cmd[1] = SHT31_PERIODIC_10mps_LOWREP_LSB;
 8006780:	232a      	movs	r3, #42	; 0x2a
 8006782:	737b      	strb	r3, [r7, #13]
    }
    default: {
      cmd[0] = SHT31_PERIODIC_1mps_LOWREP_MSB;
 8006784:	2321      	movs	r3, #33	; 0x21
 8006786:	733b      	strb	r3, [r7, #12]
      cmd[1] = SHT31_PERIODIC_1mps_LOWREP_LSB;
 8006788:	232d      	movs	r3, #45	; 0x2d
 800678a:	737b      	strb	r3, [r7, #13]
    }
  }

  HAL_I2C_Master_Transmit(this->_hi2c,this->_devAddress,cmd,2,HAL_MAX_DELAY);
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	6998      	ldr	r0, [r3, #24]
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	8b99      	ldrh	r1, [r3, #28]
 8006794:	f107 020c 	add.w	r2, r7, #12
 8006798:	f04f 33ff 	mov.w	r3, #4294967295
 800679c:	9300      	str	r3, [sp, #0]
 800679e:	2302      	movs	r3, #2
 80067a0:	f7fb fd32 	bl	8002208 <HAL_I2C_Master_Transmit>

  _update_periodic_mode=false;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2200      	movs	r2, #0
 80067a8:	729a      	strb	r2, [r3, #10]
}
 80067aa:	bf00      	nop
 80067ac:	3710      	adds	r7, #16
 80067ae:	46bd      	mov	sp, r7
 80067b0:	bd80      	pop	{r7, pc}
 80067b2:	bf00      	nop

080067b4 <_ZN5SHT3111clearStatusEv>:

  bool SHT31::LowHumidityActive(){
    return HumidityLowAlert;
  }

void SHT31::clearStatus(){
 80067b4:	b580      	push	{r7, lr}
 80067b6:	b086      	sub	sp, #24
 80067b8:	af02      	add	r7, sp, #8
 80067ba:	6078      	str	r0, [r7, #4]
  uint8_t cmd[2];
  cmd[0] = SHT31_CLEARSTATUS_MSB;
 80067bc:	2330      	movs	r3, #48	; 0x30
 80067be:	733b      	strb	r3, [r7, #12]
  cmd[1] = SHT31_CLEARSTATUS_LSB;
 80067c0:	2341      	movs	r3, #65	; 0x41
 80067c2:	737b      	strb	r3, [r7, #13]
  HAL_I2C_Master_Transmit(this->_hi2c,this->_devAddress,cmd,2,HAL_MAX_DELAY);
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	6998      	ldr	r0, [r3, #24]
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	8b99      	ldrh	r1, [r3, #28]
 80067cc:	f107 020c 	add.w	r2, r7, #12
 80067d0:	f04f 33ff 	mov.w	r3, #4294967295
 80067d4:	9300      	str	r3, [sp, #0]
 80067d6:	2302      	movs	r3, #2
 80067d8:	f7fb fd16 	bl	8002208 <HAL_I2C_Master_Transmit>
}
 80067dc:	bf00      	nop
 80067de:	3710      	adds	r7, #16
 80067e0:	46bd      	mov	sp, r7
 80067e2:	bd80      	pop	{r7, pc}

080067e4 <_ZN5SHT314mainEv>:

/*
 *
 *
 */
void SHT31::main(){
 80067e4:	b580      	push	{r7, lr}
 80067e6:	b082      	sub	sp, #8
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	6078      	str	r0, [r7, #4]
	switch(state){
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	781b      	ldrb	r3, [r3, #0]
 80067f0:	2b08      	cmp	r3, #8
 80067f2:	f200 812c 	bhi.w	8006a4e <_ZN5SHT314mainEv+0x26a>
 80067f6:	a201      	add	r2, pc, #4	; (adr r2, 80067fc <_ZN5SHT314mainEv+0x18>)
 80067f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067fc:	08006821 	.word	0x08006821
 8006800:	0800684d 	.word	0x0800684d
 8006804:	08006881 	.word	0x08006881
 8006808:	080068f1 	.word	0x080068f1
 800680c:	0800690f 	.word	0x0800690f
 8006810:	08006971 	.word	0x08006971
 8006814:	080069f1 	.word	0x080069f1
 8006818:	080069b1 	.word	0x080069b1
 800681c:	08006a23 	.word	0x08006a23
	case sht31_init_state:
		if(checkDevice()){ // if device exists, go to reset.
 8006820:	6878      	ldr	r0, [r7, #4]
 8006822:	f000 f929 	bl	8006a78 <_ZN5SHT3111checkDeviceEv>
 8006826:	4603      	mov	r3, r0
 8006828:	2b00      	cmp	r3, #0
 800682a:	d00b      	beq.n	8006844 <_ZN5SHT314mainEv+0x60>
			reset();
 800682c:	6878      	ldr	r0, [r7, #4]
 800682e:	f7ff fdcc 	bl	80063ca <_ZN5SHT315resetEv>
			last_update=HAL_GetTick();
 8006832:	f7fb f9cd 	bl	8001bd0 <HAL_GetTick>
 8006836:	4602      	mov	r2, r0
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	605a      	str	r2, [r3, #4]
			state=sht31_reset_state;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	2201      	movs	r2, #1
 8006840:	701a      	strb	r2, [r3, #0]
		}
		else { // if device doesn't exist go to error state.
			state=sht31_error_state;
		}
		break;
 8006842:	e115      	b.n	8006a70 <_ZN5SHT314mainEv+0x28c>
			state=sht31_error_state;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	2208      	movs	r2, #8
 8006848:	701a      	strb	r2, [r3, #0]
		break;
 800684a:	e111      	b.n	8006a70 <_ZN5SHT314mainEv+0x28c>
	case sht31_reset_state:
		if(HAL_GetTick()>(last_update+100)){// wait 100ms for device to reset. then begin init.
 800684c:	f7fb f9c0 	bl	8001bd0 <HAL_GetTick>
 8006850:	4602      	mov	r2, r0
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	685b      	ldr	r3, [r3, #4]
 8006856:	3364      	adds	r3, #100	; 0x64
 8006858:	429a      	cmp	r2, r3
 800685a:	bf8c      	ite	hi
 800685c:	2301      	movhi	r3, #1
 800685e:	2300      	movls	r3, #0
 8006860:	b2db      	uxtb	r3, r3
 8006862:	2b00      	cmp	r3, #0
 8006864:	f000 80f7 	beq.w	8006a56 <_ZN5SHT314mainEv+0x272>
			clearStatus(); // clear status register
 8006868:	6878      	ldr	r0, [r7, #4]
 800686a:	f7ff ffa3 	bl	80067b4 <_ZN5SHT3111clearStatusEv>
			last_update=HAL_GetTick();
 800686e:	f7fb f9af 	bl	8001bd0 <HAL_GetTick>
 8006872:	4602      	mov	r2, r0
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	605a      	str	r2, [r3, #4]
			state=sht31_clearstatus_state;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2202      	movs	r2, #2
 800687c:	701a      	strb	r2, [r3, #0]
		}
		break;
 800687e:	e0ea      	b.n	8006a56 <_ZN5SHT314mainEv+0x272>
	case sht31_clearstatus_state:
		if(HAL_GetTick()>(last_update+100)){ // wait for status register to clear
 8006880:	f7fb f9a6 	bl	8001bd0 <HAL_GetTick>
 8006884:	4602      	mov	r2, r0
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	685b      	ldr	r3, [r3, #4]
 800688a:	3364      	adds	r3, #100	; 0x64
 800688c:	429a      	cmp	r2, r3
 800688e:	bf8c      	ite	hi
 8006890:	2301      	movhi	r3, #1
 8006892:	2300      	movls	r3, #0
 8006894:	b2db      	uxtb	r3, r3
 8006896:	2b00      	cmp	r3, #0
 8006898:	f000 80df 	beq.w	8006a5a <_ZN5SHT314mainEv+0x276>
			if(readStatus() != 0xFFFF){
 800689c:	6878      	ldr	r0, [r7, #4]
 800689e:	f7ff fd70 	bl	8006382 <_ZN5SHT3110readStatusEv>
 80068a2:	4603      	mov	r3, r0
 80068a4:	461a      	mov	r2, r3
 80068a6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80068aa:	429a      	cmp	r2, r3
 80068ac:	bf14      	ite	ne
 80068ae:	2301      	movne	r3, #1
 80068b0:	2300      	moveq	r3, #0
 80068b2:	b2db      	uxtb	r3, r3
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	f000 80d0 	beq.w	8006a5a <_ZN5SHT314mainEv+0x276>
				last_update=HAL_GetTick();
 80068ba:	f7fb f989 	bl	8001bd0 <HAL_GetTick>
 80068be:	4602      	mov	r2, r0
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	605a      	str	r2, [r3, #4]
				if(this->_PeriodicMode){ // if the sensor should be in periodic mode, set it up.
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	7f9b      	ldrb	r3, [r3, #30]
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d008      	beq.n	80068de <_ZN5SHT314mainEv+0xfa>
					last_update=HAL_GetTick();
 80068cc:	f7fb f980 	bl	8001bd0 <HAL_GetTick>
 80068d0:	4602      	mov	r2, r0
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	605a      	str	r2, [r3, #4]
					state=sht31_set_periodic_mode_state;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	2203      	movs	r2, #3
 80068da:	701a      	strb	r2, [r3, #0]
					last_update=HAL_GetTick();
					state=sht31_force_measurement_state; // perform a forced measurement so the data is in the register.
				}
			}
		}
		break;
 80068dc:	e0bd      	b.n	8006a5a <_ZN5SHT314mainEv+0x276>
					last_update=HAL_GetTick();
 80068de:	f7fb f977 	bl	8001bd0 <HAL_GetTick>
 80068e2:	4602      	mov	r2, r0
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	605a      	str	r2, [r3, #4]
					state=sht31_force_measurement_state; // perform a forced measurement so the data is in the register.
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2206      	movs	r2, #6
 80068ec:	701a      	strb	r2, [r3, #0]
		break;
 80068ee:	e0b4      	b.n	8006a5a <_ZN5SHT314mainEv+0x276>
	case sht31_set_periodic_mode_state:
		_setperiodicmode(this->_mps);
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	7fdb      	ldrb	r3, [r3, #31]
 80068f4:	4619      	mov	r1, r3
 80068f6:	6878      	ldr	r0, [r7, #4]
 80068f8:	f7ff fede 	bl	80066b8 <_ZN5SHT3116_setperiodicmodeE19SHT31_Sample_Rate_t>
		last_update=HAL_GetTick();
 80068fc:	f7fb f968 	bl	8001bd0 <HAL_GetTick>
 8006900:	4602      	mov	r2, r0
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	605a      	str	r2, [r3, #4]
		state=sht31_sleeping_state;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2204      	movs	r2, #4
 800690a:	701a      	strb	r2, [r3, #0]
		break;
 800690c:	e0b0      	b.n	8006a70 <_ZN5SHT314mainEv+0x28c>
	case sht31_sleeping_state: // should be in periodic mode.
		if(_force_measurement){ // break from
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	7a5b      	ldrb	r3, [r3, #9]
 8006912:	2b00      	cmp	r3, #0
 8006914:	d00b      	beq.n	800692e <_ZN5SHT314mainEv+0x14a>
			SendBreak();
 8006916:	6878      	ldr	r0, [r7, #4]
 8006918:	f000 f8c7 	bl	8006aaa <_ZN5SHT319SendBreakEv>
			last_update=HAL_GetTick();
 800691c:	f7fb f958 	bl	8001bd0 <HAL_GetTick>
 8006920:	4602      	mov	r2, r0
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	605a      	str	r2, [r3, #4]
			state=sht31_force_measurement_state;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	2206      	movs	r2, #6
 800692a:	701a      	strb	r2, [r3, #0]
		else if(HAL_GetTick()>(last_update+2000)){
			if(FetchData(&temp,&humidity)){
				last_update=HAL_GetTick();
				}
			}
		break;
 800692c:	e097      	b.n	8006a5e <_ZN5SHT314mainEv+0x27a>
		else if(HAL_GetTick()>(last_update+2000)){
 800692e:	f7fb f94f 	bl	8001bd0 <HAL_GetTick>
 8006932:	4602      	mov	r2, r0
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	685b      	ldr	r3, [r3, #4]
 8006938:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 800693c:	429a      	cmp	r2, r3
 800693e:	bf8c      	ite	hi
 8006940:	2301      	movhi	r3, #1
 8006942:	2300      	movls	r3, #0
 8006944:	b2db      	uxtb	r3, r3
 8006946:	2b00      	cmp	r3, #0
 8006948:	f000 8089 	beq.w	8006a5e <_ZN5SHT314mainEv+0x27a>
			if(FetchData(&temp,&humidity)){
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	f103 0110 	add.w	r1, r3, #16
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	330c      	adds	r3, #12
 8006956:	461a      	mov	r2, r3
 8006958:	6878      	ldr	r0, [r7, #4]
 800695a:	f7ff fd9d 	bl	8006498 <_ZN5SHT319FetchDataEPfS0_>
 800695e:	4603      	mov	r3, r0
 8006960:	2b00      	cmp	r3, #0
 8006962:	d07c      	beq.n	8006a5e <_ZN5SHT314mainEv+0x27a>
				last_update=HAL_GetTick();
 8006964:	f7fb f934 	bl	8001bd0 <HAL_GetTick>
 8006968:	4602      	mov	r2, r0
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	605a      	str	r2, [r3, #4]
		break;
 800696e:	e076      	b.n	8006a5e <_ZN5SHT314mainEv+0x27a>
	case sht31_done_state:
		if(_force_measurement){
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	7a5b      	ldrb	r3, [r3, #9]
 8006974:	2b00      	cmp	r3, #0
 8006976:	d074      	beq.n	8006a62 <_ZN5SHT314mainEv+0x27e>
			if(_PeriodicMode){
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	7f9b      	ldrb	r3, [r3, #30]
 800697c:	2b00      	cmp	r3, #0
 800697e:	d00b      	beq.n	8006998 <_ZN5SHT314mainEv+0x1b4>
				SendBreak();
 8006980:	6878      	ldr	r0, [r7, #4]
 8006982:	f000 f892 	bl	8006aaa <_ZN5SHT319SendBreakEv>
				last_update=HAL_GetTick();
 8006986:	f7fb f923 	bl	8001bd0 <HAL_GetTick>
 800698a:	4602      	mov	r2, r0
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	605a      	str	r2, [r3, #4]
				state=sht31_force_measurement_state;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2206      	movs	r2, #6
 8006994:	701a      	strb	r2, [r3, #0]
				_SHT31_force_measurement();
				last_update=HAL_GetTick();
				state=sht31_measuring_state;
			}
		}
		break;
 8006996:	e064      	b.n	8006a62 <_ZN5SHT314mainEv+0x27e>
				_SHT31_force_measurement();
 8006998:	6878      	ldr	r0, [r7, #4]
 800699a:	f000 f8a1 	bl	8006ae0 <_ZN5SHT3124_SHT31_force_measurementEv>
				last_update=HAL_GetTick();
 800699e:	f7fb f917 	bl	8001bd0 <HAL_GetTick>
 80069a2:	4602      	mov	r2, r0
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	605a      	str	r2, [r3, #4]
				state=sht31_measuring_state;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2207      	movs	r2, #7
 80069ac:	701a      	strb	r2, [r3, #0]
		break;
 80069ae:	e058      	b.n	8006a62 <_ZN5SHT314mainEv+0x27e>
	case sht31_measuring_state:
		if(HAL_GetTick()>(last_update+2000)){
 80069b0:	f7fb f90e 	bl	8001bd0 <HAL_GetTick>
 80069b4:	4602      	mov	r2, r0
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	685b      	ldr	r3, [r3, #4]
 80069ba:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 80069be:	429a      	cmp	r2, r3
 80069c0:	bf8c      	ite	hi
 80069c2:	2301      	movhi	r3, #1
 80069c4:	2300      	movls	r3, #0
 80069c6:	b2db      	uxtb	r3, r3
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d04c      	beq.n	8006a66 <_ZN5SHT314mainEv+0x282>
			FetchData(&temp, &humidity);
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	f103 0110 	add.w	r1, r3, #16
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	330c      	adds	r3, #12
 80069d6:	461a      	mov	r2, r3
 80069d8:	6878      	ldr	r0, [r7, #4]
 80069da:	f7ff fd5d 	bl	8006498 <_ZN5SHT319FetchDataEPfS0_>
			last_update=HAL_GetTick();
 80069de:	f7fb f8f7 	bl	8001bd0 <HAL_GetTick>
 80069e2:	4602      	mov	r2, r0
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	605a      	str	r2, [r3, #4]
			state=sht31_done_state;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2205      	movs	r2, #5
 80069ec:	701a      	strb	r2, [r3, #0]
			}
		break;
 80069ee:	e03a      	b.n	8006a66 <_ZN5SHT314mainEv+0x282>
	case sht31_force_measurement_state: // wait 2ms for a break before calling _SHT31_force_measurement();
		if(HAL_GetTick()>(last_update+2)){
 80069f0:	f7fb f8ee 	bl	8001bd0 <HAL_GetTick>
 80069f4:	4602      	mov	r2, r0
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	685b      	ldr	r3, [r3, #4]
 80069fa:	3302      	adds	r3, #2
 80069fc:	429a      	cmp	r2, r3
 80069fe:	bf8c      	ite	hi
 8006a00:	2301      	movhi	r3, #1
 8006a02:	2300      	movls	r3, #0
 8006a04:	b2db      	uxtb	r3, r3
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d02f      	beq.n	8006a6a <_ZN5SHT314mainEv+0x286>
			_SHT31_force_measurement();
 8006a0a:	6878      	ldr	r0, [r7, #4]
 8006a0c:	f000 f868 	bl	8006ae0 <_ZN5SHT3124_SHT31_force_measurementEv>
			last_update=HAL_GetTick();
 8006a10:	f7fb f8de 	bl	8001bd0 <HAL_GetTick>
 8006a14:	4602      	mov	r2, r0
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	605a      	str	r2, [r3, #4]
			state=sht31_measuring_state;
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	2207      	movs	r2, #7
 8006a1e:	701a      	strb	r2, [r3, #0]
		}
		break;
 8006a20:	e023      	b.n	8006a6a <_ZN5SHT314mainEv+0x286>
	case sht31_error_state:
		if(HAL_GetTick()>(last_update+100)){
 8006a22:	f7fb f8d5 	bl	8001bd0 <HAL_GetTick>
 8006a26:	4602      	mov	r2, r0
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	685b      	ldr	r3, [r3, #4]
 8006a2c:	3364      	adds	r3, #100	; 0x64
 8006a2e:	429a      	cmp	r2, r3
 8006a30:	bf8c      	ite	hi
 8006a32:	2301      	movhi	r3, #1
 8006a34:	2300      	movls	r3, #0
 8006a36:	b2db      	uxtb	r3, r3
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d018      	beq.n	8006a6e <_ZN5SHT314mainEv+0x28a>
			last_update=HAL_GetTick();
 8006a3c:	f7fb f8c8 	bl	8001bd0 <HAL_GetTick>
 8006a40:	4602      	mov	r2, r0
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	605a      	str	r2, [r3, #4]
			state=sht31_init_state;
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	2200      	movs	r2, #0
 8006a4a:	701a      	strb	r2, [r3, #0]
		}
		break;
 8006a4c:	e00f      	b.n	8006a6e <_ZN5SHT314mainEv+0x28a>
	default:
		 state=sht31_init_state;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	2200      	movs	r2, #0
 8006a52:	701a      	strb	r2, [r3, #0]
		break;
 8006a54:	e00c      	b.n	8006a70 <_ZN5SHT314mainEv+0x28c>
		break;
 8006a56:	bf00      	nop
 8006a58:	e00a      	b.n	8006a70 <_ZN5SHT314mainEv+0x28c>
		break;
 8006a5a:	bf00      	nop
 8006a5c:	e008      	b.n	8006a70 <_ZN5SHT314mainEv+0x28c>
		break;
 8006a5e:	bf00      	nop
 8006a60:	e006      	b.n	8006a70 <_ZN5SHT314mainEv+0x28c>
		break;
 8006a62:	bf00      	nop
 8006a64:	e004      	b.n	8006a70 <_ZN5SHT314mainEv+0x28c>
		break;
 8006a66:	bf00      	nop
 8006a68:	e002      	b.n	8006a70 <_ZN5SHT314mainEv+0x28c>
		break;
 8006a6a:	bf00      	nop
 8006a6c:	e000      	b.n	8006a70 <_ZN5SHT314mainEv+0x28c>
		break;
 8006a6e:	bf00      	nop
	}

}
 8006a70:	bf00      	nop
 8006a72:	3708      	adds	r7, #8
 8006a74:	46bd      	mov	sp, r7
 8006a76:	bd80      	pop	{r7, pc}

08006a78 <_ZN5SHT3111checkDeviceEv>:

bool SHT31::checkDevice(){
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	b084      	sub	sp, #16
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef I2CStatus = HAL_I2C_IsDeviceReady(_hi2c,_devAddress,1,HAL_MAX_DELAY);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	6998      	ldr	r0, [r3, #24]
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	8b99      	ldrh	r1, [r3, #28]
 8006a88:	f04f 33ff 	mov.w	r3, #4294967295
 8006a8c:	2201      	movs	r2, #1
 8006a8e:	f7fb fdc9 	bl	8002624 <HAL_I2C_IsDeviceReady>
 8006a92:	4603      	mov	r3, r0
 8006a94:	73fb      	strb	r3, [r7, #15]
	return (HAL_OK==I2CStatus);
 8006a96:	7bfb      	ldrb	r3, [r7, #15]
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	bf0c      	ite	eq
 8006a9c:	2301      	moveq	r3, #1
 8006a9e:	2300      	movne	r3, #0
 8006aa0:	b2db      	uxtb	r3, r3
}
 8006aa2:	4618      	mov	r0, r3
 8006aa4:	3710      	adds	r7, #16
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	bd80      	pop	{r7, pc}

08006aaa <_ZN5SHT319SendBreakEv>:
 * The datasheet recommends sending a Break command to the SHT31
 * before issuing commands.
 * Especially if the sensor is in Periodic mode or in a Measurement.
 * do not call Break() before calling FetchData().
 */
void SHT31::SendBreak(){
 8006aaa:	b580      	push	{r7, lr}
 8006aac:	b086      	sub	sp, #24
 8006aae:	af02      	add	r7, sp, #8
 8006ab0:	6078      	str	r0, [r7, #4]
	uint8_t cmd[2];
	  cmd[0]=SHT31_BREAK_MSB;
 8006ab2:	2330      	movs	r3, #48	; 0x30
 8006ab4:	733b      	strb	r3, [r7, #12]
	  cmd[1]=SHT31_BREAK_LSB;
 8006ab6:	2393      	movs	r3, #147	; 0x93
 8006ab8:	737b      	strb	r3, [r7, #13]
	  HAL_I2C_Master_Transmit(this->_hi2c,this->_devAddress,cmd,2,HAL_MAX_DELAY);
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	6998      	ldr	r0, [r3, #24]
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	8b99      	ldrh	r1, [r3, #28]
 8006ac2:	f107 020c 	add.w	r2, r7, #12
 8006ac6:	f04f 33ff 	mov.w	r3, #4294967295
 8006aca:	9300      	str	r3, [sp, #0]
 8006acc:	2302      	movs	r3, #2
 8006ace:	f7fb fb9b 	bl	8002208 <HAL_I2C_Master_Transmit>
	  _PeriodicMode=false;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	2200      	movs	r2, #0
 8006ad6:	779a      	strb	r2, [r3, #30]
}
 8006ad8:	bf00      	nop
 8006ada:	3710      	adds	r7, #16
 8006adc:	46bd      	mov	sp, r7
 8006ade:	bd80      	pop	{r7, pc}

08006ae0 <_ZN5SHT3124_SHT31_force_measurementEv>:
	}

	return false;
}

void SHT31::_SHT31_force_measurement(){
 8006ae0:	b580      	push	{r7, lr}
 8006ae2:	b082      	sub	sp, #8
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6078      	str	r0, [r7, #4]
	writeCommand(SHT31_MEAS_HIGHREP);
 8006ae8:	f44f 5110 	mov.w	r1, #9216	; 0x2400
 8006aec:	6878      	ldr	r0, [r7, #4]
 8006aee:	f7ff fcb3 	bl	8006458 <_ZN5SHT3112writeCommandEt>
	_force_measurement=false;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	2200      	movs	r2, #0
 8006af6:	725a      	strb	r2, [r3, #9]
}
 8006af8:	bf00      	nop
 8006afa:	3708      	adds	r7, #8
 8006afc:	46bd      	mov	sp, r7
 8006afe:	bd80      	pop	{r7, pc}

08006b00 <_ZN5SHT3114GetTemperatureEPf>:
				break;
			}
	}
}

bool SHT31::GetTemperature(float *t){
 8006b00:	b480      	push	{r7}
 8006b02:	b085      	sub	sp, #20
 8006b04:	af00      	add	r7, sp, #0
 8006b06:	6078      	str	r0, [r7, #4]
 8006b08:	6039      	str	r1, [r7, #0]
	bool old = _newdata;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	7a1b      	ldrb	r3, [r3, #8]
 8006b0e:	73fb      	strb	r3, [r7, #15]
	_newdata=false;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	2200      	movs	r2, #0
 8006b14:	721a      	strb	r2, [r3, #8]
	*t=this->temp;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	691a      	ldr	r2, [r3, #16]
 8006b1a:	683b      	ldr	r3, [r7, #0]
 8006b1c:	601a      	str	r2, [r3, #0]
	return old;
 8006b1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b20:	4618      	mov	r0, r3
 8006b22:	3714      	adds	r7, #20
 8006b24:	46bd      	mov	sp, r7
 8006b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2a:	4770      	bx	lr

08006b2c <_ZN5SHT3111GetHumidityEPf>:

bool SHT31::GetHumidity(float *h){
 8006b2c:	b480      	push	{r7}
 8006b2e:	b085      	sub	sp, #20
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	6078      	str	r0, [r7, #4]
 8006b34:	6039      	str	r1, [r7, #0]
	bool old = _newdata;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	7a1b      	ldrb	r3, [r3, #8]
 8006b3a:	73fb      	strb	r3, [r7, #15]
	_newdata=false;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	2200      	movs	r2, #0
 8006b40:	721a      	strb	r2, [r3, #8]
	*h=this->humidity;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	68da      	ldr	r2, [r3, #12]
 8006b46:	683b      	ldr	r3, [r7, #0]
 8006b48:	601a      	str	r2, [r3, #0]
	return old;
 8006b4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b4c:	4618      	mov	r0, r3
 8006b4e:	3714      	adds	r7, #20
 8006b50:	46bd      	mov	sp, r7
 8006b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b56:	4770      	bx	lr

08006b58 <_ZN5SHT317newDataEv>:

bool SHT31::newData(){
 8006b58:	b480      	push	{r7}
 8006b5a:	b083      	sub	sp, #12
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
	return _newdata;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	7a1b      	ldrb	r3, [r3, #8]
}
 8006b64:	4618      	mov	r0, r3
 8006b66:	370c      	adds	r7, #12
 8006b68:	46bd      	mov	sp, r7
 8006b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6e:	4770      	bx	lr

08006b70 <_ZdlPvj>:
 8006b70:	f000 b800 	b.w	8006b74 <_ZdlPv>

08006b74 <_ZdlPv>:
 8006b74:	f000 b808 	b.w	8006b88 <free>

08006b78 <malloc>:
 8006b78:	4b02      	ldr	r3, [pc, #8]	; (8006b84 <malloc+0xc>)
 8006b7a:	4601      	mov	r1, r0
 8006b7c:	6818      	ldr	r0, [r3, #0]
 8006b7e:	f000 b82b 	b.w	8006bd8 <_malloc_r>
 8006b82:	bf00      	nop
 8006b84:	2000006c 	.word	0x2000006c

08006b88 <free>:
 8006b88:	4b02      	ldr	r3, [pc, #8]	; (8006b94 <free+0xc>)
 8006b8a:	4601      	mov	r1, r0
 8006b8c:	6818      	ldr	r0, [r3, #0]
 8006b8e:	f001 bf7d 	b.w	8008a8c <_free_r>
 8006b92:	bf00      	nop
 8006b94:	2000006c 	.word	0x2000006c

08006b98 <sbrk_aligned>:
 8006b98:	b570      	push	{r4, r5, r6, lr}
 8006b9a:	4e0e      	ldr	r6, [pc, #56]	; (8006bd4 <sbrk_aligned+0x3c>)
 8006b9c:	460c      	mov	r4, r1
 8006b9e:	6831      	ldr	r1, [r6, #0]
 8006ba0:	4605      	mov	r5, r0
 8006ba2:	b911      	cbnz	r1, 8006baa <sbrk_aligned+0x12>
 8006ba4:	f001 f892 	bl	8007ccc <_sbrk_r>
 8006ba8:	6030      	str	r0, [r6, #0]
 8006baa:	4621      	mov	r1, r4
 8006bac:	4628      	mov	r0, r5
 8006bae:	f001 f88d 	bl	8007ccc <_sbrk_r>
 8006bb2:	1c43      	adds	r3, r0, #1
 8006bb4:	d00a      	beq.n	8006bcc <sbrk_aligned+0x34>
 8006bb6:	1cc4      	adds	r4, r0, #3
 8006bb8:	f024 0403 	bic.w	r4, r4, #3
 8006bbc:	42a0      	cmp	r0, r4
 8006bbe:	d007      	beq.n	8006bd0 <sbrk_aligned+0x38>
 8006bc0:	1a21      	subs	r1, r4, r0
 8006bc2:	4628      	mov	r0, r5
 8006bc4:	f001 f882 	bl	8007ccc <_sbrk_r>
 8006bc8:	3001      	adds	r0, #1
 8006bca:	d101      	bne.n	8006bd0 <sbrk_aligned+0x38>
 8006bcc:	f04f 34ff 	mov.w	r4, #4294967295
 8006bd0:	4620      	mov	r0, r4
 8006bd2:	bd70      	pop	{r4, r5, r6, pc}
 8006bd4:	200005f8 	.word	0x200005f8

08006bd8 <_malloc_r>:
 8006bd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006bdc:	1ccd      	adds	r5, r1, #3
 8006bde:	f025 0503 	bic.w	r5, r5, #3
 8006be2:	3508      	adds	r5, #8
 8006be4:	2d0c      	cmp	r5, #12
 8006be6:	bf38      	it	cc
 8006be8:	250c      	movcc	r5, #12
 8006bea:	2d00      	cmp	r5, #0
 8006bec:	4607      	mov	r7, r0
 8006bee:	db01      	blt.n	8006bf4 <_malloc_r+0x1c>
 8006bf0:	42a9      	cmp	r1, r5
 8006bf2:	d905      	bls.n	8006c00 <_malloc_r+0x28>
 8006bf4:	230c      	movs	r3, #12
 8006bf6:	603b      	str	r3, [r7, #0]
 8006bf8:	2600      	movs	r6, #0
 8006bfa:	4630      	mov	r0, r6
 8006bfc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006c00:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006cd4 <_malloc_r+0xfc>
 8006c04:	f000 f868 	bl	8006cd8 <__malloc_lock>
 8006c08:	f8d8 3000 	ldr.w	r3, [r8]
 8006c0c:	461c      	mov	r4, r3
 8006c0e:	bb5c      	cbnz	r4, 8006c68 <_malloc_r+0x90>
 8006c10:	4629      	mov	r1, r5
 8006c12:	4638      	mov	r0, r7
 8006c14:	f7ff ffc0 	bl	8006b98 <sbrk_aligned>
 8006c18:	1c43      	adds	r3, r0, #1
 8006c1a:	4604      	mov	r4, r0
 8006c1c:	d155      	bne.n	8006cca <_malloc_r+0xf2>
 8006c1e:	f8d8 4000 	ldr.w	r4, [r8]
 8006c22:	4626      	mov	r6, r4
 8006c24:	2e00      	cmp	r6, #0
 8006c26:	d145      	bne.n	8006cb4 <_malloc_r+0xdc>
 8006c28:	2c00      	cmp	r4, #0
 8006c2a:	d048      	beq.n	8006cbe <_malloc_r+0xe6>
 8006c2c:	6823      	ldr	r3, [r4, #0]
 8006c2e:	4631      	mov	r1, r6
 8006c30:	4638      	mov	r0, r7
 8006c32:	eb04 0903 	add.w	r9, r4, r3
 8006c36:	f001 f849 	bl	8007ccc <_sbrk_r>
 8006c3a:	4581      	cmp	r9, r0
 8006c3c:	d13f      	bne.n	8006cbe <_malloc_r+0xe6>
 8006c3e:	6821      	ldr	r1, [r4, #0]
 8006c40:	1a6d      	subs	r5, r5, r1
 8006c42:	4629      	mov	r1, r5
 8006c44:	4638      	mov	r0, r7
 8006c46:	f7ff ffa7 	bl	8006b98 <sbrk_aligned>
 8006c4a:	3001      	adds	r0, #1
 8006c4c:	d037      	beq.n	8006cbe <_malloc_r+0xe6>
 8006c4e:	6823      	ldr	r3, [r4, #0]
 8006c50:	442b      	add	r3, r5
 8006c52:	6023      	str	r3, [r4, #0]
 8006c54:	f8d8 3000 	ldr.w	r3, [r8]
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d038      	beq.n	8006cce <_malloc_r+0xf6>
 8006c5c:	685a      	ldr	r2, [r3, #4]
 8006c5e:	42a2      	cmp	r2, r4
 8006c60:	d12b      	bne.n	8006cba <_malloc_r+0xe2>
 8006c62:	2200      	movs	r2, #0
 8006c64:	605a      	str	r2, [r3, #4]
 8006c66:	e00f      	b.n	8006c88 <_malloc_r+0xb0>
 8006c68:	6822      	ldr	r2, [r4, #0]
 8006c6a:	1b52      	subs	r2, r2, r5
 8006c6c:	d41f      	bmi.n	8006cae <_malloc_r+0xd6>
 8006c6e:	2a0b      	cmp	r2, #11
 8006c70:	d917      	bls.n	8006ca2 <_malloc_r+0xca>
 8006c72:	1961      	adds	r1, r4, r5
 8006c74:	42a3      	cmp	r3, r4
 8006c76:	6025      	str	r5, [r4, #0]
 8006c78:	bf18      	it	ne
 8006c7a:	6059      	strne	r1, [r3, #4]
 8006c7c:	6863      	ldr	r3, [r4, #4]
 8006c7e:	bf08      	it	eq
 8006c80:	f8c8 1000 	streq.w	r1, [r8]
 8006c84:	5162      	str	r2, [r4, r5]
 8006c86:	604b      	str	r3, [r1, #4]
 8006c88:	4638      	mov	r0, r7
 8006c8a:	f104 060b 	add.w	r6, r4, #11
 8006c8e:	f000 f829 	bl	8006ce4 <__malloc_unlock>
 8006c92:	f026 0607 	bic.w	r6, r6, #7
 8006c96:	1d23      	adds	r3, r4, #4
 8006c98:	1af2      	subs	r2, r6, r3
 8006c9a:	d0ae      	beq.n	8006bfa <_malloc_r+0x22>
 8006c9c:	1b9b      	subs	r3, r3, r6
 8006c9e:	50a3      	str	r3, [r4, r2]
 8006ca0:	e7ab      	b.n	8006bfa <_malloc_r+0x22>
 8006ca2:	42a3      	cmp	r3, r4
 8006ca4:	6862      	ldr	r2, [r4, #4]
 8006ca6:	d1dd      	bne.n	8006c64 <_malloc_r+0x8c>
 8006ca8:	f8c8 2000 	str.w	r2, [r8]
 8006cac:	e7ec      	b.n	8006c88 <_malloc_r+0xb0>
 8006cae:	4623      	mov	r3, r4
 8006cb0:	6864      	ldr	r4, [r4, #4]
 8006cb2:	e7ac      	b.n	8006c0e <_malloc_r+0x36>
 8006cb4:	4634      	mov	r4, r6
 8006cb6:	6876      	ldr	r6, [r6, #4]
 8006cb8:	e7b4      	b.n	8006c24 <_malloc_r+0x4c>
 8006cba:	4613      	mov	r3, r2
 8006cbc:	e7cc      	b.n	8006c58 <_malloc_r+0x80>
 8006cbe:	230c      	movs	r3, #12
 8006cc0:	603b      	str	r3, [r7, #0]
 8006cc2:	4638      	mov	r0, r7
 8006cc4:	f000 f80e 	bl	8006ce4 <__malloc_unlock>
 8006cc8:	e797      	b.n	8006bfa <_malloc_r+0x22>
 8006cca:	6025      	str	r5, [r4, #0]
 8006ccc:	e7dc      	b.n	8006c88 <_malloc_r+0xb0>
 8006cce:	605b      	str	r3, [r3, #4]
 8006cd0:	deff      	udf	#255	; 0xff
 8006cd2:	bf00      	nop
 8006cd4:	200005f4 	.word	0x200005f4

08006cd8 <__malloc_lock>:
 8006cd8:	4801      	ldr	r0, [pc, #4]	; (8006ce0 <__malloc_lock+0x8>)
 8006cda:	f001 b844 	b.w	8007d66 <__retarget_lock_acquire_recursive>
 8006cde:	bf00      	nop
 8006ce0:	2000073c 	.word	0x2000073c

08006ce4 <__malloc_unlock>:
 8006ce4:	4801      	ldr	r0, [pc, #4]	; (8006cec <__malloc_unlock+0x8>)
 8006ce6:	f001 b83f 	b.w	8007d68 <__retarget_lock_release_recursive>
 8006cea:	bf00      	nop
 8006cec:	2000073c 	.word	0x2000073c

08006cf0 <__cvt>:
 8006cf0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006cf4:	ec55 4b10 	vmov	r4, r5, d0
 8006cf8:	2d00      	cmp	r5, #0
 8006cfa:	460e      	mov	r6, r1
 8006cfc:	4619      	mov	r1, r3
 8006cfe:	462b      	mov	r3, r5
 8006d00:	bfbb      	ittet	lt
 8006d02:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006d06:	461d      	movlt	r5, r3
 8006d08:	2300      	movge	r3, #0
 8006d0a:	232d      	movlt	r3, #45	; 0x2d
 8006d0c:	700b      	strb	r3, [r1, #0]
 8006d0e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006d10:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006d14:	4691      	mov	r9, r2
 8006d16:	f023 0820 	bic.w	r8, r3, #32
 8006d1a:	bfbc      	itt	lt
 8006d1c:	4622      	movlt	r2, r4
 8006d1e:	4614      	movlt	r4, r2
 8006d20:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006d24:	d005      	beq.n	8006d32 <__cvt+0x42>
 8006d26:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006d2a:	d100      	bne.n	8006d2e <__cvt+0x3e>
 8006d2c:	3601      	adds	r6, #1
 8006d2e:	2102      	movs	r1, #2
 8006d30:	e000      	b.n	8006d34 <__cvt+0x44>
 8006d32:	2103      	movs	r1, #3
 8006d34:	ab03      	add	r3, sp, #12
 8006d36:	9301      	str	r3, [sp, #4]
 8006d38:	ab02      	add	r3, sp, #8
 8006d3a:	9300      	str	r3, [sp, #0]
 8006d3c:	ec45 4b10 	vmov	d0, r4, r5
 8006d40:	4653      	mov	r3, sl
 8006d42:	4632      	mov	r2, r6
 8006d44:	f001 f8b0 	bl	8007ea8 <_dtoa_r>
 8006d48:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006d4c:	4607      	mov	r7, r0
 8006d4e:	d102      	bne.n	8006d56 <__cvt+0x66>
 8006d50:	f019 0f01 	tst.w	r9, #1
 8006d54:	d022      	beq.n	8006d9c <__cvt+0xac>
 8006d56:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006d5a:	eb07 0906 	add.w	r9, r7, r6
 8006d5e:	d110      	bne.n	8006d82 <__cvt+0x92>
 8006d60:	783b      	ldrb	r3, [r7, #0]
 8006d62:	2b30      	cmp	r3, #48	; 0x30
 8006d64:	d10a      	bne.n	8006d7c <__cvt+0x8c>
 8006d66:	2200      	movs	r2, #0
 8006d68:	2300      	movs	r3, #0
 8006d6a:	4620      	mov	r0, r4
 8006d6c:	4629      	mov	r1, r5
 8006d6e:	f7f9 feab 	bl	8000ac8 <__aeabi_dcmpeq>
 8006d72:	b918      	cbnz	r0, 8006d7c <__cvt+0x8c>
 8006d74:	f1c6 0601 	rsb	r6, r6, #1
 8006d78:	f8ca 6000 	str.w	r6, [sl]
 8006d7c:	f8da 3000 	ldr.w	r3, [sl]
 8006d80:	4499      	add	r9, r3
 8006d82:	2200      	movs	r2, #0
 8006d84:	2300      	movs	r3, #0
 8006d86:	4620      	mov	r0, r4
 8006d88:	4629      	mov	r1, r5
 8006d8a:	f7f9 fe9d 	bl	8000ac8 <__aeabi_dcmpeq>
 8006d8e:	b108      	cbz	r0, 8006d94 <__cvt+0xa4>
 8006d90:	f8cd 900c 	str.w	r9, [sp, #12]
 8006d94:	2230      	movs	r2, #48	; 0x30
 8006d96:	9b03      	ldr	r3, [sp, #12]
 8006d98:	454b      	cmp	r3, r9
 8006d9a:	d307      	bcc.n	8006dac <__cvt+0xbc>
 8006d9c:	9b03      	ldr	r3, [sp, #12]
 8006d9e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006da0:	1bdb      	subs	r3, r3, r7
 8006da2:	4638      	mov	r0, r7
 8006da4:	6013      	str	r3, [r2, #0]
 8006da6:	b004      	add	sp, #16
 8006da8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006dac:	1c59      	adds	r1, r3, #1
 8006dae:	9103      	str	r1, [sp, #12]
 8006db0:	701a      	strb	r2, [r3, #0]
 8006db2:	e7f0      	b.n	8006d96 <__cvt+0xa6>

08006db4 <__exponent>:
 8006db4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006db6:	4603      	mov	r3, r0
 8006db8:	2900      	cmp	r1, #0
 8006dba:	bfb8      	it	lt
 8006dbc:	4249      	neglt	r1, r1
 8006dbe:	f803 2b02 	strb.w	r2, [r3], #2
 8006dc2:	bfb4      	ite	lt
 8006dc4:	222d      	movlt	r2, #45	; 0x2d
 8006dc6:	222b      	movge	r2, #43	; 0x2b
 8006dc8:	2909      	cmp	r1, #9
 8006dca:	7042      	strb	r2, [r0, #1]
 8006dcc:	dd2a      	ble.n	8006e24 <__exponent+0x70>
 8006dce:	f10d 0207 	add.w	r2, sp, #7
 8006dd2:	4617      	mov	r7, r2
 8006dd4:	260a      	movs	r6, #10
 8006dd6:	4694      	mov	ip, r2
 8006dd8:	fb91 f5f6 	sdiv	r5, r1, r6
 8006ddc:	fb06 1415 	mls	r4, r6, r5, r1
 8006de0:	3430      	adds	r4, #48	; 0x30
 8006de2:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8006de6:	460c      	mov	r4, r1
 8006de8:	2c63      	cmp	r4, #99	; 0x63
 8006dea:	f102 32ff 	add.w	r2, r2, #4294967295
 8006dee:	4629      	mov	r1, r5
 8006df0:	dcf1      	bgt.n	8006dd6 <__exponent+0x22>
 8006df2:	3130      	adds	r1, #48	; 0x30
 8006df4:	f1ac 0402 	sub.w	r4, ip, #2
 8006df8:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006dfc:	1c41      	adds	r1, r0, #1
 8006dfe:	4622      	mov	r2, r4
 8006e00:	42ba      	cmp	r2, r7
 8006e02:	d30a      	bcc.n	8006e1a <__exponent+0x66>
 8006e04:	f10d 0209 	add.w	r2, sp, #9
 8006e08:	eba2 020c 	sub.w	r2, r2, ip
 8006e0c:	42bc      	cmp	r4, r7
 8006e0e:	bf88      	it	hi
 8006e10:	2200      	movhi	r2, #0
 8006e12:	4413      	add	r3, r2
 8006e14:	1a18      	subs	r0, r3, r0
 8006e16:	b003      	add	sp, #12
 8006e18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e1a:	f812 5b01 	ldrb.w	r5, [r2], #1
 8006e1e:	f801 5f01 	strb.w	r5, [r1, #1]!
 8006e22:	e7ed      	b.n	8006e00 <__exponent+0x4c>
 8006e24:	2330      	movs	r3, #48	; 0x30
 8006e26:	3130      	adds	r1, #48	; 0x30
 8006e28:	7083      	strb	r3, [r0, #2]
 8006e2a:	70c1      	strb	r1, [r0, #3]
 8006e2c:	1d03      	adds	r3, r0, #4
 8006e2e:	e7f1      	b.n	8006e14 <__exponent+0x60>

08006e30 <_printf_float>:
 8006e30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e34:	ed2d 8b02 	vpush	{d8}
 8006e38:	b08d      	sub	sp, #52	; 0x34
 8006e3a:	460c      	mov	r4, r1
 8006e3c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006e40:	4616      	mov	r6, r2
 8006e42:	461f      	mov	r7, r3
 8006e44:	4605      	mov	r5, r0
 8006e46:	f000 ff09 	bl	8007c5c <_localeconv_r>
 8006e4a:	f8d0 a000 	ldr.w	sl, [r0]
 8006e4e:	4650      	mov	r0, sl
 8006e50:	f7f9 fa0e 	bl	8000270 <strlen>
 8006e54:	2300      	movs	r3, #0
 8006e56:	930a      	str	r3, [sp, #40]	; 0x28
 8006e58:	6823      	ldr	r3, [r4, #0]
 8006e5a:	9305      	str	r3, [sp, #20]
 8006e5c:	f8d8 3000 	ldr.w	r3, [r8]
 8006e60:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006e64:	3307      	adds	r3, #7
 8006e66:	f023 0307 	bic.w	r3, r3, #7
 8006e6a:	f103 0208 	add.w	r2, r3, #8
 8006e6e:	f8c8 2000 	str.w	r2, [r8]
 8006e72:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006e76:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006e7a:	9307      	str	r3, [sp, #28]
 8006e7c:	f8cd 8018 	str.w	r8, [sp, #24]
 8006e80:	ee08 0a10 	vmov	s16, r0
 8006e84:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8006e88:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006e8c:	4b9e      	ldr	r3, [pc, #632]	; (8007108 <_printf_float+0x2d8>)
 8006e8e:	f04f 32ff 	mov.w	r2, #4294967295
 8006e92:	f7f9 fe4b 	bl	8000b2c <__aeabi_dcmpun>
 8006e96:	bb88      	cbnz	r0, 8006efc <_printf_float+0xcc>
 8006e98:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006e9c:	4b9a      	ldr	r3, [pc, #616]	; (8007108 <_printf_float+0x2d8>)
 8006e9e:	f04f 32ff 	mov.w	r2, #4294967295
 8006ea2:	f7f9 fe25 	bl	8000af0 <__aeabi_dcmple>
 8006ea6:	bb48      	cbnz	r0, 8006efc <_printf_float+0xcc>
 8006ea8:	2200      	movs	r2, #0
 8006eaa:	2300      	movs	r3, #0
 8006eac:	4640      	mov	r0, r8
 8006eae:	4649      	mov	r1, r9
 8006eb0:	f7f9 fe14 	bl	8000adc <__aeabi_dcmplt>
 8006eb4:	b110      	cbz	r0, 8006ebc <_printf_float+0x8c>
 8006eb6:	232d      	movs	r3, #45	; 0x2d
 8006eb8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ebc:	4a93      	ldr	r2, [pc, #588]	; (800710c <_printf_float+0x2dc>)
 8006ebe:	4b94      	ldr	r3, [pc, #592]	; (8007110 <_printf_float+0x2e0>)
 8006ec0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006ec4:	bf94      	ite	ls
 8006ec6:	4690      	movls	r8, r2
 8006ec8:	4698      	movhi	r8, r3
 8006eca:	2303      	movs	r3, #3
 8006ecc:	6123      	str	r3, [r4, #16]
 8006ece:	9b05      	ldr	r3, [sp, #20]
 8006ed0:	f023 0304 	bic.w	r3, r3, #4
 8006ed4:	6023      	str	r3, [r4, #0]
 8006ed6:	f04f 0900 	mov.w	r9, #0
 8006eda:	9700      	str	r7, [sp, #0]
 8006edc:	4633      	mov	r3, r6
 8006ede:	aa0b      	add	r2, sp, #44	; 0x2c
 8006ee0:	4621      	mov	r1, r4
 8006ee2:	4628      	mov	r0, r5
 8006ee4:	f000 f9da 	bl	800729c <_printf_common>
 8006ee8:	3001      	adds	r0, #1
 8006eea:	f040 8090 	bne.w	800700e <_printf_float+0x1de>
 8006eee:	f04f 30ff 	mov.w	r0, #4294967295
 8006ef2:	b00d      	add	sp, #52	; 0x34
 8006ef4:	ecbd 8b02 	vpop	{d8}
 8006ef8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006efc:	4642      	mov	r2, r8
 8006efe:	464b      	mov	r3, r9
 8006f00:	4640      	mov	r0, r8
 8006f02:	4649      	mov	r1, r9
 8006f04:	f7f9 fe12 	bl	8000b2c <__aeabi_dcmpun>
 8006f08:	b140      	cbz	r0, 8006f1c <_printf_float+0xec>
 8006f0a:	464b      	mov	r3, r9
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	bfbc      	itt	lt
 8006f10:	232d      	movlt	r3, #45	; 0x2d
 8006f12:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006f16:	4a7f      	ldr	r2, [pc, #508]	; (8007114 <_printf_float+0x2e4>)
 8006f18:	4b7f      	ldr	r3, [pc, #508]	; (8007118 <_printf_float+0x2e8>)
 8006f1a:	e7d1      	b.n	8006ec0 <_printf_float+0x90>
 8006f1c:	6863      	ldr	r3, [r4, #4]
 8006f1e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006f22:	9206      	str	r2, [sp, #24]
 8006f24:	1c5a      	adds	r2, r3, #1
 8006f26:	d13f      	bne.n	8006fa8 <_printf_float+0x178>
 8006f28:	2306      	movs	r3, #6
 8006f2a:	6063      	str	r3, [r4, #4]
 8006f2c:	9b05      	ldr	r3, [sp, #20]
 8006f2e:	6861      	ldr	r1, [r4, #4]
 8006f30:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006f34:	2300      	movs	r3, #0
 8006f36:	9303      	str	r3, [sp, #12]
 8006f38:	ab0a      	add	r3, sp, #40	; 0x28
 8006f3a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006f3e:	ab09      	add	r3, sp, #36	; 0x24
 8006f40:	ec49 8b10 	vmov	d0, r8, r9
 8006f44:	9300      	str	r3, [sp, #0]
 8006f46:	6022      	str	r2, [r4, #0]
 8006f48:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006f4c:	4628      	mov	r0, r5
 8006f4e:	f7ff fecf 	bl	8006cf0 <__cvt>
 8006f52:	9b06      	ldr	r3, [sp, #24]
 8006f54:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006f56:	2b47      	cmp	r3, #71	; 0x47
 8006f58:	4680      	mov	r8, r0
 8006f5a:	d108      	bne.n	8006f6e <_printf_float+0x13e>
 8006f5c:	1cc8      	adds	r0, r1, #3
 8006f5e:	db02      	blt.n	8006f66 <_printf_float+0x136>
 8006f60:	6863      	ldr	r3, [r4, #4]
 8006f62:	4299      	cmp	r1, r3
 8006f64:	dd41      	ble.n	8006fea <_printf_float+0x1ba>
 8006f66:	f1ab 0302 	sub.w	r3, fp, #2
 8006f6a:	fa5f fb83 	uxtb.w	fp, r3
 8006f6e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006f72:	d820      	bhi.n	8006fb6 <_printf_float+0x186>
 8006f74:	3901      	subs	r1, #1
 8006f76:	465a      	mov	r2, fp
 8006f78:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006f7c:	9109      	str	r1, [sp, #36]	; 0x24
 8006f7e:	f7ff ff19 	bl	8006db4 <__exponent>
 8006f82:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006f84:	1813      	adds	r3, r2, r0
 8006f86:	2a01      	cmp	r2, #1
 8006f88:	4681      	mov	r9, r0
 8006f8a:	6123      	str	r3, [r4, #16]
 8006f8c:	dc02      	bgt.n	8006f94 <_printf_float+0x164>
 8006f8e:	6822      	ldr	r2, [r4, #0]
 8006f90:	07d2      	lsls	r2, r2, #31
 8006f92:	d501      	bpl.n	8006f98 <_printf_float+0x168>
 8006f94:	3301      	adds	r3, #1
 8006f96:	6123      	str	r3, [r4, #16]
 8006f98:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d09c      	beq.n	8006eda <_printf_float+0xaa>
 8006fa0:	232d      	movs	r3, #45	; 0x2d
 8006fa2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006fa6:	e798      	b.n	8006eda <_printf_float+0xaa>
 8006fa8:	9a06      	ldr	r2, [sp, #24]
 8006faa:	2a47      	cmp	r2, #71	; 0x47
 8006fac:	d1be      	bne.n	8006f2c <_printf_float+0xfc>
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d1bc      	bne.n	8006f2c <_printf_float+0xfc>
 8006fb2:	2301      	movs	r3, #1
 8006fb4:	e7b9      	b.n	8006f2a <_printf_float+0xfa>
 8006fb6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006fba:	d118      	bne.n	8006fee <_printf_float+0x1be>
 8006fbc:	2900      	cmp	r1, #0
 8006fbe:	6863      	ldr	r3, [r4, #4]
 8006fc0:	dd0b      	ble.n	8006fda <_printf_float+0x1aa>
 8006fc2:	6121      	str	r1, [r4, #16]
 8006fc4:	b913      	cbnz	r3, 8006fcc <_printf_float+0x19c>
 8006fc6:	6822      	ldr	r2, [r4, #0]
 8006fc8:	07d0      	lsls	r0, r2, #31
 8006fca:	d502      	bpl.n	8006fd2 <_printf_float+0x1a2>
 8006fcc:	3301      	adds	r3, #1
 8006fce:	440b      	add	r3, r1
 8006fd0:	6123      	str	r3, [r4, #16]
 8006fd2:	65a1      	str	r1, [r4, #88]	; 0x58
 8006fd4:	f04f 0900 	mov.w	r9, #0
 8006fd8:	e7de      	b.n	8006f98 <_printf_float+0x168>
 8006fda:	b913      	cbnz	r3, 8006fe2 <_printf_float+0x1b2>
 8006fdc:	6822      	ldr	r2, [r4, #0]
 8006fde:	07d2      	lsls	r2, r2, #31
 8006fe0:	d501      	bpl.n	8006fe6 <_printf_float+0x1b6>
 8006fe2:	3302      	adds	r3, #2
 8006fe4:	e7f4      	b.n	8006fd0 <_printf_float+0x1a0>
 8006fe6:	2301      	movs	r3, #1
 8006fe8:	e7f2      	b.n	8006fd0 <_printf_float+0x1a0>
 8006fea:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006fee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ff0:	4299      	cmp	r1, r3
 8006ff2:	db05      	blt.n	8007000 <_printf_float+0x1d0>
 8006ff4:	6823      	ldr	r3, [r4, #0]
 8006ff6:	6121      	str	r1, [r4, #16]
 8006ff8:	07d8      	lsls	r0, r3, #31
 8006ffa:	d5ea      	bpl.n	8006fd2 <_printf_float+0x1a2>
 8006ffc:	1c4b      	adds	r3, r1, #1
 8006ffe:	e7e7      	b.n	8006fd0 <_printf_float+0x1a0>
 8007000:	2900      	cmp	r1, #0
 8007002:	bfd4      	ite	le
 8007004:	f1c1 0202 	rsble	r2, r1, #2
 8007008:	2201      	movgt	r2, #1
 800700a:	4413      	add	r3, r2
 800700c:	e7e0      	b.n	8006fd0 <_printf_float+0x1a0>
 800700e:	6823      	ldr	r3, [r4, #0]
 8007010:	055a      	lsls	r2, r3, #21
 8007012:	d407      	bmi.n	8007024 <_printf_float+0x1f4>
 8007014:	6923      	ldr	r3, [r4, #16]
 8007016:	4642      	mov	r2, r8
 8007018:	4631      	mov	r1, r6
 800701a:	4628      	mov	r0, r5
 800701c:	47b8      	blx	r7
 800701e:	3001      	adds	r0, #1
 8007020:	d12c      	bne.n	800707c <_printf_float+0x24c>
 8007022:	e764      	b.n	8006eee <_printf_float+0xbe>
 8007024:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007028:	f240 80e0 	bls.w	80071ec <_printf_float+0x3bc>
 800702c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007030:	2200      	movs	r2, #0
 8007032:	2300      	movs	r3, #0
 8007034:	f7f9 fd48 	bl	8000ac8 <__aeabi_dcmpeq>
 8007038:	2800      	cmp	r0, #0
 800703a:	d034      	beq.n	80070a6 <_printf_float+0x276>
 800703c:	4a37      	ldr	r2, [pc, #220]	; (800711c <_printf_float+0x2ec>)
 800703e:	2301      	movs	r3, #1
 8007040:	4631      	mov	r1, r6
 8007042:	4628      	mov	r0, r5
 8007044:	47b8      	blx	r7
 8007046:	3001      	adds	r0, #1
 8007048:	f43f af51 	beq.w	8006eee <_printf_float+0xbe>
 800704c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007050:	429a      	cmp	r2, r3
 8007052:	db02      	blt.n	800705a <_printf_float+0x22a>
 8007054:	6823      	ldr	r3, [r4, #0]
 8007056:	07d8      	lsls	r0, r3, #31
 8007058:	d510      	bpl.n	800707c <_printf_float+0x24c>
 800705a:	ee18 3a10 	vmov	r3, s16
 800705e:	4652      	mov	r2, sl
 8007060:	4631      	mov	r1, r6
 8007062:	4628      	mov	r0, r5
 8007064:	47b8      	blx	r7
 8007066:	3001      	adds	r0, #1
 8007068:	f43f af41 	beq.w	8006eee <_printf_float+0xbe>
 800706c:	f04f 0800 	mov.w	r8, #0
 8007070:	f104 091a 	add.w	r9, r4, #26
 8007074:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007076:	3b01      	subs	r3, #1
 8007078:	4543      	cmp	r3, r8
 800707a:	dc09      	bgt.n	8007090 <_printf_float+0x260>
 800707c:	6823      	ldr	r3, [r4, #0]
 800707e:	079b      	lsls	r3, r3, #30
 8007080:	f100 8107 	bmi.w	8007292 <_printf_float+0x462>
 8007084:	68e0      	ldr	r0, [r4, #12]
 8007086:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007088:	4298      	cmp	r0, r3
 800708a:	bfb8      	it	lt
 800708c:	4618      	movlt	r0, r3
 800708e:	e730      	b.n	8006ef2 <_printf_float+0xc2>
 8007090:	2301      	movs	r3, #1
 8007092:	464a      	mov	r2, r9
 8007094:	4631      	mov	r1, r6
 8007096:	4628      	mov	r0, r5
 8007098:	47b8      	blx	r7
 800709a:	3001      	adds	r0, #1
 800709c:	f43f af27 	beq.w	8006eee <_printf_float+0xbe>
 80070a0:	f108 0801 	add.w	r8, r8, #1
 80070a4:	e7e6      	b.n	8007074 <_printf_float+0x244>
 80070a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	dc39      	bgt.n	8007120 <_printf_float+0x2f0>
 80070ac:	4a1b      	ldr	r2, [pc, #108]	; (800711c <_printf_float+0x2ec>)
 80070ae:	2301      	movs	r3, #1
 80070b0:	4631      	mov	r1, r6
 80070b2:	4628      	mov	r0, r5
 80070b4:	47b8      	blx	r7
 80070b6:	3001      	adds	r0, #1
 80070b8:	f43f af19 	beq.w	8006eee <_printf_float+0xbe>
 80070bc:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80070c0:	4313      	orrs	r3, r2
 80070c2:	d102      	bne.n	80070ca <_printf_float+0x29a>
 80070c4:	6823      	ldr	r3, [r4, #0]
 80070c6:	07d9      	lsls	r1, r3, #31
 80070c8:	d5d8      	bpl.n	800707c <_printf_float+0x24c>
 80070ca:	ee18 3a10 	vmov	r3, s16
 80070ce:	4652      	mov	r2, sl
 80070d0:	4631      	mov	r1, r6
 80070d2:	4628      	mov	r0, r5
 80070d4:	47b8      	blx	r7
 80070d6:	3001      	adds	r0, #1
 80070d8:	f43f af09 	beq.w	8006eee <_printf_float+0xbe>
 80070dc:	f04f 0900 	mov.w	r9, #0
 80070e0:	f104 0a1a 	add.w	sl, r4, #26
 80070e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070e6:	425b      	negs	r3, r3
 80070e8:	454b      	cmp	r3, r9
 80070ea:	dc01      	bgt.n	80070f0 <_printf_float+0x2c0>
 80070ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070ee:	e792      	b.n	8007016 <_printf_float+0x1e6>
 80070f0:	2301      	movs	r3, #1
 80070f2:	4652      	mov	r2, sl
 80070f4:	4631      	mov	r1, r6
 80070f6:	4628      	mov	r0, r5
 80070f8:	47b8      	blx	r7
 80070fa:	3001      	adds	r0, #1
 80070fc:	f43f aef7 	beq.w	8006eee <_printf_float+0xbe>
 8007100:	f109 0901 	add.w	r9, r9, #1
 8007104:	e7ee      	b.n	80070e4 <_printf_float+0x2b4>
 8007106:	bf00      	nop
 8007108:	7fefffff 	.word	0x7fefffff
 800710c:	0800b4b0 	.word	0x0800b4b0
 8007110:	0800b4b4 	.word	0x0800b4b4
 8007114:	0800b4b8 	.word	0x0800b4b8
 8007118:	0800b4bc 	.word	0x0800b4bc
 800711c:	0800b4c0 	.word	0x0800b4c0
 8007120:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007122:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007124:	429a      	cmp	r2, r3
 8007126:	bfa8      	it	ge
 8007128:	461a      	movge	r2, r3
 800712a:	2a00      	cmp	r2, #0
 800712c:	4691      	mov	r9, r2
 800712e:	dc37      	bgt.n	80071a0 <_printf_float+0x370>
 8007130:	f04f 0b00 	mov.w	fp, #0
 8007134:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007138:	f104 021a 	add.w	r2, r4, #26
 800713c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800713e:	9305      	str	r3, [sp, #20]
 8007140:	eba3 0309 	sub.w	r3, r3, r9
 8007144:	455b      	cmp	r3, fp
 8007146:	dc33      	bgt.n	80071b0 <_printf_float+0x380>
 8007148:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800714c:	429a      	cmp	r2, r3
 800714e:	db3b      	blt.n	80071c8 <_printf_float+0x398>
 8007150:	6823      	ldr	r3, [r4, #0]
 8007152:	07da      	lsls	r2, r3, #31
 8007154:	d438      	bmi.n	80071c8 <_printf_float+0x398>
 8007156:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800715a:	eba2 0903 	sub.w	r9, r2, r3
 800715e:	9b05      	ldr	r3, [sp, #20]
 8007160:	1ad2      	subs	r2, r2, r3
 8007162:	4591      	cmp	r9, r2
 8007164:	bfa8      	it	ge
 8007166:	4691      	movge	r9, r2
 8007168:	f1b9 0f00 	cmp.w	r9, #0
 800716c:	dc35      	bgt.n	80071da <_printf_float+0x3aa>
 800716e:	f04f 0800 	mov.w	r8, #0
 8007172:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007176:	f104 0a1a 	add.w	sl, r4, #26
 800717a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800717e:	1a9b      	subs	r3, r3, r2
 8007180:	eba3 0309 	sub.w	r3, r3, r9
 8007184:	4543      	cmp	r3, r8
 8007186:	f77f af79 	ble.w	800707c <_printf_float+0x24c>
 800718a:	2301      	movs	r3, #1
 800718c:	4652      	mov	r2, sl
 800718e:	4631      	mov	r1, r6
 8007190:	4628      	mov	r0, r5
 8007192:	47b8      	blx	r7
 8007194:	3001      	adds	r0, #1
 8007196:	f43f aeaa 	beq.w	8006eee <_printf_float+0xbe>
 800719a:	f108 0801 	add.w	r8, r8, #1
 800719e:	e7ec      	b.n	800717a <_printf_float+0x34a>
 80071a0:	4613      	mov	r3, r2
 80071a2:	4631      	mov	r1, r6
 80071a4:	4642      	mov	r2, r8
 80071a6:	4628      	mov	r0, r5
 80071a8:	47b8      	blx	r7
 80071aa:	3001      	adds	r0, #1
 80071ac:	d1c0      	bne.n	8007130 <_printf_float+0x300>
 80071ae:	e69e      	b.n	8006eee <_printf_float+0xbe>
 80071b0:	2301      	movs	r3, #1
 80071b2:	4631      	mov	r1, r6
 80071b4:	4628      	mov	r0, r5
 80071b6:	9205      	str	r2, [sp, #20]
 80071b8:	47b8      	blx	r7
 80071ba:	3001      	adds	r0, #1
 80071bc:	f43f ae97 	beq.w	8006eee <_printf_float+0xbe>
 80071c0:	9a05      	ldr	r2, [sp, #20]
 80071c2:	f10b 0b01 	add.w	fp, fp, #1
 80071c6:	e7b9      	b.n	800713c <_printf_float+0x30c>
 80071c8:	ee18 3a10 	vmov	r3, s16
 80071cc:	4652      	mov	r2, sl
 80071ce:	4631      	mov	r1, r6
 80071d0:	4628      	mov	r0, r5
 80071d2:	47b8      	blx	r7
 80071d4:	3001      	adds	r0, #1
 80071d6:	d1be      	bne.n	8007156 <_printf_float+0x326>
 80071d8:	e689      	b.n	8006eee <_printf_float+0xbe>
 80071da:	9a05      	ldr	r2, [sp, #20]
 80071dc:	464b      	mov	r3, r9
 80071de:	4442      	add	r2, r8
 80071e0:	4631      	mov	r1, r6
 80071e2:	4628      	mov	r0, r5
 80071e4:	47b8      	blx	r7
 80071e6:	3001      	adds	r0, #1
 80071e8:	d1c1      	bne.n	800716e <_printf_float+0x33e>
 80071ea:	e680      	b.n	8006eee <_printf_float+0xbe>
 80071ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80071ee:	2a01      	cmp	r2, #1
 80071f0:	dc01      	bgt.n	80071f6 <_printf_float+0x3c6>
 80071f2:	07db      	lsls	r3, r3, #31
 80071f4:	d53a      	bpl.n	800726c <_printf_float+0x43c>
 80071f6:	2301      	movs	r3, #1
 80071f8:	4642      	mov	r2, r8
 80071fa:	4631      	mov	r1, r6
 80071fc:	4628      	mov	r0, r5
 80071fe:	47b8      	blx	r7
 8007200:	3001      	adds	r0, #1
 8007202:	f43f ae74 	beq.w	8006eee <_printf_float+0xbe>
 8007206:	ee18 3a10 	vmov	r3, s16
 800720a:	4652      	mov	r2, sl
 800720c:	4631      	mov	r1, r6
 800720e:	4628      	mov	r0, r5
 8007210:	47b8      	blx	r7
 8007212:	3001      	adds	r0, #1
 8007214:	f43f ae6b 	beq.w	8006eee <_printf_float+0xbe>
 8007218:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800721c:	2200      	movs	r2, #0
 800721e:	2300      	movs	r3, #0
 8007220:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8007224:	f7f9 fc50 	bl	8000ac8 <__aeabi_dcmpeq>
 8007228:	b9d8      	cbnz	r0, 8007262 <_printf_float+0x432>
 800722a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800722e:	f108 0201 	add.w	r2, r8, #1
 8007232:	4631      	mov	r1, r6
 8007234:	4628      	mov	r0, r5
 8007236:	47b8      	blx	r7
 8007238:	3001      	adds	r0, #1
 800723a:	d10e      	bne.n	800725a <_printf_float+0x42a>
 800723c:	e657      	b.n	8006eee <_printf_float+0xbe>
 800723e:	2301      	movs	r3, #1
 8007240:	4652      	mov	r2, sl
 8007242:	4631      	mov	r1, r6
 8007244:	4628      	mov	r0, r5
 8007246:	47b8      	blx	r7
 8007248:	3001      	adds	r0, #1
 800724a:	f43f ae50 	beq.w	8006eee <_printf_float+0xbe>
 800724e:	f108 0801 	add.w	r8, r8, #1
 8007252:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007254:	3b01      	subs	r3, #1
 8007256:	4543      	cmp	r3, r8
 8007258:	dcf1      	bgt.n	800723e <_printf_float+0x40e>
 800725a:	464b      	mov	r3, r9
 800725c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007260:	e6da      	b.n	8007018 <_printf_float+0x1e8>
 8007262:	f04f 0800 	mov.w	r8, #0
 8007266:	f104 0a1a 	add.w	sl, r4, #26
 800726a:	e7f2      	b.n	8007252 <_printf_float+0x422>
 800726c:	2301      	movs	r3, #1
 800726e:	4642      	mov	r2, r8
 8007270:	e7df      	b.n	8007232 <_printf_float+0x402>
 8007272:	2301      	movs	r3, #1
 8007274:	464a      	mov	r2, r9
 8007276:	4631      	mov	r1, r6
 8007278:	4628      	mov	r0, r5
 800727a:	47b8      	blx	r7
 800727c:	3001      	adds	r0, #1
 800727e:	f43f ae36 	beq.w	8006eee <_printf_float+0xbe>
 8007282:	f108 0801 	add.w	r8, r8, #1
 8007286:	68e3      	ldr	r3, [r4, #12]
 8007288:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800728a:	1a5b      	subs	r3, r3, r1
 800728c:	4543      	cmp	r3, r8
 800728e:	dcf0      	bgt.n	8007272 <_printf_float+0x442>
 8007290:	e6f8      	b.n	8007084 <_printf_float+0x254>
 8007292:	f04f 0800 	mov.w	r8, #0
 8007296:	f104 0919 	add.w	r9, r4, #25
 800729a:	e7f4      	b.n	8007286 <_printf_float+0x456>

0800729c <_printf_common>:
 800729c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072a0:	4616      	mov	r6, r2
 80072a2:	4699      	mov	r9, r3
 80072a4:	688a      	ldr	r2, [r1, #8]
 80072a6:	690b      	ldr	r3, [r1, #16]
 80072a8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80072ac:	4293      	cmp	r3, r2
 80072ae:	bfb8      	it	lt
 80072b0:	4613      	movlt	r3, r2
 80072b2:	6033      	str	r3, [r6, #0]
 80072b4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80072b8:	4607      	mov	r7, r0
 80072ba:	460c      	mov	r4, r1
 80072bc:	b10a      	cbz	r2, 80072c2 <_printf_common+0x26>
 80072be:	3301      	adds	r3, #1
 80072c0:	6033      	str	r3, [r6, #0]
 80072c2:	6823      	ldr	r3, [r4, #0]
 80072c4:	0699      	lsls	r1, r3, #26
 80072c6:	bf42      	ittt	mi
 80072c8:	6833      	ldrmi	r3, [r6, #0]
 80072ca:	3302      	addmi	r3, #2
 80072cc:	6033      	strmi	r3, [r6, #0]
 80072ce:	6825      	ldr	r5, [r4, #0]
 80072d0:	f015 0506 	ands.w	r5, r5, #6
 80072d4:	d106      	bne.n	80072e4 <_printf_common+0x48>
 80072d6:	f104 0a19 	add.w	sl, r4, #25
 80072da:	68e3      	ldr	r3, [r4, #12]
 80072dc:	6832      	ldr	r2, [r6, #0]
 80072de:	1a9b      	subs	r3, r3, r2
 80072e0:	42ab      	cmp	r3, r5
 80072e2:	dc26      	bgt.n	8007332 <_printf_common+0x96>
 80072e4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80072e8:	1e13      	subs	r3, r2, #0
 80072ea:	6822      	ldr	r2, [r4, #0]
 80072ec:	bf18      	it	ne
 80072ee:	2301      	movne	r3, #1
 80072f0:	0692      	lsls	r2, r2, #26
 80072f2:	d42b      	bmi.n	800734c <_printf_common+0xb0>
 80072f4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80072f8:	4649      	mov	r1, r9
 80072fa:	4638      	mov	r0, r7
 80072fc:	47c0      	blx	r8
 80072fe:	3001      	adds	r0, #1
 8007300:	d01e      	beq.n	8007340 <_printf_common+0xa4>
 8007302:	6823      	ldr	r3, [r4, #0]
 8007304:	6922      	ldr	r2, [r4, #16]
 8007306:	f003 0306 	and.w	r3, r3, #6
 800730a:	2b04      	cmp	r3, #4
 800730c:	bf02      	ittt	eq
 800730e:	68e5      	ldreq	r5, [r4, #12]
 8007310:	6833      	ldreq	r3, [r6, #0]
 8007312:	1aed      	subeq	r5, r5, r3
 8007314:	68a3      	ldr	r3, [r4, #8]
 8007316:	bf0c      	ite	eq
 8007318:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800731c:	2500      	movne	r5, #0
 800731e:	4293      	cmp	r3, r2
 8007320:	bfc4      	itt	gt
 8007322:	1a9b      	subgt	r3, r3, r2
 8007324:	18ed      	addgt	r5, r5, r3
 8007326:	2600      	movs	r6, #0
 8007328:	341a      	adds	r4, #26
 800732a:	42b5      	cmp	r5, r6
 800732c:	d11a      	bne.n	8007364 <_printf_common+0xc8>
 800732e:	2000      	movs	r0, #0
 8007330:	e008      	b.n	8007344 <_printf_common+0xa8>
 8007332:	2301      	movs	r3, #1
 8007334:	4652      	mov	r2, sl
 8007336:	4649      	mov	r1, r9
 8007338:	4638      	mov	r0, r7
 800733a:	47c0      	blx	r8
 800733c:	3001      	adds	r0, #1
 800733e:	d103      	bne.n	8007348 <_printf_common+0xac>
 8007340:	f04f 30ff 	mov.w	r0, #4294967295
 8007344:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007348:	3501      	adds	r5, #1
 800734a:	e7c6      	b.n	80072da <_printf_common+0x3e>
 800734c:	18e1      	adds	r1, r4, r3
 800734e:	1c5a      	adds	r2, r3, #1
 8007350:	2030      	movs	r0, #48	; 0x30
 8007352:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007356:	4422      	add	r2, r4
 8007358:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800735c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007360:	3302      	adds	r3, #2
 8007362:	e7c7      	b.n	80072f4 <_printf_common+0x58>
 8007364:	2301      	movs	r3, #1
 8007366:	4622      	mov	r2, r4
 8007368:	4649      	mov	r1, r9
 800736a:	4638      	mov	r0, r7
 800736c:	47c0      	blx	r8
 800736e:	3001      	adds	r0, #1
 8007370:	d0e6      	beq.n	8007340 <_printf_common+0xa4>
 8007372:	3601      	adds	r6, #1
 8007374:	e7d9      	b.n	800732a <_printf_common+0x8e>
	...

08007378 <_printf_i>:
 8007378:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800737c:	7e0f      	ldrb	r7, [r1, #24]
 800737e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007380:	2f78      	cmp	r7, #120	; 0x78
 8007382:	4691      	mov	r9, r2
 8007384:	4680      	mov	r8, r0
 8007386:	460c      	mov	r4, r1
 8007388:	469a      	mov	sl, r3
 800738a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800738e:	d807      	bhi.n	80073a0 <_printf_i+0x28>
 8007390:	2f62      	cmp	r7, #98	; 0x62
 8007392:	d80a      	bhi.n	80073aa <_printf_i+0x32>
 8007394:	2f00      	cmp	r7, #0
 8007396:	f000 80d4 	beq.w	8007542 <_printf_i+0x1ca>
 800739a:	2f58      	cmp	r7, #88	; 0x58
 800739c:	f000 80c0 	beq.w	8007520 <_printf_i+0x1a8>
 80073a0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80073a4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80073a8:	e03a      	b.n	8007420 <_printf_i+0xa8>
 80073aa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80073ae:	2b15      	cmp	r3, #21
 80073b0:	d8f6      	bhi.n	80073a0 <_printf_i+0x28>
 80073b2:	a101      	add	r1, pc, #4	; (adr r1, 80073b8 <_printf_i+0x40>)
 80073b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80073b8:	08007411 	.word	0x08007411
 80073bc:	08007425 	.word	0x08007425
 80073c0:	080073a1 	.word	0x080073a1
 80073c4:	080073a1 	.word	0x080073a1
 80073c8:	080073a1 	.word	0x080073a1
 80073cc:	080073a1 	.word	0x080073a1
 80073d0:	08007425 	.word	0x08007425
 80073d4:	080073a1 	.word	0x080073a1
 80073d8:	080073a1 	.word	0x080073a1
 80073dc:	080073a1 	.word	0x080073a1
 80073e0:	080073a1 	.word	0x080073a1
 80073e4:	08007529 	.word	0x08007529
 80073e8:	08007451 	.word	0x08007451
 80073ec:	080074e3 	.word	0x080074e3
 80073f0:	080073a1 	.word	0x080073a1
 80073f4:	080073a1 	.word	0x080073a1
 80073f8:	0800754b 	.word	0x0800754b
 80073fc:	080073a1 	.word	0x080073a1
 8007400:	08007451 	.word	0x08007451
 8007404:	080073a1 	.word	0x080073a1
 8007408:	080073a1 	.word	0x080073a1
 800740c:	080074eb 	.word	0x080074eb
 8007410:	682b      	ldr	r3, [r5, #0]
 8007412:	1d1a      	adds	r2, r3, #4
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	602a      	str	r2, [r5, #0]
 8007418:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800741c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007420:	2301      	movs	r3, #1
 8007422:	e09f      	b.n	8007564 <_printf_i+0x1ec>
 8007424:	6820      	ldr	r0, [r4, #0]
 8007426:	682b      	ldr	r3, [r5, #0]
 8007428:	0607      	lsls	r7, r0, #24
 800742a:	f103 0104 	add.w	r1, r3, #4
 800742e:	6029      	str	r1, [r5, #0]
 8007430:	d501      	bpl.n	8007436 <_printf_i+0xbe>
 8007432:	681e      	ldr	r6, [r3, #0]
 8007434:	e003      	b.n	800743e <_printf_i+0xc6>
 8007436:	0646      	lsls	r6, r0, #25
 8007438:	d5fb      	bpl.n	8007432 <_printf_i+0xba>
 800743a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800743e:	2e00      	cmp	r6, #0
 8007440:	da03      	bge.n	800744a <_printf_i+0xd2>
 8007442:	232d      	movs	r3, #45	; 0x2d
 8007444:	4276      	negs	r6, r6
 8007446:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800744a:	485a      	ldr	r0, [pc, #360]	; (80075b4 <_printf_i+0x23c>)
 800744c:	230a      	movs	r3, #10
 800744e:	e012      	b.n	8007476 <_printf_i+0xfe>
 8007450:	682b      	ldr	r3, [r5, #0]
 8007452:	6820      	ldr	r0, [r4, #0]
 8007454:	1d19      	adds	r1, r3, #4
 8007456:	6029      	str	r1, [r5, #0]
 8007458:	0605      	lsls	r5, r0, #24
 800745a:	d501      	bpl.n	8007460 <_printf_i+0xe8>
 800745c:	681e      	ldr	r6, [r3, #0]
 800745e:	e002      	b.n	8007466 <_printf_i+0xee>
 8007460:	0641      	lsls	r1, r0, #25
 8007462:	d5fb      	bpl.n	800745c <_printf_i+0xe4>
 8007464:	881e      	ldrh	r6, [r3, #0]
 8007466:	4853      	ldr	r0, [pc, #332]	; (80075b4 <_printf_i+0x23c>)
 8007468:	2f6f      	cmp	r7, #111	; 0x6f
 800746a:	bf0c      	ite	eq
 800746c:	2308      	moveq	r3, #8
 800746e:	230a      	movne	r3, #10
 8007470:	2100      	movs	r1, #0
 8007472:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007476:	6865      	ldr	r5, [r4, #4]
 8007478:	60a5      	str	r5, [r4, #8]
 800747a:	2d00      	cmp	r5, #0
 800747c:	bfa2      	ittt	ge
 800747e:	6821      	ldrge	r1, [r4, #0]
 8007480:	f021 0104 	bicge.w	r1, r1, #4
 8007484:	6021      	strge	r1, [r4, #0]
 8007486:	b90e      	cbnz	r6, 800748c <_printf_i+0x114>
 8007488:	2d00      	cmp	r5, #0
 800748a:	d04b      	beq.n	8007524 <_printf_i+0x1ac>
 800748c:	4615      	mov	r5, r2
 800748e:	fbb6 f1f3 	udiv	r1, r6, r3
 8007492:	fb03 6711 	mls	r7, r3, r1, r6
 8007496:	5dc7      	ldrb	r7, [r0, r7]
 8007498:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800749c:	4637      	mov	r7, r6
 800749e:	42bb      	cmp	r3, r7
 80074a0:	460e      	mov	r6, r1
 80074a2:	d9f4      	bls.n	800748e <_printf_i+0x116>
 80074a4:	2b08      	cmp	r3, #8
 80074a6:	d10b      	bne.n	80074c0 <_printf_i+0x148>
 80074a8:	6823      	ldr	r3, [r4, #0]
 80074aa:	07de      	lsls	r6, r3, #31
 80074ac:	d508      	bpl.n	80074c0 <_printf_i+0x148>
 80074ae:	6923      	ldr	r3, [r4, #16]
 80074b0:	6861      	ldr	r1, [r4, #4]
 80074b2:	4299      	cmp	r1, r3
 80074b4:	bfde      	ittt	le
 80074b6:	2330      	movle	r3, #48	; 0x30
 80074b8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80074bc:	f105 35ff 	addle.w	r5, r5, #4294967295
 80074c0:	1b52      	subs	r2, r2, r5
 80074c2:	6122      	str	r2, [r4, #16]
 80074c4:	f8cd a000 	str.w	sl, [sp]
 80074c8:	464b      	mov	r3, r9
 80074ca:	aa03      	add	r2, sp, #12
 80074cc:	4621      	mov	r1, r4
 80074ce:	4640      	mov	r0, r8
 80074d0:	f7ff fee4 	bl	800729c <_printf_common>
 80074d4:	3001      	adds	r0, #1
 80074d6:	d14a      	bne.n	800756e <_printf_i+0x1f6>
 80074d8:	f04f 30ff 	mov.w	r0, #4294967295
 80074dc:	b004      	add	sp, #16
 80074de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074e2:	6823      	ldr	r3, [r4, #0]
 80074e4:	f043 0320 	orr.w	r3, r3, #32
 80074e8:	6023      	str	r3, [r4, #0]
 80074ea:	4833      	ldr	r0, [pc, #204]	; (80075b8 <_printf_i+0x240>)
 80074ec:	2778      	movs	r7, #120	; 0x78
 80074ee:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80074f2:	6823      	ldr	r3, [r4, #0]
 80074f4:	6829      	ldr	r1, [r5, #0]
 80074f6:	061f      	lsls	r7, r3, #24
 80074f8:	f851 6b04 	ldr.w	r6, [r1], #4
 80074fc:	d402      	bmi.n	8007504 <_printf_i+0x18c>
 80074fe:	065f      	lsls	r7, r3, #25
 8007500:	bf48      	it	mi
 8007502:	b2b6      	uxthmi	r6, r6
 8007504:	07df      	lsls	r7, r3, #31
 8007506:	bf48      	it	mi
 8007508:	f043 0320 	orrmi.w	r3, r3, #32
 800750c:	6029      	str	r1, [r5, #0]
 800750e:	bf48      	it	mi
 8007510:	6023      	strmi	r3, [r4, #0]
 8007512:	b91e      	cbnz	r6, 800751c <_printf_i+0x1a4>
 8007514:	6823      	ldr	r3, [r4, #0]
 8007516:	f023 0320 	bic.w	r3, r3, #32
 800751a:	6023      	str	r3, [r4, #0]
 800751c:	2310      	movs	r3, #16
 800751e:	e7a7      	b.n	8007470 <_printf_i+0xf8>
 8007520:	4824      	ldr	r0, [pc, #144]	; (80075b4 <_printf_i+0x23c>)
 8007522:	e7e4      	b.n	80074ee <_printf_i+0x176>
 8007524:	4615      	mov	r5, r2
 8007526:	e7bd      	b.n	80074a4 <_printf_i+0x12c>
 8007528:	682b      	ldr	r3, [r5, #0]
 800752a:	6826      	ldr	r6, [r4, #0]
 800752c:	6961      	ldr	r1, [r4, #20]
 800752e:	1d18      	adds	r0, r3, #4
 8007530:	6028      	str	r0, [r5, #0]
 8007532:	0635      	lsls	r5, r6, #24
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	d501      	bpl.n	800753c <_printf_i+0x1c4>
 8007538:	6019      	str	r1, [r3, #0]
 800753a:	e002      	b.n	8007542 <_printf_i+0x1ca>
 800753c:	0670      	lsls	r0, r6, #25
 800753e:	d5fb      	bpl.n	8007538 <_printf_i+0x1c0>
 8007540:	8019      	strh	r1, [r3, #0]
 8007542:	2300      	movs	r3, #0
 8007544:	6123      	str	r3, [r4, #16]
 8007546:	4615      	mov	r5, r2
 8007548:	e7bc      	b.n	80074c4 <_printf_i+0x14c>
 800754a:	682b      	ldr	r3, [r5, #0]
 800754c:	1d1a      	adds	r2, r3, #4
 800754e:	602a      	str	r2, [r5, #0]
 8007550:	681d      	ldr	r5, [r3, #0]
 8007552:	6862      	ldr	r2, [r4, #4]
 8007554:	2100      	movs	r1, #0
 8007556:	4628      	mov	r0, r5
 8007558:	f7f8 fe3a 	bl	80001d0 <memchr>
 800755c:	b108      	cbz	r0, 8007562 <_printf_i+0x1ea>
 800755e:	1b40      	subs	r0, r0, r5
 8007560:	6060      	str	r0, [r4, #4]
 8007562:	6863      	ldr	r3, [r4, #4]
 8007564:	6123      	str	r3, [r4, #16]
 8007566:	2300      	movs	r3, #0
 8007568:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800756c:	e7aa      	b.n	80074c4 <_printf_i+0x14c>
 800756e:	6923      	ldr	r3, [r4, #16]
 8007570:	462a      	mov	r2, r5
 8007572:	4649      	mov	r1, r9
 8007574:	4640      	mov	r0, r8
 8007576:	47d0      	blx	sl
 8007578:	3001      	adds	r0, #1
 800757a:	d0ad      	beq.n	80074d8 <_printf_i+0x160>
 800757c:	6823      	ldr	r3, [r4, #0]
 800757e:	079b      	lsls	r3, r3, #30
 8007580:	d413      	bmi.n	80075aa <_printf_i+0x232>
 8007582:	68e0      	ldr	r0, [r4, #12]
 8007584:	9b03      	ldr	r3, [sp, #12]
 8007586:	4298      	cmp	r0, r3
 8007588:	bfb8      	it	lt
 800758a:	4618      	movlt	r0, r3
 800758c:	e7a6      	b.n	80074dc <_printf_i+0x164>
 800758e:	2301      	movs	r3, #1
 8007590:	4632      	mov	r2, r6
 8007592:	4649      	mov	r1, r9
 8007594:	4640      	mov	r0, r8
 8007596:	47d0      	blx	sl
 8007598:	3001      	adds	r0, #1
 800759a:	d09d      	beq.n	80074d8 <_printf_i+0x160>
 800759c:	3501      	adds	r5, #1
 800759e:	68e3      	ldr	r3, [r4, #12]
 80075a0:	9903      	ldr	r1, [sp, #12]
 80075a2:	1a5b      	subs	r3, r3, r1
 80075a4:	42ab      	cmp	r3, r5
 80075a6:	dcf2      	bgt.n	800758e <_printf_i+0x216>
 80075a8:	e7eb      	b.n	8007582 <_printf_i+0x20a>
 80075aa:	2500      	movs	r5, #0
 80075ac:	f104 0619 	add.w	r6, r4, #25
 80075b0:	e7f5      	b.n	800759e <_printf_i+0x226>
 80075b2:	bf00      	nop
 80075b4:	0800b4c2 	.word	0x0800b4c2
 80075b8:	0800b4d3 	.word	0x0800b4d3

080075bc <_scanf_float>:
 80075bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075c0:	b087      	sub	sp, #28
 80075c2:	4617      	mov	r7, r2
 80075c4:	9303      	str	r3, [sp, #12]
 80075c6:	688b      	ldr	r3, [r1, #8]
 80075c8:	1e5a      	subs	r2, r3, #1
 80075ca:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80075ce:	bf83      	ittte	hi
 80075d0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80075d4:	195b      	addhi	r3, r3, r5
 80075d6:	9302      	strhi	r3, [sp, #8]
 80075d8:	2300      	movls	r3, #0
 80075da:	bf86      	itte	hi
 80075dc:	f240 135d 	movwhi	r3, #349	; 0x15d
 80075e0:	608b      	strhi	r3, [r1, #8]
 80075e2:	9302      	strls	r3, [sp, #8]
 80075e4:	680b      	ldr	r3, [r1, #0]
 80075e6:	468b      	mov	fp, r1
 80075e8:	2500      	movs	r5, #0
 80075ea:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80075ee:	f84b 3b1c 	str.w	r3, [fp], #28
 80075f2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80075f6:	4680      	mov	r8, r0
 80075f8:	460c      	mov	r4, r1
 80075fa:	465e      	mov	r6, fp
 80075fc:	46aa      	mov	sl, r5
 80075fe:	46a9      	mov	r9, r5
 8007600:	9501      	str	r5, [sp, #4]
 8007602:	68a2      	ldr	r2, [r4, #8]
 8007604:	b152      	cbz	r2, 800761c <_scanf_float+0x60>
 8007606:	683b      	ldr	r3, [r7, #0]
 8007608:	781b      	ldrb	r3, [r3, #0]
 800760a:	2b4e      	cmp	r3, #78	; 0x4e
 800760c:	d864      	bhi.n	80076d8 <_scanf_float+0x11c>
 800760e:	2b40      	cmp	r3, #64	; 0x40
 8007610:	d83c      	bhi.n	800768c <_scanf_float+0xd0>
 8007612:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8007616:	b2c8      	uxtb	r0, r1
 8007618:	280e      	cmp	r0, #14
 800761a:	d93a      	bls.n	8007692 <_scanf_float+0xd6>
 800761c:	f1b9 0f00 	cmp.w	r9, #0
 8007620:	d003      	beq.n	800762a <_scanf_float+0x6e>
 8007622:	6823      	ldr	r3, [r4, #0]
 8007624:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007628:	6023      	str	r3, [r4, #0]
 800762a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800762e:	f1ba 0f01 	cmp.w	sl, #1
 8007632:	f200 8113 	bhi.w	800785c <_scanf_float+0x2a0>
 8007636:	455e      	cmp	r6, fp
 8007638:	f200 8105 	bhi.w	8007846 <_scanf_float+0x28a>
 800763c:	2501      	movs	r5, #1
 800763e:	4628      	mov	r0, r5
 8007640:	b007      	add	sp, #28
 8007642:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007646:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800764a:	2a0d      	cmp	r2, #13
 800764c:	d8e6      	bhi.n	800761c <_scanf_float+0x60>
 800764e:	a101      	add	r1, pc, #4	; (adr r1, 8007654 <_scanf_float+0x98>)
 8007650:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007654:	08007793 	.word	0x08007793
 8007658:	0800761d 	.word	0x0800761d
 800765c:	0800761d 	.word	0x0800761d
 8007660:	0800761d 	.word	0x0800761d
 8007664:	080077f3 	.word	0x080077f3
 8007668:	080077cb 	.word	0x080077cb
 800766c:	0800761d 	.word	0x0800761d
 8007670:	0800761d 	.word	0x0800761d
 8007674:	080077a1 	.word	0x080077a1
 8007678:	0800761d 	.word	0x0800761d
 800767c:	0800761d 	.word	0x0800761d
 8007680:	0800761d 	.word	0x0800761d
 8007684:	0800761d 	.word	0x0800761d
 8007688:	08007759 	.word	0x08007759
 800768c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8007690:	e7db      	b.n	800764a <_scanf_float+0x8e>
 8007692:	290e      	cmp	r1, #14
 8007694:	d8c2      	bhi.n	800761c <_scanf_float+0x60>
 8007696:	a001      	add	r0, pc, #4	; (adr r0, 800769c <_scanf_float+0xe0>)
 8007698:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800769c:	0800774b 	.word	0x0800774b
 80076a0:	0800761d 	.word	0x0800761d
 80076a4:	0800774b 	.word	0x0800774b
 80076a8:	080077df 	.word	0x080077df
 80076ac:	0800761d 	.word	0x0800761d
 80076b0:	080076f9 	.word	0x080076f9
 80076b4:	08007735 	.word	0x08007735
 80076b8:	08007735 	.word	0x08007735
 80076bc:	08007735 	.word	0x08007735
 80076c0:	08007735 	.word	0x08007735
 80076c4:	08007735 	.word	0x08007735
 80076c8:	08007735 	.word	0x08007735
 80076cc:	08007735 	.word	0x08007735
 80076d0:	08007735 	.word	0x08007735
 80076d4:	08007735 	.word	0x08007735
 80076d8:	2b6e      	cmp	r3, #110	; 0x6e
 80076da:	d809      	bhi.n	80076f0 <_scanf_float+0x134>
 80076dc:	2b60      	cmp	r3, #96	; 0x60
 80076de:	d8b2      	bhi.n	8007646 <_scanf_float+0x8a>
 80076e0:	2b54      	cmp	r3, #84	; 0x54
 80076e2:	d077      	beq.n	80077d4 <_scanf_float+0x218>
 80076e4:	2b59      	cmp	r3, #89	; 0x59
 80076e6:	d199      	bne.n	800761c <_scanf_float+0x60>
 80076e8:	2d07      	cmp	r5, #7
 80076ea:	d197      	bne.n	800761c <_scanf_float+0x60>
 80076ec:	2508      	movs	r5, #8
 80076ee:	e029      	b.n	8007744 <_scanf_float+0x188>
 80076f0:	2b74      	cmp	r3, #116	; 0x74
 80076f2:	d06f      	beq.n	80077d4 <_scanf_float+0x218>
 80076f4:	2b79      	cmp	r3, #121	; 0x79
 80076f6:	e7f6      	b.n	80076e6 <_scanf_float+0x12a>
 80076f8:	6821      	ldr	r1, [r4, #0]
 80076fa:	05c8      	lsls	r0, r1, #23
 80076fc:	d51a      	bpl.n	8007734 <_scanf_float+0x178>
 80076fe:	9b02      	ldr	r3, [sp, #8]
 8007700:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8007704:	6021      	str	r1, [r4, #0]
 8007706:	f109 0901 	add.w	r9, r9, #1
 800770a:	b11b      	cbz	r3, 8007714 <_scanf_float+0x158>
 800770c:	3b01      	subs	r3, #1
 800770e:	3201      	adds	r2, #1
 8007710:	9302      	str	r3, [sp, #8]
 8007712:	60a2      	str	r2, [r4, #8]
 8007714:	68a3      	ldr	r3, [r4, #8]
 8007716:	3b01      	subs	r3, #1
 8007718:	60a3      	str	r3, [r4, #8]
 800771a:	6923      	ldr	r3, [r4, #16]
 800771c:	3301      	adds	r3, #1
 800771e:	6123      	str	r3, [r4, #16]
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	3b01      	subs	r3, #1
 8007724:	2b00      	cmp	r3, #0
 8007726:	607b      	str	r3, [r7, #4]
 8007728:	f340 8084 	ble.w	8007834 <_scanf_float+0x278>
 800772c:	683b      	ldr	r3, [r7, #0]
 800772e:	3301      	adds	r3, #1
 8007730:	603b      	str	r3, [r7, #0]
 8007732:	e766      	b.n	8007602 <_scanf_float+0x46>
 8007734:	eb1a 0f05 	cmn.w	sl, r5
 8007738:	f47f af70 	bne.w	800761c <_scanf_float+0x60>
 800773c:	6822      	ldr	r2, [r4, #0]
 800773e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8007742:	6022      	str	r2, [r4, #0]
 8007744:	f806 3b01 	strb.w	r3, [r6], #1
 8007748:	e7e4      	b.n	8007714 <_scanf_float+0x158>
 800774a:	6822      	ldr	r2, [r4, #0]
 800774c:	0610      	lsls	r0, r2, #24
 800774e:	f57f af65 	bpl.w	800761c <_scanf_float+0x60>
 8007752:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007756:	e7f4      	b.n	8007742 <_scanf_float+0x186>
 8007758:	f1ba 0f00 	cmp.w	sl, #0
 800775c:	d10e      	bne.n	800777c <_scanf_float+0x1c0>
 800775e:	f1b9 0f00 	cmp.w	r9, #0
 8007762:	d10e      	bne.n	8007782 <_scanf_float+0x1c6>
 8007764:	6822      	ldr	r2, [r4, #0]
 8007766:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800776a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800776e:	d108      	bne.n	8007782 <_scanf_float+0x1c6>
 8007770:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007774:	6022      	str	r2, [r4, #0]
 8007776:	f04f 0a01 	mov.w	sl, #1
 800777a:	e7e3      	b.n	8007744 <_scanf_float+0x188>
 800777c:	f1ba 0f02 	cmp.w	sl, #2
 8007780:	d055      	beq.n	800782e <_scanf_float+0x272>
 8007782:	2d01      	cmp	r5, #1
 8007784:	d002      	beq.n	800778c <_scanf_float+0x1d0>
 8007786:	2d04      	cmp	r5, #4
 8007788:	f47f af48 	bne.w	800761c <_scanf_float+0x60>
 800778c:	3501      	adds	r5, #1
 800778e:	b2ed      	uxtb	r5, r5
 8007790:	e7d8      	b.n	8007744 <_scanf_float+0x188>
 8007792:	f1ba 0f01 	cmp.w	sl, #1
 8007796:	f47f af41 	bne.w	800761c <_scanf_float+0x60>
 800779a:	f04f 0a02 	mov.w	sl, #2
 800779e:	e7d1      	b.n	8007744 <_scanf_float+0x188>
 80077a0:	b97d      	cbnz	r5, 80077c2 <_scanf_float+0x206>
 80077a2:	f1b9 0f00 	cmp.w	r9, #0
 80077a6:	f47f af3c 	bne.w	8007622 <_scanf_float+0x66>
 80077aa:	6822      	ldr	r2, [r4, #0]
 80077ac:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80077b0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80077b4:	f47f af39 	bne.w	800762a <_scanf_float+0x6e>
 80077b8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80077bc:	6022      	str	r2, [r4, #0]
 80077be:	2501      	movs	r5, #1
 80077c0:	e7c0      	b.n	8007744 <_scanf_float+0x188>
 80077c2:	2d03      	cmp	r5, #3
 80077c4:	d0e2      	beq.n	800778c <_scanf_float+0x1d0>
 80077c6:	2d05      	cmp	r5, #5
 80077c8:	e7de      	b.n	8007788 <_scanf_float+0x1cc>
 80077ca:	2d02      	cmp	r5, #2
 80077cc:	f47f af26 	bne.w	800761c <_scanf_float+0x60>
 80077d0:	2503      	movs	r5, #3
 80077d2:	e7b7      	b.n	8007744 <_scanf_float+0x188>
 80077d4:	2d06      	cmp	r5, #6
 80077d6:	f47f af21 	bne.w	800761c <_scanf_float+0x60>
 80077da:	2507      	movs	r5, #7
 80077dc:	e7b2      	b.n	8007744 <_scanf_float+0x188>
 80077de:	6822      	ldr	r2, [r4, #0]
 80077e0:	0591      	lsls	r1, r2, #22
 80077e2:	f57f af1b 	bpl.w	800761c <_scanf_float+0x60>
 80077e6:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80077ea:	6022      	str	r2, [r4, #0]
 80077ec:	f8cd 9004 	str.w	r9, [sp, #4]
 80077f0:	e7a8      	b.n	8007744 <_scanf_float+0x188>
 80077f2:	6822      	ldr	r2, [r4, #0]
 80077f4:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80077f8:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80077fc:	d006      	beq.n	800780c <_scanf_float+0x250>
 80077fe:	0550      	lsls	r0, r2, #21
 8007800:	f57f af0c 	bpl.w	800761c <_scanf_float+0x60>
 8007804:	f1b9 0f00 	cmp.w	r9, #0
 8007808:	f43f af0f 	beq.w	800762a <_scanf_float+0x6e>
 800780c:	0591      	lsls	r1, r2, #22
 800780e:	bf58      	it	pl
 8007810:	9901      	ldrpl	r1, [sp, #4]
 8007812:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007816:	bf58      	it	pl
 8007818:	eba9 0101 	subpl.w	r1, r9, r1
 800781c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8007820:	bf58      	it	pl
 8007822:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007826:	6022      	str	r2, [r4, #0]
 8007828:	f04f 0900 	mov.w	r9, #0
 800782c:	e78a      	b.n	8007744 <_scanf_float+0x188>
 800782e:	f04f 0a03 	mov.w	sl, #3
 8007832:	e787      	b.n	8007744 <_scanf_float+0x188>
 8007834:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8007838:	4639      	mov	r1, r7
 800783a:	4640      	mov	r0, r8
 800783c:	4798      	blx	r3
 800783e:	2800      	cmp	r0, #0
 8007840:	f43f aedf 	beq.w	8007602 <_scanf_float+0x46>
 8007844:	e6ea      	b.n	800761c <_scanf_float+0x60>
 8007846:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800784a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800784e:	463a      	mov	r2, r7
 8007850:	4640      	mov	r0, r8
 8007852:	4798      	blx	r3
 8007854:	6923      	ldr	r3, [r4, #16]
 8007856:	3b01      	subs	r3, #1
 8007858:	6123      	str	r3, [r4, #16]
 800785a:	e6ec      	b.n	8007636 <_scanf_float+0x7a>
 800785c:	1e6b      	subs	r3, r5, #1
 800785e:	2b06      	cmp	r3, #6
 8007860:	d825      	bhi.n	80078ae <_scanf_float+0x2f2>
 8007862:	2d02      	cmp	r5, #2
 8007864:	d836      	bhi.n	80078d4 <_scanf_float+0x318>
 8007866:	455e      	cmp	r6, fp
 8007868:	f67f aee8 	bls.w	800763c <_scanf_float+0x80>
 800786c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007870:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007874:	463a      	mov	r2, r7
 8007876:	4640      	mov	r0, r8
 8007878:	4798      	blx	r3
 800787a:	6923      	ldr	r3, [r4, #16]
 800787c:	3b01      	subs	r3, #1
 800787e:	6123      	str	r3, [r4, #16]
 8007880:	e7f1      	b.n	8007866 <_scanf_float+0x2aa>
 8007882:	9802      	ldr	r0, [sp, #8]
 8007884:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007888:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800788c:	9002      	str	r0, [sp, #8]
 800788e:	463a      	mov	r2, r7
 8007890:	4640      	mov	r0, r8
 8007892:	4798      	blx	r3
 8007894:	6923      	ldr	r3, [r4, #16]
 8007896:	3b01      	subs	r3, #1
 8007898:	6123      	str	r3, [r4, #16]
 800789a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800789e:	fa5f fa8a 	uxtb.w	sl, sl
 80078a2:	f1ba 0f02 	cmp.w	sl, #2
 80078a6:	d1ec      	bne.n	8007882 <_scanf_float+0x2c6>
 80078a8:	3d03      	subs	r5, #3
 80078aa:	b2ed      	uxtb	r5, r5
 80078ac:	1b76      	subs	r6, r6, r5
 80078ae:	6823      	ldr	r3, [r4, #0]
 80078b0:	05da      	lsls	r2, r3, #23
 80078b2:	d52f      	bpl.n	8007914 <_scanf_float+0x358>
 80078b4:	055b      	lsls	r3, r3, #21
 80078b6:	d510      	bpl.n	80078da <_scanf_float+0x31e>
 80078b8:	455e      	cmp	r6, fp
 80078ba:	f67f aebf 	bls.w	800763c <_scanf_float+0x80>
 80078be:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80078c2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80078c6:	463a      	mov	r2, r7
 80078c8:	4640      	mov	r0, r8
 80078ca:	4798      	blx	r3
 80078cc:	6923      	ldr	r3, [r4, #16]
 80078ce:	3b01      	subs	r3, #1
 80078d0:	6123      	str	r3, [r4, #16]
 80078d2:	e7f1      	b.n	80078b8 <_scanf_float+0x2fc>
 80078d4:	46aa      	mov	sl, r5
 80078d6:	9602      	str	r6, [sp, #8]
 80078d8:	e7df      	b.n	800789a <_scanf_float+0x2de>
 80078da:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80078de:	6923      	ldr	r3, [r4, #16]
 80078e0:	2965      	cmp	r1, #101	; 0x65
 80078e2:	f103 33ff 	add.w	r3, r3, #4294967295
 80078e6:	f106 35ff 	add.w	r5, r6, #4294967295
 80078ea:	6123      	str	r3, [r4, #16]
 80078ec:	d00c      	beq.n	8007908 <_scanf_float+0x34c>
 80078ee:	2945      	cmp	r1, #69	; 0x45
 80078f0:	d00a      	beq.n	8007908 <_scanf_float+0x34c>
 80078f2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80078f6:	463a      	mov	r2, r7
 80078f8:	4640      	mov	r0, r8
 80078fa:	4798      	blx	r3
 80078fc:	6923      	ldr	r3, [r4, #16]
 80078fe:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007902:	3b01      	subs	r3, #1
 8007904:	1eb5      	subs	r5, r6, #2
 8007906:	6123      	str	r3, [r4, #16]
 8007908:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800790c:	463a      	mov	r2, r7
 800790e:	4640      	mov	r0, r8
 8007910:	4798      	blx	r3
 8007912:	462e      	mov	r6, r5
 8007914:	6825      	ldr	r5, [r4, #0]
 8007916:	f015 0510 	ands.w	r5, r5, #16
 800791a:	d158      	bne.n	80079ce <_scanf_float+0x412>
 800791c:	7035      	strb	r5, [r6, #0]
 800791e:	6823      	ldr	r3, [r4, #0]
 8007920:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007924:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007928:	d11c      	bne.n	8007964 <_scanf_float+0x3a8>
 800792a:	9b01      	ldr	r3, [sp, #4]
 800792c:	454b      	cmp	r3, r9
 800792e:	eba3 0209 	sub.w	r2, r3, r9
 8007932:	d124      	bne.n	800797e <_scanf_float+0x3c2>
 8007934:	2200      	movs	r2, #0
 8007936:	4659      	mov	r1, fp
 8007938:	4640      	mov	r0, r8
 800793a:	f002 fbad 	bl	800a098 <_strtod_r>
 800793e:	9b03      	ldr	r3, [sp, #12]
 8007940:	6821      	ldr	r1, [r4, #0]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	f011 0f02 	tst.w	r1, #2
 8007948:	ec57 6b10 	vmov	r6, r7, d0
 800794c:	f103 0204 	add.w	r2, r3, #4
 8007950:	d020      	beq.n	8007994 <_scanf_float+0x3d8>
 8007952:	9903      	ldr	r1, [sp, #12]
 8007954:	600a      	str	r2, [r1, #0]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	e9c3 6700 	strd	r6, r7, [r3]
 800795c:	68e3      	ldr	r3, [r4, #12]
 800795e:	3301      	adds	r3, #1
 8007960:	60e3      	str	r3, [r4, #12]
 8007962:	e66c      	b.n	800763e <_scanf_float+0x82>
 8007964:	9b04      	ldr	r3, [sp, #16]
 8007966:	2b00      	cmp	r3, #0
 8007968:	d0e4      	beq.n	8007934 <_scanf_float+0x378>
 800796a:	9905      	ldr	r1, [sp, #20]
 800796c:	230a      	movs	r3, #10
 800796e:	462a      	mov	r2, r5
 8007970:	3101      	adds	r1, #1
 8007972:	4640      	mov	r0, r8
 8007974:	f002 fc18 	bl	800a1a8 <_strtol_r>
 8007978:	9b04      	ldr	r3, [sp, #16]
 800797a:	9e05      	ldr	r6, [sp, #20]
 800797c:	1ac2      	subs	r2, r0, r3
 800797e:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8007982:	429e      	cmp	r6, r3
 8007984:	bf28      	it	cs
 8007986:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800798a:	4912      	ldr	r1, [pc, #72]	; (80079d4 <_scanf_float+0x418>)
 800798c:	4630      	mov	r0, r6
 800798e:	f000 f8f9 	bl	8007b84 <siprintf>
 8007992:	e7cf      	b.n	8007934 <_scanf_float+0x378>
 8007994:	f011 0f04 	tst.w	r1, #4
 8007998:	9903      	ldr	r1, [sp, #12]
 800799a:	600a      	str	r2, [r1, #0]
 800799c:	d1db      	bne.n	8007956 <_scanf_float+0x39a>
 800799e:	f8d3 8000 	ldr.w	r8, [r3]
 80079a2:	ee10 2a10 	vmov	r2, s0
 80079a6:	ee10 0a10 	vmov	r0, s0
 80079aa:	463b      	mov	r3, r7
 80079ac:	4639      	mov	r1, r7
 80079ae:	f7f9 f8bd 	bl	8000b2c <__aeabi_dcmpun>
 80079b2:	b128      	cbz	r0, 80079c0 <_scanf_float+0x404>
 80079b4:	4808      	ldr	r0, [pc, #32]	; (80079d8 <_scanf_float+0x41c>)
 80079b6:	f000 f9e7 	bl	8007d88 <nanf>
 80079ba:	ed88 0a00 	vstr	s0, [r8]
 80079be:	e7cd      	b.n	800795c <_scanf_float+0x3a0>
 80079c0:	4630      	mov	r0, r6
 80079c2:	4639      	mov	r1, r7
 80079c4:	f7f9 f910 	bl	8000be8 <__aeabi_d2f>
 80079c8:	f8c8 0000 	str.w	r0, [r8]
 80079cc:	e7c6      	b.n	800795c <_scanf_float+0x3a0>
 80079ce:	2500      	movs	r5, #0
 80079d0:	e635      	b.n	800763e <_scanf_float+0x82>
 80079d2:	bf00      	nop
 80079d4:	0800b4e4 	.word	0x0800b4e4
 80079d8:	0800b875 	.word	0x0800b875

080079dc <std>:
 80079dc:	2300      	movs	r3, #0
 80079de:	b510      	push	{r4, lr}
 80079e0:	4604      	mov	r4, r0
 80079e2:	e9c0 3300 	strd	r3, r3, [r0]
 80079e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80079ea:	6083      	str	r3, [r0, #8]
 80079ec:	8181      	strh	r1, [r0, #12]
 80079ee:	6643      	str	r3, [r0, #100]	; 0x64
 80079f0:	81c2      	strh	r2, [r0, #14]
 80079f2:	6183      	str	r3, [r0, #24]
 80079f4:	4619      	mov	r1, r3
 80079f6:	2208      	movs	r2, #8
 80079f8:	305c      	adds	r0, #92	; 0x5c
 80079fa:	f000 f926 	bl	8007c4a <memset>
 80079fe:	4b0d      	ldr	r3, [pc, #52]	; (8007a34 <std+0x58>)
 8007a00:	6263      	str	r3, [r4, #36]	; 0x24
 8007a02:	4b0d      	ldr	r3, [pc, #52]	; (8007a38 <std+0x5c>)
 8007a04:	62a3      	str	r3, [r4, #40]	; 0x28
 8007a06:	4b0d      	ldr	r3, [pc, #52]	; (8007a3c <std+0x60>)
 8007a08:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007a0a:	4b0d      	ldr	r3, [pc, #52]	; (8007a40 <std+0x64>)
 8007a0c:	6323      	str	r3, [r4, #48]	; 0x30
 8007a0e:	4b0d      	ldr	r3, [pc, #52]	; (8007a44 <std+0x68>)
 8007a10:	6224      	str	r4, [r4, #32]
 8007a12:	429c      	cmp	r4, r3
 8007a14:	d006      	beq.n	8007a24 <std+0x48>
 8007a16:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8007a1a:	4294      	cmp	r4, r2
 8007a1c:	d002      	beq.n	8007a24 <std+0x48>
 8007a1e:	33d0      	adds	r3, #208	; 0xd0
 8007a20:	429c      	cmp	r4, r3
 8007a22:	d105      	bne.n	8007a30 <std+0x54>
 8007a24:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007a28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a2c:	f000 b99a 	b.w	8007d64 <__retarget_lock_init_recursive>
 8007a30:	bd10      	pop	{r4, pc}
 8007a32:	bf00      	nop
 8007a34:	08007bc5 	.word	0x08007bc5
 8007a38:	08007be7 	.word	0x08007be7
 8007a3c:	08007c1f 	.word	0x08007c1f
 8007a40:	08007c43 	.word	0x08007c43
 8007a44:	200005fc 	.word	0x200005fc

08007a48 <stdio_exit_handler>:
 8007a48:	4a02      	ldr	r2, [pc, #8]	; (8007a54 <stdio_exit_handler+0xc>)
 8007a4a:	4903      	ldr	r1, [pc, #12]	; (8007a58 <stdio_exit_handler+0x10>)
 8007a4c:	4803      	ldr	r0, [pc, #12]	; (8007a5c <stdio_exit_handler+0x14>)
 8007a4e:	f000 b869 	b.w	8007b24 <_fwalk_sglue>
 8007a52:	bf00      	nop
 8007a54:	20000014 	.word	0x20000014
 8007a58:	0800a7f1 	.word	0x0800a7f1
 8007a5c:	20000020 	.word	0x20000020

08007a60 <cleanup_stdio>:
 8007a60:	6841      	ldr	r1, [r0, #4]
 8007a62:	4b0c      	ldr	r3, [pc, #48]	; (8007a94 <cleanup_stdio+0x34>)
 8007a64:	4299      	cmp	r1, r3
 8007a66:	b510      	push	{r4, lr}
 8007a68:	4604      	mov	r4, r0
 8007a6a:	d001      	beq.n	8007a70 <cleanup_stdio+0x10>
 8007a6c:	f002 fec0 	bl	800a7f0 <_fflush_r>
 8007a70:	68a1      	ldr	r1, [r4, #8]
 8007a72:	4b09      	ldr	r3, [pc, #36]	; (8007a98 <cleanup_stdio+0x38>)
 8007a74:	4299      	cmp	r1, r3
 8007a76:	d002      	beq.n	8007a7e <cleanup_stdio+0x1e>
 8007a78:	4620      	mov	r0, r4
 8007a7a:	f002 feb9 	bl	800a7f0 <_fflush_r>
 8007a7e:	68e1      	ldr	r1, [r4, #12]
 8007a80:	4b06      	ldr	r3, [pc, #24]	; (8007a9c <cleanup_stdio+0x3c>)
 8007a82:	4299      	cmp	r1, r3
 8007a84:	d004      	beq.n	8007a90 <cleanup_stdio+0x30>
 8007a86:	4620      	mov	r0, r4
 8007a88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a8c:	f002 beb0 	b.w	800a7f0 <_fflush_r>
 8007a90:	bd10      	pop	{r4, pc}
 8007a92:	bf00      	nop
 8007a94:	200005fc 	.word	0x200005fc
 8007a98:	20000664 	.word	0x20000664
 8007a9c:	200006cc 	.word	0x200006cc

08007aa0 <global_stdio_init.part.0>:
 8007aa0:	b510      	push	{r4, lr}
 8007aa2:	4b0b      	ldr	r3, [pc, #44]	; (8007ad0 <global_stdio_init.part.0+0x30>)
 8007aa4:	4c0b      	ldr	r4, [pc, #44]	; (8007ad4 <global_stdio_init.part.0+0x34>)
 8007aa6:	4a0c      	ldr	r2, [pc, #48]	; (8007ad8 <global_stdio_init.part.0+0x38>)
 8007aa8:	601a      	str	r2, [r3, #0]
 8007aaa:	4620      	mov	r0, r4
 8007aac:	2200      	movs	r2, #0
 8007aae:	2104      	movs	r1, #4
 8007ab0:	f7ff ff94 	bl	80079dc <std>
 8007ab4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8007ab8:	2201      	movs	r2, #1
 8007aba:	2109      	movs	r1, #9
 8007abc:	f7ff ff8e 	bl	80079dc <std>
 8007ac0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8007ac4:	2202      	movs	r2, #2
 8007ac6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007aca:	2112      	movs	r1, #18
 8007acc:	f7ff bf86 	b.w	80079dc <std>
 8007ad0:	20000734 	.word	0x20000734
 8007ad4:	200005fc 	.word	0x200005fc
 8007ad8:	08007a49 	.word	0x08007a49

08007adc <__sfp_lock_acquire>:
 8007adc:	4801      	ldr	r0, [pc, #4]	; (8007ae4 <__sfp_lock_acquire+0x8>)
 8007ade:	f000 b942 	b.w	8007d66 <__retarget_lock_acquire_recursive>
 8007ae2:	bf00      	nop
 8007ae4:	2000073d 	.word	0x2000073d

08007ae8 <__sfp_lock_release>:
 8007ae8:	4801      	ldr	r0, [pc, #4]	; (8007af0 <__sfp_lock_release+0x8>)
 8007aea:	f000 b93d 	b.w	8007d68 <__retarget_lock_release_recursive>
 8007aee:	bf00      	nop
 8007af0:	2000073d 	.word	0x2000073d

08007af4 <__sinit>:
 8007af4:	b510      	push	{r4, lr}
 8007af6:	4604      	mov	r4, r0
 8007af8:	f7ff fff0 	bl	8007adc <__sfp_lock_acquire>
 8007afc:	6a23      	ldr	r3, [r4, #32]
 8007afe:	b11b      	cbz	r3, 8007b08 <__sinit+0x14>
 8007b00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007b04:	f7ff bff0 	b.w	8007ae8 <__sfp_lock_release>
 8007b08:	4b04      	ldr	r3, [pc, #16]	; (8007b1c <__sinit+0x28>)
 8007b0a:	6223      	str	r3, [r4, #32]
 8007b0c:	4b04      	ldr	r3, [pc, #16]	; (8007b20 <__sinit+0x2c>)
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d1f5      	bne.n	8007b00 <__sinit+0xc>
 8007b14:	f7ff ffc4 	bl	8007aa0 <global_stdio_init.part.0>
 8007b18:	e7f2      	b.n	8007b00 <__sinit+0xc>
 8007b1a:	bf00      	nop
 8007b1c:	08007a61 	.word	0x08007a61
 8007b20:	20000734 	.word	0x20000734

08007b24 <_fwalk_sglue>:
 8007b24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b28:	4607      	mov	r7, r0
 8007b2a:	4688      	mov	r8, r1
 8007b2c:	4614      	mov	r4, r2
 8007b2e:	2600      	movs	r6, #0
 8007b30:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007b34:	f1b9 0901 	subs.w	r9, r9, #1
 8007b38:	d505      	bpl.n	8007b46 <_fwalk_sglue+0x22>
 8007b3a:	6824      	ldr	r4, [r4, #0]
 8007b3c:	2c00      	cmp	r4, #0
 8007b3e:	d1f7      	bne.n	8007b30 <_fwalk_sglue+0xc>
 8007b40:	4630      	mov	r0, r6
 8007b42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b46:	89ab      	ldrh	r3, [r5, #12]
 8007b48:	2b01      	cmp	r3, #1
 8007b4a:	d907      	bls.n	8007b5c <_fwalk_sglue+0x38>
 8007b4c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007b50:	3301      	adds	r3, #1
 8007b52:	d003      	beq.n	8007b5c <_fwalk_sglue+0x38>
 8007b54:	4629      	mov	r1, r5
 8007b56:	4638      	mov	r0, r7
 8007b58:	47c0      	blx	r8
 8007b5a:	4306      	orrs	r6, r0
 8007b5c:	3568      	adds	r5, #104	; 0x68
 8007b5e:	e7e9      	b.n	8007b34 <_fwalk_sglue+0x10>

08007b60 <iprintf>:
 8007b60:	b40f      	push	{r0, r1, r2, r3}
 8007b62:	b507      	push	{r0, r1, r2, lr}
 8007b64:	4906      	ldr	r1, [pc, #24]	; (8007b80 <iprintf+0x20>)
 8007b66:	ab04      	add	r3, sp, #16
 8007b68:	6808      	ldr	r0, [r1, #0]
 8007b6a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b6e:	6881      	ldr	r1, [r0, #8]
 8007b70:	9301      	str	r3, [sp, #4]
 8007b72:	f002 fc9d 	bl	800a4b0 <_vfiprintf_r>
 8007b76:	b003      	add	sp, #12
 8007b78:	f85d eb04 	ldr.w	lr, [sp], #4
 8007b7c:	b004      	add	sp, #16
 8007b7e:	4770      	bx	lr
 8007b80:	2000006c 	.word	0x2000006c

08007b84 <siprintf>:
 8007b84:	b40e      	push	{r1, r2, r3}
 8007b86:	b500      	push	{lr}
 8007b88:	b09c      	sub	sp, #112	; 0x70
 8007b8a:	ab1d      	add	r3, sp, #116	; 0x74
 8007b8c:	9002      	str	r0, [sp, #8]
 8007b8e:	9006      	str	r0, [sp, #24]
 8007b90:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007b94:	4809      	ldr	r0, [pc, #36]	; (8007bbc <siprintf+0x38>)
 8007b96:	9107      	str	r1, [sp, #28]
 8007b98:	9104      	str	r1, [sp, #16]
 8007b9a:	4909      	ldr	r1, [pc, #36]	; (8007bc0 <siprintf+0x3c>)
 8007b9c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ba0:	9105      	str	r1, [sp, #20]
 8007ba2:	6800      	ldr	r0, [r0, #0]
 8007ba4:	9301      	str	r3, [sp, #4]
 8007ba6:	a902      	add	r1, sp, #8
 8007ba8:	f002 fb5a 	bl	800a260 <_svfiprintf_r>
 8007bac:	9b02      	ldr	r3, [sp, #8]
 8007bae:	2200      	movs	r2, #0
 8007bb0:	701a      	strb	r2, [r3, #0]
 8007bb2:	b01c      	add	sp, #112	; 0x70
 8007bb4:	f85d eb04 	ldr.w	lr, [sp], #4
 8007bb8:	b003      	add	sp, #12
 8007bba:	4770      	bx	lr
 8007bbc:	2000006c 	.word	0x2000006c
 8007bc0:	ffff0208 	.word	0xffff0208

08007bc4 <__sread>:
 8007bc4:	b510      	push	{r4, lr}
 8007bc6:	460c      	mov	r4, r1
 8007bc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007bcc:	f000 f86c 	bl	8007ca8 <_read_r>
 8007bd0:	2800      	cmp	r0, #0
 8007bd2:	bfab      	itete	ge
 8007bd4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007bd6:	89a3      	ldrhlt	r3, [r4, #12]
 8007bd8:	181b      	addge	r3, r3, r0
 8007bda:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007bde:	bfac      	ite	ge
 8007be0:	6563      	strge	r3, [r4, #84]	; 0x54
 8007be2:	81a3      	strhlt	r3, [r4, #12]
 8007be4:	bd10      	pop	{r4, pc}

08007be6 <__swrite>:
 8007be6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007bea:	461f      	mov	r7, r3
 8007bec:	898b      	ldrh	r3, [r1, #12]
 8007bee:	05db      	lsls	r3, r3, #23
 8007bf0:	4605      	mov	r5, r0
 8007bf2:	460c      	mov	r4, r1
 8007bf4:	4616      	mov	r6, r2
 8007bf6:	d505      	bpl.n	8007c04 <__swrite+0x1e>
 8007bf8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007bfc:	2302      	movs	r3, #2
 8007bfe:	2200      	movs	r2, #0
 8007c00:	f000 f840 	bl	8007c84 <_lseek_r>
 8007c04:	89a3      	ldrh	r3, [r4, #12]
 8007c06:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007c0a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007c0e:	81a3      	strh	r3, [r4, #12]
 8007c10:	4632      	mov	r2, r6
 8007c12:	463b      	mov	r3, r7
 8007c14:	4628      	mov	r0, r5
 8007c16:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007c1a:	f000 b867 	b.w	8007cec <_write_r>

08007c1e <__sseek>:
 8007c1e:	b510      	push	{r4, lr}
 8007c20:	460c      	mov	r4, r1
 8007c22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c26:	f000 f82d 	bl	8007c84 <_lseek_r>
 8007c2a:	1c43      	adds	r3, r0, #1
 8007c2c:	89a3      	ldrh	r3, [r4, #12]
 8007c2e:	bf15      	itete	ne
 8007c30:	6560      	strne	r0, [r4, #84]	; 0x54
 8007c32:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007c36:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007c3a:	81a3      	strheq	r3, [r4, #12]
 8007c3c:	bf18      	it	ne
 8007c3e:	81a3      	strhne	r3, [r4, #12]
 8007c40:	bd10      	pop	{r4, pc}

08007c42 <__sclose>:
 8007c42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c46:	f000 b80d 	b.w	8007c64 <_close_r>

08007c4a <memset>:
 8007c4a:	4402      	add	r2, r0
 8007c4c:	4603      	mov	r3, r0
 8007c4e:	4293      	cmp	r3, r2
 8007c50:	d100      	bne.n	8007c54 <memset+0xa>
 8007c52:	4770      	bx	lr
 8007c54:	f803 1b01 	strb.w	r1, [r3], #1
 8007c58:	e7f9      	b.n	8007c4e <memset+0x4>
	...

08007c5c <_localeconv_r>:
 8007c5c:	4800      	ldr	r0, [pc, #0]	; (8007c60 <_localeconv_r+0x4>)
 8007c5e:	4770      	bx	lr
 8007c60:	20000160 	.word	0x20000160

08007c64 <_close_r>:
 8007c64:	b538      	push	{r3, r4, r5, lr}
 8007c66:	4d06      	ldr	r5, [pc, #24]	; (8007c80 <_close_r+0x1c>)
 8007c68:	2300      	movs	r3, #0
 8007c6a:	4604      	mov	r4, r0
 8007c6c:	4608      	mov	r0, r1
 8007c6e:	602b      	str	r3, [r5, #0]
 8007c70:	f7f9 fe9f 	bl	80019b2 <_close>
 8007c74:	1c43      	adds	r3, r0, #1
 8007c76:	d102      	bne.n	8007c7e <_close_r+0x1a>
 8007c78:	682b      	ldr	r3, [r5, #0]
 8007c7a:	b103      	cbz	r3, 8007c7e <_close_r+0x1a>
 8007c7c:	6023      	str	r3, [r4, #0]
 8007c7e:	bd38      	pop	{r3, r4, r5, pc}
 8007c80:	20000738 	.word	0x20000738

08007c84 <_lseek_r>:
 8007c84:	b538      	push	{r3, r4, r5, lr}
 8007c86:	4d07      	ldr	r5, [pc, #28]	; (8007ca4 <_lseek_r+0x20>)
 8007c88:	4604      	mov	r4, r0
 8007c8a:	4608      	mov	r0, r1
 8007c8c:	4611      	mov	r1, r2
 8007c8e:	2200      	movs	r2, #0
 8007c90:	602a      	str	r2, [r5, #0]
 8007c92:	461a      	mov	r2, r3
 8007c94:	f7f9 feb4 	bl	8001a00 <_lseek>
 8007c98:	1c43      	adds	r3, r0, #1
 8007c9a:	d102      	bne.n	8007ca2 <_lseek_r+0x1e>
 8007c9c:	682b      	ldr	r3, [r5, #0]
 8007c9e:	b103      	cbz	r3, 8007ca2 <_lseek_r+0x1e>
 8007ca0:	6023      	str	r3, [r4, #0]
 8007ca2:	bd38      	pop	{r3, r4, r5, pc}
 8007ca4:	20000738 	.word	0x20000738

08007ca8 <_read_r>:
 8007ca8:	b538      	push	{r3, r4, r5, lr}
 8007caa:	4d07      	ldr	r5, [pc, #28]	; (8007cc8 <_read_r+0x20>)
 8007cac:	4604      	mov	r4, r0
 8007cae:	4608      	mov	r0, r1
 8007cb0:	4611      	mov	r1, r2
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	602a      	str	r2, [r5, #0]
 8007cb6:	461a      	mov	r2, r3
 8007cb8:	f7f9 fe42 	bl	8001940 <_read>
 8007cbc:	1c43      	adds	r3, r0, #1
 8007cbe:	d102      	bne.n	8007cc6 <_read_r+0x1e>
 8007cc0:	682b      	ldr	r3, [r5, #0]
 8007cc2:	b103      	cbz	r3, 8007cc6 <_read_r+0x1e>
 8007cc4:	6023      	str	r3, [r4, #0]
 8007cc6:	bd38      	pop	{r3, r4, r5, pc}
 8007cc8:	20000738 	.word	0x20000738

08007ccc <_sbrk_r>:
 8007ccc:	b538      	push	{r3, r4, r5, lr}
 8007cce:	4d06      	ldr	r5, [pc, #24]	; (8007ce8 <_sbrk_r+0x1c>)
 8007cd0:	2300      	movs	r3, #0
 8007cd2:	4604      	mov	r4, r0
 8007cd4:	4608      	mov	r0, r1
 8007cd6:	602b      	str	r3, [r5, #0]
 8007cd8:	f7f9 fea0 	bl	8001a1c <_sbrk>
 8007cdc:	1c43      	adds	r3, r0, #1
 8007cde:	d102      	bne.n	8007ce6 <_sbrk_r+0x1a>
 8007ce0:	682b      	ldr	r3, [r5, #0]
 8007ce2:	b103      	cbz	r3, 8007ce6 <_sbrk_r+0x1a>
 8007ce4:	6023      	str	r3, [r4, #0]
 8007ce6:	bd38      	pop	{r3, r4, r5, pc}
 8007ce8:	20000738 	.word	0x20000738

08007cec <_write_r>:
 8007cec:	b538      	push	{r3, r4, r5, lr}
 8007cee:	4d07      	ldr	r5, [pc, #28]	; (8007d0c <_write_r+0x20>)
 8007cf0:	4604      	mov	r4, r0
 8007cf2:	4608      	mov	r0, r1
 8007cf4:	4611      	mov	r1, r2
 8007cf6:	2200      	movs	r2, #0
 8007cf8:	602a      	str	r2, [r5, #0]
 8007cfa:	461a      	mov	r2, r3
 8007cfc:	f7f9 fe3d 	bl	800197a <_write>
 8007d00:	1c43      	adds	r3, r0, #1
 8007d02:	d102      	bne.n	8007d0a <_write_r+0x1e>
 8007d04:	682b      	ldr	r3, [r5, #0]
 8007d06:	b103      	cbz	r3, 8007d0a <_write_r+0x1e>
 8007d08:	6023      	str	r3, [r4, #0]
 8007d0a:	bd38      	pop	{r3, r4, r5, pc}
 8007d0c:	20000738 	.word	0x20000738

08007d10 <__errno>:
 8007d10:	4b01      	ldr	r3, [pc, #4]	; (8007d18 <__errno+0x8>)
 8007d12:	6818      	ldr	r0, [r3, #0]
 8007d14:	4770      	bx	lr
 8007d16:	bf00      	nop
 8007d18:	2000006c 	.word	0x2000006c

08007d1c <__libc_init_array>:
 8007d1c:	b570      	push	{r4, r5, r6, lr}
 8007d1e:	4d0d      	ldr	r5, [pc, #52]	; (8007d54 <__libc_init_array+0x38>)
 8007d20:	4c0d      	ldr	r4, [pc, #52]	; (8007d58 <__libc_init_array+0x3c>)
 8007d22:	1b64      	subs	r4, r4, r5
 8007d24:	10a4      	asrs	r4, r4, #2
 8007d26:	2600      	movs	r6, #0
 8007d28:	42a6      	cmp	r6, r4
 8007d2a:	d109      	bne.n	8007d40 <__libc_init_array+0x24>
 8007d2c:	4d0b      	ldr	r5, [pc, #44]	; (8007d5c <__libc_init_array+0x40>)
 8007d2e:	4c0c      	ldr	r4, [pc, #48]	; (8007d60 <__libc_init_array+0x44>)
 8007d30:	f003 fb16 	bl	800b360 <_init>
 8007d34:	1b64      	subs	r4, r4, r5
 8007d36:	10a4      	asrs	r4, r4, #2
 8007d38:	2600      	movs	r6, #0
 8007d3a:	42a6      	cmp	r6, r4
 8007d3c:	d105      	bne.n	8007d4a <__libc_init_array+0x2e>
 8007d3e:	bd70      	pop	{r4, r5, r6, pc}
 8007d40:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d44:	4798      	blx	r3
 8007d46:	3601      	adds	r6, #1
 8007d48:	e7ee      	b.n	8007d28 <__libc_init_array+0xc>
 8007d4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d4e:	4798      	blx	r3
 8007d50:	3601      	adds	r6, #1
 8007d52:	e7f2      	b.n	8007d3a <__libc_init_array+0x1e>
 8007d54:	0800b8e0 	.word	0x0800b8e0
 8007d58:	0800b8e0 	.word	0x0800b8e0
 8007d5c:	0800b8e0 	.word	0x0800b8e0
 8007d60:	0800b8e8 	.word	0x0800b8e8

08007d64 <__retarget_lock_init_recursive>:
 8007d64:	4770      	bx	lr

08007d66 <__retarget_lock_acquire_recursive>:
 8007d66:	4770      	bx	lr

08007d68 <__retarget_lock_release_recursive>:
 8007d68:	4770      	bx	lr

08007d6a <memcpy>:
 8007d6a:	440a      	add	r2, r1
 8007d6c:	4291      	cmp	r1, r2
 8007d6e:	f100 33ff 	add.w	r3, r0, #4294967295
 8007d72:	d100      	bne.n	8007d76 <memcpy+0xc>
 8007d74:	4770      	bx	lr
 8007d76:	b510      	push	{r4, lr}
 8007d78:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007d7c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007d80:	4291      	cmp	r1, r2
 8007d82:	d1f9      	bne.n	8007d78 <memcpy+0xe>
 8007d84:	bd10      	pop	{r4, pc}
	...

08007d88 <nanf>:
 8007d88:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8007d90 <nanf+0x8>
 8007d8c:	4770      	bx	lr
 8007d8e:	bf00      	nop
 8007d90:	7fc00000 	.word	0x7fc00000

08007d94 <quorem>:
 8007d94:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d98:	6903      	ldr	r3, [r0, #16]
 8007d9a:	690c      	ldr	r4, [r1, #16]
 8007d9c:	42a3      	cmp	r3, r4
 8007d9e:	4607      	mov	r7, r0
 8007da0:	db7e      	blt.n	8007ea0 <quorem+0x10c>
 8007da2:	3c01      	subs	r4, #1
 8007da4:	f101 0814 	add.w	r8, r1, #20
 8007da8:	f100 0514 	add.w	r5, r0, #20
 8007dac:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007db0:	9301      	str	r3, [sp, #4]
 8007db2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007db6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007dba:	3301      	adds	r3, #1
 8007dbc:	429a      	cmp	r2, r3
 8007dbe:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007dc2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007dc6:	fbb2 f6f3 	udiv	r6, r2, r3
 8007dca:	d331      	bcc.n	8007e30 <quorem+0x9c>
 8007dcc:	f04f 0e00 	mov.w	lr, #0
 8007dd0:	4640      	mov	r0, r8
 8007dd2:	46ac      	mov	ip, r5
 8007dd4:	46f2      	mov	sl, lr
 8007dd6:	f850 2b04 	ldr.w	r2, [r0], #4
 8007dda:	b293      	uxth	r3, r2
 8007ddc:	fb06 e303 	mla	r3, r6, r3, lr
 8007de0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007de4:	0c1a      	lsrs	r2, r3, #16
 8007de6:	b29b      	uxth	r3, r3
 8007de8:	ebaa 0303 	sub.w	r3, sl, r3
 8007dec:	f8dc a000 	ldr.w	sl, [ip]
 8007df0:	fa13 f38a 	uxtah	r3, r3, sl
 8007df4:	fb06 220e 	mla	r2, r6, lr, r2
 8007df8:	9300      	str	r3, [sp, #0]
 8007dfa:	9b00      	ldr	r3, [sp, #0]
 8007dfc:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007e00:	b292      	uxth	r2, r2
 8007e02:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007e06:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007e0a:	f8bd 3000 	ldrh.w	r3, [sp]
 8007e0e:	4581      	cmp	r9, r0
 8007e10:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007e14:	f84c 3b04 	str.w	r3, [ip], #4
 8007e18:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007e1c:	d2db      	bcs.n	8007dd6 <quorem+0x42>
 8007e1e:	f855 300b 	ldr.w	r3, [r5, fp]
 8007e22:	b92b      	cbnz	r3, 8007e30 <quorem+0x9c>
 8007e24:	9b01      	ldr	r3, [sp, #4]
 8007e26:	3b04      	subs	r3, #4
 8007e28:	429d      	cmp	r5, r3
 8007e2a:	461a      	mov	r2, r3
 8007e2c:	d32c      	bcc.n	8007e88 <quorem+0xf4>
 8007e2e:	613c      	str	r4, [r7, #16]
 8007e30:	4638      	mov	r0, r7
 8007e32:	f001 f93d 	bl	80090b0 <__mcmp>
 8007e36:	2800      	cmp	r0, #0
 8007e38:	db22      	blt.n	8007e80 <quorem+0xec>
 8007e3a:	3601      	adds	r6, #1
 8007e3c:	4629      	mov	r1, r5
 8007e3e:	2000      	movs	r0, #0
 8007e40:	f858 2b04 	ldr.w	r2, [r8], #4
 8007e44:	f8d1 c000 	ldr.w	ip, [r1]
 8007e48:	b293      	uxth	r3, r2
 8007e4a:	1ac3      	subs	r3, r0, r3
 8007e4c:	0c12      	lsrs	r2, r2, #16
 8007e4e:	fa13 f38c 	uxtah	r3, r3, ip
 8007e52:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8007e56:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007e5a:	b29b      	uxth	r3, r3
 8007e5c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007e60:	45c1      	cmp	r9, r8
 8007e62:	f841 3b04 	str.w	r3, [r1], #4
 8007e66:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007e6a:	d2e9      	bcs.n	8007e40 <quorem+0xac>
 8007e6c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007e70:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007e74:	b922      	cbnz	r2, 8007e80 <quorem+0xec>
 8007e76:	3b04      	subs	r3, #4
 8007e78:	429d      	cmp	r5, r3
 8007e7a:	461a      	mov	r2, r3
 8007e7c:	d30a      	bcc.n	8007e94 <quorem+0x100>
 8007e7e:	613c      	str	r4, [r7, #16]
 8007e80:	4630      	mov	r0, r6
 8007e82:	b003      	add	sp, #12
 8007e84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e88:	6812      	ldr	r2, [r2, #0]
 8007e8a:	3b04      	subs	r3, #4
 8007e8c:	2a00      	cmp	r2, #0
 8007e8e:	d1ce      	bne.n	8007e2e <quorem+0x9a>
 8007e90:	3c01      	subs	r4, #1
 8007e92:	e7c9      	b.n	8007e28 <quorem+0x94>
 8007e94:	6812      	ldr	r2, [r2, #0]
 8007e96:	3b04      	subs	r3, #4
 8007e98:	2a00      	cmp	r2, #0
 8007e9a:	d1f0      	bne.n	8007e7e <quorem+0xea>
 8007e9c:	3c01      	subs	r4, #1
 8007e9e:	e7eb      	b.n	8007e78 <quorem+0xe4>
 8007ea0:	2000      	movs	r0, #0
 8007ea2:	e7ee      	b.n	8007e82 <quorem+0xee>
 8007ea4:	0000      	movs	r0, r0
	...

08007ea8 <_dtoa_r>:
 8007ea8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007eac:	ed2d 8b04 	vpush	{d8-d9}
 8007eb0:	69c5      	ldr	r5, [r0, #28]
 8007eb2:	b093      	sub	sp, #76	; 0x4c
 8007eb4:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007eb8:	ec57 6b10 	vmov	r6, r7, d0
 8007ebc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007ec0:	9107      	str	r1, [sp, #28]
 8007ec2:	4604      	mov	r4, r0
 8007ec4:	920a      	str	r2, [sp, #40]	; 0x28
 8007ec6:	930d      	str	r3, [sp, #52]	; 0x34
 8007ec8:	b975      	cbnz	r5, 8007ee8 <_dtoa_r+0x40>
 8007eca:	2010      	movs	r0, #16
 8007ecc:	f7fe fe54 	bl	8006b78 <malloc>
 8007ed0:	4602      	mov	r2, r0
 8007ed2:	61e0      	str	r0, [r4, #28]
 8007ed4:	b920      	cbnz	r0, 8007ee0 <_dtoa_r+0x38>
 8007ed6:	4bae      	ldr	r3, [pc, #696]	; (8008190 <_dtoa_r+0x2e8>)
 8007ed8:	21ef      	movs	r1, #239	; 0xef
 8007eda:	48ae      	ldr	r0, [pc, #696]	; (8008194 <_dtoa_r+0x2ec>)
 8007edc:	f002 fd7c 	bl	800a9d8 <__assert_func>
 8007ee0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007ee4:	6005      	str	r5, [r0, #0]
 8007ee6:	60c5      	str	r5, [r0, #12]
 8007ee8:	69e3      	ldr	r3, [r4, #28]
 8007eea:	6819      	ldr	r1, [r3, #0]
 8007eec:	b151      	cbz	r1, 8007f04 <_dtoa_r+0x5c>
 8007eee:	685a      	ldr	r2, [r3, #4]
 8007ef0:	604a      	str	r2, [r1, #4]
 8007ef2:	2301      	movs	r3, #1
 8007ef4:	4093      	lsls	r3, r2
 8007ef6:	608b      	str	r3, [r1, #8]
 8007ef8:	4620      	mov	r0, r4
 8007efa:	f000 fe53 	bl	8008ba4 <_Bfree>
 8007efe:	69e3      	ldr	r3, [r4, #28]
 8007f00:	2200      	movs	r2, #0
 8007f02:	601a      	str	r2, [r3, #0]
 8007f04:	1e3b      	subs	r3, r7, #0
 8007f06:	bfbb      	ittet	lt
 8007f08:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007f0c:	9303      	strlt	r3, [sp, #12]
 8007f0e:	2300      	movge	r3, #0
 8007f10:	2201      	movlt	r2, #1
 8007f12:	bfac      	ite	ge
 8007f14:	f8c8 3000 	strge.w	r3, [r8]
 8007f18:	f8c8 2000 	strlt.w	r2, [r8]
 8007f1c:	4b9e      	ldr	r3, [pc, #632]	; (8008198 <_dtoa_r+0x2f0>)
 8007f1e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007f22:	ea33 0308 	bics.w	r3, r3, r8
 8007f26:	d11b      	bne.n	8007f60 <_dtoa_r+0xb8>
 8007f28:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007f2a:	f242 730f 	movw	r3, #9999	; 0x270f
 8007f2e:	6013      	str	r3, [r2, #0]
 8007f30:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8007f34:	4333      	orrs	r3, r6
 8007f36:	f000 8593 	beq.w	8008a60 <_dtoa_r+0xbb8>
 8007f3a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007f3c:	b963      	cbnz	r3, 8007f58 <_dtoa_r+0xb0>
 8007f3e:	4b97      	ldr	r3, [pc, #604]	; (800819c <_dtoa_r+0x2f4>)
 8007f40:	e027      	b.n	8007f92 <_dtoa_r+0xea>
 8007f42:	4b97      	ldr	r3, [pc, #604]	; (80081a0 <_dtoa_r+0x2f8>)
 8007f44:	9300      	str	r3, [sp, #0]
 8007f46:	3308      	adds	r3, #8
 8007f48:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007f4a:	6013      	str	r3, [r2, #0]
 8007f4c:	9800      	ldr	r0, [sp, #0]
 8007f4e:	b013      	add	sp, #76	; 0x4c
 8007f50:	ecbd 8b04 	vpop	{d8-d9}
 8007f54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f58:	4b90      	ldr	r3, [pc, #576]	; (800819c <_dtoa_r+0x2f4>)
 8007f5a:	9300      	str	r3, [sp, #0]
 8007f5c:	3303      	adds	r3, #3
 8007f5e:	e7f3      	b.n	8007f48 <_dtoa_r+0xa0>
 8007f60:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007f64:	2200      	movs	r2, #0
 8007f66:	ec51 0b17 	vmov	r0, r1, d7
 8007f6a:	eeb0 8a47 	vmov.f32	s16, s14
 8007f6e:	eef0 8a67 	vmov.f32	s17, s15
 8007f72:	2300      	movs	r3, #0
 8007f74:	f7f8 fda8 	bl	8000ac8 <__aeabi_dcmpeq>
 8007f78:	4681      	mov	r9, r0
 8007f7a:	b160      	cbz	r0, 8007f96 <_dtoa_r+0xee>
 8007f7c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007f7e:	2301      	movs	r3, #1
 8007f80:	6013      	str	r3, [r2, #0]
 8007f82:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	f000 8568 	beq.w	8008a5a <_dtoa_r+0xbb2>
 8007f8a:	4b86      	ldr	r3, [pc, #536]	; (80081a4 <_dtoa_r+0x2fc>)
 8007f8c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007f8e:	6013      	str	r3, [r2, #0]
 8007f90:	3b01      	subs	r3, #1
 8007f92:	9300      	str	r3, [sp, #0]
 8007f94:	e7da      	b.n	8007f4c <_dtoa_r+0xa4>
 8007f96:	aa10      	add	r2, sp, #64	; 0x40
 8007f98:	a911      	add	r1, sp, #68	; 0x44
 8007f9a:	4620      	mov	r0, r4
 8007f9c:	eeb0 0a48 	vmov.f32	s0, s16
 8007fa0:	eef0 0a68 	vmov.f32	s1, s17
 8007fa4:	f001 f99a 	bl	80092dc <__d2b>
 8007fa8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8007fac:	4682      	mov	sl, r0
 8007fae:	2d00      	cmp	r5, #0
 8007fb0:	d07f      	beq.n	80080b2 <_dtoa_r+0x20a>
 8007fb2:	ee18 3a90 	vmov	r3, s17
 8007fb6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007fba:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8007fbe:	ec51 0b18 	vmov	r0, r1, d8
 8007fc2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007fc6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007fca:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8007fce:	4619      	mov	r1, r3
 8007fd0:	2200      	movs	r2, #0
 8007fd2:	4b75      	ldr	r3, [pc, #468]	; (80081a8 <_dtoa_r+0x300>)
 8007fd4:	f7f8 f958 	bl	8000288 <__aeabi_dsub>
 8007fd8:	a367      	add	r3, pc, #412	; (adr r3, 8008178 <_dtoa_r+0x2d0>)
 8007fda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fde:	f7f8 fb0b 	bl	80005f8 <__aeabi_dmul>
 8007fe2:	a367      	add	r3, pc, #412	; (adr r3, 8008180 <_dtoa_r+0x2d8>)
 8007fe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fe8:	f7f8 f950 	bl	800028c <__adddf3>
 8007fec:	4606      	mov	r6, r0
 8007fee:	4628      	mov	r0, r5
 8007ff0:	460f      	mov	r7, r1
 8007ff2:	f7f8 fa97 	bl	8000524 <__aeabi_i2d>
 8007ff6:	a364      	add	r3, pc, #400	; (adr r3, 8008188 <_dtoa_r+0x2e0>)
 8007ff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ffc:	f7f8 fafc 	bl	80005f8 <__aeabi_dmul>
 8008000:	4602      	mov	r2, r0
 8008002:	460b      	mov	r3, r1
 8008004:	4630      	mov	r0, r6
 8008006:	4639      	mov	r1, r7
 8008008:	f7f8 f940 	bl	800028c <__adddf3>
 800800c:	4606      	mov	r6, r0
 800800e:	460f      	mov	r7, r1
 8008010:	f7f8 fda2 	bl	8000b58 <__aeabi_d2iz>
 8008014:	2200      	movs	r2, #0
 8008016:	4683      	mov	fp, r0
 8008018:	2300      	movs	r3, #0
 800801a:	4630      	mov	r0, r6
 800801c:	4639      	mov	r1, r7
 800801e:	f7f8 fd5d 	bl	8000adc <__aeabi_dcmplt>
 8008022:	b148      	cbz	r0, 8008038 <_dtoa_r+0x190>
 8008024:	4658      	mov	r0, fp
 8008026:	f7f8 fa7d 	bl	8000524 <__aeabi_i2d>
 800802a:	4632      	mov	r2, r6
 800802c:	463b      	mov	r3, r7
 800802e:	f7f8 fd4b 	bl	8000ac8 <__aeabi_dcmpeq>
 8008032:	b908      	cbnz	r0, 8008038 <_dtoa_r+0x190>
 8008034:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008038:	f1bb 0f16 	cmp.w	fp, #22
 800803c:	d857      	bhi.n	80080ee <_dtoa_r+0x246>
 800803e:	4b5b      	ldr	r3, [pc, #364]	; (80081ac <_dtoa_r+0x304>)
 8008040:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008044:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008048:	ec51 0b18 	vmov	r0, r1, d8
 800804c:	f7f8 fd46 	bl	8000adc <__aeabi_dcmplt>
 8008050:	2800      	cmp	r0, #0
 8008052:	d04e      	beq.n	80080f2 <_dtoa_r+0x24a>
 8008054:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008058:	2300      	movs	r3, #0
 800805a:	930c      	str	r3, [sp, #48]	; 0x30
 800805c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800805e:	1b5b      	subs	r3, r3, r5
 8008060:	1e5a      	subs	r2, r3, #1
 8008062:	bf45      	ittet	mi
 8008064:	f1c3 0301 	rsbmi	r3, r3, #1
 8008068:	9305      	strmi	r3, [sp, #20]
 800806a:	2300      	movpl	r3, #0
 800806c:	2300      	movmi	r3, #0
 800806e:	9206      	str	r2, [sp, #24]
 8008070:	bf54      	ite	pl
 8008072:	9305      	strpl	r3, [sp, #20]
 8008074:	9306      	strmi	r3, [sp, #24]
 8008076:	f1bb 0f00 	cmp.w	fp, #0
 800807a:	db3c      	blt.n	80080f6 <_dtoa_r+0x24e>
 800807c:	9b06      	ldr	r3, [sp, #24]
 800807e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8008082:	445b      	add	r3, fp
 8008084:	9306      	str	r3, [sp, #24]
 8008086:	2300      	movs	r3, #0
 8008088:	9308      	str	r3, [sp, #32]
 800808a:	9b07      	ldr	r3, [sp, #28]
 800808c:	2b09      	cmp	r3, #9
 800808e:	d868      	bhi.n	8008162 <_dtoa_r+0x2ba>
 8008090:	2b05      	cmp	r3, #5
 8008092:	bfc4      	itt	gt
 8008094:	3b04      	subgt	r3, #4
 8008096:	9307      	strgt	r3, [sp, #28]
 8008098:	9b07      	ldr	r3, [sp, #28]
 800809a:	f1a3 0302 	sub.w	r3, r3, #2
 800809e:	bfcc      	ite	gt
 80080a0:	2500      	movgt	r5, #0
 80080a2:	2501      	movle	r5, #1
 80080a4:	2b03      	cmp	r3, #3
 80080a6:	f200 8085 	bhi.w	80081b4 <_dtoa_r+0x30c>
 80080aa:	e8df f003 	tbb	[pc, r3]
 80080ae:	3b2e      	.short	0x3b2e
 80080b0:	5839      	.short	0x5839
 80080b2:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80080b6:	441d      	add	r5, r3
 80080b8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80080bc:	2b20      	cmp	r3, #32
 80080be:	bfc1      	itttt	gt
 80080c0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80080c4:	fa08 f803 	lslgt.w	r8, r8, r3
 80080c8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 80080cc:	fa26 f303 	lsrgt.w	r3, r6, r3
 80080d0:	bfd6      	itet	le
 80080d2:	f1c3 0320 	rsble	r3, r3, #32
 80080d6:	ea48 0003 	orrgt.w	r0, r8, r3
 80080da:	fa06 f003 	lslle.w	r0, r6, r3
 80080de:	f7f8 fa11 	bl	8000504 <__aeabi_ui2d>
 80080e2:	2201      	movs	r2, #1
 80080e4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80080e8:	3d01      	subs	r5, #1
 80080ea:	920e      	str	r2, [sp, #56]	; 0x38
 80080ec:	e76f      	b.n	8007fce <_dtoa_r+0x126>
 80080ee:	2301      	movs	r3, #1
 80080f0:	e7b3      	b.n	800805a <_dtoa_r+0x1b2>
 80080f2:	900c      	str	r0, [sp, #48]	; 0x30
 80080f4:	e7b2      	b.n	800805c <_dtoa_r+0x1b4>
 80080f6:	9b05      	ldr	r3, [sp, #20]
 80080f8:	eba3 030b 	sub.w	r3, r3, fp
 80080fc:	9305      	str	r3, [sp, #20]
 80080fe:	f1cb 0300 	rsb	r3, fp, #0
 8008102:	9308      	str	r3, [sp, #32]
 8008104:	2300      	movs	r3, #0
 8008106:	930b      	str	r3, [sp, #44]	; 0x2c
 8008108:	e7bf      	b.n	800808a <_dtoa_r+0x1e2>
 800810a:	2300      	movs	r3, #0
 800810c:	9309      	str	r3, [sp, #36]	; 0x24
 800810e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008110:	2b00      	cmp	r3, #0
 8008112:	dc52      	bgt.n	80081ba <_dtoa_r+0x312>
 8008114:	2301      	movs	r3, #1
 8008116:	9301      	str	r3, [sp, #4]
 8008118:	9304      	str	r3, [sp, #16]
 800811a:	461a      	mov	r2, r3
 800811c:	920a      	str	r2, [sp, #40]	; 0x28
 800811e:	e00b      	b.n	8008138 <_dtoa_r+0x290>
 8008120:	2301      	movs	r3, #1
 8008122:	e7f3      	b.n	800810c <_dtoa_r+0x264>
 8008124:	2300      	movs	r3, #0
 8008126:	9309      	str	r3, [sp, #36]	; 0x24
 8008128:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800812a:	445b      	add	r3, fp
 800812c:	9301      	str	r3, [sp, #4]
 800812e:	3301      	adds	r3, #1
 8008130:	2b01      	cmp	r3, #1
 8008132:	9304      	str	r3, [sp, #16]
 8008134:	bfb8      	it	lt
 8008136:	2301      	movlt	r3, #1
 8008138:	69e0      	ldr	r0, [r4, #28]
 800813a:	2100      	movs	r1, #0
 800813c:	2204      	movs	r2, #4
 800813e:	f102 0614 	add.w	r6, r2, #20
 8008142:	429e      	cmp	r6, r3
 8008144:	d93d      	bls.n	80081c2 <_dtoa_r+0x31a>
 8008146:	6041      	str	r1, [r0, #4]
 8008148:	4620      	mov	r0, r4
 800814a:	f000 fceb 	bl	8008b24 <_Balloc>
 800814e:	9000      	str	r0, [sp, #0]
 8008150:	2800      	cmp	r0, #0
 8008152:	d139      	bne.n	80081c8 <_dtoa_r+0x320>
 8008154:	4b16      	ldr	r3, [pc, #88]	; (80081b0 <_dtoa_r+0x308>)
 8008156:	4602      	mov	r2, r0
 8008158:	f240 11af 	movw	r1, #431	; 0x1af
 800815c:	e6bd      	b.n	8007eda <_dtoa_r+0x32>
 800815e:	2301      	movs	r3, #1
 8008160:	e7e1      	b.n	8008126 <_dtoa_r+0x27e>
 8008162:	2501      	movs	r5, #1
 8008164:	2300      	movs	r3, #0
 8008166:	9307      	str	r3, [sp, #28]
 8008168:	9509      	str	r5, [sp, #36]	; 0x24
 800816a:	f04f 33ff 	mov.w	r3, #4294967295
 800816e:	9301      	str	r3, [sp, #4]
 8008170:	9304      	str	r3, [sp, #16]
 8008172:	2200      	movs	r2, #0
 8008174:	2312      	movs	r3, #18
 8008176:	e7d1      	b.n	800811c <_dtoa_r+0x274>
 8008178:	636f4361 	.word	0x636f4361
 800817c:	3fd287a7 	.word	0x3fd287a7
 8008180:	8b60c8b3 	.word	0x8b60c8b3
 8008184:	3fc68a28 	.word	0x3fc68a28
 8008188:	509f79fb 	.word	0x509f79fb
 800818c:	3fd34413 	.word	0x3fd34413
 8008190:	0800b4f6 	.word	0x0800b4f6
 8008194:	0800b50d 	.word	0x0800b50d
 8008198:	7ff00000 	.word	0x7ff00000
 800819c:	0800b4f2 	.word	0x0800b4f2
 80081a0:	0800b4e9 	.word	0x0800b4e9
 80081a4:	0800b4c1 	.word	0x0800b4c1
 80081a8:	3ff80000 	.word	0x3ff80000
 80081ac:	0800b5f8 	.word	0x0800b5f8
 80081b0:	0800b565 	.word	0x0800b565
 80081b4:	2301      	movs	r3, #1
 80081b6:	9309      	str	r3, [sp, #36]	; 0x24
 80081b8:	e7d7      	b.n	800816a <_dtoa_r+0x2c2>
 80081ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80081bc:	9301      	str	r3, [sp, #4]
 80081be:	9304      	str	r3, [sp, #16]
 80081c0:	e7ba      	b.n	8008138 <_dtoa_r+0x290>
 80081c2:	3101      	adds	r1, #1
 80081c4:	0052      	lsls	r2, r2, #1
 80081c6:	e7ba      	b.n	800813e <_dtoa_r+0x296>
 80081c8:	69e3      	ldr	r3, [r4, #28]
 80081ca:	9a00      	ldr	r2, [sp, #0]
 80081cc:	601a      	str	r2, [r3, #0]
 80081ce:	9b04      	ldr	r3, [sp, #16]
 80081d0:	2b0e      	cmp	r3, #14
 80081d2:	f200 80a8 	bhi.w	8008326 <_dtoa_r+0x47e>
 80081d6:	2d00      	cmp	r5, #0
 80081d8:	f000 80a5 	beq.w	8008326 <_dtoa_r+0x47e>
 80081dc:	f1bb 0f00 	cmp.w	fp, #0
 80081e0:	dd38      	ble.n	8008254 <_dtoa_r+0x3ac>
 80081e2:	4bc0      	ldr	r3, [pc, #768]	; (80084e4 <_dtoa_r+0x63c>)
 80081e4:	f00b 020f 	and.w	r2, fp, #15
 80081e8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80081ec:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80081f0:	e9d3 6700 	ldrd	r6, r7, [r3]
 80081f4:	ea4f 182b 	mov.w	r8, fp, asr #4
 80081f8:	d019      	beq.n	800822e <_dtoa_r+0x386>
 80081fa:	4bbb      	ldr	r3, [pc, #748]	; (80084e8 <_dtoa_r+0x640>)
 80081fc:	ec51 0b18 	vmov	r0, r1, d8
 8008200:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008204:	f7f8 fb22 	bl	800084c <__aeabi_ddiv>
 8008208:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800820c:	f008 080f 	and.w	r8, r8, #15
 8008210:	2503      	movs	r5, #3
 8008212:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 80084e8 <_dtoa_r+0x640>
 8008216:	f1b8 0f00 	cmp.w	r8, #0
 800821a:	d10a      	bne.n	8008232 <_dtoa_r+0x38a>
 800821c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008220:	4632      	mov	r2, r6
 8008222:	463b      	mov	r3, r7
 8008224:	f7f8 fb12 	bl	800084c <__aeabi_ddiv>
 8008228:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800822c:	e02b      	b.n	8008286 <_dtoa_r+0x3de>
 800822e:	2502      	movs	r5, #2
 8008230:	e7ef      	b.n	8008212 <_dtoa_r+0x36a>
 8008232:	f018 0f01 	tst.w	r8, #1
 8008236:	d008      	beq.n	800824a <_dtoa_r+0x3a2>
 8008238:	4630      	mov	r0, r6
 800823a:	4639      	mov	r1, r7
 800823c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8008240:	f7f8 f9da 	bl	80005f8 <__aeabi_dmul>
 8008244:	3501      	adds	r5, #1
 8008246:	4606      	mov	r6, r0
 8008248:	460f      	mov	r7, r1
 800824a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800824e:	f109 0908 	add.w	r9, r9, #8
 8008252:	e7e0      	b.n	8008216 <_dtoa_r+0x36e>
 8008254:	f000 809f 	beq.w	8008396 <_dtoa_r+0x4ee>
 8008258:	f1cb 0600 	rsb	r6, fp, #0
 800825c:	4ba1      	ldr	r3, [pc, #644]	; (80084e4 <_dtoa_r+0x63c>)
 800825e:	4fa2      	ldr	r7, [pc, #648]	; (80084e8 <_dtoa_r+0x640>)
 8008260:	f006 020f 	and.w	r2, r6, #15
 8008264:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008268:	e9d3 2300 	ldrd	r2, r3, [r3]
 800826c:	ec51 0b18 	vmov	r0, r1, d8
 8008270:	f7f8 f9c2 	bl	80005f8 <__aeabi_dmul>
 8008274:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008278:	1136      	asrs	r6, r6, #4
 800827a:	2300      	movs	r3, #0
 800827c:	2502      	movs	r5, #2
 800827e:	2e00      	cmp	r6, #0
 8008280:	d17e      	bne.n	8008380 <_dtoa_r+0x4d8>
 8008282:	2b00      	cmp	r3, #0
 8008284:	d1d0      	bne.n	8008228 <_dtoa_r+0x380>
 8008286:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008288:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800828c:	2b00      	cmp	r3, #0
 800828e:	f000 8084 	beq.w	800839a <_dtoa_r+0x4f2>
 8008292:	4b96      	ldr	r3, [pc, #600]	; (80084ec <_dtoa_r+0x644>)
 8008294:	2200      	movs	r2, #0
 8008296:	4640      	mov	r0, r8
 8008298:	4649      	mov	r1, r9
 800829a:	f7f8 fc1f 	bl	8000adc <__aeabi_dcmplt>
 800829e:	2800      	cmp	r0, #0
 80082a0:	d07b      	beq.n	800839a <_dtoa_r+0x4f2>
 80082a2:	9b04      	ldr	r3, [sp, #16]
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d078      	beq.n	800839a <_dtoa_r+0x4f2>
 80082a8:	9b01      	ldr	r3, [sp, #4]
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	dd39      	ble.n	8008322 <_dtoa_r+0x47a>
 80082ae:	4b90      	ldr	r3, [pc, #576]	; (80084f0 <_dtoa_r+0x648>)
 80082b0:	2200      	movs	r2, #0
 80082b2:	4640      	mov	r0, r8
 80082b4:	4649      	mov	r1, r9
 80082b6:	f7f8 f99f 	bl	80005f8 <__aeabi_dmul>
 80082ba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80082be:	9e01      	ldr	r6, [sp, #4]
 80082c0:	f10b 37ff 	add.w	r7, fp, #4294967295
 80082c4:	3501      	adds	r5, #1
 80082c6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80082ca:	4628      	mov	r0, r5
 80082cc:	f7f8 f92a 	bl	8000524 <__aeabi_i2d>
 80082d0:	4642      	mov	r2, r8
 80082d2:	464b      	mov	r3, r9
 80082d4:	f7f8 f990 	bl	80005f8 <__aeabi_dmul>
 80082d8:	4b86      	ldr	r3, [pc, #536]	; (80084f4 <_dtoa_r+0x64c>)
 80082da:	2200      	movs	r2, #0
 80082dc:	f7f7 ffd6 	bl	800028c <__adddf3>
 80082e0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80082e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80082e8:	9303      	str	r3, [sp, #12]
 80082ea:	2e00      	cmp	r6, #0
 80082ec:	d158      	bne.n	80083a0 <_dtoa_r+0x4f8>
 80082ee:	4b82      	ldr	r3, [pc, #520]	; (80084f8 <_dtoa_r+0x650>)
 80082f0:	2200      	movs	r2, #0
 80082f2:	4640      	mov	r0, r8
 80082f4:	4649      	mov	r1, r9
 80082f6:	f7f7 ffc7 	bl	8000288 <__aeabi_dsub>
 80082fa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80082fe:	4680      	mov	r8, r0
 8008300:	4689      	mov	r9, r1
 8008302:	f7f8 fc09 	bl	8000b18 <__aeabi_dcmpgt>
 8008306:	2800      	cmp	r0, #0
 8008308:	f040 8296 	bne.w	8008838 <_dtoa_r+0x990>
 800830c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8008310:	4640      	mov	r0, r8
 8008312:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008316:	4649      	mov	r1, r9
 8008318:	f7f8 fbe0 	bl	8000adc <__aeabi_dcmplt>
 800831c:	2800      	cmp	r0, #0
 800831e:	f040 8289 	bne.w	8008834 <_dtoa_r+0x98c>
 8008322:	ed8d 8b02 	vstr	d8, [sp, #8]
 8008326:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008328:	2b00      	cmp	r3, #0
 800832a:	f2c0 814e 	blt.w	80085ca <_dtoa_r+0x722>
 800832e:	f1bb 0f0e 	cmp.w	fp, #14
 8008332:	f300 814a 	bgt.w	80085ca <_dtoa_r+0x722>
 8008336:	4b6b      	ldr	r3, [pc, #428]	; (80084e4 <_dtoa_r+0x63c>)
 8008338:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800833c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008340:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008342:	2b00      	cmp	r3, #0
 8008344:	f280 80dc 	bge.w	8008500 <_dtoa_r+0x658>
 8008348:	9b04      	ldr	r3, [sp, #16]
 800834a:	2b00      	cmp	r3, #0
 800834c:	f300 80d8 	bgt.w	8008500 <_dtoa_r+0x658>
 8008350:	f040 826f 	bne.w	8008832 <_dtoa_r+0x98a>
 8008354:	4b68      	ldr	r3, [pc, #416]	; (80084f8 <_dtoa_r+0x650>)
 8008356:	2200      	movs	r2, #0
 8008358:	4640      	mov	r0, r8
 800835a:	4649      	mov	r1, r9
 800835c:	f7f8 f94c 	bl	80005f8 <__aeabi_dmul>
 8008360:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008364:	f7f8 fbce 	bl	8000b04 <__aeabi_dcmpge>
 8008368:	9e04      	ldr	r6, [sp, #16]
 800836a:	4637      	mov	r7, r6
 800836c:	2800      	cmp	r0, #0
 800836e:	f040 8245 	bne.w	80087fc <_dtoa_r+0x954>
 8008372:	9d00      	ldr	r5, [sp, #0]
 8008374:	2331      	movs	r3, #49	; 0x31
 8008376:	f805 3b01 	strb.w	r3, [r5], #1
 800837a:	f10b 0b01 	add.w	fp, fp, #1
 800837e:	e241      	b.n	8008804 <_dtoa_r+0x95c>
 8008380:	07f2      	lsls	r2, r6, #31
 8008382:	d505      	bpl.n	8008390 <_dtoa_r+0x4e8>
 8008384:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008388:	f7f8 f936 	bl	80005f8 <__aeabi_dmul>
 800838c:	3501      	adds	r5, #1
 800838e:	2301      	movs	r3, #1
 8008390:	1076      	asrs	r6, r6, #1
 8008392:	3708      	adds	r7, #8
 8008394:	e773      	b.n	800827e <_dtoa_r+0x3d6>
 8008396:	2502      	movs	r5, #2
 8008398:	e775      	b.n	8008286 <_dtoa_r+0x3de>
 800839a:	9e04      	ldr	r6, [sp, #16]
 800839c:	465f      	mov	r7, fp
 800839e:	e792      	b.n	80082c6 <_dtoa_r+0x41e>
 80083a0:	9900      	ldr	r1, [sp, #0]
 80083a2:	4b50      	ldr	r3, [pc, #320]	; (80084e4 <_dtoa_r+0x63c>)
 80083a4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80083a8:	4431      	add	r1, r6
 80083aa:	9102      	str	r1, [sp, #8]
 80083ac:	9909      	ldr	r1, [sp, #36]	; 0x24
 80083ae:	eeb0 9a47 	vmov.f32	s18, s14
 80083b2:	eef0 9a67 	vmov.f32	s19, s15
 80083b6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80083ba:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80083be:	2900      	cmp	r1, #0
 80083c0:	d044      	beq.n	800844c <_dtoa_r+0x5a4>
 80083c2:	494e      	ldr	r1, [pc, #312]	; (80084fc <_dtoa_r+0x654>)
 80083c4:	2000      	movs	r0, #0
 80083c6:	f7f8 fa41 	bl	800084c <__aeabi_ddiv>
 80083ca:	ec53 2b19 	vmov	r2, r3, d9
 80083ce:	f7f7 ff5b 	bl	8000288 <__aeabi_dsub>
 80083d2:	9d00      	ldr	r5, [sp, #0]
 80083d4:	ec41 0b19 	vmov	d9, r0, r1
 80083d8:	4649      	mov	r1, r9
 80083da:	4640      	mov	r0, r8
 80083dc:	f7f8 fbbc 	bl	8000b58 <__aeabi_d2iz>
 80083e0:	4606      	mov	r6, r0
 80083e2:	f7f8 f89f 	bl	8000524 <__aeabi_i2d>
 80083e6:	4602      	mov	r2, r0
 80083e8:	460b      	mov	r3, r1
 80083ea:	4640      	mov	r0, r8
 80083ec:	4649      	mov	r1, r9
 80083ee:	f7f7 ff4b 	bl	8000288 <__aeabi_dsub>
 80083f2:	3630      	adds	r6, #48	; 0x30
 80083f4:	f805 6b01 	strb.w	r6, [r5], #1
 80083f8:	ec53 2b19 	vmov	r2, r3, d9
 80083fc:	4680      	mov	r8, r0
 80083fe:	4689      	mov	r9, r1
 8008400:	f7f8 fb6c 	bl	8000adc <__aeabi_dcmplt>
 8008404:	2800      	cmp	r0, #0
 8008406:	d164      	bne.n	80084d2 <_dtoa_r+0x62a>
 8008408:	4642      	mov	r2, r8
 800840a:	464b      	mov	r3, r9
 800840c:	4937      	ldr	r1, [pc, #220]	; (80084ec <_dtoa_r+0x644>)
 800840e:	2000      	movs	r0, #0
 8008410:	f7f7 ff3a 	bl	8000288 <__aeabi_dsub>
 8008414:	ec53 2b19 	vmov	r2, r3, d9
 8008418:	f7f8 fb60 	bl	8000adc <__aeabi_dcmplt>
 800841c:	2800      	cmp	r0, #0
 800841e:	f040 80b6 	bne.w	800858e <_dtoa_r+0x6e6>
 8008422:	9b02      	ldr	r3, [sp, #8]
 8008424:	429d      	cmp	r5, r3
 8008426:	f43f af7c 	beq.w	8008322 <_dtoa_r+0x47a>
 800842a:	4b31      	ldr	r3, [pc, #196]	; (80084f0 <_dtoa_r+0x648>)
 800842c:	ec51 0b19 	vmov	r0, r1, d9
 8008430:	2200      	movs	r2, #0
 8008432:	f7f8 f8e1 	bl	80005f8 <__aeabi_dmul>
 8008436:	4b2e      	ldr	r3, [pc, #184]	; (80084f0 <_dtoa_r+0x648>)
 8008438:	ec41 0b19 	vmov	d9, r0, r1
 800843c:	2200      	movs	r2, #0
 800843e:	4640      	mov	r0, r8
 8008440:	4649      	mov	r1, r9
 8008442:	f7f8 f8d9 	bl	80005f8 <__aeabi_dmul>
 8008446:	4680      	mov	r8, r0
 8008448:	4689      	mov	r9, r1
 800844a:	e7c5      	b.n	80083d8 <_dtoa_r+0x530>
 800844c:	ec51 0b17 	vmov	r0, r1, d7
 8008450:	f7f8 f8d2 	bl	80005f8 <__aeabi_dmul>
 8008454:	9b02      	ldr	r3, [sp, #8]
 8008456:	9d00      	ldr	r5, [sp, #0]
 8008458:	930f      	str	r3, [sp, #60]	; 0x3c
 800845a:	ec41 0b19 	vmov	d9, r0, r1
 800845e:	4649      	mov	r1, r9
 8008460:	4640      	mov	r0, r8
 8008462:	f7f8 fb79 	bl	8000b58 <__aeabi_d2iz>
 8008466:	4606      	mov	r6, r0
 8008468:	f7f8 f85c 	bl	8000524 <__aeabi_i2d>
 800846c:	3630      	adds	r6, #48	; 0x30
 800846e:	4602      	mov	r2, r0
 8008470:	460b      	mov	r3, r1
 8008472:	4640      	mov	r0, r8
 8008474:	4649      	mov	r1, r9
 8008476:	f7f7 ff07 	bl	8000288 <__aeabi_dsub>
 800847a:	f805 6b01 	strb.w	r6, [r5], #1
 800847e:	9b02      	ldr	r3, [sp, #8]
 8008480:	429d      	cmp	r5, r3
 8008482:	4680      	mov	r8, r0
 8008484:	4689      	mov	r9, r1
 8008486:	f04f 0200 	mov.w	r2, #0
 800848a:	d124      	bne.n	80084d6 <_dtoa_r+0x62e>
 800848c:	4b1b      	ldr	r3, [pc, #108]	; (80084fc <_dtoa_r+0x654>)
 800848e:	ec51 0b19 	vmov	r0, r1, d9
 8008492:	f7f7 fefb 	bl	800028c <__adddf3>
 8008496:	4602      	mov	r2, r0
 8008498:	460b      	mov	r3, r1
 800849a:	4640      	mov	r0, r8
 800849c:	4649      	mov	r1, r9
 800849e:	f7f8 fb3b 	bl	8000b18 <__aeabi_dcmpgt>
 80084a2:	2800      	cmp	r0, #0
 80084a4:	d173      	bne.n	800858e <_dtoa_r+0x6e6>
 80084a6:	ec53 2b19 	vmov	r2, r3, d9
 80084aa:	4914      	ldr	r1, [pc, #80]	; (80084fc <_dtoa_r+0x654>)
 80084ac:	2000      	movs	r0, #0
 80084ae:	f7f7 feeb 	bl	8000288 <__aeabi_dsub>
 80084b2:	4602      	mov	r2, r0
 80084b4:	460b      	mov	r3, r1
 80084b6:	4640      	mov	r0, r8
 80084b8:	4649      	mov	r1, r9
 80084ba:	f7f8 fb0f 	bl	8000adc <__aeabi_dcmplt>
 80084be:	2800      	cmp	r0, #0
 80084c0:	f43f af2f 	beq.w	8008322 <_dtoa_r+0x47a>
 80084c4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80084c6:	1e6b      	subs	r3, r5, #1
 80084c8:	930f      	str	r3, [sp, #60]	; 0x3c
 80084ca:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80084ce:	2b30      	cmp	r3, #48	; 0x30
 80084d0:	d0f8      	beq.n	80084c4 <_dtoa_r+0x61c>
 80084d2:	46bb      	mov	fp, r7
 80084d4:	e04a      	b.n	800856c <_dtoa_r+0x6c4>
 80084d6:	4b06      	ldr	r3, [pc, #24]	; (80084f0 <_dtoa_r+0x648>)
 80084d8:	f7f8 f88e 	bl	80005f8 <__aeabi_dmul>
 80084dc:	4680      	mov	r8, r0
 80084de:	4689      	mov	r9, r1
 80084e0:	e7bd      	b.n	800845e <_dtoa_r+0x5b6>
 80084e2:	bf00      	nop
 80084e4:	0800b5f8 	.word	0x0800b5f8
 80084e8:	0800b5d0 	.word	0x0800b5d0
 80084ec:	3ff00000 	.word	0x3ff00000
 80084f0:	40240000 	.word	0x40240000
 80084f4:	401c0000 	.word	0x401c0000
 80084f8:	40140000 	.word	0x40140000
 80084fc:	3fe00000 	.word	0x3fe00000
 8008500:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008504:	9d00      	ldr	r5, [sp, #0]
 8008506:	4642      	mov	r2, r8
 8008508:	464b      	mov	r3, r9
 800850a:	4630      	mov	r0, r6
 800850c:	4639      	mov	r1, r7
 800850e:	f7f8 f99d 	bl	800084c <__aeabi_ddiv>
 8008512:	f7f8 fb21 	bl	8000b58 <__aeabi_d2iz>
 8008516:	9001      	str	r0, [sp, #4]
 8008518:	f7f8 f804 	bl	8000524 <__aeabi_i2d>
 800851c:	4642      	mov	r2, r8
 800851e:	464b      	mov	r3, r9
 8008520:	f7f8 f86a 	bl	80005f8 <__aeabi_dmul>
 8008524:	4602      	mov	r2, r0
 8008526:	460b      	mov	r3, r1
 8008528:	4630      	mov	r0, r6
 800852a:	4639      	mov	r1, r7
 800852c:	f7f7 feac 	bl	8000288 <__aeabi_dsub>
 8008530:	9e01      	ldr	r6, [sp, #4]
 8008532:	9f04      	ldr	r7, [sp, #16]
 8008534:	3630      	adds	r6, #48	; 0x30
 8008536:	f805 6b01 	strb.w	r6, [r5], #1
 800853a:	9e00      	ldr	r6, [sp, #0]
 800853c:	1bae      	subs	r6, r5, r6
 800853e:	42b7      	cmp	r7, r6
 8008540:	4602      	mov	r2, r0
 8008542:	460b      	mov	r3, r1
 8008544:	d134      	bne.n	80085b0 <_dtoa_r+0x708>
 8008546:	f7f7 fea1 	bl	800028c <__adddf3>
 800854a:	4642      	mov	r2, r8
 800854c:	464b      	mov	r3, r9
 800854e:	4606      	mov	r6, r0
 8008550:	460f      	mov	r7, r1
 8008552:	f7f8 fae1 	bl	8000b18 <__aeabi_dcmpgt>
 8008556:	b9c8      	cbnz	r0, 800858c <_dtoa_r+0x6e4>
 8008558:	4642      	mov	r2, r8
 800855a:	464b      	mov	r3, r9
 800855c:	4630      	mov	r0, r6
 800855e:	4639      	mov	r1, r7
 8008560:	f7f8 fab2 	bl	8000ac8 <__aeabi_dcmpeq>
 8008564:	b110      	cbz	r0, 800856c <_dtoa_r+0x6c4>
 8008566:	9b01      	ldr	r3, [sp, #4]
 8008568:	07db      	lsls	r3, r3, #31
 800856a:	d40f      	bmi.n	800858c <_dtoa_r+0x6e4>
 800856c:	4651      	mov	r1, sl
 800856e:	4620      	mov	r0, r4
 8008570:	f000 fb18 	bl	8008ba4 <_Bfree>
 8008574:	2300      	movs	r3, #0
 8008576:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008578:	702b      	strb	r3, [r5, #0]
 800857a:	f10b 0301 	add.w	r3, fp, #1
 800857e:	6013      	str	r3, [r2, #0]
 8008580:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008582:	2b00      	cmp	r3, #0
 8008584:	f43f ace2 	beq.w	8007f4c <_dtoa_r+0xa4>
 8008588:	601d      	str	r5, [r3, #0]
 800858a:	e4df      	b.n	8007f4c <_dtoa_r+0xa4>
 800858c:	465f      	mov	r7, fp
 800858e:	462b      	mov	r3, r5
 8008590:	461d      	mov	r5, r3
 8008592:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008596:	2a39      	cmp	r2, #57	; 0x39
 8008598:	d106      	bne.n	80085a8 <_dtoa_r+0x700>
 800859a:	9a00      	ldr	r2, [sp, #0]
 800859c:	429a      	cmp	r2, r3
 800859e:	d1f7      	bne.n	8008590 <_dtoa_r+0x6e8>
 80085a0:	9900      	ldr	r1, [sp, #0]
 80085a2:	2230      	movs	r2, #48	; 0x30
 80085a4:	3701      	adds	r7, #1
 80085a6:	700a      	strb	r2, [r1, #0]
 80085a8:	781a      	ldrb	r2, [r3, #0]
 80085aa:	3201      	adds	r2, #1
 80085ac:	701a      	strb	r2, [r3, #0]
 80085ae:	e790      	b.n	80084d2 <_dtoa_r+0x62a>
 80085b0:	4ba3      	ldr	r3, [pc, #652]	; (8008840 <_dtoa_r+0x998>)
 80085b2:	2200      	movs	r2, #0
 80085b4:	f7f8 f820 	bl	80005f8 <__aeabi_dmul>
 80085b8:	2200      	movs	r2, #0
 80085ba:	2300      	movs	r3, #0
 80085bc:	4606      	mov	r6, r0
 80085be:	460f      	mov	r7, r1
 80085c0:	f7f8 fa82 	bl	8000ac8 <__aeabi_dcmpeq>
 80085c4:	2800      	cmp	r0, #0
 80085c6:	d09e      	beq.n	8008506 <_dtoa_r+0x65e>
 80085c8:	e7d0      	b.n	800856c <_dtoa_r+0x6c4>
 80085ca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80085cc:	2a00      	cmp	r2, #0
 80085ce:	f000 80ca 	beq.w	8008766 <_dtoa_r+0x8be>
 80085d2:	9a07      	ldr	r2, [sp, #28]
 80085d4:	2a01      	cmp	r2, #1
 80085d6:	f300 80ad 	bgt.w	8008734 <_dtoa_r+0x88c>
 80085da:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80085dc:	2a00      	cmp	r2, #0
 80085de:	f000 80a5 	beq.w	800872c <_dtoa_r+0x884>
 80085e2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80085e6:	9e08      	ldr	r6, [sp, #32]
 80085e8:	9d05      	ldr	r5, [sp, #20]
 80085ea:	9a05      	ldr	r2, [sp, #20]
 80085ec:	441a      	add	r2, r3
 80085ee:	9205      	str	r2, [sp, #20]
 80085f0:	9a06      	ldr	r2, [sp, #24]
 80085f2:	2101      	movs	r1, #1
 80085f4:	441a      	add	r2, r3
 80085f6:	4620      	mov	r0, r4
 80085f8:	9206      	str	r2, [sp, #24]
 80085fa:	f000 fbd3 	bl	8008da4 <__i2b>
 80085fe:	4607      	mov	r7, r0
 8008600:	b165      	cbz	r5, 800861c <_dtoa_r+0x774>
 8008602:	9b06      	ldr	r3, [sp, #24]
 8008604:	2b00      	cmp	r3, #0
 8008606:	dd09      	ble.n	800861c <_dtoa_r+0x774>
 8008608:	42ab      	cmp	r3, r5
 800860a:	9a05      	ldr	r2, [sp, #20]
 800860c:	bfa8      	it	ge
 800860e:	462b      	movge	r3, r5
 8008610:	1ad2      	subs	r2, r2, r3
 8008612:	9205      	str	r2, [sp, #20]
 8008614:	9a06      	ldr	r2, [sp, #24]
 8008616:	1aed      	subs	r5, r5, r3
 8008618:	1ad3      	subs	r3, r2, r3
 800861a:	9306      	str	r3, [sp, #24]
 800861c:	9b08      	ldr	r3, [sp, #32]
 800861e:	b1f3      	cbz	r3, 800865e <_dtoa_r+0x7b6>
 8008620:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008622:	2b00      	cmp	r3, #0
 8008624:	f000 80a3 	beq.w	800876e <_dtoa_r+0x8c6>
 8008628:	2e00      	cmp	r6, #0
 800862a:	dd10      	ble.n	800864e <_dtoa_r+0x7a6>
 800862c:	4639      	mov	r1, r7
 800862e:	4632      	mov	r2, r6
 8008630:	4620      	mov	r0, r4
 8008632:	f000 fc77 	bl	8008f24 <__pow5mult>
 8008636:	4652      	mov	r2, sl
 8008638:	4601      	mov	r1, r0
 800863a:	4607      	mov	r7, r0
 800863c:	4620      	mov	r0, r4
 800863e:	f000 fbc7 	bl	8008dd0 <__multiply>
 8008642:	4651      	mov	r1, sl
 8008644:	4680      	mov	r8, r0
 8008646:	4620      	mov	r0, r4
 8008648:	f000 faac 	bl	8008ba4 <_Bfree>
 800864c:	46c2      	mov	sl, r8
 800864e:	9b08      	ldr	r3, [sp, #32]
 8008650:	1b9a      	subs	r2, r3, r6
 8008652:	d004      	beq.n	800865e <_dtoa_r+0x7b6>
 8008654:	4651      	mov	r1, sl
 8008656:	4620      	mov	r0, r4
 8008658:	f000 fc64 	bl	8008f24 <__pow5mult>
 800865c:	4682      	mov	sl, r0
 800865e:	2101      	movs	r1, #1
 8008660:	4620      	mov	r0, r4
 8008662:	f000 fb9f 	bl	8008da4 <__i2b>
 8008666:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008668:	2b00      	cmp	r3, #0
 800866a:	4606      	mov	r6, r0
 800866c:	f340 8081 	ble.w	8008772 <_dtoa_r+0x8ca>
 8008670:	461a      	mov	r2, r3
 8008672:	4601      	mov	r1, r0
 8008674:	4620      	mov	r0, r4
 8008676:	f000 fc55 	bl	8008f24 <__pow5mult>
 800867a:	9b07      	ldr	r3, [sp, #28]
 800867c:	2b01      	cmp	r3, #1
 800867e:	4606      	mov	r6, r0
 8008680:	dd7a      	ble.n	8008778 <_dtoa_r+0x8d0>
 8008682:	f04f 0800 	mov.w	r8, #0
 8008686:	6933      	ldr	r3, [r6, #16]
 8008688:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800868c:	6918      	ldr	r0, [r3, #16]
 800868e:	f000 fb3b 	bl	8008d08 <__hi0bits>
 8008692:	f1c0 0020 	rsb	r0, r0, #32
 8008696:	9b06      	ldr	r3, [sp, #24]
 8008698:	4418      	add	r0, r3
 800869a:	f010 001f 	ands.w	r0, r0, #31
 800869e:	f000 8094 	beq.w	80087ca <_dtoa_r+0x922>
 80086a2:	f1c0 0320 	rsb	r3, r0, #32
 80086a6:	2b04      	cmp	r3, #4
 80086a8:	f340 8085 	ble.w	80087b6 <_dtoa_r+0x90e>
 80086ac:	9b05      	ldr	r3, [sp, #20]
 80086ae:	f1c0 001c 	rsb	r0, r0, #28
 80086b2:	4403      	add	r3, r0
 80086b4:	9305      	str	r3, [sp, #20]
 80086b6:	9b06      	ldr	r3, [sp, #24]
 80086b8:	4403      	add	r3, r0
 80086ba:	4405      	add	r5, r0
 80086bc:	9306      	str	r3, [sp, #24]
 80086be:	9b05      	ldr	r3, [sp, #20]
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	dd05      	ble.n	80086d0 <_dtoa_r+0x828>
 80086c4:	4651      	mov	r1, sl
 80086c6:	461a      	mov	r2, r3
 80086c8:	4620      	mov	r0, r4
 80086ca:	f000 fc85 	bl	8008fd8 <__lshift>
 80086ce:	4682      	mov	sl, r0
 80086d0:	9b06      	ldr	r3, [sp, #24]
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	dd05      	ble.n	80086e2 <_dtoa_r+0x83a>
 80086d6:	4631      	mov	r1, r6
 80086d8:	461a      	mov	r2, r3
 80086da:	4620      	mov	r0, r4
 80086dc:	f000 fc7c 	bl	8008fd8 <__lshift>
 80086e0:	4606      	mov	r6, r0
 80086e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d072      	beq.n	80087ce <_dtoa_r+0x926>
 80086e8:	4631      	mov	r1, r6
 80086ea:	4650      	mov	r0, sl
 80086ec:	f000 fce0 	bl	80090b0 <__mcmp>
 80086f0:	2800      	cmp	r0, #0
 80086f2:	da6c      	bge.n	80087ce <_dtoa_r+0x926>
 80086f4:	2300      	movs	r3, #0
 80086f6:	4651      	mov	r1, sl
 80086f8:	220a      	movs	r2, #10
 80086fa:	4620      	mov	r0, r4
 80086fc:	f000 fa74 	bl	8008be8 <__multadd>
 8008700:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008702:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008706:	4682      	mov	sl, r0
 8008708:	2b00      	cmp	r3, #0
 800870a:	f000 81b0 	beq.w	8008a6e <_dtoa_r+0xbc6>
 800870e:	2300      	movs	r3, #0
 8008710:	4639      	mov	r1, r7
 8008712:	220a      	movs	r2, #10
 8008714:	4620      	mov	r0, r4
 8008716:	f000 fa67 	bl	8008be8 <__multadd>
 800871a:	9b01      	ldr	r3, [sp, #4]
 800871c:	2b00      	cmp	r3, #0
 800871e:	4607      	mov	r7, r0
 8008720:	f300 8096 	bgt.w	8008850 <_dtoa_r+0x9a8>
 8008724:	9b07      	ldr	r3, [sp, #28]
 8008726:	2b02      	cmp	r3, #2
 8008728:	dc59      	bgt.n	80087de <_dtoa_r+0x936>
 800872a:	e091      	b.n	8008850 <_dtoa_r+0x9a8>
 800872c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800872e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008732:	e758      	b.n	80085e6 <_dtoa_r+0x73e>
 8008734:	9b04      	ldr	r3, [sp, #16]
 8008736:	1e5e      	subs	r6, r3, #1
 8008738:	9b08      	ldr	r3, [sp, #32]
 800873a:	42b3      	cmp	r3, r6
 800873c:	bfbf      	itttt	lt
 800873e:	9b08      	ldrlt	r3, [sp, #32]
 8008740:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8008742:	9608      	strlt	r6, [sp, #32]
 8008744:	1af3      	sublt	r3, r6, r3
 8008746:	bfb4      	ite	lt
 8008748:	18d2      	addlt	r2, r2, r3
 800874a:	1b9e      	subge	r6, r3, r6
 800874c:	9b04      	ldr	r3, [sp, #16]
 800874e:	bfbc      	itt	lt
 8008750:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8008752:	2600      	movlt	r6, #0
 8008754:	2b00      	cmp	r3, #0
 8008756:	bfb7      	itett	lt
 8008758:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800875c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8008760:	1a9d      	sublt	r5, r3, r2
 8008762:	2300      	movlt	r3, #0
 8008764:	e741      	b.n	80085ea <_dtoa_r+0x742>
 8008766:	9e08      	ldr	r6, [sp, #32]
 8008768:	9d05      	ldr	r5, [sp, #20]
 800876a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800876c:	e748      	b.n	8008600 <_dtoa_r+0x758>
 800876e:	9a08      	ldr	r2, [sp, #32]
 8008770:	e770      	b.n	8008654 <_dtoa_r+0x7ac>
 8008772:	9b07      	ldr	r3, [sp, #28]
 8008774:	2b01      	cmp	r3, #1
 8008776:	dc19      	bgt.n	80087ac <_dtoa_r+0x904>
 8008778:	9b02      	ldr	r3, [sp, #8]
 800877a:	b9bb      	cbnz	r3, 80087ac <_dtoa_r+0x904>
 800877c:	9b03      	ldr	r3, [sp, #12]
 800877e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008782:	b99b      	cbnz	r3, 80087ac <_dtoa_r+0x904>
 8008784:	9b03      	ldr	r3, [sp, #12]
 8008786:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800878a:	0d1b      	lsrs	r3, r3, #20
 800878c:	051b      	lsls	r3, r3, #20
 800878e:	b183      	cbz	r3, 80087b2 <_dtoa_r+0x90a>
 8008790:	9b05      	ldr	r3, [sp, #20]
 8008792:	3301      	adds	r3, #1
 8008794:	9305      	str	r3, [sp, #20]
 8008796:	9b06      	ldr	r3, [sp, #24]
 8008798:	3301      	adds	r3, #1
 800879a:	9306      	str	r3, [sp, #24]
 800879c:	f04f 0801 	mov.w	r8, #1
 80087a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	f47f af6f 	bne.w	8008686 <_dtoa_r+0x7de>
 80087a8:	2001      	movs	r0, #1
 80087aa:	e774      	b.n	8008696 <_dtoa_r+0x7ee>
 80087ac:	f04f 0800 	mov.w	r8, #0
 80087b0:	e7f6      	b.n	80087a0 <_dtoa_r+0x8f8>
 80087b2:	4698      	mov	r8, r3
 80087b4:	e7f4      	b.n	80087a0 <_dtoa_r+0x8f8>
 80087b6:	d082      	beq.n	80086be <_dtoa_r+0x816>
 80087b8:	9a05      	ldr	r2, [sp, #20]
 80087ba:	331c      	adds	r3, #28
 80087bc:	441a      	add	r2, r3
 80087be:	9205      	str	r2, [sp, #20]
 80087c0:	9a06      	ldr	r2, [sp, #24]
 80087c2:	441a      	add	r2, r3
 80087c4:	441d      	add	r5, r3
 80087c6:	9206      	str	r2, [sp, #24]
 80087c8:	e779      	b.n	80086be <_dtoa_r+0x816>
 80087ca:	4603      	mov	r3, r0
 80087cc:	e7f4      	b.n	80087b8 <_dtoa_r+0x910>
 80087ce:	9b04      	ldr	r3, [sp, #16]
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	dc37      	bgt.n	8008844 <_dtoa_r+0x99c>
 80087d4:	9b07      	ldr	r3, [sp, #28]
 80087d6:	2b02      	cmp	r3, #2
 80087d8:	dd34      	ble.n	8008844 <_dtoa_r+0x99c>
 80087da:	9b04      	ldr	r3, [sp, #16]
 80087dc:	9301      	str	r3, [sp, #4]
 80087de:	9b01      	ldr	r3, [sp, #4]
 80087e0:	b963      	cbnz	r3, 80087fc <_dtoa_r+0x954>
 80087e2:	4631      	mov	r1, r6
 80087e4:	2205      	movs	r2, #5
 80087e6:	4620      	mov	r0, r4
 80087e8:	f000 f9fe 	bl	8008be8 <__multadd>
 80087ec:	4601      	mov	r1, r0
 80087ee:	4606      	mov	r6, r0
 80087f0:	4650      	mov	r0, sl
 80087f2:	f000 fc5d 	bl	80090b0 <__mcmp>
 80087f6:	2800      	cmp	r0, #0
 80087f8:	f73f adbb 	bgt.w	8008372 <_dtoa_r+0x4ca>
 80087fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80087fe:	9d00      	ldr	r5, [sp, #0]
 8008800:	ea6f 0b03 	mvn.w	fp, r3
 8008804:	f04f 0800 	mov.w	r8, #0
 8008808:	4631      	mov	r1, r6
 800880a:	4620      	mov	r0, r4
 800880c:	f000 f9ca 	bl	8008ba4 <_Bfree>
 8008810:	2f00      	cmp	r7, #0
 8008812:	f43f aeab 	beq.w	800856c <_dtoa_r+0x6c4>
 8008816:	f1b8 0f00 	cmp.w	r8, #0
 800881a:	d005      	beq.n	8008828 <_dtoa_r+0x980>
 800881c:	45b8      	cmp	r8, r7
 800881e:	d003      	beq.n	8008828 <_dtoa_r+0x980>
 8008820:	4641      	mov	r1, r8
 8008822:	4620      	mov	r0, r4
 8008824:	f000 f9be 	bl	8008ba4 <_Bfree>
 8008828:	4639      	mov	r1, r7
 800882a:	4620      	mov	r0, r4
 800882c:	f000 f9ba 	bl	8008ba4 <_Bfree>
 8008830:	e69c      	b.n	800856c <_dtoa_r+0x6c4>
 8008832:	2600      	movs	r6, #0
 8008834:	4637      	mov	r7, r6
 8008836:	e7e1      	b.n	80087fc <_dtoa_r+0x954>
 8008838:	46bb      	mov	fp, r7
 800883a:	4637      	mov	r7, r6
 800883c:	e599      	b.n	8008372 <_dtoa_r+0x4ca>
 800883e:	bf00      	nop
 8008840:	40240000 	.word	0x40240000
 8008844:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008846:	2b00      	cmp	r3, #0
 8008848:	f000 80c8 	beq.w	80089dc <_dtoa_r+0xb34>
 800884c:	9b04      	ldr	r3, [sp, #16]
 800884e:	9301      	str	r3, [sp, #4]
 8008850:	2d00      	cmp	r5, #0
 8008852:	dd05      	ble.n	8008860 <_dtoa_r+0x9b8>
 8008854:	4639      	mov	r1, r7
 8008856:	462a      	mov	r2, r5
 8008858:	4620      	mov	r0, r4
 800885a:	f000 fbbd 	bl	8008fd8 <__lshift>
 800885e:	4607      	mov	r7, r0
 8008860:	f1b8 0f00 	cmp.w	r8, #0
 8008864:	d05b      	beq.n	800891e <_dtoa_r+0xa76>
 8008866:	6879      	ldr	r1, [r7, #4]
 8008868:	4620      	mov	r0, r4
 800886a:	f000 f95b 	bl	8008b24 <_Balloc>
 800886e:	4605      	mov	r5, r0
 8008870:	b928      	cbnz	r0, 800887e <_dtoa_r+0x9d6>
 8008872:	4b83      	ldr	r3, [pc, #524]	; (8008a80 <_dtoa_r+0xbd8>)
 8008874:	4602      	mov	r2, r0
 8008876:	f240 21ef 	movw	r1, #751	; 0x2ef
 800887a:	f7ff bb2e 	b.w	8007eda <_dtoa_r+0x32>
 800887e:	693a      	ldr	r2, [r7, #16]
 8008880:	3202      	adds	r2, #2
 8008882:	0092      	lsls	r2, r2, #2
 8008884:	f107 010c 	add.w	r1, r7, #12
 8008888:	300c      	adds	r0, #12
 800888a:	f7ff fa6e 	bl	8007d6a <memcpy>
 800888e:	2201      	movs	r2, #1
 8008890:	4629      	mov	r1, r5
 8008892:	4620      	mov	r0, r4
 8008894:	f000 fba0 	bl	8008fd8 <__lshift>
 8008898:	9b00      	ldr	r3, [sp, #0]
 800889a:	3301      	adds	r3, #1
 800889c:	9304      	str	r3, [sp, #16]
 800889e:	e9dd 2300 	ldrd	r2, r3, [sp]
 80088a2:	4413      	add	r3, r2
 80088a4:	9308      	str	r3, [sp, #32]
 80088a6:	9b02      	ldr	r3, [sp, #8]
 80088a8:	f003 0301 	and.w	r3, r3, #1
 80088ac:	46b8      	mov	r8, r7
 80088ae:	9306      	str	r3, [sp, #24]
 80088b0:	4607      	mov	r7, r0
 80088b2:	9b04      	ldr	r3, [sp, #16]
 80088b4:	4631      	mov	r1, r6
 80088b6:	3b01      	subs	r3, #1
 80088b8:	4650      	mov	r0, sl
 80088ba:	9301      	str	r3, [sp, #4]
 80088bc:	f7ff fa6a 	bl	8007d94 <quorem>
 80088c0:	4641      	mov	r1, r8
 80088c2:	9002      	str	r0, [sp, #8]
 80088c4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80088c8:	4650      	mov	r0, sl
 80088ca:	f000 fbf1 	bl	80090b0 <__mcmp>
 80088ce:	463a      	mov	r2, r7
 80088d0:	9005      	str	r0, [sp, #20]
 80088d2:	4631      	mov	r1, r6
 80088d4:	4620      	mov	r0, r4
 80088d6:	f000 fc07 	bl	80090e8 <__mdiff>
 80088da:	68c2      	ldr	r2, [r0, #12]
 80088dc:	4605      	mov	r5, r0
 80088de:	bb02      	cbnz	r2, 8008922 <_dtoa_r+0xa7a>
 80088e0:	4601      	mov	r1, r0
 80088e2:	4650      	mov	r0, sl
 80088e4:	f000 fbe4 	bl	80090b0 <__mcmp>
 80088e8:	4602      	mov	r2, r0
 80088ea:	4629      	mov	r1, r5
 80088ec:	4620      	mov	r0, r4
 80088ee:	9209      	str	r2, [sp, #36]	; 0x24
 80088f0:	f000 f958 	bl	8008ba4 <_Bfree>
 80088f4:	9b07      	ldr	r3, [sp, #28]
 80088f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80088f8:	9d04      	ldr	r5, [sp, #16]
 80088fa:	ea43 0102 	orr.w	r1, r3, r2
 80088fe:	9b06      	ldr	r3, [sp, #24]
 8008900:	4319      	orrs	r1, r3
 8008902:	d110      	bne.n	8008926 <_dtoa_r+0xa7e>
 8008904:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008908:	d029      	beq.n	800895e <_dtoa_r+0xab6>
 800890a:	9b05      	ldr	r3, [sp, #20]
 800890c:	2b00      	cmp	r3, #0
 800890e:	dd02      	ble.n	8008916 <_dtoa_r+0xa6e>
 8008910:	9b02      	ldr	r3, [sp, #8]
 8008912:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8008916:	9b01      	ldr	r3, [sp, #4]
 8008918:	f883 9000 	strb.w	r9, [r3]
 800891c:	e774      	b.n	8008808 <_dtoa_r+0x960>
 800891e:	4638      	mov	r0, r7
 8008920:	e7ba      	b.n	8008898 <_dtoa_r+0x9f0>
 8008922:	2201      	movs	r2, #1
 8008924:	e7e1      	b.n	80088ea <_dtoa_r+0xa42>
 8008926:	9b05      	ldr	r3, [sp, #20]
 8008928:	2b00      	cmp	r3, #0
 800892a:	db04      	blt.n	8008936 <_dtoa_r+0xa8e>
 800892c:	9907      	ldr	r1, [sp, #28]
 800892e:	430b      	orrs	r3, r1
 8008930:	9906      	ldr	r1, [sp, #24]
 8008932:	430b      	orrs	r3, r1
 8008934:	d120      	bne.n	8008978 <_dtoa_r+0xad0>
 8008936:	2a00      	cmp	r2, #0
 8008938:	dded      	ble.n	8008916 <_dtoa_r+0xa6e>
 800893a:	4651      	mov	r1, sl
 800893c:	2201      	movs	r2, #1
 800893e:	4620      	mov	r0, r4
 8008940:	f000 fb4a 	bl	8008fd8 <__lshift>
 8008944:	4631      	mov	r1, r6
 8008946:	4682      	mov	sl, r0
 8008948:	f000 fbb2 	bl	80090b0 <__mcmp>
 800894c:	2800      	cmp	r0, #0
 800894e:	dc03      	bgt.n	8008958 <_dtoa_r+0xab0>
 8008950:	d1e1      	bne.n	8008916 <_dtoa_r+0xa6e>
 8008952:	f019 0f01 	tst.w	r9, #1
 8008956:	d0de      	beq.n	8008916 <_dtoa_r+0xa6e>
 8008958:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800895c:	d1d8      	bne.n	8008910 <_dtoa_r+0xa68>
 800895e:	9a01      	ldr	r2, [sp, #4]
 8008960:	2339      	movs	r3, #57	; 0x39
 8008962:	7013      	strb	r3, [r2, #0]
 8008964:	462b      	mov	r3, r5
 8008966:	461d      	mov	r5, r3
 8008968:	3b01      	subs	r3, #1
 800896a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800896e:	2a39      	cmp	r2, #57	; 0x39
 8008970:	d06c      	beq.n	8008a4c <_dtoa_r+0xba4>
 8008972:	3201      	adds	r2, #1
 8008974:	701a      	strb	r2, [r3, #0]
 8008976:	e747      	b.n	8008808 <_dtoa_r+0x960>
 8008978:	2a00      	cmp	r2, #0
 800897a:	dd07      	ble.n	800898c <_dtoa_r+0xae4>
 800897c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008980:	d0ed      	beq.n	800895e <_dtoa_r+0xab6>
 8008982:	9a01      	ldr	r2, [sp, #4]
 8008984:	f109 0301 	add.w	r3, r9, #1
 8008988:	7013      	strb	r3, [r2, #0]
 800898a:	e73d      	b.n	8008808 <_dtoa_r+0x960>
 800898c:	9b04      	ldr	r3, [sp, #16]
 800898e:	9a08      	ldr	r2, [sp, #32]
 8008990:	f803 9c01 	strb.w	r9, [r3, #-1]
 8008994:	4293      	cmp	r3, r2
 8008996:	d043      	beq.n	8008a20 <_dtoa_r+0xb78>
 8008998:	4651      	mov	r1, sl
 800899a:	2300      	movs	r3, #0
 800899c:	220a      	movs	r2, #10
 800899e:	4620      	mov	r0, r4
 80089a0:	f000 f922 	bl	8008be8 <__multadd>
 80089a4:	45b8      	cmp	r8, r7
 80089a6:	4682      	mov	sl, r0
 80089a8:	f04f 0300 	mov.w	r3, #0
 80089ac:	f04f 020a 	mov.w	r2, #10
 80089b0:	4641      	mov	r1, r8
 80089b2:	4620      	mov	r0, r4
 80089b4:	d107      	bne.n	80089c6 <_dtoa_r+0xb1e>
 80089b6:	f000 f917 	bl	8008be8 <__multadd>
 80089ba:	4680      	mov	r8, r0
 80089bc:	4607      	mov	r7, r0
 80089be:	9b04      	ldr	r3, [sp, #16]
 80089c0:	3301      	adds	r3, #1
 80089c2:	9304      	str	r3, [sp, #16]
 80089c4:	e775      	b.n	80088b2 <_dtoa_r+0xa0a>
 80089c6:	f000 f90f 	bl	8008be8 <__multadd>
 80089ca:	4639      	mov	r1, r7
 80089cc:	4680      	mov	r8, r0
 80089ce:	2300      	movs	r3, #0
 80089d0:	220a      	movs	r2, #10
 80089d2:	4620      	mov	r0, r4
 80089d4:	f000 f908 	bl	8008be8 <__multadd>
 80089d8:	4607      	mov	r7, r0
 80089da:	e7f0      	b.n	80089be <_dtoa_r+0xb16>
 80089dc:	9b04      	ldr	r3, [sp, #16]
 80089de:	9301      	str	r3, [sp, #4]
 80089e0:	9d00      	ldr	r5, [sp, #0]
 80089e2:	4631      	mov	r1, r6
 80089e4:	4650      	mov	r0, sl
 80089e6:	f7ff f9d5 	bl	8007d94 <quorem>
 80089ea:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80089ee:	9b00      	ldr	r3, [sp, #0]
 80089f0:	f805 9b01 	strb.w	r9, [r5], #1
 80089f4:	1aea      	subs	r2, r5, r3
 80089f6:	9b01      	ldr	r3, [sp, #4]
 80089f8:	4293      	cmp	r3, r2
 80089fa:	dd07      	ble.n	8008a0c <_dtoa_r+0xb64>
 80089fc:	4651      	mov	r1, sl
 80089fe:	2300      	movs	r3, #0
 8008a00:	220a      	movs	r2, #10
 8008a02:	4620      	mov	r0, r4
 8008a04:	f000 f8f0 	bl	8008be8 <__multadd>
 8008a08:	4682      	mov	sl, r0
 8008a0a:	e7ea      	b.n	80089e2 <_dtoa_r+0xb3a>
 8008a0c:	9b01      	ldr	r3, [sp, #4]
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	bfc8      	it	gt
 8008a12:	461d      	movgt	r5, r3
 8008a14:	9b00      	ldr	r3, [sp, #0]
 8008a16:	bfd8      	it	le
 8008a18:	2501      	movle	r5, #1
 8008a1a:	441d      	add	r5, r3
 8008a1c:	f04f 0800 	mov.w	r8, #0
 8008a20:	4651      	mov	r1, sl
 8008a22:	2201      	movs	r2, #1
 8008a24:	4620      	mov	r0, r4
 8008a26:	f000 fad7 	bl	8008fd8 <__lshift>
 8008a2a:	4631      	mov	r1, r6
 8008a2c:	4682      	mov	sl, r0
 8008a2e:	f000 fb3f 	bl	80090b0 <__mcmp>
 8008a32:	2800      	cmp	r0, #0
 8008a34:	dc96      	bgt.n	8008964 <_dtoa_r+0xabc>
 8008a36:	d102      	bne.n	8008a3e <_dtoa_r+0xb96>
 8008a38:	f019 0f01 	tst.w	r9, #1
 8008a3c:	d192      	bne.n	8008964 <_dtoa_r+0xabc>
 8008a3e:	462b      	mov	r3, r5
 8008a40:	461d      	mov	r5, r3
 8008a42:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008a46:	2a30      	cmp	r2, #48	; 0x30
 8008a48:	d0fa      	beq.n	8008a40 <_dtoa_r+0xb98>
 8008a4a:	e6dd      	b.n	8008808 <_dtoa_r+0x960>
 8008a4c:	9a00      	ldr	r2, [sp, #0]
 8008a4e:	429a      	cmp	r2, r3
 8008a50:	d189      	bne.n	8008966 <_dtoa_r+0xabe>
 8008a52:	f10b 0b01 	add.w	fp, fp, #1
 8008a56:	2331      	movs	r3, #49	; 0x31
 8008a58:	e796      	b.n	8008988 <_dtoa_r+0xae0>
 8008a5a:	4b0a      	ldr	r3, [pc, #40]	; (8008a84 <_dtoa_r+0xbdc>)
 8008a5c:	f7ff ba99 	b.w	8007f92 <_dtoa_r+0xea>
 8008a60:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	f47f aa6d 	bne.w	8007f42 <_dtoa_r+0x9a>
 8008a68:	4b07      	ldr	r3, [pc, #28]	; (8008a88 <_dtoa_r+0xbe0>)
 8008a6a:	f7ff ba92 	b.w	8007f92 <_dtoa_r+0xea>
 8008a6e:	9b01      	ldr	r3, [sp, #4]
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	dcb5      	bgt.n	80089e0 <_dtoa_r+0xb38>
 8008a74:	9b07      	ldr	r3, [sp, #28]
 8008a76:	2b02      	cmp	r3, #2
 8008a78:	f73f aeb1 	bgt.w	80087de <_dtoa_r+0x936>
 8008a7c:	e7b0      	b.n	80089e0 <_dtoa_r+0xb38>
 8008a7e:	bf00      	nop
 8008a80:	0800b565 	.word	0x0800b565
 8008a84:	0800b4c0 	.word	0x0800b4c0
 8008a88:	0800b4e9 	.word	0x0800b4e9

08008a8c <_free_r>:
 8008a8c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008a8e:	2900      	cmp	r1, #0
 8008a90:	d044      	beq.n	8008b1c <_free_r+0x90>
 8008a92:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008a96:	9001      	str	r0, [sp, #4]
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	f1a1 0404 	sub.w	r4, r1, #4
 8008a9e:	bfb8      	it	lt
 8008aa0:	18e4      	addlt	r4, r4, r3
 8008aa2:	f7fe f919 	bl	8006cd8 <__malloc_lock>
 8008aa6:	4a1e      	ldr	r2, [pc, #120]	; (8008b20 <_free_r+0x94>)
 8008aa8:	9801      	ldr	r0, [sp, #4]
 8008aaa:	6813      	ldr	r3, [r2, #0]
 8008aac:	b933      	cbnz	r3, 8008abc <_free_r+0x30>
 8008aae:	6063      	str	r3, [r4, #4]
 8008ab0:	6014      	str	r4, [r2, #0]
 8008ab2:	b003      	add	sp, #12
 8008ab4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008ab8:	f7fe b914 	b.w	8006ce4 <__malloc_unlock>
 8008abc:	42a3      	cmp	r3, r4
 8008abe:	d908      	bls.n	8008ad2 <_free_r+0x46>
 8008ac0:	6825      	ldr	r5, [r4, #0]
 8008ac2:	1961      	adds	r1, r4, r5
 8008ac4:	428b      	cmp	r3, r1
 8008ac6:	bf01      	itttt	eq
 8008ac8:	6819      	ldreq	r1, [r3, #0]
 8008aca:	685b      	ldreq	r3, [r3, #4]
 8008acc:	1949      	addeq	r1, r1, r5
 8008ace:	6021      	streq	r1, [r4, #0]
 8008ad0:	e7ed      	b.n	8008aae <_free_r+0x22>
 8008ad2:	461a      	mov	r2, r3
 8008ad4:	685b      	ldr	r3, [r3, #4]
 8008ad6:	b10b      	cbz	r3, 8008adc <_free_r+0x50>
 8008ad8:	42a3      	cmp	r3, r4
 8008ada:	d9fa      	bls.n	8008ad2 <_free_r+0x46>
 8008adc:	6811      	ldr	r1, [r2, #0]
 8008ade:	1855      	adds	r5, r2, r1
 8008ae0:	42a5      	cmp	r5, r4
 8008ae2:	d10b      	bne.n	8008afc <_free_r+0x70>
 8008ae4:	6824      	ldr	r4, [r4, #0]
 8008ae6:	4421      	add	r1, r4
 8008ae8:	1854      	adds	r4, r2, r1
 8008aea:	42a3      	cmp	r3, r4
 8008aec:	6011      	str	r1, [r2, #0]
 8008aee:	d1e0      	bne.n	8008ab2 <_free_r+0x26>
 8008af0:	681c      	ldr	r4, [r3, #0]
 8008af2:	685b      	ldr	r3, [r3, #4]
 8008af4:	6053      	str	r3, [r2, #4]
 8008af6:	440c      	add	r4, r1
 8008af8:	6014      	str	r4, [r2, #0]
 8008afa:	e7da      	b.n	8008ab2 <_free_r+0x26>
 8008afc:	d902      	bls.n	8008b04 <_free_r+0x78>
 8008afe:	230c      	movs	r3, #12
 8008b00:	6003      	str	r3, [r0, #0]
 8008b02:	e7d6      	b.n	8008ab2 <_free_r+0x26>
 8008b04:	6825      	ldr	r5, [r4, #0]
 8008b06:	1961      	adds	r1, r4, r5
 8008b08:	428b      	cmp	r3, r1
 8008b0a:	bf04      	itt	eq
 8008b0c:	6819      	ldreq	r1, [r3, #0]
 8008b0e:	685b      	ldreq	r3, [r3, #4]
 8008b10:	6063      	str	r3, [r4, #4]
 8008b12:	bf04      	itt	eq
 8008b14:	1949      	addeq	r1, r1, r5
 8008b16:	6021      	streq	r1, [r4, #0]
 8008b18:	6054      	str	r4, [r2, #4]
 8008b1a:	e7ca      	b.n	8008ab2 <_free_r+0x26>
 8008b1c:	b003      	add	sp, #12
 8008b1e:	bd30      	pop	{r4, r5, pc}
 8008b20:	200005f4 	.word	0x200005f4

08008b24 <_Balloc>:
 8008b24:	b570      	push	{r4, r5, r6, lr}
 8008b26:	69c6      	ldr	r6, [r0, #28]
 8008b28:	4604      	mov	r4, r0
 8008b2a:	460d      	mov	r5, r1
 8008b2c:	b976      	cbnz	r6, 8008b4c <_Balloc+0x28>
 8008b2e:	2010      	movs	r0, #16
 8008b30:	f7fe f822 	bl	8006b78 <malloc>
 8008b34:	4602      	mov	r2, r0
 8008b36:	61e0      	str	r0, [r4, #28]
 8008b38:	b920      	cbnz	r0, 8008b44 <_Balloc+0x20>
 8008b3a:	4b18      	ldr	r3, [pc, #96]	; (8008b9c <_Balloc+0x78>)
 8008b3c:	4818      	ldr	r0, [pc, #96]	; (8008ba0 <_Balloc+0x7c>)
 8008b3e:	216b      	movs	r1, #107	; 0x6b
 8008b40:	f001 ff4a 	bl	800a9d8 <__assert_func>
 8008b44:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008b48:	6006      	str	r6, [r0, #0]
 8008b4a:	60c6      	str	r6, [r0, #12]
 8008b4c:	69e6      	ldr	r6, [r4, #28]
 8008b4e:	68f3      	ldr	r3, [r6, #12]
 8008b50:	b183      	cbz	r3, 8008b74 <_Balloc+0x50>
 8008b52:	69e3      	ldr	r3, [r4, #28]
 8008b54:	68db      	ldr	r3, [r3, #12]
 8008b56:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008b5a:	b9b8      	cbnz	r0, 8008b8c <_Balloc+0x68>
 8008b5c:	2101      	movs	r1, #1
 8008b5e:	fa01 f605 	lsl.w	r6, r1, r5
 8008b62:	1d72      	adds	r2, r6, #5
 8008b64:	0092      	lsls	r2, r2, #2
 8008b66:	4620      	mov	r0, r4
 8008b68:	f001 ff54 	bl	800aa14 <_calloc_r>
 8008b6c:	b160      	cbz	r0, 8008b88 <_Balloc+0x64>
 8008b6e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008b72:	e00e      	b.n	8008b92 <_Balloc+0x6e>
 8008b74:	2221      	movs	r2, #33	; 0x21
 8008b76:	2104      	movs	r1, #4
 8008b78:	4620      	mov	r0, r4
 8008b7a:	f001 ff4b 	bl	800aa14 <_calloc_r>
 8008b7e:	69e3      	ldr	r3, [r4, #28]
 8008b80:	60f0      	str	r0, [r6, #12]
 8008b82:	68db      	ldr	r3, [r3, #12]
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d1e4      	bne.n	8008b52 <_Balloc+0x2e>
 8008b88:	2000      	movs	r0, #0
 8008b8a:	bd70      	pop	{r4, r5, r6, pc}
 8008b8c:	6802      	ldr	r2, [r0, #0]
 8008b8e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008b92:	2300      	movs	r3, #0
 8008b94:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008b98:	e7f7      	b.n	8008b8a <_Balloc+0x66>
 8008b9a:	bf00      	nop
 8008b9c:	0800b4f6 	.word	0x0800b4f6
 8008ba0:	0800b576 	.word	0x0800b576

08008ba4 <_Bfree>:
 8008ba4:	b570      	push	{r4, r5, r6, lr}
 8008ba6:	69c6      	ldr	r6, [r0, #28]
 8008ba8:	4605      	mov	r5, r0
 8008baa:	460c      	mov	r4, r1
 8008bac:	b976      	cbnz	r6, 8008bcc <_Bfree+0x28>
 8008bae:	2010      	movs	r0, #16
 8008bb0:	f7fd ffe2 	bl	8006b78 <malloc>
 8008bb4:	4602      	mov	r2, r0
 8008bb6:	61e8      	str	r0, [r5, #28]
 8008bb8:	b920      	cbnz	r0, 8008bc4 <_Bfree+0x20>
 8008bba:	4b09      	ldr	r3, [pc, #36]	; (8008be0 <_Bfree+0x3c>)
 8008bbc:	4809      	ldr	r0, [pc, #36]	; (8008be4 <_Bfree+0x40>)
 8008bbe:	218f      	movs	r1, #143	; 0x8f
 8008bc0:	f001 ff0a 	bl	800a9d8 <__assert_func>
 8008bc4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008bc8:	6006      	str	r6, [r0, #0]
 8008bca:	60c6      	str	r6, [r0, #12]
 8008bcc:	b13c      	cbz	r4, 8008bde <_Bfree+0x3a>
 8008bce:	69eb      	ldr	r3, [r5, #28]
 8008bd0:	6862      	ldr	r2, [r4, #4]
 8008bd2:	68db      	ldr	r3, [r3, #12]
 8008bd4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008bd8:	6021      	str	r1, [r4, #0]
 8008bda:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008bde:	bd70      	pop	{r4, r5, r6, pc}
 8008be0:	0800b4f6 	.word	0x0800b4f6
 8008be4:	0800b576 	.word	0x0800b576

08008be8 <__multadd>:
 8008be8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bec:	690d      	ldr	r5, [r1, #16]
 8008bee:	4607      	mov	r7, r0
 8008bf0:	460c      	mov	r4, r1
 8008bf2:	461e      	mov	r6, r3
 8008bf4:	f101 0c14 	add.w	ip, r1, #20
 8008bf8:	2000      	movs	r0, #0
 8008bfa:	f8dc 3000 	ldr.w	r3, [ip]
 8008bfe:	b299      	uxth	r1, r3
 8008c00:	fb02 6101 	mla	r1, r2, r1, r6
 8008c04:	0c1e      	lsrs	r6, r3, #16
 8008c06:	0c0b      	lsrs	r3, r1, #16
 8008c08:	fb02 3306 	mla	r3, r2, r6, r3
 8008c0c:	b289      	uxth	r1, r1
 8008c0e:	3001      	adds	r0, #1
 8008c10:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008c14:	4285      	cmp	r5, r0
 8008c16:	f84c 1b04 	str.w	r1, [ip], #4
 8008c1a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008c1e:	dcec      	bgt.n	8008bfa <__multadd+0x12>
 8008c20:	b30e      	cbz	r6, 8008c66 <__multadd+0x7e>
 8008c22:	68a3      	ldr	r3, [r4, #8]
 8008c24:	42ab      	cmp	r3, r5
 8008c26:	dc19      	bgt.n	8008c5c <__multadd+0x74>
 8008c28:	6861      	ldr	r1, [r4, #4]
 8008c2a:	4638      	mov	r0, r7
 8008c2c:	3101      	adds	r1, #1
 8008c2e:	f7ff ff79 	bl	8008b24 <_Balloc>
 8008c32:	4680      	mov	r8, r0
 8008c34:	b928      	cbnz	r0, 8008c42 <__multadd+0x5a>
 8008c36:	4602      	mov	r2, r0
 8008c38:	4b0c      	ldr	r3, [pc, #48]	; (8008c6c <__multadd+0x84>)
 8008c3a:	480d      	ldr	r0, [pc, #52]	; (8008c70 <__multadd+0x88>)
 8008c3c:	21ba      	movs	r1, #186	; 0xba
 8008c3e:	f001 fecb 	bl	800a9d8 <__assert_func>
 8008c42:	6922      	ldr	r2, [r4, #16]
 8008c44:	3202      	adds	r2, #2
 8008c46:	f104 010c 	add.w	r1, r4, #12
 8008c4a:	0092      	lsls	r2, r2, #2
 8008c4c:	300c      	adds	r0, #12
 8008c4e:	f7ff f88c 	bl	8007d6a <memcpy>
 8008c52:	4621      	mov	r1, r4
 8008c54:	4638      	mov	r0, r7
 8008c56:	f7ff ffa5 	bl	8008ba4 <_Bfree>
 8008c5a:	4644      	mov	r4, r8
 8008c5c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008c60:	3501      	adds	r5, #1
 8008c62:	615e      	str	r6, [r3, #20]
 8008c64:	6125      	str	r5, [r4, #16]
 8008c66:	4620      	mov	r0, r4
 8008c68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c6c:	0800b565 	.word	0x0800b565
 8008c70:	0800b576 	.word	0x0800b576

08008c74 <__s2b>:
 8008c74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008c78:	460c      	mov	r4, r1
 8008c7a:	4615      	mov	r5, r2
 8008c7c:	461f      	mov	r7, r3
 8008c7e:	2209      	movs	r2, #9
 8008c80:	3308      	adds	r3, #8
 8008c82:	4606      	mov	r6, r0
 8008c84:	fb93 f3f2 	sdiv	r3, r3, r2
 8008c88:	2100      	movs	r1, #0
 8008c8a:	2201      	movs	r2, #1
 8008c8c:	429a      	cmp	r2, r3
 8008c8e:	db09      	blt.n	8008ca4 <__s2b+0x30>
 8008c90:	4630      	mov	r0, r6
 8008c92:	f7ff ff47 	bl	8008b24 <_Balloc>
 8008c96:	b940      	cbnz	r0, 8008caa <__s2b+0x36>
 8008c98:	4602      	mov	r2, r0
 8008c9a:	4b19      	ldr	r3, [pc, #100]	; (8008d00 <__s2b+0x8c>)
 8008c9c:	4819      	ldr	r0, [pc, #100]	; (8008d04 <__s2b+0x90>)
 8008c9e:	21d3      	movs	r1, #211	; 0xd3
 8008ca0:	f001 fe9a 	bl	800a9d8 <__assert_func>
 8008ca4:	0052      	lsls	r2, r2, #1
 8008ca6:	3101      	adds	r1, #1
 8008ca8:	e7f0      	b.n	8008c8c <__s2b+0x18>
 8008caa:	9b08      	ldr	r3, [sp, #32]
 8008cac:	6143      	str	r3, [r0, #20]
 8008cae:	2d09      	cmp	r5, #9
 8008cb0:	f04f 0301 	mov.w	r3, #1
 8008cb4:	6103      	str	r3, [r0, #16]
 8008cb6:	dd16      	ble.n	8008ce6 <__s2b+0x72>
 8008cb8:	f104 0909 	add.w	r9, r4, #9
 8008cbc:	46c8      	mov	r8, r9
 8008cbe:	442c      	add	r4, r5
 8008cc0:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008cc4:	4601      	mov	r1, r0
 8008cc6:	3b30      	subs	r3, #48	; 0x30
 8008cc8:	220a      	movs	r2, #10
 8008cca:	4630      	mov	r0, r6
 8008ccc:	f7ff ff8c 	bl	8008be8 <__multadd>
 8008cd0:	45a0      	cmp	r8, r4
 8008cd2:	d1f5      	bne.n	8008cc0 <__s2b+0x4c>
 8008cd4:	f1a5 0408 	sub.w	r4, r5, #8
 8008cd8:	444c      	add	r4, r9
 8008cda:	1b2d      	subs	r5, r5, r4
 8008cdc:	1963      	adds	r3, r4, r5
 8008cde:	42bb      	cmp	r3, r7
 8008ce0:	db04      	blt.n	8008cec <__s2b+0x78>
 8008ce2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ce6:	340a      	adds	r4, #10
 8008ce8:	2509      	movs	r5, #9
 8008cea:	e7f6      	b.n	8008cda <__s2b+0x66>
 8008cec:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008cf0:	4601      	mov	r1, r0
 8008cf2:	3b30      	subs	r3, #48	; 0x30
 8008cf4:	220a      	movs	r2, #10
 8008cf6:	4630      	mov	r0, r6
 8008cf8:	f7ff ff76 	bl	8008be8 <__multadd>
 8008cfc:	e7ee      	b.n	8008cdc <__s2b+0x68>
 8008cfe:	bf00      	nop
 8008d00:	0800b565 	.word	0x0800b565
 8008d04:	0800b576 	.word	0x0800b576

08008d08 <__hi0bits>:
 8008d08:	0c03      	lsrs	r3, r0, #16
 8008d0a:	041b      	lsls	r3, r3, #16
 8008d0c:	b9d3      	cbnz	r3, 8008d44 <__hi0bits+0x3c>
 8008d0e:	0400      	lsls	r0, r0, #16
 8008d10:	2310      	movs	r3, #16
 8008d12:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008d16:	bf04      	itt	eq
 8008d18:	0200      	lsleq	r0, r0, #8
 8008d1a:	3308      	addeq	r3, #8
 8008d1c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008d20:	bf04      	itt	eq
 8008d22:	0100      	lsleq	r0, r0, #4
 8008d24:	3304      	addeq	r3, #4
 8008d26:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008d2a:	bf04      	itt	eq
 8008d2c:	0080      	lsleq	r0, r0, #2
 8008d2e:	3302      	addeq	r3, #2
 8008d30:	2800      	cmp	r0, #0
 8008d32:	db05      	blt.n	8008d40 <__hi0bits+0x38>
 8008d34:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008d38:	f103 0301 	add.w	r3, r3, #1
 8008d3c:	bf08      	it	eq
 8008d3e:	2320      	moveq	r3, #32
 8008d40:	4618      	mov	r0, r3
 8008d42:	4770      	bx	lr
 8008d44:	2300      	movs	r3, #0
 8008d46:	e7e4      	b.n	8008d12 <__hi0bits+0xa>

08008d48 <__lo0bits>:
 8008d48:	6803      	ldr	r3, [r0, #0]
 8008d4a:	f013 0207 	ands.w	r2, r3, #7
 8008d4e:	d00c      	beq.n	8008d6a <__lo0bits+0x22>
 8008d50:	07d9      	lsls	r1, r3, #31
 8008d52:	d422      	bmi.n	8008d9a <__lo0bits+0x52>
 8008d54:	079a      	lsls	r2, r3, #30
 8008d56:	bf49      	itett	mi
 8008d58:	085b      	lsrmi	r3, r3, #1
 8008d5a:	089b      	lsrpl	r3, r3, #2
 8008d5c:	6003      	strmi	r3, [r0, #0]
 8008d5e:	2201      	movmi	r2, #1
 8008d60:	bf5c      	itt	pl
 8008d62:	6003      	strpl	r3, [r0, #0]
 8008d64:	2202      	movpl	r2, #2
 8008d66:	4610      	mov	r0, r2
 8008d68:	4770      	bx	lr
 8008d6a:	b299      	uxth	r1, r3
 8008d6c:	b909      	cbnz	r1, 8008d72 <__lo0bits+0x2a>
 8008d6e:	0c1b      	lsrs	r3, r3, #16
 8008d70:	2210      	movs	r2, #16
 8008d72:	b2d9      	uxtb	r1, r3
 8008d74:	b909      	cbnz	r1, 8008d7a <__lo0bits+0x32>
 8008d76:	3208      	adds	r2, #8
 8008d78:	0a1b      	lsrs	r3, r3, #8
 8008d7a:	0719      	lsls	r1, r3, #28
 8008d7c:	bf04      	itt	eq
 8008d7e:	091b      	lsreq	r3, r3, #4
 8008d80:	3204      	addeq	r2, #4
 8008d82:	0799      	lsls	r1, r3, #30
 8008d84:	bf04      	itt	eq
 8008d86:	089b      	lsreq	r3, r3, #2
 8008d88:	3202      	addeq	r2, #2
 8008d8a:	07d9      	lsls	r1, r3, #31
 8008d8c:	d403      	bmi.n	8008d96 <__lo0bits+0x4e>
 8008d8e:	085b      	lsrs	r3, r3, #1
 8008d90:	f102 0201 	add.w	r2, r2, #1
 8008d94:	d003      	beq.n	8008d9e <__lo0bits+0x56>
 8008d96:	6003      	str	r3, [r0, #0]
 8008d98:	e7e5      	b.n	8008d66 <__lo0bits+0x1e>
 8008d9a:	2200      	movs	r2, #0
 8008d9c:	e7e3      	b.n	8008d66 <__lo0bits+0x1e>
 8008d9e:	2220      	movs	r2, #32
 8008da0:	e7e1      	b.n	8008d66 <__lo0bits+0x1e>
	...

08008da4 <__i2b>:
 8008da4:	b510      	push	{r4, lr}
 8008da6:	460c      	mov	r4, r1
 8008da8:	2101      	movs	r1, #1
 8008daa:	f7ff febb 	bl	8008b24 <_Balloc>
 8008dae:	4602      	mov	r2, r0
 8008db0:	b928      	cbnz	r0, 8008dbe <__i2b+0x1a>
 8008db2:	4b05      	ldr	r3, [pc, #20]	; (8008dc8 <__i2b+0x24>)
 8008db4:	4805      	ldr	r0, [pc, #20]	; (8008dcc <__i2b+0x28>)
 8008db6:	f240 1145 	movw	r1, #325	; 0x145
 8008dba:	f001 fe0d 	bl	800a9d8 <__assert_func>
 8008dbe:	2301      	movs	r3, #1
 8008dc0:	6144      	str	r4, [r0, #20]
 8008dc2:	6103      	str	r3, [r0, #16]
 8008dc4:	bd10      	pop	{r4, pc}
 8008dc6:	bf00      	nop
 8008dc8:	0800b565 	.word	0x0800b565
 8008dcc:	0800b576 	.word	0x0800b576

08008dd0 <__multiply>:
 8008dd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dd4:	4691      	mov	r9, r2
 8008dd6:	690a      	ldr	r2, [r1, #16]
 8008dd8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008ddc:	429a      	cmp	r2, r3
 8008dde:	bfb8      	it	lt
 8008de0:	460b      	movlt	r3, r1
 8008de2:	460c      	mov	r4, r1
 8008de4:	bfbc      	itt	lt
 8008de6:	464c      	movlt	r4, r9
 8008de8:	4699      	movlt	r9, r3
 8008dea:	6927      	ldr	r7, [r4, #16]
 8008dec:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008df0:	68a3      	ldr	r3, [r4, #8]
 8008df2:	6861      	ldr	r1, [r4, #4]
 8008df4:	eb07 060a 	add.w	r6, r7, sl
 8008df8:	42b3      	cmp	r3, r6
 8008dfa:	b085      	sub	sp, #20
 8008dfc:	bfb8      	it	lt
 8008dfe:	3101      	addlt	r1, #1
 8008e00:	f7ff fe90 	bl	8008b24 <_Balloc>
 8008e04:	b930      	cbnz	r0, 8008e14 <__multiply+0x44>
 8008e06:	4602      	mov	r2, r0
 8008e08:	4b44      	ldr	r3, [pc, #272]	; (8008f1c <__multiply+0x14c>)
 8008e0a:	4845      	ldr	r0, [pc, #276]	; (8008f20 <__multiply+0x150>)
 8008e0c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8008e10:	f001 fde2 	bl	800a9d8 <__assert_func>
 8008e14:	f100 0514 	add.w	r5, r0, #20
 8008e18:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008e1c:	462b      	mov	r3, r5
 8008e1e:	2200      	movs	r2, #0
 8008e20:	4543      	cmp	r3, r8
 8008e22:	d321      	bcc.n	8008e68 <__multiply+0x98>
 8008e24:	f104 0314 	add.w	r3, r4, #20
 8008e28:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008e2c:	f109 0314 	add.w	r3, r9, #20
 8008e30:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008e34:	9202      	str	r2, [sp, #8]
 8008e36:	1b3a      	subs	r2, r7, r4
 8008e38:	3a15      	subs	r2, #21
 8008e3a:	f022 0203 	bic.w	r2, r2, #3
 8008e3e:	3204      	adds	r2, #4
 8008e40:	f104 0115 	add.w	r1, r4, #21
 8008e44:	428f      	cmp	r7, r1
 8008e46:	bf38      	it	cc
 8008e48:	2204      	movcc	r2, #4
 8008e4a:	9201      	str	r2, [sp, #4]
 8008e4c:	9a02      	ldr	r2, [sp, #8]
 8008e4e:	9303      	str	r3, [sp, #12]
 8008e50:	429a      	cmp	r2, r3
 8008e52:	d80c      	bhi.n	8008e6e <__multiply+0x9e>
 8008e54:	2e00      	cmp	r6, #0
 8008e56:	dd03      	ble.n	8008e60 <__multiply+0x90>
 8008e58:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d05b      	beq.n	8008f18 <__multiply+0x148>
 8008e60:	6106      	str	r6, [r0, #16]
 8008e62:	b005      	add	sp, #20
 8008e64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e68:	f843 2b04 	str.w	r2, [r3], #4
 8008e6c:	e7d8      	b.n	8008e20 <__multiply+0x50>
 8008e6e:	f8b3 a000 	ldrh.w	sl, [r3]
 8008e72:	f1ba 0f00 	cmp.w	sl, #0
 8008e76:	d024      	beq.n	8008ec2 <__multiply+0xf2>
 8008e78:	f104 0e14 	add.w	lr, r4, #20
 8008e7c:	46a9      	mov	r9, r5
 8008e7e:	f04f 0c00 	mov.w	ip, #0
 8008e82:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008e86:	f8d9 1000 	ldr.w	r1, [r9]
 8008e8a:	fa1f fb82 	uxth.w	fp, r2
 8008e8e:	b289      	uxth	r1, r1
 8008e90:	fb0a 110b 	mla	r1, sl, fp, r1
 8008e94:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008e98:	f8d9 2000 	ldr.w	r2, [r9]
 8008e9c:	4461      	add	r1, ip
 8008e9e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008ea2:	fb0a c20b 	mla	r2, sl, fp, ip
 8008ea6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008eaa:	b289      	uxth	r1, r1
 8008eac:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008eb0:	4577      	cmp	r7, lr
 8008eb2:	f849 1b04 	str.w	r1, [r9], #4
 8008eb6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008eba:	d8e2      	bhi.n	8008e82 <__multiply+0xb2>
 8008ebc:	9a01      	ldr	r2, [sp, #4]
 8008ebe:	f845 c002 	str.w	ip, [r5, r2]
 8008ec2:	9a03      	ldr	r2, [sp, #12]
 8008ec4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008ec8:	3304      	adds	r3, #4
 8008eca:	f1b9 0f00 	cmp.w	r9, #0
 8008ece:	d021      	beq.n	8008f14 <__multiply+0x144>
 8008ed0:	6829      	ldr	r1, [r5, #0]
 8008ed2:	f104 0c14 	add.w	ip, r4, #20
 8008ed6:	46ae      	mov	lr, r5
 8008ed8:	f04f 0a00 	mov.w	sl, #0
 8008edc:	f8bc b000 	ldrh.w	fp, [ip]
 8008ee0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008ee4:	fb09 220b 	mla	r2, r9, fp, r2
 8008ee8:	4452      	add	r2, sl
 8008eea:	b289      	uxth	r1, r1
 8008eec:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008ef0:	f84e 1b04 	str.w	r1, [lr], #4
 8008ef4:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008ef8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008efc:	f8be 1000 	ldrh.w	r1, [lr]
 8008f00:	fb09 110a 	mla	r1, r9, sl, r1
 8008f04:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8008f08:	4567      	cmp	r7, ip
 8008f0a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008f0e:	d8e5      	bhi.n	8008edc <__multiply+0x10c>
 8008f10:	9a01      	ldr	r2, [sp, #4]
 8008f12:	50a9      	str	r1, [r5, r2]
 8008f14:	3504      	adds	r5, #4
 8008f16:	e799      	b.n	8008e4c <__multiply+0x7c>
 8008f18:	3e01      	subs	r6, #1
 8008f1a:	e79b      	b.n	8008e54 <__multiply+0x84>
 8008f1c:	0800b565 	.word	0x0800b565
 8008f20:	0800b576 	.word	0x0800b576

08008f24 <__pow5mult>:
 8008f24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f28:	4615      	mov	r5, r2
 8008f2a:	f012 0203 	ands.w	r2, r2, #3
 8008f2e:	4606      	mov	r6, r0
 8008f30:	460f      	mov	r7, r1
 8008f32:	d007      	beq.n	8008f44 <__pow5mult+0x20>
 8008f34:	4c25      	ldr	r4, [pc, #148]	; (8008fcc <__pow5mult+0xa8>)
 8008f36:	3a01      	subs	r2, #1
 8008f38:	2300      	movs	r3, #0
 8008f3a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008f3e:	f7ff fe53 	bl	8008be8 <__multadd>
 8008f42:	4607      	mov	r7, r0
 8008f44:	10ad      	asrs	r5, r5, #2
 8008f46:	d03d      	beq.n	8008fc4 <__pow5mult+0xa0>
 8008f48:	69f4      	ldr	r4, [r6, #28]
 8008f4a:	b97c      	cbnz	r4, 8008f6c <__pow5mult+0x48>
 8008f4c:	2010      	movs	r0, #16
 8008f4e:	f7fd fe13 	bl	8006b78 <malloc>
 8008f52:	4602      	mov	r2, r0
 8008f54:	61f0      	str	r0, [r6, #28]
 8008f56:	b928      	cbnz	r0, 8008f64 <__pow5mult+0x40>
 8008f58:	4b1d      	ldr	r3, [pc, #116]	; (8008fd0 <__pow5mult+0xac>)
 8008f5a:	481e      	ldr	r0, [pc, #120]	; (8008fd4 <__pow5mult+0xb0>)
 8008f5c:	f240 11b3 	movw	r1, #435	; 0x1b3
 8008f60:	f001 fd3a 	bl	800a9d8 <__assert_func>
 8008f64:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008f68:	6004      	str	r4, [r0, #0]
 8008f6a:	60c4      	str	r4, [r0, #12]
 8008f6c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8008f70:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008f74:	b94c      	cbnz	r4, 8008f8a <__pow5mult+0x66>
 8008f76:	f240 2171 	movw	r1, #625	; 0x271
 8008f7a:	4630      	mov	r0, r6
 8008f7c:	f7ff ff12 	bl	8008da4 <__i2b>
 8008f80:	2300      	movs	r3, #0
 8008f82:	f8c8 0008 	str.w	r0, [r8, #8]
 8008f86:	4604      	mov	r4, r0
 8008f88:	6003      	str	r3, [r0, #0]
 8008f8a:	f04f 0900 	mov.w	r9, #0
 8008f8e:	07eb      	lsls	r3, r5, #31
 8008f90:	d50a      	bpl.n	8008fa8 <__pow5mult+0x84>
 8008f92:	4639      	mov	r1, r7
 8008f94:	4622      	mov	r2, r4
 8008f96:	4630      	mov	r0, r6
 8008f98:	f7ff ff1a 	bl	8008dd0 <__multiply>
 8008f9c:	4639      	mov	r1, r7
 8008f9e:	4680      	mov	r8, r0
 8008fa0:	4630      	mov	r0, r6
 8008fa2:	f7ff fdff 	bl	8008ba4 <_Bfree>
 8008fa6:	4647      	mov	r7, r8
 8008fa8:	106d      	asrs	r5, r5, #1
 8008faa:	d00b      	beq.n	8008fc4 <__pow5mult+0xa0>
 8008fac:	6820      	ldr	r0, [r4, #0]
 8008fae:	b938      	cbnz	r0, 8008fc0 <__pow5mult+0x9c>
 8008fb0:	4622      	mov	r2, r4
 8008fb2:	4621      	mov	r1, r4
 8008fb4:	4630      	mov	r0, r6
 8008fb6:	f7ff ff0b 	bl	8008dd0 <__multiply>
 8008fba:	6020      	str	r0, [r4, #0]
 8008fbc:	f8c0 9000 	str.w	r9, [r0]
 8008fc0:	4604      	mov	r4, r0
 8008fc2:	e7e4      	b.n	8008f8e <__pow5mult+0x6a>
 8008fc4:	4638      	mov	r0, r7
 8008fc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008fca:	bf00      	nop
 8008fcc:	0800b6c0 	.word	0x0800b6c0
 8008fd0:	0800b4f6 	.word	0x0800b4f6
 8008fd4:	0800b576 	.word	0x0800b576

08008fd8 <__lshift>:
 8008fd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008fdc:	460c      	mov	r4, r1
 8008fde:	6849      	ldr	r1, [r1, #4]
 8008fe0:	6923      	ldr	r3, [r4, #16]
 8008fe2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008fe6:	68a3      	ldr	r3, [r4, #8]
 8008fe8:	4607      	mov	r7, r0
 8008fea:	4691      	mov	r9, r2
 8008fec:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008ff0:	f108 0601 	add.w	r6, r8, #1
 8008ff4:	42b3      	cmp	r3, r6
 8008ff6:	db0b      	blt.n	8009010 <__lshift+0x38>
 8008ff8:	4638      	mov	r0, r7
 8008ffa:	f7ff fd93 	bl	8008b24 <_Balloc>
 8008ffe:	4605      	mov	r5, r0
 8009000:	b948      	cbnz	r0, 8009016 <__lshift+0x3e>
 8009002:	4602      	mov	r2, r0
 8009004:	4b28      	ldr	r3, [pc, #160]	; (80090a8 <__lshift+0xd0>)
 8009006:	4829      	ldr	r0, [pc, #164]	; (80090ac <__lshift+0xd4>)
 8009008:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800900c:	f001 fce4 	bl	800a9d8 <__assert_func>
 8009010:	3101      	adds	r1, #1
 8009012:	005b      	lsls	r3, r3, #1
 8009014:	e7ee      	b.n	8008ff4 <__lshift+0x1c>
 8009016:	2300      	movs	r3, #0
 8009018:	f100 0114 	add.w	r1, r0, #20
 800901c:	f100 0210 	add.w	r2, r0, #16
 8009020:	4618      	mov	r0, r3
 8009022:	4553      	cmp	r3, sl
 8009024:	db33      	blt.n	800908e <__lshift+0xb6>
 8009026:	6920      	ldr	r0, [r4, #16]
 8009028:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800902c:	f104 0314 	add.w	r3, r4, #20
 8009030:	f019 091f 	ands.w	r9, r9, #31
 8009034:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009038:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800903c:	d02b      	beq.n	8009096 <__lshift+0xbe>
 800903e:	f1c9 0e20 	rsb	lr, r9, #32
 8009042:	468a      	mov	sl, r1
 8009044:	2200      	movs	r2, #0
 8009046:	6818      	ldr	r0, [r3, #0]
 8009048:	fa00 f009 	lsl.w	r0, r0, r9
 800904c:	4310      	orrs	r0, r2
 800904e:	f84a 0b04 	str.w	r0, [sl], #4
 8009052:	f853 2b04 	ldr.w	r2, [r3], #4
 8009056:	459c      	cmp	ip, r3
 8009058:	fa22 f20e 	lsr.w	r2, r2, lr
 800905c:	d8f3      	bhi.n	8009046 <__lshift+0x6e>
 800905e:	ebac 0304 	sub.w	r3, ip, r4
 8009062:	3b15      	subs	r3, #21
 8009064:	f023 0303 	bic.w	r3, r3, #3
 8009068:	3304      	adds	r3, #4
 800906a:	f104 0015 	add.w	r0, r4, #21
 800906e:	4584      	cmp	ip, r0
 8009070:	bf38      	it	cc
 8009072:	2304      	movcc	r3, #4
 8009074:	50ca      	str	r2, [r1, r3]
 8009076:	b10a      	cbz	r2, 800907c <__lshift+0xa4>
 8009078:	f108 0602 	add.w	r6, r8, #2
 800907c:	3e01      	subs	r6, #1
 800907e:	4638      	mov	r0, r7
 8009080:	612e      	str	r6, [r5, #16]
 8009082:	4621      	mov	r1, r4
 8009084:	f7ff fd8e 	bl	8008ba4 <_Bfree>
 8009088:	4628      	mov	r0, r5
 800908a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800908e:	f842 0f04 	str.w	r0, [r2, #4]!
 8009092:	3301      	adds	r3, #1
 8009094:	e7c5      	b.n	8009022 <__lshift+0x4a>
 8009096:	3904      	subs	r1, #4
 8009098:	f853 2b04 	ldr.w	r2, [r3], #4
 800909c:	f841 2f04 	str.w	r2, [r1, #4]!
 80090a0:	459c      	cmp	ip, r3
 80090a2:	d8f9      	bhi.n	8009098 <__lshift+0xc0>
 80090a4:	e7ea      	b.n	800907c <__lshift+0xa4>
 80090a6:	bf00      	nop
 80090a8:	0800b565 	.word	0x0800b565
 80090ac:	0800b576 	.word	0x0800b576

080090b0 <__mcmp>:
 80090b0:	b530      	push	{r4, r5, lr}
 80090b2:	6902      	ldr	r2, [r0, #16]
 80090b4:	690c      	ldr	r4, [r1, #16]
 80090b6:	1b12      	subs	r2, r2, r4
 80090b8:	d10e      	bne.n	80090d8 <__mcmp+0x28>
 80090ba:	f100 0314 	add.w	r3, r0, #20
 80090be:	3114      	adds	r1, #20
 80090c0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80090c4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80090c8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80090cc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80090d0:	42a5      	cmp	r5, r4
 80090d2:	d003      	beq.n	80090dc <__mcmp+0x2c>
 80090d4:	d305      	bcc.n	80090e2 <__mcmp+0x32>
 80090d6:	2201      	movs	r2, #1
 80090d8:	4610      	mov	r0, r2
 80090da:	bd30      	pop	{r4, r5, pc}
 80090dc:	4283      	cmp	r3, r0
 80090de:	d3f3      	bcc.n	80090c8 <__mcmp+0x18>
 80090e0:	e7fa      	b.n	80090d8 <__mcmp+0x28>
 80090e2:	f04f 32ff 	mov.w	r2, #4294967295
 80090e6:	e7f7      	b.n	80090d8 <__mcmp+0x28>

080090e8 <__mdiff>:
 80090e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090ec:	460c      	mov	r4, r1
 80090ee:	4606      	mov	r6, r0
 80090f0:	4611      	mov	r1, r2
 80090f2:	4620      	mov	r0, r4
 80090f4:	4690      	mov	r8, r2
 80090f6:	f7ff ffdb 	bl	80090b0 <__mcmp>
 80090fa:	1e05      	subs	r5, r0, #0
 80090fc:	d110      	bne.n	8009120 <__mdiff+0x38>
 80090fe:	4629      	mov	r1, r5
 8009100:	4630      	mov	r0, r6
 8009102:	f7ff fd0f 	bl	8008b24 <_Balloc>
 8009106:	b930      	cbnz	r0, 8009116 <__mdiff+0x2e>
 8009108:	4b3a      	ldr	r3, [pc, #232]	; (80091f4 <__mdiff+0x10c>)
 800910a:	4602      	mov	r2, r0
 800910c:	f240 2137 	movw	r1, #567	; 0x237
 8009110:	4839      	ldr	r0, [pc, #228]	; (80091f8 <__mdiff+0x110>)
 8009112:	f001 fc61 	bl	800a9d8 <__assert_func>
 8009116:	2301      	movs	r3, #1
 8009118:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800911c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009120:	bfa4      	itt	ge
 8009122:	4643      	movge	r3, r8
 8009124:	46a0      	movge	r8, r4
 8009126:	4630      	mov	r0, r6
 8009128:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800912c:	bfa6      	itte	ge
 800912e:	461c      	movge	r4, r3
 8009130:	2500      	movge	r5, #0
 8009132:	2501      	movlt	r5, #1
 8009134:	f7ff fcf6 	bl	8008b24 <_Balloc>
 8009138:	b920      	cbnz	r0, 8009144 <__mdiff+0x5c>
 800913a:	4b2e      	ldr	r3, [pc, #184]	; (80091f4 <__mdiff+0x10c>)
 800913c:	4602      	mov	r2, r0
 800913e:	f240 2145 	movw	r1, #581	; 0x245
 8009142:	e7e5      	b.n	8009110 <__mdiff+0x28>
 8009144:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009148:	6926      	ldr	r6, [r4, #16]
 800914a:	60c5      	str	r5, [r0, #12]
 800914c:	f104 0914 	add.w	r9, r4, #20
 8009150:	f108 0514 	add.w	r5, r8, #20
 8009154:	f100 0e14 	add.w	lr, r0, #20
 8009158:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800915c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009160:	f108 0210 	add.w	r2, r8, #16
 8009164:	46f2      	mov	sl, lr
 8009166:	2100      	movs	r1, #0
 8009168:	f859 3b04 	ldr.w	r3, [r9], #4
 800916c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009170:	fa11 f88b 	uxtah	r8, r1, fp
 8009174:	b299      	uxth	r1, r3
 8009176:	0c1b      	lsrs	r3, r3, #16
 8009178:	eba8 0801 	sub.w	r8, r8, r1
 800917c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009180:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009184:	fa1f f888 	uxth.w	r8, r8
 8009188:	1419      	asrs	r1, r3, #16
 800918a:	454e      	cmp	r6, r9
 800918c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009190:	f84a 3b04 	str.w	r3, [sl], #4
 8009194:	d8e8      	bhi.n	8009168 <__mdiff+0x80>
 8009196:	1b33      	subs	r3, r6, r4
 8009198:	3b15      	subs	r3, #21
 800919a:	f023 0303 	bic.w	r3, r3, #3
 800919e:	3304      	adds	r3, #4
 80091a0:	3415      	adds	r4, #21
 80091a2:	42a6      	cmp	r6, r4
 80091a4:	bf38      	it	cc
 80091a6:	2304      	movcc	r3, #4
 80091a8:	441d      	add	r5, r3
 80091aa:	4473      	add	r3, lr
 80091ac:	469e      	mov	lr, r3
 80091ae:	462e      	mov	r6, r5
 80091b0:	4566      	cmp	r6, ip
 80091b2:	d30e      	bcc.n	80091d2 <__mdiff+0xea>
 80091b4:	f10c 0203 	add.w	r2, ip, #3
 80091b8:	1b52      	subs	r2, r2, r5
 80091ba:	f022 0203 	bic.w	r2, r2, #3
 80091be:	3d03      	subs	r5, #3
 80091c0:	45ac      	cmp	ip, r5
 80091c2:	bf38      	it	cc
 80091c4:	2200      	movcc	r2, #0
 80091c6:	4413      	add	r3, r2
 80091c8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80091cc:	b17a      	cbz	r2, 80091ee <__mdiff+0x106>
 80091ce:	6107      	str	r7, [r0, #16]
 80091d0:	e7a4      	b.n	800911c <__mdiff+0x34>
 80091d2:	f856 8b04 	ldr.w	r8, [r6], #4
 80091d6:	fa11 f288 	uxtah	r2, r1, r8
 80091da:	1414      	asrs	r4, r2, #16
 80091dc:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80091e0:	b292      	uxth	r2, r2
 80091e2:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80091e6:	f84e 2b04 	str.w	r2, [lr], #4
 80091ea:	1421      	asrs	r1, r4, #16
 80091ec:	e7e0      	b.n	80091b0 <__mdiff+0xc8>
 80091ee:	3f01      	subs	r7, #1
 80091f0:	e7ea      	b.n	80091c8 <__mdiff+0xe0>
 80091f2:	bf00      	nop
 80091f4:	0800b565 	.word	0x0800b565
 80091f8:	0800b576 	.word	0x0800b576

080091fc <__ulp>:
 80091fc:	b082      	sub	sp, #8
 80091fe:	ed8d 0b00 	vstr	d0, [sp]
 8009202:	9a01      	ldr	r2, [sp, #4]
 8009204:	4b0f      	ldr	r3, [pc, #60]	; (8009244 <__ulp+0x48>)
 8009206:	4013      	ands	r3, r2
 8009208:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800920c:	2b00      	cmp	r3, #0
 800920e:	dc08      	bgt.n	8009222 <__ulp+0x26>
 8009210:	425b      	negs	r3, r3
 8009212:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8009216:	ea4f 5223 	mov.w	r2, r3, asr #20
 800921a:	da04      	bge.n	8009226 <__ulp+0x2a>
 800921c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8009220:	4113      	asrs	r3, r2
 8009222:	2200      	movs	r2, #0
 8009224:	e008      	b.n	8009238 <__ulp+0x3c>
 8009226:	f1a2 0314 	sub.w	r3, r2, #20
 800922a:	2b1e      	cmp	r3, #30
 800922c:	bfda      	itte	le
 800922e:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8009232:	40da      	lsrle	r2, r3
 8009234:	2201      	movgt	r2, #1
 8009236:	2300      	movs	r3, #0
 8009238:	4619      	mov	r1, r3
 800923a:	4610      	mov	r0, r2
 800923c:	ec41 0b10 	vmov	d0, r0, r1
 8009240:	b002      	add	sp, #8
 8009242:	4770      	bx	lr
 8009244:	7ff00000 	.word	0x7ff00000

08009248 <__b2d>:
 8009248:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800924c:	6906      	ldr	r6, [r0, #16]
 800924e:	f100 0814 	add.w	r8, r0, #20
 8009252:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8009256:	1f37      	subs	r7, r6, #4
 8009258:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800925c:	4610      	mov	r0, r2
 800925e:	f7ff fd53 	bl	8008d08 <__hi0bits>
 8009262:	f1c0 0320 	rsb	r3, r0, #32
 8009266:	280a      	cmp	r0, #10
 8009268:	600b      	str	r3, [r1, #0]
 800926a:	491b      	ldr	r1, [pc, #108]	; (80092d8 <__b2d+0x90>)
 800926c:	dc15      	bgt.n	800929a <__b2d+0x52>
 800926e:	f1c0 0c0b 	rsb	ip, r0, #11
 8009272:	fa22 f30c 	lsr.w	r3, r2, ip
 8009276:	45b8      	cmp	r8, r7
 8009278:	ea43 0501 	orr.w	r5, r3, r1
 800927c:	bf34      	ite	cc
 800927e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009282:	2300      	movcs	r3, #0
 8009284:	3015      	adds	r0, #21
 8009286:	fa02 f000 	lsl.w	r0, r2, r0
 800928a:	fa23 f30c 	lsr.w	r3, r3, ip
 800928e:	4303      	orrs	r3, r0
 8009290:	461c      	mov	r4, r3
 8009292:	ec45 4b10 	vmov	d0, r4, r5
 8009296:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800929a:	45b8      	cmp	r8, r7
 800929c:	bf3a      	itte	cc
 800929e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80092a2:	f1a6 0708 	subcc.w	r7, r6, #8
 80092a6:	2300      	movcs	r3, #0
 80092a8:	380b      	subs	r0, #11
 80092aa:	d012      	beq.n	80092d2 <__b2d+0x8a>
 80092ac:	f1c0 0120 	rsb	r1, r0, #32
 80092b0:	fa23 f401 	lsr.w	r4, r3, r1
 80092b4:	4082      	lsls	r2, r0
 80092b6:	4322      	orrs	r2, r4
 80092b8:	4547      	cmp	r7, r8
 80092ba:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 80092be:	bf8c      	ite	hi
 80092c0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80092c4:	2200      	movls	r2, #0
 80092c6:	4083      	lsls	r3, r0
 80092c8:	40ca      	lsrs	r2, r1
 80092ca:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80092ce:	4313      	orrs	r3, r2
 80092d0:	e7de      	b.n	8009290 <__b2d+0x48>
 80092d2:	ea42 0501 	orr.w	r5, r2, r1
 80092d6:	e7db      	b.n	8009290 <__b2d+0x48>
 80092d8:	3ff00000 	.word	0x3ff00000

080092dc <__d2b>:
 80092dc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80092e0:	460f      	mov	r7, r1
 80092e2:	2101      	movs	r1, #1
 80092e4:	ec59 8b10 	vmov	r8, r9, d0
 80092e8:	4616      	mov	r6, r2
 80092ea:	f7ff fc1b 	bl	8008b24 <_Balloc>
 80092ee:	4604      	mov	r4, r0
 80092f0:	b930      	cbnz	r0, 8009300 <__d2b+0x24>
 80092f2:	4602      	mov	r2, r0
 80092f4:	4b24      	ldr	r3, [pc, #144]	; (8009388 <__d2b+0xac>)
 80092f6:	4825      	ldr	r0, [pc, #148]	; (800938c <__d2b+0xb0>)
 80092f8:	f240 310f 	movw	r1, #783	; 0x30f
 80092fc:	f001 fb6c 	bl	800a9d8 <__assert_func>
 8009300:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009304:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009308:	bb2d      	cbnz	r5, 8009356 <__d2b+0x7a>
 800930a:	9301      	str	r3, [sp, #4]
 800930c:	f1b8 0300 	subs.w	r3, r8, #0
 8009310:	d026      	beq.n	8009360 <__d2b+0x84>
 8009312:	4668      	mov	r0, sp
 8009314:	9300      	str	r3, [sp, #0]
 8009316:	f7ff fd17 	bl	8008d48 <__lo0bits>
 800931a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800931e:	b1e8      	cbz	r0, 800935c <__d2b+0x80>
 8009320:	f1c0 0320 	rsb	r3, r0, #32
 8009324:	fa02 f303 	lsl.w	r3, r2, r3
 8009328:	430b      	orrs	r3, r1
 800932a:	40c2      	lsrs	r2, r0
 800932c:	6163      	str	r3, [r4, #20]
 800932e:	9201      	str	r2, [sp, #4]
 8009330:	9b01      	ldr	r3, [sp, #4]
 8009332:	61a3      	str	r3, [r4, #24]
 8009334:	2b00      	cmp	r3, #0
 8009336:	bf14      	ite	ne
 8009338:	2202      	movne	r2, #2
 800933a:	2201      	moveq	r2, #1
 800933c:	6122      	str	r2, [r4, #16]
 800933e:	b1bd      	cbz	r5, 8009370 <__d2b+0x94>
 8009340:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009344:	4405      	add	r5, r0
 8009346:	603d      	str	r5, [r7, #0]
 8009348:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800934c:	6030      	str	r0, [r6, #0]
 800934e:	4620      	mov	r0, r4
 8009350:	b003      	add	sp, #12
 8009352:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009356:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800935a:	e7d6      	b.n	800930a <__d2b+0x2e>
 800935c:	6161      	str	r1, [r4, #20]
 800935e:	e7e7      	b.n	8009330 <__d2b+0x54>
 8009360:	a801      	add	r0, sp, #4
 8009362:	f7ff fcf1 	bl	8008d48 <__lo0bits>
 8009366:	9b01      	ldr	r3, [sp, #4]
 8009368:	6163      	str	r3, [r4, #20]
 800936a:	3020      	adds	r0, #32
 800936c:	2201      	movs	r2, #1
 800936e:	e7e5      	b.n	800933c <__d2b+0x60>
 8009370:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009374:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009378:	6038      	str	r0, [r7, #0]
 800937a:	6918      	ldr	r0, [r3, #16]
 800937c:	f7ff fcc4 	bl	8008d08 <__hi0bits>
 8009380:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009384:	e7e2      	b.n	800934c <__d2b+0x70>
 8009386:	bf00      	nop
 8009388:	0800b565 	.word	0x0800b565
 800938c:	0800b576 	.word	0x0800b576

08009390 <__ratio>:
 8009390:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009394:	4688      	mov	r8, r1
 8009396:	4669      	mov	r1, sp
 8009398:	4681      	mov	r9, r0
 800939a:	f7ff ff55 	bl	8009248 <__b2d>
 800939e:	a901      	add	r1, sp, #4
 80093a0:	4640      	mov	r0, r8
 80093a2:	ec55 4b10 	vmov	r4, r5, d0
 80093a6:	f7ff ff4f 	bl	8009248 <__b2d>
 80093aa:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80093ae:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80093b2:	eba3 0c02 	sub.w	ip, r3, r2
 80093b6:	e9dd 3200 	ldrd	r3, r2, [sp]
 80093ba:	1a9b      	subs	r3, r3, r2
 80093bc:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80093c0:	ec51 0b10 	vmov	r0, r1, d0
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	bfd6      	itet	le
 80093c8:	460a      	movle	r2, r1
 80093ca:	462a      	movgt	r2, r5
 80093cc:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80093d0:	468b      	mov	fp, r1
 80093d2:	462f      	mov	r7, r5
 80093d4:	bfd4      	ite	le
 80093d6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80093da:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80093de:	4620      	mov	r0, r4
 80093e0:	ee10 2a10 	vmov	r2, s0
 80093e4:	465b      	mov	r3, fp
 80093e6:	4639      	mov	r1, r7
 80093e8:	f7f7 fa30 	bl	800084c <__aeabi_ddiv>
 80093ec:	ec41 0b10 	vmov	d0, r0, r1
 80093f0:	b003      	add	sp, #12
 80093f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080093f6 <__copybits>:
 80093f6:	3901      	subs	r1, #1
 80093f8:	b570      	push	{r4, r5, r6, lr}
 80093fa:	1149      	asrs	r1, r1, #5
 80093fc:	6914      	ldr	r4, [r2, #16]
 80093fe:	3101      	adds	r1, #1
 8009400:	f102 0314 	add.w	r3, r2, #20
 8009404:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009408:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800940c:	1f05      	subs	r5, r0, #4
 800940e:	42a3      	cmp	r3, r4
 8009410:	d30c      	bcc.n	800942c <__copybits+0x36>
 8009412:	1aa3      	subs	r3, r4, r2
 8009414:	3b11      	subs	r3, #17
 8009416:	f023 0303 	bic.w	r3, r3, #3
 800941a:	3211      	adds	r2, #17
 800941c:	42a2      	cmp	r2, r4
 800941e:	bf88      	it	hi
 8009420:	2300      	movhi	r3, #0
 8009422:	4418      	add	r0, r3
 8009424:	2300      	movs	r3, #0
 8009426:	4288      	cmp	r0, r1
 8009428:	d305      	bcc.n	8009436 <__copybits+0x40>
 800942a:	bd70      	pop	{r4, r5, r6, pc}
 800942c:	f853 6b04 	ldr.w	r6, [r3], #4
 8009430:	f845 6f04 	str.w	r6, [r5, #4]!
 8009434:	e7eb      	b.n	800940e <__copybits+0x18>
 8009436:	f840 3b04 	str.w	r3, [r0], #4
 800943a:	e7f4      	b.n	8009426 <__copybits+0x30>

0800943c <__any_on>:
 800943c:	f100 0214 	add.w	r2, r0, #20
 8009440:	6900      	ldr	r0, [r0, #16]
 8009442:	114b      	asrs	r3, r1, #5
 8009444:	4298      	cmp	r0, r3
 8009446:	b510      	push	{r4, lr}
 8009448:	db11      	blt.n	800946e <__any_on+0x32>
 800944a:	dd0a      	ble.n	8009462 <__any_on+0x26>
 800944c:	f011 011f 	ands.w	r1, r1, #31
 8009450:	d007      	beq.n	8009462 <__any_on+0x26>
 8009452:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009456:	fa24 f001 	lsr.w	r0, r4, r1
 800945a:	fa00 f101 	lsl.w	r1, r0, r1
 800945e:	428c      	cmp	r4, r1
 8009460:	d10b      	bne.n	800947a <__any_on+0x3e>
 8009462:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009466:	4293      	cmp	r3, r2
 8009468:	d803      	bhi.n	8009472 <__any_on+0x36>
 800946a:	2000      	movs	r0, #0
 800946c:	bd10      	pop	{r4, pc}
 800946e:	4603      	mov	r3, r0
 8009470:	e7f7      	b.n	8009462 <__any_on+0x26>
 8009472:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009476:	2900      	cmp	r1, #0
 8009478:	d0f5      	beq.n	8009466 <__any_on+0x2a>
 800947a:	2001      	movs	r0, #1
 800947c:	e7f6      	b.n	800946c <__any_on+0x30>

0800947e <sulp>:
 800947e:	b570      	push	{r4, r5, r6, lr}
 8009480:	4604      	mov	r4, r0
 8009482:	460d      	mov	r5, r1
 8009484:	ec45 4b10 	vmov	d0, r4, r5
 8009488:	4616      	mov	r6, r2
 800948a:	f7ff feb7 	bl	80091fc <__ulp>
 800948e:	ec51 0b10 	vmov	r0, r1, d0
 8009492:	b17e      	cbz	r6, 80094b4 <sulp+0x36>
 8009494:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009498:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800949c:	2b00      	cmp	r3, #0
 800949e:	dd09      	ble.n	80094b4 <sulp+0x36>
 80094a0:	051b      	lsls	r3, r3, #20
 80094a2:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80094a6:	2400      	movs	r4, #0
 80094a8:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80094ac:	4622      	mov	r2, r4
 80094ae:	462b      	mov	r3, r5
 80094b0:	f7f7 f8a2 	bl	80005f8 <__aeabi_dmul>
 80094b4:	bd70      	pop	{r4, r5, r6, pc}
	...

080094b8 <_strtod_l>:
 80094b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094bc:	ed2d 8b02 	vpush	{d8}
 80094c0:	b09b      	sub	sp, #108	; 0x6c
 80094c2:	4604      	mov	r4, r0
 80094c4:	9213      	str	r2, [sp, #76]	; 0x4c
 80094c6:	2200      	movs	r2, #0
 80094c8:	9216      	str	r2, [sp, #88]	; 0x58
 80094ca:	460d      	mov	r5, r1
 80094cc:	f04f 0800 	mov.w	r8, #0
 80094d0:	f04f 0900 	mov.w	r9, #0
 80094d4:	460a      	mov	r2, r1
 80094d6:	9215      	str	r2, [sp, #84]	; 0x54
 80094d8:	7811      	ldrb	r1, [r2, #0]
 80094da:	292b      	cmp	r1, #43	; 0x2b
 80094dc:	d04c      	beq.n	8009578 <_strtod_l+0xc0>
 80094de:	d83a      	bhi.n	8009556 <_strtod_l+0x9e>
 80094e0:	290d      	cmp	r1, #13
 80094e2:	d834      	bhi.n	800954e <_strtod_l+0x96>
 80094e4:	2908      	cmp	r1, #8
 80094e6:	d834      	bhi.n	8009552 <_strtod_l+0x9a>
 80094e8:	2900      	cmp	r1, #0
 80094ea:	d03d      	beq.n	8009568 <_strtod_l+0xb0>
 80094ec:	2200      	movs	r2, #0
 80094ee:	920a      	str	r2, [sp, #40]	; 0x28
 80094f0:	9e15      	ldr	r6, [sp, #84]	; 0x54
 80094f2:	7832      	ldrb	r2, [r6, #0]
 80094f4:	2a30      	cmp	r2, #48	; 0x30
 80094f6:	f040 80b4 	bne.w	8009662 <_strtod_l+0x1aa>
 80094fa:	7872      	ldrb	r2, [r6, #1]
 80094fc:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8009500:	2a58      	cmp	r2, #88	; 0x58
 8009502:	d170      	bne.n	80095e6 <_strtod_l+0x12e>
 8009504:	9302      	str	r3, [sp, #8]
 8009506:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009508:	9301      	str	r3, [sp, #4]
 800950a:	ab16      	add	r3, sp, #88	; 0x58
 800950c:	9300      	str	r3, [sp, #0]
 800950e:	4a8e      	ldr	r2, [pc, #568]	; (8009748 <_strtod_l+0x290>)
 8009510:	ab17      	add	r3, sp, #92	; 0x5c
 8009512:	a915      	add	r1, sp, #84	; 0x54
 8009514:	4620      	mov	r0, r4
 8009516:	f001 fafb 	bl	800ab10 <__gethex>
 800951a:	f010 070f 	ands.w	r7, r0, #15
 800951e:	4605      	mov	r5, r0
 8009520:	d005      	beq.n	800952e <_strtod_l+0x76>
 8009522:	2f06      	cmp	r7, #6
 8009524:	d12a      	bne.n	800957c <_strtod_l+0xc4>
 8009526:	3601      	adds	r6, #1
 8009528:	2300      	movs	r3, #0
 800952a:	9615      	str	r6, [sp, #84]	; 0x54
 800952c:	930a      	str	r3, [sp, #40]	; 0x28
 800952e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009530:	2b00      	cmp	r3, #0
 8009532:	f040 857f 	bne.w	800a034 <_strtod_l+0xb7c>
 8009536:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009538:	b1db      	cbz	r3, 8009572 <_strtod_l+0xba>
 800953a:	4642      	mov	r2, r8
 800953c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8009540:	ec43 2b10 	vmov	d0, r2, r3
 8009544:	b01b      	add	sp, #108	; 0x6c
 8009546:	ecbd 8b02 	vpop	{d8}
 800954a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800954e:	2920      	cmp	r1, #32
 8009550:	d1cc      	bne.n	80094ec <_strtod_l+0x34>
 8009552:	3201      	adds	r2, #1
 8009554:	e7bf      	b.n	80094d6 <_strtod_l+0x1e>
 8009556:	292d      	cmp	r1, #45	; 0x2d
 8009558:	d1c8      	bne.n	80094ec <_strtod_l+0x34>
 800955a:	2101      	movs	r1, #1
 800955c:	910a      	str	r1, [sp, #40]	; 0x28
 800955e:	1c51      	adds	r1, r2, #1
 8009560:	9115      	str	r1, [sp, #84]	; 0x54
 8009562:	7852      	ldrb	r2, [r2, #1]
 8009564:	2a00      	cmp	r2, #0
 8009566:	d1c3      	bne.n	80094f0 <_strtod_l+0x38>
 8009568:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800956a:	9515      	str	r5, [sp, #84]	; 0x54
 800956c:	2b00      	cmp	r3, #0
 800956e:	f040 855f 	bne.w	800a030 <_strtod_l+0xb78>
 8009572:	4642      	mov	r2, r8
 8009574:	464b      	mov	r3, r9
 8009576:	e7e3      	b.n	8009540 <_strtod_l+0x88>
 8009578:	2100      	movs	r1, #0
 800957a:	e7ef      	b.n	800955c <_strtod_l+0xa4>
 800957c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800957e:	b13a      	cbz	r2, 8009590 <_strtod_l+0xd8>
 8009580:	2135      	movs	r1, #53	; 0x35
 8009582:	a818      	add	r0, sp, #96	; 0x60
 8009584:	f7ff ff37 	bl	80093f6 <__copybits>
 8009588:	9916      	ldr	r1, [sp, #88]	; 0x58
 800958a:	4620      	mov	r0, r4
 800958c:	f7ff fb0a 	bl	8008ba4 <_Bfree>
 8009590:	3f01      	subs	r7, #1
 8009592:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009594:	2f04      	cmp	r7, #4
 8009596:	d806      	bhi.n	80095a6 <_strtod_l+0xee>
 8009598:	e8df f007 	tbb	[pc, r7]
 800959c:	201d0314 	.word	0x201d0314
 80095a0:	14          	.byte	0x14
 80095a1:	00          	.byte	0x00
 80095a2:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 80095a6:	05e9      	lsls	r1, r5, #23
 80095a8:	bf48      	it	mi
 80095aa:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 80095ae:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80095b2:	0d1b      	lsrs	r3, r3, #20
 80095b4:	051b      	lsls	r3, r3, #20
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d1b9      	bne.n	800952e <_strtod_l+0x76>
 80095ba:	f7fe fba9 	bl	8007d10 <__errno>
 80095be:	2322      	movs	r3, #34	; 0x22
 80095c0:	6003      	str	r3, [r0, #0]
 80095c2:	e7b4      	b.n	800952e <_strtod_l+0x76>
 80095c4:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 80095c8:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80095cc:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80095d0:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 80095d4:	e7e7      	b.n	80095a6 <_strtod_l+0xee>
 80095d6:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8009750 <_strtod_l+0x298>
 80095da:	e7e4      	b.n	80095a6 <_strtod_l+0xee>
 80095dc:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80095e0:	f04f 38ff 	mov.w	r8, #4294967295
 80095e4:	e7df      	b.n	80095a6 <_strtod_l+0xee>
 80095e6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80095e8:	1c5a      	adds	r2, r3, #1
 80095ea:	9215      	str	r2, [sp, #84]	; 0x54
 80095ec:	785b      	ldrb	r3, [r3, #1]
 80095ee:	2b30      	cmp	r3, #48	; 0x30
 80095f0:	d0f9      	beq.n	80095e6 <_strtod_l+0x12e>
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d09b      	beq.n	800952e <_strtod_l+0x76>
 80095f6:	2301      	movs	r3, #1
 80095f8:	f04f 0a00 	mov.w	sl, #0
 80095fc:	9304      	str	r3, [sp, #16]
 80095fe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009600:	930b      	str	r3, [sp, #44]	; 0x2c
 8009602:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8009606:	46d3      	mov	fp, sl
 8009608:	220a      	movs	r2, #10
 800960a:	9815      	ldr	r0, [sp, #84]	; 0x54
 800960c:	7806      	ldrb	r6, [r0, #0]
 800960e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8009612:	b2d9      	uxtb	r1, r3
 8009614:	2909      	cmp	r1, #9
 8009616:	d926      	bls.n	8009666 <_strtod_l+0x1ae>
 8009618:	494c      	ldr	r1, [pc, #304]	; (800974c <_strtod_l+0x294>)
 800961a:	2201      	movs	r2, #1
 800961c:	f001 f9c0 	bl	800a9a0 <strncmp>
 8009620:	2800      	cmp	r0, #0
 8009622:	d030      	beq.n	8009686 <_strtod_l+0x1ce>
 8009624:	2000      	movs	r0, #0
 8009626:	4632      	mov	r2, r6
 8009628:	9005      	str	r0, [sp, #20]
 800962a:	465e      	mov	r6, fp
 800962c:	4603      	mov	r3, r0
 800962e:	2a65      	cmp	r2, #101	; 0x65
 8009630:	d001      	beq.n	8009636 <_strtod_l+0x17e>
 8009632:	2a45      	cmp	r2, #69	; 0x45
 8009634:	d113      	bne.n	800965e <_strtod_l+0x1a6>
 8009636:	b91e      	cbnz	r6, 8009640 <_strtod_l+0x188>
 8009638:	9a04      	ldr	r2, [sp, #16]
 800963a:	4302      	orrs	r2, r0
 800963c:	d094      	beq.n	8009568 <_strtod_l+0xb0>
 800963e:	2600      	movs	r6, #0
 8009640:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8009642:	1c6a      	adds	r2, r5, #1
 8009644:	9215      	str	r2, [sp, #84]	; 0x54
 8009646:	786a      	ldrb	r2, [r5, #1]
 8009648:	2a2b      	cmp	r2, #43	; 0x2b
 800964a:	d074      	beq.n	8009736 <_strtod_l+0x27e>
 800964c:	2a2d      	cmp	r2, #45	; 0x2d
 800964e:	d078      	beq.n	8009742 <_strtod_l+0x28a>
 8009650:	f04f 0c00 	mov.w	ip, #0
 8009654:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8009658:	2909      	cmp	r1, #9
 800965a:	d97f      	bls.n	800975c <_strtod_l+0x2a4>
 800965c:	9515      	str	r5, [sp, #84]	; 0x54
 800965e:	2700      	movs	r7, #0
 8009660:	e09e      	b.n	80097a0 <_strtod_l+0x2e8>
 8009662:	2300      	movs	r3, #0
 8009664:	e7c8      	b.n	80095f8 <_strtod_l+0x140>
 8009666:	f1bb 0f08 	cmp.w	fp, #8
 800966a:	bfd8      	it	le
 800966c:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800966e:	f100 0001 	add.w	r0, r0, #1
 8009672:	bfda      	itte	le
 8009674:	fb02 3301 	mlale	r3, r2, r1, r3
 8009678:	9309      	strle	r3, [sp, #36]	; 0x24
 800967a:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800967e:	f10b 0b01 	add.w	fp, fp, #1
 8009682:	9015      	str	r0, [sp, #84]	; 0x54
 8009684:	e7c1      	b.n	800960a <_strtod_l+0x152>
 8009686:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009688:	1c5a      	adds	r2, r3, #1
 800968a:	9215      	str	r2, [sp, #84]	; 0x54
 800968c:	785a      	ldrb	r2, [r3, #1]
 800968e:	f1bb 0f00 	cmp.w	fp, #0
 8009692:	d037      	beq.n	8009704 <_strtod_l+0x24c>
 8009694:	9005      	str	r0, [sp, #20]
 8009696:	465e      	mov	r6, fp
 8009698:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800969c:	2b09      	cmp	r3, #9
 800969e:	d912      	bls.n	80096c6 <_strtod_l+0x20e>
 80096a0:	2301      	movs	r3, #1
 80096a2:	e7c4      	b.n	800962e <_strtod_l+0x176>
 80096a4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80096a6:	1c5a      	adds	r2, r3, #1
 80096a8:	9215      	str	r2, [sp, #84]	; 0x54
 80096aa:	785a      	ldrb	r2, [r3, #1]
 80096ac:	3001      	adds	r0, #1
 80096ae:	2a30      	cmp	r2, #48	; 0x30
 80096b0:	d0f8      	beq.n	80096a4 <_strtod_l+0x1ec>
 80096b2:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80096b6:	2b08      	cmp	r3, #8
 80096b8:	f200 84c1 	bhi.w	800a03e <_strtod_l+0xb86>
 80096bc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80096be:	9005      	str	r0, [sp, #20]
 80096c0:	2000      	movs	r0, #0
 80096c2:	930b      	str	r3, [sp, #44]	; 0x2c
 80096c4:	4606      	mov	r6, r0
 80096c6:	3a30      	subs	r2, #48	; 0x30
 80096c8:	f100 0301 	add.w	r3, r0, #1
 80096cc:	d014      	beq.n	80096f8 <_strtod_l+0x240>
 80096ce:	9905      	ldr	r1, [sp, #20]
 80096d0:	4419      	add	r1, r3
 80096d2:	9105      	str	r1, [sp, #20]
 80096d4:	4633      	mov	r3, r6
 80096d6:	eb00 0c06 	add.w	ip, r0, r6
 80096da:	210a      	movs	r1, #10
 80096dc:	4563      	cmp	r3, ip
 80096de:	d113      	bne.n	8009708 <_strtod_l+0x250>
 80096e0:	1833      	adds	r3, r6, r0
 80096e2:	2b08      	cmp	r3, #8
 80096e4:	f106 0601 	add.w	r6, r6, #1
 80096e8:	4406      	add	r6, r0
 80096ea:	dc1a      	bgt.n	8009722 <_strtod_l+0x26a>
 80096ec:	9909      	ldr	r1, [sp, #36]	; 0x24
 80096ee:	230a      	movs	r3, #10
 80096f0:	fb03 2301 	mla	r3, r3, r1, r2
 80096f4:	9309      	str	r3, [sp, #36]	; 0x24
 80096f6:	2300      	movs	r3, #0
 80096f8:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80096fa:	1c51      	adds	r1, r2, #1
 80096fc:	9115      	str	r1, [sp, #84]	; 0x54
 80096fe:	7852      	ldrb	r2, [r2, #1]
 8009700:	4618      	mov	r0, r3
 8009702:	e7c9      	b.n	8009698 <_strtod_l+0x1e0>
 8009704:	4658      	mov	r0, fp
 8009706:	e7d2      	b.n	80096ae <_strtod_l+0x1f6>
 8009708:	2b08      	cmp	r3, #8
 800970a:	f103 0301 	add.w	r3, r3, #1
 800970e:	dc03      	bgt.n	8009718 <_strtod_l+0x260>
 8009710:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8009712:	434f      	muls	r7, r1
 8009714:	9709      	str	r7, [sp, #36]	; 0x24
 8009716:	e7e1      	b.n	80096dc <_strtod_l+0x224>
 8009718:	2b10      	cmp	r3, #16
 800971a:	bfd8      	it	le
 800971c:	fb01 fa0a 	mulle.w	sl, r1, sl
 8009720:	e7dc      	b.n	80096dc <_strtod_l+0x224>
 8009722:	2e10      	cmp	r6, #16
 8009724:	bfdc      	itt	le
 8009726:	230a      	movle	r3, #10
 8009728:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800972c:	e7e3      	b.n	80096f6 <_strtod_l+0x23e>
 800972e:	2300      	movs	r3, #0
 8009730:	9305      	str	r3, [sp, #20]
 8009732:	2301      	movs	r3, #1
 8009734:	e780      	b.n	8009638 <_strtod_l+0x180>
 8009736:	f04f 0c00 	mov.w	ip, #0
 800973a:	1caa      	adds	r2, r5, #2
 800973c:	9215      	str	r2, [sp, #84]	; 0x54
 800973e:	78aa      	ldrb	r2, [r5, #2]
 8009740:	e788      	b.n	8009654 <_strtod_l+0x19c>
 8009742:	f04f 0c01 	mov.w	ip, #1
 8009746:	e7f8      	b.n	800973a <_strtod_l+0x282>
 8009748:	0800b6d0 	.word	0x0800b6d0
 800974c:	0800b6cc 	.word	0x0800b6cc
 8009750:	7ff00000 	.word	0x7ff00000
 8009754:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8009756:	1c51      	adds	r1, r2, #1
 8009758:	9115      	str	r1, [sp, #84]	; 0x54
 800975a:	7852      	ldrb	r2, [r2, #1]
 800975c:	2a30      	cmp	r2, #48	; 0x30
 800975e:	d0f9      	beq.n	8009754 <_strtod_l+0x29c>
 8009760:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8009764:	2908      	cmp	r1, #8
 8009766:	f63f af7a 	bhi.w	800965e <_strtod_l+0x1a6>
 800976a:	3a30      	subs	r2, #48	; 0x30
 800976c:	9208      	str	r2, [sp, #32]
 800976e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8009770:	920c      	str	r2, [sp, #48]	; 0x30
 8009772:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8009774:	1c57      	adds	r7, r2, #1
 8009776:	9715      	str	r7, [sp, #84]	; 0x54
 8009778:	7852      	ldrb	r2, [r2, #1]
 800977a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800977e:	f1be 0f09 	cmp.w	lr, #9
 8009782:	d938      	bls.n	80097f6 <_strtod_l+0x33e>
 8009784:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009786:	1a7f      	subs	r7, r7, r1
 8009788:	2f08      	cmp	r7, #8
 800978a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800978e:	dc03      	bgt.n	8009798 <_strtod_l+0x2e0>
 8009790:	9908      	ldr	r1, [sp, #32]
 8009792:	428f      	cmp	r7, r1
 8009794:	bfa8      	it	ge
 8009796:	460f      	movge	r7, r1
 8009798:	f1bc 0f00 	cmp.w	ip, #0
 800979c:	d000      	beq.n	80097a0 <_strtod_l+0x2e8>
 800979e:	427f      	negs	r7, r7
 80097a0:	2e00      	cmp	r6, #0
 80097a2:	d14f      	bne.n	8009844 <_strtod_l+0x38c>
 80097a4:	9904      	ldr	r1, [sp, #16]
 80097a6:	4301      	orrs	r1, r0
 80097a8:	f47f aec1 	bne.w	800952e <_strtod_l+0x76>
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	f47f aedb 	bne.w	8009568 <_strtod_l+0xb0>
 80097b2:	2a69      	cmp	r2, #105	; 0x69
 80097b4:	d029      	beq.n	800980a <_strtod_l+0x352>
 80097b6:	dc26      	bgt.n	8009806 <_strtod_l+0x34e>
 80097b8:	2a49      	cmp	r2, #73	; 0x49
 80097ba:	d026      	beq.n	800980a <_strtod_l+0x352>
 80097bc:	2a4e      	cmp	r2, #78	; 0x4e
 80097be:	f47f aed3 	bne.w	8009568 <_strtod_l+0xb0>
 80097c2:	499b      	ldr	r1, [pc, #620]	; (8009a30 <_strtod_l+0x578>)
 80097c4:	a815      	add	r0, sp, #84	; 0x54
 80097c6:	f001 fbe3 	bl	800af90 <__match>
 80097ca:	2800      	cmp	r0, #0
 80097cc:	f43f aecc 	beq.w	8009568 <_strtod_l+0xb0>
 80097d0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80097d2:	781b      	ldrb	r3, [r3, #0]
 80097d4:	2b28      	cmp	r3, #40	; 0x28
 80097d6:	d12f      	bne.n	8009838 <_strtod_l+0x380>
 80097d8:	4996      	ldr	r1, [pc, #600]	; (8009a34 <_strtod_l+0x57c>)
 80097da:	aa18      	add	r2, sp, #96	; 0x60
 80097dc:	a815      	add	r0, sp, #84	; 0x54
 80097de:	f001 fbeb 	bl	800afb8 <__hexnan>
 80097e2:	2805      	cmp	r0, #5
 80097e4:	d128      	bne.n	8009838 <_strtod_l+0x380>
 80097e6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80097e8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80097ec:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 80097f0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 80097f4:	e69b      	b.n	800952e <_strtod_l+0x76>
 80097f6:	9f08      	ldr	r7, [sp, #32]
 80097f8:	210a      	movs	r1, #10
 80097fa:	fb01 2107 	mla	r1, r1, r7, r2
 80097fe:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8009802:	9208      	str	r2, [sp, #32]
 8009804:	e7b5      	b.n	8009772 <_strtod_l+0x2ba>
 8009806:	2a6e      	cmp	r2, #110	; 0x6e
 8009808:	e7d9      	b.n	80097be <_strtod_l+0x306>
 800980a:	498b      	ldr	r1, [pc, #556]	; (8009a38 <_strtod_l+0x580>)
 800980c:	a815      	add	r0, sp, #84	; 0x54
 800980e:	f001 fbbf 	bl	800af90 <__match>
 8009812:	2800      	cmp	r0, #0
 8009814:	f43f aea8 	beq.w	8009568 <_strtod_l+0xb0>
 8009818:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800981a:	4988      	ldr	r1, [pc, #544]	; (8009a3c <_strtod_l+0x584>)
 800981c:	3b01      	subs	r3, #1
 800981e:	a815      	add	r0, sp, #84	; 0x54
 8009820:	9315      	str	r3, [sp, #84]	; 0x54
 8009822:	f001 fbb5 	bl	800af90 <__match>
 8009826:	b910      	cbnz	r0, 800982e <_strtod_l+0x376>
 8009828:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800982a:	3301      	adds	r3, #1
 800982c:	9315      	str	r3, [sp, #84]	; 0x54
 800982e:	f8df 921c 	ldr.w	r9, [pc, #540]	; 8009a4c <_strtod_l+0x594>
 8009832:	f04f 0800 	mov.w	r8, #0
 8009836:	e67a      	b.n	800952e <_strtod_l+0x76>
 8009838:	4881      	ldr	r0, [pc, #516]	; (8009a40 <_strtod_l+0x588>)
 800983a:	f001 f8c5 	bl	800a9c8 <nan>
 800983e:	ec59 8b10 	vmov	r8, r9, d0
 8009842:	e674      	b.n	800952e <_strtod_l+0x76>
 8009844:	9b05      	ldr	r3, [sp, #20]
 8009846:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009848:	1afb      	subs	r3, r7, r3
 800984a:	f1bb 0f00 	cmp.w	fp, #0
 800984e:	bf08      	it	eq
 8009850:	46b3      	moveq	fp, r6
 8009852:	2e10      	cmp	r6, #16
 8009854:	9308      	str	r3, [sp, #32]
 8009856:	4635      	mov	r5, r6
 8009858:	bfa8      	it	ge
 800985a:	2510      	movge	r5, #16
 800985c:	f7f6 fe52 	bl	8000504 <__aeabi_ui2d>
 8009860:	2e09      	cmp	r6, #9
 8009862:	4680      	mov	r8, r0
 8009864:	4689      	mov	r9, r1
 8009866:	dd13      	ble.n	8009890 <_strtod_l+0x3d8>
 8009868:	4b76      	ldr	r3, [pc, #472]	; (8009a44 <_strtod_l+0x58c>)
 800986a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800986e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8009872:	f7f6 fec1 	bl	80005f8 <__aeabi_dmul>
 8009876:	4680      	mov	r8, r0
 8009878:	4650      	mov	r0, sl
 800987a:	4689      	mov	r9, r1
 800987c:	f7f6 fe42 	bl	8000504 <__aeabi_ui2d>
 8009880:	4602      	mov	r2, r0
 8009882:	460b      	mov	r3, r1
 8009884:	4640      	mov	r0, r8
 8009886:	4649      	mov	r1, r9
 8009888:	f7f6 fd00 	bl	800028c <__adddf3>
 800988c:	4680      	mov	r8, r0
 800988e:	4689      	mov	r9, r1
 8009890:	2e0f      	cmp	r6, #15
 8009892:	dc38      	bgt.n	8009906 <_strtod_l+0x44e>
 8009894:	9b08      	ldr	r3, [sp, #32]
 8009896:	2b00      	cmp	r3, #0
 8009898:	f43f ae49 	beq.w	800952e <_strtod_l+0x76>
 800989c:	dd24      	ble.n	80098e8 <_strtod_l+0x430>
 800989e:	2b16      	cmp	r3, #22
 80098a0:	dc0b      	bgt.n	80098ba <_strtod_l+0x402>
 80098a2:	4968      	ldr	r1, [pc, #416]	; (8009a44 <_strtod_l+0x58c>)
 80098a4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80098a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80098ac:	4642      	mov	r2, r8
 80098ae:	464b      	mov	r3, r9
 80098b0:	f7f6 fea2 	bl	80005f8 <__aeabi_dmul>
 80098b4:	4680      	mov	r8, r0
 80098b6:	4689      	mov	r9, r1
 80098b8:	e639      	b.n	800952e <_strtod_l+0x76>
 80098ba:	9a08      	ldr	r2, [sp, #32]
 80098bc:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 80098c0:	4293      	cmp	r3, r2
 80098c2:	db20      	blt.n	8009906 <_strtod_l+0x44e>
 80098c4:	4c5f      	ldr	r4, [pc, #380]	; (8009a44 <_strtod_l+0x58c>)
 80098c6:	f1c6 060f 	rsb	r6, r6, #15
 80098ca:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 80098ce:	4642      	mov	r2, r8
 80098d0:	464b      	mov	r3, r9
 80098d2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80098d6:	f7f6 fe8f 	bl	80005f8 <__aeabi_dmul>
 80098da:	9b08      	ldr	r3, [sp, #32]
 80098dc:	1b9e      	subs	r6, r3, r6
 80098de:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 80098e2:	e9d4 2300 	ldrd	r2, r3, [r4]
 80098e6:	e7e3      	b.n	80098b0 <_strtod_l+0x3f8>
 80098e8:	9b08      	ldr	r3, [sp, #32]
 80098ea:	3316      	adds	r3, #22
 80098ec:	db0b      	blt.n	8009906 <_strtod_l+0x44e>
 80098ee:	9b05      	ldr	r3, [sp, #20]
 80098f0:	1bdf      	subs	r7, r3, r7
 80098f2:	4b54      	ldr	r3, [pc, #336]	; (8009a44 <_strtod_l+0x58c>)
 80098f4:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 80098f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80098fc:	4640      	mov	r0, r8
 80098fe:	4649      	mov	r1, r9
 8009900:	f7f6 ffa4 	bl	800084c <__aeabi_ddiv>
 8009904:	e7d6      	b.n	80098b4 <_strtod_l+0x3fc>
 8009906:	9b08      	ldr	r3, [sp, #32]
 8009908:	1b75      	subs	r5, r6, r5
 800990a:	441d      	add	r5, r3
 800990c:	2d00      	cmp	r5, #0
 800990e:	dd70      	ble.n	80099f2 <_strtod_l+0x53a>
 8009910:	f015 030f 	ands.w	r3, r5, #15
 8009914:	d00a      	beq.n	800992c <_strtod_l+0x474>
 8009916:	494b      	ldr	r1, [pc, #300]	; (8009a44 <_strtod_l+0x58c>)
 8009918:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800991c:	4642      	mov	r2, r8
 800991e:	464b      	mov	r3, r9
 8009920:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009924:	f7f6 fe68 	bl	80005f8 <__aeabi_dmul>
 8009928:	4680      	mov	r8, r0
 800992a:	4689      	mov	r9, r1
 800992c:	f035 050f 	bics.w	r5, r5, #15
 8009930:	d04d      	beq.n	80099ce <_strtod_l+0x516>
 8009932:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8009936:	dd22      	ble.n	800997e <_strtod_l+0x4c6>
 8009938:	2500      	movs	r5, #0
 800993a:	46ab      	mov	fp, r5
 800993c:	9509      	str	r5, [sp, #36]	; 0x24
 800993e:	9505      	str	r5, [sp, #20]
 8009940:	2322      	movs	r3, #34	; 0x22
 8009942:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8009a4c <_strtod_l+0x594>
 8009946:	6023      	str	r3, [r4, #0]
 8009948:	f04f 0800 	mov.w	r8, #0
 800994c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800994e:	2b00      	cmp	r3, #0
 8009950:	f43f aded 	beq.w	800952e <_strtod_l+0x76>
 8009954:	9916      	ldr	r1, [sp, #88]	; 0x58
 8009956:	4620      	mov	r0, r4
 8009958:	f7ff f924 	bl	8008ba4 <_Bfree>
 800995c:	9905      	ldr	r1, [sp, #20]
 800995e:	4620      	mov	r0, r4
 8009960:	f7ff f920 	bl	8008ba4 <_Bfree>
 8009964:	4659      	mov	r1, fp
 8009966:	4620      	mov	r0, r4
 8009968:	f7ff f91c 	bl	8008ba4 <_Bfree>
 800996c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800996e:	4620      	mov	r0, r4
 8009970:	f7ff f918 	bl	8008ba4 <_Bfree>
 8009974:	4629      	mov	r1, r5
 8009976:	4620      	mov	r0, r4
 8009978:	f7ff f914 	bl	8008ba4 <_Bfree>
 800997c:	e5d7      	b.n	800952e <_strtod_l+0x76>
 800997e:	4b32      	ldr	r3, [pc, #200]	; (8009a48 <_strtod_l+0x590>)
 8009980:	9304      	str	r3, [sp, #16]
 8009982:	2300      	movs	r3, #0
 8009984:	112d      	asrs	r5, r5, #4
 8009986:	4640      	mov	r0, r8
 8009988:	4649      	mov	r1, r9
 800998a:	469a      	mov	sl, r3
 800998c:	2d01      	cmp	r5, #1
 800998e:	dc21      	bgt.n	80099d4 <_strtod_l+0x51c>
 8009990:	b10b      	cbz	r3, 8009996 <_strtod_l+0x4de>
 8009992:	4680      	mov	r8, r0
 8009994:	4689      	mov	r9, r1
 8009996:	492c      	ldr	r1, [pc, #176]	; (8009a48 <_strtod_l+0x590>)
 8009998:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800999c:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80099a0:	4642      	mov	r2, r8
 80099a2:	464b      	mov	r3, r9
 80099a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80099a8:	f7f6 fe26 	bl	80005f8 <__aeabi_dmul>
 80099ac:	4b27      	ldr	r3, [pc, #156]	; (8009a4c <_strtod_l+0x594>)
 80099ae:	460a      	mov	r2, r1
 80099b0:	400b      	ands	r3, r1
 80099b2:	4927      	ldr	r1, [pc, #156]	; (8009a50 <_strtod_l+0x598>)
 80099b4:	428b      	cmp	r3, r1
 80099b6:	4680      	mov	r8, r0
 80099b8:	d8be      	bhi.n	8009938 <_strtod_l+0x480>
 80099ba:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80099be:	428b      	cmp	r3, r1
 80099c0:	bf86      	itte	hi
 80099c2:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 8009a54 <_strtod_l+0x59c>
 80099c6:	f04f 38ff 	movhi.w	r8, #4294967295
 80099ca:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 80099ce:	2300      	movs	r3, #0
 80099d0:	9304      	str	r3, [sp, #16]
 80099d2:	e07b      	b.n	8009acc <_strtod_l+0x614>
 80099d4:	07ea      	lsls	r2, r5, #31
 80099d6:	d505      	bpl.n	80099e4 <_strtod_l+0x52c>
 80099d8:	9b04      	ldr	r3, [sp, #16]
 80099da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099de:	f7f6 fe0b 	bl	80005f8 <__aeabi_dmul>
 80099e2:	2301      	movs	r3, #1
 80099e4:	9a04      	ldr	r2, [sp, #16]
 80099e6:	3208      	adds	r2, #8
 80099e8:	f10a 0a01 	add.w	sl, sl, #1
 80099ec:	106d      	asrs	r5, r5, #1
 80099ee:	9204      	str	r2, [sp, #16]
 80099f0:	e7cc      	b.n	800998c <_strtod_l+0x4d4>
 80099f2:	d0ec      	beq.n	80099ce <_strtod_l+0x516>
 80099f4:	426d      	negs	r5, r5
 80099f6:	f015 020f 	ands.w	r2, r5, #15
 80099fa:	d00a      	beq.n	8009a12 <_strtod_l+0x55a>
 80099fc:	4b11      	ldr	r3, [pc, #68]	; (8009a44 <_strtod_l+0x58c>)
 80099fe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009a02:	4640      	mov	r0, r8
 8009a04:	4649      	mov	r1, r9
 8009a06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a0a:	f7f6 ff1f 	bl	800084c <__aeabi_ddiv>
 8009a0e:	4680      	mov	r8, r0
 8009a10:	4689      	mov	r9, r1
 8009a12:	112d      	asrs	r5, r5, #4
 8009a14:	d0db      	beq.n	80099ce <_strtod_l+0x516>
 8009a16:	2d1f      	cmp	r5, #31
 8009a18:	dd1e      	ble.n	8009a58 <_strtod_l+0x5a0>
 8009a1a:	2500      	movs	r5, #0
 8009a1c:	46ab      	mov	fp, r5
 8009a1e:	9509      	str	r5, [sp, #36]	; 0x24
 8009a20:	9505      	str	r5, [sp, #20]
 8009a22:	2322      	movs	r3, #34	; 0x22
 8009a24:	f04f 0800 	mov.w	r8, #0
 8009a28:	f04f 0900 	mov.w	r9, #0
 8009a2c:	6023      	str	r3, [r4, #0]
 8009a2e:	e78d      	b.n	800994c <_strtod_l+0x494>
 8009a30:	0800b4bd 	.word	0x0800b4bd
 8009a34:	0800b6e4 	.word	0x0800b6e4
 8009a38:	0800b4b5 	.word	0x0800b4b5
 8009a3c:	0800b4ec 	.word	0x0800b4ec
 8009a40:	0800b875 	.word	0x0800b875
 8009a44:	0800b5f8 	.word	0x0800b5f8
 8009a48:	0800b5d0 	.word	0x0800b5d0
 8009a4c:	7ff00000 	.word	0x7ff00000
 8009a50:	7ca00000 	.word	0x7ca00000
 8009a54:	7fefffff 	.word	0x7fefffff
 8009a58:	f015 0310 	ands.w	r3, r5, #16
 8009a5c:	bf18      	it	ne
 8009a5e:	236a      	movne	r3, #106	; 0x6a
 8009a60:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 8009e04 <_strtod_l+0x94c>
 8009a64:	9304      	str	r3, [sp, #16]
 8009a66:	4640      	mov	r0, r8
 8009a68:	4649      	mov	r1, r9
 8009a6a:	2300      	movs	r3, #0
 8009a6c:	07ea      	lsls	r2, r5, #31
 8009a6e:	d504      	bpl.n	8009a7a <_strtod_l+0x5c2>
 8009a70:	e9da 2300 	ldrd	r2, r3, [sl]
 8009a74:	f7f6 fdc0 	bl	80005f8 <__aeabi_dmul>
 8009a78:	2301      	movs	r3, #1
 8009a7a:	106d      	asrs	r5, r5, #1
 8009a7c:	f10a 0a08 	add.w	sl, sl, #8
 8009a80:	d1f4      	bne.n	8009a6c <_strtod_l+0x5b4>
 8009a82:	b10b      	cbz	r3, 8009a88 <_strtod_l+0x5d0>
 8009a84:	4680      	mov	r8, r0
 8009a86:	4689      	mov	r9, r1
 8009a88:	9b04      	ldr	r3, [sp, #16]
 8009a8a:	b1bb      	cbz	r3, 8009abc <_strtod_l+0x604>
 8009a8c:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8009a90:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	4649      	mov	r1, r9
 8009a98:	dd10      	ble.n	8009abc <_strtod_l+0x604>
 8009a9a:	2b1f      	cmp	r3, #31
 8009a9c:	f340 811e 	ble.w	8009cdc <_strtod_l+0x824>
 8009aa0:	2b34      	cmp	r3, #52	; 0x34
 8009aa2:	bfde      	ittt	le
 8009aa4:	f04f 33ff 	movle.w	r3, #4294967295
 8009aa8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8009aac:	4093      	lslle	r3, r2
 8009aae:	f04f 0800 	mov.w	r8, #0
 8009ab2:	bfcc      	ite	gt
 8009ab4:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8009ab8:	ea03 0901 	andle.w	r9, r3, r1
 8009abc:	2200      	movs	r2, #0
 8009abe:	2300      	movs	r3, #0
 8009ac0:	4640      	mov	r0, r8
 8009ac2:	4649      	mov	r1, r9
 8009ac4:	f7f7 f800 	bl	8000ac8 <__aeabi_dcmpeq>
 8009ac8:	2800      	cmp	r0, #0
 8009aca:	d1a6      	bne.n	8009a1a <_strtod_l+0x562>
 8009acc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ace:	9300      	str	r3, [sp, #0]
 8009ad0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009ad2:	4633      	mov	r3, r6
 8009ad4:	465a      	mov	r2, fp
 8009ad6:	4620      	mov	r0, r4
 8009ad8:	f7ff f8cc 	bl	8008c74 <__s2b>
 8009adc:	9009      	str	r0, [sp, #36]	; 0x24
 8009ade:	2800      	cmp	r0, #0
 8009ae0:	f43f af2a 	beq.w	8009938 <_strtod_l+0x480>
 8009ae4:	9a08      	ldr	r2, [sp, #32]
 8009ae6:	9b05      	ldr	r3, [sp, #20]
 8009ae8:	2a00      	cmp	r2, #0
 8009aea:	eba3 0307 	sub.w	r3, r3, r7
 8009aee:	bfa8      	it	ge
 8009af0:	2300      	movge	r3, #0
 8009af2:	930c      	str	r3, [sp, #48]	; 0x30
 8009af4:	2500      	movs	r5, #0
 8009af6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8009afa:	9312      	str	r3, [sp, #72]	; 0x48
 8009afc:	46ab      	mov	fp, r5
 8009afe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b00:	4620      	mov	r0, r4
 8009b02:	6859      	ldr	r1, [r3, #4]
 8009b04:	f7ff f80e 	bl	8008b24 <_Balloc>
 8009b08:	9005      	str	r0, [sp, #20]
 8009b0a:	2800      	cmp	r0, #0
 8009b0c:	f43f af18 	beq.w	8009940 <_strtod_l+0x488>
 8009b10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b12:	691a      	ldr	r2, [r3, #16]
 8009b14:	3202      	adds	r2, #2
 8009b16:	f103 010c 	add.w	r1, r3, #12
 8009b1a:	0092      	lsls	r2, r2, #2
 8009b1c:	300c      	adds	r0, #12
 8009b1e:	f7fe f924 	bl	8007d6a <memcpy>
 8009b22:	ec49 8b10 	vmov	d0, r8, r9
 8009b26:	aa18      	add	r2, sp, #96	; 0x60
 8009b28:	a917      	add	r1, sp, #92	; 0x5c
 8009b2a:	4620      	mov	r0, r4
 8009b2c:	f7ff fbd6 	bl	80092dc <__d2b>
 8009b30:	ec49 8b18 	vmov	d8, r8, r9
 8009b34:	9016      	str	r0, [sp, #88]	; 0x58
 8009b36:	2800      	cmp	r0, #0
 8009b38:	f43f af02 	beq.w	8009940 <_strtod_l+0x488>
 8009b3c:	2101      	movs	r1, #1
 8009b3e:	4620      	mov	r0, r4
 8009b40:	f7ff f930 	bl	8008da4 <__i2b>
 8009b44:	4683      	mov	fp, r0
 8009b46:	2800      	cmp	r0, #0
 8009b48:	f43f aefa 	beq.w	8009940 <_strtod_l+0x488>
 8009b4c:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8009b4e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009b50:	2e00      	cmp	r6, #0
 8009b52:	bfab      	itete	ge
 8009b54:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 8009b56:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 8009b58:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8009b5a:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 8009b5e:	bfac      	ite	ge
 8009b60:	eb06 0a03 	addge.w	sl, r6, r3
 8009b64:	1b9f      	sublt	r7, r3, r6
 8009b66:	9b04      	ldr	r3, [sp, #16]
 8009b68:	1af6      	subs	r6, r6, r3
 8009b6a:	4416      	add	r6, r2
 8009b6c:	4ba0      	ldr	r3, [pc, #640]	; (8009df0 <_strtod_l+0x938>)
 8009b6e:	3e01      	subs	r6, #1
 8009b70:	429e      	cmp	r6, r3
 8009b72:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8009b76:	f280 80c4 	bge.w	8009d02 <_strtod_l+0x84a>
 8009b7a:	1b9b      	subs	r3, r3, r6
 8009b7c:	2b1f      	cmp	r3, #31
 8009b7e:	eba2 0203 	sub.w	r2, r2, r3
 8009b82:	f04f 0101 	mov.w	r1, #1
 8009b86:	f300 80b0 	bgt.w	8009cea <_strtod_l+0x832>
 8009b8a:	fa01 f303 	lsl.w	r3, r1, r3
 8009b8e:	930e      	str	r3, [sp, #56]	; 0x38
 8009b90:	2300      	movs	r3, #0
 8009b92:	930d      	str	r3, [sp, #52]	; 0x34
 8009b94:	eb0a 0602 	add.w	r6, sl, r2
 8009b98:	9b04      	ldr	r3, [sp, #16]
 8009b9a:	45b2      	cmp	sl, r6
 8009b9c:	4417      	add	r7, r2
 8009b9e:	441f      	add	r7, r3
 8009ba0:	4653      	mov	r3, sl
 8009ba2:	bfa8      	it	ge
 8009ba4:	4633      	movge	r3, r6
 8009ba6:	42bb      	cmp	r3, r7
 8009ba8:	bfa8      	it	ge
 8009baa:	463b      	movge	r3, r7
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	bfc2      	ittt	gt
 8009bb0:	1af6      	subgt	r6, r6, r3
 8009bb2:	1aff      	subgt	r7, r7, r3
 8009bb4:	ebaa 0a03 	subgt.w	sl, sl, r3
 8009bb8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	dd17      	ble.n	8009bee <_strtod_l+0x736>
 8009bbe:	4659      	mov	r1, fp
 8009bc0:	461a      	mov	r2, r3
 8009bc2:	4620      	mov	r0, r4
 8009bc4:	f7ff f9ae 	bl	8008f24 <__pow5mult>
 8009bc8:	4683      	mov	fp, r0
 8009bca:	2800      	cmp	r0, #0
 8009bcc:	f43f aeb8 	beq.w	8009940 <_strtod_l+0x488>
 8009bd0:	4601      	mov	r1, r0
 8009bd2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009bd4:	4620      	mov	r0, r4
 8009bd6:	f7ff f8fb 	bl	8008dd0 <__multiply>
 8009bda:	900b      	str	r0, [sp, #44]	; 0x2c
 8009bdc:	2800      	cmp	r0, #0
 8009bde:	f43f aeaf 	beq.w	8009940 <_strtod_l+0x488>
 8009be2:	9916      	ldr	r1, [sp, #88]	; 0x58
 8009be4:	4620      	mov	r0, r4
 8009be6:	f7fe ffdd 	bl	8008ba4 <_Bfree>
 8009bea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009bec:	9316      	str	r3, [sp, #88]	; 0x58
 8009bee:	2e00      	cmp	r6, #0
 8009bf0:	f300 808c 	bgt.w	8009d0c <_strtod_l+0x854>
 8009bf4:	9b08      	ldr	r3, [sp, #32]
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	dd08      	ble.n	8009c0c <_strtod_l+0x754>
 8009bfa:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009bfc:	9905      	ldr	r1, [sp, #20]
 8009bfe:	4620      	mov	r0, r4
 8009c00:	f7ff f990 	bl	8008f24 <__pow5mult>
 8009c04:	9005      	str	r0, [sp, #20]
 8009c06:	2800      	cmp	r0, #0
 8009c08:	f43f ae9a 	beq.w	8009940 <_strtod_l+0x488>
 8009c0c:	2f00      	cmp	r7, #0
 8009c0e:	dd08      	ble.n	8009c22 <_strtod_l+0x76a>
 8009c10:	9905      	ldr	r1, [sp, #20]
 8009c12:	463a      	mov	r2, r7
 8009c14:	4620      	mov	r0, r4
 8009c16:	f7ff f9df 	bl	8008fd8 <__lshift>
 8009c1a:	9005      	str	r0, [sp, #20]
 8009c1c:	2800      	cmp	r0, #0
 8009c1e:	f43f ae8f 	beq.w	8009940 <_strtod_l+0x488>
 8009c22:	f1ba 0f00 	cmp.w	sl, #0
 8009c26:	dd08      	ble.n	8009c3a <_strtod_l+0x782>
 8009c28:	4659      	mov	r1, fp
 8009c2a:	4652      	mov	r2, sl
 8009c2c:	4620      	mov	r0, r4
 8009c2e:	f7ff f9d3 	bl	8008fd8 <__lshift>
 8009c32:	4683      	mov	fp, r0
 8009c34:	2800      	cmp	r0, #0
 8009c36:	f43f ae83 	beq.w	8009940 <_strtod_l+0x488>
 8009c3a:	9a05      	ldr	r2, [sp, #20]
 8009c3c:	9916      	ldr	r1, [sp, #88]	; 0x58
 8009c3e:	4620      	mov	r0, r4
 8009c40:	f7ff fa52 	bl	80090e8 <__mdiff>
 8009c44:	4605      	mov	r5, r0
 8009c46:	2800      	cmp	r0, #0
 8009c48:	f43f ae7a 	beq.w	8009940 <_strtod_l+0x488>
 8009c4c:	68c3      	ldr	r3, [r0, #12]
 8009c4e:	930b      	str	r3, [sp, #44]	; 0x2c
 8009c50:	2300      	movs	r3, #0
 8009c52:	60c3      	str	r3, [r0, #12]
 8009c54:	4659      	mov	r1, fp
 8009c56:	f7ff fa2b 	bl	80090b0 <__mcmp>
 8009c5a:	2800      	cmp	r0, #0
 8009c5c:	da60      	bge.n	8009d20 <_strtod_l+0x868>
 8009c5e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009c60:	ea53 0308 	orrs.w	r3, r3, r8
 8009c64:	f040 8084 	bne.w	8009d70 <_strtod_l+0x8b8>
 8009c68:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d17f      	bne.n	8009d70 <_strtod_l+0x8b8>
 8009c70:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009c74:	0d1b      	lsrs	r3, r3, #20
 8009c76:	051b      	lsls	r3, r3, #20
 8009c78:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8009c7c:	d978      	bls.n	8009d70 <_strtod_l+0x8b8>
 8009c7e:	696b      	ldr	r3, [r5, #20]
 8009c80:	b913      	cbnz	r3, 8009c88 <_strtod_l+0x7d0>
 8009c82:	692b      	ldr	r3, [r5, #16]
 8009c84:	2b01      	cmp	r3, #1
 8009c86:	dd73      	ble.n	8009d70 <_strtod_l+0x8b8>
 8009c88:	4629      	mov	r1, r5
 8009c8a:	2201      	movs	r2, #1
 8009c8c:	4620      	mov	r0, r4
 8009c8e:	f7ff f9a3 	bl	8008fd8 <__lshift>
 8009c92:	4659      	mov	r1, fp
 8009c94:	4605      	mov	r5, r0
 8009c96:	f7ff fa0b 	bl	80090b0 <__mcmp>
 8009c9a:	2800      	cmp	r0, #0
 8009c9c:	dd68      	ble.n	8009d70 <_strtod_l+0x8b8>
 8009c9e:	9904      	ldr	r1, [sp, #16]
 8009ca0:	4a54      	ldr	r2, [pc, #336]	; (8009df4 <_strtod_l+0x93c>)
 8009ca2:	464b      	mov	r3, r9
 8009ca4:	2900      	cmp	r1, #0
 8009ca6:	f000 8084 	beq.w	8009db2 <_strtod_l+0x8fa>
 8009caa:	ea02 0109 	and.w	r1, r2, r9
 8009cae:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8009cb2:	dc7e      	bgt.n	8009db2 <_strtod_l+0x8fa>
 8009cb4:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8009cb8:	f77f aeb3 	ble.w	8009a22 <_strtod_l+0x56a>
 8009cbc:	4b4e      	ldr	r3, [pc, #312]	; (8009df8 <_strtod_l+0x940>)
 8009cbe:	4640      	mov	r0, r8
 8009cc0:	4649      	mov	r1, r9
 8009cc2:	2200      	movs	r2, #0
 8009cc4:	f7f6 fc98 	bl	80005f8 <__aeabi_dmul>
 8009cc8:	4b4a      	ldr	r3, [pc, #296]	; (8009df4 <_strtod_l+0x93c>)
 8009cca:	400b      	ands	r3, r1
 8009ccc:	4680      	mov	r8, r0
 8009cce:	4689      	mov	r9, r1
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	f47f ae3f 	bne.w	8009954 <_strtod_l+0x49c>
 8009cd6:	2322      	movs	r3, #34	; 0x22
 8009cd8:	6023      	str	r3, [r4, #0]
 8009cda:	e63b      	b.n	8009954 <_strtod_l+0x49c>
 8009cdc:	f04f 32ff 	mov.w	r2, #4294967295
 8009ce0:	fa02 f303 	lsl.w	r3, r2, r3
 8009ce4:	ea03 0808 	and.w	r8, r3, r8
 8009ce8:	e6e8      	b.n	8009abc <_strtod_l+0x604>
 8009cea:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8009cee:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8009cf2:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8009cf6:	36e2      	adds	r6, #226	; 0xe2
 8009cf8:	fa01 f306 	lsl.w	r3, r1, r6
 8009cfc:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8009d00:	e748      	b.n	8009b94 <_strtod_l+0x6dc>
 8009d02:	2100      	movs	r1, #0
 8009d04:	2301      	movs	r3, #1
 8009d06:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 8009d0a:	e743      	b.n	8009b94 <_strtod_l+0x6dc>
 8009d0c:	9916      	ldr	r1, [sp, #88]	; 0x58
 8009d0e:	4632      	mov	r2, r6
 8009d10:	4620      	mov	r0, r4
 8009d12:	f7ff f961 	bl	8008fd8 <__lshift>
 8009d16:	9016      	str	r0, [sp, #88]	; 0x58
 8009d18:	2800      	cmp	r0, #0
 8009d1a:	f47f af6b 	bne.w	8009bf4 <_strtod_l+0x73c>
 8009d1e:	e60f      	b.n	8009940 <_strtod_l+0x488>
 8009d20:	46ca      	mov	sl, r9
 8009d22:	d171      	bne.n	8009e08 <_strtod_l+0x950>
 8009d24:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009d26:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009d2a:	b352      	cbz	r2, 8009d82 <_strtod_l+0x8ca>
 8009d2c:	4a33      	ldr	r2, [pc, #204]	; (8009dfc <_strtod_l+0x944>)
 8009d2e:	4293      	cmp	r3, r2
 8009d30:	d12a      	bne.n	8009d88 <_strtod_l+0x8d0>
 8009d32:	9b04      	ldr	r3, [sp, #16]
 8009d34:	4641      	mov	r1, r8
 8009d36:	b1fb      	cbz	r3, 8009d78 <_strtod_l+0x8c0>
 8009d38:	4b2e      	ldr	r3, [pc, #184]	; (8009df4 <_strtod_l+0x93c>)
 8009d3a:	ea09 0303 	and.w	r3, r9, r3
 8009d3e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009d42:	f04f 32ff 	mov.w	r2, #4294967295
 8009d46:	d81a      	bhi.n	8009d7e <_strtod_l+0x8c6>
 8009d48:	0d1b      	lsrs	r3, r3, #20
 8009d4a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8009d52:	4299      	cmp	r1, r3
 8009d54:	d118      	bne.n	8009d88 <_strtod_l+0x8d0>
 8009d56:	4b2a      	ldr	r3, [pc, #168]	; (8009e00 <_strtod_l+0x948>)
 8009d58:	459a      	cmp	sl, r3
 8009d5a:	d102      	bne.n	8009d62 <_strtod_l+0x8aa>
 8009d5c:	3101      	adds	r1, #1
 8009d5e:	f43f adef 	beq.w	8009940 <_strtod_l+0x488>
 8009d62:	4b24      	ldr	r3, [pc, #144]	; (8009df4 <_strtod_l+0x93c>)
 8009d64:	ea0a 0303 	and.w	r3, sl, r3
 8009d68:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8009d6c:	f04f 0800 	mov.w	r8, #0
 8009d70:	9b04      	ldr	r3, [sp, #16]
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d1a2      	bne.n	8009cbc <_strtod_l+0x804>
 8009d76:	e5ed      	b.n	8009954 <_strtod_l+0x49c>
 8009d78:	f04f 33ff 	mov.w	r3, #4294967295
 8009d7c:	e7e9      	b.n	8009d52 <_strtod_l+0x89a>
 8009d7e:	4613      	mov	r3, r2
 8009d80:	e7e7      	b.n	8009d52 <_strtod_l+0x89a>
 8009d82:	ea53 0308 	orrs.w	r3, r3, r8
 8009d86:	d08a      	beq.n	8009c9e <_strtod_l+0x7e6>
 8009d88:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009d8a:	b1e3      	cbz	r3, 8009dc6 <_strtod_l+0x90e>
 8009d8c:	ea13 0f0a 	tst.w	r3, sl
 8009d90:	d0ee      	beq.n	8009d70 <_strtod_l+0x8b8>
 8009d92:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009d94:	9a04      	ldr	r2, [sp, #16]
 8009d96:	4640      	mov	r0, r8
 8009d98:	4649      	mov	r1, r9
 8009d9a:	b1c3      	cbz	r3, 8009dce <_strtod_l+0x916>
 8009d9c:	f7ff fb6f 	bl	800947e <sulp>
 8009da0:	4602      	mov	r2, r0
 8009da2:	460b      	mov	r3, r1
 8009da4:	ec51 0b18 	vmov	r0, r1, d8
 8009da8:	f7f6 fa70 	bl	800028c <__adddf3>
 8009dac:	4680      	mov	r8, r0
 8009dae:	4689      	mov	r9, r1
 8009db0:	e7de      	b.n	8009d70 <_strtod_l+0x8b8>
 8009db2:	4013      	ands	r3, r2
 8009db4:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8009db8:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8009dbc:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8009dc0:	f04f 38ff 	mov.w	r8, #4294967295
 8009dc4:	e7d4      	b.n	8009d70 <_strtod_l+0x8b8>
 8009dc6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009dc8:	ea13 0f08 	tst.w	r3, r8
 8009dcc:	e7e0      	b.n	8009d90 <_strtod_l+0x8d8>
 8009dce:	f7ff fb56 	bl	800947e <sulp>
 8009dd2:	4602      	mov	r2, r0
 8009dd4:	460b      	mov	r3, r1
 8009dd6:	ec51 0b18 	vmov	r0, r1, d8
 8009dda:	f7f6 fa55 	bl	8000288 <__aeabi_dsub>
 8009dde:	2200      	movs	r2, #0
 8009de0:	2300      	movs	r3, #0
 8009de2:	4680      	mov	r8, r0
 8009de4:	4689      	mov	r9, r1
 8009de6:	f7f6 fe6f 	bl	8000ac8 <__aeabi_dcmpeq>
 8009dea:	2800      	cmp	r0, #0
 8009dec:	d0c0      	beq.n	8009d70 <_strtod_l+0x8b8>
 8009dee:	e618      	b.n	8009a22 <_strtod_l+0x56a>
 8009df0:	fffffc02 	.word	0xfffffc02
 8009df4:	7ff00000 	.word	0x7ff00000
 8009df8:	39500000 	.word	0x39500000
 8009dfc:	000fffff 	.word	0x000fffff
 8009e00:	7fefffff 	.word	0x7fefffff
 8009e04:	0800b6f8 	.word	0x0800b6f8
 8009e08:	4659      	mov	r1, fp
 8009e0a:	4628      	mov	r0, r5
 8009e0c:	f7ff fac0 	bl	8009390 <__ratio>
 8009e10:	ec57 6b10 	vmov	r6, r7, d0
 8009e14:	ee10 0a10 	vmov	r0, s0
 8009e18:	2200      	movs	r2, #0
 8009e1a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009e1e:	4639      	mov	r1, r7
 8009e20:	f7f6 fe66 	bl	8000af0 <__aeabi_dcmple>
 8009e24:	2800      	cmp	r0, #0
 8009e26:	d071      	beq.n	8009f0c <_strtod_l+0xa54>
 8009e28:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d17c      	bne.n	8009f28 <_strtod_l+0xa70>
 8009e2e:	f1b8 0f00 	cmp.w	r8, #0
 8009e32:	d15a      	bne.n	8009eea <_strtod_l+0xa32>
 8009e34:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d15d      	bne.n	8009ef8 <_strtod_l+0xa40>
 8009e3c:	4b90      	ldr	r3, [pc, #576]	; (800a080 <_strtod_l+0xbc8>)
 8009e3e:	2200      	movs	r2, #0
 8009e40:	4630      	mov	r0, r6
 8009e42:	4639      	mov	r1, r7
 8009e44:	f7f6 fe4a 	bl	8000adc <__aeabi_dcmplt>
 8009e48:	2800      	cmp	r0, #0
 8009e4a:	d15c      	bne.n	8009f06 <_strtod_l+0xa4e>
 8009e4c:	4630      	mov	r0, r6
 8009e4e:	4639      	mov	r1, r7
 8009e50:	4b8c      	ldr	r3, [pc, #560]	; (800a084 <_strtod_l+0xbcc>)
 8009e52:	2200      	movs	r2, #0
 8009e54:	f7f6 fbd0 	bl	80005f8 <__aeabi_dmul>
 8009e58:	4606      	mov	r6, r0
 8009e5a:	460f      	mov	r7, r1
 8009e5c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8009e60:	9606      	str	r6, [sp, #24]
 8009e62:	9307      	str	r3, [sp, #28]
 8009e64:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009e68:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8009e6c:	4b86      	ldr	r3, [pc, #536]	; (800a088 <_strtod_l+0xbd0>)
 8009e6e:	ea0a 0303 	and.w	r3, sl, r3
 8009e72:	930d      	str	r3, [sp, #52]	; 0x34
 8009e74:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009e76:	4b85      	ldr	r3, [pc, #532]	; (800a08c <_strtod_l+0xbd4>)
 8009e78:	429a      	cmp	r2, r3
 8009e7a:	f040 8090 	bne.w	8009f9e <_strtod_l+0xae6>
 8009e7e:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8009e82:	ec49 8b10 	vmov	d0, r8, r9
 8009e86:	f7ff f9b9 	bl	80091fc <__ulp>
 8009e8a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009e8e:	ec51 0b10 	vmov	r0, r1, d0
 8009e92:	f7f6 fbb1 	bl	80005f8 <__aeabi_dmul>
 8009e96:	4642      	mov	r2, r8
 8009e98:	464b      	mov	r3, r9
 8009e9a:	f7f6 f9f7 	bl	800028c <__adddf3>
 8009e9e:	460b      	mov	r3, r1
 8009ea0:	4979      	ldr	r1, [pc, #484]	; (800a088 <_strtod_l+0xbd0>)
 8009ea2:	4a7b      	ldr	r2, [pc, #492]	; (800a090 <_strtod_l+0xbd8>)
 8009ea4:	4019      	ands	r1, r3
 8009ea6:	4291      	cmp	r1, r2
 8009ea8:	4680      	mov	r8, r0
 8009eaa:	d944      	bls.n	8009f36 <_strtod_l+0xa7e>
 8009eac:	ee18 2a90 	vmov	r2, s17
 8009eb0:	4b78      	ldr	r3, [pc, #480]	; (800a094 <_strtod_l+0xbdc>)
 8009eb2:	429a      	cmp	r2, r3
 8009eb4:	d104      	bne.n	8009ec0 <_strtod_l+0xa08>
 8009eb6:	ee18 3a10 	vmov	r3, s16
 8009eba:	3301      	adds	r3, #1
 8009ebc:	f43f ad40 	beq.w	8009940 <_strtod_l+0x488>
 8009ec0:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 800a094 <_strtod_l+0xbdc>
 8009ec4:	f04f 38ff 	mov.w	r8, #4294967295
 8009ec8:	9916      	ldr	r1, [sp, #88]	; 0x58
 8009eca:	4620      	mov	r0, r4
 8009ecc:	f7fe fe6a 	bl	8008ba4 <_Bfree>
 8009ed0:	9905      	ldr	r1, [sp, #20]
 8009ed2:	4620      	mov	r0, r4
 8009ed4:	f7fe fe66 	bl	8008ba4 <_Bfree>
 8009ed8:	4659      	mov	r1, fp
 8009eda:	4620      	mov	r0, r4
 8009edc:	f7fe fe62 	bl	8008ba4 <_Bfree>
 8009ee0:	4629      	mov	r1, r5
 8009ee2:	4620      	mov	r0, r4
 8009ee4:	f7fe fe5e 	bl	8008ba4 <_Bfree>
 8009ee8:	e609      	b.n	8009afe <_strtod_l+0x646>
 8009eea:	f1b8 0f01 	cmp.w	r8, #1
 8009eee:	d103      	bne.n	8009ef8 <_strtod_l+0xa40>
 8009ef0:	f1b9 0f00 	cmp.w	r9, #0
 8009ef4:	f43f ad95 	beq.w	8009a22 <_strtod_l+0x56a>
 8009ef8:	ed9f 7b55 	vldr	d7, [pc, #340]	; 800a050 <_strtod_l+0xb98>
 8009efc:	4f60      	ldr	r7, [pc, #384]	; (800a080 <_strtod_l+0xbc8>)
 8009efe:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009f02:	2600      	movs	r6, #0
 8009f04:	e7ae      	b.n	8009e64 <_strtod_l+0x9ac>
 8009f06:	4f5f      	ldr	r7, [pc, #380]	; (800a084 <_strtod_l+0xbcc>)
 8009f08:	2600      	movs	r6, #0
 8009f0a:	e7a7      	b.n	8009e5c <_strtod_l+0x9a4>
 8009f0c:	4b5d      	ldr	r3, [pc, #372]	; (800a084 <_strtod_l+0xbcc>)
 8009f0e:	4630      	mov	r0, r6
 8009f10:	4639      	mov	r1, r7
 8009f12:	2200      	movs	r2, #0
 8009f14:	f7f6 fb70 	bl	80005f8 <__aeabi_dmul>
 8009f18:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009f1a:	4606      	mov	r6, r0
 8009f1c:	460f      	mov	r7, r1
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d09c      	beq.n	8009e5c <_strtod_l+0x9a4>
 8009f22:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009f26:	e79d      	b.n	8009e64 <_strtod_l+0x9ac>
 8009f28:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 800a058 <_strtod_l+0xba0>
 8009f2c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009f30:	ec57 6b17 	vmov	r6, r7, d7
 8009f34:	e796      	b.n	8009e64 <_strtod_l+0x9ac>
 8009f36:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8009f3a:	9b04      	ldr	r3, [sp, #16]
 8009f3c:	46ca      	mov	sl, r9
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d1c2      	bne.n	8009ec8 <_strtod_l+0xa10>
 8009f42:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009f46:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009f48:	0d1b      	lsrs	r3, r3, #20
 8009f4a:	051b      	lsls	r3, r3, #20
 8009f4c:	429a      	cmp	r2, r3
 8009f4e:	d1bb      	bne.n	8009ec8 <_strtod_l+0xa10>
 8009f50:	4630      	mov	r0, r6
 8009f52:	4639      	mov	r1, r7
 8009f54:	f7f6 feb0 	bl	8000cb8 <__aeabi_d2lz>
 8009f58:	f7f6 fb20 	bl	800059c <__aeabi_l2d>
 8009f5c:	4602      	mov	r2, r0
 8009f5e:	460b      	mov	r3, r1
 8009f60:	4630      	mov	r0, r6
 8009f62:	4639      	mov	r1, r7
 8009f64:	f7f6 f990 	bl	8000288 <__aeabi_dsub>
 8009f68:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009f6a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009f6e:	ea43 0308 	orr.w	r3, r3, r8
 8009f72:	4313      	orrs	r3, r2
 8009f74:	4606      	mov	r6, r0
 8009f76:	460f      	mov	r7, r1
 8009f78:	d054      	beq.n	800a024 <_strtod_l+0xb6c>
 8009f7a:	a339      	add	r3, pc, #228	; (adr r3, 800a060 <_strtod_l+0xba8>)
 8009f7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f80:	f7f6 fdac 	bl	8000adc <__aeabi_dcmplt>
 8009f84:	2800      	cmp	r0, #0
 8009f86:	f47f ace5 	bne.w	8009954 <_strtod_l+0x49c>
 8009f8a:	a337      	add	r3, pc, #220	; (adr r3, 800a068 <_strtod_l+0xbb0>)
 8009f8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f90:	4630      	mov	r0, r6
 8009f92:	4639      	mov	r1, r7
 8009f94:	f7f6 fdc0 	bl	8000b18 <__aeabi_dcmpgt>
 8009f98:	2800      	cmp	r0, #0
 8009f9a:	d095      	beq.n	8009ec8 <_strtod_l+0xa10>
 8009f9c:	e4da      	b.n	8009954 <_strtod_l+0x49c>
 8009f9e:	9b04      	ldr	r3, [sp, #16]
 8009fa0:	b333      	cbz	r3, 8009ff0 <_strtod_l+0xb38>
 8009fa2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009fa4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009fa8:	d822      	bhi.n	8009ff0 <_strtod_l+0xb38>
 8009faa:	a331      	add	r3, pc, #196	; (adr r3, 800a070 <_strtod_l+0xbb8>)
 8009fac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fb0:	4630      	mov	r0, r6
 8009fb2:	4639      	mov	r1, r7
 8009fb4:	f7f6 fd9c 	bl	8000af0 <__aeabi_dcmple>
 8009fb8:	b1a0      	cbz	r0, 8009fe4 <_strtod_l+0xb2c>
 8009fba:	4639      	mov	r1, r7
 8009fbc:	4630      	mov	r0, r6
 8009fbe:	f7f6 fdf3 	bl	8000ba8 <__aeabi_d2uiz>
 8009fc2:	2801      	cmp	r0, #1
 8009fc4:	bf38      	it	cc
 8009fc6:	2001      	movcc	r0, #1
 8009fc8:	f7f6 fa9c 	bl	8000504 <__aeabi_ui2d>
 8009fcc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009fce:	4606      	mov	r6, r0
 8009fd0:	460f      	mov	r7, r1
 8009fd2:	bb23      	cbnz	r3, 800a01e <_strtod_l+0xb66>
 8009fd4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009fd8:	9010      	str	r0, [sp, #64]	; 0x40
 8009fda:	9311      	str	r3, [sp, #68]	; 0x44
 8009fdc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009fe0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8009fe4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009fe6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009fe8:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8009fec:	1a9b      	subs	r3, r3, r2
 8009fee:	930f      	str	r3, [sp, #60]	; 0x3c
 8009ff0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8009ff4:	eeb0 0a48 	vmov.f32	s0, s16
 8009ff8:	eef0 0a68 	vmov.f32	s1, s17
 8009ffc:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800a000:	f7ff f8fc 	bl	80091fc <__ulp>
 800a004:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800a008:	ec53 2b10 	vmov	r2, r3, d0
 800a00c:	f7f6 faf4 	bl	80005f8 <__aeabi_dmul>
 800a010:	ec53 2b18 	vmov	r2, r3, d8
 800a014:	f7f6 f93a 	bl	800028c <__adddf3>
 800a018:	4680      	mov	r8, r0
 800a01a:	4689      	mov	r9, r1
 800a01c:	e78d      	b.n	8009f3a <_strtod_l+0xa82>
 800a01e:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800a022:	e7db      	b.n	8009fdc <_strtod_l+0xb24>
 800a024:	a314      	add	r3, pc, #80	; (adr r3, 800a078 <_strtod_l+0xbc0>)
 800a026:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a02a:	f7f6 fd57 	bl	8000adc <__aeabi_dcmplt>
 800a02e:	e7b3      	b.n	8009f98 <_strtod_l+0xae0>
 800a030:	2300      	movs	r3, #0
 800a032:	930a      	str	r3, [sp, #40]	; 0x28
 800a034:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a036:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a038:	6013      	str	r3, [r2, #0]
 800a03a:	f7ff ba7c 	b.w	8009536 <_strtod_l+0x7e>
 800a03e:	2a65      	cmp	r2, #101	; 0x65
 800a040:	f43f ab75 	beq.w	800972e <_strtod_l+0x276>
 800a044:	2a45      	cmp	r2, #69	; 0x45
 800a046:	f43f ab72 	beq.w	800972e <_strtod_l+0x276>
 800a04a:	2301      	movs	r3, #1
 800a04c:	f7ff bbaa 	b.w	80097a4 <_strtod_l+0x2ec>
 800a050:	00000000 	.word	0x00000000
 800a054:	bff00000 	.word	0xbff00000
 800a058:	00000000 	.word	0x00000000
 800a05c:	3ff00000 	.word	0x3ff00000
 800a060:	94a03595 	.word	0x94a03595
 800a064:	3fdfffff 	.word	0x3fdfffff
 800a068:	35afe535 	.word	0x35afe535
 800a06c:	3fe00000 	.word	0x3fe00000
 800a070:	ffc00000 	.word	0xffc00000
 800a074:	41dfffff 	.word	0x41dfffff
 800a078:	94a03595 	.word	0x94a03595
 800a07c:	3fcfffff 	.word	0x3fcfffff
 800a080:	3ff00000 	.word	0x3ff00000
 800a084:	3fe00000 	.word	0x3fe00000
 800a088:	7ff00000 	.word	0x7ff00000
 800a08c:	7fe00000 	.word	0x7fe00000
 800a090:	7c9fffff 	.word	0x7c9fffff
 800a094:	7fefffff 	.word	0x7fefffff

0800a098 <_strtod_r>:
 800a098:	4b01      	ldr	r3, [pc, #4]	; (800a0a0 <_strtod_r+0x8>)
 800a09a:	f7ff ba0d 	b.w	80094b8 <_strtod_l>
 800a09e:	bf00      	nop
 800a0a0:	20000070 	.word	0x20000070

0800a0a4 <_strtol_l.constprop.0>:
 800a0a4:	2b01      	cmp	r3, #1
 800a0a6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a0aa:	d001      	beq.n	800a0b0 <_strtol_l.constprop.0+0xc>
 800a0ac:	2b24      	cmp	r3, #36	; 0x24
 800a0ae:	d906      	bls.n	800a0be <_strtol_l.constprop.0+0x1a>
 800a0b0:	f7fd fe2e 	bl	8007d10 <__errno>
 800a0b4:	2316      	movs	r3, #22
 800a0b6:	6003      	str	r3, [r0, #0]
 800a0b8:	2000      	movs	r0, #0
 800a0ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0be:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800a1a4 <_strtol_l.constprop.0+0x100>
 800a0c2:	460d      	mov	r5, r1
 800a0c4:	462e      	mov	r6, r5
 800a0c6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a0ca:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800a0ce:	f017 0708 	ands.w	r7, r7, #8
 800a0d2:	d1f7      	bne.n	800a0c4 <_strtol_l.constprop.0+0x20>
 800a0d4:	2c2d      	cmp	r4, #45	; 0x2d
 800a0d6:	d132      	bne.n	800a13e <_strtol_l.constprop.0+0x9a>
 800a0d8:	782c      	ldrb	r4, [r5, #0]
 800a0da:	2701      	movs	r7, #1
 800a0dc:	1cb5      	adds	r5, r6, #2
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d05b      	beq.n	800a19a <_strtol_l.constprop.0+0xf6>
 800a0e2:	2b10      	cmp	r3, #16
 800a0e4:	d109      	bne.n	800a0fa <_strtol_l.constprop.0+0x56>
 800a0e6:	2c30      	cmp	r4, #48	; 0x30
 800a0e8:	d107      	bne.n	800a0fa <_strtol_l.constprop.0+0x56>
 800a0ea:	782c      	ldrb	r4, [r5, #0]
 800a0ec:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800a0f0:	2c58      	cmp	r4, #88	; 0x58
 800a0f2:	d14d      	bne.n	800a190 <_strtol_l.constprop.0+0xec>
 800a0f4:	786c      	ldrb	r4, [r5, #1]
 800a0f6:	2310      	movs	r3, #16
 800a0f8:	3502      	adds	r5, #2
 800a0fa:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800a0fe:	f108 38ff 	add.w	r8, r8, #4294967295
 800a102:	f04f 0e00 	mov.w	lr, #0
 800a106:	fbb8 f9f3 	udiv	r9, r8, r3
 800a10a:	4676      	mov	r6, lr
 800a10c:	fb03 8a19 	mls	sl, r3, r9, r8
 800a110:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800a114:	f1bc 0f09 	cmp.w	ip, #9
 800a118:	d816      	bhi.n	800a148 <_strtol_l.constprop.0+0xa4>
 800a11a:	4664      	mov	r4, ip
 800a11c:	42a3      	cmp	r3, r4
 800a11e:	dd24      	ble.n	800a16a <_strtol_l.constprop.0+0xc6>
 800a120:	f1be 3fff 	cmp.w	lr, #4294967295
 800a124:	d008      	beq.n	800a138 <_strtol_l.constprop.0+0x94>
 800a126:	45b1      	cmp	r9, r6
 800a128:	d31c      	bcc.n	800a164 <_strtol_l.constprop.0+0xc0>
 800a12a:	d101      	bne.n	800a130 <_strtol_l.constprop.0+0x8c>
 800a12c:	45a2      	cmp	sl, r4
 800a12e:	db19      	blt.n	800a164 <_strtol_l.constprop.0+0xc0>
 800a130:	fb06 4603 	mla	r6, r6, r3, r4
 800a134:	f04f 0e01 	mov.w	lr, #1
 800a138:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a13c:	e7e8      	b.n	800a110 <_strtol_l.constprop.0+0x6c>
 800a13e:	2c2b      	cmp	r4, #43	; 0x2b
 800a140:	bf04      	itt	eq
 800a142:	782c      	ldrbeq	r4, [r5, #0]
 800a144:	1cb5      	addeq	r5, r6, #2
 800a146:	e7ca      	b.n	800a0de <_strtol_l.constprop.0+0x3a>
 800a148:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800a14c:	f1bc 0f19 	cmp.w	ip, #25
 800a150:	d801      	bhi.n	800a156 <_strtol_l.constprop.0+0xb2>
 800a152:	3c37      	subs	r4, #55	; 0x37
 800a154:	e7e2      	b.n	800a11c <_strtol_l.constprop.0+0x78>
 800a156:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800a15a:	f1bc 0f19 	cmp.w	ip, #25
 800a15e:	d804      	bhi.n	800a16a <_strtol_l.constprop.0+0xc6>
 800a160:	3c57      	subs	r4, #87	; 0x57
 800a162:	e7db      	b.n	800a11c <_strtol_l.constprop.0+0x78>
 800a164:	f04f 3eff 	mov.w	lr, #4294967295
 800a168:	e7e6      	b.n	800a138 <_strtol_l.constprop.0+0x94>
 800a16a:	f1be 3fff 	cmp.w	lr, #4294967295
 800a16e:	d105      	bne.n	800a17c <_strtol_l.constprop.0+0xd8>
 800a170:	2322      	movs	r3, #34	; 0x22
 800a172:	6003      	str	r3, [r0, #0]
 800a174:	4646      	mov	r6, r8
 800a176:	b942      	cbnz	r2, 800a18a <_strtol_l.constprop.0+0xe6>
 800a178:	4630      	mov	r0, r6
 800a17a:	e79e      	b.n	800a0ba <_strtol_l.constprop.0+0x16>
 800a17c:	b107      	cbz	r7, 800a180 <_strtol_l.constprop.0+0xdc>
 800a17e:	4276      	negs	r6, r6
 800a180:	2a00      	cmp	r2, #0
 800a182:	d0f9      	beq.n	800a178 <_strtol_l.constprop.0+0xd4>
 800a184:	f1be 0f00 	cmp.w	lr, #0
 800a188:	d000      	beq.n	800a18c <_strtol_l.constprop.0+0xe8>
 800a18a:	1e69      	subs	r1, r5, #1
 800a18c:	6011      	str	r1, [r2, #0]
 800a18e:	e7f3      	b.n	800a178 <_strtol_l.constprop.0+0xd4>
 800a190:	2430      	movs	r4, #48	; 0x30
 800a192:	2b00      	cmp	r3, #0
 800a194:	d1b1      	bne.n	800a0fa <_strtol_l.constprop.0+0x56>
 800a196:	2308      	movs	r3, #8
 800a198:	e7af      	b.n	800a0fa <_strtol_l.constprop.0+0x56>
 800a19a:	2c30      	cmp	r4, #48	; 0x30
 800a19c:	d0a5      	beq.n	800a0ea <_strtol_l.constprop.0+0x46>
 800a19e:	230a      	movs	r3, #10
 800a1a0:	e7ab      	b.n	800a0fa <_strtol_l.constprop.0+0x56>
 800a1a2:	bf00      	nop
 800a1a4:	0800b721 	.word	0x0800b721

0800a1a8 <_strtol_r>:
 800a1a8:	f7ff bf7c 	b.w	800a0a4 <_strtol_l.constprop.0>

0800a1ac <__ssputs_r>:
 800a1ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a1b0:	688e      	ldr	r6, [r1, #8]
 800a1b2:	461f      	mov	r7, r3
 800a1b4:	42be      	cmp	r6, r7
 800a1b6:	680b      	ldr	r3, [r1, #0]
 800a1b8:	4682      	mov	sl, r0
 800a1ba:	460c      	mov	r4, r1
 800a1bc:	4690      	mov	r8, r2
 800a1be:	d82c      	bhi.n	800a21a <__ssputs_r+0x6e>
 800a1c0:	898a      	ldrh	r2, [r1, #12]
 800a1c2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a1c6:	d026      	beq.n	800a216 <__ssputs_r+0x6a>
 800a1c8:	6965      	ldr	r5, [r4, #20]
 800a1ca:	6909      	ldr	r1, [r1, #16]
 800a1cc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a1d0:	eba3 0901 	sub.w	r9, r3, r1
 800a1d4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a1d8:	1c7b      	adds	r3, r7, #1
 800a1da:	444b      	add	r3, r9
 800a1dc:	106d      	asrs	r5, r5, #1
 800a1de:	429d      	cmp	r5, r3
 800a1e0:	bf38      	it	cc
 800a1e2:	461d      	movcc	r5, r3
 800a1e4:	0553      	lsls	r3, r2, #21
 800a1e6:	d527      	bpl.n	800a238 <__ssputs_r+0x8c>
 800a1e8:	4629      	mov	r1, r5
 800a1ea:	f7fc fcf5 	bl	8006bd8 <_malloc_r>
 800a1ee:	4606      	mov	r6, r0
 800a1f0:	b360      	cbz	r0, 800a24c <__ssputs_r+0xa0>
 800a1f2:	6921      	ldr	r1, [r4, #16]
 800a1f4:	464a      	mov	r2, r9
 800a1f6:	f7fd fdb8 	bl	8007d6a <memcpy>
 800a1fa:	89a3      	ldrh	r3, [r4, #12]
 800a1fc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a200:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a204:	81a3      	strh	r3, [r4, #12]
 800a206:	6126      	str	r6, [r4, #16]
 800a208:	6165      	str	r5, [r4, #20]
 800a20a:	444e      	add	r6, r9
 800a20c:	eba5 0509 	sub.w	r5, r5, r9
 800a210:	6026      	str	r6, [r4, #0]
 800a212:	60a5      	str	r5, [r4, #8]
 800a214:	463e      	mov	r6, r7
 800a216:	42be      	cmp	r6, r7
 800a218:	d900      	bls.n	800a21c <__ssputs_r+0x70>
 800a21a:	463e      	mov	r6, r7
 800a21c:	6820      	ldr	r0, [r4, #0]
 800a21e:	4632      	mov	r2, r6
 800a220:	4641      	mov	r1, r8
 800a222:	f000 fba3 	bl	800a96c <memmove>
 800a226:	68a3      	ldr	r3, [r4, #8]
 800a228:	1b9b      	subs	r3, r3, r6
 800a22a:	60a3      	str	r3, [r4, #8]
 800a22c:	6823      	ldr	r3, [r4, #0]
 800a22e:	4433      	add	r3, r6
 800a230:	6023      	str	r3, [r4, #0]
 800a232:	2000      	movs	r0, #0
 800a234:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a238:	462a      	mov	r2, r5
 800a23a:	f000 ff6a 	bl	800b112 <_realloc_r>
 800a23e:	4606      	mov	r6, r0
 800a240:	2800      	cmp	r0, #0
 800a242:	d1e0      	bne.n	800a206 <__ssputs_r+0x5a>
 800a244:	6921      	ldr	r1, [r4, #16]
 800a246:	4650      	mov	r0, sl
 800a248:	f7fe fc20 	bl	8008a8c <_free_r>
 800a24c:	230c      	movs	r3, #12
 800a24e:	f8ca 3000 	str.w	r3, [sl]
 800a252:	89a3      	ldrh	r3, [r4, #12]
 800a254:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a258:	81a3      	strh	r3, [r4, #12]
 800a25a:	f04f 30ff 	mov.w	r0, #4294967295
 800a25e:	e7e9      	b.n	800a234 <__ssputs_r+0x88>

0800a260 <_svfiprintf_r>:
 800a260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a264:	4698      	mov	r8, r3
 800a266:	898b      	ldrh	r3, [r1, #12]
 800a268:	061b      	lsls	r3, r3, #24
 800a26a:	b09d      	sub	sp, #116	; 0x74
 800a26c:	4607      	mov	r7, r0
 800a26e:	460d      	mov	r5, r1
 800a270:	4614      	mov	r4, r2
 800a272:	d50e      	bpl.n	800a292 <_svfiprintf_r+0x32>
 800a274:	690b      	ldr	r3, [r1, #16]
 800a276:	b963      	cbnz	r3, 800a292 <_svfiprintf_r+0x32>
 800a278:	2140      	movs	r1, #64	; 0x40
 800a27a:	f7fc fcad 	bl	8006bd8 <_malloc_r>
 800a27e:	6028      	str	r0, [r5, #0]
 800a280:	6128      	str	r0, [r5, #16]
 800a282:	b920      	cbnz	r0, 800a28e <_svfiprintf_r+0x2e>
 800a284:	230c      	movs	r3, #12
 800a286:	603b      	str	r3, [r7, #0]
 800a288:	f04f 30ff 	mov.w	r0, #4294967295
 800a28c:	e0d0      	b.n	800a430 <_svfiprintf_r+0x1d0>
 800a28e:	2340      	movs	r3, #64	; 0x40
 800a290:	616b      	str	r3, [r5, #20]
 800a292:	2300      	movs	r3, #0
 800a294:	9309      	str	r3, [sp, #36]	; 0x24
 800a296:	2320      	movs	r3, #32
 800a298:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a29c:	f8cd 800c 	str.w	r8, [sp, #12]
 800a2a0:	2330      	movs	r3, #48	; 0x30
 800a2a2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800a448 <_svfiprintf_r+0x1e8>
 800a2a6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a2aa:	f04f 0901 	mov.w	r9, #1
 800a2ae:	4623      	mov	r3, r4
 800a2b0:	469a      	mov	sl, r3
 800a2b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a2b6:	b10a      	cbz	r2, 800a2bc <_svfiprintf_r+0x5c>
 800a2b8:	2a25      	cmp	r2, #37	; 0x25
 800a2ba:	d1f9      	bne.n	800a2b0 <_svfiprintf_r+0x50>
 800a2bc:	ebba 0b04 	subs.w	fp, sl, r4
 800a2c0:	d00b      	beq.n	800a2da <_svfiprintf_r+0x7a>
 800a2c2:	465b      	mov	r3, fp
 800a2c4:	4622      	mov	r2, r4
 800a2c6:	4629      	mov	r1, r5
 800a2c8:	4638      	mov	r0, r7
 800a2ca:	f7ff ff6f 	bl	800a1ac <__ssputs_r>
 800a2ce:	3001      	adds	r0, #1
 800a2d0:	f000 80a9 	beq.w	800a426 <_svfiprintf_r+0x1c6>
 800a2d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a2d6:	445a      	add	r2, fp
 800a2d8:	9209      	str	r2, [sp, #36]	; 0x24
 800a2da:	f89a 3000 	ldrb.w	r3, [sl]
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	f000 80a1 	beq.w	800a426 <_svfiprintf_r+0x1c6>
 800a2e4:	2300      	movs	r3, #0
 800a2e6:	f04f 32ff 	mov.w	r2, #4294967295
 800a2ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a2ee:	f10a 0a01 	add.w	sl, sl, #1
 800a2f2:	9304      	str	r3, [sp, #16]
 800a2f4:	9307      	str	r3, [sp, #28]
 800a2f6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a2fa:	931a      	str	r3, [sp, #104]	; 0x68
 800a2fc:	4654      	mov	r4, sl
 800a2fe:	2205      	movs	r2, #5
 800a300:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a304:	4850      	ldr	r0, [pc, #320]	; (800a448 <_svfiprintf_r+0x1e8>)
 800a306:	f7f5 ff63 	bl	80001d0 <memchr>
 800a30a:	9a04      	ldr	r2, [sp, #16]
 800a30c:	b9d8      	cbnz	r0, 800a346 <_svfiprintf_r+0xe6>
 800a30e:	06d0      	lsls	r0, r2, #27
 800a310:	bf44      	itt	mi
 800a312:	2320      	movmi	r3, #32
 800a314:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a318:	0711      	lsls	r1, r2, #28
 800a31a:	bf44      	itt	mi
 800a31c:	232b      	movmi	r3, #43	; 0x2b
 800a31e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a322:	f89a 3000 	ldrb.w	r3, [sl]
 800a326:	2b2a      	cmp	r3, #42	; 0x2a
 800a328:	d015      	beq.n	800a356 <_svfiprintf_r+0xf6>
 800a32a:	9a07      	ldr	r2, [sp, #28]
 800a32c:	4654      	mov	r4, sl
 800a32e:	2000      	movs	r0, #0
 800a330:	f04f 0c0a 	mov.w	ip, #10
 800a334:	4621      	mov	r1, r4
 800a336:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a33a:	3b30      	subs	r3, #48	; 0x30
 800a33c:	2b09      	cmp	r3, #9
 800a33e:	d94d      	bls.n	800a3dc <_svfiprintf_r+0x17c>
 800a340:	b1b0      	cbz	r0, 800a370 <_svfiprintf_r+0x110>
 800a342:	9207      	str	r2, [sp, #28]
 800a344:	e014      	b.n	800a370 <_svfiprintf_r+0x110>
 800a346:	eba0 0308 	sub.w	r3, r0, r8
 800a34a:	fa09 f303 	lsl.w	r3, r9, r3
 800a34e:	4313      	orrs	r3, r2
 800a350:	9304      	str	r3, [sp, #16]
 800a352:	46a2      	mov	sl, r4
 800a354:	e7d2      	b.n	800a2fc <_svfiprintf_r+0x9c>
 800a356:	9b03      	ldr	r3, [sp, #12]
 800a358:	1d19      	adds	r1, r3, #4
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	9103      	str	r1, [sp, #12]
 800a35e:	2b00      	cmp	r3, #0
 800a360:	bfbb      	ittet	lt
 800a362:	425b      	neglt	r3, r3
 800a364:	f042 0202 	orrlt.w	r2, r2, #2
 800a368:	9307      	strge	r3, [sp, #28]
 800a36a:	9307      	strlt	r3, [sp, #28]
 800a36c:	bfb8      	it	lt
 800a36e:	9204      	strlt	r2, [sp, #16]
 800a370:	7823      	ldrb	r3, [r4, #0]
 800a372:	2b2e      	cmp	r3, #46	; 0x2e
 800a374:	d10c      	bne.n	800a390 <_svfiprintf_r+0x130>
 800a376:	7863      	ldrb	r3, [r4, #1]
 800a378:	2b2a      	cmp	r3, #42	; 0x2a
 800a37a:	d134      	bne.n	800a3e6 <_svfiprintf_r+0x186>
 800a37c:	9b03      	ldr	r3, [sp, #12]
 800a37e:	1d1a      	adds	r2, r3, #4
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	9203      	str	r2, [sp, #12]
 800a384:	2b00      	cmp	r3, #0
 800a386:	bfb8      	it	lt
 800a388:	f04f 33ff 	movlt.w	r3, #4294967295
 800a38c:	3402      	adds	r4, #2
 800a38e:	9305      	str	r3, [sp, #20]
 800a390:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800a458 <_svfiprintf_r+0x1f8>
 800a394:	7821      	ldrb	r1, [r4, #0]
 800a396:	2203      	movs	r2, #3
 800a398:	4650      	mov	r0, sl
 800a39a:	f7f5 ff19 	bl	80001d0 <memchr>
 800a39e:	b138      	cbz	r0, 800a3b0 <_svfiprintf_r+0x150>
 800a3a0:	9b04      	ldr	r3, [sp, #16]
 800a3a2:	eba0 000a 	sub.w	r0, r0, sl
 800a3a6:	2240      	movs	r2, #64	; 0x40
 800a3a8:	4082      	lsls	r2, r0
 800a3aa:	4313      	orrs	r3, r2
 800a3ac:	3401      	adds	r4, #1
 800a3ae:	9304      	str	r3, [sp, #16]
 800a3b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a3b4:	4825      	ldr	r0, [pc, #148]	; (800a44c <_svfiprintf_r+0x1ec>)
 800a3b6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a3ba:	2206      	movs	r2, #6
 800a3bc:	f7f5 ff08 	bl	80001d0 <memchr>
 800a3c0:	2800      	cmp	r0, #0
 800a3c2:	d038      	beq.n	800a436 <_svfiprintf_r+0x1d6>
 800a3c4:	4b22      	ldr	r3, [pc, #136]	; (800a450 <_svfiprintf_r+0x1f0>)
 800a3c6:	bb1b      	cbnz	r3, 800a410 <_svfiprintf_r+0x1b0>
 800a3c8:	9b03      	ldr	r3, [sp, #12]
 800a3ca:	3307      	adds	r3, #7
 800a3cc:	f023 0307 	bic.w	r3, r3, #7
 800a3d0:	3308      	adds	r3, #8
 800a3d2:	9303      	str	r3, [sp, #12]
 800a3d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a3d6:	4433      	add	r3, r6
 800a3d8:	9309      	str	r3, [sp, #36]	; 0x24
 800a3da:	e768      	b.n	800a2ae <_svfiprintf_r+0x4e>
 800a3dc:	fb0c 3202 	mla	r2, ip, r2, r3
 800a3e0:	460c      	mov	r4, r1
 800a3e2:	2001      	movs	r0, #1
 800a3e4:	e7a6      	b.n	800a334 <_svfiprintf_r+0xd4>
 800a3e6:	2300      	movs	r3, #0
 800a3e8:	3401      	adds	r4, #1
 800a3ea:	9305      	str	r3, [sp, #20]
 800a3ec:	4619      	mov	r1, r3
 800a3ee:	f04f 0c0a 	mov.w	ip, #10
 800a3f2:	4620      	mov	r0, r4
 800a3f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a3f8:	3a30      	subs	r2, #48	; 0x30
 800a3fa:	2a09      	cmp	r2, #9
 800a3fc:	d903      	bls.n	800a406 <_svfiprintf_r+0x1a6>
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d0c6      	beq.n	800a390 <_svfiprintf_r+0x130>
 800a402:	9105      	str	r1, [sp, #20]
 800a404:	e7c4      	b.n	800a390 <_svfiprintf_r+0x130>
 800a406:	fb0c 2101 	mla	r1, ip, r1, r2
 800a40a:	4604      	mov	r4, r0
 800a40c:	2301      	movs	r3, #1
 800a40e:	e7f0      	b.n	800a3f2 <_svfiprintf_r+0x192>
 800a410:	ab03      	add	r3, sp, #12
 800a412:	9300      	str	r3, [sp, #0]
 800a414:	462a      	mov	r2, r5
 800a416:	4b0f      	ldr	r3, [pc, #60]	; (800a454 <_svfiprintf_r+0x1f4>)
 800a418:	a904      	add	r1, sp, #16
 800a41a:	4638      	mov	r0, r7
 800a41c:	f7fc fd08 	bl	8006e30 <_printf_float>
 800a420:	1c42      	adds	r2, r0, #1
 800a422:	4606      	mov	r6, r0
 800a424:	d1d6      	bne.n	800a3d4 <_svfiprintf_r+0x174>
 800a426:	89ab      	ldrh	r3, [r5, #12]
 800a428:	065b      	lsls	r3, r3, #25
 800a42a:	f53f af2d 	bmi.w	800a288 <_svfiprintf_r+0x28>
 800a42e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a430:	b01d      	add	sp, #116	; 0x74
 800a432:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a436:	ab03      	add	r3, sp, #12
 800a438:	9300      	str	r3, [sp, #0]
 800a43a:	462a      	mov	r2, r5
 800a43c:	4b05      	ldr	r3, [pc, #20]	; (800a454 <_svfiprintf_r+0x1f4>)
 800a43e:	a904      	add	r1, sp, #16
 800a440:	4638      	mov	r0, r7
 800a442:	f7fc ff99 	bl	8007378 <_printf_i>
 800a446:	e7eb      	b.n	800a420 <_svfiprintf_r+0x1c0>
 800a448:	0800b821 	.word	0x0800b821
 800a44c:	0800b82b 	.word	0x0800b82b
 800a450:	08006e31 	.word	0x08006e31
 800a454:	0800a1ad 	.word	0x0800a1ad
 800a458:	0800b827 	.word	0x0800b827

0800a45c <__sfputc_r>:
 800a45c:	6893      	ldr	r3, [r2, #8]
 800a45e:	3b01      	subs	r3, #1
 800a460:	2b00      	cmp	r3, #0
 800a462:	b410      	push	{r4}
 800a464:	6093      	str	r3, [r2, #8]
 800a466:	da08      	bge.n	800a47a <__sfputc_r+0x1e>
 800a468:	6994      	ldr	r4, [r2, #24]
 800a46a:	42a3      	cmp	r3, r4
 800a46c:	db01      	blt.n	800a472 <__sfputc_r+0x16>
 800a46e:	290a      	cmp	r1, #10
 800a470:	d103      	bne.n	800a47a <__sfputc_r+0x1e>
 800a472:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a476:	f000 b9e3 	b.w	800a840 <__swbuf_r>
 800a47a:	6813      	ldr	r3, [r2, #0]
 800a47c:	1c58      	adds	r0, r3, #1
 800a47e:	6010      	str	r0, [r2, #0]
 800a480:	7019      	strb	r1, [r3, #0]
 800a482:	4608      	mov	r0, r1
 800a484:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a488:	4770      	bx	lr

0800a48a <__sfputs_r>:
 800a48a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a48c:	4606      	mov	r6, r0
 800a48e:	460f      	mov	r7, r1
 800a490:	4614      	mov	r4, r2
 800a492:	18d5      	adds	r5, r2, r3
 800a494:	42ac      	cmp	r4, r5
 800a496:	d101      	bne.n	800a49c <__sfputs_r+0x12>
 800a498:	2000      	movs	r0, #0
 800a49a:	e007      	b.n	800a4ac <__sfputs_r+0x22>
 800a49c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a4a0:	463a      	mov	r2, r7
 800a4a2:	4630      	mov	r0, r6
 800a4a4:	f7ff ffda 	bl	800a45c <__sfputc_r>
 800a4a8:	1c43      	adds	r3, r0, #1
 800a4aa:	d1f3      	bne.n	800a494 <__sfputs_r+0xa>
 800a4ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a4b0 <_vfiprintf_r>:
 800a4b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4b4:	460d      	mov	r5, r1
 800a4b6:	b09d      	sub	sp, #116	; 0x74
 800a4b8:	4614      	mov	r4, r2
 800a4ba:	4698      	mov	r8, r3
 800a4bc:	4606      	mov	r6, r0
 800a4be:	b118      	cbz	r0, 800a4c8 <_vfiprintf_r+0x18>
 800a4c0:	6a03      	ldr	r3, [r0, #32]
 800a4c2:	b90b      	cbnz	r3, 800a4c8 <_vfiprintf_r+0x18>
 800a4c4:	f7fd fb16 	bl	8007af4 <__sinit>
 800a4c8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a4ca:	07d9      	lsls	r1, r3, #31
 800a4cc:	d405      	bmi.n	800a4da <_vfiprintf_r+0x2a>
 800a4ce:	89ab      	ldrh	r3, [r5, #12]
 800a4d0:	059a      	lsls	r2, r3, #22
 800a4d2:	d402      	bmi.n	800a4da <_vfiprintf_r+0x2a>
 800a4d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a4d6:	f7fd fc46 	bl	8007d66 <__retarget_lock_acquire_recursive>
 800a4da:	89ab      	ldrh	r3, [r5, #12]
 800a4dc:	071b      	lsls	r3, r3, #28
 800a4de:	d501      	bpl.n	800a4e4 <_vfiprintf_r+0x34>
 800a4e0:	692b      	ldr	r3, [r5, #16]
 800a4e2:	b99b      	cbnz	r3, 800a50c <_vfiprintf_r+0x5c>
 800a4e4:	4629      	mov	r1, r5
 800a4e6:	4630      	mov	r0, r6
 800a4e8:	f000 f9e8 	bl	800a8bc <__swsetup_r>
 800a4ec:	b170      	cbz	r0, 800a50c <_vfiprintf_r+0x5c>
 800a4ee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a4f0:	07dc      	lsls	r4, r3, #31
 800a4f2:	d504      	bpl.n	800a4fe <_vfiprintf_r+0x4e>
 800a4f4:	f04f 30ff 	mov.w	r0, #4294967295
 800a4f8:	b01d      	add	sp, #116	; 0x74
 800a4fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4fe:	89ab      	ldrh	r3, [r5, #12]
 800a500:	0598      	lsls	r0, r3, #22
 800a502:	d4f7      	bmi.n	800a4f4 <_vfiprintf_r+0x44>
 800a504:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a506:	f7fd fc2f 	bl	8007d68 <__retarget_lock_release_recursive>
 800a50a:	e7f3      	b.n	800a4f4 <_vfiprintf_r+0x44>
 800a50c:	2300      	movs	r3, #0
 800a50e:	9309      	str	r3, [sp, #36]	; 0x24
 800a510:	2320      	movs	r3, #32
 800a512:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a516:	f8cd 800c 	str.w	r8, [sp, #12]
 800a51a:	2330      	movs	r3, #48	; 0x30
 800a51c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800a6d0 <_vfiprintf_r+0x220>
 800a520:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a524:	f04f 0901 	mov.w	r9, #1
 800a528:	4623      	mov	r3, r4
 800a52a:	469a      	mov	sl, r3
 800a52c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a530:	b10a      	cbz	r2, 800a536 <_vfiprintf_r+0x86>
 800a532:	2a25      	cmp	r2, #37	; 0x25
 800a534:	d1f9      	bne.n	800a52a <_vfiprintf_r+0x7a>
 800a536:	ebba 0b04 	subs.w	fp, sl, r4
 800a53a:	d00b      	beq.n	800a554 <_vfiprintf_r+0xa4>
 800a53c:	465b      	mov	r3, fp
 800a53e:	4622      	mov	r2, r4
 800a540:	4629      	mov	r1, r5
 800a542:	4630      	mov	r0, r6
 800a544:	f7ff ffa1 	bl	800a48a <__sfputs_r>
 800a548:	3001      	adds	r0, #1
 800a54a:	f000 80a9 	beq.w	800a6a0 <_vfiprintf_r+0x1f0>
 800a54e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a550:	445a      	add	r2, fp
 800a552:	9209      	str	r2, [sp, #36]	; 0x24
 800a554:	f89a 3000 	ldrb.w	r3, [sl]
 800a558:	2b00      	cmp	r3, #0
 800a55a:	f000 80a1 	beq.w	800a6a0 <_vfiprintf_r+0x1f0>
 800a55e:	2300      	movs	r3, #0
 800a560:	f04f 32ff 	mov.w	r2, #4294967295
 800a564:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a568:	f10a 0a01 	add.w	sl, sl, #1
 800a56c:	9304      	str	r3, [sp, #16]
 800a56e:	9307      	str	r3, [sp, #28]
 800a570:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a574:	931a      	str	r3, [sp, #104]	; 0x68
 800a576:	4654      	mov	r4, sl
 800a578:	2205      	movs	r2, #5
 800a57a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a57e:	4854      	ldr	r0, [pc, #336]	; (800a6d0 <_vfiprintf_r+0x220>)
 800a580:	f7f5 fe26 	bl	80001d0 <memchr>
 800a584:	9a04      	ldr	r2, [sp, #16]
 800a586:	b9d8      	cbnz	r0, 800a5c0 <_vfiprintf_r+0x110>
 800a588:	06d1      	lsls	r1, r2, #27
 800a58a:	bf44      	itt	mi
 800a58c:	2320      	movmi	r3, #32
 800a58e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a592:	0713      	lsls	r3, r2, #28
 800a594:	bf44      	itt	mi
 800a596:	232b      	movmi	r3, #43	; 0x2b
 800a598:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a59c:	f89a 3000 	ldrb.w	r3, [sl]
 800a5a0:	2b2a      	cmp	r3, #42	; 0x2a
 800a5a2:	d015      	beq.n	800a5d0 <_vfiprintf_r+0x120>
 800a5a4:	9a07      	ldr	r2, [sp, #28]
 800a5a6:	4654      	mov	r4, sl
 800a5a8:	2000      	movs	r0, #0
 800a5aa:	f04f 0c0a 	mov.w	ip, #10
 800a5ae:	4621      	mov	r1, r4
 800a5b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a5b4:	3b30      	subs	r3, #48	; 0x30
 800a5b6:	2b09      	cmp	r3, #9
 800a5b8:	d94d      	bls.n	800a656 <_vfiprintf_r+0x1a6>
 800a5ba:	b1b0      	cbz	r0, 800a5ea <_vfiprintf_r+0x13a>
 800a5bc:	9207      	str	r2, [sp, #28]
 800a5be:	e014      	b.n	800a5ea <_vfiprintf_r+0x13a>
 800a5c0:	eba0 0308 	sub.w	r3, r0, r8
 800a5c4:	fa09 f303 	lsl.w	r3, r9, r3
 800a5c8:	4313      	orrs	r3, r2
 800a5ca:	9304      	str	r3, [sp, #16]
 800a5cc:	46a2      	mov	sl, r4
 800a5ce:	e7d2      	b.n	800a576 <_vfiprintf_r+0xc6>
 800a5d0:	9b03      	ldr	r3, [sp, #12]
 800a5d2:	1d19      	adds	r1, r3, #4
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	9103      	str	r1, [sp, #12]
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	bfbb      	ittet	lt
 800a5dc:	425b      	neglt	r3, r3
 800a5de:	f042 0202 	orrlt.w	r2, r2, #2
 800a5e2:	9307      	strge	r3, [sp, #28]
 800a5e4:	9307      	strlt	r3, [sp, #28]
 800a5e6:	bfb8      	it	lt
 800a5e8:	9204      	strlt	r2, [sp, #16]
 800a5ea:	7823      	ldrb	r3, [r4, #0]
 800a5ec:	2b2e      	cmp	r3, #46	; 0x2e
 800a5ee:	d10c      	bne.n	800a60a <_vfiprintf_r+0x15a>
 800a5f0:	7863      	ldrb	r3, [r4, #1]
 800a5f2:	2b2a      	cmp	r3, #42	; 0x2a
 800a5f4:	d134      	bne.n	800a660 <_vfiprintf_r+0x1b0>
 800a5f6:	9b03      	ldr	r3, [sp, #12]
 800a5f8:	1d1a      	adds	r2, r3, #4
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	9203      	str	r2, [sp, #12]
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	bfb8      	it	lt
 800a602:	f04f 33ff 	movlt.w	r3, #4294967295
 800a606:	3402      	adds	r4, #2
 800a608:	9305      	str	r3, [sp, #20]
 800a60a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800a6e0 <_vfiprintf_r+0x230>
 800a60e:	7821      	ldrb	r1, [r4, #0]
 800a610:	2203      	movs	r2, #3
 800a612:	4650      	mov	r0, sl
 800a614:	f7f5 fddc 	bl	80001d0 <memchr>
 800a618:	b138      	cbz	r0, 800a62a <_vfiprintf_r+0x17a>
 800a61a:	9b04      	ldr	r3, [sp, #16]
 800a61c:	eba0 000a 	sub.w	r0, r0, sl
 800a620:	2240      	movs	r2, #64	; 0x40
 800a622:	4082      	lsls	r2, r0
 800a624:	4313      	orrs	r3, r2
 800a626:	3401      	adds	r4, #1
 800a628:	9304      	str	r3, [sp, #16]
 800a62a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a62e:	4829      	ldr	r0, [pc, #164]	; (800a6d4 <_vfiprintf_r+0x224>)
 800a630:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a634:	2206      	movs	r2, #6
 800a636:	f7f5 fdcb 	bl	80001d0 <memchr>
 800a63a:	2800      	cmp	r0, #0
 800a63c:	d03f      	beq.n	800a6be <_vfiprintf_r+0x20e>
 800a63e:	4b26      	ldr	r3, [pc, #152]	; (800a6d8 <_vfiprintf_r+0x228>)
 800a640:	bb1b      	cbnz	r3, 800a68a <_vfiprintf_r+0x1da>
 800a642:	9b03      	ldr	r3, [sp, #12]
 800a644:	3307      	adds	r3, #7
 800a646:	f023 0307 	bic.w	r3, r3, #7
 800a64a:	3308      	adds	r3, #8
 800a64c:	9303      	str	r3, [sp, #12]
 800a64e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a650:	443b      	add	r3, r7
 800a652:	9309      	str	r3, [sp, #36]	; 0x24
 800a654:	e768      	b.n	800a528 <_vfiprintf_r+0x78>
 800a656:	fb0c 3202 	mla	r2, ip, r2, r3
 800a65a:	460c      	mov	r4, r1
 800a65c:	2001      	movs	r0, #1
 800a65e:	e7a6      	b.n	800a5ae <_vfiprintf_r+0xfe>
 800a660:	2300      	movs	r3, #0
 800a662:	3401      	adds	r4, #1
 800a664:	9305      	str	r3, [sp, #20]
 800a666:	4619      	mov	r1, r3
 800a668:	f04f 0c0a 	mov.w	ip, #10
 800a66c:	4620      	mov	r0, r4
 800a66e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a672:	3a30      	subs	r2, #48	; 0x30
 800a674:	2a09      	cmp	r2, #9
 800a676:	d903      	bls.n	800a680 <_vfiprintf_r+0x1d0>
 800a678:	2b00      	cmp	r3, #0
 800a67a:	d0c6      	beq.n	800a60a <_vfiprintf_r+0x15a>
 800a67c:	9105      	str	r1, [sp, #20]
 800a67e:	e7c4      	b.n	800a60a <_vfiprintf_r+0x15a>
 800a680:	fb0c 2101 	mla	r1, ip, r1, r2
 800a684:	4604      	mov	r4, r0
 800a686:	2301      	movs	r3, #1
 800a688:	e7f0      	b.n	800a66c <_vfiprintf_r+0x1bc>
 800a68a:	ab03      	add	r3, sp, #12
 800a68c:	9300      	str	r3, [sp, #0]
 800a68e:	462a      	mov	r2, r5
 800a690:	4b12      	ldr	r3, [pc, #72]	; (800a6dc <_vfiprintf_r+0x22c>)
 800a692:	a904      	add	r1, sp, #16
 800a694:	4630      	mov	r0, r6
 800a696:	f7fc fbcb 	bl	8006e30 <_printf_float>
 800a69a:	4607      	mov	r7, r0
 800a69c:	1c78      	adds	r0, r7, #1
 800a69e:	d1d6      	bne.n	800a64e <_vfiprintf_r+0x19e>
 800a6a0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a6a2:	07d9      	lsls	r1, r3, #31
 800a6a4:	d405      	bmi.n	800a6b2 <_vfiprintf_r+0x202>
 800a6a6:	89ab      	ldrh	r3, [r5, #12]
 800a6a8:	059a      	lsls	r2, r3, #22
 800a6aa:	d402      	bmi.n	800a6b2 <_vfiprintf_r+0x202>
 800a6ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a6ae:	f7fd fb5b 	bl	8007d68 <__retarget_lock_release_recursive>
 800a6b2:	89ab      	ldrh	r3, [r5, #12]
 800a6b4:	065b      	lsls	r3, r3, #25
 800a6b6:	f53f af1d 	bmi.w	800a4f4 <_vfiprintf_r+0x44>
 800a6ba:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a6bc:	e71c      	b.n	800a4f8 <_vfiprintf_r+0x48>
 800a6be:	ab03      	add	r3, sp, #12
 800a6c0:	9300      	str	r3, [sp, #0]
 800a6c2:	462a      	mov	r2, r5
 800a6c4:	4b05      	ldr	r3, [pc, #20]	; (800a6dc <_vfiprintf_r+0x22c>)
 800a6c6:	a904      	add	r1, sp, #16
 800a6c8:	4630      	mov	r0, r6
 800a6ca:	f7fc fe55 	bl	8007378 <_printf_i>
 800a6ce:	e7e4      	b.n	800a69a <_vfiprintf_r+0x1ea>
 800a6d0:	0800b821 	.word	0x0800b821
 800a6d4:	0800b82b 	.word	0x0800b82b
 800a6d8:	08006e31 	.word	0x08006e31
 800a6dc:	0800a48b 	.word	0x0800a48b
 800a6e0:	0800b827 	.word	0x0800b827

0800a6e4 <__sflush_r>:
 800a6e4:	898a      	ldrh	r2, [r1, #12]
 800a6e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a6ea:	4605      	mov	r5, r0
 800a6ec:	0710      	lsls	r0, r2, #28
 800a6ee:	460c      	mov	r4, r1
 800a6f0:	d458      	bmi.n	800a7a4 <__sflush_r+0xc0>
 800a6f2:	684b      	ldr	r3, [r1, #4]
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	dc05      	bgt.n	800a704 <__sflush_r+0x20>
 800a6f8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	dc02      	bgt.n	800a704 <__sflush_r+0x20>
 800a6fe:	2000      	movs	r0, #0
 800a700:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a704:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a706:	2e00      	cmp	r6, #0
 800a708:	d0f9      	beq.n	800a6fe <__sflush_r+0x1a>
 800a70a:	2300      	movs	r3, #0
 800a70c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a710:	682f      	ldr	r7, [r5, #0]
 800a712:	6a21      	ldr	r1, [r4, #32]
 800a714:	602b      	str	r3, [r5, #0]
 800a716:	d032      	beq.n	800a77e <__sflush_r+0x9a>
 800a718:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a71a:	89a3      	ldrh	r3, [r4, #12]
 800a71c:	075a      	lsls	r2, r3, #29
 800a71e:	d505      	bpl.n	800a72c <__sflush_r+0x48>
 800a720:	6863      	ldr	r3, [r4, #4]
 800a722:	1ac0      	subs	r0, r0, r3
 800a724:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a726:	b10b      	cbz	r3, 800a72c <__sflush_r+0x48>
 800a728:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a72a:	1ac0      	subs	r0, r0, r3
 800a72c:	2300      	movs	r3, #0
 800a72e:	4602      	mov	r2, r0
 800a730:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a732:	6a21      	ldr	r1, [r4, #32]
 800a734:	4628      	mov	r0, r5
 800a736:	47b0      	blx	r6
 800a738:	1c43      	adds	r3, r0, #1
 800a73a:	89a3      	ldrh	r3, [r4, #12]
 800a73c:	d106      	bne.n	800a74c <__sflush_r+0x68>
 800a73e:	6829      	ldr	r1, [r5, #0]
 800a740:	291d      	cmp	r1, #29
 800a742:	d82b      	bhi.n	800a79c <__sflush_r+0xb8>
 800a744:	4a29      	ldr	r2, [pc, #164]	; (800a7ec <__sflush_r+0x108>)
 800a746:	410a      	asrs	r2, r1
 800a748:	07d6      	lsls	r6, r2, #31
 800a74a:	d427      	bmi.n	800a79c <__sflush_r+0xb8>
 800a74c:	2200      	movs	r2, #0
 800a74e:	6062      	str	r2, [r4, #4]
 800a750:	04d9      	lsls	r1, r3, #19
 800a752:	6922      	ldr	r2, [r4, #16]
 800a754:	6022      	str	r2, [r4, #0]
 800a756:	d504      	bpl.n	800a762 <__sflush_r+0x7e>
 800a758:	1c42      	adds	r2, r0, #1
 800a75a:	d101      	bne.n	800a760 <__sflush_r+0x7c>
 800a75c:	682b      	ldr	r3, [r5, #0]
 800a75e:	b903      	cbnz	r3, 800a762 <__sflush_r+0x7e>
 800a760:	6560      	str	r0, [r4, #84]	; 0x54
 800a762:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a764:	602f      	str	r7, [r5, #0]
 800a766:	2900      	cmp	r1, #0
 800a768:	d0c9      	beq.n	800a6fe <__sflush_r+0x1a>
 800a76a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a76e:	4299      	cmp	r1, r3
 800a770:	d002      	beq.n	800a778 <__sflush_r+0x94>
 800a772:	4628      	mov	r0, r5
 800a774:	f7fe f98a 	bl	8008a8c <_free_r>
 800a778:	2000      	movs	r0, #0
 800a77a:	6360      	str	r0, [r4, #52]	; 0x34
 800a77c:	e7c0      	b.n	800a700 <__sflush_r+0x1c>
 800a77e:	2301      	movs	r3, #1
 800a780:	4628      	mov	r0, r5
 800a782:	47b0      	blx	r6
 800a784:	1c41      	adds	r1, r0, #1
 800a786:	d1c8      	bne.n	800a71a <__sflush_r+0x36>
 800a788:	682b      	ldr	r3, [r5, #0]
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d0c5      	beq.n	800a71a <__sflush_r+0x36>
 800a78e:	2b1d      	cmp	r3, #29
 800a790:	d001      	beq.n	800a796 <__sflush_r+0xb2>
 800a792:	2b16      	cmp	r3, #22
 800a794:	d101      	bne.n	800a79a <__sflush_r+0xb6>
 800a796:	602f      	str	r7, [r5, #0]
 800a798:	e7b1      	b.n	800a6fe <__sflush_r+0x1a>
 800a79a:	89a3      	ldrh	r3, [r4, #12]
 800a79c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a7a0:	81a3      	strh	r3, [r4, #12]
 800a7a2:	e7ad      	b.n	800a700 <__sflush_r+0x1c>
 800a7a4:	690f      	ldr	r7, [r1, #16]
 800a7a6:	2f00      	cmp	r7, #0
 800a7a8:	d0a9      	beq.n	800a6fe <__sflush_r+0x1a>
 800a7aa:	0793      	lsls	r3, r2, #30
 800a7ac:	680e      	ldr	r6, [r1, #0]
 800a7ae:	bf08      	it	eq
 800a7b0:	694b      	ldreq	r3, [r1, #20]
 800a7b2:	600f      	str	r7, [r1, #0]
 800a7b4:	bf18      	it	ne
 800a7b6:	2300      	movne	r3, #0
 800a7b8:	eba6 0807 	sub.w	r8, r6, r7
 800a7bc:	608b      	str	r3, [r1, #8]
 800a7be:	f1b8 0f00 	cmp.w	r8, #0
 800a7c2:	dd9c      	ble.n	800a6fe <__sflush_r+0x1a>
 800a7c4:	6a21      	ldr	r1, [r4, #32]
 800a7c6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a7c8:	4643      	mov	r3, r8
 800a7ca:	463a      	mov	r2, r7
 800a7cc:	4628      	mov	r0, r5
 800a7ce:	47b0      	blx	r6
 800a7d0:	2800      	cmp	r0, #0
 800a7d2:	dc06      	bgt.n	800a7e2 <__sflush_r+0xfe>
 800a7d4:	89a3      	ldrh	r3, [r4, #12]
 800a7d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a7da:	81a3      	strh	r3, [r4, #12]
 800a7dc:	f04f 30ff 	mov.w	r0, #4294967295
 800a7e0:	e78e      	b.n	800a700 <__sflush_r+0x1c>
 800a7e2:	4407      	add	r7, r0
 800a7e4:	eba8 0800 	sub.w	r8, r8, r0
 800a7e8:	e7e9      	b.n	800a7be <__sflush_r+0xda>
 800a7ea:	bf00      	nop
 800a7ec:	dfbffffe 	.word	0xdfbffffe

0800a7f0 <_fflush_r>:
 800a7f0:	b538      	push	{r3, r4, r5, lr}
 800a7f2:	690b      	ldr	r3, [r1, #16]
 800a7f4:	4605      	mov	r5, r0
 800a7f6:	460c      	mov	r4, r1
 800a7f8:	b913      	cbnz	r3, 800a800 <_fflush_r+0x10>
 800a7fa:	2500      	movs	r5, #0
 800a7fc:	4628      	mov	r0, r5
 800a7fe:	bd38      	pop	{r3, r4, r5, pc}
 800a800:	b118      	cbz	r0, 800a80a <_fflush_r+0x1a>
 800a802:	6a03      	ldr	r3, [r0, #32]
 800a804:	b90b      	cbnz	r3, 800a80a <_fflush_r+0x1a>
 800a806:	f7fd f975 	bl	8007af4 <__sinit>
 800a80a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d0f3      	beq.n	800a7fa <_fflush_r+0xa>
 800a812:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a814:	07d0      	lsls	r0, r2, #31
 800a816:	d404      	bmi.n	800a822 <_fflush_r+0x32>
 800a818:	0599      	lsls	r1, r3, #22
 800a81a:	d402      	bmi.n	800a822 <_fflush_r+0x32>
 800a81c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a81e:	f7fd faa2 	bl	8007d66 <__retarget_lock_acquire_recursive>
 800a822:	4628      	mov	r0, r5
 800a824:	4621      	mov	r1, r4
 800a826:	f7ff ff5d 	bl	800a6e4 <__sflush_r>
 800a82a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a82c:	07da      	lsls	r2, r3, #31
 800a82e:	4605      	mov	r5, r0
 800a830:	d4e4      	bmi.n	800a7fc <_fflush_r+0xc>
 800a832:	89a3      	ldrh	r3, [r4, #12]
 800a834:	059b      	lsls	r3, r3, #22
 800a836:	d4e1      	bmi.n	800a7fc <_fflush_r+0xc>
 800a838:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a83a:	f7fd fa95 	bl	8007d68 <__retarget_lock_release_recursive>
 800a83e:	e7dd      	b.n	800a7fc <_fflush_r+0xc>

0800a840 <__swbuf_r>:
 800a840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a842:	460e      	mov	r6, r1
 800a844:	4614      	mov	r4, r2
 800a846:	4605      	mov	r5, r0
 800a848:	b118      	cbz	r0, 800a852 <__swbuf_r+0x12>
 800a84a:	6a03      	ldr	r3, [r0, #32]
 800a84c:	b90b      	cbnz	r3, 800a852 <__swbuf_r+0x12>
 800a84e:	f7fd f951 	bl	8007af4 <__sinit>
 800a852:	69a3      	ldr	r3, [r4, #24]
 800a854:	60a3      	str	r3, [r4, #8]
 800a856:	89a3      	ldrh	r3, [r4, #12]
 800a858:	071a      	lsls	r2, r3, #28
 800a85a:	d525      	bpl.n	800a8a8 <__swbuf_r+0x68>
 800a85c:	6923      	ldr	r3, [r4, #16]
 800a85e:	b31b      	cbz	r3, 800a8a8 <__swbuf_r+0x68>
 800a860:	6823      	ldr	r3, [r4, #0]
 800a862:	6922      	ldr	r2, [r4, #16]
 800a864:	1a98      	subs	r0, r3, r2
 800a866:	6963      	ldr	r3, [r4, #20]
 800a868:	b2f6      	uxtb	r6, r6
 800a86a:	4283      	cmp	r3, r0
 800a86c:	4637      	mov	r7, r6
 800a86e:	dc04      	bgt.n	800a87a <__swbuf_r+0x3a>
 800a870:	4621      	mov	r1, r4
 800a872:	4628      	mov	r0, r5
 800a874:	f7ff ffbc 	bl	800a7f0 <_fflush_r>
 800a878:	b9e0      	cbnz	r0, 800a8b4 <__swbuf_r+0x74>
 800a87a:	68a3      	ldr	r3, [r4, #8]
 800a87c:	3b01      	subs	r3, #1
 800a87e:	60a3      	str	r3, [r4, #8]
 800a880:	6823      	ldr	r3, [r4, #0]
 800a882:	1c5a      	adds	r2, r3, #1
 800a884:	6022      	str	r2, [r4, #0]
 800a886:	701e      	strb	r6, [r3, #0]
 800a888:	6962      	ldr	r2, [r4, #20]
 800a88a:	1c43      	adds	r3, r0, #1
 800a88c:	429a      	cmp	r2, r3
 800a88e:	d004      	beq.n	800a89a <__swbuf_r+0x5a>
 800a890:	89a3      	ldrh	r3, [r4, #12]
 800a892:	07db      	lsls	r3, r3, #31
 800a894:	d506      	bpl.n	800a8a4 <__swbuf_r+0x64>
 800a896:	2e0a      	cmp	r6, #10
 800a898:	d104      	bne.n	800a8a4 <__swbuf_r+0x64>
 800a89a:	4621      	mov	r1, r4
 800a89c:	4628      	mov	r0, r5
 800a89e:	f7ff ffa7 	bl	800a7f0 <_fflush_r>
 800a8a2:	b938      	cbnz	r0, 800a8b4 <__swbuf_r+0x74>
 800a8a4:	4638      	mov	r0, r7
 800a8a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a8a8:	4621      	mov	r1, r4
 800a8aa:	4628      	mov	r0, r5
 800a8ac:	f000 f806 	bl	800a8bc <__swsetup_r>
 800a8b0:	2800      	cmp	r0, #0
 800a8b2:	d0d5      	beq.n	800a860 <__swbuf_r+0x20>
 800a8b4:	f04f 37ff 	mov.w	r7, #4294967295
 800a8b8:	e7f4      	b.n	800a8a4 <__swbuf_r+0x64>
	...

0800a8bc <__swsetup_r>:
 800a8bc:	b538      	push	{r3, r4, r5, lr}
 800a8be:	4b2a      	ldr	r3, [pc, #168]	; (800a968 <__swsetup_r+0xac>)
 800a8c0:	4605      	mov	r5, r0
 800a8c2:	6818      	ldr	r0, [r3, #0]
 800a8c4:	460c      	mov	r4, r1
 800a8c6:	b118      	cbz	r0, 800a8d0 <__swsetup_r+0x14>
 800a8c8:	6a03      	ldr	r3, [r0, #32]
 800a8ca:	b90b      	cbnz	r3, 800a8d0 <__swsetup_r+0x14>
 800a8cc:	f7fd f912 	bl	8007af4 <__sinit>
 800a8d0:	89a3      	ldrh	r3, [r4, #12]
 800a8d2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a8d6:	0718      	lsls	r0, r3, #28
 800a8d8:	d422      	bmi.n	800a920 <__swsetup_r+0x64>
 800a8da:	06d9      	lsls	r1, r3, #27
 800a8dc:	d407      	bmi.n	800a8ee <__swsetup_r+0x32>
 800a8de:	2309      	movs	r3, #9
 800a8e0:	602b      	str	r3, [r5, #0]
 800a8e2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a8e6:	81a3      	strh	r3, [r4, #12]
 800a8e8:	f04f 30ff 	mov.w	r0, #4294967295
 800a8ec:	e034      	b.n	800a958 <__swsetup_r+0x9c>
 800a8ee:	0758      	lsls	r0, r3, #29
 800a8f0:	d512      	bpl.n	800a918 <__swsetup_r+0x5c>
 800a8f2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a8f4:	b141      	cbz	r1, 800a908 <__swsetup_r+0x4c>
 800a8f6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a8fa:	4299      	cmp	r1, r3
 800a8fc:	d002      	beq.n	800a904 <__swsetup_r+0x48>
 800a8fe:	4628      	mov	r0, r5
 800a900:	f7fe f8c4 	bl	8008a8c <_free_r>
 800a904:	2300      	movs	r3, #0
 800a906:	6363      	str	r3, [r4, #52]	; 0x34
 800a908:	89a3      	ldrh	r3, [r4, #12]
 800a90a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a90e:	81a3      	strh	r3, [r4, #12]
 800a910:	2300      	movs	r3, #0
 800a912:	6063      	str	r3, [r4, #4]
 800a914:	6923      	ldr	r3, [r4, #16]
 800a916:	6023      	str	r3, [r4, #0]
 800a918:	89a3      	ldrh	r3, [r4, #12]
 800a91a:	f043 0308 	orr.w	r3, r3, #8
 800a91e:	81a3      	strh	r3, [r4, #12]
 800a920:	6923      	ldr	r3, [r4, #16]
 800a922:	b94b      	cbnz	r3, 800a938 <__swsetup_r+0x7c>
 800a924:	89a3      	ldrh	r3, [r4, #12]
 800a926:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a92a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a92e:	d003      	beq.n	800a938 <__swsetup_r+0x7c>
 800a930:	4621      	mov	r1, r4
 800a932:	4628      	mov	r0, r5
 800a934:	f000 fc62 	bl	800b1fc <__smakebuf_r>
 800a938:	89a0      	ldrh	r0, [r4, #12]
 800a93a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a93e:	f010 0301 	ands.w	r3, r0, #1
 800a942:	d00a      	beq.n	800a95a <__swsetup_r+0x9e>
 800a944:	2300      	movs	r3, #0
 800a946:	60a3      	str	r3, [r4, #8]
 800a948:	6963      	ldr	r3, [r4, #20]
 800a94a:	425b      	negs	r3, r3
 800a94c:	61a3      	str	r3, [r4, #24]
 800a94e:	6923      	ldr	r3, [r4, #16]
 800a950:	b943      	cbnz	r3, 800a964 <__swsetup_r+0xa8>
 800a952:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a956:	d1c4      	bne.n	800a8e2 <__swsetup_r+0x26>
 800a958:	bd38      	pop	{r3, r4, r5, pc}
 800a95a:	0781      	lsls	r1, r0, #30
 800a95c:	bf58      	it	pl
 800a95e:	6963      	ldrpl	r3, [r4, #20]
 800a960:	60a3      	str	r3, [r4, #8]
 800a962:	e7f4      	b.n	800a94e <__swsetup_r+0x92>
 800a964:	2000      	movs	r0, #0
 800a966:	e7f7      	b.n	800a958 <__swsetup_r+0x9c>
 800a968:	2000006c 	.word	0x2000006c

0800a96c <memmove>:
 800a96c:	4288      	cmp	r0, r1
 800a96e:	b510      	push	{r4, lr}
 800a970:	eb01 0402 	add.w	r4, r1, r2
 800a974:	d902      	bls.n	800a97c <memmove+0x10>
 800a976:	4284      	cmp	r4, r0
 800a978:	4623      	mov	r3, r4
 800a97a:	d807      	bhi.n	800a98c <memmove+0x20>
 800a97c:	1e43      	subs	r3, r0, #1
 800a97e:	42a1      	cmp	r1, r4
 800a980:	d008      	beq.n	800a994 <memmove+0x28>
 800a982:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a986:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a98a:	e7f8      	b.n	800a97e <memmove+0x12>
 800a98c:	4402      	add	r2, r0
 800a98e:	4601      	mov	r1, r0
 800a990:	428a      	cmp	r2, r1
 800a992:	d100      	bne.n	800a996 <memmove+0x2a>
 800a994:	bd10      	pop	{r4, pc}
 800a996:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a99a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a99e:	e7f7      	b.n	800a990 <memmove+0x24>

0800a9a0 <strncmp>:
 800a9a0:	b510      	push	{r4, lr}
 800a9a2:	b16a      	cbz	r2, 800a9c0 <strncmp+0x20>
 800a9a4:	3901      	subs	r1, #1
 800a9a6:	1884      	adds	r4, r0, r2
 800a9a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a9ac:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a9b0:	429a      	cmp	r2, r3
 800a9b2:	d103      	bne.n	800a9bc <strncmp+0x1c>
 800a9b4:	42a0      	cmp	r0, r4
 800a9b6:	d001      	beq.n	800a9bc <strncmp+0x1c>
 800a9b8:	2a00      	cmp	r2, #0
 800a9ba:	d1f5      	bne.n	800a9a8 <strncmp+0x8>
 800a9bc:	1ad0      	subs	r0, r2, r3
 800a9be:	bd10      	pop	{r4, pc}
 800a9c0:	4610      	mov	r0, r2
 800a9c2:	e7fc      	b.n	800a9be <strncmp+0x1e>
 800a9c4:	0000      	movs	r0, r0
	...

0800a9c8 <nan>:
 800a9c8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800a9d0 <nan+0x8>
 800a9cc:	4770      	bx	lr
 800a9ce:	bf00      	nop
 800a9d0:	00000000 	.word	0x00000000
 800a9d4:	7ff80000 	.word	0x7ff80000

0800a9d8 <__assert_func>:
 800a9d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a9da:	4614      	mov	r4, r2
 800a9dc:	461a      	mov	r2, r3
 800a9de:	4b09      	ldr	r3, [pc, #36]	; (800aa04 <__assert_func+0x2c>)
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	4605      	mov	r5, r0
 800a9e4:	68d8      	ldr	r0, [r3, #12]
 800a9e6:	b14c      	cbz	r4, 800a9fc <__assert_func+0x24>
 800a9e8:	4b07      	ldr	r3, [pc, #28]	; (800aa08 <__assert_func+0x30>)
 800a9ea:	9100      	str	r1, [sp, #0]
 800a9ec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a9f0:	4906      	ldr	r1, [pc, #24]	; (800aa0c <__assert_func+0x34>)
 800a9f2:	462b      	mov	r3, r5
 800a9f4:	f000 fbca 	bl	800b18c <fiprintf>
 800a9f8:	f000 fc5e 	bl	800b2b8 <abort>
 800a9fc:	4b04      	ldr	r3, [pc, #16]	; (800aa10 <__assert_func+0x38>)
 800a9fe:	461c      	mov	r4, r3
 800aa00:	e7f3      	b.n	800a9ea <__assert_func+0x12>
 800aa02:	bf00      	nop
 800aa04:	2000006c 	.word	0x2000006c
 800aa08:	0800b83a 	.word	0x0800b83a
 800aa0c:	0800b847 	.word	0x0800b847
 800aa10:	0800b875 	.word	0x0800b875

0800aa14 <_calloc_r>:
 800aa14:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800aa16:	fba1 2402 	umull	r2, r4, r1, r2
 800aa1a:	b94c      	cbnz	r4, 800aa30 <_calloc_r+0x1c>
 800aa1c:	4611      	mov	r1, r2
 800aa1e:	9201      	str	r2, [sp, #4]
 800aa20:	f7fc f8da 	bl	8006bd8 <_malloc_r>
 800aa24:	9a01      	ldr	r2, [sp, #4]
 800aa26:	4605      	mov	r5, r0
 800aa28:	b930      	cbnz	r0, 800aa38 <_calloc_r+0x24>
 800aa2a:	4628      	mov	r0, r5
 800aa2c:	b003      	add	sp, #12
 800aa2e:	bd30      	pop	{r4, r5, pc}
 800aa30:	220c      	movs	r2, #12
 800aa32:	6002      	str	r2, [r0, #0]
 800aa34:	2500      	movs	r5, #0
 800aa36:	e7f8      	b.n	800aa2a <_calloc_r+0x16>
 800aa38:	4621      	mov	r1, r4
 800aa3a:	f7fd f906 	bl	8007c4a <memset>
 800aa3e:	e7f4      	b.n	800aa2a <_calloc_r+0x16>

0800aa40 <rshift>:
 800aa40:	6903      	ldr	r3, [r0, #16]
 800aa42:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800aa46:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800aa4a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800aa4e:	f100 0414 	add.w	r4, r0, #20
 800aa52:	dd45      	ble.n	800aae0 <rshift+0xa0>
 800aa54:	f011 011f 	ands.w	r1, r1, #31
 800aa58:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800aa5c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800aa60:	d10c      	bne.n	800aa7c <rshift+0x3c>
 800aa62:	f100 0710 	add.w	r7, r0, #16
 800aa66:	4629      	mov	r1, r5
 800aa68:	42b1      	cmp	r1, r6
 800aa6a:	d334      	bcc.n	800aad6 <rshift+0x96>
 800aa6c:	1a9b      	subs	r3, r3, r2
 800aa6e:	009b      	lsls	r3, r3, #2
 800aa70:	1eea      	subs	r2, r5, #3
 800aa72:	4296      	cmp	r6, r2
 800aa74:	bf38      	it	cc
 800aa76:	2300      	movcc	r3, #0
 800aa78:	4423      	add	r3, r4
 800aa7a:	e015      	b.n	800aaa8 <rshift+0x68>
 800aa7c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800aa80:	f1c1 0820 	rsb	r8, r1, #32
 800aa84:	40cf      	lsrs	r7, r1
 800aa86:	f105 0e04 	add.w	lr, r5, #4
 800aa8a:	46a1      	mov	r9, r4
 800aa8c:	4576      	cmp	r6, lr
 800aa8e:	46f4      	mov	ip, lr
 800aa90:	d815      	bhi.n	800aabe <rshift+0x7e>
 800aa92:	1a9a      	subs	r2, r3, r2
 800aa94:	0092      	lsls	r2, r2, #2
 800aa96:	3a04      	subs	r2, #4
 800aa98:	3501      	adds	r5, #1
 800aa9a:	42ae      	cmp	r6, r5
 800aa9c:	bf38      	it	cc
 800aa9e:	2200      	movcc	r2, #0
 800aaa0:	18a3      	adds	r3, r4, r2
 800aaa2:	50a7      	str	r7, [r4, r2]
 800aaa4:	b107      	cbz	r7, 800aaa8 <rshift+0x68>
 800aaa6:	3304      	adds	r3, #4
 800aaa8:	1b1a      	subs	r2, r3, r4
 800aaaa:	42a3      	cmp	r3, r4
 800aaac:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800aab0:	bf08      	it	eq
 800aab2:	2300      	moveq	r3, #0
 800aab4:	6102      	str	r2, [r0, #16]
 800aab6:	bf08      	it	eq
 800aab8:	6143      	streq	r3, [r0, #20]
 800aaba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800aabe:	f8dc c000 	ldr.w	ip, [ip]
 800aac2:	fa0c fc08 	lsl.w	ip, ip, r8
 800aac6:	ea4c 0707 	orr.w	r7, ip, r7
 800aaca:	f849 7b04 	str.w	r7, [r9], #4
 800aace:	f85e 7b04 	ldr.w	r7, [lr], #4
 800aad2:	40cf      	lsrs	r7, r1
 800aad4:	e7da      	b.n	800aa8c <rshift+0x4c>
 800aad6:	f851 cb04 	ldr.w	ip, [r1], #4
 800aada:	f847 cf04 	str.w	ip, [r7, #4]!
 800aade:	e7c3      	b.n	800aa68 <rshift+0x28>
 800aae0:	4623      	mov	r3, r4
 800aae2:	e7e1      	b.n	800aaa8 <rshift+0x68>

0800aae4 <__hexdig_fun>:
 800aae4:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800aae8:	2b09      	cmp	r3, #9
 800aaea:	d802      	bhi.n	800aaf2 <__hexdig_fun+0xe>
 800aaec:	3820      	subs	r0, #32
 800aaee:	b2c0      	uxtb	r0, r0
 800aaf0:	4770      	bx	lr
 800aaf2:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800aaf6:	2b05      	cmp	r3, #5
 800aaf8:	d801      	bhi.n	800aafe <__hexdig_fun+0x1a>
 800aafa:	3847      	subs	r0, #71	; 0x47
 800aafc:	e7f7      	b.n	800aaee <__hexdig_fun+0xa>
 800aafe:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800ab02:	2b05      	cmp	r3, #5
 800ab04:	d801      	bhi.n	800ab0a <__hexdig_fun+0x26>
 800ab06:	3827      	subs	r0, #39	; 0x27
 800ab08:	e7f1      	b.n	800aaee <__hexdig_fun+0xa>
 800ab0a:	2000      	movs	r0, #0
 800ab0c:	4770      	bx	lr
	...

0800ab10 <__gethex>:
 800ab10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab14:	4617      	mov	r7, r2
 800ab16:	680a      	ldr	r2, [r1, #0]
 800ab18:	b085      	sub	sp, #20
 800ab1a:	f102 0b02 	add.w	fp, r2, #2
 800ab1e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800ab22:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800ab26:	4681      	mov	r9, r0
 800ab28:	468a      	mov	sl, r1
 800ab2a:	9302      	str	r3, [sp, #8]
 800ab2c:	32fe      	adds	r2, #254	; 0xfe
 800ab2e:	eb02 030b 	add.w	r3, r2, fp
 800ab32:	46d8      	mov	r8, fp
 800ab34:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800ab38:	9301      	str	r3, [sp, #4]
 800ab3a:	2830      	cmp	r0, #48	; 0x30
 800ab3c:	d0f7      	beq.n	800ab2e <__gethex+0x1e>
 800ab3e:	f7ff ffd1 	bl	800aae4 <__hexdig_fun>
 800ab42:	4604      	mov	r4, r0
 800ab44:	2800      	cmp	r0, #0
 800ab46:	d138      	bne.n	800abba <__gethex+0xaa>
 800ab48:	49a7      	ldr	r1, [pc, #668]	; (800ade8 <__gethex+0x2d8>)
 800ab4a:	2201      	movs	r2, #1
 800ab4c:	4640      	mov	r0, r8
 800ab4e:	f7ff ff27 	bl	800a9a0 <strncmp>
 800ab52:	4606      	mov	r6, r0
 800ab54:	2800      	cmp	r0, #0
 800ab56:	d169      	bne.n	800ac2c <__gethex+0x11c>
 800ab58:	f898 0001 	ldrb.w	r0, [r8, #1]
 800ab5c:	465d      	mov	r5, fp
 800ab5e:	f7ff ffc1 	bl	800aae4 <__hexdig_fun>
 800ab62:	2800      	cmp	r0, #0
 800ab64:	d064      	beq.n	800ac30 <__gethex+0x120>
 800ab66:	465a      	mov	r2, fp
 800ab68:	7810      	ldrb	r0, [r2, #0]
 800ab6a:	2830      	cmp	r0, #48	; 0x30
 800ab6c:	4690      	mov	r8, r2
 800ab6e:	f102 0201 	add.w	r2, r2, #1
 800ab72:	d0f9      	beq.n	800ab68 <__gethex+0x58>
 800ab74:	f7ff ffb6 	bl	800aae4 <__hexdig_fun>
 800ab78:	2301      	movs	r3, #1
 800ab7a:	fab0 f480 	clz	r4, r0
 800ab7e:	0964      	lsrs	r4, r4, #5
 800ab80:	465e      	mov	r6, fp
 800ab82:	9301      	str	r3, [sp, #4]
 800ab84:	4642      	mov	r2, r8
 800ab86:	4615      	mov	r5, r2
 800ab88:	3201      	adds	r2, #1
 800ab8a:	7828      	ldrb	r0, [r5, #0]
 800ab8c:	f7ff ffaa 	bl	800aae4 <__hexdig_fun>
 800ab90:	2800      	cmp	r0, #0
 800ab92:	d1f8      	bne.n	800ab86 <__gethex+0x76>
 800ab94:	4994      	ldr	r1, [pc, #592]	; (800ade8 <__gethex+0x2d8>)
 800ab96:	2201      	movs	r2, #1
 800ab98:	4628      	mov	r0, r5
 800ab9a:	f7ff ff01 	bl	800a9a0 <strncmp>
 800ab9e:	b978      	cbnz	r0, 800abc0 <__gethex+0xb0>
 800aba0:	b946      	cbnz	r6, 800abb4 <__gethex+0xa4>
 800aba2:	1c6e      	adds	r6, r5, #1
 800aba4:	4632      	mov	r2, r6
 800aba6:	4615      	mov	r5, r2
 800aba8:	3201      	adds	r2, #1
 800abaa:	7828      	ldrb	r0, [r5, #0]
 800abac:	f7ff ff9a 	bl	800aae4 <__hexdig_fun>
 800abb0:	2800      	cmp	r0, #0
 800abb2:	d1f8      	bne.n	800aba6 <__gethex+0x96>
 800abb4:	1b73      	subs	r3, r6, r5
 800abb6:	009e      	lsls	r6, r3, #2
 800abb8:	e004      	b.n	800abc4 <__gethex+0xb4>
 800abba:	2400      	movs	r4, #0
 800abbc:	4626      	mov	r6, r4
 800abbe:	e7e1      	b.n	800ab84 <__gethex+0x74>
 800abc0:	2e00      	cmp	r6, #0
 800abc2:	d1f7      	bne.n	800abb4 <__gethex+0xa4>
 800abc4:	782b      	ldrb	r3, [r5, #0]
 800abc6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800abca:	2b50      	cmp	r3, #80	; 0x50
 800abcc:	d13d      	bne.n	800ac4a <__gethex+0x13a>
 800abce:	786b      	ldrb	r3, [r5, #1]
 800abd0:	2b2b      	cmp	r3, #43	; 0x2b
 800abd2:	d02f      	beq.n	800ac34 <__gethex+0x124>
 800abd4:	2b2d      	cmp	r3, #45	; 0x2d
 800abd6:	d031      	beq.n	800ac3c <__gethex+0x12c>
 800abd8:	1c69      	adds	r1, r5, #1
 800abda:	f04f 0b00 	mov.w	fp, #0
 800abde:	7808      	ldrb	r0, [r1, #0]
 800abe0:	f7ff ff80 	bl	800aae4 <__hexdig_fun>
 800abe4:	1e42      	subs	r2, r0, #1
 800abe6:	b2d2      	uxtb	r2, r2
 800abe8:	2a18      	cmp	r2, #24
 800abea:	d82e      	bhi.n	800ac4a <__gethex+0x13a>
 800abec:	f1a0 0210 	sub.w	r2, r0, #16
 800abf0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800abf4:	f7ff ff76 	bl	800aae4 <__hexdig_fun>
 800abf8:	f100 3cff 	add.w	ip, r0, #4294967295
 800abfc:	fa5f fc8c 	uxtb.w	ip, ip
 800ac00:	f1bc 0f18 	cmp.w	ip, #24
 800ac04:	d91d      	bls.n	800ac42 <__gethex+0x132>
 800ac06:	f1bb 0f00 	cmp.w	fp, #0
 800ac0a:	d000      	beq.n	800ac0e <__gethex+0xfe>
 800ac0c:	4252      	negs	r2, r2
 800ac0e:	4416      	add	r6, r2
 800ac10:	f8ca 1000 	str.w	r1, [sl]
 800ac14:	b1dc      	cbz	r4, 800ac4e <__gethex+0x13e>
 800ac16:	9b01      	ldr	r3, [sp, #4]
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	bf14      	ite	ne
 800ac1c:	f04f 0800 	movne.w	r8, #0
 800ac20:	f04f 0806 	moveq.w	r8, #6
 800ac24:	4640      	mov	r0, r8
 800ac26:	b005      	add	sp, #20
 800ac28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac2c:	4645      	mov	r5, r8
 800ac2e:	4626      	mov	r6, r4
 800ac30:	2401      	movs	r4, #1
 800ac32:	e7c7      	b.n	800abc4 <__gethex+0xb4>
 800ac34:	f04f 0b00 	mov.w	fp, #0
 800ac38:	1ca9      	adds	r1, r5, #2
 800ac3a:	e7d0      	b.n	800abde <__gethex+0xce>
 800ac3c:	f04f 0b01 	mov.w	fp, #1
 800ac40:	e7fa      	b.n	800ac38 <__gethex+0x128>
 800ac42:	230a      	movs	r3, #10
 800ac44:	fb03 0002 	mla	r0, r3, r2, r0
 800ac48:	e7d0      	b.n	800abec <__gethex+0xdc>
 800ac4a:	4629      	mov	r1, r5
 800ac4c:	e7e0      	b.n	800ac10 <__gethex+0x100>
 800ac4e:	eba5 0308 	sub.w	r3, r5, r8
 800ac52:	3b01      	subs	r3, #1
 800ac54:	4621      	mov	r1, r4
 800ac56:	2b07      	cmp	r3, #7
 800ac58:	dc0a      	bgt.n	800ac70 <__gethex+0x160>
 800ac5a:	4648      	mov	r0, r9
 800ac5c:	f7fd ff62 	bl	8008b24 <_Balloc>
 800ac60:	4604      	mov	r4, r0
 800ac62:	b940      	cbnz	r0, 800ac76 <__gethex+0x166>
 800ac64:	4b61      	ldr	r3, [pc, #388]	; (800adec <__gethex+0x2dc>)
 800ac66:	4602      	mov	r2, r0
 800ac68:	21e4      	movs	r1, #228	; 0xe4
 800ac6a:	4861      	ldr	r0, [pc, #388]	; (800adf0 <__gethex+0x2e0>)
 800ac6c:	f7ff feb4 	bl	800a9d8 <__assert_func>
 800ac70:	3101      	adds	r1, #1
 800ac72:	105b      	asrs	r3, r3, #1
 800ac74:	e7ef      	b.n	800ac56 <__gethex+0x146>
 800ac76:	f100 0a14 	add.w	sl, r0, #20
 800ac7a:	2300      	movs	r3, #0
 800ac7c:	495a      	ldr	r1, [pc, #360]	; (800ade8 <__gethex+0x2d8>)
 800ac7e:	f8cd a004 	str.w	sl, [sp, #4]
 800ac82:	469b      	mov	fp, r3
 800ac84:	45a8      	cmp	r8, r5
 800ac86:	d342      	bcc.n	800ad0e <__gethex+0x1fe>
 800ac88:	9801      	ldr	r0, [sp, #4]
 800ac8a:	f840 bb04 	str.w	fp, [r0], #4
 800ac8e:	eba0 000a 	sub.w	r0, r0, sl
 800ac92:	1080      	asrs	r0, r0, #2
 800ac94:	6120      	str	r0, [r4, #16]
 800ac96:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800ac9a:	4658      	mov	r0, fp
 800ac9c:	f7fe f834 	bl	8008d08 <__hi0bits>
 800aca0:	683d      	ldr	r5, [r7, #0]
 800aca2:	eba8 0000 	sub.w	r0, r8, r0
 800aca6:	42a8      	cmp	r0, r5
 800aca8:	dd59      	ble.n	800ad5e <__gethex+0x24e>
 800acaa:	eba0 0805 	sub.w	r8, r0, r5
 800acae:	4641      	mov	r1, r8
 800acb0:	4620      	mov	r0, r4
 800acb2:	f7fe fbc3 	bl	800943c <__any_on>
 800acb6:	4683      	mov	fp, r0
 800acb8:	b1b8      	cbz	r0, 800acea <__gethex+0x1da>
 800acba:	f108 33ff 	add.w	r3, r8, #4294967295
 800acbe:	1159      	asrs	r1, r3, #5
 800acc0:	f003 021f 	and.w	r2, r3, #31
 800acc4:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800acc8:	f04f 0b01 	mov.w	fp, #1
 800accc:	fa0b f202 	lsl.w	r2, fp, r2
 800acd0:	420a      	tst	r2, r1
 800acd2:	d00a      	beq.n	800acea <__gethex+0x1da>
 800acd4:	455b      	cmp	r3, fp
 800acd6:	dd06      	ble.n	800ace6 <__gethex+0x1d6>
 800acd8:	f1a8 0102 	sub.w	r1, r8, #2
 800acdc:	4620      	mov	r0, r4
 800acde:	f7fe fbad 	bl	800943c <__any_on>
 800ace2:	2800      	cmp	r0, #0
 800ace4:	d138      	bne.n	800ad58 <__gethex+0x248>
 800ace6:	f04f 0b02 	mov.w	fp, #2
 800acea:	4641      	mov	r1, r8
 800acec:	4620      	mov	r0, r4
 800acee:	f7ff fea7 	bl	800aa40 <rshift>
 800acf2:	4446      	add	r6, r8
 800acf4:	68bb      	ldr	r3, [r7, #8]
 800acf6:	42b3      	cmp	r3, r6
 800acf8:	da41      	bge.n	800ad7e <__gethex+0x26e>
 800acfa:	4621      	mov	r1, r4
 800acfc:	4648      	mov	r0, r9
 800acfe:	f7fd ff51 	bl	8008ba4 <_Bfree>
 800ad02:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ad04:	2300      	movs	r3, #0
 800ad06:	6013      	str	r3, [r2, #0]
 800ad08:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800ad0c:	e78a      	b.n	800ac24 <__gethex+0x114>
 800ad0e:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800ad12:	2a2e      	cmp	r2, #46	; 0x2e
 800ad14:	d014      	beq.n	800ad40 <__gethex+0x230>
 800ad16:	2b20      	cmp	r3, #32
 800ad18:	d106      	bne.n	800ad28 <__gethex+0x218>
 800ad1a:	9b01      	ldr	r3, [sp, #4]
 800ad1c:	f843 bb04 	str.w	fp, [r3], #4
 800ad20:	f04f 0b00 	mov.w	fp, #0
 800ad24:	9301      	str	r3, [sp, #4]
 800ad26:	465b      	mov	r3, fp
 800ad28:	7828      	ldrb	r0, [r5, #0]
 800ad2a:	9303      	str	r3, [sp, #12]
 800ad2c:	f7ff feda 	bl	800aae4 <__hexdig_fun>
 800ad30:	9b03      	ldr	r3, [sp, #12]
 800ad32:	f000 000f 	and.w	r0, r0, #15
 800ad36:	4098      	lsls	r0, r3
 800ad38:	ea4b 0b00 	orr.w	fp, fp, r0
 800ad3c:	3304      	adds	r3, #4
 800ad3e:	e7a1      	b.n	800ac84 <__gethex+0x174>
 800ad40:	45a8      	cmp	r8, r5
 800ad42:	d8e8      	bhi.n	800ad16 <__gethex+0x206>
 800ad44:	2201      	movs	r2, #1
 800ad46:	4628      	mov	r0, r5
 800ad48:	9303      	str	r3, [sp, #12]
 800ad4a:	f7ff fe29 	bl	800a9a0 <strncmp>
 800ad4e:	4926      	ldr	r1, [pc, #152]	; (800ade8 <__gethex+0x2d8>)
 800ad50:	9b03      	ldr	r3, [sp, #12]
 800ad52:	2800      	cmp	r0, #0
 800ad54:	d1df      	bne.n	800ad16 <__gethex+0x206>
 800ad56:	e795      	b.n	800ac84 <__gethex+0x174>
 800ad58:	f04f 0b03 	mov.w	fp, #3
 800ad5c:	e7c5      	b.n	800acea <__gethex+0x1da>
 800ad5e:	da0b      	bge.n	800ad78 <__gethex+0x268>
 800ad60:	eba5 0800 	sub.w	r8, r5, r0
 800ad64:	4621      	mov	r1, r4
 800ad66:	4642      	mov	r2, r8
 800ad68:	4648      	mov	r0, r9
 800ad6a:	f7fe f935 	bl	8008fd8 <__lshift>
 800ad6e:	eba6 0608 	sub.w	r6, r6, r8
 800ad72:	4604      	mov	r4, r0
 800ad74:	f100 0a14 	add.w	sl, r0, #20
 800ad78:	f04f 0b00 	mov.w	fp, #0
 800ad7c:	e7ba      	b.n	800acf4 <__gethex+0x1e4>
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	42b3      	cmp	r3, r6
 800ad82:	dd73      	ble.n	800ae6c <__gethex+0x35c>
 800ad84:	1b9e      	subs	r6, r3, r6
 800ad86:	42b5      	cmp	r5, r6
 800ad88:	dc34      	bgt.n	800adf4 <__gethex+0x2e4>
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	2b02      	cmp	r3, #2
 800ad8e:	d023      	beq.n	800add8 <__gethex+0x2c8>
 800ad90:	2b03      	cmp	r3, #3
 800ad92:	d025      	beq.n	800ade0 <__gethex+0x2d0>
 800ad94:	2b01      	cmp	r3, #1
 800ad96:	d115      	bne.n	800adc4 <__gethex+0x2b4>
 800ad98:	42b5      	cmp	r5, r6
 800ad9a:	d113      	bne.n	800adc4 <__gethex+0x2b4>
 800ad9c:	2d01      	cmp	r5, #1
 800ad9e:	d10b      	bne.n	800adb8 <__gethex+0x2a8>
 800ada0:	9a02      	ldr	r2, [sp, #8]
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	6013      	str	r3, [r2, #0]
 800ada6:	2301      	movs	r3, #1
 800ada8:	6123      	str	r3, [r4, #16]
 800adaa:	f8ca 3000 	str.w	r3, [sl]
 800adae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800adb0:	f04f 0862 	mov.w	r8, #98	; 0x62
 800adb4:	601c      	str	r4, [r3, #0]
 800adb6:	e735      	b.n	800ac24 <__gethex+0x114>
 800adb8:	1e69      	subs	r1, r5, #1
 800adba:	4620      	mov	r0, r4
 800adbc:	f7fe fb3e 	bl	800943c <__any_on>
 800adc0:	2800      	cmp	r0, #0
 800adc2:	d1ed      	bne.n	800ada0 <__gethex+0x290>
 800adc4:	4621      	mov	r1, r4
 800adc6:	4648      	mov	r0, r9
 800adc8:	f7fd feec 	bl	8008ba4 <_Bfree>
 800adcc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800adce:	2300      	movs	r3, #0
 800add0:	6013      	str	r3, [r2, #0]
 800add2:	f04f 0850 	mov.w	r8, #80	; 0x50
 800add6:	e725      	b.n	800ac24 <__gethex+0x114>
 800add8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800adda:	2b00      	cmp	r3, #0
 800addc:	d1f2      	bne.n	800adc4 <__gethex+0x2b4>
 800adde:	e7df      	b.n	800ada0 <__gethex+0x290>
 800ade0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d1dc      	bne.n	800ada0 <__gethex+0x290>
 800ade6:	e7ed      	b.n	800adc4 <__gethex+0x2b4>
 800ade8:	0800b6cc 	.word	0x0800b6cc
 800adec:	0800b565 	.word	0x0800b565
 800adf0:	0800b876 	.word	0x0800b876
 800adf4:	f106 38ff 	add.w	r8, r6, #4294967295
 800adf8:	f1bb 0f00 	cmp.w	fp, #0
 800adfc:	d133      	bne.n	800ae66 <__gethex+0x356>
 800adfe:	f1b8 0f00 	cmp.w	r8, #0
 800ae02:	d004      	beq.n	800ae0e <__gethex+0x2fe>
 800ae04:	4641      	mov	r1, r8
 800ae06:	4620      	mov	r0, r4
 800ae08:	f7fe fb18 	bl	800943c <__any_on>
 800ae0c:	4683      	mov	fp, r0
 800ae0e:	ea4f 1268 	mov.w	r2, r8, asr #5
 800ae12:	2301      	movs	r3, #1
 800ae14:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800ae18:	f008 081f 	and.w	r8, r8, #31
 800ae1c:	fa03 f308 	lsl.w	r3, r3, r8
 800ae20:	4213      	tst	r3, r2
 800ae22:	4631      	mov	r1, r6
 800ae24:	4620      	mov	r0, r4
 800ae26:	bf18      	it	ne
 800ae28:	f04b 0b02 	orrne.w	fp, fp, #2
 800ae2c:	1bad      	subs	r5, r5, r6
 800ae2e:	f7ff fe07 	bl	800aa40 <rshift>
 800ae32:	687e      	ldr	r6, [r7, #4]
 800ae34:	f04f 0802 	mov.w	r8, #2
 800ae38:	f1bb 0f00 	cmp.w	fp, #0
 800ae3c:	d04a      	beq.n	800aed4 <__gethex+0x3c4>
 800ae3e:	68fb      	ldr	r3, [r7, #12]
 800ae40:	2b02      	cmp	r3, #2
 800ae42:	d016      	beq.n	800ae72 <__gethex+0x362>
 800ae44:	2b03      	cmp	r3, #3
 800ae46:	d018      	beq.n	800ae7a <__gethex+0x36a>
 800ae48:	2b01      	cmp	r3, #1
 800ae4a:	d109      	bne.n	800ae60 <__gethex+0x350>
 800ae4c:	f01b 0f02 	tst.w	fp, #2
 800ae50:	d006      	beq.n	800ae60 <__gethex+0x350>
 800ae52:	f8da 3000 	ldr.w	r3, [sl]
 800ae56:	ea4b 0b03 	orr.w	fp, fp, r3
 800ae5a:	f01b 0f01 	tst.w	fp, #1
 800ae5e:	d10f      	bne.n	800ae80 <__gethex+0x370>
 800ae60:	f048 0810 	orr.w	r8, r8, #16
 800ae64:	e036      	b.n	800aed4 <__gethex+0x3c4>
 800ae66:	f04f 0b01 	mov.w	fp, #1
 800ae6a:	e7d0      	b.n	800ae0e <__gethex+0x2fe>
 800ae6c:	f04f 0801 	mov.w	r8, #1
 800ae70:	e7e2      	b.n	800ae38 <__gethex+0x328>
 800ae72:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ae74:	f1c3 0301 	rsb	r3, r3, #1
 800ae78:	930f      	str	r3, [sp, #60]	; 0x3c
 800ae7a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d0ef      	beq.n	800ae60 <__gethex+0x350>
 800ae80:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ae84:	f104 0214 	add.w	r2, r4, #20
 800ae88:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800ae8c:	9301      	str	r3, [sp, #4]
 800ae8e:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800ae92:	2300      	movs	r3, #0
 800ae94:	4694      	mov	ip, r2
 800ae96:	f852 1b04 	ldr.w	r1, [r2], #4
 800ae9a:	f1b1 3fff 	cmp.w	r1, #4294967295
 800ae9e:	d01e      	beq.n	800aede <__gethex+0x3ce>
 800aea0:	3101      	adds	r1, #1
 800aea2:	f8cc 1000 	str.w	r1, [ip]
 800aea6:	f1b8 0f02 	cmp.w	r8, #2
 800aeaa:	f104 0214 	add.w	r2, r4, #20
 800aeae:	d13d      	bne.n	800af2c <__gethex+0x41c>
 800aeb0:	683b      	ldr	r3, [r7, #0]
 800aeb2:	3b01      	subs	r3, #1
 800aeb4:	42ab      	cmp	r3, r5
 800aeb6:	d10b      	bne.n	800aed0 <__gethex+0x3c0>
 800aeb8:	1169      	asrs	r1, r5, #5
 800aeba:	2301      	movs	r3, #1
 800aebc:	f005 051f 	and.w	r5, r5, #31
 800aec0:	fa03 f505 	lsl.w	r5, r3, r5
 800aec4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800aec8:	421d      	tst	r5, r3
 800aeca:	bf18      	it	ne
 800aecc:	f04f 0801 	movne.w	r8, #1
 800aed0:	f048 0820 	orr.w	r8, r8, #32
 800aed4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aed6:	601c      	str	r4, [r3, #0]
 800aed8:	9b02      	ldr	r3, [sp, #8]
 800aeda:	601e      	str	r6, [r3, #0]
 800aedc:	e6a2      	b.n	800ac24 <__gethex+0x114>
 800aede:	4290      	cmp	r0, r2
 800aee0:	f842 3c04 	str.w	r3, [r2, #-4]
 800aee4:	d8d6      	bhi.n	800ae94 <__gethex+0x384>
 800aee6:	68a2      	ldr	r2, [r4, #8]
 800aee8:	4593      	cmp	fp, r2
 800aeea:	db17      	blt.n	800af1c <__gethex+0x40c>
 800aeec:	6861      	ldr	r1, [r4, #4]
 800aeee:	4648      	mov	r0, r9
 800aef0:	3101      	adds	r1, #1
 800aef2:	f7fd fe17 	bl	8008b24 <_Balloc>
 800aef6:	4682      	mov	sl, r0
 800aef8:	b918      	cbnz	r0, 800af02 <__gethex+0x3f2>
 800aefa:	4b1b      	ldr	r3, [pc, #108]	; (800af68 <__gethex+0x458>)
 800aefc:	4602      	mov	r2, r0
 800aefe:	2184      	movs	r1, #132	; 0x84
 800af00:	e6b3      	b.n	800ac6a <__gethex+0x15a>
 800af02:	6922      	ldr	r2, [r4, #16]
 800af04:	3202      	adds	r2, #2
 800af06:	f104 010c 	add.w	r1, r4, #12
 800af0a:	0092      	lsls	r2, r2, #2
 800af0c:	300c      	adds	r0, #12
 800af0e:	f7fc ff2c 	bl	8007d6a <memcpy>
 800af12:	4621      	mov	r1, r4
 800af14:	4648      	mov	r0, r9
 800af16:	f7fd fe45 	bl	8008ba4 <_Bfree>
 800af1a:	4654      	mov	r4, sl
 800af1c:	6922      	ldr	r2, [r4, #16]
 800af1e:	1c51      	adds	r1, r2, #1
 800af20:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800af24:	6121      	str	r1, [r4, #16]
 800af26:	2101      	movs	r1, #1
 800af28:	6151      	str	r1, [r2, #20]
 800af2a:	e7bc      	b.n	800aea6 <__gethex+0x396>
 800af2c:	6921      	ldr	r1, [r4, #16]
 800af2e:	4559      	cmp	r1, fp
 800af30:	dd0b      	ble.n	800af4a <__gethex+0x43a>
 800af32:	2101      	movs	r1, #1
 800af34:	4620      	mov	r0, r4
 800af36:	f7ff fd83 	bl	800aa40 <rshift>
 800af3a:	68bb      	ldr	r3, [r7, #8]
 800af3c:	3601      	adds	r6, #1
 800af3e:	42b3      	cmp	r3, r6
 800af40:	f6ff aedb 	blt.w	800acfa <__gethex+0x1ea>
 800af44:	f04f 0801 	mov.w	r8, #1
 800af48:	e7c2      	b.n	800aed0 <__gethex+0x3c0>
 800af4a:	f015 051f 	ands.w	r5, r5, #31
 800af4e:	d0f9      	beq.n	800af44 <__gethex+0x434>
 800af50:	9b01      	ldr	r3, [sp, #4]
 800af52:	441a      	add	r2, r3
 800af54:	f1c5 0520 	rsb	r5, r5, #32
 800af58:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800af5c:	f7fd fed4 	bl	8008d08 <__hi0bits>
 800af60:	42a8      	cmp	r0, r5
 800af62:	dbe6      	blt.n	800af32 <__gethex+0x422>
 800af64:	e7ee      	b.n	800af44 <__gethex+0x434>
 800af66:	bf00      	nop
 800af68:	0800b565 	.word	0x0800b565

0800af6c <L_shift>:
 800af6c:	f1c2 0208 	rsb	r2, r2, #8
 800af70:	0092      	lsls	r2, r2, #2
 800af72:	b570      	push	{r4, r5, r6, lr}
 800af74:	f1c2 0620 	rsb	r6, r2, #32
 800af78:	6843      	ldr	r3, [r0, #4]
 800af7a:	6804      	ldr	r4, [r0, #0]
 800af7c:	fa03 f506 	lsl.w	r5, r3, r6
 800af80:	432c      	orrs	r4, r5
 800af82:	40d3      	lsrs	r3, r2
 800af84:	6004      	str	r4, [r0, #0]
 800af86:	f840 3f04 	str.w	r3, [r0, #4]!
 800af8a:	4288      	cmp	r0, r1
 800af8c:	d3f4      	bcc.n	800af78 <L_shift+0xc>
 800af8e:	bd70      	pop	{r4, r5, r6, pc}

0800af90 <__match>:
 800af90:	b530      	push	{r4, r5, lr}
 800af92:	6803      	ldr	r3, [r0, #0]
 800af94:	3301      	adds	r3, #1
 800af96:	f811 4b01 	ldrb.w	r4, [r1], #1
 800af9a:	b914      	cbnz	r4, 800afa2 <__match+0x12>
 800af9c:	6003      	str	r3, [r0, #0]
 800af9e:	2001      	movs	r0, #1
 800afa0:	bd30      	pop	{r4, r5, pc}
 800afa2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800afa6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800afaa:	2d19      	cmp	r5, #25
 800afac:	bf98      	it	ls
 800afae:	3220      	addls	r2, #32
 800afb0:	42a2      	cmp	r2, r4
 800afb2:	d0f0      	beq.n	800af96 <__match+0x6>
 800afb4:	2000      	movs	r0, #0
 800afb6:	e7f3      	b.n	800afa0 <__match+0x10>

0800afb8 <__hexnan>:
 800afb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afbc:	680b      	ldr	r3, [r1, #0]
 800afbe:	6801      	ldr	r1, [r0, #0]
 800afc0:	115e      	asrs	r6, r3, #5
 800afc2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800afc6:	f013 031f 	ands.w	r3, r3, #31
 800afca:	b087      	sub	sp, #28
 800afcc:	bf18      	it	ne
 800afce:	3604      	addne	r6, #4
 800afd0:	2500      	movs	r5, #0
 800afd2:	1f37      	subs	r7, r6, #4
 800afd4:	4682      	mov	sl, r0
 800afd6:	4690      	mov	r8, r2
 800afd8:	9301      	str	r3, [sp, #4]
 800afda:	f846 5c04 	str.w	r5, [r6, #-4]
 800afde:	46b9      	mov	r9, r7
 800afe0:	463c      	mov	r4, r7
 800afe2:	9502      	str	r5, [sp, #8]
 800afe4:	46ab      	mov	fp, r5
 800afe6:	784a      	ldrb	r2, [r1, #1]
 800afe8:	1c4b      	adds	r3, r1, #1
 800afea:	9303      	str	r3, [sp, #12]
 800afec:	b342      	cbz	r2, 800b040 <__hexnan+0x88>
 800afee:	4610      	mov	r0, r2
 800aff0:	9105      	str	r1, [sp, #20]
 800aff2:	9204      	str	r2, [sp, #16]
 800aff4:	f7ff fd76 	bl	800aae4 <__hexdig_fun>
 800aff8:	2800      	cmp	r0, #0
 800affa:	d14f      	bne.n	800b09c <__hexnan+0xe4>
 800affc:	9a04      	ldr	r2, [sp, #16]
 800affe:	9905      	ldr	r1, [sp, #20]
 800b000:	2a20      	cmp	r2, #32
 800b002:	d818      	bhi.n	800b036 <__hexnan+0x7e>
 800b004:	9b02      	ldr	r3, [sp, #8]
 800b006:	459b      	cmp	fp, r3
 800b008:	dd13      	ble.n	800b032 <__hexnan+0x7a>
 800b00a:	454c      	cmp	r4, r9
 800b00c:	d206      	bcs.n	800b01c <__hexnan+0x64>
 800b00e:	2d07      	cmp	r5, #7
 800b010:	dc04      	bgt.n	800b01c <__hexnan+0x64>
 800b012:	462a      	mov	r2, r5
 800b014:	4649      	mov	r1, r9
 800b016:	4620      	mov	r0, r4
 800b018:	f7ff ffa8 	bl	800af6c <L_shift>
 800b01c:	4544      	cmp	r4, r8
 800b01e:	d950      	bls.n	800b0c2 <__hexnan+0x10a>
 800b020:	2300      	movs	r3, #0
 800b022:	f1a4 0904 	sub.w	r9, r4, #4
 800b026:	f844 3c04 	str.w	r3, [r4, #-4]
 800b02a:	f8cd b008 	str.w	fp, [sp, #8]
 800b02e:	464c      	mov	r4, r9
 800b030:	461d      	mov	r5, r3
 800b032:	9903      	ldr	r1, [sp, #12]
 800b034:	e7d7      	b.n	800afe6 <__hexnan+0x2e>
 800b036:	2a29      	cmp	r2, #41	; 0x29
 800b038:	d155      	bne.n	800b0e6 <__hexnan+0x12e>
 800b03a:	3102      	adds	r1, #2
 800b03c:	f8ca 1000 	str.w	r1, [sl]
 800b040:	f1bb 0f00 	cmp.w	fp, #0
 800b044:	d04f      	beq.n	800b0e6 <__hexnan+0x12e>
 800b046:	454c      	cmp	r4, r9
 800b048:	d206      	bcs.n	800b058 <__hexnan+0xa0>
 800b04a:	2d07      	cmp	r5, #7
 800b04c:	dc04      	bgt.n	800b058 <__hexnan+0xa0>
 800b04e:	462a      	mov	r2, r5
 800b050:	4649      	mov	r1, r9
 800b052:	4620      	mov	r0, r4
 800b054:	f7ff ff8a 	bl	800af6c <L_shift>
 800b058:	4544      	cmp	r4, r8
 800b05a:	d934      	bls.n	800b0c6 <__hexnan+0x10e>
 800b05c:	f1a8 0204 	sub.w	r2, r8, #4
 800b060:	4623      	mov	r3, r4
 800b062:	f853 1b04 	ldr.w	r1, [r3], #4
 800b066:	f842 1f04 	str.w	r1, [r2, #4]!
 800b06a:	429f      	cmp	r7, r3
 800b06c:	d2f9      	bcs.n	800b062 <__hexnan+0xaa>
 800b06e:	1b3b      	subs	r3, r7, r4
 800b070:	f023 0303 	bic.w	r3, r3, #3
 800b074:	3304      	adds	r3, #4
 800b076:	3e03      	subs	r6, #3
 800b078:	3401      	adds	r4, #1
 800b07a:	42a6      	cmp	r6, r4
 800b07c:	bf38      	it	cc
 800b07e:	2304      	movcc	r3, #4
 800b080:	4443      	add	r3, r8
 800b082:	2200      	movs	r2, #0
 800b084:	f843 2b04 	str.w	r2, [r3], #4
 800b088:	429f      	cmp	r7, r3
 800b08a:	d2fb      	bcs.n	800b084 <__hexnan+0xcc>
 800b08c:	683b      	ldr	r3, [r7, #0]
 800b08e:	b91b      	cbnz	r3, 800b098 <__hexnan+0xe0>
 800b090:	4547      	cmp	r7, r8
 800b092:	d126      	bne.n	800b0e2 <__hexnan+0x12a>
 800b094:	2301      	movs	r3, #1
 800b096:	603b      	str	r3, [r7, #0]
 800b098:	2005      	movs	r0, #5
 800b09a:	e025      	b.n	800b0e8 <__hexnan+0x130>
 800b09c:	3501      	adds	r5, #1
 800b09e:	2d08      	cmp	r5, #8
 800b0a0:	f10b 0b01 	add.w	fp, fp, #1
 800b0a4:	dd06      	ble.n	800b0b4 <__hexnan+0xfc>
 800b0a6:	4544      	cmp	r4, r8
 800b0a8:	d9c3      	bls.n	800b032 <__hexnan+0x7a>
 800b0aa:	2300      	movs	r3, #0
 800b0ac:	f844 3c04 	str.w	r3, [r4, #-4]
 800b0b0:	2501      	movs	r5, #1
 800b0b2:	3c04      	subs	r4, #4
 800b0b4:	6822      	ldr	r2, [r4, #0]
 800b0b6:	f000 000f 	and.w	r0, r0, #15
 800b0ba:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b0be:	6020      	str	r0, [r4, #0]
 800b0c0:	e7b7      	b.n	800b032 <__hexnan+0x7a>
 800b0c2:	2508      	movs	r5, #8
 800b0c4:	e7b5      	b.n	800b032 <__hexnan+0x7a>
 800b0c6:	9b01      	ldr	r3, [sp, #4]
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	d0df      	beq.n	800b08c <__hexnan+0xd4>
 800b0cc:	f1c3 0320 	rsb	r3, r3, #32
 800b0d0:	f04f 32ff 	mov.w	r2, #4294967295
 800b0d4:	40da      	lsrs	r2, r3
 800b0d6:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800b0da:	4013      	ands	r3, r2
 800b0dc:	f846 3c04 	str.w	r3, [r6, #-4]
 800b0e0:	e7d4      	b.n	800b08c <__hexnan+0xd4>
 800b0e2:	3f04      	subs	r7, #4
 800b0e4:	e7d2      	b.n	800b08c <__hexnan+0xd4>
 800b0e6:	2004      	movs	r0, #4
 800b0e8:	b007      	add	sp, #28
 800b0ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b0ee <__ascii_mbtowc>:
 800b0ee:	b082      	sub	sp, #8
 800b0f0:	b901      	cbnz	r1, 800b0f4 <__ascii_mbtowc+0x6>
 800b0f2:	a901      	add	r1, sp, #4
 800b0f4:	b142      	cbz	r2, 800b108 <__ascii_mbtowc+0x1a>
 800b0f6:	b14b      	cbz	r3, 800b10c <__ascii_mbtowc+0x1e>
 800b0f8:	7813      	ldrb	r3, [r2, #0]
 800b0fa:	600b      	str	r3, [r1, #0]
 800b0fc:	7812      	ldrb	r2, [r2, #0]
 800b0fe:	1e10      	subs	r0, r2, #0
 800b100:	bf18      	it	ne
 800b102:	2001      	movne	r0, #1
 800b104:	b002      	add	sp, #8
 800b106:	4770      	bx	lr
 800b108:	4610      	mov	r0, r2
 800b10a:	e7fb      	b.n	800b104 <__ascii_mbtowc+0x16>
 800b10c:	f06f 0001 	mvn.w	r0, #1
 800b110:	e7f8      	b.n	800b104 <__ascii_mbtowc+0x16>

0800b112 <_realloc_r>:
 800b112:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b116:	4680      	mov	r8, r0
 800b118:	4614      	mov	r4, r2
 800b11a:	460e      	mov	r6, r1
 800b11c:	b921      	cbnz	r1, 800b128 <_realloc_r+0x16>
 800b11e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b122:	4611      	mov	r1, r2
 800b124:	f7fb bd58 	b.w	8006bd8 <_malloc_r>
 800b128:	b92a      	cbnz	r2, 800b136 <_realloc_r+0x24>
 800b12a:	f7fd fcaf 	bl	8008a8c <_free_r>
 800b12e:	4625      	mov	r5, r4
 800b130:	4628      	mov	r0, r5
 800b132:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b136:	f000 f8c6 	bl	800b2c6 <_malloc_usable_size_r>
 800b13a:	4284      	cmp	r4, r0
 800b13c:	4607      	mov	r7, r0
 800b13e:	d802      	bhi.n	800b146 <_realloc_r+0x34>
 800b140:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b144:	d812      	bhi.n	800b16c <_realloc_r+0x5a>
 800b146:	4621      	mov	r1, r4
 800b148:	4640      	mov	r0, r8
 800b14a:	f7fb fd45 	bl	8006bd8 <_malloc_r>
 800b14e:	4605      	mov	r5, r0
 800b150:	2800      	cmp	r0, #0
 800b152:	d0ed      	beq.n	800b130 <_realloc_r+0x1e>
 800b154:	42bc      	cmp	r4, r7
 800b156:	4622      	mov	r2, r4
 800b158:	4631      	mov	r1, r6
 800b15a:	bf28      	it	cs
 800b15c:	463a      	movcs	r2, r7
 800b15e:	f7fc fe04 	bl	8007d6a <memcpy>
 800b162:	4631      	mov	r1, r6
 800b164:	4640      	mov	r0, r8
 800b166:	f7fd fc91 	bl	8008a8c <_free_r>
 800b16a:	e7e1      	b.n	800b130 <_realloc_r+0x1e>
 800b16c:	4635      	mov	r5, r6
 800b16e:	e7df      	b.n	800b130 <_realloc_r+0x1e>

0800b170 <__ascii_wctomb>:
 800b170:	b149      	cbz	r1, 800b186 <__ascii_wctomb+0x16>
 800b172:	2aff      	cmp	r2, #255	; 0xff
 800b174:	bf85      	ittet	hi
 800b176:	238a      	movhi	r3, #138	; 0x8a
 800b178:	6003      	strhi	r3, [r0, #0]
 800b17a:	700a      	strbls	r2, [r1, #0]
 800b17c:	f04f 30ff 	movhi.w	r0, #4294967295
 800b180:	bf98      	it	ls
 800b182:	2001      	movls	r0, #1
 800b184:	4770      	bx	lr
 800b186:	4608      	mov	r0, r1
 800b188:	4770      	bx	lr
	...

0800b18c <fiprintf>:
 800b18c:	b40e      	push	{r1, r2, r3}
 800b18e:	b503      	push	{r0, r1, lr}
 800b190:	4601      	mov	r1, r0
 800b192:	ab03      	add	r3, sp, #12
 800b194:	4805      	ldr	r0, [pc, #20]	; (800b1ac <fiprintf+0x20>)
 800b196:	f853 2b04 	ldr.w	r2, [r3], #4
 800b19a:	6800      	ldr	r0, [r0, #0]
 800b19c:	9301      	str	r3, [sp, #4]
 800b19e:	f7ff f987 	bl	800a4b0 <_vfiprintf_r>
 800b1a2:	b002      	add	sp, #8
 800b1a4:	f85d eb04 	ldr.w	lr, [sp], #4
 800b1a8:	b003      	add	sp, #12
 800b1aa:	4770      	bx	lr
 800b1ac:	2000006c 	.word	0x2000006c

0800b1b0 <__swhatbuf_r>:
 800b1b0:	b570      	push	{r4, r5, r6, lr}
 800b1b2:	460c      	mov	r4, r1
 800b1b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b1b8:	2900      	cmp	r1, #0
 800b1ba:	b096      	sub	sp, #88	; 0x58
 800b1bc:	4615      	mov	r5, r2
 800b1be:	461e      	mov	r6, r3
 800b1c0:	da0d      	bge.n	800b1de <__swhatbuf_r+0x2e>
 800b1c2:	89a3      	ldrh	r3, [r4, #12]
 800b1c4:	f013 0f80 	tst.w	r3, #128	; 0x80
 800b1c8:	f04f 0100 	mov.w	r1, #0
 800b1cc:	bf0c      	ite	eq
 800b1ce:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800b1d2:	2340      	movne	r3, #64	; 0x40
 800b1d4:	2000      	movs	r0, #0
 800b1d6:	6031      	str	r1, [r6, #0]
 800b1d8:	602b      	str	r3, [r5, #0]
 800b1da:	b016      	add	sp, #88	; 0x58
 800b1dc:	bd70      	pop	{r4, r5, r6, pc}
 800b1de:	466a      	mov	r2, sp
 800b1e0:	f000 f848 	bl	800b274 <_fstat_r>
 800b1e4:	2800      	cmp	r0, #0
 800b1e6:	dbec      	blt.n	800b1c2 <__swhatbuf_r+0x12>
 800b1e8:	9901      	ldr	r1, [sp, #4]
 800b1ea:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800b1ee:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800b1f2:	4259      	negs	r1, r3
 800b1f4:	4159      	adcs	r1, r3
 800b1f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b1fa:	e7eb      	b.n	800b1d4 <__swhatbuf_r+0x24>

0800b1fc <__smakebuf_r>:
 800b1fc:	898b      	ldrh	r3, [r1, #12]
 800b1fe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b200:	079d      	lsls	r5, r3, #30
 800b202:	4606      	mov	r6, r0
 800b204:	460c      	mov	r4, r1
 800b206:	d507      	bpl.n	800b218 <__smakebuf_r+0x1c>
 800b208:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b20c:	6023      	str	r3, [r4, #0]
 800b20e:	6123      	str	r3, [r4, #16]
 800b210:	2301      	movs	r3, #1
 800b212:	6163      	str	r3, [r4, #20]
 800b214:	b002      	add	sp, #8
 800b216:	bd70      	pop	{r4, r5, r6, pc}
 800b218:	ab01      	add	r3, sp, #4
 800b21a:	466a      	mov	r2, sp
 800b21c:	f7ff ffc8 	bl	800b1b0 <__swhatbuf_r>
 800b220:	9900      	ldr	r1, [sp, #0]
 800b222:	4605      	mov	r5, r0
 800b224:	4630      	mov	r0, r6
 800b226:	f7fb fcd7 	bl	8006bd8 <_malloc_r>
 800b22a:	b948      	cbnz	r0, 800b240 <__smakebuf_r+0x44>
 800b22c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b230:	059a      	lsls	r2, r3, #22
 800b232:	d4ef      	bmi.n	800b214 <__smakebuf_r+0x18>
 800b234:	f023 0303 	bic.w	r3, r3, #3
 800b238:	f043 0302 	orr.w	r3, r3, #2
 800b23c:	81a3      	strh	r3, [r4, #12]
 800b23e:	e7e3      	b.n	800b208 <__smakebuf_r+0xc>
 800b240:	89a3      	ldrh	r3, [r4, #12]
 800b242:	6020      	str	r0, [r4, #0]
 800b244:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b248:	81a3      	strh	r3, [r4, #12]
 800b24a:	9b00      	ldr	r3, [sp, #0]
 800b24c:	6163      	str	r3, [r4, #20]
 800b24e:	9b01      	ldr	r3, [sp, #4]
 800b250:	6120      	str	r0, [r4, #16]
 800b252:	b15b      	cbz	r3, 800b26c <__smakebuf_r+0x70>
 800b254:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b258:	4630      	mov	r0, r6
 800b25a:	f000 f81d 	bl	800b298 <_isatty_r>
 800b25e:	b128      	cbz	r0, 800b26c <__smakebuf_r+0x70>
 800b260:	89a3      	ldrh	r3, [r4, #12]
 800b262:	f023 0303 	bic.w	r3, r3, #3
 800b266:	f043 0301 	orr.w	r3, r3, #1
 800b26a:	81a3      	strh	r3, [r4, #12]
 800b26c:	89a3      	ldrh	r3, [r4, #12]
 800b26e:	431d      	orrs	r5, r3
 800b270:	81a5      	strh	r5, [r4, #12]
 800b272:	e7cf      	b.n	800b214 <__smakebuf_r+0x18>

0800b274 <_fstat_r>:
 800b274:	b538      	push	{r3, r4, r5, lr}
 800b276:	4d07      	ldr	r5, [pc, #28]	; (800b294 <_fstat_r+0x20>)
 800b278:	2300      	movs	r3, #0
 800b27a:	4604      	mov	r4, r0
 800b27c:	4608      	mov	r0, r1
 800b27e:	4611      	mov	r1, r2
 800b280:	602b      	str	r3, [r5, #0]
 800b282:	f7f6 fba2 	bl	80019ca <_fstat>
 800b286:	1c43      	adds	r3, r0, #1
 800b288:	d102      	bne.n	800b290 <_fstat_r+0x1c>
 800b28a:	682b      	ldr	r3, [r5, #0]
 800b28c:	b103      	cbz	r3, 800b290 <_fstat_r+0x1c>
 800b28e:	6023      	str	r3, [r4, #0]
 800b290:	bd38      	pop	{r3, r4, r5, pc}
 800b292:	bf00      	nop
 800b294:	20000738 	.word	0x20000738

0800b298 <_isatty_r>:
 800b298:	b538      	push	{r3, r4, r5, lr}
 800b29a:	4d06      	ldr	r5, [pc, #24]	; (800b2b4 <_isatty_r+0x1c>)
 800b29c:	2300      	movs	r3, #0
 800b29e:	4604      	mov	r4, r0
 800b2a0:	4608      	mov	r0, r1
 800b2a2:	602b      	str	r3, [r5, #0]
 800b2a4:	f7f6 fba1 	bl	80019ea <_isatty>
 800b2a8:	1c43      	adds	r3, r0, #1
 800b2aa:	d102      	bne.n	800b2b2 <_isatty_r+0x1a>
 800b2ac:	682b      	ldr	r3, [r5, #0]
 800b2ae:	b103      	cbz	r3, 800b2b2 <_isatty_r+0x1a>
 800b2b0:	6023      	str	r3, [r4, #0]
 800b2b2:	bd38      	pop	{r3, r4, r5, pc}
 800b2b4:	20000738 	.word	0x20000738

0800b2b8 <abort>:
 800b2b8:	b508      	push	{r3, lr}
 800b2ba:	2006      	movs	r0, #6
 800b2bc:	f000 f834 	bl	800b328 <raise>
 800b2c0:	2001      	movs	r0, #1
 800b2c2:	f7f6 fb33 	bl	800192c <_exit>

0800b2c6 <_malloc_usable_size_r>:
 800b2c6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b2ca:	1f18      	subs	r0, r3, #4
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	bfbc      	itt	lt
 800b2d0:	580b      	ldrlt	r3, [r1, r0]
 800b2d2:	18c0      	addlt	r0, r0, r3
 800b2d4:	4770      	bx	lr

0800b2d6 <_raise_r>:
 800b2d6:	291f      	cmp	r1, #31
 800b2d8:	b538      	push	{r3, r4, r5, lr}
 800b2da:	4604      	mov	r4, r0
 800b2dc:	460d      	mov	r5, r1
 800b2de:	d904      	bls.n	800b2ea <_raise_r+0x14>
 800b2e0:	2316      	movs	r3, #22
 800b2e2:	6003      	str	r3, [r0, #0]
 800b2e4:	f04f 30ff 	mov.w	r0, #4294967295
 800b2e8:	bd38      	pop	{r3, r4, r5, pc}
 800b2ea:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800b2ec:	b112      	cbz	r2, 800b2f4 <_raise_r+0x1e>
 800b2ee:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b2f2:	b94b      	cbnz	r3, 800b308 <_raise_r+0x32>
 800b2f4:	4620      	mov	r0, r4
 800b2f6:	f000 f831 	bl	800b35c <_getpid_r>
 800b2fa:	462a      	mov	r2, r5
 800b2fc:	4601      	mov	r1, r0
 800b2fe:	4620      	mov	r0, r4
 800b300:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b304:	f000 b818 	b.w	800b338 <_kill_r>
 800b308:	2b01      	cmp	r3, #1
 800b30a:	d00a      	beq.n	800b322 <_raise_r+0x4c>
 800b30c:	1c59      	adds	r1, r3, #1
 800b30e:	d103      	bne.n	800b318 <_raise_r+0x42>
 800b310:	2316      	movs	r3, #22
 800b312:	6003      	str	r3, [r0, #0]
 800b314:	2001      	movs	r0, #1
 800b316:	e7e7      	b.n	800b2e8 <_raise_r+0x12>
 800b318:	2400      	movs	r4, #0
 800b31a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b31e:	4628      	mov	r0, r5
 800b320:	4798      	blx	r3
 800b322:	2000      	movs	r0, #0
 800b324:	e7e0      	b.n	800b2e8 <_raise_r+0x12>
	...

0800b328 <raise>:
 800b328:	4b02      	ldr	r3, [pc, #8]	; (800b334 <raise+0xc>)
 800b32a:	4601      	mov	r1, r0
 800b32c:	6818      	ldr	r0, [r3, #0]
 800b32e:	f7ff bfd2 	b.w	800b2d6 <_raise_r>
 800b332:	bf00      	nop
 800b334:	2000006c 	.word	0x2000006c

0800b338 <_kill_r>:
 800b338:	b538      	push	{r3, r4, r5, lr}
 800b33a:	4d07      	ldr	r5, [pc, #28]	; (800b358 <_kill_r+0x20>)
 800b33c:	2300      	movs	r3, #0
 800b33e:	4604      	mov	r4, r0
 800b340:	4608      	mov	r0, r1
 800b342:	4611      	mov	r1, r2
 800b344:	602b      	str	r3, [r5, #0]
 800b346:	f7f6 fae1 	bl	800190c <_kill>
 800b34a:	1c43      	adds	r3, r0, #1
 800b34c:	d102      	bne.n	800b354 <_kill_r+0x1c>
 800b34e:	682b      	ldr	r3, [r5, #0]
 800b350:	b103      	cbz	r3, 800b354 <_kill_r+0x1c>
 800b352:	6023      	str	r3, [r4, #0]
 800b354:	bd38      	pop	{r3, r4, r5, pc}
 800b356:	bf00      	nop
 800b358:	20000738 	.word	0x20000738

0800b35c <_getpid_r>:
 800b35c:	f7f6 bace 	b.w	80018fc <_getpid>

0800b360 <_init>:
 800b360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b362:	bf00      	nop
 800b364:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b366:	bc08      	pop	{r3}
 800b368:	469e      	mov	lr, r3
 800b36a:	4770      	bx	lr

0800b36c <_fini>:
 800b36c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b36e:	bf00      	nop
 800b370:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b372:	bc08      	pop	{r3}
 800b374:	469e      	mov	lr, r3
 800b376:	4770      	bx	lr
