<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › kernel › cpu › sh2a › setup-sh7201.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>setup-sh7201.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  SH7201 setup</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2008  Peter Griffin pgriffin@mpc-data.co.uk</span>
<span class="cm"> *  Copyright (C) 2009  Paul Mundt</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/serial.h&gt;</span>
<span class="cp">#include &lt;linux/serial_sci.h&gt;</span>
<span class="cp">#include &lt;linux/sh_timer.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">UNUSED</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>

	<span class="cm">/* interrupt sources */</span>
	<span class="n">IRQ0</span><span class="p">,</span> <span class="n">IRQ1</span><span class="p">,</span> <span class="n">IRQ2</span><span class="p">,</span> <span class="n">IRQ3</span><span class="p">,</span> <span class="n">IRQ4</span><span class="p">,</span> <span class="n">IRQ5</span><span class="p">,</span> <span class="n">IRQ6</span><span class="p">,</span> <span class="n">IRQ7</span><span class="p">,</span>
	<span class="n">PINT0</span><span class="p">,</span> <span class="n">PINT1</span><span class="p">,</span> <span class="n">PINT2</span><span class="p">,</span> <span class="n">PINT3</span><span class="p">,</span> <span class="n">PINT4</span><span class="p">,</span> <span class="n">PINT5</span><span class="p">,</span> <span class="n">PINT6</span><span class="p">,</span> <span class="n">PINT7</span><span class="p">,</span>

	<span class="n">ADC_ADI</span><span class="p">,</span>

	<span class="n">MTU20_ABCD</span><span class="p">,</span> <span class="n">MTU20_VEF</span><span class="p">,</span> <span class="n">MTU21_AB</span><span class="p">,</span> <span class="n">MTU21_VU</span><span class="p">,</span> <span class="n">MTU22_AB</span><span class="p">,</span> <span class="n">MTU22_VU</span><span class="p">,</span>
	<span class="n">MTU23_ABCD</span><span class="p">,</span> <span class="n">MTU24_ABCD</span><span class="p">,</span> <span class="n">MTU25_UVW</span><span class="p">,</span> <span class="n">MTU2_TCI3V</span><span class="p">,</span> <span class="n">MTU2_TCI4V</span><span class="p">,</span>

	<span class="n">RTC</span><span class="p">,</span> <span class="n">WDT</span><span class="p">,</span>

	<span class="n">IIC30</span><span class="p">,</span> <span class="n">IIC31</span><span class="p">,</span> <span class="n">IIC32</span><span class="p">,</span>

	<span class="n">DMAC0_DMINT0</span><span class="p">,</span> <span class="n">DMAC1_DMINT1</span><span class="p">,</span>
	<span class="n">DMAC2_DMINT2</span><span class="p">,</span> <span class="n">DMAC3_DMINT3</span><span class="p">,</span>

	<span class="n">SCIF0</span><span class="p">,</span> <span class="n">SCIF1</span><span class="p">,</span> <span class="n">SCIF2</span><span class="p">,</span> <span class="n">SCIF3</span><span class="p">,</span> <span class="n">SCIF4</span><span class="p">,</span> <span class="n">SCIF5</span><span class="p">,</span> <span class="n">SCIF6</span><span class="p">,</span> <span class="n">SCIF7</span><span class="p">,</span>

	<span class="n">DMAC0_DMINTA</span><span class="p">,</span> <span class="n">DMAC4_DMINT4</span><span class="p">,</span> <span class="n">DMAC5_DMINT5</span><span class="p">,</span> <span class="n">DMAC6_DMINT6</span><span class="p">,</span>
	<span class="n">DMAC7_DMINT7</span><span class="p">,</span>

	<span class="n">RCAN0</span><span class="p">,</span> <span class="n">RCAN1</span><span class="p">,</span>

	<span class="n">SSI0_SSII</span><span class="p">,</span> <span class="n">SSI1_SSII</span><span class="p">,</span>

	<span class="n">TMR0</span><span class="p">,</span> <span class="n">TMR1</span><span class="p">,</span>

	<span class="cm">/* interrupt groups */</span>
	<span class="n">PINT</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_vect</span> <span class="n">vectors</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">IRQ0</span><span class="p">,</span> <span class="mi">64</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">IRQ1</span><span class="p">,</span> <span class="mi">65</span><span class="p">),</span>
	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">IRQ2</span><span class="p">,</span> <span class="mi">66</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">IRQ3</span><span class="p">,</span> <span class="mi">67</span><span class="p">),</span>
	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">IRQ4</span><span class="p">,</span> <span class="mi">68</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">IRQ5</span><span class="p">,</span> <span class="mi">69</span><span class="p">),</span>
	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">IRQ6</span><span class="p">,</span> <span class="mi">70</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">IRQ7</span><span class="p">,</span> <span class="mi">71</span><span class="p">),</span>

	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">PINT0</span><span class="p">,</span> <span class="mi">80</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">PINT1</span><span class="p">,</span> <span class="mi">81</span><span class="p">),</span>
	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">PINT2</span><span class="p">,</span> <span class="mi">82</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">PINT3</span><span class="p">,</span> <span class="mi">83</span><span class="p">),</span>
	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">PINT4</span><span class="p">,</span> <span class="mi">84</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">PINT5</span><span class="p">,</span> <span class="mi">85</span><span class="p">),</span>
	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">PINT6</span><span class="p">,</span> <span class="mi">86</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">PINT7</span><span class="p">,</span> <span class="mi">87</span><span class="p">),</span>

	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">ADC_ADI</span><span class="p">,</span> <span class="mi">92</span><span class="p">),</span>

	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">MTU20_ABCD</span><span class="p">,</span> <span class="mi">108</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">MTU20_ABCD</span><span class="p">,</span> <span class="mi">109</span><span class="p">),</span>
	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">MTU20_ABCD</span><span class="p">,</span> <span class="mi">110</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">MTU20_ABCD</span><span class="p">,</span> <span class="mi">111</span><span class="p">),</span>

	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">MTU20_VEF</span><span class="p">,</span> <span class="mi">112</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">MTU20_VEF</span><span class="p">,</span> <span class="mi">113</span><span class="p">),</span>
	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">MTU20_VEF</span><span class="p">,</span> <span class="mi">114</span><span class="p">),</span>

	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">MTU21_AB</span><span class="p">,</span> <span class="mi">116</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">MTU21_AB</span><span class="p">,</span> <span class="mi">117</span><span class="p">),</span>
	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">MTU21_VU</span><span class="p">,</span> <span class="mi">120</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">MTU21_VU</span><span class="p">,</span> <span class="mi">121</span><span class="p">),</span>

	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">MTU22_AB</span><span class="p">,</span> <span class="mi">124</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">MTU22_AB</span><span class="p">,</span> <span class="mi">125</span><span class="p">),</span>
	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">MTU22_VU</span><span class="p">,</span> <span class="mi">128</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">MTU22_VU</span><span class="p">,</span> <span class="mi">129</span><span class="p">),</span>

	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">MTU23_ABCD</span><span class="p">,</span> <span class="mi">132</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">MTU23_ABCD</span><span class="p">,</span> <span class="mi">133</span><span class="p">),</span>
	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">MTU23_ABCD</span><span class="p">,</span> <span class="mi">134</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">MTU23_ABCD</span><span class="p">,</span> <span class="mi">135</span><span class="p">),</span>

	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">MTU2_TCI3V</span><span class="p">,</span> <span class="mi">136</span><span class="p">),</span>

	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">MTU24_ABCD</span><span class="p">,</span> <span class="mi">140</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">MTU24_ABCD</span><span class="p">,</span> <span class="mi">141</span><span class="p">),</span>
	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">MTU24_ABCD</span><span class="p">,</span> <span class="mi">142</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">MTU24_ABCD</span><span class="p">,</span> <span class="mi">143</span><span class="p">),</span>

	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">MTU2_TCI4V</span><span class="p">,</span> <span class="mi">144</span><span class="p">),</span>

	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">MTU25_UVW</span><span class="p">,</span> <span class="mi">148</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">MTU25_UVW</span><span class="p">,</span> <span class="mi">149</span><span class="p">),</span>
	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">MTU25_UVW</span><span class="p">,</span> <span class="mi">150</span><span class="p">),</span>

	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">RTC</span><span class="p">,</span> <span class="mi">152</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">RTC</span><span class="p">,</span> <span class="mi">153</span><span class="p">),</span>
	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">RTC</span><span class="p">,</span> <span class="mi">154</span><span class="p">),</span>

	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">WDT</span><span class="p">,</span> <span class="mi">156</span><span class="p">),</span>

	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">IIC30</span><span class="p">,</span> <span class="mi">157</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">IIC30</span><span class="p">,</span> <span class="mi">158</span><span class="p">),</span>
	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">IIC30</span><span class="p">,</span> <span class="mi">159</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">IIC30</span><span class="p">,</span> <span class="mi">160</span><span class="p">),</span>
	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">IIC30</span><span class="p">,</span> <span class="mi">161</span><span class="p">),</span>

	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">IIC31</span><span class="p">,</span> <span class="mi">164</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">IIC31</span><span class="p">,</span> <span class="mi">165</span><span class="p">),</span>
	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">IIC31</span><span class="p">,</span> <span class="mi">166</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">IIC31</span><span class="p">,</span> <span class="mi">167</span><span class="p">),</span>
	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">IIC31</span><span class="p">,</span> <span class="mi">168</span><span class="p">),</span>

	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">IIC32</span><span class="p">,</span> <span class="mi">170</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">IIC32</span><span class="p">,</span> <span class="mi">171</span><span class="p">),</span>
	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">IIC32</span><span class="p">,</span> <span class="mi">172</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">IIC32</span><span class="p">,</span> <span class="mi">173</span><span class="p">),</span>
	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">IIC32</span><span class="p">,</span> <span class="mi">174</span><span class="p">),</span>

	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">DMAC0_DMINT0</span><span class="p">,</span> <span class="mi">176</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">DMAC1_DMINT1</span><span class="p">,</span> <span class="mi">177</span><span class="p">),</span>
	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">DMAC2_DMINT2</span><span class="p">,</span> <span class="mi">178</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">DMAC3_DMINT3</span><span class="p">,</span> <span class="mi">179</span><span class="p">),</span>

	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">SCIF0</span><span class="p">,</span> <span class="mi">180</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">SCIF0</span><span class="p">,</span> <span class="mi">181</span><span class="p">),</span>
	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">SCIF0</span><span class="p">,</span> <span class="mi">182</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">SCIF0</span><span class="p">,</span> <span class="mi">183</span><span class="p">),</span>
	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">SCIF1</span><span class="p">,</span> <span class="mi">184</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">SCIF1</span><span class="p">,</span> <span class="mi">185</span><span class="p">),</span>
	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">SCIF1</span><span class="p">,</span> <span class="mi">186</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">SCIF1</span><span class="p">,</span> <span class="mi">187</span><span class="p">),</span>
	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">SCIF2</span><span class="p">,</span> <span class="mi">188</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">SCIF2</span><span class="p">,</span> <span class="mi">189</span><span class="p">),</span>
	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">SCIF2</span><span class="p">,</span> <span class="mi">190</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">SCIF2</span><span class="p">,</span> <span class="mi">191</span><span class="p">),</span>
	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">SCIF3</span><span class="p">,</span> <span class="mi">192</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">SCIF3</span><span class="p">,</span> <span class="mi">193</span><span class="p">),</span>
	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">SCIF3</span><span class="p">,</span> <span class="mi">194</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">SCIF3</span><span class="p">,</span> <span class="mi">195</span><span class="p">),</span>
	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">SCIF4</span><span class="p">,</span> <span class="mi">196</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">SCIF4</span><span class="p">,</span> <span class="mi">197</span><span class="p">),</span>
	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">SCIF4</span><span class="p">,</span> <span class="mi">198</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">SCIF4</span><span class="p">,</span> <span class="mi">199</span><span class="p">),</span>
	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">SCIF5</span><span class="p">,</span> <span class="mi">200</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">SCIF5</span><span class="p">,</span> <span class="mi">201</span><span class="p">),</span>
	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">SCIF5</span><span class="p">,</span> <span class="mi">202</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">SCIF5</span><span class="p">,</span> <span class="mi">203</span><span class="p">),</span>
	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">SCIF6</span><span class="p">,</span> <span class="mi">204</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">SCIF6</span><span class="p">,</span> <span class="mi">205</span><span class="p">),</span>
	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">SCIF6</span><span class="p">,</span> <span class="mi">206</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">SCIF6</span><span class="p">,</span> <span class="mi">207</span><span class="p">),</span>
	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">SCIF7</span><span class="p">,</span> <span class="mi">208</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">SCIF7</span><span class="p">,</span> <span class="mi">209</span><span class="p">),</span>
	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">SCIF7</span><span class="p">,</span> <span class="mi">210</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">SCIF7</span><span class="p">,</span> <span class="mi">211</span><span class="p">),</span>

	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">DMAC0_DMINTA</span><span class="p">,</span> <span class="mi">212</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">DMAC4_DMINT4</span><span class="p">,</span> <span class="mi">216</span><span class="p">),</span>
	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">DMAC5_DMINT5</span><span class="p">,</span> <span class="mi">217</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">DMAC6_DMINT6</span><span class="p">,</span> <span class="mi">218</span><span class="p">),</span>
	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">DMAC7_DMINT7</span><span class="p">,</span> <span class="mi">219</span><span class="p">),</span>

	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">RCAN0</span><span class="p">,</span> <span class="mi">228</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">RCAN0</span><span class="p">,</span> <span class="mi">229</span><span class="p">),</span>
	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">RCAN0</span><span class="p">,</span> <span class="mi">230</span><span class="p">),</span>
	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">RCAN0</span><span class="p">,</span> <span class="mi">231</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">RCAN0</span><span class="p">,</span> <span class="mi">232</span><span class="p">),</span>

	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">RCAN1</span><span class="p">,</span> <span class="mi">234</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">RCAN1</span><span class="p">,</span> <span class="mi">235</span><span class="p">),</span>
	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">RCAN1</span><span class="p">,</span> <span class="mi">236</span><span class="p">),</span>
	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">RCAN1</span><span class="p">,</span> <span class="mi">237</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">RCAN1</span><span class="p">,</span> <span class="mi">238</span><span class="p">),</span>

	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">SSI0_SSII</span><span class="p">,</span> <span class="mi">244</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">SSI1_SSII</span><span class="p">,</span> <span class="mi">245</span><span class="p">),</span>

	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">TMR0</span><span class="p">,</span> <span class="mi">246</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">TMR0</span><span class="p">,</span> <span class="mi">247</span><span class="p">),</span>
	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">TMR0</span><span class="p">,</span> <span class="mi">248</span><span class="p">),</span>

	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">TMR1</span><span class="p">,</span> <span class="mi">252</span><span class="p">),</span> <span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">TMR1</span><span class="p">,</span> <span class="mi">253</span><span class="p">),</span>
	<span class="n">INTC_IRQ</span><span class="p">(</span><span class="n">TMR1</span><span class="p">,</span> <span class="mi">254</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_group</span> <span class="n">groups</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">PINT</span><span class="p">,</span> <span class="n">PINT0</span><span class="p">,</span> <span class="n">PINT1</span><span class="p">,</span> <span class="n">PINT2</span><span class="p">,</span> <span class="n">PINT3</span><span class="p">,</span>
		   <span class="n">PINT4</span><span class="p">,</span> <span class="n">PINT5</span><span class="p">,</span> <span class="n">PINT6</span><span class="p">,</span> <span class="n">PINT7</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_prio_reg</span> <span class="n">prio_registers</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0xfffe9418</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPR01 */</span> <span class="p">{</span> <span class="n">IRQ0</span><span class="p">,</span> <span class="n">IRQ1</span><span class="p">,</span> <span class="n">IRQ2</span><span class="p">,</span> <span class="n">IRQ3</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xfffe941a</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPR02 */</span> <span class="p">{</span> <span class="n">IRQ4</span><span class="p">,</span> <span class="n">IRQ5</span><span class="p">,</span> <span class="n">IRQ6</span><span class="p">,</span> <span class="n">IRQ7</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xfffe9420</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPR05 */</span> <span class="p">{</span> <span class="n">PINT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ADC_ADI</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xfffe9800</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPR06 */</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="n">MTU20_ABCD</span><span class="p">,</span> <span class="n">MTU20_VEF</span><span class="p">,</span> <span class="n">MTU21_AB</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xfffe9802</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPR07 */</span> <span class="p">{</span> <span class="n">MTU21_VU</span><span class="p">,</span> <span class="n">MTU22_AB</span><span class="p">,</span> <span class="n">MTU22_VU</span><span class="p">,</span>  <span class="n">MTU23_ABCD</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xfffe9804</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPR08 */</span> <span class="p">{</span> <span class="n">MTU2_TCI3V</span><span class="p">,</span> <span class="n">MTU24_ABCD</span><span class="p">,</span> <span class="n">MTU2_TCI4V</span><span class="p">,</span> <span class="n">MTU25_UVW</span> <span class="p">}</span> <span class="p">},</span>

	<span class="p">{</span> <span class="mh">0xfffe9806</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPR09 */</span> <span class="p">{</span> <span class="n">RTC</span><span class="p">,</span> <span class="n">WDT</span><span class="p">,</span> <span class="n">IIC30</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xfffe9808</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPR10 */</span> <span class="p">{</span> <span class="n">IIC31</span><span class="p">,</span> <span class="n">IIC32</span><span class="p">,</span> <span class="n">DMAC0_DMINT0</span><span class="p">,</span> <span class="n">DMAC1_DMINT1</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xfffe980a</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPR11 */</span> <span class="p">{</span> <span class="n">DMAC2_DMINT2</span><span class="p">,</span> <span class="n">DMAC3_DMINT3</span><span class="p">,</span> <span class="n">SCIF0</span><span class="p">,</span> <span class="n">SCIF1</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xfffe980c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPR12 */</span> <span class="p">{</span> <span class="n">SCIF2</span><span class="p">,</span> <span class="n">SCIF3</span><span class="p">,</span> <span class="n">SCIF4</span><span class="p">,</span> <span class="n">SCIF5</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xfffe980e</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPR13 */</span> <span class="p">{</span> <span class="n">SCIF6</span><span class="p">,</span> <span class="n">SCIF7</span><span class="p">,</span> <span class="n">DMAC0_DMINTA</span><span class="p">,</span> <span class="n">DMAC4_DMINT4</span>  <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xfffe9810</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPR14 */</span> <span class="p">{</span> <span class="n">DMAC5_DMINT5</span><span class="p">,</span> <span class="n">DMAC6_DMINT6</span><span class="p">,</span> <span class="n">DMAC7_DMINT7</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xfffe9812</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPR15 */</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="n">RCAN0</span><span class="p">,</span> <span class="n">RCAN1</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xfffe9814</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPR16 */</span> <span class="p">{</span> <span class="n">SSI0_SSII</span><span class="p">,</span> <span class="n">SSI1_SSII</span><span class="p">,</span> <span class="n">TMR0</span><span class="p">,</span> <span class="n">TMR1</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_mask_reg</span> <span class="n">mask_registers</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0xfffe9408</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="cm">/* PINTER */</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="n">PINT7</span><span class="p">,</span> <span class="n">PINT6</span><span class="p">,</span> <span class="n">PINT5</span><span class="p">,</span> <span class="n">PINT4</span><span class="p">,</span> <span class="n">PINT3</span><span class="p">,</span> <span class="n">PINT2</span><span class="p">,</span> <span class="n">PINT1</span><span class="p">,</span> <span class="n">PINT0</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">DECLARE_INTC_DESC</span><span class="p">(</span><span class="n">intc_desc</span><span class="p">,</span> <span class="s">&quot;sh7201&quot;</span><span class="p">,</span> <span class="n">vectors</span><span class="p">,</span> <span class="n">groups</span><span class="p">,</span>
			 <span class="n">mask_registers</span><span class="p">,</span> <span class="n">prio_registers</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_sci_port</span> <span class="n">scif0_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mapbase</span>	<span class="o">=</span> <span class="mh">0xfffe8000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scscr</span>		<span class="o">=</span> <span class="n">SCSCR_RE</span> <span class="o">|</span> <span class="n">SCSCR_TE</span> <span class="o">|</span> <span class="n">SCSCR_REIE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scbrr_algo_id</span>	<span class="o">=</span> <span class="n">SCBRR_ALGO_2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">PORT_SCIF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irqs</span>		<span class="o">=</span> <span class="n">SCIx_IRQ_MUXED</span><span class="p">(</span><span class="mi">180</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">scif0_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-sci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">scif0_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_sci_port</span> <span class="n">scif1_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mapbase</span>	<span class="o">=</span> <span class="mh">0xfffe8800</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scscr</span>		<span class="o">=</span> <span class="n">SCSCR_RE</span> <span class="o">|</span> <span class="n">SCSCR_TE</span> <span class="o">|</span> <span class="n">SCSCR_REIE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scbrr_algo_id</span>	<span class="o">=</span> <span class="n">SCBRR_ALGO_2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">PORT_SCIF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irqs</span>		<span class="o">=</span> <span class="n">SCIx_IRQ_MUXED</span><span class="p">(</span><span class="mi">184</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">scif1_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-sci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">scif1_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_sci_port</span> <span class="n">scif2_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mapbase</span>	<span class="o">=</span> <span class="mh">0xfffe9000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scscr</span>		<span class="o">=</span> <span class="n">SCSCR_RE</span> <span class="o">|</span> <span class="n">SCSCR_TE</span> <span class="o">|</span> <span class="n">SCSCR_REIE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scbrr_algo_id</span>	<span class="o">=</span> <span class="n">SCBRR_ALGO_2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">PORT_SCIF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irqs</span>		<span class="o">=</span> <span class="n">SCIx_IRQ_MUXED</span><span class="p">(</span><span class="mi">188</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">scif2_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-sci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">scif2_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_sci_port</span> <span class="n">scif3_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mapbase</span>	<span class="o">=</span> <span class="mh">0xfffe9800</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scscr</span>		<span class="o">=</span> <span class="n">SCSCR_RE</span> <span class="o">|</span> <span class="n">SCSCR_TE</span> <span class="o">|</span> <span class="n">SCSCR_REIE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scbrr_algo_id</span>	<span class="o">=</span> <span class="n">SCBRR_ALGO_2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">PORT_SCIF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irqs</span>		<span class="o">=</span> <span class="n">SCIx_IRQ_MUXED</span><span class="p">(</span><span class="mi">192</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">scif3_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-sci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">scif3_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_sci_port</span> <span class="n">scif4_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mapbase</span>	<span class="o">=</span> <span class="mh">0xfffea000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scscr</span>		<span class="o">=</span> <span class="n">SCSCR_RE</span> <span class="o">|</span> <span class="n">SCSCR_TE</span> <span class="o">|</span> <span class="n">SCSCR_REIE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scbrr_algo_id</span>	<span class="o">=</span> <span class="n">SCBRR_ALGO_2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">PORT_SCIF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irqs</span>		<span class="o">=</span> <span class="n">SCIx_IRQ_MUXED</span><span class="p">(</span><span class="mi">196</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">scif4_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-sci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">scif4_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_sci_port</span> <span class="n">scif5_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mapbase</span>	<span class="o">=</span> <span class="mh">0xfffea800</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scscr</span>		<span class="o">=</span> <span class="n">SCSCR_RE</span> <span class="o">|</span> <span class="n">SCSCR_TE</span> <span class="o">|</span> <span class="n">SCSCR_REIE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scbrr_algo_id</span>	<span class="o">=</span> <span class="n">SCBRR_ALGO_2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">PORT_SCIF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irqs</span>		<span class="o">=</span> <span class="n">SCIx_IRQ_MUXED</span><span class="p">(</span><span class="mi">200</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">scif5_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-sci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">scif5_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_sci_port</span> <span class="n">scif6_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mapbase</span>	<span class="o">=</span> <span class="mh">0xfffeb000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scscr</span>		<span class="o">=</span> <span class="n">SCSCR_RE</span> <span class="o">|</span> <span class="n">SCSCR_TE</span> <span class="o">|</span> <span class="n">SCSCR_REIE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scbrr_algo_id</span>	<span class="o">=</span> <span class="n">SCBRR_ALGO_2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">PORT_SCIF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irqs</span>		<span class="o">=</span> <span class="n">SCIx_IRQ_MUXED</span><span class="p">(</span><span class="mi">204</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">scif6_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-sci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">scif6_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_sci_port</span> <span class="n">scif7_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mapbase</span>	<span class="o">=</span> <span class="mh">0xfffeb800</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scscr</span>		<span class="o">=</span> <span class="n">SCSCR_RE</span> <span class="o">|</span> <span class="n">SCSCR_TE</span> <span class="o">|</span> <span class="n">SCSCR_REIE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scbrr_algo_id</span>	<span class="o">=</span> <span class="n">SCBRR_ALGO_2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">PORT_SCIF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irqs</span>		<span class="o">=</span> <span class="n">SCIx_IRQ_MUXED</span><span class="p">(</span><span class="mi">208</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">scif7_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-sci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">scif7_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">rtc_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xffff0800</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xffff2000</span> <span class="o">+</span> <span class="mh">0x58</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IO</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* Shared Period/Carry/Alarm IRQ */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mi">152</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">rtc_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-rtc&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">rtc_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">rtc_resources</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">mtu2_0_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="o">-</span><span class="mh">0x80</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clockevent_rating</span> <span class="o">=</span> <span class="mi">200</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">mtu2_0_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xfffe4300</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xfffe4326</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mi">108</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">mtu2_0_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_mtu2&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">mtu2_0_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">mtu2_0_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">mtu2_0_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">mtu2_1_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="o">-</span><span class="mh">0x100</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clockevent_rating</span> <span class="o">=</span> <span class="mi">200</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">mtu2_1_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xfffe4380</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xfffe4390</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mi">116</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">mtu2_1_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_mtu2&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">mtu2_1_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">mtu2_1_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">mtu2_1_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">mtu2_2_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x80</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clockevent_rating</span> <span class="o">=</span> <span class="mi">200</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">mtu2_2_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xfffe4000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xfffe400a</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mi">124</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">mtu2_2_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_mtu2&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">mtu2_2_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">mtu2_2_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">mtu2_2_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">sh7201_devices</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">scif0_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif1_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif2_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif3_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif4_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif5_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif6_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif7_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">rtc_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">mtu2_0_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">mtu2_1_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">mtu2_2_device</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">sh7201_devices_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">platform_add_devices</span><span class="p">(</span><span class="n">sh7201_devices</span><span class="p">,</span>
				    <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7201_devices</span><span class="p">));</span>
<span class="p">}</span>
<span class="n">arch_initcall</span><span class="p">(</span><span class="n">sh7201_devices_setup</span><span class="p">);</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">plat_irq_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">register_intc_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">intc_desc</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">sh7201_early_devices</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">scif0_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif1_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif2_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif3_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif4_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif5_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif6_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif7_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">mtu2_0_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">mtu2_1_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">mtu2_2_device</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#define STBCR3 0xfffe0408</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">plat_early_device_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* enable MTU2 clock */</span>
	<span class="n">__raw_writeb</span><span class="p">(</span><span class="n">__raw_readb</span><span class="p">(</span><span class="n">STBCR3</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x20</span><span class="p">,</span> <span class="n">STBCR3</span><span class="p">);</span>

	<span class="n">early_platform_add_devices</span><span class="p">(</span><span class="n">sh7201_early_devices</span><span class="p">,</span>
				   <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7201_early_devices</span><span class="p">));</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
