#-----------------------------------------------------------
# PlanAhead v14.5 (64-bit)
# Build 247527 by xbuild on Mon Mar 25 17:13:07 MDT 2013
# Start of session at: Wed Mar 09 10:48:23 2016
# Process ID: 11892
# Log file: D:/cern/xilinx/sdkDev/designFile_xilinxWiki/src/project/project_1/planAhead.log
# Journal file: D:/cern/xilinx/sdkDev/designFile_xilinxWiki/src/project/project_1\planAhead.jou
#-----------------------------------------------------------
start_gui
open_project {D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.ppr}
close_project
create_project project_2 D:/cern/xilinx/sdkDev/planAhead_mine/project_2
import_xise D:/cern/xilinx/dtcTester/bramTry/bramTry_1/bramTry_1.xise
close_project
open_project D:/cern/xilinx/sdkDev/designFile_xilinxWiki/src/project/project_1/project_1.ppr
close_project
create_project project_3 D:/cern/xilinx/sdkDev/planAhead_mine/project_3
import_xise D:/cern/xilinx/sdkDev/planAhead_mine/bb/bb.xise
close_project
open_project -read_only C:/Xilinx/14.5/ISE_DS/PlanAhead/examples/PlanAhead_Tutorial/Projects/project_wave_gen_hdl/project_wave_gen_hdl.ppr
close_project
open_project -read_only C:/Xilinx/14.5/ISE_DS/PlanAhead/examples/PlanAhead_Tutorial/Projects/project_cpu_hdl/project_cpu_hdl.ppr
update_compile_order -fileset sim_1
close_project
open_project -read_only C:/Xilinx/14.5/ISE_DS/PlanAhead/examples/PlanAhead_Tutorial/Projects/project_bft_core_hdl/project_bft_core_hdl.ppr
close_project
open_project D:/cern/xilinx/sdkDev/planAhead_mine/project_2/project_2.ppr
reset_run impl_1
launch_runs synth_1
wait_on_run synth_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
reset_run impl_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
remove_files D:/cern/xilinx/dtcTester/bramTry/bramTry_1/fifotest.v
set_property target_constrs_file D:/cern/xilinx/dtcTester/bramTry/bramTry_1/sr_doubleBuffered.ucf [current_fileset -constrset]
reset_run impl_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step Bitgen
wait_on_run impl_1
launch_impact 
close_project
open_project D:/cern/xilinx/sdkDev/designFile_xilinxWiki/src/project/project_1/project_1.ppr
import_files -norecurse D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_2.v
set_property part xc7z020clg484-1 [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top dtc_2 [current_fileset]
set_property top_lib {} [current_fileset]
set_property top_file {} [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
export_hardware [get_files D:/cern/xilinx/sdkDev/designFile_xilinxWiki/src/project/project_1/project_1.srcs/sources_1/edk/system/system.xmp] -dir D:/cern/xilinx/sdkDev/planAhead_mine
export_hardware [get_files D:/cern/xilinx/sdkDev/designFile_xilinxWiki/src/project/project_1/project_1.srcs/sources_1/edk/system/system.xmp] -dir D:/cern/xilinx/sdkDev/planAhead_mine
close_project
create_project project_3 D:/cern/xilinx/sdkDev/planAhead_mine/project_3 -part xc6vlx240tff1156-1
set_property board ml605 [current_project]
create_xps module_1
