module counter #(parameter N = 8) (input logic sig, clk, output logic upt[N-1:0], downt[N-1:0]);
