TimeQuest Timing Analyzer report for Debug
Fri Oct 23 22:40:01 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'clk'
 13. Slow Model Hold: 'clk'
 14. Slow Model Minimum Pulse Width: 'clk'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Fast Model Setup Summary
 20. Fast Model Hold Summary
 21. Fast Model Recovery Summary
 22. Fast Model Removal Summary
 23. Fast Model Minimum Pulse Width Summary
 24. Fast Model Setup: 'clk'
 25. Fast Model Hold: 'clk'
 26. Fast Model Minimum Pulse Width: 'clk'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Multicorner Timing Analysis Summary
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Setup Transfers
 37. Hold Transfers
 38. Report TCCS
 39. Report RSKM
 40. Unconstrained Paths
 41. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Debug                                                             ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; Timing.sdc    ; OK     ; Fri Oct 23 22:39:59 2015 ;
+---------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                          ;
+-----------+-----------------+------------+-------------------------------------------------------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note                                                  ;
+-----------+-----------------+------------+-------------------------------------------------------+
; 325.1 MHz ; 195.01 MHz      ; clk        ; limit due to high minimum pulse width violation (tch) ;
+-----------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -2.076 ; -132.864      ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 2.786 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -2.064 ; -604.319              ;
+-------+--------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.076 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg0  ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg1  ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a1~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg2  ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg3  ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a3~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg4  ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a4~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg5  ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a5~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg6  ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a6~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg7  ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a7~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg8  ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a8~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg9  ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a9~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg10 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a10~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg11 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a11~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg12 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a12~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg13 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a13~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg14 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a14~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg15 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a15~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg16 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a16~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg17 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a17~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg18 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a18~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg19 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a19~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg20 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a20~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg21 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a21~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg22 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a22~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg23 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a23~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg24 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a24~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg25 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a25~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg26 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a26~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg27 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a27~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg28 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a28~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg29 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a29~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg30 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a30~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg31 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a31~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg0  ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg1  ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a1~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg2  ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg3  ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a3~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg4  ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a4~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg5  ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a5~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg6  ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a6~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg7  ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a7~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg8  ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a8~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg9  ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a9~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg10 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a10~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg11 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a11~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg12 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a12~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg13 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a13~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg14 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a14~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg15 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a15~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg16 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a16~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg17 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a17~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg18 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a18~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg19 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a19~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg20 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a20~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg21 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a21~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg22 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a22~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg23 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a23~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg24 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a24~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg25 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a25~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg26 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a26~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg27 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a27~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg28 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a28~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg29 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a29~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg30 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a30~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg31 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a31~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.786 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg0  ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg1  ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a1~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg2  ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg3  ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a3~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg4  ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a4~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg5  ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a5~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg6  ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a6~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg7  ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a7~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg8  ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a8~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg9  ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a9~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg10 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a10~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg11 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a11~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg12 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a12~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg13 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a13~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg14 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a14~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg15 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a15~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg16 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a16~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg17 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a17~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg18 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a18~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg19 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a19~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg20 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a20~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg21 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a21~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg22 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a22~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg23 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a23~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg24 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a24~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg25 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a25~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg26 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a26~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg27 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a27~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg28 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a28~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg29 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a29~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg30 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a30~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg31 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a31~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg0  ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg1  ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a1~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg2  ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg3  ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a3~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg4  ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a4~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg5  ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a5~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg6  ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a6~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg7  ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a7~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg8  ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a8~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg9  ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a9~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg10 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a10~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg11 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a11~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg12 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a12~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg13 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a13~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg14 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a14~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg15 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a15~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg16 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a16~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg17 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a17~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg18 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a18~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg19 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a19~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg20 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a20~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg21 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a21~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg22 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a22~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg23 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a23~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg24 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a24~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg25 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a25~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg26 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a26~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg27 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a27~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg28 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a28~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg29 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a29~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg30 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a30~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg31 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a31~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a17~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Setup Times                                                                     ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; dataIn[*]           ; clk        ; 5.235 ; 5.235 ; Rise       ; clk             ;
;  dataIn[0]          ; clk        ; 4.285 ; 4.285 ; Rise       ; clk             ;
;  dataIn[1]          ; clk        ; 4.870 ; 4.870 ; Rise       ; clk             ;
;  dataIn[2]          ; clk        ; 4.743 ; 4.743 ; Rise       ; clk             ;
;  dataIn[3]          ; clk        ; 4.577 ; 4.577 ; Rise       ; clk             ;
;  dataIn[4]          ; clk        ; 4.336 ; 4.336 ; Rise       ; clk             ;
;  dataIn[5]          ; clk        ; 4.679 ; 4.679 ; Rise       ; clk             ;
;  dataIn[6]          ; clk        ; 4.313 ; 4.313 ; Rise       ; clk             ;
;  dataIn[7]          ; clk        ; 4.303 ; 4.303 ; Rise       ; clk             ;
;  dataIn[8]          ; clk        ; 4.419 ; 4.419 ; Rise       ; clk             ;
;  dataIn[9]          ; clk        ; 5.173 ; 5.173 ; Rise       ; clk             ;
;  dataIn[10]         ; clk        ; 4.367 ; 4.367 ; Rise       ; clk             ;
;  dataIn[11]         ; clk        ; 5.186 ; 5.186 ; Rise       ; clk             ;
;  dataIn[12]         ; clk        ; 4.461 ; 4.461 ; Rise       ; clk             ;
;  dataIn[13]         ; clk        ; 4.715 ; 4.715 ; Rise       ; clk             ;
;  dataIn[14]         ; clk        ; 4.272 ; 4.272 ; Rise       ; clk             ;
;  dataIn[15]         ; clk        ; 4.852 ; 4.852 ; Rise       ; clk             ;
;  dataIn[16]         ; clk        ; 4.845 ; 4.845 ; Rise       ; clk             ;
;  dataIn[17]         ; clk        ; 4.853 ; 4.853 ; Rise       ; clk             ;
;  dataIn[18]         ; clk        ; 4.323 ; 4.323 ; Rise       ; clk             ;
;  dataIn[19]         ; clk        ; 4.735 ; 4.735 ; Rise       ; clk             ;
;  dataIn[20]         ; clk        ; 4.213 ; 4.213 ; Rise       ; clk             ;
;  dataIn[21]         ; clk        ; 5.235 ; 5.235 ; Rise       ; clk             ;
;  dataIn[22]         ; clk        ; 4.762 ; 4.762 ; Rise       ; clk             ;
;  dataIn[23]         ; clk        ; 4.560 ; 4.560 ; Rise       ; clk             ;
;  dataIn[24]         ; clk        ; 4.685 ; 4.685 ; Rise       ; clk             ;
;  dataIn[25]         ; clk        ; 4.563 ; 4.563 ; Rise       ; clk             ;
;  dataIn[26]         ; clk        ; 4.587 ; 4.587 ; Rise       ; clk             ;
;  dataIn[27]         ; clk        ; 4.381 ; 4.381 ; Rise       ; clk             ;
;  dataIn[28]         ; clk        ; 4.588 ; 4.588 ; Rise       ; clk             ;
;  dataIn[29]         ; clk        ; 4.750 ; 4.750 ; Rise       ; clk             ;
;  dataIn[30]         ; clk        ; 4.677 ; 4.677 ; Rise       ; clk             ;
;  dataIn[31]         ; clk        ; 4.401 ; 4.401 ; Rise       ; clk             ;
; regFileRd0Index[*]  ; clk        ; 4.669 ; 4.669 ; Rise       ; clk             ;
;  regFileRd0Index[0] ; clk        ; 0.248 ; 0.248 ; Rise       ; clk             ;
;  regFileRd0Index[1] ; clk        ; 0.248 ; 0.248 ; Rise       ; clk             ;
;  regFileRd0Index[2] ; clk        ; 4.669 ; 4.669 ; Rise       ; clk             ;
;  regFileRd0Index[3] ; clk        ; 3.855 ; 3.855 ; Rise       ; clk             ;
; regFileRd1Index[*]  ; clk        ; 4.403 ; 4.403 ; Rise       ; clk             ;
;  regFileRd1Index[0] ; clk        ; 4.403 ; 4.403 ; Rise       ; clk             ;
;  regFileRd1Index[1] ; clk        ; 4.139 ; 4.139 ; Rise       ; clk             ;
;  regFileRd1Index[2] ; clk        ; 3.794 ; 3.794 ; Rise       ; clk             ;
;  regFileRd1Index[3] ; clk        ; 4.277 ; 4.277 ; Rise       ; clk             ;
; regFileWrEn         ; clk        ; 5.110 ; 5.110 ; Rise       ; clk             ;
; regFileWrIndex[*]   ; clk        ; 4.734 ; 4.734 ; Rise       ; clk             ;
;  regFileWrIndex[0]  ; clk        ; 0.161 ; 0.161 ; Rise       ; clk             ;
;  regFileWrIndex[1]  ; clk        ; 0.095 ; 0.095 ; Rise       ; clk             ;
;  regFileWrIndex[2]  ; clk        ; 4.672 ; 4.672 ; Rise       ; clk             ;
;  regFileWrIndex[3]  ; clk        ; 4.734 ; 4.734 ; Rise       ; clk             ;
+---------------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Hold Times                                                                        ;
+---------------------+------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+------------+--------+--------+------------+-----------------+
; dataIn[*]           ; clk        ; -3.568 ; -3.568 ; Rise       ; clk             ;
;  dataIn[0]          ; clk        ; -3.635 ; -3.635 ; Rise       ; clk             ;
;  dataIn[1]          ; clk        ; -4.330 ; -4.330 ; Rise       ; clk             ;
;  dataIn[2]          ; clk        ; -3.940 ; -3.940 ; Rise       ; clk             ;
;  dataIn[3]          ; clk        ; -3.577 ; -3.577 ; Rise       ; clk             ;
;  dataIn[4]          ; clk        ; -3.584 ; -3.584 ; Rise       ; clk             ;
;  dataIn[5]          ; clk        ; -3.626 ; -3.626 ; Rise       ; clk             ;
;  dataIn[6]          ; clk        ; -3.595 ; -3.595 ; Rise       ; clk             ;
;  dataIn[7]          ; clk        ; -3.588 ; -3.588 ; Rise       ; clk             ;
;  dataIn[8]          ; clk        ; -3.614 ; -3.614 ; Rise       ; clk             ;
;  dataIn[9]          ; clk        ; -4.268 ; -4.268 ; Rise       ; clk             ;
;  dataIn[10]         ; clk        ; -3.613 ; -3.613 ; Rise       ; clk             ;
;  dataIn[11]         ; clk        ; -4.337 ; -4.337 ; Rise       ; clk             ;
;  dataIn[12]         ; clk        ; -4.019 ; -4.019 ; Rise       ; clk             ;
;  dataIn[13]         ; clk        ; -4.355 ; -4.355 ; Rise       ; clk             ;
;  dataIn[14]         ; clk        ; -3.582 ; -3.582 ; Rise       ; clk             ;
;  dataIn[15]         ; clk        ; -4.205 ; -4.205 ; Rise       ; clk             ;
;  dataIn[16]         ; clk        ; -4.233 ; -4.233 ; Rise       ; clk             ;
;  dataIn[17]         ; clk        ; -4.247 ; -4.247 ; Rise       ; clk             ;
;  dataIn[18]         ; clk        ; -3.581 ; -3.581 ; Rise       ; clk             ;
;  dataIn[19]         ; clk        ; -3.955 ; -3.955 ; Rise       ; clk             ;
;  dataIn[20]         ; clk        ; -3.570 ; -3.570 ; Rise       ; clk             ;
;  dataIn[21]         ; clk        ; -4.186 ; -4.186 ; Rise       ; clk             ;
;  dataIn[22]         ; clk        ; -4.156 ; -4.156 ; Rise       ; clk             ;
;  dataIn[23]         ; clk        ; -4.240 ; -4.240 ; Rise       ; clk             ;
;  dataIn[24]         ; clk        ; -4.342 ; -4.342 ; Rise       ; clk             ;
;  dataIn[25]         ; clk        ; -3.568 ; -3.568 ; Rise       ; clk             ;
;  dataIn[26]         ; clk        ; -3.913 ; -3.913 ; Rise       ; clk             ;
;  dataIn[27]         ; clk        ; -3.885 ; -3.885 ; Rise       ; clk             ;
;  dataIn[28]         ; clk        ; -3.829 ; -3.829 ; Rise       ; clk             ;
;  dataIn[29]         ; clk        ; -4.098 ; -4.098 ; Rise       ; clk             ;
;  dataIn[30]         ; clk        ; -4.320 ; -4.320 ; Rise       ; clk             ;
;  dataIn[31]         ; clk        ; -4.048 ; -4.048 ; Rise       ; clk             ;
; regFileRd0Index[*]  ; clk        ; 0.042  ; 0.042  ; Rise       ; clk             ;
;  regFileRd0Index[0] ; clk        ; 0.042  ; 0.042  ; Rise       ; clk             ;
;  regFileRd0Index[1] ; clk        ; 0.042  ; 0.042  ; Rise       ; clk             ;
;  regFileRd0Index[2] ; clk        ; -4.379 ; -4.379 ; Rise       ; clk             ;
;  regFileRd0Index[3] ; clk        ; -3.565 ; -3.565 ; Rise       ; clk             ;
; regFileRd1Index[*]  ; clk        ; -3.504 ; -3.504 ; Rise       ; clk             ;
;  regFileRd1Index[0] ; clk        ; -4.113 ; -4.113 ; Rise       ; clk             ;
;  regFileRd1Index[1] ; clk        ; -3.849 ; -3.849 ; Rise       ; clk             ;
;  regFileRd1Index[2] ; clk        ; -3.504 ; -3.504 ; Rise       ; clk             ;
;  regFileRd1Index[3] ; clk        ; -3.987 ; -3.987 ; Rise       ; clk             ;
; regFileWrEn         ; clk        ; -4.774 ; -4.774 ; Rise       ; clk             ;
; regFileWrIndex[*]   ; clk        ; 0.339  ; 0.339  ; Rise       ; clk             ;
;  regFileWrIndex[0]  ; clk        ; 0.319  ; 0.319  ; Rise       ; clk             ;
;  regFileWrIndex[1]  ; clk        ; 0.339  ; 0.339  ; Rise       ; clk             ;
;  regFileWrIndex[2]  ; clk        ; -4.266 ; -4.266 ; Rise       ; clk             ;
;  regFileWrIndex[3]  ; clk        ; -4.015 ; -4.015 ; Rise       ; clk             ;
+---------------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; dataOut0[*]   ; clk        ; 11.902 ; 11.902 ; Rise       ; clk             ;
;  dataOut0[0]  ; clk        ; 11.035 ; 11.035 ; Rise       ; clk             ;
;  dataOut0[1]  ; clk        ; 11.368 ; 11.368 ; Rise       ; clk             ;
;  dataOut0[2]  ; clk        ; 11.902 ; 11.902 ; Rise       ; clk             ;
;  dataOut0[3]  ; clk        ; 11.042 ; 11.042 ; Rise       ; clk             ;
;  dataOut0[4]  ; clk        ; 11.315 ; 11.315 ; Rise       ; clk             ;
;  dataOut0[5]  ; clk        ; 11.056 ; 11.056 ; Rise       ; clk             ;
;  dataOut0[6]  ; clk        ; 11.871 ; 11.871 ; Rise       ; clk             ;
;  dataOut0[7]  ; clk        ; 11.256 ; 11.256 ; Rise       ; clk             ;
;  dataOut0[8]  ; clk        ; 11.479 ; 11.479 ; Rise       ; clk             ;
;  dataOut0[9]  ; clk        ; 11.637 ; 11.637 ; Rise       ; clk             ;
;  dataOut0[10] ; clk        ; 11.362 ; 11.362 ; Rise       ; clk             ;
;  dataOut0[11] ; clk        ; 11.268 ; 11.268 ; Rise       ; clk             ;
;  dataOut0[12] ; clk        ; 11.276 ; 11.276 ; Rise       ; clk             ;
;  dataOut0[13] ; clk        ; 11.377 ; 11.377 ; Rise       ; clk             ;
;  dataOut0[14] ; clk        ; 11.033 ; 11.033 ; Rise       ; clk             ;
;  dataOut0[15] ; clk        ; 11.274 ; 11.274 ; Rise       ; clk             ;
;  dataOut0[16] ; clk        ; 11.312 ; 11.312 ; Rise       ; clk             ;
;  dataOut0[17] ; clk        ; 11.391 ; 11.391 ; Rise       ; clk             ;
;  dataOut0[18] ; clk        ; 11.280 ; 11.280 ; Rise       ; clk             ;
;  dataOut0[19] ; clk        ; 11.577 ; 11.577 ; Rise       ; clk             ;
;  dataOut0[20] ; clk        ; 11.278 ; 11.278 ; Rise       ; clk             ;
;  dataOut0[21] ; clk        ; 11.594 ; 11.594 ; Rise       ; clk             ;
;  dataOut0[22] ; clk        ; 11.403 ; 11.403 ; Rise       ; clk             ;
;  dataOut0[23] ; clk        ; 11.213 ; 11.213 ; Rise       ; clk             ;
;  dataOut0[24] ; clk        ; 11.327 ; 11.327 ; Rise       ; clk             ;
;  dataOut0[25] ; clk        ; 10.770 ; 10.770 ; Rise       ; clk             ;
;  dataOut0[26] ; clk        ; 11.590 ; 11.590 ; Rise       ; clk             ;
;  dataOut0[27] ; clk        ; 11.811 ; 11.811 ; Rise       ; clk             ;
;  dataOut0[28] ; clk        ; 11.574 ; 11.574 ; Rise       ; clk             ;
;  dataOut0[29] ; clk        ; 11.664 ; 11.664 ; Rise       ; clk             ;
;  dataOut0[30] ; clk        ; 11.362 ; 11.362 ; Rise       ; clk             ;
;  dataOut0[31] ; clk        ; 11.382 ; 11.382 ; Rise       ; clk             ;
; dataOut1[*]   ; clk        ; 11.744 ; 11.744 ; Rise       ; clk             ;
;  dataOut1[0]  ; clk        ; 11.213 ; 11.213 ; Rise       ; clk             ;
;  dataOut1[1]  ; clk        ; 11.203 ; 11.203 ; Rise       ; clk             ;
;  dataOut1[2]  ; clk        ; 11.456 ; 11.456 ; Rise       ; clk             ;
;  dataOut1[3]  ; clk        ; 10.671 ; 10.671 ; Rise       ; clk             ;
;  dataOut1[4]  ; clk        ; 10.954 ; 10.954 ; Rise       ; clk             ;
;  dataOut1[5]  ; clk        ; 11.218 ; 11.218 ; Rise       ; clk             ;
;  dataOut1[6]  ; clk        ; 10.752 ; 10.752 ; Rise       ; clk             ;
;  dataOut1[7]  ; clk        ; 11.088 ; 11.088 ; Rise       ; clk             ;
;  dataOut1[8]  ; clk        ; 11.744 ; 11.744 ; Rise       ; clk             ;
;  dataOut1[9]  ; clk        ; 11.513 ; 11.513 ; Rise       ; clk             ;
;  dataOut1[10] ; clk        ; 11.443 ; 11.443 ; Rise       ; clk             ;
;  dataOut1[11] ; clk        ; 11.091 ; 11.091 ; Rise       ; clk             ;
;  dataOut1[12] ; clk        ; 11.235 ; 11.235 ; Rise       ; clk             ;
;  dataOut1[13] ; clk        ; 11.172 ; 11.172 ; Rise       ; clk             ;
;  dataOut1[14] ; clk        ; 10.938 ; 10.938 ; Rise       ; clk             ;
;  dataOut1[15] ; clk        ; 10.981 ; 10.981 ; Rise       ; clk             ;
;  dataOut1[16] ; clk        ; 10.994 ; 10.994 ; Rise       ; clk             ;
;  dataOut1[17] ; clk        ; 11.009 ; 11.009 ; Rise       ; clk             ;
;  dataOut1[18] ; clk        ; 10.919 ; 10.919 ; Rise       ; clk             ;
;  dataOut1[19] ; clk        ; 10.987 ; 10.987 ; Rise       ; clk             ;
;  dataOut1[20] ; clk        ; 10.890 ; 10.890 ; Rise       ; clk             ;
;  dataOut1[21] ; clk        ; 11.194 ; 11.194 ; Rise       ; clk             ;
;  dataOut1[22] ; clk        ; 10.923 ; 10.923 ; Rise       ; clk             ;
;  dataOut1[23] ; clk        ; 11.240 ; 11.240 ; Rise       ; clk             ;
;  dataOut1[24] ; clk        ; 10.690 ; 10.690 ; Rise       ; clk             ;
;  dataOut1[25] ; clk        ; 11.555 ; 11.555 ; Rise       ; clk             ;
;  dataOut1[26] ; clk        ; 11.469 ; 11.469 ; Rise       ; clk             ;
;  dataOut1[27] ; clk        ; 11.239 ; 11.239 ; Rise       ; clk             ;
;  dataOut1[28] ; clk        ; 10.682 ; 10.682 ; Rise       ; clk             ;
;  dataOut1[29] ; clk        ; 10.982 ; 10.982 ; Rise       ; clk             ;
;  dataOut1[30] ; clk        ; 11.236 ; 11.236 ; Rise       ; clk             ;
;  dataOut1[31] ; clk        ; 11.520 ; 11.520 ; Rise       ; clk             ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; dataOut0[*]   ; clk        ; 10.770 ; 10.770 ; Rise       ; clk             ;
;  dataOut0[0]  ; clk        ; 11.035 ; 11.035 ; Rise       ; clk             ;
;  dataOut0[1]  ; clk        ; 11.368 ; 11.368 ; Rise       ; clk             ;
;  dataOut0[2]  ; clk        ; 11.902 ; 11.902 ; Rise       ; clk             ;
;  dataOut0[3]  ; clk        ; 11.042 ; 11.042 ; Rise       ; clk             ;
;  dataOut0[4]  ; clk        ; 11.315 ; 11.315 ; Rise       ; clk             ;
;  dataOut0[5]  ; clk        ; 11.056 ; 11.056 ; Rise       ; clk             ;
;  dataOut0[6]  ; clk        ; 11.871 ; 11.871 ; Rise       ; clk             ;
;  dataOut0[7]  ; clk        ; 11.256 ; 11.256 ; Rise       ; clk             ;
;  dataOut0[8]  ; clk        ; 11.479 ; 11.479 ; Rise       ; clk             ;
;  dataOut0[9]  ; clk        ; 11.637 ; 11.637 ; Rise       ; clk             ;
;  dataOut0[10] ; clk        ; 11.362 ; 11.362 ; Rise       ; clk             ;
;  dataOut0[11] ; clk        ; 11.268 ; 11.268 ; Rise       ; clk             ;
;  dataOut0[12] ; clk        ; 11.276 ; 11.276 ; Rise       ; clk             ;
;  dataOut0[13] ; clk        ; 11.377 ; 11.377 ; Rise       ; clk             ;
;  dataOut0[14] ; clk        ; 11.033 ; 11.033 ; Rise       ; clk             ;
;  dataOut0[15] ; clk        ; 11.274 ; 11.274 ; Rise       ; clk             ;
;  dataOut0[16] ; clk        ; 11.312 ; 11.312 ; Rise       ; clk             ;
;  dataOut0[17] ; clk        ; 11.391 ; 11.391 ; Rise       ; clk             ;
;  dataOut0[18] ; clk        ; 11.280 ; 11.280 ; Rise       ; clk             ;
;  dataOut0[19] ; clk        ; 11.577 ; 11.577 ; Rise       ; clk             ;
;  dataOut0[20] ; clk        ; 11.278 ; 11.278 ; Rise       ; clk             ;
;  dataOut0[21] ; clk        ; 11.594 ; 11.594 ; Rise       ; clk             ;
;  dataOut0[22] ; clk        ; 11.403 ; 11.403 ; Rise       ; clk             ;
;  dataOut0[23] ; clk        ; 11.213 ; 11.213 ; Rise       ; clk             ;
;  dataOut0[24] ; clk        ; 11.327 ; 11.327 ; Rise       ; clk             ;
;  dataOut0[25] ; clk        ; 10.770 ; 10.770 ; Rise       ; clk             ;
;  dataOut0[26] ; clk        ; 11.590 ; 11.590 ; Rise       ; clk             ;
;  dataOut0[27] ; clk        ; 11.811 ; 11.811 ; Rise       ; clk             ;
;  dataOut0[28] ; clk        ; 11.574 ; 11.574 ; Rise       ; clk             ;
;  dataOut0[29] ; clk        ; 11.664 ; 11.664 ; Rise       ; clk             ;
;  dataOut0[30] ; clk        ; 11.362 ; 11.362 ; Rise       ; clk             ;
;  dataOut0[31] ; clk        ; 11.382 ; 11.382 ; Rise       ; clk             ;
; dataOut1[*]   ; clk        ; 10.671 ; 10.671 ; Rise       ; clk             ;
;  dataOut1[0]  ; clk        ; 11.213 ; 11.213 ; Rise       ; clk             ;
;  dataOut1[1]  ; clk        ; 11.203 ; 11.203 ; Rise       ; clk             ;
;  dataOut1[2]  ; clk        ; 11.456 ; 11.456 ; Rise       ; clk             ;
;  dataOut1[3]  ; clk        ; 10.671 ; 10.671 ; Rise       ; clk             ;
;  dataOut1[4]  ; clk        ; 10.954 ; 10.954 ; Rise       ; clk             ;
;  dataOut1[5]  ; clk        ; 11.218 ; 11.218 ; Rise       ; clk             ;
;  dataOut1[6]  ; clk        ; 10.752 ; 10.752 ; Rise       ; clk             ;
;  dataOut1[7]  ; clk        ; 11.088 ; 11.088 ; Rise       ; clk             ;
;  dataOut1[8]  ; clk        ; 11.744 ; 11.744 ; Rise       ; clk             ;
;  dataOut1[9]  ; clk        ; 11.513 ; 11.513 ; Rise       ; clk             ;
;  dataOut1[10] ; clk        ; 11.443 ; 11.443 ; Rise       ; clk             ;
;  dataOut1[11] ; clk        ; 11.091 ; 11.091 ; Rise       ; clk             ;
;  dataOut1[12] ; clk        ; 11.235 ; 11.235 ; Rise       ; clk             ;
;  dataOut1[13] ; clk        ; 11.172 ; 11.172 ; Rise       ; clk             ;
;  dataOut1[14] ; clk        ; 10.938 ; 10.938 ; Rise       ; clk             ;
;  dataOut1[15] ; clk        ; 10.981 ; 10.981 ; Rise       ; clk             ;
;  dataOut1[16] ; clk        ; 10.994 ; 10.994 ; Rise       ; clk             ;
;  dataOut1[17] ; clk        ; 11.009 ; 11.009 ; Rise       ; clk             ;
;  dataOut1[18] ; clk        ; 10.919 ; 10.919 ; Rise       ; clk             ;
;  dataOut1[19] ; clk        ; 10.987 ; 10.987 ; Rise       ; clk             ;
;  dataOut1[20] ; clk        ; 10.890 ; 10.890 ; Rise       ; clk             ;
;  dataOut1[21] ; clk        ; 11.194 ; 11.194 ; Rise       ; clk             ;
;  dataOut1[22] ; clk        ; 10.923 ; 10.923 ; Rise       ; clk             ;
;  dataOut1[23] ; clk        ; 11.240 ; 11.240 ; Rise       ; clk             ;
;  dataOut1[24] ; clk        ; 10.690 ; 10.690 ; Rise       ; clk             ;
;  dataOut1[25] ; clk        ; 11.555 ; 11.555 ; Rise       ; clk             ;
;  dataOut1[26] ; clk        ; 11.469 ; 11.469 ; Rise       ; clk             ;
;  dataOut1[27] ; clk        ; 11.239 ; 11.239 ; Rise       ; clk             ;
;  dataOut1[28] ; clk        ; 10.682 ; 10.682 ; Rise       ; clk             ;
;  dataOut1[29] ; clk        ; 10.982 ; 10.982 ; Rise       ; clk             ;
;  dataOut1[30] ; clk        ; 11.236 ; 11.236 ; Rise       ; clk             ;
;  dataOut1[31] ; clk        ; 11.520 ; 11.520 ; Rise       ; clk             ;
+---------------+------------+--------+--------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -1.460 ; -93.440       ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 2.321 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -1.627 ; -476.464              ;
+-------+--------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.460 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg0  ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg1  ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a1~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg2  ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg3  ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a3~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg4  ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a4~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg5  ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a5~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg6  ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a6~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg7  ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a7~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg8  ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a8~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg9  ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a9~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg10 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a10~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg11 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a11~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg12 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a12~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg13 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a13~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg14 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a14~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg15 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a15~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg16 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a16~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg17 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a17~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg18 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a18~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg19 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a19~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg20 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a20~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg21 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a21~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg22 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a22~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg23 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a23~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg24 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a24~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg25 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a25~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg26 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a26~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg27 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a27~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg28 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a28~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg29 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a29~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg30 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a30~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg31 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a31~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg0  ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg1  ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a1~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg2  ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg3  ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a3~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg4  ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a4~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg5  ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a5~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg6  ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a6~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg7  ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a7~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg8  ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a8~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg9  ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a9~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg10 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a10~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg11 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a11~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg12 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a12~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg13 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a13~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg14 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a14~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg15 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a15~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg16 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a16~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg17 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a17~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg18 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a18~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg19 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a19~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg20 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a20~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg21 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a21~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg22 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a22~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg23 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a23~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg24 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a24~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg25 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a25~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg26 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a26~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg27 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a27~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg28 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a28~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg29 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a29~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg30 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a30~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg31 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a31~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.321 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg0  ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg1  ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a1~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg2  ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg3  ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a3~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg4  ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a4~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg5  ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a5~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg6  ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a6~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg7  ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a7~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg8  ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a8~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg9  ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a9~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg10 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a10~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg11 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a11~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg12 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a12~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg13 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a13~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg14 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a14~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg15 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a15~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg16 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a16~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg17 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a17~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg18 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a18~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg19 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a19~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg20 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a20~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg21 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a21~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg22 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a22~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg23 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a23~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg24 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a24~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg25 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a25~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg26 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a26~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg27 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a27~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg28 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a28~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg29 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a29~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg30 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a30~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg31 ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a31~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg0  ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg1  ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a1~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg2  ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg3  ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a3~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg4  ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a4~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg5  ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a5~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg6  ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a6~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg7  ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a7~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg8  ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a8~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg9  ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a9~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg10 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a10~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg11 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a11~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg12 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a12~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg13 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a13~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg14 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a14~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg15 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a15~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg16 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a16~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg17 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a17~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg18 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a18~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg19 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a19~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg20 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a20~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg21 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a21~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg22 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a22~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg23 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a23~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg24 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a24~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg25 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a25~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg26 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a26~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg27 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a27~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg28 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a28~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg29 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a29~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg30 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a30~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg31 ; altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ram_block1a31~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a17~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+---------------------+------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+------------+--------+--------+------------+-----------------+
; dataIn[*]           ; clk        ; 2.345  ; 2.345  ; Rise       ; clk             ;
;  dataIn[0]          ; clk        ; 1.947  ; 1.947  ; Rise       ; clk             ;
;  dataIn[1]          ; clk        ; 2.204  ; 2.204  ; Rise       ; clk             ;
;  dataIn[2]          ; clk        ; 2.141  ; 2.141  ; Rise       ; clk             ;
;  dataIn[3]          ; clk        ; 2.038  ; 2.038  ; Rise       ; clk             ;
;  dataIn[4]          ; clk        ; 1.954  ; 1.954  ; Rise       ; clk             ;
;  dataIn[5]          ; clk        ; 2.105  ; 2.105  ; Rise       ; clk             ;
;  dataIn[6]          ; clk        ; 1.959  ; 1.959  ; Rise       ; clk             ;
;  dataIn[7]          ; clk        ; 1.952  ; 1.952  ; Rise       ; clk             ;
;  dataIn[8]          ; clk        ; 2.026  ; 2.026  ; Rise       ; clk             ;
;  dataIn[9]          ; clk        ; 2.320  ; 2.320  ; Rise       ; clk             ;
;  dataIn[10]         ; clk        ; 1.977  ; 1.977  ; Rise       ; clk             ;
;  dataIn[11]         ; clk        ; 2.330  ; 2.330  ; Rise       ; clk             ;
;  dataIn[12]         ; clk        ; 2.045  ; 2.045  ; Rise       ; clk             ;
;  dataIn[13]         ; clk        ; 2.138  ; 2.138  ; Rise       ; clk             ;
;  dataIn[14]         ; clk        ; 1.931  ; 1.931  ; Rise       ; clk             ;
;  dataIn[15]         ; clk        ; 2.202  ; 2.202  ; Rise       ; clk             ;
;  dataIn[16]         ; clk        ; 2.168  ; 2.168  ; Rise       ; clk             ;
;  dataIn[17]         ; clk        ; 2.171  ; 2.171  ; Rise       ; clk             ;
;  dataIn[18]         ; clk        ; 1.929  ; 1.929  ; Rise       ; clk             ;
;  dataIn[19]         ; clk        ; 2.133  ; 2.133  ; Rise       ; clk             ;
;  dataIn[20]         ; clk        ; 1.893  ; 1.893  ; Rise       ; clk             ;
;  dataIn[21]         ; clk        ; 2.345  ; 2.345  ; Rise       ; clk             ;
;  dataIn[22]         ; clk        ; 2.111  ; 2.111  ; Rise       ; clk             ;
;  dataIn[23]         ; clk        ; 2.072  ; 2.072  ; Rise       ; clk             ;
;  dataIn[24]         ; clk        ; 2.096  ; 2.096  ; Rise       ; clk             ;
;  dataIn[25]         ; clk        ; 2.020  ; 2.020  ; Rise       ; clk             ;
;  dataIn[26]         ; clk        ; 2.054  ; 2.054  ; Rise       ; clk             ;
;  dataIn[27]         ; clk        ; 2.005  ; 2.005  ; Rise       ; clk             ;
;  dataIn[28]         ; clk        ; 2.044  ; 2.044  ; Rise       ; clk             ;
;  dataIn[29]         ; clk        ; 2.114  ; 2.114  ; Rise       ; clk             ;
;  dataIn[30]         ; clk        ; 2.087  ; 2.087  ; Rise       ; clk             ;
;  dataIn[31]         ; clk        ; 1.977  ; 1.977  ; Rise       ; clk             ;
; regFileRd0Index[*]  ; clk        ; 2.099  ; 2.099  ; Rise       ; clk             ;
;  regFileRd0Index[0] ; clk        ; -0.426 ; -0.426 ; Rise       ; clk             ;
;  regFileRd0Index[1] ; clk        ; -0.426 ; -0.426 ; Rise       ; clk             ;
;  regFileRd0Index[2] ; clk        ; 2.099  ; 2.099  ; Rise       ; clk             ;
;  regFileRd0Index[3] ; clk        ; 1.776  ; 1.776  ; Rise       ; clk             ;
; regFileRd1Index[*]  ; clk        ; 1.991  ; 1.991  ; Rise       ; clk             ;
;  regFileRd1Index[0] ; clk        ; 1.991  ; 1.991  ; Rise       ; clk             ;
;  regFileRd1Index[1] ; clk        ; 1.827  ; 1.827  ; Rise       ; clk             ;
;  regFileRd1Index[2] ; clk        ; 1.696  ; 1.696  ; Rise       ; clk             ;
;  regFileRd1Index[3] ; clk        ; 1.914  ; 1.914  ; Rise       ; clk             ;
; regFileWrEn         ; clk        ; 2.304  ; 2.304  ; Rise       ; clk             ;
; regFileWrIndex[*]   ; clk        ; 2.160  ; 2.160  ; Rise       ; clk             ;
;  regFileWrIndex[0]  ; clk        ; -0.432 ; -0.432 ; Rise       ; clk             ;
;  regFileWrIndex[1]  ; clk        ; -0.477 ; -0.477 ; Rise       ; clk             ;
;  regFileWrIndex[2]  ; clk        ; 2.102  ; 2.102  ; Rise       ; clk             ;
;  regFileWrIndex[3]  ; clk        ; 2.160  ; 2.160  ; Rise       ; clk             ;
+---------------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Hold Times                                                                        ;
+---------------------+------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+------------+--------+--------+------------+-----------------+
; dataIn[*]           ; clk        ; -1.578 ; -1.578 ; Rise       ; clk             ;
;  dataIn[0]          ; clk        ; -1.649 ; -1.649 ; Rise       ; clk             ;
;  dataIn[1]          ; clk        ; -1.912 ; -1.912 ; Rise       ; clk             ;
;  dataIn[2]          ; clk        ; -1.760 ; -1.760 ; Rise       ; clk             ;
;  dataIn[3]          ; clk        ; -1.609 ; -1.609 ; Rise       ; clk             ;
;  dataIn[4]          ; clk        ; -1.604 ; -1.604 ; Rise       ; clk             ;
;  dataIn[5]          ; clk        ; -1.643 ; -1.643 ; Rise       ; clk             ;
;  dataIn[6]          ; clk        ; -1.620 ; -1.620 ; Rise       ; clk             ;
;  dataIn[7]          ; clk        ; -1.627 ; -1.627 ; Rise       ; clk             ;
;  dataIn[8]          ; clk        ; -1.627 ; -1.627 ; Rise       ; clk             ;
;  dataIn[9]          ; clk        ; -1.861 ; -1.861 ; Rise       ; clk             ;
;  dataIn[10]         ; clk        ; -1.610 ; -1.610 ; Rise       ; clk             ;
;  dataIn[11]         ; clk        ; -1.923 ; -1.923 ; Rise       ; clk             ;
;  dataIn[12]         ; clk        ; -1.812 ; -1.812 ; Rise       ; clk             ;
;  dataIn[13]         ; clk        ; -1.917 ; -1.917 ; Rise       ; clk             ;
;  dataIn[14]         ; clk        ; -1.630 ; -1.630 ; Rise       ; clk             ;
;  dataIn[15]         ; clk        ; -1.929 ; -1.929 ; Rise       ; clk             ;
;  dataIn[16]         ; clk        ; -1.893 ; -1.893 ; Rise       ; clk             ;
;  dataIn[17]         ; clk        ; -1.903 ; -1.903 ; Rise       ; clk             ;
;  dataIn[18]         ; clk        ; -1.578 ; -1.578 ; Rise       ; clk             ;
;  dataIn[19]         ; clk        ; -1.779 ; -1.779 ; Rise       ; clk             ;
;  dataIn[20]         ; clk        ; -1.603 ; -1.603 ; Rise       ; clk             ;
;  dataIn[21]         ; clk        ; -1.878 ; -1.878 ; Rise       ; clk             ;
;  dataIn[22]         ; clk        ; -1.869 ; -1.869 ; Rise       ; clk             ;
;  dataIn[23]         ; clk        ; -1.903 ; -1.903 ; Rise       ; clk             ;
;  dataIn[24]         ; clk        ; -1.903 ; -1.903 ; Rise       ; clk             ;
;  dataIn[25]         ; clk        ; -1.600 ; -1.600 ; Rise       ; clk             ;
;  dataIn[26]         ; clk        ; -1.746 ; -1.746 ; Rise       ; clk             ;
;  dataIn[27]         ; clk        ; -1.741 ; -1.741 ; Rise       ; clk             ;
;  dataIn[28]         ; clk        ; -1.687 ; -1.687 ; Rise       ; clk             ;
;  dataIn[29]         ; clk        ; -1.836 ; -1.836 ; Rise       ; clk             ;
;  dataIn[30]         ; clk        ; -1.913 ; -1.913 ; Rise       ; clk             ;
;  dataIn[31]         ; clk        ; -1.782 ; -1.782 ; Rise       ; clk             ;
; regFileRd0Index[*]  ; clk        ; 0.565  ; 0.565  ; Rise       ; clk             ;
;  regFileRd0Index[0] ; clk        ; 0.565  ; 0.565  ; Rise       ; clk             ;
;  regFileRd0Index[1] ; clk        ; 0.565  ; 0.565  ; Rise       ; clk             ;
;  regFileRd0Index[2] ; clk        ; -1.960 ; -1.960 ; Rise       ; clk             ;
;  regFileRd0Index[3] ; clk        ; -1.637 ; -1.637 ; Rise       ; clk             ;
; regFileRd1Index[*]  ; clk        ; -1.557 ; -1.557 ; Rise       ; clk             ;
;  regFileRd1Index[0] ; clk        ; -1.852 ; -1.852 ; Rise       ; clk             ;
;  regFileRd1Index[1] ; clk        ; -1.688 ; -1.688 ; Rise       ; clk             ;
;  regFileRd1Index[2] ; clk        ; -1.557 ; -1.557 ; Rise       ; clk             ;
;  regFileRd1Index[3] ; clk        ; -1.775 ; -1.775 ; Rise       ; clk             ;
; regFileWrEn         ; clk        ; -2.132 ; -2.132 ; Rise       ; clk             ;
; regFileWrIndex[*]   ; clk        ; 0.710  ; 0.710  ; Rise       ; clk             ;
;  regFileWrIndex[0]  ; clk        ; 0.692  ; 0.692  ; Rise       ; clk             ;
;  regFileWrIndex[1]  ; clk        ; 0.710  ; 0.710  ; Rise       ; clk             ;
;  regFileWrIndex[2]  ; clk        ; -1.882 ; -1.882 ; Rise       ; clk             ;
;  regFileWrIndex[3]  ; clk        ; -1.812 ; -1.812 ; Rise       ; clk             ;
+---------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; dataOut0[*]   ; clk        ; 6.371 ; 6.371 ; Rise       ; clk             ;
;  dataOut0[0]  ; clk        ; 6.040 ; 6.040 ; Rise       ; clk             ;
;  dataOut0[1]  ; clk        ; 6.171 ; 6.171 ; Rise       ; clk             ;
;  dataOut0[2]  ; clk        ; 6.371 ; 6.371 ; Rise       ; clk             ;
;  dataOut0[3]  ; clk        ; 6.044 ; 6.044 ; Rise       ; clk             ;
;  dataOut0[4]  ; clk        ; 6.139 ; 6.139 ; Rise       ; clk             ;
;  dataOut0[5]  ; clk        ; 6.002 ; 6.002 ; Rise       ; clk             ;
;  dataOut0[6]  ; clk        ; 6.353 ; 6.353 ; Rise       ; clk             ;
;  dataOut0[7]  ; clk        ; 6.054 ; 6.054 ; Rise       ; clk             ;
;  dataOut0[8]  ; clk        ; 6.117 ; 6.117 ; Rise       ; clk             ;
;  dataOut0[9]  ; clk        ; 6.275 ; 6.275 ; Rise       ; clk             ;
;  dataOut0[10] ; clk        ; 6.176 ; 6.176 ; Rise       ; clk             ;
;  dataOut0[11] ; clk        ; 6.084 ; 6.084 ; Rise       ; clk             ;
;  dataOut0[12] ; clk        ; 6.017 ; 6.017 ; Rise       ; clk             ;
;  dataOut0[13] ; clk        ; 6.082 ; 6.082 ; Rise       ; clk             ;
;  dataOut0[14] ; clk        ; 6.034 ; 6.034 ; Rise       ; clk             ;
;  dataOut0[15] ; clk        ; 6.102 ; 6.102 ; Rise       ; clk             ;
;  dataOut0[16] ; clk        ; 6.134 ; 6.134 ; Rise       ; clk             ;
;  dataOut0[17] ; clk        ; 6.185 ; 6.185 ; Rise       ; clk             ;
;  dataOut0[18] ; clk        ; 6.073 ; 6.073 ; Rise       ; clk             ;
;  dataOut0[19] ; clk        ; 6.192 ; 6.192 ; Rise       ; clk             ;
;  dataOut0[20] ; clk        ; 6.110 ; 6.110 ; Rise       ; clk             ;
;  dataOut0[21] ; clk        ; 6.239 ; 6.239 ; Rise       ; clk             ;
;  dataOut0[22] ; clk        ; 6.098 ; 6.098 ; Rise       ; clk             ;
;  dataOut0[23] ; clk        ; 5.983 ; 5.983 ; Rise       ; clk             ;
;  dataOut0[24] ; clk        ; 6.144 ; 6.144 ; Rise       ; clk             ;
;  dataOut0[25] ; clk        ; 5.894 ; 5.894 ; Rise       ; clk             ;
;  dataOut0[26] ; clk        ; 6.289 ; 6.289 ; Rise       ; clk             ;
;  dataOut0[27] ; clk        ; 6.340 ; 6.340 ; Rise       ; clk             ;
;  dataOut0[28] ; clk        ; 6.230 ; 6.230 ; Rise       ; clk             ;
;  dataOut0[29] ; clk        ; 6.296 ; 6.296 ; Rise       ; clk             ;
;  dataOut0[30] ; clk        ; 6.083 ; 6.083 ; Rise       ; clk             ;
;  dataOut0[31] ; clk        ; 6.187 ; 6.187 ; Rise       ; clk             ;
; dataOut1[*]   ; clk        ; 6.339 ; 6.339 ; Rise       ; clk             ;
;  dataOut1[0]  ; clk        ; 6.077 ; 6.077 ; Rise       ; clk             ;
;  dataOut1[1]  ; clk        ; 6.068 ; 6.068 ; Rise       ; clk             ;
;  dataOut1[2]  ; clk        ; 6.115 ; 6.115 ; Rise       ; clk             ;
;  dataOut1[3]  ; clk        ; 5.884 ; 5.884 ; Rise       ; clk             ;
;  dataOut1[4]  ; clk        ; 5.989 ; 5.989 ; Rise       ; clk             ;
;  dataOut1[5]  ; clk        ; 6.073 ; 6.073 ; Rise       ; clk             ;
;  dataOut1[6]  ; clk        ; 5.888 ; 5.888 ; Rise       ; clk             ;
;  dataOut1[7]  ; clk        ; 6.068 ; 6.068 ; Rise       ; clk             ;
;  dataOut1[8]  ; clk        ; 6.339 ; 6.339 ; Rise       ; clk             ;
;  dataOut1[9]  ; clk        ; 6.195 ; 6.195 ; Rise       ; clk             ;
;  dataOut1[10] ; clk        ; 6.197 ; 6.197 ; Rise       ; clk             ;
;  dataOut1[11] ; clk        ; 6.077 ; 6.077 ; Rise       ; clk             ;
;  dataOut1[12] ; clk        ; 6.086 ; 6.086 ; Rise       ; clk             ;
;  dataOut1[13] ; clk        ; 6.043 ; 6.043 ; Rise       ; clk             ;
;  dataOut1[14] ; clk        ; 5.977 ; 5.977 ; Rise       ; clk             ;
;  dataOut1[15] ; clk        ; 6.005 ; 6.005 ; Rise       ; clk             ;
;  dataOut1[16] ; clk        ; 6.017 ; 6.017 ; Rise       ; clk             ;
;  dataOut1[17] ; clk        ; 6.014 ; 6.014 ; Rise       ; clk             ;
;  dataOut1[18] ; clk        ; 5.961 ; 5.961 ; Rise       ; clk             ;
;  dataOut1[19] ; clk        ; 6.012 ; 6.012 ; Rise       ; clk             ;
;  dataOut1[20] ; clk        ; 5.935 ; 5.935 ; Rise       ; clk             ;
;  dataOut1[21] ; clk        ; 5.972 ; 5.972 ; Rise       ; clk             ;
;  dataOut1[22] ; clk        ; 5.960 ; 5.960 ; Rise       ; clk             ;
;  dataOut1[23] ; clk        ; 6.091 ; 6.091 ; Rise       ; clk             ;
;  dataOut1[24] ; clk        ; 5.893 ; 5.893 ; Rise       ; clk             ;
;  dataOut1[25] ; clk        ; 6.226 ; 6.226 ; Rise       ; clk             ;
;  dataOut1[26] ; clk        ; 6.164 ; 6.164 ; Rise       ; clk             ;
;  dataOut1[27] ; clk        ; 6.090 ; 6.090 ; Rise       ; clk             ;
;  dataOut1[28] ; clk        ; 5.890 ; 5.890 ; Rise       ; clk             ;
;  dataOut1[29] ; clk        ; 6.003 ; 6.003 ; Rise       ; clk             ;
;  dataOut1[30] ; clk        ; 6.088 ; 6.088 ; Rise       ; clk             ;
;  dataOut1[31] ; clk        ; 6.193 ; 6.193 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; dataOut0[*]   ; clk        ; 5.894 ; 5.894 ; Rise       ; clk             ;
;  dataOut0[0]  ; clk        ; 6.040 ; 6.040 ; Rise       ; clk             ;
;  dataOut0[1]  ; clk        ; 6.171 ; 6.171 ; Rise       ; clk             ;
;  dataOut0[2]  ; clk        ; 6.371 ; 6.371 ; Rise       ; clk             ;
;  dataOut0[3]  ; clk        ; 6.044 ; 6.044 ; Rise       ; clk             ;
;  dataOut0[4]  ; clk        ; 6.139 ; 6.139 ; Rise       ; clk             ;
;  dataOut0[5]  ; clk        ; 6.002 ; 6.002 ; Rise       ; clk             ;
;  dataOut0[6]  ; clk        ; 6.353 ; 6.353 ; Rise       ; clk             ;
;  dataOut0[7]  ; clk        ; 6.054 ; 6.054 ; Rise       ; clk             ;
;  dataOut0[8]  ; clk        ; 6.117 ; 6.117 ; Rise       ; clk             ;
;  dataOut0[9]  ; clk        ; 6.275 ; 6.275 ; Rise       ; clk             ;
;  dataOut0[10] ; clk        ; 6.176 ; 6.176 ; Rise       ; clk             ;
;  dataOut0[11] ; clk        ; 6.084 ; 6.084 ; Rise       ; clk             ;
;  dataOut0[12] ; clk        ; 6.017 ; 6.017 ; Rise       ; clk             ;
;  dataOut0[13] ; clk        ; 6.082 ; 6.082 ; Rise       ; clk             ;
;  dataOut0[14] ; clk        ; 6.034 ; 6.034 ; Rise       ; clk             ;
;  dataOut0[15] ; clk        ; 6.102 ; 6.102 ; Rise       ; clk             ;
;  dataOut0[16] ; clk        ; 6.134 ; 6.134 ; Rise       ; clk             ;
;  dataOut0[17] ; clk        ; 6.185 ; 6.185 ; Rise       ; clk             ;
;  dataOut0[18] ; clk        ; 6.073 ; 6.073 ; Rise       ; clk             ;
;  dataOut0[19] ; clk        ; 6.192 ; 6.192 ; Rise       ; clk             ;
;  dataOut0[20] ; clk        ; 6.110 ; 6.110 ; Rise       ; clk             ;
;  dataOut0[21] ; clk        ; 6.239 ; 6.239 ; Rise       ; clk             ;
;  dataOut0[22] ; clk        ; 6.098 ; 6.098 ; Rise       ; clk             ;
;  dataOut0[23] ; clk        ; 5.983 ; 5.983 ; Rise       ; clk             ;
;  dataOut0[24] ; clk        ; 6.144 ; 6.144 ; Rise       ; clk             ;
;  dataOut0[25] ; clk        ; 5.894 ; 5.894 ; Rise       ; clk             ;
;  dataOut0[26] ; clk        ; 6.289 ; 6.289 ; Rise       ; clk             ;
;  dataOut0[27] ; clk        ; 6.340 ; 6.340 ; Rise       ; clk             ;
;  dataOut0[28] ; clk        ; 6.230 ; 6.230 ; Rise       ; clk             ;
;  dataOut0[29] ; clk        ; 6.296 ; 6.296 ; Rise       ; clk             ;
;  dataOut0[30] ; clk        ; 6.083 ; 6.083 ; Rise       ; clk             ;
;  dataOut0[31] ; clk        ; 6.187 ; 6.187 ; Rise       ; clk             ;
; dataOut1[*]   ; clk        ; 5.884 ; 5.884 ; Rise       ; clk             ;
;  dataOut1[0]  ; clk        ; 6.077 ; 6.077 ; Rise       ; clk             ;
;  dataOut1[1]  ; clk        ; 6.068 ; 6.068 ; Rise       ; clk             ;
;  dataOut1[2]  ; clk        ; 6.115 ; 6.115 ; Rise       ; clk             ;
;  dataOut1[3]  ; clk        ; 5.884 ; 5.884 ; Rise       ; clk             ;
;  dataOut1[4]  ; clk        ; 5.989 ; 5.989 ; Rise       ; clk             ;
;  dataOut1[5]  ; clk        ; 6.073 ; 6.073 ; Rise       ; clk             ;
;  dataOut1[6]  ; clk        ; 5.888 ; 5.888 ; Rise       ; clk             ;
;  dataOut1[7]  ; clk        ; 6.068 ; 6.068 ; Rise       ; clk             ;
;  dataOut1[8]  ; clk        ; 6.339 ; 6.339 ; Rise       ; clk             ;
;  dataOut1[9]  ; clk        ; 6.195 ; 6.195 ; Rise       ; clk             ;
;  dataOut1[10] ; clk        ; 6.197 ; 6.197 ; Rise       ; clk             ;
;  dataOut1[11] ; clk        ; 6.077 ; 6.077 ; Rise       ; clk             ;
;  dataOut1[12] ; clk        ; 6.086 ; 6.086 ; Rise       ; clk             ;
;  dataOut1[13] ; clk        ; 6.043 ; 6.043 ; Rise       ; clk             ;
;  dataOut1[14] ; clk        ; 5.977 ; 5.977 ; Rise       ; clk             ;
;  dataOut1[15] ; clk        ; 6.005 ; 6.005 ; Rise       ; clk             ;
;  dataOut1[16] ; clk        ; 6.017 ; 6.017 ; Rise       ; clk             ;
;  dataOut1[17] ; clk        ; 6.014 ; 6.014 ; Rise       ; clk             ;
;  dataOut1[18] ; clk        ; 5.961 ; 5.961 ; Rise       ; clk             ;
;  dataOut1[19] ; clk        ; 6.012 ; 6.012 ; Rise       ; clk             ;
;  dataOut1[20] ; clk        ; 5.935 ; 5.935 ; Rise       ; clk             ;
;  dataOut1[21] ; clk        ; 5.972 ; 5.972 ; Rise       ; clk             ;
;  dataOut1[22] ; clk        ; 5.960 ; 5.960 ; Rise       ; clk             ;
;  dataOut1[23] ; clk        ; 6.091 ; 6.091 ; Rise       ; clk             ;
;  dataOut1[24] ; clk        ; 5.893 ; 5.893 ; Rise       ; clk             ;
;  dataOut1[25] ; clk        ; 6.226 ; 6.226 ; Rise       ; clk             ;
;  dataOut1[26] ; clk        ; 6.164 ; 6.164 ; Rise       ; clk             ;
;  dataOut1[27] ; clk        ; 6.090 ; 6.090 ; Rise       ; clk             ;
;  dataOut1[28] ; clk        ; 5.890 ; 5.890 ; Rise       ; clk             ;
;  dataOut1[29] ; clk        ; 6.003 ; 6.003 ; Rise       ; clk             ;
;  dataOut1[30] ; clk        ; 6.088 ; 6.088 ; Rise       ; clk             ;
;  dataOut1[31] ; clk        ; 6.193 ; 6.193 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.076   ; 2.321 ; N/A      ; N/A     ; -2.064              ;
;  clk             ; -2.076   ; 2.321 ; N/A      ; N/A     ; -2.064              ;
; Design-wide TNS  ; -132.864 ; 0.0   ; 0.0      ; 0.0     ; -604.319            ;
;  clk             ; -132.864 ; 0.000 ; N/A      ; N/A     ; -604.319            ;
+------------------+----------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------+
; Setup Times                                                                     ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; dataIn[*]           ; clk        ; 5.235 ; 5.235 ; Rise       ; clk             ;
;  dataIn[0]          ; clk        ; 4.285 ; 4.285 ; Rise       ; clk             ;
;  dataIn[1]          ; clk        ; 4.870 ; 4.870 ; Rise       ; clk             ;
;  dataIn[2]          ; clk        ; 4.743 ; 4.743 ; Rise       ; clk             ;
;  dataIn[3]          ; clk        ; 4.577 ; 4.577 ; Rise       ; clk             ;
;  dataIn[4]          ; clk        ; 4.336 ; 4.336 ; Rise       ; clk             ;
;  dataIn[5]          ; clk        ; 4.679 ; 4.679 ; Rise       ; clk             ;
;  dataIn[6]          ; clk        ; 4.313 ; 4.313 ; Rise       ; clk             ;
;  dataIn[7]          ; clk        ; 4.303 ; 4.303 ; Rise       ; clk             ;
;  dataIn[8]          ; clk        ; 4.419 ; 4.419 ; Rise       ; clk             ;
;  dataIn[9]          ; clk        ; 5.173 ; 5.173 ; Rise       ; clk             ;
;  dataIn[10]         ; clk        ; 4.367 ; 4.367 ; Rise       ; clk             ;
;  dataIn[11]         ; clk        ; 5.186 ; 5.186 ; Rise       ; clk             ;
;  dataIn[12]         ; clk        ; 4.461 ; 4.461 ; Rise       ; clk             ;
;  dataIn[13]         ; clk        ; 4.715 ; 4.715 ; Rise       ; clk             ;
;  dataIn[14]         ; clk        ; 4.272 ; 4.272 ; Rise       ; clk             ;
;  dataIn[15]         ; clk        ; 4.852 ; 4.852 ; Rise       ; clk             ;
;  dataIn[16]         ; clk        ; 4.845 ; 4.845 ; Rise       ; clk             ;
;  dataIn[17]         ; clk        ; 4.853 ; 4.853 ; Rise       ; clk             ;
;  dataIn[18]         ; clk        ; 4.323 ; 4.323 ; Rise       ; clk             ;
;  dataIn[19]         ; clk        ; 4.735 ; 4.735 ; Rise       ; clk             ;
;  dataIn[20]         ; clk        ; 4.213 ; 4.213 ; Rise       ; clk             ;
;  dataIn[21]         ; clk        ; 5.235 ; 5.235 ; Rise       ; clk             ;
;  dataIn[22]         ; clk        ; 4.762 ; 4.762 ; Rise       ; clk             ;
;  dataIn[23]         ; clk        ; 4.560 ; 4.560 ; Rise       ; clk             ;
;  dataIn[24]         ; clk        ; 4.685 ; 4.685 ; Rise       ; clk             ;
;  dataIn[25]         ; clk        ; 4.563 ; 4.563 ; Rise       ; clk             ;
;  dataIn[26]         ; clk        ; 4.587 ; 4.587 ; Rise       ; clk             ;
;  dataIn[27]         ; clk        ; 4.381 ; 4.381 ; Rise       ; clk             ;
;  dataIn[28]         ; clk        ; 4.588 ; 4.588 ; Rise       ; clk             ;
;  dataIn[29]         ; clk        ; 4.750 ; 4.750 ; Rise       ; clk             ;
;  dataIn[30]         ; clk        ; 4.677 ; 4.677 ; Rise       ; clk             ;
;  dataIn[31]         ; clk        ; 4.401 ; 4.401 ; Rise       ; clk             ;
; regFileRd0Index[*]  ; clk        ; 4.669 ; 4.669 ; Rise       ; clk             ;
;  regFileRd0Index[0] ; clk        ; 0.248 ; 0.248 ; Rise       ; clk             ;
;  regFileRd0Index[1] ; clk        ; 0.248 ; 0.248 ; Rise       ; clk             ;
;  regFileRd0Index[2] ; clk        ; 4.669 ; 4.669 ; Rise       ; clk             ;
;  regFileRd0Index[3] ; clk        ; 3.855 ; 3.855 ; Rise       ; clk             ;
; regFileRd1Index[*]  ; clk        ; 4.403 ; 4.403 ; Rise       ; clk             ;
;  regFileRd1Index[0] ; clk        ; 4.403 ; 4.403 ; Rise       ; clk             ;
;  regFileRd1Index[1] ; clk        ; 4.139 ; 4.139 ; Rise       ; clk             ;
;  regFileRd1Index[2] ; clk        ; 3.794 ; 3.794 ; Rise       ; clk             ;
;  regFileRd1Index[3] ; clk        ; 4.277 ; 4.277 ; Rise       ; clk             ;
; regFileWrEn         ; clk        ; 5.110 ; 5.110 ; Rise       ; clk             ;
; regFileWrIndex[*]   ; clk        ; 4.734 ; 4.734 ; Rise       ; clk             ;
;  regFileWrIndex[0]  ; clk        ; 0.161 ; 0.161 ; Rise       ; clk             ;
;  regFileWrIndex[1]  ; clk        ; 0.095 ; 0.095 ; Rise       ; clk             ;
;  regFileWrIndex[2]  ; clk        ; 4.672 ; 4.672 ; Rise       ; clk             ;
;  regFileWrIndex[3]  ; clk        ; 4.734 ; 4.734 ; Rise       ; clk             ;
+---------------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Hold Times                                                                        ;
+---------------------+------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+------------+--------+--------+------------+-----------------+
; dataIn[*]           ; clk        ; -1.578 ; -1.578 ; Rise       ; clk             ;
;  dataIn[0]          ; clk        ; -1.649 ; -1.649 ; Rise       ; clk             ;
;  dataIn[1]          ; clk        ; -1.912 ; -1.912 ; Rise       ; clk             ;
;  dataIn[2]          ; clk        ; -1.760 ; -1.760 ; Rise       ; clk             ;
;  dataIn[3]          ; clk        ; -1.609 ; -1.609 ; Rise       ; clk             ;
;  dataIn[4]          ; clk        ; -1.604 ; -1.604 ; Rise       ; clk             ;
;  dataIn[5]          ; clk        ; -1.643 ; -1.643 ; Rise       ; clk             ;
;  dataIn[6]          ; clk        ; -1.620 ; -1.620 ; Rise       ; clk             ;
;  dataIn[7]          ; clk        ; -1.627 ; -1.627 ; Rise       ; clk             ;
;  dataIn[8]          ; clk        ; -1.627 ; -1.627 ; Rise       ; clk             ;
;  dataIn[9]          ; clk        ; -1.861 ; -1.861 ; Rise       ; clk             ;
;  dataIn[10]         ; clk        ; -1.610 ; -1.610 ; Rise       ; clk             ;
;  dataIn[11]         ; clk        ; -1.923 ; -1.923 ; Rise       ; clk             ;
;  dataIn[12]         ; clk        ; -1.812 ; -1.812 ; Rise       ; clk             ;
;  dataIn[13]         ; clk        ; -1.917 ; -1.917 ; Rise       ; clk             ;
;  dataIn[14]         ; clk        ; -1.630 ; -1.630 ; Rise       ; clk             ;
;  dataIn[15]         ; clk        ; -1.929 ; -1.929 ; Rise       ; clk             ;
;  dataIn[16]         ; clk        ; -1.893 ; -1.893 ; Rise       ; clk             ;
;  dataIn[17]         ; clk        ; -1.903 ; -1.903 ; Rise       ; clk             ;
;  dataIn[18]         ; clk        ; -1.578 ; -1.578 ; Rise       ; clk             ;
;  dataIn[19]         ; clk        ; -1.779 ; -1.779 ; Rise       ; clk             ;
;  dataIn[20]         ; clk        ; -1.603 ; -1.603 ; Rise       ; clk             ;
;  dataIn[21]         ; clk        ; -1.878 ; -1.878 ; Rise       ; clk             ;
;  dataIn[22]         ; clk        ; -1.869 ; -1.869 ; Rise       ; clk             ;
;  dataIn[23]         ; clk        ; -1.903 ; -1.903 ; Rise       ; clk             ;
;  dataIn[24]         ; clk        ; -1.903 ; -1.903 ; Rise       ; clk             ;
;  dataIn[25]         ; clk        ; -1.600 ; -1.600 ; Rise       ; clk             ;
;  dataIn[26]         ; clk        ; -1.746 ; -1.746 ; Rise       ; clk             ;
;  dataIn[27]         ; clk        ; -1.741 ; -1.741 ; Rise       ; clk             ;
;  dataIn[28]         ; clk        ; -1.687 ; -1.687 ; Rise       ; clk             ;
;  dataIn[29]         ; clk        ; -1.836 ; -1.836 ; Rise       ; clk             ;
;  dataIn[30]         ; clk        ; -1.913 ; -1.913 ; Rise       ; clk             ;
;  dataIn[31]         ; clk        ; -1.782 ; -1.782 ; Rise       ; clk             ;
; regFileRd0Index[*]  ; clk        ; 0.565  ; 0.565  ; Rise       ; clk             ;
;  regFileRd0Index[0] ; clk        ; 0.565  ; 0.565  ; Rise       ; clk             ;
;  regFileRd0Index[1] ; clk        ; 0.565  ; 0.565  ; Rise       ; clk             ;
;  regFileRd0Index[2] ; clk        ; -1.960 ; -1.960 ; Rise       ; clk             ;
;  regFileRd0Index[3] ; clk        ; -1.637 ; -1.637 ; Rise       ; clk             ;
; regFileRd1Index[*]  ; clk        ; -1.557 ; -1.557 ; Rise       ; clk             ;
;  regFileRd1Index[0] ; clk        ; -1.852 ; -1.852 ; Rise       ; clk             ;
;  regFileRd1Index[1] ; clk        ; -1.688 ; -1.688 ; Rise       ; clk             ;
;  regFileRd1Index[2] ; clk        ; -1.557 ; -1.557 ; Rise       ; clk             ;
;  regFileRd1Index[3] ; clk        ; -1.775 ; -1.775 ; Rise       ; clk             ;
; regFileWrEn         ; clk        ; -2.132 ; -2.132 ; Rise       ; clk             ;
; regFileWrIndex[*]   ; clk        ; 0.710  ; 0.710  ; Rise       ; clk             ;
;  regFileWrIndex[0]  ; clk        ; 0.692  ; 0.692  ; Rise       ; clk             ;
;  regFileWrIndex[1]  ; clk        ; 0.710  ; 0.710  ; Rise       ; clk             ;
;  regFileWrIndex[2]  ; clk        ; -1.882 ; -1.882 ; Rise       ; clk             ;
;  regFileWrIndex[3]  ; clk        ; -1.812 ; -1.812 ; Rise       ; clk             ;
+---------------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; dataOut0[*]   ; clk        ; 11.902 ; 11.902 ; Rise       ; clk             ;
;  dataOut0[0]  ; clk        ; 11.035 ; 11.035 ; Rise       ; clk             ;
;  dataOut0[1]  ; clk        ; 11.368 ; 11.368 ; Rise       ; clk             ;
;  dataOut0[2]  ; clk        ; 11.902 ; 11.902 ; Rise       ; clk             ;
;  dataOut0[3]  ; clk        ; 11.042 ; 11.042 ; Rise       ; clk             ;
;  dataOut0[4]  ; clk        ; 11.315 ; 11.315 ; Rise       ; clk             ;
;  dataOut0[5]  ; clk        ; 11.056 ; 11.056 ; Rise       ; clk             ;
;  dataOut0[6]  ; clk        ; 11.871 ; 11.871 ; Rise       ; clk             ;
;  dataOut0[7]  ; clk        ; 11.256 ; 11.256 ; Rise       ; clk             ;
;  dataOut0[8]  ; clk        ; 11.479 ; 11.479 ; Rise       ; clk             ;
;  dataOut0[9]  ; clk        ; 11.637 ; 11.637 ; Rise       ; clk             ;
;  dataOut0[10] ; clk        ; 11.362 ; 11.362 ; Rise       ; clk             ;
;  dataOut0[11] ; clk        ; 11.268 ; 11.268 ; Rise       ; clk             ;
;  dataOut0[12] ; clk        ; 11.276 ; 11.276 ; Rise       ; clk             ;
;  dataOut0[13] ; clk        ; 11.377 ; 11.377 ; Rise       ; clk             ;
;  dataOut0[14] ; clk        ; 11.033 ; 11.033 ; Rise       ; clk             ;
;  dataOut0[15] ; clk        ; 11.274 ; 11.274 ; Rise       ; clk             ;
;  dataOut0[16] ; clk        ; 11.312 ; 11.312 ; Rise       ; clk             ;
;  dataOut0[17] ; clk        ; 11.391 ; 11.391 ; Rise       ; clk             ;
;  dataOut0[18] ; clk        ; 11.280 ; 11.280 ; Rise       ; clk             ;
;  dataOut0[19] ; clk        ; 11.577 ; 11.577 ; Rise       ; clk             ;
;  dataOut0[20] ; clk        ; 11.278 ; 11.278 ; Rise       ; clk             ;
;  dataOut0[21] ; clk        ; 11.594 ; 11.594 ; Rise       ; clk             ;
;  dataOut0[22] ; clk        ; 11.403 ; 11.403 ; Rise       ; clk             ;
;  dataOut0[23] ; clk        ; 11.213 ; 11.213 ; Rise       ; clk             ;
;  dataOut0[24] ; clk        ; 11.327 ; 11.327 ; Rise       ; clk             ;
;  dataOut0[25] ; clk        ; 10.770 ; 10.770 ; Rise       ; clk             ;
;  dataOut0[26] ; clk        ; 11.590 ; 11.590 ; Rise       ; clk             ;
;  dataOut0[27] ; clk        ; 11.811 ; 11.811 ; Rise       ; clk             ;
;  dataOut0[28] ; clk        ; 11.574 ; 11.574 ; Rise       ; clk             ;
;  dataOut0[29] ; clk        ; 11.664 ; 11.664 ; Rise       ; clk             ;
;  dataOut0[30] ; clk        ; 11.362 ; 11.362 ; Rise       ; clk             ;
;  dataOut0[31] ; clk        ; 11.382 ; 11.382 ; Rise       ; clk             ;
; dataOut1[*]   ; clk        ; 11.744 ; 11.744 ; Rise       ; clk             ;
;  dataOut1[0]  ; clk        ; 11.213 ; 11.213 ; Rise       ; clk             ;
;  dataOut1[1]  ; clk        ; 11.203 ; 11.203 ; Rise       ; clk             ;
;  dataOut1[2]  ; clk        ; 11.456 ; 11.456 ; Rise       ; clk             ;
;  dataOut1[3]  ; clk        ; 10.671 ; 10.671 ; Rise       ; clk             ;
;  dataOut1[4]  ; clk        ; 10.954 ; 10.954 ; Rise       ; clk             ;
;  dataOut1[5]  ; clk        ; 11.218 ; 11.218 ; Rise       ; clk             ;
;  dataOut1[6]  ; clk        ; 10.752 ; 10.752 ; Rise       ; clk             ;
;  dataOut1[7]  ; clk        ; 11.088 ; 11.088 ; Rise       ; clk             ;
;  dataOut1[8]  ; clk        ; 11.744 ; 11.744 ; Rise       ; clk             ;
;  dataOut1[9]  ; clk        ; 11.513 ; 11.513 ; Rise       ; clk             ;
;  dataOut1[10] ; clk        ; 11.443 ; 11.443 ; Rise       ; clk             ;
;  dataOut1[11] ; clk        ; 11.091 ; 11.091 ; Rise       ; clk             ;
;  dataOut1[12] ; clk        ; 11.235 ; 11.235 ; Rise       ; clk             ;
;  dataOut1[13] ; clk        ; 11.172 ; 11.172 ; Rise       ; clk             ;
;  dataOut1[14] ; clk        ; 10.938 ; 10.938 ; Rise       ; clk             ;
;  dataOut1[15] ; clk        ; 10.981 ; 10.981 ; Rise       ; clk             ;
;  dataOut1[16] ; clk        ; 10.994 ; 10.994 ; Rise       ; clk             ;
;  dataOut1[17] ; clk        ; 11.009 ; 11.009 ; Rise       ; clk             ;
;  dataOut1[18] ; clk        ; 10.919 ; 10.919 ; Rise       ; clk             ;
;  dataOut1[19] ; clk        ; 10.987 ; 10.987 ; Rise       ; clk             ;
;  dataOut1[20] ; clk        ; 10.890 ; 10.890 ; Rise       ; clk             ;
;  dataOut1[21] ; clk        ; 11.194 ; 11.194 ; Rise       ; clk             ;
;  dataOut1[22] ; clk        ; 10.923 ; 10.923 ; Rise       ; clk             ;
;  dataOut1[23] ; clk        ; 11.240 ; 11.240 ; Rise       ; clk             ;
;  dataOut1[24] ; clk        ; 10.690 ; 10.690 ; Rise       ; clk             ;
;  dataOut1[25] ; clk        ; 11.555 ; 11.555 ; Rise       ; clk             ;
;  dataOut1[26] ; clk        ; 11.469 ; 11.469 ; Rise       ; clk             ;
;  dataOut1[27] ; clk        ; 11.239 ; 11.239 ; Rise       ; clk             ;
;  dataOut1[28] ; clk        ; 10.682 ; 10.682 ; Rise       ; clk             ;
;  dataOut1[29] ; clk        ; 10.982 ; 10.982 ; Rise       ; clk             ;
;  dataOut1[30] ; clk        ; 11.236 ; 11.236 ; Rise       ; clk             ;
;  dataOut1[31] ; clk        ; 11.520 ; 11.520 ; Rise       ; clk             ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; dataOut0[*]   ; clk        ; 5.894 ; 5.894 ; Rise       ; clk             ;
;  dataOut0[0]  ; clk        ; 6.040 ; 6.040 ; Rise       ; clk             ;
;  dataOut0[1]  ; clk        ; 6.171 ; 6.171 ; Rise       ; clk             ;
;  dataOut0[2]  ; clk        ; 6.371 ; 6.371 ; Rise       ; clk             ;
;  dataOut0[3]  ; clk        ; 6.044 ; 6.044 ; Rise       ; clk             ;
;  dataOut0[4]  ; clk        ; 6.139 ; 6.139 ; Rise       ; clk             ;
;  dataOut0[5]  ; clk        ; 6.002 ; 6.002 ; Rise       ; clk             ;
;  dataOut0[6]  ; clk        ; 6.353 ; 6.353 ; Rise       ; clk             ;
;  dataOut0[7]  ; clk        ; 6.054 ; 6.054 ; Rise       ; clk             ;
;  dataOut0[8]  ; clk        ; 6.117 ; 6.117 ; Rise       ; clk             ;
;  dataOut0[9]  ; clk        ; 6.275 ; 6.275 ; Rise       ; clk             ;
;  dataOut0[10] ; clk        ; 6.176 ; 6.176 ; Rise       ; clk             ;
;  dataOut0[11] ; clk        ; 6.084 ; 6.084 ; Rise       ; clk             ;
;  dataOut0[12] ; clk        ; 6.017 ; 6.017 ; Rise       ; clk             ;
;  dataOut0[13] ; clk        ; 6.082 ; 6.082 ; Rise       ; clk             ;
;  dataOut0[14] ; clk        ; 6.034 ; 6.034 ; Rise       ; clk             ;
;  dataOut0[15] ; clk        ; 6.102 ; 6.102 ; Rise       ; clk             ;
;  dataOut0[16] ; clk        ; 6.134 ; 6.134 ; Rise       ; clk             ;
;  dataOut0[17] ; clk        ; 6.185 ; 6.185 ; Rise       ; clk             ;
;  dataOut0[18] ; clk        ; 6.073 ; 6.073 ; Rise       ; clk             ;
;  dataOut0[19] ; clk        ; 6.192 ; 6.192 ; Rise       ; clk             ;
;  dataOut0[20] ; clk        ; 6.110 ; 6.110 ; Rise       ; clk             ;
;  dataOut0[21] ; clk        ; 6.239 ; 6.239 ; Rise       ; clk             ;
;  dataOut0[22] ; clk        ; 6.098 ; 6.098 ; Rise       ; clk             ;
;  dataOut0[23] ; clk        ; 5.983 ; 5.983 ; Rise       ; clk             ;
;  dataOut0[24] ; clk        ; 6.144 ; 6.144 ; Rise       ; clk             ;
;  dataOut0[25] ; clk        ; 5.894 ; 5.894 ; Rise       ; clk             ;
;  dataOut0[26] ; clk        ; 6.289 ; 6.289 ; Rise       ; clk             ;
;  dataOut0[27] ; clk        ; 6.340 ; 6.340 ; Rise       ; clk             ;
;  dataOut0[28] ; clk        ; 6.230 ; 6.230 ; Rise       ; clk             ;
;  dataOut0[29] ; clk        ; 6.296 ; 6.296 ; Rise       ; clk             ;
;  dataOut0[30] ; clk        ; 6.083 ; 6.083 ; Rise       ; clk             ;
;  dataOut0[31] ; clk        ; 6.187 ; 6.187 ; Rise       ; clk             ;
; dataOut1[*]   ; clk        ; 5.884 ; 5.884 ; Rise       ; clk             ;
;  dataOut1[0]  ; clk        ; 6.077 ; 6.077 ; Rise       ; clk             ;
;  dataOut1[1]  ; clk        ; 6.068 ; 6.068 ; Rise       ; clk             ;
;  dataOut1[2]  ; clk        ; 6.115 ; 6.115 ; Rise       ; clk             ;
;  dataOut1[3]  ; clk        ; 5.884 ; 5.884 ; Rise       ; clk             ;
;  dataOut1[4]  ; clk        ; 5.989 ; 5.989 ; Rise       ; clk             ;
;  dataOut1[5]  ; clk        ; 6.073 ; 6.073 ; Rise       ; clk             ;
;  dataOut1[6]  ; clk        ; 5.888 ; 5.888 ; Rise       ; clk             ;
;  dataOut1[7]  ; clk        ; 6.068 ; 6.068 ; Rise       ; clk             ;
;  dataOut1[8]  ; clk        ; 6.339 ; 6.339 ; Rise       ; clk             ;
;  dataOut1[9]  ; clk        ; 6.195 ; 6.195 ; Rise       ; clk             ;
;  dataOut1[10] ; clk        ; 6.197 ; 6.197 ; Rise       ; clk             ;
;  dataOut1[11] ; clk        ; 6.077 ; 6.077 ; Rise       ; clk             ;
;  dataOut1[12] ; clk        ; 6.086 ; 6.086 ; Rise       ; clk             ;
;  dataOut1[13] ; clk        ; 6.043 ; 6.043 ; Rise       ; clk             ;
;  dataOut1[14] ; clk        ; 5.977 ; 5.977 ; Rise       ; clk             ;
;  dataOut1[15] ; clk        ; 6.005 ; 6.005 ; Rise       ; clk             ;
;  dataOut1[16] ; clk        ; 6.017 ; 6.017 ; Rise       ; clk             ;
;  dataOut1[17] ; clk        ; 6.014 ; 6.014 ; Rise       ; clk             ;
;  dataOut1[18] ; clk        ; 5.961 ; 5.961 ; Rise       ; clk             ;
;  dataOut1[19] ; clk        ; 6.012 ; 6.012 ; Rise       ; clk             ;
;  dataOut1[20] ; clk        ; 5.935 ; 5.935 ; Rise       ; clk             ;
;  dataOut1[21] ; clk        ; 5.972 ; 5.972 ; Rise       ; clk             ;
;  dataOut1[22] ; clk        ; 5.960 ; 5.960 ; Rise       ; clk             ;
;  dataOut1[23] ; clk        ; 6.091 ; 6.091 ; Rise       ; clk             ;
;  dataOut1[24] ; clk        ; 5.893 ; 5.893 ; Rise       ; clk             ;
;  dataOut1[25] ; clk        ; 6.226 ; 6.226 ; Rise       ; clk             ;
;  dataOut1[26] ; clk        ; 6.164 ; 6.164 ; Rise       ; clk             ;
;  dataOut1[27] ; clk        ; 6.090 ; 6.090 ; Rise       ; clk             ;
;  dataOut1[28] ; clk        ; 5.890 ; 5.890 ; Rise       ; clk             ;
;  dataOut1[29] ; clk        ; 6.003 ; 6.003 ; Rise       ; clk             ;
;  dataOut1[30] ; clk        ; 6.088 ; 6.088 ; Rise       ; clk             ;
;  dataOut1[31] ; clk        ; 6.193 ; 6.193 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 64       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 64       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 45    ; 45   ;
; Unconstrained Input Port Paths  ; 82    ; 82   ;
; Unconstrained Output Ports      ; 64    ; 64   ;
; Unconstrained Output Port Paths ; 256   ; 256  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Oct 23 22:39:58 2015
Info: Command: quartus_sta Project2 -c Debug
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'Timing.sdc'
Warning (332174): Ignored filter at Timing.sdc(1): CLOCK_50 could not be matched with a port
Warning (332049): Ignored create_clock at Timing.sdc(1): Argument <targets> is an empty collection
    Info (332050): create_clock -name "Clock10" -period 100.000ns [get_ports {CLOCK_50}]
Warning (332174): Ignored filter at Timing.sdc(5): Clock10 could not be matched with a clock
Warning (332049): Ignored set_input_delay at Timing.sdc(5): Argument -clock is not an object ID
    Info (332050): set_input_delay -clock "Clock10" -max -100ns [all_inputs] 
Warning (332049): Ignored set_input_delay at Timing.sdc(6): Argument -clock is not an object ID
    Info (332050): set_input_delay -clock "Clock10" -min 0ns [all_inputs] 
Warning (332049): Ignored set_output_delay at Timing.sdc(8): Argument -clock is not an object ID
    Info (332050): set_output_delay -clock "Clock10" -max -100ns [all_outputs] 
Warning (332049): Ignored set_output_delay at Timing.sdc(9): Argument -clock is not an object ID
    Info (332050): set_output_delay -clock "Clock10" -min 0ns [all_outputs] 
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.076
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.076      -132.864 clk 
Info (332146): Worst-case hold slack is 2.786
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.786         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064      -604.319 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.076
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -2.076 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): To Node      : altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_memory_reg0
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.936      2.936  R        clock network delay
    Info (332115):      3.170      0.234     uTco  altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115):      5.950      2.780 RR  CELL  altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_memory_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.000      1.000           latch edge time
    Info (332115):      3.914      2.914  R        clock network delay
    Info (332115):      3.874     -0.040     uTsu  altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_memory_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.950
    Info (332115): Data Required Time :     3.874
    Info (332115): Slack              :    -2.076 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.786
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 2.786 
    Info (332115): ===================================================================
    Info (332115): From Node    : altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): To Node      : altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_memory_reg0
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.936      2.936  R        clock network delay
    Info (332115):      3.170      0.234     uTco  altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115):      5.950      2.780 RR  CELL  altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_memory_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.914      2.914  R        clock network delay
    Info (332115):      3.164      0.250      uTh  altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_memory_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.950
    Info (332115): Data Required Time :     3.164
    Info (332115): Slack              :     2.786 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (1 violated).  Worst case slack is -2.064
    Info (332113): Targets: [get_clocks {clk}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is -2.064 (VIOLATED)
    Info (332113): ===================================================================
    Info (332113): Node             : altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): Clock            : clk
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           clk
    Info (332113):      1.026      1.026 RR  CELL  clk|combout
    Info (332113):      1.264      0.238 RR    IC  clk~clkctrl|inclk[0]
    Info (332113):      1.264      0.000 RR  CELL  clk~clkctrl|outclk
    Info (332113):      2.190      0.926 RR    IC  regData_rtl_0|auto_generated|ram_block1a0|clk0
    Info (332113):      2.937      0.747 RR  CELL  altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.500      0.500           launch edge time
    Info (332113):      0.500      0.000           source latency
    Info (332113):      0.500      0.000           clk
    Info (332113):      1.526      1.026 FF  CELL  clk|combout
    Info (332113):      1.764      0.238 FF    IC  clk~clkctrl|inclk[0]
    Info (332113):      1.764      0.000 FF  CELL  clk~clkctrl|outclk
    Info (332113):      2.690      0.926 FF    IC  regData_rtl_0|auto_generated|ram_block1a0|clk0
    Info (332113):      3.437      0.747 FF  CELL  altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Required Width   :     2.564
    Info (332113): Actual Width     :     0.500
    Info (332113): Slack            :    -2.064 (VIOLATED)
    Info (332113): ===================================================================
    Info (332113): 
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.460
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.460       -93.440 clk 
Info (332146): Worst-case hold slack is 2.321
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.321         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627      -476.464 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.460
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -1.460 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): To Node      : altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_memory_reg0
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.861      1.861  R        clock network delay
    Info (332115):      1.983      0.122     uTco  altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115):      4.303      2.320 RR  CELL  altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_memory_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.000      1.000           latch edge time
    Info (332115):      2.844      1.844  R        clock network delay
    Info (332115):      2.843     -0.001     uTsu  altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_memory_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.303
    Info (332115): Data Required Time :     2.843
    Info (332115): Slack              :    -1.460 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.321
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 2.321 
    Info (332115): ===================================================================
    Info (332115): From Node    : altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): To Node      : altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_memory_reg0
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.861      1.861  R        clock network delay
    Info (332115):      1.983      0.122     uTco  altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115):      4.303      2.320 RR  CELL  altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_memory_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.844      1.844  R        clock network delay
    Info (332115):      1.982      0.138      uTh  altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_memory_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.303
    Info (332115): Data Required Time :     1.982
    Info (332115): Slack              :     2.321 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (1 violated).  Worst case slack is -1.627
    Info (332113): Targets: [get_clocks {clk}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is -1.627 (VIOLATED)
    Info (332113): ===================================================================
    Info (332113): Node             : altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): Clock            : clk
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           clk
    Info (332113):      0.571      0.571 RR  CELL  clk|combout
    Info (332113):      0.757      0.186 RR    IC  clk~clkctrl|inclk[0]
    Info (332113):      0.757      0.000 RR  CELL  clk~clkctrl|outclk
    Info (332113):      1.435      0.678 RR    IC  regData_rtl_0|auto_generated|ram_block1a0|clk0
    Info (332113):      1.862      0.427 RR  CELL  altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.500      0.500           launch edge time
    Info (332113):      0.500      0.000           source latency
    Info (332113):      0.500      0.000           clk
    Info (332113):      1.071      0.571 FF  CELL  clk|combout
    Info (332113):      1.257      0.186 FF    IC  clk~clkctrl|inclk[0]
    Info (332113):      1.257      0.000 FF  CELL  clk~clkctrl|outclk
    Info (332113):      1.935      0.678 FF    IC  regData_rtl_0|auto_generated|ram_block1a0|clk0
    Info (332113):      2.362      0.427 FF  CELL  altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Required Width   :     2.127
    Info (332113): Actual Width     :     0.500
    Info (332113): Slack            :    -1.627 (VIOLATED)
    Info (332113): ===================================================================
    Info (332113): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 422 megabytes
    Info: Processing ended: Fri Oct 23 22:40:01 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


