module d_flip_flop (
    input wire D,CLK,RESET,  
    output reg Q       
);
    always @(posedge CLK or posedge RESET)
      begin
        if (RESET) begin
            Q <= 1'b0; 
        end else begin
            Q <= D;   
        end
    end
endmodule
