=============== Parameter Loading Finish ===============
Time elapsed = 0.07 s
=============== Network Structure Loading Finish ===============
{'IH': 128, 'IW': 128, 'Cin': 2, 'KH': 3, 'KW': 3, 'Cout': 128, 'pooling': 1, 'stride': 1, 'isSNN': 1, 'T': 100, 'weight_row': 128, 'weight_col': 18}
{'IH': 64, 'IW': 64, 'Cin': 128, 'KH': 3, 'KW': 3, 'Cout': 128, 'pooling': 1, 'stride': 1, 'isSNN': 1, 'T': 100, 'weight_row': 128, 'weight_col': 1152}
{'IH': 32, 'IW': 32, 'Cin': 128, 'KH': 3, 'KW': 3, 'Cout': 128, 'pooling': 1, 'stride': 1, 'isSNN': 1, 'T': 100, 'weight_row': 128, 'weight_col': 1152}
{'IH': 16, 'IW': 16, 'Cin': 128, 'KH': 3, 'KW': 3, 'Cout': 128, 'pooling': 1, 'stride': 1, 'isSNN': 1, 'T': 100, 'weight_row': 128, 'weight_col': 1152}
{'IH': 1, 'IW': 1, 'Cin': 8192, 'KH': 1, 'KW': 1, 'Cout': 512, 'pooling': 1, 'stride': 1, 'isSNN': 1, 'T': 100, 'weight_row': 512, 'weight_col': 8192}
{'IH': 1, 'IW': 1, 'Cin': 512, 'KH': 1, 'KW': 1, 'Cout': 10, 'pooling': 1, 'stride': 1, 'isSNN': 1, 'T': 100, 'weight_row': 10, 'weight_col': 512}

------------------------------ FloorPlan --------------------------------
Tile and PE size are optimized to maximize memory utilization ( = memory mapped by synapse / total memory on chip)
Desired Conventional Mapped Tile Storage Size: 1024 x 1024
Desired Conventional PE Storage Size: 512 x 512
User-defined SubArray Size: 128 x 128
----------------- # of tile used for each layer -----------------
Layer 1: 2
Layer 2: 18
Layer 3: 9
Layer 4: 9
Layer 5: 64
Layer 6: 4
----------------- Speed-up of each layer ------------------
Layer 1: 64
Layer 2: 16
Layer 3: 8
Layer 4: 8
Layer 5: 2
Layer 6: 8
----------------- Utilization of each layer ------------------
Layer 1: 0.5625
Layer 2: 1.0
Layer 3: 1.0
Layer 4: 1.0
Layer 5: 1.0
Layer 6: 0.078125
Memory Utilization of Whole Chip: 95.69575471698113 %
---------------------------- FloorPlan Done ------------------------------
Chip Area: 3.69e+07 um^2
Chip ADC (or S/As and precharger for SRAM) Area: 1.53e+06 um^2 (4.13 %)
Chip IC Area (Global and Tile/PE local): 3.46e+06 um^2 (9.38 %)
Chip Accum (subarray level: adders, shiftAdds; PE/Tile/Global level: accumulation units) Area: 5.71e+06 um^2 (15.45 %)
Chip Other (e.g. decoders, mux, switchmatrix, buffers, IC, pooling and activation units) Area: 8.24e+06 um^2 (22.32 %)
Chip Popcnt Area: 1.67e+05 um^2 (0.45 %)
Chip Array Area: 1.51e+07 um^2 (40.80 %)
Time elapsed = 4.26 s
=============== Chip Clk Period Estimating ===============
Time elapsed after estimating layer 1 = 31.43 s
Chip Clk Period: 1.0281894905588658 ns
=============== Chip Performance Estimating ===============
Time elapsed before estimating layer 1 ts 1 ====> 140.73 s
TS 0 layer 1 readLatency: 3.00e+07 ns
TS 0 layer 1 bufferLatency: 2.55e+07 ns (85.17%)
TS 0 layer 1 icLatency: 4.92e+00 ns
TS 0 layer 1 coreLatencyADC: 3.37e+04 ns (0.11%)
TS 0 layer 1 coreLatencyAccum: 2.29e+06 ns (7.63%)
TS 0 layer 1 coreLatencyOther: 2.13e+06 ns (7.10%)
TS 0 layer 1 arrayReadLatency: 2.32e+06 ns (7.73%)
TS 0 layer 1 arrayLatencyADC: 3.37e+04 ns (0.11%)
TS 0 layer 1 arrayLatencyAccum: 2.28e+06 ns (7.61%)
TS 0 layer 1 arrayLatencyOther: 0.00e+00 ns (0.00%)
TS 0 layer 1 readLatencyBuffer: 2.55e+07 ns (85.17%)
TS 0 layer 1 readLatencyIC: 9.84e+00 ns (0.00%)
TS 0 layer 1 readDynamicEnergy: 6.54e+07 pJ
TS 0 layer 1 leakagePower: 13.39 uW
TS 0 layer 1 leakageEnergy: 4.01e+05 pJ
TS 0 layer 1 bufferDynamicEnergy: 6.85e+04 pJ (0.10%)
TS 0 layer 1 icDynamicEnergy: 4.75e+01 pJ (0.00%)
TS 0 layer 1 coreEnergyADC: 2.73e+05 pJ (0.42%)
TS 0 layer 1 coreEnergyAccum: 5.84e+07 pJ (89.28%)
TS 0 layer 1 coreEnergyOther: 6.67e+06 pJ (10.20%)
TS 0 layer 1 coreEnergyPopcnt: 7.25e+05 pJ (1.11%)
TS 0 layer 1 arrayReadDynamicEnergy: 5.87e+07 pJ (89.70%)
TS 0 layer 1 arrayEnergyADC: 2.73e+05 pJ (0.42%)
TS 0 layer 1 arrayEnergyAccum: 5.84e+07 pJ (89.28%)
TS 0 layer 1 arrayEnergyOther: 0.00e+00 pJ (0.00%)
TS 0 layer 1 arrayEnergyPopcnt: 7.25e+05 pJ (1.11%)
TS 0 layer 1 readDynamicEnergyBuffer: 6.85e+04 pJ (0.10%)
TS 0 layer 1 readDynamicEnergyIC: 1.12e+02 pJ (0.00%)
successRate of layer 1 = 0.73
Max(successRate) of layer 1 = 0.73
Min(successRate) of layer 1 = 0.73
Sparsity of layer 1 = 0.918
Compression ratio of layer 1 = 0.518
Time elapsed before estimating layer 2 ts 1 ====> 924.13 s
TS 0 layer 2 readLatency: 6.05e+06 ns
TS 0 layer 2 bufferLatency: 1.89e+06 ns (31.25%)
TS 0 layer 2 icLatency: 3.04e+02 ns
TS 0 layer 2 coreLatencyADC: 3.37e+04 ns (0.56%)
TS 0 layer 2 coreLatencyAccum: 3.60e+06 ns (59.46%)
TS 0 layer 2 coreLatencyOther: 5.32e+05 ns (8.79%)
TS 0 layer 2 arrayReadLatency: 3.57e+06 ns (59.03%)
TS 0 layer 2 arrayLatencyADC: 3.37e+04 ns (0.56%)
TS 0 layer 2 arrayLatencyAccum: 3.54e+06 ns (58.47%)
TS 0 layer 2 arrayLatencyOther: 0.00e+00 ns (0.00%)
TS 0 layer 2 readLatencyBuffer: 1.89e+06 ns (31.29%)
TS 0 layer 2 readLatencyIC: 6.08e+02 ns (0.01%)
TS 0 layer 2 readDynamicEnergy: 6.76e+08 pJ
TS 0 layer 2 leakagePower: 1193.18 uW
TS 0 layer 2 leakageEnergy: 7.22e+06 pJ
TS 0 layer 2 bufferDynamicEnergy: 5.33e+05 pJ (0.08%)
TS 0 layer 2 icDynamicEnergy: 3.36e+04 pJ (0.00%)
TS 0 layer 2 coreEnergyADC: 2.46e+06 pJ (0.36%)
TS 0 layer 2 coreEnergyAccum: 6.72e+08 pJ (99.32%)
TS 0 layer 2 coreEnergyOther: 1.67e+06 pJ (0.25%)
TS 0 layer 2 coreEnergyPopcnt: 6.52e+06 pJ (0.96%)
TS 0 layer 2 arrayReadDynamicEnergy: 6.74e+08 pJ (99.68%)
TS 0 layer 2 arrayEnergyADC: 2.46e+06 pJ (0.36%)
TS 0 layer 2 arrayEnergyAccum: 6.72e+08 pJ (99.32%)
TS 0 layer 2 arrayEnergyOther: 0.00e+00 pJ (0.00%)
TS 0 layer 2 arrayEnergyPopcnt: 6.52e+06 pJ (0.96%)
TS 0 layer 2 readDynamicEnergyBuffer: 5.44e+05 pJ (0.08%)
TS 0 layer 2 readDynamicEnergyIC: 8.40e+04 pJ (0.01%)
successRate of layer 2 = 0.69
Max(successRate) of layer 2 = 0.69
Min(successRate) of layer 2 = 0.69
Sparsity of layer 2 = 0.912
Compression ratio of layer 2 = 0.431
Time elapsed before estimating layer 3 ts 1 ====> 1071.51 s
TS 0 layer 3 readLatency: 2.33e+06 ns
TS 0 layer 3 bufferLatency: 1.06e+06 ns (45.56%)
TS 0 layer 3 icLatency: 3.41e+02 ns
TS 0 layer 3 coreLatencyADC: 1.68e+04 ns (0.72%)
TS 0 layer 3 coreLatencyAccum: 1.12e+06 ns (48.15%)
TS 0 layer 3 coreLatencyOther: 1.33e+05 ns (5.70%)
TS 0 layer 3 arrayReadLatency: 1.14e+06 ns (48.85%)
TS 0 layer 3 arrayLatencyADC: 1.68e+04 ns (0.72%)
TS 0 layer 3 arrayLatencyAccum: 1.12e+06 ns (48.13%)
TS 0 layer 3 arrayLatencyOther: 0.00e+00 ns (0.00%)
TS 0 layer 3 readLatencyBuffer: 1.07e+06 ns (45.68%)
TS 0 layer 3 readLatencyIC: 6.82e+02 ns (0.03%)
TS 0 layer 3 readDynamicEnergy: 1.44e+08 pJ
TS 0 layer 3 leakagePower: 1193.18 uW
TS 0 layer 3 leakageEnergy: 2.78e+06 pJ
TS 0 layer 3 bufferDynamicEnergy: 1.55e+05 pJ (0.11%)
TS 0 layer 3 icDynamicEnergy: 3.77e+04 pJ (0.03%)
TS 0 layer 3 coreEnergyADC: 6.15e+05 pJ (0.43%)
TS 0 layer 3 coreEnergyAccum: 1.42e+08 pJ (99.20%)
TS 0 layer 3 coreEnergyOther: 4.17e+05 pJ (0.29%)
TS 0 layer 3 coreEnergyPopcnt: 1.63e+06 pJ (1.14%)
TS 0 layer 3 arrayReadDynamicEnergy: 1.43e+08 pJ (99.62%)
TS 0 layer 3 arrayEnergyADC: 6.15e+05 pJ (0.43%)
TS 0 layer 3 arrayEnergyAccum: 1.42e+08 pJ (99.19%)
TS 0 layer 3 arrayEnergyOther: 0.00e+00 pJ (0.00%)
TS 0 layer 3 arrayEnergyPopcnt: 1.63e+06 pJ (1.14%)
TS 0 layer 3 readDynamicEnergyBuffer: 1.67e+05 pJ (0.12%)
TS 0 layer 3 readDynamicEnergyIC: 9.43e+04 pJ (0.07%)
successRate of layer 3 = 0.81
Max(successRate) of layer 3 = 0.81
Min(successRate) of layer 3 = 0.81
Sparsity of layer 3 = 0.884
Compression ratio of layer 3 = 0.484
Time elapsed before estimating layer 4 ts 1 ====> 1102.24 s
TS 0 layer 4 readLatency: 4.88e+05 ns
TS 0 layer 4 bufferLatency: 2.01e+05 ns (41.24%)
TS 0 layer 4 icLatency: 2.57e+02 ns
TS 0 layer 4 coreLatencyADC: 4.21e+03 ns (0.86%)
TS 0 layer 4 coreLatencyAccum: 2.53e+05 ns (51.73%)
TS 0 layer 4 coreLatencyOther: 3.41e+04 ns (6.98%)
TS 0 layer 4 arrayReadLatency: 2.57e+05 ns (52.51%)
TS 0 layer 4 arrayLatencyADC: 4.21e+03 ns (0.86%)
TS 0 layer 4 arrayLatencyAccum: 2.52e+05 ns (51.65%)
TS 0 layer 4 arrayLatencyOther: 0.00e+00 ns (0.00%)
TS 0 layer 4 readLatencyBuffer: 2.04e+05 ns (41.68%)
TS 0 layer 4 readLatencyIC: 5.13e+02 ns (0.11%)
TS 0 layer 4 readDynamicEnergy: 2.74e+07 pJ
TS 0 layer 4 leakagePower: 1193.18 uW
TS 0 layer 4 leakageEnergy: 5.83e+05 pJ
TS 0 layer 4 bufferDynamicEnergy: 3.28e+04 pJ (0.12%)
TS 0 layer 4 icDynamicEnergy: 2.84e+04 pJ (0.10%)
TS 0 layer 4 coreEnergyADC: 1.54e+05 pJ (0.56%)
TS 0 layer 4 coreEnergyAccum: 2.71e+07 pJ (99.16%)
TS 0 layer 4 coreEnergyOther: 1.04e+05 pJ (0.38%)
TS 0 layer 4 coreEnergyPopcnt: 4.08e+05 pJ (1.49%)
TS 0 layer 4 arrayReadDynamicEnergy: 2.73e+07 pJ (99.69%)
TS 0 layer 4 arrayEnergyADC: 1.54e+05 pJ (0.56%)
TS 0 layer 4 arrayEnergyAccum: 2.71e+07 pJ (99.13%)
TS 0 layer 4 arrayEnergyOther: 0.00e+00 pJ (0.00%)
TS 0 layer 4 arrayEnergyPopcnt: 4.08e+05 pJ (1.49%)
TS 0 layer 4 readDynamicEnergyBuffer: 4.22e+04 pJ (0.15%)
TS 0 layer 4 readDynamicEnergyIC: 7.10e+04 pJ (0.26%)
successRate of layer 4 = 0.85
Max(successRate) of layer 4 = 0.85
Min(successRate) of layer 4 = 0.85
Sparsity of layer 4 = 0.912
Compression ratio of layer 4 = 0.364
Time elapsed before estimating layer 5 ts 1 ====> 1116.94 s
TS 0 layer 5 readLatency: -3.94e+04 ns
TS 0 layer 5 bufferLatency: 5.06e+04 ns (-128.29%)
TS 0 layer 5 icLatency: 6.05e+03 ns
TS 0 layer 5 coreLatencyADC: 6.58e+01 ns (-0.17%)
TS 0 layer 5 coreLatencyAccum: 1.11e+04 ns (-28.16%)
TS 0 layer 5 coreLatencyOther: 1.52e+03 ns (-3.85%)
TS 0 layer 5 arrayReadLatency: 4.97e+03 ns (-12.61%)
TS 0 layer 5 arrayLatencyADC: 6.58e+01 ns (-0.17%)
TS 0 layer 5 arrayLatencyAccum: 4.90e+03 ns (-12.44%)
TS 0 layer 5 arrayLatencyOther: 0.00e+00 ns (-0.00%)
TS 0 layer 5 readLatencyBuffer: 1.01e+05 ns (-256.94%)
TS 0 layer 5 readLatencyIC: 1.21e+04 ns (-30.71%)
TS 0 layer 5 readDynamicEnergy: -7.28e+06 pJ
TS 0 layer 5 leakagePower: 31596.44 uW
TS 0 layer 5 leakageEnergy: -1.25e+06 pJ
TS 0 layer 5 bufferDynamicEnergy: 8.83e+05 pJ (-12.13%)
TS 0 layer 5 icDynamicEnergy: 5.05e+06 pJ (-69.38%)
TS 0 layer 5 coreEnergyADC: 1.71e+04 pJ (-0.23%)
TS 0 layer 5 coreEnergyAccum: 4.69e+06 pJ (-64.44%)
TS 0 layer 5 coreEnergyOther: 1.64e+03 pJ (-0.02%)
TS 0 layer 5 coreEnergyPopcnt: 4.53e+04 pJ (-0.62%)
TS 0 layer 5 arrayReadDynamicEnergy: 2.71e+06 pJ (-37.21%)
TS 0 layer 5 arrayEnergyADC: 1.71e+04 pJ (-0.23%)
TS 0 layer 5 arrayEnergyAccum: 2.69e+06 pJ (-36.97%)
TS 0 layer 5 arrayEnergyOther: 0.00e+00 pJ (-0.00%)
TS 0 layer 5 arrayEnergyPopcnt: 4.53e+04 pJ (-0.62%)
TS 0 layer 5 readDynamicEnergyBuffer: 2.52e+06 pJ (-34.62%)
TS 0 layer 5 readDynamicEnergyIC: 1.28e+07 pJ (-175.44%)
successRate of layer 5 = 0.77
Max(successRate) of layer 5 = 0.79
Min(successRate) of layer 5 = 0.75
Sparsity of layer 5 = 0.926
Compression ratio of layer 5 = 0.343
Time elapsed before estimating layer 6 ts 1 ====> 1117.23 s
TS 0 layer 6 readLatency: 1.33e+03 ns
TS 0 layer 6 bufferLatency: 6.13e+02 ns (46.17%)
TS 0 layer 6 icLatency: 1.91e+01 ns
TS 0 layer 6 coreLatencyADC: 1.29e+00 ns (0.10%)
TS 0 layer 6 coreLatencyAccum: 1.21e+02 ns (9.14%)
TS 0 layer 6 coreLatencyOther: 1.12e+03 ns (84.03%)
TS 0 layer 6 arrayReadLatency: 1.93e+01 ns (1.45%)
TS 0 layer 6 arrayLatencyADC: 1.29e+00 ns (0.10%)
TS 0 layer 6 arrayLatencyAccum: 1.80e+01 ns (1.36%)
TS 0 layer 6 arrayLatencyOther: 0.00e+00 ns (0.00%)
TS 0 layer 6 readLatencyBuffer: 7.95e+02 ns (59.92%)
TS 0 layer 6 readLatencyIC: 3.83e+01 ns (2.88%)
TS 0 layer 6 readDynamicEnergy: -2.34e+02 pJ
TS 0 layer 6 leakagePower: 94.79 uW
TS 0 layer 6 leakageEnergy: 1.26e+02 pJ
TS 0 layer 6 bufferDynamicEnergy: 1.66e+02 pJ (-70.94%)
TS 0 layer 6 icDynamicEnergy: 6.68e+02 pJ (-285.29%)
TS 0 layer 6 coreEnergyADC: 2.09e+01 pJ (-8.91%)
TS 0 layer 6 coreEnergyAccum: 1.85e+03 pJ (-791.69%)
TS 0 layer 6 coreEnergyOther: 3.87e+01 pJ (-16.52%)
TS 0 layer 6 coreEnergyPopcnt: 7.08e+02 pJ (-302.32%)
TS 0 layer 6 arrayReadDynamicEnergy: 1.71e+03 pJ (-729.12%)
TS 0 layer 6 arrayEnergyADC: 2.09e+01 pJ (-8.91%)
TS 0 layer 6 arrayEnergyAccum: 1.69e+03 pJ (-720.21%)
TS 0 layer 6 arrayEnergyOther: 0.00e+00 pJ (-0.00%)
TS 0 layer 6 arrayEnergyPopcnt: 7.08e+02 pJ (-302.32%)
TS 0 layer 6 readDynamicEnergyBuffer: 4.09e+02 pJ (-174.48%)
TS 0 layer 6 readDynamicEnergyIC: 1.53e+03 pJ (-655.10%)
successRate of layer 6 = 1.00
Max(successRate) of layer 6 = 1.00
Min(successRate) of layer 6 = 1.00
Sparsity of layer 6 = 0.898
Compression ratio of layer 6 = 0.271
=============== Chip Performance Estimating Finish ===============
Max SNN Latency Layer: 0, Max Time Step: -1
SNN pipeline latency: 0.02998040341410336
Average of the snn layer latency (per timestep): 0.006468699467960348
Mean of the snn layer latency (per timestep): 0.006468699467960348
STD of the snn layer latency (per timestep): 0.010724033038291524
=============== Chip Area Analysis ===============
Chip Area: 3.69e+07 um^2
Chip ADC (or S/As and precharger for SRAM) Area: 1.53e+06 um^2 (4.13 %)
Chip IC Area (Global and Tile/PE local): 3.46e+06 um^2 (9.38 %)
Chip Accum (subarray level: adders, shiftAdds; PE/Tile/Global level: accumulation units) Area: 5.71e+06 um^2 (15.45 %)
Chip Other (e.g. decoders, mux, switchmatrix, buffers, IC, pooling and activation units) Area: 8.24e+06 um^2 (22.32 %)
Chip Popcnt Area: 1.67e+05 um^2 (0.45 %)
Chip Array Area: 1.51e+07 um^2 (40.80 %)
=============== Chip Latency Analysis ===============
Pipelined Clock Latency (per Layer per mergedTimeStep): 3.00e+07 ns
Buffer Latency (slowest timestep of the slowest layer): 2.55e+07 ns         (85.17 % of pipeline latency)
IC Latency (slowest timestep of the slowest layer): 4.92e+00 ns         (0.00 % of pipeline latency)
Core Latency ADC (slowest timestep of the slowest layer): 3.37e+04 ns         (0.11 % of pipeline latency)
Core Latency Accum (slowest timestep of the slowest layer): 2.29e+06 ns         (7.63 % of pipeline latency)
Core Latency Other (slowest timestep of the slowest layer): 2.13e+06 ns         (7.10 % of pipeline latency)
Array Read Latency (slowest timestep of the slowest layer): 2.32e+06 ns           (7.73 % of pipeline latency)
Array Latency ADC (slowest timestep of the slowest layer): 3.37e+04 ns           (0.11 % of pipeline latency)
Array Latency Accum (slowest timestep of the slowest layer): 2.28e+06 ns           (7.61 % of pipeline latency)
Array Latency Other (slowest timestep of the slowest layer): 0.00e+00 ns           (0.00 % of pipeline latency)
Read Latency Buffer (slowest timestep of the slowest layer): 2.55e+07 ns           (85.17 % of pipeline latency)
Read Latency IC (slowest timestep of the slowest layer): 9.84e+00 ns           (0.00 % of pipeline latency)
Total Read Latency (per image): 3.88e+07 ns
Total Buffer Latency (per image): 2.87e+07 ns         (74.05 % of total read latency)
Total IC Latency (per image): 6.98e+03 ns         (0.02 % of total read latency)
Total Core Latency ADC (per image): 8.85e+04 ns         (0.23 % of total read latency)
Total Core Latency Accum (per image): 7.27e+06 ns         (18.73 % of total read latency)
Total Core Latency Other (per image): 2.83e+06 ns         (7.29 % of total read latency)
Total Array Read Latency (per image): 7.29e+06 ns         (18.78 % of total read latency)
Total Array Latency ADC (per image): 8.85e+04 ns         (0.23 % of total read latency)
Total Array Latency Accum (per image): 7.20e+06 ns         (18.55 % of total read latency)
Total Array Latency Other (per image): 0.00e+00 ns         (0.00 % of total read latency)
Total Read Latency Buffer (per image): 2.88e+07 ns         (74.20 % of total read latency)
Total Read Latency IC (per image): 1.40e+04 ns         (0.04 % of total read latency)
=============== Chip Energy Analysis ===============
Total Read Dynamic Energy (per image): 9.05e+08 pJ
Total Buffer Dynamic Energy (per image): 1.67e+06 pJ         (0.18 % of total read dynamic energy)
Total IC Dynamic Energy (per image): 5.15e+06 pJ         (0.57 % of total read dynamic energy)
Total Core Energy ADC (per image): 3.52e+06 pJ         (0.39 % of total read dynamic energy)
Total Core Energy Accum (per image): 9.04e+08 pJ         (99.88 % of total read dynamic energy)
Total Core Energy Other (per image): 8.87e+06 pJ         (0.98 % of total read dynamic energy)
Total Core Energy Popcnt (per image): 9.33e+06 pJ         (1.03 % of total read dynamic energy)
Total Leakage Power (per image): 35284.17 uW
Total Leakage Energy (per image): 1.06e+09 pJ
Total Array Read Dynamic Energy (per image): 9.06e+08 pJ (100.05 % of total read dynamic energy)
Total Array Energy ADC (per image): 3.52e+06 pJ (0.39 % of total read dynamic energy)
Total Array Energy Accum (per image): 9.02e+08 pJ (99.66 % of total read dynamic energy)
Total Array Energy Other (per image): 0.00e+00 pJ (0.00 % of total read dynamic energy)
Total Array Energy Popcnt (per image): 9.33e+06 pJ (1.03 % of total read dynamic energy)
Total Read Dynamic Energy Buffer (per image): 3.34e+06 pJ (0.37 % of total read dynamic energy)
Total Read Dynamic Energy IC (per image): 1.30e+07 pJ (1.44 % of total read dynamic energy)

=============== Chip Performance Estimating Finish ===============
Energy Efficiency TOPS/W (Pipelined Process without IC Energy): 69.88008538021406
Throughput TOPS (Pipelined Process with IC Delay): 5.568114641228306
Throughput FPS (Pipelined Process with IC Delay): 33.35512155015168
Compute Efficiency TOPS/mm^2 (Pipelined Process with IC Delay): 0.15082907042500918
Simulation finished, total time elapsed = 1117.24 s
