$date
	Thu Feb 12 07:35:28 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_decoder $end
$var wire 1 ! d $end
$var wire 1 " c $end
$var wire 1 # b $end
$var wire 1 $ a $end
$var reg 2 % sel [1:0] $end
$var integer 32 & i [31:0] $end
$scope module uut $end
$var wire 2 ' sel [1:0] $end
$var reg 1 $ a $end
$var reg 1 # b $end
$var reg 1 " c $end
$var reg 1 ! d $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
bx &
b0 %
1$
0#
0"
0!
$end
#10
b0 &
#20
1#
0$
b1 %
b1 '
b1 &
#30
1"
0#
b10 %
b10 '
b10 &
#40
1!
0"
b11 %
b11 '
b11 &
#50
b100 &
#100
