# RISC-V CPU
An experimental RISC-V CPU designed in VHDL for the Digilent Arty A7.


## Resources
This project is heavily inspired by Bruno Levy's work on RISC-V processors:
[Bruno Levy](https://github.com/BrunoLevy/learn-fpga/blob/master/FemtoRV/TUTORIALS/FROM_BLINKER_TO_RISCV/README.md)

[RISC-V Unprivileged Specification](https://github.com/riscv/riscv-isa-manual/releases/download/Ratified-IMAFDQC/riscv-spec-20191213.pdf)
