// Seed: 2017464577
module module_0 (
    input uwire id_0,
    input tri1  id_1
);
  assign {(1), id_0, id_0 && id_1 && "" && id_1 && id_0, -1, id_1} = id_0;
  uwire id_3;
  ;
  assign id_3 = 1;
  assign id_3 = -1;
endmodule
module module_0 #(
    parameter id_2 = 32'd53
) (
    input  wand  id_0,
    output wand  id_1,
    input  uwire _id_2
);
  wire [id_2 : -1] id_4, id_5, module_1, id_6, id_7, id_8, id_9, id_10;
  module_0 modCall_1 (
      id_0,
      id_0
  );
endmodule
