{
  "design": {
    "design_info": {
      "boundary_crc": "0x49549C7C9642D0BF",
      "design_src": "SYSGEN",
      "device": "xczu28dr-ffvg1517-2-e",
      "name": "ofdm_rx_hw_bd",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1",
      "validated": "true"
    },
    "design_tree": {
      "ofdm_rx_hw_1": ""
    },
    "interface_ports": {
      "s_axis_im": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "16"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "0"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "ofdm_rx_hw_bd_clk",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "s_axis_re": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "16"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "0"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "ofdm_rx_hw_bd_clk",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "s_axis_im:s_axis_re",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "ofdm_rx_hw_bd_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "data": {
        "type": "data",
        "direction": "O",
        "left": "31",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "valid": {
        "type": "data",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}",
            "value_src": "const_prop"
          }
        }
      }
    },
    "components": {
      "ofdm_rx_hw_1": {
        "vlnv": "User_Company:SysGen:ofdm_rx_hw:1.0",
        "xci_name": "ofdm_rx_hw_bd_ofdm_rx_hw_1_0"
      }
    },
    "interface_nets": {
      "s_axis_im_1": {
        "interface_ports": [
          "s_axis_im",
          "ofdm_rx_hw_1/s_axis_im"
        ]
      },
      "s_axis_re_1": {
        "interface_ports": [
          "s_axis_re",
          "ofdm_rx_hw_1/s_axis_re"
        ]
      }
    },
    "nets": {
      "clk_1": {
        "ports": [
          "clk",
          "ofdm_rx_hw_1/clk"
        ]
      },
      "ofdm_rx_hw_1_data": {
        "ports": [
          "ofdm_rx_hw_1/data",
          "data"
        ]
      },
      "ofdm_rx_hw_1_valid": {
        "ports": [
          "ofdm_rx_hw_1/valid",
          "valid"
        ]
      }
    }
  }
}