// generated from rosidl_adapter/resource/msg.idl.em
// with input from pcl_msgs/msg/Vertices.msg
// generated code does not contain a copyright notice


module xcdr2 {
module pcl_msgs {
  module msg {
    

    @final
    @allowed_data_representation(XCDR2)
    struct Vertices {
      sequence<uint32> vertices;
    };
  };
};
};
