[Project]
Current Flow=Multivendor
VCS=0
version=4
Current Config=compile

[Configurations]
compile=subtractor16

[Library]
subtractor16=.\subtractor16\subtractor16.lib

[$LibMap$]
subtractor16=.
Active_lib=

[Settings]
FLOW_TYPE=HDL
LANGUAGE=VHDL
REFRESH_FLOW=1
FLOWTOOLS=ONLY_IMPL
ON_SERVERFARM_SYNTH=0
ON_SERVERFARM_IMPL=0
ON_SERVERFARM_SIM=0

[IMPLEMENTATION]
UCF=

[SpecTracer]
WindowVisible=0

[HierarchyViewer]
<<<<<<< HEAD
HierarchyInformation=subtractor16|structural|0   
=======
HierarchyInformation=subtractor16_tb|TB_ARCHITECTURE|0 
>>>>>>> 12e04fe875e40bda35f4c7b212ae9f89715cc241
ShowHide=ShowTopLevel
Selected=

[Groups]
TestBench=1

[Files]
/halfadder.vhd=-1
/fulladder.vhd=-1
/subtractor16.vhd=-1
TestBench/subtractor16_TB.vhd=-1
TestBench/subtractor16_TB_runtest.do=-1

[Files.Data]
.\src\halfadder.vhd=VHDL Source Code
.\src\fulladder.vhd=VHDL Source Code
.\src\subtractor16.vhd=VHDL Source Code
.\src\TestBench\subtractor16_TB.vhd=VHDL Test Bench
.\src\TestBench\subtractor16_TB_runtest.do=Macro

