
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.92
 Yosys 0.18+10 (git sha1 7361c89db, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

yosys> verilog_defaults -add -I.

yosys> read -sv top_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv prim_util_pkg.sv prim_subreg_pkg.sv prim_secded_pkg.sv prim_ram_1p_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_cipher_pkg.sv prim_count_pkg.sv prim_alert_pkg.sv jtag_pkg.sv entropy_src_pkg.sv edn_pkg.sv flash_ctrl_reg_pkg.sv flash_ctrl_pkg.sv flash_phy_pkg.sv gpio_reg_pkg.sv lc_ctrl_pkg.sv otp_ctrl_reg_pkg.sv otp_ctrl_pkg.sv tlul_pkg.sv ast_pkg.sv gpio.sv gpio_reg_top.sv prim_alert_sender.sv prim_buf.sv prim_diff_decode.sv prim_filter_ctr.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_intr_hw.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_subreg.sv prim_subreg_ext.sv tlul_adapter_reg.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_rsp_intg_gen.sv

yosys> verific -sv top_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv prim_util_pkg.sv prim_subreg_pkg.sv prim_secded_pkg.sv prim_ram_1p_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_cipher_pkg.sv prim_count_pkg.sv prim_alert_pkg.sv jtag_pkg.sv entropy_src_pkg.sv edn_pkg.sv flash_ctrl_reg_pkg.sv flash_ctrl_pkg.sv flash_phy_pkg.sv gpio_reg_pkg.sv lc_ctrl_pkg.sv otp_ctrl_reg_pkg.sv otp_ctrl_pkg.sv tlul_pkg.sv ast_pkg.sv gpio.sv gpio_reg_top.sv prim_alert_sender.sv prim_buf.sv prim_diff_decode.sv prim_filter_ctr.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_intr_hw.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_subreg.sv prim_subreg_ext.sv tlul_adapter_reg.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_rsp_intg_gen.sv

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'top_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:10: parameter 'NumWkups' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:11: parameter 'NumRstReqs' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:162: parameter 'PWRMGR_INTR_STATE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:163: parameter 'PWRMGR_INTR_ENABLE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:164: parameter 'PWRMGR_INTR_TEST_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:165: parameter 'PWRMGR_CTRL_CFG_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:166: parameter 'PWRMGR_CONTROL_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:167: parameter 'PWRMGR_CFG_CDC_SYNC_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:168: parameter 'PWRMGR_WAKEUP_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:169: parameter 'PWRMGR_WAKEUP_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:170: parameter 'PWRMGR_WAKE_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:171: parameter 'PWRMGR_RESET_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:172: parameter 'PWRMGR_RESET_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:173: parameter 'PWRMGR_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:174: parameter 'PWRMGR_ESCALATE_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:175: parameter 'PWRMGR_WAKE_INFO_CAPTURE_DIS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:176: parameter 'PWRMGR_WAKE_INFO_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:199: parameter 'PWRMGR_PERMIT' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:11: parameter 'ALWAYS_ON_DOMAIN' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:14: parameter 'PowerDomains' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:25: parameter 'NumSwRstReq' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:28: parameter 'HwResetWidth' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:29: parameter 'TotalResetWidth' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:30: parameter 'ResetMainPwrIdx' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:31: parameter 'ResetEscIdx' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:32: parameter 'ResetSwReqIdx' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:54: parameter 'PWR_AST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:62: parameter 'PWR_AST_RSP_SYNC_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:93: parameter 'PWR_RST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:124: parameter 'PWR_OTP_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:141: parameter 'PWR_LC_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:150: parameter 'PWR_FLASH_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:160: parameter 'PWR_CPU_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:165: parameter 'WAKEUPS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:166: parameter 'RSTREQS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_util_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:81: parameter 'Secded2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:82: parameter 'Secded2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:90: parameter 'Secded2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:91: parameter 'Secded2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:99: parameter 'Secded3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:100: parameter 'Secded3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:108: parameter 'Secded6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:109: parameter 'Secded6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:117: parameter 'Secded7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:118: parameter 'Secded7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:126: parameter 'SecdedHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:127: parameter 'SecdedHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:135: parameter 'SecdedHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:136: parameter 'SecdedHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:144: parameter 'SecdedHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:145: parameter 'SecdedHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:153: parameter 'SecdedHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:154: parameter 'SecdedHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:162: parameter 'SecdedInv2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:163: parameter 'SecdedInv2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:171: parameter 'SecdedInv2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:172: parameter 'SecdedInv2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:180: parameter 'SecdedInv3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:181: parameter 'SecdedInv3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:189: parameter 'SecdedInv6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:190: parameter 'SecdedInv6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:198: parameter 'SecdedInv7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:199: parameter 'SecdedInv7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:207: parameter 'SecdedInvHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:208: parameter 'SecdedInvHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:216: parameter 'SecdedInvHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:217: parameter 'SecdedInvHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:225: parameter 'SecdedInvHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:226: parameter 'SecdedInvHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:234: parameter 'SecdedInvHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:235: parameter 'SecdedInvHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_ram_1p_pkg.sv:18: parameter 'RAM_1P_CFG_DEFAULT' declared inside package 'prim_ram_1p_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:19: parameter 'MuBi4Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:148: parameter 'MuBi8Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:277: parameter 'MuBi12Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:406: parameter 'MuBi16Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_cipher_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:23: parameter 'PRINCE_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:28: parameter 'PRINCE_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:33: parameter 'PRINCE_SHIFT_ROWS64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:38: parameter 'PRINCE_SHIFT_ROWS64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:44: parameter 'PRINCE_ROUND_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:58: parameter 'PRINCE_ALPHA_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:61: parameter 'PRINCE_SHIFT_ROWS_CONST0' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:62: parameter 'PRINCE_SHIFT_ROWS_CONST1' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:63: parameter 'PRINCE_SHIFT_ROWS_CONST2' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:64: parameter 'PRINCE_SHIFT_ROWS_CONST3' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:141: parameter 'PRESENT_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:146: parameter 'PRESENT_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:153: parameter 'PRESENT_PERM32' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:162: parameter 'PRESENT_PERM32_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:172: parameter 'PRESENT_PERM64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:189: parameter 'PRESENT_PERM64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:19: parameter 'ALERT_TX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:22: parameter 'ALERT_RX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'jtag_pkg.sv'
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:15: parameter 'JTAG_REQ_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:22: parameter 'JTAG_RSP_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'entropy_src_pkg.sv'
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:13: parameter 'RNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:14: parameter 'CSRNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:15: parameter 'FIPS_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:28: parameter 'ENTROPY_SRC_HW_IF_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:29: parameter 'ENTROPY_SRC_HW_IF_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:42: parameter 'ENTROPY_SRC_RNG_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:43: parameter 'ENTROPY_SRC_RNG_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:62: parameter 'ENTROPY_SRC_XHT_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:63: parameter 'ENTROPY_SRC_XHT_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'edn_pkg.sv'
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:12: parameter 'ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:13: parameter 'FIPS_ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:26: parameter 'EDN_REQ_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:27: parameter 'EDN_RSP_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:30: parameter 'EDN_MODE_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'flash_ctrl_reg_pkg.sv'
VERIFIC-WARNING [VERI-2271] flash_ctrl_reg_pkg.sv:23: overflow of 32-bit signed integer 2724870391; using -1570096905 instead
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:10: parameter 'RegNumBanks' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:11: parameter 'RegPagesPerBank' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:12: parameter 'RegBusPgmResBytes' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:13: parameter 'RegPageWidth' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:14: parameter 'RegBankWidth' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:15: parameter 'NumRegions' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:16: parameter 'NumInfos0' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:17: parameter 'NumInfos1' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:18: parameter 'NumInfos2' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:19: parameter 'WordsPerPage' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:20: parameter 'BytesPerWord' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:21: parameter 'BytesPerPage' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:22: parameter 'BytesPerBank' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:23: parameter 'ExecEn' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:24: parameter 'NumAlerts' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:27: parameter 'CoreAw' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:28: parameter 'PrimAw' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:29: parameter 'MemAw' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:776: parameter 'FLASH_CTRL_INTR_STATE_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:777: parameter 'FLASH_CTRL_INTR_ENABLE_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:778: parameter 'FLASH_CTRL_INTR_TEST_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:779: parameter 'FLASH_CTRL_ALERT_TEST_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:780: parameter 'FLASH_CTRL_DIS_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:781: parameter 'FLASH_CTRL_EXEC_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:782: parameter 'FLASH_CTRL_INIT_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:783: parameter 'FLASH_CTRL_CTRL_REGWEN_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:784: parameter 'FLASH_CTRL_CONTROL_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:785: parameter 'FLASH_CTRL_ADDR_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:786: parameter 'FLASH_CTRL_PROG_TYPE_EN_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:787: parameter 'FLASH_CTRL_ERASE_SUSPEND_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:788: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:789: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:790: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:791: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:792: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:793: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:794: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:795: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:796: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:797: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:798: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:799: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:800: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:801: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:802: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:803: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:804: parameter 'FLASH_CTRL_DEFAULT_REGION_SHADOWED_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:805: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:806: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:807: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:808: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:809: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:810: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:811: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:812: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:813: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_8_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:814: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_9_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:815: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:816: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:817: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:818: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:819: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:820: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:821: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:822: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:823: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_8_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:824: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_9_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:825: parameter 'FLASH_CTRL_BANK0_INFO1_REGWEN_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:826: parameter 'FLASH_CTRL_BANK0_INFO1_PAGE_CFG_SHADOWED_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:827: parameter 'FLASH_CTRL_BANK0_INFO2_REGWEN_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:828: parameter 'FLASH_CTRL_BANK0_INFO2_REGWEN_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:829: parameter 'FLASH_CTRL_BANK0_INFO2_PAGE_CFG_SHADOWED_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:830: parameter 'FLASH_CTRL_BANK0_INFO2_PAGE_CFG_SHADOWED_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:831: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:832: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:833: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:834: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:835: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:836: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:837: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:838: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:839: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_8_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:840: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_9_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:841: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:842: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:843: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:844: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:845: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:846: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:847: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:848: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:849: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_8_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:850: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_9_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:851: parameter 'FLASH_CTRL_BANK1_INFO1_REGWEN_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:852: parameter 'FLASH_CTRL_BANK1_INFO1_PAGE_CFG_SHADOWED_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:853: parameter 'FLASH_CTRL_BANK1_INFO2_REGWEN_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:854: parameter 'FLASH_CTRL_BANK1_INFO2_REGWEN_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:855: parameter 'FLASH_CTRL_BANK1_INFO2_PAGE_CFG_SHADOWED_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:856: parameter 'FLASH_CTRL_BANK1_INFO2_PAGE_CFG_SHADOWED_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:857: parameter 'FLASH_CTRL_BANK_CFG_REGWEN_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:858: parameter 'FLASH_CTRL_MP_BANK_CFG_SHADOWED_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:859: parameter 'FLASH_CTRL_OP_STATUS_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:860: parameter 'FLASH_CTRL_STATUS_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:861: parameter 'FLASH_CTRL_ERR_CODE_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:862: parameter 'FLASH_CTRL_FAULT_STATUS_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:863: parameter 'FLASH_CTRL_ERR_ADDR_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:864: parameter 'FLASH_CTRL_ECC_SINGLE_ERR_CNT_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:865: parameter 'FLASH_CTRL_ECC_SINGLE_ERR_ADDR_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:866: parameter 'FLASH_CTRL_ECC_SINGLE_ERR_ADDR_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:867: parameter 'FLASH_CTRL_PHY_ALERT_CFG_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:868: parameter 'FLASH_CTRL_PHY_STATUS_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:869: parameter 'FLASH_CTRL_SCRATCH_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:870: parameter 'FLASH_CTRL_FIFO_LVL_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:871: parameter 'FLASH_CTRL_FIFO_RST_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:874: parameter 'FLASH_CTRL_INTR_TEST_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:875: parameter 'FLASH_CTRL_INTR_TEST_PROG_EMPTY_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:876: parameter 'FLASH_CTRL_INTR_TEST_PROG_LVL_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:877: parameter 'FLASH_CTRL_INTR_TEST_RD_FULL_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:878: parameter 'FLASH_CTRL_INTR_TEST_RD_LVL_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:879: parameter 'FLASH_CTRL_INTR_TEST_OP_DONE_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:880: parameter 'FLASH_CTRL_INTR_TEST_CORR_ERR_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:881: parameter 'FLASH_CTRL_ALERT_TEST_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:882: parameter 'FLASH_CTRL_ALERT_TEST_RECOV_ERR_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:883: parameter 'FLASH_CTRL_ALERT_TEST_FATAL_ERR_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:884: parameter 'FLASH_CTRL_CTRL_REGWEN_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:885: parameter 'FLASH_CTRL_CTRL_REGWEN_EN_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:888: parameter 'FLASH_CTRL_PROG_FIFO_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:889: parameter 'FLASH_CTRL_PROG_FIFO_SIZE' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:890: parameter 'FLASH_CTRL_RD_FIFO_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:891: parameter 'FLASH_CTRL_RD_FIFO_SIZE' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:994: parameter 'FLASH_CTRL_CORE_PERMIT' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'flash_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:11: parameter 'NumBanks' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:12: parameter 'PagesPerBank' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:13: parameter 'BusPgmResBytes' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:16: parameter 'DataWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:17: parameter 'MetaDataWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:18: parameter 'InfoTypes' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:23: parameter 'InfoTypeSize' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:28: parameter 'InfosPerBank' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:33: parameter 'WordsPerPage' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:34: parameter 'BusWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:35: parameter 'MpRegions' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:36: parameter 'FifoDepth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:37: parameter 'InfoTypesWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:40: parameter 'DataByteWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:41: parameter 'BankW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:42: parameter 'InfoPageW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:43: parameter 'PageW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:44: parameter 'WordW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:45: parameter 'AddrW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:46: parameter 'BankAddrW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:47: parameter 'AllPagesW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:51: parameter 'BusBytes' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:52: parameter 'BusByteWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:53: parameter 'WidthMultiple' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:55: parameter 'BusPgmRes' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:56: parameter 'BusPgmResWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:57: parameter 'BusWordsPerPage' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:58: parameter 'BusWordW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:59: parameter 'BusAddrW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:60: parameter 'BusAddrByteW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:61: parameter 'BusBankAddrW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:62: parameter 'PhyAddrStart' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:66: parameter 'FifoDepthW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:69: parameter 'DataPartitionEndAddr' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:75: parameter 'InfoPartitionEndAddr' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:87: parameter 'SeedWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:88: parameter 'KeyWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:89: parameter 'EdnWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:95: parameter 'LfsrWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:98: parameter 'RndCnstLfsrSeedDefault' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:99: parameter 'RndCnstLfsrPermDefault' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:207: parameter 'NumSeeds' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:208: parameter 'SeedBank' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:209: parameter 'SeedInfoSel' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:210: parameter 'CreatorSeedIdx' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:211: parameter 'OwnerSeedIdx' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:212: parameter 'CreatorInfoPage' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:213: parameter 'OwnerInfoPage' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:214: parameter 'IsolatedInfoPage' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:217: parameter 'SeedInfoPageSel' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:230: parameter 'IsolatedPageSel' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:236: parameter 'HwInfoRules' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:237: parameter 'HwDataRules' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:239: parameter 'CfgAllowRead' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:249: parameter 'CfgAllowReadProgErase' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:259: parameter 'HwInfoPageAttr' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:291: parameter 'HwDataAttr' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:312: parameter 'RndCnstAddrKeyDefault' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:314: parameter 'RndCnstDataKeyDefault' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:334: parameter 'ProgTypes' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:392: parameter 'FLASH_REQ_DEFAULT' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:438: parameter 'FLASH_RSP_DEFAULT' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:463: parameter 'WipeEntries' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:464: parameter 'RmaWipeEntries' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:512: parameter 'KEYMGR_FLASH_DEFAULT' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'flash_phy_pkg.sv'
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:11: parameter 'NumBanks' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:12: parameter 'InfosPerBank' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:13: parameter 'PagesPerBank' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:14: parameter 'WordsPerPage' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:15: parameter 'BankW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:16: parameter 'PageW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:17: parameter 'WordW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:18: parameter 'BankAddrW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:19: parameter 'DataWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:20: parameter 'EccWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:21: parameter 'MetaDataWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:22: parameter 'WidthMultiple' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:23: parameter 'NumBuf' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:24: parameter 'RspOrderDepth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:26: parameter 'ScrDataWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:27: parameter 'FullDataWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:28: parameter 'InfoTypes' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:29: parameter 'InfoTypesWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:32: parameter 'BusWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:33: parameter 'BusBankAddrW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:34: parameter 'BusWordW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:35: parameter 'ProgTypes' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:38: parameter 'AddrBitsRemain' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:42: parameter 'LsbAddrBit' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:43: parameter 'WordSelW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:47: parameter 'KeySize' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:48: parameter 'GfMultCycles' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:50: parameter 'CipherCycles' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:73: parameter 'RspOrderFifoWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'gpio_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] gpio_reg_pkg.sv:10: parameter 'NumAlerts' declared inside package 'gpio_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] gpio_reg_pkg.sv:13: parameter 'BlockAw' declared inside package 'gpio_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] gpio_reg_pkg.sv:197: parameter 'GPIO_INTR_STATE_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] gpio_reg_pkg.sv:198: parameter 'GPIO_INTR_ENABLE_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] gpio_reg_pkg.sv:199: parameter 'GPIO_INTR_TEST_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] gpio_reg_pkg.sv:200: parameter 'GPIO_ALERT_TEST_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] gpio_reg_pkg.sv:201: parameter 'GPIO_DATA_IN_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] gpio_reg_pkg.sv:202: parameter 'GPIO_DIRECT_OUT_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] gpio_reg_pkg.sv:203: parameter 'GPIO_MASKED_OUT_LOWER_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] gpio_reg_pkg.sv:204: parameter 'GPIO_MASKED_OUT_UPPER_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] gpio_reg_pkg.sv:205: parameter 'GPIO_DIRECT_OE_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] gpio_reg_pkg.sv:206: parameter 'GPIO_MASKED_OE_LOWER_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] gpio_reg_pkg.sv:207: parameter 'GPIO_MASKED_OE_UPPER_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] gpio_reg_pkg.sv:208: parameter 'GPIO_INTR_CTRL_EN_RISING_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] gpio_reg_pkg.sv:209: parameter 'GPIO_INTR_CTRL_EN_FALLING_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] gpio_reg_pkg.sv:210: parameter 'GPIO_INTR_CTRL_EN_LVLHIGH_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] gpio_reg_pkg.sv:211: parameter 'GPIO_INTR_CTRL_EN_LVLLOW_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] gpio_reg_pkg.sv:212: parameter 'GPIO_CTRL_EN_INPUT_FILTER_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] gpio_reg_pkg.sv:215: parameter 'GPIO_INTR_TEST_RESVAL' declared inside package 'gpio_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] gpio_reg_pkg.sv:216: parameter 'GPIO_INTR_TEST_GPIO_RESVAL' declared inside package 'gpio_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] gpio_reg_pkg.sv:217: parameter 'GPIO_ALERT_TEST_RESVAL' declared inside package 'gpio_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] gpio_reg_pkg.sv:218: parameter 'GPIO_ALERT_TEST_FATAL_FAULT_RESVAL' declared inside package 'gpio_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] gpio_reg_pkg.sv:219: parameter 'GPIO_DIRECT_OUT_RESVAL' declared inside package 'gpio_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] gpio_reg_pkg.sv:220: parameter 'GPIO_MASKED_OUT_LOWER_RESVAL' declared inside package 'gpio_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] gpio_reg_pkg.sv:221: parameter 'GPIO_MASKED_OUT_UPPER_RESVAL' declared inside package 'gpio_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] gpio_reg_pkg.sv:222: parameter 'GPIO_DIRECT_OE_RESVAL' declared inside package 'gpio_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] gpio_reg_pkg.sv:223: parameter 'GPIO_MASKED_OE_LOWER_RESVAL' declared inside package 'gpio_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] gpio_reg_pkg.sv:224: parameter 'GPIO_MASKED_OE_UPPER_RESVAL' declared inside package 'gpio_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] gpio_reg_pkg.sv:247: parameter 'GPIO_PERMIT' declared inside package 'gpio_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'lc_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:13: parameter 'A0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:14: parameter 'A1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:15: parameter 'A2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:16: parameter 'A3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:17: parameter 'A4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:18: parameter 'A5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:19: parameter 'A6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:20: parameter 'A7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:21: parameter 'A8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:22: parameter 'A9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:23: parameter 'A10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:24: parameter 'A11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:26: parameter 'B0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:27: parameter 'B1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:28: parameter 'B2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:29: parameter 'B3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:30: parameter 'B4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:31: parameter 'B5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:32: parameter 'B6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:33: parameter 'B7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:34: parameter 'B8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:35: parameter 'B9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:36: parameter 'B10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:37: parameter 'B11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:40: parameter 'C0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:41: parameter 'C1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:42: parameter 'C2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:43: parameter 'C3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:44: parameter 'C4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:45: parameter 'C5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:46: parameter 'C6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:47: parameter 'C7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:48: parameter 'C8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:49: parameter 'C9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:50: parameter 'C10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:51: parameter 'C11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:52: parameter 'C12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:53: parameter 'C13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:54: parameter 'C14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:55: parameter 'C15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:57: parameter 'D0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:58: parameter 'D1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:59: parameter 'D2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:60: parameter 'D3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:61: parameter 'D4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:62: parameter 'D5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:63: parameter 'D6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:64: parameter 'D7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:65: parameter 'D8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:66: parameter 'D9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:67: parameter 'D10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:68: parameter 'D11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:69: parameter 'D12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:70: parameter 'D13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:71: parameter 'D14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:72: parameter 'D15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:75: parameter 'E0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:76: parameter 'F0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:82: parameter 'LcValueWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:83: parameter 'LcTokenWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:84: parameter 'NumLcStateValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:85: parameter 'LcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:86: parameter 'NumLcCountValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:87: parameter 'LcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:88: parameter 'NumLcStates' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:89: parameter 'DecLcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:90: parameter 'DecLcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:91: parameter 'LcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:92: parameter 'DecLcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:172: parameter 'NumTokens' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:173: parameter 'TokenIdxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:191: parameter 'TxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:199: parameter 'LC_TX_DEFAULT' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:201: parameter 'RmaSeedWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:204: parameter 'LcKeymgrDivWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:263: parameter 'TransTokenIdxMatrix' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'otp_ctrl_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:10: parameter 'NumSramKeyReqSlots' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:11: parameter 'OtpByteAddrWidth' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:12: parameter 'NumErrorEntries' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:13: parameter 'NumDaiWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:14: parameter 'NumDigestWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:15: parameter 'NumSwCfgWindowWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:16: parameter 'NumDebugWindowWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:17: parameter 'NumPart' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:18: parameter 'VendorTestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:19: parameter 'VendorTestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:20: parameter 'ScratchOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:21: parameter 'ScratchSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:22: parameter 'VendorTestDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:23: parameter 'VendorTestDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:24: parameter 'CreatorSwCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:25: parameter 'CreatorSwCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:26: parameter 'CreatorSwCfgAstCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:27: parameter 'CreatorSwCfgAstCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:28: parameter 'CreatorSwCfgAstInitEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:29: parameter 'CreatorSwCfgAstInitEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:30: parameter 'CreatorSwCfgRomExtSkuOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:31: parameter 'CreatorSwCfgRomExtSkuSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:32: parameter 'CreatorSwCfgUseSwRsaVerifyOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:33: parameter 'CreatorSwCfgUseSwRsaVerifySize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:34: parameter 'CreatorSwCfgKeyIsValidOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:35: parameter 'CreatorSwCfgKeyIsValidSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:36: parameter 'CreatorSwCfgFlashDataDefaultCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:37: parameter 'CreatorSwCfgFlashDataDefaultCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:38: parameter 'CreatorSwCfgFlashInfoBootDataCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:39: parameter 'CreatorSwCfgFlashInfoBootDataCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:40: parameter 'CreatorSwCfgRngEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:41: parameter 'CreatorSwCfgRngEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:42: parameter 'CreatorSwCfgDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:43: parameter 'CreatorSwCfgDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:44: parameter 'OwnerSwCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:45: parameter 'OwnerSwCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:46: parameter 'RomErrorReportingOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:47: parameter 'RomErrorReportingSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:48: parameter 'RomBootstrapEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:49: parameter 'RomBootstrapEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:50: parameter 'RomFaultResponseOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:51: parameter 'RomFaultResponseSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:52: parameter 'RomAlertClassEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:53: parameter 'RomAlertClassEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:54: parameter 'RomAlertEscalationOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:55: parameter 'RomAlertEscalationSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:56: parameter 'RomAlertClassificationOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:57: parameter 'RomAlertClassificationSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:58: parameter 'RomLocalAlertClassificationOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:59: parameter 'RomLocalAlertClassificationSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:60: parameter 'RomAlertAccumThreshOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:61: parameter 'RomAlertAccumThreshSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:62: parameter 'RomAlertTimeoutCyclesOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:63: parameter 'RomAlertTimeoutCyclesSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:64: parameter 'RomAlertPhaseCyclesOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:65: parameter 'RomAlertPhaseCyclesSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:66: parameter 'OwnerSwCfgDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:67: parameter 'OwnerSwCfgDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:68: parameter 'HwCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:69: parameter 'HwCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:70: parameter 'DeviceIdOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:71: parameter 'DeviceIdSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:72: parameter 'ManufStateOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:73: parameter 'ManufStateSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:74: parameter 'EnSramIfetchOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:75: parameter 'EnSramIfetchSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:76: parameter 'EnCsrngSwAppReadOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:77: parameter 'EnCsrngSwAppReadSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:78: parameter 'EnEntropySrcFwReadOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:79: parameter 'EnEntropySrcFwReadSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:80: parameter 'EnEntropySrcFwOverOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:81: parameter 'EnEntropySrcFwOverSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:82: parameter 'HwCfgDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:83: parameter 'HwCfgDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:84: parameter 'Secret0Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:85: parameter 'Secret0Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:86: parameter 'TestUnlockTokenOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:87: parameter 'TestUnlockTokenSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:88: parameter 'TestExitTokenOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:89: parameter 'TestExitTokenSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:90: parameter 'Secret0DigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:91: parameter 'Secret0DigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:92: parameter 'Secret1Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:93: parameter 'Secret1Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:94: parameter 'FlashAddrKeySeedOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:95: parameter 'FlashAddrKeySeedSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:96: parameter 'FlashDataKeySeedOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:97: parameter 'FlashDataKeySeedSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:98: parameter 'SramDataKeySeedOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:99: parameter 'SramDataKeySeedSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:100: parameter 'Secret1DigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:101: parameter 'Secret1DigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:102: parameter 'Secret2Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:103: parameter 'Secret2Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:104: parameter 'RmaTokenOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:105: parameter 'RmaTokenSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:106: parameter 'CreatorRootKeyShare0Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:107: parameter 'CreatorRootKeyShare0Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:108: parameter 'CreatorRootKeyShare1Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:109: parameter 'CreatorRootKeyShare1Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:110: parameter 'Secret2DigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:111: parameter 'Secret2DigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:112: parameter 'LifeCycleOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:113: parameter 'LifeCycleSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:114: parameter 'LcTransitionCntOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:115: parameter 'LcTransitionCntSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:116: parameter 'LcStateOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:117: parameter 'LcStateSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:118: parameter 'NumAlerts' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:121: parameter 'CoreAw' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:122: parameter 'PrimAw' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:370: parameter 'OTP_CTRL_INTR_STATE_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:371: parameter 'OTP_CTRL_INTR_ENABLE_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:372: parameter 'OTP_CTRL_INTR_TEST_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:373: parameter 'OTP_CTRL_ALERT_TEST_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:374: parameter 'OTP_CTRL_STATUS_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:375: parameter 'OTP_CTRL_ERR_CODE_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:376: parameter 'OTP_CTRL_DIRECT_ACCESS_REGWEN_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:377: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:378: parameter 'OTP_CTRL_DIRECT_ACCESS_ADDRESS_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:379: parameter 'OTP_CTRL_DIRECT_ACCESS_WDATA_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:380: parameter 'OTP_CTRL_DIRECT_ACCESS_WDATA_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:381: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:382: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:383: parameter 'OTP_CTRL_CHECK_TRIGGER_REGWEN_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:384: parameter 'OTP_CTRL_CHECK_TRIGGER_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:385: parameter 'OTP_CTRL_CHECK_REGWEN_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:386: parameter 'OTP_CTRL_CHECK_TIMEOUT_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:387: parameter 'OTP_CTRL_INTEGRITY_CHECK_PERIOD_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:388: parameter 'OTP_CTRL_CONSISTENCY_CHECK_PERIOD_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:389: parameter 'OTP_CTRL_VENDOR_TEST_READ_LOCK_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:390: parameter 'OTP_CTRL_CREATOR_SW_CFG_READ_LOCK_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:391: parameter 'OTP_CTRL_OWNER_SW_CFG_READ_LOCK_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:392: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:393: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:394: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:395: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:396: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:397: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:398: parameter 'OTP_CTRL_HW_CFG_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:399: parameter 'OTP_CTRL_HW_CFG_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:400: parameter 'OTP_CTRL_SECRET0_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:401: parameter 'OTP_CTRL_SECRET0_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:402: parameter 'OTP_CTRL_SECRET1_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:403: parameter 'OTP_CTRL_SECRET1_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:404: parameter 'OTP_CTRL_SECRET2_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:405: parameter 'OTP_CTRL_SECRET2_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:408: parameter 'OTP_CTRL_INTR_TEST_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:409: parameter 'OTP_CTRL_INTR_TEST_OTP_OPERATION_DONE_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:410: parameter 'OTP_CTRL_INTR_TEST_OTP_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:411: parameter 'OTP_CTRL_ALERT_TEST_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:412: parameter 'OTP_CTRL_ALERT_TEST_FATAL_MACRO_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:413: parameter 'OTP_CTRL_ALERT_TEST_FATAL_CHECK_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:414: parameter 'OTP_CTRL_ALERT_TEST_FATAL_BUS_INTEG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:415: parameter 'OTP_CTRL_STATUS_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:416: parameter 'OTP_CTRL_STATUS_VENDOR_TEST_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:417: parameter 'OTP_CTRL_STATUS_CREATOR_SW_CFG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:418: parameter 'OTP_CTRL_STATUS_OWNER_SW_CFG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:419: parameter 'OTP_CTRL_STATUS_HW_CFG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:420: parameter 'OTP_CTRL_STATUS_SECRET0_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:421: parameter 'OTP_CTRL_STATUS_SECRET1_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:422: parameter 'OTP_CTRL_STATUS_SECRET2_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:423: parameter 'OTP_CTRL_STATUS_LIFE_CYCLE_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:424: parameter 'OTP_CTRL_STATUS_DAI_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:425: parameter 'OTP_CTRL_STATUS_LCI_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:426: parameter 'OTP_CTRL_STATUS_TIMEOUT_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:427: parameter 'OTP_CTRL_STATUS_LFSR_FSM_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:428: parameter 'OTP_CTRL_STATUS_SCRAMBLING_FSM_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:429: parameter 'OTP_CTRL_STATUS_KEY_DERIV_FSM_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:430: parameter 'OTP_CTRL_STATUS_BUS_INTEG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:431: parameter 'OTP_CTRL_STATUS_DAI_IDLE_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:432: parameter 'OTP_CTRL_STATUS_CHECK_PENDING_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:433: parameter 'OTP_CTRL_ERR_CODE_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:434: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:435: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:436: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_2_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:437: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_3_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:438: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_4_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:439: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_5_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:440: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_6_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:441: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_7_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:442: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_8_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:443: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_9_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:444: parameter 'OTP_CTRL_DIRECT_ACCESS_REGWEN_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:445: parameter 'OTP_CTRL_DIRECT_ACCESS_REGWEN_DIRECT_ACCESS_REGWEN_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:446: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:447: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_RD_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:448: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_WR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:449: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_DIGEST_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:450: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:451: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_0_DIRECT_ACCESS_RDATA_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:452: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:453: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_1_DIRECT_ACCESS_RDATA_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:454: parameter 'OTP_CTRL_CHECK_TRIGGER_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:455: parameter 'OTP_CTRL_CHECK_TRIGGER_INTEGRITY_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:456: parameter 'OTP_CTRL_CHECK_TRIGGER_CONSISTENCY_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:457: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:458: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_0_VENDOR_TEST_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:459: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:460: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_1_VENDOR_TEST_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:461: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:462: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_0_CREATOR_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:463: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:464: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_1_CREATOR_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:465: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:466: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_0_OWNER_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:467: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:468: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_1_OWNER_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:469: parameter 'OTP_CTRL_HW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:470: parameter 'OTP_CTRL_HW_CFG_DIGEST_0_HW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:471: parameter 'OTP_CTRL_HW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:472: parameter 'OTP_CTRL_HW_CFG_DIGEST_1_HW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:473: parameter 'OTP_CTRL_SECRET0_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:474: parameter 'OTP_CTRL_SECRET0_DIGEST_0_SECRET0_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:475: parameter 'OTP_CTRL_SECRET0_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:476: parameter 'OTP_CTRL_SECRET0_DIGEST_1_SECRET0_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:477: parameter 'OTP_CTRL_SECRET1_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:478: parameter 'OTP_CTRL_SECRET1_DIGEST_0_SECRET1_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:479: parameter 'OTP_CTRL_SECRET1_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:480: parameter 'OTP_CTRL_SECRET1_DIGEST_1_SECRET1_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:481: parameter 'OTP_CTRL_SECRET2_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:482: parameter 'OTP_CTRL_SECRET2_DIGEST_0_SECRET2_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:483: parameter 'OTP_CTRL_SECRET2_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:484: parameter 'OTP_CTRL_SECRET2_DIGEST_1_SECRET2_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:487: parameter 'OTP_CTRL_SW_CFG_WINDOW_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:488: parameter 'OTP_CTRL_SW_CFG_WINDOW_SIZE' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:531: parameter 'OTP_CTRL_CORE_PERMIT' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'otp_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:16: parameter 'EdnDataWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:18: parameter 'NumPartWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:20: parameter 'SwWindowAddrWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:36: parameter 'DaiCmdWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:48: parameter 'OtpWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:49: parameter 'OtpAddrWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:50: parameter 'OtpDepth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:51: parameter 'OtpSizeWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:52: parameter 'OtpErrWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:53: parameter 'OtpPwrSeqWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:54: parameter 'OtpIfWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:56: parameter 'OtpAddrShift' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:73: parameter 'ScrmblKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:74: parameter 'ScrmblBlockWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:76: parameter 'NumPresentRounds' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:77: parameter 'ScrmblBlockHalfWords' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:88: parameter 'NumScrmblKeys' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:89: parameter 'NumDigestSets' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:90: parameter 'ConstSelWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:157: parameter 'OTP_LC_DATA_DEFAULT' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:196: parameter 'FlashKeySeedWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:197: parameter 'SramKeySeedWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:198: parameter 'KeyMgrKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:199: parameter 'FlashKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:200: parameter 'SramKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:201: parameter 'SramNonceWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:202: parameter 'OtbnKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:203: parameter 'OtbnNonceWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:216: parameter 'OTP_KEYMGR_KEY_DEFAULT' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:243: parameter 'FLASH_OTP_KEY_RSP_DEFAULT' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:308: parameter 'RndCnstKeyDefault' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:317: parameter 'RndCnstDigestConstDefault' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:326: parameter 'RndCnstDigestIVDefault' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:334: parameter 'RndCnstRawUnlockTokenDefault' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_pkg.sv'
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:14: parameter 'ArbiterImpl' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:27: parameter 'H2DCmdMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:28: parameter 'H2DCmdIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:29: parameter 'H2DCmdFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:30: parameter 'D2HRspMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:31: parameter 'D2HRspIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:32: parameter 'D2HRspFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:33: parameter 'DataMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:34: parameter 'DataIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:35: parameter 'DataFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:44: parameter 'TL_A_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:84: parameter 'TL_D_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ast_pkg.sv'
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:15: parameter 'NumAlerts' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:16: parameter 'NumIoRails' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:17: parameter 'AsSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:18: parameter 'CgSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:19: parameter 'GdSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:20: parameter 'TsHiSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:21: parameter 'TsLoSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:22: parameter 'FlaSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:23: parameter 'OtpSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:24: parameter 'Ot0Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:25: parameter 'Ot1Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:26: parameter 'Ot2Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:27: parameter 'Ot3Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:28: parameter 'Ot4Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:29: parameter 'Ot5Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:31: parameter 'Lc2HcTrCyc' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:32: parameter 'Hc2LcTrCyc' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:34: parameter 'EntropyStreams' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:35: parameter 'AdcChannels' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:36: parameter 'AdcDataWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:37: parameter 'UsbCalibWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:38: parameter 'Ast2PadOutWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:39: parameter 'Pad2AstInWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:43: parameter 'LfsrWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:46: parameter 'RndCnstLfsrSeedDefault' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:47: parameter 'RndCnstLfsrPermDefault' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:95: parameter 'AST_RST_DEFAULT' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'gpio.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'gpio_reg_top.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_sender.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_buf.sv'
VERIFIC-WARNING [VERI-1199] prim_buf.sv:24: parameter 'Impl' becomes localparam in 'prim_buf' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_diff_decode.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_filter_ctr.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_intr_hw.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_ext.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_reg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_cmd_intg_chk.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_rsp_intg_gen.sv'

yosys> synth_rs -top gpio -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.79

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v +/rapidsilicon/genesis/dsp_sim.v

3.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

3.3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_ports'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\RS_DSP3_MULT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_params'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top gpio

3.4. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] gpio.sv:8: compiling module 'gpio'
VERIFIC-INFO [VERI-1018] prim_filter_ctr.sv:15: compiling module 'prim_filter_ctr(AsyncOn=1'b1,CntWidth=32'b0100)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_intr_hw.sv:10: compiling module 'prim_intr_hw(Width=32'b0100000)'
VERIFIC-INFO [VERI-1018] prim_alert_sender.sv:32: compiling module 'prim_alert_sender'
VERIFIC-INFO [VERI-1018] prim_diff_decode.sv:19: compiling module 'prim_diff_decode(AsyncOn=1'b1)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf'
VERIFIC-INFO [VERI-1018] prim_generic_buf.sv:6: compiling module 'prim_generic_buf'
VERIFIC-INFO [VERI-1018] gpio_reg_top.sv:8: compiling module 'gpio_reg_top'
VERIFIC-INFO [VERI-1018] tlul_cmd_intg_chk.sv:3: compiling module 'tlul_cmd_intg_chk'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_dec.sv:7: compiling module 'prim_secded_inv_64_57_dec'
VERIFIC-INFO [VERI-1018] tlul_data_integ_dec.sv:10: compiling module 'tlul_data_integ_dec'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_dec.sv:7: compiling module 'prim_secded_inv_39_32_dec'
VERIFIC-INFO [VERI-1018] tlul_rsp_intg_gen.sv:9: compiling module 'tlul_rsp_intg_gen'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_enc.sv:7: compiling module 'prim_secded_inv_64_57_enc'
VERIFIC-INFO [VERI-1018] tlul_data_integ_enc.sv:10: compiling module 'tlul_data_integ_enc'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_enc.sv:7: compiling module 'prim_secded_inv_39_32_enc'
VERIFIC-INFO [VERI-1018] tlul_adapter_reg.sv:10: compiling module 'tlul_adapter_reg(RegAw=6)'
VERIFIC-INFO [VERI-1018] tlul_err.sv:7: compiling module 'tlul_err'
VERIFIC-WARNING [VERI-1209] tlul_err.sv:44: expression size 32 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=32'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b01)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b010000)'
Importing module gpio.
Importing module gpio_reg_top.
Importing module prim_alert_sender.
Importing module prim_buf.
Importing module prim_diff_decode(AsyncOn=1'b1).
Importing module prim_filter_ctr(AsyncOn=1'b1,CntWidth=32'b0100).
Importing module prim_flop_2sync(Width=1).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_generic_buf.
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_generic_flop(ResetValue=1'b0).
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_generic_flop(ResetValue=1'b1).
Importing module prim_intr_hw(Width=32'b0100000).
Importing module prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b0).
Importing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
Importing module prim_subreg(SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=32'b0).
Importing module prim_subreg_ext.
Importing module prim_subreg_ext(DW=32'b01).
Importing module prim_subreg_ext(DW=32'b010000).
Importing module tlul_adapter_reg(RegAw=6).
Importing module tlul_cmd_intg_chk.
Importing module prim_secded_inv_64_57_dec.
Importing module tlul_data_integ_dec.
Importing module prim_secded_inv_39_32_dec.
Importing module tlul_err.
Importing module tlul_rsp_intg_gen.
Importing module prim_secded_inv_64_57_enc.
Importing module tlul_data_integ_enc.
Importing module prim_secded_inv_39_32_enc.

3.4.1. Analyzing design hierarchy..
Top module:  \gpio
Used module:     \gpio_reg_top
Used module:         \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg_ext(DW=32'b010000)
Used module:         \prim_subreg_ext
Used module:         \prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg(SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \tlul_adapter_reg(RegAw=6)
Used module:             \tlul_err
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec
Used module:     \prim_alert_sender
Used module:         \prim_buf
Used module:             \prim_generic_buf
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                     \prim_generic_flop(ResetValue=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                     \prim_generic_flop(ResetValue=1'b0)
Used module:     \prim_intr_hw(Width=32'b0100000)
Used module:     \prim_filter_ctr(AsyncOn=1'b1,CntWidth=32'b0100)
Used module:         \prim_flop_2sync(Width=1)

3.4.2. Analyzing design hierarchy..
Top module:  \gpio
Used module:     \gpio_reg_top
Used module:         \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg_ext(DW=32'b010000)
Used module:         \prim_subreg_ext
Used module:         \prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg(SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \tlul_adapter_reg(RegAw=6)
Used module:             \tlul_err
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec
Used module:     \prim_alert_sender
Used module:         \prim_buf
Used module:             \prim_generic_buf
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                     \prim_generic_flop(ResetValue=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                     \prim_generic_flop(ResetValue=1'b0)
Used module:     \prim_intr_hw(Width=32'b0100000)
Used module:     \prim_filter_ctr(AsyncOn=1'b1,CntWidth=32'b0100)
Used module:         \prim_flop_2sync(Width=1)
Removed 0 unused modules.

yosys> proc

3.5. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.5.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.5.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_secded_inv_39_32_enc.
Optimizing module tlul_data_integ_enc.
Optimizing module prim_secded_inv_64_57_enc.
Optimizing module tlul_rsp_intg_gen.
Optimizing module tlul_err.
<suppressed ~1 debug messages>
Optimizing module prim_secded_inv_39_32_dec.
Optimizing module tlul_data_integ_dec.
Optimizing module prim_secded_inv_64_57_dec.
Optimizing module tlul_cmd_intg_chk.
<suppressed ~1 debug messages>
Optimizing module tlul_adapter_reg(RegAw=6).
<suppressed ~11 debug messages>
Optimizing module prim_subreg_ext(DW=32'b010000).
Optimizing module prim_subreg_ext(DW=32'b01).
Optimizing module prim_subreg_ext.
Optimizing module prim_subreg(SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=32'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b0).
<suppressed ~3 debug messages>
Optimizing module prim_intr_hw(Width=32'b0100000).
<suppressed ~2 debug messages>
Optimizing module prim_generic_flop(ResetValue=1'b1).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_generic_flop(ResetValue=1'b0).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_generic_buf.
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_flop_2sync(Width=1).
Optimizing module prim_filter_ctr(AsyncOn=1'b1,CntWidth=32'b0100).
<suppressed ~4 debug messages>
Optimizing module prim_diff_decode(AsyncOn=1'b1).
<suppressed ~5 debug messages>
Optimizing module prim_buf.
Optimizing module prim_alert_sender.
<suppressed ~7 debug messages>
Optimizing module gpio_reg_top.
<suppressed ~2 debug messages>
Optimizing module gpio.
<suppressed ~7 debug messages>

yosys> bmuxmap

3.6. Executing BMUXMAP pass.

yosys> demuxmap

3.7. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> flatten

3.8. Executing FLATTEN pass (flatten design).
Deleting now unused module gpio_reg_top.
Deleting now unused module prim_alert_sender.
Deleting now unused module prim_buf.
Deleting now unused module prim_diff_decode(AsyncOn=1'b1).
Deleting now unused module prim_filter_ctr(AsyncOn=1'b1,CntWidth=32'b0100).
Deleting now unused module prim_flop_2sync(Width=1).
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_generic_buf.
Deleting now unused module prim_generic_flop(ResetValue=1'b0).
Deleting now unused module prim_generic_flop(ResetValue=1'b1).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_intr_hw(Width=32'b0100000).
Deleting now unused module prim_secded_inv_39_32_dec.
Deleting now unused module prim_secded_inv_39_32_enc.
Deleting now unused module prim_secded_inv_64_57_dec.
Deleting now unused module prim_secded_inv_64_57_enc.
Deleting now unused module prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b0).
Deleting now unused module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
Deleting now unused module prim_subreg(SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=32'b0).
Deleting now unused module prim_subreg_ext.
Deleting now unused module prim_subreg_ext(DW=32'b01).
Deleting now unused module prim_subreg_ext(DW=32'b010000).
Deleting now unused module tlul_adapter_reg(RegAw=6).
Deleting now unused module tlul_cmd_intg_chk.
Deleting now unused module tlul_data_integ_dec.
Deleting now unused module tlul_data_integ_enc.
Deleting now unused module tlul_err.
Deleting now unused module tlul_rsp_intg_gen.
<suppressed ~80 debug messages>

yosys> bmuxmap

3.9. Executing BMUXMAP pass.

yosys> demuxmap

3.10. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> tribuf -logic -formal

3.11. Executing TRIBUF pass.

yosys> deminout

3.12. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module gpio.
<suppressed ~36 debug messages>

yosys> opt_clean

3.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \gpio..
Removed 272 unused cells and 5987 unused wires.
<suppressed ~937 debug messages>

yosys> check

3.15. Executing CHECK pass (checking for obvious problems).
Checking module gpio...
Found and reported 0 problems.

yosys> opt_expr

3.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module gpio.
<suppressed ~8 debug messages>

yosys> opt_merge -nomux

3.17. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gpio'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

yosys> opt_muxtree

3.18. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \gpio..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$mux_22$prim_alert_sender.sv:142$4346: \gen_alert_tx[0].u_prim_alert_sender.state_q -> 3'000
      Replacing known input bits on port B of cell $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$auto$bmuxmap.cc:60:execute$5745: \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q -> 2'11
      Replacing known input bits on port B of cell $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$auto$bmuxmap.cc:60:execute$5745: \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q -> 2'11
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~129 debug messages>

yosys> opt_reduce

3.19. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \gpio.
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_300$gpio_reg_top.sv:734$4270: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n2562$1609 $flatten\u_reg.$verific$n2571$1618 $flatten\u_reg.$verific$n2574$1621 $flatten\u_reg.$verific$n2577$1624 $flatten\u_reg.$verific$n2580$1627 $flatten\u_reg.$verific$n2583$1630 $flatten\u_reg.$verific$n2586$1633 $flatten\u_reg.$verific$n2589$1636 $flatten\u_reg.$verific$n2592$1639 $flatten\u_reg.$verific$n2595$1642 $flatten\u_reg.$verific$n2598$1645 $flatten\u_reg.$verific$n2601$1648 $flatten\u_reg.$verific$n2604$1651 $flatten\u_reg.$verific$n2606$1653 }
  Optimizing cells in module \gpio.
Performed a total of 1 changes.

yosys> opt_merge

3.20. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gpio'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_share

3.21. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.22. Executing OPT_DFF pass (perform DFF optimizations).
Removing never-active async load on $verific$data_in_q_reg$gpio.sv:116$380 ($aldff) from module gpio.
Changing const-value async load to async reset on $verific$cio_gpio_q_reg$gpio.sv:87$361 ($aldff) from module gpio.
Changing const-value async load to async reset on $verific$cio_gpio_en_q_reg$gpio.sv:110$378 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:80$4732 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:80$4731 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:80$4730 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:90$4740 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:67$4720 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:90$4741 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state.$verific$q_reg$prim_subreg.sv:72$4640 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable.$verific$q_reg$prim_subreg.sv:72$4621 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_ctrl_en_rising.$verific$q_reg$prim_subreg.sv:72$4621 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_ctrl_en_lvllow.$verific$q_reg$prim_subreg.sv:72$4621 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_ctrl_en_lvlhigh.$verific$q_reg$prim_subreg.sv:72$4621 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_ctrl_en_falling.$verific$q_reg$prim_subreg.sv:72$4621 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\u_reg.\u_data_in.$verific$q_reg$prim_subreg.sv:72$4602 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_en_input_filter.$verific$q_reg$prim_subreg.sv:72$4621 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\u_reg.$verific$intg_err_q_reg$gpio_reg_top.sv:61$1791 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\intr_hw.$verific$intr_o_reg$prim_intr_hw.sv:46$4584 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[9].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[9].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[9].filter.$verific$stored_value_q_reg$prim_filter_ctr.sv:62$4502 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[9].filter.$verific$filter_q_reg$prim_filter_ctr.sv:54$4500 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[9].filter.$verific$diff_ctr_q_reg$prim_filter_ctr.sv:70$4505 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[8].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[8].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[8].filter.$verific$stored_value_q_reg$prim_filter_ctr.sv:62$4502 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[8].filter.$verific$filter_q_reg$prim_filter_ctr.sv:54$4500 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[8].filter.$verific$diff_ctr_q_reg$prim_filter_ctr.sv:70$4505 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[7].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[7].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[7].filter.$verific$stored_value_q_reg$prim_filter_ctr.sv:62$4502 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[7].filter.$verific$filter_q_reg$prim_filter_ctr.sv:54$4500 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[7].filter.$verific$diff_ctr_q_reg$prim_filter_ctr.sv:70$4505 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[6].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[6].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[6].filter.$verific$stored_value_q_reg$prim_filter_ctr.sv:62$4502 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[6].filter.$verific$filter_q_reg$prim_filter_ctr.sv:54$4500 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[6].filter.$verific$diff_ctr_q_reg$prim_filter_ctr.sv:70$4505 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[5].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[5].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[5].filter.$verific$stored_value_q_reg$prim_filter_ctr.sv:62$4502 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[5].filter.$verific$filter_q_reg$prim_filter_ctr.sv:54$4500 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[5].filter.$verific$diff_ctr_q_reg$prim_filter_ctr.sv:70$4505 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[4].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[4].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[4].filter.$verific$stored_value_q_reg$prim_filter_ctr.sv:62$4502 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[4].filter.$verific$filter_q_reg$prim_filter_ctr.sv:54$4500 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[4].filter.$verific$diff_ctr_q_reg$prim_filter_ctr.sv:70$4505 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[3].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[3].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[3].filter.$verific$stored_value_q_reg$prim_filter_ctr.sv:62$4502 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[3].filter.$verific$filter_q_reg$prim_filter_ctr.sv:54$4500 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[3].filter.$verific$diff_ctr_q_reg$prim_filter_ctr.sv:70$4505 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[31].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[31].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[31].filter.$verific$stored_value_q_reg$prim_filter_ctr.sv:62$4502 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[31].filter.$verific$filter_q_reg$prim_filter_ctr.sv:54$4500 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[31].filter.$verific$diff_ctr_q_reg$prim_filter_ctr.sv:70$4505 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[30].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[30].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[30].filter.$verific$stored_value_q_reg$prim_filter_ctr.sv:62$4502 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[30].filter.$verific$filter_q_reg$prim_filter_ctr.sv:54$4500 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[30].filter.$verific$diff_ctr_q_reg$prim_filter_ctr.sv:70$4505 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[2].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[2].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[2].filter.$verific$stored_value_q_reg$prim_filter_ctr.sv:62$4502 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[2].filter.$verific$filter_q_reg$prim_filter_ctr.sv:54$4500 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[2].filter.$verific$diff_ctr_q_reg$prim_filter_ctr.sv:70$4505 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[29].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[29].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[29].filter.$verific$stored_value_q_reg$prim_filter_ctr.sv:62$4502 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[29].filter.$verific$filter_q_reg$prim_filter_ctr.sv:54$4500 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[29].filter.$verific$diff_ctr_q_reg$prim_filter_ctr.sv:70$4505 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[28].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[28].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[28].filter.$verific$stored_value_q_reg$prim_filter_ctr.sv:62$4502 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[28].filter.$verific$filter_q_reg$prim_filter_ctr.sv:54$4500 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[28].filter.$verific$diff_ctr_q_reg$prim_filter_ctr.sv:70$4505 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[27].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[27].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[27].filter.$verific$stored_value_q_reg$prim_filter_ctr.sv:62$4502 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[27].filter.$verific$filter_q_reg$prim_filter_ctr.sv:54$4500 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[27].filter.$verific$diff_ctr_q_reg$prim_filter_ctr.sv:70$4505 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[26].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[26].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[26].filter.$verific$stored_value_q_reg$prim_filter_ctr.sv:62$4502 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[26].filter.$verific$filter_q_reg$prim_filter_ctr.sv:54$4500 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[26].filter.$verific$diff_ctr_q_reg$prim_filter_ctr.sv:70$4505 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[25].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[25].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[25].filter.$verific$stored_value_q_reg$prim_filter_ctr.sv:62$4502 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[25].filter.$verific$filter_q_reg$prim_filter_ctr.sv:54$4500 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[25].filter.$verific$diff_ctr_q_reg$prim_filter_ctr.sv:70$4505 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[24].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[24].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[24].filter.$verific$stored_value_q_reg$prim_filter_ctr.sv:62$4502 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[24].filter.$verific$filter_q_reg$prim_filter_ctr.sv:54$4500 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[24].filter.$verific$diff_ctr_q_reg$prim_filter_ctr.sv:70$4505 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[23].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[23].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[23].filter.$verific$stored_value_q_reg$prim_filter_ctr.sv:62$4502 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[23].filter.$verific$filter_q_reg$prim_filter_ctr.sv:54$4500 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[23].filter.$verific$diff_ctr_q_reg$prim_filter_ctr.sv:70$4505 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[22].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[22].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[22].filter.$verific$stored_value_q_reg$prim_filter_ctr.sv:62$4502 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[22].filter.$verific$filter_q_reg$prim_filter_ctr.sv:54$4500 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[22].filter.$verific$diff_ctr_q_reg$prim_filter_ctr.sv:70$4505 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[21].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[21].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[21].filter.$verific$stored_value_q_reg$prim_filter_ctr.sv:62$4502 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[21].filter.$verific$filter_q_reg$prim_filter_ctr.sv:54$4500 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[21].filter.$verific$diff_ctr_q_reg$prim_filter_ctr.sv:70$4505 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[20].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[20].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[20].filter.$verific$stored_value_q_reg$prim_filter_ctr.sv:62$4502 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[20].filter.$verific$filter_q_reg$prim_filter_ctr.sv:54$4500 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[20].filter.$verific$diff_ctr_q_reg$prim_filter_ctr.sv:70$4505 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[1].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[1].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[1].filter.$verific$stored_value_q_reg$prim_filter_ctr.sv:62$4502 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[1].filter.$verific$filter_q_reg$prim_filter_ctr.sv:54$4500 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[1].filter.$verific$diff_ctr_q_reg$prim_filter_ctr.sv:70$4505 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[19].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[19].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[19].filter.$verific$stored_value_q_reg$prim_filter_ctr.sv:62$4502 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[19].filter.$verific$filter_q_reg$prim_filter_ctr.sv:54$4500 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[19].filter.$verific$diff_ctr_q_reg$prim_filter_ctr.sv:70$4505 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[18].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[18].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[18].filter.$verific$stored_value_q_reg$prim_filter_ctr.sv:62$4502 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[18].filter.$verific$filter_q_reg$prim_filter_ctr.sv:54$4500 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[18].filter.$verific$diff_ctr_q_reg$prim_filter_ctr.sv:70$4505 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[17].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[17].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[17].filter.$verific$stored_value_q_reg$prim_filter_ctr.sv:62$4502 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[17].filter.$verific$filter_q_reg$prim_filter_ctr.sv:54$4500 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[17].filter.$verific$diff_ctr_q_reg$prim_filter_ctr.sv:70$4505 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[16].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[16].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[16].filter.$verific$stored_value_q_reg$prim_filter_ctr.sv:62$4502 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[16].filter.$verific$filter_q_reg$prim_filter_ctr.sv:54$4500 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[16].filter.$verific$diff_ctr_q_reg$prim_filter_ctr.sv:70$4505 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[15].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[15].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[15].filter.$verific$stored_value_q_reg$prim_filter_ctr.sv:62$4502 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[15].filter.$verific$filter_q_reg$prim_filter_ctr.sv:54$4500 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[15].filter.$verific$diff_ctr_q_reg$prim_filter_ctr.sv:70$4505 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[14].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[14].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[14].filter.$verific$stored_value_q_reg$prim_filter_ctr.sv:62$4502 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[14].filter.$verific$filter_q_reg$prim_filter_ctr.sv:54$4500 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[14].filter.$verific$diff_ctr_q_reg$prim_filter_ctr.sv:70$4505 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[13].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[13].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[13].filter.$verific$stored_value_q_reg$prim_filter_ctr.sv:62$4502 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[13].filter.$verific$filter_q_reg$prim_filter_ctr.sv:54$4500 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[13].filter.$verific$diff_ctr_q_reg$prim_filter_ctr.sv:70$4505 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[12].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[12].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[12].filter.$verific$stored_value_q_reg$prim_filter_ctr.sv:62$4502 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[12].filter.$verific$filter_q_reg$prim_filter_ctr.sv:54$4500 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[12].filter.$verific$diff_ctr_q_reg$prim_filter_ctr.sv:70$4505 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[11].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[11].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[11].filter.$verific$stored_value_q_reg$prim_filter_ctr.sv:62$4502 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[11].filter.$verific$filter_q_reg$prim_filter_ctr.sv:54$4500 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[11].filter.$verific$diff_ctr_q_reg$prim_filter_ctr.sv:70$4505 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[10].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[10].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[10].filter.$verific$stored_value_q_reg$prim_filter_ctr.sv:62$4502 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[10].filter.$verific$filter_q_reg$prim_filter_ctr.sv:54$4500 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[10].filter.$verific$diff_ctr_q_reg$prim_filter_ctr.sv:70$4505 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[0].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[0].filter.\gen_async.prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[0].filter.$verific$stored_value_q_reg$prim_filter_ctr.sv:62$4502 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[0].filter.$verific$filter_q_reg$prim_filter_ctr.sv:54$4500 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_filter[0].filter.$verific$diff_ctr_q_reg$prim_filter_ctr.sv:70$4505 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4562 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4562 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$4471 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$4472 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$4473 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4545 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4562 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$4562 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$level_q_reg$prim_diff_decode.sv:172$4474 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$4471 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$4472 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$4473 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$state_q_reg$prim_alert_sender.sv:235$4381 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$ping_set_q_reg$prim_alert_sender.sv:235$4385 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_set_q_reg$prim_alert_sender.sv:235$4384 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_pq_reg$prim_alert_sender.sv:235$4382 ($aldff) from module gpio.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_nq_reg$prim_alert_sender.sv:235$4383 ($aldff) from module gpio.

yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \gpio..
Removed 4 unused cells and 21 unused wires.
<suppressed ~5 debug messages>

yosys> opt_expr

3.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module gpio.

yosys> opt_muxtree

3.25. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \gpio..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~130 debug messages>

yosys> opt_reduce

3.26. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \gpio.
Performed a total of 0 changes.

yosys> opt_merge

3.27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gpio'.
Removed a total of 0 cells.

yosys> opt_share

3.28. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.29. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\u_reg.\u_intr_enable.$verific$q_reg$prim_subreg.sv:72$4621 ($adff) from module gpio (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_ctrl_en_rising.$verific$q_reg$prim_subreg.sv:72$4621 ($adff) from module gpio (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_ctrl_en_lvllow.$verific$q_reg$prim_subreg.sv:72$4621 ($adff) from module gpio (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_ctrl_en_lvlhigh.$verific$q_reg$prim_subreg.sv:72$4621 ($adff) from module gpio (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_ctrl_en_falling.$verific$q_reg$prim_subreg.sv:72$4621 ($adff) from module gpio (removing D path).
Handling D = Q on $flatten\u_reg.\u_ctrl_en_input_filter.$verific$q_reg$prim_subreg.sv:72$4621 ($adff) from module gpio (removing D path).
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ctrl_en_input_filter.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_ctrl_en_input_filter.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_ctrl_en_input_filter.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_ctrl_en_input_filter.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_ctrl_en_input_filter.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_ctrl_en_input_filter.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_ctrl_en_input_filter.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_ctrl_en_input_filter.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_ctrl_en_input_filter.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_ctrl_en_input_filter.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_ctrl_en_input_filter.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_ctrl_en_input_filter.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_ctrl_en_input_filter.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_ctrl_en_input_filter.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_ctrl_en_input_filter.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_ctrl_en_input_filter.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_ctrl_en_input_filter.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_ctrl_en_input_filter.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_ctrl_en_input_filter.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_ctrl_en_input_filter.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_ctrl_en_input_filter.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_ctrl_en_input_filter.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_ctrl_en_input_filter.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_ctrl_en_input_filter.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_ctrl_en_input_filter.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_ctrl_en_input_filter.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_ctrl_en_input_filter.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_ctrl_en_input_filter.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_ctrl_en_input_filter.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_ctrl_en_input_filter.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_ctrl_en_input_filter.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_ctrl_en_input_filter.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_ctrl_en_falling.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_intr_ctrl_en_falling.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_intr_ctrl_en_falling.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_intr_ctrl_en_falling.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_intr_ctrl_en_falling.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_intr_ctrl_en_falling.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_intr_ctrl_en_falling.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_intr_ctrl_en_falling.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_intr_ctrl_en_falling.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_intr_ctrl_en_falling.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_intr_ctrl_en_falling.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_intr_ctrl_en_falling.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_intr_ctrl_en_falling.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_intr_ctrl_en_falling.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_intr_ctrl_en_falling.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_intr_ctrl_en_falling.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_intr_ctrl_en_falling.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_intr_ctrl_en_falling.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_intr_ctrl_en_falling.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_intr_ctrl_en_falling.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_intr_ctrl_en_falling.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_intr_ctrl_en_falling.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_intr_ctrl_en_falling.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_intr_ctrl_en_falling.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_intr_ctrl_en_falling.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_intr_ctrl_en_falling.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_intr_ctrl_en_falling.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_intr_ctrl_en_falling.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_intr_ctrl_en_falling.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_intr_ctrl_en_falling.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_intr_ctrl_en_falling.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_intr_ctrl_en_falling.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_ctrl_en_lvlhigh.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_intr_ctrl_en_lvlhigh.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_intr_ctrl_en_lvlhigh.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_intr_ctrl_en_lvlhigh.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_intr_ctrl_en_lvlhigh.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_intr_ctrl_en_lvlhigh.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_intr_ctrl_en_lvlhigh.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_intr_ctrl_en_lvlhigh.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_intr_ctrl_en_lvlhigh.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_intr_ctrl_en_lvlhigh.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_intr_ctrl_en_lvlhigh.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_intr_ctrl_en_lvlhigh.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_intr_ctrl_en_lvlhigh.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_intr_ctrl_en_lvlhigh.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_intr_ctrl_en_lvlhigh.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_intr_ctrl_en_lvlhigh.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_intr_ctrl_en_lvlhigh.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_intr_ctrl_en_lvlhigh.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_intr_ctrl_en_lvlhigh.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_intr_ctrl_en_lvlhigh.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_intr_ctrl_en_lvlhigh.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_intr_ctrl_en_lvlhigh.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_intr_ctrl_en_lvlhigh.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_intr_ctrl_en_lvlhigh.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_intr_ctrl_en_lvlhigh.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_intr_ctrl_en_lvlhigh.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_intr_ctrl_en_lvlhigh.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_intr_ctrl_en_lvlhigh.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_intr_ctrl_en_lvlhigh.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_intr_ctrl_en_lvlhigh.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_intr_ctrl_en_lvlhigh.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_intr_ctrl_en_lvlhigh.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_ctrl_en_lvllow.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_intr_ctrl_en_lvllow.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_intr_ctrl_en_lvllow.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_intr_ctrl_en_lvllow.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_intr_ctrl_en_lvllow.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_intr_ctrl_en_lvllow.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_intr_ctrl_en_lvllow.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_intr_ctrl_en_lvllow.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_intr_ctrl_en_lvllow.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_intr_ctrl_en_lvllow.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_intr_ctrl_en_lvllow.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_intr_ctrl_en_lvllow.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_intr_ctrl_en_lvllow.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_intr_ctrl_en_lvllow.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_intr_ctrl_en_lvllow.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_intr_ctrl_en_lvllow.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_intr_ctrl_en_lvllow.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_intr_ctrl_en_lvllow.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_intr_ctrl_en_lvllow.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_intr_ctrl_en_lvllow.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_intr_ctrl_en_lvllow.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_intr_ctrl_en_lvllow.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_intr_ctrl_en_lvllow.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_intr_ctrl_en_lvllow.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_intr_ctrl_en_lvllow.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_intr_ctrl_en_lvllow.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_intr_ctrl_en_lvllow.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_intr_ctrl_en_lvllow.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_intr_ctrl_en_lvllow.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_intr_ctrl_en_lvllow.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_intr_ctrl_en_lvllow.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_intr_ctrl_en_lvllow.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_ctrl_en_rising.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_intr_ctrl_en_rising.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_intr_ctrl_en_rising.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_intr_ctrl_en_rising.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_intr_ctrl_en_rising.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_intr_ctrl_en_rising.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_intr_ctrl_en_rising.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_intr_ctrl_en_rising.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_intr_ctrl_en_rising.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_intr_ctrl_en_rising.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_intr_ctrl_en_rising.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_intr_ctrl_en_rising.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_intr_ctrl_en_rising.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_intr_ctrl_en_rising.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_intr_ctrl_en_rising.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_intr_ctrl_en_rising.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_intr_ctrl_en_rising.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_intr_ctrl_en_rising.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_intr_ctrl_en_rising.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_intr_ctrl_en_rising.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_intr_ctrl_en_rising.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_intr_ctrl_en_rising.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_intr_ctrl_en_rising.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_intr_ctrl_en_rising.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_intr_ctrl_en_rising.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_intr_ctrl_en_rising.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_intr_ctrl_en_rising.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_intr_ctrl_en_rising.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_intr_ctrl_en_rising.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_intr_ctrl_en_rising.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_intr_ctrl_en_rising.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_intr_ctrl_en_rising.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_intr_enable.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_intr_enable.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_intr_enable.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_intr_enable.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_intr_enable.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_intr_enable.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_intr_enable.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_intr_enable.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_intr_enable.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_intr_enable.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_intr_enable.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_intr_enable.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_intr_enable.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_intr_enable.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_intr_enable.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_intr_enable.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_intr_enable.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_intr_enable.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_intr_enable.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_intr_enable.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_intr_enable.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_intr_enable.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_intr_enable.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_intr_enable.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_intr_enable.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_intr_enable.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_intr_enable.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_intr_enable.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_intr_enable.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_intr_enable.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_intr_enable.$verific$q_reg$prim_subreg.sv:72$4621 ($dlatch) from module gpio.

yosys> opt_clean

3.30. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \gpio..

yosys> opt_expr

3.31. Executing OPT_EXPR pass (perform const folding).
Optimizing module gpio.
<suppressed ~32 debug messages>

yosys> opt_muxtree

3.32. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \gpio..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~98 debug messages>

yosys> opt_reduce

3.33. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \gpio.
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_300$gpio_reg_top.sv:734$4270: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n2571$1618 $flatten\u_reg.$verific$n2574$1621 $flatten\u_reg.$verific$n2577$1624 $flatten\u_reg.$verific$n2580$1627 $flatten\u_reg.$verific$n2583$1630 $flatten\u_reg.$verific$n2586$1633 $flatten\u_reg.$verific$n2589$1636 $flatten\u_reg.$verific$n2606$1653 }
  Optimizing cells in module \gpio.
Performed a total of 1 changes.

yosys> opt_merge

3.34. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gpio'.
Removed a total of 0 cells.

yosys> opt_share

3.35. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.36. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \gpio..
Removed 332 unused cells and 332 unused wires.
<suppressed ~493 debug messages>

yosys> opt_expr

3.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module gpio.

yosys> opt_muxtree

3.39. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \gpio..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~34 debug messages>

yosys> opt_reduce

3.40. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \gpio.
Performed a total of 0 changes.

yosys> opt_merge

3.41. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gpio'.
Removed a total of 0 cells.

yosys> opt_share

3.42. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.43. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.44. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \gpio..

yosys> opt_expr

3.45. Executing OPT_EXPR pass (perform const folding).
Optimizing module gpio.
MAX OPT ITERATION = 4

yosys> fsm -encoding binary

3.46. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.46.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

3.46.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.46.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.46.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \gpio..

yosys> fsm_opt

3.46.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.46.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.46.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.46.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt_expr

3.47. Executing OPT_EXPR pass (perform const folding).
Optimizing module gpio.

yosys> opt_merge -nomux

3.48. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gpio'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.49. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \gpio..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~34 debug messages>

yosys> opt_reduce

3.50. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \gpio.
Performed a total of 0 changes.

yosys> opt_merge

3.51. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gpio'.
Removed a total of 0 cells.

yosys> opt_share

3.52. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.53. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $verific$cio_gpio_q_reg$gpio.sv:87$361 ($adff) from module gpio (D = $verific$n525$19 [15:0], Q = \cio_gpio_q [15:0]).
Adding EN signal on $verific$cio_gpio_q_reg$gpio.sv:87$361 ($adff) from module gpio (D = $verific$n525$19 [31:16], Q = \cio_gpio_q [31:16]).
Adding EN signal on $verific$cio_gpio_en_q_reg$gpio.sv:110$378 ($adff) from module gpio (D = $verific$n980$32 [15:0], Q = \cio_gpio_en_q [15:0]).
Adding EN signal on $verific$cio_gpio_en_q_reg$gpio.sv:110$378 ($adff) from module gpio (D = $verific$n980$32 [31:16], Q = \cio_gpio_en_q [31:16]).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:80$4732 ($adff) from module gpio (D = { 2'00 \u_reg.u_reg_if.rd_req }, Q = \u_reg.u_reg_if.rspop).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:80$4731 ($adff) from module gpio (D = \tl_i.a_size, Q = \u_reg.u_reg_if.reqsz).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:80$4730 ($adff) from module gpio (D = \tl_i.a_source, Q = \u_reg.u_reg_if.reqid).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:90$4740 ($adff) from module gpio (D = $flatten\u_reg.\u_reg_if.$verific$n181$4690, Q = \u_reg.u_reg_if.rdata).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:67$4720 ($adff) from module gpio (D = $flatten\u_reg.\u_reg_if.$verific$n74$4670, Q = \u_reg.u_reg_if.outstanding).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:90$4741 ($adff) from module gpio (D = $flatten\u_reg.\u_reg_if.$verific$n247$4672, Q = \u_reg.u_reg_if.error).
Adding EN signal on $flatten\u_reg.\u_intr_state.$verific$q_reg$prim_subreg.sv:72$4640 ($adff) from module gpio (D = \intr_hw.hw2reg_intr_state_d_o, Q = \u_reg.u_intr_state.q).
Adding EN signal on $flatten\u_reg.$verific$intg_err_q_reg$gpio_reg_top.sv:61$1791 ($adff) from module gpio (D = 1'1, Q = \u_reg.intg_err_q).
Adding EN signal on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$4471 ($adff) from module gpio (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_d, Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q).
Adding EN signal on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$4471 ($adff) from module gpio (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_d, Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q).
Adding EN signal on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$state_q_reg$prim_alert_sender.sv:235$4381 ($adff) from module gpio (D = \gen_alert_tx[0].u_prim_alert_sender.state_d, Q = \gen_alert_tx[0].u_prim_alert_sender.state_q).
Setting constant 0-bit at position 0 on $flatten\intr_hw.$verific$intr_o_reg$prim_intr_hw.sv:46$4584 ($adff) from module gpio.
Setting constant 0-bit at position 1 on $flatten\intr_hw.$verific$intr_o_reg$prim_intr_hw.sv:46$4584 ($adff) from module gpio.
Setting constant 0-bit at position 2 on $flatten\intr_hw.$verific$intr_o_reg$prim_intr_hw.sv:46$4584 ($adff) from module gpio.
Setting constant 0-bit at position 3 on $flatten\intr_hw.$verific$intr_o_reg$prim_intr_hw.sv:46$4584 ($adff) from module gpio.
Setting constant 0-bit at position 4 on $flatten\intr_hw.$verific$intr_o_reg$prim_intr_hw.sv:46$4584 ($adff) from module gpio.
Setting constant 0-bit at position 5 on $flatten\intr_hw.$verific$intr_o_reg$prim_intr_hw.sv:46$4584 ($adff) from module gpio.
Setting constant 0-bit at position 6 on $flatten\intr_hw.$verific$intr_o_reg$prim_intr_hw.sv:46$4584 ($adff) from module gpio.
Setting constant 0-bit at position 7 on $flatten\intr_hw.$verific$intr_o_reg$prim_intr_hw.sv:46$4584 ($adff) from module gpio.
Setting constant 0-bit at position 8 on $flatten\intr_hw.$verific$intr_o_reg$prim_intr_hw.sv:46$4584 ($adff) from module gpio.
Setting constant 0-bit at position 9 on $flatten\intr_hw.$verific$intr_o_reg$prim_intr_hw.sv:46$4584 ($adff) from module gpio.
Setting constant 0-bit at position 10 on $flatten\intr_hw.$verific$intr_o_reg$prim_intr_hw.sv:46$4584 ($adff) from module gpio.
Setting constant 0-bit at position 11 on $flatten\intr_hw.$verific$intr_o_reg$prim_intr_hw.sv:46$4584 ($adff) from module gpio.
Setting constant 0-bit at position 12 on $flatten\intr_hw.$verific$intr_o_reg$prim_intr_hw.sv:46$4584 ($adff) from module gpio.
Setting constant 0-bit at position 13 on $flatten\intr_hw.$verific$intr_o_reg$prim_intr_hw.sv:46$4584 ($adff) from module gpio.
Setting constant 0-bit at position 14 on $flatten\intr_hw.$verific$intr_o_reg$prim_intr_hw.sv:46$4584 ($adff) from module gpio.
Setting constant 0-bit at position 15 on $flatten\intr_hw.$verific$intr_o_reg$prim_intr_hw.sv:46$4584 ($adff) from module gpio.
Setting constant 0-bit at position 16 on $flatten\intr_hw.$verific$intr_o_reg$prim_intr_hw.sv:46$4584 ($adff) from module gpio.
Setting constant 0-bit at position 17 on $flatten\intr_hw.$verific$intr_o_reg$prim_intr_hw.sv:46$4584 ($adff) from module gpio.
Setting constant 0-bit at position 18 on $flatten\intr_hw.$verific$intr_o_reg$prim_intr_hw.sv:46$4584 ($adff) from module gpio.
Setting constant 0-bit at position 19 on $flatten\intr_hw.$verific$intr_o_reg$prim_intr_hw.sv:46$4584 ($adff) from module gpio.
Setting constant 0-bit at position 20 on $flatten\intr_hw.$verific$intr_o_reg$prim_intr_hw.sv:46$4584 ($adff) from module gpio.
Setting constant 0-bit at position 21 on $flatten\intr_hw.$verific$intr_o_reg$prim_intr_hw.sv:46$4584 ($adff) from module gpio.
Setting constant 0-bit at position 22 on $flatten\intr_hw.$verific$intr_o_reg$prim_intr_hw.sv:46$4584 ($adff) from module gpio.
Setting constant 0-bit at position 23 on $flatten\intr_hw.$verific$intr_o_reg$prim_intr_hw.sv:46$4584 ($adff) from module gpio.
Setting constant 0-bit at position 24 on $flatten\intr_hw.$verific$intr_o_reg$prim_intr_hw.sv:46$4584 ($adff) from module gpio.
Setting constant 0-bit at position 25 on $flatten\intr_hw.$verific$intr_o_reg$prim_intr_hw.sv:46$4584 ($adff) from module gpio.
Setting constant 0-bit at position 26 on $flatten\intr_hw.$verific$intr_o_reg$prim_intr_hw.sv:46$4584 ($adff) from module gpio.
Setting constant 0-bit at position 27 on $flatten\intr_hw.$verific$intr_o_reg$prim_intr_hw.sv:46$4584 ($adff) from module gpio.
Setting constant 0-bit at position 28 on $flatten\intr_hw.$verific$intr_o_reg$prim_intr_hw.sv:46$4584 ($adff) from module gpio.
Setting constant 0-bit at position 29 on $flatten\intr_hw.$verific$intr_o_reg$prim_intr_hw.sv:46$4584 ($adff) from module gpio.
Setting constant 0-bit at position 30 on $flatten\intr_hw.$verific$intr_o_reg$prim_intr_hw.sv:46$4584 ($adff) from module gpio.
Setting constant 0-bit at position 31 on $flatten\intr_hw.$verific$intr_o_reg$prim_intr_hw.sv:46$4584 ($adff) from module gpio.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$5823 ($adffe) from module gpio.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$5823 ($adffe) from module gpio.

yosys> opt_clean

3.54. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \gpio..
Removed 8 unused cells and 8 unused wires.
<suppressed ~9 debug messages>

yosys> opt_expr

3.55. Executing OPT_EXPR pass (perform const folding).
Optimizing module gpio.
<suppressed ~6 debug messages>

yosys> opt_muxtree

3.56. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \gpio..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~28 debug messages>

yosys> opt_reduce

3.57. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \gpio.
Performed a total of 0 changes.

yosys> opt_merge

3.58. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gpio'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_share

3.59. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.60. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.61. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \gpio..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.62. Executing OPT_EXPR pass (perform const folding).
Optimizing module gpio.

yosys> opt_muxtree

3.63. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \gpio..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~28 debug messages>

yosys> opt_reduce

3.64. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \gpio.
Performed a total of 0 changes.

yosys> opt_merge

3.65. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gpio'.
Removed a total of 0 cells.

yosys> opt_share

3.66. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.67. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.68. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \gpio..

yosys> opt_expr

3.69. Executing OPT_EXPR pass (perform const folding).
Optimizing module gpio.
MAX OPT ITERATION = 3

yosys> wreduce -keepdc

3.70. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell gpio.$verific$and_90$gpio.sv:136$579 ($and).
Removed top 31 bits (of 32) from port B of cell gpio.$verific$and_94$gpio.sv:137$583 ($and).
Removed top 31 bits (of 32) from port B of cell gpio.$verific$and_96$gpio.sv:138$585 ($and).
Removed top 31 bits (of 32) from port B of cell gpio.$verific$and_99$gpio.sv:139$587 ($and).
Removed top 2 bits (of 3) from port B of cell gpio.$flatten\u_reg.\u_reg_if.$verific$equal_8$tlul_adapter_reg.sv:55$4700 ($eq).
Removed top 3 bits (of 4) from port B of cell gpio.$flatten\u_reg.$verific$equal_21$gpio_reg_top.sv:560$4083 ($eq).
Removed top 2 bits (of 4) from port B of cell gpio.$flatten\u_reg.$verific$equal_23$gpio_reg_top.sv:561$4084 ($eq).
Removed top 2 bits (of 4) from port B of cell gpio.$flatten\u_reg.$verific$equal_25$gpio_reg_top.sv:562$4085 ($eq).
Removed top 1 bits (of 4) from port B of cell gpio.$flatten\u_reg.$verific$equal_27$gpio_reg_top.sv:563$4086 ($eq).
Removed top 1 bits (of 4) from port B of cell gpio.$flatten\u_reg.$verific$equal_29$gpio_reg_top.sv:564$4087 ($eq).
Removed top 1 bits (of 4) from port B of cell gpio.$flatten\u_reg.$verific$equal_31$gpio_reg_top.sv:565$4088 ($eq).
Removed top 1 bits (of 4) from port B of cell gpio.$flatten\u_reg.$verific$equal_33$gpio_reg_top.sv:566$4089 ($eq).
Removed top 31 bits (of 32) from port A of cell gpio.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_18$tlul_err.sv:44$5349 ($shl).
Removed top 28 bits (of 32) from port Y of cell gpio.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_18$tlul_err.sv:44$5349 ($shl).
Removed top 1 bits (of 5) from port B of cell gpio.$auto$opt_dff.cc:195:make_patterns_logic$5851 ($ne).
Removed top 1 bits (of 3) from port B of cell gpio.$auto$opt_dff.cc:195:make_patterns_logic$5844 ($ne).
Removed top 2 bits (of 5) from port B of cell gpio.$auto$opt_dff.cc:195:make_patterns_logic$5849 ($ne).
Removed top 1 bits (of 3) from port B of cell gpio.$auto$opt_dff.cc:195:make_patterns_logic$5837 ($ne).
Removed top 1 bits (of 3) from mux cell gpio.$flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$mux_22$prim_alert_sender.sv:142$4346 ($mux).
Removed top 2 bits (of 4) from wire gpio.$flatten\gen_alert_tx[0].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$5753.
Removed top 1 bits (of 2) from wire gpio.$flatten\gen_alert_tx[0].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$5758.
Removed top 1 bits (of 4) from wire gpio.$flatten\gen_alert_tx[0].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$5773.
Removed top 1 bits (of 4) from wire gpio.$flatten\gen_alert_tx[0].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$5783.
Removed top 1 bits (of 3) from wire gpio.$flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$n38$4310.
Removed top 1 bits (of 2) from wire gpio.$flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$auto$bmuxmap.cc:58:execute$5728.
Removed top 1 bits (of 2) from wire gpio.$flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$auto$bmuxmap.cc:58:execute$5733.
Removed top 3 bits (of 4) from wire gpio.$flatten\u_reg.$verific$n1457$1658.

yosys> peepopt

3.71. Executing PEEPOPT pass (run peephole optimizers).

yosys> opt_clean

3.72. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \gpio..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

yosys> bmuxmap

3.73. Executing BMUXMAP pass.

yosys> demuxmap

3.74. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> alumacc

3.75. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module gpio:
  created 0 $alu and 0 $macc cells.

yosys> opt_expr

3.76. Executing OPT_EXPR pass (perform const folding).
Optimizing module gpio.

yosys> opt_merge -nomux

3.77. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gpio'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.78. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \gpio..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~28 debug messages>

yosys> opt_reduce

3.79. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \gpio.
Performed a total of 0 changes.

yosys> opt_merge

3.80. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gpio'.
Removed a total of 0 cells.

yosys> opt_share

3.81. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.82. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.83. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \gpio..

yosys> opt_expr

3.84. Executing OPT_EXPR pass (perform const folding).
Optimizing module gpio.
MAX OPT ITERATION = 1

yosys> stat

3.85. Printing statistics.

=== gpio ===

   Number of wires:               1696
   Number of wire bits:           9108
   Number of public wires:        1466
   Number of public wire bits:    8204
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                446
     $adff                          82
     $adffe                         15
     $and                           65
     $dff                            1
     $eq                            17
     $logic_not                      2
     $mux                           89
     $ne                             9
     $not                           47
     $or                            58
     $pmux                           1
     $reduce_and                     8
     $reduce_bool                    5
     $reduce_or                     12
     $reduce_xor                    28
     $shl                            1
     $xor                            6


yosys> memory -nomap

3.86. Executing MEMORY pass.

yosys> opt_mem

3.86.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.86.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.86.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_bmux2rom

3.86.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.86.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

3.86.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \gpio..

yosys> memory_share

3.86.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.86.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.86.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \gpio..

yosys> memory_collect

3.86.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.87. Printing statistics.

=== gpio ===

   Number of wires:               1696
   Number of wire bits:           9108
   Number of public wires:        1466
   Number of public wire bits:    8204
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                446
     $adff                          82
     $adffe                         15
     $and                           65
     $dff                            1
     $eq                            17
     $logic_not                      2
     $mux                           89
     $ne                             9
     $not                           47
     $or                            58
     $pmux                           1
     $reduce_and                     8
     $reduce_bool                    5
     $reduce_or                     12
     $reduce_xor                    28
     $shl                            1
     $xor                            6


yosys> muxpack

3.88. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~82 debug messages>

yosys> opt_clean

3.89. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \gpio..

yosys> pmuxtree

3.90. Executing PMUXTREE pass.

yosys> muxpack

3.91. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~90 debug messages>

yosys> memory_map

3.92. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> stat

3.93. Printing statistics.

=== gpio ===

   Number of wires:               1710
   Number of wire bits:           9401
   Number of public wires:        1466
   Number of public wire bits:    8204
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                459
     $adff                          82
     $adffe                         15
     $and                           65
     $dff                            1
     $eq                            17
     $logic_not                      2
     $mux                           98
     $ne                             9
     $not                           48
     $or                            60
     $reduce_and                     8
     $reduce_bool                    5
     $reduce_or                     14
     $reduce_xor                    28
     $shl                            1
     $xor                            6


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.94. Executing TECHMAP pass (map to technology primitives).

3.94.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.94.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.94.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_xor.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$constmap:66d421c313e4e958be776b99540ac2de3b59fdbc$paramod$77562a466236eb4a6d905351a0995599b75075cb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $xor.
No more expansions possible.
<suppressed ~713 debug messages>

yosys> stat

3.95. Printing statistics.

=== gpio ===

   Number of wires:               1986
   Number of wire bits:          12312
   Number of public wires:        1466
   Number of public wire bits:    8204
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2579
     $_AND_                        422
     $_DFFE_PN0P_                  149
     $_DFF_PN0_                    106
     $_DFF_PN1_                      7
     $_DFF_P_                       32
     $_MUX_                        606
     $_NOT_                        151
     $_OR_                         441
     $_XOR_                        665


yosys> opt_expr

3.96. Executing OPT_EXPR pass (perform const folding).
Optimizing module gpio.
<suppressed ~655 debug messages>

yosys> opt_merge -nomux

3.97. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gpio'.
<suppressed ~510 debug messages>
Removed a total of 170 cells.

yosys> opt_muxtree

3.98. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \gpio..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.99. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \gpio.
Performed a total of 0 changes.

yosys> opt_merge

3.100. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gpio'.
Removed a total of 0 cells.

yosys> opt_share

3.101. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.102. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.103. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \gpio..
Removed 168 unused cells and 207 unused wires.
<suppressed ~170 debug messages>

yosys> opt_expr

3.104. Executing OPT_EXPR pass (perform const folding).
Optimizing module gpio.

yosys> opt_muxtree

3.105. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \gpio..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.106. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \gpio.
Performed a total of 0 changes.

yosys> opt_merge

3.107. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gpio'.
Removed a total of 0 cells.

yosys> opt_share

3.108. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.109. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.110. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \gpio..

yosys> opt_expr

3.111. Executing OPT_EXPR pass (perform const folding).
Optimizing module gpio.
MAX OPT ITERATION = 2

yosys> opt_expr -full

3.112. Executing OPT_EXPR pass (perform const folding).
Optimizing module gpio.
<suppressed ~181 debug messages>

yosys> techmap -map +/techmap.v

3.113. Executing TECHMAP pass (map to technology primitives).

3.113.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.113.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

yosys> opt_expr

3.114. Executing OPT_EXPR pass (perform const folding).
Optimizing module gpio.

yosys> opt_merge -nomux

3.115. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gpio'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_muxtree

3.116. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \gpio..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.117. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \gpio.
Performed a total of 0 changes.

yosys> opt_merge

3.118. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gpio'.
Removed a total of 0 cells.

yosys> opt_dff -nosdff -nodffe -sat

3.119. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.120. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \gpio..
Removed 0 unused cells and 11 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.121. Executing OPT_EXPR pass (perform const folding).
Optimizing module gpio.
MAX OPT ITERATION = 1

yosys> abc -dff

3.122. Executing ABC pass (technology mapping using ABC).

3.122.1. Summary of detected clock domains:
  20 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$5845, arst=!\rst_ni, srst={ }
  62 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$5852, arst=!\rst_ni, srst={ }
  107 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$5808, arst=!\rst_ni, srst={ }
  113 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$5811, arst=!\rst_ni, srst={ }
  129 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$5821, arst=!\rst_ni, srst={ }
  27 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$5838, arst=!\rst_ni, srst={ }
  166 cells in clk=\clk_i, en=\u_reg.u_intr_state.wr_en, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$5828, arst=!\rst_ni, srst={ }
  257 cells in clk=\clk_i, en=\u_reg.intg_err, arst=!\rst_ni, srst={ }
  180 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  406 cells in clk=\clk_i, en=\u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  114 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$5818, arst=!\rst_ni, srst={ }

3.122.2. Extracting gate netlist of module `\gpio' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5845, asynchronously reset by !\rst_ni
Extracted 20 gates and 26 wires to a netlist network with 5 inputs and 3 outputs.

3.122.2.1. Executing ABC.

3.122.3. Extracting gate netlist of module `\gpio' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5852, asynchronously reset by !\rst_ni
Extracted 62 gates and 70 wires to a netlist network with 6 inputs and 6 outputs.

3.122.3.1. Executing ABC.

3.122.4. Extracting gate netlist of module `\gpio' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5808, asynchronously reset by !\rst_ni
Extracted 107 gates and 180 wires to a netlist network with 73 inputs and 51 outputs.

3.122.4.1. Executing ABC.

3.122.5. Extracting gate netlist of module `\gpio' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$5811, asynchronously reset by !\rst_ni
Extracted 113 gates and 188 wires to a netlist network with 74 inputs and 59 outputs.

3.122.5.1. Executing ABC.

3.122.6. Extracting gate netlist of module `\gpio' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$5821, asynchronously reset by !\rst_ni
Extracted 129 gates and 192 wires to a netlist network with 62 inputs and 65 outputs.

3.122.6.1. Executing ABC.

3.122.7. Extracting gate netlist of module `\gpio' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5838, asynchronously reset by !\rst_ni
Extracted 27 gates and 35 wires to a netlist network with 7 inputs and 4 outputs.

3.122.7.1. Executing ABC.

3.122.8. Extracting gate netlist of module `\gpio' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_intr_state.wr_en, asynchronously reset by !\rst_ni
Extracted 166 gates and 206 wires to a netlist network with 39 inputs and 37 outputs.

3.122.8.1. Executing ABC.

3.122.9. Extracting gate netlist of module `\gpio' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$5828, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.122.9.1. Executing ABC.

3.122.10. Extracting gate netlist of module `\gpio' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 257 gates and 348 wires to a netlist network with 90 inputs and 2 outputs.

3.122.10.1. Executing ABC.

3.122.11. Extracting gate netlist of module `\gpio' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 180 gates and 265 wires to a netlist network with 84 inputs and 55 outputs.

3.122.11.1. Executing ABC.

3.122.12. Extracting gate netlist of module `\gpio' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 406 gates and 551 wires to a netlist network with 143 inputs and 60 outputs.

3.122.12.1. Executing ABC.

3.122.13. Extracting gate netlist of module `\gpio' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5818, asynchronously reset by !\rst_ni
Extracted 114 gates and 187 wires to a netlist network with 73 inputs and 57 outputs.

3.122.13.1. Executing ABC.

yosys> abc -dff

3.123. Executing ABC pass (technology mapping using ABC).

3.123.1. Summary of detected clock domains:
  16 cells in clk=\clk_i, en=$abc$9532$auto$opt_dff.cc:219:make_patterns_logic$5838, arst=!\rst_ni, srst={ }
  225 cells in clk=\clk_i, en=$abc$9730$u_reg.intg_err, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$9723$auto$opt_dff.cc:194:make_patterns_logic$5828, arst=!\rst_ni, srst={ }
  38 cells in clk=\clk_i, en=$abc$9100$auto$opt_dff.cc:219:make_patterns_logic$5852, arst=!\rst_ni, srst={ }
  344 cells in clk=\clk_i, en=$abc$10250$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  112 cells in clk=\clk_i, en=$abc$9392$auto$opt_dff.cc:194:make_patterns_logic$5821, arst=!\rst_ni, srst={ }
  194 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$9086$auto$opt_dff.cc:219:make_patterns_logic$5845, arst=!\rst_ni, srst={ }
  121 cells in clk=\clk_i, en=$abc$9263$auto$opt_dff.cc:194:make_patterns_logic$5811, arst=!\rst_ni, srst={ }
  165 cells in clk=\clk_i, en=$abc$9555$u_reg.u_intr_state.wr_en, arst=!\rst_ni, srst={ }
  118 cells in clk=\clk_i, en=$abc$9143$auto$opt_dff.cc:219:make_patterns_logic$5808, arst=!\rst_ni, srst={ }
  94 cells in clk=\clk_i, en=$abc$10646$auto$opt_dff.cc:219:make_patterns_logic$5818, arst=!\rst_ni, srst={ }

3.123.2. Extracting gate netlist of module `\gpio' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$9532$auto$opt_dff.cc:219:make_patterns_logic$5838, asynchronously reset by !\rst_ni
Extracted 16 gates and 20 wires to a netlist network with 4 inputs and 7 outputs.

3.123.2.1. Executing ABC.

3.123.3. Extracting gate netlist of module `\gpio' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$9730$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 225 gates and 316 wires to a netlist network with 90 inputs and 2 outputs.

3.123.3.1. Executing ABC.

3.123.4. Extracting gate netlist of module `\gpio' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$9723$auto$opt_dff.cc:194:make_patterns_logic$5828, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.123.4.1. Executing ABC.

3.123.5. Extracting gate netlist of module `\gpio' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$9100$auto$opt_dff.cc:219:make_patterns_logic$5852, asynchronously reset by !\rst_ni
Extracted 38 gates and 45 wires to a netlist network with 7 inputs and 8 outputs.

3.123.5.1. Executing ABC.

3.123.6. Extracting gate netlist of module `\gpio' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$10250$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 344 gates and 488 wires to a netlist network with 144 inputs and 58 outputs.

3.123.6.1. Executing ABC.

3.123.7. Extracting gate netlist of module `\gpio' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$9392$auto$opt_dff.cc:194:make_patterns_logic$5821, asynchronously reset by !\rst_ni
Extracted 112 gates and 173 wires to a netlist network with 61 inputs and 57 outputs.

3.123.7.1. Executing ABC.

3.123.8. Extracting gate netlist of module `\gpio' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 194 gates and 283 wires to a netlist network with 89 inputs and 52 outputs.

3.123.8.1. Executing ABC.

3.123.9. Extracting gate netlist of module `\gpio' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$9086$auto$opt_dff.cc:219:make_patterns_logic$5845, asynchronously reset by !\rst_ni
Extracted 13 gates and 19 wires to a netlist network with 6 inputs and 3 outputs.

3.123.9.1. Executing ABC.

3.123.10. Extracting gate netlist of module `\gpio' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$9263$auto$opt_dff.cc:194:make_patterns_logic$5811, asynchronously reset by !\rst_ni
Extracted 121 gates and 192 wires to a netlist network with 71 inputs and 67 outputs.

3.123.10.1. Executing ABC.

3.123.11. Extracting gate netlist of module `\gpio' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$9555$u_reg.u_intr_state.wr_en, asynchronously reset by !\rst_ni
Extracted 165 gates and 204 wires to a netlist network with 39 inputs and 37 outputs.

3.123.11.1. Executing ABC.

3.123.12. Extracting gate netlist of module `\gpio' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$9143$auto$opt_dff.cc:219:make_patterns_logic$5808, asynchronously reset by !\rst_ni
Extracted 118 gates and 178 wires to a netlist network with 60 inputs and 65 outputs.

3.123.12.1. Executing ABC.

3.123.13. Extracting gate netlist of module `\gpio' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$10646$auto$opt_dff.cc:219:make_patterns_logic$5818, asynchronously reset by !\rst_ni
Extracted 94 gates and 169 wires to a netlist network with 75 inputs and 41 outputs.

3.123.13.1. Executing ABC.

yosys> abc -dff

3.124. Executing ABC pass (technology mapping using ABC).

3.124.1. Summary of detected clock domains:
  224 cells in clk=\clk_i, en=$abc$10790$abc$9730$u_reg.intg_err, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$10772$abc$9532$auto$opt_dff.cc:219:make_patterns_logic$5838, arst=!\rst_ni, srst={ }
  80 cells in clk=\clk_i, en=$abc$12196$abc$9143$auto$opt_dff.cc:219:make_patterns_logic$5808, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$11016$abc$9723$auto$opt_dff.cc:194:make_patterns_logic$5828, arst=!\rst_ni, srst={ }
  35 cells in clk=\clk_i, en=$abc$11023$abc$9100$auto$opt_dff.cc:219:make_patterns_logic$5852, arst=!\rst_ni, srst={ }
  339 cells in clk=\clk_i, en=$abc$11058$abc$10250$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  128 cells in clk=\clk_i, en=$abc$11451$abc$9392$auto$opt_dff.cc:194:make_patterns_logic$5821, arst=!\rst_ni, srst={ }
  194 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$11878$abc$9086$auto$opt_dff.cc:219:make_patterns_logic$5845, arst=!\rst_ni, srst={ }
  130 cells in clk=\clk_i, en=$abc$11893$abc$9263$auto$opt_dff.cc:194:make_patterns_logic$5811, arst=!\rst_ni, srst={ }
  165 cells in clk=\clk_i, en=$abc$12030$abc$9555$u_reg.u_intr_state.wr_en, arst=!\rst_ni, srst={ }
  95 cells in clk=\clk_i, en=$abc$12324$abc$10646$auto$opt_dff.cc:219:make_patterns_logic$5818, arst=!\rst_ni, srst={ }

3.124.2. Extracting gate netlist of module `\gpio' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$10790$abc$9730$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 224 gates and 315 wires to a netlist network with 90 inputs and 2 outputs.

3.124.2.1. Executing ABC.

3.124.3. Extracting gate netlist of module `\gpio' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$10772$abc$9532$auto$opt_dff.cc:219:make_patterns_logic$5838, asynchronously reset by !\rst_ni
Extracted 14 gates and 18 wires to a netlist network with 4 inputs and 7 outputs.

3.124.3.1. Executing ABC.

3.124.4. Extracting gate netlist of module `\gpio' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$12196$abc$9143$auto$opt_dff.cc:219:make_patterns_logic$5808, asynchronously reset by !\rst_ni
Extracted 80 gates and 139 wires to a netlist network with 59 inputs and 34 outputs.

3.124.4.1. Executing ABC.

3.124.5. Extracting gate netlist of module `\gpio' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$11016$abc$9723$auto$opt_dff.cc:194:make_patterns_logic$5828, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.124.5.1. Executing ABC.

3.124.6. Extracting gate netlist of module `\gpio' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$11023$abc$9100$auto$opt_dff.cc:219:make_patterns_logic$5852, asynchronously reset by !\rst_ni
Extracted 35 gates and 44 wires to a netlist network with 9 inputs and 9 outputs.

3.124.6.1. Executing ABC.

3.124.7. Extracting gate netlist of module `\gpio' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$11058$abc$10250$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 339 gates and 483 wires to a netlist network with 144 inputs and 58 outputs.

3.124.7.1. Executing ABC.

3.124.8. Extracting gate netlist of module `\gpio' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$11451$abc$9392$auto$opt_dff.cc:194:make_patterns_logic$5821, asynchronously reset by !\rst_ni
Extracted 128 gates and 178 wires to a netlist network with 50 inputs and 74 outputs.

3.124.8.1. Executing ABC.

3.124.9. Extracting gate netlist of module `\gpio' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 194 gates and 283 wires to a netlist network with 89 inputs and 51 outputs.

3.124.9.1. Executing ABC.

3.124.10. Extracting gate netlist of module `\gpio' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$11878$abc$9086$auto$opt_dff.cc:219:make_patterns_logic$5845, asynchronously reset by !\rst_ni
Extracted 12 gates and 16 wires to a netlist network with 4 inputs and 5 outputs.

3.124.10.1. Executing ABC.

3.124.11. Extracting gate netlist of module `\gpio' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$11893$abc$9263$auto$opt_dff.cc:194:make_patterns_logic$5811, asynchronously reset by !\rst_ni
Extracted 130 gates and 197 wires to a netlist network with 67 inputs and 79 outputs.

3.124.11.1. Executing ABC.

3.124.12. Extracting gate netlist of module `\gpio' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$12030$abc$9555$u_reg.u_intr_state.wr_en, asynchronously reset by !\rst_ni
Extracted 165 gates and 204 wires to a netlist network with 39 inputs and 37 outputs.

3.124.12.1. Executing ABC.

3.124.13. Extracting gate netlist of module `\gpio' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$12324$abc$10646$auto$opt_dff.cc:219:make_patterns_logic$5818, asynchronously reset by !\rst_ni
Extracted 95 gates and 171 wires to a netlist network with 76 inputs and 42 outputs.

3.124.13.1. Executing ABC.

yosys> abc -dff

3.125. Executing ABC pass (technology mapping using ABC).

3.125.1. Summary of detected clock domains:
  228 cells in clk=\clk_i, en=$abc$12434$abc$10790$abc$9730$u_reg.intg_err, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$abc$12664$abc$10772$abc$9532$auto$opt_dff.cc:219:make_patterns_logic$5838, arst=!\rst_ni, srst={ }
  82 cells in clk=\clk_i, en=$abc$12679$abc$12196$abc$9143$auto$opt_dff.cc:219:make_patterns_logic$5808, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$12775$abc$11016$abc$9723$auto$opt_dff.cc:194:make_patterns_logic$5828, arst=!\rst_ni, srst={ }
  165 cells in clk=\clk_i, en=$abc$13827$abc$12030$abc$9555$u_reg.u_intr_state.wr_en, arst=!\rst_ni, srst={ }
  37 cells in clk=\clk_i, en=$abc$12782$abc$11023$abc$9100$auto$opt_dff.cc:219:make_patterns_logic$5852, arst=!\rst_ni, srst={ }
  337 cells in clk=\clk_i, en=$abc$12819$abc$11058$abc$10250$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  136 cells in clk=\clk_i, en=$abc$13210$abc$11451$abc$9392$auto$opt_dff.cc:194:make_patterns_logic$5821, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$13671$abc$11878$abc$9086$auto$opt_dff.cc:219:make_patterns_logic$5845, arst=!\rst_ni, srst={ }
  196 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  124 cells in clk=\clk_i, en=$abc$13684$abc$11893$abc$9263$auto$opt_dff.cc:194:make_patterns_logic$5811, arst=!\rst_ni, srst={ }
  94 cells in clk=\clk_i, en=$abc$13993$abc$12324$abc$10646$auto$opt_dff.cc:219:make_patterns_logic$5818, arst=!\rst_ni, srst={ }

3.125.2. Extracting gate netlist of module `\gpio' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$12434$abc$10790$abc$9730$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 228 gates and 319 wires to a netlist network with 90 inputs and 2 outputs.

3.125.2.1. Executing ABC.

3.125.3. Extracting gate netlist of module `\gpio' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$12664$abc$10772$abc$9532$auto$opt_dff.cc:219:make_patterns_logic$5838, asynchronously reset by !\rst_ni
Extracted 15 gates and 20 wires to a netlist network with 5 inputs and 7 outputs.

3.125.3.1. Executing ABC.

3.125.4. Extracting gate netlist of module `\gpio' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$12679$abc$12196$abc$9143$auto$opt_dff.cc:219:make_patterns_logic$5808, asynchronously reset by !\rst_ni
Extracted 82 gates and 138 wires to a netlist network with 56 inputs and 34 outputs.

3.125.4.1. Executing ABC.

3.125.5. Extracting gate netlist of module `\gpio' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$12775$abc$11016$abc$9723$auto$opt_dff.cc:194:make_patterns_logic$5828, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.125.5.1. Executing ABC.

3.125.6. Extracting gate netlist of module `\gpio' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$13827$abc$12030$abc$9555$u_reg.u_intr_state.wr_en, asynchronously reset by !\rst_ni
Extracted 165 gates and 204 wires to a netlist network with 39 inputs and 37 outputs.

3.125.6.1. Executing ABC.

3.125.7. Extracting gate netlist of module `\gpio' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$12782$abc$11023$abc$9100$auto$opt_dff.cc:219:make_patterns_logic$5852, asynchronously reset by !\rst_ni
Extracted 37 gates and 47 wires to a netlist network with 10 inputs and 9 outputs.

3.125.7.1. Executing ABC.

3.125.8. Extracting gate netlist of module `\gpio' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$12819$abc$11058$abc$10250$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 337 gates and 481 wires to a netlist network with 144 inputs and 58 outputs.

3.125.8.1. Executing ABC.

3.125.9. Extracting gate netlist of module `\gpio' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$13210$abc$11451$abc$9392$auto$opt_dff.cc:194:make_patterns_logic$5821, asynchronously reset by !\rst_ni
Extracted 136 gates and 181 wires to a netlist network with 45 inputs and 67 outputs.

3.125.9.1. Executing ABC.

3.125.10. Extracting gate netlist of module `\gpio' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$13671$abc$11878$abc$9086$auto$opt_dff.cc:219:make_patterns_logic$5845, asynchronously reset by !\rst_ni
Extracted 12 gates and 16 wires to a netlist network with 4 inputs and 5 outputs.

3.125.10.1. Executing ABC.

3.125.11. Extracting gate netlist of module `\gpio' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 196 gates and 285 wires to a netlist network with 89 inputs and 53 outputs.

3.125.11.1. Executing ABC.

3.125.12. Extracting gate netlist of module `\gpio' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$13684$abc$11893$abc$9263$auto$opt_dff.cc:194:make_patterns_logic$5811, asynchronously reset by !\rst_ni
Extracted 124 gates and 183 wires to a netlist network with 59 inputs and 69 outputs.

3.125.12.1. Executing ABC.

3.125.13. Extracting gate netlist of module `\gpio' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$13993$abc$12324$abc$10646$auto$opt_dff.cc:219:make_patterns_logic$5818, asynchronously reset by !\rst_ni
Extracted 94 gates and 170 wires to a netlist network with 76 inputs and 42 outputs.

3.125.13.1. Executing ABC.

yosys> opt_ffinv

3.126. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt_expr

3.127. Executing OPT_EXPR pass (perform const folding).
Optimizing module gpio.
<suppressed ~1 debug messages>

yosys> opt_merge -nomux

3.128. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gpio'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

yosys> opt_muxtree

3.129. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \gpio..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.130. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \gpio.
Performed a total of 0 changes.

yosys> opt_merge

3.131. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gpio'.
Removed a total of 0 cells.

yosys> opt_share

3.132. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.133. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$15508$auto$blifparse.cc:362:parse_blif$15521 ($_DFFE_PN0P_) from module gpio (D = $abc$15508$li12_li12, Q = $abc$15508$lo12).
Adding EN signal on $abc$15508$auto$blifparse.cc:362:parse_blif$15522 ($_DFFE_PN0P_) from module gpio (D = $abc$15508$li13_li13, Q = $abc$15508$lo13).
Adding EN signal on $abc$15508$auto$blifparse.cc:362:parse_blif$15524 ($_DFFE_PN0P_) from module gpio (D = $abc$15508$li15_li15, Q = $abc$15508$lo15).
Adding EN signal on $abc$15508$auto$blifparse.cc:362:parse_blif$15518 ($_DFFE_PN0P_) from module gpio (D = $abc$15508$li09_li09, Q = $abc$15508$lo09).
Adding EN signal on $abc$14346$auto$blifparse.cc:362:parse_blif$14362 ($_DFFE_PN0P_) from module gpio (D = $abc$14346$tl_i.a_data[4], Q = $abc$14346$lo15).
Adding EN signal on $abc$14346$auto$blifparse.cc:362:parse_blif$14361 ($_DFFE_PN0P_) from module gpio (D = $abc$14346$tl_i.a_data[5], Q = $abc$14346$lo14).
Adding EN signal on $abc$14346$auto$blifparse.cc:362:parse_blif$14360 ($_DFFE_PN0P_) from module gpio (D = $abc$14346$tl_i.a_data[0], Q = $abc$14346$lo13).
Adding EN signal on $abc$14346$auto$blifparse.cc:362:parse_blif$14359 ($_DFFE_PN0P_) from module gpio (D = $abc$14346$tl_i.a_data[8], Q = $abc$14346$lo12).
Adding EN signal on $abc$14346$auto$blifparse.cc:362:parse_blif$14358 ($_DFFE_PN0P_) from module gpio (D = $abc$14346$tl_i.a_data[12], Q = $abc$14346$lo11).
Adding EN signal on $abc$14346$auto$blifparse.cc:362:parse_blif$14357 ($_DFFE_PN0P_) from module gpio (D = $abc$14346$tl_i.a_data[6], Q = $abc$14346$lo10).
Adding EN signal on $abc$14346$auto$blifparse.cc:362:parse_blif$14356 ($_DFFE_PN0P_) from module gpio (D = $abc$14346$tl_i.a_data[9], Q = $abc$14346$lo09).
Adding EN signal on $abc$14346$auto$blifparse.cc:362:parse_blif$14355 ($_DFFE_PN0P_) from module gpio (D = $abc$14346$tl_i.a_data[2], Q = $abc$14346$lo08).
Adding EN signal on $abc$14346$auto$blifparse.cc:362:parse_blif$14354 ($_DFFE_PN0P_) from module gpio (D = $abc$14346$tl_i.a_data[13], Q = $abc$14346$lo07).
Adding EN signal on $abc$14346$auto$blifparse.cc:362:parse_blif$14348 ($_DFFE_PN0P_) from module gpio (D = $abc$14346$tl_i.a_data[3], Q = $abc$14346$lo01).
Adding EN signal on $abc$14346$auto$blifparse.cc:362:parse_blif$14353 ($_DFFE_PN0P_) from module gpio (D = $abc$14346$tl_i.a_data[1], Q = $abc$14346$lo06).
Adding EN signal on $abc$14346$auto$blifparse.cc:362:parse_blif$14352 ($_DFFE_PN0P_) from module gpio (D = $abc$14346$tl_i.a_data[10], Q = $abc$14346$lo05).
Adding EN signal on $abc$14346$auto$blifparse.cc:362:parse_blif$14351 ($_DFFE_PN0P_) from module gpio (D = $abc$14346$tl_i.a_data[11], Q = $abc$14346$lo04).
Adding EN signal on $abc$14346$auto$blifparse.cc:362:parse_blif$14349 ($_DFFE_PN0P_) from module gpio (D = $abc$14346$tl_i.a_data[14], Q = $abc$14346$lo02).
Adding EN signal on $abc$14346$auto$blifparse.cc:362:parse_blif$14350 ($_DFFE_PN0P_) from module gpio (D = $abc$14346$tl_i.a_data[7], Q = $abc$14346$lo03).
Adding EN signal on $abc$15508$auto$blifparse.cc:362:parse_blif$15523 ($_DFFE_PN0P_) from module gpio (D = $abc$15508$li14_li14, Q = $abc$15508$lo14).
Adding EN signal on $abc$14346$auto$blifparse.cc:362:parse_blif$14347 ($_DFFE_PN0P_) from module gpio (D = $abc$14346$tl_i.a_data[15], Q = $abc$14346$lo00).
Adding EN signal on $abc$15508$auto$blifparse.cc:362:parse_blif$15515 ($_DFFE_PN0P_) from module gpio (D = $abc$15508$li06_li06, Q = $abc$15508$lo06).

yosys> opt_clean

3.134. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \gpio..
Removed 16 unused cells and 8532 unused wires.
<suppressed ~232 debug messages>

yosys> opt_expr

3.135. Executing OPT_EXPR pass (perform const folding).
Optimizing module gpio.
<suppressed ~12 debug messages>

yosys> opt_muxtree

3.136. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \gpio..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.137. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \gpio.
Performed a total of 0 changes.

yosys> opt_merge

3.138. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gpio'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

yosys> opt_share

3.139. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.140. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.141. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \gpio..
Removed 0 unused cells and 11 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.142. Executing OPT_EXPR pass (perform const folding).
Optimizing module gpio.

yosys> opt_muxtree

3.143. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \gpio..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.144. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \gpio.
Performed a total of 0 changes.

yosys> opt_merge

3.145. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gpio'.
Removed a total of 0 cells.

yosys> opt_share

3.146. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.147. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.148. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \gpio..

yosys> opt_expr

3.149. Executing OPT_EXPR pass (perform const folding).
Optimizing module gpio.
MAX OPT ITERATION = 3

yosys> bmuxmap

3.150. Executing BMUXMAP pass.

yosys> demuxmap

3.151. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> abc -script /tmp/yosys_IX3naa/abc_tmp_1.scr

3.152. Executing ABC pass (technology mapping using ABC).

3.152.1. Extracting gate netlist of module `\gpio' to `<abc-temp-dir>/input.blif'..
Extracted 1166 gates and 1448 wires to a netlist network with 281 inputs and 173 outputs.

3.152.1.1. Executing ABC.
DE:   #PIs = 281  #Luts =   390  Max Lvl =   8  Avg Lvl =   5.24  [   0.13 sec. at Pass 0]{firstMap}
DE:   #PIs = 281  #Luts =   312  Max Lvl =  13  Avg Lvl =   9.37  [   3.92 sec. at Pass 1]{initMapFlow}
DE:   #PIs = 281  #Luts =   309  Max Lvl =  10  Avg Lvl =   7.02  [   1.43 sec. at Pass 2]{map}
DE:   #PIs = 281  #Luts =   307  Max Lvl =  11  Avg Lvl =   7.86  [   1.12 sec. at Pass 3]{postMap}
DE:   #PIs = 281  #Luts =   307  Max Lvl =  11  Avg Lvl =   7.86  [   1.30 sec. at Pass 4]{map}
DE:   #PIs = 281  #Luts =   307  Max Lvl =  10  Avg Lvl =   6.98  [   1.77 sec. at Pass 5]{postMap}
DE:   #PIs = 281  #Luts =   304  Max Lvl =  10  Avg Lvl =   7.14  [   1.25 sec. at Pass 6]{map}
DE:   #PIs = 281  #Luts =   303  Max Lvl =  10  Avg Lvl =   7.14  [   1.73 sec. at Pass 7]{postMap}
DE:   #PIs = 281  #Luts =   303  Max Lvl =  10  Avg Lvl =   7.14  [   1.79 sec. at Pass 8]{map}
DE:   #PIs = 281  #Luts =   303  Max Lvl =  10  Avg Lvl =   7.14  [   2.00 sec. at Pass 9]{postMap}
DE:   #PIs = 281  #Luts =   303  Max Lvl =  10  Avg Lvl =   7.14  [   1.04 sec. at Pass 10]{map}
DE:   #PIs = 281  #Luts =   302  Max Lvl =   9  Avg Lvl =   6.27  [   3.94 sec. at Pass 11]{pushMap}
DE:   #PIs = 281  #Luts =   301  Max Lvl =  10  Avg Lvl =   6.95  [   2.78 sec. at Pass 12]{postMap}
DE:   #PIs = 281  #Luts =   301  Max Lvl =  10  Avg Lvl =   6.95  [   1.69 sec. at Pass 13]{map}
DE:   #PIs = 281  #Luts =   301  Max Lvl =  10  Avg Lvl =   6.95  [   1.81 sec. at Pass 14]{postMap}
DE:   #PIs = 281  #Luts =   301  Max Lvl =  10  Avg Lvl =   6.95  [   1.39 sec. at Pass 15]{map}
DE:   #PIs = 281  #Luts =   300  Max Lvl =   9  Avg Lvl =   6.77  [   2.23 sec. at Pass 16]{pushMap}
DE:   #PIs = 281  #Luts =   300  Max Lvl =   9  Avg Lvl =   6.77  [   2.01 sec. at Pass 17]{postMap}
DE:   #PIs = 281  #Luts =   300  Max Lvl =   9  Avg Lvl =   6.77  [   1.27 sec. at Pass 18]{map}
DE:   #PIs = 281  #Luts =   300  Max Lvl =   9  Avg Lvl =   6.77  [   1.85 sec. at Pass 19]{postMap}
DE:   #PIs = 281  #Luts =   300  Max Lvl =   9  Avg Lvl =   6.77  [   1.46 sec. at Pass 20]{pushMap}
DE:   #PIs = 281  #Luts =   300  Max Lvl =   9  Avg Lvl =   6.77  [   0.60 sec. at Pass 21]{finalMap}

yosys> opt_expr

3.153. Executing OPT_EXPR pass (perform const folding).
Optimizing module gpio.

yosys> opt_merge -nomux

3.154. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gpio'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.155. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \gpio..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.156. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \gpio.
Performed a total of 0 changes.

yosys> opt_merge

3.157. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gpio'.
Removed a total of 0 cells.

yosys> opt_share

3.158. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.159. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.160. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \gpio..
Removed 0 unused cells and 1434 unused wires.
<suppressed ~13 debug messages>

yosys> opt_expr

3.161. Executing OPT_EXPR pass (perform const folding).
Optimizing module gpio.
MAX OPT ITERATION = 1

yosys> opt_ffinv

3.162. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 1 inverters.

yosys> stat

3.163. Printing statistics.

=== gpio ===

   Number of wires:               1674
   Number of wire bits:           7936
   Number of public wires:        1238
   Number of public wire bits:    7500
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                561
     $_DFFE_PN0P_                  149
     $_DFF_PN0_                    112
     $_DFF_PN1_                      1
     $lut                          299


yosys> shregmap -minlen 8 -maxlen 20

3.164. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.165. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.166. Printing statistics.

=== gpio ===

   Number of wires:               1674
   Number of wire bits:           7936
   Number of public wires:        1238
   Number of public wire bits:    7500
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                561
     $_DFFE_PN0P_                  149
     $_DFF_PN0_                    112
     $_DFF_PN1_                      1
     $lut                          299


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.167. Executing TECHMAP pass (map to technology primitives).

3.167.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.167.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.167.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFFE_PN0P_ for cells of type $_DFFE_PN0P_.
Using template \$_DFF_PN0_ for cells of type $_DFF_PN0_.
Using template \$_DFF_PN1_ for cells of type $_DFF_PN1_.
No more expansions possible.
<suppressed ~697 debug messages>

yosys> opt_expr -mux_undef

3.168. Executing OPT_EXPR pass (perform const folding).
Optimizing module gpio.
<suppressed ~5467 debug messages>

yosys> simplemap

3.169. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.170. Executing OPT_EXPR pass (perform const folding).
Optimizing module gpio.

yosys> opt_merge

3.171. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gpio'.
<suppressed ~5637 debug messages>
Removed a total of 1879 cells.

yosys> opt_dff -nodffe -nosdff

3.172. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.173. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \gpio..
Removed 0 unused cells and 1736 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.174. Executing OPT_EXPR pass (perform const folding).
Optimizing module gpio.
<suppressed ~167 debug messages>

yosys> opt_merge -nomux

3.175. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gpio'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.176. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \gpio..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.177. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \gpio.
Performed a total of 0 changes.

yosys> opt_merge

3.178. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gpio'.
Removed a total of 0 cells.

yosys> opt_share

3.179. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.180. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.181. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \gpio..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.182. Executing OPT_EXPR pass (perform const folding).
Optimizing module gpio.
MAX OPT ITERATION = 1

yosys> abc -script /tmp/yosys_IX3naa/abc_tmp_2.scr

3.183. Executing ABC pass (technology mapping using ABC).

3.183.1. Extracting gate netlist of module `\gpio' to `<abc-temp-dir>/input.blif'..
Extracted 1516 gates and 1798 wires to a netlist network with 280 inputs and 172 outputs.

3.183.1.1. Executing ABC.
DE:   #PIs = 280  #Luts =   305  Max Lvl =   7  Avg Lvl =   5.49  [   0.14 sec. at Pass 0]{firstMap}
DE:   #PIs = 280  #Luts =   302  Max Lvl =   9  Avg Lvl =   6.17  [   3.84 sec. at Pass 1]{initMapFlow}
DE:   #PIs = 280  #Luts =   300  Max Lvl =   9  Avg Lvl =   6.81  [   1.28 sec. at Pass 2]{map}
DE:   #PIs = 280  #Luts =   300  Max Lvl =   9  Avg Lvl =   6.81  [   1.40 sec. at Pass 3]{postMap}
DE:   #PIs = 280  #Luts =   300  Max Lvl =   9  Avg Lvl =   6.81  [   1.71 sec. at Pass 4]{map}
DE:   #PIs = 280  #Luts =   299  Max Lvl =   9  Avg Lvl =   6.81  [   2.21 sec. at Pass 5]{postMap}
DE:   #PIs = 280  #Luts =   299  Max Lvl =   9  Avg Lvl =   6.81  [   1.36 sec. at Pass 6]{map}
DE:   #PIs = 280  #Luts =   299  Max Lvl =   9  Avg Lvl =   6.81  [   2.77 sec. at Pass 7]{postMap}
DE:   #PIs = 280  #Luts =   299  Max Lvl =   9  Avg Lvl =   6.81  [   1.65 sec. at Pass 8]{map}
DE:   #PIs = 280  #Luts =   299  Max Lvl =   9  Avg Lvl =   6.81  [   2.93 sec. at Pass 9]{pushMap}
DE:   #PIs = 280  #Luts =   299  Max Lvl =   9  Avg Lvl =   6.81  [   0.64 sec. at Pass 10]{finalMap}

yosys> opt_expr

3.184. Executing OPT_EXPR pass (perform const folding).
Optimizing module gpio.

yosys> opt_merge -nomux

3.185. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gpio'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.186. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \gpio..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.187. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \gpio.
Performed a total of 0 changes.

yosys> opt_merge

3.188. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gpio'.
Removed a total of 0 cells.

yosys> opt_share

3.189. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.190. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.191. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \gpio..
Removed 0 unused cells and 1382 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.192. Executing OPT_EXPR pass (perform const folding).
Optimizing module gpio.
MAX OPT ITERATION = 1

yosys> hierarchy -check

3.193. Executing HIERARCHY pass (managing design hierarchy).

3.193.1. Analyzing design hierarchy..
Top module:  \gpio

3.193.2. Analyzing design hierarchy..
Top module:  \gpio
Removed 0 unused modules.

yosys> stat

3.194. Printing statistics.

=== gpio ===

   Number of wires:               1673
   Number of wire bits:           7935
   Number of public wires:        1238
   Number of public wire bits:    7500
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                561
     $lut                          299
     dffsre                        262


yosys> opt_clean -purge

3.195. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \gpio..
Removed 0 unused cells and 1199 unused wires.
<suppressed ~1199 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.196. Executing Verilog backend.
Dumping module `\gpio'.

Warnings: 743 unique messages, 743 total
End of script. Logfile hash: eac5283b6e, CPU: user 9.85s system 0.09s, MEM: 61.11 MB peak
Yosys 0.18+10 (git sha1 7361c89db, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os)
Time spent: 95% 6x abc (215 sec), 1% 33x opt_expr (2 sec), ...
real 94.76
user 207.98
sys 16.87
