
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//recode-sr-latin_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400d90 <.init>:
  400d90:	stp	x29, x30, [sp, #-16]!
  400d94:	mov	x29, sp
  400d98:	bl	401020 <ferror@plt+0x60>
  400d9c:	ldp	x29, x30, [sp], #16
  400da0:	ret

Disassembly of section .plt:

0000000000400db0 <exit@plt-0x20>:
  400db0:	stp	x16, x30, [sp, #-16]!
  400db4:	adrp	x16, 412000 <ferror@plt+0x11040>
  400db8:	ldr	x17, [x16, #4088]
  400dbc:	add	x16, x16, #0xff8
  400dc0:	br	x17
  400dc4:	nop
  400dc8:	nop
  400dcc:	nop

0000000000400dd0 <exit@plt>:
  400dd0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400dd4:	ldr	x17, [x16]
  400dd8:	add	x16, x16, #0x0
  400ddc:	br	x17

0000000000400de0 <error@plt>:
  400de0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400de4:	ldr	x17, [x16, #8]
  400de8:	add	x16, x16, #0x8
  400dec:	br	x17

0000000000400df0 <iconv_close@plt>:
  400df0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400df4:	ldr	x17, [x16, #16]
  400df8:	add	x16, x16, #0x10
  400dfc:	br	x17

0000000000400e00 <set_program_name@plt>:
  400e00:	adrp	x16, 413000 <ferror@plt+0x12040>
  400e04:	ldr	x17, [x16, #24]
  400e08:	add	x16, x16, #0x18
  400e0c:	br	x17

0000000000400e10 <__cxa_atexit@plt>:
  400e10:	adrp	x16, 413000 <ferror@plt+0x12040>
  400e14:	ldr	x17, [x16, #32]
  400e18:	add	x16, x16, #0x20
  400e1c:	br	x17

0000000000400e20 <xrealloc@plt>:
  400e20:	adrp	x16, 413000 <ferror@plt+0x12040>
  400e24:	ldr	x17, [x16, #40]
  400e28:	add	x16, x16, #0x28
  400e2c:	br	x17

0000000000400e30 <bindtextdomain@plt>:
  400e30:	adrp	x16, 413000 <ferror@plt+0x12040>
  400e34:	ldr	x17, [x16, #48]
  400e38:	add	x16, x16, #0x30
  400e3c:	br	x17

0000000000400e40 <__libc_start_main@plt>:
  400e40:	adrp	x16, 413000 <ferror@plt+0x12040>
  400e44:	ldr	x17, [x16, #56]
  400e48:	add	x16, x16, #0x38
  400e4c:	br	x17

0000000000400e50 <xmalloc@plt>:
  400e50:	adrp	x16, 413000 <ferror@plt+0x12040>
  400e54:	ldr	x17, [x16, #64]
  400e58:	add	x16, x16, #0x40
  400e5c:	br	x17

0000000000400e60 <close_stdout@plt>:
  400e60:	adrp	x16, 413000 <ferror@plt+0x12040>
  400e64:	ldr	x17, [x16, #72]
  400e68:	add	x16, x16, #0x48
  400e6c:	br	x17

0000000000400e70 <proper_name_utf8@plt>:
  400e70:	adrp	x16, 413000 <ferror@plt+0x12040>
  400e74:	ldr	x17, [x16, #80]
  400e78:	add	x16, x16, #0x50
  400e7c:	br	x17

0000000000400e80 <getc@plt>:
  400e80:	adrp	x16, 413000 <ferror@plt+0x12040>
  400e84:	ldr	x17, [x16, #88]
  400e88:	add	x16, x16, #0x58
  400e8c:	br	x17

0000000000400e90 <__gmon_start__@plt>:
  400e90:	adrp	x16, 413000 <ferror@plt+0x12040>
  400e94:	ldr	x17, [x16, #96]
  400e98:	add	x16, x16, #0x60
  400e9c:	br	x17

0000000000400ea0 <abort@plt>:
  400ea0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400ea4:	ldr	x17, [x16, #104]
  400ea8:	add	x16, x16, #0x68
  400eac:	br	x17

0000000000400eb0 <feof@plt>:
  400eb0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400eb4:	ldr	x17, [x16, #112]
  400eb8:	add	x16, x16, #0x70
  400ebc:	br	x17

0000000000400ec0 <textdomain@plt>:
  400ec0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400ec4:	ldr	x17, [x16, #120]
  400ec8:	add	x16, x16, #0x78
  400ecc:	br	x17

0000000000400ed0 <getopt_long@plt>:
  400ed0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400ed4:	ldr	x17, [x16, #128]
  400ed8:	add	x16, x16, #0x80
  400edc:	br	x17

0000000000400ee0 <basename@plt>:
  400ee0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400ee4:	ldr	x17, [x16, #136]
  400ee8:	add	x16, x16, #0x88
  400eec:	br	x17

0000000000400ef0 <xmem_cd_iconv@plt>:
  400ef0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400ef4:	ldr	x17, [x16, #144]
  400ef8:	add	x16, x16, #0x90
  400efc:	br	x17

0000000000400f00 <proper_name@plt>:
  400f00:	adrp	x16, 413000 <ferror@plt+0x12040>
  400f04:	ldr	x17, [x16, #152]
  400f08:	add	x16, x16, #0x98
  400f0c:	br	x17

0000000000400f10 <free@plt>:
  400f10:	adrp	x16, 413000 <ferror@plt+0x12040>
  400f14:	ldr	x17, [x16, #160]
  400f18:	add	x16, x16, #0xa0
  400f1c:	br	x17

0000000000400f20 <fwrite@plt>:
  400f20:	adrp	x16, 413000 <ferror@plt+0x12040>
  400f24:	ldr	x17, [x16, #168]
  400f28:	add	x16, x16, #0xa8
  400f2c:	br	x17

0000000000400f30 <iconv_open@plt>:
  400f30:	adrp	x16, 413000 <ferror@plt+0x12040>
  400f34:	ldr	x17, [x16, #176]
  400f38:	add	x16, x16, #0xb0
  400f3c:	br	x17

0000000000400f40 <dcgettext@plt>:
  400f40:	adrp	x16, 413000 <ferror@plt+0x12040>
  400f44:	ldr	x17, [x16, #184]
  400f48:	add	x16, x16, #0xb8
  400f4c:	br	x17

0000000000400f50 <c_strcasecmp@plt>:
  400f50:	adrp	x16, 413000 <ferror@plt+0x12040>
  400f54:	ldr	x17, [x16, #192]
  400f58:	add	x16, x16, #0xc0
  400f5c:	br	x17

0000000000400f60 <printf@plt>:
  400f60:	adrp	x16, 413000 <ferror@plt+0x12040>
  400f64:	ldr	x17, [x16, #200]
  400f68:	add	x16, x16, #0xc8
  400f6c:	br	x17

0000000000400f70 <__errno_location@plt>:
  400f70:	adrp	x16, 413000 <ferror@plt+0x12040>
  400f74:	ldr	x17, [x16, #208]
  400f78:	add	x16, x16, #0xd0
  400f7c:	br	x17

0000000000400f80 <locale_charset@plt>:
  400f80:	adrp	x16, 413000 <ferror@plt+0x12040>
  400f84:	ldr	x17, [x16, #216]
  400f88:	add	x16, x16, #0xd8
  400f8c:	br	x17

0000000000400f90 <putchar@plt>:
  400f90:	adrp	x16, 413000 <ferror@plt+0x12040>
  400f94:	ldr	x17, [x16, #224]
  400f98:	add	x16, x16, #0xe0
  400f9c:	br	x17

0000000000400fa0 <fprintf@plt>:
  400fa0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400fa4:	ldr	x17, [x16, #232]
  400fa8:	add	x16, x16, #0xe8
  400fac:	br	x17

0000000000400fb0 <setlocale@plt>:
  400fb0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400fb4:	ldr	x17, [x16, #240]
  400fb8:	add	x16, x16, #0xf0
  400fbc:	br	x17

0000000000400fc0 <ferror@plt>:
  400fc0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400fc4:	ldr	x17, [x16, #248]
  400fc8:	add	x16, x16, #0xf8
  400fcc:	br	x17

Disassembly of section .text:

0000000000400fd0 <.text>:
  400fd0:	mov	x29, #0x0                   	// #0
  400fd4:	mov	x30, #0x0                   	// #0
  400fd8:	mov	x5, x0
  400fdc:	ldr	x1, [sp]
  400fe0:	add	x2, sp, #0x8
  400fe4:	mov	x6, sp
  400fe8:	movz	x0, #0x0, lsl #48
  400fec:	movk	x0, #0x0, lsl #32
  400ff0:	movk	x0, #0x40, lsl #16
  400ff4:	movk	x0, #0x1120
  400ff8:	movz	x3, #0x0, lsl #48
  400ffc:	movk	x3, #0x0, lsl #32
  401000:	movk	x3, #0x40, lsl #16
  401004:	movk	x3, #0x19d0
  401008:	movz	x4, #0x0, lsl #48
  40100c:	movk	x4, #0x0, lsl #32
  401010:	movk	x4, #0x40, lsl #16
  401014:	movk	x4, #0x1a50
  401018:	bl	400e40 <__libc_start_main@plt>
  40101c:	bl	400ea0 <abort@plt>
  401020:	adrp	x0, 412000 <ferror@plt+0x11040>
  401024:	ldr	x0, [x0, #4064]
  401028:	cbz	x0, 401030 <ferror@plt+0x70>
  40102c:	b	400e90 <__gmon_start__@plt>
  401030:	ret
  401034:	adrp	x0, 413000 <ferror@plt+0x12040>
  401038:	add	x0, x0, #0x110
  40103c:	adrp	x1, 413000 <ferror@plt+0x12040>
  401040:	add	x1, x1, #0x110
  401044:	cmp	x0, x1
  401048:	b.eq	40107c <ferror@plt+0xbc>  // b.none
  40104c:	stp	x29, x30, [sp, #-32]!
  401050:	mov	x29, sp
  401054:	adrp	x0, 401000 <ferror@plt+0x40>
  401058:	ldr	x0, [x0, #2688]
  40105c:	str	x0, [sp, #24]
  401060:	mov	x1, x0
  401064:	cbz	x1, 401074 <ferror@plt+0xb4>
  401068:	adrp	x0, 413000 <ferror@plt+0x12040>
  40106c:	add	x0, x0, #0x110
  401070:	blr	x1
  401074:	ldp	x29, x30, [sp], #32
  401078:	ret
  40107c:	ret
  401080:	adrp	x0, 413000 <ferror@plt+0x12040>
  401084:	add	x0, x0, #0x110
  401088:	adrp	x1, 413000 <ferror@plt+0x12040>
  40108c:	add	x1, x1, #0x110
  401090:	sub	x0, x0, x1
  401094:	lsr	x1, x0, #63
  401098:	add	x0, x1, x0, asr #3
  40109c:	cmp	xzr, x0, asr #1
  4010a0:	b.eq	4010d8 <ferror@plt+0x118>  // b.none
  4010a4:	stp	x29, x30, [sp, #-32]!
  4010a8:	mov	x29, sp
  4010ac:	asr	x1, x0, #1
  4010b0:	adrp	x0, 401000 <ferror@plt+0x40>
  4010b4:	ldr	x0, [x0, #2696]
  4010b8:	str	x0, [sp, #24]
  4010bc:	mov	x2, x0
  4010c0:	cbz	x2, 4010d0 <ferror@plt+0x110>
  4010c4:	adrp	x0, 413000 <ferror@plt+0x12040>
  4010c8:	add	x0, x0, #0x110
  4010cc:	blr	x2
  4010d0:	ldp	x29, x30, [sp], #32
  4010d4:	ret
  4010d8:	ret
  4010dc:	adrp	x0, 413000 <ferror@plt+0x12040>
  4010e0:	ldrb	w0, [x0, #312]
  4010e4:	cbnz	w0, 401108 <ferror@plt+0x148>
  4010e8:	stp	x29, x30, [sp, #-16]!
  4010ec:	mov	x29, sp
  4010f0:	bl	401034 <ferror@plt+0x74>
  4010f4:	adrp	x0, 413000 <ferror@plt+0x12040>
  4010f8:	mov	w1, #0x1                   	// #1
  4010fc:	strb	w1, [x0, #312]
  401100:	ldp	x29, x30, [sp], #16
  401104:	ret
  401108:	ret
  40110c:	stp	x29, x30, [sp, #-16]!
  401110:	mov	x29, sp
  401114:	bl	401080 <ferror@plt+0xc0>
  401118:	ldp	x29, x30, [sp], #16
  40111c:	ret
  401120:	stp	x29, x30, [sp, #-192]!
  401124:	mov	x29, sp
  401128:	stp	x19, x20, [sp, #16]
  40112c:	stp	x21, x22, [sp, #32]
  401130:	stp	x23, x24, [sp, #48]
  401134:	stp	x25, x26, [sp, #64]
  401138:	stp	x27, x28, [sp, #80]
  40113c:	mov	w20, w0
  401140:	mov	x19, x1
  401144:	ldr	x0, [x1]
  401148:	bl	400e00 <set_program_name@plt>
  40114c:	adrp	x1, 401000 <ferror@plt+0x40>
  401150:	add	x1, x1, #0xa90
  401154:	mov	w0, #0x6                   	// #6
  401158:	bl	400fb0 <setlocale@plt>
  40115c:	adrp	x21, 401000 <ferror@plt+0x40>
  401160:	add	x21, x21, #0xab0
  401164:	adrp	x1, 401000 <ferror@plt+0x40>
  401168:	add	x1, x1, #0xa98
  40116c:	mov	x0, x21
  401170:	bl	400e30 <bindtextdomain@plt>
  401174:	mov	x0, x21
  401178:	bl	400ec0 <textdomain@plt>
  40117c:	adrp	x0, 400000 <exit@plt-0xdd0>
  401180:	add	x0, x0, #0xe60
  401184:	bl	401a58 <ferror@plt+0xa98>
  401188:	mov	w24, #0x0                   	// #0
  40118c:	mov	w23, #0x0                   	// #0
  401190:	adrp	x22, 401000 <ferror@plt+0x40>
  401194:	add	x22, x22, #0xf40
  401198:	adrp	x21, 401000 <ferror@plt+0x40>
  40119c:	add	x21, x21, #0xae8
  4011a0:	mov	w25, #0x1                   	// #1
  4011a4:	b	4011b4 <ferror@plt+0x1f4>
  4011a8:	mov	w24, w25
  4011ac:	b	4011b4 <ferror@plt+0x1f4>
  4011b0:	mov	w23, w25
  4011b4:	mov	x4, #0x0                   	// #0
  4011b8:	mov	x3, x22
  4011bc:	mov	x2, x21
  4011c0:	mov	x1, x19
  4011c4:	mov	w0, w20
  4011c8:	bl	400ed0 <getopt_long@plt>
  4011cc:	cmn	w0, #0x1
  4011d0:	b.eq	401220 <ferror@plt+0x260>  // b.none
  4011d4:	cmp	w0, #0x56
  4011d8:	b.eq	4011a8 <ferror@plt+0x1e8>  // b.none
  4011dc:	cmp	w0, #0x68
  4011e0:	b.eq	4011b0 <ferror@plt+0x1f0>  // b.none
  4011e4:	cbz	w0, 4011b4 <ferror@plt+0x1f4>
  4011e8:	adrp	x0, 413000 <ferror@plt+0x12040>
  4011ec:	ldr	x19, [x0, #272]
  4011f0:	mov	w2, #0x5                   	// #5
  4011f4:	adrp	x1, 401000 <ferror@plt+0x40>
  4011f8:	add	x1, x1, #0xac0
  4011fc:	mov	x0, #0x0                   	// #0
  401200:	bl	400f40 <dcgettext@plt>
  401204:	adrp	x1, 413000 <ferror@plt+0x12040>
  401208:	ldr	x2, [x1, #304]
  40120c:	mov	x1, x0
  401210:	mov	x0, x19
  401214:	bl	400fa0 <fprintf@plt>
  401218:	mov	w0, #0x1                   	// #1
  40121c:	bl	400dd0 <exit@plt>
  401220:	cbnz	w24, 40128c <ferror@plt+0x2cc>
  401224:	cbnz	w23, 401334 <ferror@plt+0x374>
  401228:	adrp	x0, 413000 <ferror@plt+0x12040>
  40122c:	ldr	w0, [x0, #280]
  401230:	sub	w20, w20, w0
  401234:	cmp	w20, #0x0
  401238:	b.gt	401414 <ferror@plt+0x454>
  40123c:	adrp	x0, 413000 <ferror@plt+0x12040>
  401240:	ldr	x22, [x0, #296]
  401244:	bl	400f80 <locale_charset@plt>
  401248:	str	x0, [sp, #120]
  40124c:	adrp	x1, 401000 <ferror@plt+0x40>
  401250:	add	x1, x1, #0xe58
  401254:	bl	400f50 <c_strcasecmp@plt>
  401258:	mov	w25, w0
  40125c:	str	xzr, [sp, #168]
  401260:	str	xzr, [sp, #184]
  401264:	cbnz	w0, 40143c <ferror@plt+0x47c>
  401268:	mov	x0, #0xffffffffffffffff    	// #-1
  40126c:	str	x0, [sp, #104]
  401270:	str	x0, [sp, #112]
  401274:	mov	x27, #0x0                   	// #0
  401278:	mov	x23, #0x0                   	// #0
  40127c:	mov	x28, #0x0                   	// #0
  401280:	mov	x24, #0x0                   	// #0
  401284:	adrp	x26, 413000 <ferror@plt+0x12040>
  401288:	b	401674 <ferror@plt+0x6b4>
  40128c:	adrp	x0, 413000 <ferror@plt+0x12040>
  401290:	ldr	x0, [x0, #304]
  401294:	bl	400ee0 <basename@plt>
  401298:	adrp	x3, 401000 <ferror@plt+0x40>
  40129c:	add	x3, x3, #0xaf0
  4012a0:	adrp	x2, 401000 <ferror@plt+0x40>
  4012a4:	add	x2, x2, #0xab0
  4012a8:	mov	x1, x0
  4012ac:	adrp	x0, 401000 <ferror@plt+0x40>
  4012b0:	add	x0, x0, #0xaf8
  4012b4:	bl	400f60 <printf@plt>
  4012b8:	mov	w2, #0x5                   	// #5
  4012bc:	adrp	x1, 401000 <ferror@plt+0x40>
  4012c0:	add	x1, x1, #0xb08
  4012c4:	mov	x0, #0x0                   	// #0
  4012c8:	bl	400f40 <dcgettext@plt>
  4012cc:	adrp	x2, 401000 <ferror@plt+0x40>
  4012d0:	add	x2, x2, #0xbe8
  4012d4:	adrp	x1, 401000 <ferror@plt+0x40>
  4012d8:	add	x1, x1, #0xc10
  4012dc:	bl	400f60 <printf@plt>
  4012e0:	mov	w2, #0x5                   	// #5
  4012e4:	adrp	x1, 401000 <ferror@plt+0x40>
  4012e8:	add	x1, x1, #0xc20
  4012ec:	mov	x0, #0x0                   	// #0
  4012f0:	bl	400f40 <dcgettext@plt>
  4012f4:	mov	x19, x0
  4012f8:	adrp	x1, 401000 <ferror@plt+0x40>
  4012fc:	add	x1, x1, #0xc38
  401300:	adrp	x0, 401000 <ferror@plt+0x40>
  401304:	add	x0, x0, #0xc48
  401308:	bl	400e70 <proper_name_utf8@plt>
  40130c:	mov	x20, x0
  401310:	adrp	x0, 401000 <ferror@plt+0x40>
  401314:	add	x0, x0, #0xc58
  401318:	bl	400f00 <proper_name@plt>
  40131c:	mov	x2, x0
  401320:	mov	x1, x20
  401324:	mov	x0, x19
  401328:	bl	400f60 <printf@plt>
  40132c:	mov	w0, #0x0                   	// #0
  401330:	bl	400dd0 <exit@plt>
  401334:	mov	w2, #0x5                   	// #5
  401338:	adrp	x1, 401000 <ferror@plt+0x40>
  40133c:	add	x1, x1, #0xc68
  401340:	mov	x0, #0x0                   	// #0
  401344:	bl	400f40 <dcgettext@plt>
  401348:	adrp	x1, 413000 <ferror@plt+0x12040>
  40134c:	ldr	x1, [x1, #304]
  401350:	bl	400f60 <printf@plt>
  401354:	mov	w0, #0xa                   	// #10
  401358:	bl	400f90 <putchar@plt>
  40135c:	mov	w2, #0x5                   	// #5
  401360:	adrp	x1, 401000 <ferror@plt+0x40>
  401364:	add	x1, x1, #0xc80
  401368:	mov	x0, #0x0                   	// #0
  40136c:	bl	400f40 <dcgettext@plt>
  401370:	bl	400f60 <printf@plt>
  401374:	mov	w2, #0x5                   	// #5
  401378:	adrp	x1, 401000 <ferror@plt+0x40>
  40137c:	add	x1, x1, #0xcb8
  401380:	mov	x0, #0x0                   	// #0
  401384:	bl	400f40 <dcgettext@plt>
  401388:	bl	400f60 <printf@plt>
  40138c:	mov	w0, #0xa                   	// #10
  401390:	bl	400f90 <putchar@plt>
  401394:	mov	w2, #0x5                   	// #5
  401398:	adrp	x1, 401000 <ferror@plt+0x40>
  40139c:	add	x1, x1, #0xd18
  4013a0:	mov	x0, #0x0                   	// #0
  4013a4:	bl	400f40 <dcgettext@plt>
  4013a8:	bl	400f60 <printf@plt>
  4013ac:	mov	w2, #0x5                   	// #5
  4013b0:	adrp	x1, 401000 <ferror@plt+0x40>
  4013b4:	add	x1, x1, #0xd30
  4013b8:	mov	x0, #0x0                   	// #0
  4013bc:	bl	400f40 <dcgettext@plt>
  4013c0:	bl	400f60 <printf@plt>
  4013c4:	mov	w2, #0x5                   	// #5
  4013c8:	adrp	x1, 401000 <ferror@plt+0x40>
  4013cc:	add	x1, x1, #0xd70
  4013d0:	mov	x0, #0x0                   	// #0
  4013d4:	bl	400f40 <dcgettext@plt>
  4013d8:	bl	400f60 <printf@plt>
  4013dc:	mov	w0, #0xa                   	// #10
  4013e0:	bl	400f90 <putchar@plt>
  4013e4:	mov	w2, #0x5                   	// #5
  4013e8:	adrp	x1, 401000 <ferror@plt+0x40>
  4013ec:	add	x1, x1, #0xdb8
  4013f0:	mov	x0, #0x0                   	// #0
  4013f4:	bl	400f40 <dcgettext@plt>
  4013f8:	adrp	x2, 401000 <ferror@plt+0x40>
  4013fc:	add	x2, x2, #0xdf8
  401400:	adrp	x1, 401000 <ferror@plt+0x40>
  401404:	add	x1, x1, #0xe10
  401408:	bl	400f60 <printf@plt>
  40140c:	mov	w0, #0x0                   	// #0
  401410:	bl	400dd0 <exit@plt>
  401414:	mov	w2, #0x5                   	// #5
  401418:	adrp	x1, 401000 <ferror@plt+0x40>
  40141c:	add	x1, x1, #0xe40
  401420:	mov	x0, #0x0                   	// #0
  401424:	bl	400f40 <dcgettext@plt>
  401428:	mov	x2, x0
  40142c:	mov	w1, #0x0                   	// #0
  401430:	mov	w0, #0x1                   	// #1
  401434:	bl	400de0 <error@plt>
  401438:	b	40123c <ferror@plt+0x27c>
  40143c:	adrp	x19, 401000 <ferror@plt+0x40>
  401440:	add	x19, x19, #0xe58
  401444:	ldr	x21, [sp, #120]
  401448:	mov	x1, x21
  40144c:	mov	x0, x19
  401450:	bl	400f30 <iconv_open@plt>
  401454:	mov	x20, x0
  401458:	str	x0, [sp, #112]
  40145c:	mov	x1, x19
  401460:	mov	x0, x21
  401464:	bl	400f30 <iconv_open@plt>
  401468:	str	x0, [sp, #104]
  40146c:	cmn	x20, #0x1
  401470:	b.eq	4014c8 <ferror@plt+0x508>  // b.none
  401474:	ldr	x0, [sp, #104]
  401478:	cmn	x0, #0x1
  40147c:	b.ne	401274 <ferror@plt+0x2b4>  // b.any
  401480:	mov	w2, #0x5                   	// #5
  401484:	adrp	x1, 401000 <ferror@plt+0x40>
  401488:	add	x1, x1, #0xe60
  40148c:	mov	x0, #0x0                   	// #0
  401490:	bl	400f40 <dcgettext@plt>
  401494:	mov	x19, x0
  401498:	adrp	x0, 413000 <ferror@plt+0x12040>
  40149c:	ldr	x0, [x0, #304]
  4014a0:	bl	400ee0 <basename@plt>
  4014a4:	mov	x5, x0
  4014a8:	ldr	x4, [sp, #120]
  4014ac:	adrp	x3, 401000 <ferror@plt+0x40>
  4014b0:	add	x3, x3, #0xe58
  4014b4:	mov	x2, x19
  4014b8:	mov	w1, #0x0                   	// #0
  4014bc:	mov	w0, #0x1                   	// #1
  4014c0:	bl	400de0 <error@plt>
  4014c4:	b	401274 <ferror@plt+0x2b4>
  4014c8:	mov	w2, #0x5                   	// #5
  4014cc:	adrp	x1, 401000 <ferror@plt+0x40>
  4014d0:	add	x1, x1, #0xe60
  4014d4:	mov	x0, #0x0                   	// #0
  4014d8:	bl	400f40 <dcgettext@plt>
  4014dc:	mov	x19, x0
  4014e0:	adrp	x0, 413000 <ferror@plt+0x12040>
  4014e4:	ldr	x0, [x0, #304]
  4014e8:	bl	400ee0 <basename@plt>
  4014ec:	mov	x5, x0
  4014f0:	adrp	x4, 401000 <ferror@plt+0x40>
  4014f4:	add	x4, x4, #0xe58
  4014f8:	ldr	x3, [sp, #120]
  4014fc:	mov	x2, x19
  401500:	mov	w1, #0x0                   	// #0
  401504:	mov	w0, #0x1                   	// #1
  401508:	bl	400de0 <error@plt>
  40150c:	b	401474 <ferror@plt+0x4b4>
  401510:	ldr	x0, [sp, #184]
  401514:	cmp	x0, x19
  401518:	b.eq	401714 <ferror@plt+0x754>  // b.none
  40151c:	mov	x0, x22
  401520:	bl	400fc0 <ferror@plt>
  401524:	cbnz	w0, 401714 <ferror@plt+0x754>
  401528:	ldr	x0, [sp, #184]
  40152c:	subs	x1, x19, x0
  401530:	b.eq	4015b8 <ferror@plt+0x5f8>  // b.none
  401534:	cbnz	w25, 4015bc <ferror@plt+0x5fc>
  401538:	add	x3, sp, #0x90
  40153c:	add	x2, sp, #0x88
  401540:	bl	40172c <ferror@plt+0x76c>
  401544:	ldr	x3, [x26, #288]
  401548:	ldr	x2, [sp, #144]
  40154c:	mov	x1, #0x1                   	// #1
  401550:	ldr	x0, [sp, #136]
  401554:	bl	400f20 <fwrite@plt>
  401558:	b	40166c <ferror@plt+0x6ac>
  40155c:	mov	x19, x1
  401560:	strb	w20, [x19], #1
  401564:	cmp	w20, #0xa
  401568:	b.eq	401528 <ferror@plt+0x568>  // b.none
  40156c:	mov	x0, x22
  401570:	bl	400e80 <getc@plt>
  401574:	mov	w20, w0
  401578:	cmn	w0, #0x1
  40157c:	b.eq	401510 <ferror@plt+0x550>  // b.none
  401580:	mov	x1, x19
  401584:	cmp	x19, x21
  401588:	b.ne	40155c <ferror@plt+0x59c>  // b.any
  40158c:	ldr	x19, [sp, #168]
  401590:	add	x21, x19, #0x14
  401594:	lsl	x21, x21, #1
  401598:	mov	x1, x21
  40159c:	ldr	x0, [sp, #184]
  4015a0:	bl	400e20 <xrealloc@plt>
  4015a4:	str	x0, [sp, #184]
  4015a8:	str	x21, [sp, #168]
  4015ac:	add	x1, x0, x19
  4015b0:	add	x21, x0, x21
  4015b4:	b	40155c <ferror@plt+0x59c>
  4015b8:	bl	400ea0 <abort@plt>
  4015bc:	str	x24, [sp, #152]
  4015c0:	str	x28, [sp, #160]
  4015c4:	add	x4, sp, #0xa0
  4015c8:	add	x3, sp, #0x98
  4015cc:	ldr	x2, [sp, #112]
  4015d0:	bl	400ef0 <xmem_cd_iconv@plt>
  4015d4:	cbnz	w0, 401690 <ferror@plt+0x6d0>
  4015d8:	ldr	x20, [sp, #152]
  4015dc:	cmp	x24, x20
  4015e0:	b.eq	4015f8 <ferror@plt+0x638>  // b.none
  4015e4:	cbz	x24, 4015f0 <ferror@plt+0x630>
  4015e8:	mov	x0, x24
  4015ec:	bl	400f10 <free@plt>
  4015f0:	ldr	x20, [sp, #152]
  4015f4:	ldr	x28, [sp, #160]
  4015f8:	add	x3, sp, #0x90
  4015fc:	add	x2, sp, #0x88
  401600:	ldr	x1, [sp, #160]
  401604:	ldr	x0, [sp, #152]
  401608:	bl	40172c <ferror@plt+0x76c>
  40160c:	str	x23, [sp, #152]
  401610:	str	x27, [sp, #160]
  401614:	add	x4, sp, #0xa0
  401618:	add	x3, sp, #0x98
  40161c:	ldr	x2, [sp, #104]
  401620:	ldr	x1, [sp, #144]
  401624:	ldr	x0, [sp, #136]
  401628:	bl	400ef0 <xmem_cd_iconv@plt>
  40162c:	cbnz	w0, 4016c4 <ferror@plt+0x704>
  401630:	ldr	x19, [sp, #152]
  401634:	cmp	x23, x19
  401638:	b.eq	401650 <ferror@plt+0x690>  // b.none
  40163c:	cbz	x23, 401648 <ferror@plt+0x688>
  401640:	mov	x0, x23
  401644:	bl	400f10 <free@plt>
  401648:	ldr	x19, [sp, #152]
  40164c:	ldr	x27, [sp, #160]
  401650:	ldr	x3, [x26, #288]
  401654:	ldr	x2, [sp, #160]
  401658:	mov	x1, #0x1                   	// #1
  40165c:	ldr	x0, [sp, #152]
  401660:	bl	400f20 <fwrite@plt>
  401664:	mov	x24, x20
  401668:	mov	x23, x19
  40166c:	ldr	x0, [sp, #136]
  401670:	bl	400f10 <free@plt>
  401674:	mov	x0, x22
  401678:	bl	400eb0 <feof@plt>
  40167c:	cbnz	w0, 401714 <ferror@plt+0x754>
  401680:	ldr	x19, [sp, #184]
  401684:	ldr	x21, [sp, #168]
  401688:	add	x21, x19, x21
  40168c:	b	40156c <ferror@plt+0x5ac>
  401690:	bl	400f70 <__errno_location@plt>
  401694:	ldr	w19, [x0]
  401698:	mov	w2, #0x5                   	// #5
  40169c:	adrp	x1, 401000 <ferror@plt+0x40>
  4016a0:	add	x1, x1, #0xec8
  4016a4:	mov	x0, #0x0                   	// #0
  4016a8:	bl	400f40 <dcgettext@plt>
  4016ac:	ldr	x3, [sp, #120]
  4016b0:	mov	x2, x0
  4016b4:	mov	w1, w19
  4016b8:	mov	w0, #0x1                   	// #1
  4016bc:	bl	400de0 <error@plt>
  4016c0:	b	4015d8 <ferror@plt+0x618>
  4016c4:	bl	400f70 <__errno_location@plt>
  4016c8:	ldr	w19, [x0]
  4016cc:	mov	w2, #0x5                   	// #5
  4016d0:	adrp	x1, 401000 <ferror@plt+0x40>
  4016d4:	add	x1, x1, #0xef0
  4016d8:	mov	x0, #0x0                   	// #0
  4016dc:	bl	400f40 <dcgettext@plt>
  4016e0:	ldr	x4, [sp, #120]
  4016e4:	adrp	x3, 401000 <ferror@plt+0x40>
  4016e8:	add	x3, x3, #0xe58
  4016ec:	mov	x2, x0
  4016f0:	mov	w1, w19
  4016f4:	mov	w0, #0x1                   	// #1
  4016f8:	bl	400de0 <error@plt>
  4016fc:	b	401630 <ferror@plt+0x670>
  401700:	ldr	x0, [sp, #104]
  401704:	bl	400df0 <iconv_close@plt>
  401708:	ldr	x0, [sp, #112]
  40170c:	bl	400df0 <iconv_close@plt>
  401710:	b	401718 <ferror@plt+0x758>
  401714:	cbnz	w25, 401700 <ferror@plt+0x740>
  401718:	ldr	x0, [sp, #184]
  40171c:	cbz	x0, 401724 <ferror@plt+0x764>
  401720:	bl	400f10 <free@plt>
  401724:	mov	w0, #0x0                   	// #0
  401728:	bl	400dd0 <exit@plt>
  40172c:	stp	x29, x30, [sp, #-64]!
  401730:	mov	x29, sp
  401734:	stp	x19, x20, [sp, #16]
  401738:	stp	x21, x22, [sp, #32]
  40173c:	str	x23, [sp, #48]
  401740:	mov	x23, x0
  401744:	mov	x19, x1
  401748:	mov	x21, x2
  40174c:	mov	x20, x3
  401750:	add	x22, x1, x1, lsr #1
  401754:	mov	x0, x22
  401758:	bl	400e50 <xmalloc@plt>
  40175c:	add	x2, x23, x19
  401760:	cmp	x23, x2
  401764:	b.cs	401984 <ferror@plt+0x9c4>  // b.hs, b.nlast
  401768:	mov	x4, x0
  40176c:	mov	x5, x23
  401770:	adrp	x7, 401000 <ferror@plt+0x40>
  401774:	add	x7, x7, #0xfb0
  401778:	mov	w12, #0x4c                  	// #76
  40177c:	adrp	x9, 401000 <ferror@plt+0x40>
  401780:	add	x9, x9, #0xfa8
  401784:	mov	w11, #0x44                  	// #68
  401788:	adrp	x8, 401000 <ferror@plt+0x40>
  40178c:	add	x8, x8, #0xfa0
  401790:	mov	w14, #0x4e                  	// #78
  401794:	mov	w13, #0x4a                  	// #74
  401798:	add	x10, x23, #0x1
  40179c:	add	x23, x23, #0x2
  4017a0:	mov	w15, #0xae                  	// #174
  4017a4:	b	40183c <ferror@plt+0x87c>
  4017a8:	ldrb	w6, [x5, #3]
  4017ac:	sub	w6, w6, #0x80
  4017b0:	and	w6, w6, #0xff
  4017b4:	cmp	w6, #0x2f
  4017b8:	b.hi	4018e8 <ferror@plt+0x928>  // b.pmore
  4017bc:	cmp	w3, #0x40a
  4017c0:	b.eq	4019b8 <ferror@plt+0x9f8>  // b.none
  4017c4:	cmp	w3, #0x40f
  4017c8:	b.eq	401998 <ferror@plt+0x9d8>  // b.none
  4017cc:	cmp	w3, #0x409
  4017d0:	b.eq	4019ac <ferror@plt+0x9ec>  // b.none
  4017d4:	bl	400ea0 <abort@plt>
  4017d8:	ldrb	w6, [x5, #3]
  4017dc:	cmp	w6, #0xa2
  4017e0:	ccmp	w6, w15, #0x4, ne  // ne = any
  4017e4:	b.eq	4017bc <ferror@plt+0x7fc>  // b.none
  4017e8:	b	4018e8 <ferror@plt+0x928>
  4017ec:	ldurb	w6, [x5, #-1]
  4017f0:	sub	w6, w6, #0x80
  4017f4:	and	w6, w6, #0xff
  4017f8:	cmp	w6, #0x2f
  4017fc:	b.ls	4017bc <ferror@plt+0x7fc>  // b.plast
  401800:	b	401920 <ferror@plt+0x960>
  401804:	ldurb	w6, [x5, #-1]
  401808:	cmp	w6, #0xa2
  40180c:	ccmp	w6, w15, #0x4, ne  // ne = any
  401810:	b.eq	4017bc <ferror@plt+0x7fc>  // b.none
  401814:	b	401920 <ferror@plt+0x960>
  401818:	bl	400ea0 <abort@plt>
  40181c:	add	x4, x4, #0x1
  401820:	b	4019c4 <ferror@plt+0xa04>
  401824:	add	x5, x5, #0x1
  401828:	mov	x1, x4
  40182c:	strb	w6, [x1], #1
  401830:	mov	x4, x1
  401834:	cmp	x5, x2
  401838:	b.cs	401950 <ferror@plt+0x990>  // b.hs, b.nlast
  40183c:	ldrb	w6, [x5]
  401840:	add	w1, w6, #0x30
  401844:	and	w1, w1, #0xff
  401848:	cmp	w1, #0x3
  40184c:	b.hi	401824 <ferror@plt+0x864>  // b.pmore
  401850:	add	x1, x5, #0x1
  401854:	cmp	x2, x1
  401858:	b.ls	401824 <ferror@plt+0x864>  // b.plast
  40185c:	ldrb	w3, [x5, #1]
  401860:	sub	w1, w3, #0x80
  401864:	and	w1, w1, #0xff
  401868:	cmp	w1, #0x3f
  40186c:	b.hi	401824 <ferror@plt+0x864>  // b.pmore
  401870:	ubfiz	w1, w6, #6, #5
  401874:	and	w3, w3, #0x3f
  401878:	orr	w3, w1, w3
  40187c:	sub	w1, w3, #0x400
  401880:	cmp	w1, #0xef
  401884:	b.hi	401824 <ferror@plt+0x864>  // b.pmore
  401888:	ubfiz	x1, x1, #2, #32
  40188c:	add	x16, x7, x1
  401890:	ldrb	w1, [x7, x1]
  401894:	cbz	w1, 401824 <ferror@plt+0x864>
  401898:	sub	w6, w3, #0x409
  40189c:	cmp	w3, #0x40f
  4018a0:	ccmp	w6, #0x1, #0x0, ne  // ne = any
  4018a4:	b.hi	401920 <ferror@plt+0x960>  // b.pmore
  4018a8:	add	x6, x5, #0x2
  4018ac:	cmp	x2, x6
  4018b0:	b.ls	4018c8 <ferror@plt+0x908>  // b.plast
  4018b4:	ldrb	w6, [x5, #2]
  4018b8:	sub	w6, w6, #0x41
  4018bc:	and	w6, w6, #0xff
  4018c0:	cmp	w6, #0x19
  4018c4:	b.ls	4017bc <ferror@plt+0x7fc>  // b.plast
  4018c8:	add	x6, x5, #0x3
  4018cc:	cmp	x2, x6
  4018d0:	b.ls	4018e8 <ferror@plt+0x928>  // b.plast
  4018d4:	ldrb	w6, [x5, #2]
  4018d8:	cmp	w6, #0xd0
  4018dc:	b.eq	4017a8 <ferror@plt+0x7e8>  // b.none
  4018e0:	cmp	w6, #0xd3
  4018e4:	b.eq	4017d8 <ferror@plt+0x818>  // b.none
  4018e8:	cmp	x5, x10
  4018ec:	b.cc	401904 <ferror@plt+0x944>  // b.lo, b.ul, b.last
  4018f0:	ldurb	w6, [x5, #-1]
  4018f4:	sub	w6, w6, #0x41
  4018f8:	and	w6, w6, #0xff
  4018fc:	cmp	w6, #0x19
  401900:	b.ls	4017bc <ferror@plt+0x7fc>  // b.plast
  401904:	cmp	x5, x23
  401908:	b.cc	401920 <ferror@plt+0x960>  // b.lo, b.ul, b.last
  40190c:	ldurb	w6, [x5, #-2]
  401910:	cmp	w6, #0xd0
  401914:	b.eq	4017ec <ferror@plt+0x82c>  // b.none
  401918:	cmp	w6, #0xd3
  40191c:	b.eq	401804 <ferror@plt+0x844>  // b.none
  401920:	strb	w1, [x4]
  401924:	ldrb	w1, [x16, #1]
  401928:	cbz	w1, 40181c <ferror@plt+0x85c>
  40192c:	strb	w1, [x4, #1]
  401930:	ldrb	w1, [x16, #2]
  401934:	cbz	w1, 4019c0 <ferror@plt+0xa00>
  401938:	add	x3, x4, #0x3
  40193c:	strb	w1, [x4, #2]
  401940:	ldrb	w1, [x16, #3]
  401944:	cbnz	w1, 401818 <ferror@plt+0x858>
  401948:	mov	x4, x3
  40194c:	b	4019c4 <ferror@plt+0xa04>
  401950:	sub	x19, x4, x0
  401954:	cmp	x22, x19
  401958:	b.cc	401980 <ferror@plt+0x9c0>  // b.lo, b.ul, b.last
  40195c:	cmp	x22, x19
  401960:	b.hi	40198c <ferror@plt+0x9cc>  // b.pmore
  401964:	str	x0, [x21]
  401968:	str	x19, [x20]
  40196c:	ldp	x19, x20, [sp, #16]
  401970:	ldp	x21, x22, [sp, #32]
  401974:	ldr	x23, [sp, #48]
  401978:	ldp	x29, x30, [sp], #64
  40197c:	ret
  401980:	bl	400ea0 <abort@plt>
  401984:	mov	x19, #0x0                   	// #0
  401988:	b	40195c <ferror@plt+0x99c>
  40198c:	mov	x1, x19
  401990:	bl	400e20 <xrealloc@plt>
  401994:	b	401964 <ferror@plt+0x9a4>
  401998:	mov	w1, w11
  40199c:	mov	x16, x8
  4019a0:	strb	w1, [x4]
  4019a4:	ldrb	w1, [x16, #1]
  4019a8:	b	40192c <ferror@plt+0x96c>
  4019ac:	mov	w1, w12
  4019b0:	mov	x16, x9
  4019b4:	b	4019a0 <ferror@plt+0x9e0>
  4019b8:	strb	w14, [x4]
  4019bc:	strb	w13, [x4, #1]
  4019c0:	add	x4, x4, #0x2
  4019c4:	add	x5, x5, #0x2
  4019c8:	b	401834 <ferror@plt+0x874>
  4019cc:	nop
  4019d0:	stp	x29, x30, [sp, #-64]!
  4019d4:	mov	x29, sp
  4019d8:	stp	x19, x20, [sp, #16]
  4019dc:	adrp	x20, 412000 <ferror@plt+0x11040>
  4019e0:	add	x20, x20, #0xdb0
  4019e4:	stp	x21, x22, [sp, #32]
  4019e8:	adrp	x21, 412000 <ferror@plt+0x11040>
  4019ec:	add	x21, x21, #0xda8
  4019f0:	sub	x20, x20, x21
  4019f4:	mov	w22, w0
  4019f8:	stp	x23, x24, [sp, #48]
  4019fc:	mov	x23, x1
  401a00:	mov	x24, x2
  401a04:	bl	400d90 <exit@plt-0x40>
  401a08:	cmp	xzr, x20, asr #3
  401a0c:	b.eq	401a38 <ferror@plt+0xa78>  // b.none
  401a10:	asr	x20, x20, #3
  401a14:	mov	x19, #0x0                   	// #0
  401a18:	ldr	x3, [x21, x19, lsl #3]
  401a1c:	mov	x2, x24
  401a20:	add	x19, x19, #0x1
  401a24:	mov	x1, x23
  401a28:	mov	w0, w22
  401a2c:	blr	x3
  401a30:	cmp	x20, x19
  401a34:	b.ne	401a18 <ferror@plt+0xa58>  // b.any
  401a38:	ldp	x19, x20, [sp, #16]
  401a3c:	ldp	x21, x22, [sp, #32]
  401a40:	ldp	x23, x24, [sp, #48]
  401a44:	ldp	x29, x30, [sp], #64
  401a48:	ret
  401a4c:	nop
  401a50:	ret
  401a54:	nop
  401a58:	adrp	x2, 413000 <ferror@plt+0x12040>
  401a5c:	mov	x1, #0x0                   	// #0
  401a60:	ldr	x2, [x2, #264]
  401a64:	b	400e10 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000401a68 <.fini>:
  401a68:	stp	x29, x30, [sp, #-16]!
  401a6c:	mov	x29, sp
  401a70:	ldp	x29, x30, [sp], #16
  401a74:	ret
