Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8bfcd392819d46daa9ac358996a9e44b --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Dual_ADC_behav xil_defaultlib.tb_Dual_ADC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/sources_1/new/SPI_Master_With_Single_CS.v" Line 35. Module SPI_Master_With_Single_CS(SPI_MODE=0,CLKS_PER_HALF_BIT=2,MAX_BYTES_PER_CS=2,CS_INACTIVE_CLKS=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Arjun/SPI_MCP3313/SPI_MCP3313.srcs/sources_1/new/SPI_Master.v" Line 33. Module SPI_Master(SPI_MODE=0,CLKS_PER_HALF_BIT=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/sources_1/new/SPI_Master_With_Single_CS.v" Line 35. Module SPI_Master_With_Single_CS(SPI_MODE=0,CLKS_PER_HALF_BIT=2,MAX_BYTES_PER_CS=2,CS_INACTIVE_CLKS=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Arjun/SPI_MCP3313/SPI_MCP3313.srcs/sources_1/new/SPI_Master.v" Line 33. Module SPI_Master(SPI_MODE=0,CLKS_PER_HALF_BIT=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/sources_1/new/SPI_Master_With_Single_CS.v" Line 35. Module SPI_Master_With_Single_CS(SPI_MODE=0,CLKS_PER_HALF_BIT=2,MAX_BYTES_PER_CS=2,CS_INACTIVE_CLKS=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Arjun/SPI_MCP3313/SPI_MCP3313.srcs/sources_1/new/SPI_Master.v" Line 33. Module SPI_Master(SPI_MODE=0,CLKS_PER_HALF_BIT=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/sources_1/new/SPI_Master_With_Single_CS.v" Line 35. Module SPI_Master_With_Single_CS(SPI_MODE=0,CLKS_PER_HALF_BIT=2,MAX_BYTES_PER_CS=2,CS_INACTIVE_CLKS=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Arjun/SPI_MCP3313/SPI_MCP3313.srcs/sources_1/new/SPI_Master.v" Line 33. Module SPI_Master(SPI_MODE=0,CLKS_PER_HALF_BIT=2) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SPI_Master(SPI_MODE=0,CLKS_PER_H...
Compiling module xil_defaultlib.SPI_Master_With_Single_CS(SPI_MO...
Compiling module xil_defaultlib.Dual_MCP3313(CLKS_PER_HALF_BIT=2...
Compiling module xil_defaultlib.tb_Dual_ADC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Dual_ADC_behav
