

================================================================
== Vitis HLS Report for 'Crypto_Pipeline_VITIS_LOOP_22_2'
================================================================
* Date:           Mon Jan 13 00:09:22 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  3.268 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099|  32.792 us|  32.792 us|  4099|  4099|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_22_2  |     4097|     4097|         3|          1|          1|  4096|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.26>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 6 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %i_3"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.lr.ph.i.i"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = load i13 %i_3" [Utils.cpp:22->Crypto.cpp:98]   --->   Operation 9 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.67ns)   --->   "%icmp_ln22 = icmp_eq  i13 %i, i13 4096" [Utils.cpp:22->Crypto.cpp:98]   --->   Operation 11 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.67ns)   --->   "%add_ln22 = add i13 %i, i13 1" [Utils.cpp:22->Crypto.cpp:98]   --->   Operation 12 'add' 'add_ln22' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %for.body.lr.ph.i.i.split, void %for.inc102.preheader.exitStub" [Utils.cpp:22->Crypto.cpp:98]   --->   Operation 13 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_11_cast = zext i13 %i" [Utils.cpp:22->Crypto.cpp:98]   --->   Operation 14 'zext' 'i_11_cast' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%or_ln12_s = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %i, i32 11, i32 0" [Utils.cpp:12->Utils.cpp:23->Crypto.cpp:98]   --->   Operation 15 'partselect' 'or_ln12_s' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%DataTemp_addr = getelementptr i32 %DataTemp, i64 0, i64 %i_11_cast" [Utils.cpp:24->Crypto.cpp:98]   --->   Operation 16 'getelementptr' 'DataTemp_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (3.25ns)   --->   "%DataTemp_load = load i12 %DataTemp_addr" [Utils.cpp:24->Crypto.cpp:98]   --->   Operation 17 'load' 'DataTemp_load' <Predicate = (!icmp_ln22)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln22 = store i13 %add_ln22, i13 %i_3" [Utils.cpp:22->Crypto.cpp:98]   --->   Operation 18 'store' 'store_ln22' <Predicate = (!icmp_ln22)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 19 [1/2] (3.25ns)   --->   "%DataTemp_load = load i12 %DataTemp_addr" [Utils.cpp:24->Crypto.cpp:98]   --->   Operation 19 'load' 'DataTemp_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096" [Utils.cpp:22->Crypto.cpp:98]   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [Utils.cpp:22->Crypto.cpp:98]   --->   Operation 21 'specloopname' 'specloopname_ln22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln24_2 = zext i12 %or_ln12_s" [Utils.cpp:24->Crypto.cpp:98]   --->   Operation 22 'zext' 'zext_ln24_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%bit_reversed_input_addr = getelementptr i32 %bit_reversed_input, i64 0, i64 %zext_ln24_2" [Utils.cpp:24->Crypto.cpp:98]   --->   Operation 23 'getelementptr' 'bit_reversed_input_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (3.25ns)   --->   "%store_ln24 = store i32 %DataTemp_load, i12 %bit_reversed_input_addr" [Utils.cpp:24->Crypto.cpp:98]   --->   Operation 24 'store' 'store_ln24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.body.lr.ph.i.i" [Utils.cpp:22->Crypto.cpp:98]   --->   Operation 25 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ DataTemp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bit_reversed_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_3                     (alloca           ) [ 0100]
store_ln0               (store            ) [ 0000]
br_ln0                  (br               ) [ 0000]
i                       (load             ) [ 0000]
specpipeline_ln0        (specpipeline     ) [ 0000]
icmp_ln22               (icmp             ) [ 0110]
add_ln22                (add              ) [ 0000]
br_ln22                 (br               ) [ 0000]
i_11_cast               (zext             ) [ 0000]
or_ln12_s               (partselect       ) [ 0111]
DataTemp_addr           (getelementptr    ) [ 0110]
store_ln22              (store            ) [ 0000]
DataTemp_load           (load             ) [ 0101]
speclooptripcount_ln22  (speclooptripcount) [ 0000]
specloopname_ln22       (specloopname     ) [ 0000]
zext_ln24_2             (zext             ) [ 0000]
bit_reversed_input_addr (getelementptr    ) [ 0000]
store_ln24              (store            ) [ 0000]
br_ln22                 (br               ) [ 0000]
ret_ln0                 (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="DataTemp">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataTemp"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bit_reversed_input">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bit_reversed_input"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="i_3_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="DataTemp_addr_gep_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="1" slack="0"/>
<pin id="41" dir="0" index="2" bw="13" slack="0"/>
<pin id="42" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataTemp_addr/1 "/>
</bind>
</comp>

<comp id="45" class="1004" name="grp_access_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="12" slack="0"/>
<pin id="47" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="48" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="49" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DataTemp_load/1 "/>
</bind>
</comp>

<comp id="51" class="1004" name="bit_reversed_input_addr_gep_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="32" slack="0"/>
<pin id="53" dir="0" index="1" bw="1" slack="0"/>
<pin id="54" dir="0" index="2" bw="12" slack="0"/>
<pin id="55" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bit_reversed_input_addr/3 "/>
</bind>
</comp>

<comp id="58" class="1004" name="store_ln24_access_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="12" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="1"/>
<pin id="61" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="62" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/3 "/>
</bind>
</comp>

<comp id="64" class="1004" name="store_ln0_store_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="0" index="1" bw="13" slack="0"/>
<pin id="67" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="i_load_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="13" slack="0"/>
<pin id="71" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="icmp_ln22_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="13" slack="0"/>
<pin id="74" dir="0" index="1" bw="13" slack="0"/>
<pin id="75" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="add_ln22_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="13" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="i_11_cast_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="13" slack="0"/>
<pin id="86" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_11_cast/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="or_ln12_s_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="12" slack="0"/>
<pin id="91" dir="0" index="1" bw="13" slack="0"/>
<pin id="92" dir="0" index="2" bw="5" slack="0"/>
<pin id="93" dir="0" index="3" bw="1" slack="0"/>
<pin id="94" dir="1" index="4" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="or_ln12_s/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="store_ln22_store_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="13" slack="0"/>
<pin id="101" dir="0" index="1" bw="13" slack="0"/>
<pin id="102" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="zext_ln24_2_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="12" slack="2"/>
<pin id="106" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_2/3 "/>
</bind>
</comp>

<comp id="108" class="1005" name="i_3_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="13" slack="0"/>
<pin id="110" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="115" class="1005" name="icmp_ln22_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="1"/>
<pin id="117" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln22 "/>
</bind>
</comp>

<comp id="119" class="1005" name="or_ln12_s_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="12" slack="2"/>
<pin id="121" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="or_ln12_s "/>
</bind>
</comp>

<comp id="124" class="1005" name="DataTemp_addr_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="12" slack="1"/>
<pin id="126" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataTemp_addr "/>
</bind>
</comp>

<comp id="129" class="1005" name="DataTemp_load_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="1"/>
<pin id="131" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="DataTemp_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="4" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="24" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="50"><net_src comp="38" pin="3"/><net_sink comp="45" pin=0"/></net>

<net id="56"><net_src comp="2" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="57"><net_src comp="24" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="63"><net_src comp="51" pin="3"/><net_sink comp="58" pin=0"/></net>

<net id="68"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="76"><net_src comp="69" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="69" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="87"><net_src comp="69" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="88"><net_src comp="84" pin="1"/><net_sink comp="38" pin=2"/></net>

<net id="95"><net_src comp="20" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="96"><net_src comp="69" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="97"><net_src comp="22" pin="0"/><net_sink comp="89" pin=2"/></net>

<net id="98"><net_src comp="12" pin="0"/><net_sink comp="89" pin=3"/></net>

<net id="103"><net_src comp="78" pin="2"/><net_sink comp="99" pin=0"/></net>

<net id="107"><net_src comp="104" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="111"><net_src comp="34" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="113"><net_src comp="108" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="114"><net_src comp="108" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="118"><net_src comp="72" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="122"><net_src comp="89" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="127"><net_src comp="38" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="45" pin=0"/></net>

<net id="132"><net_src comp="45" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="58" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bit_reversed_input | {3 }
 - Input state : 
	Port: Crypto_Pipeline_VITIS_LOOP_22_2 : DataTemp | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln22 : 2
		add_ln22 : 2
		br_ln22 : 3
		i_11_cast : 2
		or_ln12_s : 2
		DataTemp_addr : 3
		DataTemp_load : 4
		store_ln22 : 3
	State 2
	State 3
		bit_reversed_input_addr : 1
		store_ln24 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|   icmp   |   icmp_ln22_fu_72  |    0    |    14   |
|----------|--------------------|---------|---------|
|    add   |   add_ln22_fu_78   |    0    |    14   |
|----------|--------------------|---------|---------|
|   zext   |   i_11_cast_fu_84  |    0    |    0    |
|          | zext_ln24_2_fu_104 |    0    |    0    |
|----------|--------------------|---------|---------|
|partselect|   or_ln12_s_fu_89  |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    28   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|DataTemp_addr_reg_124|   12   |
|DataTemp_load_reg_129|   32   |
|     i_3_reg_108     |   13   |
|  icmp_ln22_reg_115  |    1   |
|  or_ln12_s_reg_119  |   12   |
+---------------------+--------+
|        Total        |   70   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_45 |  p0  |   2  |  12  |   24   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   24   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   28   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   70   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   70   |   37   |
+-----------+--------+--------+--------+
