<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>predictor2</ModuleName>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>predictor2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
<EstimatedClockPeriod>8.40</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>23682</Best-caseLatency>
<Average-caseLatency>23682</Average-caseLatency>
<Worst-caseLatency>23682</Worst-caseLatency>
<PipelineInitiationInterval>23683</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<Name>Loop 1</Name>
<TripCount>32</TripCount>
<Latency>19712</Latency>
<IterationLatency>616</IterationLatency>
<PipelineDepth>616</PipelineDepth>
<Loop1.1>
<Name>Loop 1.1</Name>
<TripCount>16</TripCount>
<Latency>38</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>9</PipelineDepth>
</Loop1.1>
<Loop1.2>
<Name>Loop 1.2</Name>
<TripCount>16</TripCount>
<Latency>38</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>9</PipelineDepth>
</Loop1.2>
<Loop1.3>
<Name>Loop 1.3</Name>
<TripCount>16</TripCount>
<Latency>38</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>9</PipelineDepth>
</Loop1.3>
<Loop1.4>
<Name>Loop 1.4</Name>
<TripCount>16</TripCount>
<Latency>38</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>9</PipelineDepth>
</Loop1.4>
<Loop1.5>
<Name>Loop 1.5</Name>
<TripCount>16</TripCount>
<Latency>38</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>9</PipelineDepth>
</Loop1.5>
<Loop1.6>
<Name>Loop 1.6</Name>
<TripCount>16</TripCount>
<Latency>38</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>9</PipelineDepth>
</Loop1.6>
<Loop1.7>
<Name>Loop 1.7</Name>
<TripCount>16</TripCount>
<Latency>38</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>9</PipelineDepth>
</Loop1.7>
<Loop1.8>
<Name>Loop 1.8</Name>
<TripCount>16</TripCount>
<Latency>38</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>9</PipelineDepth>
</Loop1.8>
<Loop1.9>
<Name>Loop 1.9</Name>
<TripCount>16</TripCount>
<Latency>38</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>9</PipelineDepth>
</Loop1.9>
<Loop1.10>
<Name>Loop 1.10</Name>
<TripCount>16</TripCount>
<Latency>38</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>9</PipelineDepth>
</Loop1.10>
<Loop1.11>
<Name>Loop 1.11</Name>
<TripCount>16</TripCount>
<Latency>38</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>9</PipelineDepth>
</Loop1.11>
<Loop1.12>
<Name>Loop 1.12</Name>
<TripCount>16</TripCount>
<Latency>38</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>9</PipelineDepth>
</Loop1.12>
<Loop1.13>
<Name>Loop 1.13</Name>
<TripCount>16</TripCount>
<Latency>38</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>9</PipelineDepth>
</Loop1.13>
<Loop1.14>
<Name>Loop 1.14</Name>
<TripCount>16</TripCount>
<Latency>38</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>9</PipelineDepth>
</Loop1.14>
<Loop1.15>
<Name>Loop 1.15</Name>
<TripCount>16</TripCount>
<Latency>38</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>9</PipelineDepth>
</Loop1.15>
</Loop1>
<Loop2>
<Name>Loop 2</Name>
<TripCount>32</TripCount>
<Latency>3968</Latency>
<IterationLatency>124</IterationLatency>
<PipelineDepth>124</PipelineDepth>
<Loop2.1>
<Name>Loop 2.1</Name>
<TripCount>16</TripCount>
<Latency>38</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>9</PipelineDepth>
</Loop2.1>
<Loop2.2>
<Name>Loop 2.2</Name>
<TripCount>16</TripCount>
<Latency>38</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>9</PipelineDepth>
</Loop2.2>
<Loop2.3>
<Name>Loop 2.3</Name>
<TripCount>16</TripCount>
<Latency>38</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>9</PipelineDepth>
</Loop2.3>
</Loop2>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>4</BRAM_18K>
<DSP48E>4</DSP48E>
<FF>1145</FF>
<LUT>3102</LUT>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>s_axi_BUS_CTRL_AWVALID</name>
<Object>BUS_CTRL</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_BUS_CTRL_AWREADY</name>
<Object>BUS_CTRL</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_BUS_CTRL_AWADDR</name>
<Object>BUS_CTRL</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_BUS_CTRL_WVALID</name>
<Object>BUS_CTRL</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_BUS_CTRL_WREADY</name>
<Object>BUS_CTRL</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_BUS_CTRL_WDATA</name>
<Object>BUS_CTRL</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_BUS_CTRL_WSTRB</name>
<Object>BUS_CTRL</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_BUS_CTRL_ARVALID</name>
<Object>BUS_CTRL</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_BUS_CTRL_ARREADY</name>
<Object>BUS_CTRL</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_BUS_CTRL_ARADDR</name>
<Object>BUS_CTRL</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_BUS_CTRL_RVALID</name>
<Object>BUS_CTRL</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_BUS_CTRL_RREADY</name>
<Object>BUS_CTRL</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_BUS_CTRL_RDATA</name>
<Object>BUS_CTRL</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_BUS_CTRL_RRESP</name>
<Object>BUS_CTRL</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_BUS_CTRL_BVALID</name>
<Object>BUS_CTRL</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_BUS_CTRL_BREADY</name>
<Object>BUS_CTRL</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_BUS_CTRL_BRESP</name>
<Object>BUS_CTRL</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>ap_clk</name>
<Object>predictor2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst_n</name>
<Object>predictor2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>interrupt</name>
<Object>predictor2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>bram_Addr_A</name>
<Object>bram</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>bram</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>bram_EN_A</name>
<Object>bram</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>bram</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>bram_WEN_A</name>
<Object>bram</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>bram</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>bram_Din_A</name>
<Object>bram</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>bram</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>bram_Dout_A</name>
<Object>bram</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>bram</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>bram_Clk_A</name>
<Object>bram</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>bram</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>bram_Rst_A</name>
<Object>bram</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>bram</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

</profile>
