"use strict";(self.webpackChunk_nand2tetris_web=self.webpackChunk_nand2tetris_web||[]).push([[535],{6535:(t,n,e)=>{e.r(n),e.d(n,{ASM_PROJECTS:()=>F,Assignments:()=>E,BUILTIN_CHIP_PROJECTS:()=>P,CHIP_ORDER:()=>I,CHIP_PROJECTS:()=>D,ChipProjects:()=>w,VM_PROJECTS:()=>N,VmProjects:()=>S,resetFiles:()=>C});var s={};e.r(s),e.d(s,{BUILTIN_CHIPS:()=>l,CHIPS:()=>r,resetFiles:()=>c});var u={};e.r(u),e.d(u,{BUILTIN_CHIPS:()=>k,CHIPS:()=>B,resetFiles:()=>v});var o={};e.r(o),e.d(o,{BUILTIN_CHIPS:()=>h,CHIPS:()=>m,resetFiles:()=>y});var a={};e.r(a),e.d(a,{BUILTIN_CHIPS:()=>A,CHIPS:()=>M,resetFiles:()=>R});var d={};e.r(d),e.d(d,{VMS:()=>x,resetFiles:()=>b});var p={};e.r(p),e.d(p,{VMS:()=>T,resetFiles:()=>g});var i=e(2608);const r={Not:{"Not.hdl":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/01/Not.hdl\n/**\n * Not gate:\n * if (in == 0) out = 1, else out = 0\n */\n\nCHIP Not {\n    IN in;\n    OUT out;\n\n    PARTS:\n    //// Replace this comment with your code.\n}',"Not.tst":"output-list in%B3.1.3 out%B3.1.3;\n\nset in 0, eval, output;\nset in 1, eval, output;","Not.cmp":"|  in   |  out  |\n|   0   |   1   |\n|   1   |   0   |"},And:{"And.hdl":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/01/And.hdl\n /**\n * And gate:\n * if ((a == 1) and (b == 1)) out = 1, else out = 0 \n */\nCHIP And {\n    IN a, b;\n    OUT out;\n    \n    PARTS:\n    //// Replace this comment with your code.\n}',"And.tst":"output-list a%B3.1.3 b%B3.1.3 out%B3.1.3;\nset a 0, set b 0, eval, output;\nset a 0, set b 1, eval, output;\nset a 1, set b 0, eval, output;\nset a 1, set b 1, eval, output;","And.cmp":"|   a   |   b   |  out  |\n|   0   |   0   |   0   |\n|   0   |   1   |   0   |\n|   1   |   0   |   0   |\n|   1   |   1   |   1   |"},Or:{"Or.hdl":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/01/Or.hdl\n/**\n * Or gate:\n * if ((a == 1) or (b == 1)) out = 1, else out = 0 \n */\nCHIP Or {\n    IN a, b;\n    OUT out;\n\n    PARTS:\n    //// Replace this comment with your code.\n}',"Or.tst":"output-list a%B3.1.3 b%B3.1.3 out%B3.1.3;\n\nset a 0, set b 0, eval, output;\nset a 0, set b 1, eval, output;\nset a 1, set b 0, eval, output;\nset a 1, set b 1, eval, output;","Or.cmp":"|   a   |   b   |  out  |\n|   0   |   0   |   0   |\n|   0   |   1   |   1   |\n|   1   |   0   |   1   |\n|   1   |   1   |   1   |"},Xor:{"Xor.hdl":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/01/Xor.hdl\n/**\n * Exclusive-or gate:\n * out = (not(a) and b) or (a and not(b))\n */\nCHIP Xor {\n    IN a, b;\n    OUT out;\n\n    PARTS:\n    //// Replace this comment with your code.\n}',"Xor.tst":"output-list a%B3.1.3 b%B3.1.3 out%B3.1.3;\n\nset a 0, set b 0, eval, output;\nset a 0, set b 1, eval, output;\nset a 1, set b 0, eval, output;\nset a 1, set b 1, eval, output;","Xor.cmp":"|   a   |   b   |  out  |\n|   0   |   0   |   0   |\n|   0   |   1   |   1   |\n|   1   |   0   |   1   |\n|   1   |   1   |   0   |"},Mux:{"Mux.hdl":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/01/Mux.hdl\n/** \n * Multiplexor:\n * if (sel == 0) out = a, else out = b\n */\nCHIP Mux {\n    IN a, b, sel;\n    OUT out;\n\n    PARTS:\n    //// Replace this comment with your code.\n}',"Mux.tst":"output-list a%B3.1.3 b%B3.1.3 sel%B3.1.3 out%B3.1.3;\n\nset a 0, set b 0, set sel 0, eval, output;\nset sel 1, eval, output;\n\nset a 0, set b 1, set sel 0, eval, output;\nset sel 1, eval, output;\n\nset a 1, set b 0, set sel 0, eval, output;\nset sel 1, eval, output;\n\nset a 1, set b 1, set sel 0, eval, output;\nset sel 1, eval, output;","Mux.cmp":"|   a   |   b   |  sel  |  out  |\n|   0   |   0   |   0   |   0   |\n|   0   |   0   |   1   |   0   |\n|   0   |   1   |   0   |   0   |\n|   0   |   1   |   1   |   1   |\n|   1   |   0   |   0   |   1   |\n|   1   |   0   |   1   |   0   |\n|   1   |   1   |   0   |   1   |\n|   1   |   1   |   1   |   1   |"},DMux:{"DMux.hdl":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/01/DMux.hdl\n /**\n * Demultiplexor:\n * [a, b] = [in, 0] if sel == 0\n *          [0, in] if sel == 1\n */\nCHIP DMux {\n    IN in, sel;\n    OUT a, b;\n\n    PARTS:\n    //// Replace this comment with your code.\n}',"DMux.tst":"output-list in%B3.1.3 sel%B3.1.3 a%B3.1.3 b%B3.1.3;\n\nset in 0, set sel 0, eval, output;\nset sel 1, eval, output;\n\nset in 1, set sel 0, eval, output;\nset sel 1, eval, output;","DMux.cmp":"|  in   |  sel  |   a   |   b   |\n|   0   |   0   |   0   |   0   |\n|   0   |   1   |   0   |   0   |\n|   1   |   0   |   1   |   0   |\n|   1   |   1   |   0   |   1   |"},Not16:{"Not16.hdl":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/01/Not16.hdl\n/**\n * 16-bit Not gate:\n * for i = 0, ..., 15:\n * out[i] = Not(a[i])\n */\nCHIP Not16 {\n    IN in[16];\n    OUT out[16];\n\n    PARTS:\n    //// Replace this comment with your code.\n}',"Not16.tst":"output-list in%B1.16.1 out%B1.16.1;\nset in %B0000000000000000, eval, output;\nset in %B1111111111111111, eval, output;\nset in %B1010101010101010, eval, output;\nset in %B0011110011000011, eval, output;\nset in %B0001001000110100, eval, output;","Not16.cmp":"|        in        |       out        |\n| 0000000000000000 | 1111111111111111 |\n| 1111111111111111 | 0000000000000000 |\n| 1010101010101010 | 0101010101010101 |\n| 0011110011000011 | 1100001100111100 |\n| 0001001000110100 | 1110110111001011 |"},And16:{"And16.hdl":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/01/And16.hdl\n/**\n * 16-bit bitwise And gate:\n * for i = 0, ..., 15:\n * out[i] = a[i] And b[i] \n */\nCHIP And16 {\n    IN a[16], b[16];\n    OUT out[16];\n\n    PARTS:\n    //// Replace this comment with your code.\n}',"And16.tst":"output-list a%B1.16.1 b%B1.16.1 out%B1.16.1;\n\nset a %B0000000000000000, set b %B0000000000000000, eval, output;\nset a %B0000000000000000, set b %B1111111111111111, eval, output;\nset a %B1111111111111111, set b %B1111111111111111, eval, output;\nset a %B1010101010101010, set b %B0101010101010101, eval, output;\nset a %B0011110011000011, set b %B0000111111110000, eval, output;\nset a %B0001001000110100, set b %B1001100001110110, eval, output;","And16.cmp":"|        a         |        b         |       out        |\n| 0000000000000000 | 0000000000000000 | 0000000000000000 |\n| 0000000000000000 | 1111111111111111 | 0000000000000000 |\n| 1111111111111111 | 1111111111111111 | 1111111111111111 |\n| 1010101010101010 | 0101010101010101 | 0000000000000000 |\n| 0011110011000011 | 0000111111110000 | 0000110011000000 |\n| 0001001000110100 | 1001100001110110 | 0001000000110100 |"},Or16:{"Or16.hdl":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/01/Or16.hdl\n/**\n * 16-bit bitwise Or gate:\n * for i = 0, ..., 15:\n * out[i] = a[i] Or b[i] \n */\nCHIP Or16 {\n    IN a[16], b[16];\n    OUT out[16];\n\n    PARTS:\n    //// Replace this comment with your code.\n}',"Or16.tst":"output-list a%B1.16.1 b%B1.16.1 out%B1.16.1;\nset a %B0000000000000000, set b %B0000000000000000, eval, output;\nset a %B0000000000000000, set b %B1111111111111111, eval, output;\nset a %B1111111111111111, set b %B1111111111111111, eval, output;\nset a %B1010101010101010, set b %B0101010101010101, eval, output;\nset a %B0011110011000011, set b %B0000111111110000, eval, output;\nset a %B0001001000110100, set b %B1001100001110110, eval, output;","Or16.cmp":"|        a         |        b         |       out        |\n| 0000000000000000 | 0000000000000000 | 0000000000000000 |\n| 0000000000000000 | 1111111111111111 | 1111111111111111 |\n| 1111111111111111 | 1111111111111111 | 1111111111111111 |\n| 1010101010101010 | 0101010101010101 | 1111111111111111 |\n| 0011110011000011 | 0000111111110000 | 0011111111110011 |\n| 0001001000110100 | 1001100001110110 | 1001101001110110 |"},Mux16:{"Mux16.hdl":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/01/Mux16.hdl\n/**\n * 16-bit multiplexor: \n * for i = 0, ..., 15:\n * if (sel == 0) out[i] = a[i], else out[i] = b[i]\n */\nCHIP Mux16 {\n    IN a[16], b[16], sel;\n    OUT out[16];\n\n    PARTS:\n    //// Replace this comment with your code.\n}',"Mux16.tst":"output-list a%B1.16.1 b%B1.16.1 sel%D2.1.2 out%B1.16.1;\n\nset a 0, set b 0, set sel 0, eval, output;\nset sel 1, eval, output;\n\nset a %B0000000000000000, set b %B0001001000110100, set sel 0, eval, output;\nset sel 1, eval, output;\n\nset a %B1001100001110110, set b %B0000000000000000, set sel 0, eval, output;\nset sel 1, eval, output;\n\nset a %B1010101010101010, set b %B0101010101010101, set sel 0, eval, output;\nset sel 1, eval, output;","Mux16.cmp":"|        a         |        b         | sel |       out        |\n| 0000000000000000 | 0000000000000000 |  0  | 0000000000000000 |\n| 0000000000000000 | 0000000000000000 |  1  | 0000000000000000 |\n| 0000000000000000 | 0001001000110100 |  0  | 0000000000000000 |\n| 0000000000000000 | 0001001000110100 |  1  | 0001001000110100 |\n| 1001100001110110 | 0000000000000000 |  0  | 1001100001110110 |\n| 1001100001110110 | 0000000000000000 |  1  | 0000000000000000 |\n| 1010101010101010 | 0101010101010101 |  0  | 1010101010101010 |\n| 1010101010101010 | 0101010101010101 |  1  | 0101010101010101 |"},Mux4Way16:{"Mux4Way16.hdl":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/01/Mux4Way16.hdl\n/**\n * 4-way 16-bit multiplexor:\n * out = a if sel == 00\n *       b if sel == 01\n *       c if sel == 10\n *       d if sel == 11\n */\nCHIP Mux4Way16 {\n    IN a[16], b[16], c[16], d[16], sel[2];\n    OUT out[16];\n    \n    PARTS:\n    //// Replace this comment with your code.\n}',"Mux4Way16.tst":"output-list a%B1.16.1 b%B1.16.1 c%B1.16.1 d%B1.16.1 sel%B2.2.2 out%B1.16.1;\n\nset a 0, set b 0, set c 0, set d 0, set sel 0, eval, output;\nset sel 1, eval, output;\nset sel 2, eval, output;\nset sel 3, eval, output;\n\nset a %B0001001000110100, set b %B1001100001110110, set c %B1010101010101010, set d %B0101010101010101, set sel 0, eval, output;\nset sel 1, eval, output;\nset sel 2, eval, output;\nset sel 3, eval, output;","Mux4Way16.cmp":"|        a         |        b         |        c         |        d         | sel  |       out        |\n| 0000000000000000 | 0000000000000000 | 0000000000000000 | 0000000000000000 |  00  | 0000000000000000 |\n| 0000000000000000 | 0000000000000000 | 0000000000000000 | 0000000000000000 |  01  | 0000000000000000 |\n| 0000000000000000 | 0000000000000000 | 0000000000000000 | 0000000000000000 |  10  | 0000000000000000 |\n| 0000000000000000 | 0000000000000000 | 0000000000000000 | 0000000000000000 |  11  | 0000000000000000 |\n| 0001001000110100 | 1001100001110110 | 1010101010101010 | 0101010101010101 |  00  | 0001001000110100 |\n| 0001001000110100 | 1001100001110110 | 1010101010101010 | 0101010101010101 |  01  | 1001100001110110 |\n| 0001001000110100 | 1001100001110110 | 1010101010101010 | 0101010101010101 |  10  | 1010101010101010 |\n| 0001001000110100 | 1001100001110110 | 1010101010101010 | 0101010101010101 |  11  | 0101010101010101 |"},Mux8Way16:{"Mux8Way16.hdl":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/01/Mux8Way16.hdl\n/**\n * 8-way 16-bit multiplexor:\n * out = a if sel == 000\n *       b if sel == 001\n *       ...\n *       h if sel == 111\n */\nCHIP Mux8Way16 {\n    IN a[16], b[16], c[16], d[16],\n       e[16], f[16], g[16], h[16],\n       sel[3];\n    OUT out[16];\n\n    PARTS:\n    //// Replace this comment with your code.\n}',"Mux8Way16.tst":"output-list a%B1.16.1 b%B1.16.1 c%B1.16.1 d%B1.16.1 e%B1.16.1 f%B1.16.1 g%B1.16.1 h%B1.16.1 sel%B2.3.2 out%B1.16.1;\n\nset a 0, set b 0, set c 0, set d 0, set e 0, set f 0, set g 0, set h 0, set sel 0, eval, output;\nset sel 1, eval, output;\nset sel 2, eval, output;\nset sel 3, eval, output;\nset sel 4, eval, output;\nset sel 5, eval, output;\nset sel 6, eval, output;\nset sel 7, eval, output;\n\nset a %B0001001000110100, set b %B0010001101000101, set c %B0011010001010110, set d %B0100010101100111, set e %B0101011001111000, set f %B0110011110001001, set g %B0111100010011010, set h %B1000100110101011, set sel 0, eval, output;\nset sel 1, eval, output;\nset sel 2, eval, output;\nset sel 3, eval, output;\nset sel 4, eval, output;\nset sel 5, eval, output;\nset sel 6, eval, output;\nset sel 7, eval, output;","Mux8Way16.cmp":"|        a         |        b         |        c         |        d         |        e         |        f         |        g         |        h         |  sel  |       out        |\n| 0000000000000000 | 0000000000000000 | 0000000000000000 | 0000000000000000 | 0000000000000000 | 0000000000000000 | 0000000000000000 | 0000000000000000 |  000  | 0000000000000000 |\n| 0000000000000000 | 0000000000000000 | 0000000000000000 | 0000000000000000 | 0000000000000000 | 0000000000000000 | 0000000000000000 | 0000000000000000 |  001  | 0000000000000000 |\n| 0000000000000000 | 0000000000000000 | 0000000000000000 | 0000000000000000 | 0000000000000000 | 0000000000000000 | 0000000000000000 | 0000000000000000 |  010  | 0000000000000000 |\n| 0000000000000000 | 0000000000000000 | 0000000000000000 | 0000000000000000 | 0000000000000000 | 0000000000000000 | 0000000000000000 | 0000000000000000 |  011  | 0000000000000000 |\n| 0000000000000000 | 0000000000000000 | 0000000000000000 | 0000000000000000 | 0000000000000000 | 0000000000000000 | 0000000000000000 | 0000000000000000 |  100  | 0000000000000000 |\n| 0000000000000000 | 0000000000000000 | 0000000000000000 | 0000000000000000 | 0000000000000000 | 0000000000000000 | 0000000000000000 | 0000000000000000 |  101  | 0000000000000000 |\n| 0000000000000000 | 0000000000000000 | 0000000000000000 | 0000000000000000 | 0000000000000000 | 0000000000000000 | 0000000000000000 | 0000000000000000 |  110  | 0000000000000000 |\n| 0000000000000000 | 0000000000000000 | 0000000000000000 | 0000000000000000 | 0000000000000000 | 0000000000000000 | 0000000000000000 | 0000000000000000 |  111  | 0000000000000000 |\n| 0001001000110100 | 0010001101000101 | 0011010001010110 | 0100010101100111 | 0101011001111000 | 0110011110001001 | 0111100010011010 | 1000100110101011 |  000  | 0001001000110100 |\n| 0001001000110100 | 0010001101000101 | 0011010001010110 | 0100010101100111 | 0101011001111000 | 0110011110001001 | 0111100010011010 | 1000100110101011 |  001  | 0010001101000101 |\n| 0001001000110100 | 0010001101000101 | 0011010001010110 | 0100010101100111 | 0101011001111000 | 0110011110001001 | 0111100010011010 | 1000100110101011 |  010  | 0011010001010110 |\n| 0001001000110100 | 0010001101000101 | 0011010001010110 | 0100010101100111 | 0101011001111000 | 0110011110001001 | 0111100010011010 | 1000100110101011 |  011  | 0100010101100111 |\n| 0001001000110100 | 0010001101000101 | 0011010001010110 | 0100010101100111 | 0101011001111000 | 0110011110001001 | 0111100010011010 | 1000100110101011 |  100  | 0101011001111000 |\n| 0001001000110100 | 0010001101000101 | 0011010001010110 | 0100010101100111 | 0101011001111000 | 0110011110001001 | 0111100010011010 | 1000100110101011 |  101  | 0110011110001001 |\n| 0001001000110100 | 0010001101000101 | 0011010001010110 | 0100010101100111 | 0101011001111000 | 0110011110001001 | 0111100010011010 | 1000100110101011 |  110  | 0111100010011010 |\n| 0001001000110100 | 0010001101000101 | 0011010001010110 | 0100010101100111 | 0101011001111000 | 0110011110001001 | 0111100010011010 | 1000100110101011 |  111  | 1000100110101011 |"},DMux4Way:{"DMux4Way.hdl":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/01/DMux4Way.hdl\n/**\n * 4-way demultiplexor:\n * [a, b, c, d] = [in, 0, 0, 0] if sel == 00\n *                [0, in, 0, 0] if sel == 01\n *                [0, 0, in, 0] if sel == 10\n *                [0, 0, 0, in] if sel == 11\n */\nCHIP DMux4Way {\n    IN in, sel[2];\n    OUT a, b, c, d;\n\n    PARTS:\n    //// Replace this comment with your code.\n}',"DMux4Way.tst":"output-list in%B2.1.2 sel%B2.2.2 a%B2.1.2 b%B2.1.2 c%B2.1.2 d%B2.1.2;\n\nset in 0, set sel %B00, eval, output;\nset sel %B01, eval, output;\nset sel %B10, eval, output;\nset sel %B11, eval, output;\n\nset in 1, set sel %B00, eval, output;\nset sel %B01, eval, output;\nset sel %B10, eval, output;\nset sel %B11, eval, output;","DMux4Way.cmp":"| in  | sel  |  a  |  b  |  c  |  d  |\n|  0  |  00  |  0  |  0  |  0  |  0  |\n|  0  |  01  |  0  |  0  |  0  |  0  |\n|  0  |  10  |  0  |  0  |  0  |  0  |\n|  0  |  11  |  0  |  0  |  0  |  0  |\n|  1  |  00  |  1  |  0  |  0  |  0  |\n|  1  |  01  |  0  |  1  |  0  |  0  |\n|  1  |  10  |  0  |  0  |  1  |  0  |\n|  1  |  11  |  0  |  0  |  0  |  1  |"},DMux8Way:{"DMux8Way.hdl":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/01/DMux8Way.hdl\n/**\n * 8-way demultiplexor:\n * [a, b, c, d, e, f, g, h] = [in, 0, 0, 0, 0, 0, 0, 0] if sel == 000\n *                            [0, in, 0, 0, 0, 0, 0, 0] if sel == 001\n *                            ...\n *                            [0, 0, 0, 0, 0, 0, 0, in] if sel == 111\n */\nCHIP DMux8Way {\n    IN in, sel[3];\n    OUT a, b, c, d, e, f, g, h;\n\n    PARTS:\n    //// Replace this comment with your code.\n}',"DMux8Way.tst":"output-list in%B2.1.2 sel%B2.2.2 a%B2.1.2 b%B2.1.2 c%B2.1.2 d%B2.1.2 e%B2.1.2 f%B2.1.2 g%B2.1.2 h%B2.1.2;\n\nset in 0, set sel %B000, eval, output;\nset sel %B001, eval, output;\nset sel %B010, eval, output;\nset sel %B011, eval, output;\nset sel %B100, eval, output;\nset sel %B101, eval, output;\nset sel %B110, eval, output;\nset sel %B111, eval, output;\n\nset in 1, set sel %B000, eval, output;\nset sel %B001, eval, output;\nset sel %B010, eval, output;\nset sel %B011, eval, output;\nset sel %B100, eval, output;\nset sel %B101, eval, output;\nset sel %B110, eval, output;\nset sel %B111, eval, output;","DMux8Way.cmp":"| in  | sel  |  a  |  b  |  c  |  d  |  e  |  f  |  g  |  h  |\n|  0  |  00  |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  0  |\n|  0  |  01  |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  0  |\n|  0  |  10  |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  0  |\n|  0  |  11  |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  0  |\n|  0  |  00  |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  0  |\n|  0  |  01  |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  0  |\n|  0  |  10  |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  0  |\n|  0  |  11  |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  0  |\n|  1  |  00  |  1  |  0  |  0  |  0  |  0  |  0  |  0  |  0  |\n|  1  |  01  |  0  |  1  |  0  |  0  |  0  |  0  |  0  |  0  |\n|  1  |  10  |  0  |  0  |  1  |  0  |  0  |  0  |  0  |  0  |\n|  1  |  11  |  0  |  0  |  0  |  1  |  0  |  0  |  0  |  0  |\n|  1  |  00  |  0  |  0  |  0  |  0  |  1  |  0  |  0  |  0  |\n|  1  |  01  |  0  |  0  |  0  |  0  |  0  |  1  |  0  |  0  |\n|  1  |  10  |  0  |  0  |  0  |  0  |  0  |  0  |  1  |  0  |\n|  1  |  11  |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  1  |"},Or8Way:{"Or8Way.hdl":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/01/Or8Way.hdl\n/**\n * 8-way Or gate: \n * out = in[0] Or in[1] Or ... Or in[7]\n */\nCHIP Or8Way {\n    IN in[8];\n    OUT out;\n\n    PARTS:\n    //// Replace this comment with your code.\n}',"Or8Way.tst":"output-list in%B2.8.2 out%B2.1.2;\n\nset in %B00000000, eval, output;\nset in %B11111111, eval, output;\nset in %B00010000, eval, output;\nset in %B00000001, eval, output;\nset in %B00100110, eval, output;","Or8Way.cmp":"|     in     | out |\n|  00000000  |  0  |\n|  11111111  |  1  |\n|  00010000  |  1  |\n|  00000001  |  1  |\n|  00100110  |  1  |"}},l={Nand:'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/01/Nand.hdl\n/**\n * Nand gate:\n * if ((a == 1) and (b == 1)) out = 0, else out = 1 \n */\nCHIP Nand {\n    IN  a, b;\n    OUT out;\n\n    PARTS:\n    BUILTIN Nand;\n}'};async function c(t){await t.pushd("/projects/01"),await(0,i.mc)(t,r),await t.popd()}const B={HalfAdder:{"HalfAdder.hdl":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/02/HalfAdder.hdl\n/**\n * Computes the sum of two bits.\n */\nCHIP HalfAdder {\n    IN a, b;    // 1-bit inputs\n    OUT sum,    // Right bit of a + b \n        carry;  // Left bit of a + b\n\n    PARTS:\n    //// Replace this comment with your code.\n}',"HalfAdder.tst":"output-list a%B3.1.3 b%B3.1.3 sum%B3.1.3 carry%B3.1.3;\n\nset a 0,\nset b 0,\neval,\noutput;\n\nset a 0,\nset b 1,\neval,\noutput;\n\nset a 1,\nset b 0,\neval,\noutput;\n\nset a 1,\nset b 1,\neval,\noutput;","HalfAdder.cmp":"|   a   |   b   |  sum  | carry |\n|   0   |   0   |   0   |   0   |\n|   0   |   1   |   1   |   0   |\n|   1   |   0   |   1   |   0   |\n|   1   |   1   |   0   |   1   |"},FullAdder:{"FullAdder.hdl":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/02/FullAdder.hdl\n/**\n * Computes the sum of three bits.\n */\nCHIP FullAdder {\n    IN a, b, c;  // 1-bit inputs\n    OUT sum,     // Right bit of a + b + c\n        carry;   // Left bit of a + b + c\n\n    PARTS:\n    //// Replace this comment with your code.\n}',"FullAdder.tst":"output-list a%B3.1.3 b%B3.1.3 c%B3.1.3 sum%B3.1.3 carry%B3.1.3;\n\nset a 0,\nset b 0,\nset c 0,\neval,\noutput;\n\nset c 1,\neval,\noutput;\n\nset b 1,\nset c 0,\neval,\noutput;\n\nset c 1,\neval,\noutput;\n\nset a 1,\nset b 0,\nset c 0,\neval,\noutput;\n\nset c 1,\neval,\noutput;\n\nset b 1,\nset c 0,\neval,\noutput;\n\nset c 1,\neval,\noutput;","FullAdder.cmp":"|   a   |   b   |   c   |  sum  | carry |\n|   0   |   0   |   0   |   0   |   0   |\n|   0   |   0   |   1   |   1   |   0   |\n|   0   |   1   |   0   |   1   |   0   |\n|   0   |   1   |   1   |   0   |   1   |\n|   1   |   0   |   0   |   1   |   0   |\n|   1   |   0   |   1   |   0   |   1   |\n|   1   |   1   |   0   |   0   |   1   |\n|   1   |   1   |   1   |   1   |   1   |"},Add16:{"Add16.hdl":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/02/Add16.hdl\n/**\n * 16-bit adder: Adds two 16-bit two\'s complement values.\n * The most significant carry bit is ignored.\n */\nCHIP Add16 {\n    IN a[16], b[16];\n    OUT out[16];\n\n    PARTS:\n    //// Replace this comment with your code.\n}',"Add16.tst":"output-list a%B1.16.1 b%B1.16.1 out%B1.16.1;\n\nset a %B0000000000000000,\nset b %B0000000000000000,\neval,\noutput;\n\nset a %B0000000000000000,\nset b %B1111111111111111,\neval,\noutput;\n\nset a %B1111111111111111,\nset b %B1111111111111111,\neval,\noutput;\n\nset a %B1010101010101010,\nset b %B0101010101010101,\neval,\noutput;\n\nset a %B0011110011000011,\nset b %B0000111111110000,\neval,\noutput;\n\nset a %B0001001000110100,\nset b %B1001100001110110,\neval,\noutput;","Add16.cmp":"|        a         |        b         |       out        |\n| 0000000000000000 | 0000000000000000 | 0000000000000000 |\n| 0000000000000000 | 1111111111111111 | 1111111111111111 |\n| 1111111111111111 | 1111111111111111 | 1111111111111110 |\n| 1010101010101010 | 0101010101010101 | 1111111111111111 |\n| 0011110011000011 | 0000111111110000 | 0100110010110011 |\n| 0001001000110100 | 1001100001110110 | 1010101010101010 |"},Inc16:{"Inc16.hdl":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/02/Inc16.hdl\n/**\n * 16-bit incrementer:\n * out = in + 1\n */\nCHIP Inc16 {\n    IN in[16];\n    OUT out[16];\n\n    PARTS:\n    //// Replace this comment with your code.\n}',"Inc16.tst":"output-list in%B1.16.1 out%B1.16.1;\n\nset in %B0000000000000000,  // in = 0\neval,\noutput;\n\nset in %B1111111111111111,  // in = -1\neval,\noutput;\n\nset in %B0000000000000101,  // in = 5\neval,\noutput;\n\nset in %B1111111111111011,  // in = -5\neval,\noutput;","Inc16.cmp":"|        in        |       out        |\n| 0000000000000000 | 0000000000000001 |\n| 1111111111111111 | 0000000000000000 |\n| 0000000000000101 | 0000000000000110 |\n| 1111111111111011 | 1111111111111100 |\n"},ALUNoStat:{"ALUNoStat.hdl":"/**\n * The ALU (Arithmetic Logic Unit).\n * Computes one of the following functions:\n * x+y, x-y, y-x, 0, 1, -1, x, y, -x, -y, !x, !y,\n * x+1, y+1, x-1, y-1, x&y, x|y on two 16-bit inputs, \n * according to 6 input bits denoted zx,nx,zy,ny,f,no.\n * In addition, the ALU computes two 1-bit outputs:\n * if the ALU output == 0, zr is set to 1; otherwise zr is set to 0;\n * if the ALU output < 0, ng is set to 1; otherwise ng is set to 0.\n */\n\n// Implementation: the ALU logic manipulates the x and y inputs\n// and operates on the resulting values, as follows:\n// if (zx == 1) set x = 0        // 16-bit constant\n// if (nx == 1) set x = !x       // bitwise not\n// if (zy == 1) set y = 0        // 16-bit constant\n// if (ny == 1) set y = !y       // bitwise not\n// if (f == 1)  set out = x + y  // integer 2's complement addition\n// if (f == 0)  set out = x & y  // bitwise and\n// if (no == 1) set out = !out   // bitwise not\n// if (out == 0) set zr = 1\n// if (out < 0) set ng = 1\n\nCHIP ALU {\n    IN  \n        x[16], y[16],  // 16-bit inputs        \n        zx, // zero the x input?\n        nx, // negate the x input?\n        zy, // zero the y input?\n        ny, // negate the y input?\n        f,  // compute out = x + y (if 1) or x & y (if 0)\n        no; // negate the out output?\n\n    OUT \n        out[16]; // 16-bit output\n\n    PARTS:\n}","ALUNoStat.tst":"\n// ALU no stat tst provides a partial test of the ALU chip.\n// It IS NOT a replacement for ALU.tst.\n\n// ALU-nostat.tst tests only the computation part of the ALU.\n// The 'zr' and 'ng' status outputs are ignored.\n\n// This test lets you concentrate on getting the ALU computation right without the\n// additional task of handling the status outputs.\n\n// Once your ALU passes ALU-nostat.tst you need to test it with ALU.tst.\n// This way, any comparison failures during ALU.tst will be caused by errors in\n// the handling of the 'zr' and 'ng' status outputs.\n\noutput-list x%B1.16.1 y%B1.16.1 zx%B1.1.1 nx%B1.1.1 zy%B1.1.1 \n            ny%B1.1.1 f%B1.1.1 no%B1.1.1 out%B1.16.1;\n\nset x %B0000000000000000,\nset y %B1111111111111111,\n\nset zx 1,\nset nx 0,\nset zy 1,\nset ny 0,\nset f  1,\nset no 0,\neval,\noutput;\n\nset zx 1,\nset nx 1,\nset zy 1,\nset ny 1,\nset f  1,\nset no 1,\neval,\noutput;\n\nset zx 1,\nset nx 1,\nset zy 1,\nset ny 0,\nset f  1,\nset no 0,\neval,\noutput;\n\nset zx 0,\nset nx 0,\nset zy 1,\nset ny 1,\nset f  0,\nset no 0,\neval,\noutput;\n\nset zx 1,\nset nx 1,\nset zy 0,\nset ny 0,\nset f  0,\nset no 0,\neval,\noutput;\n\nset zx 0,\nset nx 0,\nset zy 1,\nset ny 1,\nset f  0,\nset no 1,\neval,\noutput;\n\nset zx 1,\nset nx 1,\nset zy 0,\nset ny 0,\nset f  0,\nset no 1,\neval,\noutput;\n\nset zx 0,\nset nx 0,\nset zy 1,\nset ny 1,\nset f  1,\nset no 1,\neval,\noutput;\n\nset zx 1,\nset nx 1,\nset zy 0,\nset ny 0,\nset f  1,\nset no 1,\neval,\noutput;\n\nset zx 0,\nset nx 1,\nset zy 1,\nset ny 1,\nset f  1,\nset no 1,\neval,\noutput;\n\nset zx 1,\nset nx 1,\nset zy 0,\nset ny 1,\nset f  1,\nset no 1,\neval,\noutput;\n\nset zx 0,\nset nx 0,\nset zy 1,\nset ny 1,\nset f  1,\nset no 0,\neval,\noutput;\n\nset zx 1,\nset nx 1,\nset zy 0,\nset ny 0,\nset f  1,\nset no 0,\neval,\noutput;\n\nset zx 0,\nset nx 0,\nset zy 0,\nset ny 0,\nset f  1,\nset no 0,\neval,\noutput;\n\nset zx 0,\nset nx 1,\nset zy 0,\nset ny 0,\nset f  1,\nset no 1,\neval,\noutput;\n\nset zx 0,\nset nx 0,\nset zy 0,\nset ny 1,\nset f  1,\nset no 1,\neval,\noutput;\n\nset zx 0,\nset nx 0,\nset zy 0,\nset ny 0,\nset f  0,\nset no 0,\neval,\noutput;\n\nset zx 0,\nset nx 1,\nset zy 0,\nset ny 1,\nset f  0,\nset no 1,\neval,\noutput;\n\nset x %B101101110100000,\nset y %B001111011010010,\n\nset zx 1,\nset nx 0,\nset zy 1,\nset ny 0,\nset f  1,\nset no 0,\neval,\noutput;\n\nset zx 1,\nset nx 1,\nset zy 1,\nset ny 1,\nset f  1,\nset no 1,\neval,\noutput;\n\nset zx 1,\nset nx 1,\nset zy 1,\nset ny 0,\nset f  1,\nset no 0,\neval,\noutput;\n\nset zx 0,\nset nx 0,\nset zy 1,\nset ny 1,\nset f  0,\nset no 0,\neval,\noutput;\n\nset zx 1,\nset nx 1,\nset zy 0,\nset ny 0,\nset f  0,\nset no 0,\neval,\noutput;\n\nset zx 0,\nset nx 0,\nset zy 1,\nset ny 1,\nset f  0,\nset no 1,\neval,\noutput;\n\nset zx 1,\nset nx 1,\nset zy 0,\nset ny 0,\nset f  0,\nset no 1,\neval,\noutput;\n\nset zx 0,\nset nx 0,\nset zy 1,\nset ny 1,\nset f  1,\nset no 1,\neval,\noutput;\n\nset zx 1,\nset nx 1,\nset zy 0,\nset ny 0,\nset f  1,\nset no 1,\neval,\noutput;\n\nset zx 0,\nset nx 1,\nset zy 1,\nset ny 1,\nset f  1,\nset no 1,\neval,\noutput;\n\nset zx 1,\nset nx 1,\nset zy 0,\nset ny 1,\nset f  1,\nset no 1,\neval,\noutput;\n\nset zx 0,\nset nx 0,\nset zy 1,\nset ny 1,\nset f  1,\nset no 0,\neval,\noutput;\n\nset zx 1,\nset nx 1,\nset zy 0,\nset ny 0,\nset f  1,\nset no 0,\neval,\noutput;\n\nset zx 0,\nset nx 0,\nset zy 0,\nset ny 0,\nset f  1,\nset no 0,\neval,\noutput;\n\nset zx 0,\nset nx 1,\nset zy 0,\nset ny 0,\nset f  1,\nset no 1,\neval,\noutput;\n\nset zx 0,\nset nx 0,\nset zy 0,\nset ny 1,\nset f  1,\nset no 1,\neval,\noutput;\n\nset zx 0,\nset nx 0,\nset zy 0,\nset ny 0,\nset f  0,\nset no 0,\neval,\noutput;\n\nset zx 0,\nset nx 1,\nset zy 0,\nset ny 1,\nset f  0,\nset no 1,\neval,\noutput;","ALUNoStat.cmp":"|        x         |        y         |zx |nx |zy |ny | f |no |       out        |\n| 0000000000000000 | 1111111111111111 | 1 | 0 | 1 | 0 | 1 | 0 | 0000000000000000 |\n| 0000000000000000 | 1111111111111111 | 1 | 1 | 1 | 1 | 1 | 1 | 0000000000000001 |\n| 0000000000000000 | 1111111111111111 | 1 | 1 | 1 | 0 | 1 | 0 | 1111111111111111 |\n| 0000000000000000 | 1111111111111111 | 0 | 0 | 1 | 1 | 0 | 0 | 0000000000000000 |\n| 0000000000000000 | 1111111111111111 | 1 | 1 | 0 | 0 | 0 | 0 | 1111111111111111 |\n| 0000000000000000 | 1111111111111111 | 0 | 0 | 1 | 1 | 0 | 1 | 1111111111111111 |\n| 0000000000000000 | 1111111111111111 | 1 | 1 | 0 | 0 | 0 | 1 | 0000000000000000 |\n| 0000000000000000 | 1111111111111111 | 0 | 0 | 1 | 1 | 1 | 1 | 0000000000000000 |\n| 0000000000000000 | 1111111111111111 | 1 | 1 | 0 | 0 | 1 | 1 | 0000000000000001 |\n| 0000000000000000 | 1111111111111111 | 0 | 1 | 1 | 1 | 1 | 1 | 0000000000000001 |\n| 0000000000000000 | 1111111111111111 | 1 | 1 | 0 | 1 | 1 | 1 | 0000000000000000 |\n| 0000000000000000 | 1111111111111111 | 0 | 0 | 1 | 1 | 1 | 0 | 1111111111111111 |\n| 0000000000000000 | 1111111111111111 | 1 | 1 | 0 | 0 | 1 | 0 | 1111111111111110 |\n| 0000000000000000 | 1111111111111111 | 0 | 0 | 0 | 0 | 1 | 0 | 1111111111111111 |\n| 0000000000000000 | 1111111111111111 | 0 | 1 | 0 | 0 | 1 | 1 | 0000000000000001 |\n| 0000000000000000 | 1111111111111111 | 0 | 0 | 0 | 1 | 1 | 1 | 1111111111111111 |\n| 0000000000000000 | 1111111111111111 | 0 | 0 | 0 | 0 | 0 | 0 | 0000000000000000 |\n| 0000000000000000 | 1111111111111111 | 0 | 1 | 0 | 1 | 0 | 1 | 1111111111111111 |\n| 0101101110100000 | 0001111011010010 | 1 | 0 | 1 | 0 | 1 | 0 | 0000000000000000 |\n| 0101101110100000 | 0001111011010010 | 1 | 1 | 1 | 1 | 1 | 1 | 0000000000000001 |\n| 0101101110100000 | 0001111011010010 | 1 | 1 | 1 | 0 | 1 | 0 | 1111111111111111 |\n| 0101101110100000 | 0001111011010010 | 0 | 0 | 1 | 1 | 0 | 0 | 0101101110100000 |\n| 0101101110100000 | 0001111011010010 | 1 | 1 | 0 | 0 | 0 | 0 | 0001111011010010 |\n| 0101101110100000 | 0001111011010010 | 0 | 0 | 1 | 1 | 0 | 1 | 1010010001011111 |\n| 0101101110100000 | 0001111011010010 | 1 | 1 | 0 | 0 | 0 | 1 | 1110000100101101 |\n| 0101101110100000 | 0001111011010010 | 0 | 0 | 1 | 1 | 1 | 1 | 1010010001100000 |\n| 0101101110100000 | 0001111011010010 | 1 | 1 | 0 | 0 | 1 | 1 | 1110000100101110 |\n| 0101101110100000 | 0001111011010010 | 0 | 1 | 1 | 1 | 1 | 1 | 0101101110100001 |\n| 0101101110100000 | 0001111011010010 | 1 | 1 | 0 | 1 | 1 | 1 | 0001111011010011 |\n| 0101101110100000 | 0001111011010010 | 0 | 0 | 1 | 1 | 1 | 0 | 0101101110011111 |\n| 0101101110100000 | 0001111011010010 | 1 | 1 | 0 | 0 | 1 | 0 | 0001111011010001 |\n| 0101101110100000 | 0001111011010010 | 0 | 0 | 0 | 0 | 1 | 0 | 0111101001110010 |\n| 0101101110100000 | 0001111011010010 | 0 | 1 | 0 | 0 | 1 | 1 | 0011110011001110 |\n| 0101101110100000 | 0001111011010010 | 0 | 0 | 0 | 1 | 1 | 1 | 1100001100110010 |\n| 0101101110100000 | 0001111011010010 | 0 | 0 | 0 | 0 | 0 | 0 | 0001101010000000 |\n| 0101101110100000 | 0001111011010010 | 0 | 1 | 0 | 1 | 0 | 1 | 0101111111110010 |\n"},ALU:{"ALU.hdl":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/02/ALU.hdl\n/**\n * ALU (Arithmetic Logic Unit):\n * Computes out = one of the following functions:\n *                0, 1, -1,\n *                x, y, !x, !y, -x, -y,\n *                x + 1, y + 1, x - 1, y - 1,\n *                x + y, x - y, y - x,\n *                x & y, x | y\n * on the 16-bit inputs x, y,\n * according to the input bits zx, nx, zy, ny, f, no.\n * In addition, computes the two output bits:\n * if (out == 0) zr = 1, else zr = 0\n * if (out < 0)  ng = 1, else ng = 0\n */\n// Implementation: Manipulates the x and y inputs\n// and operates on the resulting values, as follows:\n// if (zx == 1) sets x = 0        // 16-bit constant\n// if (nx == 1) sets x = !x       // bitwise not\n// if (zy == 1) sets y = 0        // 16-bit constant\n// if (ny == 1) sets y = !y       // bitwise not\n// if (f == 1)  sets out = x + y  // integer 2\'s complement addition\n// if (f == 0)  sets out = x & y  // bitwise and\n// if (no == 1) sets out = !out   // bitwise not\n\nCHIP ALU {\n    IN  \n        x[16], y[16],  // 16-bit inputs        \n        zx, // zero the x input?\n        nx, // negate the x input?\n        zy, // zero the y input?\n        ny, // negate the y input?\n        f,  // compute (out = x + y) or (out = x & y)?\n        no; // negate the out output?\n    OUT \n        out[16], // 16-bit output\n        zr,      // if (out == 0) equals 1, else 0\n        ng;      // if (out < 0)  equals 1, else 0\n\n    PARTS:\n    //// Replace this comment with your code.\n}',"ALU.tst":"output-list x%B1.16.1 y%B1.16.1 zx%B1.1.1 nx%B1.1.1 zy%B1.1.1 \nny%B1.1.1 f%B1.1.1 no%B1.1.1 out%B1.16.1 zr%B1.1.1\nng%B1.1.1;\n\nset x %B0000000000000000,  // x = 0\nset y %B1111111111111111;  // y = -1\n\n// Compute 0\nset zx 1, set nx 0, set zy 1, set ny 0, set f  1, set no 0, eval, output;\n\n// Compute 1\nset zx 1, set nx 1, set zy 1, set ny 1, set f  1, set no 1, eval, output;\n\n// Compute -1\nset zx 1, set nx 1, set zy 1, set ny 0, set f  1, set no 0, eval, output;\n\n// Compute x\nset zx 0, set nx 0, set zy 1, set ny 1, set f  0, set no 0, eval, output;\n\n// Compute y\nset zx 1, set nx 1, set zy 0, set ny 0, set f  0, set no 0, eval, output;\n\n// Compute !x\nset zx 0, set nx 0, set zy 1, set ny 1, set f  0, set no 1, eval, output;\n\n// Compute !y\nset zx 1, set nx 1, set zy 0, set ny 0, set f  0, set no 1, eval, output;\n\n// Compute -x\nset zx 0, set nx 0, set zy 1, set ny 1, set f  1, set no 1, eval, output;\n\n// Compute -y\nset zx 1, set nx 1, set zy 0, set ny 0, set f  1, set no 1, eval, output;\n\n// Compute x + 1\nset zx 0, set nx 1, set zy 1, set ny 1, set f  1, set no 1, eval, output;\n\n// Compute y + 1\nset zx 1, set nx 1, set zy 0, set ny 1, set f  1, set no 1, eval, output;\n\n// Compute x - 1\nset zx 0, set nx 0, set zy 1, set ny 1, set f  1, set no 0, eval, output;\n\n// Compute y - 1\nset zx 1, set nx 1, set zy 0, set ny 0, set f  1, set no 0, eval, output;\n\n// Compute x + y\nset zx 0, set nx 0, set zy 0, set ny 0, set f  1, set no 0, eval, output;\n\n// Compute x - y\nset zx 0, set nx 1, set zy 0, set ny 0, set f  1, set no 1, eval, output;\n\n// Compute y - x\nset zx 0, set nx 0, set zy 0, set ny 1, set f  1, set no 1, eval, output;\n\n// Compute x & y\nset zx 0, set nx 0, set zy 0, set ny 0, set f  0, set no 0, eval, output;\n\n// Compute x | y\nset zx 0, set nx 1, set zy 0, set ny 1, set f  0, set no 1, eval, output;\n\nset x %B000000000010001,  // x = 17\nset y %B000000000000011;  // y =  3\n\n// Compute 0\nset zx 1, set nx 0, set zy 1, set ny 0, set f  1, set no 0, eval, output;\n\n// Compute 1\nset zx 1, set nx 1, set zy 1, set ny 1, set f  1, set no 1, eval, output;\n\n// Compute -1\nset zx 1, set nx 1, set zy 1, set ny 0, set f  1, set no 0, eval, output;\n\n// Compute x\nset zx 0, set nx 0, set zy 1, set ny 1, set f  0, set no 0, eval, output;\n\n// Compute y\nset zx 1, set nx 1, set zy 0, set ny 0, set f  0, set no 0, eval, output;\n\n// Compute !x\nset zx 0, set nx 0, set zy 1, set ny 1, set f  0, set no 1, eval, output;\n\n// Compute !y\nset zx 1, set nx 1, set zy 0, set ny 0, set f  0, set no 1, eval, output;\n\n// Compute -x\nset zx 0, set nx 0, set zy 1, set ny 1, set f  1, set no 1, eval, output;\n\n// Compute -y\nset zx 1, set nx 1, set zy 0, set ny 0, set f  1, set no 1, eval, output;\n\n// Compute x + 1\nset zx 0, set nx 1, set zy 1, set ny 1, set f  1, set no 1, eval, output;\n\n// Compute y + 1\nset zx 1, set nx 1, set zy 0, set ny 1, set f  1, set no 1, eval, output;\n\n// Compute x - 1\nset zx 0, set nx 0, set zy 1, set ny 1, set f  1, set no 0, eval, output;\n\n// Compute y - 1\nset zx 1, set nx 1, set zy 0, set ny 0, set f  1, set no 0, eval, output;\n\n// Compute x + y\nset zx 0, set nx 0, set zy 0, set ny 0, set f  1, set no 0, eval, output;\n\n// Compute x - y\nset zx 0, set nx 1, set zy 0, set ny 0, set f  1, set no 1, eval, output;\n\n// Compute y - x\nset zx 0, set nx 0, set zy 0, set ny 1, set f  1, set no 1, eval, output;\n\n// Compute x & y\nset zx 0, set nx 0, set zy 0, set ny 0, set f  0, set no 0, eval, output;\n\n// Compute x | y\nset zx 0, set nx 1, set zy 0, set ny 1, set f  0, set no 1, eval, output;","ALU.cmp":"|        x         |        y         |zx |nx |zy |ny | f |no |       out        |zr |ng |\n| 0000000000000000 | 1111111111111111 | 1 | 0 | 1 | 0 | 1 | 0 | 0000000000000000 | 1 | 0 |\n| 0000000000000000 | 1111111111111111 | 1 | 1 | 1 | 1 | 1 | 1 | 0000000000000001 | 0 | 0 |\n| 0000000000000000 | 1111111111111111 | 1 | 1 | 1 | 0 | 1 | 0 | 1111111111111111 | 0 | 1 |\n| 0000000000000000 | 1111111111111111 | 0 | 0 | 1 | 1 | 0 | 0 | 0000000000000000 | 1 | 0 |\n| 0000000000000000 | 1111111111111111 | 1 | 1 | 0 | 0 | 0 | 0 | 1111111111111111 | 0 | 1 |\n| 0000000000000000 | 1111111111111111 | 0 | 0 | 1 | 1 | 0 | 1 | 1111111111111111 | 0 | 1 |\n| 0000000000000000 | 1111111111111111 | 1 | 1 | 0 | 0 | 0 | 1 | 0000000000000000 | 1 | 0 |\n| 0000000000000000 | 1111111111111111 | 0 | 0 | 1 | 1 | 1 | 1 | 0000000000000000 | 1 | 0 |\n| 0000000000000000 | 1111111111111111 | 1 | 1 | 0 | 0 | 1 | 1 | 0000000000000001 | 0 | 0 |\n| 0000000000000000 | 1111111111111111 | 0 | 1 | 1 | 1 | 1 | 1 | 0000000000000001 | 0 | 0 |\n| 0000000000000000 | 1111111111111111 | 1 | 1 | 0 | 1 | 1 | 1 | 0000000000000000 | 1 | 0 |\n| 0000000000000000 | 1111111111111111 | 0 | 0 | 1 | 1 | 1 | 0 | 1111111111111111 | 0 | 1 |\n| 0000000000000000 | 1111111111111111 | 1 | 1 | 0 | 0 | 1 | 0 | 1111111111111110 | 0 | 1 |\n| 0000000000000000 | 1111111111111111 | 0 | 0 | 0 | 0 | 1 | 0 | 1111111111111111 | 0 | 1 |\n| 0000000000000000 | 1111111111111111 | 0 | 1 | 0 | 0 | 1 | 1 | 0000000000000001 | 0 | 0 |\n| 0000000000000000 | 1111111111111111 | 0 | 0 | 0 | 1 | 1 | 1 | 1111111111111111 | 0 | 1 |\n| 0000000000000000 | 1111111111111111 | 0 | 0 | 0 | 0 | 0 | 0 | 0000000000000000 | 1 | 0 |\n| 0000000000000000 | 1111111111111111 | 0 | 1 | 0 | 1 | 0 | 1 | 1111111111111111 | 0 | 1 |\n| 0000000000010001 | 0000000000000011 | 1 | 0 | 1 | 0 | 1 | 0 | 0000000000000000 | 1 | 0 |\n| 0000000000010001 | 0000000000000011 | 1 | 1 | 1 | 1 | 1 | 1 | 0000000000000001 | 0 | 0 |\n| 0000000000010001 | 0000000000000011 | 1 | 1 | 1 | 0 | 1 | 0 | 1111111111111111 | 0 | 1 |\n| 0000000000010001 | 0000000000000011 | 0 | 0 | 1 | 1 | 0 | 0 | 0000000000010001 | 0 | 0 |\n| 0000000000010001 | 0000000000000011 | 1 | 1 | 0 | 0 | 0 | 0 | 0000000000000011 | 0 | 0 |\n| 0000000000010001 | 0000000000000011 | 0 | 0 | 1 | 1 | 0 | 1 | 1111111111101110 | 0 | 1 |\n| 0000000000010001 | 0000000000000011 | 1 | 1 | 0 | 0 | 0 | 1 | 1111111111111100 | 0 | 1 |\n| 0000000000010001 | 0000000000000011 | 0 | 0 | 1 | 1 | 1 | 1 | 1111111111101111 | 0 | 1 |\n| 0000000000010001 | 0000000000000011 | 1 | 1 | 0 | 0 | 1 | 1 | 1111111111111101 | 0 | 1 |\n| 0000000000010001 | 0000000000000011 | 0 | 1 | 1 | 1 | 1 | 1 | 0000000000010010 | 0 | 0 |\n| 0000000000010001 | 0000000000000011 | 1 | 1 | 0 | 1 | 1 | 1 | 0000000000000100 | 0 | 0 |\n| 0000000000010001 | 0000000000000011 | 0 | 0 | 1 | 1 | 1 | 0 | 0000000000010000 | 0 | 0 |\n| 0000000000010001 | 0000000000000011 | 1 | 1 | 0 | 0 | 1 | 0 | 0000000000000010 | 0 | 0 |\n| 0000000000010001 | 0000000000000011 | 0 | 0 | 0 | 0 | 1 | 0 | 0000000000010100 | 0 | 0 |\n| 0000000000010001 | 0000000000000011 | 0 | 1 | 0 | 0 | 1 | 1 | 0000000000001110 | 0 | 0 |\n| 0000000000010001 | 0000000000000011 | 0 | 0 | 0 | 1 | 1 | 1 | 1111111111110010 | 0 | 1 |\n| 0000000000010001 | 0000000000000011 | 0 | 0 | 0 | 0 | 0 | 0 | 0000000000000001 | 0 | 0 |\n| 0000000000010001 | 0000000000000011 | 0 | 1 | 0 | 1 | 0 | 1 | 0000000000010011 | 0 | 0 |"},ALUAll:{"ALUAll.hdl":"/**\n * The ALU (Arithmetic Logic Unit).\n * Computes one of the following functions:\n * x+y, x-y, y-x, 0, 1, -1, x, y, -x, -y, !x, !y,\n * x+1, y+1, x-1, y-1, x&y, x|y on two 16-bit inputs, \n * according to 6 input bits denoted zx,nx,zy,ny,f,no.\n * \n * All operations:\n * Ensure your solution handles these undocumented opcodes:\n * \n * -2, !(x&y), !(x|y), !x&y, !(!x&y), !(x&!y), x&!y\n * x+y+1, x-y-1, -(x+2), -(y+2), -(x+y+2), -(x+y+1), -(x-y+1)\n * \n * In addition, the ALU computes two 1-bit outputs:\n * if the ALU output == 0, zr is set to 1; otherwise zr is set to 0;\n * if the ALU output < 0, ng is set to 1; otherwise ng is set to 0.\n */\n\n// Implementation: the ALU logic manipulates the x and y inputs\n// and operates on the resulting values, as follows:\n// if (zx == 1) set x = 0        // 16-bit constant\n// if (nx == 1) set x = !x       // bitwise not\n// if (zy == 1) set y = 0        // 16-bit constant\n// if (ny == 1) set y = !y       // bitwise not\n// if (f == 1)  set out = x + y  // integer 2's complement addition\n// if (f == 0)  set out = x & y  // bitwise and\n// if (no == 1) set out = !out   // bitwise not\n// if (out == 0) set zr = 1\n// if (out < 0) set ng = 1\n\n// Testing: the test script below has tests for the undocumented instructions\n// listed first, and then has the tests for the documented ALU instructions.\n\nCHIP ALU {\n    IN  \n        x[16], y[16],  // 16-bit inputs        \n        zx, // zero the x input?\n        nx, // negate the x input?\n        zy, // zero the y input?\n        ny, // negate the y input?\n        f,  // compute out = x + y (if 1) or x & y (if 0)\n        no; // negate the out output?\n\n    OUT \n        out[16], // 16-bit output\n        zr, // 1 if (out == 0), 0 otherwise\n        ng; // 1 if (out < 0),  0 otherwise\n\n    PARTS:\n   // Put you code here:\n}","ALUAll.tst":"output-list x%B1.16.1 y%B1.16.1 zx%B1.1.1 nx%B1.1.1 zy%B1.1.1 \nny%B1.1.1 f%B1.1.1 no%B1.1.1 out%B1.16.1 zr%B1.1.1\nng%B1.1.1;\n\n// Compute -2 \nset x %B0000000000000000,\nset y %B0000000000000000,\nset zx 1, set nx 1, set zy 1, set ny 1, set f  1, set no 0, eval, output;\n\nset x %B0000000000000011,\nset y %B0000000000000101;\n\nset zx 0, set nx 0, set zy 0, set ny 0, set f  0, set no 1, eval, output;\nset zx 0, set nx 1, set zy 0, set ny 1, set f  0, set no 0, eval, output;\nset zx 0, set nx 1, set zy 0, set ny 0, set f  0, set no 0, eval, output;\nset zx 0, set nx 1, set zy 0, set ny 0, set f  0, set no 1, eval, output;\nset zx 0, set nx 0, set zy 0, set ny 1, set f  0, set no 1, eval, output;\nset zx 0, set nx 0, set zy 0, set ny 1, set f  0, set no 0, eval, output;\n\nset x %B0000000000001101, // x = 13\nset y %B0000000000010011; // y = 19\n\nset zx 0, set nx 1, set zy 0, set ny 1, set f 1, set no 1, eval, output;\nset zx 0, set nx 0, set zy 0, set ny 1, set f 1, set no 0, eval, output;\nset zx 0, set nx 1, set zy 1, set ny 1, set f 1, set no 0, eval, output;\nset zx 1, set nx 1, set zy 0, set ny 1, set f 1, set no 0, eval, output;\nset zx 0, set nx 1, set zy 0, set ny 1, set f 1, set no 0, eval, output;\nset zx 0, set nx 0, set zy 0, set ny 0, set f 1, set no 1, eval, output;\nset zx 0, set nx 1, set zy 0, set ny 0, set f 1, set no 0, eval, output;\n\nset x %B0000000000000000,  // x = 0\nset y %B1111111111111111;  // y = -1\n\n// Compute 0\nset zx 1, set nx 0, set zy 1, set ny 0, set f  1, set no 0, eval, output;\n\n// Compute 1\nset zx 1, set nx 1, set zy 1, set ny 1, set f  1, set no 1, eval, output;\n\n// Compute -1\nset zx 1, set nx 1, set zy 1, set ny 0, set f  1, set no 0, eval, output;\n\n// Compute x\nset zx 0, set nx 0, set zy 1, set ny 1, set f  0, set no 0, eval, output;\n\n// Compute y\nset zx 1, set nx 1, set zy 0, set ny 0, set f  0, set no 0, eval, output;\n\n// Compute !x\nset zx 0, set nx 0, set zy 1, set ny 1, set f  0, set no 1, eval, output;\n\n// Compute !y\nset zx 1, set nx 1, set zy 0, set ny 0, set f  0, set no 1, eval, output;\n\n// Compute -x\nset zx 0, set nx 0, set zy 1, set ny 1, set f  1, set no 1, eval, output;\n\n// Compute -y\nset zx 1, set nx 1, set zy 0, set ny 0, set f  1, set no 1, eval, output;\n\n// Compute x + 1\nset zx 0, set nx 1, set zy 1, set ny 1, set f  1, set no 1, eval, output;\n\n// Compute y + 1\nset zx 1, set nx 1, set zy 0, set ny 1, set f  1, set no 1, eval, output;\n\n// Compute x - 1\nset zx 0, set nx 0, set zy 1, set ny 1, set f  1, set no 0, eval, output;\n\n// Compute y - 1\nset zx 1, set nx 1, set zy 0, set ny 0, set f  1, set no 0, eval, output;\n\n// Compute x + y\nset zx 0, set nx 0, set zy 0, set ny 0, set f  1, set no 0, eval, output;\n\n// Compute x - y\nset zx 0, set nx 1, set zy 0, set ny 0, set f  1, set no 1, eval, output;\n\n// Compute y - x\nset zx 0, set nx 0, set zy 0, set ny 1, set f  1, set no 1, eval, output;\n\n// Compute x & y\nset zx 0, set nx 0, set zy 0, set ny 0, set f  0, set no 0, eval, output;\n\n// Compute x | y\nset zx 0, set nx 1, set zy 0, set ny 1, set f  0, set no 1, eval, output;\n\nset x %B000000000010001,  // x = 17\nset y %B000000000000011;  // y =  3\n\n// Compute 0\nset zx 1, set nx 0, set zy 1, set ny 0, set f  1, set no 0, eval, output;\n\n// Compute 1\nset zx 1, set nx 1, set zy 1, set ny 1, set f  1, set no 1, eval, output;\n\n// Compute -1\nset zx 1, set nx 1, set zy 1, set ny 0, set f  1, set no 0, eval, output;\n\n// Compute x\nset zx 0, set nx 0, set zy 1, set ny 1, set f  0, set no 0, eval, output;\n\n// Compute y\nset zx 1, set nx 1, set zy 0, set ny 0, set f  0, set no 0, eval, output;\n\n// Compute !x\nset zx 0, set nx 0, set zy 1, set ny 1, set f  0, set no 1, eval, output;\n\n// Compute !y\nset zx 1, set nx 1, set zy 0, set ny 0, set f  0, set no 1, eval, output;\n\n// Compute -x\nset zx 0, set nx 0, set zy 1, set ny 1, set f  1, set no 1, eval, output;\n\n// Compute -y\nset zx 1, set nx 1, set zy 0, set ny 0, set f  1, set no 1, eval, output;\n\n// Compute x + 1\nset zx 0, set nx 1, set zy 1, set ny 1, set f  1, set no 1, eval, output;\n\n// Compute y + 1\nset zx 1, set nx 1, set zy 0, set ny 1, set f  1, set no 1, eval, output;\n\n// Compute x - 1\nset zx 0, set nx 0, set zy 1, set ny 1, set f  1, set no 0, eval, output;\n\n// Compute y - 1\nset zx 1, set nx 1, set zy 0, set ny 0, set f  1, set no 0, eval, output;\n\n// Compute x + y\nset zx 0, set nx 0, set zy 0, set ny 0, set f  1, set no 0, eval, output;\n\n// Compute x - y\nset zx 0, set nx 1, set zy 0, set ny 0, set f  1, set no 1, eval, output;\n\n// Compute y - x\nset zx 0, set nx 0, set zy 0, set ny 1, set f  1, set no 1, eval, output;\n\n// Compute x & y\nset zx 0, set nx 0, set zy 0, set ny 0, set f  0, set no 0, eval, output;\n\n// Compute x | y\nset zx 0, set nx 1, set zy 0, set ny 1, set f  0, set no 1, eval, output;","ALUAll.cmp":"|        x         |        y         |zx |nx |zy |ny | f |no |       out        |zr |ng |\n| 0000000000000000 | 0000000000000000 | 1 | 1 | 1 | 1 | 1 | 0 | 1111111111111110 | 0 | 1 |\n| 0000000000000011 | 0000000000000101 | 0 | 0 | 0 | 0 | 0 | 1 | 1111111111111110 | 0 | 1 |\n| 0000000000000011 | 0000000000000101 | 0 | 1 | 0 | 1 | 0 | 0 | 1111111111111000 | 0 | 1 |\n| 0000000000000011 | 0000000000000101 | 0 | 1 | 0 | 0 | 0 | 0 | 1111111111110100 | 0 | 1 |\n| 0000000000000011 | 0000000000000101 | 0 | 1 | 0 | 0 | 0 | 1 | 1111111111111011 | 0 | 1 |\n| 0000000000000011 | 0000000000000101 | 0 | 0 | 0 | 1 | 0 | 1 | 1111111111111101 | 0 | 1 |\n| 0000000000000011 | 0000000000000101 | 0 | 0 | 0 | 1 | 0 | 0 | 1111111111110010 | 0 | 1 |\n| 0000000000001101 | 0000000000010011 | 0 | 1 | 0 | 1 | 1 | 1 | 0000000000100001 | 0 | 0 |\n| 0000000000001101 | 0000000000010011 | 0 | 0 | 0 | 1 | 1 | 0 | 1111111111111001 | 0 | 1 |\n| 0000000000001101 | 0000000000010011 | 0 | 1 | 1 | 1 | 1 | 0 | 1111111111110001 | 0 | 1 |\n| 0000000000001101 | 0000000000010011 | 1 | 1 | 0 | 1 | 1 | 0 | 1111111111101011 | 0 | 1 |\n| 0000000000001101 | 0000000000010011 | 0 | 1 | 0 | 1 | 1 | 0 | 1111111111011110 | 0 | 1 |\n| 0000000000001101 | 0000000000010011 | 0 | 0 | 0 | 0 | 1 | 1 | 1111111111011111 | 0 | 1 |\n| 0000000000001101 | 0000000000010011 | 0 | 1 | 0 | 0 | 1 | 0 | 0000000000000101 | 0 | 1 |\n| 0000000000000000 | 1111111111111111 | 1 | 0 | 1 | 0 | 1 | 0 | 0000000000000000 | 1 | 0 |\n| 0000000000000000 | 1111111111111111 | 1 | 1 | 1 | 1 | 1 | 1 | 0000000000000001 | 0 | 0 |\n| 0000000000000000 | 1111111111111111 | 1 | 1 | 1 | 0 | 1 | 0 | 1111111111111111 | 0 | 1 |\n| 0000000000000000 | 1111111111111111 | 0 | 0 | 1 | 1 | 0 | 0 | 0000000000000000 | 1 | 0 |\n| 0000000000000000 | 1111111111111111 | 1 | 1 | 0 | 0 | 0 | 0 | 1111111111111111 | 0 | 1 |\n| 0000000000000000 | 1111111111111111 | 0 | 0 | 1 | 1 | 0 | 1 | 1111111111111111 | 0 | 1 |\n| 0000000000000000 | 1111111111111111 | 1 | 1 | 0 | 0 | 0 | 1 | 0000000000000000 | 1 | 0 |\n| 0000000000000000 | 1111111111111111 | 0 | 0 | 1 | 1 | 1 | 1 | 0000000000000000 | 1 | 0 |\n| 0000000000000000 | 1111111111111111 | 1 | 1 | 0 | 0 | 1 | 1 | 0000000000000001 | 0 | 0 |\n| 0000000000000000 | 1111111111111111 | 0 | 1 | 1 | 1 | 1 | 1 | 0000000000000001 | 0 | 0 |\n| 0000000000000000 | 1111111111111111 | 1 | 1 | 0 | 1 | 1 | 1 | 0000000000000000 | 1 | 0 |\n| 0000000000000000 | 1111111111111111 | 0 | 0 | 1 | 1 | 1 | 0 | 1111111111111111 | 0 | 1 |\n| 0000000000000000 | 1111111111111111 | 1 | 1 | 0 | 0 | 1 | 0 | 1111111111111110 | 0 | 1 |\n| 0000000000000000 | 1111111111111111 | 0 | 0 | 0 | 0 | 1 | 0 | 1111111111111111 | 0 | 1 |\n| 0000000000000000 | 1111111111111111 | 0 | 1 | 0 | 0 | 1 | 1 | 0000000000000001 | 0 | 0 |\n| 0000000000000000 | 1111111111111111 | 0 | 0 | 0 | 1 | 1 | 1 | 1111111111111111 | 0 | 1 |\n| 0000000000000000 | 1111111111111111 | 0 | 0 | 0 | 0 | 0 | 0 | 0000000000000000 | 1 | 0 |\n| 0000000000000000 | 1111111111111111 | 0 | 1 | 0 | 1 | 0 | 1 | 1111111111111111 | 0 | 1 |\n| 0000000000010001 | 0000000000000011 | 1 | 0 | 1 | 0 | 1 | 0 | 0000000000000000 | 1 | 0 |\n| 0000000000010001 | 0000000000000011 | 1 | 1 | 1 | 1 | 1 | 1 | 0000000000000001 | 0 | 0 |\n| 0000000000010001 | 0000000000000011 | 1 | 1 | 1 | 0 | 1 | 0 | 1111111111111111 | 0 | 1 |\n| 0000000000010001 | 0000000000000011 | 0 | 0 | 1 | 1 | 0 | 0 | 0000000000010001 | 0 | 0 |\n| 0000000000010001 | 0000000000000011 | 1 | 1 | 0 | 0 | 0 | 0 | 0000000000000011 | 0 | 0 |\n| 0000000000010001 | 0000000000000011 | 0 | 0 | 1 | 1 | 0 | 1 | 1111111111101110 | 0 | 1 |\n| 0000000000010001 | 0000000000000011 | 1 | 1 | 0 | 0 | 0 | 1 | 1111111111111100 | 0 | 1 |\n| 0000000000010001 | 0000000000000011 | 0 | 0 | 1 | 1 | 1 | 1 | 1111111111101111 | 0 | 1 |\n| 0000000000010001 | 0000000000000011 | 1 | 1 | 0 | 0 | 1 | 1 | 1111111111111101 | 0 | 1 |\n| 0000000000010001 | 0000000000000011 | 0 | 1 | 1 | 1 | 1 | 1 | 0000000000010010 | 0 | 0 |\n| 0000000000010001 | 0000000000000011 | 1 | 1 | 0 | 1 | 1 | 1 | 0000000000000100 | 0 | 0 |\n| 0000000000010001 | 0000000000000011 | 0 | 0 | 1 | 1 | 1 | 0 | 0000000000010000 | 0 | 0 |\n| 0000000000010001 | 0000000000000011 | 1 | 1 | 0 | 0 | 1 | 0 | 0000000000000010 | 0 | 0 |\n| 0000000000010001 | 0000000000000011 | 0 | 0 | 0 | 0 | 1 | 0 | 0000000000010100 | 0 | 0 |\n| 0000000000010001 | 0000000000000011 | 0 | 1 | 0 | 0 | 1 | 1 | 0000000000001110 | 0 | 0 |\n| 0000000000010001 | 0000000000000011 | 0 | 0 | 0 | 1 | 1 | 1 | 1111111111110010 | 0 | 1 |\n| 0000000000010001 | 0000000000000011 | 0 | 0 | 0 | 0 | 0 | 0 | 0000000000000001 | 0 | 0 |\n| 0000000000010001 | 0000000000000011 | 0 | 1 | 0 | 1 | 0 | 1 | 0000000000010011 | 0 | 0 |"}},k={};async function v(t){await t.pushd("/projects/02"),await(0,i.mc)(t,B),await t.popd()}const m={Bit:{"Bit.hdl":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/03/a/Bit.hdl\n/**\n * 1-bit register:\n * If load is asserted, the register\'s value is set to in;\n * Otherwise, the register maintains its current value:\n * if (load(t)) out(t+1) = in(t), else out(t+1) = out(t)\n */\nCHIP Bit {\n    IN in, load;\n    OUT out;\n\n    PARTS:\n    //// Replace this comment with your code.\n}',"Bit.tst":"output-list time%S1.4.1 in%B2.1.2 load%B2.1.2 out%B2.1.2;\nset in 0, set load 0, tick, output; tock, output;\nset in 0, set load 1, tick, output; tock, output;\nset in 1, set load 0, tick, output; tock, output;\nset in 1, set load 1, tick, output; tock, output;\nset in 0, set load 0, tick, output; tock, output;\nset in 1, set load 0, tick, output; tock, output;\nset in 0, set load 1, tick, output; tock, output;\nset in 1, set load 1, tick, output; tock, output;\nset in 0, set load 0, tick, output; tock, output;\nset in 0, set load 0, tick, output; tock, output;\nset in 0, set load 0, tick, output; tock, output;\nset in 0, set load 0, tick, output; tock, output;\nset in 0, set load 0, tick, output; tock, output;\nset in 0, set load 0, tick, output; tock, output;\nset in 0, set load 0, tick, output; tock, output;\nset in 0, set load 0, tick, output; tock, output;\nset in 0, set load 0, tick, output; tock, output;\nset in 0, set load 0, tick, output; tock, output;\nset in 0, set load 0, tick, output; tock, output;\nset in 0, set load 0, tick, output; tock, output;\nset in 0, set load 0, tick, output; tock, output;\nset in 0, set load 0, tick, output; tock, output;\nset in 0, set load 0, tick, output; tock, output;\nset in 0, set load 0, tick, output; tock, output;\nset in 0, set load 0, tick, output; tock, output;\nset in 0, set load 0, tick, output; tock, output;\nset in 0, set load 0, tick, output; tock, output;\nset in 0, set load 0, tick, output; tock, output;\nset in 0, set load 0, tick, output; tock, output;\nset in 0, set load 0, tick, output; tock, output;\nset in 0, set load 0, tick, output; tock, output;\nset in 0, set load 0, tick, output; tock, output;\nset in 0, set load 0, tick, output; tock, output;\nset in 0, set load 0, tick, output; tock, output;\nset in 0, set load 0, tick, output; tock, output;\nset in 0, set load 0, tick, output; tock, output;\nset in 0, set load 0, tick, output; tock, output;\nset in 0, set load 0, tick, output; tock, output;\nset in 0, set load 0, tick, output; tock, output;\nset in 0, set load 0, tick, output; tock, output;\nset in 0, set load 0, tick, output; tock, output;\nset in 0, set load 0, tick, output; tock, output;\nset in 0, set load 0, tick, output; tock, output;\nset in 0, set load 0, tick, output; tock, output;\nset in 0, set load 0, tick, output; tock, output;\nset in 0, set load 0, tick, output; tock, output;\nset in 0, set load 0, tick, output; tock, output;\nset in 0, set load 0, tick, output; tock, output;\nset in 0, set load 0, tick, output; tock, output;\nset in 0, set load 0, tick, output; tock, output;\nset in 0, set load 0, tick, output; tock, output;\nset in 0, set load 0, tick, output; tock, output;\nset in 0, set load 0, tick, output; tock, output;\nset in 0, set load 0, tick, output; tock, output;\nset in 0, set load 0, tick, output; tock, output;\nset in 0, set load 0, tick, output; tock, output;\nset in 0, set load 0, tick, output; tock, output;\nset in 0, set load 1, tick, output; tock, output;\nset in 1, set load 0, tick, output; tock, output;\nset in 1, set load 0, tick, output; tock, output;\nset in 1, set load 0, tick, output; tock, output;\nset in 1, set load 0, tick, output; tock, output;\nset in 1, set load 0, tick, output; tock, output;\nset in 1, set load 0, tick, output; tock, output;\nset in 1, set load 0, tick, output; tock, output;\nset in 1, set load 0, tick, output; tock, output;\nset in 1, set load 0, tick, output; tock, output;\nset in 1, set load 0, tick, output; tock, output;\nset in 1, set load 0, tick, output; tock, output;\nset in 1, set load 0, tick, output; tock, output;\nset in 1, set load 0, tick, output; tock, output;\nset in 1, set load 0, tick, output; tock, output;\nset in 1, set load 0, tick, output; tock, output;\nset in 1, set load 0, tick, output; tock, output;\nset in 1, set load 0, tick, output; tock, output;\nset in 1, set load 0, tick, output; tock, output;\nset in 1, set load 0, tick, output; tock, output;\nset in 1, set load 0, tick, output; tock, output;\nset in 1, set load 0, tick, output; tock, output;\nset in 1, set load 0, tick, output; tock, output;\nset in 1, set load 0, tick, output; tock, output;\nset in 1, set load 0, tick, output; tock, output;\nset in 1, set load 0, tick, output; tock, output;\nset in 1, set load 0, tick, output; tock, output;\nset in 1, set load 0, tick, output; tock, output;\nset in 1, set load 0, tick, output; tock, output;\nset in 1, set load 0, tick, output; tock, output;\nset in 1, set load 0, tick, output; tock, output;\nset in 1, set load 0, tick, output; tock, output;\nset in 1, set load 0, tick, output; tock, output;\nset in 1, set load 0, tick, output; tock, output;\nset in 1, set load 0, tick, output; tock, output;\nset in 1, set load 0, tick, output; tock, output;\nset in 1, set load 0, tick, output; tock, output;\nset in 1, set load 0, tick, output; tock, output;\nset in 1, set load 0, tick, output; tock, output;\nset in 1, set load 0, tick, output; tock, output;\nset in 1, set load 0, tick, output; tock, output;\nset in 1, set load 0, tick, output; tock, output;\nset in 1, set load 0, tick, output; tock, output;\nset in 1, set load 0, tick, output; tock, output;\nset in 1, set load 0, tick, output; tock, output;\nset in 1, set load 0, tick, output; tock, output;\nset in 1, set load 0, tick, output; tock, output;\nset in 1, set load 0, tick, output; tock, output;\nset in 1, set load 0, tick, output; tock, output;\nset in 1, set load 0, tick, output; tock, output;","Bit.cmp":"| time | in  |load | out |\n| 0+   |  0  |  0  |  0  |\n| 1    |  0  |  0  |  0  |\n| 1+   |  0  |  1  |  0  |\n| 2    |  0  |  1  |  0  |\n| 2+   |  1  |  0  |  0  |\n| 3    |  1  |  0  |  0  |\n| 3+   |  1  |  1  |  0  |\n| 4    |  1  |  1  |  1  |\n| 4+   |  0  |  0  |  1  |\n| 5    |  0  |  0  |  1  |\n| 5+   |  1  |  0  |  1  |\n| 6    |  1  |  0  |  1  |\n| 6+   |  0  |  1  |  1  |\n| 7    |  0  |  1  |  0  |\n| 7+   |  1  |  1  |  0  |\n| 8    |  1  |  1  |  1  |\n| 8+   |  0  |  0  |  1  |\n| 9    |  0  |  0  |  1  |\n| 9+   |  0  |  0  |  1  |\n| 10   |  0  |  0  |  1  |\n| 10+  |  0  |  0  |  1  |\n| 11   |  0  |  0  |  1  |\n| 11+  |  0  |  0  |  1  |\n| 12   |  0  |  0  |  1  |\n| 12+  |  0  |  0  |  1  |\n| 13   |  0  |  0  |  1  |\n| 13+  |  0  |  0  |  1  |\n| 14   |  0  |  0  |  1  |\n| 14+  |  0  |  0  |  1  |\n| 15   |  0  |  0  |  1  |\n| 15+  |  0  |  0  |  1  |\n| 16   |  0  |  0  |  1  |\n| 16+  |  0  |  0  |  1  |\n| 17   |  0  |  0  |  1  |\n| 17+  |  0  |  0  |  1  |\n| 18   |  0  |  0  |  1  |\n| 18+  |  0  |  0  |  1  |\n| 19   |  0  |  0  |  1  |\n| 19+  |  0  |  0  |  1  |\n| 20   |  0  |  0  |  1  |\n| 20+  |  0  |  0  |  1  |\n| 21   |  0  |  0  |  1  |\n| 21+  |  0  |  0  |  1  |\n| 22   |  0  |  0  |  1  |\n| 22+  |  0  |  0  |  1  |\n| 23   |  0  |  0  |  1  |\n| 23+  |  0  |  0  |  1  |\n| 24   |  0  |  0  |  1  |\n| 24+  |  0  |  0  |  1  |\n| 25   |  0  |  0  |  1  |\n| 25+  |  0  |  0  |  1  |\n| 26   |  0  |  0  |  1  |\n| 26+  |  0  |  0  |  1  |\n| 27   |  0  |  0  |  1  |\n| 27+  |  0  |  0  |  1  |\n| 28   |  0  |  0  |  1  |\n| 28+  |  0  |  0  |  1  |\n| 29   |  0  |  0  |  1  |\n| 29+  |  0  |  0  |  1  |\n| 30   |  0  |  0  |  1  |\n| 30+  |  0  |  0  |  1  |\n| 31   |  0  |  0  |  1  |\n| 31+  |  0  |  0  |  1  |\n| 32   |  0  |  0  |  1  |\n| 32+  |  0  |  0  |  1  |\n| 33   |  0  |  0  |  1  |\n| 33+  |  0  |  0  |  1  |\n| 34   |  0  |  0  |  1  |\n| 34+  |  0  |  0  |  1  |\n| 35   |  0  |  0  |  1  |\n| 35+  |  0  |  0  |  1  |\n| 36   |  0  |  0  |  1  |\n| 36+  |  0  |  0  |  1  |\n| 37   |  0  |  0  |  1  |\n| 37+  |  0  |  0  |  1  |\n| 38   |  0  |  0  |  1  |\n| 38+  |  0  |  0  |  1  |\n| 39   |  0  |  0  |  1  |\n| 39+  |  0  |  0  |  1  |\n| 40   |  0  |  0  |  1  |\n| 40+  |  0  |  0  |  1  |\n| 41   |  0  |  0  |  1  |\n| 41+  |  0  |  0  |  1  |\n| 42   |  0  |  0  |  1  |\n| 42+  |  0  |  0  |  1  |\n| 43   |  0  |  0  |  1  |\n| 43+  |  0  |  0  |  1  |\n| 44   |  0  |  0  |  1  |\n| 44+  |  0  |  0  |  1  |\n| 45   |  0  |  0  |  1  |\n| 45+  |  0  |  0  |  1  |\n| 46   |  0  |  0  |  1  |\n| 46+  |  0  |  0  |  1  |\n| 47   |  0  |  0  |  1  |\n| 47+  |  0  |  0  |  1  |\n| 48   |  0  |  0  |  1  |\n| 48+  |  0  |  0  |  1  |\n| 49   |  0  |  0  |  1  |\n| 49+  |  0  |  0  |  1  |\n| 50   |  0  |  0  |  1  |\n| 50+  |  0  |  0  |  1  |\n| 51   |  0  |  0  |  1  |\n| 51+  |  0  |  0  |  1  |\n| 52   |  0  |  0  |  1  |\n| 52+  |  0  |  0  |  1  |\n| 53   |  0  |  0  |  1  |\n| 53+  |  0  |  0  |  1  |\n| 54   |  0  |  0  |  1  |\n| 54+  |  0  |  0  |  1  |\n| 55   |  0  |  0  |  1  |\n| 55+  |  0  |  0  |  1  |\n| 56   |  0  |  0  |  1  |\n| 56+  |  0  |  0  |  1  |\n| 57   |  0  |  0  |  1  |\n| 57+  |  0  |  1  |  1  |\n| 58   |  0  |  1  |  0  |\n| 58+  |  1  |  0  |  0  |\n| 59   |  1  |  0  |  0  |\n| 59+  |  1  |  0  |  0  |\n| 60   |  1  |  0  |  0  |\n| 60+  |  1  |  0  |  0  |\n| 61   |  1  |  0  |  0  |\n| 61+  |  1  |  0  |  0  |\n| 62   |  1  |  0  |  0  |\n| 62+  |  1  |  0  |  0  |\n| 63   |  1  |  0  |  0  |\n| 63+  |  1  |  0  |  0  |\n| 64   |  1  |  0  |  0  |\n| 64+  |  1  |  0  |  0  |\n| 65   |  1  |  0  |  0  |\n| 65+  |  1  |  0  |  0  |\n| 66   |  1  |  0  |  0  |\n| 66+  |  1  |  0  |  0  |\n| 67   |  1  |  0  |  0  |\n| 67+  |  1  |  0  |  0  |\n| 68   |  1  |  0  |  0  |\n| 68+  |  1  |  0  |  0  |\n| 69   |  1  |  0  |  0  |\n| 69+  |  1  |  0  |  0  |\n| 70   |  1  |  0  |  0  |\n| 70+  |  1  |  0  |  0  |\n| 71   |  1  |  0  |  0  |\n| 71+  |  1  |  0  |  0  |\n| 72   |  1  |  0  |  0  |\n| 72+  |  1  |  0  |  0  |\n| 73   |  1  |  0  |  0  |\n| 73+  |  1  |  0  |  0  |\n| 74   |  1  |  0  |  0  |\n| 74+  |  1  |  0  |  0  |\n| 75   |  1  |  0  |  0  |\n| 75+  |  1  |  0  |  0  |\n| 76   |  1  |  0  |  0  |\n| 76+  |  1  |  0  |  0  |\n| 77   |  1  |  0  |  0  |\n| 77+  |  1  |  0  |  0  |\n| 78   |  1  |  0  |  0  |\n| 78+  |  1  |  0  |  0  |\n| 79   |  1  |  0  |  0  |\n| 79+  |  1  |  0  |  0  |\n| 80   |  1  |  0  |  0  |\n| 80+  |  1  |  0  |  0  |\n| 81   |  1  |  0  |  0  |\n| 81+  |  1  |  0  |  0  |\n| 82   |  1  |  0  |  0  |\n| 82+  |  1  |  0  |  0  |\n| 83   |  1  |  0  |  0  |\n| 83+  |  1  |  0  |  0  |\n| 84   |  1  |  0  |  0  |\n| 84+  |  1  |  0  |  0  |\n| 85   |  1  |  0  |  0  |\n| 85+  |  1  |  0  |  0  |\n| 86   |  1  |  0  |  0  |\n| 86+  |  1  |  0  |  0  |\n| 87   |  1  |  0  |  0  |\n| 87+  |  1  |  0  |  0  |\n| 88   |  1  |  0  |  0  |\n| 88+  |  1  |  0  |  0  |\n| 89   |  1  |  0  |  0  |\n| 89+  |  1  |  0  |  0  |\n| 90   |  1  |  0  |  0  |\n| 90+  |  1  |  0  |  0  |\n| 91   |  1  |  0  |  0  |\n| 91+  |  1  |  0  |  0  |\n| 92   |  1  |  0  |  0  |\n| 92+  |  1  |  0  |  0  |\n| 93   |  1  |  0  |  0  |\n| 93+  |  1  |  0  |  0  |\n| 94   |  1  |  0  |  0  |\n| 94+  |  1  |  0  |  0  |\n| 95   |  1  |  0  |  0  |\n| 95+  |  1  |  0  |  0  |\n| 96   |  1  |  0  |  0  |\n| 96+  |  1  |  0  |  0  |\n| 97   |  1  |  0  |  0  |\n| 97+  |  1  |  0  |  0  |\n| 98   |  1  |  0  |  0  |\n| 98+  |  1  |  0  |  0  |\n| 99   |  1  |  0  |  0  |\n| 99+  |  1  |  0  |  0  |\n| 100  |  1  |  0  |  0  |\n| 100+ |  1  |  0  |  0  |\n| 101  |  1  |  0  |  0  |\n| 101+ |  1  |  0  |  0  |\n| 102  |  1  |  0  |  0  |\n| 102+ |  1  |  0  |  0  |\n| 103  |  1  |  0  |  0  |\n| 103+ |  1  |  0  |  0  |\n| 104  |  1  |  0  |  0  |\n| 104+ |  1  |  0  |  0  |\n| 105  |  1  |  0  |  0  |\n| 105+ |  1  |  0  |  0  |\n| 106  |  1  |  0  |  0  |\n| 106+ |  1  |  0  |  0  |\n| 107  |  1  |  0  |  0  |"},Register:{"Register.hdl":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/03/a/Register.hdl\n/**\n * 16-bit register:\n * If load is asserted, the register\'s value is set to in;\n * Otherwise, the register maintains its current value:\n * if (load(t)) out(t+1) = in(t), else out(t+1) = out(t)\n */\nCHIP Register {\n    IN in[16], load;\n    OUT out[16];\n\n    PARTS:\n    //// Replace this comment with your code.\n}',"Register.tst":"output-list time%S1.4.1 in%D1.6.1 load%B2.1.2 out%D1.6.1;\n"+[[0,0],[0,1],[-32123,0],[11111,0],[-32123,1],[-32123,1],[-32123,0],[12345,1],[0,0],[0,1]].map((t=>{let[n,e]=t;return`set in ${n}, set load ${e}, tick, output; tock, output;`})).join("\n")+"\n"+["%B0000000000000001","%B0000000000000010","%B0000000000000100","%B0000000000001000","%B0000000000010000","%B0000000000100000","%B0000000001000000","%B0000000010000000","%B0000000100000000","%B0000001000000000","%B0000010000000000","%B0000100000000000","%B0001000000000000","%B0010000000000000","%B0100000000000000","%B1000000000000000","%B1111111111111110","%B1111111111111101","%B1111111111111011","%B1111111111110111","%B1111111111101111","%B1111111111011111","%B1111111110111111","%B1111111101111111","%B1111111011111111","%B1111110111111111","%B1111101111111111","%B1111011111111111","%B1110111111111111","%B1101111111111111","%B1011111111111111","%B0111111111111111"].map((t=>`set in ${t}, set load 0, tick, output; tock, output; set load 1, tick, output; tock, output;`)).join("\n"),"Register.cmp":"| time |   in   |load |  out   |\n| 0+   |      0 |  0  |      0 |\n| 1    |      0 |  0  |      0 |\n| 1+   |      0 |  1  |      0 |\n| 2    |      0 |  1  |      0 |\n| 2+   | -32123 |  0  |      0 |\n| 3    | -32123 |  0  |      0 |\n| 3+   |  11111 |  0  |      0 |\n| 4    |  11111 |  0  |      0 |\n| 4+   | -32123 |  1  |      0 |\n| 5    | -32123 |  1  | -32123 |\n| 5+   | -32123 |  1  | -32123 |\n| 6    | -32123 |  1  | -32123 |\n| 6+   | -32123 |  0  | -32123 |\n| 7    | -32123 |  0  | -32123 |\n| 7+   |  12345 |  1  | -32123 |\n| 8    |  12345 |  1  |  12345 |\n| 8+   |      0 |  0  |  12345 |\n| 9    |      0 |  0  |  12345 |\n| 9+   |      0 |  1  |  12345 |\n| 10   |      0 |  1  |      0 |\n| 10+  |      1 |  0  |      0 |\n| 11   |      1 |  0  |      0 |\n| 11+  |      1 |  1  |      0 |\n| 12   |      1 |  1  |      1 |\n| 12+  |      2 |  0  |      1 |\n| 13   |      2 |  0  |      1 |\n| 13+  |      2 |  1  |      1 |\n| 14   |      2 |  1  |      2 |\n| 14+  |      4 |  0  |      2 |\n| 15   |      4 |  0  |      2 |\n| 15+  |      4 |  1  |      2 |\n| 16   |      4 |  1  |      4 |\n| 16+  |      8 |  0  |      4 |\n| 17   |      8 |  0  |      4 |\n| 17+  |      8 |  1  |      4 |\n| 18   |      8 |  1  |      8 |\n| 18+  |     16 |  0  |      8 |\n| 19   |     16 |  0  |      8 |\n| 19+  |     16 |  1  |      8 |\n| 20   |     16 |  1  |     16 |\n| 20+  |     32 |  0  |     16 |\n| 21   |     32 |  0  |     16 |\n| 21+  |     32 |  1  |     16 |\n| 22   |     32 |  1  |     32 |\n| 22+  |     64 |  0  |     32 |\n| 23   |     64 |  0  |     32 |\n| 23+  |     64 |  1  |     32 |\n| 24   |     64 |  1  |     64 |\n| 24+  |    128 |  0  |     64 |\n| 25   |    128 |  0  |     64 |\n| 25+  |    128 |  1  |     64 |\n| 26   |    128 |  1  |    128 |\n| 26+  |    256 |  0  |    128 |\n| 27   |    256 |  0  |    128 |\n| 27+  |    256 |  1  |    128 |\n| 28   |    256 |  1  |    256 |\n| 28+  |    512 |  0  |    256 |\n| 29   |    512 |  0  |    256 |\n| 29+  |    512 |  1  |    256 |\n| 30   |    512 |  1  |    512 |\n| 30+  |   1024 |  0  |    512 |\n| 31   |   1024 |  0  |    512 |\n| 31+  |   1024 |  1  |    512 |\n| 32   |   1024 |  1  |   1024 |\n| 32+  |   2048 |  0  |   1024 |\n| 33   |   2048 |  0  |   1024 |\n| 33+  |   2048 |  1  |   1024 |\n| 34   |   2048 |  1  |   2048 |\n| 34+  |   4096 |  0  |   2048 |\n| 35   |   4096 |  0  |   2048 |\n| 35+  |   4096 |  1  |   2048 |\n| 36   |   4096 |  1  |   4096 |\n| 36+  |   8192 |  0  |   4096 |\n| 37   |   8192 |  0  |   4096 |\n| 37+  |   8192 |  1  |   4096 |\n| 38   |   8192 |  1  |   8192 |\n| 38+  |  16384 |  0  |   8192 |\n| 39   |  16384 |  0  |   8192 |\n| 39+  |  16384 |  1  |   8192 |\n| 40   |  16384 |  1  |  16384 |\n| 40+  | -32768 |  0  |  16384 |\n| 41   | -32768 |  0  |  16384 |\n| 41+  | -32768 |  1  |  16384 |\n| 42   | -32768 |  1  | -32768 |\n| 42+  |     -2 |  0  | -32768 |\n| 43   |     -2 |  0  | -32768 |\n| 43+  |     -2 |  1  | -32768 |\n| 44   |     -2 |  1  |     -2 |\n| 44+  |     -3 |  0  |     -2 |\n| 45   |     -3 |  0  |     -2 |\n| 45+  |     -3 |  1  |     -2 |\n| 46   |     -3 |  1  |     -3 |\n| 46+  |     -5 |  0  |     -3 |\n| 47   |     -5 |  0  |     -3 |\n| 47+  |     -5 |  1  |     -3 |\n| 48   |     -5 |  1  |     -5 |\n| 48+  |     -9 |  0  |     -5 |\n| 49   |     -9 |  0  |     -5 |\n| 49+  |     -9 |  1  |     -5 |\n| 50   |     -9 |  1  |     -9 |\n| 50+  |    -17 |  0  |     -9 |\n| 51   |    -17 |  0  |     -9 |\n| 51+  |    -17 |  1  |     -9 |\n| 52   |    -17 |  1  |    -17 |\n| 52+  |    -33 |  0  |    -17 |\n| 53   |    -33 |  0  |    -17 |\n| 53+  |    -33 |  1  |    -17 |\n| 54   |    -33 |  1  |    -33 |\n| 54+  |    -65 |  0  |    -33 |\n| 55   |    -65 |  0  |    -33 |\n| 55+  |    -65 |  1  |    -33 |\n| 56   |    -65 |  1  |    -65 |\n| 56+  |   -129 |  0  |    -65 |\n| 57   |   -129 |  0  |    -65 |\n| 57+  |   -129 |  1  |    -65 |\n| 58   |   -129 |  1  |   -129 |\n| 58+  |   -257 |  0  |   -129 |\n| 59   |   -257 |  0  |   -129 |\n| 59+  |   -257 |  1  |   -129 |\n| 60   |   -257 |  1  |   -257 |\n| 60+  |   -513 |  0  |   -257 |\n| 61   |   -513 |  0  |   -257 |\n| 61+  |   -513 |  1  |   -257 |\n| 62   |   -513 |  1  |   -513 |\n| 62+  |  -1025 |  0  |   -513 |\n| 63   |  -1025 |  0  |   -513 |\n| 63+  |  -1025 |  1  |   -513 |\n| 64   |  -1025 |  1  |  -1025 |\n| 64+  |  -2049 |  0  |  -1025 |\n| 65   |  -2049 |  0  |  -1025 |\n| 65+  |  -2049 |  1  |  -1025 |\n| 66   |  -2049 |  1  |  -2049 |\n| 66+  |  -4097 |  0  |  -2049 |\n| 67   |  -4097 |  0  |  -2049 |\n| 67+  |  -4097 |  1  |  -2049 |\n| 68   |  -4097 |  1  |  -4097 |\n| 68+  |  -8193 |  0  |  -4097 |\n| 69   |  -8193 |  0  |  -4097 |\n| 69+  |  -8193 |  1  |  -4097 |\n| 70   |  -8193 |  1  |  -8193 |\n| 70+  | -16385 |  0  |  -8193 |\n| 71   | -16385 |  0  |  -8193 |\n| 71+  | -16385 |  1  |  -8193 |\n| 72   | -16385 |  1  | -16385 |\n| 72+  |  32767 |  0  | -16385 |\n| 73   |  32767 |  0  | -16385 |\n| 73+  |  32767 |  1  | -16385 |\n| 74   |  32767 |  1  |  32767 |"},PC:{"PC.hdl":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/03/a/PC.hdl\n\n/**\n * A 16-bit counter with increment, load, and reset modes.\n * if      (inc(t))   out(t+1) = out(t) + 1\n * else if (load(t))  out(t+1) = in(t)\n * else if (reset(t)) out(t+1) = 0\n * else               out(t+1) = out(t)\n *\n * To select a mode, assert the relevant control bit,\n * and de-assert the other two bits. \n */\nCHIP PC {\n    IN in[16],inc, load, reset;\n    OUT out[16];\n    \n    PARTS:\n    //// Replace this comment with your code.\n}',"PC.tst":"output-list time%S1.4.1 in%D1.6.1 reset%B2.1.2 load%B2.1.2 inc%B2.1.2 out%D1.6.1;\n\nset in 0, set reset 0, set load 0, set inc 0, tick, output;\ntock, output;\n\nset inc 1, tick, output; tock, output;\nset in -32123, tick, output; tock, output;\nset load 1, tick, output; tock, output;\nset load 0, tick, output; tock, output;\ntick, output; tock, output;\nset in 12345, set load 1, set inc 0, tick, output; tock, output;\nset reset 1, tick, output; tock, output;\nset reset 0, set inc 1, tick, output; tock, output;\nset reset 1, tick, output; tock, output;\nset reset 0, set load 0, tick, output; tock, output;\nset reset 1, tick, output; tock, output;\nset in 0, set reset 0, set load 1, tick, output; tock, output;\nset load 0, set inc 1, tick, output; tock, output;\nset in 22222, set reset 1, set inc 0, tick, output; tock, output;","PC.cmp":"| time |   in   |reset|load | inc |  out   |\n| 0+   |      0 |  0  |  0  |  0  |      0 |\n| 1    |      0 |  0  |  0  |  0  |      0 |\n| 1+   |      0 |  0  |  0  |  1  |      0 |\n| 2    |      0 |  0  |  0  |  1  |      1 |\n| 2+   | -32123 |  0  |  0  |  1  |      1 |\n| 3    | -32123 |  0  |  0  |  1  |      2 |\n| 3+   | -32123 |  0  |  1  |  1  |      2 |\n| 4    | -32123 |  0  |  1  |  1  | -32123 |\n| 4+   | -32123 |  0  |  0  |  1  | -32123 |\n| 5    | -32123 |  0  |  0  |  1  | -32122 |\n| 5+   | -32123 |  0  |  0  |  1  | -32122 |\n| 6    | -32123 |  0  |  0  |  1  | -32121 |\n| 6+   |  12345 |  0  |  1  |  0  | -32121 |\n| 7    |  12345 |  0  |  1  |  0  |  12345 |\n| 7+   |  12345 |  1  |  1  |  0  |  12345 |\n| 8    |  12345 |  1  |  1  |  0  |      0 |\n| 8+   |  12345 |  0  |  1  |  1  |      0 |\n| 9    |  12345 |  0  |  1  |  1  |  12345 |\n| 9+   |  12345 |  1  |  1  |  1  |  12345 |\n| 10   |  12345 |  1  |  1  |  1  |      0 |\n| 10+  |  12345 |  0  |  0  |  1  |      0 |\n| 11   |  12345 |  0  |  0  |  1  |      1 |\n| 11+  |  12345 |  1  |  0  |  1  |      1 |\n| 12   |  12345 |  1  |  0  |  1  |      0 |\n| 12+  |      0 |  0  |  1  |  1  |      0 |\n| 13   |      0 |  0  |  1  |  1  |      0 |\n| 13+  |      0 |  0  |  0  |  1  |      0 |\n| 14   |      0 |  0  |  0  |  1  |      1 |\n| 14+  |  22222 |  1  |  0  |  0  |      1 |\n| 15   |  22222 |  1  |  0  |  0  |      0 |"},RAM8:{"RAM8.hdl":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/03/a/RAM8.hdl\n/**\n * Memory of eight 16-bit registers.\n * If load is asserted, the value of the register selected by\n * address is set to in; Otherwise, the value does not change.\n * The value of the selected register is emitted by out.\n */\nCHIP RAM8 {\n    IN in[16], load, address[3];\n    OUT out[16];\n\n    PARTS:\n    //// Replace this comment with your code.\n}',"RAM8.tst":"output-list time%S1.4.1 in%D1.6.1 load%B2.1.2 address%D3.1.3 out%D1.6.1;\n\nset in 0, set load 0, set address 0, tick, output; tock, output;\nset load 1, tick, output; tock, output;\n\nset in 11111, set load 0, tick, output; tock, output;\nset load 1, set address 1, tick, output; tock, output;\nset load 0, set address 0, tick, output; tock, output;\n\nset in 3333, set address 3, tick, output; tock, output;\nset load 1, tick, output; tock, output;\nset load 0, tick, output; tock, output;\nset address 1, eval, output;\n\nset in 7777, tick, output; tock, output;\nset load 1, set address 7, tick, output; tock, output;\nset load 0, tick, output; tock, output;\nset address 3, eval, output;\nset address 7, eval, output;\n\nset load 0, set address 0, tick, output; tock, output;\nset address 1, eval, output;\nset address 2, eval, output;\nset address 3, eval, output;\nset address 4, eval, output;\nset address 5, eval, output;\nset address 6, eval, output;\nset address 7, eval, output;\n\nset load 1, set in %B0101010101010101, set address 0, tick, output; tock, output;\nset address 1, tick, output, tock, output;\nset address 2, tick, output, tock, output;\nset address 3, tick, output, tock, output;\nset address 4, tick, output, tock, output;\nset address 5, tick, output, tock, output;\nset address 6, tick, output, tock, output;\nset address 7, tick, output, tock, output;\n\nset load 0, set address 0, tick, output; tock, output;\nset address 1, eval, output;\nset address 2, eval, output;\nset address 3, eval, output;\nset address 4, eval, output;\nset address 5, eval, output;\nset address 6, eval, output;\nset address 7, eval, output;\n\nset load 1, set address 0, set in %B1010101010101010, tick, output; tock, output;\nset load 0, set address 0, tick, output; tock, output;\nset address 1, eval, output;\nset address 2, eval, output;\nset address 3, eval, output;\nset address 4, eval, output;\nset address 5, eval, output;\nset address 6, eval, output;\nset address 7, eval, output;\n\nset load 1, set address 0, set in %B0101010101010101, tick, output, tock, output;\nset address 1, set in %B1010101010101010, tick, output; tock, output;\nset load 0, set address 0, tick, output; tock, output;\nset address 1, eval, output;\nset address 2, eval, output;\nset address 3, eval, output;\nset address 4, eval, output;\nset address 5, eval, output;\nset address 6, eval, output;\nset address 7, eval, output;\n\nset load 1, set address 1, set in %B0101010101010101, tick, output, tock, output;\nset address 2, set in %B1010101010101010, tick, output;\ntock, output;\nset load 0, set address 0, tick, output; tock, output;\nset address 1, eval, output;\nset address 2, eval, output;\nset address 3, eval, output;\nset address 4, eval, output;\nset address 5, eval, output;\nset address 6, eval, output;\nset address 7, eval, output;\n\nset load 1, set address 2, set in %B0101010101010101, tick, output, tock, output;\nset address 3, set in %B1010101010101010, tick, output; tock, output;\nset load 0, set address 0, tick, output; tock, output;\nset address 1, eval, output;\nset address 2, eval, output;\nset address 3, eval, output;\nset address 4, eval, output;\nset address 5, eval, output;\nset address 6, eval, output;\nset address 7, eval, output;\n\nset load 1, set address 3, set in %B0101010101010101, tick, output, tock, output;\nset address 4, set in %B1010101010101010, tick, output; tock, output;\nset load 0, set address 0, tick, output; tock, output;\nset address 1, eval, output;\nset address 2, eval, output;\nset address 3, eval, output;\nset address 4, eval, output;\nset address 5, eval, output;\nset address 6, eval, output;\nset address 7, eval, output;\n\nset load 1, set address 4, set in %B0101010101010101, tick, output, tock, output;\nset address 5, set in %B1010101010101010, tick, output; tock, output;\nset load 0, set address 0, tick, output; tock, output;\nset address 1, eval, output;\nset address 2, eval, output;\nset address 3, eval, output;\nset address 4, eval, output;\nset address 5, eval, output;\nset address 6, eval, output;\nset address 7, eval, output;\n\nset load 1, set address 5, set in %B0101010101010101, tick, output, tock, output;\nset address 6, set in %B1010101010101010, tick, output; tock, output;\nset load 0, set address 0, tick, output; tock, output;\nset address 1, eval, output;\nset address 2, eval, output;\nset address 3, eval, output;\nset address 4, eval, output;\nset address 5, eval, output;\nset address 6, eval, output;\nset address 7, eval, output;\n\nset load 1, set address 6, set in %B0101010101010101, tick, output, tock, output;\nset address 7, set in %B1010101010101010, tick, output; tock, output;\nset load 0, set address 0, tick, output; tock, output;\nset address 1, eval, output;\nset address 2, eval, output;\nset address 3, eval, output;\nset address 4, eval, output;\nset address 5, eval, output;\nset address 6, eval, output;\nset address 7, eval, output;\n\nset load 1, set address 7, set in %B0101010101010101, tick, output, tock, output;\nset load 0, set address 0, tick, output; tock, output;\nset address 1, eval, output;\nset address 2, eval, output;\nset address 3, eval, output;\nset address 4, eval, output;\nset address 5, eval, output;\nset address 6, eval, output;\nset address 7, eval, output;","RAM8.cmp":"| time |   in   |load |address|  out   |\n| 0+   |      0 |  0  |   0   |      0 |\n| 1    |      0 |  0  |   0   |      0 |\n| 1+   |      0 |  1  |   0   |      0 |\n| 2    |      0 |  1  |   0   |      0 |\n| 2+   |  11111 |  0  |   0   |      0 |\n| 3    |  11111 |  0  |   0   |      0 |\n| 3+   |  11111 |  1  |   1   |      0 |\n| 4    |  11111 |  1  |   1   |  11111 |\n| 4+   |  11111 |  0  |   0   |      0 |\n| 5    |  11111 |  0  |   0   |      0 |\n| 5+   |   3333 |  0  |   3   |      0 |\n| 6    |   3333 |  0  |   3   |      0 |\n| 6+   |   3333 |  1  |   3   |      0 |\n| 7    |   3333 |  1  |   3   |   3333 |\n| 7+   |   3333 |  0  |   3   |   3333 |\n| 8    |   3333 |  0  |   3   |   3333 |\n| 8    |   3333 |  0  |   1   |  11111 |\n| 8+   |   7777 |  0  |   1   |  11111 |\n| 9    |   7777 |  0  |   1   |  11111 |\n| 9+   |   7777 |  1  |   7   |      0 |\n| 10   |   7777 |  1  |   7   |   7777 |\n| 10+  |   7777 |  0  |   7   |   7777 |\n| 11   |   7777 |  0  |   7   |   7777 |\n| 11   |   7777 |  0  |   3   |   3333 |\n| 11   |   7777 |  0  |   7   |   7777 |\n| 11+  |   7777 |  0  |   0   |      0 |\n| 12   |   7777 |  0  |   0   |      0 |\n| 12   |   7777 |  0  |   1   |  11111 |\n| 12   |   7777 |  0  |   2   |      0 |\n| 12   |   7777 |  0  |   3   |   3333 |\n| 12   |   7777 |  0  |   4   |      0 |\n| 12   |   7777 |  0  |   5   |      0 |\n| 12   |   7777 |  0  |   6   |      0 |\n| 12   |   7777 |  0  |   7   |   7777 |\n| 12+  |  21845 |  1  |   0   |      0 |\n| 13   |  21845 |  1  |   0   |  21845 |\n| 13+  |  21845 |  1  |   1   |  11111 |\n| 14   |  21845 |  1  |   1   |  21845 |\n| 14+  |  21845 |  1  |   2   |      0 |\n| 15   |  21845 |  1  |   2   |  21845 |\n| 15+  |  21845 |  1  |   3   |   3333 |\n| 16   |  21845 |  1  |   3   |  21845 |\n| 16+  |  21845 |  1  |   4   |      0 |\n| 17   |  21845 |  1  |   4   |  21845 |\n| 17+  |  21845 |  1  |   5   |      0 |\n| 18   |  21845 |  1  |   5   |  21845 |\n| 18+  |  21845 |  1  |   6   |      0 |\n| 19   |  21845 |  1  |   6   |  21845 |\n| 19+  |  21845 |  1  |   7   |   7777 |\n| 20   |  21845 |  1  |   7   |  21845 |\n| 20+  |  21845 |  0  |   0   |  21845 |\n| 21   |  21845 |  0  |   0   |  21845 |\n| 21   |  21845 |  0  |   1   |  21845 |\n| 21   |  21845 |  0  |   2   |  21845 |\n| 21   |  21845 |  0  |   3   |  21845 |\n| 21   |  21845 |  0  |   4   |  21845 |\n| 21   |  21845 |  0  |   5   |  21845 |\n| 21   |  21845 |  0  |   6   |  21845 |\n| 21   |  21845 |  0  |   7   |  21845 |\n| 21+  | -21846 |  1  |   0   |  21845 |\n| 22   | -21846 |  1  |   0   | -21846 |\n| 22+  | -21846 |  0  |   0   | -21846 |\n| 23   | -21846 |  0  |   0   | -21846 |\n| 23   | -21846 |  0  |   1   |  21845 |\n| 23   | -21846 |  0  |   2   |  21845 |\n| 23   | -21846 |  0  |   3   |  21845 |\n| 23   | -21846 |  0  |   4   |  21845 |\n| 23   | -21846 |  0  |   5   |  21845 |\n| 23   | -21846 |  0  |   6   |  21845 |\n| 23   | -21846 |  0  |   7   |  21845 |\n| 23+  |  21845 |  1  |   0   | -21846 |\n| 24   |  21845 |  1  |   0   |  21845 |\n| 24+  | -21846 |  1  |   1   |  21845 |\n| 25   | -21846 |  1  |   1   | -21846 |\n| 25+  | -21846 |  0  |   0   |  21845 |\n| 26   | -21846 |  0  |   0   |  21845 |\n| 26   | -21846 |  0  |   1   | -21846 |\n| 26   | -21846 |  0  |   2   |  21845 |\n| 26   | -21846 |  0  |   3   |  21845 |\n| 26   | -21846 |  0  |   4   |  21845 |\n| 26   | -21846 |  0  |   5   |  21845 |\n| 26   | -21846 |  0  |   6   |  21845 |\n| 26   | -21846 |  0  |   7   |  21845 |\n| 26+  |  21845 |  1  |   1   | -21846 |\n| 27   |  21845 |  1  |   1   |  21845 |\n| 27+  | -21846 |  1  |   2   |  21845 |\n| 28   | -21846 |  1  |   2   | -21846 |\n| 28+  | -21846 |  0  |   0   |  21845 |\n| 29   | -21846 |  0  |   0   |  21845 |\n| 29   | -21846 |  0  |   1   |  21845 |\n| 29   | -21846 |  0  |   2   | -21846 |\n| 29   | -21846 |  0  |   3   |  21845 |\n| 29   | -21846 |  0  |   4   |  21845 |\n| 29   | -21846 |  0  |   5   |  21845 |\n| 29   | -21846 |  0  |   6   |  21845 |\n| 29   | -21846 |  0  |   7   |  21845 |\n| 29+  |  21845 |  1  |   2   | -21846 |\n| 30   |  21845 |  1  |   2   |  21845 |\n| 30+  | -21846 |  1  |   3   |  21845 |\n| 31   | -21846 |  1  |   3   | -21846 |\n| 31+  | -21846 |  0  |   0   |  21845 |\n| 32   | -21846 |  0  |   0   |  21845 |\n| 32   | -21846 |  0  |   1   |  21845 |\n| 32   | -21846 |  0  |   2   |  21845 |\n| 32   | -21846 |  0  |   3   | -21846 |\n| 32   | -21846 |  0  |   4   |  21845 |\n| 32   | -21846 |  0  |   5   |  21845 |\n| 32   | -21846 |  0  |   6   |  21845 |\n| 32   | -21846 |  0  |   7   |  21845 |\n| 32+  |  21845 |  1  |   3   | -21846 |\n| 33   |  21845 |  1  |   3   |  21845 |\n| 33+  | -21846 |  1  |   4   |  21845 |\n| 34   | -21846 |  1  |   4   | -21846 |\n| 34+  | -21846 |  0  |   0   |  21845 |\n| 35   | -21846 |  0  |   0   |  21845 |\n| 35   | -21846 |  0  |   1   |  21845 |\n| 35   | -21846 |  0  |   2   |  21845 |\n| 35   | -21846 |  0  |   3   |  21845 |\n| 35   | -21846 |  0  |   4   | -21846 |\n| 35   | -21846 |  0  |   5   |  21845 |\n| 35   | -21846 |  0  |   6   |  21845 |\n| 35   | -21846 |  0  |   7   |  21845 |\n| 35+  |  21845 |  1  |   4   | -21846 |\n| 36   |  21845 |  1  |   4   |  21845 |\n| 36+  | -21846 |  1  |   5   |  21845 |\n| 37   | -21846 |  1  |   5   | -21846 |\n| 37+  | -21846 |  0  |   0   |  21845 |\n| 38   | -21846 |  0  |   0   |  21845 |\n| 38   | -21846 |  0  |   1   |  21845 |\n| 38   | -21846 |  0  |   2   |  21845 |\n| 38   | -21846 |  0  |   3   |  21845 |\n| 38   | -21846 |  0  |   4   |  21845 |\n| 38   | -21846 |  0  |   5   | -21846 |\n| 38   | -21846 |  0  |   6   |  21845 |\n| 38   | -21846 |  0  |   7   |  21845 |\n| 38+  |  21845 |  1  |   5   | -21846 |\n| 39   |  21845 |  1  |   5   |  21845 |\n| 39+  | -21846 |  1  |   6   |  21845 |\n| 40   | -21846 |  1  |   6   | -21846 |\n| 40+  | -21846 |  0  |   0   |  21845 |\n| 41   | -21846 |  0  |   0   |  21845 |\n| 41   | -21846 |  0  |   1   |  21845 |\n| 41   | -21846 |  0  |   2   |  21845 |\n| 41   | -21846 |  0  |   3   |  21845 |\n| 41   | -21846 |  0  |   4   |  21845 |\n| 41   | -21846 |  0  |   5   |  21845 |\n| 41   | -21846 |  0  |   6   | -21846 |\n| 41   | -21846 |  0  |   7   |  21845 |\n| 41+  |  21845 |  1  |   6   | -21846 |\n| 42   |  21845 |  1  |   6   |  21845 |\n| 42+  | -21846 |  1  |   7   |  21845 |\n| 43   | -21846 |  1  |   7   | -21846 |\n| 43+  | -21846 |  0  |   0   |  21845 |\n| 44   | -21846 |  0  |   0   |  21845 |\n| 44   | -21846 |  0  |   1   |  21845 |\n| 44   | -21846 |  0  |   2   |  21845 |\n| 44   | -21846 |  0  |   3   |  21845 |\n| 44   | -21846 |  0  |   4   |  21845 |\n| 44   | -21846 |  0  |   5   |  21845 |\n| 44   | -21846 |  0  |   6   |  21845 |\n| 44   | -21846 |  0  |   7   | -21846 |\n| 44+  |  21845 |  1  |   7   | -21846 |\n| 45   |  21845 |  1  |   7   |  21845 |\n| 45+  |  21845 |  0  |   0   |  21845 |\n| 46   |  21845 |  0  |   0   |  21845 |\n| 46   |  21845 |  0  |   1   |  21845 |\n| 46   |  21845 |  0  |   2   |  21845 |\n| 46   |  21845 |  0  |   3   |  21845 |\n| 46   |  21845 |  0  |   4   |  21845 |\n| 46   |  21845 |  0  |   5   |  21845 |\n| 46   |  21845 |  0  |   6   |  21845 |\n| 46   |  21845 |  0  |   7   |  21845 |"},RAM64:{"RAM64.hdl":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/03/a/RAM64.hdl\n/**\n * Memory of sixty four 16-bit registers.\n * If load is asserted, the value of the register selected by\n * address is set to in; Otherwise, the value does not change.\n * The value of the selected register is emitted by out.\n */\nCHIP RAM64 {\n    IN in[16], load, address[6];\n    OUT out[16];\n\n    PARTS:\n    //// Replace this comment with your code.\n}',"RAM64.tst":"output-list time%S1.4.1 in%D1.6.1 load%B2.1.2 address%D2.3.2 out%D1.6.1;\n\nset in 0, set load 0,\nset address 0, tick, output; tock, output;\nset load 1, tick, output; tock, output;\nset in 1313, set load 0, tick, output; tock, output;\nset load 1,\nset address 13, tick, output; tock, output;\nset load 0,\nset address 0, tick, output; tock, output;\nset in 4747, set address 47, tick, output; tock, output;\nset load 1, tick, output; tock, output;\nset load 0, tick, output; tock, output;\nset address 13, eval, output;\n\nset in 6363, tick, output; tock, output;\nset load 1,\nset address 63, tick, output; tock, output;\nset load 0, tick, output; tock, output;\nset address 47, eval, output;\n\nset address 63, eval, output;\n\nset load 0,\nset address %B101000, tick, output; tock, output;\nset address %B101001, eval, output;\nset address %B101010, eval, output;\nset address %B101011, eval, output;\nset address %B101100, eval, output;\nset address %B101101, eval, output;\nset address %B101110, eval, output;\nset address %B101111, eval, output;\n\nset load 1,\nset in %B0101010101010101, set address %B101000, tick, output; tock, output;\nset address %B101001, tick, output, tock, output;\nset address %B101010, tick, output, tock, output;\nset address %B101011, tick, output, tock, output;\nset address %B101100, tick, output, tock, output;\nset address %B101101, tick, output, tock, output;\nset address %B101110, tick, output, tock, output;\nset address %B101111, tick, output, tock, output;\n\nset load 0,\nset address %B101000, tick, output; tock, output;\nset address %B101001, eval, output;\nset address %B101010, eval, output;\nset address %B101011, eval, output;\nset address %B101100, eval, output;\nset address %B101101, eval, output;\nset address %B101110, eval, output;\nset address %B101111, eval, output;\n\nset load 1,\nset address %B101000, set in %B1010101010101010, tick, output; tock, output;\nset load 0,\nset address %B101000, tick, output; tock, output;\nset address %B101001, eval, output;\nset address %B101010, eval, output;\nset address %B101011, eval, output;\nset address %B101100, eval, output;\nset address %B101101, eval, output;\nset address %B101110, eval, output;\nset address %B101111, eval, output;\n\nset load 1,\nset address %B101000, set in %B0101010101010101, tick, output, tock, output;\nset address %B101001, set in %B1010101010101010, tick, output; tock, output;\nset load 0,\nset address %B101000, tick, output; tock, output;\nset address %B101001, eval, output;\nset address %B101010, eval, output;\nset address %B101011, eval, output;\nset address %B101100, eval, output;\nset address %B101101, eval, output;\nset address %B101110, eval, output;\nset address %B101111, eval, output;\n\nset load 1,\nset address %B101001, set in %B0101010101010101, tick, output, tock, output;\nset address %B101010, set in %B1010101010101010, tick, output; tock, output;\nset load 0,\nset address %B101000, tick, output; tock, output;\nset address %B101001, eval, output;\nset address %B101010, eval, output;\nset address %B101011, eval, output;\nset address %B101100, eval, output;\nset address %B101101, eval, output;\nset address %B101110, eval, output;\nset address %B101111, eval, output;\n\nset load 1,\nset address %B101010, set in %B0101010101010101, tick, output, tock, output;\nset address %B101011, set in %B1010101010101010, tick, output; tock, output;\nset load 0,\nset address %B101000, tick, output; tock, output;\nset address %B101001, eval, output;\nset address %B101010, eval, output;\nset address %B101011, eval, output;\nset address %B101100, eval, output;\nset address %B101101, eval, output;\nset address %B101110, eval, output;\nset address %B101111, eval, output;\n\nset load 1,\nset address %B101011, set in %B0101010101010101, tick, output, tock, output;\nset address %B101100, set in %B1010101010101010, tick, output; tock, output;\nset load 0,\nset address %B101000, tick, output; tock, output;\nset address %B101001, eval, output;\nset address %B101010, eval, output;\nset address %B101011, eval, output;\nset address %B101100, eval, output;\nset address %B101101, eval, output;\nset address %B101110, eval, output;\nset address %B101111, eval, output;\n\nset load 1,\nset address %B101100, set in %B0101010101010101, tick, output, tock, output;\nset address %B101101, set in %B1010101010101010, tick, output; tock, output;\nset load 0,\nset address %B101000, tick, output; tock, output;\nset address %B101001, eval, output;\nset address %B101010, eval, output;\nset address %B101011, eval, output;\nset address %B101100, eval, output;\nset address %B101101, eval, output;\nset address %B101110, eval, output;\nset address %B101111, eval, output;\n\nset load 1,\nset address %B101101, set in %B0101010101010101, tick, output, tock, output;\nset address %B101110, set in %B1010101010101010, tick, output; tock, output;\nset load 0,\nset address %B101000, tick, output; tock, output;\nset address %B101001, eval, output;\nset address %B101010, eval, output;\nset address %B101011, eval, output;\nset address %B101100, eval, output;\nset address %B101101, eval, output;\nset address %B101110, eval, output;\nset address %B101111, eval, output;\n\nset load 1,\nset address %B101110, set in %B0101010101010101, tick, output, tock, output;\nset address %B101111, set in %B1010101010101010, tick, output; tock, output;\nset load 0,\nset address %B101000, tick, output; tock, output;\nset address %B101001, eval, output;\nset address %B101010, eval, output;\nset address %B101011, eval, output;\nset address %B101100, eval, output;\nset address %B101101, eval, output;\nset address %B101110, eval, output;\nset address %B101111, eval, output;\n\nset load 1,\nset address %B101111, set in %B0101010101010101, tick, output, tock, output;\n\nset load 0,\nset address %B101000, tick, output; tock, output;\nset address %B101001, eval, output;\nset address %B101010, eval, output;\nset address %B101011, eval, output;\nset address %B101100, eval, output;\nset address %B101101, eval, output;\nset address %B101110, eval, output;\nset address %B101111, eval, output;\n\nset load 0,\nset address %B000101, tick, output; tock, output;\nset address %B001101, eval, output;\nset address %B010101, eval, output;\nset address %B011101, eval, output;\nset address %B100101, eval, output;\nset address %B101101, eval, output;\nset address %B110101, eval, output;\nset address %B111101, eval, output;\n\nset load 1,\nset in %B0101010101010101, set address %B000101, tick, output; tock, output;\nset address %B001101, tick, output, tock, output;\nset address %B010101, tick, output, tock, output;\nset address %B011101, tick, output, tock, output;\nset address %B100101, tick, output, tock, output;\nset address %B101101, tick, output, tock, output;\nset address %B110101, tick, output, tock, output;\nset address %B111101, tick, output, tock, output;\n\nset load 0,\nset address %B000101, tick, output; tock, output;\nset address %B001101, eval, output;\nset address %B010101, eval, output;\nset address %B011101, eval, output;\nset address %B100101, eval, output;\nset address %B101101, eval, output;\nset address %B110101, eval, output;\nset address %B111101, eval, output;\n\nset load 1,\nset address %B000101, set in %B1010101010101010, tick, output; tock, output;\nset load 0,\nset address %B000101, tick, output; tock, output;\nset address %B001101, eval, output;\nset address %B010101, eval, output;\nset address %B011101, eval, output;\nset address %B100101, eval, output;\nset address %B101101, eval, output;\nset address %B110101, eval, output;\nset address %B111101, eval, output;\n\nset load 1,\nset address %B000101, set in %B0101010101010101, tick, output, tock, output;\nset address %B001101, set in %B1010101010101010, tick, output; tock, output;\nset load 0,\nset address %B000101, tick, output; tock, output;\nset address %B001101, eval, output;\nset address %B010101, eval, output;\nset address %B011101, eval, output;\nset address %B100101, eval, output;\nset address %B101101, eval, output;\nset address %B110101, eval, output;\nset address %B111101, eval, output;\n\nset load 1,\nset address %B001101, set in %B0101010101010101, tick, output, tock, output;\nset address %B010101, set in %B1010101010101010, tick, output; tock, output;\nset load 0,\nset address %B000101, tick, output; tock, output;\nset address %B001101, eval, output;\nset address %B010101, eval, output;\nset address %B011101, eval, output;\nset address %B100101, eval, output;\nset address %B101101, eval, output;\nset address %B110101, eval, output;\nset address %B111101, eval, output;\n\nset load 1,\nset address %B010101, set in %B0101010101010101, tick, output, tock, output;\nset address %B011101, set in %B1010101010101010, tick, output; tock, output;\nset load 0,\nset address %B000101, tick, output; tock, output;\nset address %B001101, eval, output;\nset address %B010101, eval, output;\nset address %B011101, eval, output;\nset address %B100101, eval, output;\nset address %B101101, eval, output;\nset address %B110101, eval, output;\nset address %B111101, eval, output;\n\nset load 1,\nset address %B011101, set in %B0101010101010101, tick, output, tock, output;\nset address %B100101, set in %B1010101010101010, tick, output; tock, output;\nset load 0,\nset address %B000101, tick, output; tock, output;\nset address %B001101, eval, output;\nset address %B010101, eval, output;\nset address %B011101, eval, output;\nset address %B100101, eval, output;\nset address %B101101, eval, output;\nset address %B110101, eval, output;\nset address %B111101, eval, output;\n\nset load 1,\nset address %B100101, set in %B0101010101010101, tick, output, tock, output;\nset address %B101101, set in %B1010101010101010, tick, output; tock, output;\nset load 0,\nset address %B000101, tick, output; tock, output;\nset address %B001101, eval, output;\nset address %B010101, eval, output;\nset address %B011101, eval, output;\nset address %B100101, eval, output;\nset address %B101101, eval, output;\nset address %B110101, eval, output;\nset address %B111101, eval, output;\n\nset load 1,\nset address %B101101, set in %B0101010101010101, tick, output, tock, output;\nset address %B110101, set in %B1010101010101010, tick, output; tock, output;\nset load 0,\nset address %B000101, tick, output; tock, output;\nset address %B001101, eval, output;\nset address %B010101, eval, output;\nset address %B011101, eval, output;\nset address %B100101, eval, output;\nset address %B101101, eval, output;\nset address %B110101, eval, output;\nset address %B111101, eval, output;\n\nset load 1,\nset address %B110101, set in %B0101010101010101, tick, output, tock, output;\nset address %B111101, set in %B1010101010101010, tick, output; tock, output;\nset load 0,\nset address %B000101, tick, output; tock, output;\nset address %B001101, eval, output;\nset address %B010101, eval, output;\nset address %B011101, eval, output;\nset address %B100101, eval, output;\nset address %B101101, eval, output;\nset address %B110101, eval, output;\nset address %B111101, eval, output;\n\nset load 1,\nset address %B111101, set in %B0101010101010101, tick, output, tock, output;\n\nset load 0,\nset address %B000101, tick, output; tock, output;\nset address %B001101, eval, output;\nset address %B010101, eval, output;\nset address %B011101, eval, output;\nset address %B100101, eval, output;\nset address %B101101, eval, output;\nset address %B110101, eval, output;\nset address %B111101, eval, output;","RAM64.cmp":"| time |   in   |load |address|  out   |\n| 0+   |      0 |  0  |    0  |      0 |\n| 1    |      0 |  0  |    0  |      0 |\n| 1+   |      0 |  1  |    0  |      0 |\n| 2    |      0 |  1  |    0  |      0 |\n| 2+   |   1313 |  0  |    0  |      0 |\n| 3    |   1313 |  0  |    0  |      0 |\n| 3+   |   1313 |  1  |   13  |      0 |\n| 4    |   1313 |  1  |   13  |   1313 |\n| 4+   |   1313 |  0  |    0  |      0 |\n| 5    |   1313 |  0  |    0  |      0 |\n| 5+   |   4747 |  0  |   47  |      0 |\n| 6    |   4747 |  0  |   47  |      0 |\n| 6+   |   4747 |  1  |   47  |      0 |\n| 7    |   4747 |  1  |   47  |   4747 |\n| 7+   |   4747 |  0  |   47  |   4747 |\n| 8    |   4747 |  0  |   47  |   4747 |\n| 8    |   4747 |  0  |   13  |   1313 |\n| 8+   |   6363 |  0  |   13  |   1313 |\n| 9    |   6363 |  0  |   13  |   1313 |\n| 9+   |   6363 |  1  |   63  |      0 |\n| 10   |   6363 |  1  |   63  |   6363 |\n| 10+  |   6363 |  0  |   63  |   6363 |\n| 11   |   6363 |  0  |   63  |   6363 |\n| 11   |   6363 |  0  |   47  |   4747 |\n| 11   |   6363 |  0  |   63  |   6363 |\n| 11+  |   6363 |  0  |   40  |      0 |\n| 12   |   6363 |  0  |   40  |      0 |\n| 12   |   6363 |  0  |   41  |      0 |\n| 12   |   6363 |  0  |   42  |      0 |\n| 12   |   6363 |  0  |   43  |      0 |\n| 12   |   6363 |  0  |   44  |      0 |\n| 12   |   6363 |  0  |   45  |      0 |\n| 12   |   6363 |  0  |   46  |      0 |\n| 12   |   6363 |  0  |   47  |   4747 |\n| 12+  |  21845 |  1  |   40  |      0 |\n| 13   |  21845 |  1  |   40  |  21845 |\n| 13+  |  21845 |  1  |   41  |      0 |\n| 14   |  21845 |  1  |   41  |  21845 |\n| 14+  |  21845 |  1  |   42  |      0 |\n| 15   |  21845 |  1  |   42  |  21845 |\n| 15+  |  21845 |  1  |   43  |      0 |\n| 16   |  21845 |  1  |   43  |  21845 |\n| 16+  |  21845 |  1  |   44  |      0 |\n| 17   |  21845 |  1  |   44  |  21845 |\n| 17+  |  21845 |  1  |   45  |      0 |\n| 18   |  21845 |  1  |   45  |  21845 |\n| 18+  |  21845 |  1  |   46  |      0 |\n| 19   |  21845 |  1  |   46  |  21845 |\n| 19+  |  21845 |  1  |   47  |   4747 |\n| 20   |  21845 |  1  |   47  |  21845 |\n| 20+  |  21845 |  0  |   40  |  21845 |\n| 21   |  21845 |  0  |   40  |  21845 |\n| 21   |  21845 |  0  |   41  |  21845 |\n| 21   |  21845 |  0  |   42  |  21845 |\n| 21   |  21845 |  0  |   43  |  21845 |\n| 21   |  21845 |  0  |   44  |  21845 |\n| 21   |  21845 |  0  |   45  |  21845 |\n| 21   |  21845 |  0  |   46  |  21845 |\n| 21   |  21845 |  0  |   47  |  21845 |\n| 21+  | -21846 |  1  |   40  |  21845 |\n| 22   | -21846 |  1  |   40  | -21846 |\n| 22+  | -21846 |  0  |   40  | -21846 |\n| 23   | -21846 |  0  |   40  | -21846 |\n| 23   | -21846 |  0  |   41  |  21845 |\n| 23   | -21846 |  0  |   42  |  21845 |\n| 23   | -21846 |  0  |   43  |  21845 |\n| 23   | -21846 |  0  |   44  |  21845 |\n| 23   | -21846 |  0  |   45  |  21845 |\n| 23   | -21846 |  0  |   46  |  21845 |\n| 23   | -21846 |  0  |   47  |  21845 |\n| 23+  |  21845 |  1  |   40  | -21846 |\n| 24   |  21845 |  1  |   40  |  21845 |\n| 24+  | -21846 |  1  |   41  |  21845 |\n| 25   | -21846 |  1  |   41  | -21846 |\n| 25+  | -21846 |  0  |   40  |  21845 |\n| 26   | -21846 |  0  |   40  |  21845 |\n| 26   | -21846 |  0  |   41  | -21846 |\n| 26   | -21846 |  0  |   42  |  21845 |\n| 26   | -21846 |  0  |   43  |  21845 |\n| 26   | -21846 |  0  |   44  |  21845 |\n| 26   | -21846 |  0  |   45  |  21845 |\n| 26   | -21846 |  0  |   46  |  21845 |\n| 26   | -21846 |  0  |   47  |  21845 |\n| 26+  |  21845 |  1  |   41  | -21846 |\n| 27   |  21845 |  1  |   41  |  21845 |\n| 27+  | -21846 |  1  |   42  |  21845 |\n| 28   | -21846 |  1  |   42  | -21846 |\n| 28+  | -21846 |  0  |   40  |  21845 |\n| 29   | -21846 |  0  |   40  |  21845 |\n| 29   | -21846 |  0  |   41  |  21845 |\n| 29   | -21846 |  0  |   42  | -21846 |\n| 29   | -21846 |  0  |   43  |  21845 |\n| 29   | -21846 |  0  |   44  |  21845 |\n| 29   | -21846 |  0  |   45  |  21845 |\n| 29   | -21846 |  0  |   46  |  21845 |\n| 29   | -21846 |  0  |   47  |  21845 |\n| 29+  |  21845 |  1  |   42  | -21846 |\n| 30   |  21845 |  1  |   42  |  21845 |\n| 30+  | -21846 |  1  |   43  |  21845 |\n| 31   | -21846 |  1  |   43  | -21846 |\n| 31+  | -21846 |  0  |   40  |  21845 |\n| 32   | -21846 |  0  |   40  |  21845 |\n| 32   | -21846 |  0  |   41  |  21845 |\n| 32   | -21846 |  0  |   42  |  21845 |\n| 32   | -21846 |  0  |   43  | -21846 |\n| 32   | -21846 |  0  |   44  |  21845 |\n| 32   | -21846 |  0  |   45  |  21845 |\n| 32   | -21846 |  0  |   46  |  21845 |\n| 32   | -21846 |  0  |   47  |  21845 |\n| 32+  |  21845 |  1  |   43  | -21846 |\n| 33   |  21845 |  1  |   43  |  21845 |\n| 33+  | -21846 |  1  |   44  |  21845 |\n| 34   | -21846 |  1  |   44  | -21846 |\n| 34+  | -21846 |  0  |   40  |  21845 |\n| 35   | -21846 |  0  |   40  |  21845 |\n| 35   | -21846 |  0  |   41  |  21845 |\n| 35   | -21846 |  0  |   42  |  21845 |\n| 35   | -21846 |  0  |   43  |  21845 |\n| 35   | -21846 |  0  |   44  | -21846 |\n| 35   | -21846 |  0  |   45  |  21845 |\n| 35   | -21846 |  0  |   46  |  21845 |\n| 35   | -21846 |  0  |   47  |  21845 |\n| 35+  |  21845 |  1  |   44  | -21846 |\n| 36   |  21845 |  1  |   44  |  21845 |\n| 36+  | -21846 |  1  |   45  |  21845 |\n| 37   | -21846 |  1  |   45  | -21846 |\n| 37+  | -21846 |  0  |   40  |  21845 |\n| 38   | -21846 |  0  |   40  |  21845 |\n| 38   | -21846 |  0  |   41  |  21845 |\n| 38   | -21846 |  0  |   42  |  21845 |\n| 38   | -21846 |  0  |   43  |  21845 |\n| 38   | -21846 |  0  |   44  |  21845 |\n| 38   | -21846 |  0  |   45  | -21846 |\n| 38   | -21846 |  0  |   46  |  21845 |\n| 38   | -21846 |  0  |   47  |  21845 |\n| 38+  |  21845 |  1  |   45  | -21846 |\n| 39   |  21845 |  1  |   45  |  21845 |\n| 39+  | -21846 |  1  |   46  |  21845 |\n| 40   | -21846 |  1  |   46  | -21846 |\n| 40+  | -21846 |  0  |   40  |  21845 |\n| 41   | -21846 |  0  |   40  |  21845 |\n| 41   | -21846 |  0  |   41  |  21845 |\n| 41   | -21846 |  0  |   42  |  21845 |\n| 41   | -21846 |  0  |   43  |  21845 |\n| 41   | -21846 |  0  |   44  |  21845 |\n| 41   | -21846 |  0  |   45  |  21845 |\n| 41   | -21846 |  0  |   46  | -21846 |\n| 41   | -21846 |  0  |   47  |  21845 |\n| 41+  |  21845 |  1  |   46  | -21846 |\n| 42   |  21845 |  1  |   46  |  21845 |\n| 42+  | -21846 |  1  |   47  |  21845 |\n| 43   | -21846 |  1  |   47  | -21846 |\n| 43+  | -21846 |  0  |   40  |  21845 |\n| 44   | -21846 |  0  |   40  |  21845 |\n| 44   | -21846 |  0  |   41  |  21845 |\n| 44   | -21846 |  0  |   42  |  21845 |\n| 44   | -21846 |  0  |   43  |  21845 |\n| 44   | -21846 |  0  |   44  |  21845 |\n| 44   | -21846 |  0  |   45  |  21845 |\n| 44   | -21846 |  0  |   46  |  21845 |\n| 44   | -21846 |  0  |   47  | -21846 |\n| 44+  |  21845 |  1  |   47  | -21846 |\n| 45   |  21845 |  1  |   47  |  21845 |\n| 45+  |  21845 |  0  |   40  |  21845 |\n| 46   |  21845 |  0  |   40  |  21845 |\n| 46   |  21845 |  0  |   41  |  21845 |\n| 46   |  21845 |  0  |   42  |  21845 |\n| 46   |  21845 |  0  |   43  |  21845 |\n| 46   |  21845 |  0  |   44  |  21845 |\n| 46   |  21845 |  0  |   45  |  21845 |\n| 46   |  21845 |  0  |   46  |  21845 |\n| 46   |  21845 |  0  |   47  |  21845 |\n| 46+  |  21845 |  0  |    5  |      0 |\n| 47   |  21845 |  0  |    5  |      0 |\n| 47   |  21845 |  0  |   13  |   1313 |\n| 47   |  21845 |  0  |   21  |      0 |\n| 47   |  21845 |  0  |   29  |      0 |\n| 47   |  21845 |  0  |   37  |      0 |\n| 47   |  21845 |  0  |   45  |  21845 |\n| 47   |  21845 |  0  |   53  |      0 |\n| 47   |  21845 |  0  |   61  |      0 |\n| 47+  |  21845 |  1  |    5  |      0 |\n| 48   |  21845 |  1  |    5  |  21845 |\n| 48+  |  21845 |  1  |   13  |   1313 |\n| 49   |  21845 |  1  |   13  |  21845 |\n| 49+  |  21845 |  1  |   21  |      0 |\n| 50   |  21845 |  1  |   21  |  21845 |\n| 50+  |  21845 |  1  |   29  |      0 |\n| 51   |  21845 |  1  |   29  |  21845 |\n| 51+  |  21845 |  1  |   37  |      0 |\n| 52   |  21845 |  1  |   37  |  21845 |\n| 52+  |  21845 |  1  |   45  |  21845 |\n| 53   |  21845 |  1  |   45  |  21845 |\n| 53+  |  21845 |  1  |   53  |      0 |\n| 54   |  21845 |  1  |   53  |  21845 |\n| 54+  |  21845 |  1  |   61  |      0 |\n| 55   |  21845 |  1  |   61  |  21845 |\n| 55+  |  21845 |  0  |    5  |  21845 |\n| 56   |  21845 |  0  |    5  |  21845 |\n| 56   |  21845 |  0  |   13  |  21845 |\n| 56   |  21845 |  0  |   21  |  21845 |\n| 56   |  21845 |  0  |   29  |  21845 |\n| 56   |  21845 |  0  |   37  |  21845 |\n| 56   |  21845 |  0  |   45  |  21845 |\n| 56   |  21845 |  0  |   53  |  21845 |\n| 56   |  21845 |  0  |   61  |  21845 |\n| 56+  | -21846 |  1  |    5  |  21845 |\n| 57   | -21846 |  1  |    5  | -21846 |\n| 57+  | -21846 |  0  |    5  | -21846 |\n| 58   | -21846 |  0  |    5  | -21846 |\n| 58   | -21846 |  0  |   13  |  21845 |\n| 58   | -21846 |  0  |   21  |  21845 |\n| 58   | -21846 |  0  |   29  |  21845 |\n| 58   | -21846 |  0  |   37  |  21845 |\n| 58   | -21846 |  0  |   45  |  21845 |\n| 58   | -21846 |  0  |   53  |  21845 |\n| 58   | -21846 |  0  |   61  |  21845 |\n| 58+  |  21845 |  1  |    5  | -21846 |\n| 59   |  21845 |  1  |    5  |  21845 |\n| 59+  | -21846 |  1  |   13  |  21845 |\n| 60   | -21846 |  1  |   13  | -21846 |\n| 60+  | -21846 |  0  |    5  |  21845 |\n| 61   | -21846 |  0  |    5  |  21845 |\n| 61   | -21846 |  0  |   13  | -21846 |\n| 61   | -21846 |  0  |   21  |  21845 |\n| 61   | -21846 |  0  |   29  |  21845 |\n| 61   | -21846 |  0  |   37  |  21845 |\n| 61   | -21846 |  0  |   45  |  21845 |\n| 61   | -21846 |  0  |   53  |  21845 |\n| 61   | -21846 |  0  |   61  |  21845 |\n| 61+  |  21845 |  1  |   13  | -21846 |\n| 62   |  21845 |  1  |   13  |  21845 |\n| 62+  | -21846 |  1  |   21  |  21845 |\n| 63   | -21846 |  1  |   21  | -21846 |\n| 63+  | -21846 |  0  |    5  |  21845 |\n| 64   | -21846 |  0  |    5  |  21845 |\n| 64   | -21846 |  0  |   13  |  21845 |\n| 64   | -21846 |  0  |   21  | -21846 |\n| 64   | -21846 |  0  |   29  |  21845 |\n| 64   | -21846 |  0  |   37  |  21845 |\n| 64   | -21846 |  0  |   45  |  21845 |\n| 64   | -21846 |  0  |   53  |  21845 |\n| 64   | -21846 |  0  |   61  |  21845 |\n| 64+  |  21845 |  1  |   21  | -21846 |\n| 65   |  21845 |  1  |   21  |  21845 |\n| 65+  | -21846 |  1  |   29  |  21845 |\n| 66   | -21846 |  1  |   29  | -21846 |\n| 66+  | -21846 |  0  |    5  |  21845 |\n| 67   | -21846 |  0  |    5  |  21845 |\n| 67   | -21846 |  0  |   13  |  21845 |\n| 67   | -21846 |  0  |   21  |  21845 |\n| 67   | -21846 |  0  |   29  | -21846 |\n| 67   | -21846 |  0  |   37  |  21845 |\n| 67   | -21846 |  0  |   45  |  21845 |\n| 67   | -21846 |  0  |   53  |  21845 |\n| 67   | -21846 |  0  |   61  |  21845 |\n| 67+  |  21845 |  1  |   29  | -21846 |\n| 68   |  21845 |  1  |   29  |  21845 |\n| 68+  | -21846 |  1  |   37  |  21845 |\n| 69   | -21846 |  1  |   37  | -21846 |\n| 69+  | -21846 |  0  |    5  |  21845 |\n| 70   | -21846 |  0  |    5  |  21845 |\n| 70   | -21846 |  0  |   13  |  21845 |\n| 70   | -21846 |  0  |   21  |  21845 |\n| 70   | -21846 |  0  |   29  |  21845 |\n| 70   | -21846 |  0  |   37  | -21846 |\n| 70   | -21846 |  0  |   45  |  21845 |\n| 70   | -21846 |  0  |   53  |  21845 |\n| 70   | -21846 |  0  |   61  |  21845 |\n| 70+  |  21845 |  1  |   37  | -21846 |\n| 71   |  21845 |  1  |   37  |  21845 |\n| 71+  | -21846 |  1  |   45  |  21845 |\n| 72   | -21846 |  1  |   45  | -21846 |\n| 72+  | -21846 |  0  |    5  |  21845 |\n| 73   | -21846 |  0  |    5  |  21845 |\n| 73   | -21846 |  0  |   13  |  21845 |\n| 73   | -21846 |  0  |   21  |  21845 |\n| 73   | -21846 |  0  |   29  |  21845 |\n| 73   | -21846 |  0  |   37  |  21845 |\n| 73   | -21846 |  0  |   45  | -21846 |\n| 73   | -21846 |  0  |   53  |  21845 |\n| 73   | -21846 |  0  |   61  |  21845 |\n| 73+  |  21845 |  1  |   45  | -21846 |\n| 74   |  21845 |  1  |   45  |  21845 |\n| 74+  | -21846 |  1  |   53  |  21845 |\n| 75   | -21846 |  1  |   53  | -21846 |\n| 75+  | -21846 |  0  |    5  |  21845 |\n| 76   | -21846 |  0  |    5  |  21845 |\n| 76   | -21846 |  0  |   13  |  21845 |\n| 76   | -21846 |  0  |   21  |  21845 |\n| 76   | -21846 |  0  |   29  |  21845 |\n| 76   | -21846 |  0  |   37  |  21845 |\n| 76   | -21846 |  0  |   45  |  21845 |\n| 76   | -21846 |  0  |   53  | -21846 |\n| 76   | -21846 |  0  |   61  |  21845 |\n| 76+  |  21845 |  1  |   53  | -21846 |\n| 77   |  21845 |  1  |   53  |  21845 |\n| 77+  | -21846 |  1  |   61  |  21845 |\n| 78   | -21846 |  1  |   61  | -21846 |\n| 78+  | -21846 |  0  |    5  |  21845 |\n| 79   | -21846 |  0  |    5  |  21845 |\n| 79   | -21846 |  0  |   13  |  21845 |\n| 79   | -21846 |  0  |   21  |  21845 |\n| 79   | -21846 |  0  |   29  |  21845 |\n| 79   | -21846 |  0  |   37  |  21845 |\n| 79   | -21846 |  0  |   45  |  21845 |\n| 79   | -21846 |  0  |   53  |  21845 |\n| 79   | -21846 |  0  |   61  | -21846 |\n| 79+  |  21845 |  1  |   61  | -21846 |\n| 80   |  21845 |  1  |   61  |  21845 |\n| 80+  |  21845 |  0  |    5  |  21845 |\n| 81   |  21845 |  0  |    5  |  21845 |\n| 81   |  21845 |  0  |   13  |  21845 |\n| 81   |  21845 |  0  |   21  |  21845 |\n| 81   |  21845 |  0  |   29  |  21845 |\n| 81   |  21845 |  0  |   37  |  21845 |\n| 81   |  21845 |  0  |   45  |  21845 |\n| 81   |  21845 |  0  |   53  |  21845 |\n| 81   |  21845 |  0  |   61  |  21845 |"},RAM512:{"RAM512.hdl":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/03/b/RAM512.hdl\n/**\n * Memory of 512 16-bit registers.\n * If load is asserted, the value of the register selected by\n * address is set to in; Otherwise, the value does not change.\n * The value of the selected register is emitted by out.\n */\nCHIP RAM512 {\n    IN in[16], load, address[9];\n    OUT out[16];\n\n    PARTS:\n    //// Replace this comment with your code.\n}',"RAM512.tst":"output-list time%S1.4.1 in%D1.6.1 load%B2.1.2 address%D2.3.2 out%D1.6.1;\n\nset in 0, set load 0, set address 0, tick, output; tock, output;\nset load 1, tick, output; tock, output;\n\nset in 13099, set load 0, tick, output; tock, output;\nset load 1, set address 130, tick, output; tock, output;\nset load 0, set address 0, tick, output; tock, output;\n\nset in 4729, set address 472, tick, output; tock, output;\nset load 1, tick, output; tock, output;\nset load 0, tick, output; tock, output;\nset address 130, eval, output;\n\nset in 5119, tick, output; tock, output;\nset load 1, set address 511, tick, output; tock, output;\nset load 0, tick, output; tock, output;\nset address 472, eval, output;\nset address 511, eval, output;\n\nset load 0,\nset address %B010101000, tick, output; tock, output;\nset address %B010101001, eval, output;\nset address %B010101010, eval, output;\nset address %B010101011, eval, output;\nset address %B010101100, eval, output;\nset address %B010101101, eval, output;\nset address %B010101110, eval, output;\nset address %B010101111, eval, output;\n\nset load 1,\nset in %B0101010101010101, set address %B010101000, tick, output; tock, output;\nset address %B010101001, tick, output, tock, output;\nset address %B010101010, tick, output, tock, output;\nset address %B010101011, tick, output, tock, output;\nset address %B010101100, tick, output, tock, output;\nset address %B010101101, tick, output, tock, output;\nset address %B010101110, tick, output, tock, output;\nset address %B010101111, tick, output, tock, output;\n\nset load 0,\nset address %B010101000, tick, output; tock, output;\nset address %B010101001, eval, output;\nset address %B010101010, eval, output;\nset address %B010101011, eval, output;\nset address %B010101100, eval, output;\nset address %B010101101, eval, output;\nset address %B010101110, eval, output;\nset address %B010101111, eval, output;\n\nset load 1,\nset address %B010101000, set in %B1010101010101010, tick, output; tock, output;\n\nset load 0,\nset address %B010101000, tick, output; tock, output;\nset address %B010101001, eval, output;\nset address %B010101010, eval, output;\nset address %B010101011, eval, output;\nset address %B010101100, eval, output;\nset address %B010101101, eval, output;\nset address %B010101110, eval, output;\nset address %B010101111, eval, output;\n\nset load 1,\nset address %B010101000, set in %B0101010101010101, tick, output, tock, output;\nset address %B010101001, set in %B1010101010101010, tick, output; tock, output;\n\nset load 0,\nset address %B010101000, tick, output; tock, output;\nset address %B010101001, eval, output;\nset address %B010101010, eval, output;\nset address %B010101011, eval, output;\nset address %B010101100, eval, output;\nset address %B010101101, eval, output;\nset address %B010101110, eval, output;\nset address %B010101111, eval, output;\n\nset load 1,\nset address %B010101001, set in %B0101010101010101, tick, output, tock, output;\nset address %B010101010, set in %B1010101010101010, tick, output; tock, output;\n\nset load 0,\nset address %B010101000, tick, output; tock, output;\nset address %B010101001, eval, output;\nset address %B010101010, eval, output;\nset address %B010101011, eval, output;\nset address %B010101100, eval, output;\nset address %B010101101, eval, output;\nset address %B010101110, eval, output;\nset address %B010101111, eval, output;\n\nset load 1,\nset address %B010101010, set in %B0101010101010101, tick, output, tock, output;\nset address %B010101011, set in %B1010101010101010, tick, output; tock, output;\n\nset load 0,\nset address %B010101000, tick, output; tock, output;\nset address %B010101001, eval, output;\nset address %B010101010, eval, output;\nset address %B010101011, eval, output;\nset address %B010101100, eval, output;\nset address %B010101101, eval, output;\nset address %B010101110, eval, output;\nset address %B010101111, eval, output;\n\nset load 1,\nset address %B010101011, set in %B0101010101010101, tick, output, tock, output;\nset address %B010101100, set in %B1010101010101010, tick, output; tock, output;\n\nset load 0,\nset address %B010101000, tick, output; tock, output;\nset address %B010101001, eval, output;\nset address %B010101010, eval, output;\nset address %B010101011, eval, output;\nset address %B010101100, eval, output;\nset address %B010101101, eval, output;\nset address %B010101110, eval, output;\nset address %B010101111, eval, output;\n\nset load 1,\nset address %B010101100, set in %B0101010101010101, tick, output, tock, output;\nset address %B010101101, set in %B1010101010101010, tick, output; tock, output;\n\nset load 0,\nset address %B010101000, tick, output; tock, output;\nset address %B010101001, eval, output;\nset address %B010101010, eval, output;\nset address %B010101011, eval, output;\nset address %B010101100, eval, output;\nset address %B010101101, eval, output;\nset address %B010101110, eval, output;\nset address %B010101111, eval, output;\n\nset load 1,\nset address %B010101101, set in %B0101010101010101, tick, output, tock, output;\nset address %B010101110, set in %B1010101010101010, tick, output; tock, output;\n\nset load 0,\nset address %B010101000, tick, output; tock, output;\nset address %B010101001, eval, output;\nset address %B010101010, eval, output;\nset address %B010101011, eval, output;\nset address %B010101100, eval, output;\nset address %B010101101, eval, output;\nset address %B010101110, eval, output;\nset address %B010101111, eval, output;\n\nset load 1,\nset address %B010101110, set in %B0101010101010101, tick, output, tock, output;\nset address %B010101111, set in %B1010101010101010, tick, output; tock, output;\n\nset load 0,\nset address %B010101000, tick, output; tock, output;\nset address %B010101001, eval, output;\nset address %B010101010, eval, output;\nset address %B010101011, eval, output;\nset address %B010101100, eval, output;\nset address %B010101101, eval, output;\nset address %B010101110, eval, output;\nset address %B010101111, eval, output;\n\nset load 1,\nset address %B010101111, set in %B0101010101010101, tick, output, tock, output;\n\nset load 0,\nset address %B010101000, tick, output; tock, output;\nset address %B010101001, eval, output;\nset address %B010101010, eval, output;\nset address %B010101011, eval, output;\nset address %B010101100, eval, output;\nset address %B010101101, eval, output;\nset address %B010101110, eval, output;\nset address %B010101111, eval, output;\n\n\nset load 0,\nset address %B000101010, tick, output; tock, output;\nset address %B001101010, eval, output;\nset address %B010101010, eval, output;\nset address %B011101010, eval, output;\nset address %B100101010, eval, output;\nset address %B101101010, eval, output;\nset address %B110101010, eval, output;\nset address %B111101010, eval, output;\n\nset load 1,\nset in %B0101010101010101, set address %B000101010, tick, output; tock, output;\nset address %B001101010, tick, output, tock, output;\nset address %B010101010, tick, output, tock, output;\nset address %B011101010, tick, output, tock, output;\nset address %B100101010, tick, output, tock, output;\nset address %B101101010, tick, output, tock, output;\nset address %B110101010, tick, output, tock, output;\nset address %B111101010, tick, output, tock, output;\n\nset load 0,\nset address %B000101010, tick, output; tock, output;\nset address %B001101010, eval, output;\nset address %B010101010, eval, output;\nset address %B011101010, eval, output;\nset address %B100101010, eval, output;\nset address %B101101010, eval, output;\nset address %B110101010, eval, output;\nset address %B111101010, eval, output;\n\nset load 1,\nset address %B000101010, set in %B1010101010101010, tick, output; tock, output;\n\nset load 0,\nset address %B000101010, tick, output; tock, output;\nset address %B001101010, eval, output;\nset address %B010101010, eval, output;\nset address %B011101010, eval, output;\nset address %B100101010, eval, output;\nset address %B101101010, eval, output;\nset address %B110101010, eval, output;\nset address %B111101010, eval, output;\n\nset load 1,\nset address %B000101010, set in %B0101010101010101, tick, output, tock, output;\nset address %B001101010, set in %B1010101010101010, tick, output; tock, output;\n\nset load 0,\nset address %B000101010, tick, output; tock, output;\nset address %B001101010, eval, output;\nset address %B010101010, eval, output;\nset address %B011101010, eval, output;\nset address %B100101010, eval, output;\nset address %B101101010, eval, output;\nset address %B110101010, eval, output;\nset address %B111101010, eval, output;\n\nset load 1,\nset address %B001101010, set in %B0101010101010101, tick, output, tock, output;\nset address %B010101010, set in %B1010101010101010, tick, output; tock, output;\n\nset load 0,\nset address %B000101010, tick, output; tock, output;\nset address %B001101010, eval, output;\nset address %B010101010, eval, output;\nset address %B011101010, eval, output;\nset address %B100101010, eval, output;\nset address %B101101010, eval, output;\nset address %B110101010, eval, output;\nset address %B111101010, eval, output;\n\nset load 1,\nset address %B010101010, set in %B0101010101010101, tick, output, tock, output;\nset address %B011101010, set in %B1010101010101010, tick, output; tock, output;\n\nset load 0,\nset address %B000101010, tick, output; tock, output;\nset address %B001101010, eval, output;\nset address %B010101010, eval, output;\nset address %B011101010, eval, output;\nset address %B100101010, eval, output;\nset address %B101101010, eval, output;\nset address %B110101010, eval, output;\nset address %B111101010, eval, output;\n\nset load 1,\nset address %B011101010, set in %B0101010101010101, tick, output, tock, output;\nset address %B100101010, set in %B1010101010101010, tick, output; tock, output;\n\nset load 0,\nset address %B000101010, tick, output; tock, output;\nset address %B001101010, eval, output;\nset address %B010101010, eval, output;\nset address %B011101010, eval, output;\nset address %B100101010, eval, output;\nset address %B101101010, eval, output;\nset address %B110101010, eval, output;\nset address %B111101010, eval, output;\n\nset load 1,\nset address %B100101010, set in %B0101010101010101, tick, output, tock, output;\nset address %B101101010, set in %B1010101010101010, tick, output; tock, output;\n\nset load 0,\nset address %B000101010, tick, output; tock, output;\nset address %B001101010, eval, output;\nset address %B010101010, eval, output;\nset address %B011101010, eval, output;\nset address %B100101010, eval, output;\nset address %B101101010, eval, output;\nset address %B110101010, eval, output;\nset address %B111101010, eval, output;\n\nset load 1,\nset address %B101101010, set in %B0101010101010101, tick, output, tock, output;\nset address %B110101010, set in %B1010101010101010, tick, output; tock, output;\n\nset load 0,\nset address %B000101010, tick, output; tock, output;\nset address %B001101010, eval, output;\nset address %B010101010, eval, output;\nset address %B011101010, eval, output;\nset address %B100101010, eval, output;\nset address %B101101010, eval, output;\nset address %B110101010, eval, output;\nset address %B111101010, eval, output;\n\nset load 1,\nset address %B110101010, set in %B0101010101010101, tick, output, tock, output;\nset address %B111101010, set in %B1010101010101010, tick, output; tock, output;\n\nset load 0,\nset address %B000101010, tick, output; tock, output;\nset address %B001101010, eval, output;\nset address %B010101010, eval, output;\nset address %B011101010, eval, output;\nset address %B100101010, eval, output;\nset address %B101101010, eval, output;\nset address %B110101010, eval, output;\nset address %B111101010, eval, output;\n\nset load 1,\nset address %B111101010, set in %B0101010101010101, tick, output, tock, output;\n\nset load 0,\nset address %B000101010, tick, output; tock, output;\nset address %B001101010, eval, output;\nset address %B010101010, eval, output;\nset address %B011101010, eval, output;\nset address %B100101010, eval, output;\nset address %B101101010, eval, output;\nset address %B110101010, eval, output;\nset address %B111101010, eval, output;","RAM512.cmp":"| time |   in   |load |address|  out   |\n| 0+   |      0 |  0  |    0  |      0 |\n| 1    |      0 |  0  |    0  |      0 |\n| 1+   |      0 |  1  |    0  |      0 |\n| 2    |      0 |  1  |    0  |      0 |\n| 2+   |  13099 |  0  |    0  |      0 |\n| 3    |  13099 |  0  |    0  |      0 |\n| 3+   |  13099 |  1  |  130  |      0 |\n| 4    |  13099 |  1  |  130  |  13099 |\n| 4+   |  13099 |  0  |    0  |      0 |\n| 5    |  13099 |  0  |    0  |      0 |\n| 5+   |   4729 |  0  |  472  |      0 |\n| 6    |   4729 |  0  |  472  |      0 |\n| 6+   |   4729 |  1  |  472  |      0 |\n| 7    |   4729 |  1  |  472  |   4729 |\n| 7+   |   4729 |  0  |  472  |   4729 |\n| 8    |   4729 |  0  |  472  |   4729 |\n| 8    |   4729 |  0  |  130  |  13099 |\n| 8+   |   5119 |  0  |  130  |  13099 |\n| 9    |   5119 |  0  |  130  |  13099 |\n| 9+   |   5119 |  1  |  511  |      0 |\n| 10   |   5119 |  1  |  511  |   5119 |\n| 10+  |   5119 |  0  |  511  |   5119 |\n| 11   |   5119 |  0  |  511  |   5119 |\n| 11   |   5119 |  0  |  472  |   4729 |\n| 11   |   5119 |  0  |  511  |   5119 |\n| 11+  |   5119 |  0  |  168  |      0 |\n| 12   |   5119 |  0  |  168  |      0 |\n| 12   |   5119 |  0  |  169  |      0 |\n| 12   |   5119 |  0  |  170  |      0 |\n| 12   |   5119 |  0  |  171  |      0 |\n| 12   |   5119 |  0  |  172  |      0 |\n| 12   |   5119 |  0  |  173  |      0 |\n| 12   |   5119 |  0  |  174  |      0 |\n| 12   |   5119 |  0  |  175  |      0 |\n| 12+  |  21845 |  1  |  168  |      0 |\n| 13   |  21845 |  1  |  168  |  21845 |\n| 13+  |  21845 |  1  |  169  |      0 |\n| 14   |  21845 |  1  |  169  |  21845 |\n| 14+  |  21845 |  1  |  170  |      0 |\n| 15   |  21845 |  1  |  170  |  21845 |\n| 15+  |  21845 |  1  |  171  |      0 |\n| 16   |  21845 |  1  |  171  |  21845 |\n| 16+  |  21845 |  1  |  172  |      0 |\n| 17   |  21845 |  1  |  172  |  21845 |\n| 17+  |  21845 |  1  |  173  |      0 |\n| 18   |  21845 |  1  |  173  |  21845 |\n| 18+  |  21845 |  1  |  174  |      0 |\n| 19   |  21845 |  1  |  174  |  21845 |\n| 19+  |  21845 |  1  |  175  |      0 |\n| 20   |  21845 |  1  |  175  |  21845 |\n| 20+  |  21845 |  0  |  168  |  21845 |\n| 21   |  21845 |  0  |  168  |  21845 |\n| 21   |  21845 |  0  |  169  |  21845 |\n| 21   |  21845 |  0  |  170  |  21845 |\n| 21   |  21845 |  0  |  171  |  21845 |\n| 21   |  21845 |  0  |  172  |  21845 |\n| 21   |  21845 |  0  |  173  |  21845 |\n| 21   |  21845 |  0  |  174  |  21845 |\n| 21   |  21845 |  0  |  175  |  21845 |\n| 21+  | -21846 |  1  |  168  |  21845 |\n| 22   | -21846 |  1  |  168  | -21846 |\n| 22+  | -21846 |  0  |  168  | -21846 |\n| 23   | -21846 |  0  |  168  | -21846 |\n| 23   | -21846 |  0  |  169  |  21845 |\n| 23   | -21846 |  0  |  170  |  21845 |\n| 23   | -21846 |  0  |  171  |  21845 |\n| 23   | -21846 |  0  |  172  |  21845 |\n| 23   | -21846 |  0  |  173  |  21845 |\n| 23   | -21846 |  0  |  174  |  21845 |\n| 23   | -21846 |  0  |  175  |  21845 |\n| 23+  |  21845 |  1  |  168  | -21846 |\n| 24   |  21845 |  1  |  168  |  21845 |\n| 24+  | -21846 |  1  |  169  |  21845 |\n| 25   | -21846 |  1  |  169  | -21846 |\n| 25+  | -21846 |  0  |  168  |  21845 |\n| 26   | -21846 |  0  |  168  |  21845 |\n| 26   | -21846 |  0  |  169  | -21846 |\n| 26   | -21846 |  0  |  170  |  21845 |\n| 26   | -21846 |  0  |  171  |  21845 |\n| 26   | -21846 |  0  |  172  |  21845 |\n| 26   | -21846 |  0  |  173  |  21845 |\n| 26   | -21846 |  0  |  174  |  21845 |\n| 26   | -21846 |  0  |  175  |  21845 |\n| 26+  |  21845 |  1  |  169  | -21846 |\n| 27   |  21845 |  1  |  169  |  21845 |\n| 27+  | -21846 |  1  |  170  |  21845 |\n| 28   | -21846 |  1  |  170  | -21846 |\n| 28+  | -21846 |  0  |  168  |  21845 |\n| 29   | -21846 |  0  |  168  |  21845 |\n| 29   | -21846 |  0  |  169  |  21845 |\n| 29   | -21846 |  0  |  170  | -21846 |\n| 29   | -21846 |  0  |  171  |  21845 |\n| 29   | -21846 |  0  |  172  |  21845 |\n| 29   | -21846 |  0  |  173  |  21845 |\n| 29   | -21846 |  0  |  174  |  21845 |\n| 29   | -21846 |  0  |  175  |  21845 |\n| 29+  |  21845 |  1  |  170  | -21846 |\n| 30   |  21845 |  1  |  170  |  21845 |\n| 30+  | -21846 |  1  |  171  |  21845 |\n| 31   | -21846 |  1  |  171  | -21846 |\n| 31+  | -21846 |  0  |  168  |  21845 |\n| 32   | -21846 |  0  |  168  |  21845 |\n| 32   | -21846 |  0  |  169  |  21845 |\n| 32   | -21846 |  0  |  170  |  21845 |\n| 32   | -21846 |  0  |  171  | -21846 |\n| 32   | -21846 |  0  |  172  |  21845 |\n| 32   | -21846 |  0  |  173  |  21845 |\n| 32   | -21846 |  0  |  174  |  21845 |\n| 32   | -21846 |  0  |  175  |  21845 |\n| 32+  |  21845 |  1  |  171  | -21846 |\n| 33   |  21845 |  1  |  171  |  21845 |\n| 33+  | -21846 |  1  |  172  |  21845 |\n| 34   | -21846 |  1  |  172  | -21846 |\n| 34+  | -21846 |  0  |  168  |  21845 |\n| 35   | -21846 |  0  |  168  |  21845 |\n| 35   | -21846 |  0  |  169  |  21845 |\n| 35   | -21846 |  0  |  170  |  21845 |\n| 35   | -21846 |  0  |  171  |  21845 |\n| 35   | -21846 |  0  |  172  | -21846 |\n| 35   | -21846 |  0  |  173  |  21845 |\n| 35   | -21846 |  0  |  174  |  21845 |\n| 35   | -21846 |  0  |  175  |  21845 |\n| 35+  |  21845 |  1  |  172  | -21846 |\n| 36   |  21845 |  1  |  172  |  21845 |\n| 36+  | -21846 |  1  |  173  |  21845 |\n| 37   | -21846 |  1  |  173  | -21846 |\n| 37+  | -21846 |  0  |  168  |  21845 |\n| 38   | -21846 |  0  |  168  |  21845 |\n| 38   | -21846 |  0  |  169  |  21845 |\n| 38   | -21846 |  0  |  170  |  21845 |\n| 38   | -21846 |  0  |  171  |  21845 |\n| 38   | -21846 |  0  |  172  |  21845 |\n| 38   | -21846 |  0  |  173  | -21846 |\n| 38   | -21846 |  0  |  174  |  21845 |\n| 38   | -21846 |  0  |  175  |  21845 |\n| 38+  |  21845 |  1  |  173  | -21846 |\n| 39   |  21845 |  1  |  173  |  21845 |\n| 39+  | -21846 |  1  |  174  |  21845 |\n| 40   | -21846 |  1  |  174  | -21846 |\n| 40+  | -21846 |  0  |  168  |  21845 |\n| 41   | -21846 |  0  |  168  |  21845 |\n| 41   | -21846 |  0  |  169  |  21845 |\n| 41   | -21846 |  0  |  170  |  21845 |\n| 41   | -21846 |  0  |  171  |  21845 |\n| 41   | -21846 |  0  |  172  |  21845 |\n| 41   | -21846 |  0  |  173  |  21845 |\n| 41   | -21846 |  0  |  174  | -21846 |\n| 41   | -21846 |  0  |  175  |  21845 |\n| 41+  |  21845 |  1  |  174  | -21846 |\n| 42   |  21845 |  1  |  174  |  21845 |\n| 42+  | -21846 |  1  |  175  |  21845 |\n| 43   | -21846 |  1  |  175  | -21846 |\n| 43+  | -21846 |  0  |  168  |  21845 |\n| 44   | -21846 |  0  |  168  |  21845 |\n| 44   | -21846 |  0  |  169  |  21845 |\n| 44   | -21846 |  0  |  170  |  21845 |\n| 44   | -21846 |  0  |  171  |  21845 |\n| 44   | -21846 |  0  |  172  |  21845 |\n| 44   | -21846 |  0  |  173  |  21845 |\n| 44   | -21846 |  0  |  174  |  21845 |\n| 44   | -21846 |  0  |  175  | -21846 |\n| 44+  |  21845 |  1  |  175  | -21846 |\n| 45   |  21845 |  1  |  175  |  21845 |\n| 45+  |  21845 |  0  |  168  |  21845 |\n| 46   |  21845 |  0  |  168  |  21845 |\n| 46   |  21845 |  0  |  169  |  21845 |\n| 46   |  21845 |  0  |  170  |  21845 |\n| 46   |  21845 |  0  |  171  |  21845 |\n| 46   |  21845 |  0  |  172  |  21845 |\n| 46   |  21845 |  0  |  173  |  21845 |\n| 46   |  21845 |  0  |  174  |  21845 |\n| 46   |  21845 |  0  |  175  |  21845 |\n| 46+  |  21845 |  0  |   42  |      0 |\n| 47   |  21845 |  0  |   42  |      0 |\n| 47   |  21845 |  0  |  106  |      0 |\n| 47   |  21845 |  0  |  170  |  21845 |\n| 47   |  21845 |  0  |  234  |      0 |\n| 47   |  21845 |  0  |  298  |      0 |\n| 47   |  21845 |  0  |  362  |      0 |\n| 47   |  21845 |  0  |  426  |      0 |\n| 47   |  21845 |  0  |  490  |      0 |\n| 47+  |  21845 |  1  |   42  |      0 |\n| 48   |  21845 |  1  |   42  |  21845 |\n| 48+  |  21845 |  1  |  106  |      0 |\n| 49   |  21845 |  1  |  106  |  21845 |\n| 49+  |  21845 |  1  |  170  |  21845 |\n| 50   |  21845 |  1  |  170  |  21845 |\n| 50+  |  21845 |  1  |  234  |      0 |\n| 51   |  21845 |  1  |  234  |  21845 |\n| 51+  |  21845 |  1  |  298  |      0 |\n| 52   |  21845 |  1  |  298  |  21845 |\n| 52+  |  21845 |  1  |  362  |      0 |\n| 53   |  21845 |  1  |  362  |  21845 |\n| 53+  |  21845 |  1  |  426  |      0 |\n| 54   |  21845 |  1  |  426  |  21845 |\n| 54+  |  21845 |  1  |  490  |      0 |\n| 55   |  21845 |  1  |  490  |  21845 |\n| 55+  |  21845 |  0  |   42  |  21845 |\n| 56   |  21845 |  0  |   42  |  21845 |\n| 56   |  21845 |  0  |  106  |  21845 |\n| 56   |  21845 |  0  |  170  |  21845 |\n| 56   |  21845 |  0  |  234  |  21845 |\n| 56   |  21845 |  0  |  298  |  21845 |\n| 56   |  21845 |  0  |  362  |  21845 |\n| 56   |  21845 |  0  |  426  |  21845 |\n| 56   |  21845 |  0  |  490  |  21845 |\n| 56+  | -21846 |  1  |   42  |  21845 |\n| 57   | -21846 |  1  |   42  | -21846 |\n| 57+  | -21846 |  0  |   42  | -21846 |\n| 58   | -21846 |  0  |   42  | -21846 |\n| 58   | -21846 |  0  |  106  |  21845 |\n| 58   | -21846 |  0  |  170  |  21845 |\n| 58   | -21846 |  0  |  234  |  21845 |\n| 58   | -21846 |  0  |  298  |  21845 |\n| 58   | -21846 |  0  |  362  |  21845 |\n| 58   | -21846 |  0  |  426  |  21845 |\n| 58   | -21846 |  0  |  490  |  21845 |\n| 58+  |  21845 |  1  |   42  | -21846 |\n| 59   |  21845 |  1  |   42  |  21845 |\n| 59+  | -21846 |  1  |  106  |  21845 |\n| 60   | -21846 |  1  |  106  | -21846 |\n| 60+  | -21846 |  0  |   42  |  21845 |\n| 61   | -21846 |  0  |   42  |  21845 |\n| 61   | -21846 |  0  |  106  | -21846 |\n| 61   | -21846 |  0  |  170  |  21845 |\n| 61   | -21846 |  0  |  234  |  21845 |\n| 61   | -21846 |  0  |  298  |  21845 |\n| 61   | -21846 |  0  |  362  |  21845 |\n| 61   | -21846 |  0  |  426  |  21845 |\n| 61   | -21846 |  0  |  490  |  21845 |\n| 61+  |  21845 |  1  |  106  | -21846 |\n| 62   |  21845 |  1  |  106  |  21845 |\n| 62+  | -21846 |  1  |  170  |  21845 |\n| 63   | -21846 |  1  |  170  | -21846 |\n| 63+  | -21846 |  0  |   42  |  21845 |\n| 64   | -21846 |  0  |   42  |  21845 |\n| 64   | -21846 |  0  |  106  |  21845 |\n| 64   | -21846 |  0  |  170  | -21846 |\n| 64   | -21846 |  0  |  234  |  21845 |\n| 64   | -21846 |  0  |  298  |  21845 |\n| 64   | -21846 |  0  |  362  |  21845 |\n| 64   | -21846 |  0  |  426  |  21845 |\n| 64   | -21846 |  0  |  490  |  21845 |\n| 64+  |  21845 |  1  |  170  | -21846 |\n| 65   |  21845 |  1  |  170  |  21845 |\n| 65+  | -21846 |  1  |  234  |  21845 |\n| 66   | -21846 |  1  |  234  | -21846 |\n| 66+  | -21846 |  0  |   42  |  21845 |\n| 67   | -21846 |  0  |   42  |  21845 |\n| 67   | -21846 |  0  |  106  |  21845 |\n| 67   | -21846 |  0  |  170  |  21845 |\n| 67   | -21846 |  0  |  234  | -21846 |\n| 67   | -21846 |  0  |  298  |  21845 |\n| 67   | -21846 |  0  |  362  |  21845 |\n| 67   | -21846 |  0  |  426  |  21845 |\n| 67   | -21846 |  0  |  490  |  21845 |\n| 67+  |  21845 |  1  |  234  | -21846 |\n| 68   |  21845 |  1  |  234  |  21845 |\n| 68+  | -21846 |  1  |  298  |  21845 |\n| 69   | -21846 |  1  |  298  | -21846 |\n| 69+  | -21846 |  0  |   42  |  21845 |\n| 70   | -21846 |  0  |   42  |  21845 |\n| 70   | -21846 |  0  |  106  |  21845 |\n| 70   | -21846 |  0  |  170  |  21845 |\n| 70   | -21846 |  0  |  234  |  21845 |\n| 70   | -21846 |  0  |  298  | -21846 |\n| 70   | -21846 |  0  |  362  |  21845 |\n| 70   | -21846 |  0  |  426  |  21845 |\n| 70   | -21846 |  0  |  490  |  21845 |\n| 70+  |  21845 |  1  |  298  | -21846 |\n| 71   |  21845 |  1  |  298  |  21845 |\n| 71+  | -21846 |  1  |  362  |  21845 |\n| 72   | -21846 |  1  |  362  | -21846 |\n| 72+  | -21846 |  0  |   42  |  21845 |\n| 73   | -21846 |  0  |   42  |  21845 |\n| 73   | -21846 |  0  |  106  |  21845 |\n| 73   | -21846 |  0  |  170  |  21845 |\n| 73   | -21846 |  0  |  234  |  21845 |\n| 73   | -21846 |  0  |  298  |  21845 |\n| 73   | -21846 |  0  |  362  | -21846 |\n| 73   | -21846 |  0  |  426  |  21845 |\n| 73   | -21846 |  0  |  490  |  21845 |\n| 73+  |  21845 |  1  |  362  | -21846 |\n| 74   |  21845 |  1  |  362  |  21845 |\n| 74+  | -21846 |  1  |  426  |  21845 |\n| 75   | -21846 |  1  |  426  | -21846 |\n| 75+  | -21846 |  0  |   42  |  21845 |\n| 76   | -21846 |  0  |   42  |  21845 |\n| 76   | -21846 |  0  |  106  |  21845 |\n| 76   | -21846 |  0  |  170  |  21845 |\n| 76   | -21846 |  0  |  234  |  21845 |\n| 76   | -21846 |  0  |  298  |  21845 |\n| 76   | -21846 |  0  |  362  |  21845 |\n| 76   | -21846 |  0  |  426  | -21846 |\n| 76   | -21846 |  0  |  490  |  21845 |\n| 76+  |  21845 |  1  |  426  | -21846 |\n| 77   |  21845 |  1  |  426  |  21845 |\n| 77+  | -21846 |  1  |  490  |  21845 |\n| 78   | -21846 |  1  |  490  | -21846 |\n| 78+  | -21846 |  0  |   42  |  21845 |\n| 79   | -21846 |  0  |   42  |  21845 |\n| 79   | -21846 |  0  |  106  |  21845 |\n| 79   | -21846 |  0  |  170  |  21845 |\n| 79   | -21846 |  0  |  234  |  21845 |\n| 79   | -21846 |  0  |  298  |  21845 |\n| 79   | -21846 |  0  |  362  |  21845 |\n| 79   | -21846 |  0  |  426  |  21845 |\n| 79   | -21846 |  0  |  490  | -21846 |\n| 79+  |  21845 |  1  |  490  | -21846 |\n| 80   |  21845 |  1  |  490  |  21845 |\n| 80+  |  21845 |  0  |   42  |  21845 |\n| 81   |  21845 |  0  |   42  |  21845 |\n| 81   |  21845 |  0  |  106  |  21845 |\n| 81   |  21845 |  0  |  170  |  21845 |\n| 81   |  21845 |  0  |  234  |  21845 |\n| 81   |  21845 |  0  |  298  |  21845 |\n| 81   |  21845 |  0  |  362  |  21845 |\n| 81   |  21845 |  0  |  426  |  21845 |\n| 81   |  21845 |  0  |  490  |  21845 |"},RAM4K:{"RAM4K.hdl":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/03/b/RAM4K.hdl\n/**\n * Memory of 4K 16-bit registers.\n * If load is asserted, the value of the register selected by\n * address is set to in; Otherwise, the value does not change.\n * The value of the selected register is emitted by out.\n */\nCHIP RAM4K {\n    IN in[16], load, address[12];\n    OUT out[16];\n\n    PARTS:\n    //// Replace this comment with your code.\n}',"RAM4K.tst":"output-list time%S1.4.1 in%D1.6.1 load%B2.1.2 address%D2.4.2 out%D1.6.1;\n\nset in 0, set load 0, set address 0, tick, output; tock, output;\nset load 1, tick, output; tock, output;\nset in 1111, set load 0, tick, output; tock, output;\nset load 1, set address 1111, tick, output; tock, output;\nset load 0, set address 0, tick, output; tock, output;\nset in 3513, set address 3513, tick, output; tock, output;\nset load 1, tick, output; tock, output;\nset load 0, tick, output; tock, output;\nset address 1111, eval, output;\n\nset in 4095, tick, output; tock, output;\nset load 1, set address 4095, tick, output; tock, output;\nset load 0, tick, output; tock, output;\nset address 3513, eval, output;\n\nset address 4095, eval, output;\n\nset load 0,\nset address %B101010101000, tick, output; tock, output;\nset address %B101010101001, eval, output;\nset address %B101010101010, eval, output;\nset address %B101010101011, eval, output;\nset address %B101010101100, eval, output;\nset address %B101010101101, eval, output;\nset address %B101010101110, eval, output;\nset address %B101010101111, eval, output;\n\nset load 1,\nset in %B0101010101010101, set address %B101010101000, tick, output; tock, output;\nset address %B101010101001, tick, output, tock, output;\nset address %B101010101010, tick, output, tock, output;\nset address %B101010101011, tick, output, tock, output;\nset address %B101010101100, tick, output, tock, output;\nset address %B101010101101, tick, output, tock, output;\nset address %B101010101110, tick, output, tock, output;\nset address %B101010101111, tick, output, tock, output;\n\nset load 0,\nset address %B101010101000, tick, output; tock, output;\nset address %B101010101001, eval, output;\nset address %B101010101010, eval, output;\nset address %B101010101011, eval, output;\nset address %B101010101100, eval, output;\nset address %B101010101101, eval, output;\nset address %B101010101110, eval, output;\nset address %B101010101111, eval, output;\n\nset load 1,\nset address %B101010101000, set in %B1010101010101010, tick, output; tock, output;\nset load 0,\nset address %B101010101000, tick, output; tock, output;\nset address %B101010101001, eval, output;\nset address %B101010101010, eval, output;\nset address %B101010101011, eval, output;\nset address %B101010101100, eval, output;\nset address %B101010101101, eval, output;\nset address %B101010101110, eval, output;\nset address %B101010101111, eval, output;\n\nset load 1,\nset address %B101010101000, set in %B0101010101010101, tick, output, tock, output;\nset address %B101010101001, set in %B1010101010101010, tick, output; tock, output;\nset load 0,\nset address %B101010101000, tick, output; tock, output;\nset address %B101010101001, eval, output;\nset address %B101010101010, eval, output;\nset address %B101010101011, eval, output;\nset address %B101010101100, eval, output;\nset address %B101010101101, eval, output;\nset address %B101010101110, eval, output;\nset address %B101010101111, eval, output;\n\nset load 1,\nset address %B101010101001, set in %B0101010101010101, tick, output, tock, output;\nset address %B101010101010, set in %B1010101010101010, tick, output; tock, output;\nset load 0,\nset address %B101010101000, tick, output; tock, output;\nset address %B101010101001, eval, output;\nset address %B101010101010, eval, output;\nset address %B101010101011, eval, output;\nset address %B101010101100, eval, output;\nset address %B101010101101, eval, output;\nset address %B101010101110, eval, output;\nset address %B101010101111, eval, output;\n\nset load 1,\nset address %B101010101010, set in %B0101010101010101, tick, output, tock, output;\nset address %B101010101011, set in %B1010101010101010, tick, output; tock, output;\nset load 0,\nset address %B101010101000, tick, output; tock, output;\nset address %B101010101001, eval, output;\nset address %B101010101010, eval, output;\nset address %B101010101011, eval, output;\nset address %B101010101100, eval, output;\nset address %B101010101101, eval, output;\nset address %B101010101110, eval, output;\nset address %B101010101111, eval, output;\n\nset load 1,\nset address %B101010101011, set in %B0101010101010101, tick, output, tock, output;\nset address %B101010101100, set in %B1010101010101010, tick, output; tock, output;\nset load 0,\nset address %B101010101000, tick, output; tock, output;\nset address %B101010101001, eval, output;\nset address %B101010101010, eval, output;\nset address %B101010101011, eval, output;\nset address %B101010101100, eval, output;\nset address %B101010101101, eval, output;\nset address %B101010101110, eval, output;\nset address %B101010101111, eval, output;\n\nset load 1,\nset address %B101010101100, set in %B0101010101010101, tick, output, tock, output;\nset address %B101010101101, set in %B1010101010101010, tick, output; tock, output;\nset load 0,\nset address %B101010101000, tick, output; tock, output;\nset address %B101010101001, eval, output;\nset address %B101010101010, eval, output;\nset address %B101010101011, eval, output;\nset address %B101010101100, eval, output;\nset address %B101010101101, eval, output;\nset address %B101010101110, eval, output;\nset address %B101010101111, eval, output;\n\nset load 1,\nset address %B101010101101, set in %B0101010101010101, tick, output, tock, output;\nset address %B101010101110, set in %B1010101010101010, tick, output; tock, output;\nset load 0,\nset address %B101010101000, tick, output; tock, output;\nset address %B101010101001, eval, output;\nset address %B101010101010, eval, output;\nset address %B101010101011, eval, output;\nset address %B101010101100, eval, output;\nset address %B101010101101, eval, output;\nset address %B101010101110, eval, output;\nset address %B101010101111, eval, output;\n\nset load 1,\nset address %B101010101110, set in %B0101010101010101, tick, output, tock, output;\nset address %B101010101111, set in %B1010101010101010, tick, output; tock, output;\nset load 0,\nset address %B101010101000, tick, output; tock, output;\nset address %B101010101001, eval, output;\nset address %B101010101010, eval, output;\nset address %B101010101011, eval, output;\nset address %B101010101100, eval, output;\nset address %B101010101101, eval, output;\nset address %B101010101110, eval, output;\nset address %B101010101111, eval, output;\n\nset load 1,\nset address %B101010101111, set in %B0101010101010101, tick, output, tock, output;\n\nset load 0,\nset address %B101010101000, tick, output; tock, output;\nset address %B101010101001, eval, output;\nset address %B101010101010, eval, output;\nset address %B101010101011, eval, output;\nset address %B101010101100, eval, output;\nset address %B101010101101, eval, output;\nset address %B101010101110, eval, output;\nset address %B101010101111, eval, output;\n\nset load 0,\nset address %B000101010101, tick, output; tock, output;\nset address %B001101010101, eval, output;\nset address %B010101010101, eval, output;\nset address %B011101010101, eval, output;\nset address %B100101010101, eval, output;\nset address %B101101010101, eval, output;\nset address %B110101010101, eval, output;\nset address %B111101010101, eval, output;\n\nset load 1,\nset in %B0101010101010101, set address %B000101010101, tick, output; tock, output;\nset address %B001101010101, tick, output, tock, output;\nset address %B010101010101, tick, output, tock, output;\nset address %B011101010101, tick, output, tock, output;\nset address %B100101010101, tick, output, tock, output;\nset address %B101101010101, tick, output, tock, output;\nset address %B110101010101, tick, output, tock, output;\nset address %B111101010101, tick, output, tock, output;\n\nset load 0,\nset address %B000101010101, tick, output; tock, output;\nset address %B001101010101, eval, output;\nset address %B010101010101, eval, output;\nset address %B011101010101, eval, output;\nset address %B100101010101, eval, output;\nset address %B101101010101, eval, output;\nset address %B110101010101, eval, output;\nset address %B111101010101, eval, output;\n\nset load 1,\nset address %B000101010101, set in %B1010101010101010, tick, output; tock, output;\nset load 0,\nset address %B000101010101, tick, output; tock, output;\nset address %B001101010101, eval, output;\nset address %B010101010101, eval, output;\nset address %B011101010101, eval, output;\nset address %B100101010101, eval, output;\nset address %B101101010101, eval, output;\nset address %B110101010101, eval, output;\nset address %B111101010101, eval, output;\n\nset load 1,\nset address %B000101010101, set in %B0101010101010101, tick, output, tock, output;\nset address %B001101010101, set in %B1010101010101010, tick, output; tock, output;\nset load 0,\nset address %B000101010101, tick, output; tock, output;\nset address %B001101010101, eval, output;\nset address %B010101010101, eval, output;\nset address %B011101010101, eval, output;\nset address %B100101010101, eval, output;\nset address %B101101010101, eval, output;\nset address %B110101010101, eval, output;\nset address %B111101010101, eval, output;\n\nset load 1,\nset address %B001101010101, set in %B0101010101010101, tick, output, tock, output;\nset address %B010101010101, set in %B1010101010101010, tick, output; tock, output;\nset load 0,\nset address %B000101010101, tick, output; tock, output;\nset address %B001101010101, eval, output;\nset address %B010101010101, eval, output;\nset address %B011101010101, eval, output;\nset address %B100101010101, eval, output;\nset address %B101101010101, eval, output;\nset address %B110101010101, eval, output;\nset address %B111101010101, eval, output;\n\nset load 1,\nset address %B010101010101, set in %B0101010101010101, tick, output, tock, output;\nset address %B011101010101, set in %B1010101010101010, tick, output; tock, output;\nset load 0,\nset address %B000101010101, tick, output; tock, output;\nset address %B001101010101, eval, output;\nset address %B010101010101, eval, output;\nset address %B011101010101, eval, output;\nset address %B100101010101, eval, output;\nset address %B101101010101, eval, output;\nset address %B110101010101, eval, output;\nset address %B111101010101, eval, output;\n\nset load 1,\nset address %B011101010101, set in %B0101010101010101, tick, output, tock, output;\nset address %B100101010101, set in %B1010101010101010, tick, output; tock, output;\nset load 0,\nset address %B000101010101, tick, output; tock, output;\nset address %B001101010101, eval, output;\nset address %B010101010101, eval, output;\nset address %B011101010101, eval, output;\nset address %B100101010101, eval, output;\nset address %B101101010101, eval, output;\nset address %B110101010101, eval, output;\nset address %B111101010101, eval, output;\n\nset load 1,\nset address %B100101010101, set in %B0101010101010101, tick, output, tock, output;\nset address %B101101010101, set in %B1010101010101010, tick, output; tock, output;\nset load 0,\nset address %B000101010101, tick, output; tock, output;\nset address %B001101010101, eval, output;\nset address %B010101010101, eval, output;\nset address %B011101010101, eval, output;\nset address %B100101010101, eval, output;\nset address %B101101010101, eval, output;\nset address %B110101010101, eval, output;\nset address %B111101010101, eval, output;\n\nset load 1,\nset address %B101101010101, set in %B0101010101010101, tick, output, tock, output;\nset address %B110101010101, set in %B1010101010101010, tick, output; tock, output;\nset load 0,\nset address %B000101010101, tick, output; tock, output;\nset address %B001101010101, eval, output;\nset address %B010101010101, eval, output;\nset address %B011101010101, eval, output;\nset address %B100101010101, eval, output;\nset address %B101101010101, eval, output;\nset address %B110101010101, eval, output;\nset address %B111101010101, eval, output;\n\nset load 1,\nset address %B110101010101, set in %B0101010101010101, tick, output, tock, output;\nset address %B111101010101, set in %B1010101010101010, tick, output; tock, output;\nset load 0,\nset address %B000101010101, tick, output; tock, output;\nset address %B001101010101, eval, output;\nset address %B010101010101, eval, output;\nset address %B011101010101, eval, output;\nset address %B100101010101, eval, output;\nset address %B101101010101, eval, output;\nset address %B110101010101, eval, output;\nset address %B111101010101, eval, output;\n\nset load 1,\nset address %B111101010101, set in %B0101010101010101, tick, output, tock, output;\n\nset load 0,\nset address %B000101010101, tick, output; tock, output;\nset address %B001101010101, eval, output;\nset address %B010101010101, eval, output;\nset address %B011101010101, eval, output;\nset address %B100101010101, eval, output;\nset address %B101101010101, eval, output;\nset address %B110101010101, eval, output;\nset address %B111101010101, eval, output;","RAM4K.cmp":"| time |   in   |load |address |  out   |\n| 0+   |      0 |  0  |     0  |      0 |\n| 1    |      0 |  0  |     0  |      0 |\n| 1+   |      0 |  1  |     0  |      0 |\n| 2    |      0 |  1  |     0  |      0 |\n| 2+   |   1111 |  0  |     0  |      0 |\n| 3    |   1111 |  0  |     0  |      0 |\n| 3+   |   1111 |  1  |  1111  |      0 |\n| 4    |   1111 |  1  |  1111  |   1111 |\n| 4+   |   1111 |  0  |     0  |      0 |\n| 5    |   1111 |  0  |     0  |      0 |\n| 5+   |   3513 |  0  |  3513  |      0 |\n| 6    |   3513 |  0  |  3513  |      0 |\n| 6+   |   3513 |  1  |  3513  |      0 |\n| 7    |   3513 |  1  |  3513  |   3513 |\n| 7+   |   3513 |  0  |  3513  |   3513 |\n| 8    |   3513 |  0  |  3513  |   3513 |\n| 8    |   3513 |  0  |  1111  |   1111 |\n| 8+   |   4095 |  0  |  1111  |   1111 |\n| 9    |   4095 |  0  |  1111  |   1111 |\n| 9+   |   4095 |  1  |  4095  |      0 |\n| 10   |   4095 |  1  |  4095  |   4095 |\n| 10+  |   4095 |  0  |  4095  |   4095 |\n| 11   |   4095 |  0  |  4095  |   4095 |\n| 11   |   4095 |  0  |  3513  |   3513 |\n| 11   |   4095 |  0  |  4095  |   4095 |\n| 11+  |   4095 |  0  |  2728  |      0 |\n| 12   |   4095 |  0  |  2728  |      0 |\n| 12   |   4095 |  0  |  2729  |      0 |\n| 12   |   4095 |  0  |  2730  |      0 |\n| 12   |   4095 |  0  |  2731  |      0 |\n| 12   |   4095 |  0  |  2732  |      0 |\n| 12   |   4095 |  0  |  2733  |      0 |\n| 12   |   4095 |  0  |  2734  |      0 |\n| 12   |   4095 |  0  |  2735  |      0 |\n| 12+  |  21845 |  1  |  2728  |      0 |\n| 13   |  21845 |  1  |  2728  |  21845 |\n| 13+  |  21845 |  1  |  2729  |      0 |\n| 14   |  21845 |  1  |  2729  |  21845 |\n| 14+  |  21845 |  1  |  2730  |      0 |\n| 15   |  21845 |  1  |  2730  |  21845 |\n| 15+  |  21845 |  1  |  2731  |      0 |\n| 16   |  21845 |  1  |  2731  |  21845 |\n| 16+  |  21845 |  1  |  2732  |      0 |\n| 17   |  21845 |  1  |  2732  |  21845 |\n| 17+  |  21845 |  1  |  2733  |      0 |\n| 18   |  21845 |  1  |  2733  |  21845 |\n| 18+  |  21845 |  1  |  2734  |      0 |\n| 19   |  21845 |  1  |  2734  |  21845 |\n| 19+  |  21845 |  1  |  2735  |      0 |\n| 20   |  21845 |  1  |  2735  |  21845 |\n| 20+  |  21845 |  0  |  2728  |  21845 |\n| 21   |  21845 |  0  |  2728  |  21845 |\n| 21   |  21845 |  0  |  2729  |  21845 |\n| 21   |  21845 |  0  |  2730  |  21845 |\n| 21   |  21845 |  0  |  2731  |  21845 |\n| 21   |  21845 |  0  |  2732  |  21845 |\n| 21   |  21845 |  0  |  2733  |  21845 |\n| 21   |  21845 |  0  |  2734  |  21845 |\n| 21   |  21845 |  0  |  2735  |  21845 |\n| 21+  | -21846 |  1  |  2728  |  21845 |\n| 22   | -21846 |  1  |  2728  | -21846 |\n| 22+  | -21846 |  0  |  2728  | -21846 |\n| 23   | -21846 |  0  |  2728  | -21846 |\n| 23   | -21846 |  0  |  2729  |  21845 |\n| 23   | -21846 |  0  |  2730  |  21845 |\n| 23   | -21846 |  0  |  2731  |  21845 |\n| 23   | -21846 |  0  |  2732  |  21845 |\n| 23   | -21846 |  0  |  2733  |  21845 |\n| 23   | -21846 |  0  |  2734  |  21845 |\n| 23   | -21846 |  0  |  2735  |  21845 |\n| 23+  |  21845 |  1  |  2728  | -21846 |\n| 24   |  21845 |  1  |  2728  |  21845 |\n| 24+  | -21846 |  1  |  2729  |  21845 |\n| 25   | -21846 |  1  |  2729  | -21846 |\n| 25+  | -21846 |  0  |  2728  |  21845 |\n| 26   | -21846 |  0  |  2728  |  21845 |\n| 26   | -21846 |  0  |  2729  | -21846 |\n| 26   | -21846 |  0  |  2730  |  21845 |\n| 26   | -21846 |  0  |  2731  |  21845 |\n| 26   | -21846 |  0  |  2732  |  21845 |\n| 26   | -21846 |  0  |  2733  |  21845 |\n| 26   | -21846 |  0  |  2734  |  21845 |\n| 26   | -21846 |  0  |  2735  |  21845 |\n| 26+  |  21845 |  1  |  2729  | -21846 |\n| 27   |  21845 |  1  |  2729  |  21845 |\n| 27+  | -21846 |  1  |  2730  |  21845 |\n| 28   | -21846 |  1  |  2730  | -21846 |\n| 28+  | -21846 |  0  |  2728  |  21845 |\n| 29   | -21846 |  0  |  2728  |  21845 |\n| 29   | -21846 |  0  |  2729  |  21845 |\n| 29   | -21846 |  0  |  2730  | -21846 |\n| 29   | -21846 |  0  |  2731  |  21845 |\n| 29   | -21846 |  0  |  2732  |  21845 |\n| 29   | -21846 |  0  |  2733  |  21845 |\n| 29   | -21846 |  0  |  2734  |  21845 |\n| 29   | -21846 |  0  |  2735  |  21845 |\n| 29+  |  21845 |  1  |  2730  | -21846 |\n| 30   |  21845 |  1  |  2730  |  21845 |\n| 30+  | -21846 |  1  |  2731  |  21845 |\n| 31   | -21846 |  1  |  2731  | -21846 |\n| 31+  | -21846 |  0  |  2728  |  21845 |\n| 32   | -21846 |  0  |  2728  |  21845 |\n| 32   | -21846 |  0  |  2729  |  21845 |\n| 32   | -21846 |  0  |  2730  |  21845 |\n| 32   | -21846 |  0  |  2731  | -21846 |\n| 32   | -21846 |  0  |  2732  |  21845 |\n| 32   | -21846 |  0  |  2733  |  21845 |\n| 32   | -21846 |  0  |  2734  |  21845 |\n| 32   | -21846 |  0  |  2735  |  21845 |\n| 32+  |  21845 |  1  |  2731  | -21846 |\n| 33   |  21845 |  1  |  2731  |  21845 |\n| 33+  | -21846 |  1  |  2732  |  21845 |\n| 34   | -21846 |  1  |  2732  | -21846 |\n| 34+  | -21846 |  0  |  2728  |  21845 |\n| 35   | -21846 |  0  |  2728  |  21845 |\n| 35   | -21846 |  0  |  2729  |  21845 |\n| 35   | -21846 |  0  |  2730  |  21845 |\n| 35   | -21846 |  0  |  2731  |  21845 |\n| 35   | -21846 |  0  |  2732  | -21846 |\n| 35   | -21846 |  0  |  2733  |  21845 |\n| 35   | -21846 |  0  |  2734  |  21845 |\n| 35   | -21846 |  0  |  2735  |  21845 |\n| 35+  |  21845 |  1  |  2732  | -21846 |\n| 36   |  21845 |  1  |  2732  |  21845 |\n| 36+  | -21846 |  1  |  2733  |  21845 |\n| 37   | -21846 |  1  |  2733  | -21846 |\n| 37+  | -21846 |  0  |  2728  |  21845 |\n| 38   | -21846 |  0  |  2728  |  21845 |\n| 38   | -21846 |  0  |  2729  |  21845 |\n| 38   | -21846 |  0  |  2730  |  21845 |\n| 38   | -21846 |  0  |  2731  |  21845 |\n| 38   | -21846 |  0  |  2732  |  21845 |\n| 38   | -21846 |  0  |  2733  | -21846 |\n| 38   | -21846 |  0  |  2734  |  21845 |\n| 38   | -21846 |  0  |  2735  |  21845 |\n| 38+  |  21845 |  1  |  2733  | -21846 |\n| 39   |  21845 |  1  |  2733  |  21845 |\n| 39+  | -21846 |  1  |  2734  |  21845 |\n| 40   | -21846 |  1  |  2734  | -21846 |\n| 40+  | -21846 |  0  |  2728  |  21845 |\n| 41   | -21846 |  0  |  2728  |  21845 |\n| 41   | -21846 |  0  |  2729  |  21845 |\n| 41   | -21846 |  0  |  2730  |  21845 |\n| 41   | -21846 |  0  |  2731  |  21845 |\n| 41   | -21846 |  0  |  2732  |  21845 |\n| 41   | -21846 |  0  |  2733  |  21845 |\n| 41   | -21846 |  0  |  2734  | -21846 |\n| 41   | -21846 |  0  |  2735  |  21845 |\n| 41+  |  21845 |  1  |  2734  | -21846 |\n| 42   |  21845 |  1  |  2734  |  21845 |\n| 42+  | -21846 |  1  |  2735  |  21845 |\n| 43   | -21846 |  1  |  2735  | -21846 |\n| 43+  | -21846 |  0  |  2728  |  21845 |\n| 44   | -21846 |  0  |  2728  |  21845 |\n| 44   | -21846 |  0  |  2729  |  21845 |\n| 44   | -21846 |  0  |  2730  |  21845 |\n| 44   | -21846 |  0  |  2731  |  21845 |\n| 44   | -21846 |  0  |  2732  |  21845 |\n| 44   | -21846 |  0  |  2733  |  21845 |\n| 44   | -21846 |  0  |  2734  |  21845 |\n| 44   | -21846 |  0  |  2735  | -21846 |\n| 44+  |  21845 |  1  |  2735  | -21846 |\n| 45   |  21845 |  1  |  2735  |  21845 |\n| 45+  |  21845 |  0  |  2728  |  21845 |\n| 46   |  21845 |  0  |  2728  |  21845 |\n| 46   |  21845 |  0  |  2729  |  21845 |\n| 46   |  21845 |  0  |  2730  |  21845 |\n| 46   |  21845 |  0  |  2731  |  21845 |\n| 46   |  21845 |  0  |  2732  |  21845 |\n| 46   |  21845 |  0  |  2733  |  21845 |\n| 46   |  21845 |  0  |  2734  |  21845 |\n| 46   |  21845 |  0  |  2735  |  21845 |\n| 46+  |  21845 |  0  |   341  |      0 |\n| 47   |  21845 |  0  |   341  |      0 |\n| 47   |  21845 |  0  |   853  |      0 |\n| 47   |  21845 |  0  |  1365  |      0 |\n| 47   |  21845 |  0  |  1877  |      0 |\n| 47   |  21845 |  0  |  2389  |      0 |\n| 47   |  21845 |  0  |  2901  |      0 |\n| 47   |  21845 |  0  |  3413  |      0 |\n| 47   |  21845 |  0  |  3925  |      0 |\n| 47+  |  21845 |  1  |   341  |      0 |\n| 48   |  21845 |  1  |   341  |  21845 |\n| 48+  |  21845 |  1  |   853  |      0 |\n| 49   |  21845 |  1  |   853  |  21845 |\n| 49+  |  21845 |  1  |  1365  |      0 |\n| 50   |  21845 |  1  |  1365  |  21845 |\n| 50+  |  21845 |  1  |  1877  |      0 |\n| 51   |  21845 |  1  |  1877  |  21845 |\n| 51+  |  21845 |  1  |  2389  |      0 |\n| 52   |  21845 |  1  |  2389  |  21845 |\n| 52+  |  21845 |  1  |  2901  |      0 |\n| 53   |  21845 |  1  |  2901  |  21845 |\n| 53+  |  21845 |  1  |  3413  |      0 |\n| 54   |  21845 |  1  |  3413  |  21845 |\n| 54+  |  21845 |  1  |  3925  |      0 |\n| 55   |  21845 |  1  |  3925  |  21845 |\n| 55+  |  21845 |  0  |   341  |  21845 |\n| 56   |  21845 |  0  |   341  |  21845 |\n| 56   |  21845 |  0  |   853  |  21845 |\n| 56   |  21845 |  0  |  1365  |  21845 |\n| 56   |  21845 |  0  |  1877  |  21845 |\n| 56   |  21845 |  0  |  2389  |  21845 |\n| 56   |  21845 |  0  |  2901  |  21845 |\n| 56   |  21845 |  0  |  3413  |  21845 |\n| 56   |  21845 |  0  |  3925  |  21845 |\n| 56+  | -21846 |  1  |   341  |  21845 |\n| 57   | -21846 |  1  |   341  | -21846 |\n| 57+  | -21846 |  0  |   341  | -21846 |\n| 58   | -21846 |  0  |   341  | -21846 |\n| 58   | -21846 |  0  |   853  |  21845 |\n| 58   | -21846 |  0  |  1365  |  21845 |\n| 58   | -21846 |  0  |  1877  |  21845 |\n| 58   | -21846 |  0  |  2389  |  21845 |\n| 58   | -21846 |  0  |  2901  |  21845 |\n| 58   | -21846 |  0  |  3413  |  21845 |\n| 58   | -21846 |  0  |  3925  |  21845 |\n| 58+  |  21845 |  1  |   341  | -21846 |\n| 59   |  21845 |  1  |   341  |  21845 |\n| 59+  | -21846 |  1  |   853  |  21845 |\n| 60   | -21846 |  1  |   853  | -21846 |\n| 60+  | -21846 |  0  |   341  |  21845 |\n| 61   | -21846 |  0  |   341  |  21845 |\n| 61   | -21846 |  0  |   853  | -21846 |\n| 61   | -21846 |  0  |  1365  |  21845 |\n| 61   | -21846 |  0  |  1877  |  21845 |\n| 61   | -21846 |  0  |  2389  |  21845 |\n| 61   | -21846 |  0  |  2901  |  21845 |\n| 61   | -21846 |  0  |  3413  |  21845 |\n| 61   | -21846 |  0  |  3925  |  21845 |\n| 61+  |  21845 |  1  |   853  | -21846 |\n| 62   |  21845 |  1  |   853  |  21845 |\n| 62+  | -21846 |  1  |  1365  |  21845 |\n| 63   | -21846 |  1  |  1365  | -21846 |\n| 63+  | -21846 |  0  |   341  |  21845 |\n| 64   | -21846 |  0  |   341  |  21845 |\n| 64   | -21846 |  0  |   853  |  21845 |\n| 64   | -21846 |  0  |  1365  | -21846 |\n| 64   | -21846 |  0  |  1877  |  21845 |\n| 64   | -21846 |  0  |  2389  |  21845 |\n| 64   | -21846 |  0  |  2901  |  21845 |\n| 64   | -21846 |  0  |  3413  |  21845 |\n| 64   | -21846 |  0  |  3925  |  21845 |\n| 64+  |  21845 |  1  |  1365  | -21846 |\n| 65   |  21845 |  1  |  1365  |  21845 |\n| 65+  | -21846 |  1  |  1877  |  21845 |\n| 66   | -21846 |  1  |  1877  | -21846 |\n| 66+  | -21846 |  0  |   341  |  21845 |\n| 67   | -21846 |  0  |   341  |  21845 |\n| 67   | -21846 |  0  |   853  |  21845 |\n| 67   | -21846 |  0  |  1365  |  21845 |\n| 67   | -21846 |  0  |  1877  | -21846 |\n| 67   | -21846 |  0  |  2389  |  21845 |\n| 67   | -21846 |  0  |  2901  |  21845 |\n| 67   | -21846 |  0  |  3413  |  21845 |\n| 67   | -21846 |  0  |  3925  |  21845 |\n| 67+  |  21845 |  1  |  1877  | -21846 |\n| 68   |  21845 |  1  |  1877  |  21845 |\n| 68+  | -21846 |  1  |  2389  |  21845 |\n| 69   | -21846 |  1  |  2389  | -21846 |\n| 69+  | -21846 |  0  |   341  |  21845 |\n| 70   | -21846 |  0  |   341  |  21845 |\n| 70   | -21846 |  0  |   853  |  21845 |\n| 70   | -21846 |  0  |  1365  |  21845 |\n| 70   | -21846 |  0  |  1877  |  21845 |\n| 70   | -21846 |  0  |  2389  | -21846 |\n| 70   | -21846 |  0  |  2901  |  21845 |\n| 70   | -21846 |  0  |  3413  |  21845 |\n| 70   | -21846 |  0  |  3925  |  21845 |\n| 70+  |  21845 |  1  |  2389  | -21846 |\n| 71   |  21845 |  1  |  2389  |  21845 |\n| 71+  | -21846 |  1  |  2901  |  21845 |\n| 72   | -21846 |  1  |  2901  | -21846 |\n| 72+  | -21846 |  0  |   341  |  21845 |\n| 73   | -21846 |  0  |   341  |  21845 |\n| 73   | -21846 |  0  |   853  |  21845 |\n| 73   | -21846 |  0  |  1365  |  21845 |\n| 73   | -21846 |  0  |  1877  |  21845 |\n| 73   | -21846 |  0  |  2389  |  21845 |\n| 73   | -21846 |  0  |  2901  | -21846 |\n| 73   | -21846 |  0  |  3413  |  21845 |\n| 73   | -21846 |  0  |  3925  |  21845 |\n| 73+  |  21845 |  1  |  2901  | -21846 |\n| 74   |  21845 |  1  |  2901  |  21845 |\n| 74+  | -21846 |  1  |  3413  |  21845 |\n| 75   | -21846 |  1  |  3413  | -21846 |\n| 75+  | -21846 |  0  |   341  |  21845 |\n| 76   | -21846 |  0  |   341  |  21845 |\n| 76   | -21846 |  0  |   853  |  21845 |\n| 76   | -21846 |  0  |  1365  |  21845 |\n| 76   | -21846 |  0  |  1877  |  21845 |\n| 76   | -21846 |  0  |  2389  |  21845 |\n| 76   | -21846 |  0  |  2901  |  21845 |\n| 76   | -21846 |  0  |  3413  | -21846 |\n| 76   | -21846 |  0  |  3925  |  21845 |\n| 76+  |  21845 |  1  |  3413  | -21846 |\n| 77   |  21845 |  1  |  3413  |  21845 |\n| 77+  | -21846 |  1  |  3925  |  21845 |\n| 78   | -21846 |  1  |  3925  | -21846 |\n| 78+  | -21846 |  0  |   341  |  21845 |\n| 79   | -21846 |  0  |   341  |  21845 |\n| 79   | -21846 |  0  |   853  |  21845 |\n| 79   | -21846 |  0  |  1365  |  21845 |\n| 79   | -21846 |  0  |  1877  |  21845 |\n| 79   | -21846 |  0  |  2389  |  21845 |\n| 79   | -21846 |  0  |  2901  |  21845 |\n| 79   | -21846 |  0  |  3413  |  21845 |\n| 79   | -21846 |  0  |  3925  | -21846 |\n| 79+  |  21845 |  1  |  3925  | -21846 |\n| 80   |  21845 |  1  |  3925  |  21845 |\n| 80+  |  21845 |  0  |   341  |  21845 |\n| 81   |  21845 |  0  |   341  |  21845 |\n| 81   |  21845 |  0  |   853  |  21845 |\n| 81   |  21845 |  0  |  1365  |  21845 |\n| 81   |  21845 |  0  |  1877  |  21845 |\n| 81   |  21845 |  0  |  2389  |  21845 |\n| 81   |  21845 |  0  |  2901  |  21845 |\n| 81   |  21845 |  0  |  3413  |  21845 |\n| 81   |  21845 |  0  |  3925  |  21845 |"},RAM16K:{"RAM16K.hdl":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/03/b/RAM16K.hdl\n/**\n * Memory of 16K 16-bit registers.\n * If load is asserted, the value of the register selected by\n * address is set to in; Otherwise, the value does not change.\n * The value of the selected register is emitted by out.\n */\nCHIP RAM16K {\n    IN in[16], load, address[14];\n    OUT out[16];\n\n    PARTS:\n    //// Replace this comment with your code.\n}',"RAM16K.tst":"output-list time%S1.4.1 in%D1.6.1 load%B2.1.2 address%D2.5.2 out%D1.6.1;\n\nset in 0, set load 0, set address 0, tick, output; tock, output;\nset load 1, tick, output; tock, output;\n\nset in 4321, set load 0, tick, output; tock, output;\nset load 1, set address 4321, tick, output; tock, output;\nset load 0, set address 0, tick, output; tock, output;\n\nset in 12345, set address 12345, tick, output; tock, output;\nset load 1, tick, output; tock, output;\nset load 0, tick, output; tock, output;\nset address 4321, eval, output;\n\nset in 16383, tick, output; tock, output;\nset load 1, set address 16383, tick, output; tock, output;\nset load 0, tick, output; tock, output;\nset address 12345, eval, output;\nset address 16383, eval, output;\n\nset load 0, set address %B10101010101000, tick, output;\ntock, output;\nset address %B10101010101001, eval, output;\nset address %B10101010101010, eval, output;\nset address %B10101010101011, eval, output;\nset address %B10101010101100, eval, output;\nset address %B10101010101101, eval, output;\nset address %B10101010101110, eval, output;\nset address %B10101010101111, eval, output;\n\nset load 1, set in %B0101010101010101, set address %B10101010101000, tick, output;\ntock, output;\nset address %B10101010101001, tick, output, tock, output;\nset address %B10101010101010, tick, output, tock, output;\nset address %B10101010101011, tick, output, tock, output;\nset address %B10101010101100, tick, output, tock, output;\nset address %B10101010101101, tick, output, tock, output;\nset address %B10101010101110, tick, output, tock, output;\nset address %B10101010101111, tick, output, tock, output;\n\nset load 0, set address %B10101010101000, tick, output;\ntock, output;\nset address %B10101010101001, eval, output;\nset address %B10101010101010, eval, output;\nset address %B10101010101011, eval, output;\nset address %B10101010101100, eval, output;\nset address %B10101010101101, eval, output;\nset address %B10101010101110, eval, output;\nset address %B10101010101111, eval, output;\n\nset load 1, set address %B10101010101000, set in %B1010101010101010, tick, output;\ntock, output;\n\nset load 0, set address %B10101010101000, tick, output;\ntock, output;\nset address %B10101010101001, eval, output;\nset address %B10101010101010, eval, output;\nset address %B10101010101011, eval, output;\nset address %B10101010101100, eval, output;\nset address %B10101010101101, eval, output;\nset address %B10101010101110, eval, output;\nset address %B10101010101111, eval, output;\n\nset load 1, set address %B10101010101000, set in %B0101010101010101, tick, output, tock, output;\nset address %B10101010101001, set in %B1010101010101010, tick, output;\ntock, output;\n\nset load 0, set address %B10101010101000, tick, output;\ntock, output;\nset address %B10101010101001, eval, output;\nset address %B10101010101010, eval, output;\nset address %B10101010101011, eval, output;\nset address %B10101010101100, eval, output;\nset address %B10101010101101, eval, output;\nset address %B10101010101110, eval, output;\nset address %B10101010101111, eval, output;\n\nset load 1, set address %B10101010101001, set in %B0101010101010101, tick, output, tock, output;\nset address %B10101010101010, set in %B1010101010101010, tick, output;\ntock, output;\n\nset load 0, set address %B10101010101000, tick, output; tock, output;\nset address %B10101010101001, eval, output;\nset address %B10101010101010, eval, output;\nset address %B10101010101011, eval, output;\nset address %B10101010101100, eval, output;\nset address %B10101010101101, eval, output;\nset address %B10101010101110, eval, output;\nset address %B10101010101111, eval, output;\n\nset load 1;\nset address %B10101010101010, set in %B0101010101010101, tick, output, tock, output;\nset address %B10101010101011, set in %B1010101010101010, tick, output; tock, output;\n\nset load 0, set address %B10101010101000, tick, output; tock, output;\nset address %B10101010101001, eval, output;\nset address %B10101010101010, eval, output;\nset address %B10101010101011, eval, output;\nset address %B10101010101100, eval, output;\nset address %B10101010101101, eval, output;\nset address %B10101010101110, eval, output;\nset address %B10101010101111, eval, output;\n\nset load 1,\nset address %B10101010101011, set in %B0101010101010101, tick, output, tock, output;\nset address %B10101010101100, set in %B1010101010101010, tick, output; tock, output;\n\nset load 0,\nset address %B10101010101000, tick, output; tock, output;\nset address %B10101010101001, eval, output;\nset address %B10101010101010, eval, output;\nset address %B10101010101011, eval, output;\nset address %B10101010101100, eval, output;\nset address %B10101010101101, eval, output;\nset address %B10101010101110, eval, output;\nset address %B10101010101111, eval, output;\n\nset load 1,\nset address %B10101010101100, set in %B0101010101010101, tick, output, tock, output;\nset address %B10101010101101, set in %B1010101010101010, tick, output; tock, output;\nset load 0,\nset address %B10101010101000, tick, output; tock, output;\nset address %B10101010101001, eval, output;\nset address %B10101010101010, eval, output;\nset address %B10101010101011, eval, output;\nset address %B10101010101100, eval, output;\nset address %B10101010101101, eval, output;\nset address %B10101010101110, eval, output;\nset address %B10101010101111, eval, output;\n\nset load 1,\nset address %B10101010101101, set in %B0101010101010101, tick, output, tock, output;\nset address %B10101010101110, set in %B1010101010101010, tick, output; tock, output;\nset load 0,\nset address %B10101010101000, tick, output; tock, output;\nset address %B10101010101001, eval, output;\nset address %B10101010101010, eval, output;\nset address %B10101010101011, eval, output;\nset address %B10101010101100, eval, output;\nset address %B10101010101101, eval, output;\nset address %B10101010101110, eval, output;\nset address %B10101010101111, eval, output;\n\nset load 1,\nset address %B10101010101110, set in %B0101010101010101, tick, output, tock, output;\nset address %B10101010101111, set in %B1010101010101010, tick, output; tock, output;\n\nset load 0,\nset address %B10101010101000, tick, output; tock, output;\nset address %B10101010101001, eval, output;\nset address %B10101010101010, eval, output;\nset address %B10101010101011, eval, output;\nset address %B10101010101100, eval, output;\nset address %B10101010101101, eval, output;\nset address %B10101010101110, eval, output;\nset address %B10101010101111, eval, output;\n\nset load 1,\nset address %B10101010101111, set in %B0101010101010101, tick, output, tock, output;\nset load 0,\nset address %B10101010101000, tick, output; tock, output;\nset address %B10101010101001, eval, output;\nset address %B10101010101010, eval, output;\nset address %B10101010101011, eval, output;\nset address %B10101010101100, eval, output;\nset address %B10101010101101, eval, output;\nset address %B10101010101110, eval, output;\nset address %B10101010101111, eval, output;\n\nset load 0,\nset address %B00010101010101, tick, output; tock, output;\nset address %B00110101010101, eval, output;\nset address %B01010101010101, eval, output;\nset address %B01110101010101, eval, output;\nset address %B10010101010101, eval, output;\nset address %B10110101010101, eval, output;\nset address %B11010101010101, eval, output;\nset address %B11110101010101, eval, output;\n\nset load 1,\nset in %B0101010101010101, set address %B00010101010101, tick, output; tock, output;\nset address %B00110101010101, tick, output, tock, output;\nset address %B01010101010101, tick, output, tock, output;\nset address %B01110101010101, tick, output, tock, output;\nset address %B10010101010101, tick, output, tock, output;\nset address %B10110101010101, tick, output, tock, output;\nset address %B11010101010101, tick, output, tock, output;\nset address %B11110101010101, tick, output, tock, output;\n\nset load 0,\nset address %B00010101010101, tick, output; tock, output;\nset address %B00110101010101, eval, output;\nset address %B01010101010101, eval, output;\nset address %B01110101010101, eval, output;\nset address %B10010101010101, eval, output;\nset address %B10110101010101, eval, output;\nset address %B11010101010101, eval, output;\nset address %B11110101010101, eval, output;\n\nset load 1,\nset address %B00010101010101, set in %B1010101010101010, tick, output; tock, output;\nset load 0,\nset address %B00010101010101, tick, output; tock, output;\nset address %B00110101010101, eval, output;\nset address %B01010101010101, eval, output;\nset address %B01110101010101, eval, output;\nset address %B10010101010101, eval, output;\nset address %B10110101010101, eval, output;\nset address %B11010101010101, eval, output;\nset address %B11110101010101, eval, output;\n\nset load 1,\nset address %B00010101010101, set in %B0101010101010101, tick, output, tock, output;\nset address %B00110101010101, set in %B1010101010101010, tick, output; tock, output;\n\nset load 0,\nset address %B00010101010101, tick, output; tock, output;\nset address %B00110101010101, eval, output;\nset address %B01010101010101, eval, output;\nset address %B01110101010101, eval, output;\nset address %B10010101010101, eval, output;\nset address %B10110101010101, eval, output;\nset address %B11010101010101, eval, output;\nset address %B11110101010101, eval, output;\n\nset load 1,\nset address %B00110101010101, set in %B0101010101010101, tick, output, tock, output;\nset address %B01010101010101, set in %B1010101010101010, tick, output; tock, output;\n\nset load 0,\nset address %B00010101010101, tick, output; tock, output;\nset address %B00110101010101, eval, output;\nset address %B01010101010101, eval, output;\nset address %B01110101010101, eval, output;\nset address %B10010101010101, eval, output;\nset address %B10110101010101, eval, output;\nset address %B11010101010101, eval, output;\nset address %B11110101010101, eval, output;\n\nset load 1,\nset address %B01010101010101, set in %B0101010101010101, tick, output, tock, output;\nset address %B01110101010101, set in %B1010101010101010, tick, output; tock, output;\n\nset load 0,\nset address %B00010101010101, tick, output; tock, output;\nset address %B00110101010101, eval, output;\nset address %B01010101010101, eval, output;\nset address %B01110101010101, eval, output;\nset address %B10010101010101, eval, output;\nset address %B10110101010101, eval, output;\nset address %B11010101010101, eval, output;\nset address %B11110101010101, eval, output;\n\nset load 1,\nset address %B01110101010101, set in %B0101010101010101, tick, output, tock, output;\nset address %B10010101010101, set in %B1010101010101010, tick, output; tock, output;\n\nset load 0,\nset address %B00010101010101, tick, output; tock, output;\nset address %B00110101010101, eval, output;\nset address %B01010101010101, eval, output;\nset address %B01110101010101, eval, output;\nset address %B10010101010101, eval, output;\nset address %B10110101010101, eval, output;\nset address %B11010101010101, eval, output;\nset address %B11110101010101, eval, output;\n\nset load 1,\nset address %B10010101010101, set in %B0101010101010101, tick, output, tock, output;\nset address %B10110101010101, set in %B1010101010101010, tick, output; tock, output;\n\nset load 0,\nset address %B00010101010101, tick, output; tock, output;\nset address %B00110101010101, eval, output;\nset address %B01010101010101, eval, output;\nset address %B01110101010101, eval, output;\nset address %B10010101010101, eval, output;\nset address %B10110101010101, eval, output;\nset address %B11010101010101, eval, output;\nset address %B11110101010101, eval, output;\n\nset load 1,\nset address %B10110101010101, set in %B0101010101010101, tick, output, tock, output;\nset address %B11010101010101, set in %B1010101010101010, tick, output; tock, output;\n\nset load 0,\nset address %B00010101010101, tick, output; tock, output;\nset address %B00110101010101, eval, output;\nset address %B01010101010101, eval, output;\nset address %B01110101010101, eval, output;\nset address %B10010101010101, eval, output;\nset address %B10110101010101, eval, output;\nset address %B11010101010101, eval, output;\nset address %B11110101010101, eval, output;\n\nset load 1,\nset address %B11010101010101, set in %B0101010101010101, tick, output, tock, output;\nset address %B11110101010101, set in %B1010101010101010, tick, output; tock, output;\nset load 0,\nset address %B00010101010101, tick, output; tock, output;\nset address %B00110101010101, eval, output;\nset address %B01010101010101, eval, output;\nset address %B01110101010101, eval, output;\nset address %B10010101010101, eval, output;\nset address %B10110101010101, eval, output;\nset address %B11010101010101, eval, output;\nset address %B11110101010101, eval, output;\n\nset load 1,\nset address %B11110101010101, set in %B0101010101010101, tick, output, tock, output;\nset load 0,\nset address %B00010101010101, tick, output; tock, output;\nset address %B00110101010101, eval, output;\nset address %B01010101010101, eval, output;\nset address %B01110101010101, eval, output;\nset address %B10010101010101, eval, output;\nset address %B10110101010101, eval, output;\nset address %B11010101010101, eval, output;\nset address %B11110101010101, eval, output;","RAM16K.cmp":"| time |   in   |load | address |  out   |\n| 0+   |      0 |  0  |      0  |      0 |\n| 1    |      0 |  0  |      0  |      0 |\n| 1+   |      0 |  1  |      0  |      0 |\n| 2    |      0 |  1  |      0  |      0 |\n| 2+   |   4321 |  0  |      0  |      0 |\n| 3    |   4321 |  0  |      0  |      0 |\n| 3+   |   4321 |  1  |   4321  |      0 |\n| 4    |   4321 |  1  |   4321  |   4321 |\n| 4+   |   4321 |  0  |      0  |      0 |\n| 5    |   4321 |  0  |      0  |      0 |\n| 5+   |  12345 |  0  |  12345  |      0 |\n| 6    |  12345 |  0  |  12345  |      0 |\n| 6+   |  12345 |  1  |  12345  |      0 |\n| 7    |  12345 |  1  |  12345  |  12345 |\n| 7+   |  12345 |  0  |  12345  |  12345 |\n| 8    |  12345 |  0  |  12345  |  12345 |\n| 8    |  12345 |  0  |   4321  |   4321 |\n| 8+   |  16383 |  0  |   4321  |   4321 |\n| 9    |  16383 |  0  |   4321  |   4321 |\n| 9+   |  16383 |  1  |  16383  |      0 |\n| 10   |  16383 |  1  |  16383  |  16383 |\n| 10+  |  16383 |  0  |  16383  |  16383 |\n| 11   |  16383 |  0  |  16383  |  16383 |\n| 11   |  16383 |  0  |  12345  |  12345 |\n| 11   |  16383 |  0  |  16383  |  16383 |\n| 11+  |  16383 |  0  |  10920  |      0 |\n| 12   |  16383 |  0  |  10920  |      0 |\n| 12   |  16383 |  0  |  10921  |      0 |\n| 12   |  16383 |  0  |  10922  |      0 |\n| 12   |  16383 |  0  |  10923  |      0 |\n| 12   |  16383 |  0  |  10924  |      0 |\n| 12   |  16383 |  0  |  10925  |      0 |\n| 12   |  16383 |  0  |  10926  |      0 |\n| 12   |  16383 |  0  |  10927  |      0 |\n| 12+  |  21845 |  1  |  10920  |      0 |\n| 13   |  21845 |  1  |  10920  |  21845 |\n| 13+  |  21845 |  1  |  10921  |      0 |\n| 14   |  21845 |  1  |  10921  |  21845 |\n| 14+  |  21845 |  1  |  10922  |      0 |\n| 15   |  21845 |  1  |  10922  |  21845 |\n| 15+  |  21845 |  1  |  10923  |      0 |\n| 16   |  21845 |  1  |  10923  |  21845 |\n| 16+  |  21845 |  1  |  10924  |      0 |\n| 17   |  21845 |  1  |  10924  |  21845 |\n| 17+  |  21845 |  1  |  10925  |      0 |\n| 18   |  21845 |  1  |  10925  |  21845 |\n| 18+  |  21845 |  1  |  10926  |      0 |\n| 19   |  21845 |  1  |  10926  |  21845 |\n| 19+  |  21845 |  1  |  10927  |      0 |\n| 20   |  21845 |  1  |  10927  |  21845 |\n| 20+  |  21845 |  0  |  10920  |  21845 |\n| 21   |  21845 |  0  |  10920  |  21845 |\n| 21   |  21845 |  0  |  10921  |  21845 |\n| 21   |  21845 |  0  |  10922  |  21845 |\n| 21   |  21845 |  0  |  10923  |  21845 |\n| 21   |  21845 |  0  |  10924  |  21845 |\n| 21   |  21845 |  0  |  10925  |  21845 |\n| 21   |  21845 |  0  |  10926  |  21845 |\n| 21   |  21845 |  0  |  10927  |  21845 |\n| 21+  | -21846 |  1  |  10920  |  21845 |\n| 22   | -21846 |  1  |  10920  | -21846 |\n| 22+  | -21846 |  0  |  10920  | -21846 |\n| 23   | -21846 |  0  |  10920  | -21846 |\n| 23   | -21846 |  0  |  10921  |  21845 |\n| 23   | -21846 |  0  |  10922  |  21845 |\n| 23   | -21846 |  0  |  10923  |  21845 |\n| 23   | -21846 |  0  |  10924  |  21845 |\n| 23   | -21846 |  0  |  10925  |  21845 |\n| 23   | -21846 |  0  |  10926  |  21845 |\n| 23   | -21846 |  0  |  10927  |  21845 |\n| 23+  |  21845 |  1  |  10920  | -21846 |\n| 24   |  21845 |  1  |  10920  |  21845 |\n| 24+  | -21846 |  1  |  10921  |  21845 |\n| 25   | -21846 |  1  |  10921  | -21846 |\n| 25+  | -21846 |  0  |  10920  |  21845 |\n| 26   | -21846 |  0  |  10920  |  21845 |\n| 26   | -21846 |  0  |  10921  | -21846 |\n| 26   | -21846 |  0  |  10922  |  21845 |\n| 26   | -21846 |  0  |  10923  |  21845 |\n| 26   | -21846 |  0  |  10924  |  21845 |\n| 26   | -21846 |  0  |  10925  |  21845 |\n| 26   | -21846 |  0  |  10926  |  21845 |\n| 26   | -21846 |  0  |  10927  |  21845 |\n| 26+  |  21845 |  1  |  10921  | -21846 |\n| 27   |  21845 |  1  |  10921  |  21845 |\n| 27+  | -21846 |  1  |  10922  |  21845 |\n| 28   | -21846 |  1  |  10922  | -21846 |\n| 28+  | -21846 |  0  |  10920  |  21845 |\n| 29   | -21846 |  0  |  10920  |  21845 |\n| 29   | -21846 |  0  |  10921  |  21845 |\n| 29   | -21846 |  0  |  10922  | -21846 |\n| 29   | -21846 |  0  |  10923  |  21845 |\n| 29   | -21846 |  0  |  10924  |  21845 |\n| 29   | -21846 |  0  |  10925  |  21845 |\n| 29   | -21846 |  0  |  10926  |  21845 |\n| 29   | -21846 |  0  |  10927  |  21845 |\n| 29+  |  21845 |  1  |  10922  | -21846 |\n| 30   |  21845 |  1  |  10922  |  21845 |\n| 30+  | -21846 |  1  |  10923  |  21845 |\n| 31   | -21846 |  1  |  10923  | -21846 |\n| 31+  | -21846 |  0  |  10920  |  21845 |\n| 32   | -21846 |  0  |  10920  |  21845 |\n| 32   | -21846 |  0  |  10921  |  21845 |\n| 32   | -21846 |  0  |  10922  |  21845 |\n| 32   | -21846 |  0  |  10923  | -21846 |\n| 32   | -21846 |  0  |  10924  |  21845 |\n| 32   | -21846 |  0  |  10925  |  21845 |\n| 32   | -21846 |  0  |  10926  |  21845 |\n| 32   | -21846 |  0  |  10927  |  21845 |\n| 32+  |  21845 |  1  |  10923  | -21846 |\n| 33   |  21845 |  1  |  10923  |  21845 |\n| 33+  | -21846 |  1  |  10924  |  21845 |\n| 34   | -21846 |  1  |  10924  | -21846 |\n| 34+  | -21846 |  0  |  10920  |  21845 |\n| 35   | -21846 |  0  |  10920  |  21845 |\n| 35   | -21846 |  0  |  10921  |  21845 |\n| 35   | -21846 |  0  |  10922  |  21845 |\n| 35   | -21846 |  0  |  10923  |  21845 |\n| 35   | -21846 |  0  |  10924  | -21846 |\n| 35   | -21846 |  0  |  10925  |  21845 |\n| 35   | -21846 |  0  |  10926  |  21845 |\n| 35   | -21846 |  0  |  10927  |  21845 |\n| 35+  |  21845 |  1  |  10924  | -21846 |\n| 36   |  21845 |  1  |  10924  |  21845 |\n| 36+  | -21846 |  1  |  10925  |  21845 |\n| 37   | -21846 |  1  |  10925  | -21846 |\n| 37+  | -21846 |  0  |  10920  |  21845 |\n| 38   | -21846 |  0  |  10920  |  21845 |\n| 38   | -21846 |  0  |  10921  |  21845 |\n| 38   | -21846 |  0  |  10922  |  21845 |\n| 38   | -21846 |  0  |  10923  |  21845 |\n| 38   | -21846 |  0  |  10924  |  21845 |\n| 38   | -21846 |  0  |  10925  | -21846 |\n| 38   | -21846 |  0  |  10926  |  21845 |\n| 38   | -21846 |  0  |  10927  |  21845 |\n| 38+  |  21845 |  1  |  10925  | -21846 |\n| 39   |  21845 |  1  |  10925  |  21845 |\n| 39+  | -21846 |  1  |  10926  |  21845 |\n| 40   | -21846 |  1  |  10926  | -21846 |\n| 40+  | -21846 |  0  |  10920  |  21845 |\n| 41   | -21846 |  0  |  10920  |  21845 |\n| 41   | -21846 |  0  |  10921  |  21845 |\n| 41   | -21846 |  0  |  10922  |  21845 |\n| 41   | -21846 |  0  |  10923  |  21845 |\n| 41   | -21846 |  0  |  10924  |  21845 |\n| 41   | -21846 |  0  |  10925  |  21845 |\n| 41   | -21846 |  0  |  10926  | -21846 |\n| 41   | -21846 |  0  |  10927  |  21845 |\n| 41+  |  21845 |  1  |  10926  | -21846 |\n| 42   |  21845 |  1  |  10926  |  21845 |\n| 42+  | -21846 |  1  |  10927  |  21845 |\n| 43   | -21846 |  1  |  10927  | -21846 |\n| 43+  | -21846 |  0  |  10920  |  21845 |\n| 44   | -21846 |  0  |  10920  |  21845 |\n| 44   | -21846 |  0  |  10921  |  21845 |\n| 44   | -21846 |  0  |  10922  |  21845 |\n| 44   | -21846 |  0  |  10923  |  21845 |\n| 44   | -21846 |  0  |  10924  |  21845 |\n| 44   | -21846 |  0  |  10925  |  21845 |\n| 44   | -21846 |  0  |  10926  |  21845 |\n| 44   | -21846 |  0  |  10927  | -21846 |\n| 44+  |  21845 |  1  |  10927  | -21846 |\n| 45   |  21845 |  1  |  10927  |  21845 |\n| 45+  |  21845 |  0  |  10920  |  21845 |\n| 46   |  21845 |  0  |  10920  |  21845 |\n| 46   |  21845 |  0  |  10921  |  21845 |\n| 46   |  21845 |  0  |  10922  |  21845 |\n| 46   |  21845 |  0  |  10923  |  21845 |\n| 46   |  21845 |  0  |  10924  |  21845 |\n| 46   |  21845 |  0  |  10925  |  21845 |\n| 46   |  21845 |  0  |  10926  |  21845 |\n| 46   |  21845 |  0  |  10927  |  21845 |\n| 46+  |  21845 |  0  |   1365  |      0 |\n| 47   |  21845 |  0  |   1365  |      0 |\n| 47   |  21845 |  0  |   3413  |      0 |\n| 47   |  21845 |  0  |   5461  |      0 |\n| 47   |  21845 |  0  |   7509  |      0 |\n| 47   |  21845 |  0  |   9557  |      0 |\n| 47   |  21845 |  0  |  11605  |      0 |\n| 47   |  21845 |  0  |  13653  |      0 |\n| 47   |  21845 |  0  |  15701  |      0 |\n| 47+  |  21845 |  1  |   1365  |      0 |\n| 48   |  21845 |  1  |   1365  |  21845 |\n| 48+  |  21845 |  1  |   3413  |      0 |\n| 49   |  21845 |  1  |   3413  |  21845 |\n| 49+  |  21845 |  1  |   5461  |      0 |\n| 50   |  21845 |  1  |   5461  |  21845 |\n| 50+  |  21845 |  1  |   7509  |      0 |\n| 51   |  21845 |  1  |   7509  |  21845 |\n| 51+  |  21845 |  1  |   9557  |      0 |\n| 52   |  21845 |  1  |   9557  |  21845 |\n| 52+  |  21845 |  1  |  11605  |      0 |\n| 53   |  21845 |  1  |  11605  |  21845 |\n| 53+  |  21845 |  1  |  13653  |      0 |\n| 54   |  21845 |  1  |  13653  |  21845 |\n| 54+  |  21845 |  1  |  15701  |      0 |\n| 55   |  21845 |  1  |  15701  |  21845 |\n| 55+  |  21845 |  0  |   1365  |  21845 |\n| 56   |  21845 |  0  |   1365  |  21845 |\n| 56   |  21845 |  0  |   3413  |  21845 |\n| 56   |  21845 |  0  |   5461  |  21845 |\n| 56   |  21845 |  0  |   7509  |  21845 |\n| 56   |  21845 |  0  |   9557  |  21845 |\n| 56   |  21845 |  0  |  11605  |  21845 |\n| 56   |  21845 |  0  |  13653  |  21845 |\n| 56   |  21845 |  0  |  15701  |  21845 |\n| 56+  | -21846 |  1  |   1365  |  21845 |\n| 57   | -21846 |  1  |   1365  | -21846 |\n| 57+  | -21846 |  0  |   1365  | -21846 |\n| 58   | -21846 |  0  |   1365  | -21846 |\n| 58   | -21846 |  0  |   3413  |  21845 |\n| 58   | -21846 |  0  |   5461  |  21845 |\n| 58   | -21846 |  0  |   7509  |  21845 |\n| 58   | -21846 |  0  |   9557  |  21845 |\n| 58   | -21846 |  0  |  11605  |  21845 |\n| 58   | -21846 |  0  |  13653  |  21845 |\n| 58   | -21846 |  0  |  15701  |  21845 |\n| 58+  |  21845 |  1  |   1365  | -21846 |\n| 59   |  21845 |  1  |   1365  |  21845 |\n| 59+  | -21846 |  1  |   3413  |  21845 |\n| 60   | -21846 |  1  |   3413  | -21846 |\n| 60+  | -21846 |  0  |   1365  |  21845 |\n| 61   | -21846 |  0  |   1365  |  21845 |\n| 61   | -21846 |  0  |   3413  | -21846 |\n| 61   | -21846 |  0  |   5461  |  21845 |\n| 61   | -21846 |  0  |   7509  |  21845 |\n| 61   | -21846 |  0  |   9557  |  21845 |\n| 61   | -21846 |  0  |  11605  |  21845 |\n| 61   | -21846 |  0  |  13653  |  21845 |\n| 61   | -21846 |  0  |  15701  |  21845 |\n| 61+  |  21845 |  1  |   3413  | -21846 |\n| 62   |  21845 |  1  |   3413  |  21845 |\n| 62+  | -21846 |  1  |   5461  |  21845 |\n| 63   | -21846 |  1  |   5461  | -21846 |\n| 63+  | -21846 |  0  |   1365  |  21845 |\n| 64   | -21846 |  0  |   1365  |  21845 |\n| 64   | -21846 |  0  |   3413  |  21845 |\n| 64   | -21846 |  0  |   5461  | -21846 |\n| 64   | -21846 |  0  |   7509  |  21845 |\n| 64   | -21846 |  0  |   9557  |  21845 |\n| 64   | -21846 |  0  |  11605  |  21845 |\n| 64   | -21846 |  0  |  13653  |  21845 |\n| 64   | -21846 |  0  |  15701  |  21845 |\n| 64+  |  21845 |  1  |   5461  | -21846 |\n| 65   |  21845 |  1  |   5461  |  21845 |\n| 65+  | -21846 |  1  |   7509  |  21845 |\n| 66   | -21846 |  1  |   7509  | -21846 |\n| 66+  | -21846 |  0  |   1365  |  21845 |\n| 67   | -21846 |  0  |   1365  |  21845 |\n| 67   | -21846 |  0  |   3413  |  21845 |\n| 67   | -21846 |  0  |   5461  |  21845 |\n| 67   | -21846 |  0  |   7509  | -21846 |\n| 67   | -21846 |  0  |   9557  |  21845 |\n| 67   | -21846 |  0  |  11605  |  21845 |\n| 67   | -21846 |  0  |  13653  |  21845 |\n| 67   | -21846 |  0  |  15701  |  21845 |\n| 67+  |  21845 |  1  |   7509  | -21846 |\n| 68   |  21845 |  1  |   7509  |  21845 |\n| 68+  | -21846 |  1  |   9557  |  21845 |\n| 69   | -21846 |  1  |   9557  | -21846 |\n| 69+  | -21846 |  0  |   1365  |  21845 |\n| 70   | -21846 |  0  |   1365  |  21845 |\n| 70   | -21846 |  0  |   3413  |  21845 |\n| 70   | -21846 |  0  |   5461  |  21845 |\n| 70   | -21846 |  0  |   7509  |  21845 |\n| 70   | -21846 |  0  |   9557  | -21846 |\n| 70   | -21846 |  0  |  11605  |  21845 |\n| 70   | -21846 |  0  |  13653  |  21845 |\n| 70   | -21846 |  0  |  15701  |  21845 |\n| 70+  |  21845 |  1  |   9557  | -21846 |\n| 71   |  21845 |  1  |   9557  |  21845 |\n| 71+  | -21846 |  1  |  11605  |  21845 |\n| 72   | -21846 |  1  |  11605  | -21846 |\n| 72+  | -21846 |  0  |   1365  |  21845 |\n| 73   | -21846 |  0  |   1365  |  21845 |\n| 73   | -21846 |  0  |   3413  |  21845 |\n| 73   | -21846 |  0  |   5461  |  21845 |\n| 73   | -21846 |  0  |   7509  |  21845 |\n| 73   | -21846 |  0  |   9557  |  21845 |\n| 73   | -21846 |  0  |  11605  | -21846 |\n| 73   | -21846 |  0  |  13653  |  21845 |\n| 73   | -21846 |  0  |  15701  |  21845 |\n| 73+  |  21845 |  1  |  11605  | -21846 |\n| 74   |  21845 |  1  |  11605  |  21845 |\n| 74+  | -21846 |  1  |  13653  |  21845 |\n| 75   | -21846 |  1  |  13653  | -21846 |\n| 75+  | -21846 |  0  |   1365  |  21845 |\n| 76   | -21846 |  0  |   1365  |  21845 |\n| 76   | -21846 |  0  |   3413  |  21845 |\n| 76   | -21846 |  0  |   5461  |  21845 |\n| 76   | -21846 |  0  |   7509  |  21845 |\n| 76   | -21846 |  0  |   9557  |  21845 |\n| 76   | -21846 |  0  |  11605  |  21845 |\n| 76   | -21846 |  0  |  13653  | -21846 |\n| 76   | -21846 |  0  |  15701  |  21845 |\n| 76+  |  21845 |  1  |  13653  | -21846 |\n| 77   |  21845 |  1  |  13653  |  21845 |\n| 77+  | -21846 |  1  |  15701  |  21845 |\n| 78   | -21846 |  1  |  15701  | -21846 |\n| 78+  | -21846 |  0  |   1365  |  21845 |\n| 79   | -21846 |  0  |   1365  |  21845 |\n| 79   | -21846 |  0  |   3413  |  21845 |\n| 79   | -21846 |  0  |   5461  |  21845 |\n| 79   | -21846 |  0  |   7509  |  21845 |\n| 79   | -21846 |  0  |   9557  |  21845 |\n| 79   | -21846 |  0  |  11605  |  21845 |\n| 79   | -21846 |  0  |  13653  |  21845 |\n| 79   | -21846 |  0  |  15701  | -21846 |\n| 79+  |  21845 |  1  |  15701  | -21846 |\n| 80   |  21845 |  1  |  15701  |  21845 |\n| 80+  |  21845 |  0  |   1365  |  21845 |\n| 81   |  21845 |  0  |   1365  |  21845 |\n| 81   |  21845 |  0  |   3413  |  21845 |\n| 81   |  21845 |  0  |   5461  |  21845 |\n| 81   |  21845 |  0  |   7509  |  21845 |\n| 81   |  21845 |  0  |   9557  |  21845 |\n| 81   |  21845 |  0  |  11605  |  21845 |\n| 81   |  21845 |  0  |  13653  |  21845 |\n| 81   |  21845 |  0  |  15701  |  21845 |"}},h={DFF:'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/03/DFF.hdl\n/**\n * Data Flip-flop:\n * maintains its current value:\n * out(t+1) = in(t)\n */\nCHIP DFF {\n    IN  in;\n    OUT out;\n\n    PARTS:\n    BUILTIN DFF;\n    CLOCKED in;\n}'};async function y(t){await t.pushd("/projects/03"),await(0,i.mc)(t,m),await t.popd()}const f={Mult:{"Mult.tst":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/04/mult/Mult.tst\n\n// Tests the Mult.hack program in the CPU emulator.\n\noutput-list RAM[0]%D2.6.2 RAM[1]%D2.6.2 RAM[2]%D2.6.2;\n\nset RAM[0] 0,   // sets test arguments\nset RAM[1] 0,\nset RAM[2] -1;  // tests that product was initialized to 0\nrepeat 20 {\n  ticktock;\n}\nset RAM[0] 0,   // restores the arguments in case the program used them\nset RAM[1] 0,\noutput;\n\nset PC 0,\nset RAM[0] 1,   // sets test arguments\nset RAM[1] 0,\nset RAM[2] -1;  // tests that product was initialized to 0\nrepeat 50 {\n  ticktock;\n}\nset RAM[0] 1,   // restores the arguments in case the program used them\nset RAM[1] 0,\noutput;\n\nset PC 0,\nset RAM[0] 0,   // sets test arguments\nset RAM[1] 2,\nset RAM[2] -1;  // tests that product was initialized to 0\nrepeat 80 {\n  ticktock;\n}\nset RAM[0] 0,   // restores the arguments in case the program used them\nset RAM[1] 2,\noutput;\n\nset PC 0,\nset RAM[0] 3,   // sets test arguments\nset RAM[1] 1,\nset RAM[2] -1;  // tests that product was initialized to 0\nrepeat 120 {\n  ticktock;\n}\nset RAM[0] 3,   // restores the arguments in case the program used them\nset RAM[1] 1,\noutput;\n\nset PC 0,\nset RAM[0] 2,   // sets test arguments\nset RAM[1] 4,\nset RAM[2] -1;  // tests that product was initialized to 0\nrepeat 150 {\n  ticktock;\n}\nset RAM[0] 2,   // restores the arguments in case the program used them\nset RAM[1] 4,\noutput;\n\nset PC 0,\nset RAM[0] 6,   // sets test arguments\nset RAM[1] 7,\nset RAM[2] -1;  // tests that product was initialized to 0\nrepeat 210 {\n  ticktock;\n}\nset RAM[0] 6,   // restores the arguments in case the program used them\nset RAM[1] 7,\noutput;',"Mult.cmp":"|  RAM[0]  |  RAM[1]  |  RAM[2]  |\n|       0  |       0  |       0  |\n|       1  |       0  |       0  |\n|       0  |       2  |       0  |\n|       3  |       1  |       3  |\n|       2  |       4  |       8  |\n|       6  |       7  |      42  |"}};const M={Memory:{"Memory.hdl":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/05/Memory.hdl\n/** \n * The Memory chip implements the complete address space of the Hack data memory,\n * including the RAM and memory mapped I/O.\n * Outputs the value of the memory location specified by the address input.\n * If (load == 1), sets the memory location specified by the address input\n * to the value of the in input.\n * Address space rules:\n * Only the upper 16K + 8K + 1 words of the memory are used.\n * Access to address 0 to 16383 results in accessing the RAM;\n * Access to address 16384 to 24575 results in accessing the Screen memory map;\n * Access to address 24576 results in accessing the Keyboard memory map.\n */ \nCHIP Memory {\n    IN in[16], load, address[15];\n    OUT out[16];\n\n    PARTS:\n    //// Replace this comment with your code.\n}',"Memory.tst":"output-list in%D1.6.1 load%B2.1.2 address%B1.15.1 out%D1.6.1;\n\n// Set RAM[0] = -1\nset address 0,\nset in   -1, set load 1, tick, output; tock, output;\n\n// RAM[0] holds value\nset in 9999, set load 0, tick, output; tock, output;\n\n// Did not also write to upper RAM or Screen\nset address %X2000, eval, output;\nset address %X4000, eval, output;\n\n// Set RAM[0x2000] = 2222\nset address %X2000,\nset in 2222, set load 1, tick, output; tock, output;\n\n// RAM[0x2000] holds value\nset in 9999, set load 0, tick, output; tock, output;\n\n// Did not also write to lower RAM or Screen\nset address 0, eval, output;\nset address %X4000, eval, output;\n\nset load 0,\t// Low order address bits connected\nset address %X0001, eval, output;\nset address %X0002, eval, output;\nset address %X0004, eval, output;\nset address %X0008, eval, output;\nset address %X0010, eval, output;\nset address %X0020, eval, output;\nset address %X0040, eval, output;\nset address %X0080, eval, output;\nset address %X0100, eval, output;\nset address %X0200, eval, output;\nset address %X0400, eval, output;\nset address %X0800, eval, output;\nset address %X1000, eval, output;\nset address %X2000, eval, output;\n\n// RAM[1234] = 1234\nset address %X1234,\nset in 1234, set load 1, tick, output; tock, output;\n\n// Did not also write to upper RAM or Screen \nset load 0,\nset address %X2234, eval, output;\nset address %X6234, eval, output;\n\n// RAM[0x2345] = 2345\nset address %X2345,\nset in 2345, set load 1, tick, output; tock, output;\n\n// Did not also write to lower RAM or Screen \nset load 0,\nset address %X0345, eval, output;\nset address %X4345, eval, output;\n\n// Keyboard test\n\n// set address 24576,\n// echo \"Click the Keyboard icon and hold down the 'K' key (uppercase) until you see the next message (it should appear shortly after that) ...\",\n// It's important to keep holding the key down since if the system is busy,\n// the memory will zero itself before being outputted.\n\n/*\nset Keyboard 'K';\nwhile out <> 75 {\n    eval,\n}\nclear-echo, output;\noutput;\n*/\n\n// Screen test\n\nset load 1, set in -1, set address %X4FCF, tick, tock, output;\nset address %X504F, tick, tock, output;\n\n// Did not also write to lower or upper RAM\nset address %X0FCF, eval, output;\nset address %X2FCF, eval, output;\n\nset load 0,\t\t\t\t// Low order address bits connected\nset address %X4FCE, eval, output;\nset address %X4FCD, eval, output;\nset address %X4FCB, eval, output;\nset address %X4FC7, eval, output;\nset address %X4FDF, eval, output;\nset address %X4FEF, eval, output;\nset address %X4F8F, eval, output;\nset address %X4F4F, eval, output;\nset address %X4ECF, eval, output;\nset address %X4DCF, eval, output;\nset address %X4BCF, eval, output;\nset address %X47CF, eval, output;\nset address %X5FCF, eval, output;\n\n\nset load 0, set address 24576,\necho \"Make sure you see ONLY two horizontal lines in the middle of the screen. Change Keyboard to 'Y' (uppercase) to continue ...\";\n\n/*\nwhile out <> 89 {\n    eval;\n}\n*/\nclear-echo;","Memory.cmp":"|   in   |load |     address     |  out   |\n|     -1 |  1  | 000000000000000 |      0 |\n|     -1 |  1  | 000000000000000 |     -1 |\n|   9999 |  0  | 000000000000000 |     -1 |\n|   9999 |  0  | 000000000000000 |     -1 |\n|   9999 |  0  | 010000000000000 |      0 |\n|   9999 |  0  | 100000000000000 |      0 |\n|   2222 |  1  | 010000000000000 |      0 |\n|   2222 |  1  | 010000000000000 |   2222 |\n|   9999 |  0  | 010000000000000 |   2222 |\n|   9999 |  0  | 010000000000000 |   2222 |\n|   9999 |  0  | 000000000000000 |     -1 |\n|   9999 |  0  | 100000000000000 |      0 |\n|   9999 |  0  | 000000000000001 |      0 |\n|   9999 |  0  | 000000000000010 |      0 |\n|   9999 |  0  | 000000000000100 |      0 |\n|   9999 |  0  | 000000000001000 |      0 |\n|   9999 |  0  | 000000000010000 |      0 |\n|   9999 |  0  | 000000000100000 |      0 |\n|   9999 |  0  | 000000001000000 |      0 |\n|   9999 |  0  | 000000010000000 |      0 |\n|   9999 |  0  | 000000100000000 |      0 |\n|   9999 |  0  | 000001000000000 |      0 |\n|   9999 |  0  | 000010000000000 |      0 |\n|   9999 |  0  | 000100000000000 |      0 |\n|   9999 |  0  | 001000000000000 |      0 |\n|   9999 |  0  | 010000000000000 |   2222 |\n|   1234 |  1  | 001001000110100 |      0 |\n|   1234 |  1  | 001001000110100 |   1234 |\n|   1234 |  0  | 010001000110100 |      0 |\n|   1234 |  0  | 110001000110100 |      0 |\n|   2345 |  1  | 010001101000101 |      0 |\n|   2345 |  1  | 010001101000101 |   2345 |\n|   2345 |  0  | 000001101000101 |      0 |\n|   2345 |  0  | 100001101000101 |      0 |\n|     -1 |  1  | 100111111001111 |     -1 |\n|     -1 |  1  | 101000001001111 |     -1 |\n|     -1 |  1  | 000111111001111 |      0 |\n|     -1 |  1  | 010111111001111 |      0 |\n|     -1 |  0  | 100111111001110 |      0 |\n|     -1 |  0  | 100111111001101 |      0 |\n|     -1 |  0  | 100111111001011 |      0 |\n|     -1 |  0  | 100111111000111 |      0 |\n|     -1 |  0  | 100111111011111 |      0 |\n|     -1 |  0  | 100111111101111 |      0 |\n|     -1 |  0  | 100111110001111 |      0 |\n|     -1 |  0  | 100111101001111 |      0 |\n|     -1 |  0  | 100111011001111 |      0 |\n|     -1 |  0  | 100110111001111 |      0 |\n|     -1 |  0  | 100101111001111 |      0 |\n|     -1 |  0  | 100011111001111 |      0 |\n|     -1 |  0  | 101111111001111 |      0 |"},CPU:{"CPU.hdl":"// This file is part of www.nand2tetris.org\n// and the book \"The Elements of Computing Systems\"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/05/CPU.hdl\n/**\n * The Hack Central Processing unit (CPU).\n * Parses the binary code in the instruction input and executes it according to the\n * Hack machine language specification. In the case of a C-instruction, computes the\n * function specified by the instruction. If the instruction specifies to read a memory\n * value, the inM input is expected to contain this value. If the instruction specifies\n * to write a value to the memory, sets the outM output to this value, sets the addressM\n * output to the target address, and asserts the writeM output (when writeM == 0, any\n * value may appear in outM).\n * If the reset input is 0, computes the address of the next instruction and sets the\n * pc output to that value. If the reset input is 1, sets pc to 0.\n * Note: The outM and writeM outputs are combinational: they are affected by the\n * instruction's execution during the current cycle. The addressM and pc outputs are\n * clocked: although they are affected by the instruction's execution, they commit to\n * their new values only in the next cycle.\n */\nCHIP CPU {\n\n    IN  inM[16],         // M value input  (M = contents of RAM[A])\n        instruction[16], // Instruction for execution\n        reset;           // Signals whether to restart the current\n                         // program (reset==1) or continue executing\n                         // the current program (reset==0).\n\n    OUT outM[16],        // M value output\n        writeM,          // Write to M? \n        addressM[15],    // Address in data memory (of M)\n        pc[15];          // Address of next instruction\n\n    PARTS:\n    //// Replace this comment with your code.\n}","CPU.tst":"output-list time%S0.4.0 inM%D0.6.0 instruction%B0.16.0 reset%B2.1.2 outM%D1.6.0 writeM%B3.1.3 addressM%D0.5.0 pc%D0.5.0 DRegister[]%D1.6.1;\n\n\nset instruction %B0011000000111001, // @12345\ntick, output, tock, output;\n\nset instruction %B1110110000010000, // D=A\ntick, output, tock, output;\n\nset instruction %B0101101110100000, // @23456\ntick, output, tock, output;\n\nset instruction %B1110000111010000, // D=A-D\ntick, output, tock, output;\n\nset instruction %B0000001111101000, // @1000\ntick, output, tock, output;\n\nset instruction %B1110001100001000, // M=D\ntick, output, tock, output;\n\nset instruction %B0000001111101001, // @1001\ntick, output, tock, output;\n\nset instruction %B1110001110011000, // MD=D-1\ntick, output, tock, output;\n\nset instruction %B0000001111101000, // @1000\ntick, output, tock, output;\n\nset instruction %B1111010011010000, // D=D-M\nset inM 11111,\ntick, output, tock, output;\n\nset instruction %B0000000000001110, // @14\ntick, output, tock, output;\n\nset instruction %B1110001100000100, // D;jlt\ntick, output, tock, output;\n\nset instruction %B0000001111100111, // @999\ntick, output, tock, output;\n\nset instruction %B1110110111100000, // A=A+1\ntick, output, tock, output;\n\nset instruction %B1110001100001000, // M=D\ntick, output, tock, output;\n\nset instruction %B0000000000010101, // @21\ntick, output, tock, output;\n\nset instruction %B1110011111000010, // D+1;jeq\ntick, output, tock, output;\n\nset instruction %B0000000000000010, // @2\ntick, output, tock, output;\n\nset instruction %B1110000010010000, // D=D+A\ntick, output, tock, output;\n\nset instruction %B0000001111101000, // @1000\ntick, output, tock, output;\n\nset instruction %B1110111010010000, // D=-1\ntick, output, tock, output;\n\nset instruction %B1110001100000001, // D;JGT\ntick, output, tock, output;\n\nset instruction %B1110001100000010, // D;JEQ\ntick, output, tock, output;\n\nset instruction %B1110001100000011, // D;JGE\ntick, output, tock, output;\n\nset instruction %B1110001100000100, // D;JLT\ntick, output, tock, output;\n\nset instruction %B1110001100000101, // D;JNE\ntick, output, tock, output;\n\nset instruction %B1110001100000110, // D;JLE\ntick, output, tock, output;\n\nset instruction %B1110001100000111, // D;JMP\ntick, output, tock, output;\n\nset instruction %B1110101010010000, // D=0\ntick, output, tock, output;\n\nset instruction %B1110001100000001, // D;JGT\ntick, output, tock, output;\n\nset instruction %B1110001100000010, // D;JEQ\ntick, output, tock, output;\n\nset instruction %B1110001100000011, // D;JGE\ntick, output, tock, output;\n\nset instruction %B1110001100000100, // D;JLT\ntick, output, tock, output;\n\nset instruction %B1110001100000101, // D;JNE\ntick, output, tock, output;\n\nset instruction %B1110001100000110, // D;JLE\ntick, output, tock, output;\n\nset instruction %B1110001100000111, // D;JMP\ntick, output, tock, output;\n\nset instruction %B1110111111010000, // D=1\ntick, output, tock, output;\n\nset instruction %B1110001100000001, // D;JGT\ntick, output, tock, output;\n\nset instruction %B1110001100000010, // D;JEQ\ntick, output, tock, output;\n\nset instruction %B1110001100000011, // D;JGE\ntick, output, tock, output;\n\nset instruction %B1110001100000100, // D;JLT\ntick, output, tock, output;\n\nset instruction %B1110001100000101, // D;JNE\ntick, output, tock, output;\n\nset instruction %B1110001100000110, // D;JLE\ntick, output, tock, output;\n\nset instruction %B1110001100000111, // D;JMP\ntick, output, tock, output;\n\nset reset 1;\ntick, output, tock, output;\n\nset instruction %B0111111111111111, // @32767\nset reset 0;\ntick, output, tock, output;","CPU.cmp":"|time| inM  |  instruction   |reset| outM  |writeM |addre| pc  |DRegiste|\n|0+  |     0|0011000000111001|  0  |*******|   0   |    0|    0|      0 |\n|1   |     0|0011000000111001|  0  |*******|   0   |12345|    1|      0 |\n|1+  |     0|1110110000010000|  0  |*******|   0   |12345|    1|      0 |\n|2   |     0|1110110000010000|  0  |*******|   0   |12345|    2|  12345 |\n|2+  |     0|0101101110100000|  0  |*******|   0   |12345|    2|  12345 |\n|3   |     0|0101101110100000|  0  |*******|   0   |23456|    3|  12345 |\n|3+  |     0|1110000111010000|  0  |*******|   0   |23456|    3|  12345 |\n|4   |     0|1110000111010000|  0  |*******|   0   |23456|    4|  11111 |\n|4+  |     0|0000001111101000|  0  |*******|   0   |23456|    4|  11111 |\n|5   |     0|0000001111101000|  0  |*******|   0   | 1000|    5|  11111 |\n|5+  |     0|1110001100001000|  0  |  11111|   1   | 1000|    5|  11111 |\n|6   |     0|1110001100001000|  0  |  11111|   1   | 1000|    6|  11111 |\n|6+  |     0|0000001111101001|  0  |*******|   0   | 1000|    6|  11111 |\n|7   |     0|0000001111101001|  0  |*******|   0   | 1001|    7|  11111 |\n|7+  |     0|1110001110011000|  0  |  11110|   1   | 1001|    7|  11111 |\n|8   |     0|1110001110011000|  0  |  11109|   1   | 1001|    8|  11110 |\n|8+  |     0|0000001111101000|  0  |*******|   0   | 1001|    8|  11110 |\n|9   |     0|0000001111101000|  0  |*******|   0   | 1000|    9|  11110 |\n|9+  | 11111|1111010011010000|  0  |*******|   0   | 1000|    9|  11110 |\n|10  | 11111|1111010011010000|  0  |*******|   0   | 1000|   10|     -1 |\n|10+ | 11111|0000000000001110|  0  |*******|   0   | 1000|   10|     -1 |\n|11  | 11111|0000000000001110|  0  |*******|   0   |   14|   11|     -1 |\n|11+ | 11111|1110001100000100|  0  |*******|   0   |   14|   11|     -1 |\n|12  | 11111|1110001100000100|  0  |*******|   0   |   14|   14|     -1 |\n|12+ | 11111|0000001111100111|  0  |*******|   0   |   14|   14|     -1 |\n|13  | 11111|0000001111100111|  0  |*******|   0   |  999|   15|     -1 |\n|13+ | 11111|1110110111100000|  0  |*******|   0   |  999|   15|     -1 |\n|14  | 11111|1110110111100000|  0  |*******|   0   | 1000|   16|     -1 |\n|14+ | 11111|1110001100001000|  0  |     -1|   1   | 1000|   16|     -1 |\n|15  | 11111|1110001100001000|  0  |     -1|   1   | 1000|   17|     -1 |\n|15+ | 11111|0000000000010101|  0  |*******|   0   | 1000|   17|     -1 |\n|16  | 11111|0000000000010101|  0  |*******|   0   |   21|   18|     -1 |\n|16+ | 11111|1110011111000010|  0  |*******|   0   |   21|   18|     -1 |\n|17  | 11111|1110011111000010|  0  |*******|   0   |   21|   21|     -1 |\n|17+ | 11111|0000000000000010|  0  |*******|   0   |   21|   21|     -1 |\n|18  | 11111|0000000000000010|  0  |*******|   0   |    2|   22|     -1 |\n|18+ | 11111|1110000010010000|  0  |*******|   0   |    2|   22|     -1 |\n|19  | 11111|1110000010010000|  0  |*******|   0   |    2|   23|      1 |\n|19+ | 11111|0000001111101000|  0  |*******|   0   |    2|   23|      1 |\n|20  | 11111|0000001111101000|  0  |*******|   0   | 1000|   24|      1 |\n|20+ | 11111|1110111010010000|  0  |*******|   0   | 1000|   24|      1 |\n|21  | 11111|1110111010010000|  0  |*******|   0   | 1000|   25|     -1 |\n|21+ | 11111|1110001100000001|  0  |*******|   0   | 1000|   25|     -1 |\n|22  | 11111|1110001100000001|  0  |*******|   0   | 1000|   26|     -1 |\n|22+ | 11111|1110001100000010|  0  |*******|   0   | 1000|   26|     -1 |\n|23  | 11111|1110001100000010|  0  |*******|   0   | 1000|   27|     -1 |\n|23+ | 11111|1110001100000011|  0  |*******|   0   | 1000|   27|     -1 |\n|24  | 11111|1110001100000011|  0  |*******|   0   | 1000|   28|     -1 |\n|24+ | 11111|1110001100000100|  0  |*******|   0   | 1000|   28|     -1 |\n|25  | 11111|1110001100000100|  0  |*******|   0   | 1000| 1000|     -1 |\n|25+ | 11111|1110001100000101|  0  |*******|   0   | 1000| 1000|     -1 |\n|26  | 11111|1110001100000101|  0  |*******|   0   | 1000| 1000|     -1 |\n|26+ | 11111|1110001100000110|  0  |*******|   0   | 1000| 1000|     -1 |\n|27  | 11111|1110001100000110|  0  |*******|   0   | 1000| 1000|     -1 |\n|27+ | 11111|1110001100000111|  0  |*******|   0   | 1000| 1000|     -1 |\n|28  | 11111|1110001100000111|  0  |*******|   0   | 1000| 1000|     -1 |\n|28+ | 11111|1110101010010000|  0  |*******|   0   | 1000| 1000|     -1 |\n|29  | 11111|1110101010010000|  0  |*******|   0   | 1000| 1001|      0 |\n|29+ | 11111|1110001100000001|  0  |*******|   0   | 1000| 1001|      0 |\n|30  | 11111|1110001100000001|  0  |*******|   0   | 1000| 1002|      0 |\n|30+ | 11111|1110001100000010|  0  |*******|   0   | 1000| 1002|      0 |\n|31  | 11111|1110001100000010|  0  |*******|   0   | 1000| 1000|      0 |\n|31+ | 11111|1110001100000011|  0  |*******|   0   | 1000| 1000|      0 |\n|32  | 11111|1110001100000011|  0  |*******|   0   | 1000| 1000|      0 |\n|32+ | 11111|1110001100000100|  0  |*******|   0   | 1000| 1000|      0 |\n|33  | 11111|1110001100000100|  0  |*******|   0   | 1000| 1001|      0 |\n|33+ | 11111|1110001100000101|  0  |*******|   0   | 1000| 1001|      0 |\n|34  | 11111|1110001100000101|  0  |*******|   0   | 1000| 1002|      0 |\n|34+ | 11111|1110001100000110|  0  |*******|   0   | 1000| 1002|      0 |\n|35  | 11111|1110001100000110|  0  |*******|   0   | 1000| 1000|      0 |\n|35+ | 11111|1110001100000111|  0  |*******|   0   | 1000| 1000|      0 |\n|36  | 11111|1110001100000111|  0  |*******|   0   | 1000| 1000|      0 |\n|36+ | 11111|1110111111010000|  0  |*******|   0   | 1000| 1000|      0 |\n|37  | 11111|1110111111010000|  0  |*******|   0   | 1000| 1001|      1 |\n|37+ | 11111|1110001100000001|  0  |*******|   0   | 1000| 1001|      1 |\n|38  | 11111|1110001100000001|  0  |*******|   0   | 1000| 1000|      1 |\n|38+ | 11111|1110001100000010|  0  |*******|   0   | 1000| 1000|      1 |\n|39  | 11111|1110001100000010|  0  |*******|   0   | 1000| 1001|      1 |\n|39+ | 11111|1110001100000011|  0  |*******|   0   | 1000| 1001|      1 |\n|40  | 11111|1110001100000011|  0  |*******|   0   | 1000| 1000|      1 |\n|40+ | 11111|1110001100000100|  0  |*******|   0   | 1000| 1000|      1 |\n|41  | 11111|1110001100000100|  0  |*******|   0   | 1000| 1001|      1 |\n|41+ | 11111|1110001100000101|  0  |*******|   0   | 1000| 1001|      1 |\n|42  | 11111|1110001100000101|  0  |*******|   0   | 1000| 1000|      1 |\n|42+ | 11111|1110001100000110|  0  |*******|   0   | 1000| 1000|      1 |\n|43  | 11111|1110001100000110|  0  |*******|   0   | 1000| 1001|      1 |\n|43+ | 11111|1110001100000111|  0  |*******|   0   | 1000| 1001|      1 |\n|44  | 11111|1110001100000111|  0  |*******|   0   | 1000| 1000|      1 |\n|44+ | 11111|1110001100000111|  1  |*******|   0   | 1000| 1000|      1 |\n|45  | 11111|1110001100000111|  1  |*******|   0   | 1000|    0|      1 |\n|45+ | 11111|0111111111111111|  0  |*******|   0   | 1000|    0|      1 |\n|46  | 11111|0111111111111111|  0  |*******|   0   |32767|    1|      1 |"},Computer:{"Computer.hdl":"// This file is part of www.nand2tetris.org\n// and the book \"The Elements of Computing Systems\"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/05/Computer.hdl\n/**\n * The Hack computer, consisting of CPU, ROM and RAM.\n * When reset is 0, the program stored in the ROM executes.\n * When reset is 1, the program's execution restarts. \n * Thus, to start running the currently loaded program,\n * set reset to 1, and then set it to 0. \n * From this point onwards, the user is at the mercy of the software:\n * Depending on the program's code, and whether the code is correct,\n * the screen may show some output, the user may be expected to enter\n * some input using the keyboard, or the program may do some procerssing. \n */\nCHIP Computer {\n    IN reset;\n\n    PARTS:\n    //// Replace this comment with your code.\n}","Computer.tst":"output-list time%S1.4.1 reset%B2.1.2 ARegister[]%D1.7.1 DRegister[]%D1.7.1 PC[]%D0.4.0 RAM16K[0]%D1.7.1 RAM16K[1]%D1.7.1 RAM16K[2]%D1.7.1;\n\n// Load a program written in the Hack machine language.\n// The program computes the maximum of RAM[0] and RAM[1] \n// and writes the result in RAM[2].\n\nROM32K load Max.hack,\n\n// first run: compute max(3,5)\nset Memory[0] 3,\nset Memory[1] 5,\noutput;\n\nrepeat 14 {\n    tick, tock, output;\n}\n\n// reset the PC\nset reset 1,\ntick, tock, output;\n\n// second run: compute max(23456,12345)\nset reset 0,\nset Memory[0] 23456,\nset Memory[1] 12345,\noutput;\n\n// The run on these inputs needs less cycles (different branching)\nrepeat 10 {\n    tick, tock, output;\n}\n","Computer.cmp":"| time |reset|ARegister|DRegister|PC[]|RAM16K[0]|RAM16K[1]|RAM16K[2]|\n| 0    |  0  |       0 |       0 |   0|       3 |       5 |       0 |\n| 1    |  0  |       0 |       0 |   1|       3 |       5 |       0 |\n| 2    |  0  |       0 |       3 |   2|       3 |       5 |       0 |\n| 3    |  0  |       1 |       3 |   3|       3 |       5 |       0 |\n| 4    |  0  |       1 |      -2 |   4|       3 |       5 |       0 |\n| 5    |  0  |      10 |      -2 |   5|       3 |       5 |       0 |\n| 6    |  0  |      10 |      -2 |   6|       3 |       5 |       0 |\n| 7    |  0  |       1 |      -2 |   7|       3 |       5 |       0 |\n| 8    |  0  |       1 |       5 |   8|       3 |       5 |       0 |\n| 9    |  0  |      12 |       5 |   9|       3 |       5 |       0 |\n| 10   |  0  |      12 |       5 |  12|       3 |       5 |       0 |\n| 11   |  0  |       2 |       5 |  13|       3 |       5 |       0 |\n| 12   |  0  |       2 |       5 |  14|       3 |       5 |       5 |\n| 13   |  0  |      14 |       5 |  15|       3 |       5 |       5 |\n| 14   |  0  |      14 |       5 |  14|       3 |       5 |       5 |\n| 15   |  1  |      14 |       5 |   0|       3 |       5 |       5 |\n| 15   |  0  |      14 |       5 |   0|   23456 |   12345 |       5 |\n| 16   |  0  |       0 |       5 |   1|   23456 |   12345 |       5 |\n| 17   |  0  |       0 |   23456 |   2|   23456 |   12345 |       5 |\n| 18   |  0  |       1 |   23456 |   3|   23456 |   12345 |       5 |\n| 19   |  0  |       1 |   11111 |   4|   23456 |   12345 |       5 |\n| 20   |  0  |      10 |   11111 |   5|   23456 |   12345 |       5 |\n| 21   |  0  |      10 |   11111 |  10|   23456 |   12345 |       5 |\n| 22   |  0  |       0 |   11111 |  11|   23456 |   12345 |       5 |\n| 23   |  0  |       0 |   23456 |  12|   23456 |   12345 |       5 |\n| 24   |  0  |       2 |   23456 |  13|   23456 |   12345 |       5 |\n| 25   |  0  |       2 |   23456 |  14|   23456 |   12345 |   23456 |"}},A={Screen:'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/05/Screen.hdl\n/**\n * The Screen (memory map).\n * Same functionality as a 16-bit 8K RAM:\n * If load is asserted, the value of the register selected by\n * address is set to in; Otherwise, the value does not change.\n * The value of the selected register is emitted by out.\n *\n * This built-in implementation has the side effect of continuously \n * refreshing a visual 256 by 512 black-and-white screen, simulated \n * by the simulator. Each row in the visual screen is represented \n * by 32 consecutive 16-bit words, starting at the top left corner \n * of the visual screen. Thus the pixel at row r from the top and \n * column c from the left (0<=r<256, 0<=c<512) reflects the c%16 \n * bit (counting from LSB to MSB) of the word found in Screen[r*32+c/16]. \n */\nCHIP Screen {\n    IN  in[16],    // what to write\n    load,          // write-enable bit\n    address[13];   // where to read/write\n    OUT out[16];   // Screen value at the given address\n\n    PARTS:\n    BUILTIN Screen;\n    CLOCKED in, load;\n}',Keyboard:'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/05/Keyboard.hdl\n/**\n * The keyboard (memory map).\n * Outputs the character code of the currently pressed key,\n * or 0 if no key is pressed.\n *\n * This built-in implementation has a visualization side effect.\n */\nCHIP Keyboard {\n    OUT out[16];\n\n    PARTS:\n    BUILTIN Keyboard;\n}',DRegister:'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/05/DRegister.hdl\n/**\n * A 16-bit register named DRegister with the same functionality\n * of the Register chip:\n * If load is asserted, the register\'s value is set to in;\n * Otherwise, the register maintains its current value.\n * out(t+1) = (load(t), in(t), out(t))\n *\n * This built-in implementation has a visualization side effect.\n */\nCHIP DRegister {\n    IN  in[16], load;\n    OUT out[16];\n\n    PARTS:\n    BUILTIN DRegister;\n    CLOCKED in, load;\n}',ARegister:'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/05/ARegister.hdl\n/**\n * A 16-bit register named ARegister with the same functionality\n * of the Register chip:\n * If load is asserted, the register\'s value is set to in;\n * Otherwise, the register maintains its current value.\n * out(t+1) = (load(t), in(t), out(t))\n *\n * This built-in implementation has a visualization side effect.\n */\n CHIP ARegister {\n    IN  in[16], load;\n    OUT out[16];\n\n    PARTS:\n    BUILTIN ARegister;\n    CLOCKED in, load;\n}',ROM32K:'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/05/ROM32K.hdl\n/**\n * Read-Only memory (ROM) of 32K registers, each 16-bit wide.\n * Facilitates data read, as follows:\n *     out(t) = ROM32K[address(t)](t)\n * In words: the chip outputs the value stored at the \n * memory location specified by address.\n *\n * Can be used as the instruction memory of the Hack computer.\n * To that end, the built-in chip implementation supports the handling \n * of the "ROM32K load Xxx" script command, where Xxx is the name of a\n * text file containing a program written in the binary Hack machine language.\n * When the simulator encounters such a command in a test script,\n * the file\'s contents is loaded into the simulated ROM32K chip.\n */\n CHIP ROM32K {\n    IN  address[15];\n    OUT out[16];\n\n    PARTS:\n    BUILTIN ROM32K;\n}'};async function R(t){await t.pushd("/projects/05"),await(0,i.mc)(t,M),await t.popd(),await t.pushd("/test"),await t.writeFile("Max.hack","0000000000000000\n1111110000010000\n0000000000000001\n1111010011010000\n0000000000001010\n1110001100000001\n0000000000000001\n1111110000010000\n0000000000001100\n1110101010000111\n0000000000000000\n1111110000010000\n0000000000000010\n1110001100001000\n0000000000001110\n1110101010000111"),await t.popd()}const x={SimpleAdd:{"SimpleAdd.vm":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/07/StackArithmetic/SimpleAdd/SimpleAdd.vm\n\n// Pushes and adds two constants.\npush constant 7\npush constant 8\nadd\n',"SimpleAdd.vm_tst":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/07/StackArithmetic/SimpleAdd/SimpleAddVME.tst\n\nload SimpleAdd.vm,\noutput-file SimpleAdd.out,\ncompare-to SimpleAdd.cmp,\noutput-list RAM[0]%D2.6.2 RAM[256]%D2.6.2;\n\nset RAM[0] 256;  // initializes the stack pointer\n\nrepeat 3 {       // SimpleAdd.vm has 3 instructions\n  vmstep;\n}\n\noutput;          // the stack pointer and the stack base\n',"SimpleAdd.cmp":"|  RAM[0]  | RAM[256] |\n|     257  |      15  |\n","SimpleAdd.tst":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/07/StackArithmetic/SimpleAdd/SimpleAdd.tst\n\nload SimpleAdd.asm,\noutput-file SimpleAdd.out,\ncompare-to SimpleAdd.cmp,\noutput-list RAM[0]%D2.6.2 RAM[256]%D2.6.2;\n\nset RAM[0] 256;  // initializes the stack pointer \n\nrepeat 60 {      // enough cycles to complete the execution\n  ticktock;\n}\n\noutput;          // the stack pointer and the stack base\n'},StackTest:{"StackTest.vm":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/07/StackArithmetic/StackTest/StackTest.vm\n\n// Executes a sequence of arithmetic and logical operations\n// on the stack. \npush constant 17\npush constant 17\neq\npush constant 17\npush constant 16\neq\npush constant 16\npush constant 17\neq\npush constant 892\npush constant 891\nlt\npush constant 891\npush constant 892\nlt\npush constant 891\npush constant 891\nlt\npush constant 32767\npush constant 32766\ngt\npush constant 32766\npush constant 32767\ngt\npush constant 32766\npush constant 32766\ngt\npush constant 57\npush constant 31\npush constant 53\nadd\npush constant 112\nsub\nneg\nand\npush constant 82\nor\nnot\n',"StackTest.vm_tst":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/07/StackArithmetic/StackTest/StackTestVME.tst\n\nload StackTest.vm,\noutput-file StackTest.out,\ncompare-to StackTest.cmp,\noutput-list RAM[0]%D2.6.2 \n        RAM[256]%D2.6.2 RAM[257]%D2.6.2 RAM[258]%D2.6.2 RAM[259]%D2.6.2 RAM[260]%D2.6.2;\n\nset RAM[0] 256;  // initializes the stack pointer\n\nrepeat 38 {      // StackTest.vm consists of 38 instructions\n  vmstep;\n}\n\n// outputs the stack pointer (RAM[0]) and \n// the stack contents: RAM[256]-RAM[265]\noutput;\noutput-list RAM[261]%D2.6.2 RAM[262]%D2.6.2 RAM[263]%D2.6.2 RAM[264]%D2.6.2 RAM[265]%D2.6.2;\noutput;\n',"StackTest.cmp":"|  RAM[0]  | RAM[256] | RAM[257] | RAM[258] | RAM[259] | RAM[260] |\n|     266  |      -1  |       0  |       0  |       0  |      -1  |\n| RAM[261] | RAM[262] | RAM[263] | RAM[264] | RAM[265] |\n|       0  |      -1  |       0  |       0  |     -91  |\n","StackTest.tst":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/07/StackArithmetic/StackTest/StackTest.tst\n\nload StackTest.asm,\noutput-file StackTest.out,\ncompare-to StackTest.cmp,\noutput-list RAM[0]%D2.6.2 \n        RAM[256]%D2.6.2 RAM[257]%D2.6.2 RAM[258]%D2.6.2 RAM[259]%D2.6.2 RAM[260]%D2.6.2;\n\nset RAM[0] 256,  // initializes the stack pointer\n\nrepeat 1000 {    // enough cycles to complete the execution\n  ticktock;\n}\n\n// outputs the stack pointer (RAM[0]) and \n// the stack contents: RAM[256]-RAM[265]\noutput;\noutput-list RAM[261]%D2.6.2 RAM[262]%D2.6.2 RAM[263]%D2.6.2 RAM[264]%D2.6.2 RAM[265]%D2.6.2;\noutput;\n'},BasicTest:{"BasicTest.vm":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/07/MemoryAccess/BasicTest/BasicTest.vm\n\n// Executes pop and push commands using the virtual memory segments.\npush constant 10\npop local 0\npush constant 21\npush constant 22\npop argument 2\npop argument 1\npush constant 36\npop this 6\npush constant 42\npush constant 45\npop that 5\npop that 2\npush constant 510\npop temp 6\npush local 0\npush that 5\nadd\npush argument 1\nsub\npush this 6\npush this 6\nadd\nsub\npush temp 6\nadd\n',"BasicTest.vm_tst":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/07/MemoryAccess/BasicTest/BasicTestVME.tst\n\nload BasicTest.vm,\noutput-file BasicTest.out,\ncompare-to BasicTest.cmp,\noutput-list RAM[256]%D1.6.1 RAM[300]%D1.6.1 RAM[401]%D1.6.1 \n            RAM[402]%D1.6.1 RAM[3006]%D1.6.1 RAM[3012]%D1.6.1\n            RAM[3015]%D1.6.1 RAM[11]%D1.6.1;\n\nset sp 256,        // stack pointer\nset local 300,     // base address of the local segment\nset argument 400,  // base address of the argument segment\nset this 3000,     // base address of the this segment\nset that 3010;     // base address of the that segment\n\nrepeat 25 {        // BasicTest.vm has 25 instructions\n  vmstep;\n}\n\n// Outputs the stack base and some values\n// from the tested memory segments\noutput;\n',"BasicTest.cmp":"|RAM[256]|RAM[300]|RAM[401]|RAM[402]|RAM[3006|RAM[3012|RAM[3015|RAM[11] |\n|    472 |     10 |     21 |     22 |     36 |     42 |     45 |    510 |\n","BasicTest.tst":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/07/MemoryAccess/BasicTest/BasicTest.tst\n\nload BasicTest.asm,\noutput-file BasicTest.out,\ncompare-to BasicTest.cmp,\noutput-list RAM[256]%D1.6.1 RAM[300]%D1.6.1 RAM[401]%D1.6.1 \n            RAM[402]%D1.6.1 RAM[3006]%D1.6.1 RAM[3012]%D1.6.1\n            RAM[3015]%D1.6.1 RAM[11]%D1.6.1; \n\nset RAM[0] 256,   // stack pointer\nset RAM[1] 300,   // base address of the local segment\nset RAM[2] 400,   // base address of the argument segment\nset RAM[3] 3000,  // base address of the this segment\nset RAM[4] 3010;  // base address of the that segment\n\nrepeat 600 {      // enough cycles to complete the execution\n  ticktock;\n}\n\n// Outputs the stack base and some values\n// from the tested memory segments\noutput;\n'},PointerTest:{"PointerTest.vm":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/07/MemoryAccess/PointerTest/PointerTest.vm\n\n// Executes pop and push commands using the \n// pointer, this, and that segments.\npush constant 3030\npop pointer 0\npush constant 3040\npop pointer 1\npush constant 32\npop this 2\npush constant 46\npop that 6\npush pointer 0\npush pointer 1\nadd\npush this 2\nsub\npush that 6\nadd\n',"PointerTest.vm_tst":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/07/MemoryAccess/PointerTest/PointerTestVME.tst\n\nload PointerTest.vm,\noutput-file PointerTest.out,\ncompare-to PointerTest.cmp,\noutput-list RAM[256]%D1.6.1 RAM[3]%D1.6.1 RAM[4]%D1.6.1\n            RAM[3032]%D1.6.1 RAM[3046]%D1.6.1;\n\nset RAM[0] 256;   // initializes the stack pointer\n\nrepeat 15 {       // PointerTest.vm has 15 instructions\n  vmstep;\n}\n\n// outputs the stack base, this, that, and\n// some values from the the this and that segments\noutput;\n',"PointerTest.cmp":"|RAM[256]| RAM[3] | RAM[4] |RAM[3032|RAM[3046|\n|   6084 |   3030 |   3040 |     32 |     46 |\n","PointerTest.tst":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/07/MemoryAccess/PointerTest/PointerTest.tst\n\nload PointerTest.asm,\noutput-file PointerTest.out,\ncompare-to PointerTest.cmp,\noutput-list RAM[256]%D1.6.1 RAM[3]%D1.6.1 \n            RAM[4]%D1.6.1 RAM[3032]%D1.6.1 RAM[3046]%D1.6.1;\n\nset RAM[0] 256;   // initializes the stack pointer\n\nrepeat 450 {      // enough cycles to complete the execution\n  ticktock;\n}\n\n// outputs the stack base, this, that, and\n// some values from the the this and that segments\noutput;\n'},StaticTest:{"StaticTest.vm":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/07/MemoryAccess/StaticTest/StaticTest.vm\n\n// Executes pop and push commands using the static segment.\npush constant 111\npush constant 333\npush constant 888\npop static 8\npop static 3\npop static 1\npush static 3\npush static 1\nsub\npush static 8\nadd\n',"StaticTest.vm_tst":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/07/MemoryAccess/StaticTest/StaticTestVME.tst\n\nload StaticTest.vm,\noutput-file StaticTest.out,\ncompare-to StaticTest.cmp,\noutput-list RAM[256]%D1.6.1;\n\nrepeat 11 {    // StaticTest.vm has 11 instructions\n  vmstep;\n}\n\noutput;        // the stack base\n',"StaticTest.cmp":"|RAM[256]|\n|   1110 |\n","StaticTest.tst":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/07/MemoryAccess/StaticTest/StaticTest.tst\n\nload StaticTest.asm,\noutput-file StaticTest.out,\ncompare-to StaticTest.cmp,\noutput-list RAM[256]%D1.6.1;\n\nset RAM[0] 256;    // initializes the stack pointer\n\nrepeat 200 {       // enough cycles to complete the execution\n  ticktock;\n}\n\noutput;            // the stack base\n'}};async function b(t){await t.pushd("/projects/07"),await(0,i.mc)(t,x),await t.popd()}const T={BasicLoop:{"BasicLoop.vm":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/08/ProgramFlow/BasicLoop/BasicLoop.vm\n\n// Computes the sum 1 + 2 + ... + argument[0] and pushes the \n// result onto the stack. Argument[0] is initialized by the test \n// script before this code starts running.\npush constant 0    \npop local 0         // initializes sum = 0\nlabel LOOP_START\npush argument 0    \npush local 0\nadd\npop local 0\t        // sum = sum + counter\npush argument 0\npush constant 1\nsub\npop argument 0      // counter--\npush argument 0\nif-goto LOOP_START  // If counter != 0, goto LOOP_START\npush local 0\n',"BasicLoop.vm_tst":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/08/ProgramFlow/BasicLoop/BasicLoopVME.tst\n\nload BasicLoop.vm,\noutput-file BasicLoop.out,\ncompare-to BasicLoop.cmp,\noutput-list RAM[0]%D1.6.1 RAM[256]%D1.6.1;\n\nset sp 256,\nset local 300,\nset argument 400,\nset argument[0] 3;\n\nrepeat 33 {\n  vmstep;\n}\n\noutput;\n',"BasicLoop.cmp":"| RAM[0] |RAM[256]|\n|    257 |      6 |\n","BasicLoop.tst":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/08/ProgramFlow/BasicLoop/BasicLoop.tst\n\nload BasicLoop.asm,\noutput-file BasicLoop.out,\ncompare-to BasicLoop.cmp,\noutput-list RAM[0]%D1.6.1 RAM[256]%D1.6.1;\n\nset RAM[0] 256,\nset RAM[1] 300,\nset RAM[2] 400,\nset RAM[400] 3;\n\nrepeat 600 {\n  ticktock;\n}\n\noutput;\n'},FibonacciSeries:{"FibonacciSeries.vm":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/08/ProgramFlow/FibonacciSeries/FibonacciSeries.vm\n\n// Puts the first argument[0] elements of the Fibonacci series\n// in the memory, starting in the address given in argument[1].\n// Argument[0] and argument[1] are initialized by the test script \n// before this code starts running.\n\npush argument 1\npop pointer 1           // that = argument[1]\n\npush constant 0\npop that 0              // first element in the series = 0\npush constant 1\npop that 1              // second element in the series = 1\n\npush argument 0\npush constant 2\nsub\npop argument 0          // num_of_elements -= 2 (first 2 elements are set)\n\nlabel MAIN_LOOP_START\n\npush argument 0\nif-goto COMPUTE_ELEMENT // if num_of_elements > 0, goto COMPUTE_ELEMENT\ngoto END_PROGRAM        // otherwise, goto END_PROGRAM\n\nlabel COMPUTE_ELEMENT\n\npush that 0\npush that 1\nadd\npop that 2              // that[2] = that[0] + that[1]\n\npush pointer 1\npush constant 1\nadd\npop pointer 1           // that += 1\n\npush argument 0\npush constant 1\nsub\npop argument 0          // num_of_elements--\n\ngoto MAIN_LOOP_START\n\nlabel END_PROGRAM\n',"FibonacciSeries.vm_tst":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/08/ProgramFlow/FibonacciSeries/FibonacciSeriesVME.tst\n\nload FibonacciSeries.vm,\noutput-file FibonacciSeries.out,\ncompare-to FibonacciSeries.cmp,\noutput-list RAM[3000]%D1.6.2 RAM[3001]%D1.6.2 RAM[3002]%D1.6.2 \n            RAM[3003]%D1.6.2 RAM[3004]%D1.6.2 RAM[3005]%D1.6.2;\n\nset sp 256,\nset local 300,\nset argument 400,\nset argument[0] 6,\nset argument[1] 3000;\n\nrepeat 73 {\n  vmstep;\n}\n\noutput;\n',"FibonacciSeries.cmp":"|RAM[3000]|RAM[3001]|RAM[3002]|RAM[3003]|RAM[3004]|RAM[3005]|\n|      0  |      1  |      1  |      2  |      3  |      5  |\n","FibonacciSeries.tst":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/08/ProgramFlow/FibonacciSeries/FibonacciSeries.tst\n\nload FibonacciSeries.asm,\noutput-file FibonacciSeries.out,\ncompare-to FibonacciSeries.cmp,\noutput-list RAM[3000]%D1.6.2 RAM[3001]%D1.6.2 RAM[3002]%D1.6.2 \n            RAM[3003]%D1.6.2 RAM[3004]%D1.6.2 RAM[3005]%D1.6.2;\n\nset RAM[0] 256,\nset RAM[1] 300,\nset RAM[2] 400,\nset RAM[400] 6,\nset RAM[401] 3000,\n\nrepeat 1100 {\n  ticktock;\n}\n\noutput;\n'},SimpleFunction:{"SimpleFunction.vm":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/08/FunctionCalls/SimpleFunction/SimpleFunction.vm\n\n// Performs a simple calculation and returns the result.\nfunction SimpleFunction.test 2\npush local 0\npush local 1\nadd\nnot\npush argument 0\nadd\npush argument 1\nsub\nreturn\n',"SimpleFunction.vm_tst":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/08/FunctionCalls/SimpleFunction/SimpleFunctionVME.tst\n\nload SimpleFunction.vm,\noutput-file SimpleFunction.out,\ncompare-to SimpleFunction.cmp,\noutput-list RAM[0]%D1.6.1 RAM[1]%D1.6.1 RAM[2]%D1.6.1 \n            RAM[3]%D1.6.1 RAM[4]%D1.6.1 RAM[310]%D1.6.1;\n\nset sp 317,\nset local 317,\nset argument 310,\nset this 3000,\nset that 4000,\nset argument[0] 1234,\nset argument[1] 37,\nset argument[2] 9,\nset argument[3] 305,\nset argument[4] 300,\nset argument[5] 3010,\nset argument[6] 4010;\n\nrepeat 10 {\n  vmstep;\n}\n\noutput;\n',"SimpleFunction.cmp":"| RAM[0] | RAM[1] | RAM[2] | RAM[3] | RAM[4] |RAM[310]|\n|    311 |    305 |    300 |   3010 |   4010 |   1196 |\n","SimpleFunction.tst":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/08/FunctionCalls/SimpleFunction/SimpleFunction.tst\n\nload SimpleFunction.asm,\noutput-file SimpleFunction.out,\ncompare-to SimpleFunction.cmp,\noutput-list RAM[0]%D1.6.1 RAM[1]%D1.6.1 RAM[2]%D1.6.1 \n            RAM[3]%D1.6.1 RAM[4]%D1.6.1 RAM[310]%D1.6.1;\n\nset RAM[0] 317,\nset RAM[1] 317,\nset RAM[2] 310,\nset RAM[3] 3000,\nset RAM[4] 4000,\nset RAM[310] 1234,\nset RAM[311] 37,\nset RAM[312] 1000,\nset RAM[313] 305,\nset RAM[314] 300,\nset RAM[315] 3010,\nset RAM[316] 4010,\n\nrepeat 300 {\n  ticktock;\n}\n\noutput;\n'},NestedCall:{"Sys.vm":"// Sys.vm for NestedCall test.\n\n// Sys.init()\n//\n// Calls Sys.main() and stores return value in temp 1.\n// Does not return.  (Enters infinite loop.)\n\nfunction Sys.init 0\npush constant 4000\t// test THIS and THAT context save\npop pointer 0\npush constant 5000\npop pointer 1\ncall Sys.main 0\npop temp 1\nlabel LOOP\ngoto LOOP\n\n// Sys.main()\n//\n// Sets locals 1, 2 and 3, leaving locals 0 and 4 unchanged to test\n// default local initialization to 0.  (RAM set to -1 by test setup.)\n// Calls Sys.add12(123) and stores return value (135) in temp 0.\n// Returns local 0 + local 1 + local 2 + local 3 + local 4 (456) to confirm\n// that locals were not mangled by function call.\n\nfunction Sys.main 5\npush constant 4001\npop pointer 0\npush constant 5001\npop pointer 1\npush constant 200\npop local 1\npush constant 40\npop local 2\npush constant 6\npop local 3\npush constant 123\ncall Sys.add12 1\npop temp 0\npush local 0\npush local 1\npush local 2\npush local 3\npush local 4\nadd\nadd\nadd\nadd\nreturn\n\n// Sys.add12(int n)\n//\n// Returns n+12.\n\nfunction Sys.add12 0\npush constant 4002\npop pointer 0\npush constant 5002\npop pointer 1\npush argument 0\npush constant 12\nadd\nreturn\n","NestedCall.vm_tst":"// Test file for NestedCall test.\n\nload Sys.vm,\noutput-file NestedCall.out,\ncompare-to NestedCall.cmp,\noutput-list RAM[0]%D1.6.1 RAM[1]%D1.6.1 RAM[2]%D1.6.1 RAM[3]%D1.6.1 RAM[4]%D1.6.1 RAM[5]%D1.6.1 RAM[6]%D1.6.1;\n\nset RAM[0] 261,\nset RAM[1] 261,\nset RAM[2] 256,\nset RAM[3] -3,\nset RAM[4] -4,\nset RAM[5] -1, // test results\nset RAM[6] -1,\nset RAM[256] 1234, // fake stack frame from call Sys.init\nset RAM[257] -1,\nset RAM[258] -2,\nset RAM[259] -3,\nset RAM[260] -4,\n\nset RAM[261] -1, // Initialize stack to check for local segment\nset RAM[262] -1, // being cleared to zero.\nset RAM[263] -1,\nset RAM[264] -1,\nset RAM[265] -1,\nset RAM[266] -1,\nset RAM[267] -1,\nset RAM[268] -1,\nset RAM[269] -1,\nset RAM[270] -1,\nset RAM[271] -1,\nset RAM[272] -1,\nset RAM[273] -1,\nset RAM[274] -1,\nset RAM[275] -1,\nset RAM[276] -1,\nset RAM[277] -1,\nset RAM[278] -1,\nset RAM[279] -1,\nset RAM[280] -1,\nset RAM[281] -1,\nset RAM[282] -1,\nset RAM[283] -1,\nset RAM[284] -1,\nset RAM[285] -1,\nset RAM[286] -1,\nset RAM[287] -1,\nset RAM[288] -1,\nset RAM[289] -1,\nset RAM[290] -1,\nset RAM[291] -1,\nset RAM[292] -1,\nset RAM[293] -1,\nset RAM[294] -1,\nset RAM[295] -1,\nset RAM[296] -1,\nset RAM[297] -1,\nset RAM[298] -1,\nset RAM[299] -1,\n\nset sp 261,\nset local 261,\nset argument 256,\nset this 3000,\nset that 4000;\n\nrepeat 50 {\n  vmstep;\n}\noutput;\n","NestedCall.cmp":"| RAM[0] | RAM[1] | RAM[2] | RAM[3] | RAM[4] | RAM[5] | RAM[6] |\n|    261 |    261 |    256 |   4000 |   5000 |    135 |    246 |\n","NestedCall.tst":"// Test file for NestedCall test.\n\nload NestedCall.asm,\noutput-file NestedCall.out,\ncompare-to NestedCall.cmp,\noutput-list RAM[0]%D1.6.1 RAM[1]%D1.6.1 RAM[2]%D1.6.1 RAM[3]%D1.6.1 RAM[4]%D1.6.1 RAM[5]%D1.6.1 RAM[6]%D1.6.1;\n\nset RAM[0] 261,\nset RAM[1] 261,\nset RAM[2] 256,\nset RAM[3] -3,\nset RAM[4] -4,\nset RAM[5] -1, // test results\nset RAM[6] -1,\nset RAM[256] 1234, // fake stack frame from call Sys.init\nset RAM[257] -1,\nset RAM[258] -2,\nset RAM[259] -3,\nset RAM[260] -4,\n\nset RAM[261] -1, // Initialize stack to check for local segment\nset RAM[262] -1, // being cleared to zero.\nset RAM[263] -1,\nset RAM[264] -1,\nset RAM[265] -1,\nset RAM[266] -1,\nset RAM[267] -1,\nset RAM[268] -1,\nset RAM[269] -1,\nset RAM[270] -1,\nset RAM[271] -1,\nset RAM[272] -1,\nset RAM[273] -1,\nset RAM[274] -1,\nset RAM[275] -1,\nset RAM[276] -1,\nset RAM[277] -1,\nset RAM[278] -1,\nset RAM[279] -1,\nset RAM[280] -1,\nset RAM[281] -1,\nset RAM[282] -1,\nset RAM[283] -1,\nset RAM[284] -1,\nset RAM[285] -1,\nset RAM[286] -1,\nset RAM[287] -1,\nset RAM[288] -1,\nset RAM[289] -1,\nset RAM[290] -1,\nset RAM[291] -1,\nset RAM[292] -1,\nset RAM[293] -1,\nset RAM[294] -1,\nset RAM[295] -1,\nset RAM[296] -1,\nset RAM[297] -1,\nset RAM[298] -1,\nset RAM[299] -1;\n\nrepeat 4000 {\n  ticktock;\n}\n\noutput;\n"},FibonacciElement:{"FibonacciElement.vm":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/08/FunctionCalls/FibonacciElement/Main.vm\n\n// Computes the n\'th element of the Fibonacci series, recursively.\n// n is given in argument[0].  Called by the Sys.init function \n// (part of the Sys.vm file), which also pushes the argument[0] \n// parameter before this code starts running.\n\nfunction Main.fibonacci 0\npush argument 0\npush constant 2\nlt                     // checks if n<2\nif-goto IF_TRUE\ngoto IF_FALSE\nlabel IF_TRUE          // if n<2, return n\npush argument 0        \nreturn\nlabel IF_FALSE         // if n>=2, returns fib(n-2)+fib(n-1)\npush argument 0\npush constant 2\nsub\ncall Main.fibonacci 1  // computes fib(n-2)\npush argument 0\npush constant 1\nsub\ncall Main.fibonacci 1  // computes fib(n-1)\nadd                    // returns fib(n-1) + fib(n-2)\nreturn\n// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/08/FunctionCalls/FibonacciElement/Sys.vm\n\n// Pushes a constant, say n, onto the stack, and calls the Main.fibonacii\n// function, which computes the n\'th element of the Fibonacci series.\n// Note that by convention, the Sys.init function is called "automatically" \n// by the bootstrap code.\n\nfunction Sys.init 0\npush constant 4\ncall Main.fibonacci 1   // computes the 4\'th fibonacci element\nlabel WHILE\ngoto WHILE              // loops infinitely\n',"FibonacciElement.vm_tst":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/08/FunctionCalls/FibonacciElement/FibonacciElementVME.tst\n\nload,  // Load all the VM files from the current directory\noutput-file FibonacciElement.out,\ncompare-to FibonacciElement.cmp,\noutput-list RAM[0]%D1.6.1 RAM[261]%D1.6.1;\n\nset sp 261;\n\nrepeat 110 {\n  vmstep;\n}\n\noutput;\n',"FibonacciElement.cmp":"| RAM[0] |RAM[261]|\n|    262 |      3 |\n","FibonacciElement.tst":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/08/FunctionCalls/FibonacciElement/FibonacciElement.tst\n\n// FibonacciElement.asm results from translating both Main.vm and Sys.vm into\n// a single assembly program, stored in the file FibonacciElement.asm.\n\nload FibonacciElement.asm,\noutput-file FibonacciElement.out,\ncompare-to FibonacciElement.cmp,\noutput-list RAM[0]%D1.6.1 RAM[261]%D1.6.1;\n\nrepeat 6000 {\n  ticktock;\n}\n\noutput;\n'},StaticsTest:{"StaticsTest.vm":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/08/FunctionCalls/StaticsTest/Class1.vm\n\n// Stores two supplied arguments in static[0] and static[1].\nfunction Class1.set 0\npush argument 0\npop static 0\npush argument 1\npop static 1\npush constant 0\nreturn\n\n// Returns static[0] - static[1].\nfunction Class1.get 0\npush static 0\npush static 1\nsub\nreturn\n// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/08/FunctionCalls/StaticsTest/Class2.vm\n\n// Stores two supplied arguments in static[0] and static[1].\nfunction Class2.set 0\npush argument 0\npop static 0\npush argument 1\npop static 1\npush constant 0\nreturn\n\n// Returns static[0] - static[1].\nfunction Class2.get 0\npush static 0\npush static 1\nsub\nreturn\n// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/08/FunctionCalls/StaticsTest/Sys.vm\n\n// Tests that different functions, stored in two different \n// class files, manipulate the static segment correctly. \nfunction Sys.init 0\npush constant 6\npush constant 8\ncall Class1.set 2\npop temp 0 // Dumps the return value\npush constant 23\npush constant 15\ncall Class2.set 2\npop temp 0 // Dumps the return value\ncall Class1.get 0\ncall Class2.get 0\nlabel WHILE\ngoto WHILE\n',"StaticsTest.vm_tst":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/08/FunctionCalls/StaticsTest/StaticsTestVME.tst\n\nload,  // loads all the VM files from the current directory.\noutput-file StaticsTest.out,\ncompare-to StaticsTest.cmp,\noutput-list RAM[0]%D1.6.1 RAM[261]%D1.6.1 RAM[262]%D1.6.1;\n\nset sp 261;\n\nrepeat 36 {\n  vmstep;\n}\n\noutput;\n',"StaticsTest.cmp":"| RAM[0] |RAM[261]|RAM[262]|\n|    263 |     -2 |      8 |\n","StaticsTest.tst":'// This file is part of www.nand2tetris.org\n// and the book "The Elements of Computing Systems"\n// by Nisan and Schocken, MIT Press.\n// File name: projects/08/FunctionCalls/StaticsTest/StaticsTest.tst\n\nload StaticsTest.asm,\noutput-file StaticsTest.out,\ncompare-to StaticsTest.cmp,\noutput-list RAM[0]%D1.6.1 RAM[261]%D1.6.1 RAM[262]%D1.6.1;\n\nset RAM[0] 256;\n\nrepeat 2500 {\n  ticktock;\n}\n\noutput;\n'}};async function g(t){await t.pushd("/projects/08"),await(0,i.mc)(t,T),await t.popd()}const w={"01":s,"02":u,"03":o,"05":a},S={"07":d,"08":p};let z=!1;const C=async t=>{z||(z=!0,await c(t),await v(t),await y(t),await async function(t){await t.pushd("/projects/04"),await(0,i.mc)(t,f),await t.popd()}(t),await R(t),await b(t),await g(t),z=!1)},P={"01":["Nand"],"02":[],"03":["DFF"],"05":["Screen","Keyboard","DRegister","ARegister","ROM32K"]},D={"01":["Not","And","Or","Xor","Mux","DMux","Not16","And16","Or16","Mux16","Mux4Way16","Mux8Way16","DMux4Way","DMux8Way","Or8Way"],"02":["HalfAdder","FullAdder","Add16","Inc16","ALU"],"03":["Bit","Register","PC","RAM8","RAM64","RAM512","RAM4K","RAM16K"],"05":["Memory","CPU","Computer"]},I={"05":["Memory","CPU","Computer","Screen","Keyboard","DRegister","ARegister","ROM32K"]},F={"06":["Add","Max","Rectangle","Pong"]},N={"07":["SimpleAdd","StackTest","BasicTest","PointerTest","StaticTest"],"08":["BasicLoop","FibonacciSeries","SimpleFunction","NestedCall","FibonacciElement","StaticsTest"]},E={...r,...B,...m,...M,...x,...T}}}]);