--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml alu_IPCore.twx alu_IPCore.ncd -o alu_IPCore.twr
alu_IPCore.pcf -ucf constr.ucf

Design file:              alu_IPCore.ncd
Physical constraint file: alu_IPCore.pcf
Device,package,speed:     xc7vx330t,ffg1761,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_aclk = PERIOD TIMEGRP "aclk" 2.16 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12922 paths analyzed, 4490 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.157ns.
--------------------------------------------------------------------------------

Paths for end point add_core/blk00000001/blk000001f6 (SLICE_X126Y305.CIN), 108 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               add_core/blk00000001/blk000006cd (FF)
  Destination:          add_core/blk00000001/blk000001f6 (FF)
  Requirement:          2.160ns
  Data Path Delay:      2.082ns (Levels of Logic = 6)
  Clock Path Skew:      0.026ns (1.493 - 1.467)
  Source Clock:         aclk_BUFGP rising at 0.000ns
  Destination Clock:    aclk_BUFGP rising at 2.160ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: add_core/blk00000001/blk000006cd to add_core/blk00000001/blk000001f6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y298.DQ    Tcko                  0.308   add_core/blk00000001/sig0000045b
                                                       add_core/blk00000001/blk000006cd
    SLICE_X126Y300.DX    net (fanout=2)        1.172   add_core/blk00000001/sig0000045b
    SLICE_X126Y300.COUT  Tdxcy                 0.234   add_core/blk00000001/sig000001d0
                                                       add_core/blk00000001/blk000001c0
    SLICE_X126Y301.CIN   net (fanout=1)        0.000   add_core/blk00000001/sig00000473
    SLICE_X126Y301.COUT  Tbyp                  0.060   add_core/blk00000001/sig000001d4
                                                       add_core/blk00000001/blk000001b8
    SLICE_X126Y302.CIN   net (fanout=1)        0.000   add_core/blk00000001/sig0000046b
    SLICE_X126Y302.COUT  Tbyp                  0.060   add_core/blk00000001/sig000001d8
                                                       add_core/blk00000001/blk000001f2
    SLICE_X126Y303.CIN   net (fanout=1)        0.000   add_core/blk00000001/sig0000048a
    SLICE_X126Y303.COUT  Tbyp                  0.060   add_core/blk00000001/sig000001dc
                                                       add_core/blk00000001/blk000001ea
    SLICE_X126Y304.CIN   net (fanout=1)        0.000   add_core/blk00000001/sig00000486
    SLICE_X126Y304.COUT  Tbyp                  0.060   add_core/blk00000001/sig000001e0
                                                       add_core/blk00000001/blk000001e2
    SLICE_X126Y305.CIN   net (fanout=1)        0.000   add_core/blk00000001/sig00000482
    SLICE_X126Y305.CLK   Tcinck                0.128   add_core/blk00000001/sig000001e4
                                                       add_core/blk00000001/blk000001da
                                                       add_core/blk00000001/blk000001f6
    -------------------------------------------------  ---------------------------
    Total                                      2.082ns (0.910ns logic, 1.172ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               add_core/blk00000001/blk0000018e (FF)
  Destination:          add_core/blk00000001/blk000001f6 (FF)
  Requirement:          2.160ns
  Data Path Delay:      1.876ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.136 - 0.159)
  Source Clock:         aclk_BUFGP rising at 0.000ns
  Destination Clock:    aclk_BUFGP rising at 2.160ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: add_core/blk00000001/blk0000018e to add_core/blk00000001/blk000001f6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y300.CQ    Tcko                  0.269   add_core/blk00000001/sig0000038b
                                                       add_core/blk00000001/blk0000018e
    SLICE_X126Y299.D2    net (fanout=1)        0.909   add_core/blk00000001/sig0000038c
    SLICE_X126Y299.COUT  Topcyd                0.269   add_core/blk00000001/sig000001cc
                                                       add_core/blk00000001/blk00000531
                                                       add_core/blk00000001/blk000001c8
    SLICE_X126Y300.CIN   net (fanout=1)        0.001   add_core/blk00000001/sig0000047b
    SLICE_X126Y300.COUT  Tbyp                  0.060   add_core/blk00000001/sig000001d0
                                                       add_core/blk00000001/blk000001c0
    SLICE_X126Y301.CIN   net (fanout=1)        0.000   add_core/blk00000001/sig00000473
    SLICE_X126Y301.COUT  Tbyp                  0.060   add_core/blk00000001/sig000001d4
                                                       add_core/blk00000001/blk000001b8
    SLICE_X126Y302.CIN   net (fanout=1)        0.000   add_core/blk00000001/sig0000046b
    SLICE_X126Y302.COUT  Tbyp                  0.060   add_core/blk00000001/sig000001d8
                                                       add_core/blk00000001/blk000001f2
    SLICE_X126Y303.CIN   net (fanout=1)        0.000   add_core/blk00000001/sig0000048a
    SLICE_X126Y303.COUT  Tbyp                  0.060   add_core/blk00000001/sig000001dc
                                                       add_core/blk00000001/blk000001ea
    SLICE_X126Y304.CIN   net (fanout=1)        0.000   add_core/blk00000001/sig00000486
    SLICE_X126Y304.COUT  Tbyp                  0.060   add_core/blk00000001/sig000001e0
                                                       add_core/blk00000001/blk000001e2
    SLICE_X126Y305.CIN   net (fanout=1)        0.000   add_core/blk00000001/sig00000482
    SLICE_X126Y305.CLK   Tcinck                0.128   add_core/blk00000001/sig000001e4
                                                       add_core/blk00000001/blk000001da
                                                       add_core/blk00000001/blk000001f6
    -------------------------------------------------  ---------------------------
    Total                                      1.876ns (0.966ns logic, 0.910ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               add_core/blk00000001/blk000001ae (FF)
  Destination:          add_core/blk00000001/blk000001f6 (FF)
  Requirement:          2.160ns
  Data Path Delay:      1.695ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.136 - 0.158)
  Source Clock:         aclk_BUFGP rising at 0.000ns
  Destination Clock:    aclk_BUFGP rising at 2.160ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: add_core/blk00000001/blk000001ae to add_core/blk00000001/blk000001f6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y306.CQ    Tcko                  0.269   add_core/blk00000001/sig0000038a
                                                       add_core/blk00000001/blk000001ae
    SLICE_X126Y299.B5    net (fanout=2)        0.634   add_core/blk00000001/sig0000038a
    SLICE_X126Y299.COUT  Topcyb                0.363   add_core/blk00000001/sig000001cc
                                                       add_core/blk00000001/sig0000038a_rt
                                                       add_core/blk00000001/blk000001c8
    SLICE_X126Y300.CIN   net (fanout=1)        0.001   add_core/blk00000001/sig0000047b
    SLICE_X126Y300.COUT  Tbyp                  0.060   add_core/blk00000001/sig000001d0
                                                       add_core/blk00000001/blk000001c0
    SLICE_X126Y301.CIN   net (fanout=1)        0.000   add_core/blk00000001/sig00000473
    SLICE_X126Y301.COUT  Tbyp                  0.060   add_core/blk00000001/sig000001d4
                                                       add_core/blk00000001/blk000001b8
    SLICE_X126Y302.CIN   net (fanout=1)        0.000   add_core/blk00000001/sig0000046b
    SLICE_X126Y302.COUT  Tbyp                  0.060   add_core/blk00000001/sig000001d8
                                                       add_core/blk00000001/blk000001f2
    SLICE_X126Y303.CIN   net (fanout=1)        0.000   add_core/blk00000001/sig0000048a
    SLICE_X126Y303.COUT  Tbyp                  0.060   add_core/blk00000001/sig000001dc
                                                       add_core/blk00000001/blk000001ea
    SLICE_X126Y304.CIN   net (fanout=1)        0.000   add_core/blk00000001/sig00000486
    SLICE_X126Y304.COUT  Tbyp                  0.060   add_core/blk00000001/sig000001e0
                                                       add_core/blk00000001/blk000001e2
    SLICE_X126Y305.CIN   net (fanout=1)        0.000   add_core/blk00000001/sig00000482
    SLICE_X126Y305.CLK   Tcinck                0.128   add_core/blk00000001/sig000001e4
                                                       add_core/blk00000001/blk000001da
                                                       add_core/blk00000001/blk000001f6
    -------------------------------------------------  ---------------------------
    Total                                      1.695ns (1.060ns logic, 0.635ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------

Paths for end point add_core/blk00000001/blk00000365 (SLICE_X120Y293.D6), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               add_core/blk00000001/blk00000349 (FF)
  Destination:          add_core/blk00000001/blk00000365 (FF)
  Requirement:          2.160ns
  Data Path Delay:      1.765ns (Levels of Logic = 2)
  Clock Path Skew:      -0.286ns (1.301 - 1.587)
  Source Clock:         aclk_BUFGP rising at 0.000ns
  Destination Clock:    aclk_BUFGP rising at 2.160ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: add_core/blk00000001/blk00000349 to add_core/blk00000001/blk00000365
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y309.BMUX  Tshcko                0.346   add_core/blk00000001/sig000001ab
                                                       add_core/blk00000001/blk00000349
    SLICE_X118Y296.C3    net (fanout=5)        0.806   add_core/blk00000001/sig000005cf
    SLICE_X118Y296.C     Tilo                  0.053   add_core/blk00000001/sig000001c6
                                                       add_core/blk00000001/blk00000533
    SLICE_X120Y293.D6    net (fanout=19)       0.542   add_core/blk00000001/sig000005a1
    SLICE_X120Y293.CLK   Tas                   0.018   add_core/blk00000001/sig000001b3
                                                       add_core/blk00000001/blk0000054c
                                                       add_core/blk00000001/blk00000365
    -------------------------------------------------  ---------------------------
    Total                                      1.765ns (0.417ns logic, 1.348ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               add_core/blk00000001/blk0000034b (FF)
  Destination:          add_core/blk00000001/blk00000365 (FF)
  Requirement:          2.160ns
  Data Path Delay:      1.746ns (Levels of Logic = 2)
  Clock Path Skew:      -0.286ns (1.301 - 1.587)
  Source Clock:         aclk_BUFGP rising at 0.000ns
  Destination Clock:    aclk_BUFGP rising at 2.160ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: add_core/blk00000001/blk0000034b to add_core/blk00000001/blk00000365
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y310.BQ    Tcko                  0.269   add_core/blk00000001/sig000005ce
                                                       add_core/blk00000001/blk0000034b
    SLICE_X118Y296.C4    net (fanout=4)        0.864   add_core/blk00000001/sig000005ce
    SLICE_X118Y296.C     Tilo                  0.053   add_core/blk00000001/sig000001c6
                                                       add_core/blk00000001/blk00000533
    SLICE_X120Y293.D6    net (fanout=19)       0.542   add_core/blk00000001/sig000005a1
    SLICE_X120Y293.CLK   Tas                   0.018   add_core/blk00000001/sig000001b3
                                                       add_core/blk00000001/blk0000054c
                                                       add_core/blk00000001/blk00000365
    -------------------------------------------------  ---------------------------
    Total                                      1.746ns (0.340ns logic, 1.406ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               add_core/blk00000001/blk0000034a (FF)
  Destination:          add_core/blk00000001/blk00000365 (FF)
  Requirement:          2.160ns
  Data Path Delay:      1.660ns (Levels of Logic = 2)
  Clock Path Skew:      -0.286ns (1.301 - 1.587)
  Source Clock:         aclk_BUFGP rising at 0.000ns
  Destination Clock:    aclk_BUFGP rising at 2.160ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: add_core/blk00000001/blk0000034a to add_core/blk00000001/blk00000365
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y310.AQ    Tcko                  0.269   add_core/blk00000001/sig000005a7
                                                       add_core/blk00000001/blk0000034a
    SLICE_X118Y296.C5    net (fanout=26)       0.778   add_core/blk00000001/sig000005a2
    SLICE_X118Y296.C     Tilo                  0.053   add_core/blk00000001/sig000001c6
                                                       add_core/blk00000001/blk00000533
    SLICE_X120Y293.D6    net (fanout=19)       0.542   add_core/blk00000001/sig000005a1
    SLICE_X120Y293.CLK   Tas                   0.018   add_core/blk00000001/sig000001b3
                                                       add_core/blk00000001/blk0000054c
                                                       add_core/blk00000001/blk00000365
    -------------------------------------------------  ---------------------------
    Total                                      1.660ns (0.340ns logic, 1.320ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point add_core/blk00000001/blk000001f3 (SLICE_X126Y306.CIN), 128 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               add_core/blk00000001/blk000006cd (FF)
  Destination:          add_core/blk00000001/blk000001f3 (FF)
  Requirement:          2.160ns
  Data Path Delay:      2.065ns (Levels of Logic = 7)
  Clock Path Skew:      0.026ns (1.493 - 1.467)
  Source Clock:         aclk_BUFGP rising at 0.000ns
  Destination Clock:    aclk_BUFGP rising at 2.160ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: add_core/blk00000001/blk000006cd to add_core/blk00000001/blk000001f3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y298.DQ    Tcko                  0.308   add_core/blk00000001/sig0000045b
                                                       add_core/blk00000001/blk000006cd
    SLICE_X126Y300.DX    net (fanout=2)        1.172   add_core/blk00000001/sig0000045b
    SLICE_X126Y300.COUT  Tdxcy                 0.234   add_core/blk00000001/sig000001d0
                                                       add_core/blk00000001/blk000001c0
    SLICE_X126Y301.CIN   net (fanout=1)        0.000   add_core/blk00000001/sig00000473
    SLICE_X126Y301.COUT  Tbyp                  0.060   add_core/blk00000001/sig000001d4
                                                       add_core/blk00000001/blk000001b8
    SLICE_X126Y302.CIN   net (fanout=1)        0.000   add_core/blk00000001/sig0000046b
    SLICE_X126Y302.COUT  Tbyp                  0.060   add_core/blk00000001/sig000001d8
                                                       add_core/blk00000001/blk000001f2
    SLICE_X126Y303.CIN   net (fanout=1)        0.000   add_core/blk00000001/sig0000048a
    SLICE_X126Y303.COUT  Tbyp                  0.060   add_core/blk00000001/sig000001dc
                                                       add_core/blk00000001/blk000001ea
    SLICE_X126Y304.CIN   net (fanout=1)        0.000   add_core/blk00000001/sig00000486
    SLICE_X126Y304.COUT  Tbyp                  0.060   add_core/blk00000001/sig000001e0
                                                       add_core/blk00000001/blk000001e2
    SLICE_X126Y305.CIN   net (fanout=1)        0.000   add_core/blk00000001/sig00000482
    SLICE_X126Y305.COUT  Tbyp                  0.060   add_core/blk00000001/sig000001e4
                                                       add_core/blk00000001/blk000001da
    SLICE_X126Y306.CIN   net (fanout=1)        0.000   add_core/blk00000001/sig0000047e
    SLICE_X126Y306.CLK   Tcinck                0.051   add_core/blk00000001/sig000001e5
                                                       add_core/blk00000001/blk000001d8
                                                       add_core/blk00000001/blk000001f3
    -------------------------------------------------  ---------------------------
    Total                                      2.065ns (0.893ns logic, 1.172ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               add_core/blk00000001/blk0000018e (FF)
  Destination:          add_core/blk00000001/blk000001f3 (FF)
  Requirement:          2.160ns
  Data Path Delay:      1.859ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.136 - 0.159)
  Source Clock:         aclk_BUFGP rising at 0.000ns
  Destination Clock:    aclk_BUFGP rising at 2.160ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: add_core/blk00000001/blk0000018e to add_core/blk00000001/blk000001f3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y300.CQ    Tcko                  0.269   add_core/blk00000001/sig0000038b
                                                       add_core/blk00000001/blk0000018e
    SLICE_X126Y299.D2    net (fanout=1)        0.909   add_core/blk00000001/sig0000038c
    SLICE_X126Y299.COUT  Topcyd                0.269   add_core/blk00000001/sig000001cc
                                                       add_core/blk00000001/blk00000531
                                                       add_core/blk00000001/blk000001c8
    SLICE_X126Y300.CIN   net (fanout=1)        0.001   add_core/blk00000001/sig0000047b
    SLICE_X126Y300.COUT  Tbyp                  0.060   add_core/blk00000001/sig000001d0
                                                       add_core/blk00000001/blk000001c0
    SLICE_X126Y301.CIN   net (fanout=1)        0.000   add_core/blk00000001/sig00000473
    SLICE_X126Y301.COUT  Tbyp                  0.060   add_core/blk00000001/sig000001d4
                                                       add_core/blk00000001/blk000001b8
    SLICE_X126Y302.CIN   net (fanout=1)        0.000   add_core/blk00000001/sig0000046b
    SLICE_X126Y302.COUT  Tbyp                  0.060   add_core/blk00000001/sig000001d8
                                                       add_core/blk00000001/blk000001f2
    SLICE_X126Y303.CIN   net (fanout=1)        0.000   add_core/blk00000001/sig0000048a
    SLICE_X126Y303.COUT  Tbyp                  0.060   add_core/blk00000001/sig000001dc
                                                       add_core/blk00000001/blk000001ea
    SLICE_X126Y304.CIN   net (fanout=1)        0.000   add_core/blk00000001/sig00000486
    SLICE_X126Y304.COUT  Tbyp                  0.060   add_core/blk00000001/sig000001e0
                                                       add_core/blk00000001/blk000001e2
    SLICE_X126Y305.CIN   net (fanout=1)        0.000   add_core/blk00000001/sig00000482
    SLICE_X126Y305.COUT  Tbyp                  0.060   add_core/blk00000001/sig000001e4
                                                       add_core/blk00000001/blk000001da
    SLICE_X126Y306.CIN   net (fanout=1)        0.000   add_core/blk00000001/sig0000047e
    SLICE_X126Y306.CLK   Tcinck                0.051   add_core/blk00000001/sig000001e5
                                                       add_core/blk00000001/blk000001d8
                                                       add_core/blk00000001/blk000001f3
    -------------------------------------------------  ---------------------------
    Total                                      1.859ns (0.949ns logic, 0.910ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               add_core/blk00000001/blk000001ae (FF)
  Destination:          add_core/blk00000001/blk000001f3 (FF)
  Requirement:          2.160ns
  Data Path Delay:      1.678ns (Levels of Logic = 8)
  Clock Path Skew:      -0.022ns (0.136 - 0.158)
  Source Clock:         aclk_BUFGP rising at 0.000ns
  Destination Clock:    aclk_BUFGP rising at 2.160ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: add_core/blk00000001/blk000001ae to add_core/blk00000001/blk000001f3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y306.CQ    Tcko                  0.269   add_core/blk00000001/sig0000038a
                                                       add_core/blk00000001/blk000001ae
    SLICE_X126Y299.B5    net (fanout=2)        0.634   add_core/blk00000001/sig0000038a
    SLICE_X126Y299.COUT  Topcyb                0.363   add_core/blk00000001/sig000001cc
                                                       add_core/blk00000001/sig0000038a_rt
                                                       add_core/blk00000001/blk000001c8
    SLICE_X126Y300.CIN   net (fanout=1)        0.001   add_core/blk00000001/sig0000047b
    SLICE_X126Y300.COUT  Tbyp                  0.060   add_core/blk00000001/sig000001d0
                                                       add_core/blk00000001/blk000001c0
    SLICE_X126Y301.CIN   net (fanout=1)        0.000   add_core/blk00000001/sig00000473
    SLICE_X126Y301.COUT  Tbyp                  0.060   add_core/blk00000001/sig000001d4
                                                       add_core/blk00000001/blk000001b8
    SLICE_X126Y302.CIN   net (fanout=1)        0.000   add_core/blk00000001/sig0000046b
    SLICE_X126Y302.COUT  Tbyp                  0.060   add_core/blk00000001/sig000001d8
                                                       add_core/blk00000001/blk000001f2
    SLICE_X126Y303.CIN   net (fanout=1)        0.000   add_core/blk00000001/sig0000048a
    SLICE_X126Y303.COUT  Tbyp                  0.060   add_core/blk00000001/sig000001dc
                                                       add_core/blk00000001/blk000001ea
    SLICE_X126Y304.CIN   net (fanout=1)        0.000   add_core/blk00000001/sig00000486
    SLICE_X126Y304.COUT  Tbyp                  0.060   add_core/blk00000001/sig000001e0
                                                       add_core/blk00000001/blk000001e2
    SLICE_X126Y305.CIN   net (fanout=1)        0.000   add_core/blk00000001/sig00000482
    SLICE_X126Y305.COUT  Tbyp                  0.060   add_core/blk00000001/sig000001e4
                                                       add_core/blk00000001/blk000001da
    SLICE_X126Y306.CIN   net (fanout=1)        0.000   add_core/blk00000001/sig0000047e
    SLICE_X126Y306.CLK   Tcinck                0.051   add_core/blk00000001/sig000001e5
                                                       add_core/blk00000001/blk000001d8
                                                       add_core/blk00000001/blk000001f3
    -------------------------------------------------  ---------------------------
    Total                                      1.678ns (1.043ns logic, 0.635ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_aclk = PERIOD TIMEGRP "aclk" 2.16 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mult_core/blk00000001/blk00000258 (SLICE_X100Y312.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mult_core/blk00000001/blk000000bc (FF)
  Destination:          mult_core/blk00000001/blk00000258 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.319ns (Levels of Logic = 0)
  Clock Path Skew:      0.294ns (0.801 - 0.507)
  Source Clock:         aclk_BUFGP rising at 2.160ns
  Destination Clock:    aclk_BUFGP rising at 2.160ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mult_core/blk00000001/blk000000bc to mult_core/blk00000001/blk00000258
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y299.BQ    Tcko                  0.100   mult_core/blk00000001/sig000001da
                                                       mult_core/blk00000001/blk000000bc
    SLICE_X100Y312.AX    net (fanout=1)        0.311   mult_core/blk00000001/sig000001db
    SLICE_X100Y312.CLK   Tdh         (-Th)     0.092   mult_core/blk00000001/sig0000016f
                                                       mult_core/blk00000001/blk00000258
    -------------------------------------------------  ---------------------------
    Total                                      0.319ns (0.008ns logic, 0.311ns route)
                                                       (2.5% logic, 97.5% route)

--------------------------------------------------------------------------------

Paths for end point add_core/blk00000001/blk000001d1 (SLICE_X126Y301.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               add_core/blk00000001/blk000006cb (FF)
  Destination:          add_core/blk00000001/blk000001d1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.334ns (Levels of Logic = 1)
  Clock Path Skew:      0.300ns (0.885 - 0.585)
  Source Clock:         aclk_BUFGP rising at 2.160ns
  Destination Clock:    aclk_BUFGP rising at 2.160ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: add_core/blk00000001/blk000006cb to add_core/blk00000001/blk000001d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y298.CQ    Tcko                  0.118   add_core/blk00000001/sig0000045b
                                                       add_core/blk00000001/blk000006cb
    SLICE_X126Y301.A4    net (fanout=2)        0.230   add_core/blk00000001/sig0000045c
    SLICE_X126Y301.CLK   Tah         (-Th)     0.014   add_core/blk00000001/sig000001d4
                                                       add_core/blk00000001/blk0000051c
                                                       add_core/blk00000001/blk000001b8
                                                       add_core/blk00000001/blk000001d1
    -------------------------------------------------  ---------------------------
    Total                                      0.334ns (0.104ns logic, 0.230ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point add_core/blk00000001/blk000001d2 (SLICE_X126Y300.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.036ns (requirement - (clock path skew + uncertainty - data path))
  Source:               add_core/blk00000001/blk000006cd (FF)
  Destination:          add_core/blk00000001/blk000001d2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.336ns (Levels of Logic = 1)
  Clock Path Skew:      0.300ns (0.885 - 0.585)
  Source Clock:         aclk_BUFGP rising at 2.160ns
  Destination Clock:    aclk_BUFGP rising at 2.160ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: add_core/blk00000001/blk000006cd to add_core/blk00000001/blk000001d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y298.DQ    Tcko                  0.118   add_core/blk00000001/sig0000045b
                                                       add_core/blk00000001/blk000006cd
    SLICE_X126Y300.D4    net (fanout=2)        0.236   add_core/blk00000001/sig0000045b
    SLICE_X126Y300.CLK   Tah         (-Th)     0.018   add_core/blk00000001/sig000001d0
                                                       add_core/blk00000001/blk0000051b
                                                       add_core/blk00000001/blk000001c0
                                                       add_core/blk00000001/blk000001d2
    -------------------------------------------------  ---------------------------
    Total                                      0.336ns (0.100ns logic, 0.236ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_aclk = PERIOD TIMEGRP "aclk" 2.16 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.003ns (period - min period limit)
  Period: 2.160ns
  Min period limit: 2.157ns (463.607MHz) (Tdspper_MREG_PREG_PATDET)
  Physical resource: mult_core/blk00000001/blk000000ce/blk000000d1/CLK
  Logical resource: mult_core/blk00000001/blk000000ce/blk000000d1/CLK
  Location pin: DSP48_X6Y125.CLK
  Clock network: aclk_BUFGP
--------------------------------------------------------------------------------
Slack: 0.003ns (period - min period limit)
  Period: 2.160ns
  Min period limit: 2.157ns (463.607MHz) (Tdspper_MREG_PREG_PATDET)
  Physical resource: mult_core/blk00000001/blk000000ce/blk000000d2/CLK
  Logical resource: mult_core/blk00000001/blk000000ce/blk000000d2/CLK
  Location pin: DSP48_X6Y124.CLK
  Clock network: aclk_BUFGP
--------------------------------------------------------------------------------
Slack: 0.560ns (period - min period limit)
  Period: 2.160ns
  Min period limit: 1.600ns (625.000MHz) (Tbcper_I(Fmax))
  Physical resource: aclk_BUFGP/BUFG/I0
  Logical resource: aclk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: aclk_BUFGP/IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock aclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
aclk           |    2.091|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 12922 paths, 0 nets, and 3530 connections

Design statistics:
   Minimum period:   2.157ns{1}   (Maximum frequency: 463.607MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Apr 05 09:07:30 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5361 MB



