	component mcu_subsystem_util_adcfifo_0 is
		port (
			adc_clk         : in  std_logic                      := 'X';             -- clk
			adc_rst         : in  std_logic                      := 'X';             -- reset
			adc_wr          : in  std_logic                      := 'X';             -- valid
			adc_wdata       : in  std_logic_vector(127 downto 0) := (others => 'X'); -- data
			adc_wovf        : out std_logic;                                         -- ovf
			dma_clk         : in  std_logic                      := 'X';             -- clk
			dma_wr          : out std_logic;                                         -- valid
			dma_wdata       : out std_logic_vector(127 downto 0);                    -- data
			dma_wready      : in  std_logic                      := 'X';             -- ready
			dma_xfer_req    : in  std_logic                      := 'X';             -- xfer_req
			dma_xfer_status : out std_logic_vector(3 downto 0)                       -- xfer_status
		);
	end component mcu_subsystem_util_adcfifo_0;

