
AFEC_EXAMPLE12.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002480  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000084c  20000000  00402480  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00004ff0  2000084c  00402ccc  0002084c  2**2
                  ALLOC
  3 .stack        00003004  2000583c  00407cbc  0002084c  2**0
                  ALLOC
  4 .ARM.attributes 0000002e  00000000  00000000  0002084c  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0002087a  2**0
                  CONTENTS, READONLY
  6 .debug_info   00018aa2  00000000  00000000  000208d3  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00003546  00000000  00000000  00039375  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000054b7  00000000  00000000  0003c8bb  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000ad8  00000000  00000000  00041d72  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000a60  00000000  00000000  0004284a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00018bff  00000000  00000000  000432aa  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000c91e  00000000  00000000  0005bea9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00065f7b  00000000  00000000  000687c7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001e88  00000000  00000000  000ce744  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	40 88 00 20 cd 10 40 00 cb 10 40 00 cb 10 40 00     @.. ..@...@...@.
  400010:	cb 10 40 00 cb 10 40 00 cb 10 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	cb 10 40 00 cb 10 40 00 00 00 00 00 cb 10 40 00     ..@...@.......@.
  40003c:	cb 10 40 00 cb 10 40 00 cb 10 40 00 cb 10 40 00     ..@...@...@...@.
  40004c:	cb 10 40 00 cb 10 40 00 cb 10 40 00 cb 10 40 00     ..@...@...@...@.
  40005c:	cb 10 40 00 cb 10 40 00 49 0d 40 00 5d 0d 40 00     ..@...@.I.@.].@.
  40006c:	71 0d 40 00 85 0d 40 00 99 0d 40 00 cb 10 40 00     q.@...@...@...@.
  40007c:	cb 10 40 00 cb 10 40 00 cb 10 40 00 cb 10 40 00     ..@...@...@...@.
  40008c:	bd 03 40 00 cb 10 40 00 29 04 40 00 cb 10 40 00     ..@...@.).@...@.
  40009c:	cb 10 40 00 cb 10 40 00 cb 10 40 00 cb 10 40 00     ..@...@...@...@.
  4000ac:	cb 10 40 00 cb 10 40 00 cb 10 40 00 4d 0c 40 00     ..@...@...@.M.@.
  4000bc:	61 0c 40 00 cb 10 40 00 cb 10 40 00 cb 10 40 00     a.@...@...@...@.
  4000cc:	cb 10 40 00 cb 10 40 00 cb 10 40 00 cb 10 40 00     ..@...@...@...@.
  4000dc:	cb 10 40 00 cb 10 40 00 cb 10 40 00 cb 10 40 00     ..@...@...@...@.
  4000ec:	cb 10 40 00 cb 10 40 00 cb 10 40 00                 ..@...@...@.

004000f8 <__do_global_dtors_aux>:
  4000f8:	b510      	push	{r4, lr}
  4000fa:	4c05      	ldr	r4, [pc, #20]	; (400110 <__do_global_dtors_aux+0x18>)
  4000fc:	7823      	ldrb	r3, [r4, #0]
  4000fe:	b933      	cbnz	r3, 40010e <__do_global_dtors_aux+0x16>
  400100:	4b04      	ldr	r3, [pc, #16]	; (400114 <__do_global_dtors_aux+0x1c>)
  400102:	b113      	cbz	r3, 40010a <__do_global_dtors_aux+0x12>
  400104:	4804      	ldr	r0, [pc, #16]	; (400118 <__do_global_dtors_aux+0x20>)
  400106:	f3af 8000 	nop.w
  40010a:	2301      	movs	r3, #1
  40010c:	7023      	strb	r3, [r4, #0]
  40010e:	bd10      	pop	{r4, pc}
  400110:	2000084c 	.word	0x2000084c
  400114:	00000000 	.word	0x00000000
  400118:	00402480 	.word	0x00402480

0040011c <frame_dummy>:
  40011c:	4b0c      	ldr	r3, [pc, #48]	; (400150 <frame_dummy+0x34>)
  40011e:	b143      	cbz	r3, 400132 <frame_dummy+0x16>
  400120:	480c      	ldr	r0, [pc, #48]	; (400154 <frame_dummy+0x38>)
  400122:	490d      	ldr	r1, [pc, #52]	; (400158 <frame_dummy+0x3c>)
  400124:	b510      	push	{r4, lr}
  400126:	f3af 8000 	nop.w
  40012a:	480c      	ldr	r0, [pc, #48]	; (40015c <frame_dummy+0x40>)
  40012c:	6803      	ldr	r3, [r0, #0]
  40012e:	b923      	cbnz	r3, 40013a <frame_dummy+0x1e>
  400130:	bd10      	pop	{r4, pc}
  400132:	480a      	ldr	r0, [pc, #40]	; (40015c <frame_dummy+0x40>)
  400134:	6803      	ldr	r3, [r0, #0]
  400136:	b933      	cbnz	r3, 400146 <frame_dummy+0x2a>
  400138:	4770      	bx	lr
  40013a:	4b09      	ldr	r3, [pc, #36]	; (400160 <frame_dummy+0x44>)
  40013c:	2b00      	cmp	r3, #0
  40013e:	d0f7      	beq.n	400130 <frame_dummy+0x14>
  400140:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400144:	4718      	bx	r3
  400146:	4b06      	ldr	r3, [pc, #24]	; (400160 <frame_dummy+0x44>)
  400148:	2b00      	cmp	r3, #0
  40014a:	d0f5      	beq.n	400138 <frame_dummy+0x1c>
  40014c:	4718      	bx	r3
  40014e:	bf00      	nop
  400150:	00000000 	.word	0x00000000
  400154:	00402480 	.word	0x00402480
  400158:	20000850 	.word	0x20000850
  40015c:	00402480 	.word	0x00402480
  400160:	00000000 	.word	0x00000000

00400164 <configure_tc>:
		get_data();
}

/* Configure Timer Counter 0 to generate an interrupt every (period) ms. */
static void configure_tc(void)
{
  400164:	b530      	push	{r4, r5, lr}
  400166:	b085      	sub	sp, #20
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t ul_sysclk = sysclk_get_cpu_hz();

	/* Configure PMC */
	pmc_enable_periph_clk(ID_TC0);
  400168:	2015      	movs	r0, #21
  40016a:	4b1a      	ldr	r3, [pc, #104]	; (4001d4 <configure_tc+0x70>)
  40016c:	4798      	blx	r3

	/** Configure TC for a (freq) Hz frequency and trigger on RC compare. */
	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  40016e:	4c1a      	ldr	r4, [pc, #104]	; (4001d8 <configure_tc+0x74>)
  400170:	9400      	str	r4, [sp, #0]
  400172:	ab02      	add	r3, sp, #8
  400174:	aa03      	add	r2, sp, #12
  400176:	4621      	mov	r1, r4
  400178:	4818      	ldr	r0, [pc, #96]	; (4001dc <configure_tc+0x78>)
  40017a:	4d19      	ldr	r5, [pc, #100]	; (4001e0 <configure_tc+0x7c>)
  40017c:	47a8      	blx	r5
	tc_init(TC0, 0, ul_tcclks | TC_CMR_CPCTRG);
  40017e:	4d19      	ldr	r5, [pc, #100]	; (4001e4 <configure_tc+0x80>)
  400180:	9a02      	ldr	r2, [sp, #8]
  400182:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  400186:	2100      	movs	r1, #0
  400188:	4628      	mov	r0, r5
  40018a:	4b17      	ldr	r3, [pc, #92]	; (4001e8 <configure_tc+0x84>)
  40018c:	4798      	blx	r3
	tc_write_rc(TC0, 0, (ul_sysclk / ul_div) / freq);
  40018e:	9a03      	ldr	r2, [sp, #12]
  400190:	fbb4 f4f2 	udiv	r4, r4, r2
  400194:	4a15      	ldr	r2, [pc, #84]	; (4001ec <configure_tc+0x88>)
  400196:	fba2 3204 	umull	r3, r2, r2, r4
  40019a:	0c52      	lsrs	r2, r2, #17
  40019c:	2100      	movs	r1, #0
  40019e:	4628      	mov	r0, r5
  4001a0:	4b13      	ldr	r3, [pc, #76]	; (4001f0 <configure_tc+0x8c>)
  4001a2:	4798      	blx	r3
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4001a4:	4b13      	ldr	r3, [pc, #76]	; (4001f4 <configure_tc+0x90>)
  4001a6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4001aa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
  4001ae:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4001b2:	f3bf 8f6f 	isb	sy
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4001b6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4001ba:	601a      	str	r2, [r3, #0]

	/* Configure and enable interrupt on RC compare */
	NVIC_DisableIRQ(SPI_IRQn);
	NVIC_EnableIRQ((IRQn_Type) ID_TC0);
	tc_enable_interrupt(TC0, 0, TC_IER_CPCS);
  4001bc:	2210      	movs	r2, #16
  4001be:	2100      	movs	r1, #0
  4001c0:	4628      	mov	r0, r5
  4001c2:	4b0d      	ldr	r3, [pc, #52]	; (4001f8 <configure_tc+0x94>)
  4001c4:	4798      	blx	r3
	
	tc_start(TC0, 0);
  4001c6:	2100      	movs	r1, #0
  4001c8:	4628      	mov	r0, r5
  4001ca:	4b0c      	ldr	r3, [pc, #48]	; (4001fc <configure_tc+0x98>)
  4001cc:	4798      	blx	r3
}
  4001ce:	b005      	add	sp, #20
  4001d0:	bd30      	pop	{r4, r5, pc}
  4001d2:	bf00      	nop
  4001d4:	00400e95 	.word	0x00400e95
  4001d8:	07270e00 	.word	0x07270e00
  4001dc:	0007a120 	.word	0x0007a120
  4001e0:	00400fd5 	.word	0x00400fd5
  4001e4:	40090000 	.word	0x40090000
  4001e8:	00400f93 	.word	0x00400f93
  4001ec:	431bde83 	.word	0x431bde83
  4001f0:	00400fbd 	.word	0x00400fbd
  4001f4:	e000e100 	.word	0xe000e100
  4001f8:	00400fc5 	.word	0x00400fc5
  4001fc:	00400fad 	.word	0x00400fad

00400200 <restart>:
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  400200:	4b13      	ldr	r3, [pc, #76]	; (400250 <restart+0x50>)
  400202:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  400204:	0fdb      	lsrs	r3, r3, #31
	GO_status = ioport_get_pin_level(GO_pin);
  400206:	4a13      	ldr	r2, [pc, #76]	; (400254 <restart+0x54>)
  400208:	7013      	strb	r3, [r2, #0]
	if (!GO_status)
  40020a:	7813      	ldrb	r3, [r2, #0]
  40020c:	b103      	cbz	r3, 400210 <restart+0x10>
  40020e:	4770      	bx	lr
{
  400210:	b510      	push	{r4, lr}
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400212:	4b0f      	ldr	r3, [pc, #60]	; (400250 <restart+0x50>)
  400214:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  400218:	635a      	str	r2, [r3, #52]	; 0x34
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40021a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40021e:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400220:	2201      	movs	r2, #1
  400222:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400226:	635a      	str	r2, [r3, #52]	; 0x34
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400228:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
  40022c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  400230:	631a      	str	r2, [r3, #48]	; 0x30
  400232:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400236:	631a      	str	r2, [r3, #48]	; 0x30
		i = 0;
  400238:	2400      	movs	r4, #0
  40023a:	4b07      	ldr	r3, [pc, #28]	; (400258 <restart+0x58>)
  40023c:	601c      	str	r4, [r3, #0]
		state = SL_READY;
  40023e:	4b07      	ldr	r3, [pc, #28]	; (40025c <restart+0x5c>)
  400240:	701c      	strb	r4, [r3, #0]
		configure_tc();
  400242:	4b07      	ldr	r3, [pc, #28]	; (400260 <restart+0x60>)
  400244:	4798      	blx	r3
		buffer_full = false;
  400246:	4b07      	ldr	r3, [pc, #28]	; (400264 <restart+0x64>)
  400248:	701c      	strb	r4, [r3, #0]
		trigger_hit = false;
  40024a:	4b07      	ldr	r3, [pc, #28]	; (400268 <restart+0x68>)
  40024c:	701c      	strb	r4, [r3, #0]
  40024e:	bd10      	pop	{r4, pc}
  400250:	400e1200 	.word	0x400e1200
  400254:	20000868 	.word	0x20000868
  400258:	2000568c 	.word	0x2000568c
  40025c:	20005740 	.word	0x20005740
  400260:	00400165 	.word	0x00400165
  400264:	20000869 	.word	0x20000869
  400268:	20005690 	.word	0x20005690

0040026c <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  40026c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40026e:	b083      	sub	sp, #12
  400270:	4605      	mov	r5, r0
  400272:	460c      	mov	r4, r1
	uint32_t val = 0;
  400274:	2300      	movs	r3, #0
  400276:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400278:	4b18      	ldr	r3, [pc, #96]	; (4002dc <usart_serial_getchar+0x70>)
  40027a:	4298      	cmp	r0, r3
  40027c:	d00a      	beq.n	400294 <usart_serial_getchar+0x28>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40027e:	4b18      	ldr	r3, [pc, #96]	; (4002e0 <usart_serial_getchar+0x74>)
  400280:	4298      	cmp	r0, r3
  400282:	d00f      	beq.n	4002a4 <usart_serial_getchar+0x38>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400284:	4b17      	ldr	r3, [pc, #92]	; (4002e4 <usart_serial_getchar+0x78>)
  400286:	4298      	cmp	r0, r3
  400288:	d014      	beq.n	4002b4 <usart_serial_getchar+0x48>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40028a:	4b17      	ldr	r3, [pc, #92]	; (4002e8 <usart_serial_getchar+0x7c>)
  40028c:	429d      	cmp	r5, r3
  40028e:	d01b      	beq.n	4002c8 <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400290:	b003      	add	sp, #12
  400292:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  400294:	461f      	mov	r7, r3
  400296:	4e15      	ldr	r6, [pc, #84]	; (4002ec <usart_serial_getchar+0x80>)
  400298:	4621      	mov	r1, r4
  40029a:	4638      	mov	r0, r7
  40029c:	47b0      	blx	r6
  40029e:	2800      	cmp	r0, #0
  4002a0:	d1fa      	bne.n	400298 <usart_serial_getchar+0x2c>
  4002a2:	e7f2      	b.n	40028a <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  4002a4:	461e      	mov	r6, r3
  4002a6:	4d11      	ldr	r5, [pc, #68]	; (4002ec <usart_serial_getchar+0x80>)
  4002a8:	4621      	mov	r1, r4
  4002aa:	4630      	mov	r0, r6
  4002ac:	47a8      	blx	r5
  4002ae:	2800      	cmp	r0, #0
  4002b0:	d1fa      	bne.n	4002a8 <usart_serial_getchar+0x3c>
  4002b2:	e7ed      	b.n	400290 <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
  4002b4:	461e      	mov	r6, r3
  4002b6:	4d0e      	ldr	r5, [pc, #56]	; (4002f0 <usart_serial_getchar+0x84>)
  4002b8:	a901      	add	r1, sp, #4
  4002ba:	4630      	mov	r0, r6
  4002bc:	47a8      	blx	r5
  4002be:	2800      	cmp	r0, #0
  4002c0:	d1fa      	bne.n	4002b8 <usart_serial_getchar+0x4c>
		*data = (uint8_t)(val & 0xFF);
  4002c2:	9b01      	ldr	r3, [sp, #4]
  4002c4:	7023      	strb	r3, [r4, #0]
  4002c6:	e7e3      	b.n	400290 <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
  4002c8:	461e      	mov	r6, r3
  4002ca:	4d09      	ldr	r5, [pc, #36]	; (4002f0 <usart_serial_getchar+0x84>)
  4002cc:	a901      	add	r1, sp, #4
  4002ce:	4630      	mov	r0, r6
  4002d0:	47a8      	blx	r5
  4002d2:	2800      	cmp	r0, #0
  4002d4:	d1fa      	bne.n	4002cc <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
  4002d6:	9b01      	ldr	r3, [sp, #4]
  4002d8:	7023      	strb	r3, [r4, #0]
}
  4002da:	e7d9      	b.n	400290 <usart_serial_getchar+0x24>
  4002dc:	400e0600 	.word	0x400e0600
  4002e0:	40060600 	.word	0x40060600
  4002e4:	400a0000 	.word	0x400a0000
  4002e8:	400a4000 	.word	0x400a4000
  4002ec:	0040108d 	.word	0x0040108d
  4002f0:	004010b3 	.word	0x004010b3

004002f4 <usart_serial_putchar>:
{
  4002f4:	b570      	push	{r4, r5, r6, lr}
  4002f6:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  4002f8:	4b18      	ldr	r3, [pc, #96]	; (40035c <usart_serial_putchar+0x68>)
  4002fa:	4298      	cmp	r0, r3
  4002fc:	d00a      	beq.n	400314 <usart_serial_putchar+0x20>
	if (UART1 == (Uart*)p_usart) {
  4002fe:	4b18      	ldr	r3, [pc, #96]	; (400360 <usart_serial_putchar+0x6c>)
  400300:	4298      	cmp	r0, r3
  400302:	d010      	beq.n	400326 <usart_serial_putchar+0x32>
	if (USART0 == p_usart) {
  400304:	4b17      	ldr	r3, [pc, #92]	; (400364 <usart_serial_putchar+0x70>)
  400306:	4298      	cmp	r0, r3
  400308:	d016      	beq.n	400338 <usart_serial_putchar+0x44>
	if (USART1 == p_usart) {
  40030a:	4b17      	ldr	r3, [pc, #92]	; (400368 <usart_serial_putchar+0x74>)
  40030c:	4298      	cmp	r0, r3
  40030e:	d01c      	beq.n	40034a <usart_serial_putchar+0x56>
	return 0;
  400310:	2000      	movs	r0, #0
}
  400312:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400314:	461e      	mov	r6, r3
  400316:	4d15      	ldr	r5, [pc, #84]	; (40036c <usart_serial_putchar+0x78>)
  400318:	4621      	mov	r1, r4
  40031a:	4630      	mov	r0, r6
  40031c:	47a8      	blx	r5
  40031e:	2800      	cmp	r0, #0
  400320:	d1fa      	bne.n	400318 <usart_serial_putchar+0x24>
		return 1;
  400322:	2001      	movs	r0, #1
  400324:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400326:	461e      	mov	r6, r3
  400328:	4d10      	ldr	r5, [pc, #64]	; (40036c <usart_serial_putchar+0x78>)
  40032a:	4621      	mov	r1, r4
  40032c:	4630      	mov	r0, r6
  40032e:	47a8      	blx	r5
  400330:	2800      	cmp	r0, #0
  400332:	d1fa      	bne.n	40032a <usart_serial_putchar+0x36>
		return 1;
  400334:	2001      	movs	r0, #1
  400336:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400338:	461e      	mov	r6, r3
  40033a:	4d0d      	ldr	r5, [pc, #52]	; (400370 <usart_serial_putchar+0x7c>)
  40033c:	4621      	mov	r1, r4
  40033e:	4630      	mov	r0, r6
  400340:	47a8      	blx	r5
  400342:	2800      	cmp	r0, #0
  400344:	d1fa      	bne.n	40033c <usart_serial_putchar+0x48>
		return 1;
  400346:	2001      	movs	r0, #1
  400348:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  40034a:	461e      	mov	r6, r3
  40034c:	4d08      	ldr	r5, [pc, #32]	; (400370 <usart_serial_putchar+0x7c>)
  40034e:	4621      	mov	r1, r4
  400350:	4630      	mov	r0, r6
  400352:	47a8      	blx	r5
  400354:	2800      	cmp	r0, #0
  400356:	d1fa      	bne.n	40034e <usart_serial_putchar+0x5a>
		return 1;
  400358:	2001      	movs	r0, #1
  40035a:	bd70      	pop	{r4, r5, r6, pc}
  40035c:	400e0600 	.word	0x400e0600
  400360:	40060600 	.word	0x40060600
  400364:	400a0000 	.word	0x400a0000
  400368:	400a4000 	.word	0x400a4000
  40036c:	0040107d 	.word	0x0040107d
  400370:	0040109f 	.word	0x0040109f

00400374 <configure_channel>:

static void configure_channel(int chan)
{
  400374:	b570      	push	{r4, r5, r6, lr}
  400376:	b082      	sub	sp, #8
  400378:	4604      	mov	r4, r0
	afec_channel_enable(AFEC0, chan);
  40037a:	b286      	uxth	r6, r0
	if (afec_ch != AFEC_CHANNEL_ALL) {
		afec_ch_sanity_check(afec, afec_ch);
	}

	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
			AFEC_CHANNEL_ALL : 1 << afec_ch;
  40037c:	f64f 73ff 	movw	r3, #65535	; 0xffff
  400380:	429e      	cmp	r6, r3
  400382:	bf1d      	ittte	ne
  400384:	4632      	movne	r2, r6
  400386:	2301      	movne	r3, #1
  400388:	4093      	lslne	r3, r2
  40038a:	f64f 73ff 	movweq	r3, #65535	; 0xffff
	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  40038e:	4d08      	ldr	r5, [pc, #32]	; (4003b0 <configure_channel+0x3c>)
  400390:	616b      	str	r3, [r5, #20]
	struct afec_ch_config afec_ch_cfg;
	afec_ch_get_config_defaults(&afec_ch_cfg);
  400392:	a801      	add	r0, sp, #4
  400394:	4b07      	ldr	r3, [pc, #28]	; (4003b4 <configure_channel+0x40>)
  400396:	4798      	blx	r3
	afec_ch_set_config(AFEC0, chan, &afec_ch_cfg);
  400398:	aa01      	add	r2, sp, #4
  40039a:	4631      	mov	r1, r6
  40039c:	4628      	mov	r0, r5
  40039e:	4b06      	ldr	r3, [pc, #24]	; (4003b8 <configure_channel+0x44>)
  4003a0:	4798      	blx	r3
static inline void afec_channel_set_analog_offset(Afec *const afec,
		enum afec_channel_num afec_ch, uint16_t aoffset)
{
	afec_ch_sanity_check(afec, afec_ch);

	afec->AFEC_CSELR = afec_ch;
  4003a2:	b2a4      	uxth	r4, r4
  4003a4:	666c      	str	r4, [r5, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  4003a6:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4003aa:	66eb      	str	r3, [r5, #108]	; 0x6c
	afec_channel_set_analog_offset(AFEC0, chan, 0x800);
}
  4003ac:	b002      	add	sp, #8
  4003ae:	bd70      	pop	{r4, r5, r6, pc}
  4003b0:	400b0000 	.word	0x400b0000
  4003b4:	00400b6d 	.word	0x00400b6d
  4003b8:	00400b0d 	.word	0x00400b0d

004003bc <SPI_Handler>:
{
  4003bc:	b538      	push	{r3, r4, r5, lr}
	if(channel_to_write > 1)
  4003be:	4b13      	ldr	r3, [pc, #76]	; (40040c <SPI_Handler+0x50>)
  4003c0:	781b      	ldrb	r3, [r3, #0]
  4003c2:	b2db      	uxtb	r3, r3
  4003c4:	2b01      	cmp	r3, #1
  4003c6:	d902      	bls.n	4003ce <SPI_Handler+0x12>
	restart();
  4003c8:	4b11      	ldr	r3, [pc, #68]	; (400410 <SPI_Handler+0x54>)
  4003ca:	4798      	blx	r3
  4003cc:	bd38      	pop	{r3, r4, r5, pc}
	if(i < DATA_SIZE)
  4003ce:	4b11      	ldr	r3, [pc, #68]	; (400414 <SPI_Handler+0x58>)
  4003d0:	681a      	ldr	r2, [r3, #0]
  4003d2:	f241 3387 	movw	r3, #4999	; 0x1387
  4003d6:	429a      	cmp	r2, r3
  4003d8:	d903      	bls.n	4003e2 <SPI_Handler+0x26>
	else ch_written = true;
  4003da:	2201      	movs	r2, #1
  4003dc:	4b0e      	ldr	r3, [pc, #56]	; (400418 <SPI_Handler+0x5c>)
  4003de:	701a      	strb	r2, [r3, #0]
  4003e0:	e7f2      	b.n	4003c8 <SPI_Handler+0xc>
		spi_write(SPI_SLAVE_BASE, data[channel_to_write][i], 0, 0);
  4003e2:	4b0a      	ldr	r3, [pc, #40]	; (40040c <SPI_Handler+0x50>)
  4003e4:	781a      	ldrb	r2, [r3, #0]
  4003e6:	4c0b      	ldr	r4, [pc, #44]	; (400414 <SPI_Handler+0x58>)
  4003e8:	6823      	ldr	r3, [r4, #0]
  4003ea:	f241 3188 	movw	r1, #5000	; 0x1388
  4003ee:	fb02 3101 	mla	r1, r2, r1, r3
  4003f2:	2300      	movs	r3, #0
  4003f4:	461a      	mov	r2, r3
  4003f6:	4809      	ldr	r0, [pc, #36]	; (40041c <SPI_Handler+0x60>)
  4003f8:	f830 1011 	ldrh.w	r1, [r0, r1, lsl #1]
  4003fc:	4808      	ldr	r0, [pc, #32]	; (400420 <SPI_Handler+0x64>)
  4003fe:	4d09      	ldr	r5, [pc, #36]	; (400424 <SPI_Handler+0x68>)
  400400:	47a8      	blx	r5
		i++;
  400402:	6823      	ldr	r3, [r4, #0]
  400404:	3301      	adds	r3, #1
  400406:	6023      	str	r3, [r4, #0]
  400408:	e7de      	b.n	4003c8 <SPI_Handler+0xc>
  40040a:	bf00      	nop
  40040c:	20000001 	.word	0x20000001
  400410:	00400201 	.word	0x00400201
  400414:	2000568c 	.word	0x2000568c
  400418:	2000086a 	.word	0x2000086a
  40041c:	2000086c 	.word	0x2000086c
  400420:	40088000 	.word	0x40088000
  400424:	00400f0f 	.word	0x00400f0f

00400428 <TC0_Handler>:
{
  400428:	b530      	push	{r4, r5, lr}
  40042a:	b083      	sub	sp, #12
	ul_dummy = tc_get_status(TC0, 0);
  40042c:	2100      	movs	r1, #0
  40042e:	4828      	ldr	r0, [pc, #160]	; (4004d0 <TC0_Handler+0xa8>)
  400430:	4b28      	ldr	r3, [pc, #160]	; (4004d4 <TC0_Handler+0xac>)
  400432:	4798      	blx	r3
  400434:	9001      	str	r0, [sp, #4]
	UNUSED(ul_dummy);
  400436:	9b01      	ldr	r3, [sp, #4]
	if (state == SL_READY)
  400438:	4b27      	ldr	r3, [pc, #156]	; (4004d8 <TC0_Handler+0xb0>)
  40043a:	781b      	ldrb	r3, [r3, #0]
  40043c:	2b00      	cmp	r3, #0
  40043e:	d032      	beq.n	4004a6 <TC0_Handler+0x7e>
	if (i < DATA_SIZE)
  400440:	4b26      	ldr	r3, [pc, #152]	; (4004dc <TC0_Handler+0xb4>)
  400442:	681a      	ldr	r2, [r3, #0]
  400444:	f241 3387 	movw	r3, #4999	; 0x1387
  400448:	429a      	cmp	r2, r3
  40044a:	d83c      	bhi.n	4004c6 <TC0_Handler+0x9e>
	afec->AFEC_CR = AFEC_CR_START;
  40044c:	4a24      	ldr	r2, [pc, #144]	; (4004e0 <TC0_Handler+0xb8>)
  40044e:	2402      	movs	r4, #2
  400450:	6014      	str	r4, [r2, #0]
		data[0][i] = afec_channel_get_value(AFEC0, channel_0);
  400452:	4822      	ldr	r0, [pc, #136]	; (4004dc <TC0_Handler+0xb4>)
  400454:	6803      	ldr	r3, [r0, #0]
	afec->AFEC_CSELR = afec_ch;
  400456:	2103      	movs	r1, #3
  400458:	6651      	str	r1, [r2, #100]	; 0x64
	return afec->AFEC_CDR;
  40045a:	6e95      	ldr	r5, [r2, #104]	; 0x68
  40045c:	4921      	ldr	r1, [pc, #132]	; (4004e4 <TC0_Handler+0xbc>)
  40045e:	f821 5013 	strh.w	r5, [r1, r3, lsl #1]
		data[1][i] = afec_channel_get_value(AFEC0, channel_1);
  400462:	6803      	ldr	r3, [r0, #0]
	afec->AFEC_CSELR = afec_ch;
  400464:	6654      	str	r4, [r2, #100]	; 0x64
	return afec->AFEC_CDR;
  400466:	6e92      	ldr	r2, [r2, #104]	; 0x68
  400468:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
  40046c:	3308      	adds	r3, #8
  40046e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		if (data[TRIGGER_CHANNEL][i] >= trigger_level && i > 4)
  400472:	6802      	ldr	r2, [r0, #0]
  400474:	4b1c      	ldr	r3, [pc, #112]	; (4004e8 <TC0_Handler+0xc0>)
  400476:	881b      	ldrh	r3, [r3, #0]
  400478:	b29b      	uxth	r3, r3
  40047a:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
  40047e:	429a      	cmp	r2, r3
  400480:	d305      	bcc.n	40048e <TC0_Handler+0x66>
  400482:	6803      	ldr	r3, [r0, #0]
  400484:	2b04      	cmp	r3, #4
  400486:	d902      	bls.n	40048e <TC0_Handler+0x66>
			trigger_hit = true;
  400488:	2201      	movs	r2, #1
  40048a:	4b18      	ldr	r3, [pc, #96]	; (4004ec <TC0_Handler+0xc4>)
  40048c:	701a      	strb	r2, [r3, #0]
		if (i >= PRE_TRIGGER_SAMPLES && !trigger_hit)
  40048e:	4b13      	ldr	r3, [pc, #76]	; (4004dc <TC0_Handler+0xb4>)
  400490:	681b      	ldr	r3, [r3, #0]
  400492:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
  400496:	d311      	bcc.n	4004bc <TC0_Handler+0x94>
  400498:	4b14      	ldr	r3, [pc, #80]	; (4004ec <TC0_Handler+0xc4>)
  40049a:	781b      	ldrb	r3, [r3, #0]
  40049c:	b973      	cbnz	r3, 4004bc <TC0_Handler+0x94>
			i = 0;
  40049e:	2200      	movs	r2, #0
  4004a0:	4b0e      	ldr	r3, [pc, #56]	; (4004dc <TC0_Handler+0xb4>)
  4004a2:	601a      	str	r2, [r3, #0]
  4004a4:	e008      	b.n	4004b8 <TC0_Handler+0x90>
	afec->AFEC_CR = AFEC_CR_START;
  4004a6:	4b0e      	ldr	r3, [pc, #56]	; (4004e0 <TC0_Handler+0xb8>)
  4004a8:	2202      	movs	r2, #2
  4004aa:	601a      	str	r2, [r3, #0]
	afec->AFEC_CSELR = afec_ch;
  4004ac:	2205      	movs	r2, #5
  4004ae:	665a      	str	r2, [r3, #100]	; 0x64
	return afec->AFEC_CDR;
  4004b0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
	trigger_level = afec_channel_get_value(AFEC0, set_trigger_level_ch);
  4004b2:	b29b      	uxth	r3, r3
  4004b4:	4a0c      	ldr	r2, [pc, #48]	; (4004e8 <TC0_Handler+0xc0>)
  4004b6:	8013      	strh	r3, [r2, #0]
}
  4004b8:	b003      	add	sp, #12
  4004ba:	bd30      	pop	{r4, r5, pc}
			i++;
  4004bc:	4a07      	ldr	r2, [pc, #28]	; (4004dc <TC0_Handler+0xb4>)
  4004be:	6813      	ldr	r3, [r2, #0]
  4004c0:	3301      	adds	r3, #1
  4004c2:	6013      	str	r3, [r2, #0]
  4004c4:	e7f8      	b.n	4004b8 <TC0_Handler+0x90>
	else buffer_full = true;
  4004c6:	2201      	movs	r2, #1
  4004c8:	4b09      	ldr	r3, [pc, #36]	; (4004f0 <TC0_Handler+0xc8>)
  4004ca:	701a      	strb	r2, [r3, #0]
}
  4004cc:	e7f4      	b.n	4004b8 <TC0_Handler+0x90>
  4004ce:	bf00      	nop
  4004d0:	40090000 	.word	0x40090000
  4004d4:	00400fcd 	.word	0x00400fcd
  4004d8:	20005740 	.word	0x20005740
  4004dc:	2000568c 	.word	0x2000568c
  4004e0:	400b0000 	.word	0x400b0000
  4004e4:	2000086c 	.word	0x2000086c
  4004e8:	20005692 	.word	0x20005692
  4004ec:	20005690 	.word	0x20005690
  4004f0:	20000869 	.word	0x20000869

004004f4 <main>:
		ioport_set_pin_dir(is_written_pin, IOPORT_DIR_OUTPUT);
}


int main(void)
{
  4004f4:	b580      	push	{r7, lr}
  4004f6:	b08a      	sub	sp, #40	; 0x28
	/* Initialize the SAM system. */
	sysclk_init();
  4004f8:	4b87      	ldr	r3, [pc, #540]	; (400718 <main+0x224>)
  4004fa:	4798      	blx	r3
	board_init();
  4004fc:	4b87      	ldr	r3, [pc, #540]	; (40071c <main+0x228>)
  4004fe:	4798      	blx	r3
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400500:	2009      	movs	r0, #9
  400502:	4c87      	ldr	r4, [pc, #540]	; (400720 <main+0x22c>)
  400504:	47a0      	blx	r4
  400506:	200a      	movs	r0, #10
  400508:	47a0      	blx	r4
  40050a:	200b      	movs	r0, #11
  40050c:	47a0      	blx	r4
  40050e:	200c      	movs	r0, #12
  400510:	47a0      	blx	r4
  400512:	200d      	movs	r0, #13
  400514:	47a0      	blx	r4
  400516:	2007      	movs	r0, #7
  400518:	47a0      	blx	r4
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  40051a:	4d82      	ldr	r5, [pc, #520]	; (400724 <main+0x230>)
  40051c:	4b82      	ldr	r3, [pc, #520]	; (400728 <main+0x234>)
  40051e:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400520:	4a82      	ldr	r2, [pc, #520]	; (40072c <main+0x238>)
  400522:	4b83      	ldr	r3, [pc, #524]	; (400730 <main+0x23c>)
  400524:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  400526:	4a83      	ldr	r2, [pc, #524]	; (400734 <main+0x240>)
  400528:	4b83      	ldr	r3, [pc, #524]	; (400738 <main+0x244>)
  40052a:	601a      	str	r2, [r3, #0]
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  40052c:	4b83      	ldr	r3, [pc, #524]	; (40073c <main+0x248>)
  40052e:	9300      	str	r3, [sp, #0]
	uart_settings.ul_baudrate = opt->baudrate;
  400530:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  400534:	9301      	str	r3, [sp, #4]
	uart_settings.ul_mode = opt->paritytype;
  400536:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40053a:	9302      	str	r3, [sp, #8]
  40053c:	2007      	movs	r0, #7
  40053e:	47a0      	blx	r4
		uart_init((Uart*)p_usart, &uart_settings);
  400540:	4669      	mov	r1, sp
  400542:	4628      	mov	r0, r5
  400544:	4b7e      	ldr	r3, [pc, #504]	; (400740 <main+0x24c>)
  400546:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  400548:	4d7e      	ldr	r5, [pc, #504]	; (400744 <main+0x250>)
  40054a:	682b      	ldr	r3, [r5, #0]
  40054c:	2100      	movs	r1, #0
  40054e:	6898      	ldr	r0, [r3, #8]
  400550:	4c7d      	ldr	r4, [pc, #500]	; (400748 <main+0x254>)
  400552:	47a0      	blx	r4
	setbuf(stdin, NULL);
  400554:	682b      	ldr	r3, [r5, #0]
  400556:	2100      	movs	r1, #0
  400558:	6858      	ldr	r0, [r3, #4]
  40055a:	47a0      	blx	r4
	ioport_init();

	configure_console();

	afec_enable(AFEC0);
  40055c:	4c7b      	ldr	r4, [pc, #492]	; (40074c <main+0x258>)
  40055e:	4620      	mov	r0, r4
  400560:	4b7b      	ldr	r3, [pc, #492]	; (400750 <main+0x25c>)
  400562:	4798      	blx	r3
	struct afec_config afec_cfg;
	afec_get_config_defaults(&afec_cfg);
  400564:	a803      	add	r0, sp, #12
  400566:	4b7b      	ldr	r3, [pc, #492]	; (400754 <main+0x260>)
  400568:	4798      	blx	r3
	afec_init(AFEC0, &afec_cfg);
  40056a:	a903      	add	r1, sp, #12
  40056c:	4620      	mov	r0, r4
  40056e:	4b7a      	ldr	r3, [pc, #488]	; (400758 <main+0x264>)
  400570:	4798      	blx	r3
	
	configure_channel(channel_0);
  400572:	2003      	movs	r0, #3
  400574:	4c79      	ldr	r4, [pc, #484]	; (40075c <main+0x268>)
  400576:	47a0      	blx	r4
	configure_channel(channel_1);
  400578:	2002      	movs	r0, #2
  40057a:	47a0      	blx	r4
	configure_channel(set_trigger_level_ch);
  40057c:	2005      	movs	r0, #5
  40057e:	47a0      	blx	r4
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400580:	4b77      	ldr	r3, [pc, #476]	; (400760 <main+0x26c>)
  400582:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  400586:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400588:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40058c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  400590:	6119      	str	r1, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400592:	f8c3 10a0 	str.w	r1, [r3, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400596:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40059a:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40059c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4005a0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4005a4:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4005a6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4005aa:	6359      	str	r1, [r3, #52]	; 0x34
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4005ac:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4005ae:	2201      	movs	r2, #1
  4005b0:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  4005b4:	635a      	str	r2, [r3, #52]	; 0x34
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4005b6:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
  4005ba:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  4005be:	631a      	str	r2, [r3, #48]	; 0x30
  4005c0:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4005c4:	631a      	str	r2, [r3, #48]	; 0x30
	
	/* Configuring PIO */
	configure_pio();
	set_default_pin_levels();
	
	state = SL_READY;
  4005c6:	2200      	movs	r2, #0
  4005c8:	4b66      	ldr	r3, [pc, #408]	; (400764 <main+0x270>)
  4005ca:	701a      	strb	r2, [r3, #0]
	configure_tc();
  4005cc:	4b66      	ldr	r3, [pc, #408]	; (400768 <main+0x274>)
  4005ce:	4798      	blx	r3
  4005d0:	4e66      	ldr	r6, [pc, #408]	; (40076c <main+0x278>)
  4005d2:	4d63      	ldr	r5, [pc, #396]	; (400760 <main+0x26c>)
  4005d4:	4f66      	ldr	r7, [pc, #408]	; (400770 <main+0x27c>)
  4005d6:	e013      	b.n	400600 <main+0x10c>
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  4005d8:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4005da:	0fdb      	lsrs	r3, r3, #31

	while (1) {
		switch (state){
			case SL_READY:
				GO_status = ioport_get_pin_level(GO_pin);
  4005dc:	4a65      	ldr	r2, [pc, #404]	; (400774 <main+0x280>)
  4005de:	7013      	strb	r3, [r2, #0]
				if (GO_status)
  4005e0:	7813      	ldrb	r3, [r2, #0]
  4005e2:	b16b      	cbz	r3, 400600 <main+0x10c>
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4005e4:	2301      	movs	r3, #1
  4005e6:	633b      	str	r3, [r7, #48]	; 0x30
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4005e8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  4005ec:	6372      	str	r2, [r6, #52]	; 0x34
				{	
					ioport_set_pin_level(LED0_GPIO, 1);
					ioport_set_pin_level(LED1_GPIO, 0);
					state = SL_SAMPLING;
  4005ee:	4a5d      	ldr	r2, [pc, #372]	; (400764 <main+0x270>)
  4005f0:	7013      	strb	r3, [r2, #0]
  4005f2:	e005      	b.n	400600 <main+0x10c>
				}
				break;
			case SL_SAMPLING:
				//mk_sound();
				if (buffer_full) 
  4005f4:	4b60      	ldr	r3, [pc, #384]	; (400778 <main+0x284>)
  4005f6:	781b      	ldrb	r3, [r3, #0]
  4005f8:	2b00      	cmp	r3, #0
  4005fa:	d13a      	bne.n	400672 <main+0x17e>
					tc_stop(TC0, 0);
					state = SL_WRITING;
					spi_slave_initialize();
				}

				restart();
  4005fc:	4b5f      	ldr	r3, [pc, #380]	; (40077c <main+0x288>)
  4005fe:	4798      	blx	r3
		switch (state){
  400600:	4a58      	ldr	r2, [pc, #352]	; (400764 <main+0x270>)
  400602:	7813      	ldrb	r3, [r2, #0]
  400604:	b2db      	uxtb	r3, r3
  400606:	2b01      	cmp	r3, #1
  400608:	d0f4      	beq.n	4005f4 <main+0x100>
  40060a:	2b00      	cmp	r3, #0
  40060c:	d0e4      	beq.n	4005d8 <main+0xe4>
  40060e:	2b02      	cmp	r3, #2
  400610:	d1f7      	bne.n	400602 <main+0x10e>
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  400612:	6beb      	ldr	r3, [r5, #60]	; 0x3c
				break;

			case SL_WRITING:
				ch_select = ioport_get_pin_level(ch_select_pin);
  400614:	f3c3 7340 	ubfx	r3, r3, #29, #1
  400618:	4a59      	ldr	r2, [pc, #356]	; (400780 <main+0x28c>)
  40061a:	7013      	strb	r3, [r2, #0]
				if(channel_to_write != ch_select)
  40061c:	4b59      	ldr	r3, [pc, #356]	; (400784 <main+0x290>)
  40061e:	781b      	ldrb	r3, [r3, #0]
  400620:	7812      	ldrb	r2, [r2, #0]
  400622:	b2db      	uxtb	r3, r3
  400624:	4293      	cmp	r3, r2
  400626:	d012      	beq.n	40064e <main+0x15a>
				{
					restart();
  400628:	4b54      	ldr	r3, [pc, #336]	; (40077c <main+0x288>)
  40062a:	4798      	blx	r3
					channel_to_write = ch_select;
  40062c:	4b54      	ldr	r3, [pc, #336]	; (400780 <main+0x28c>)
  40062e:	781b      	ldrb	r3, [r3, #0]
  400630:	b2db      	uxtb	r3, r3
  400632:	4a54      	ldr	r2, [pc, #336]	; (400784 <main+0x290>)
  400634:	7013      	strb	r3, [r2, #0]
					i = 0;
  400636:	2300      	movs	r3, #0
  400638:	4a53      	ldr	r2, [pc, #332]	; (400788 <main+0x294>)
  40063a:	6013      	str	r3, [r2, #0]
					ch_written = false;
  40063c:	4a53      	ldr	r2, [pc, #332]	; (40078c <main+0x298>)
  40063e:	7013      	strb	r3, [r2, #0]
  400640:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400644:	4b52      	ldr	r3, [pc, #328]	; (400790 <main+0x29c>)
  400646:	601a      	str	r2, [r3, #0]
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400648:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  40064c:	636b      	str	r3, [r5, #52]	; 0x34
					NVIC_EnableIRQ(SPI_IRQn);
					ioport_set_pin_level(is_written_pin, 0);
				}
				
				if(ch_written)
  40064e:	4b4f      	ldr	r3, [pc, #316]	; (40078c <main+0x298>)
  400650:	781b      	ldrb	r3, [r3, #0]
  400652:	b15b      	cbz	r3, 40066c <main+0x178>
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400654:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  400658:	632b      	str	r3, [r5, #48]	; 0x30
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40065a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  40065e:	4b4c      	ldr	r3, [pc, #304]	; (400790 <main+0x29c>)
  400660:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  400664:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400668:	f3bf 8f6f 	isb	sy
				{
					ioport_set_pin_level(is_written_pin, 1);
					NVIC_DisableIRQ(SPI_IRQn);
				}
				
				restart();
  40066c:	4b43      	ldr	r3, [pc, #268]	; (40077c <main+0x288>)
  40066e:	4798      	blx	r3
				break;
  400670:	e7c6      	b.n	400600 <main+0x10c>
  400672:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
  400676:	6333      	str	r3, [r6, #48]	; 0x30
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400678:	f44f 1400 	mov.w	r4, #2097152	; 0x200000
  40067c:	6374      	str	r4, [r6, #52]	; 0x34
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40067e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  400682:	632b      	str	r3, [r5, #48]	; 0x30
					tc_stop(TC0, 0);
  400684:	2100      	movs	r1, #0
  400686:	4843      	ldr	r0, [pc, #268]	; (400794 <main+0x2a0>)
  400688:	4b43      	ldr	r3, [pc, #268]	; (400798 <main+0x2a4>)
  40068a:	4798      	blx	r3
					state = SL_WRITING;
  40068c:	f04f 0902 	mov.w	r9, #2
  400690:	4b34      	ldr	r3, [pc, #208]	; (400764 <main+0x270>)
  400692:	f883 9000 	strb.w	r9, [r3]
  400696:	4b3e      	ldr	r3, [pc, #248]	; (400790 <main+0x29c>)
  400698:	f8c3 4080 	str.w	r4, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  40069c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4006a0:	f3bf 8f6f 	isb	sy
  4006a4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4006a8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  4006ac:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4006b0:	f3bf 8f6f 	isb	sy
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4006b4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  4006b8:	f04f 0800 	mov.w	r8, #0
  4006bc:	f883 8313 	strb.w	r8, [r3, #787]	; 0x313
	spi_enable_clock(SPI_SLAVE_BASE);
  4006c0:	4c36      	ldr	r4, [pc, #216]	; (40079c <main+0x2a8>)
  4006c2:	4620      	mov	r0, r4
  4006c4:	4b36      	ldr	r3, [pc, #216]	; (4007a0 <main+0x2ac>)
  4006c6:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  4006c8:	f8c4 9000 	str.w	r9, [r4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  4006cc:	f04f 0980 	mov.w	r9, #128	; 0x80
  4006d0:	f8c4 9000 	str.w	r9, [r4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_slave_mode(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_MSTR);
  4006d4:	6863      	ldr	r3, [r4, #4]
  4006d6:	f023 0301 	bic.w	r3, r3, #1
  4006da:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  4006dc:	6863      	ldr	r3, [r4, #4]
  4006de:	f043 0310 	orr.w	r3, r3, #16
  4006e2:	6063      	str	r3, [r4, #4]
	spi_set_peripheral_chip_select_value(SPI_SLAVE_BASE, SPI_CHIP_PCS);
  4006e4:	210e      	movs	r1, #14
  4006e6:	4620      	mov	r0, r4
  4006e8:	4b2e      	ldr	r3, [pc, #184]	; (4007a4 <main+0x2b0>)
  4006ea:	4798      	blx	r3
	spi_set_clock_polarity(SPI_SLAVE_BASE, SPI_CHIP_SEL, SPI_CLK_POLARITY);
  4006ec:	4642      	mov	r2, r8
  4006ee:	4641      	mov	r1, r8
  4006f0:	4620      	mov	r0, r4
  4006f2:	4b2d      	ldr	r3, [pc, #180]	; (4007a8 <main+0x2b4>)
  4006f4:	4798      	blx	r3
	spi_set_clock_phase(SPI_SLAVE_BASE, SPI_CHIP_SEL, SPI_CLK_PHASE);
  4006f6:	4642      	mov	r2, r8
  4006f8:	4641      	mov	r1, r8
  4006fa:	4620      	mov	r0, r4
  4006fc:	4b2b      	ldr	r3, [pc, #172]	; (4007ac <main+0x2b8>)
  4006fe:	4798      	blx	r3
	spi_set_bits_per_transfer(SPI_SLAVE_BASE, SPI_CHIP_SEL, BITS_PER_TRANSFER);
  400700:	464a      	mov	r2, r9
  400702:	4641      	mov	r1, r8
  400704:	4620      	mov	r0, r4
  400706:	4b2a      	ldr	r3, [pc, #168]	; (4007b0 <main+0x2bc>)
  400708:	4798      	blx	r3
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be enabled.
 */
static inline void spi_enable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
	p_spi->SPI_IER = ul_sources;
  40070a:	f44f 7380 	mov.w	r3, #256	; 0x100
  40070e:	6163      	str	r3, [r4, #20]
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400710:	2301      	movs	r3, #1
  400712:	6023      	str	r3, [r4, #0]
  400714:	e772      	b.n	4005fc <main+0x108>
  400716:	bf00      	nop
  400718:	004007b5 	.word	0x004007b5
  40071c:	004008a5 	.word	0x004008a5
  400720:	00400e95 	.word	0x00400e95
  400724:	400e0600 	.word	0x400e0600
  400728:	20005754 	.word	0x20005754
  40072c:	004002f5 	.word	0x004002f5
  400730:	20005750 	.word	0x20005750
  400734:	0040026d 	.word	0x0040026d
  400738:	2000574c 	.word	0x2000574c
  40073c:	07270e00 	.word	0x07270e00
  400740:	00401045 	.word	0x00401045
  400744:	20000008 	.word	0x20000008
  400748:	0040144d 	.word	0x0040144d
  40074c:	400b0000 	.word	0x400b0000
  400750:	00400c75 	.word	0x00400c75
  400754:	00400b3d 	.word	0x00400b3d
  400758:	00400b79 	.word	0x00400b79
  40075c:	00400375 	.word	0x00400375
  400760:	400e1200 	.word	0x400e1200
  400764:	20005740 	.word	0x20005740
  400768:	00400165 	.word	0x00400165
  40076c:	400e1400 	.word	0x400e1400
  400770:	400e0e00 	.word	0x400e0e00
  400774:	20000868 	.word	0x20000868
  400778:	20000869 	.word	0x20000869
  40077c:	00400201 	.word	0x00400201
  400780:	20000000 	.word	0x20000000
  400784:	20000001 	.word	0x20000001
  400788:	2000568c 	.word	0x2000568c
  40078c:	2000086a 	.word	0x2000086a
  400790:	e000e100 	.word	0xe000e100
  400794:	40090000 	.word	0x40090000
  400798:	00400fb5 	.word	0x00400fb5
  40079c:	40088000 	.word	0x40088000
  4007a0:	00400ee9 	.word	0x00400ee9
  4007a4:	00400ef9 	.word	0x00400ef9
  4007a8:	00400f43 	.word	0x00400f43
  4007ac:	00400f61 	.word	0x00400f61
  4007b0:	00400f7f 	.word	0x00400f7f

004007b4 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4007b4:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4007b6:	480e      	ldr	r0, [pc, #56]	; (4007f0 <sysclk_init+0x3c>)
  4007b8:	4b0e      	ldr	r3, [pc, #56]	; (4007f4 <sysclk_init+0x40>)
  4007ba:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4007bc:	213e      	movs	r1, #62	; 0x3e
  4007be:	2000      	movs	r0, #0
  4007c0:	4b0d      	ldr	r3, [pc, #52]	; (4007f8 <sysclk_init+0x44>)
  4007c2:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4007c4:	4c0d      	ldr	r4, [pc, #52]	; (4007fc <sysclk_init+0x48>)
  4007c6:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4007c8:	2800      	cmp	r0, #0
  4007ca:	d0fc      	beq.n	4007c6 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4007cc:	4b0c      	ldr	r3, [pc, #48]	; (400800 <sysclk_init+0x4c>)
  4007ce:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4007d0:	4a0c      	ldr	r2, [pc, #48]	; (400804 <sysclk_init+0x50>)
  4007d2:	4b0d      	ldr	r3, [pc, #52]	; (400808 <sysclk_init+0x54>)
  4007d4:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	UNUSED(ul_pll_id);
	return pmc_is_locked_pllack();
  4007d6:	4c0d      	ldr	r4, [pc, #52]	; (40080c <sysclk_init+0x58>)
  4007d8:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4007da:	2800      	cmp	r0, #0
  4007dc:	d0fc      	beq.n	4007d8 <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4007de:	2010      	movs	r0, #16
  4007e0:	4b0b      	ldr	r3, [pc, #44]	; (400810 <sysclk_init+0x5c>)
  4007e2:	4798      	blx	r3
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4007e4:	4b0b      	ldr	r3, [pc, #44]	; (400814 <sysclk_init+0x60>)
  4007e6:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4007e8:	4801      	ldr	r0, [pc, #4]	; (4007f0 <sysclk_init+0x3c>)
  4007ea:	4b02      	ldr	r3, [pc, #8]	; (4007f4 <sysclk_init+0x40>)
  4007ec:	4798      	blx	r3
  4007ee:	bd10      	pop	{r4, pc}
  4007f0:	07270e00 	.word	0x07270e00
  4007f4:	004012a1 	.word	0x004012a1
  4007f8:	00400e11 	.word	0x00400e11
  4007fc:	00400e65 	.word	0x00400e65
  400800:	00400e75 	.word	0x00400e75
  400804:	20133f01 	.word	0x20133f01
  400808:	400e0400 	.word	0x400e0400
  40080c:	00400e85 	.word	0x00400e85
  400810:	00400dad 	.word	0x00400dad
  400814:	00401195 	.word	0x00401195

00400818 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400818:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  40081c:	b980      	cbnz	r0, 400840 <_read+0x28>
  40081e:	460c      	mov	r4, r1
  400820:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  400822:	2a00      	cmp	r2, #0
  400824:	dd0f      	ble.n	400846 <_read+0x2e>
  400826:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400828:	4e08      	ldr	r6, [pc, #32]	; (40084c <_read+0x34>)
  40082a:	4d09      	ldr	r5, [pc, #36]	; (400850 <_read+0x38>)
  40082c:	6830      	ldr	r0, [r6, #0]
  40082e:	4621      	mov	r1, r4
  400830:	682b      	ldr	r3, [r5, #0]
  400832:	4798      	blx	r3
		ptr++;
  400834:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  400836:	42bc      	cmp	r4, r7
  400838:	d1f8      	bne.n	40082c <_read+0x14>
		nChars++;
	}
	return nChars;
}
  40083a:	4640      	mov	r0, r8
  40083c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400840:	f04f 38ff 	mov.w	r8, #4294967295
  400844:	e7f9      	b.n	40083a <_read+0x22>
	for (; len > 0; --len) {
  400846:	4680      	mov	r8, r0
  400848:	e7f7      	b.n	40083a <_read+0x22>
  40084a:	bf00      	nop
  40084c:	20005754 	.word	0x20005754
  400850:	2000574c 	.word	0x2000574c

00400854 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400854:	3801      	subs	r0, #1
  400856:	2802      	cmp	r0, #2
  400858:	d815      	bhi.n	400886 <_write+0x32>
{
  40085a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40085e:	460e      	mov	r6, r1
  400860:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  400862:	b19a      	cbz	r2, 40088c <_write+0x38>
  400864:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400866:	f8df 8038 	ldr.w	r8, [pc, #56]	; 4008a0 <_write+0x4c>
  40086a:	4f0c      	ldr	r7, [pc, #48]	; (40089c <_write+0x48>)
  40086c:	f8d8 0000 	ldr.w	r0, [r8]
  400870:	f815 1b01 	ldrb.w	r1, [r5], #1
  400874:	683b      	ldr	r3, [r7, #0]
  400876:	4798      	blx	r3
  400878:	2800      	cmp	r0, #0
  40087a:	db0a      	blt.n	400892 <_write+0x3e>
  40087c:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  40087e:	3c01      	subs	r4, #1
  400880:	d1f4      	bne.n	40086c <_write+0x18>
  400882:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400886:	f04f 30ff 	mov.w	r0, #4294967295
  40088a:	4770      	bx	lr
	for (; len != 0; --len) {
  40088c:	4610      	mov	r0, r2
  40088e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  400892:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  400896:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40089a:	bf00      	nop
  40089c:	20005750 	.word	0x20005750
  4008a0:	20005754 	.word	0x20005754

004008a4 <board_init>:
		ioport_set_pin_mode(pin, mode);\
		ioport_set_pin_sense_mode(pin, sense);\
	} while (0)

void board_init(void)
{
  4008a4:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4008a6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4008aa:	4b6d      	ldr	r3, [pc, #436]	; (400a60 <board_init+0x1bc>)
  4008ac:	605a      	str	r2, [r3, #4]
  4008ae:	2009      	movs	r0, #9
  4008b0:	4c6c      	ldr	r4, [pc, #432]	; (400a64 <board_init+0x1c0>)
  4008b2:	47a0      	blx	r4
  4008b4:	200a      	movs	r0, #10
  4008b6:	47a0      	blx	r4
  4008b8:	200b      	movs	r0, #11
  4008ba:	47a0      	blx	r4
  4008bc:	200c      	movs	r0, #12
  4008be:	47a0      	blx	r4
  4008c0:	200d      	movs	r0, #13
  4008c2:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4008c4:	4b68      	ldr	r3, [pc, #416]	; (400a68 <board_init+0x1c4>)
  4008c6:	2201      	movs	r2, #1
  4008c8:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4008ca:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4008ce:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4008d0:	4966      	ldr	r1, [pc, #408]	; (400a6c <board_init+0x1c8>)
  4008d2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  4008d6:	610a      	str	r2, [r1, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4008d8:	f8c1 20a0 	str.w	r2, [r1, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4008dc:	630a      	str	r2, [r1, #48]	; 0x30
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4008de:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
  4008e2:	6108      	str	r0, [r1, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4008e4:	f8c1 00a0 	str.w	r0, [r1, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4008e8:	6308      	str	r0, [r1, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4008ea:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  4008ee:	6159      	str	r1, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4008f0:	f8c3 10a0 	str.w	r1, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4008f4:	6659      	str	r1, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4008f6:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4008fa:	6559      	str	r1, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  4008fc:	6219      	str	r1, [r3, #32]
		base->PIO_IFSCER = mask;
  4008fe:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400902:	6f18      	ldr	r0, [r3, #112]	; 0x70
  400904:	f420 2000 	bic.w	r0, r0, #524288	; 0x80000
  400908:	6718      	str	r0, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40090a:	6f58      	ldr	r0, [r3, #116]	; 0x74
  40090c:	f420 2000 	bic.w	r0, r0, #524288	; 0x80000
  400910:	6758      	str	r0, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400912:	f8c3 10c0 	str.w	r1, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400916:	f8c3 10d4 	str.w	r1, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  40091a:	f8c3 10b0 	str.w	r1, [r3, #176]	; 0xb0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40091e:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400920:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400924:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400926:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  40092a:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  40092c:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  40092e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400932:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400934:	f421 1180 	bic.w	r1, r1, #1048576	; 0x100000
  400938:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40093a:	6f59      	ldr	r1, [r3, #116]	; 0x74
  40093c:	f421 1180 	bic.w	r1, r1, #1048576	; 0x100000
  400940:	6759      	str	r1, [r3, #116]	; 0x74
		base->PIO_ESR = mask;
  400942:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_FELLSR = mask;
  400946:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
	base->PIO_AIMER = mask;
  40094a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40094e:	2202      	movs	r2, #2
  400950:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400952:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400956:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400958:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  40095c:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  40095e:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400960:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400964:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400966:	f021 0102 	bic.w	r1, r1, #2
  40096a:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40096c:	6f59      	ldr	r1, [r3, #116]	; 0x74
  40096e:	f021 0102 	bic.w	r1, r1, #2
  400972:	6759      	str	r1, [r3, #116]	; 0x74
		base->PIO_AIMDR = mask;
  400974:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400978:	2204      	movs	r2, #4
  40097a:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40097c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400980:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400982:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400986:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400988:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  40098a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  40098e:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400990:	f021 0104 	bic.w	r1, r1, #4
  400994:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400996:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400998:	f021 0104 	bic.w	r1, r1, #4
  40099c:	6759      	str	r1, [r3, #116]	; 0x74
		base->PIO_ESR = mask;
  40099e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  4009a2:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
	base->PIO_AIMER = mask;
  4009a6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  4009aa:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  4009ae:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4009b0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4009b4:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4009b6:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4009b8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4009bc:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4009be:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
  4009c2:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4009c4:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4009c6:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
  4009ca:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4009cc:	605a      	str	r2, [r3, #4]
		base->PIO_PUDR = mask;
  4009ce:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  4009d2:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4009d4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4009d8:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4009da:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4009dc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4009e0:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4009e2:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
  4009e6:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4009e8:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4009ea:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
  4009ee:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4009f0:	605a      	str	r2, [r3, #4]
		base->PIO_PUDR = mask;
  4009f2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  4009f6:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4009f8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4009fc:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4009fe:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400a00:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400a04:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400a06:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  400a0a:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400a0c:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400a0e:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  400a12:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400a14:	605a      	str	r2, [r3, #4]
		base->PIO_PUDR = mask;
  400a16:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  400a1a:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400a1c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400a20:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400a22:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400a24:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400a28:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400a2a:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
  400a2e:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400a30:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400a32:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
  400a36:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400a38:	605a      	str	r2, [r3, #4]
		base->PIO_PUDR = mask;
  400a3a:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400a3e:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400a40:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400a44:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400a46:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400a48:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400a4c:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400a4e:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400a52:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400a54:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400a56:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400a5a:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400a5c:	605a      	str	r2, [r3, #4]
  400a5e:	bd10      	pop	{r4, pc}
  400a60:	400e1850 	.word	0x400e1850
  400a64:	00400e95 	.word	0x00400e95
  400a68:	400e0e00 	.word	0x400e0e00
  400a6c:	400e1400 	.word	0x400e1400

00400a70 <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  400a70:	b570      	push	{r4, r5, r6, lr}
  400a72:	b082      	sub	sp, #8
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  400a74:	6b02      	ldr	r2, [r0, #48]	; 0x30
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
	return afec->AFEC_IMR;
  400a76:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  400a78:	4013      	ands	r3, r2
  400a7a:	9301      	str	r3, [sp, #4]
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400a7c:	2400      	movs	r4, #0
	if (afec_callback_pointer[inst_num][source]) {
  400a7e:	4d21      	ldr	r5, [pc, #132]	; (400b04 <afec_process_callback+0x94>)
  400a80:	42a8      	cmp	r0, r5
  400a82:	bf14      	ite	ne
  400a84:	2500      	movne	r5, #0
  400a86:	2501      	moveq	r5, #1
  400a88:	006e      	lsls	r6, r5, #1
  400a8a:	442e      	add	r6, r5
  400a8c:	e00b      	b.n	400aa6 <afec_process_callback+0x36>
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  400a8e:	2c14      	cmp	r4, #20
  400a90:	d824      	bhi.n	400adc <afec_process_callback+0x6c>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  400a92:	9a01      	ldr	r2, [sp, #4]
  400a94:	f104 0108 	add.w	r1, r4, #8
  400a98:	2301      	movs	r3, #1
  400a9a:	408b      	lsls	r3, r1
  400a9c:	4213      	tst	r3, r2
  400a9e:	d113      	bne.n	400ac8 <afec_process_callback+0x58>
	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400aa0:	3401      	adds	r4, #1
  400aa2:	2c17      	cmp	r4, #23
  400aa4:	d02b      	beq.n	400afe <afec_process_callback+0x8e>
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  400aa6:	2c0f      	cmp	r4, #15
  400aa8:	d8f1      	bhi.n	400a8e <afec_process_callback+0x1e>
			if (status & (1 << cnt)) {
  400aaa:	9a01      	ldr	r2, [sp, #4]
  400aac:	2301      	movs	r3, #1
  400aae:	40a3      	lsls	r3, r4
  400ab0:	4213      	tst	r3, r2
  400ab2:	d0f5      	beq.n	400aa0 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  400ab4:	ebc5 03c6 	rsb	r3, r5, r6, lsl #3
  400ab8:	4423      	add	r3, r4
  400aba:	4a13      	ldr	r2, [pc, #76]	; (400b08 <afec_process_callback+0x98>)
  400abc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  400ac0:	2b00      	cmp	r3, #0
  400ac2:	d0ed      	beq.n	400aa0 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400ac4:	4798      	blx	r3
  400ac6:	e7eb      	b.n	400aa0 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  400ac8:	ebc5 03c6 	rsb	r3, r5, r6, lsl #3
  400acc:	4423      	add	r3, r4
  400ace:	4a0e      	ldr	r2, [pc, #56]	; (400b08 <afec_process_callback+0x98>)
  400ad0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  400ad4:	2b00      	cmp	r3, #0
  400ad6:	d0e3      	beq.n	400aa0 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400ad8:	4798      	blx	r3
  400ada:	e7e1      	b.n	400aa0 <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  400adc:	9a01      	ldr	r2, [sp, #4]
  400ade:	f104 0109 	add.w	r1, r4, #9
  400ae2:	2301      	movs	r3, #1
  400ae4:	408b      	lsls	r3, r1
  400ae6:	4213      	tst	r3, r2
  400ae8:	d0da      	beq.n	400aa0 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  400aea:	ebc5 03c6 	rsb	r3, r5, r6, lsl #3
  400aee:	4423      	add	r3, r4
  400af0:	4a05      	ldr	r2, [pc, #20]	; (400b08 <afec_process_callback+0x98>)
  400af2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  400af6:	2b00      	cmp	r3, #0
  400af8:	d0d2      	beq.n	400aa0 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400afa:	4798      	blx	r3
  400afc:	e7d0      	b.n	400aa0 <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		}
	}
}
  400afe:	b002      	add	sp, #8
  400b00:	bd70      	pop	{r4, r5, r6, pc}
  400b02:	bf00      	nop
  400b04:	400b4000 	.word	0x400b4000
  400b08:	20005758 	.word	0x20005758

00400b0c <afec_ch_set_config>:
{
  400b0c:	b430      	push	{r4, r5}
	reg = afec->AFEC_DIFFR;
  400b0e:	6e04      	ldr	r4, [r0, #96]	; 0x60
	reg &= ~(0x1u << channel);
  400b10:	2301      	movs	r3, #1
  400b12:	408b      	lsls	r3, r1
  400b14:	ea24 0403 	bic.w	r4, r4, r3
	reg |= (config->diff) ? (0x1u << channel) : 0;
  400b18:	7815      	ldrb	r5, [r2, #0]
  400b1a:	2d00      	cmp	r5, #0
  400b1c:	bf08      	it	eq
  400b1e:	2300      	moveq	r3, #0
  400b20:	4323      	orrs	r3, r4
	afec->AFEC_DIFFR = reg;
  400b22:	6603      	str	r3, [r0, #96]	; 0x60
	reg = afec->AFEC_CGR;
  400b24:	6d44      	ldr	r4, [r0, #84]	; 0x54
	reg &= ~(0x03u << (2 * channel));
  400b26:	004b      	lsls	r3, r1, #1
  400b28:	2103      	movs	r1, #3
  400b2a:	4099      	lsls	r1, r3
  400b2c:	ea24 0401 	bic.w	r4, r4, r1
	reg |= (config->gain) << (2 * channel);
  400b30:	7851      	ldrb	r1, [r2, #1]
  400b32:	4099      	lsls	r1, r3
  400b34:	4321      	orrs	r1, r4
	afec->AFEC_CGR = reg;
  400b36:	6541      	str	r1, [r0, #84]	; 0x54
}
  400b38:	bc30      	pop	{r4, r5}
  400b3a:	4770      	bx	lr

00400b3c <afec_get_config_defaults>:
	cfg->resolution = AFEC_12_BITS;
  400b3c:	2200      	movs	r2, #0
  400b3e:	6002      	str	r2, [r0, #0]
	cfg->mck = sysclk_get_cpu_hz();
  400b40:	4b08      	ldr	r3, [pc, #32]	; (400b64 <afec_get_config_defaults+0x28>)
  400b42:	6043      	str	r3, [r0, #4]
		cfg->afec_clock = 6000000UL;
  400b44:	4b08      	ldr	r3, [pc, #32]	; (400b68 <afec_get_config_defaults+0x2c>)
  400b46:	6083      	str	r3, [r0, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  400b48:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  400b4c:	60c3      	str	r3, [r0, #12]
		cfg->settling_time = AFEC_SETTLING_TIME_0;
  400b4e:	6102      	str	r2, [r0, #16]
		cfg->tracktim = 2;
  400b50:	2302      	movs	r3, #2
  400b52:	7503      	strb	r3, [r0, #20]
		cfg->transfer = 1;
  400b54:	2301      	movs	r3, #1
  400b56:	7543      	strb	r3, [r0, #21]
		cfg->anach = true;
  400b58:	7583      	strb	r3, [r0, #22]
		cfg->useq = false;
  400b5a:	75c2      	strb	r2, [r0, #23]
		cfg->tag = true;
  400b5c:	7603      	strb	r3, [r0, #24]
		cfg->stm = true;
  400b5e:	7643      	strb	r3, [r0, #25]
		cfg->ibctl = 1;
  400b60:	7683      	strb	r3, [r0, #26]
  400b62:	4770      	bx	lr
  400b64:	07270e00 	.word	0x07270e00
  400b68:	005b8d80 	.word	0x005b8d80

00400b6c <afec_ch_get_config_defaults>:
	cfg->diff = false;
  400b6c:	2300      	movs	r3, #0
  400b6e:	7003      	strb	r3, [r0, #0]
   	cfg->gain = AFEC_GAINVALUE_1;
  400b70:	2301      	movs	r3, #1
  400b72:	7043      	strb	r3, [r0, #1]
  400b74:	4770      	bx	lr
	...

00400b78 <afec_init>:
	return afec->AFEC_ISR;
  400b78:	6b03      	ldr	r3, [r0, #48]	; 0x30
	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  400b7a:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400b7e:	d001      	beq.n	400b84 <afec_init+0xc>
		return STATUS_ERR_BUSY;
  400b80:	2019      	movs	r0, #25
  400b82:	4770      	bx	lr
{
  400b84:	b470      	push	{r4, r5, r6}
	afec->AFEC_CR = AFEC_CR_SWRST;
  400b86:	2301      	movs	r3, #1
  400b88:	6003      	str	r3, [r0, #0]
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400b8a:	7dcb      	ldrb	r3, [r1, #23]
  400b8c:	2b00      	cmp	r3, #0
  400b8e:	bf14      	ite	ne
  400b90:	f04f 4500 	movne.w	r5, #2147483648	; 0x80000000
  400b94:	2500      	moveq	r5, #0
			(config->anach ? AFEC_MR_ANACH_ALLOWED : 0) |
  400b96:	7d8b      	ldrb	r3, [r1, #22]
  400b98:	2b00      	cmp	r3, #0
  400b9a:	bf14      	ite	ne
  400b9c:	f44f 0400 	movne.w	r4, #8388608	; 0x800000
  400ba0:	2400      	moveq	r4, #0
			AFEC_MR_TRACKTIM(config->tracktim) |
  400ba2:	7d0b      	ldrb	r3, [r1, #20]
  400ba4:	061b      	lsls	r3, r3, #24
  400ba6:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400baa:	690a      	ldr	r2, [r1, #16]
  400bac:	68ce      	ldr	r6, [r1, #12]
  400bae:	4332      	orrs	r2, r6
  400bb0:	4313      	orrs	r3, r2
			AFEC_MR_TRANSFER(config->transfer) |
  400bb2:	7d4a      	ldrb	r2, [r1, #21]
  400bb4:	0712      	lsls	r2, r2, #28
  400bb6:	f002 5240 	and.w	r2, r2, #805306368	; 0x30000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400bba:	4313      	orrs	r3, r2
			AFEC_MR_PRESCAL(config->mck / (2 * config->afec_clock) - 1) |
  400bbc:	688a      	ldr	r2, [r1, #8]
  400bbe:	0056      	lsls	r6, r2, #1
  400bc0:	684a      	ldr	r2, [r1, #4]
  400bc2:	fbb2 f2f6 	udiv	r2, r2, r6
  400bc6:	3a01      	subs	r2, #1
  400bc8:	0212      	lsls	r2, r2, #8
  400bca:	b292      	uxth	r2, r2
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400bcc:	4313      	orrs	r3, r2
  400bce:	432b      	orrs	r3, r5
  400bd0:	4323      	orrs	r3, r4
	afec->AFEC_MR = reg;
  400bd2:	6043      	str	r3, [r0, #4]
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400bd4:	7e0b      	ldrb	r3, [r1, #24]
  400bd6:	2b00      	cmp	r3, #0
  400bd8:	bf14      	ite	ne
  400bda:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
  400bde:	2300      	moveq	r3, #0
  400be0:	680a      	ldr	r2, [r1, #0]
  400be2:	4313      	orrs	r3, r2
			(config->stm ? AFEC_EMR_STM : 0);
  400be4:	7e4a      	ldrb	r2, [r1, #25]
  400be6:	2a00      	cmp	r2, #0
  400be8:	bf14      	ite	ne
  400bea:	f04f 7200 	movne.w	r2, #33554432	; 0x2000000
  400bee:	2200      	moveq	r2, #0
			(config->resolution) |
  400bf0:	4313      	orrs	r3, r2
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400bf2:	6083      	str	r3, [r0, #8]
    afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl);
  400bf4:	7e8b      	ldrb	r3, [r1, #26]
  400bf6:	021b      	lsls	r3, r3, #8
  400bf8:	f403 7340 	and.w	r3, r3, #768	; 0x300
  400bfc:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
	if(afec == AFEC0) {
  400c00:	4b0e      	ldr	r3, [pc, #56]	; (400c3c <afec_init+0xc4>)
  400c02:	4298      	cmp	r0, r3
  400c04:	d005      	beq.n	400c12 <afec_init+0x9a>
	if(afec == AFEC1) {
  400c06:	4b0e      	ldr	r3, [pc, #56]	; (400c40 <afec_init+0xc8>)
  400c08:	4298      	cmp	r0, r3
  400c0a:	d00c      	beq.n	400c26 <afec_init+0xae>
	return STATUS_OK;
  400c0c:	2000      	movs	r0, #0
}
  400c0e:	bc70      	pop	{r4, r5, r6}
  400c10:	4770      	bx	lr
  400c12:	4b0c      	ldr	r3, [pc, #48]	; (400c44 <afec_init+0xcc>)
  400c14:	f103 015c 	add.w	r1, r3, #92	; 0x5c
			afec_callback_pointer[0][i] = 0;
  400c18:	2200      	movs	r2, #0
  400c1a:	f843 2f04 	str.w	r2, [r3, #4]!
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  400c1e:	428b      	cmp	r3, r1
  400c20:	d1fb      	bne.n	400c1a <afec_init+0xa2>
	return STATUS_OK;
  400c22:	2000      	movs	r0, #0
  400c24:	e7f3      	b.n	400c0e <afec_init+0x96>
  400c26:	4b08      	ldr	r3, [pc, #32]	; (400c48 <afec_init+0xd0>)
  400c28:	f103 015c 	add.w	r1, r3, #92	; 0x5c
			afec_callback_pointer[1][i] = 0;
  400c2c:	2200      	movs	r2, #0
  400c2e:	f843 2f04 	str.w	r2, [r3, #4]!
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  400c32:	428b      	cmp	r3, r1
  400c34:	d1fb      	bne.n	400c2e <afec_init+0xb6>
	return STATUS_OK;
  400c36:	2000      	movs	r0, #0
  400c38:	e7e9      	b.n	400c0e <afec_init+0x96>
  400c3a:	bf00      	nop
  400c3c:	400b0000 	.word	0x400b0000
  400c40:	400b4000 	.word	0x400b4000
  400c44:	20005754 	.word	0x20005754
  400c48:	200057b0 	.word	0x200057b0

00400c4c <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  400c4c:	b508      	push	{r3, lr}
	afec_process_callback(AFEC0);
  400c4e:	4802      	ldr	r0, [pc, #8]	; (400c58 <AFEC0_Handler+0xc>)
  400c50:	4b02      	ldr	r3, [pc, #8]	; (400c5c <AFEC0_Handler+0x10>)
  400c52:	4798      	blx	r3
  400c54:	bd08      	pop	{r3, pc}
  400c56:	bf00      	nop
  400c58:	400b0000 	.word	0x400b0000
  400c5c:	00400a71 	.word	0x00400a71

00400c60 <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  400c60:	b508      	push	{r3, lr}
	afec_process_callback(AFEC1);
  400c62:	4802      	ldr	r0, [pc, #8]	; (400c6c <AFEC1_Handler+0xc>)
  400c64:	4b02      	ldr	r3, [pc, #8]	; (400c70 <AFEC1_Handler+0x10>)
  400c66:	4798      	blx	r3
  400c68:	bd08      	pop	{r3, pc}
  400c6a:	bf00      	nop
  400c6c:	400b4000 	.word	0x400b4000
  400c70:	00400a71 	.word	0x00400a71

00400c74 <afec_enable>:
 * \brief Enable AFEC Module.
 *
 * \param afec  Base address of the AFEC
 */
void afec_enable(Afec *const afec)
{
  400c74:	b500      	push	{lr}
  400c76:	b083      	sub	sp, #12
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  400c78:	4b13      	ldr	r3, [pc, #76]	; (400cc8 <afec_enable+0x54>)
  400c7a:	4298      	cmp	r0, r3
  400c7c:	bf0c      	ite	eq
  400c7e:	201f      	moveq	r0, #31
  400c80:	201e      	movne	r0, #30
  400c82:	4b12      	ldr	r3, [pc, #72]	; (400ccc <afec_enable+0x58>)
  400c84:	4798      	blx	r3
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  400c86:	4b12      	ldr	r3, [pc, #72]	; (400cd0 <afec_enable+0x5c>)
  400c88:	789b      	ldrb	r3, [r3, #2]
  400c8a:	2bff      	cmp	r3, #255	; 0xff
  400c8c:	d01a      	beq.n	400cc4 <afec_enable+0x50>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  400c8e:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400c92:	fab3 f383 	clz	r3, r3
  400c96:	095b      	lsrs	r3, r3, #5
  400c98:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400c9a:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
  400c9c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400ca0:	2200      	movs	r2, #0
  400ca2:	4b0c      	ldr	r3, [pc, #48]	; (400cd4 <afec_enable+0x60>)
  400ca4:	701a      	strb	r2, [r3, #0]
	return flags;
  400ca6:	9901      	ldr	r1, [sp, #4]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
  400ca8:	4a09      	ldr	r2, [pc, #36]	; (400cd0 <afec_enable+0x5c>)
  400caa:	7893      	ldrb	r3, [r2, #2]
  400cac:	3301      	adds	r3, #1
  400cae:	7093      	strb	r3, [r2, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400cb0:	b129      	cbz	r1, 400cbe <afec_enable+0x4a>
		cpu_irq_enable();
  400cb2:	2201      	movs	r2, #1
  400cb4:	4b07      	ldr	r3, [pc, #28]	; (400cd4 <afec_enable+0x60>)
  400cb6:	701a      	strb	r2, [r3, #0]
  400cb8:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400cbc:	b662      	cpsie	i
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
}
  400cbe:	b003      	add	sp, #12
  400cc0:	f85d fb04 	ldr.w	pc, [sp], #4
  400cc4:	e7fe      	b.n	400cc4 <afec_enable+0x50>
  400cc6:	bf00      	nop
  400cc8:	400b4000 	.word	0x400b4000
  400ccc:	00400e95 	.word	0x00400e95
  400cd0:	20005744 	.word	0x20005744
  400cd4:	20000002 	.word	0x20000002

00400cd8 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400cd8:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400cda:	4770      	bx	lr

00400cdc <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400cdc:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400cde:	4770      	bx	lr

00400ce0 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400ce0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400ce4:	4681      	mov	r9, r0
  400ce6:	460f      	mov	r7, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400ce8:	4b12      	ldr	r3, [pc, #72]	; (400d34 <pio_handler_process+0x54>)
  400cea:	4798      	blx	r3
  400cec:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400cee:	4648      	mov	r0, r9
  400cf0:	4b11      	ldr	r3, [pc, #68]	; (400d38 <pio_handler_process+0x58>)
  400cf2:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400cf4:	4005      	ands	r5, r0
  400cf6:	d013      	beq.n	400d20 <pio_handler_process+0x40>
  400cf8:	4c10      	ldr	r4, [pc, #64]	; (400d3c <pio_handler_process+0x5c>)
  400cfa:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400cfe:	e003      	b.n	400d08 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400d00:	42b4      	cmp	r4, r6
  400d02:	d00d      	beq.n	400d20 <pio_handler_process+0x40>
  400d04:	3410      	adds	r4, #16
		while (status != 0) {
  400d06:	b15d      	cbz	r5, 400d20 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400d08:	6820      	ldr	r0, [r4, #0]
  400d0a:	42b8      	cmp	r0, r7
  400d0c:	d1f8      	bne.n	400d00 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400d0e:	6861      	ldr	r1, [r4, #4]
  400d10:	4229      	tst	r1, r5
  400d12:	d0f5      	beq.n	400d00 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400d14:	68e3      	ldr	r3, [r4, #12]
  400d16:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400d18:	6863      	ldr	r3, [r4, #4]
  400d1a:	ea25 0503 	bic.w	r5, r5, r3
  400d1e:	e7ef      	b.n	400d00 <pio_handler_process+0x20>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  400d20:	4b07      	ldr	r3, [pc, #28]	; (400d40 <pio_handler_process+0x60>)
  400d22:	681b      	ldr	r3, [r3, #0]
  400d24:	b123      	cbz	r3, 400d30 <pio_handler_process+0x50>
		if (pio_capture_handler) {
  400d26:	4b07      	ldr	r3, [pc, #28]	; (400d44 <pio_handler_process+0x64>)
  400d28:	681b      	ldr	r3, [r3, #0]
  400d2a:	b10b      	cbz	r3, 400d30 <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  400d2c:	4648      	mov	r0, r9
  400d2e:	4798      	blx	r3
  400d30:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400d34:	00400cd9 	.word	0x00400cd9
  400d38:	00400cdd 	.word	0x00400cdd
  400d3c:	20005694 	.word	0x20005694
  400d40:	20005810 	.word	0x20005810
  400d44:	20005704 	.word	0x20005704

00400d48 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400d48:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400d4a:	2109      	movs	r1, #9
  400d4c:	4801      	ldr	r0, [pc, #4]	; (400d54 <PIOA_Handler+0xc>)
  400d4e:	4b02      	ldr	r3, [pc, #8]	; (400d58 <PIOA_Handler+0x10>)
  400d50:	4798      	blx	r3
  400d52:	bd08      	pop	{r3, pc}
  400d54:	400e0e00 	.word	0x400e0e00
  400d58:	00400ce1 	.word	0x00400ce1

00400d5c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400d5c:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400d5e:	210a      	movs	r1, #10
  400d60:	4801      	ldr	r0, [pc, #4]	; (400d68 <PIOB_Handler+0xc>)
  400d62:	4b02      	ldr	r3, [pc, #8]	; (400d6c <PIOB_Handler+0x10>)
  400d64:	4798      	blx	r3
  400d66:	bd08      	pop	{r3, pc}
  400d68:	400e1000 	.word	0x400e1000
  400d6c:	00400ce1 	.word	0x00400ce1

00400d70 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400d70:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400d72:	210b      	movs	r1, #11
  400d74:	4801      	ldr	r0, [pc, #4]	; (400d7c <PIOC_Handler+0xc>)
  400d76:	4b02      	ldr	r3, [pc, #8]	; (400d80 <PIOC_Handler+0x10>)
  400d78:	4798      	blx	r3
  400d7a:	bd08      	pop	{r3, pc}
  400d7c:	400e1200 	.word	0x400e1200
  400d80:	00400ce1 	.word	0x00400ce1

00400d84 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400d84:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400d86:	210c      	movs	r1, #12
  400d88:	4801      	ldr	r0, [pc, #4]	; (400d90 <PIOD_Handler+0xc>)
  400d8a:	4b02      	ldr	r3, [pc, #8]	; (400d94 <PIOD_Handler+0x10>)
  400d8c:	4798      	blx	r3
  400d8e:	bd08      	pop	{r3, pc}
  400d90:	400e1400 	.word	0x400e1400
  400d94:	00400ce1 	.word	0x00400ce1

00400d98 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400d98:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400d9a:	210d      	movs	r1, #13
  400d9c:	4801      	ldr	r0, [pc, #4]	; (400da4 <PIOE_Handler+0xc>)
  400d9e:	4b02      	ldr	r3, [pc, #8]	; (400da8 <PIOE_Handler+0x10>)
  400da0:	4798      	blx	r3
  400da2:	bd08      	pop	{r3, pc}
  400da4:	400e1600 	.word	0x400e1600
  400da8:	00400ce1 	.word	0x00400ce1

00400dac <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400dac:	4a17      	ldr	r2, [pc, #92]	; (400e0c <pmc_switch_mck_to_pllack+0x60>)
  400dae:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400db0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400db4:	4318      	orrs	r0, r3
  400db6:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400db8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400dba:	f013 0f08 	tst.w	r3, #8
  400dbe:	d10a      	bne.n	400dd6 <pmc_switch_mck_to_pllack+0x2a>
  400dc0:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400dc4:	4911      	ldr	r1, [pc, #68]	; (400e0c <pmc_switch_mck_to_pllack+0x60>)
  400dc6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400dc8:	f012 0f08 	tst.w	r2, #8
  400dcc:	d103      	bne.n	400dd6 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400dce:	3b01      	subs	r3, #1
  400dd0:	d1f9      	bne.n	400dc6 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400dd2:	2001      	movs	r0, #1
  400dd4:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400dd6:	4a0d      	ldr	r2, [pc, #52]	; (400e0c <pmc_switch_mck_to_pllack+0x60>)
  400dd8:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400dda:	f023 0303 	bic.w	r3, r3, #3
  400dde:	f043 0302 	orr.w	r3, r3, #2
  400de2:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400de4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400de6:	f013 0f08 	tst.w	r3, #8
  400dea:	d10a      	bne.n	400e02 <pmc_switch_mck_to_pllack+0x56>
  400dec:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400df0:	4906      	ldr	r1, [pc, #24]	; (400e0c <pmc_switch_mck_to_pllack+0x60>)
  400df2:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400df4:	f012 0f08 	tst.w	r2, #8
  400df8:	d105      	bne.n	400e06 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400dfa:	3b01      	subs	r3, #1
  400dfc:	d1f9      	bne.n	400df2 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400dfe:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400e00:	4770      	bx	lr
	return 0;
  400e02:	2000      	movs	r0, #0
  400e04:	4770      	bx	lr
  400e06:	2000      	movs	r0, #0
  400e08:	4770      	bx	lr
  400e0a:	bf00      	nop
  400e0c:	400e0400 	.word	0x400e0400

00400e10 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400e10:	b9c8      	cbnz	r0, 400e46 <pmc_switch_mainck_to_xtal+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400e12:	4a11      	ldr	r2, [pc, #68]	; (400e58 <pmc_switch_mainck_to_xtal+0x48>)
  400e14:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400e16:	0209      	lsls	r1, r1, #8
  400e18:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400e1a:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  400e1e:	f023 0303 	bic.w	r3, r3, #3
  400e22:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400e26:	f043 0301 	orr.w	r3, r3, #1
  400e2a:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400e2c:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400e2e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400e30:	f013 0f01 	tst.w	r3, #1
  400e34:	d0fb      	beq.n	400e2e <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400e36:	4a08      	ldr	r2, [pc, #32]	; (400e58 <pmc_switch_mainck_to_xtal+0x48>)
  400e38:	6a13      	ldr	r3, [r2, #32]
  400e3a:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  400e3e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400e42:	6213      	str	r3, [r2, #32]
  400e44:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400e46:	4904      	ldr	r1, [pc, #16]	; (400e58 <pmc_switch_mainck_to_xtal+0x48>)
  400e48:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400e4a:	4a04      	ldr	r2, [pc, #16]	; (400e5c <pmc_switch_mainck_to_xtal+0x4c>)
  400e4c:	401a      	ands	r2, r3
  400e4e:	4b04      	ldr	r3, [pc, #16]	; (400e60 <pmc_switch_mainck_to_xtal+0x50>)
  400e50:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400e52:	620b      	str	r3, [r1, #32]
  400e54:	4770      	bx	lr
  400e56:	bf00      	nop
  400e58:	400e0400 	.word	0x400e0400
  400e5c:	fec8fffc 	.word	0xfec8fffc
  400e60:	01370002 	.word	0x01370002

00400e64 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400e64:	4b02      	ldr	r3, [pc, #8]	; (400e70 <pmc_osc_is_ready_mainck+0xc>)
  400e66:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400e68:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400e6c:	4770      	bx	lr
  400e6e:	bf00      	nop
  400e70:	400e0400 	.word	0x400e0400

00400e74 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400e74:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400e78:	4b01      	ldr	r3, [pc, #4]	; (400e80 <pmc_disable_pllack+0xc>)
  400e7a:	629a      	str	r2, [r3, #40]	; 0x28
  400e7c:	4770      	bx	lr
  400e7e:	bf00      	nop
  400e80:	400e0400 	.word	0x400e0400

00400e84 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400e84:	4b02      	ldr	r3, [pc, #8]	; (400e90 <pmc_is_locked_pllack+0xc>)
  400e86:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400e88:	f000 0002 	and.w	r0, r0, #2
  400e8c:	4770      	bx	lr
  400e8e:	bf00      	nop
  400e90:	400e0400 	.word	0x400e0400

00400e94 <pmc_enable_periph_clk>:
	PMC->PMC_PCR = ul_id & 0x7F;
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
	PMC->PMC_PCR = pcr;
	return 0;
#else
	if (ul_id > MAX_PERIPH_ID) {
  400e94:	282f      	cmp	r0, #47	; 0x2f
  400e96:	d81e      	bhi.n	400ed6 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400e98:	281f      	cmp	r0, #31
  400e9a:	d80c      	bhi.n	400eb6 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400e9c:	4b11      	ldr	r3, [pc, #68]	; (400ee4 <pmc_enable_periph_clk+0x50>)
  400e9e:	699a      	ldr	r2, [r3, #24]
  400ea0:	2301      	movs	r3, #1
  400ea2:	4083      	lsls	r3, r0
  400ea4:	4393      	bics	r3, r2
  400ea6:	d018      	beq.n	400eda <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400ea8:	2301      	movs	r3, #1
  400eaa:	fa03 f000 	lsl.w	r0, r3, r0
  400eae:	4b0d      	ldr	r3, [pc, #52]	; (400ee4 <pmc_enable_periph_clk+0x50>)
  400eb0:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400eb2:	2000      	movs	r0, #0
  400eb4:	4770      	bx	lr
		ul_id -= 32;
  400eb6:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400eb8:	4b0a      	ldr	r3, [pc, #40]	; (400ee4 <pmc_enable_periph_clk+0x50>)
  400eba:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400ebe:	2301      	movs	r3, #1
  400ec0:	4083      	lsls	r3, r0
  400ec2:	4393      	bics	r3, r2
  400ec4:	d00b      	beq.n	400ede <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400ec6:	2301      	movs	r3, #1
  400ec8:	fa03 f000 	lsl.w	r0, r3, r0
  400ecc:	4b05      	ldr	r3, [pc, #20]	; (400ee4 <pmc_enable_periph_clk+0x50>)
  400ece:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  400ed2:	2000      	movs	r0, #0
  400ed4:	4770      	bx	lr
		return 1;
  400ed6:	2001      	movs	r0, #1
  400ed8:	4770      	bx	lr
	return 0;
  400eda:	2000      	movs	r0, #0
  400edc:	4770      	bx	lr
  400ede:	2000      	movs	r0, #0
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  400ee0:	4770      	bx	lr
  400ee2:	bf00      	nop
  400ee4:	400e0400 	.word	0x400e0400

00400ee8 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  400ee8:	b508      	push	{r3, lr}
  400eea:	2013      	movs	r0, #19
  400eec:	4b01      	ldr	r3, [pc, #4]	; (400ef4 <spi_enable_clock+0xc>)
  400eee:	4798      	blx	r3
  400ef0:	bd08      	pop	{r3, pc}
  400ef2:	bf00      	nop
  400ef4:	00400e95 	.word	0x00400e95

00400ef8 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  400ef8:	6843      	ldr	r3, [r0, #4]
  400efa:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  400efe:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  400f00:	6843      	ldr	r3, [r0, #4]
  400f02:	0409      	lsls	r1, r1, #16
  400f04:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  400f08:	4319      	orrs	r1, r3
  400f0a:	6041      	str	r1, [r0, #4]
  400f0c:	4770      	bx	lr

00400f0e <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  400f0e:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  400f10:	f643 2499 	movw	r4, #15001	; 0x3a99
  400f14:	6905      	ldr	r5, [r0, #16]
  400f16:	f015 0f02 	tst.w	r5, #2
  400f1a:	d103      	bne.n	400f24 <spi_write+0x16>
		if (!timeout--) {
  400f1c:	3c01      	subs	r4, #1
  400f1e:	d1f9      	bne.n	400f14 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  400f20:	2001      	movs	r0, #1
  400f22:	e00c      	b.n	400f3e <spi_write+0x30>
	if (p_spi->SPI_MR & SPI_MR_PS) {
  400f24:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  400f26:	f014 0f02 	tst.w	r4, #2
  400f2a:	d006      	beq.n	400f3a <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  400f2c:	0412      	lsls	r2, r2, #16
  400f2e:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  400f32:	4311      	orrs	r1, r2
		if (uc_last) {
  400f34:	b10b      	cbz	r3, 400f3a <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  400f36:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  400f3a:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  400f3c:	2000      	movs	r0, #0
}
  400f3e:	bc30      	pop	{r4, r5}
  400f40:	4770      	bx	lr

00400f42 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  400f42:	b932      	cbnz	r2, 400f52 <spi_set_clock_polarity+0x10>
  400f44:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  400f48:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400f4a:	f023 0301 	bic.w	r3, r3, #1
  400f4e:	6303      	str	r3, [r0, #48]	; 0x30
  400f50:	4770      	bx	lr
  400f52:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  400f56:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400f58:	f043 0301 	orr.w	r3, r3, #1
  400f5c:	6303      	str	r3, [r0, #48]	; 0x30
  400f5e:	4770      	bx	lr

00400f60 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  400f60:	b932      	cbnz	r2, 400f70 <spi_set_clock_phase+0x10>
  400f62:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  400f66:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400f68:	f023 0302 	bic.w	r3, r3, #2
  400f6c:	6303      	str	r3, [r0, #48]	; 0x30
  400f6e:	4770      	bx	lr
  400f70:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  400f74:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400f76:	f043 0302 	orr.w	r3, r3, #2
  400f7a:	6303      	str	r3, [r0, #48]	; 0x30
  400f7c:	4770      	bx	lr

00400f7e <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  400f7e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  400f82:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400f84:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  400f88:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  400f8a:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400f8c:	431a      	orrs	r2, r3
  400f8e:	630a      	str	r2, [r1, #48]	; 0x30
  400f90:	4770      	bx	lr

00400f92 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400f92:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400f94:	0189      	lsls	r1, r1, #6
  400f96:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400f98:	2402      	movs	r4, #2
  400f9a:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400f9c:	f04f 31ff 	mov.w	r1, #4294967295
  400fa0:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400fa2:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400fa4:	605a      	str	r2, [r3, #4]
}
  400fa6:	f85d 4b04 	ldr.w	r4, [sp], #4
  400faa:	4770      	bx	lr

00400fac <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400fac:	0189      	lsls	r1, r1, #6
  400fae:	2305      	movs	r3, #5
  400fb0:	5043      	str	r3, [r0, r1]
  400fb2:	4770      	bx	lr

00400fb4 <tc_stop>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKDIS;
  400fb4:	0189      	lsls	r1, r1, #6
  400fb6:	2302      	movs	r3, #2
  400fb8:	5043      	str	r3, [r0, r1]
  400fba:	4770      	bx	lr

00400fbc <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400fbc:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400fc0:	61ca      	str	r2, [r1, #28]
  400fc2:	4770      	bx	lr

00400fc4 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400fc4:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  400fc8:	624a      	str	r2, [r1, #36]	; 0x24
  400fca:	4770      	bx	lr

00400fcc <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400fcc:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  400fd0:	6a08      	ldr	r0, [r1, #32]
}
  400fd2:	4770      	bx	lr

00400fd4 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400fd4:	b4f0      	push	{r4, r5, r6, r7}
  400fd6:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400fd8:	2402      	movs	r4, #2
  400fda:	9401      	str	r4, [sp, #4]
  400fdc:	2408      	movs	r4, #8
  400fde:	9402      	str	r4, [sp, #8]
  400fe0:	2420      	movs	r4, #32
  400fe2:	9403      	str	r4, [sp, #12]
  400fe4:	2480      	movs	r4, #128	; 0x80
  400fe6:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400fe8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  400fea:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400fec:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  400fee:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  400ff2:	d814      	bhi.n	40101e <tc_find_mck_divisor+0x4a>
  400ff4:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  400ff6:	42a0      	cmp	r0, r4
  400ff8:	d217      	bcs.n	40102a <tc_find_mck_divisor+0x56>
  400ffa:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  400ffc:	af01      	add	r7, sp, #4
  400ffe:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  401002:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  401006:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  401008:	4284      	cmp	r4, r0
  40100a:	d30a      	bcc.n	401022 <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  40100c:	4286      	cmp	r6, r0
  40100e:	d90d      	bls.n	40102c <tc_find_mck_divisor+0x58>
			ul_index++) {
  401010:	3501      	adds	r5, #1
	for (ul_index = 0;
  401012:	2d05      	cmp	r5, #5
  401014:	d1f3      	bne.n	400ffe <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  401016:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  401018:	b006      	add	sp, #24
  40101a:	bcf0      	pop	{r4, r5, r6, r7}
  40101c:	4770      	bx	lr
			return 0;
  40101e:	2000      	movs	r0, #0
  401020:	e7fa      	b.n	401018 <tc_find_mck_divisor+0x44>
  401022:	2000      	movs	r0, #0
  401024:	e7f8      	b.n	401018 <tc_find_mck_divisor+0x44>
	return 1;
  401026:	2001      	movs	r0, #1
  401028:	e7f6      	b.n	401018 <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  40102a:	2500      	movs	r5, #0
	if (p_uldiv) {
  40102c:	b12a      	cbz	r2, 40103a <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  40102e:	a906      	add	r1, sp, #24
  401030:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  401034:	f851 1c14 	ldr.w	r1, [r1, #-20]
  401038:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  40103a:	2b00      	cmp	r3, #0
  40103c:	d0f3      	beq.n	401026 <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  40103e:	601d      	str	r5, [r3, #0]
	return 1;
  401040:	2001      	movs	r0, #1
  401042:	e7e9      	b.n	401018 <tc_find_mck_divisor+0x44>

00401044 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  401044:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  401046:	23ac      	movs	r3, #172	; 0xac
  401048:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  40104a:	680b      	ldr	r3, [r1, #0]
  40104c:	684a      	ldr	r2, [r1, #4]
  40104e:	fbb3 f3f2 	udiv	r3, r3, r2
  401052:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  401054:	1e5c      	subs	r4, r3, #1
  401056:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  40105a:	4294      	cmp	r4, r2
  40105c:	d80c      	bhi.n	401078 <uart_init+0x34>
		return 1;

	p_uart->UART_BRGR = cd;
  40105e:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  401060:	688b      	ldr	r3, [r1, #8]
  401062:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  401064:	f240 2302 	movw	r3, #514	; 0x202
  401068:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  40106c:	2350      	movs	r3, #80	; 0x50
  40106e:	6003      	str	r3, [r0, #0]

	return 0;
  401070:	2000      	movs	r0, #0
}
  401072:	f85d 4b04 	ldr.w	r4, [sp], #4
  401076:	4770      	bx	lr
		return 1;
  401078:	2001      	movs	r0, #1
  40107a:	e7fa      	b.n	401072 <uart_init+0x2e>

0040107c <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  40107c:	6943      	ldr	r3, [r0, #20]
  40107e:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  401082:	bf1a      	itte	ne
  401084:	61c1      	strne	r1, [r0, #28]
	return 0;
  401086:	2000      	movne	r0, #0
		return 1;
  401088:	2001      	moveq	r0, #1
}
  40108a:	4770      	bx	lr

0040108c <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  40108c:	6943      	ldr	r3, [r0, #20]
  40108e:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  401092:	bf1d      	ittte	ne
  401094:	6983      	ldrne	r3, [r0, #24]
  401096:	700b      	strbne	r3, [r1, #0]
	return 0;
  401098:	2000      	movne	r0, #0
		return 1;
  40109a:	2001      	moveq	r0, #1
}
  40109c:	4770      	bx	lr

0040109e <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  40109e:	6943      	ldr	r3, [r0, #20]
  4010a0:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  4010a4:	bf1d      	ittte	ne
  4010a6:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  4010aa:	61c1      	strne	r1, [r0, #28]
	return 0;
  4010ac:	2000      	movne	r0, #0
		return 1;
  4010ae:	2001      	moveq	r0, #1
}
  4010b0:	4770      	bx	lr

004010b2 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4010b2:	6943      	ldr	r3, [r0, #20]
  4010b4:	f013 0f01 	tst.w	r3, #1
  4010b8:	d005      	beq.n	4010c6 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4010ba:	6983      	ldr	r3, [r0, #24]
  4010bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
  4010c0:	600b      	str	r3, [r1, #0]

	return 0;
  4010c2:	2000      	movs	r0, #0
  4010c4:	4770      	bx	lr
		return 1;
  4010c6:	2001      	movs	r0, #1
}
  4010c8:	4770      	bx	lr

004010ca <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4010ca:	e7fe      	b.n	4010ca <Dummy_Handler>

004010cc <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4010cc:	b500      	push	{lr}
  4010ce:	b083      	sub	sp, #12

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
  4010d0:	4b25      	ldr	r3, [pc, #148]	; (401168 <Reset_Handler+0x9c>)
  4010d2:	4a26      	ldr	r2, [pc, #152]	; (40116c <Reset_Handler+0xa0>)
  4010d4:	429a      	cmp	r2, r3
  4010d6:	d010      	beq.n	4010fa <Reset_Handler+0x2e>
		for (; pDest < &_erelocate;) {
  4010d8:	4b25      	ldr	r3, [pc, #148]	; (401170 <Reset_Handler+0xa4>)
  4010da:	4a23      	ldr	r2, [pc, #140]	; (401168 <Reset_Handler+0x9c>)
  4010dc:	429a      	cmp	r2, r3
  4010de:	d20c      	bcs.n	4010fa <Reset_Handler+0x2e>
  4010e0:	3b01      	subs	r3, #1
  4010e2:	1a9b      	subs	r3, r3, r2
  4010e4:	f023 0303 	bic.w	r3, r3, #3
  4010e8:	3304      	adds	r3, #4
  4010ea:	4413      	add	r3, r2
  4010ec:	491f      	ldr	r1, [pc, #124]	; (40116c <Reset_Handler+0xa0>)
			*pDest++ = *pSrc++;
  4010ee:	f851 0b04 	ldr.w	r0, [r1], #4
  4010f2:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
  4010f6:	429a      	cmp	r2, r3
  4010f8:	d1f9      	bne.n	4010ee <Reset_Handler+0x22>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  4010fa:	4b1e      	ldr	r3, [pc, #120]	; (401174 <Reset_Handler+0xa8>)
  4010fc:	4a1e      	ldr	r2, [pc, #120]	; (401178 <Reset_Handler+0xac>)
  4010fe:	429a      	cmp	r2, r3
  401100:	d20a      	bcs.n	401118 <Reset_Handler+0x4c>
  401102:	3b01      	subs	r3, #1
  401104:	1a9b      	subs	r3, r3, r2
  401106:	f023 0303 	bic.w	r3, r3, #3
  40110a:	3304      	adds	r3, #4
  40110c:	4413      	add	r3, r2
		*pDest++ = 0;
  40110e:	2100      	movs	r1, #0
  401110:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
  401114:	4293      	cmp	r3, r2
  401116:	d1fb      	bne.n	401110 <Reset_Handler+0x44>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401118:	4a18      	ldr	r2, [pc, #96]	; (40117c <Reset_Handler+0xb0>)
  40111a:	4b19      	ldr	r3, [pc, #100]	; (401180 <Reset_Handler+0xb4>)
  40111c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401120:	6093      	str	r3, [r2, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  401122:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401126:	fab3 f383 	clz	r3, r3
  40112a:	095b      	lsrs	r3, r3, #5
  40112c:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  40112e:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  401130:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401134:	2200      	movs	r2, #0
  401136:	4b13      	ldr	r3, [pc, #76]	; (401184 <Reset_Handler+0xb8>)
  401138:	701a      	strb	r2, [r3, #0]
	return flags;
  40113a:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  40113c:	4a12      	ldr	r2, [pc, #72]	; (401188 <Reset_Handler+0xbc>)
  40113e:	6813      	ldr	r3, [r2, #0]
  401140:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401144:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
  401146:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  40114a:	f3bf 8f6f 	isb	sy
	if (cpu_irq_is_enabled_flags(flags))
  40114e:	b129      	cbz	r1, 40115c <Reset_Handler+0x90>
		cpu_irq_enable();
  401150:	2201      	movs	r2, #1
  401152:	4b0c      	ldr	r3, [pc, #48]	; (401184 <Reset_Handler+0xb8>)
  401154:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
  401156:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40115a:	b662      	cpsie	i
#if __FPU_USED
	fpu_enable();
#endif

	/* Initialize the C library */
	__libc_init_array();
  40115c:	4b0b      	ldr	r3, [pc, #44]	; (40118c <Reset_Handler+0xc0>)
  40115e:	4798      	blx	r3

	/* Branch to main function */
	main();
  401160:	4b0b      	ldr	r3, [pc, #44]	; (401190 <Reset_Handler+0xc4>)
  401162:	4798      	blx	r3
  401164:	e7fe      	b.n	401164 <Reset_Handler+0x98>
  401166:	bf00      	nop
  401168:	20000000 	.word	0x20000000
  40116c:	00402480 	.word	0x00402480
  401170:	2000084c 	.word	0x2000084c
  401174:	2000583c 	.word	0x2000583c
  401178:	2000084c 	.word	0x2000084c
  40117c:	e000ed00 	.word	0xe000ed00
  401180:	00400000 	.word	0x00400000
  401184:	20000002 	.word	0x20000002
  401188:	e000ed88 	.word	0xe000ed88
  40118c:	00401361 	.word	0x00401361
  401190:	004004f5 	.word	0x004004f5

00401194 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) {
  401194:	4b3b      	ldr	r3, [pc, #236]	; (401284 <SystemCoreClockUpdate+0xf0>)
  401196:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401198:	f003 0303 	and.w	r3, r3, #3
  40119c:	2b01      	cmp	r3, #1
  40119e:	d01d      	beq.n	4011dc <SystemCoreClockUpdate+0x48>
  4011a0:	b183      	cbz	r3, 4011c4 <SystemCoreClockUpdate+0x30>
  4011a2:	2b02      	cmp	r3, #2
  4011a4:	d036      	beq.n	401214 <SystemCoreClockUpdate+0x80>

	default:
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  4011a6:	4b37      	ldr	r3, [pc, #220]	; (401284 <SystemCoreClockUpdate+0xf0>)
  4011a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4011aa:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4011ae:	2b70      	cmp	r3, #112	; 0x70
  4011b0:	d05f      	beq.n	401272 <SystemCoreClockUpdate+0xde>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >>
  4011b2:	4b34      	ldr	r3, [pc, #208]	; (401284 <SystemCoreClockUpdate+0xf0>)
  4011b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4011b6:	4934      	ldr	r1, [pc, #208]	; (401288 <SystemCoreClockUpdate+0xf4>)
  4011b8:	f3c2 1202 	ubfx	r2, r2, #4, #3
  4011bc:	680b      	ldr	r3, [r1, #0]
  4011be:	40d3      	lsrs	r3, r2
  4011c0:	600b      	str	r3, [r1, #0]
  4011c2:	4770      	bx	lr
		if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  4011c4:	4b31      	ldr	r3, [pc, #196]	; (40128c <SystemCoreClockUpdate+0xf8>)
  4011c6:	695b      	ldr	r3, [r3, #20]
  4011c8:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4011cc:	bf14      	ite	ne
  4011ce:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4011d2:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4011d6:	4b2c      	ldr	r3, [pc, #176]	; (401288 <SystemCoreClockUpdate+0xf4>)
  4011d8:	601a      	str	r2, [r3, #0]
  4011da:	e7e4      	b.n	4011a6 <SystemCoreClockUpdate+0x12>
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4011dc:	4b29      	ldr	r3, [pc, #164]	; (401284 <SystemCoreClockUpdate+0xf0>)
  4011de:	6a1b      	ldr	r3, [r3, #32]
  4011e0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4011e4:	d003      	beq.n	4011ee <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4011e6:	4a2a      	ldr	r2, [pc, #168]	; (401290 <SystemCoreClockUpdate+0xfc>)
  4011e8:	4b27      	ldr	r3, [pc, #156]	; (401288 <SystemCoreClockUpdate+0xf4>)
  4011ea:	601a      	str	r2, [r3, #0]
  4011ec:	e7db      	b.n	4011a6 <SystemCoreClockUpdate+0x12>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4011ee:	4a29      	ldr	r2, [pc, #164]	; (401294 <SystemCoreClockUpdate+0x100>)
  4011f0:	4b25      	ldr	r3, [pc, #148]	; (401288 <SystemCoreClockUpdate+0xf4>)
  4011f2:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4011f4:	4b23      	ldr	r3, [pc, #140]	; (401284 <SystemCoreClockUpdate+0xf0>)
  4011f6:	6a1b      	ldr	r3, [r3, #32]
  4011f8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4011fc:	2b10      	cmp	r3, #16
  4011fe:	d005      	beq.n	40120c <SystemCoreClockUpdate+0x78>
  401200:	2b20      	cmp	r3, #32
  401202:	d1d0      	bne.n	4011a6 <SystemCoreClockUpdate+0x12>
				SystemCoreClock *= 3U;
  401204:	4a22      	ldr	r2, [pc, #136]	; (401290 <SystemCoreClockUpdate+0xfc>)
  401206:	4b20      	ldr	r3, [pc, #128]	; (401288 <SystemCoreClockUpdate+0xf4>)
  401208:	601a      	str	r2, [r3, #0]
				break;
  40120a:	e7cc      	b.n	4011a6 <SystemCoreClockUpdate+0x12>
				SystemCoreClock *= 2U;
  40120c:	4a22      	ldr	r2, [pc, #136]	; (401298 <SystemCoreClockUpdate+0x104>)
  40120e:	4b1e      	ldr	r3, [pc, #120]	; (401288 <SystemCoreClockUpdate+0xf4>)
  401210:	601a      	str	r2, [r3, #0]
				break;
  401212:	e7c8      	b.n	4011a6 <SystemCoreClockUpdate+0x12>
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  401214:	4b1b      	ldr	r3, [pc, #108]	; (401284 <SystemCoreClockUpdate+0xf0>)
  401216:	6a1b      	ldr	r3, [r3, #32]
  401218:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40121c:	d016      	beq.n	40124c <SystemCoreClockUpdate+0xb8>
			SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  40121e:	4a1c      	ldr	r2, [pc, #112]	; (401290 <SystemCoreClockUpdate+0xfc>)
  401220:	4b19      	ldr	r3, [pc, #100]	; (401288 <SystemCoreClockUpdate+0xf4>)
  401222:	601a      	str	r2, [r3, #0]
		if ((uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK)
  401224:	4b17      	ldr	r3, [pc, #92]	; (401284 <SystemCoreClockUpdate+0xf0>)
  401226:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401228:	f003 0303 	and.w	r3, r3, #3
  40122c:	2b02      	cmp	r3, #2
  40122e:	d1ba      	bne.n	4011a6 <SystemCoreClockUpdate+0x12>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401230:	4a14      	ldr	r2, [pc, #80]	; (401284 <SystemCoreClockUpdate+0xf0>)
  401232:	6a91      	ldr	r1, [r2, #40]	; 0x28
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401234:	6a92      	ldr	r2, [r2, #40]	; 0x28
  401236:	4814      	ldr	r0, [pc, #80]	; (401288 <SystemCoreClockUpdate+0xf4>)
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401238:	f3c1 410a 	ubfx	r1, r1, #16, #11
  40123c:	6803      	ldr	r3, [r0, #0]
  40123e:	fb01 3303 	mla	r3, r1, r3, r3
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401242:	b2d2      	uxtb	r2, r2
  401244:	fbb3 f3f2 	udiv	r3, r3, r2
  401248:	6003      	str	r3, [r0, #0]
  40124a:	e7ac      	b.n	4011a6 <SystemCoreClockUpdate+0x12>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40124c:	4a11      	ldr	r2, [pc, #68]	; (401294 <SystemCoreClockUpdate+0x100>)
  40124e:	4b0e      	ldr	r3, [pc, #56]	; (401288 <SystemCoreClockUpdate+0xf4>)
  401250:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  401252:	4b0c      	ldr	r3, [pc, #48]	; (401284 <SystemCoreClockUpdate+0xf0>)
  401254:	6a1b      	ldr	r3, [r3, #32]
  401256:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40125a:	2b10      	cmp	r3, #16
  40125c:	d005      	beq.n	40126a <SystemCoreClockUpdate+0xd6>
  40125e:	2b20      	cmp	r3, #32
  401260:	d1e0      	bne.n	401224 <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 3U;
  401262:	4a0b      	ldr	r2, [pc, #44]	; (401290 <SystemCoreClockUpdate+0xfc>)
  401264:	4b08      	ldr	r3, [pc, #32]	; (401288 <SystemCoreClockUpdate+0xf4>)
  401266:	601a      	str	r2, [r3, #0]
				break;
  401268:	e7dc      	b.n	401224 <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 2U;
  40126a:	4a0b      	ldr	r2, [pc, #44]	; (401298 <SystemCoreClockUpdate+0x104>)
  40126c:	4b06      	ldr	r3, [pc, #24]	; (401288 <SystemCoreClockUpdate+0xf4>)
  40126e:	601a      	str	r2, [r3, #0]
				break;
  401270:	e7d8      	b.n	401224 <SystemCoreClockUpdate+0x90>
		SystemCoreClock /= 3U;
  401272:	4a05      	ldr	r2, [pc, #20]	; (401288 <SystemCoreClockUpdate+0xf4>)
  401274:	6813      	ldr	r3, [r2, #0]
  401276:	4909      	ldr	r1, [pc, #36]	; (40129c <SystemCoreClockUpdate+0x108>)
  401278:	fba1 1303 	umull	r1, r3, r1, r3
  40127c:	085b      	lsrs	r3, r3, #1
  40127e:	6013      	str	r3, [r2, #0]
  401280:	4770      	bx	lr
  401282:	bf00      	nop
  401284:	400e0400 	.word	0x400e0400
  401288:	20000004 	.word	0x20000004
  40128c:	400e1810 	.word	0x400e1810
  401290:	00b71b00 	.word	0x00b71b00
  401294:	003d0900 	.word	0x003d0900
  401298:	007a1200 	.word	0x007a1200
  40129c:	aaaaaaab 	.word	0xaaaaaaab

004012a0 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  4012a0:	4b12      	ldr	r3, [pc, #72]	; (4012ec <system_init_flash+0x4c>)
  4012a2:	4298      	cmp	r0, r3
  4012a4:	d911      	bls.n	4012ca <system_init_flash+0x2a>
		EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
	} else {
		if (ul_clk < CHIP_FREQ_FWS_1) {
  4012a6:	4b12      	ldr	r3, [pc, #72]	; (4012f0 <system_init_flash+0x50>)
  4012a8:	4298      	cmp	r0, r3
  4012aa:	d913      	bls.n	4012d4 <system_init_flash+0x34>
			EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
		} else {
			if (ul_clk < CHIP_FREQ_FWS_2) {
  4012ac:	4b11      	ldr	r3, [pc, #68]	; (4012f4 <system_init_flash+0x54>)
  4012ae:	4298      	cmp	r0, r3
  4012b0:	d914      	bls.n	4012dc <system_init_flash+0x3c>
				EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  4012b2:	4b11      	ldr	r3, [pc, #68]	; (4012f8 <system_init_flash+0x58>)
  4012b4:	4298      	cmp	r0, r3
  4012b6:	d915      	bls.n	4012e4 <system_init_flash+0x44>
					EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  4012b8:	4b10      	ldr	r3, [pc, #64]	; (4012fc <system_init_flash+0x5c>)
  4012ba:	4298      	cmp	r0, r3
						EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4012bc:	bf94      	ite	ls
  4012be:	f04f 2204 	movls.w	r2, #67109888	; 0x4000400
					} else {
						EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4012c2:	4a0f      	ldrhi	r2, [pc, #60]	; (401300 <system_init_flash+0x60>)
  4012c4:	4b0f      	ldr	r3, [pc, #60]	; (401304 <system_init_flash+0x64>)
  4012c6:	601a      	str	r2, [r3, #0]
  4012c8:	4770      	bx	lr
		EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4012ca:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4012ce:	4b0d      	ldr	r3, [pc, #52]	; (401304 <system_init_flash+0x64>)
  4012d0:	601a      	str	r2, [r3, #0]
  4012d2:	4770      	bx	lr
			EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4012d4:	4a0c      	ldr	r2, [pc, #48]	; (401308 <system_init_flash+0x68>)
  4012d6:	4b0b      	ldr	r3, [pc, #44]	; (401304 <system_init_flash+0x64>)
  4012d8:	601a      	str	r2, [r3, #0]
  4012da:	4770      	bx	lr
				EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4012dc:	4a0b      	ldr	r2, [pc, #44]	; (40130c <system_init_flash+0x6c>)
  4012de:	4b09      	ldr	r3, [pc, #36]	; (401304 <system_init_flash+0x64>)
  4012e0:	601a      	str	r2, [r3, #0]
  4012e2:	4770      	bx	lr
					EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4012e4:	4a0a      	ldr	r2, [pc, #40]	; (401310 <system_init_flash+0x70>)
  4012e6:	4b07      	ldr	r3, [pc, #28]	; (401304 <system_init_flash+0x64>)
  4012e8:	601a      	str	r2, [r3, #0]
  4012ea:	4770      	bx	lr
  4012ec:	01312cff 	.word	0x01312cff
  4012f0:	026259ff 	.word	0x026259ff
  4012f4:	039386ff 	.word	0x039386ff
  4012f8:	04c4b3ff 	.word	0x04c4b3ff
  4012fc:	05f5e0ff 	.word	0x05f5e0ff
  401300:	04000500 	.word	0x04000500
  401304:	400e0a00 	.word	0x400e0a00
  401308:	04000100 	.word	0x04000100
  40130c:	04000200 	.word	0x04000200
  401310:	04000300 	.word	0x04000300

00401314 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401314:	4b0a      	ldr	r3, [pc, #40]	; (401340 <_sbrk+0x2c>)
  401316:	681b      	ldr	r3, [r3, #0]
  401318:	b153      	cbz	r3, 401330 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  40131a:	4b09      	ldr	r3, [pc, #36]	; (401340 <_sbrk+0x2c>)
  40131c:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  40131e:	181a      	adds	r2, r3, r0
  401320:	4908      	ldr	r1, [pc, #32]	; (401344 <_sbrk+0x30>)
  401322:	4291      	cmp	r1, r2
  401324:	db08      	blt.n	401338 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  401326:	4610      	mov	r0, r2
  401328:	4a05      	ldr	r2, [pc, #20]	; (401340 <_sbrk+0x2c>)
  40132a:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  40132c:	4618      	mov	r0, r3
  40132e:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  401330:	4a05      	ldr	r2, [pc, #20]	; (401348 <_sbrk+0x34>)
  401332:	4b03      	ldr	r3, [pc, #12]	; (401340 <_sbrk+0x2c>)
  401334:	601a      	str	r2, [r3, #0]
  401336:	e7f0      	b.n	40131a <_sbrk+0x6>
		return (caddr_t) -1;	
  401338:	f04f 30ff 	mov.w	r0, #4294967295
}
  40133c:	4770      	bx	lr
  40133e:	bf00      	nop
  401340:	20005708 	.word	0x20005708
  401344:	2001fffc 	.word	0x2001fffc
  401348:	20008840 	.word	0x20008840

0040134c <_close>:
}

extern int _close(int file)
{
	return -1;
}
  40134c:	f04f 30ff 	mov.w	r0, #4294967295
  401350:	4770      	bx	lr

00401352 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  401352:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  401356:	604b      	str	r3, [r1, #4]

	return 0;
}
  401358:	2000      	movs	r0, #0
  40135a:	4770      	bx	lr

0040135c <_lseek>:
}

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  40135c:	2000      	movs	r0, #0
  40135e:	4770      	bx	lr

00401360 <__libc_init_array>:
  401360:	b570      	push	{r4, r5, r6, lr}
  401362:	4e0f      	ldr	r6, [pc, #60]	; (4013a0 <__libc_init_array+0x40>)
  401364:	4d0f      	ldr	r5, [pc, #60]	; (4013a4 <__libc_init_array+0x44>)
  401366:	1b76      	subs	r6, r6, r5
  401368:	10b6      	asrs	r6, r6, #2
  40136a:	bf18      	it	ne
  40136c:	2400      	movne	r4, #0
  40136e:	d005      	beq.n	40137c <__libc_init_array+0x1c>
  401370:	3401      	adds	r4, #1
  401372:	f855 3b04 	ldr.w	r3, [r5], #4
  401376:	4798      	blx	r3
  401378:	42a6      	cmp	r6, r4
  40137a:	d1f9      	bne.n	401370 <__libc_init_array+0x10>
  40137c:	4e0a      	ldr	r6, [pc, #40]	; (4013a8 <__libc_init_array+0x48>)
  40137e:	4d0b      	ldr	r5, [pc, #44]	; (4013ac <__libc_init_array+0x4c>)
  401380:	1b76      	subs	r6, r6, r5
  401382:	f001 f86b 	bl	40245c <_init>
  401386:	10b6      	asrs	r6, r6, #2
  401388:	bf18      	it	ne
  40138a:	2400      	movne	r4, #0
  40138c:	d006      	beq.n	40139c <__libc_init_array+0x3c>
  40138e:	3401      	adds	r4, #1
  401390:	f855 3b04 	ldr.w	r3, [r5], #4
  401394:	4798      	blx	r3
  401396:	42a6      	cmp	r6, r4
  401398:	d1f9      	bne.n	40138e <__libc_init_array+0x2e>
  40139a:	bd70      	pop	{r4, r5, r6, pc}
  40139c:	bd70      	pop	{r4, r5, r6, pc}
  40139e:	bf00      	nop
  4013a0:	00402468 	.word	0x00402468
  4013a4:	00402468 	.word	0x00402468
  4013a8:	00402470 	.word	0x00402470
  4013ac:	00402468 	.word	0x00402468

004013b0 <memset>:
  4013b0:	b470      	push	{r4, r5, r6}
  4013b2:	0786      	lsls	r6, r0, #30
  4013b4:	d046      	beq.n	401444 <memset+0x94>
  4013b6:	1e54      	subs	r4, r2, #1
  4013b8:	2a00      	cmp	r2, #0
  4013ba:	d041      	beq.n	401440 <memset+0x90>
  4013bc:	b2ca      	uxtb	r2, r1
  4013be:	4603      	mov	r3, r0
  4013c0:	e002      	b.n	4013c8 <memset+0x18>
  4013c2:	f114 34ff 	adds.w	r4, r4, #4294967295
  4013c6:	d33b      	bcc.n	401440 <memset+0x90>
  4013c8:	f803 2b01 	strb.w	r2, [r3], #1
  4013cc:	079d      	lsls	r5, r3, #30
  4013ce:	d1f8      	bne.n	4013c2 <memset+0x12>
  4013d0:	2c03      	cmp	r4, #3
  4013d2:	d92e      	bls.n	401432 <memset+0x82>
  4013d4:	b2cd      	uxtb	r5, r1
  4013d6:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4013da:	2c0f      	cmp	r4, #15
  4013dc:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4013e0:	d919      	bls.n	401416 <memset+0x66>
  4013e2:	f103 0210 	add.w	r2, r3, #16
  4013e6:	4626      	mov	r6, r4
  4013e8:	3e10      	subs	r6, #16
  4013ea:	2e0f      	cmp	r6, #15
  4013ec:	f842 5c10 	str.w	r5, [r2, #-16]
  4013f0:	f842 5c0c 	str.w	r5, [r2, #-12]
  4013f4:	f842 5c08 	str.w	r5, [r2, #-8]
  4013f8:	f842 5c04 	str.w	r5, [r2, #-4]
  4013fc:	f102 0210 	add.w	r2, r2, #16
  401400:	d8f2      	bhi.n	4013e8 <memset+0x38>
  401402:	f1a4 0210 	sub.w	r2, r4, #16
  401406:	f022 020f 	bic.w	r2, r2, #15
  40140a:	f004 040f 	and.w	r4, r4, #15
  40140e:	3210      	adds	r2, #16
  401410:	2c03      	cmp	r4, #3
  401412:	4413      	add	r3, r2
  401414:	d90d      	bls.n	401432 <memset+0x82>
  401416:	461e      	mov	r6, r3
  401418:	4622      	mov	r2, r4
  40141a:	3a04      	subs	r2, #4
  40141c:	2a03      	cmp	r2, #3
  40141e:	f846 5b04 	str.w	r5, [r6], #4
  401422:	d8fa      	bhi.n	40141a <memset+0x6a>
  401424:	1f22      	subs	r2, r4, #4
  401426:	f022 0203 	bic.w	r2, r2, #3
  40142a:	3204      	adds	r2, #4
  40142c:	4413      	add	r3, r2
  40142e:	f004 0403 	and.w	r4, r4, #3
  401432:	b12c      	cbz	r4, 401440 <memset+0x90>
  401434:	b2c9      	uxtb	r1, r1
  401436:	441c      	add	r4, r3
  401438:	f803 1b01 	strb.w	r1, [r3], #1
  40143c:	429c      	cmp	r4, r3
  40143e:	d1fb      	bne.n	401438 <memset+0x88>
  401440:	bc70      	pop	{r4, r5, r6}
  401442:	4770      	bx	lr
  401444:	4614      	mov	r4, r2
  401446:	4603      	mov	r3, r0
  401448:	e7c2      	b.n	4013d0 <memset+0x20>
  40144a:	bf00      	nop

0040144c <setbuf>:
  40144c:	2900      	cmp	r1, #0
  40144e:	bf0c      	ite	eq
  401450:	2202      	moveq	r2, #2
  401452:	2200      	movne	r2, #0
  401454:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401458:	f000 b800 	b.w	40145c <setvbuf>

0040145c <setvbuf>:
  40145c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401460:	4c61      	ldr	r4, [pc, #388]	; (4015e8 <setvbuf+0x18c>)
  401462:	6825      	ldr	r5, [r4, #0]
  401464:	b083      	sub	sp, #12
  401466:	4604      	mov	r4, r0
  401468:	460f      	mov	r7, r1
  40146a:	4690      	mov	r8, r2
  40146c:	461e      	mov	r6, r3
  40146e:	b115      	cbz	r5, 401476 <setvbuf+0x1a>
  401470:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401472:	2b00      	cmp	r3, #0
  401474:	d064      	beq.n	401540 <setvbuf+0xe4>
  401476:	f1b8 0f02 	cmp.w	r8, #2
  40147a:	d006      	beq.n	40148a <setvbuf+0x2e>
  40147c:	f1b8 0f01 	cmp.w	r8, #1
  401480:	f200 809f 	bhi.w	4015c2 <setvbuf+0x166>
  401484:	2e00      	cmp	r6, #0
  401486:	f2c0 809c 	blt.w	4015c2 <setvbuf+0x166>
  40148a:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40148c:	07d8      	lsls	r0, r3, #31
  40148e:	d534      	bpl.n	4014fa <setvbuf+0x9e>
  401490:	4621      	mov	r1, r4
  401492:	4628      	mov	r0, r5
  401494:	f000 f95a 	bl	40174c <_fflush_r>
  401498:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40149a:	b141      	cbz	r1, 4014ae <setvbuf+0x52>
  40149c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4014a0:	4299      	cmp	r1, r3
  4014a2:	d002      	beq.n	4014aa <setvbuf+0x4e>
  4014a4:	4628      	mov	r0, r5
  4014a6:	f000 fa4b 	bl	401940 <_free_r>
  4014aa:	2300      	movs	r3, #0
  4014ac:	6323      	str	r3, [r4, #48]	; 0x30
  4014ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4014b2:	2200      	movs	r2, #0
  4014b4:	61a2      	str	r2, [r4, #24]
  4014b6:	6062      	str	r2, [r4, #4]
  4014b8:	061a      	lsls	r2, r3, #24
  4014ba:	d43a      	bmi.n	401532 <setvbuf+0xd6>
  4014bc:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  4014c0:	f023 0303 	bic.w	r3, r3, #3
  4014c4:	f1b8 0f02 	cmp.w	r8, #2
  4014c8:	81a3      	strh	r3, [r4, #12]
  4014ca:	d01d      	beq.n	401508 <setvbuf+0xac>
  4014cc:	ab01      	add	r3, sp, #4
  4014ce:	466a      	mov	r2, sp
  4014d0:	4621      	mov	r1, r4
  4014d2:	4628      	mov	r0, r5
  4014d4:	f000 fb4c 	bl	401b70 <__swhatbuf_r>
  4014d8:	89a3      	ldrh	r3, [r4, #12]
  4014da:	4318      	orrs	r0, r3
  4014dc:	81a0      	strh	r0, [r4, #12]
  4014de:	2e00      	cmp	r6, #0
  4014e0:	d132      	bne.n	401548 <setvbuf+0xec>
  4014e2:	9e00      	ldr	r6, [sp, #0]
  4014e4:	4630      	mov	r0, r6
  4014e6:	f000 fb71 	bl	401bcc <malloc>
  4014ea:	4607      	mov	r7, r0
  4014ec:	2800      	cmp	r0, #0
  4014ee:	d06b      	beq.n	4015c8 <setvbuf+0x16c>
  4014f0:	89a3      	ldrh	r3, [r4, #12]
  4014f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4014f6:	81a3      	strh	r3, [r4, #12]
  4014f8:	e028      	b.n	40154c <setvbuf+0xf0>
  4014fa:	89a3      	ldrh	r3, [r4, #12]
  4014fc:	0599      	lsls	r1, r3, #22
  4014fe:	d4c7      	bmi.n	401490 <setvbuf+0x34>
  401500:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401502:	f000 fb31 	bl	401b68 <__retarget_lock_acquire_recursive>
  401506:	e7c3      	b.n	401490 <setvbuf+0x34>
  401508:	2500      	movs	r5, #0
  40150a:	6e61      	ldr	r1, [r4, #100]	; 0x64
  40150c:	2600      	movs	r6, #0
  40150e:	f104 0243 	add.w	r2, r4, #67	; 0x43
  401512:	f043 0302 	orr.w	r3, r3, #2
  401516:	2001      	movs	r0, #1
  401518:	60a6      	str	r6, [r4, #8]
  40151a:	07ce      	lsls	r6, r1, #31
  40151c:	81a3      	strh	r3, [r4, #12]
  40151e:	6022      	str	r2, [r4, #0]
  401520:	6122      	str	r2, [r4, #16]
  401522:	6160      	str	r0, [r4, #20]
  401524:	d401      	bmi.n	40152a <setvbuf+0xce>
  401526:	0598      	lsls	r0, r3, #22
  401528:	d53e      	bpl.n	4015a8 <setvbuf+0x14c>
  40152a:	4628      	mov	r0, r5
  40152c:	b003      	add	sp, #12
  40152e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401532:	6921      	ldr	r1, [r4, #16]
  401534:	4628      	mov	r0, r5
  401536:	f000 fa03 	bl	401940 <_free_r>
  40153a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40153e:	e7bd      	b.n	4014bc <setvbuf+0x60>
  401540:	4628      	mov	r0, r5
  401542:	f000 f95b 	bl	4017fc <__sinit>
  401546:	e796      	b.n	401476 <setvbuf+0x1a>
  401548:	2f00      	cmp	r7, #0
  40154a:	d0cb      	beq.n	4014e4 <setvbuf+0x88>
  40154c:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40154e:	2b00      	cmp	r3, #0
  401550:	d033      	beq.n	4015ba <setvbuf+0x15e>
  401552:	9b00      	ldr	r3, [sp, #0]
  401554:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  401558:	6027      	str	r7, [r4, #0]
  40155a:	429e      	cmp	r6, r3
  40155c:	bf1c      	itt	ne
  40155e:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  401562:	81a2      	strhne	r2, [r4, #12]
  401564:	f1b8 0f01 	cmp.w	r8, #1
  401568:	bf04      	itt	eq
  40156a:	f042 0201 	orreq.w	r2, r2, #1
  40156e:	81a2      	strheq	r2, [r4, #12]
  401570:	b292      	uxth	r2, r2
  401572:	f012 0308 	ands.w	r3, r2, #8
  401576:	6127      	str	r7, [r4, #16]
  401578:	6166      	str	r6, [r4, #20]
  40157a:	d00e      	beq.n	40159a <setvbuf+0x13e>
  40157c:	07d1      	lsls	r1, r2, #31
  40157e:	d51a      	bpl.n	4015b6 <setvbuf+0x15a>
  401580:	6e65      	ldr	r5, [r4, #100]	; 0x64
  401582:	4276      	negs	r6, r6
  401584:	2300      	movs	r3, #0
  401586:	f015 0501 	ands.w	r5, r5, #1
  40158a:	61a6      	str	r6, [r4, #24]
  40158c:	60a3      	str	r3, [r4, #8]
  40158e:	d009      	beq.n	4015a4 <setvbuf+0x148>
  401590:	2500      	movs	r5, #0
  401592:	4628      	mov	r0, r5
  401594:	b003      	add	sp, #12
  401596:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40159a:	60a3      	str	r3, [r4, #8]
  40159c:	6e65      	ldr	r5, [r4, #100]	; 0x64
  40159e:	f015 0501 	ands.w	r5, r5, #1
  4015a2:	d1f5      	bne.n	401590 <setvbuf+0x134>
  4015a4:	0593      	lsls	r3, r2, #22
  4015a6:	d4c0      	bmi.n	40152a <setvbuf+0xce>
  4015a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4015aa:	f000 fadf 	bl	401b6c <__retarget_lock_release_recursive>
  4015ae:	4628      	mov	r0, r5
  4015b0:	b003      	add	sp, #12
  4015b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4015b6:	60a6      	str	r6, [r4, #8]
  4015b8:	e7f0      	b.n	40159c <setvbuf+0x140>
  4015ba:	4628      	mov	r0, r5
  4015bc:	f000 f91e 	bl	4017fc <__sinit>
  4015c0:	e7c7      	b.n	401552 <setvbuf+0xf6>
  4015c2:	f04f 35ff 	mov.w	r5, #4294967295
  4015c6:	e7b0      	b.n	40152a <setvbuf+0xce>
  4015c8:	f8dd 9000 	ldr.w	r9, [sp]
  4015cc:	45b1      	cmp	r9, r6
  4015ce:	d004      	beq.n	4015da <setvbuf+0x17e>
  4015d0:	4648      	mov	r0, r9
  4015d2:	f000 fafb 	bl	401bcc <malloc>
  4015d6:	4607      	mov	r7, r0
  4015d8:	b920      	cbnz	r0, 4015e4 <setvbuf+0x188>
  4015da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4015de:	f04f 35ff 	mov.w	r5, #4294967295
  4015e2:	e792      	b.n	40150a <setvbuf+0xae>
  4015e4:	464e      	mov	r6, r9
  4015e6:	e783      	b.n	4014f0 <setvbuf+0x94>
  4015e8:	20000008 	.word	0x20000008

004015ec <register_fini>:
  4015ec:	4b02      	ldr	r3, [pc, #8]	; (4015f8 <register_fini+0xc>)
  4015ee:	b113      	cbz	r3, 4015f6 <register_fini+0xa>
  4015f0:	4802      	ldr	r0, [pc, #8]	; (4015fc <register_fini+0x10>)
  4015f2:	f000 b805 	b.w	401600 <atexit>
  4015f6:	4770      	bx	lr
  4015f8:	00000000 	.word	0x00000000
  4015fc:	0040186d 	.word	0x0040186d

00401600 <atexit>:
  401600:	2300      	movs	r3, #0
  401602:	4601      	mov	r1, r0
  401604:	461a      	mov	r2, r3
  401606:	4618      	mov	r0, r3
  401608:	f000 be10 	b.w	40222c <__register_exitproc>

0040160c <__sflush_r>:
  40160c:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  401610:	b29a      	uxth	r2, r3
  401612:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401616:	460d      	mov	r5, r1
  401618:	0711      	lsls	r1, r2, #28
  40161a:	4680      	mov	r8, r0
  40161c:	d43a      	bmi.n	401694 <__sflush_r+0x88>
  40161e:	686a      	ldr	r2, [r5, #4]
  401620:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  401624:	2a00      	cmp	r2, #0
  401626:	81ab      	strh	r3, [r5, #12]
  401628:	dd6f      	ble.n	40170a <__sflush_r+0xfe>
  40162a:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40162c:	2c00      	cmp	r4, #0
  40162e:	d049      	beq.n	4016c4 <__sflush_r+0xb8>
  401630:	2200      	movs	r2, #0
  401632:	b29b      	uxth	r3, r3
  401634:	f8d8 6000 	ldr.w	r6, [r8]
  401638:	f8c8 2000 	str.w	r2, [r8]
  40163c:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  401640:	d067      	beq.n	401712 <__sflush_r+0x106>
  401642:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  401644:	075f      	lsls	r7, r3, #29
  401646:	d505      	bpl.n	401654 <__sflush_r+0x48>
  401648:	6869      	ldr	r1, [r5, #4]
  40164a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40164c:	1a52      	subs	r2, r2, r1
  40164e:	b10b      	cbz	r3, 401654 <__sflush_r+0x48>
  401650:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  401652:	1ad2      	subs	r2, r2, r3
  401654:	2300      	movs	r3, #0
  401656:	69e9      	ldr	r1, [r5, #28]
  401658:	4640      	mov	r0, r8
  40165a:	47a0      	blx	r4
  40165c:	1c44      	adds	r4, r0, #1
  40165e:	d03c      	beq.n	4016da <__sflush_r+0xce>
  401660:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  401664:	692a      	ldr	r2, [r5, #16]
  401666:	602a      	str	r2, [r5, #0]
  401668:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40166c:	2200      	movs	r2, #0
  40166e:	81ab      	strh	r3, [r5, #12]
  401670:	04db      	lsls	r3, r3, #19
  401672:	606a      	str	r2, [r5, #4]
  401674:	d447      	bmi.n	401706 <__sflush_r+0xfa>
  401676:	6b29      	ldr	r1, [r5, #48]	; 0x30
  401678:	f8c8 6000 	str.w	r6, [r8]
  40167c:	b311      	cbz	r1, 4016c4 <__sflush_r+0xb8>
  40167e:	f105 0340 	add.w	r3, r5, #64	; 0x40
  401682:	4299      	cmp	r1, r3
  401684:	d002      	beq.n	40168c <__sflush_r+0x80>
  401686:	4640      	mov	r0, r8
  401688:	f000 f95a 	bl	401940 <_free_r>
  40168c:	2000      	movs	r0, #0
  40168e:	6328      	str	r0, [r5, #48]	; 0x30
  401690:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401694:	692e      	ldr	r6, [r5, #16]
  401696:	b1ae      	cbz	r6, 4016c4 <__sflush_r+0xb8>
  401698:	682c      	ldr	r4, [r5, #0]
  40169a:	602e      	str	r6, [r5, #0]
  40169c:	0791      	lsls	r1, r2, #30
  40169e:	bf0c      	ite	eq
  4016a0:	696b      	ldreq	r3, [r5, #20]
  4016a2:	2300      	movne	r3, #0
  4016a4:	1ba4      	subs	r4, r4, r6
  4016a6:	60ab      	str	r3, [r5, #8]
  4016a8:	e00a      	b.n	4016c0 <__sflush_r+0xb4>
  4016aa:	4623      	mov	r3, r4
  4016ac:	4632      	mov	r2, r6
  4016ae:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  4016b0:	69e9      	ldr	r1, [r5, #28]
  4016b2:	4640      	mov	r0, r8
  4016b4:	47b8      	blx	r7
  4016b6:	2800      	cmp	r0, #0
  4016b8:	eba4 0400 	sub.w	r4, r4, r0
  4016bc:	4406      	add	r6, r0
  4016be:	dd04      	ble.n	4016ca <__sflush_r+0xbe>
  4016c0:	2c00      	cmp	r4, #0
  4016c2:	dcf2      	bgt.n	4016aa <__sflush_r+0x9e>
  4016c4:	2000      	movs	r0, #0
  4016c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4016ca:	89ab      	ldrh	r3, [r5, #12]
  4016cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4016d0:	81ab      	strh	r3, [r5, #12]
  4016d2:	f04f 30ff 	mov.w	r0, #4294967295
  4016d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4016da:	f8d8 4000 	ldr.w	r4, [r8]
  4016de:	2c1d      	cmp	r4, #29
  4016e0:	d8f3      	bhi.n	4016ca <__sflush_r+0xbe>
  4016e2:	4b19      	ldr	r3, [pc, #100]	; (401748 <__sflush_r+0x13c>)
  4016e4:	40e3      	lsrs	r3, r4
  4016e6:	43db      	mvns	r3, r3
  4016e8:	f013 0301 	ands.w	r3, r3, #1
  4016ec:	d1ed      	bne.n	4016ca <__sflush_r+0xbe>
  4016ee:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  4016f2:	606b      	str	r3, [r5, #4]
  4016f4:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  4016f8:	6929      	ldr	r1, [r5, #16]
  4016fa:	81ab      	strh	r3, [r5, #12]
  4016fc:	04da      	lsls	r2, r3, #19
  4016fe:	6029      	str	r1, [r5, #0]
  401700:	d5b9      	bpl.n	401676 <__sflush_r+0x6a>
  401702:	2c00      	cmp	r4, #0
  401704:	d1b7      	bne.n	401676 <__sflush_r+0x6a>
  401706:	6528      	str	r0, [r5, #80]	; 0x50
  401708:	e7b5      	b.n	401676 <__sflush_r+0x6a>
  40170a:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  40170c:	2a00      	cmp	r2, #0
  40170e:	dc8c      	bgt.n	40162a <__sflush_r+0x1e>
  401710:	e7d8      	b.n	4016c4 <__sflush_r+0xb8>
  401712:	2301      	movs	r3, #1
  401714:	69e9      	ldr	r1, [r5, #28]
  401716:	4640      	mov	r0, r8
  401718:	47a0      	blx	r4
  40171a:	1c43      	adds	r3, r0, #1
  40171c:	4602      	mov	r2, r0
  40171e:	d002      	beq.n	401726 <__sflush_r+0x11a>
  401720:	89ab      	ldrh	r3, [r5, #12]
  401722:	6aac      	ldr	r4, [r5, #40]	; 0x28
  401724:	e78e      	b.n	401644 <__sflush_r+0x38>
  401726:	f8d8 3000 	ldr.w	r3, [r8]
  40172a:	2b00      	cmp	r3, #0
  40172c:	d0f8      	beq.n	401720 <__sflush_r+0x114>
  40172e:	2b1d      	cmp	r3, #29
  401730:	d001      	beq.n	401736 <__sflush_r+0x12a>
  401732:	2b16      	cmp	r3, #22
  401734:	d102      	bne.n	40173c <__sflush_r+0x130>
  401736:	f8c8 6000 	str.w	r6, [r8]
  40173a:	e7c3      	b.n	4016c4 <__sflush_r+0xb8>
  40173c:	89ab      	ldrh	r3, [r5, #12]
  40173e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401742:	81ab      	strh	r3, [r5, #12]
  401744:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401748:	20400001 	.word	0x20400001

0040174c <_fflush_r>:
  40174c:	b538      	push	{r3, r4, r5, lr}
  40174e:	460d      	mov	r5, r1
  401750:	4604      	mov	r4, r0
  401752:	b108      	cbz	r0, 401758 <_fflush_r+0xc>
  401754:	6b83      	ldr	r3, [r0, #56]	; 0x38
  401756:	b1bb      	cbz	r3, 401788 <_fflush_r+0x3c>
  401758:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  40175c:	b188      	cbz	r0, 401782 <_fflush_r+0x36>
  40175e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  401760:	07db      	lsls	r3, r3, #31
  401762:	d401      	bmi.n	401768 <_fflush_r+0x1c>
  401764:	0581      	lsls	r1, r0, #22
  401766:	d517      	bpl.n	401798 <_fflush_r+0x4c>
  401768:	4620      	mov	r0, r4
  40176a:	4629      	mov	r1, r5
  40176c:	f7ff ff4e 	bl	40160c <__sflush_r>
  401770:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  401772:	07da      	lsls	r2, r3, #31
  401774:	4604      	mov	r4, r0
  401776:	d402      	bmi.n	40177e <_fflush_r+0x32>
  401778:	89ab      	ldrh	r3, [r5, #12]
  40177a:	059b      	lsls	r3, r3, #22
  40177c:	d507      	bpl.n	40178e <_fflush_r+0x42>
  40177e:	4620      	mov	r0, r4
  401780:	bd38      	pop	{r3, r4, r5, pc}
  401782:	4604      	mov	r4, r0
  401784:	4620      	mov	r0, r4
  401786:	bd38      	pop	{r3, r4, r5, pc}
  401788:	f000 f838 	bl	4017fc <__sinit>
  40178c:	e7e4      	b.n	401758 <_fflush_r+0xc>
  40178e:	6da8      	ldr	r0, [r5, #88]	; 0x58
  401790:	f000 f9ec 	bl	401b6c <__retarget_lock_release_recursive>
  401794:	4620      	mov	r0, r4
  401796:	bd38      	pop	{r3, r4, r5, pc}
  401798:	6da8      	ldr	r0, [r5, #88]	; 0x58
  40179a:	f000 f9e5 	bl	401b68 <__retarget_lock_acquire_recursive>
  40179e:	e7e3      	b.n	401768 <_fflush_r+0x1c>

004017a0 <_cleanup_r>:
  4017a0:	4901      	ldr	r1, [pc, #4]	; (4017a8 <_cleanup_r+0x8>)
  4017a2:	f000 b9b3 	b.w	401b0c <_fwalk_reent>
  4017a6:	bf00      	nop
  4017a8:	00402315 	.word	0x00402315

004017ac <std.isra.0>:
  4017ac:	b510      	push	{r4, lr}
  4017ae:	2300      	movs	r3, #0
  4017b0:	4604      	mov	r4, r0
  4017b2:	8181      	strh	r1, [r0, #12]
  4017b4:	81c2      	strh	r2, [r0, #14]
  4017b6:	6003      	str	r3, [r0, #0]
  4017b8:	6043      	str	r3, [r0, #4]
  4017ba:	6083      	str	r3, [r0, #8]
  4017bc:	6643      	str	r3, [r0, #100]	; 0x64
  4017be:	6103      	str	r3, [r0, #16]
  4017c0:	6143      	str	r3, [r0, #20]
  4017c2:	6183      	str	r3, [r0, #24]
  4017c4:	4619      	mov	r1, r3
  4017c6:	2208      	movs	r2, #8
  4017c8:	305c      	adds	r0, #92	; 0x5c
  4017ca:	f7ff fdf1 	bl	4013b0 <memset>
  4017ce:	4807      	ldr	r0, [pc, #28]	; (4017ec <std.isra.0+0x40>)
  4017d0:	4907      	ldr	r1, [pc, #28]	; (4017f0 <std.isra.0+0x44>)
  4017d2:	4a08      	ldr	r2, [pc, #32]	; (4017f4 <std.isra.0+0x48>)
  4017d4:	4b08      	ldr	r3, [pc, #32]	; (4017f8 <std.isra.0+0x4c>)
  4017d6:	6220      	str	r0, [r4, #32]
  4017d8:	61e4      	str	r4, [r4, #28]
  4017da:	6261      	str	r1, [r4, #36]	; 0x24
  4017dc:	62a2      	str	r2, [r4, #40]	; 0x28
  4017de:	62e3      	str	r3, [r4, #44]	; 0x2c
  4017e0:	f104 0058 	add.w	r0, r4, #88	; 0x58
  4017e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4017e8:	f000 b9ba 	b.w	401b60 <__retarget_lock_init_recursive>
  4017ec:	00402179 	.word	0x00402179
  4017f0:	0040219d 	.word	0x0040219d
  4017f4:	004021d9 	.word	0x004021d9
  4017f8:	004021f9 	.word	0x004021f9

004017fc <__sinit>:
  4017fc:	b510      	push	{r4, lr}
  4017fe:	4604      	mov	r4, r0
  401800:	4812      	ldr	r0, [pc, #72]	; (40184c <__sinit+0x50>)
  401802:	f000 f9b1 	bl	401b68 <__retarget_lock_acquire_recursive>
  401806:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401808:	b9d2      	cbnz	r2, 401840 <__sinit+0x44>
  40180a:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  40180e:	4810      	ldr	r0, [pc, #64]	; (401850 <__sinit+0x54>)
  401810:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  401814:	2103      	movs	r1, #3
  401816:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  40181a:	63e0      	str	r0, [r4, #60]	; 0x3c
  40181c:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  401820:	6860      	ldr	r0, [r4, #4]
  401822:	2104      	movs	r1, #4
  401824:	f7ff ffc2 	bl	4017ac <std.isra.0>
  401828:	2201      	movs	r2, #1
  40182a:	2109      	movs	r1, #9
  40182c:	68a0      	ldr	r0, [r4, #8]
  40182e:	f7ff ffbd 	bl	4017ac <std.isra.0>
  401832:	2202      	movs	r2, #2
  401834:	2112      	movs	r1, #18
  401836:	68e0      	ldr	r0, [r4, #12]
  401838:	f7ff ffb8 	bl	4017ac <std.isra.0>
  40183c:	2301      	movs	r3, #1
  40183e:	63a3      	str	r3, [r4, #56]	; 0x38
  401840:	4802      	ldr	r0, [pc, #8]	; (40184c <__sinit+0x50>)
  401842:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  401846:	f000 b991 	b.w	401b6c <__retarget_lock_release_recursive>
  40184a:	bf00      	nop
  40184c:	20005820 	.word	0x20005820
  401850:	004017a1 	.word	0x004017a1

00401854 <__sfp_lock_acquire>:
  401854:	4801      	ldr	r0, [pc, #4]	; (40185c <__sfp_lock_acquire+0x8>)
  401856:	f000 b987 	b.w	401b68 <__retarget_lock_acquire_recursive>
  40185a:	bf00      	nop
  40185c:	20005834 	.word	0x20005834

00401860 <__sfp_lock_release>:
  401860:	4801      	ldr	r0, [pc, #4]	; (401868 <__sfp_lock_release+0x8>)
  401862:	f000 b983 	b.w	401b6c <__retarget_lock_release_recursive>
  401866:	bf00      	nop
  401868:	20005834 	.word	0x20005834

0040186c <__libc_fini_array>:
  40186c:	b538      	push	{r3, r4, r5, lr}
  40186e:	4c0a      	ldr	r4, [pc, #40]	; (401898 <__libc_fini_array+0x2c>)
  401870:	4d0a      	ldr	r5, [pc, #40]	; (40189c <__libc_fini_array+0x30>)
  401872:	1b64      	subs	r4, r4, r5
  401874:	10a4      	asrs	r4, r4, #2
  401876:	d00a      	beq.n	40188e <__libc_fini_array+0x22>
  401878:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  40187c:	3b01      	subs	r3, #1
  40187e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  401882:	3c01      	subs	r4, #1
  401884:	f855 3904 	ldr.w	r3, [r5], #-4
  401888:	4798      	blx	r3
  40188a:	2c00      	cmp	r4, #0
  40188c:	d1f9      	bne.n	401882 <__libc_fini_array+0x16>
  40188e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  401892:	f000 bded 	b.w	402470 <_fini>
  401896:	bf00      	nop
  401898:	00402480 	.word	0x00402480
  40189c:	0040247c 	.word	0x0040247c

004018a0 <_malloc_trim_r>:
  4018a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4018a2:	4f24      	ldr	r7, [pc, #144]	; (401934 <_malloc_trim_r+0x94>)
  4018a4:	460c      	mov	r4, r1
  4018a6:	4606      	mov	r6, r0
  4018a8:	f000 fc48 	bl	40213c <__malloc_lock>
  4018ac:	68bb      	ldr	r3, [r7, #8]
  4018ae:	685d      	ldr	r5, [r3, #4]
  4018b0:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  4018b4:	310f      	adds	r1, #15
  4018b6:	f025 0503 	bic.w	r5, r5, #3
  4018ba:	4429      	add	r1, r5
  4018bc:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4018c0:	f021 010f 	bic.w	r1, r1, #15
  4018c4:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4018c8:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4018cc:	db07      	blt.n	4018de <_malloc_trim_r+0x3e>
  4018ce:	2100      	movs	r1, #0
  4018d0:	4630      	mov	r0, r6
  4018d2:	f000 fc3f 	bl	402154 <_sbrk_r>
  4018d6:	68bb      	ldr	r3, [r7, #8]
  4018d8:	442b      	add	r3, r5
  4018da:	4298      	cmp	r0, r3
  4018dc:	d004      	beq.n	4018e8 <_malloc_trim_r+0x48>
  4018de:	4630      	mov	r0, r6
  4018e0:	f000 fc32 	bl	402148 <__malloc_unlock>
  4018e4:	2000      	movs	r0, #0
  4018e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4018e8:	4261      	negs	r1, r4
  4018ea:	4630      	mov	r0, r6
  4018ec:	f000 fc32 	bl	402154 <_sbrk_r>
  4018f0:	3001      	adds	r0, #1
  4018f2:	d00d      	beq.n	401910 <_malloc_trim_r+0x70>
  4018f4:	4b10      	ldr	r3, [pc, #64]	; (401938 <_malloc_trim_r+0x98>)
  4018f6:	68ba      	ldr	r2, [r7, #8]
  4018f8:	6819      	ldr	r1, [r3, #0]
  4018fa:	1b2d      	subs	r5, r5, r4
  4018fc:	f045 0501 	orr.w	r5, r5, #1
  401900:	4630      	mov	r0, r6
  401902:	1b09      	subs	r1, r1, r4
  401904:	6055      	str	r5, [r2, #4]
  401906:	6019      	str	r1, [r3, #0]
  401908:	f000 fc1e 	bl	402148 <__malloc_unlock>
  40190c:	2001      	movs	r0, #1
  40190e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401910:	2100      	movs	r1, #0
  401912:	4630      	mov	r0, r6
  401914:	f000 fc1e 	bl	402154 <_sbrk_r>
  401918:	68ba      	ldr	r2, [r7, #8]
  40191a:	1a83      	subs	r3, r0, r2
  40191c:	2b0f      	cmp	r3, #15
  40191e:	ddde      	ble.n	4018de <_malloc_trim_r+0x3e>
  401920:	4c06      	ldr	r4, [pc, #24]	; (40193c <_malloc_trim_r+0x9c>)
  401922:	4905      	ldr	r1, [pc, #20]	; (401938 <_malloc_trim_r+0x98>)
  401924:	6824      	ldr	r4, [r4, #0]
  401926:	f043 0301 	orr.w	r3, r3, #1
  40192a:	1b00      	subs	r0, r0, r4
  40192c:	6053      	str	r3, [r2, #4]
  40192e:	6008      	str	r0, [r1, #0]
  401930:	e7d5      	b.n	4018de <_malloc_trim_r+0x3e>
  401932:	bf00      	nop
  401934:	2000043c 	.word	0x2000043c
  401938:	2000570c 	.word	0x2000570c
  40193c:	20000844 	.word	0x20000844

00401940 <_free_r>:
  401940:	2900      	cmp	r1, #0
  401942:	d044      	beq.n	4019ce <_free_r+0x8e>
  401944:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401948:	460d      	mov	r5, r1
  40194a:	4680      	mov	r8, r0
  40194c:	f000 fbf6 	bl	40213c <__malloc_lock>
  401950:	f855 7c04 	ldr.w	r7, [r5, #-4]
  401954:	4969      	ldr	r1, [pc, #420]	; (401afc <_free_r+0x1bc>)
  401956:	f027 0301 	bic.w	r3, r7, #1
  40195a:	f1a5 0408 	sub.w	r4, r5, #8
  40195e:	18e2      	adds	r2, r4, r3
  401960:	688e      	ldr	r6, [r1, #8]
  401962:	6850      	ldr	r0, [r2, #4]
  401964:	42b2      	cmp	r2, r6
  401966:	f020 0003 	bic.w	r0, r0, #3
  40196a:	d05e      	beq.n	401a2a <_free_r+0xea>
  40196c:	07fe      	lsls	r6, r7, #31
  40196e:	6050      	str	r0, [r2, #4]
  401970:	d40b      	bmi.n	40198a <_free_r+0x4a>
  401972:	f855 7c08 	ldr.w	r7, [r5, #-8]
  401976:	1be4      	subs	r4, r4, r7
  401978:	f101 0e08 	add.w	lr, r1, #8
  40197c:	68a5      	ldr	r5, [r4, #8]
  40197e:	4575      	cmp	r5, lr
  401980:	443b      	add	r3, r7
  401982:	d06d      	beq.n	401a60 <_free_r+0x120>
  401984:	68e7      	ldr	r7, [r4, #12]
  401986:	60ef      	str	r7, [r5, #12]
  401988:	60bd      	str	r5, [r7, #8]
  40198a:	1815      	adds	r5, r2, r0
  40198c:	686d      	ldr	r5, [r5, #4]
  40198e:	07ed      	lsls	r5, r5, #31
  401990:	d53e      	bpl.n	401a10 <_free_r+0xd0>
  401992:	f043 0201 	orr.w	r2, r3, #1
  401996:	6062      	str	r2, [r4, #4]
  401998:	50e3      	str	r3, [r4, r3]
  40199a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40199e:	d217      	bcs.n	4019d0 <_free_r+0x90>
  4019a0:	08db      	lsrs	r3, r3, #3
  4019a2:	1c58      	adds	r0, r3, #1
  4019a4:	109a      	asrs	r2, r3, #2
  4019a6:	684d      	ldr	r5, [r1, #4]
  4019a8:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  4019ac:	60a7      	str	r7, [r4, #8]
  4019ae:	2301      	movs	r3, #1
  4019b0:	4093      	lsls	r3, r2
  4019b2:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  4019b6:	432b      	orrs	r3, r5
  4019b8:	3a08      	subs	r2, #8
  4019ba:	60e2      	str	r2, [r4, #12]
  4019bc:	604b      	str	r3, [r1, #4]
  4019be:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  4019c2:	60fc      	str	r4, [r7, #12]
  4019c4:	4640      	mov	r0, r8
  4019c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4019ca:	f000 bbbd 	b.w	402148 <__malloc_unlock>
  4019ce:	4770      	bx	lr
  4019d0:	0a5a      	lsrs	r2, r3, #9
  4019d2:	2a04      	cmp	r2, #4
  4019d4:	d852      	bhi.n	401a7c <_free_r+0x13c>
  4019d6:	099a      	lsrs	r2, r3, #6
  4019d8:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4019dc:	00ff      	lsls	r7, r7, #3
  4019de:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4019e2:	19c8      	adds	r0, r1, r7
  4019e4:	59ca      	ldr	r2, [r1, r7]
  4019e6:	3808      	subs	r0, #8
  4019e8:	4290      	cmp	r0, r2
  4019ea:	d04f      	beq.n	401a8c <_free_r+0x14c>
  4019ec:	6851      	ldr	r1, [r2, #4]
  4019ee:	f021 0103 	bic.w	r1, r1, #3
  4019f2:	428b      	cmp	r3, r1
  4019f4:	d232      	bcs.n	401a5c <_free_r+0x11c>
  4019f6:	6892      	ldr	r2, [r2, #8]
  4019f8:	4290      	cmp	r0, r2
  4019fa:	d1f7      	bne.n	4019ec <_free_r+0xac>
  4019fc:	68c3      	ldr	r3, [r0, #12]
  4019fe:	60a0      	str	r0, [r4, #8]
  401a00:	60e3      	str	r3, [r4, #12]
  401a02:	609c      	str	r4, [r3, #8]
  401a04:	60c4      	str	r4, [r0, #12]
  401a06:	4640      	mov	r0, r8
  401a08:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  401a0c:	f000 bb9c 	b.w	402148 <__malloc_unlock>
  401a10:	6895      	ldr	r5, [r2, #8]
  401a12:	4f3b      	ldr	r7, [pc, #236]	; (401b00 <_free_r+0x1c0>)
  401a14:	42bd      	cmp	r5, r7
  401a16:	4403      	add	r3, r0
  401a18:	d040      	beq.n	401a9c <_free_r+0x15c>
  401a1a:	68d0      	ldr	r0, [r2, #12]
  401a1c:	60e8      	str	r0, [r5, #12]
  401a1e:	f043 0201 	orr.w	r2, r3, #1
  401a22:	6085      	str	r5, [r0, #8]
  401a24:	6062      	str	r2, [r4, #4]
  401a26:	50e3      	str	r3, [r4, r3]
  401a28:	e7b7      	b.n	40199a <_free_r+0x5a>
  401a2a:	07ff      	lsls	r7, r7, #31
  401a2c:	4403      	add	r3, r0
  401a2e:	d407      	bmi.n	401a40 <_free_r+0x100>
  401a30:	f855 2c08 	ldr.w	r2, [r5, #-8]
  401a34:	1aa4      	subs	r4, r4, r2
  401a36:	4413      	add	r3, r2
  401a38:	68a0      	ldr	r0, [r4, #8]
  401a3a:	68e2      	ldr	r2, [r4, #12]
  401a3c:	60c2      	str	r2, [r0, #12]
  401a3e:	6090      	str	r0, [r2, #8]
  401a40:	4a30      	ldr	r2, [pc, #192]	; (401b04 <_free_r+0x1c4>)
  401a42:	6812      	ldr	r2, [r2, #0]
  401a44:	f043 0001 	orr.w	r0, r3, #1
  401a48:	4293      	cmp	r3, r2
  401a4a:	6060      	str	r0, [r4, #4]
  401a4c:	608c      	str	r4, [r1, #8]
  401a4e:	d3b9      	bcc.n	4019c4 <_free_r+0x84>
  401a50:	4b2d      	ldr	r3, [pc, #180]	; (401b08 <_free_r+0x1c8>)
  401a52:	4640      	mov	r0, r8
  401a54:	6819      	ldr	r1, [r3, #0]
  401a56:	f7ff ff23 	bl	4018a0 <_malloc_trim_r>
  401a5a:	e7b3      	b.n	4019c4 <_free_r+0x84>
  401a5c:	4610      	mov	r0, r2
  401a5e:	e7cd      	b.n	4019fc <_free_r+0xbc>
  401a60:	1811      	adds	r1, r2, r0
  401a62:	6849      	ldr	r1, [r1, #4]
  401a64:	07c9      	lsls	r1, r1, #31
  401a66:	d444      	bmi.n	401af2 <_free_r+0x1b2>
  401a68:	6891      	ldr	r1, [r2, #8]
  401a6a:	68d2      	ldr	r2, [r2, #12]
  401a6c:	60ca      	str	r2, [r1, #12]
  401a6e:	4403      	add	r3, r0
  401a70:	f043 0001 	orr.w	r0, r3, #1
  401a74:	6091      	str	r1, [r2, #8]
  401a76:	6060      	str	r0, [r4, #4]
  401a78:	50e3      	str	r3, [r4, r3]
  401a7a:	e7a3      	b.n	4019c4 <_free_r+0x84>
  401a7c:	2a14      	cmp	r2, #20
  401a7e:	d816      	bhi.n	401aae <_free_r+0x16e>
  401a80:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  401a84:	00ff      	lsls	r7, r7, #3
  401a86:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  401a8a:	e7aa      	b.n	4019e2 <_free_r+0xa2>
  401a8c:	10aa      	asrs	r2, r5, #2
  401a8e:	2301      	movs	r3, #1
  401a90:	684d      	ldr	r5, [r1, #4]
  401a92:	4093      	lsls	r3, r2
  401a94:	432b      	orrs	r3, r5
  401a96:	604b      	str	r3, [r1, #4]
  401a98:	4603      	mov	r3, r0
  401a9a:	e7b0      	b.n	4019fe <_free_r+0xbe>
  401a9c:	f043 0201 	orr.w	r2, r3, #1
  401aa0:	614c      	str	r4, [r1, #20]
  401aa2:	610c      	str	r4, [r1, #16]
  401aa4:	60e5      	str	r5, [r4, #12]
  401aa6:	60a5      	str	r5, [r4, #8]
  401aa8:	6062      	str	r2, [r4, #4]
  401aaa:	50e3      	str	r3, [r4, r3]
  401aac:	e78a      	b.n	4019c4 <_free_r+0x84>
  401aae:	2a54      	cmp	r2, #84	; 0x54
  401ab0:	d806      	bhi.n	401ac0 <_free_r+0x180>
  401ab2:	0b1a      	lsrs	r2, r3, #12
  401ab4:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  401ab8:	00ff      	lsls	r7, r7, #3
  401aba:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  401abe:	e790      	b.n	4019e2 <_free_r+0xa2>
  401ac0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  401ac4:	d806      	bhi.n	401ad4 <_free_r+0x194>
  401ac6:	0bda      	lsrs	r2, r3, #15
  401ac8:	f102 0778 	add.w	r7, r2, #120	; 0x78
  401acc:	00ff      	lsls	r7, r7, #3
  401ace:	f102 0577 	add.w	r5, r2, #119	; 0x77
  401ad2:	e786      	b.n	4019e2 <_free_r+0xa2>
  401ad4:	f240 5054 	movw	r0, #1364	; 0x554
  401ad8:	4282      	cmp	r2, r0
  401ada:	d806      	bhi.n	401aea <_free_r+0x1aa>
  401adc:	0c9a      	lsrs	r2, r3, #18
  401ade:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  401ae2:	00ff      	lsls	r7, r7, #3
  401ae4:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  401ae8:	e77b      	b.n	4019e2 <_free_r+0xa2>
  401aea:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  401aee:	257e      	movs	r5, #126	; 0x7e
  401af0:	e777      	b.n	4019e2 <_free_r+0xa2>
  401af2:	f043 0101 	orr.w	r1, r3, #1
  401af6:	6061      	str	r1, [r4, #4]
  401af8:	6013      	str	r3, [r2, #0]
  401afa:	e763      	b.n	4019c4 <_free_r+0x84>
  401afc:	2000043c 	.word	0x2000043c
  401b00:	20000444 	.word	0x20000444
  401b04:	20000848 	.word	0x20000848
  401b08:	2000573c 	.word	0x2000573c

00401b0c <_fwalk_reent>:
  401b0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401b10:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  401b14:	d01f      	beq.n	401b56 <_fwalk_reent+0x4a>
  401b16:	4688      	mov	r8, r1
  401b18:	4606      	mov	r6, r0
  401b1a:	f04f 0900 	mov.w	r9, #0
  401b1e:	687d      	ldr	r5, [r7, #4]
  401b20:	68bc      	ldr	r4, [r7, #8]
  401b22:	3d01      	subs	r5, #1
  401b24:	d411      	bmi.n	401b4a <_fwalk_reent+0x3e>
  401b26:	89a3      	ldrh	r3, [r4, #12]
  401b28:	2b01      	cmp	r3, #1
  401b2a:	f105 35ff 	add.w	r5, r5, #4294967295
  401b2e:	d908      	bls.n	401b42 <_fwalk_reent+0x36>
  401b30:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  401b34:	3301      	adds	r3, #1
  401b36:	4621      	mov	r1, r4
  401b38:	4630      	mov	r0, r6
  401b3a:	d002      	beq.n	401b42 <_fwalk_reent+0x36>
  401b3c:	47c0      	blx	r8
  401b3e:	ea49 0900 	orr.w	r9, r9, r0
  401b42:	1c6b      	adds	r3, r5, #1
  401b44:	f104 0468 	add.w	r4, r4, #104	; 0x68
  401b48:	d1ed      	bne.n	401b26 <_fwalk_reent+0x1a>
  401b4a:	683f      	ldr	r7, [r7, #0]
  401b4c:	2f00      	cmp	r7, #0
  401b4e:	d1e6      	bne.n	401b1e <_fwalk_reent+0x12>
  401b50:	4648      	mov	r0, r9
  401b52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401b56:	46b9      	mov	r9, r7
  401b58:	4648      	mov	r0, r9
  401b5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401b5e:	bf00      	nop

00401b60 <__retarget_lock_init_recursive>:
  401b60:	4770      	bx	lr
  401b62:	bf00      	nop

00401b64 <__retarget_lock_close_recursive>:
  401b64:	4770      	bx	lr
  401b66:	bf00      	nop

00401b68 <__retarget_lock_acquire_recursive>:
  401b68:	4770      	bx	lr
  401b6a:	bf00      	nop

00401b6c <__retarget_lock_release_recursive>:
  401b6c:	4770      	bx	lr
  401b6e:	bf00      	nop

00401b70 <__swhatbuf_r>:
  401b70:	b570      	push	{r4, r5, r6, lr}
  401b72:	460c      	mov	r4, r1
  401b74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  401b78:	2900      	cmp	r1, #0
  401b7a:	b090      	sub	sp, #64	; 0x40
  401b7c:	4615      	mov	r5, r2
  401b7e:	461e      	mov	r6, r3
  401b80:	db14      	blt.n	401bac <__swhatbuf_r+0x3c>
  401b82:	aa01      	add	r2, sp, #4
  401b84:	f000 fc28 	bl	4023d8 <_fstat_r>
  401b88:	2800      	cmp	r0, #0
  401b8a:	db0f      	blt.n	401bac <__swhatbuf_r+0x3c>
  401b8c:	9a02      	ldr	r2, [sp, #8]
  401b8e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  401b92:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  401b96:	fab2 f282 	clz	r2, r2
  401b9a:	0952      	lsrs	r2, r2, #5
  401b9c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401ba0:	f44f 6000 	mov.w	r0, #2048	; 0x800
  401ba4:	6032      	str	r2, [r6, #0]
  401ba6:	602b      	str	r3, [r5, #0]
  401ba8:	b010      	add	sp, #64	; 0x40
  401baa:	bd70      	pop	{r4, r5, r6, pc}
  401bac:	89a2      	ldrh	r2, [r4, #12]
  401bae:	2300      	movs	r3, #0
  401bb0:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  401bb4:	6033      	str	r3, [r6, #0]
  401bb6:	d004      	beq.n	401bc2 <__swhatbuf_r+0x52>
  401bb8:	2240      	movs	r2, #64	; 0x40
  401bba:	4618      	mov	r0, r3
  401bbc:	602a      	str	r2, [r5, #0]
  401bbe:	b010      	add	sp, #64	; 0x40
  401bc0:	bd70      	pop	{r4, r5, r6, pc}
  401bc2:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401bc6:	602b      	str	r3, [r5, #0]
  401bc8:	b010      	add	sp, #64	; 0x40
  401bca:	bd70      	pop	{r4, r5, r6, pc}

00401bcc <malloc>:
  401bcc:	4b02      	ldr	r3, [pc, #8]	; (401bd8 <malloc+0xc>)
  401bce:	4601      	mov	r1, r0
  401bd0:	6818      	ldr	r0, [r3, #0]
  401bd2:	f000 b803 	b.w	401bdc <_malloc_r>
  401bd6:	bf00      	nop
  401bd8:	20000008 	.word	0x20000008

00401bdc <_malloc_r>:
  401bdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401be0:	f101 060b 	add.w	r6, r1, #11
  401be4:	2e16      	cmp	r6, #22
  401be6:	b083      	sub	sp, #12
  401be8:	4605      	mov	r5, r0
  401bea:	f240 809e 	bls.w	401d2a <_malloc_r+0x14e>
  401bee:	f036 0607 	bics.w	r6, r6, #7
  401bf2:	f100 80bd 	bmi.w	401d70 <_malloc_r+0x194>
  401bf6:	42b1      	cmp	r1, r6
  401bf8:	f200 80ba 	bhi.w	401d70 <_malloc_r+0x194>
  401bfc:	f000 fa9e 	bl	40213c <__malloc_lock>
  401c00:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  401c04:	f0c0 8293 	bcc.w	40212e <_malloc_r+0x552>
  401c08:	0a73      	lsrs	r3, r6, #9
  401c0a:	f000 80b8 	beq.w	401d7e <_malloc_r+0x1a2>
  401c0e:	2b04      	cmp	r3, #4
  401c10:	f200 8179 	bhi.w	401f06 <_malloc_r+0x32a>
  401c14:	09b3      	lsrs	r3, r6, #6
  401c16:	f103 0039 	add.w	r0, r3, #57	; 0x39
  401c1a:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  401c1e:	00c3      	lsls	r3, r0, #3
  401c20:	4fbf      	ldr	r7, [pc, #764]	; (401f20 <_malloc_r+0x344>)
  401c22:	443b      	add	r3, r7
  401c24:	f1a3 0108 	sub.w	r1, r3, #8
  401c28:	685c      	ldr	r4, [r3, #4]
  401c2a:	42a1      	cmp	r1, r4
  401c2c:	d106      	bne.n	401c3c <_malloc_r+0x60>
  401c2e:	e00c      	b.n	401c4a <_malloc_r+0x6e>
  401c30:	2a00      	cmp	r2, #0
  401c32:	f280 80aa 	bge.w	401d8a <_malloc_r+0x1ae>
  401c36:	68e4      	ldr	r4, [r4, #12]
  401c38:	42a1      	cmp	r1, r4
  401c3a:	d006      	beq.n	401c4a <_malloc_r+0x6e>
  401c3c:	6863      	ldr	r3, [r4, #4]
  401c3e:	f023 0303 	bic.w	r3, r3, #3
  401c42:	1b9a      	subs	r2, r3, r6
  401c44:	2a0f      	cmp	r2, #15
  401c46:	ddf3      	ble.n	401c30 <_malloc_r+0x54>
  401c48:	4670      	mov	r0, lr
  401c4a:	693c      	ldr	r4, [r7, #16]
  401c4c:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 401f34 <_malloc_r+0x358>
  401c50:	4574      	cmp	r4, lr
  401c52:	f000 81ab 	beq.w	401fac <_malloc_r+0x3d0>
  401c56:	6863      	ldr	r3, [r4, #4]
  401c58:	f023 0303 	bic.w	r3, r3, #3
  401c5c:	1b9a      	subs	r2, r3, r6
  401c5e:	2a0f      	cmp	r2, #15
  401c60:	f300 8190 	bgt.w	401f84 <_malloc_r+0x3a8>
  401c64:	2a00      	cmp	r2, #0
  401c66:	f8c7 e014 	str.w	lr, [r7, #20]
  401c6a:	f8c7 e010 	str.w	lr, [r7, #16]
  401c6e:	f280 809d 	bge.w	401dac <_malloc_r+0x1d0>
  401c72:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  401c76:	f080 8161 	bcs.w	401f3c <_malloc_r+0x360>
  401c7a:	08db      	lsrs	r3, r3, #3
  401c7c:	f103 0c01 	add.w	ip, r3, #1
  401c80:	1099      	asrs	r1, r3, #2
  401c82:	687a      	ldr	r2, [r7, #4]
  401c84:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  401c88:	f8c4 8008 	str.w	r8, [r4, #8]
  401c8c:	2301      	movs	r3, #1
  401c8e:	408b      	lsls	r3, r1
  401c90:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  401c94:	4313      	orrs	r3, r2
  401c96:	3908      	subs	r1, #8
  401c98:	60e1      	str	r1, [r4, #12]
  401c9a:	607b      	str	r3, [r7, #4]
  401c9c:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  401ca0:	f8c8 400c 	str.w	r4, [r8, #12]
  401ca4:	1082      	asrs	r2, r0, #2
  401ca6:	2401      	movs	r4, #1
  401ca8:	4094      	lsls	r4, r2
  401caa:	429c      	cmp	r4, r3
  401cac:	f200 808b 	bhi.w	401dc6 <_malloc_r+0x1ea>
  401cb0:	421c      	tst	r4, r3
  401cb2:	d106      	bne.n	401cc2 <_malloc_r+0xe6>
  401cb4:	f020 0003 	bic.w	r0, r0, #3
  401cb8:	0064      	lsls	r4, r4, #1
  401cba:	421c      	tst	r4, r3
  401cbc:	f100 0004 	add.w	r0, r0, #4
  401cc0:	d0fa      	beq.n	401cb8 <_malloc_r+0xdc>
  401cc2:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  401cc6:	46cc      	mov	ip, r9
  401cc8:	4680      	mov	r8, r0
  401cca:	f8dc 300c 	ldr.w	r3, [ip, #12]
  401cce:	459c      	cmp	ip, r3
  401cd0:	d107      	bne.n	401ce2 <_malloc_r+0x106>
  401cd2:	e16d      	b.n	401fb0 <_malloc_r+0x3d4>
  401cd4:	2a00      	cmp	r2, #0
  401cd6:	f280 817b 	bge.w	401fd0 <_malloc_r+0x3f4>
  401cda:	68db      	ldr	r3, [r3, #12]
  401cdc:	459c      	cmp	ip, r3
  401cde:	f000 8167 	beq.w	401fb0 <_malloc_r+0x3d4>
  401ce2:	6859      	ldr	r1, [r3, #4]
  401ce4:	f021 0103 	bic.w	r1, r1, #3
  401ce8:	1b8a      	subs	r2, r1, r6
  401cea:	2a0f      	cmp	r2, #15
  401cec:	ddf2      	ble.n	401cd4 <_malloc_r+0xf8>
  401cee:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  401cf2:	f8d3 8008 	ldr.w	r8, [r3, #8]
  401cf6:	9300      	str	r3, [sp, #0]
  401cf8:	199c      	adds	r4, r3, r6
  401cfa:	4628      	mov	r0, r5
  401cfc:	f046 0601 	orr.w	r6, r6, #1
  401d00:	f042 0501 	orr.w	r5, r2, #1
  401d04:	605e      	str	r6, [r3, #4]
  401d06:	f8c8 c00c 	str.w	ip, [r8, #12]
  401d0a:	f8cc 8008 	str.w	r8, [ip, #8]
  401d0e:	617c      	str	r4, [r7, #20]
  401d10:	613c      	str	r4, [r7, #16]
  401d12:	f8c4 e00c 	str.w	lr, [r4, #12]
  401d16:	f8c4 e008 	str.w	lr, [r4, #8]
  401d1a:	6065      	str	r5, [r4, #4]
  401d1c:	505a      	str	r2, [r3, r1]
  401d1e:	f000 fa13 	bl	402148 <__malloc_unlock>
  401d22:	9b00      	ldr	r3, [sp, #0]
  401d24:	f103 0408 	add.w	r4, r3, #8
  401d28:	e01e      	b.n	401d68 <_malloc_r+0x18c>
  401d2a:	2910      	cmp	r1, #16
  401d2c:	d820      	bhi.n	401d70 <_malloc_r+0x194>
  401d2e:	f000 fa05 	bl	40213c <__malloc_lock>
  401d32:	2610      	movs	r6, #16
  401d34:	2318      	movs	r3, #24
  401d36:	2002      	movs	r0, #2
  401d38:	4f79      	ldr	r7, [pc, #484]	; (401f20 <_malloc_r+0x344>)
  401d3a:	443b      	add	r3, r7
  401d3c:	f1a3 0208 	sub.w	r2, r3, #8
  401d40:	685c      	ldr	r4, [r3, #4]
  401d42:	4294      	cmp	r4, r2
  401d44:	f000 813d 	beq.w	401fc2 <_malloc_r+0x3e6>
  401d48:	6863      	ldr	r3, [r4, #4]
  401d4a:	68e1      	ldr	r1, [r4, #12]
  401d4c:	68a6      	ldr	r6, [r4, #8]
  401d4e:	f023 0303 	bic.w	r3, r3, #3
  401d52:	4423      	add	r3, r4
  401d54:	4628      	mov	r0, r5
  401d56:	685a      	ldr	r2, [r3, #4]
  401d58:	60f1      	str	r1, [r6, #12]
  401d5a:	f042 0201 	orr.w	r2, r2, #1
  401d5e:	608e      	str	r6, [r1, #8]
  401d60:	605a      	str	r2, [r3, #4]
  401d62:	f000 f9f1 	bl	402148 <__malloc_unlock>
  401d66:	3408      	adds	r4, #8
  401d68:	4620      	mov	r0, r4
  401d6a:	b003      	add	sp, #12
  401d6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401d70:	2400      	movs	r4, #0
  401d72:	230c      	movs	r3, #12
  401d74:	4620      	mov	r0, r4
  401d76:	602b      	str	r3, [r5, #0]
  401d78:	b003      	add	sp, #12
  401d7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401d7e:	2040      	movs	r0, #64	; 0x40
  401d80:	f44f 7300 	mov.w	r3, #512	; 0x200
  401d84:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  401d88:	e74a      	b.n	401c20 <_malloc_r+0x44>
  401d8a:	4423      	add	r3, r4
  401d8c:	68e1      	ldr	r1, [r4, #12]
  401d8e:	685a      	ldr	r2, [r3, #4]
  401d90:	68a6      	ldr	r6, [r4, #8]
  401d92:	f042 0201 	orr.w	r2, r2, #1
  401d96:	60f1      	str	r1, [r6, #12]
  401d98:	4628      	mov	r0, r5
  401d9a:	608e      	str	r6, [r1, #8]
  401d9c:	605a      	str	r2, [r3, #4]
  401d9e:	f000 f9d3 	bl	402148 <__malloc_unlock>
  401da2:	3408      	adds	r4, #8
  401da4:	4620      	mov	r0, r4
  401da6:	b003      	add	sp, #12
  401da8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401dac:	4423      	add	r3, r4
  401dae:	4628      	mov	r0, r5
  401db0:	685a      	ldr	r2, [r3, #4]
  401db2:	f042 0201 	orr.w	r2, r2, #1
  401db6:	605a      	str	r2, [r3, #4]
  401db8:	f000 f9c6 	bl	402148 <__malloc_unlock>
  401dbc:	3408      	adds	r4, #8
  401dbe:	4620      	mov	r0, r4
  401dc0:	b003      	add	sp, #12
  401dc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401dc6:	68bc      	ldr	r4, [r7, #8]
  401dc8:	6863      	ldr	r3, [r4, #4]
  401dca:	f023 0803 	bic.w	r8, r3, #3
  401dce:	45b0      	cmp	r8, r6
  401dd0:	d304      	bcc.n	401ddc <_malloc_r+0x200>
  401dd2:	eba8 0306 	sub.w	r3, r8, r6
  401dd6:	2b0f      	cmp	r3, #15
  401dd8:	f300 8085 	bgt.w	401ee6 <_malloc_r+0x30a>
  401ddc:	f8df 9158 	ldr.w	r9, [pc, #344]	; 401f38 <_malloc_r+0x35c>
  401de0:	4b50      	ldr	r3, [pc, #320]	; (401f24 <_malloc_r+0x348>)
  401de2:	f8d9 2000 	ldr.w	r2, [r9]
  401de6:	681b      	ldr	r3, [r3, #0]
  401de8:	3201      	adds	r2, #1
  401dea:	4433      	add	r3, r6
  401dec:	eb04 0a08 	add.w	sl, r4, r8
  401df0:	f000 8155 	beq.w	40209e <_malloc_r+0x4c2>
  401df4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  401df8:	330f      	adds	r3, #15
  401dfa:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  401dfe:	f02b 0b0f 	bic.w	fp, fp, #15
  401e02:	4659      	mov	r1, fp
  401e04:	4628      	mov	r0, r5
  401e06:	f000 f9a5 	bl	402154 <_sbrk_r>
  401e0a:	1c41      	adds	r1, r0, #1
  401e0c:	4602      	mov	r2, r0
  401e0e:	f000 80fc 	beq.w	40200a <_malloc_r+0x42e>
  401e12:	4582      	cmp	sl, r0
  401e14:	f200 80f7 	bhi.w	402006 <_malloc_r+0x42a>
  401e18:	4b43      	ldr	r3, [pc, #268]	; (401f28 <_malloc_r+0x34c>)
  401e1a:	6819      	ldr	r1, [r3, #0]
  401e1c:	4459      	add	r1, fp
  401e1e:	6019      	str	r1, [r3, #0]
  401e20:	f000 814d 	beq.w	4020be <_malloc_r+0x4e2>
  401e24:	f8d9 0000 	ldr.w	r0, [r9]
  401e28:	3001      	adds	r0, #1
  401e2a:	bf1b      	ittet	ne
  401e2c:	eba2 0a0a 	subne.w	sl, r2, sl
  401e30:	4451      	addne	r1, sl
  401e32:	f8c9 2000 	streq.w	r2, [r9]
  401e36:	6019      	strne	r1, [r3, #0]
  401e38:	f012 0107 	ands.w	r1, r2, #7
  401e3c:	f000 8115 	beq.w	40206a <_malloc_r+0x48e>
  401e40:	f1c1 0008 	rsb	r0, r1, #8
  401e44:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  401e48:	4402      	add	r2, r0
  401e4a:	3108      	adds	r1, #8
  401e4c:	eb02 090b 	add.w	r9, r2, fp
  401e50:	f3c9 090b 	ubfx	r9, r9, #0, #12
  401e54:	eba1 0909 	sub.w	r9, r1, r9
  401e58:	4649      	mov	r1, r9
  401e5a:	4628      	mov	r0, r5
  401e5c:	9301      	str	r3, [sp, #4]
  401e5e:	9200      	str	r2, [sp, #0]
  401e60:	f000 f978 	bl	402154 <_sbrk_r>
  401e64:	1c43      	adds	r3, r0, #1
  401e66:	e89d 000c 	ldmia.w	sp, {r2, r3}
  401e6a:	f000 8143 	beq.w	4020f4 <_malloc_r+0x518>
  401e6e:	1a80      	subs	r0, r0, r2
  401e70:	4448      	add	r0, r9
  401e72:	f040 0001 	orr.w	r0, r0, #1
  401e76:	6819      	ldr	r1, [r3, #0]
  401e78:	60ba      	str	r2, [r7, #8]
  401e7a:	4449      	add	r1, r9
  401e7c:	42bc      	cmp	r4, r7
  401e7e:	6050      	str	r0, [r2, #4]
  401e80:	6019      	str	r1, [r3, #0]
  401e82:	d017      	beq.n	401eb4 <_malloc_r+0x2d8>
  401e84:	f1b8 0f0f 	cmp.w	r8, #15
  401e88:	f240 80fb 	bls.w	402082 <_malloc_r+0x4a6>
  401e8c:	6860      	ldr	r0, [r4, #4]
  401e8e:	f1a8 020c 	sub.w	r2, r8, #12
  401e92:	f022 0207 	bic.w	r2, r2, #7
  401e96:	eb04 0e02 	add.w	lr, r4, r2
  401e9a:	f000 0001 	and.w	r0, r0, #1
  401e9e:	f04f 0c05 	mov.w	ip, #5
  401ea2:	4310      	orrs	r0, r2
  401ea4:	2a0f      	cmp	r2, #15
  401ea6:	6060      	str	r0, [r4, #4]
  401ea8:	f8ce c004 	str.w	ip, [lr, #4]
  401eac:	f8ce c008 	str.w	ip, [lr, #8]
  401eb0:	f200 8117 	bhi.w	4020e2 <_malloc_r+0x506>
  401eb4:	4b1d      	ldr	r3, [pc, #116]	; (401f2c <_malloc_r+0x350>)
  401eb6:	68bc      	ldr	r4, [r7, #8]
  401eb8:	681a      	ldr	r2, [r3, #0]
  401eba:	4291      	cmp	r1, r2
  401ebc:	bf88      	it	hi
  401ebe:	6019      	strhi	r1, [r3, #0]
  401ec0:	4b1b      	ldr	r3, [pc, #108]	; (401f30 <_malloc_r+0x354>)
  401ec2:	681a      	ldr	r2, [r3, #0]
  401ec4:	4291      	cmp	r1, r2
  401ec6:	6862      	ldr	r2, [r4, #4]
  401ec8:	bf88      	it	hi
  401eca:	6019      	strhi	r1, [r3, #0]
  401ecc:	f022 0203 	bic.w	r2, r2, #3
  401ed0:	4296      	cmp	r6, r2
  401ed2:	eba2 0306 	sub.w	r3, r2, r6
  401ed6:	d801      	bhi.n	401edc <_malloc_r+0x300>
  401ed8:	2b0f      	cmp	r3, #15
  401eda:	dc04      	bgt.n	401ee6 <_malloc_r+0x30a>
  401edc:	4628      	mov	r0, r5
  401ede:	f000 f933 	bl	402148 <__malloc_unlock>
  401ee2:	2400      	movs	r4, #0
  401ee4:	e740      	b.n	401d68 <_malloc_r+0x18c>
  401ee6:	19a2      	adds	r2, r4, r6
  401ee8:	f043 0301 	orr.w	r3, r3, #1
  401eec:	f046 0601 	orr.w	r6, r6, #1
  401ef0:	6066      	str	r6, [r4, #4]
  401ef2:	4628      	mov	r0, r5
  401ef4:	60ba      	str	r2, [r7, #8]
  401ef6:	6053      	str	r3, [r2, #4]
  401ef8:	f000 f926 	bl	402148 <__malloc_unlock>
  401efc:	3408      	adds	r4, #8
  401efe:	4620      	mov	r0, r4
  401f00:	b003      	add	sp, #12
  401f02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401f06:	2b14      	cmp	r3, #20
  401f08:	d971      	bls.n	401fee <_malloc_r+0x412>
  401f0a:	2b54      	cmp	r3, #84	; 0x54
  401f0c:	f200 80a3 	bhi.w	402056 <_malloc_r+0x47a>
  401f10:	0b33      	lsrs	r3, r6, #12
  401f12:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  401f16:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  401f1a:	00c3      	lsls	r3, r0, #3
  401f1c:	e680      	b.n	401c20 <_malloc_r+0x44>
  401f1e:	bf00      	nop
  401f20:	2000043c 	.word	0x2000043c
  401f24:	2000573c 	.word	0x2000573c
  401f28:	2000570c 	.word	0x2000570c
  401f2c:	20005734 	.word	0x20005734
  401f30:	20005738 	.word	0x20005738
  401f34:	20000444 	.word	0x20000444
  401f38:	20000844 	.word	0x20000844
  401f3c:	0a5a      	lsrs	r2, r3, #9
  401f3e:	2a04      	cmp	r2, #4
  401f40:	d95b      	bls.n	401ffa <_malloc_r+0x41e>
  401f42:	2a14      	cmp	r2, #20
  401f44:	f200 80ae 	bhi.w	4020a4 <_malloc_r+0x4c8>
  401f48:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  401f4c:	00c9      	lsls	r1, r1, #3
  401f4e:	325b      	adds	r2, #91	; 0x5b
  401f50:	eb07 0c01 	add.w	ip, r7, r1
  401f54:	5879      	ldr	r1, [r7, r1]
  401f56:	f1ac 0c08 	sub.w	ip, ip, #8
  401f5a:	458c      	cmp	ip, r1
  401f5c:	f000 8088 	beq.w	402070 <_malloc_r+0x494>
  401f60:	684a      	ldr	r2, [r1, #4]
  401f62:	f022 0203 	bic.w	r2, r2, #3
  401f66:	4293      	cmp	r3, r2
  401f68:	d273      	bcs.n	402052 <_malloc_r+0x476>
  401f6a:	6889      	ldr	r1, [r1, #8]
  401f6c:	458c      	cmp	ip, r1
  401f6e:	d1f7      	bne.n	401f60 <_malloc_r+0x384>
  401f70:	f8dc 200c 	ldr.w	r2, [ip, #12]
  401f74:	687b      	ldr	r3, [r7, #4]
  401f76:	60e2      	str	r2, [r4, #12]
  401f78:	f8c4 c008 	str.w	ip, [r4, #8]
  401f7c:	6094      	str	r4, [r2, #8]
  401f7e:	f8cc 400c 	str.w	r4, [ip, #12]
  401f82:	e68f      	b.n	401ca4 <_malloc_r+0xc8>
  401f84:	19a1      	adds	r1, r4, r6
  401f86:	f046 0c01 	orr.w	ip, r6, #1
  401f8a:	f042 0601 	orr.w	r6, r2, #1
  401f8e:	f8c4 c004 	str.w	ip, [r4, #4]
  401f92:	4628      	mov	r0, r5
  401f94:	6179      	str	r1, [r7, #20]
  401f96:	6139      	str	r1, [r7, #16]
  401f98:	f8c1 e00c 	str.w	lr, [r1, #12]
  401f9c:	f8c1 e008 	str.w	lr, [r1, #8]
  401fa0:	604e      	str	r6, [r1, #4]
  401fa2:	50e2      	str	r2, [r4, r3]
  401fa4:	f000 f8d0 	bl	402148 <__malloc_unlock>
  401fa8:	3408      	adds	r4, #8
  401faa:	e6dd      	b.n	401d68 <_malloc_r+0x18c>
  401fac:	687b      	ldr	r3, [r7, #4]
  401fae:	e679      	b.n	401ca4 <_malloc_r+0xc8>
  401fb0:	f108 0801 	add.w	r8, r8, #1
  401fb4:	f018 0f03 	tst.w	r8, #3
  401fb8:	f10c 0c08 	add.w	ip, ip, #8
  401fbc:	f47f ae85 	bne.w	401cca <_malloc_r+0xee>
  401fc0:	e02d      	b.n	40201e <_malloc_r+0x442>
  401fc2:	68dc      	ldr	r4, [r3, #12]
  401fc4:	42a3      	cmp	r3, r4
  401fc6:	bf08      	it	eq
  401fc8:	3002      	addeq	r0, #2
  401fca:	f43f ae3e 	beq.w	401c4a <_malloc_r+0x6e>
  401fce:	e6bb      	b.n	401d48 <_malloc_r+0x16c>
  401fd0:	4419      	add	r1, r3
  401fd2:	461c      	mov	r4, r3
  401fd4:	684a      	ldr	r2, [r1, #4]
  401fd6:	68db      	ldr	r3, [r3, #12]
  401fd8:	f854 6f08 	ldr.w	r6, [r4, #8]!
  401fdc:	f042 0201 	orr.w	r2, r2, #1
  401fe0:	604a      	str	r2, [r1, #4]
  401fe2:	4628      	mov	r0, r5
  401fe4:	60f3      	str	r3, [r6, #12]
  401fe6:	609e      	str	r6, [r3, #8]
  401fe8:	f000 f8ae 	bl	402148 <__malloc_unlock>
  401fec:	e6bc      	b.n	401d68 <_malloc_r+0x18c>
  401fee:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  401ff2:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  401ff6:	00c3      	lsls	r3, r0, #3
  401ff8:	e612      	b.n	401c20 <_malloc_r+0x44>
  401ffa:	099a      	lsrs	r2, r3, #6
  401ffc:	f102 0139 	add.w	r1, r2, #57	; 0x39
  402000:	00c9      	lsls	r1, r1, #3
  402002:	3238      	adds	r2, #56	; 0x38
  402004:	e7a4      	b.n	401f50 <_malloc_r+0x374>
  402006:	42bc      	cmp	r4, r7
  402008:	d054      	beq.n	4020b4 <_malloc_r+0x4d8>
  40200a:	68bc      	ldr	r4, [r7, #8]
  40200c:	6862      	ldr	r2, [r4, #4]
  40200e:	f022 0203 	bic.w	r2, r2, #3
  402012:	e75d      	b.n	401ed0 <_malloc_r+0x2f4>
  402014:	f859 3908 	ldr.w	r3, [r9], #-8
  402018:	4599      	cmp	r9, r3
  40201a:	f040 8086 	bne.w	40212a <_malloc_r+0x54e>
  40201e:	f010 0f03 	tst.w	r0, #3
  402022:	f100 30ff 	add.w	r0, r0, #4294967295
  402026:	d1f5      	bne.n	402014 <_malloc_r+0x438>
  402028:	687b      	ldr	r3, [r7, #4]
  40202a:	ea23 0304 	bic.w	r3, r3, r4
  40202e:	607b      	str	r3, [r7, #4]
  402030:	0064      	lsls	r4, r4, #1
  402032:	429c      	cmp	r4, r3
  402034:	f63f aec7 	bhi.w	401dc6 <_malloc_r+0x1ea>
  402038:	2c00      	cmp	r4, #0
  40203a:	f43f aec4 	beq.w	401dc6 <_malloc_r+0x1ea>
  40203e:	421c      	tst	r4, r3
  402040:	4640      	mov	r0, r8
  402042:	f47f ae3e 	bne.w	401cc2 <_malloc_r+0xe6>
  402046:	0064      	lsls	r4, r4, #1
  402048:	421c      	tst	r4, r3
  40204a:	f100 0004 	add.w	r0, r0, #4
  40204e:	d0fa      	beq.n	402046 <_malloc_r+0x46a>
  402050:	e637      	b.n	401cc2 <_malloc_r+0xe6>
  402052:	468c      	mov	ip, r1
  402054:	e78c      	b.n	401f70 <_malloc_r+0x394>
  402056:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40205a:	d815      	bhi.n	402088 <_malloc_r+0x4ac>
  40205c:	0bf3      	lsrs	r3, r6, #15
  40205e:	f103 0078 	add.w	r0, r3, #120	; 0x78
  402062:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  402066:	00c3      	lsls	r3, r0, #3
  402068:	e5da      	b.n	401c20 <_malloc_r+0x44>
  40206a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40206e:	e6ed      	b.n	401e4c <_malloc_r+0x270>
  402070:	687b      	ldr	r3, [r7, #4]
  402072:	1092      	asrs	r2, r2, #2
  402074:	2101      	movs	r1, #1
  402076:	fa01 f202 	lsl.w	r2, r1, r2
  40207a:	4313      	orrs	r3, r2
  40207c:	607b      	str	r3, [r7, #4]
  40207e:	4662      	mov	r2, ip
  402080:	e779      	b.n	401f76 <_malloc_r+0x39a>
  402082:	2301      	movs	r3, #1
  402084:	6053      	str	r3, [r2, #4]
  402086:	e729      	b.n	401edc <_malloc_r+0x300>
  402088:	f240 5254 	movw	r2, #1364	; 0x554
  40208c:	4293      	cmp	r3, r2
  40208e:	d822      	bhi.n	4020d6 <_malloc_r+0x4fa>
  402090:	0cb3      	lsrs	r3, r6, #18
  402092:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  402096:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40209a:	00c3      	lsls	r3, r0, #3
  40209c:	e5c0      	b.n	401c20 <_malloc_r+0x44>
  40209e:	f103 0b10 	add.w	fp, r3, #16
  4020a2:	e6ae      	b.n	401e02 <_malloc_r+0x226>
  4020a4:	2a54      	cmp	r2, #84	; 0x54
  4020a6:	d829      	bhi.n	4020fc <_malloc_r+0x520>
  4020a8:	0b1a      	lsrs	r2, r3, #12
  4020aa:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4020ae:	00c9      	lsls	r1, r1, #3
  4020b0:	326e      	adds	r2, #110	; 0x6e
  4020b2:	e74d      	b.n	401f50 <_malloc_r+0x374>
  4020b4:	4b20      	ldr	r3, [pc, #128]	; (402138 <_malloc_r+0x55c>)
  4020b6:	6819      	ldr	r1, [r3, #0]
  4020b8:	4459      	add	r1, fp
  4020ba:	6019      	str	r1, [r3, #0]
  4020bc:	e6b2      	b.n	401e24 <_malloc_r+0x248>
  4020be:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4020c2:	2800      	cmp	r0, #0
  4020c4:	f47f aeae 	bne.w	401e24 <_malloc_r+0x248>
  4020c8:	eb08 030b 	add.w	r3, r8, fp
  4020cc:	68ba      	ldr	r2, [r7, #8]
  4020ce:	f043 0301 	orr.w	r3, r3, #1
  4020d2:	6053      	str	r3, [r2, #4]
  4020d4:	e6ee      	b.n	401eb4 <_malloc_r+0x2d8>
  4020d6:	207f      	movs	r0, #127	; 0x7f
  4020d8:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  4020dc:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  4020e0:	e59e      	b.n	401c20 <_malloc_r+0x44>
  4020e2:	f104 0108 	add.w	r1, r4, #8
  4020e6:	4628      	mov	r0, r5
  4020e8:	9300      	str	r3, [sp, #0]
  4020ea:	f7ff fc29 	bl	401940 <_free_r>
  4020ee:	9b00      	ldr	r3, [sp, #0]
  4020f0:	6819      	ldr	r1, [r3, #0]
  4020f2:	e6df      	b.n	401eb4 <_malloc_r+0x2d8>
  4020f4:	2001      	movs	r0, #1
  4020f6:	f04f 0900 	mov.w	r9, #0
  4020fa:	e6bc      	b.n	401e76 <_malloc_r+0x29a>
  4020fc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  402100:	d805      	bhi.n	40210e <_malloc_r+0x532>
  402102:	0bda      	lsrs	r2, r3, #15
  402104:	f102 0178 	add.w	r1, r2, #120	; 0x78
  402108:	00c9      	lsls	r1, r1, #3
  40210a:	3277      	adds	r2, #119	; 0x77
  40210c:	e720      	b.n	401f50 <_malloc_r+0x374>
  40210e:	f240 5154 	movw	r1, #1364	; 0x554
  402112:	428a      	cmp	r2, r1
  402114:	d805      	bhi.n	402122 <_malloc_r+0x546>
  402116:	0c9a      	lsrs	r2, r3, #18
  402118:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  40211c:	00c9      	lsls	r1, r1, #3
  40211e:	327c      	adds	r2, #124	; 0x7c
  402120:	e716      	b.n	401f50 <_malloc_r+0x374>
  402122:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  402126:	227e      	movs	r2, #126	; 0x7e
  402128:	e712      	b.n	401f50 <_malloc_r+0x374>
  40212a:	687b      	ldr	r3, [r7, #4]
  40212c:	e780      	b.n	402030 <_malloc_r+0x454>
  40212e:	08f0      	lsrs	r0, r6, #3
  402130:	f106 0308 	add.w	r3, r6, #8
  402134:	e600      	b.n	401d38 <_malloc_r+0x15c>
  402136:	bf00      	nop
  402138:	2000570c 	.word	0x2000570c

0040213c <__malloc_lock>:
  40213c:	4801      	ldr	r0, [pc, #4]	; (402144 <__malloc_lock+0x8>)
  40213e:	f7ff bd13 	b.w	401b68 <__retarget_lock_acquire_recursive>
  402142:	bf00      	nop
  402144:	20005824 	.word	0x20005824

00402148 <__malloc_unlock>:
  402148:	4801      	ldr	r0, [pc, #4]	; (402150 <__malloc_unlock+0x8>)
  40214a:	f7ff bd0f 	b.w	401b6c <__retarget_lock_release_recursive>
  40214e:	bf00      	nop
  402150:	20005824 	.word	0x20005824

00402154 <_sbrk_r>:
  402154:	b538      	push	{r3, r4, r5, lr}
  402156:	4c07      	ldr	r4, [pc, #28]	; (402174 <_sbrk_r+0x20>)
  402158:	2300      	movs	r3, #0
  40215a:	4605      	mov	r5, r0
  40215c:	4608      	mov	r0, r1
  40215e:	6023      	str	r3, [r4, #0]
  402160:	f7ff f8d8 	bl	401314 <_sbrk>
  402164:	1c43      	adds	r3, r0, #1
  402166:	d000      	beq.n	40216a <_sbrk_r+0x16>
  402168:	bd38      	pop	{r3, r4, r5, pc}
  40216a:	6823      	ldr	r3, [r4, #0]
  40216c:	2b00      	cmp	r3, #0
  40216e:	d0fb      	beq.n	402168 <_sbrk_r+0x14>
  402170:	602b      	str	r3, [r5, #0]
  402172:	bd38      	pop	{r3, r4, r5, pc}
  402174:	20005838 	.word	0x20005838

00402178 <__sread>:
  402178:	b510      	push	{r4, lr}
  40217a:	460c      	mov	r4, r1
  40217c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402180:	f000 f954 	bl	40242c <_read_r>
  402184:	2800      	cmp	r0, #0
  402186:	db03      	blt.n	402190 <__sread+0x18>
  402188:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40218a:	4403      	add	r3, r0
  40218c:	6523      	str	r3, [r4, #80]	; 0x50
  40218e:	bd10      	pop	{r4, pc}
  402190:	89a3      	ldrh	r3, [r4, #12]
  402192:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  402196:	81a3      	strh	r3, [r4, #12]
  402198:	bd10      	pop	{r4, pc}
  40219a:	bf00      	nop

0040219c <__swrite>:
  40219c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4021a0:	4616      	mov	r6, r2
  4021a2:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  4021a6:	461f      	mov	r7, r3
  4021a8:	05d3      	lsls	r3, r2, #23
  4021aa:	460c      	mov	r4, r1
  4021ac:	4605      	mov	r5, r0
  4021ae:	d507      	bpl.n	4021c0 <__swrite+0x24>
  4021b0:	2200      	movs	r2, #0
  4021b2:	2302      	movs	r3, #2
  4021b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4021b8:	f000 f922 	bl	402400 <_lseek_r>
  4021bc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4021c0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4021c4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  4021c8:	81a2      	strh	r2, [r4, #12]
  4021ca:	463b      	mov	r3, r7
  4021cc:	4632      	mov	r2, r6
  4021ce:	4628      	mov	r0, r5
  4021d0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4021d4:	f000 b814 	b.w	402200 <_write_r>

004021d8 <__sseek>:
  4021d8:	b510      	push	{r4, lr}
  4021da:	460c      	mov	r4, r1
  4021dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4021e0:	f000 f90e 	bl	402400 <_lseek_r>
  4021e4:	89a3      	ldrh	r3, [r4, #12]
  4021e6:	1c42      	adds	r2, r0, #1
  4021e8:	bf0e      	itee	eq
  4021ea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  4021ee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  4021f2:	6520      	strne	r0, [r4, #80]	; 0x50
  4021f4:	81a3      	strh	r3, [r4, #12]
  4021f6:	bd10      	pop	{r4, pc}

004021f8 <__sclose>:
  4021f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4021fc:	f000 b878 	b.w	4022f0 <_close_r>

00402200 <_write_r>:
  402200:	b570      	push	{r4, r5, r6, lr}
  402202:	460d      	mov	r5, r1
  402204:	4c08      	ldr	r4, [pc, #32]	; (402228 <_write_r+0x28>)
  402206:	4611      	mov	r1, r2
  402208:	4606      	mov	r6, r0
  40220a:	461a      	mov	r2, r3
  40220c:	4628      	mov	r0, r5
  40220e:	2300      	movs	r3, #0
  402210:	6023      	str	r3, [r4, #0]
  402212:	f7fe fb1f 	bl	400854 <_write>
  402216:	1c43      	adds	r3, r0, #1
  402218:	d000      	beq.n	40221c <_write_r+0x1c>
  40221a:	bd70      	pop	{r4, r5, r6, pc}
  40221c:	6823      	ldr	r3, [r4, #0]
  40221e:	2b00      	cmp	r3, #0
  402220:	d0fb      	beq.n	40221a <_write_r+0x1a>
  402222:	6033      	str	r3, [r6, #0]
  402224:	bd70      	pop	{r4, r5, r6, pc}
  402226:	bf00      	nop
  402228:	20005838 	.word	0x20005838

0040222c <__register_exitproc>:
  40222c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  402230:	4d2c      	ldr	r5, [pc, #176]	; (4022e4 <__register_exitproc+0xb8>)
  402232:	4606      	mov	r6, r0
  402234:	6828      	ldr	r0, [r5, #0]
  402236:	4698      	mov	r8, r3
  402238:	460f      	mov	r7, r1
  40223a:	4691      	mov	r9, r2
  40223c:	f7ff fc94 	bl	401b68 <__retarget_lock_acquire_recursive>
  402240:	4b29      	ldr	r3, [pc, #164]	; (4022e8 <__register_exitproc+0xbc>)
  402242:	681c      	ldr	r4, [r3, #0]
  402244:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  402248:	2b00      	cmp	r3, #0
  40224a:	d03e      	beq.n	4022ca <__register_exitproc+0x9e>
  40224c:	685a      	ldr	r2, [r3, #4]
  40224e:	2a1f      	cmp	r2, #31
  402250:	dc1c      	bgt.n	40228c <__register_exitproc+0x60>
  402252:	f102 0e01 	add.w	lr, r2, #1
  402256:	b176      	cbz	r6, 402276 <__register_exitproc+0x4a>
  402258:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  40225c:	2401      	movs	r4, #1
  40225e:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  402262:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  402266:	4094      	lsls	r4, r2
  402268:	4320      	orrs	r0, r4
  40226a:	2e02      	cmp	r6, #2
  40226c:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  402270:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  402274:	d023      	beq.n	4022be <__register_exitproc+0x92>
  402276:	3202      	adds	r2, #2
  402278:	f8c3 e004 	str.w	lr, [r3, #4]
  40227c:	6828      	ldr	r0, [r5, #0]
  40227e:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  402282:	f7ff fc73 	bl	401b6c <__retarget_lock_release_recursive>
  402286:	2000      	movs	r0, #0
  402288:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40228c:	4b17      	ldr	r3, [pc, #92]	; (4022ec <__register_exitproc+0xc0>)
  40228e:	b30b      	cbz	r3, 4022d4 <__register_exitproc+0xa8>
  402290:	f44f 70c8 	mov.w	r0, #400	; 0x190
  402294:	f7ff fc9a 	bl	401bcc <malloc>
  402298:	4603      	mov	r3, r0
  40229a:	b1d8      	cbz	r0, 4022d4 <__register_exitproc+0xa8>
  40229c:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  4022a0:	6002      	str	r2, [r0, #0]
  4022a2:	2100      	movs	r1, #0
  4022a4:	6041      	str	r1, [r0, #4]
  4022a6:	460a      	mov	r2, r1
  4022a8:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  4022ac:	f04f 0e01 	mov.w	lr, #1
  4022b0:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4022b4:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  4022b8:	2e00      	cmp	r6, #0
  4022ba:	d0dc      	beq.n	402276 <__register_exitproc+0x4a>
  4022bc:	e7cc      	b.n	402258 <__register_exitproc+0x2c>
  4022be:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  4022c2:	430c      	orrs	r4, r1
  4022c4:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  4022c8:	e7d5      	b.n	402276 <__register_exitproc+0x4a>
  4022ca:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  4022ce:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  4022d2:	e7bb      	b.n	40224c <__register_exitproc+0x20>
  4022d4:	6828      	ldr	r0, [r5, #0]
  4022d6:	f7ff fc49 	bl	401b6c <__retarget_lock_release_recursive>
  4022da:	f04f 30ff 	mov.w	r0, #4294967295
  4022de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4022e2:	bf00      	nop
  4022e4:	20000438 	.word	0x20000438
  4022e8:	00402458 	.word	0x00402458
  4022ec:	00401bcd 	.word	0x00401bcd

004022f0 <_close_r>:
  4022f0:	b538      	push	{r3, r4, r5, lr}
  4022f2:	4c07      	ldr	r4, [pc, #28]	; (402310 <_close_r+0x20>)
  4022f4:	2300      	movs	r3, #0
  4022f6:	4605      	mov	r5, r0
  4022f8:	4608      	mov	r0, r1
  4022fa:	6023      	str	r3, [r4, #0]
  4022fc:	f7ff f826 	bl	40134c <_close>
  402300:	1c43      	adds	r3, r0, #1
  402302:	d000      	beq.n	402306 <_close_r+0x16>
  402304:	bd38      	pop	{r3, r4, r5, pc}
  402306:	6823      	ldr	r3, [r4, #0]
  402308:	2b00      	cmp	r3, #0
  40230a:	d0fb      	beq.n	402304 <_close_r+0x14>
  40230c:	602b      	str	r3, [r5, #0]
  40230e:	bd38      	pop	{r3, r4, r5, pc}
  402310:	20005838 	.word	0x20005838

00402314 <_fclose_r>:
  402314:	b570      	push	{r4, r5, r6, lr}
  402316:	b159      	cbz	r1, 402330 <_fclose_r+0x1c>
  402318:	4605      	mov	r5, r0
  40231a:	460c      	mov	r4, r1
  40231c:	b110      	cbz	r0, 402324 <_fclose_r+0x10>
  40231e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402320:	2b00      	cmp	r3, #0
  402322:	d03c      	beq.n	40239e <_fclose_r+0x8a>
  402324:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402326:	07d8      	lsls	r0, r3, #31
  402328:	d505      	bpl.n	402336 <_fclose_r+0x22>
  40232a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40232e:	b92b      	cbnz	r3, 40233c <_fclose_r+0x28>
  402330:	2600      	movs	r6, #0
  402332:	4630      	mov	r0, r6
  402334:	bd70      	pop	{r4, r5, r6, pc}
  402336:	89a3      	ldrh	r3, [r4, #12]
  402338:	0599      	lsls	r1, r3, #22
  40233a:	d53c      	bpl.n	4023b6 <_fclose_r+0xa2>
  40233c:	4621      	mov	r1, r4
  40233e:	4628      	mov	r0, r5
  402340:	f7ff f964 	bl	40160c <__sflush_r>
  402344:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  402346:	4606      	mov	r6, r0
  402348:	b133      	cbz	r3, 402358 <_fclose_r+0x44>
  40234a:	69e1      	ldr	r1, [r4, #28]
  40234c:	4628      	mov	r0, r5
  40234e:	4798      	blx	r3
  402350:	2800      	cmp	r0, #0
  402352:	bfb8      	it	lt
  402354:	f04f 36ff 	movlt.w	r6, #4294967295
  402358:	89a3      	ldrh	r3, [r4, #12]
  40235a:	061a      	lsls	r2, r3, #24
  40235c:	d422      	bmi.n	4023a4 <_fclose_r+0x90>
  40235e:	6b21      	ldr	r1, [r4, #48]	; 0x30
  402360:	b141      	cbz	r1, 402374 <_fclose_r+0x60>
  402362:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402366:	4299      	cmp	r1, r3
  402368:	d002      	beq.n	402370 <_fclose_r+0x5c>
  40236a:	4628      	mov	r0, r5
  40236c:	f7ff fae8 	bl	401940 <_free_r>
  402370:	2300      	movs	r3, #0
  402372:	6323      	str	r3, [r4, #48]	; 0x30
  402374:	6c61      	ldr	r1, [r4, #68]	; 0x44
  402376:	b121      	cbz	r1, 402382 <_fclose_r+0x6e>
  402378:	4628      	mov	r0, r5
  40237a:	f7ff fae1 	bl	401940 <_free_r>
  40237e:	2300      	movs	r3, #0
  402380:	6463      	str	r3, [r4, #68]	; 0x44
  402382:	f7ff fa67 	bl	401854 <__sfp_lock_acquire>
  402386:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402388:	2200      	movs	r2, #0
  40238a:	07db      	lsls	r3, r3, #31
  40238c:	81a2      	strh	r2, [r4, #12]
  40238e:	d50e      	bpl.n	4023ae <_fclose_r+0x9a>
  402390:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402392:	f7ff fbe7 	bl	401b64 <__retarget_lock_close_recursive>
  402396:	f7ff fa63 	bl	401860 <__sfp_lock_release>
  40239a:	4630      	mov	r0, r6
  40239c:	bd70      	pop	{r4, r5, r6, pc}
  40239e:	f7ff fa2d 	bl	4017fc <__sinit>
  4023a2:	e7bf      	b.n	402324 <_fclose_r+0x10>
  4023a4:	6921      	ldr	r1, [r4, #16]
  4023a6:	4628      	mov	r0, r5
  4023a8:	f7ff faca 	bl	401940 <_free_r>
  4023ac:	e7d7      	b.n	40235e <_fclose_r+0x4a>
  4023ae:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4023b0:	f7ff fbdc 	bl	401b6c <__retarget_lock_release_recursive>
  4023b4:	e7ec      	b.n	402390 <_fclose_r+0x7c>
  4023b6:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4023b8:	f7ff fbd6 	bl	401b68 <__retarget_lock_acquire_recursive>
  4023bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4023c0:	2b00      	cmp	r3, #0
  4023c2:	d1bb      	bne.n	40233c <_fclose_r+0x28>
  4023c4:	6e66      	ldr	r6, [r4, #100]	; 0x64
  4023c6:	f016 0601 	ands.w	r6, r6, #1
  4023ca:	d1b1      	bne.n	402330 <_fclose_r+0x1c>
  4023cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4023ce:	f7ff fbcd 	bl	401b6c <__retarget_lock_release_recursive>
  4023d2:	4630      	mov	r0, r6
  4023d4:	bd70      	pop	{r4, r5, r6, pc}
  4023d6:	bf00      	nop

004023d8 <_fstat_r>:
  4023d8:	b538      	push	{r3, r4, r5, lr}
  4023da:	460b      	mov	r3, r1
  4023dc:	4c07      	ldr	r4, [pc, #28]	; (4023fc <_fstat_r+0x24>)
  4023de:	4605      	mov	r5, r0
  4023e0:	4611      	mov	r1, r2
  4023e2:	4618      	mov	r0, r3
  4023e4:	2300      	movs	r3, #0
  4023e6:	6023      	str	r3, [r4, #0]
  4023e8:	f7fe ffb3 	bl	401352 <_fstat>
  4023ec:	1c43      	adds	r3, r0, #1
  4023ee:	d000      	beq.n	4023f2 <_fstat_r+0x1a>
  4023f0:	bd38      	pop	{r3, r4, r5, pc}
  4023f2:	6823      	ldr	r3, [r4, #0]
  4023f4:	2b00      	cmp	r3, #0
  4023f6:	d0fb      	beq.n	4023f0 <_fstat_r+0x18>
  4023f8:	602b      	str	r3, [r5, #0]
  4023fa:	bd38      	pop	{r3, r4, r5, pc}
  4023fc:	20005838 	.word	0x20005838

00402400 <_lseek_r>:
  402400:	b570      	push	{r4, r5, r6, lr}
  402402:	460d      	mov	r5, r1
  402404:	4c08      	ldr	r4, [pc, #32]	; (402428 <_lseek_r+0x28>)
  402406:	4611      	mov	r1, r2
  402408:	4606      	mov	r6, r0
  40240a:	461a      	mov	r2, r3
  40240c:	4628      	mov	r0, r5
  40240e:	2300      	movs	r3, #0
  402410:	6023      	str	r3, [r4, #0]
  402412:	f7fe ffa3 	bl	40135c <_lseek>
  402416:	1c43      	adds	r3, r0, #1
  402418:	d000      	beq.n	40241c <_lseek_r+0x1c>
  40241a:	bd70      	pop	{r4, r5, r6, pc}
  40241c:	6823      	ldr	r3, [r4, #0]
  40241e:	2b00      	cmp	r3, #0
  402420:	d0fb      	beq.n	40241a <_lseek_r+0x1a>
  402422:	6033      	str	r3, [r6, #0]
  402424:	bd70      	pop	{r4, r5, r6, pc}
  402426:	bf00      	nop
  402428:	20005838 	.word	0x20005838

0040242c <_read_r>:
  40242c:	b570      	push	{r4, r5, r6, lr}
  40242e:	460d      	mov	r5, r1
  402430:	4c08      	ldr	r4, [pc, #32]	; (402454 <_read_r+0x28>)
  402432:	4611      	mov	r1, r2
  402434:	4606      	mov	r6, r0
  402436:	461a      	mov	r2, r3
  402438:	4628      	mov	r0, r5
  40243a:	2300      	movs	r3, #0
  40243c:	6023      	str	r3, [r4, #0]
  40243e:	f7fe f9eb 	bl	400818 <_read>
  402442:	1c43      	adds	r3, r0, #1
  402444:	d000      	beq.n	402448 <_read_r+0x1c>
  402446:	bd70      	pop	{r4, r5, r6, pc}
  402448:	6823      	ldr	r3, [r4, #0]
  40244a:	2b00      	cmp	r3, #0
  40244c:	d0fb      	beq.n	402446 <_read_r+0x1a>
  40244e:	6033      	str	r3, [r6, #0]
  402450:	bd70      	pop	{r4, r5, r6, pc}
  402452:	bf00      	nop
  402454:	20005838 	.word	0x20005838

00402458 <_global_impure_ptr>:
  402458:	20000010                                ... 

0040245c <_init>:
  40245c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40245e:	bf00      	nop
  402460:	bcf8      	pop	{r3, r4, r5, r6, r7}
  402462:	bc08      	pop	{r3}
  402464:	469e      	mov	lr, r3
  402466:	4770      	bx	lr

00402468 <__init_array_start>:
  402468:	004015ed 	.word	0x004015ed

0040246c <__frame_dummy_init_array_entry>:
  40246c:	0040011d                                ..@.

00402470 <_fini>:
  402470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402472:	bf00      	nop
  402474:	bcf8      	pop	{r3, r4, r5, r6, r7}
  402476:	bc08      	pop	{r3}
  402478:	469e      	mov	lr, r3
  40247a:	4770      	bx	lr

0040247c <__fini_array_start>:
  40247c:	004000f9 	.word	0x004000f9
