{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714556983317 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714556983317 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 01 10:49:39 2024 " "Processing started: Wed May 01 10:49:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714556983317 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714556983317 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PROJ300_Edmonds -c PROJ300_Edmonds " "Command: quartus_map --read_settings_files=on --write_settings_files=off PROJ300_Edmonds -c PROJ300_Edmonds" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714556983317 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714556983594 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714556983594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q_trial.sv 1 1 " "Found 1 design units, including 1 entities, in source file q_trial.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Q_TRIAL " "Found entity 1: Q_TRIAL" {  } { { "Q_TRIAL.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Q_TRIAL.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714556987885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714556987885 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" Q_LEARN_V2.sv(44) " "Verilog HDL syntax error at Q_LEARN_V2.sv(44) near text: \";\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Q_LEARN_V2.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Q_LEARN_V2.sv" 44 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1714556987885 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Q_LEARN_V2 Q_LEARN_V2.sv(1) " "Ignored design unit \"Q_LEARN_V2\" at Q_LEARN_V2.sv(1) due to previous errors" {  } { { "Q_LEARN_V2.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Q_LEARN_V2.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1714556987885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q_learn_v2.sv 0 0 " "Found 0 design units, including 0 entities, in source file q_learn_v2.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714556987885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_q.sv 1 1 " "Found 1 design units, including 1 entities, in source file new_q.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NEW_Q " "Found entity 1: NEW_Q" {  } { { "NEW_Q.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/NEW_Q.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714556987885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714556987885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maxq_reward.sv 1 1 " "Found 1 design units, including 1 entities, in source file maxq_reward.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MAXQ_REWARD " "Found entity 1: MAXQ_REWARD" {  } { { "MAXQ_REWARD.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/MAXQ_REWARD.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714556987885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714556987885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "init_q.sv 1 1 " "Found 1 design units, including 1 entities, in source file init_q.sv" { { "Info" "ISGN_ENTITY_NAME" "1 INIT_Q " "Found entity 1: INIT_Q" {  } { { "INIT_Q.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/INIT_Q.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714556987885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714556987885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocked_states.sv 1 1 " "Found 1 design units, including 1 entities, in source file blocked_states.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BLOCKED_STATES " "Found entity 1: BLOCKED_STATES" {  } { { "BLOCKED_STATES.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/BLOCKED_STATES.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714556987895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714556987895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj300_edmonds.v 1 1 " "Found 1 design units, including 1 entities, in source file proj300_edmonds.v" { { "Info" "ISGN_ENTITY_NAME" "1 PROJ300_Edmonds " "Found entity 1: PROJ300_Edmonds" {  } { { "PROJ300_Edmonds.v" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/PROJ300_Edmonds.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714556987895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714556987895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_servo_control_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwm_servo_control_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_SERVO_CONTROL_TB " "Found entity 1: PWM_SERVO_CONTROL_TB" {  } { { "PWM_SERVO_CONTROL_TB.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/PWM_SERVO_CONTROL_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714556987895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714556987895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714556987895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714556987895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file led_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_test " "Found entity 1: led_test" {  } { { "led_test.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/led_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714556987895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714556987895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_servo_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwm_servo_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_SERVO_CONTROL " "Found entity 1: PWM_SERVO_CONTROL" {  } { { "PWM_SERVO_CONTROL.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/PWM_SERVO_CONTROL.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714556987895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714556987895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "angle_output_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file angle_output_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ANGLE_OUTPUT_UNIT " "Found entity 1: ANGLE_OUTPUT_UNIT" {  } { { "ANGLE_OUTPUT_UNIT.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714556987895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714556987895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "angle_output_unit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file angle_output_unit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ANGLE_OUTPUT_UNIT_TB " "Found entity 1: ANGLE_OUTPUT_UNIT_TB" {  } { { "ANGLE_OUTPUT_UNIT_TB.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714556987895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714556987895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "angle_pwm_combined_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file angle_pwm_combined_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ANGLE_PWM_COMBINED_TB " "Found entity 1: ANGLE_PWM_COMBINED_TB" {  } { { "ANGLE_PWM_COMBINED_TB.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_PWM_COMBINED_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714556987895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714556987895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file led_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_7seg " "Found entity 1: LED_7seg" {  } { { "LED_7seg.v" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/LED_7seg.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714556987895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714556987895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "angle_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file angle_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ANGLE_DECODE " "Found entity 1: ANGLE_DECODE" {  } { { "ANGLE_DECODE.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_DECODE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714556987895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714556987895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TIMER " "Found entity 1: TIMER" {  } { { "TIMER.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/TIMER.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714556987895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714556987895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q_trial_exploit.sv 1 1 " "Found 1 design units, including 1 entities, in source file q_trial_exploit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Q_TRIAL_EXPLOIT " "Found entity 1: Q_TRIAL_EXPLOIT" {  } { { "Q_TRIAL_EXPLOIT.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Q_TRIAL_EXPLOIT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714556987895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714556987895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "action_exploit.sv 1 1 " "Found 1 design units, including 1 entities, in source file action_exploit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ACTION_EXPLOIT " "Found entity 1: ACTION_EXPLOIT" {  } { { "ACTION_EXPLOIT.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/ACTION_EXPLOIT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714556987895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714556987895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q_exploit.sv 1 1 " "Found 1 design units, including 1 entities, in source file q_exploit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Q_EXPLOIT " "Found entity 1: Q_EXPLOIT" {  } { { "Q_Exploit.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Q_Exploit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714556987905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714556987905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_LEVEL " "Found entity 1: TOP_LEVEL" {  } { { "TOP_LEVEL.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/TOP_LEVEL.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714556987905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714556987905 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714556987947 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 01 10:49:47 2024 " "Processing ended: Wed May 01 10:49:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714556987947 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714556987947 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714556987947 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714556987947 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714556988557 ""}
