module test_Top();
reg [31:0] instruction;
wire [31:0] result;
initial begin
instruction<=32'hD4B4820;
#25 instruction<=32'hD4B4824;
#25 $finish;
end

Top t1(instruction, result);
endmodule
