
micro_ros.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001e938  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001d20  0801ead8  0801ead8  0001fad8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080207f8  080207f8  00024e90  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080207f8  080207f8  000217f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08020800  08020800  00024e90  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000010  08020800  08020800  00021800  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08020810  08020810  00021810  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00002e90  20000000  08020814  00022000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000e948  20002e90  080236a4  00024e90  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200117d8  080236a4  000257d8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00024e90  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002126f  00000000  00000000  00024ec0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000046b1  00000000  00000000  0004612f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a78  00000000  00000000  0004a7e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000014a8  00000000  00000000  0004c258  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00009f9c  00000000  00000000  0004d700  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000204d3  00000000  00000000  0005769c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ad299  00000000  00000000  00077b6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000069  00000000  00000000  00124e08  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000847c  00000000  00000000  00124e74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  0012d2f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20002e90 	.word	0x20002e90
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0801eac0 	.word	0x0801eac0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20002e94 	.word	0x20002e94
 80001dc:	0801eac0 	.word	0x0801eac0

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_ldivmod>:
 8000cb8:	b97b      	cbnz	r3, 8000cda <__aeabi_ldivmod+0x22>
 8000cba:	b972      	cbnz	r2, 8000cda <__aeabi_ldivmod+0x22>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bfbe      	ittt	lt
 8000cc0:	2000      	movlt	r0, #0
 8000cc2:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000cc6:	e006      	blt.n	8000cd6 <__aeabi_ldivmod+0x1e>
 8000cc8:	bf08      	it	eq
 8000cca:	2800      	cmpeq	r0, #0
 8000ccc:	bf1c      	itt	ne
 8000cce:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000cd2:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cd6:	f000 b9d3 	b.w	8001080 <__aeabi_idiv0>
 8000cda:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cde:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	db09      	blt.n	8000cfa <__aeabi_ldivmod+0x42>
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	db1a      	blt.n	8000d20 <__aeabi_ldivmod+0x68>
 8000cea:	f000 f84d 	bl	8000d88 <__udivmoddi4>
 8000cee:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf6:	b004      	add	sp, #16
 8000cf8:	4770      	bx	lr
 8000cfa:	4240      	negs	r0, r0
 8000cfc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	db1b      	blt.n	8000d3c <__aeabi_ldivmod+0x84>
 8000d04:	f000 f840 	bl	8000d88 <__udivmoddi4>
 8000d08:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d10:	b004      	add	sp, #16
 8000d12:	4240      	negs	r0, r0
 8000d14:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d18:	4252      	negs	r2, r2
 8000d1a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d1e:	4770      	bx	lr
 8000d20:	4252      	negs	r2, r2
 8000d22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d26:	f000 f82f 	bl	8000d88 <__udivmoddi4>
 8000d2a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d2e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d32:	b004      	add	sp, #16
 8000d34:	4240      	negs	r0, r0
 8000d36:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d3a:	4770      	bx	lr
 8000d3c:	4252      	negs	r2, r2
 8000d3e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d42:	f000 f821 	bl	8000d88 <__udivmoddi4>
 8000d46:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d4a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d4e:	b004      	add	sp, #16
 8000d50:	4252      	negs	r2, r2
 8000d52:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d56:	4770      	bx	lr

08000d58 <__aeabi_uldivmod>:
 8000d58:	b953      	cbnz	r3, 8000d70 <__aeabi_uldivmod+0x18>
 8000d5a:	b94a      	cbnz	r2, 8000d70 <__aeabi_uldivmod+0x18>
 8000d5c:	2900      	cmp	r1, #0
 8000d5e:	bf08      	it	eq
 8000d60:	2800      	cmpeq	r0, #0
 8000d62:	bf1c      	itt	ne
 8000d64:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000d68:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000d6c:	f000 b988 	b.w	8001080 <__aeabi_idiv0>
 8000d70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d78:	f000 f806 	bl	8000d88 <__udivmoddi4>
 8000d7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d84:	b004      	add	sp, #16
 8000d86:	4770      	bx	lr

08000d88 <__udivmoddi4>:
 8000d88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d8c:	9d08      	ldr	r5, [sp, #32]
 8000d8e:	468e      	mov	lr, r1
 8000d90:	4604      	mov	r4, r0
 8000d92:	4688      	mov	r8, r1
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d14a      	bne.n	8000e2e <__udivmoddi4+0xa6>
 8000d98:	428a      	cmp	r2, r1
 8000d9a:	4617      	mov	r7, r2
 8000d9c:	d962      	bls.n	8000e64 <__udivmoddi4+0xdc>
 8000d9e:	fab2 f682 	clz	r6, r2
 8000da2:	b14e      	cbz	r6, 8000db8 <__udivmoddi4+0x30>
 8000da4:	f1c6 0320 	rsb	r3, r6, #32
 8000da8:	fa01 f806 	lsl.w	r8, r1, r6
 8000dac:	fa20 f303 	lsr.w	r3, r0, r3
 8000db0:	40b7      	lsls	r7, r6
 8000db2:	ea43 0808 	orr.w	r8, r3, r8
 8000db6:	40b4      	lsls	r4, r6
 8000db8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dbc:	fa1f fc87 	uxth.w	ip, r7
 8000dc0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000dc4:	0c23      	lsrs	r3, r4, #16
 8000dc6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000dca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dce:	fb01 f20c 	mul.w	r2, r1, ip
 8000dd2:	429a      	cmp	r2, r3
 8000dd4:	d909      	bls.n	8000dea <__udivmoddi4+0x62>
 8000dd6:	18fb      	adds	r3, r7, r3
 8000dd8:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000ddc:	f080 80ea 	bcs.w	8000fb4 <__udivmoddi4+0x22c>
 8000de0:	429a      	cmp	r2, r3
 8000de2:	f240 80e7 	bls.w	8000fb4 <__udivmoddi4+0x22c>
 8000de6:	3902      	subs	r1, #2
 8000de8:	443b      	add	r3, r7
 8000dea:	1a9a      	subs	r2, r3, r2
 8000dec:	b2a3      	uxth	r3, r4
 8000dee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000df2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000df6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dfa:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dfe:	459c      	cmp	ip, r3
 8000e00:	d909      	bls.n	8000e16 <__udivmoddi4+0x8e>
 8000e02:	18fb      	adds	r3, r7, r3
 8000e04:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000e08:	f080 80d6 	bcs.w	8000fb8 <__udivmoddi4+0x230>
 8000e0c:	459c      	cmp	ip, r3
 8000e0e:	f240 80d3 	bls.w	8000fb8 <__udivmoddi4+0x230>
 8000e12:	443b      	add	r3, r7
 8000e14:	3802      	subs	r0, #2
 8000e16:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e1a:	eba3 030c 	sub.w	r3, r3, ip
 8000e1e:	2100      	movs	r1, #0
 8000e20:	b11d      	cbz	r5, 8000e2a <__udivmoddi4+0xa2>
 8000e22:	40f3      	lsrs	r3, r6
 8000e24:	2200      	movs	r2, #0
 8000e26:	e9c5 3200 	strd	r3, r2, [r5]
 8000e2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e2e:	428b      	cmp	r3, r1
 8000e30:	d905      	bls.n	8000e3e <__udivmoddi4+0xb6>
 8000e32:	b10d      	cbz	r5, 8000e38 <__udivmoddi4+0xb0>
 8000e34:	e9c5 0100 	strd	r0, r1, [r5]
 8000e38:	2100      	movs	r1, #0
 8000e3a:	4608      	mov	r0, r1
 8000e3c:	e7f5      	b.n	8000e2a <__udivmoddi4+0xa2>
 8000e3e:	fab3 f183 	clz	r1, r3
 8000e42:	2900      	cmp	r1, #0
 8000e44:	d146      	bne.n	8000ed4 <__udivmoddi4+0x14c>
 8000e46:	4573      	cmp	r3, lr
 8000e48:	d302      	bcc.n	8000e50 <__udivmoddi4+0xc8>
 8000e4a:	4282      	cmp	r2, r0
 8000e4c:	f200 8105 	bhi.w	800105a <__udivmoddi4+0x2d2>
 8000e50:	1a84      	subs	r4, r0, r2
 8000e52:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e56:	2001      	movs	r0, #1
 8000e58:	4690      	mov	r8, r2
 8000e5a:	2d00      	cmp	r5, #0
 8000e5c:	d0e5      	beq.n	8000e2a <__udivmoddi4+0xa2>
 8000e5e:	e9c5 4800 	strd	r4, r8, [r5]
 8000e62:	e7e2      	b.n	8000e2a <__udivmoddi4+0xa2>
 8000e64:	2a00      	cmp	r2, #0
 8000e66:	f000 8090 	beq.w	8000f8a <__udivmoddi4+0x202>
 8000e6a:	fab2 f682 	clz	r6, r2
 8000e6e:	2e00      	cmp	r6, #0
 8000e70:	f040 80a4 	bne.w	8000fbc <__udivmoddi4+0x234>
 8000e74:	1a8a      	subs	r2, r1, r2
 8000e76:	0c03      	lsrs	r3, r0, #16
 8000e78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e7c:	b280      	uxth	r0, r0
 8000e7e:	b2bc      	uxth	r4, r7
 8000e80:	2101      	movs	r1, #1
 8000e82:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e86:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e8e:	fb04 f20c 	mul.w	r2, r4, ip
 8000e92:	429a      	cmp	r2, r3
 8000e94:	d907      	bls.n	8000ea6 <__udivmoddi4+0x11e>
 8000e96:	18fb      	adds	r3, r7, r3
 8000e98:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000e9c:	d202      	bcs.n	8000ea4 <__udivmoddi4+0x11c>
 8000e9e:	429a      	cmp	r2, r3
 8000ea0:	f200 80e0 	bhi.w	8001064 <__udivmoddi4+0x2dc>
 8000ea4:	46c4      	mov	ip, r8
 8000ea6:	1a9b      	subs	r3, r3, r2
 8000ea8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000eac:	fb0e 3312 	mls	r3, lr, r2, r3
 8000eb0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000eb4:	fb02 f404 	mul.w	r4, r2, r4
 8000eb8:	429c      	cmp	r4, r3
 8000eba:	d907      	bls.n	8000ecc <__udivmoddi4+0x144>
 8000ebc:	18fb      	adds	r3, r7, r3
 8000ebe:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000ec2:	d202      	bcs.n	8000eca <__udivmoddi4+0x142>
 8000ec4:	429c      	cmp	r4, r3
 8000ec6:	f200 80ca 	bhi.w	800105e <__udivmoddi4+0x2d6>
 8000eca:	4602      	mov	r2, r0
 8000ecc:	1b1b      	subs	r3, r3, r4
 8000ece:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ed2:	e7a5      	b.n	8000e20 <__udivmoddi4+0x98>
 8000ed4:	f1c1 0620 	rsb	r6, r1, #32
 8000ed8:	408b      	lsls	r3, r1
 8000eda:	fa22 f706 	lsr.w	r7, r2, r6
 8000ede:	431f      	orrs	r7, r3
 8000ee0:	fa0e f401 	lsl.w	r4, lr, r1
 8000ee4:	fa20 f306 	lsr.w	r3, r0, r6
 8000ee8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000eec:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ef0:	4323      	orrs	r3, r4
 8000ef2:	fa00 f801 	lsl.w	r8, r0, r1
 8000ef6:	fa1f fc87 	uxth.w	ip, r7
 8000efa:	fbbe f0f9 	udiv	r0, lr, r9
 8000efe:	0c1c      	lsrs	r4, r3, #16
 8000f00:	fb09 ee10 	mls	lr, r9, r0, lr
 8000f04:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000f08:	fb00 fe0c 	mul.w	lr, r0, ip
 8000f0c:	45a6      	cmp	lr, r4
 8000f0e:	fa02 f201 	lsl.w	r2, r2, r1
 8000f12:	d909      	bls.n	8000f28 <__udivmoddi4+0x1a0>
 8000f14:	193c      	adds	r4, r7, r4
 8000f16:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000f1a:	f080 809c 	bcs.w	8001056 <__udivmoddi4+0x2ce>
 8000f1e:	45a6      	cmp	lr, r4
 8000f20:	f240 8099 	bls.w	8001056 <__udivmoddi4+0x2ce>
 8000f24:	3802      	subs	r0, #2
 8000f26:	443c      	add	r4, r7
 8000f28:	eba4 040e 	sub.w	r4, r4, lr
 8000f2c:	fa1f fe83 	uxth.w	lr, r3
 8000f30:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f34:	fb09 4413 	mls	r4, r9, r3, r4
 8000f38:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f3c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f40:	45a4      	cmp	ip, r4
 8000f42:	d908      	bls.n	8000f56 <__udivmoddi4+0x1ce>
 8000f44:	193c      	adds	r4, r7, r4
 8000f46:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000f4a:	f080 8082 	bcs.w	8001052 <__udivmoddi4+0x2ca>
 8000f4e:	45a4      	cmp	ip, r4
 8000f50:	d97f      	bls.n	8001052 <__udivmoddi4+0x2ca>
 8000f52:	3b02      	subs	r3, #2
 8000f54:	443c      	add	r4, r7
 8000f56:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f5a:	eba4 040c 	sub.w	r4, r4, ip
 8000f5e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f62:	4564      	cmp	r4, ip
 8000f64:	4673      	mov	r3, lr
 8000f66:	46e1      	mov	r9, ip
 8000f68:	d362      	bcc.n	8001030 <__udivmoddi4+0x2a8>
 8000f6a:	d05f      	beq.n	800102c <__udivmoddi4+0x2a4>
 8000f6c:	b15d      	cbz	r5, 8000f86 <__udivmoddi4+0x1fe>
 8000f6e:	ebb8 0203 	subs.w	r2, r8, r3
 8000f72:	eb64 0409 	sbc.w	r4, r4, r9
 8000f76:	fa04 f606 	lsl.w	r6, r4, r6
 8000f7a:	fa22 f301 	lsr.w	r3, r2, r1
 8000f7e:	431e      	orrs	r6, r3
 8000f80:	40cc      	lsrs	r4, r1
 8000f82:	e9c5 6400 	strd	r6, r4, [r5]
 8000f86:	2100      	movs	r1, #0
 8000f88:	e74f      	b.n	8000e2a <__udivmoddi4+0xa2>
 8000f8a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f8e:	0c01      	lsrs	r1, r0, #16
 8000f90:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f94:	b280      	uxth	r0, r0
 8000f96:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f9a:	463b      	mov	r3, r7
 8000f9c:	4638      	mov	r0, r7
 8000f9e:	463c      	mov	r4, r7
 8000fa0:	46b8      	mov	r8, r7
 8000fa2:	46be      	mov	lr, r7
 8000fa4:	2620      	movs	r6, #32
 8000fa6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000faa:	eba2 0208 	sub.w	r2, r2, r8
 8000fae:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000fb2:	e766      	b.n	8000e82 <__udivmoddi4+0xfa>
 8000fb4:	4601      	mov	r1, r0
 8000fb6:	e718      	b.n	8000dea <__udivmoddi4+0x62>
 8000fb8:	4610      	mov	r0, r2
 8000fba:	e72c      	b.n	8000e16 <__udivmoddi4+0x8e>
 8000fbc:	f1c6 0220 	rsb	r2, r6, #32
 8000fc0:	fa2e f302 	lsr.w	r3, lr, r2
 8000fc4:	40b7      	lsls	r7, r6
 8000fc6:	40b1      	lsls	r1, r6
 8000fc8:	fa20 f202 	lsr.w	r2, r0, r2
 8000fcc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fd0:	430a      	orrs	r2, r1
 8000fd2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fd6:	b2bc      	uxth	r4, r7
 8000fd8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fdc:	0c11      	lsrs	r1, r2, #16
 8000fde:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fe2:	fb08 f904 	mul.w	r9, r8, r4
 8000fe6:	40b0      	lsls	r0, r6
 8000fe8:	4589      	cmp	r9, r1
 8000fea:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fee:	b280      	uxth	r0, r0
 8000ff0:	d93e      	bls.n	8001070 <__udivmoddi4+0x2e8>
 8000ff2:	1879      	adds	r1, r7, r1
 8000ff4:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000ff8:	d201      	bcs.n	8000ffe <__udivmoddi4+0x276>
 8000ffa:	4589      	cmp	r9, r1
 8000ffc:	d81f      	bhi.n	800103e <__udivmoddi4+0x2b6>
 8000ffe:	eba1 0109 	sub.w	r1, r1, r9
 8001002:	fbb1 f9fe 	udiv	r9, r1, lr
 8001006:	fb09 f804 	mul.w	r8, r9, r4
 800100a:	fb0e 1119 	mls	r1, lr, r9, r1
 800100e:	b292      	uxth	r2, r2
 8001010:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001014:	4542      	cmp	r2, r8
 8001016:	d229      	bcs.n	800106c <__udivmoddi4+0x2e4>
 8001018:	18ba      	adds	r2, r7, r2
 800101a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800101e:	d2c4      	bcs.n	8000faa <__udivmoddi4+0x222>
 8001020:	4542      	cmp	r2, r8
 8001022:	d2c2      	bcs.n	8000faa <__udivmoddi4+0x222>
 8001024:	f1a9 0102 	sub.w	r1, r9, #2
 8001028:	443a      	add	r2, r7
 800102a:	e7be      	b.n	8000faa <__udivmoddi4+0x222>
 800102c:	45f0      	cmp	r8, lr
 800102e:	d29d      	bcs.n	8000f6c <__udivmoddi4+0x1e4>
 8001030:	ebbe 0302 	subs.w	r3, lr, r2
 8001034:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001038:	3801      	subs	r0, #1
 800103a:	46e1      	mov	r9, ip
 800103c:	e796      	b.n	8000f6c <__udivmoddi4+0x1e4>
 800103e:	eba7 0909 	sub.w	r9, r7, r9
 8001042:	4449      	add	r1, r9
 8001044:	f1a8 0c02 	sub.w	ip, r8, #2
 8001048:	fbb1 f9fe 	udiv	r9, r1, lr
 800104c:	fb09 f804 	mul.w	r8, r9, r4
 8001050:	e7db      	b.n	800100a <__udivmoddi4+0x282>
 8001052:	4673      	mov	r3, lr
 8001054:	e77f      	b.n	8000f56 <__udivmoddi4+0x1ce>
 8001056:	4650      	mov	r0, sl
 8001058:	e766      	b.n	8000f28 <__udivmoddi4+0x1a0>
 800105a:	4608      	mov	r0, r1
 800105c:	e6fd      	b.n	8000e5a <__udivmoddi4+0xd2>
 800105e:	443b      	add	r3, r7
 8001060:	3a02      	subs	r2, #2
 8001062:	e733      	b.n	8000ecc <__udivmoddi4+0x144>
 8001064:	f1ac 0c02 	sub.w	ip, ip, #2
 8001068:	443b      	add	r3, r7
 800106a:	e71c      	b.n	8000ea6 <__udivmoddi4+0x11e>
 800106c:	4649      	mov	r1, r9
 800106e:	e79c      	b.n	8000faa <__udivmoddi4+0x222>
 8001070:	eba1 0109 	sub.w	r1, r1, r9
 8001074:	46c4      	mov	ip, r8
 8001076:	fbb1 f9fe 	udiv	r9, r1, lr
 800107a:	fb09 f804 	mul.w	r8, r9, r4
 800107e:	e7c4      	b.n	800100a <__udivmoddi4+0x282>

08001080 <__aeabi_idiv0>:
 8001080:	4770      	bx	lr
 8001082:	bf00      	nop

08001084 <pvPortMallocMicroROS>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMallocMicroROS( size_t xWantedSize )
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b08a      	sub	sp, #40	@ 0x28
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800108c:	2300      	movs	r3, #0
 800108e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8001090:	f008 fb84 	bl	800979c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8001094:	4b5a      	ldr	r3, [pc, #360]	@ (8001200 <pvPortMallocMicroROS+0x17c>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d101      	bne.n	80010a0 <pvPortMallocMicroROS+0x1c>
		{
			prvHeapInit();
 800109c:	f000 f986 	bl	80013ac <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80010a0:	4b58      	ldr	r3, [pc, #352]	@ (8001204 <pvPortMallocMicroROS+0x180>)
 80010a2:	681a      	ldr	r2, [r3, #0]
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	4013      	ands	r3, r2
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	f040 8090 	bne.w	80011ce <pvPortMallocMicroROS+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d01e      	beq.n	80010f2 <pvPortMallocMicroROS+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80010b4:	2208      	movs	r2, #8
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	4413      	add	r3, r2
 80010ba:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	f003 0307 	and.w	r3, r3, #7
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d015      	beq.n	80010f2 <pvPortMallocMicroROS+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	f023 0307 	bic.w	r3, r3, #7
 80010cc:	3308      	adds	r3, #8
 80010ce:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	f003 0307 	and.w	r3, r3, #7
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d00b      	beq.n	80010f2 <pvPortMallocMicroROS+0x6e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80010da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80010de:	f383 8811 	msr	BASEPRI, r3
 80010e2:	f3bf 8f6f 	isb	sy
 80010e6:	f3bf 8f4f 	dsb	sy
 80010ea:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80010ec:	bf00      	nop
 80010ee:	bf00      	nop
 80010f0:	e7fd      	b.n	80010ee <pvPortMallocMicroROS+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d06a      	beq.n	80011ce <pvPortMallocMicroROS+0x14a>
 80010f8:	4b43      	ldr	r3, [pc, #268]	@ (8001208 <pvPortMallocMicroROS+0x184>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	687a      	ldr	r2, [r7, #4]
 80010fe:	429a      	cmp	r2, r3
 8001100:	d865      	bhi.n	80011ce <pvPortMallocMicroROS+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8001102:	4b42      	ldr	r3, [pc, #264]	@ (800120c <pvPortMallocMicroROS+0x188>)
 8001104:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8001106:	4b41      	ldr	r3, [pc, #260]	@ (800120c <pvPortMallocMicroROS+0x188>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800110c:	e004      	b.n	8001118 <pvPortMallocMicroROS+0x94>
				{
					pxPreviousBlock = pxBlock;
 800110e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001110:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8001112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800111a:	685b      	ldr	r3, [r3, #4]
 800111c:	687a      	ldr	r2, [r7, #4]
 800111e:	429a      	cmp	r2, r3
 8001120:	d903      	bls.n	800112a <pvPortMallocMicroROS+0xa6>
 8001122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	2b00      	cmp	r3, #0
 8001128:	d1f1      	bne.n	800110e <pvPortMallocMicroROS+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800112a:	4b35      	ldr	r3, [pc, #212]	@ (8001200 <pvPortMallocMicroROS+0x17c>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001130:	429a      	cmp	r2, r3
 8001132:	d04c      	beq.n	80011ce <pvPortMallocMicroROS+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001134:	6a3b      	ldr	r3, [r7, #32]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	2208      	movs	r2, #8
 800113a:	4413      	add	r3, r2
 800113c:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800113e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001140:	681a      	ldr	r2, [r3, #0]
 8001142:	6a3b      	ldr	r3, [r7, #32]
 8001144:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8001146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001148:	685a      	ldr	r2, [r3, #4]
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	1ad2      	subs	r2, r2, r3
 800114e:	2308      	movs	r3, #8
 8001150:	005b      	lsls	r3, r3, #1
 8001152:	429a      	cmp	r2, r3
 8001154:	d920      	bls.n	8001198 <pvPortMallocMicroROS+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8001156:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	4413      	add	r3, r2
 800115c:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800115e:	69bb      	ldr	r3, [r7, #24]
 8001160:	f003 0307 	and.w	r3, r3, #7
 8001164:	2b00      	cmp	r3, #0
 8001166:	d00b      	beq.n	8001180 <pvPortMallocMicroROS+0xfc>
	__asm volatile
 8001168:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800116c:	f383 8811 	msr	BASEPRI, r3
 8001170:	f3bf 8f6f 	isb	sy
 8001174:	f3bf 8f4f 	dsb	sy
 8001178:	613b      	str	r3, [r7, #16]
}
 800117a:	bf00      	nop
 800117c:	bf00      	nop
 800117e:	e7fd      	b.n	800117c <pvPortMallocMicroROS+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001182:	685a      	ldr	r2, [r3, #4]
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	1ad2      	subs	r2, r2, r3
 8001188:	69bb      	ldr	r3, [r7, #24]
 800118a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800118c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800118e:	687a      	ldr	r2, [r7, #4]
 8001190:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8001192:	69b8      	ldr	r0, [r7, #24]
 8001194:	f000 f96c 	bl	8001470 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001198:	4b1b      	ldr	r3, [pc, #108]	@ (8001208 <pvPortMallocMicroROS+0x184>)
 800119a:	681a      	ldr	r2, [r3, #0]
 800119c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	1ad3      	subs	r3, r2, r3
 80011a2:	4a19      	ldr	r2, [pc, #100]	@ (8001208 <pvPortMallocMicroROS+0x184>)
 80011a4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80011a6:	4b18      	ldr	r3, [pc, #96]	@ (8001208 <pvPortMallocMicroROS+0x184>)
 80011a8:	681a      	ldr	r2, [r3, #0]
 80011aa:	4b19      	ldr	r3, [pc, #100]	@ (8001210 <pvPortMallocMicroROS+0x18c>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	429a      	cmp	r2, r3
 80011b0:	d203      	bcs.n	80011ba <pvPortMallocMicroROS+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80011b2:	4b15      	ldr	r3, [pc, #84]	@ (8001208 <pvPortMallocMicroROS+0x184>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	4a16      	ldr	r2, [pc, #88]	@ (8001210 <pvPortMallocMicroROS+0x18c>)
 80011b8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80011ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011bc:	685a      	ldr	r2, [r3, #4]
 80011be:	4b11      	ldr	r3, [pc, #68]	@ (8001204 <pvPortMallocMicroROS+0x180>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	431a      	orrs	r2, r3
 80011c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011c6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80011c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011ca:	2200      	movs	r2, #0
 80011cc:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80011ce:	f008 faf3 	bl	80097b8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80011d2:	69fb      	ldr	r3, [r7, #28]
 80011d4:	f003 0307 	and.w	r3, r3, #7
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d00b      	beq.n	80011f4 <pvPortMallocMicroROS+0x170>
	__asm volatile
 80011dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80011e0:	f383 8811 	msr	BASEPRI, r3
 80011e4:	f3bf 8f6f 	isb	sy
 80011e8:	f3bf 8f4f 	dsb	sy
 80011ec:	60fb      	str	r3, [r7, #12]
}
 80011ee:	bf00      	nop
 80011f0:	bf00      	nop
 80011f2:	e7fd      	b.n	80011f0 <pvPortMallocMicroROS+0x16c>
	return pvReturn;
 80011f4:	69fb      	ldr	r3, [r7, #28]
}
 80011f6:	4618      	mov	r0, r3
 80011f8:	3728      	adds	r7, #40	@ 0x28
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	20006ab4 	.word	0x20006ab4
 8001204:	20006ac0 	.word	0x20006ac0
 8001208:	20006ab8 	.word	0x20006ab8
 800120c:	20006aac 	.word	0x20006aac
 8001210:	20006abc 	.word	0x20006abc

08001214 <vPortFreeMicroROS>:
/*-----------------------------------------------------------*/

void vPortFreeMicroROS( void *pv )
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b086      	sub	sp, #24
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d04a      	beq.n	80012bc <vPortFreeMicroROS+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8001226:	2308      	movs	r3, #8
 8001228:	425b      	negs	r3, r3
 800122a:	697a      	ldr	r2, [r7, #20]
 800122c:	4413      	add	r3, r2
 800122e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8001230:	697b      	ldr	r3, [r7, #20]
 8001232:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8001234:	693b      	ldr	r3, [r7, #16]
 8001236:	685a      	ldr	r2, [r3, #4]
 8001238:	4b22      	ldr	r3, [pc, #136]	@ (80012c4 <vPortFreeMicroROS+0xb0>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4013      	ands	r3, r2
 800123e:	2b00      	cmp	r3, #0
 8001240:	d10b      	bne.n	800125a <vPortFreeMicroROS+0x46>
	__asm volatile
 8001242:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001246:	f383 8811 	msr	BASEPRI, r3
 800124a:	f3bf 8f6f 	isb	sy
 800124e:	f3bf 8f4f 	dsb	sy
 8001252:	60fb      	str	r3, [r7, #12]
}
 8001254:	bf00      	nop
 8001256:	bf00      	nop
 8001258:	e7fd      	b.n	8001256 <vPortFreeMicroROS+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800125a:	693b      	ldr	r3, [r7, #16]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d00b      	beq.n	800127a <vPortFreeMicroROS+0x66>
	__asm volatile
 8001262:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001266:	f383 8811 	msr	BASEPRI, r3
 800126a:	f3bf 8f6f 	isb	sy
 800126e:	f3bf 8f4f 	dsb	sy
 8001272:	60bb      	str	r3, [r7, #8]
}
 8001274:	bf00      	nop
 8001276:	bf00      	nop
 8001278:	e7fd      	b.n	8001276 <vPortFreeMicroROS+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800127a:	693b      	ldr	r3, [r7, #16]
 800127c:	685a      	ldr	r2, [r3, #4]
 800127e:	4b11      	ldr	r3, [pc, #68]	@ (80012c4 <vPortFreeMicroROS+0xb0>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	4013      	ands	r3, r2
 8001284:	2b00      	cmp	r3, #0
 8001286:	d019      	beq.n	80012bc <vPortFreeMicroROS+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8001288:	693b      	ldr	r3, [r7, #16]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d115      	bne.n	80012bc <vPortFreeMicroROS+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8001290:	693b      	ldr	r3, [r7, #16]
 8001292:	685a      	ldr	r2, [r3, #4]
 8001294:	4b0b      	ldr	r3, [pc, #44]	@ (80012c4 <vPortFreeMicroROS+0xb0>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	43db      	mvns	r3, r3
 800129a:	401a      	ands	r2, r3
 800129c:	693b      	ldr	r3, [r7, #16]
 800129e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80012a0:	f008 fa7c 	bl	800979c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80012a4:	693b      	ldr	r3, [r7, #16]
 80012a6:	685a      	ldr	r2, [r3, #4]
 80012a8:	4b07      	ldr	r3, [pc, #28]	@ (80012c8 <vPortFreeMicroROS+0xb4>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4413      	add	r3, r2
 80012ae:	4a06      	ldr	r2, [pc, #24]	@ (80012c8 <vPortFreeMicroROS+0xb4>)
 80012b0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80012b2:	6938      	ldr	r0, [r7, #16]
 80012b4:	f000 f8dc 	bl	8001470 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80012b8:	f008 fa7e 	bl	80097b8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80012bc:	bf00      	nop
 80012be:	3718      	adds	r7, #24
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	20006ac0 	.word	0x20006ac0
 80012c8:	20006ab8 	.word	0x20006ab8

080012cc <getBlockSize>:
/*-----------------------------------------------------------*/

/*-----------------------------------------------------------*/
size_t getBlockSize( void *pv )
{
 80012cc:	b480      	push	{r7}
 80012ce:	b087      	sub	sp, #28
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]

	uint8_t *puc = ( uint8_t * ) pv;
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	617b      	str	r3, [r7, #20]
	BlockLink_t *pxLink;

	puc -= xHeapStructSize;
 80012d8:	2308      	movs	r3, #8
 80012da:	425b      	negs	r3, r3
 80012dc:	697a      	ldr	r2, [r7, #20]
 80012de:	4413      	add	r3, r2
 80012e0:	617b      	str	r3, [r7, #20]
	pxLink = ( void * ) puc;
 80012e2:	697b      	ldr	r3, [r7, #20]
 80012e4:	613b      	str	r3, [r7, #16]

	size_t count = pxLink->xBlockSize & ~xBlockAllocatedBit;
 80012e6:	693b      	ldr	r3, [r7, #16]
 80012e8:	685a      	ldr	r2, [r3, #4]
 80012ea:	4b06      	ldr	r3, [pc, #24]	@ (8001304 <getBlockSize+0x38>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	43db      	mvns	r3, r3
 80012f0:	4013      	ands	r3, r2
 80012f2:	60fb      	str	r3, [r7, #12]

	return count;
 80012f4:	68fb      	ldr	r3, [r7, #12]
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	371c      	adds	r7, #28
 80012fa:	46bd      	mov	sp, r7
 80012fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001300:	4770      	bx	lr
 8001302:	bf00      	nop
 8001304:	20006ac0 	.word	0x20006ac0

08001308 <pvPortReallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortReallocMicroROS( void *pv, size_t xWantedSize )
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b084      	sub	sp, #16
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
 8001310:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 8001312:	f008 fa43 	bl	800979c <vTaskSuspendAll>

	void * newmem = pvPortMallocMicroROS(xWantedSize);
 8001316:	6838      	ldr	r0, [r7, #0]
 8001318:	f7ff feb4 	bl	8001084 <pvPortMallocMicroROS>
 800131c:	60b8      	str	r0, [r7, #8]
	if (newmem != NULL && pv != NULL)
 800131e:	68bb      	ldr	r3, [r7, #8]
 8001320:	2b00      	cmp	r3, #0
 8001322:	d017      	beq.n	8001354 <pvPortReallocMicroROS+0x4c>
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	2b00      	cmp	r3, #0
 8001328:	d014      	beq.n	8001354 <pvPortReallocMicroROS+0x4c>
	{
		size_t count = getBlockSize(pv) - xHeapStructSize;
 800132a:	6878      	ldr	r0, [r7, #4]
 800132c:	f7ff ffce 	bl	80012cc <getBlockSize>
 8001330:	4603      	mov	r3, r0
 8001332:	2208      	movs	r2, #8
 8001334:	1a9b      	subs	r3, r3, r2
 8001336:	60fb      	str	r3, [r7, #12]
		if (xWantedSize < count)
 8001338:	683a      	ldr	r2, [r7, #0]
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	429a      	cmp	r2, r3
 800133e:	d201      	bcs.n	8001344 <pvPortReallocMicroROS+0x3c>
		{
			count = xWantedSize;
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	60fb      	str	r3, [r7, #12]
		}
		memcpy(newmem, pv, count);
 8001344:	68fa      	ldr	r2, [r7, #12]
 8001346:	6879      	ldr	r1, [r7, #4]
 8001348:	68b8      	ldr	r0, [r7, #8]
 800134a:	f01b f99a 	bl	801c682 <memcpy>

		vPortFreeMicroROS(pv);
 800134e:	6878      	ldr	r0, [r7, #4]
 8001350:	f7ff ff60 	bl	8001214 <vPortFreeMicroROS>
	}

	( void ) xTaskResumeAll();
 8001354:	f008 fa30 	bl	80097b8 <xTaskResumeAll>

	return newmem;
 8001358:	68bb      	ldr	r3, [r7, #8]
}
 800135a:	4618      	mov	r0, r3
 800135c:	3710      	adds	r7, #16
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}

08001362 <pvPortCallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortCallocMicroROS( size_t num, size_t xWantedSize )
{
 8001362:	b580      	push	{r7, lr}
 8001364:	b086      	sub	sp, #24
 8001366:	af00      	add	r7, sp, #0
 8001368:	6078      	str	r0, [r7, #4]
 800136a:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 800136c:	f008 fa16 	bl	800979c <vTaskSuspendAll>
	size_t count = xWantedSize*num;
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	687a      	ldr	r2, [r7, #4]
 8001374:	fb02 f303 	mul.w	r3, r2, r3
 8001378:	617b      	str	r3, [r7, #20]

	void * mem = pvPortMallocMicroROS(count);
 800137a:	6978      	ldr	r0, [r7, #20]
 800137c:	f7ff fe82 	bl	8001084 <pvPortMallocMicroROS>
 8001380:	60f8      	str	r0, [r7, #12]
  	char *in_dest = (char*)mem;
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	613b      	str	r3, [r7, #16]

  	while(count--)
 8001386:	e004      	b.n	8001392 <pvPortCallocMicroROS+0x30>
    	*in_dest++ = 0;
 8001388:	693b      	ldr	r3, [r7, #16]
 800138a:	1c5a      	adds	r2, r3, #1
 800138c:	613a      	str	r2, [r7, #16]
 800138e:	2200      	movs	r2, #0
 8001390:	701a      	strb	r2, [r3, #0]
  	while(count--)
 8001392:	697b      	ldr	r3, [r7, #20]
 8001394:	1e5a      	subs	r2, r3, #1
 8001396:	617a      	str	r2, [r7, #20]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d1f5      	bne.n	8001388 <pvPortCallocMicroROS+0x26>

	( void ) xTaskResumeAll();
 800139c:	f008 fa0c 	bl	80097b8 <xTaskResumeAll>
  	return mem;
 80013a0:	68fb      	ldr	r3, [r7, #12]
}
 80013a2:	4618      	mov	r0, r3
 80013a4:	3718      	adds	r7, #24
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
	...

080013ac <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80013ac:	b480      	push	{r7}
 80013ae:	b085      	sub	sp, #20
 80013b0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80013b2:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80013b6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80013b8:	4b27      	ldr	r3, [pc, #156]	@ (8001458 <prvHeapInit+0xac>)
 80013ba:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	f003 0307 	and.w	r3, r3, #7
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d00c      	beq.n	80013e0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	3307      	adds	r3, #7
 80013ca:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	f023 0307 	bic.w	r3, r3, #7
 80013d2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80013d4:	68ba      	ldr	r2, [r7, #8]
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	1ad3      	subs	r3, r2, r3
 80013da:	4a1f      	ldr	r2, [pc, #124]	@ (8001458 <prvHeapInit+0xac>)
 80013dc:	4413      	add	r3, r2
 80013de:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80013e4:	4a1d      	ldr	r2, [pc, #116]	@ (800145c <prvHeapInit+0xb0>)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80013ea:	4b1c      	ldr	r3, [pc, #112]	@ (800145c <prvHeapInit+0xb0>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	68ba      	ldr	r2, [r7, #8]
 80013f4:	4413      	add	r3, r2
 80013f6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80013f8:	2208      	movs	r2, #8
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	1a9b      	subs	r3, r3, r2
 80013fe:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	f023 0307 	bic.w	r3, r3, #7
 8001406:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	4a15      	ldr	r2, [pc, #84]	@ (8001460 <prvHeapInit+0xb4>)
 800140c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800140e:	4b14      	ldr	r3, [pc, #80]	@ (8001460 <prvHeapInit+0xb4>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	2200      	movs	r2, #0
 8001414:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8001416:	4b12      	ldr	r3, [pc, #72]	@ (8001460 <prvHeapInit+0xb4>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	2200      	movs	r2, #0
 800141c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	68fa      	ldr	r2, [r7, #12]
 8001426:	1ad2      	subs	r2, r2, r3
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800142c:	4b0c      	ldr	r3, [pc, #48]	@ (8001460 <prvHeapInit+0xb4>)
 800142e:	681a      	ldr	r2, [r3, #0]
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	4a0a      	ldr	r2, [pc, #40]	@ (8001464 <prvHeapInit+0xb8>)
 800143a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	685b      	ldr	r3, [r3, #4]
 8001440:	4a09      	ldr	r2, [pc, #36]	@ (8001468 <prvHeapInit+0xbc>)
 8001442:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8001444:	4b09      	ldr	r3, [pc, #36]	@ (800146c <prvHeapInit+0xc0>)
 8001446:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800144a:	601a      	str	r2, [r3, #0]
}
 800144c:	bf00      	nop
 800144e:	3714      	adds	r7, #20
 8001450:	46bd      	mov	sp, r7
 8001452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001456:	4770      	bx	lr
 8001458:	20002eac 	.word	0x20002eac
 800145c:	20006aac 	.word	0x20006aac
 8001460:	20006ab4 	.word	0x20006ab4
 8001464:	20006abc 	.word	0x20006abc
 8001468:	20006ab8 	.word	0x20006ab8
 800146c:	20006ac0 	.word	0x20006ac0

08001470 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8001470:	b480      	push	{r7}
 8001472:	b085      	sub	sp, #20
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8001478:	4b28      	ldr	r3, [pc, #160]	@ (800151c <prvInsertBlockIntoFreeList+0xac>)
 800147a:	60fb      	str	r3, [r7, #12]
 800147c:	e002      	b.n	8001484 <prvInsertBlockIntoFreeList+0x14>
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	60fb      	str	r3, [r7, #12]
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	687a      	ldr	r2, [r7, #4]
 800148a:	429a      	cmp	r2, r3
 800148c:	d8f7      	bhi.n	800147e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	68ba      	ldr	r2, [r7, #8]
 8001498:	4413      	add	r3, r2
 800149a:	687a      	ldr	r2, [r7, #4]
 800149c:	429a      	cmp	r2, r3
 800149e:	d108      	bne.n	80014b2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	685a      	ldr	r2, [r3, #4]
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	441a      	add	r2, r3
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	685b      	ldr	r3, [r3, #4]
 80014ba:	68ba      	ldr	r2, [r7, #8]
 80014bc:	441a      	add	r2, r3
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	429a      	cmp	r2, r3
 80014c4:	d118      	bne.n	80014f8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	681a      	ldr	r2, [r3, #0]
 80014ca:	4b15      	ldr	r3, [pc, #84]	@ (8001520 <prvInsertBlockIntoFreeList+0xb0>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	429a      	cmp	r2, r3
 80014d0:	d00d      	beq.n	80014ee <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	685a      	ldr	r2, [r3, #4]
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	685b      	ldr	r3, [r3, #4]
 80014dc:	441a      	add	r2, r3
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	681a      	ldr	r2, [r3, #0]
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	601a      	str	r2, [r3, #0]
 80014ec:	e008      	b.n	8001500 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80014ee:	4b0c      	ldr	r3, [pc, #48]	@ (8001520 <prvInsertBlockIntoFreeList+0xb0>)
 80014f0:	681a      	ldr	r2, [r3, #0]
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	601a      	str	r2, [r3, #0]
 80014f6:	e003      	b.n	8001500 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	681a      	ldr	r2, [r3, #0]
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8001500:	68fa      	ldr	r2, [r7, #12]
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	429a      	cmp	r2, r3
 8001506:	d002      	beq.n	800150e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	687a      	ldr	r2, [r7, #4]
 800150c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800150e:	bf00      	nop
 8001510:	3714      	adds	r7, #20
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr
 800151a:	bf00      	nop
 800151c:	20006aac 	.word	0x20006aac
 8001520:	20006ab4 	.word	0x20006ab4

08001524 <cmd_vel_callback>:
Motor *pRight = &Right_motor;
PID_TypeDef RPID;
PID_TypeDef LPID;

void cmd_vel_callback(const void * msgin)
{
 8001524:	b5b0      	push	{r4, r5, r7, lr}
 8001526:	b084      	sub	sp, #16
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  // Cast received message to used type
  const geometry_msgs__msg__Twist * msg = (const geometry_msgs__msg__Twist *)msgin;
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	60fb      	str	r3, [r7, #12]

   v_mps = msg->linear.x;
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001536:	492e      	ldr	r1, [pc, #184]	@ (80015f0 <cmd_vel_callback+0xcc>)
 8001538:	e9c1 2300 	strd	r2, r3, [r1]
   omega = msg->angular.z;
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8001542:	492c      	ldr	r1, [pc, #176]	@ (80015f4 <cmd_vel_callback+0xd0>)
 8001544:	e9c1 2300 	strd	r2, r3, [r1]

   vl = (2 * v_mps - omega * L) / 2; // m/s
 8001548:	4b29      	ldr	r3, [pc, #164]	@ (80015f0 <cmd_vel_callback+0xcc>)
 800154a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800154e:	4602      	mov	r2, r0
 8001550:	460b      	mov	r3, r1
 8001552:	f7fe feb3 	bl	80002bc <__adddf3>
 8001556:	4602      	mov	r2, r0
 8001558:	460b      	mov	r3, r1
 800155a:	4614      	mov	r4, r2
 800155c:	461d      	mov	r5, r3
 800155e:	4b25      	ldr	r3, [pc, #148]	@ (80015f4 <cmd_vel_callback+0xd0>)
 8001560:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001564:	4b24      	ldr	r3, [pc, #144]	@ (80015f8 <cmd_vel_callback+0xd4>)
 8001566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800156a:	f7ff f85d 	bl	8000628 <__aeabi_dmul>
 800156e:	4602      	mov	r2, r0
 8001570:	460b      	mov	r3, r1
 8001572:	4620      	mov	r0, r4
 8001574:	4629      	mov	r1, r5
 8001576:	f7fe fe9f 	bl	80002b8 <__aeabi_dsub>
 800157a:	4602      	mov	r2, r0
 800157c:	460b      	mov	r3, r1
 800157e:	4610      	mov	r0, r2
 8001580:	4619      	mov	r1, r3
 8001582:	f04f 0200 	mov.w	r2, #0
 8001586:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800158a:	f7ff f977 	bl	800087c <__aeabi_ddiv>
 800158e:	4602      	mov	r2, r0
 8001590:	460b      	mov	r3, r1
 8001592:	491a      	ldr	r1, [pc, #104]	@ (80015fc <cmd_vel_callback+0xd8>)
 8001594:	e9c1 2300 	strd	r2, r3, [r1]
   vr = (2 * v_mps + omega * L) / 2; // m/s
 8001598:	4b15      	ldr	r3, [pc, #84]	@ (80015f0 <cmd_vel_callback+0xcc>)
 800159a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800159e:	4602      	mov	r2, r0
 80015a0:	460b      	mov	r3, r1
 80015a2:	f7fe fe8b 	bl	80002bc <__adddf3>
 80015a6:	4602      	mov	r2, r0
 80015a8:	460b      	mov	r3, r1
 80015aa:	4614      	mov	r4, r2
 80015ac:	461d      	mov	r5, r3
 80015ae:	4b11      	ldr	r3, [pc, #68]	@ (80015f4 <cmd_vel_callback+0xd0>)
 80015b0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80015b4:	4b10      	ldr	r3, [pc, #64]	@ (80015f8 <cmd_vel_callback+0xd4>)
 80015b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015ba:	f7ff f835 	bl	8000628 <__aeabi_dmul>
 80015be:	4602      	mov	r2, r0
 80015c0:	460b      	mov	r3, r1
 80015c2:	4620      	mov	r0, r4
 80015c4:	4629      	mov	r1, r5
 80015c6:	f7fe fe79 	bl	80002bc <__adddf3>
 80015ca:	4602      	mov	r2, r0
 80015cc:	460b      	mov	r3, r1
 80015ce:	4610      	mov	r0, r2
 80015d0:	4619      	mov	r1, r3
 80015d2:	f04f 0200 	mov.w	r2, #0
 80015d6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80015da:	f7ff f94f 	bl	800087c <__aeabi_ddiv>
 80015de:	4602      	mov	r2, r0
 80015e0:	460b      	mov	r3, r1
 80015e2:	4907      	ldr	r1, [pc, #28]	@ (8001600 <cmd_vel_callback+0xdc>)
 80015e4:	e9c1 2300 	strd	r2, r3, [r1]
}
 80015e8:	bf00      	nop
 80015ea:	3710      	adds	r7, #16
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bdb0      	pop	{r4, r5, r7, pc}
 80015f0:	20006de0 	.word	0x20006de0
 80015f4:	20006de8 	.word	0x20006de8
 80015f8:	20000000 	.word	0x20000000
 80015fc:	20006df0 	.word	0x20006df0
 8001600:	20006df8 	.word	0x20006df8
 8001604:	00000000 	.word	0x00000000

08001608 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001608:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800160c:	b087      	sub	sp, #28
 800160e:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001610:	f001 ff9a 	bl	8003548 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001614:	f000 f934 	bl	8001880 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001618:	f000 fba0 	bl	8001d5c <MX_GPIO_Init>
  MX_DMA_Init();
 800161c:	f000 fb76 	bl	8001d0c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001620:	f000 fb4a 	bl	8001cb8 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001624:	f000 f994 	bl	8001950 <MX_I2C1_Init>
  MX_TIM1_Init();
 8001628:	f000 f9c0 	bl	80019ac <MX_TIM1_Init>
  MX_TIM2_Init();
 800162c:	f000 fa0e 	bl	8001a4c <MX_TIM2_Init>
  MX_TIM3_Init();
 8001630:	f000 fa60 	bl	8001af4 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001634:	f000 fac2 	bl	8001bbc <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8001638:	f000 fb14 	bl	8001c64 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  MPU6050_init();
 800163c:	f009 ffc8 	bl	800b5d0 <MPU6050_init>

	HAL_TIM_Base_Start_IT(&htim1);
 8001640:	4879      	ldr	r0, [pc, #484]	@ (8001828 <main+0x220>)
 8001642:	f004 fb71 	bl	8005d28 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Encoder_Start_IT(&htim2, TIM_CHANNEL_ALL); //LEFT
 8001646:	213c      	movs	r1, #60	@ 0x3c
 8001648:	4878      	ldr	r0, [pc, #480]	@ (800182c <main+0x224>)
 800164a:	f004 fe03 	bl	8006254 <HAL_TIM_Encoder_Start_IT>
	HAL_TIM_Encoder_Start_IT(&htim4, TIM_CHANNEL_ALL); //RIGHT
 800164e:	213c      	movs	r1, #60	@ 0x3c
 8001650:	4877      	ldr	r0, [pc, #476]	@ (8001830 <main+0x228>)
 8001652:	f004 fdff 	bl	8006254 <HAL_TIM_Encoder_Start_IT>

	// --- PWM start ---
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001656:	2100      	movs	r1, #0
 8001658:	4876      	ldr	r0, [pc, #472]	@ (8001834 <main+0x22c>)
 800165a:	f004 fc17 	bl	8005e8c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 800165e:	2104      	movs	r1, #4
 8001660:	4874      	ldr	r0, [pc, #464]	@ (8001834 <main+0x22c>)
 8001662:	f004 fc13 	bl	8005e8c <HAL_TIM_PWM_Start>
	HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001666:	2200      	movs	r2, #0
 8001668:	2100      	movs	r1, #0
 800166a:	2019      	movs	r0, #25
 800166c:	f002 f8b9 	bl	80037e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001670:	2019      	movs	r0, #25
 8001672:	f002 f8d2 	bl	800381a <HAL_NVIC_EnableIRQ>

	// --- Base timer for control loop (interrupt) ---
    // Khoi tao 2 banh xe
	Motor_Init(&Left_motor, LEFT,GPIOB, GPIO_PIN_12, GPIOB, GPIO_PIN_13,&htim3, TIM_CHANNEL_1, &htim2, 10, 1.2, 0.03);
 8001676:	4b6d      	ldr	r3, [pc, #436]	@ (800182c <main+0x224>)
 8001678:	9304      	str	r3, [sp, #16]
 800167a:	2300      	movs	r3, #0
 800167c:	9303      	str	r3, [sp, #12]
 800167e:	4b6d      	ldr	r3, [pc, #436]	@ (8001834 <main+0x22c>)
 8001680:	9302      	str	r3, [sp, #8]
 8001682:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001686:	9301      	str	r3, [sp, #4]
 8001688:	4b6b      	ldr	r3, [pc, #428]	@ (8001838 <main+0x230>)
 800168a:	9300      	str	r3, [sp, #0]
 800168c:	ed9f 1a6b 	vldr	s2, [pc, #428]	@ 800183c <main+0x234>
 8001690:	eddf 0a6b 	vldr	s1, [pc, #428]	@ 8001840 <main+0x238>
 8001694:	eeb2 0a04 	vmov.f32	s0, #36	@ 0x41200000  10.0
 8001698:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800169c:	4a66      	ldr	r2, [pc, #408]	@ (8001838 <main+0x230>)
 800169e:	2100      	movs	r1, #0
 80016a0:	4868      	ldr	r0, [pc, #416]	@ (8001844 <main+0x23c>)
 80016a2:	f009 fd11 	bl	800b0c8 <Motor_Init>
	Motor_Init(&Right_motor,RIGHT,GPIOB, GPIO_PIN_14, GPIOB, GPIO_PIN_15,&htim3, TIM_CHANNEL_2, &htim4	, 10, 1.2, 0.03);
 80016a6:	4b62      	ldr	r3, [pc, #392]	@ (8001830 <main+0x228>)
 80016a8:	9304      	str	r3, [sp, #16]
 80016aa:	2304      	movs	r3, #4
 80016ac:	9303      	str	r3, [sp, #12]
 80016ae:	4b61      	ldr	r3, [pc, #388]	@ (8001834 <main+0x22c>)
 80016b0:	9302      	str	r3, [sp, #8]
 80016b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80016b6:	9301      	str	r3, [sp, #4]
 80016b8:	4b5f      	ldr	r3, [pc, #380]	@ (8001838 <main+0x230>)
 80016ba:	9300      	str	r3, [sp, #0]
 80016bc:	ed9f 1a5f 	vldr	s2, [pc, #380]	@ 800183c <main+0x234>
 80016c0:	eddf 0a5f 	vldr	s1, [pc, #380]	@ 8001840 <main+0x238>
 80016c4:	eeb2 0a04 	vmov.f32	s0, #36	@ 0x41200000  10.0
 80016c8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80016cc:	4a5a      	ldr	r2, [pc, #360]	@ (8001838 <main+0x230>)
 80016ce:	2101      	movs	r1, #1
 80016d0:	485d      	ldr	r0, [pc, #372]	@ (8001848 <main+0x240>)
 80016d2:	f009 fcf9 	bl	800b0c8 <Motor_Init>

   // Khoi tao PID
	PID(&LPID, &(pLeft->cur_speed),&(pLeft->Pid_output),&(pLeft->target_speed),pLeft->kp, pLeft->ki, pLeft->kd,_PID_P_ON_E, _PID_CD_DIRECT);
 80016d6:	4b5d      	ldr	r3, [pc, #372]	@ (800184c <main+0x244>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f103 0438 	add.w	r4, r3, #56	@ 0x38
 80016de:	4b5b      	ldr	r3, [pc, #364]	@ (800184c <main+0x244>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f103 0548 	add.w	r5, r3, #72	@ 0x48
 80016e6:	4b59      	ldr	r3, [pc, #356]	@ (800184c <main+0x244>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f103 0640 	add.w	r6, r3, #64	@ 0x40
 80016ee:	4b57      	ldr	r3, [pc, #348]	@ (800184c <main+0x244>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	6a1b      	ldr	r3, [r3, #32]
 80016f4:	4618      	mov	r0, r3
 80016f6:	f7fe ff3f 	bl	8000578 <__aeabi_f2d>
 80016fa:	4680      	mov	r8, r0
 80016fc:	4689      	mov	r9, r1
 80016fe:	4b53      	ldr	r3, [pc, #332]	@ (800184c <main+0x244>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001704:	4618      	mov	r0, r3
 8001706:	f7fe ff37 	bl	8000578 <__aeabi_f2d>
 800170a:	4682      	mov	sl, r0
 800170c:	468b      	mov	fp, r1
 800170e:	4b4f      	ldr	r3, [pc, #316]	@ (800184c <main+0x244>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001714:	4618      	mov	r0, r3
 8001716:	f7fe ff2f 	bl	8000578 <__aeabi_f2d>
 800171a:	2300      	movs	r3, #0
 800171c:	9301      	str	r3, [sp, #4]
 800171e:	2301      	movs	r3, #1
 8001720:	9300      	str	r3, [sp, #0]
 8001722:	ec41 0b12 	vmov	d2, r0, r1
 8001726:	ec4b ab11 	vmov	d1, sl, fp
 800172a:	ec49 8b10 	vmov	d0, r8, r9
 800172e:	4633      	mov	r3, r6
 8001730:	462a      	mov	r2, r5
 8001732:	4621      	mov	r1, r4
 8001734:	4846      	ldr	r0, [pc, #280]	@ (8001850 <main+0x248>)
 8001736:	f00a fa03 	bl	800bb40 <PID>
	PID_SetMode(&LPID, _PID_MODE_AUTOMATIC);
 800173a:	2101      	movs	r1, #1
 800173c:	4844      	ldr	r0, [pc, #272]	@ (8001850 <main+0x248>)
 800173e:	f00a fb35 	bl	800bdac <PID_SetMode>
	PID_SetSampleTime(&LPID, 2);
 8001742:	2102      	movs	r1, #2
 8001744:	4842      	ldr	r0, [pc, #264]	@ (8001850 <main+0x248>)
 8001746:	f00a fca5 	bl	800c094 <PID_SetSampleTime>
	PID_SetOutputLimits(&LPID, -3199, 3199);
 800174a:	ed9f 1b33 	vldr	d1, [pc, #204]	@ 8001818 <main+0x210>
 800174e:	ed9f 0b34 	vldr	d0, [pc, #208]	@ 8001820 <main+0x218>
 8001752:	483f      	ldr	r0, [pc, #252]	@ (8001850 <main+0x248>)
 8001754:	f00a fb48 	bl	800bde8 <PID_SetOutputLimits>

	PID(&RPID,&(pRight->cur_speed),&(pRight->Pid_output), &(pRight->target_speed),pRight->kp, pRight->ki, pRight->kd,_PID_P_ON_E, _PID_CD_DIRECT);
 8001758:	4b3e      	ldr	r3, [pc, #248]	@ (8001854 <main+0x24c>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f103 0438 	add.w	r4, r3, #56	@ 0x38
 8001760:	4b3c      	ldr	r3, [pc, #240]	@ (8001854 <main+0x24c>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f103 0548 	add.w	r5, r3, #72	@ 0x48
 8001768:	4b3a      	ldr	r3, [pc, #232]	@ (8001854 <main+0x24c>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f103 0640 	add.w	r6, r3, #64	@ 0x40
 8001770:	4b38      	ldr	r3, [pc, #224]	@ (8001854 <main+0x24c>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	6a1b      	ldr	r3, [r3, #32]
 8001776:	4618      	mov	r0, r3
 8001778:	f7fe fefe 	bl	8000578 <__aeabi_f2d>
 800177c:	4680      	mov	r8, r0
 800177e:	4689      	mov	r9, r1
 8001780:	4b34      	ldr	r3, [pc, #208]	@ (8001854 <main+0x24c>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001786:	4618      	mov	r0, r3
 8001788:	f7fe fef6 	bl	8000578 <__aeabi_f2d>
 800178c:	4682      	mov	sl, r0
 800178e:	468b      	mov	fp, r1
 8001790:	4b30      	ldr	r3, [pc, #192]	@ (8001854 <main+0x24c>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001796:	4618      	mov	r0, r3
 8001798:	f7fe feee 	bl	8000578 <__aeabi_f2d>
 800179c:	2300      	movs	r3, #0
 800179e:	9301      	str	r3, [sp, #4]
 80017a0:	2301      	movs	r3, #1
 80017a2:	9300      	str	r3, [sp, #0]
 80017a4:	ec41 0b12 	vmov	d2, r0, r1
 80017a8:	ec4b ab11 	vmov	d1, sl, fp
 80017ac:	ec49 8b10 	vmov	d0, r8, r9
 80017b0:	4633      	mov	r3, r6
 80017b2:	462a      	mov	r2, r5
 80017b4:	4621      	mov	r1, r4
 80017b6:	4828      	ldr	r0, [pc, #160]	@ (8001858 <main+0x250>)
 80017b8:	f00a f9c2 	bl	800bb40 <PID>
    PID_SetMode(&RPID, _PID_MODE_AUTOMATIC);
 80017bc:	2101      	movs	r1, #1
 80017be:	4826      	ldr	r0, [pc, #152]	@ (8001858 <main+0x250>)
 80017c0:	f00a faf4 	bl	800bdac <PID_SetMode>
    PID_SetSampleTime(&RPID, 2);
 80017c4:	2102      	movs	r1, #2
 80017c6:	4824      	ldr	r0, [pc, #144]	@ (8001858 <main+0x250>)
 80017c8:	f00a fc64 	bl	800c094 <PID_SetSampleTime>
    PID_SetOutputLimits(&RPID, -3199, 3199);
 80017cc:	ed9f 1b12 	vldr	d1, [pc, #72]	@ 8001818 <main+0x210>
 80017d0:	ed9f 0b13 	vldr	d0, [pc, #76]	@ 8001820 <main+0x218>
 80017d4:	4820      	ldr	r0, [pc, #128]	@ (8001858 <main+0x250>)
 80017d6:	f00a fb07 	bl	800bde8 <PID_SetOutputLimits>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80017da:	f006 fea1 	bl	8008520 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of myTask1 */
  myTask1Handle = osThreadNew(Task_pub_sub, NULL, &myTask1_attributes);
 80017de:	4a1f      	ldr	r2, [pc, #124]	@ (800185c <main+0x254>)
 80017e0:	2100      	movs	r1, #0
 80017e2:	481f      	ldr	r0, [pc, #124]	@ (8001860 <main+0x258>)
 80017e4:	f006 fee6 	bl	80085b4 <osThreadNew>
 80017e8:	4603      	mov	r3, r0
 80017ea:	4a1e      	ldr	r2, [pc, #120]	@ (8001864 <main+0x25c>)
 80017ec:	6013      	str	r3, [r2, #0]

  /* creation of myTask02 */
  myTask02Handle = osThreadNew(Task_IMU, NULL, &myTask02_attributes);
 80017ee:	4a1e      	ldr	r2, [pc, #120]	@ (8001868 <main+0x260>)
 80017f0:	2100      	movs	r1, #0
 80017f2:	481e      	ldr	r0, [pc, #120]	@ (800186c <main+0x264>)
 80017f4:	f006 fede 	bl	80085b4 <osThreadNew>
 80017f8:	4603      	mov	r3, r0
 80017fa:	4a1d      	ldr	r2, [pc, #116]	@ (8001870 <main+0x268>)
 80017fc:	6013      	str	r3, [r2, #0]

  /* creation of myTask03 */
  myTask03Handle = osThreadNew(Task_control, NULL, &myTask03_attributes);
 80017fe:	4a1d      	ldr	r2, [pc, #116]	@ (8001874 <main+0x26c>)
 8001800:	2100      	movs	r1, #0
 8001802:	481d      	ldr	r0, [pc, #116]	@ (8001878 <main+0x270>)
 8001804:	f006 fed6 	bl	80085b4 <osThreadNew>
 8001808:	4603      	mov	r3, r0
 800180a:	4a1c      	ldr	r2, [pc, #112]	@ (800187c <main+0x274>)
 800180c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800180e:	f006 feab 	bl	8008568 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001812:	bf00      	nop
 8001814:	e7fd      	b.n	8001812 <main+0x20a>
 8001816:	bf00      	nop
 8001818:	00000000 	.word	0x00000000
 800181c:	40a8fe00 	.word	0x40a8fe00
 8001820:	00000000 	.word	0x00000000
 8001824:	c0a8fe00 	.word	0xc0a8fe00
 8001828:	20006b34 	.word	0x20006b34
 800182c:	20006b7c 	.word	0x20006b7c
 8001830:	20006c0c 	.word	0x20006c0c
 8001834:	20006bc4 	.word	0x20006bc4
 8001838:	40020400 	.word	0x40020400
 800183c:	3cf5c28f 	.word	0x3cf5c28f
 8001840:	3f99999a 	.word	0x3f99999a
 8001844:	20006e00 	.word	0x20006e00
 8001848:	20006e50 	.word	0x20006e50
 800184c:	20000008 	.word	0x20000008
 8001850:	20006f10 	.word	0x20006f10
 8001854:	2000000c 	.word	0x2000000c
 8001858:	20006ea0 	.word	0x20006ea0
 800185c:	0801ec00 	.word	0x0801ec00
 8001860:	08002515 	.word	0x08002515
 8001864:	20006da4 	.word	0x20006da4
 8001868:	0801ec24 	.word	0x0801ec24
 800186c:	080027ad 	.word	0x080027ad
 8001870:	20006da8 	.word	0x20006da8
 8001874:	0801ec48 	.word	0x0801ec48
 8001878:	080028f9 	.word	0x080028f9
 800187c:	20006dac 	.word	0x20006dac

08001880 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b094      	sub	sp, #80	@ 0x50
 8001884:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001886:	f107 0320 	add.w	r3, r7, #32
 800188a:	2230      	movs	r2, #48	@ 0x30
 800188c:	2100      	movs	r1, #0
 800188e:	4618      	mov	r0, r3
 8001890:	f01a fdbe 	bl	801c410 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001894:	f107 030c 	add.w	r3, r7, #12
 8001898:	2200      	movs	r2, #0
 800189a:	601a      	str	r2, [r3, #0]
 800189c:	605a      	str	r2, [r3, #4]
 800189e:	609a      	str	r2, [r3, #8]
 80018a0:	60da      	str	r2, [r3, #12]
 80018a2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80018a4:	2300      	movs	r3, #0
 80018a6:	60bb      	str	r3, [r7, #8]
 80018a8:	4b27      	ldr	r3, [pc, #156]	@ (8001948 <SystemClock_Config+0xc8>)
 80018aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ac:	4a26      	ldr	r2, [pc, #152]	@ (8001948 <SystemClock_Config+0xc8>)
 80018ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018b2:	6413      	str	r3, [r2, #64]	@ 0x40
 80018b4:	4b24      	ldr	r3, [pc, #144]	@ (8001948 <SystemClock_Config+0xc8>)
 80018b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018bc:	60bb      	str	r3, [r7, #8]
 80018be:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80018c0:	2300      	movs	r3, #0
 80018c2:	607b      	str	r3, [r7, #4]
 80018c4:	4b21      	ldr	r3, [pc, #132]	@ (800194c <SystemClock_Config+0xcc>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4a20      	ldr	r2, [pc, #128]	@ (800194c <SystemClock_Config+0xcc>)
 80018ca:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80018ce:	6013      	str	r3, [r2, #0]
 80018d0:	4b1e      	ldr	r3, [pc, #120]	@ (800194c <SystemClock_Config+0xcc>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80018d8:	607b      	str	r3, [r7, #4]
 80018da:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80018dc:	2302      	movs	r3, #2
 80018de:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018e0:	2301      	movs	r3, #1
 80018e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80018e4:	2310      	movs	r3, #16
 80018e6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018e8:	2302      	movs	r3, #2
 80018ea:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80018ec:	2300      	movs	r3, #0
 80018ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80018f0:	2308      	movs	r3, #8
 80018f2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 64;
 80018f4:	2340      	movs	r3, #64	@ 0x40
 80018f6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80018f8:	2302      	movs	r3, #2
 80018fa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80018fc:	2304      	movs	r3, #4
 80018fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001900:	f107 0320 	add.w	r3, r7, #32
 8001904:	4618      	mov	r0, r3
 8001906:	f003 fd67 	bl	80053d8 <HAL_RCC_OscConfig>
 800190a:	4603      	mov	r3, r0
 800190c:	2b00      	cmp	r3, #0
 800190e:	d001      	beq.n	8001914 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001910:	f001 f82c 	bl	800296c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001914:	230f      	movs	r3, #15
 8001916:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001918:	2302      	movs	r3, #2
 800191a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800191c:	2300      	movs	r3, #0
 800191e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001920:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001924:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001926:	2300      	movs	r3, #0
 8001928:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800192a:	f107 030c 	add.w	r3, r7, #12
 800192e:	2103      	movs	r1, #3
 8001930:	4618      	mov	r0, r3
 8001932:	f003 ffc9 	bl	80058c8 <HAL_RCC_ClockConfig>
 8001936:	4603      	mov	r3, r0
 8001938:	2b00      	cmp	r3, #0
 800193a:	d001      	beq.n	8001940 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800193c:	f001 f816 	bl	800296c <Error_Handler>
  }
}
 8001940:	bf00      	nop
 8001942:	3750      	adds	r7, #80	@ 0x50
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}
 8001948:	40023800 	.word	0x40023800
 800194c:	40007000 	.word	0x40007000

08001950 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001954:	4b12      	ldr	r3, [pc, #72]	@ (80019a0 <MX_I2C1_Init+0x50>)
 8001956:	4a13      	ldr	r2, [pc, #76]	@ (80019a4 <MX_I2C1_Init+0x54>)
 8001958:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800195a:	4b11      	ldr	r3, [pc, #68]	@ (80019a0 <MX_I2C1_Init+0x50>)
 800195c:	4a12      	ldr	r2, [pc, #72]	@ (80019a8 <MX_I2C1_Init+0x58>)
 800195e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001960:	4b0f      	ldr	r3, [pc, #60]	@ (80019a0 <MX_I2C1_Init+0x50>)
 8001962:	2200      	movs	r2, #0
 8001964:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001966:	4b0e      	ldr	r3, [pc, #56]	@ (80019a0 <MX_I2C1_Init+0x50>)
 8001968:	2200      	movs	r2, #0
 800196a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800196c:	4b0c      	ldr	r3, [pc, #48]	@ (80019a0 <MX_I2C1_Init+0x50>)
 800196e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001972:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001974:	4b0a      	ldr	r3, [pc, #40]	@ (80019a0 <MX_I2C1_Init+0x50>)
 8001976:	2200      	movs	r2, #0
 8001978:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800197a:	4b09      	ldr	r3, [pc, #36]	@ (80019a0 <MX_I2C1_Init+0x50>)
 800197c:	2200      	movs	r2, #0
 800197e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001980:	4b07      	ldr	r3, [pc, #28]	@ (80019a0 <MX_I2C1_Init+0x50>)
 8001982:	2200      	movs	r2, #0
 8001984:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001986:	4b06      	ldr	r3, [pc, #24]	@ (80019a0 <MX_I2C1_Init+0x50>)
 8001988:	2200      	movs	r2, #0
 800198a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800198c:	4804      	ldr	r0, [pc, #16]	@ (80019a0 <MX_I2C1_Init+0x50>)
 800198e:	f002 fcff 	bl	8004390 <HAL_I2C_Init>
 8001992:	4603      	mov	r3, r0
 8001994:	2b00      	cmp	r3, #0
 8001996:	d001      	beq.n	800199c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001998:	f000 ffe8 	bl	800296c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800199c:	bf00      	nop
 800199e:	bd80      	pop	{r7, pc}
 80019a0:	20006ae0 	.word	0x20006ae0
 80019a4:	40005400 	.word	0x40005400
 80019a8:	000186a0 	.word	0x000186a0

080019ac <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b086      	sub	sp, #24
 80019b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019b2:	f107 0308 	add.w	r3, r7, #8
 80019b6:	2200      	movs	r2, #0
 80019b8:	601a      	str	r2, [r3, #0]
 80019ba:	605a      	str	r2, [r3, #4]
 80019bc:	609a      	str	r2, [r3, #8]
 80019be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019c0:	463b      	mov	r3, r7
 80019c2:	2200      	movs	r2, #0
 80019c4:	601a      	str	r2, [r3, #0]
 80019c6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80019c8:	4b1e      	ldr	r3, [pc, #120]	@ (8001a44 <MX_TIM1_Init+0x98>)
 80019ca:	4a1f      	ldr	r2, [pc, #124]	@ (8001a48 <MX_TIM1_Init+0x9c>)
 80019cc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 63;
 80019ce:	4b1d      	ldr	r3, [pc, #116]	@ (8001a44 <MX_TIM1_Init+0x98>)
 80019d0:	223f      	movs	r2, #63	@ 0x3f
 80019d2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019d4:	4b1b      	ldr	r3, [pc, #108]	@ (8001a44 <MX_TIM1_Init+0x98>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1999;
 80019da:	4b1a      	ldr	r3, [pc, #104]	@ (8001a44 <MX_TIM1_Init+0x98>)
 80019dc:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 80019e0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019e2:	4b18      	ldr	r3, [pc, #96]	@ (8001a44 <MX_TIM1_Init+0x98>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80019e8:	4b16      	ldr	r3, [pc, #88]	@ (8001a44 <MX_TIM1_Init+0x98>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019ee:	4b15      	ldr	r3, [pc, #84]	@ (8001a44 <MX_TIM1_Init+0x98>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80019f4:	4813      	ldr	r0, [pc, #76]	@ (8001a44 <MX_TIM1_Init+0x98>)
 80019f6:	f004 f947 	bl	8005c88 <HAL_TIM_Base_Init>
 80019fa:	4603      	mov	r3, r0
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d001      	beq.n	8001a04 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001a00:	f000 ffb4 	bl	800296c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a04:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a08:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001a0a:	f107 0308 	add.w	r3, r7, #8
 8001a0e:	4619      	mov	r1, r3
 8001a10:	480c      	ldr	r0, [pc, #48]	@ (8001a44 <MX_TIM1_Init+0x98>)
 8001a12:	f004 fe7f 	bl	8006714 <HAL_TIM_ConfigClockSource>
 8001a16:	4603      	mov	r3, r0
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d001      	beq.n	8001a20 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001a1c:	f000 ffa6 	bl	800296c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a20:	2300      	movs	r3, #0
 8001a22:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a24:	2300      	movs	r3, #0
 8001a26:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001a28:	463b      	mov	r3, r7
 8001a2a:	4619      	mov	r1, r3
 8001a2c:	4805      	ldr	r0, [pc, #20]	@ (8001a44 <MX_TIM1_Init+0x98>)
 8001a2e:	f005 fa33 	bl	8006e98 <HAL_TIMEx_MasterConfigSynchronization>
 8001a32:	4603      	mov	r3, r0
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d001      	beq.n	8001a3c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001a38:	f000 ff98 	bl	800296c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001a3c:	bf00      	nop
 8001a3e:	3718      	adds	r7, #24
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd80      	pop	{r7, pc}
 8001a44:	20006b34 	.word	0x20006b34
 8001a48:	40010000 	.word	0x40010000

08001a4c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b08c      	sub	sp, #48	@ 0x30
 8001a50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001a52:	f107 030c 	add.w	r3, r7, #12
 8001a56:	2224      	movs	r2, #36	@ 0x24
 8001a58:	2100      	movs	r1, #0
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f01a fcd8 	bl	801c410 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a60:	1d3b      	adds	r3, r7, #4
 8001a62:	2200      	movs	r2, #0
 8001a64:	601a      	str	r2, [r3, #0]
 8001a66:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a68:	4b21      	ldr	r3, [pc, #132]	@ (8001af0 <MX_TIM2_Init+0xa4>)
 8001a6a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001a6e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001a70:	4b1f      	ldr	r3, [pc, #124]	@ (8001af0 <MX_TIM2_Init+0xa4>)
 8001a72:	2200      	movs	r2, #0
 8001a74:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a76:	4b1e      	ldr	r3, [pc, #120]	@ (8001af0 <MX_TIM2_Init+0xa4>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001a7c:	4b1c      	ldr	r3, [pc, #112]	@ (8001af0 <MX_TIM2_Init+0xa4>)
 8001a7e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001a82:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a84:	4b1a      	ldr	r3, [pc, #104]	@ (8001af0 <MX_TIM2_Init+0xa4>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a8a:	4b19      	ldr	r3, [pc, #100]	@ (8001af0 <MX_TIM2_Init+0xa4>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001a90:	2303      	movs	r3, #3
 8001a92:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001a94:	2300      	movs	r3, #0
 8001a96:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001a98:	2301      	movs	r3, #1
 8001a9a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001aac:	2300      	movs	r3, #0
 8001aae:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001ab4:	f107 030c 	add.w	r3, r7, #12
 8001ab8:	4619      	mov	r1, r3
 8001aba:	480d      	ldr	r0, [pc, #52]	@ (8001af0 <MX_TIM2_Init+0xa4>)
 8001abc:	f004 fa96 	bl	8005fec <HAL_TIM_Encoder_Init>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d001      	beq.n	8001aca <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001ac6:	f000 ff51 	bl	800296c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001aca:	2300      	movs	r3, #0
 8001acc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ad2:	1d3b      	adds	r3, r7, #4
 8001ad4:	4619      	mov	r1, r3
 8001ad6:	4806      	ldr	r0, [pc, #24]	@ (8001af0 <MX_TIM2_Init+0xa4>)
 8001ad8:	f005 f9de 	bl	8006e98 <HAL_TIMEx_MasterConfigSynchronization>
 8001adc:	4603      	mov	r3, r0
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d001      	beq.n	8001ae6 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001ae2:	f000 ff43 	bl	800296c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001ae6:	bf00      	nop
 8001ae8:	3730      	adds	r7, #48	@ 0x30
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	20006b7c 	.word	0x20006b7c

08001af4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b08a      	sub	sp, #40	@ 0x28
 8001af8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001afa:	f107 0320 	add.w	r3, r7, #32
 8001afe:	2200      	movs	r2, #0
 8001b00:	601a      	str	r2, [r3, #0]
 8001b02:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b04:	1d3b      	adds	r3, r7, #4
 8001b06:	2200      	movs	r2, #0
 8001b08:	601a      	str	r2, [r3, #0]
 8001b0a:	605a      	str	r2, [r3, #4]
 8001b0c:	609a      	str	r2, [r3, #8]
 8001b0e:	60da      	str	r2, [r3, #12]
 8001b10:	611a      	str	r2, [r3, #16]
 8001b12:	615a      	str	r2, [r3, #20]
 8001b14:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001b16:	4b27      	ldr	r3, [pc, #156]	@ (8001bb4 <MX_TIM3_Init+0xc0>)
 8001b18:	4a27      	ldr	r2, [pc, #156]	@ (8001bb8 <MX_TIM3_Init+0xc4>)
 8001b1a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001b1c:	4b25      	ldr	r3, [pc, #148]	@ (8001bb4 <MX_TIM3_Init+0xc0>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b22:	4b24      	ldr	r3, [pc, #144]	@ (8001bb4 <MX_TIM3_Init+0xc0>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 3199;
 8001b28:	4b22      	ldr	r3, [pc, #136]	@ (8001bb4 <MX_TIM3_Init+0xc0>)
 8001b2a:	f640 427f 	movw	r2, #3199	@ 0xc7f
 8001b2e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b30:	4b20      	ldr	r3, [pc, #128]	@ (8001bb4 <MX_TIM3_Init+0xc0>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b36:	4b1f      	ldr	r3, [pc, #124]	@ (8001bb4 <MX_TIM3_Init+0xc0>)
 8001b38:	2200      	movs	r2, #0
 8001b3a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001b3c:	481d      	ldr	r0, [pc, #116]	@ (8001bb4 <MX_TIM3_Init+0xc0>)
 8001b3e:	f004 f955 	bl	8005dec <HAL_TIM_PWM_Init>
 8001b42:	4603      	mov	r3, r0
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d001      	beq.n	8001b4c <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001b48:	f000 ff10 	bl	800296c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b50:	2300      	movs	r3, #0
 8001b52:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001b54:	f107 0320 	add.w	r3, r7, #32
 8001b58:	4619      	mov	r1, r3
 8001b5a:	4816      	ldr	r0, [pc, #88]	@ (8001bb4 <MX_TIM3_Init+0xc0>)
 8001b5c:	f005 f99c 	bl	8006e98 <HAL_TIMEx_MasterConfigSynchronization>
 8001b60:	4603      	mov	r3, r0
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d001      	beq.n	8001b6a <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8001b66:	f000 ff01 	bl	800296c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b6a:	2360      	movs	r3, #96	@ 0x60
 8001b6c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b72:	2300      	movs	r3, #0
 8001b74:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b76:	2300      	movs	r3, #0
 8001b78:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b7a:	1d3b      	adds	r3, r7, #4
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	4619      	mov	r1, r3
 8001b80:	480c      	ldr	r0, [pc, #48]	@ (8001bb4 <MX_TIM3_Init+0xc0>)
 8001b82:	f004 fd05 	bl	8006590 <HAL_TIM_PWM_ConfigChannel>
 8001b86:	4603      	mov	r3, r0
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d001      	beq.n	8001b90 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001b8c:	f000 feee 	bl	800296c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001b90:	1d3b      	adds	r3, r7, #4
 8001b92:	2204      	movs	r2, #4
 8001b94:	4619      	mov	r1, r3
 8001b96:	4807      	ldr	r0, [pc, #28]	@ (8001bb4 <MX_TIM3_Init+0xc0>)
 8001b98:	f004 fcfa 	bl	8006590 <HAL_TIM_PWM_ConfigChannel>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d001      	beq.n	8001ba6 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001ba2:	f000 fee3 	bl	800296c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001ba6:	4803      	ldr	r0, [pc, #12]	@ (8001bb4 <MX_TIM3_Init+0xc0>)
 8001ba8:	f001 f994 	bl	8002ed4 <HAL_TIM_MspPostInit>

}
 8001bac:	bf00      	nop
 8001bae:	3728      	adds	r7, #40	@ 0x28
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bd80      	pop	{r7, pc}
 8001bb4:	20006bc4 	.word	0x20006bc4
 8001bb8:	40000400 	.word	0x40000400

08001bbc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b08c      	sub	sp, #48	@ 0x30
 8001bc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001bc2:	f107 030c 	add.w	r3, r7, #12
 8001bc6:	2224      	movs	r2, #36	@ 0x24
 8001bc8:	2100      	movs	r1, #0
 8001bca:	4618      	mov	r0, r3
 8001bcc:	f01a fc20 	bl	801c410 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bd0:	1d3b      	adds	r3, r7, #4
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	601a      	str	r2, [r3, #0]
 8001bd6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001bd8:	4b20      	ldr	r3, [pc, #128]	@ (8001c5c <MX_TIM4_Init+0xa0>)
 8001bda:	4a21      	ldr	r2, [pc, #132]	@ (8001c60 <MX_TIM4_Init+0xa4>)
 8001bdc:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001bde:	4b1f      	ldr	r3, [pc, #124]	@ (8001c5c <MX_TIM4_Init+0xa0>)
 8001be0:	2200      	movs	r2, #0
 8001be2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001be4:	4b1d      	ldr	r3, [pc, #116]	@ (8001c5c <MX_TIM4_Init+0xa0>)
 8001be6:	2200      	movs	r2, #0
 8001be8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001bea:	4b1c      	ldr	r3, [pc, #112]	@ (8001c5c <MX_TIM4_Init+0xa0>)
 8001bec:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001bf0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bf2:	4b1a      	ldr	r3, [pc, #104]	@ (8001c5c <MX_TIM4_Init+0xa0>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bf8:	4b18      	ldr	r3, [pc, #96]	@ (8001c5c <MX_TIM4_Init+0xa0>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001bfe:	2303      	movs	r3, #3
 8001c00:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001c02:	2300      	movs	r3, #0
 8001c04:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001c06:	2301      	movs	r3, #1
 8001c08:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001c12:	2300      	movs	r3, #0
 8001c14:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001c16:	2301      	movs	r3, #1
 8001c18:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001c22:	f107 030c 	add.w	r3, r7, #12
 8001c26:	4619      	mov	r1, r3
 8001c28:	480c      	ldr	r0, [pc, #48]	@ (8001c5c <MX_TIM4_Init+0xa0>)
 8001c2a:	f004 f9df 	bl	8005fec <HAL_TIM_Encoder_Init>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d001      	beq.n	8001c38 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8001c34:	f000 fe9a 	bl	800296c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001c40:	1d3b      	adds	r3, r7, #4
 8001c42:	4619      	mov	r1, r3
 8001c44:	4805      	ldr	r0, [pc, #20]	@ (8001c5c <MX_TIM4_Init+0xa0>)
 8001c46:	f005 f927 	bl	8006e98 <HAL_TIMEx_MasterConfigSynchronization>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d001      	beq.n	8001c54 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8001c50:	f000 fe8c 	bl	800296c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001c54:	bf00      	nop
 8001c56:	3730      	adds	r7, #48	@ 0x30
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	20006c0c 	.word	0x20006c0c
 8001c60:	40000800 	.word	0x40000800

08001c64 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001c68:	4b11      	ldr	r3, [pc, #68]	@ (8001cb0 <MX_USART1_UART_Init+0x4c>)
 8001c6a:	4a12      	ldr	r2, [pc, #72]	@ (8001cb4 <MX_USART1_UART_Init+0x50>)
 8001c6c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001c6e:	4b10      	ldr	r3, [pc, #64]	@ (8001cb0 <MX_USART1_UART_Init+0x4c>)
 8001c70:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001c74:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001c76:	4b0e      	ldr	r3, [pc, #56]	@ (8001cb0 <MX_USART1_UART_Init+0x4c>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001c7c:	4b0c      	ldr	r3, [pc, #48]	@ (8001cb0 <MX_USART1_UART_Init+0x4c>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001c82:	4b0b      	ldr	r3, [pc, #44]	@ (8001cb0 <MX_USART1_UART_Init+0x4c>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001c88:	4b09      	ldr	r3, [pc, #36]	@ (8001cb0 <MX_USART1_UART_Init+0x4c>)
 8001c8a:	220c      	movs	r2, #12
 8001c8c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c8e:	4b08      	ldr	r3, [pc, #32]	@ (8001cb0 <MX_USART1_UART_Init+0x4c>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c94:	4b06      	ldr	r3, [pc, #24]	@ (8001cb0 <MX_USART1_UART_Init+0x4c>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001c9a:	4805      	ldr	r0, [pc, #20]	@ (8001cb0 <MX_USART1_UART_Init+0x4c>)
 8001c9c:	f005 f97e 	bl	8006f9c <HAL_UART_Init>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d001      	beq.n	8001caa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001ca6:	f000 fe61 	bl	800296c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001caa:	bf00      	nop
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	20006c54 	.word	0x20006c54
 8001cb4:	40011000 	.word	0x40011000

08001cb8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001cbc:	4b11      	ldr	r3, [pc, #68]	@ (8001d04 <MX_USART2_UART_Init+0x4c>)
 8001cbe:	4a12      	ldr	r2, [pc, #72]	@ (8001d08 <MX_USART2_UART_Init+0x50>)
 8001cc0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001cc2:	4b10      	ldr	r3, [pc, #64]	@ (8001d04 <MX_USART2_UART_Init+0x4c>)
 8001cc4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001cc8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001cca:	4b0e      	ldr	r3, [pc, #56]	@ (8001d04 <MX_USART2_UART_Init+0x4c>)
 8001ccc:	2200      	movs	r2, #0
 8001cce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001cd0:	4b0c      	ldr	r3, [pc, #48]	@ (8001d04 <MX_USART2_UART_Init+0x4c>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001cd6:	4b0b      	ldr	r3, [pc, #44]	@ (8001d04 <MX_USART2_UART_Init+0x4c>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001cdc:	4b09      	ldr	r3, [pc, #36]	@ (8001d04 <MX_USART2_UART_Init+0x4c>)
 8001cde:	220c      	movs	r2, #12
 8001ce0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ce2:	4b08      	ldr	r3, [pc, #32]	@ (8001d04 <MX_USART2_UART_Init+0x4c>)
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ce8:	4b06      	ldr	r3, [pc, #24]	@ (8001d04 <MX_USART2_UART_Init+0x4c>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001cee:	4805      	ldr	r0, [pc, #20]	@ (8001d04 <MX_USART2_UART_Init+0x4c>)
 8001cf0:	f005 f954 	bl	8006f9c <HAL_UART_Init>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d001      	beq.n	8001cfe <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001cfa:	f000 fe37 	bl	800296c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001cfe:	bf00      	nop
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	20006c9c 	.word	0x20006c9c
 8001d08:	40004400 	.word	0x40004400

08001d0c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b082      	sub	sp, #8
 8001d10:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001d12:	2300      	movs	r3, #0
 8001d14:	607b      	str	r3, [r7, #4]
 8001d16:	4b10      	ldr	r3, [pc, #64]	@ (8001d58 <MX_DMA_Init+0x4c>)
 8001d18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d1a:	4a0f      	ldr	r2, [pc, #60]	@ (8001d58 <MX_DMA_Init+0x4c>)
 8001d1c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001d20:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d22:	4b0d      	ldr	r3, [pc, #52]	@ (8001d58 <MX_DMA_Init+0x4c>)
 8001d24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d26:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d2a:	607b      	str	r3, [r7, #4]
 8001d2c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8001d2e:	2200      	movs	r2, #0
 8001d30:	2105      	movs	r1, #5
 8001d32:	2010      	movs	r0, #16
 8001d34:	f001 fd55 	bl	80037e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001d38:	2010      	movs	r0, #16
 8001d3a:	f001 fd6e 	bl	800381a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 8001d3e:	2200      	movs	r2, #0
 8001d40:	2105      	movs	r1, #5
 8001d42:	2011      	movs	r0, #17
 8001d44:	f001 fd4d 	bl	80037e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001d48:	2011      	movs	r0, #17
 8001d4a:	f001 fd66 	bl	800381a <HAL_NVIC_EnableIRQ>

}
 8001d4e:	bf00      	nop
 8001d50:	3708      	adds	r7, #8
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	40023800 	.word	0x40023800

08001d5c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b088      	sub	sp, #32
 8001d60:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d62:	f107 030c 	add.w	r3, r7, #12
 8001d66:	2200      	movs	r2, #0
 8001d68:	601a      	str	r2, [r3, #0]
 8001d6a:	605a      	str	r2, [r3, #4]
 8001d6c:	609a      	str	r2, [r3, #8]
 8001d6e:	60da      	str	r2, [r3, #12]
 8001d70:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d72:	2300      	movs	r3, #0
 8001d74:	60bb      	str	r3, [r7, #8]
 8001d76:	4b2b      	ldr	r3, [pc, #172]	@ (8001e24 <MX_GPIO_Init+0xc8>)
 8001d78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d7a:	4a2a      	ldr	r2, [pc, #168]	@ (8001e24 <MX_GPIO_Init+0xc8>)
 8001d7c:	f043 0304 	orr.w	r3, r3, #4
 8001d80:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d82:	4b28      	ldr	r3, [pc, #160]	@ (8001e24 <MX_GPIO_Init+0xc8>)
 8001d84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d86:	f003 0304 	and.w	r3, r3, #4
 8001d8a:	60bb      	str	r3, [r7, #8]
 8001d8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d8e:	2300      	movs	r3, #0
 8001d90:	607b      	str	r3, [r7, #4]
 8001d92:	4b24      	ldr	r3, [pc, #144]	@ (8001e24 <MX_GPIO_Init+0xc8>)
 8001d94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d96:	4a23      	ldr	r2, [pc, #140]	@ (8001e24 <MX_GPIO_Init+0xc8>)
 8001d98:	f043 0301 	orr.w	r3, r3, #1
 8001d9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d9e:	4b21      	ldr	r3, [pc, #132]	@ (8001e24 <MX_GPIO_Init+0xc8>)
 8001da0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001da2:	f003 0301 	and.w	r3, r3, #1
 8001da6:	607b      	str	r3, [r7, #4]
 8001da8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001daa:	2300      	movs	r3, #0
 8001dac:	603b      	str	r3, [r7, #0]
 8001dae:	4b1d      	ldr	r3, [pc, #116]	@ (8001e24 <MX_GPIO_Init+0xc8>)
 8001db0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001db2:	4a1c      	ldr	r2, [pc, #112]	@ (8001e24 <MX_GPIO_Init+0xc8>)
 8001db4:	f043 0302 	orr.w	r3, r3, #2
 8001db8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dba:	4b1a      	ldr	r3, [pc, #104]	@ (8001e24 <MX_GPIO_Init+0xc8>)
 8001dbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dbe:	f003 0302 	and.w	r3, r3, #2
 8001dc2:	603b      	str	r3, [r7, #0]
 8001dc4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001dcc:	4816      	ldr	r0, [pc, #88]	@ (8001e28 <MX_GPIO_Init+0xcc>)
 8001dce:	f002 fac5 	bl	800435c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8001dd8:	4814      	ldr	r0, [pc, #80]	@ (8001e2c <MX_GPIO_Init+0xd0>)
 8001dda:	f002 fabf 	bl	800435c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001dde:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001de2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001de4:	2301      	movs	r3, #1
 8001de6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de8:	2300      	movs	r3, #0
 8001dea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dec:	2300      	movs	r3, #0
 8001dee:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001df0:	f107 030c 	add.w	r3, r7, #12
 8001df4:	4619      	mov	r1, r3
 8001df6:	480c      	ldr	r0, [pc, #48]	@ (8001e28 <MX_GPIO_Init+0xcc>)
 8001df8:	f002 f92c 	bl	8004054 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001dfc:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001e00:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e02:	2301      	movs	r3, #1
 8001e04:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e06:	2300      	movs	r3, #0
 8001e08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e0e:	f107 030c 	add.w	r3, r7, #12
 8001e12:	4619      	mov	r1, r3
 8001e14:	4805      	ldr	r0, [pc, #20]	@ (8001e2c <MX_GPIO_Init+0xd0>)
 8001e16:	f002 f91d 	bl	8004054 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001e1a:	bf00      	nop
 8001e1c:	3720      	adds	r7, #32
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop
 8001e24:	40023800 	.word	0x40023800
 8001e28:	40020800 	.word	0x40020800
 8001e2c:	40020400 	.word	0x40020400

08001e30 <euler_to_quaternion>:
geometry_msgs__msg__TransformStamped tf;
tf2_msgs__msg__TFMessage tf_msg;
double x_pos = 0, y_pos = 0, z_pos = 0;
double vx = 0, vy = 0;
double v_yaw = 0;
geometry_msgs__msg__Quaternion euler_to_quaternion(double roll, double pitch, double yaw) {
 8001e30:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001e34:	b0aa      	sub	sp, #168	@ 0xa8
 8001e36:	af00      	add	r7, sp, #0
 8001e38:	ed87 0b0c 	vstr	d0, [r7, #48]	@ 0x30
 8001e3c:	ed87 1b0a 	vstr	d1, [r7, #40]	@ 0x28
 8001e40:	ed87 2b08 	vstr	d2, [r7, #32]
    geometry_msgs__msg__Quaternion q;

    double cy = cos(yaw * 0.5);
 8001e44:	f04f 0200 	mov.w	r2, #0
 8001e48:	4ba2      	ldr	r3, [pc, #648]	@ (80020d4 <euler_to_quaternion+0x2a4>)
 8001e4a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001e4e:	f7fe fbeb 	bl	8000628 <__aeabi_dmul>
 8001e52:	4602      	mov	r2, r0
 8001e54:	460b      	mov	r3, r1
 8001e56:	ec43 2b17 	vmov	d7, r2, r3
 8001e5a:	eeb0 0a47 	vmov.f32	s0, s14
 8001e5e:	eef0 0a67 	vmov.f32	s1, s15
 8001e62:	f01b fa7d 	bl	801d360 <cos>
 8001e66:	ed87 0b28 	vstr	d0, [r7, #160]	@ 0xa0
    double sy = sin(yaw * 0.5);
 8001e6a:	f04f 0200 	mov.w	r2, #0
 8001e6e:	4b99      	ldr	r3, [pc, #612]	@ (80020d4 <euler_to_quaternion+0x2a4>)
 8001e70:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001e74:	f7fe fbd8 	bl	8000628 <__aeabi_dmul>
 8001e78:	4602      	mov	r2, r0
 8001e7a:	460b      	mov	r3, r1
 8001e7c:	ec43 2b17 	vmov	d7, r2, r3
 8001e80:	eeb0 0a47 	vmov.f32	s0, s14
 8001e84:	eef0 0a67 	vmov.f32	s1, s15
 8001e88:	f01b fabe 	bl	801d408 <sin>
 8001e8c:	ed87 0b26 	vstr	d0, [r7, #152]	@ 0x98
    double cp = cos(pitch * 0.5);
 8001e90:	f04f 0200 	mov.w	r2, #0
 8001e94:	4b8f      	ldr	r3, [pc, #572]	@ (80020d4 <euler_to_quaternion+0x2a4>)
 8001e96:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001e9a:	f7fe fbc5 	bl	8000628 <__aeabi_dmul>
 8001e9e:	4602      	mov	r2, r0
 8001ea0:	460b      	mov	r3, r1
 8001ea2:	ec43 2b17 	vmov	d7, r2, r3
 8001ea6:	eeb0 0a47 	vmov.f32	s0, s14
 8001eaa:	eef0 0a67 	vmov.f32	s1, s15
 8001eae:	f01b fa57 	bl	801d360 <cos>
 8001eb2:	ed87 0b24 	vstr	d0, [r7, #144]	@ 0x90
    double sp = sin(pitch * 0.5);
 8001eb6:	f04f 0200 	mov.w	r2, #0
 8001eba:	4b86      	ldr	r3, [pc, #536]	@ (80020d4 <euler_to_quaternion+0x2a4>)
 8001ebc:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001ec0:	f7fe fbb2 	bl	8000628 <__aeabi_dmul>
 8001ec4:	4602      	mov	r2, r0
 8001ec6:	460b      	mov	r3, r1
 8001ec8:	ec43 2b17 	vmov	d7, r2, r3
 8001ecc:	eeb0 0a47 	vmov.f32	s0, s14
 8001ed0:	eef0 0a67 	vmov.f32	s1, s15
 8001ed4:	f01b fa98 	bl	801d408 <sin>
 8001ed8:	ed87 0b22 	vstr	d0, [r7, #136]	@ 0x88
    double cr = cos(roll * 0.5);
 8001edc:	f04f 0200 	mov.w	r2, #0
 8001ee0:	4b7c      	ldr	r3, [pc, #496]	@ (80020d4 <euler_to_quaternion+0x2a4>)
 8001ee2:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8001ee6:	f7fe fb9f 	bl	8000628 <__aeabi_dmul>
 8001eea:	4602      	mov	r2, r0
 8001eec:	460b      	mov	r3, r1
 8001eee:	ec43 2b17 	vmov	d7, r2, r3
 8001ef2:	eeb0 0a47 	vmov.f32	s0, s14
 8001ef6:	eef0 0a67 	vmov.f32	s1, s15
 8001efa:	f01b fa31 	bl	801d360 <cos>
 8001efe:	ed87 0b20 	vstr	d0, [r7, #128]	@ 0x80
    double sr = sin(roll * 0.5);
 8001f02:	f04f 0200 	mov.w	r2, #0
 8001f06:	4b73      	ldr	r3, [pc, #460]	@ (80020d4 <euler_to_quaternion+0x2a4>)
 8001f08:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8001f0c:	f7fe fb8c 	bl	8000628 <__aeabi_dmul>
 8001f10:	4602      	mov	r2, r0
 8001f12:	460b      	mov	r3, r1
 8001f14:	ec43 2b17 	vmov	d7, r2, r3
 8001f18:	eeb0 0a47 	vmov.f32	s0, s14
 8001f1c:	eef0 0a67 	vmov.f32	s1, s15
 8001f20:	f01b fa72 	bl	801d408 <sin>
 8001f24:	ed87 0b1e 	vstr	d0, [r7, #120]	@ 0x78

    q.w = cr * cp * cy + sr * sp * sy;
 8001f28:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8001f2c:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8001f30:	f7fe fb7a 	bl	8000628 <__aeabi_dmul>
 8001f34:	4602      	mov	r2, r0
 8001f36:	460b      	mov	r3, r1
 8001f38:	4610      	mov	r0, r2
 8001f3a:	4619      	mov	r1, r3
 8001f3c:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 8001f40:	f7fe fb72 	bl	8000628 <__aeabi_dmul>
 8001f44:	4602      	mov	r2, r0
 8001f46:	460b      	mov	r3, r1
 8001f48:	4614      	mov	r4, r2
 8001f4a:	461d      	mov	r5, r3
 8001f4c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001f50:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8001f54:	f7fe fb68 	bl	8000628 <__aeabi_dmul>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	460b      	mov	r3, r1
 8001f5c:	4610      	mov	r0, r2
 8001f5e:	4619      	mov	r1, r3
 8001f60:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8001f64:	f7fe fb60 	bl	8000628 <__aeabi_dmul>
 8001f68:	4602      	mov	r2, r0
 8001f6a:	460b      	mov	r3, r1
 8001f6c:	4620      	mov	r0, r4
 8001f6e:	4629      	mov	r1, r5
 8001f70:	f7fe f9a4 	bl	80002bc <__adddf3>
 8001f74:	4602      	mov	r2, r0
 8001f76:	460b      	mov	r3, r1
 8001f78:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    q.x = sr * cp * cy - cr * sp * sy;
 8001f7c:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8001f80:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8001f84:	f7fe fb50 	bl	8000628 <__aeabi_dmul>
 8001f88:	4602      	mov	r2, r0
 8001f8a:	460b      	mov	r3, r1
 8001f8c:	4610      	mov	r0, r2
 8001f8e:	4619      	mov	r1, r3
 8001f90:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 8001f94:	f7fe fb48 	bl	8000628 <__aeabi_dmul>
 8001f98:	4602      	mov	r2, r0
 8001f9a:	460b      	mov	r3, r1
 8001f9c:	4614      	mov	r4, r2
 8001f9e:	461d      	mov	r5, r3
 8001fa0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001fa4:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8001fa8:	f7fe fb3e 	bl	8000628 <__aeabi_dmul>
 8001fac:	4602      	mov	r2, r0
 8001fae:	460b      	mov	r3, r1
 8001fb0:	4610      	mov	r0, r2
 8001fb2:	4619      	mov	r1, r3
 8001fb4:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8001fb8:	f7fe fb36 	bl	8000628 <__aeabi_dmul>
 8001fbc:	4602      	mov	r2, r0
 8001fbe:	460b      	mov	r3, r1
 8001fc0:	4620      	mov	r0, r4
 8001fc2:	4629      	mov	r1, r5
 8001fc4:	f7fe f978 	bl	80002b8 <__aeabi_dsub>
 8001fc8:	4602      	mov	r2, r0
 8001fca:	460b      	mov	r3, r1
 8001fcc:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    q.y = cr * sp * cy + sr * cp * sy;
 8001fd0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001fd4:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8001fd8:	f7fe fb26 	bl	8000628 <__aeabi_dmul>
 8001fdc:	4602      	mov	r2, r0
 8001fde:	460b      	mov	r3, r1
 8001fe0:	4610      	mov	r0, r2
 8001fe2:	4619      	mov	r1, r3
 8001fe4:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 8001fe8:	f7fe fb1e 	bl	8000628 <__aeabi_dmul>
 8001fec:	4602      	mov	r2, r0
 8001fee:	460b      	mov	r3, r1
 8001ff0:	4614      	mov	r4, r2
 8001ff2:	461d      	mov	r5, r3
 8001ff4:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8001ff8:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8001ffc:	f7fe fb14 	bl	8000628 <__aeabi_dmul>
 8002000:	4602      	mov	r2, r0
 8002002:	460b      	mov	r3, r1
 8002004:	4610      	mov	r0, r2
 8002006:	4619      	mov	r1, r3
 8002008:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800200c:	f7fe fb0c 	bl	8000628 <__aeabi_dmul>
 8002010:	4602      	mov	r2, r0
 8002012:	460b      	mov	r3, r1
 8002014:	4620      	mov	r0, r4
 8002016:	4629      	mov	r1, r5
 8002018:	f7fe f950 	bl	80002bc <__adddf3>
 800201c:	4602      	mov	r2, r0
 800201e:	460b      	mov	r3, r1
 8002020:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    q.z = cr * cp * sy - sr * sp * cy;
 8002024:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8002028:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800202c:	f7fe fafc 	bl	8000628 <__aeabi_dmul>
 8002030:	4602      	mov	r2, r0
 8002032:	460b      	mov	r3, r1
 8002034:	4610      	mov	r0, r2
 8002036:	4619      	mov	r1, r3
 8002038:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800203c:	f7fe faf4 	bl	8000628 <__aeabi_dmul>
 8002040:	4602      	mov	r2, r0
 8002042:	460b      	mov	r3, r1
 8002044:	4614      	mov	r4, r2
 8002046:	461d      	mov	r5, r3
 8002048:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800204c:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8002050:	f7fe faea 	bl	8000628 <__aeabi_dmul>
 8002054:	4602      	mov	r2, r0
 8002056:	460b      	mov	r3, r1
 8002058:	4610      	mov	r0, r2
 800205a:	4619      	mov	r1, r3
 800205c:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 8002060:	f7fe fae2 	bl	8000628 <__aeabi_dmul>
 8002064:	4602      	mov	r2, r0
 8002066:	460b      	mov	r3, r1
 8002068:	4620      	mov	r0, r4
 800206a:	4629      	mov	r1, r5
 800206c:	f7fe f924 	bl	80002b8 <__aeabi_dsub>
 8002070:	4602      	mov	r2, r0
 8002072:	460b      	mov	r3, r1
 8002074:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48

    return q;
 8002078:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 800207c:	f107 0538 	add.w	r5, r7, #56	@ 0x38
 8002080:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002082:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002084:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002088:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800208c:	e9d7 8916 	ldrd	r8, r9, [r7, #88]	@ 0x58
 8002090:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002094:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002098:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800209c:	ec49 8b14 	vmov	d4, r8, r9
 80020a0:	ec45 4b15 	vmov	d5, r4, r5
 80020a4:	ec41 0b16 	vmov	d6, r0, r1
 80020a8:	ec43 2b17 	vmov	d7, r2, r3
}
 80020ac:	eeb0 0a44 	vmov.f32	s0, s8
 80020b0:	eef0 0a64 	vmov.f32	s1, s9
 80020b4:	eeb0 1a45 	vmov.f32	s2, s10
 80020b8:	eef0 1a65 	vmov.f32	s3, s11
 80020bc:	eeb0 2a46 	vmov.f32	s4, s12
 80020c0:	eef0 2a66 	vmov.f32	s5, s13
 80020c4:	eeb0 3a47 	vmov.f32	s6, s14
 80020c8:	eef0 3a67 	vmov.f32	s7, s15
 80020cc:	37a8      	adds	r7, #168	@ 0xa8
 80020ce:	46bd      	mov	sp, r7
 80020d0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80020d4:	3fe00000 	.word	0x3fe00000

080020d8 <convertVrVlYaw>:
    double v_yaw;   // rad/s
} Velocity;

double vl_cur_mps, vr_cur_mps;
// Differential Drive Kinematic Model
Velocity convertVrVlYaw(double vl_cur, double vr_cur, double yaw, double L) {
 80020d8:	b5b0      	push	{r4, r5, r7, lr}
 80020da:	b09c      	sub	sp, #112	@ 0x70
 80020dc:	af00      	add	r7, sp, #0
 80020de:	ed87 0b0c 	vstr	d0, [r7, #48]	@ 0x30
 80020e2:	ed87 1b0a 	vstr	d1, [r7, #40]	@ 0x28
 80020e6:	ed87 2b08 	vstr	d2, [r7, #32]
 80020ea:	ed87 3b06 	vstr	d3, [r7, #24]
    Velocity vel;
    vl_cur_mps = vl_cur * ((2.0f * 3.1415926f * WHEEL_RADIUS_M)) / 60;   // rpm -> mps
 80020ee:	a34a      	add	r3, pc, #296	@ (adr r3, 8002218 <convertVrVlYaw+0x140>)
 80020f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020f4:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80020f8:	f7fe fa96 	bl	8000628 <__aeabi_dmul>
 80020fc:	4602      	mov	r2, r0
 80020fe:	460b      	mov	r3, r1
 8002100:	4610      	mov	r0, r2
 8002102:	4619      	mov	r1, r3
 8002104:	f04f 0200 	mov.w	r2, #0
 8002108:	4b45      	ldr	r3, [pc, #276]	@ (8002220 <convertVrVlYaw+0x148>)
 800210a:	f7fe fbb7 	bl	800087c <__aeabi_ddiv>
 800210e:	4602      	mov	r2, r0
 8002110:	460b      	mov	r3, r1
 8002112:	4944      	ldr	r1, [pc, #272]	@ (8002224 <convertVrVlYaw+0x14c>)
 8002114:	e9c1 2300 	strd	r2, r3, [r1]
    vr_cur_mps = vr_cur * ((2.0f * 3.1415926f * WHEEL_RADIUS_M)) / 60;   // rpm -> mps
 8002118:	a33f      	add	r3, pc, #252	@ (adr r3, 8002218 <convertVrVlYaw+0x140>)
 800211a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800211e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002122:	f7fe fa81 	bl	8000628 <__aeabi_dmul>
 8002126:	4602      	mov	r2, r0
 8002128:	460b      	mov	r3, r1
 800212a:	4610      	mov	r0, r2
 800212c:	4619      	mov	r1, r3
 800212e:	f04f 0200 	mov.w	r2, #0
 8002132:	4b3b      	ldr	r3, [pc, #236]	@ (8002220 <convertVrVlYaw+0x148>)
 8002134:	f7fe fba2 	bl	800087c <__aeabi_ddiv>
 8002138:	4602      	mov	r2, r0
 800213a:	460b      	mov	r3, r1
 800213c:	493a      	ldr	r1, [pc, #232]	@ (8002228 <convertVrVlYaw+0x150>)
 800213e:	e9c1 2300 	strd	r2, r3, [r1]

    double v = (vl_cur_mps + vr_cur_mps) / 2.0;   // mps
 8002142:	4b38      	ldr	r3, [pc, #224]	@ (8002224 <convertVrVlYaw+0x14c>)
 8002144:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002148:	4b37      	ldr	r3, [pc, #220]	@ (8002228 <convertVrVlYaw+0x150>)
 800214a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800214e:	f7fe f8b5 	bl	80002bc <__adddf3>
 8002152:	4602      	mov	r2, r0
 8002154:	460b      	mov	r3, r1
 8002156:	4610      	mov	r0, r2
 8002158:	4619      	mov	r1, r3
 800215a:	f04f 0200 	mov.w	r2, #0
 800215e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002162:	f7fe fb8b 	bl	800087c <__aeabi_ddiv>
 8002166:	4602      	mov	r2, r0
 8002168:	460b      	mov	r3, r1
 800216a:	e9c7 231a 	strd	r2, r3, [r7, #104]	@ 0x68
    vel.vx = v * cos(yaw);
 800216e:	ed97 0b08 	vldr	d0, [r7, #32]
 8002172:	f01b f8f5 	bl	801d360 <cos>
 8002176:	ec51 0b10 	vmov	r0, r1, d0
 800217a:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 800217e:	f7fe fa53 	bl	8000628 <__aeabi_dmul>
 8002182:	4602      	mov	r2, r0
 8002184:	460b      	mov	r3, r1
 8002186:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    vel.vy = v * sin(yaw);
 800218a:	ed97 0b08 	vldr	d0, [r7, #32]
 800218e:	f01b f93b 	bl	801d408 <sin>
 8002192:	ec51 0b10 	vmov	r0, r1, d0
 8002196:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 800219a:	f7fe fa45 	bl	8000628 <__aeabi_dmul>
 800219e:	4602      	mov	r2, r0
 80021a0:	460b      	mov	r3, r1
 80021a2:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    vel.v_yaw = (vr_cur_mps - vl_cur_mps) / L;    // rad/s
 80021a6:	4b20      	ldr	r3, [pc, #128]	@ (8002228 <convertVrVlYaw+0x150>)
 80021a8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80021ac:	4b1d      	ldr	r3, [pc, #116]	@ (8002224 <convertVrVlYaw+0x14c>)
 80021ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021b2:	f7fe f881 	bl	80002b8 <__aeabi_dsub>
 80021b6:	4602      	mov	r2, r0
 80021b8:	460b      	mov	r3, r1
 80021ba:	4610      	mov	r0, r2
 80021bc:	4619      	mov	r1, r3
 80021be:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80021c2:	f7fe fb5b 	bl	800087c <__aeabi_ddiv>
 80021c6:	4602      	mov	r2, r0
 80021c8:	460b      	mov	r3, r1
 80021ca:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48

    return vel;
 80021ce:	f107 0450 	add.w	r4, r7, #80	@ 0x50
 80021d2:	f107 0538 	add.w	r5, r7, #56	@ 0x38
 80021d6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80021d8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80021da:	e895 0003 	ldmia.w	r5, {r0, r1}
 80021de:	e884 0003 	stmia.w	r4, {r0, r1}
 80021e2:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 80021e6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 80021ea:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 80021ee:	ec45 4b15 	vmov	d5, r4, r5
 80021f2:	ec41 0b16 	vmov	d6, r0, r1
 80021f6:	ec43 2b17 	vmov	d7, r2, r3
}
 80021fa:	eeb0 0a45 	vmov.f32	s0, s10
 80021fe:	eef0 0a65 	vmov.f32	s1, s11
 8002202:	eeb0 1a46 	vmov.f32	s2, s12
 8002206:	eef0 1a66 	vmov.f32	s3, s13
 800220a:	eeb0 2a47 	vmov.f32	s4, s14
 800220e:	eef0 2a67 	vmov.f32	s5, s15
 8002212:	3770      	adds	r7, #112	@ 0x70
 8002214:	46bd      	mov	sp, r7
 8002216:	bdb0      	pop	{r4, r5, r7, pc}
 8002218:	20000000 	.word	0x20000000
 800221c:	3fcb582c 	.word	0x3fcb582c
 8002220:	404e0000 	.word	0x404e0000
 8002224:	20007340 	.word	0x20007340
 8002228:	20007348 	.word	0x20007348
 800222c:	00000000 	.word	0x00000000

08002230 <timer_callback>:
double vr_cur, vl_cur;
void timer_callback(rcl_timer_t * timer, int64_t last_call_time)
{
 8002230:	b5b0      	push	{r4, r5, r7, lr}
 8002232:	ed2d 8b04 	vpush	{d8-d9}
 8002236:	b098      	sub	sp, #96	@ 0x60
 8002238:	af00      	add	r7, sp, #0
 800223a:	60f8      	str	r0, [r7, #12]
 800223c:	e9c7 2300 	strd	r2, r3, [r7]
	if (timer != NULL) {
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	2b00      	cmp	r3, #0
 8002244:	f000 8134 	beq.w	80024b0 <timer_callback+0x280>
		//Get time actual from agent ros to mcu
		static uint64_t last_time_ns = 0;
        uint64_t time_ns = rmw_uros_epoch_nanos();
 8002248:	f00c ffb4 	bl	800f1b4 <rmw_uros_epoch_nanos>
 800224c:	4602      	mov	r2, r0
 800224e:	460b      	mov	r3, r1
 8002250:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
        odom_msg.header.stamp.sec     = time_ns / 1000000000ULL;
 8002254:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 8002258:	a399      	add	r3, pc, #612	@ (adr r3, 80024c0 <timer_callback+0x290>)
 800225a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800225e:	f7fe fd7b 	bl	8000d58 <__aeabi_uldivmod>
 8002262:	4602      	mov	r2, r0
 8002264:	460b      	mov	r3, r1
 8002266:	4b9e      	ldr	r3, [pc, #632]	@ (80024e0 <timer_callback+0x2b0>)
 8002268:	601a      	str	r2, [r3, #0]
        odom_msg.header.stamp.nanosec = time_ns % 1000000000ULL;
 800226a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 800226e:	a394      	add	r3, pc, #592	@ (adr r3, 80024c0 <timer_callback+0x290>)
 8002270:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002274:	f7fe fd70 	bl	8000d58 <__aeabi_uldivmod>
 8002278:	4b99      	ldr	r3, [pc, #612]	@ (80024e0 <timer_callback+0x2b0>)
 800227a:	605a      	str	r2, [r3, #4]

        geometry_msgs__msg__Quaternion q = euler_to_quaternion(0, 0, yaw);
 800227c:	4b99      	ldr	r3, [pc, #612]	@ (80024e4 <timer_callback+0x2b4>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4618      	mov	r0, r3
 8002282:	f7fe f979 	bl	8000578 <__aeabi_f2d>
 8002286:	4602      	mov	r2, r0
 8002288:	460b      	mov	r3, r1
 800228a:	ec43 2b12 	vmov	d2, r2, r3
 800228e:	ed9f 1b8e 	vldr	d1, [pc, #568]	@ 80024c8 <timer_callback+0x298>
 8002292:	ed9f 0b8d 	vldr	d0, [pc, #564]	@ 80024c8 <timer_callback+0x298>
 8002296:	f7ff fdcb 	bl	8001e30 <euler_to_quaternion>
 800229a:	eeb0 4a40 	vmov.f32	s8, s0
 800229e:	eef0 4a60 	vmov.f32	s9, s1
 80022a2:	eeb0 5a41 	vmov.f32	s10, s2
 80022a6:	eef0 5a61 	vmov.f32	s11, s3
 80022aa:	eeb0 6a42 	vmov.f32	s12, s4
 80022ae:	eef0 6a62 	vmov.f32	s13, s5
 80022b2:	eeb0 7a43 	vmov.f32	s14, s6
 80022b6:	eef0 7a63 	vmov.f32	s15, s7
 80022ba:	ed87 4b04 	vstr	d4, [r7, #16]
 80022be:	ed87 5b06 	vstr	d5, [r7, #24]
 80022c2:	ed87 6b08 	vstr	d6, [r7, #32]
 80022c6:	ed87 7b0a 	vstr	d7, [r7, #40]	@ 0x28


        Velocity vel = convertVrVlYaw(vr_cur, vl_cur, yaw, TRACK_WIDTH_M); // vr_cur: rpm
 80022ca:	4b87      	ldr	r3, [pc, #540]	@ (80024e8 <timer_callback+0x2b8>)
 80022cc:	ed93 8b00 	vldr	d8, [r3]
 80022d0:	4b86      	ldr	r3, [pc, #536]	@ (80024ec <timer_callback+0x2bc>)
 80022d2:	ed93 9b00 	vldr	d9, [r3]
 80022d6:	4b83      	ldr	r3, [pc, #524]	@ (80024e4 <timer_callback+0x2b4>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4618      	mov	r0, r3
 80022dc:	f7fe f94c 	bl	8000578 <__aeabi_f2d>
 80022e0:	4602      	mov	r2, r0
 80022e2:	460b      	mov	r3, r1
 80022e4:	ed9f 3b7a 	vldr	d3, [pc, #488]	@ 80024d0 <timer_callback+0x2a0>
 80022e8:	ec43 2b12 	vmov	d2, r2, r3
 80022ec:	eeb0 1a49 	vmov.f32	s2, s18
 80022f0:	eef0 1a69 	vmov.f32	s3, s19
 80022f4:	eeb0 0a48 	vmov.f32	s0, s16
 80022f8:	eef0 0a68 	vmov.f32	s1, s17
 80022fc:	f7ff feec 	bl	80020d8 <convertVrVlYaw>
 8002300:	eeb0 5a40 	vmov.f32	s10, s0
 8002304:	eef0 5a60 	vmov.f32	s11, s1
 8002308:	eeb0 6a41 	vmov.f32	s12, s2
 800230c:	eef0 6a61 	vmov.f32	s13, s3
 8002310:	eeb0 7a42 	vmov.f32	s14, s4
 8002314:	eef0 7a62 	vmov.f32	s15, s5
 8002318:	ed87 5b0c 	vstr	d5, [r7, #48]	@ 0x30
 800231c:	ed87 6b0e 	vstr	d6, [r7, #56]	@ 0x38
 8002320:	ed87 7b10 	vstr	d7, [r7, #64]	@ 0x40
        // update data /odom

        double dt = (time_ns - last_time_ns) / 1e9;
 8002324:	4b72      	ldr	r3, [pc, #456]	@ (80024f0 <timer_callback+0x2c0>)
 8002326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800232a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 800232e:	1a84      	subs	r4, r0, r2
 8002330:	eb61 0503 	sbc.w	r5, r1, r3
 8002334:	4620      	mov	r0, r4
 8002336:	4629      	mov	r1, r5
 8002338:	f7fe f940 	bl	80005bc <__aeabi_ul2d>
 800233c:	a366      	add	r3, pc, #408	@ (adr r3, 80024d8 <timer_callback+0x2a8>)
 800233e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002342:	f7fe fa9b 	bl	800087c <__aeabi_ddiv>
 8002346:	4602      	mov	r2, r0
 8002348:	460b      	mov	r3, r1
 800234a:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
        last_time_ns = time_ns;
 800234e:	4968      	ldr	r1, [pc, #416]	@ (80024f0 <timer_callback+0x2c0>)
 8002350:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002354:	e9c1 2300 	strd	r2, r3, [r1]

        x_pos = x_pos + vel.vx * dt;
 8002358:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800235c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002360:	f7fe f962 	bl	8000628 <__aeabi_dmul>
 8002364:	4602      	mov	r2, r0
 8002366:	460b      	mov	r3, r1
 8002368:	4610      	mov	r0, r2
 800236a:	4619      	mov	r1, r3
 800236c:	4b61      	ldr	r3, [pc, #388]	@ (80024f4 <timer_callback+0x2c4>)
 800236e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002372:	f7fd ffa3 	bl	80002bc <__adddf3>
 8002376:	4602      	mov	r2, r0
 8002378:	460b      	mov	r3, r1
 800237a:	495e      	ldr	r1, [pc, #376]	@ (80024f4 <timer_callback+0x2c4>)
 800237c:	e9c1 2300 	strd	r2, r3, [r1]
        y_pos = y_pos + vel.vy * dt;
 8002380:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8002384:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002388:	f7fe f94e 	bl	8000628 <__aeabi_dmul>
 800238c:	4602      	mov	r2, r0
 800238e:	460b      	mov	r3, r1
 8002390:	4610      	mov	r0, r2
 8002392:	4619      	mov	r1, r3
 8002394:	4b58      	ldr	r3, [pc, #352]	@ (80024f8 <timer_callback+0x2c8>)
 8002396:	e9d3 2300 	ldrd	r2, r3, [r3]
 800239a:	f7fd ff8f 	bl	80002bc <__adddf3>
 800239e:	4602      	mov	r2, r0
 80023a0:	460b      	mov	r3, r1
 80023a2:	4955      	ldr	r1, [pc, #340]	@ (80024f8 <timer_callback+0x2c8>)
 80023a4:	e9c1 2300 	strd	r2, r3, [r1]

        odom_msg.pose.pose.position.x = x_pos;
 80023a8:	4b52      	ldr	r3, [pc, #328]	@ (80024f4 <timer_callback+0x2c4>)
 80023aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023ae:	494c      	ldr	r1, [pc, #304]	@ (80024e0 <timer_callback+0x2b0>)
 80023b0:	e9c1 2308 	strd	r2, r3, [r1, #32]
        odom_msg.pose.pose.position.y = y_pos;
 80023b4:	4b50      	ldr	r3, [pc, #320]	@ (80024f8 <timer_callback+0x2c8>)
 80023b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023ba:	4949      	ldr	r1, [pc, #292]	@ (80024e0 <timer_callback+0x2b0>)
 80023bc:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
        odom_msg.pose.pose.position.z = z_pos;
 80023c0:	4b4e      	ldr	r3, [pc, #312]	@ (80024fc <timer_callback+0x2cc>)
 80023c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023c6:	4946      	ldr	r1, [pc, #280]	@ (80024e0 <timer_callback+0x2b0>)
 80023c8:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
        odom_msg.pose.pose.orientation = q;
 80023cc:	4b44      	ldr	r3, [pc, #272]	@ (80024e0 <timer_callback+0x2b0>)
 80023ce:	f103 0438 	add.w	r4, r3, #56	@ 0x38
 80023d2:	f107 0510 	add.w	r5, r7, #16
 80023d6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80023d8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80023da:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80023de:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

        odom_msg.twist.twist.linear.x = vel.vx;
 80023e2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80023e6:	493e      	ldr	r1, [pc, #248]	@ (80024e0 <timer_callback+0x2b0>)
 80023e8:	e9c1 235e 	strd	r2, r3, [r1, #376]	@ 0x178
        odom_msg.twist.twist.linear.y = vel.vy;
 80023ec:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80023f0:	493b      	ldr	r1, [pc, #236]	@ (80024e0 <timer_callback+0x2b0>)
 80023f2:	e9c1 2360 	strd	r2, r3, [r1, #384]	@ 0x180
        odom_msg.twist.twist.angular.z = vel.v_yaw;
 80023f6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80023fa:	4939      	ldr	r1, [pc, #228]	@ (80024e0 <timer_callback+0x2b0>)
 80023fc:	e9c1 2368 	strd	r2, r3, [r1, #416]	@ 0x1a0


        tf.header.stamp.sec = time_ns / 1000000000ULL;
 8002400:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 8002404:	a32e      	add	r3, pc, #184	@ (adr r3, 80024c0 <timer_callback+0x290>)
 8002406:	e9d3 2300 	ldrd	r2, r3, [r3]
 800240a:	f7fe fca5 	bl	8000d58 <__aeabi_uldivmod>
 800240e:	4602      	mov	r2, r0
 8002410:	460b      	mov	r3, r1
 8002412:	4b3b      	ldr	r3, [pc, #236]	@ (8002500 <timer_callback+0x2d0>)
 8002414:	601a      	str	r2, [r3, #0]
        tf.header.stamp.nanosec = time_ns % 1000000000ULL;
 8002416:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 800241a:	a329      	add	r3, pc, #164	@ (adr r3, 80024c0 <timer_callback+0x290>)
 800241c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002420:	f7fe fc9a 	bl	8000d58 <__aeabi_uldivmod>
 8002424:	4b36      	ldr	r3, [pc, #216]	@ (8002500 <timer_callback+0x2d0>)
 8002426:	605a      	str	r2, [r3, #4]

        tf.transform.translation.x = x_pos;
 8002428:	4b32      	ldr	r3, [pc, #200]	@ (80024f4 <timer_callback+0x2c4>)
 800242a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800242e:	4934      	ldr	r1, [pc, #208]	@ (8002500 <timer_callback+0x2d0>)
 8002430:	e9c1 2308 	strd	r2, r3, [r1, #32]
        tf.transform.translation.y = y_pos;
 8002434:	4b30      	ldr	r3, [pc, #192]	@ (80024f8 <timer_callback+0x2c8>)
 8002436:	e9d3 2300 	ldrd	r2, r3, [r3]
 800243a:	4931      	ldr	r1, [pc, #196]	@ (8002500 <timer_callback+0x2d0>)
 800243c:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
        tf.transform.translation.z = z_pos;
 8002440:	4b2e      	ldr	r3, [pc, #184]	@ (80024fc <timer_callback+0x2cc>)
 8002442:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002446:	492e      	ldr	r1, [pc, #184]	@ (8002500 <timer_callback+0x2d0>)
 8002448:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30

        tf.transform.rotation = q;
 800244c:	4b2c      	ldr	r3, [pc, #176]	@ (8002500 <timer_callback+0x2d0>)
 800244e:	f103 0438 	add.w	r4, r3, #56	@ 0x38
 8002452:	f107 0510 	add.w	r5, r7, #16
 8002456:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002458:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800245a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800245e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

        tf_msg.transforms.data = &tf;
 8002462:	4b28      	ldr	r3, [pc, #160]	@ (8002504 <timer_callback+0x2d4>)
 8002464:	4a26      	ldr	r2, [pc, #152]	@ (8002500 <timer_callback+0x2d0>)
 8002466:	601a      	str	r2, [r3, #0]
        tf_msg.transforms.size = 1;
 8002468:	4b26      	ldr	r3, [pc, #152]	@ (8002504 <timer_callback+0x2d4>)
 800246a:	2201      	movs	r2, #1
 800246c:	605a      	str	r2, [r3, #4]
        tf_msg.transforms.capacity = 1;
 800246e:	4b25      	ldr	r3, [pc, #148]	@ (8002504 <timer_callback+0x2d4>)
 8002470:	2201      	movs	r2, #1
 8002472:	609a      	str	r2, [r3, #8]
		RCSOFTCHECK(rcl_publish(&odom_pub, &odom_msg, NULL));
 8002474:	2200      	movs	r2, #0
 8002476:	491a      	ldr	r1, [pc, #104]	@ (80024e0 <timer_callback+0x2b0>)
 8002478:	4823      	ldr	r0, [pc, #140]	@ (8002508 <timer_callback+0x2d8>)
 800247a:	f00b fcaf 	bl	800dddc <rcl_publish>
 800247e:	64f8      	str	r0, [r7, #76]	@ 0x4c
 8002480:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002482:	2b00      	cmp	r3, #0
 8002484:	d005      	beq.n	8002492 <timer_callback+0x262>
 8002486:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002488:	f44f 7143 	mov.w	r1, #780	@ 0x30c
 800248c:	481f      	ldr	r0, [pc, #124]	@ (800250c <timer_callback+0x2dc>)
 800248e:	f019 fddb 	bl	801c048 <iprintf>
		RCSOFTCHECK(rcl_publish(&tf_pub, &tf_msg, NULL));
 8002492:	2200      	movs	r2, #0
 8002494:	491b      	ldr	r1, [pc, #108]	@ (8002504 <timer_callback+0x2d4>)
 8002496:	481e      	ldr	r0, [pc, #120]	@ (8002510 <timer_callback+0x2e0>)
 8002498:	f00b fca0 	bl	800dddc <rcl_publish>
 800249c:	64b8      	str	r0, [r7, #72]	@ 0x48
 800249e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d005      	beq.n	80024b0 <timer_callback+0x280>
 80024a4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80024a6:	f240 310d 	movw	r1, #781	@ 0x30d
 80024aa:	4818      	ldr	r0, [pc, #96]	@ (800250c <timer_callback+0x2dc>)
 80024ac:	f019 fdcc 	bl	801c048 <iprintf>
	}
}
 80024b0:	bf00      	nop
 80024b2:	3760      	adds	r7, #96	@ 0x60
 80024b4:	46bd      	mov	sp, r7
 80024b6:	ecbd 8b04 	vpop	{d8-d9}
 80024ba:	bdb0      	pop	{r4, r5, r7, pc}
 80024bc:	f3af 8000 	nop.w
 80024c0:	3b9aca00 	.word	0x3b9aca00
	...
 80024d0:	40000000 	.word	0x40000000
 80024d4:	3fd33333 	.word	0x3fd33333
 80024d8:	00000000 	.word	0x00000000
 80024dc:	41cdcd65 	.word	0x41cdcd65
 80024e0:	20006ff8 	.word	0x20006ff8
 80024e4:	2000c5a0 	.word	0x2000c5a0
 80024e8:	20007350 	.word	0x20007350
 80024ec:	20007358 	.word	0x20007358
 80024f0:	20007368 	.word	0x20007368
 80024f4:	20007328 	.word	0x20007328
 80024f8:	20007330 	.word	0x20007330
 80024fc:	20007338 	.word	0x20007338
 8002500:	200072c0 	.word	0x200072c0
 8002504:	20007318 	.word	0x20007318
 8002508:	20006f98 	.word	0x20006f98
 800250c:	0801eaf8 	.word	0x0801eaf8
 8002510:	20006f9c 	.word	0x20006f9c

08002514 <Task_pub_sub>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Task_pub_sub */
void Task_pub_sub(void *argument)
{
 8002514:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002518:	b0bc      	sub	sp, #240	@ 0xf0
 800251a:	af02      	add	r7, sp, #8
 800251c:	6378      	str	r0, [r7, #52]	@ 0x34
  /* USER CODE BEGIN 5 */

	  // micro-ROS configuration

	  rmw_uros_set_custom_transport(
 800251e:	4b82      	ldr	r3, [pc, #520]	@ (8002728 <Task_pub_sub+0x214>)
 8002520:	9301      	str	r3, [sp, #4]
 8002522:	4b82      	ldr	r3, [pc, #520]	@ (800272c <Task_pub_sub+0x218>)
 8002524:	9300      	str	r3, [sp, #0]
 8002526:	4b82      	ldr	r3, [pc, #520]	@ (8002730 <Task_pub_sub+0x21c>)
 8002528:	4a82      	ldr	r2, [pc, #520]	@ (8002734 <Task_pub_sub+0x220>)
 800252a:	4983      	ldr	r1, [pc, #524]	@ (8002738 <Task_pub_sub+0x224>)
 800252c:	2001      	movs	r0, #1
 800252e:	f00c fc8b 	bl	800ee48 <rmw_uros_set_custom_transport>
	    cubemx_transport_open,
	    cubemx_transport_close,
	    cubemx_transport_write,
	    cubemx_transport_read);

	  rcl_allocator_t freeRTOS_allocator = rcutils_get_zero_initialized_allocator();
 8002532:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002536:	4618      	mov	r0, r3
 8002538:	f00c fbac 	bl	800ec94 <rcutils_get_zero_initialized_allocator>
	  freeRTOS_allocator.allocate = microros_allocate;
 800253c:	4b7f      	ldr	r3, [pc, #508]	@ (800273c <Task_pub_sub+0x228>)
 800253e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
	  freeRTOS_allocator.deallocate = microros_deallocate;
 8002542:	4b7f      	ldr	r3, [pc, #508]	@ (8002740 <Task_pub_sub+0x22c>)
 8002544:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
	  freeRTOS_allocator.reallocate = microros_reallocate;
 8002548:	4b7e      	ldr	r3, [pc, #504]	@ (8002744 <Task_pub_sub+0x230>)
 800254a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
	  freeRTOS_allocator.zero_allocate =  microros_zero_allocate;
 800254e:	4b7e      	ldr	r3, [pc, #504]	@ (8002748 <Task_pub_sub+0x234>)
 8002550:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8

	  if (!rcutils_set_default_allocator(&freeRTOS_allocator)) {
 8002554:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002558:	4618      	mov	r0, r3
 800255a:	f00c fbb7 	bl	800eccc <rcutils_set_default_allocator>
 800255e:	4603      	mov	r3, r0
 8002560:	f083 0301 	eor.w	r3, r3, #1
 8002564:	b2db      	uxtb	r3, r3
 8002566:	2b00      	cmp	r3, #0
 8002568:	d004      	beq.n	8002574 <Task_pub_sub+0x60>
	      printf("Error on default allocators (line %d)\n", __LINE__);
 800256a:	f240 312e 	movw	r1, #814	@ 0x32e
 800256e:	4877      	ldr	r0, [pc, #476]	@ (800274c <Task_pub_sub+0x238>)
 8002570:	f019 fd6a 	bl	801c048 <iprintf>
	  }

	 // Initialize micro-ROS allocator
	 allocator = rcl_get_default_allocator();
 8002574:	4c76      	ldr	r4, [pc, #472]	@ (8002750 <Task_pub_sub+0x23c>)
 8002576:	f107 0318 	add.w	r3, r7, #24
 800257a:	4618      	mov	r0, r3
 800257c:	f00c fb98 	bl	800ecb0 <rcutils_get_default_allocator>
 8002580:	4625      	mov	r5, r4
 8002582:	f107 0418 	add.w	r4, r7, #24
 8002586:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002588:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800258a:	6823      	ldr	r3, [r4, #0]
 800258c:	602b      	str	r3, [r5, #0]

	 // create init_options
	 rclc_support_init(&support, 0, NULL, &allocator);
 800258e:	4b70      	ldr	r3, [pc, #448]	@ (8002750 <Task_pub_sub+0x23c>)
 8002590:	2200      	movs	r2, #0
 8002592:	2100      	movs	r1, #0
 8002594:	486f      	ldr	r0, [pc, #444]	@ (8002754 <Task_pub_sub+0x240>)
 8002596:	f00c fa55 	bl	800ea44 <rclc_support_init>

	 //create node_sub
	 rclc_node_init_default(&node, "stm32_node","", &support);
 800259a:	4b6e      	ldr	r3, [pc, #440]	@ (8002754 <Task_pub_sub+0x240>)
 800259c:	4a6e      	ldr	r2, [pc, #440]	@ (8002758 <Task_pub_sub+0x244>)
 800259e:	496f      	ldr	r1, [pc, #444]	@ (800275c <Task_pub_sub+0x248>)
 80025a0:	486f      	ldr	r0, [pc, #444]	@ (8002760 <Task_pub_sub+0x24c>)
 80025a2:	f00c fa99 	bl	800ead8 <rclc_node_init_default>

	  // create publisher
	 rclc_publisher_init_default(
 80025a6:	f00b fa55 	bl	800da54 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry>
 80025aa:	4602      	mov	r2, r0
 80025ac:	4b6d      	ldr	r3, [pc, #436]	@ (8002764 <Task_pub_sub+0x250>)
 80025ae:	496c      	ldr	r1, [pc, #432]	@ (8002760 <Task_pub_sub+0x24c>)
 80025b0:	486d      	ldr	r0, [pc, #436]	@ (8002768 <Task_pub_sub+0x254>)
 80025b2:	f00c facd 	bl	800eb50 <rclc_publisher_init_default>
		ROSIDL_GET_MSG_TYPE_SUPPORT(nav_msgs, msg, Odometry),
	    "/odom_data");


	//create subscriber
	rclc_subscription_init_default(
 80025b6:	f009 fda9 	bl	800c10c <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 80025ba:	4602      	mov	r2, r0
 80025bc:	4b6b      	ldr	r3, [pc, #428]	@ (800276c <Task_pub_sub+0x258>)
 80025be:	4968      	ldr	r1, [pc, #416]	@ (8002760 <Task_pub_sub+0x24c>)
 80025c0:	486b      	ldr	r0, [pc, #428]	@ (8002770 <Task_pub_sub+0x25c>)
 80025c2:	f00c faf9 	bl	800ebb8 <rclc_subscription_init_default>
		&subscriber,
		&node,
		ROSIDL_GET_MSG_TYPE_SUPPORT(geometry_msgs, msg, Twist),
		"/cmd_vel");

	rclc_publisher_init_default(
 80025c6:	f00d fa73 	bl	800fab0 <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage>
 80025ca:	4602      	mov	r2, r0
 80025cc:	4b69      	ldr	r3, [pc, #420]	@ (8002774 <Task_pub_sub+0x260>)
 80025ce:	4964      	ldr	r1, [pc, #400]	@ (8002760 <Task_pub_sub+0x24c>)
 80025d0:	4869      	ldr	r0, [pc, #420]	@ (8002778 <Task_pub_sub+0x264>)
 80025d2:	f00c fabd 	bl	800eb50 <rclc_publisher_init_default>
	    &node,
	    ROSIDL_GET_MSG_TYPE_SUPPORT(tf2_msgs, msg, TFMessage),
	    "/tf");
	// create timer
	rcl_timer_t timer;
	const unsigned int timer_timeout = 1000;
 80025d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80025da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
	RCCHECK(rclc_timer_init_default(
 80025de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80025e2:	2200      	movs	r2, #0
 80025e4:	613b      	str	r3, [r7, #16]
 80025e6:	617a      	str	r2, [r7, #20]
 80025e8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80025ec:	4622      	mov	r2, r4
 80025ee:	462b      	mov	r3, r5
 80025f0:	f04f 0000 	mov.w	r0, #0
 80025f4:	f04f 0100 	mov.w	r1, #0
 80025f8:	0159      	lsls	r1, r3, #5
 80025fa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80025fe:	0150      	lsls	r0, r2, #5
 8002600:	4602      	mov	r2, r0
 8002602:	460b      	mov	r3, r1
 8002604:	4621      	mov	r1, r4
 8002606:	ebb2 0801 	subs.w	r8, r2, r1
 800260a:	4629      	mov	r1, r5
 800260c:	eb63 0901 	sbc.w	r9, r3, r1
 8002610:	f04f 0200 	mov.w	r2, #0
 8002614:	f04f 0300 	mov.w	r3, #0
 8002618:	ea4f 2349 	mov.w	r3, r9, lsl #9
 800261c:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 8002620:	ea4f 2248 	mov.w	r2, r8, lsl #9
 8002624:	4690      	mov	r8, r2
 8002626:	4699      	mov	r9, r3
 8002628:	4623      	mov	r3, r4
 800262a:	eb18 0a03 	adds.w	sl, r8, r3
 800262e:	462b      	mov	r3, r5
 8002630:	eb49 0b03 	adc.w	fp, r9, r3
 8002634:	f04f 0200 	mov.w	r2, #0
 8002638:	f04f 0300 	mov.w	r3, #0
 800263c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002640:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002644:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002648:	ebb2 010a 	subs.w	r1, r2, sl
 800264c:	6039      	str	r1, [r7, #0]
 800264e:	eb63 030b 	sbc.w	r3, r3, fp
 8002652:	607b      	str	r3, [r7, #4]
 8002654:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002658:	4603      	mov	r3, r0
 800265a:	4622      	mov	r2, r4
 800265c:	189b      	adds	r3, r3, r2
 800265e:	60bb      	str	r3, [r7, #8]
 8002660:	462b      	mov	r3, r5
 8002662:	460a      	mov	r2, r1
 8002664:	eb42 0303 	adc.w	r3, r2, r3
 8002668:	60fb      	str	r3, [r7, #12]
 800266a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800266e:	f107 00c8 	add.w	r0, r7, #200	@ 0xc8
 8002672:	4942      	ldr	r1, [pc, #264]	@ (800277c <Task_pub_sub+0x268>)
 8002674:	9100      	str	r1, [sp, #0]
 8002676:	4937      	ldr	r1, [pc, #220]	@ (8002754 <Task_pub_sub+0x240>)
 8002678:	f00c fad2 	bl	800ec20 <rclc_timer_init_default>
 800267c:	f8c7 00e0 	str.w	r0, [r7, #224]	@ 0xe0
 8002680:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002684:	2b00      	cmp	r3, #0
 8002686:	d006      	beq.n	8002696 <Task_pub_sub+0x182>
 8002688:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800268c:	f240 3151 	movw	r1, #849	@ 0x351
 8002690:	483b      	ldr	r0, [pc, #236]	@ (8002780 <Task_pub_sub+0x26c>)
 8002692:	f019 fcd9 	bl	801c048 <iprintf>
		&support,
		RCL_MS_TO_NS(timer_timeout),
		timer_callback));

	// create executor
	rclc_executor_t executor = rclc_executor_get_zero_initialized_executor();
 8002696:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800269a:	4618      	mov	r0, r3
 800269c:	f00b ff4c 	bl	800e538 <rclc_executor_get_zero_initialized_executor>
	rclc_executor_init(&executor, &support.context, 2, &allocator);
 80026a0:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 80026a4:	4b2a      	ldr	r3, [pc, #168]	@ (8002750 <Task_pub_sub+0x23c>)
 80026a6:	2202      	movs	r2, #2
 80026a8:	492a      	ldr	r1, [pc, #168]	@ (8002754 <Task_pub_sub+0x240>)
 80026aa:	f00b ff51 	bl	800e550 <rclc_executor_init>

	// add subscriber callback to the executor
	rclc_executor_add_subscription(&executor, &subscriber, &msg_cmd_vel, &cmd_vel_callback, ON_NEW_DATA);
 80026ae:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 80026b2:	2300      	movs	r3, #0
 80026b4:	9300      	str	r3, [sp, #0]
 80026b6:	4b33      	ldr	r3, [pc, #204]	@ (8002784 <Task_pub_sub+0x270>)
 80026b8:	4a33      	ldr	r2, [pc, #204]	@ (8002788 <Task_pub_sub+0x274>)
 80026ba:	492d      	ldr	r1, [pc, #180]	@ (8002770 <Task_pub_sub+0x25c>)
 80026bc:	f00b ffb4 	bl	800e628 <rclc_executor_add_subscription>
	// add time for executor
	rclc_executor_add_timer(&executor, &timer);
 80026c0:	f107 02c8 	add.w	r2, r7, #200	@ 0xc8
 80026c4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80026c8:	4611      	mov	r1, r2
 80026ca:	4618      	mov	r0, r3
 80026cc:	f00b ffe0 	bl	800e690 <rclc_executor_add_timer>

    if (rmw_uros_sync_session(10) != RMW_RET_OK) {
 80026d0:	200a      	movs	r0, #10
 80026d2:	f00c fd7d 	bl	800f1d0 <rmw_uros_sync_session>
 80026d6:	4603      	mov	r3, r0
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d002      	beq.n	80026e2 <Task_pub_sub+0x1ce>
        printf("Time sync failed\n");
 80026dc:	482b      	ldr	r0, [pc, #172]	@ (800278c <Task_pub_sub+0x278>)
 80026de:	f019 fd1b 	bl	801c118 <puts>
    }

    // init data odom
    odom_msg.header.frame_id.data = "odom";
 80026e2:	4b2b      	ldr	r3, [pc, #172]	@ (8002790 <Task_pub_sub+0x27c>)
 80026e4:	4a2b      	ldr	r2, [pc, #172]	@ (8002794 <Task_pub_sub+0x280>)
 80026e6:	609a      	str	r2, [r3, #8]
    odom_msg.child_frame_id.data  = "base_link";
 80026e8:	4b29      	ldr	r3, [pc, #164]	@ (8002790 <Task_pub_sub+0x27c>)
 80026ea:	4a2b      	ldr	r2, [pc, #172]	@ (8002798 <Task_pub_sub+0x284>)
 80026ec:	615a      	str	r2, [r3, #20]

    tf.header.frame_id.data = "odom";
 80026ee:	4b2b      	ldr	r3, [pc, #172]	@ (800279c <Task_pub_sub+0x288>)
 80026f0:	4a28      	ldr	r2, [pc, #160]	@ (8002794 <Task_pub_sub+0x280>)
 80026f2:	609a      	str	r2, [r3, #8]
    tf.child_frame_id.data = "base_link";
 80026f4:	4b29      	ldr	r3, [pc, #164]	@ (800279c <Task_pub_sub+0x288>)
 80026f6:	4a28      	ldr	r2, [pc, #160]	@ (8002798 <Task_pub_sub+0x284>)
 80026f8:	615a      	str	r2, [r3, #20]
	while(1) {
		cnt_pub++;
 80026fa:	4b29      	ldr	r3, [pc, #164]	@ (80027a0 <Task_pub_sub+0x28c>)
 80026fc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002700:	f04f 0200 	mov.w	r2, #0
 8002704:	4b27      	ldr	r3, [pc, #156]	@ (80027a4 <Task_pub_sub+0x290>)
 8002706:	f7fd fdd9 	bl	80002bc <__adddf3>
 800270a:	4602      	mov	r2, r0
 800270c:	460b      	mov	r3, r1
 800270e:	4924      	ldr	r1, [pc, #144]	@ (80027a0 <Task_pub_sub+0x28c>)
 8002710:	e9c1 2300 	strd	r2, r3, [r1]
		rclc_executor_spin_some(&executor, RCL_MS_TO_NS(10));
 8002714:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8002718:	4a23      	ldr	r2, [pc, #140]	@ (80027a8 <Task_pub_sub+0x294>)
 800271a:	f04f 0300 	mov.w	r3, #0
 800271e:	4608      	mov	r0, r1
 8002720:	f00c f82a 	bl	800e778 <rclc_executor_spin_some>
		cnt_pub++;
 8002724:	bf00      	nop
 8002726:	e7e8      	b.n	80026fa <Task_pub_sub+0x1e6>
 8002728:	0800344d 	.word	0x0800344d
 800272c:	080033e5 	.word	0x080033e5
 8002730:	080033c5 	.word	0x080033c5
 8002734:	08003399 	.word	0x08003399
 8002738:	20006c9c 	.word	0x20006c9c
 800273c:	08002979 	.word	0x08002979
 8002740:	080029bd 	.word	0x080029bd
 8002744:	080029f5 	.word	0x080029f5
 8002748:	08002a61 	.word	0x08002a61
 800274c:	0801eb24 	.word	0x0801eb24
 8002750:	20006fd8 	.word	0x20006fd8
 8002754:	20006fa4 	.word	0x20006fa4
 8002758:	0801eb4c 	.word	0x0801eb4c
 800275c:	0801eb50 	.word	0x0801eb50
 8002760:	20006fec 	.word	0x20006fec
 8002764:	0801eb5c 	.word	0x0801eb5c
 8002768:	20006f98 	.word	0x20006f98
 800276c:	0801eb68 	.word	0x0801eb68
 8002770:	20006fa0 	.word	0x20006fa0
 8002774:	0801eb74 	.word	0x0801eb74
 8002778:	20006f9c 	.word	0x20006f9c
 800277c:	08002231 	.word	0x08002231
 8002780:	0801eb78 	.word	0x0801eb78
 8002784:	08001525 	.word	0x08001525
 8002788:	20006db0 	.word	0x20006db0
 800278c:	0801eba4 	.word	0x0801eba4
 8002790:	20006ff8 	.word	0x20006ff8
 8002794:	0801ebb8 	.word	0x0801ebb8
 8002798:	0801ebc0 	.word	0x0801ebc0
 800279c:	200072c0 	.word	0x200072c0
 80027a0:	20006f80 	.word	0x20006f80
 80027a4:	3ff00000 	.word	0x3ff00000
 80027a8:	00989680 	.word	0x00989680

080027ac <Task_IMU>:
* @retval None
*/
uint32_t now, last_tick;
/* USER CODE END Header_Task_IMU */
void Task_IMU(void *argument)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b088      	sub	sp, #32
 80027b0:	af06      	add	r7, sp, #24
 80027b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Task_IMU */
  /* Infinite loop */
  while(1) {
	  	now = xTaskGetTickCount();
 80027b4:	f007 f89e 	bl	80098f4 <xTaskGetTickCount>
 80027b8:	4603      	mov	r3, r0
 80027ba:	4a23      	ldr	r2, [pc, #140]	@ (8002848 <Task_IMU+0x9c>)
 80027bc:	6013      	str	r3, [r2, #0]
	  	dt = (now - last_tick) / (float) configTICK_RATE_HZ;
 80027be:	4b22      	ldr	r3, [pc, #136]	@ (8002848 <Task_IMU+0x9c>)
 80027c0:	681a      	ldr	r2, [r3, #0]
 80027c2:	4b22      	ldr	r3, [pc, #136]	@ (800284c <Task_IMU+0xa0>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	1ad3      	subs	r3, r2, r3
 80027c8:	ee07 3a90 	vmov	s15, r3
 80027cc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80027d0:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 8002850 <Task_IMU+0xa4>
 80027d4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80027d8:	4b1e      	ldr	r3, [pc, #120]	@ (8002854 <Task_IMU+0xa8>)
 80027da:	edc3 7a00 	vstr	s15, [r3]
		last_tick = now;
 80027de:	4b1a      	ldr	r3, [pc, #104]	@ (8002848 <Task_IMU+0x9c>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4a1a      	ldr	r2, [pc, #104]	@ (800284c <Task_IMU+0xa0>)
 80027e4:	6013      	str	r3, [r2, #0]
	    cnt_imu++;
 80027e6:	4b1c      	ldr	r3, [pc, #112]	@ (8002858 <Task_IMU+0xac>)
 80027e8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80027ec:	f04f 0200 	mov.w	r2, #0
 80027f0:	4b1a      	ldr	r3, [pc, #104]	@ (800285c <Task_IMU+0xb0>)
 80027f2:	f7fd fd63 	bl	80002bc <__adddf3>
 80027f6:	4602      	mov	r2, r0
 80027f8:	460b      	mov	r3, r1
 80027fa:	4917      	ldr	r1, [pc, #92]	@ (8002858 <Task_IMU+0xac>)
 80027fc:	e9c1 2300 	strd	r2, r3, [r1]
		MPU6050_Read_Accel(&Ax,&Ay,&Az);
 8002800:	4a17      	ldr	r2, [pc, #92]	@ (8002860 <Task_IMU+0xb4>)
 8002802:	4918      	ldr	r1, [pc, #96]	@ (8002864 <Task_IMU+0xb8>)
 8002804:	4818      	ldr	r0, [pc, #96]	@ (8002868 <Task_IMU+0xbc>)
 8002806:	f008 ff39 	bl	800b67c <MPU6050_Read_Accel>
		MPU6050_Read_Gyro(&Gx,&Gy,&Gz);
 800280a:	4a18      	ldr	r2, [pc, #96]	@ (800286c <Task_IMU+0xc0>)
 800280c:	4918      	ldr	r1, [pc, #96]	@ (8002870 <Task_IMU+0xc4>)
 800280e:	4819      	ldr	r0, [pc, #100]	@ (8002874 <Task_IMU+0xc8>)
 8002810:	f008 ffbe 	bl	800b790 <MPU6050_Read_Gyro>
		filter(&Ax,&Ay,&Az,&Gx,&Gy,&Gz,&pitch,&roll,&yaw, dt);
 8002814:	4b0f      	ldr	r3, [pc, #60]	@ (8002854 <Task_IMU+0xa8>)
 8002816:	edd3 7a00 	vldr	s15, [r3]
 800281a:	4b17      	ldr	r3, [pc, #92]	@ (8002878 <Task_IMU+0xcc>)
 800281c:	9304      	str	r3, [sp, #16]
 800281e:	4b17      	ldr	r3, [pc, #92]	@ (800287c <Task_IMU+0xd0>)
 8002820:	9303      	str	r3, [sp, #12]
 8002822:	4b17      	ldr	r3, [pc, #92]	@ (8002880 <Task_IMU+0xd4>)
 8002824:	9302      	str	r3, [sp, #8]
 8002826:	4b11      	ldr	r3, [pc, #68]	@ (800286c <Task_IMU+0xc0>)
 8002828:	9301      	str	r3, [sp, #4]
 800282a:	4b11      	ldr	r3, [pc, #68]	@ (8002870 <Task_IMU+0xc4>)
 800282c:	9300      	str	r3, [sp, #0]
 800282e:	eeb0 0a67 	vmov.f32	s0, s15
 8002832:	4b10      	ldr	r3, [pc, #64]	@ (8002874 <Task_IMU+0xc8>)
 8002834:	4a0a      	ldr	r2, [pc, #40]	@ (8002860 <Task_IMU+0xb4>)
 8002836:	490b      	ldr	r1, [pc, #44]	@ (8002864 <Task_IMU+0xb8>)
 8002838:	480b      	ldr	r0, [pc, #44]	@ (8002868 <Task_IMU+0xbc>)
 800283a:	f009 f829 	bl	800b890 <filter>
	    vTaskDelay(pdMS_TO_TICKS(1));
 800283e:	2001      	movs	r0, #1
 8002840:	f006 ff06 	bl	8009650 <vTaskDelay>
	  	now = xTaskGetTickCount();
 8002844:	bf00      	nop
 8002846:	e7b5      	b.n	80027b4 <Task_IMU+0x8>
 8002848:	20007360 	.word	0x20007360
 800284c:	20007364 	.word	0x20007364
 8002850:	447a0000 	.word	0x447a0000
 8002854:	20006ac4 	.word	0x20006ac4
 8002858:	20006f88 	.word	0x20006f88
 800285c:	3ff00000 	.word	0x3ff00000
 8002860:	20006ad0 	.word	0x20006ad0
 8002864:	20006acc 	.word	0x20006acc
 8002868:	20006ac8 	.word	0x20006ac8
 800286c:	20006adc 	.word	0x20006adc
 8002870:	20006ad8 	.word	0x20006ad8
 8002874:	20006ad4 	.word	0x20006ad4
 8002878:	2000c5a0 	.word	0x2000c5a0
 800287c:	2000c59c 	.word	0x2000c59c
 8002880:	2000c598 	.word	0x2000c598

08002884 <HAL_TIM_PeriodElapsedCallback>:
* @brief Function implementing the myTask03 thread.
* @param argument: Not used
* @retval None
*/
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b082      	sub	sp, #8
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM1) {
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4a12      	ldr	r2, [pc, #72]	@ (80028dc <HAL_TIM_PeriodElapsedCallback+0x58>)
 8002892:	4293      	cmp	r3, r2
 8002894:	d11d      	bne.n	80028d2 <HAL_TIM_PeriodElapsedCallback+0x4e>
      Motor_GetSpeed(&Left_motor);
 8002896:	4812      	ldr	r0, [pc, #72]	@ (80028e0 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8002898:	f008 fc7a 	bl	800b190 <Motor_GetSpeed>
      vl_cur = Left_motor.cur_speed;
 800289c:	4b10      	ldr	r3, [pc, #64]	@ (80028e0 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 800289e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80028a2:	4910      	ldr	r1, [pc, #64]	@ (80028e4 <HAL_TIM_PeriodElapsedCallback+0x60>)
 80028a4:	e9c1 2300 	strd	r2, r3, [r1]
	  PID_Compute(&LPID);
 80028a8:	480f      	ldr	r0, [pc, #60]	@ (80028e8 <HAL_TIM_PeriodElapsedCallback+0x64>)
 80028aa:	f009 f995 	bl	800bbd8 <PID_Compute>
	  Motor_GetSpeed(&Right_motor);
 80028ae:	480f      	ldr	r0, [pc, #60]	@ (80028ec <HAL_TIM_PeriodElapsedCallback+0x68>)
 80028b0:	f008 fc6e 	bl	800b190 <Motor_GetSpeed>
	  vr_cur = Right_motor.cur_speed;
 80028b4:	4b0d      	ldr	r3, [pc, #52]	@ (80028ec <HAL_TIM_PeriodElapsedCallback+0x68>)
 80028b6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80028ba:	490d      	ldr	r1, [pc, #52]	@ (80028f0 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80028bc:	e9c1 2300 	strd	r2, r3, [r1]
	  PID_Compute(&RPID);
 80028c0:	480c      	ldr	r0, [pc, #48]	@ (80028f4 <HAL_TIM_PeriodElapsedCallback+0x70>)
 80028c2:	f009 f989 	bl	800bbd8 <PID_Compute>
      Motor_SetPwm(&Left_motor);
 80028c6:	4806      	ldr	r0, [pc, #24]	@ (80028e0 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80028c8:	f008 fcba 	bl	800b240 <Motor_SetPwm>
      Motor_SetPwm(&Right_motor);
 80028cc:	4807      	ldr	r0, [pc, #28]	@ (80028ec <HAL_TIM_PeriodElapsedCallback+0x68>)
 80028ce:	f008 fcb7 	bl	800b240 <Motor_SetPwm>

   }
}
 80028d2:	bf00      	nop
 80028d4:	3708      	adds	r7, #8
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bd80      	pop	{r7, pc}
 80028da:	bf00      	nop
 80028dc:	40010000 	.word	0x40010000
 80028e0:	20006e00 	.word	0x20006e00
 80028e4:	20007358 	.word	0x20007358
 80028e8:	20006f10 	.word	0x20006f10
 80028ec:	20006e50 	.word	0x20006e50
 80028f0:	20007350 	.word	0x20007350
 80028f4:	20006ea0 	.word	0x20006ea0

080028f8 <Task_control>:
/* USER CODE END Header_Task_control */
void Task_control(void *argument)
{
 80028f8:	b590      	push	{r4, r7, lr}
 80028fa:	b083      	sub	sp, #12
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Task_control */
  /* Infinite loop */
  while(1) {
		cnt_control++;
 8002900:	4b14      	ldr	r3, [pc, #80]	@ (8002954 <Task_control+0x5c>)
 8002902:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002906:	f04f 0200 	mov.w	r2, #0
 800290a:	4b13      	ldr	r3, [pc, #76]	@ (8002958 <Task_control+0x60>)
 800290c:	f7fd fcd6 	bl	80002bc <__adddf3>
 8002910:	4602      	mov	r2, r0
 8002912:	460b      	mov	r3, r1
 8002914:	490f      	ldr	r1, [pc, #60]	@ (8002954 <Task_control+0x5c>)
 8002916:	e9c1 2300 	strd	r2, r3, [r1]
		Drive_VW(&Left_motor, &Right_motor, v_mps, omega);
 800291a:	4b10      	ldr	r3, [pc, #64]	@ (800295c <Task_control+0x64>)
 800291c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002920:	4610      	mov	r0, r2
 8002922:	4619      	mov	r1, r3
 8002924:	f7fe f978 	bl	8000c18 <__aeabi_d2f>
 8002928:	4604      	mov	r4, r0
 800292a:	4b0d      	ldr	r3, [pc, #52]	@ (8002960 <Task_control+0x68>)
 800292c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002930:	4610      	mov	r0, r2
 8002932:	4619      	mov	r1, r3
 8002934:	f7fe f970 	bl	8000c18 <__aeabi_d2f>
 8002938:	4603      	mov	r3, r0
 800293a:	ee00 3a90 	vmov	s1, r3
 800293e:	ee00 4a10 	vmov	s0, r4
 8002942:	4908      	ldr	r1, [pc, #32]	@ (8002964 <Task_control+0x6c>)
 8002944:	4808      	ldr	r0, [pc, #32]	@ (8002968 <Task_control+0x70>)
 8002946:	f008 fd7d 	bl	800b444 <Drive_VW>

		vTaskDelay(pdMS_TO_TICKS(1));
 800294a:	2001      	movs	r0, #1
 800294c:	f006 fe80 	bl	8009650 <vTaskDelay>
		cnt_control++;
 8002950:	bf00      	nop
 8002952:	e7d5      	b.n	8002900 <Task_control+0x8>
 8002954:	20006f90 	.word	0x20006f90
 8002958:	3ff00000 	.word	0x3ff00000
 800295c:	20006de0 	.word	0x20006de0
 8002960:	20006de8 	.word	0x20006de8
 8002964:	20006e50 	.word	0x20006e50
 8002968:	20006e00 	.word	0x20006e00

0800296c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800296c:	b480      	push	{r7}
 800296e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002970:	b672      	cpsid	i
}
 8002972:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002974:	bf00      	nop
 8002976:	e7fd      	b.n	8002974 <Error_Handler+0x8>

08002978 <microros_allocate>:
void vPortFreeMicroROS( void *pv );
void *pvPortReallocMicroROS( void *pv, size_t xWantedSize );
size_t getBlockSize( void *pv );
void *pvPortCallocMicroROS( size_t num, size_t xWantedSize );

void * microros_allocate(size_t size, void * state){
 8002978:	b580      	push	{r7, lr}
 800297a:	b082      	sub	sp, #8
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
 8002980:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Alloc %d (prev: %d B)\n",size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 8002982:	4b0c      	ldr	r3, [pc, #48]	@ (80029b4 <microros_allocate+0x3c>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	461a      	mov	r2, r3
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	4413      	add	r3, r2
 800298c:	461a      	mov	r2, r3
 800298e:	4b09      	ldr	r3, [pc, #36]	@ (80029b4 <microros_allocate+0x3c>)
 8002990:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 8002992:	4b09      	ldr	r3, [pc, #36]	@ (80029b8 <microros_allocate+0x40>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	461a      	mov	r2, r3
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	4413      	add	r3, r2
 800299c:	461a      	mov	r2, r3
 800299e:	4b06      	ldr	r3, [pc, #24]	@ (80029b8 <microros_allocate+0x40>)
 80029a0:	601a      	str	r2, [r3, #0]
  return pvPortMallocMicroROS(size);
 80029a2:	6878      	ldr	r0, [r7, #4]
 80029a4:	f7fe fb6e 	bl	8001084 <pvPortMallocMicroROS>
 80029a8:	4603      	mov	r3, r0
}
 80029aa:	4618      	mov	r0, r3
 80029ac:	3708      	adds	r7, #8
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd80      	pop	{r7, pc}
 80029b2:	bf00      	nop
 80029b4:	20007370 	.word	0x20007370
 80029b8:	20007374 	.word	0x20007374

080029bc <microros_deallocate>:

void microros_deallocate(void * pointer, void * state){
 80029bc:	b580      	push	{r7, lr}
 80029be:	b082      	sub	sp, #8
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
 80029c4:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Free %d (prev: %d B)\n",getBlockSize(pointer), xPortGetFreeHeapSize());
  if (NULL != pointer){
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d00c      	beq.n	80029e6 <microros_deallocate+0x2a>
    usedMemory -= getBlockSize(pointer);
 80029cc:	6878      	ldr	r0, [r7, #4]
 80029ce:	f7fe fc7d 	bl	80012cc <getBlockSize>
 80029d2:	4603      	mov	r3, r0
 80029d4:	4a06      	ldr	r2, [pc, #24]	@ (80029f0 <microros_deallocate+0x34>)
 80029d6:	6812      	ldr	r2, [r2, #0]
 80029d8:	1ad3      	subs	r3, r2, r3
 80029da:	461a      	mov	r2, r3
 80029dc:	4b04      	ldr	r3, [pc, #16]	@ (80029f0 <microros_deallocate+0x34>)
 80029de:	601a      	str	r2, [r3, #0]
    vPortFreeMicroROS(pointer);
 80029e0:	6878      	ldr	r0, [r7, #4]
 80029e2:	f7fe fc17 	bl	8001214 <vPortFreeMicroROS>
  }
}
 80029e6:	bf00      	nop
 80029e8:	3708      	adds	r7, #8
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bd80      	pop	{r7, pc}
 80029ee:	bf00      	nop
 80029f0:	20007374 	.word	0x20007374

080029f4 <microros_reallocate>:

void * microros_reallocate(void * pointer, size_t size, void * state){
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b084      	sub	sp, #16
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	60f8      	str	r0, [r7, #12]
 80029fc:	60b9      	str	r1, [r7, #8]
 80029fe:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Realloc %d -> %d (prev: %d B)\n",getBlockSize(pointer),size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 8002a00:	4b15      	ldr	r3, [pc, #84]	@ (8002a58 <microros_reallocate+0x64>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	461a      	mov	r2, r3
 8002a06:	68bb      	ldr	r3, [r7, #8]
 8002a08:	4413      	add	r3, r2
 8002a0a:	461a      	mov	r2, r3
 8002a0c:	4b12      	ldr	r3, [pc, #72]	@ (8002a58 <microros_reallocate+0x64>)
 8002a0e:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 8002a10:	4b12      	ldr	r3, [pc, #72]	@ (8002a5c <microros_reallocate+0x68>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	461a      	mov	r2, r3
 8002a16:	68bb      	ldr	r3, [r7, #8]
 8002a18:	4413      	add	r3, r2
 8002a1a:	461a      	mov	r2, r3
 8002a1c:	4b0f      	ldr	r3, [pc, #60]	@ (8002a5c <microros_reallocate+0x68>)
 8002a1e:	601a      	str	r2, [r3, #0]
  if (NULL == pointer){
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d104      	bne.n	8002a30 <microros_reallocate+0x3c>
    return pvPortMallocMicroROS(size);
 8002a26:	68b8      	ldr	r0, [r7, #8]
 8002a28:	f7fe fb2c 	bl	8001084 <pvPortMallocMicroROS>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	e00e      	b.n	8002a4e <microros_reallocate+0x5a>
  } else {
    usedMemory -= getBlockSize(pointer);
 8002a30:	68f8      	ldr	r0, [r7, #12]
 8002a32:	f7fe fc4b 	bl	80012cc <getBlockSize>
 8002a36:	4603      	mov	r3, r0
 8002a38:	4a08      	ldr	r2, [pc, #32]	@ (8002a5c <microros_reallocate+0x68>)
 8002a3a:	6812      	ldr	r2, [r2, #0]
 8002a3c:	1ad3      	subs	r3, r2, r3
 8002a3e:	461a      	mov	r2, r3
 8002a40:	4b06      	ldr	r3, [pc, #24]	@ (8002a5c <microros_reallocate+0x68>)
 8002a42:	601a      	str	r2, [r3, #0]
    return pvPortReallocMicroROS(pointer,size);
 8002a44:	68b9      	ldr	r1, [r7, #8]
 8002a46:	68f8      	ldr	r0, [r7, #12]
 8002a48:	f7fe fc5e 	bl	8001308 <pvPortReallocMicroROS>
 8002a4c:	4603      	mov	r3, r0
  }
}
 8002a4e:	4618      	mov	r0, r3
 8002a50:	3710      	adds	r7, #16
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}
 8002a56:	bf00      	nop
 8002a58:	20007370 	.word	0x20007370
 8002a5c:	20007374 	.word	0x20007374

08002a60 <microros_zero_allocate>:

void * microros_zero_allocate(size_t number_of_elements, size_t size_of_element, void * state){
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b084      	sub	sp, #16
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	60f8      	str	r0, [r7, #12]
 8002a68:	60b9      	str	r1, [r7, #8]
 8002a6a:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Calloc %d x %d = %d -> (prev: %d B)\n",number_of_elements,size_of_element, number_of_elements*size_of_element, xPortGetFreeHeapSize());
  absoluteUsedMemory += number_of_elements*size_of_element;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	68ba      	ldr	r2, [r7, #8]
 8002a70:	fb02 f303 	mul.w	r3, r2, r3
 8002a74:	4a0c      	ldr	r2, [pc, #48]	@ (8002aa8 <microros_zero_allocate+0x48>)
 8002a76:	6812      	ldr	r2, [r2, #0]
 8002a78:	4413      	add	r3, r2
 8002a7a:	461a      	mov	r2, r3
 8002a7c:	4b0a      	ldr	r3, [pc, #40]	@ (8002aa8 <microros_zero_allocate+0x48>)
 8002a7e:	601a      	str	r2, [r3, #0]
  usedMemory += number_of_elements*size_of_element;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	68ba      	ldr	r2, [r7, #8]
 8002a84:	fb02 f303 	mul.w	r3, r2, r3
 8002a88:	4a08      	ldr	r2, [pc, #32]	@ (8002aac <microros_zero_allocate+0x4c>)
 8002a8a:	6812      	ldr	r2, [r2, #0]
 8002a8c:	4413      	add	r3, r2
 8002a8e:	461a      	mov	r2, r3
 8002a90:	4b06      	ldr	r3, [pc, #24]	@ (8002aac <microros_zero_allocate+0x4c>)
 8002a92:	601a      	str	r2, [r3, #0]
  return pvPortCallocMicroROS(number_of_elements,size_of_element);
 8002a94:	68b9      	ldr	r1, [r7, #8]
 8002a96:	68f8      	ldr	r0, [r7, #12]
 8002a98:	f7fe fc63 	bl	8001362 <pvPortCallocMicroROS>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	3710      	adds	r7, #16
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bd80      	pop	{r7, pc}
 8002aa6:	bf00      	nop
 8002aa8:	20007370 	.word	0x20007370
 8002aac:	20007374 	.word	0x20007374

08002ab0 <UTILS_NanosecondsToTimespec>:
#define NANOSECONDS_PER_SECOND     ( 1000000000LL )                                /**< Nanoseconds per second. */
#define NANOSECONDS_PER_TICK       ( NANOSECONDS_PER_SECOND / configTICK_RATE_HZ ) /**< Nanoseconds per FreeRTOS tick. */

void UTILS_NanosecondsToTimespec( int64_t llSource,
                                  struct timespec * const pxDestination )
{
 8002ab0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002ab4:	b086      	sub	sp, #24
 8002ab6:	af00      	add	r7, sp, #0
 8002ab8:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8002abc:	607a      	str	r2, [r7, #4]
    long lCarrySec = 0;
 8002abe:	2300      	movs	r3, #0
 8002ac0:	617b      	str	r3, [r7, #20]

    /* Convert to timespec. */
    pxDestination->tv_sec = ( time_t ) ( llSource / NANOSECONDS_PER_SECOND );
 8002ac2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002ac6:	a320      	add	r3, pc, #128	@ (adr r3, 8002b48 <UTILS_NanosecondsToTimespec+0x98>)
 8002ac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002acc:	f7fe f8f4 	bl	8000cb8 <__aeabi_ldivmod>
 8002ad0:	4602      	mov	r2, r0
 8002ad2:	460b      	mov	r3, r1
 8002ad4:	6879      	ldr	r1, [r7, #4]
 8002ad6:	e9c1 2300 	strd	r2, r3, [r1]
    pxDestination->tv_nsec = ( long ) ( llSource % NANOSECONDS_PER_SECOND );
 8002ada:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002ade:	a31a      	add	r3, pc, #104	@ (adr r3, 8002b48 <UTILS_NanosecondsToTimespec+0x98>)
 8002ae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ae4:	f7fe f8e8 	bl	8000cb8 <__aeabi_ldivmod>
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	609a      	str	r2, [r3, #8]

    /* Subtract from tv_sec if tv_nsec < 0. */
    if( pxDestination->tv_nsec < 0L )
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	689b      	ldr	r3, [r3, #8]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	da20      	bge.n	8002b36 <UTILS_NanosecondsToTimespec+0x86>
    {
        /* Compute the number of seconds to carry. */
        lCarrySec = ( pxDestination->tv_nsec / ( long ) NANOSECONDS_PER_SECOND ) + 1L;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	689b      	ldr	r3, [r3, #8]
 8002af8:	4a11      	ldr	r2, [pc, #68]	@ (8002b40 <UTILS_NanosecondsToTimespec+0x90>)
 8002afa:	fb82 1203 	smull	r1, r2, r2, r3
 8002afe:	1712      	asrs	r2, r2, #28
 8002b00:	17db      	asrs	r3, r3, #31
 8002b02:	1ad3      	subs	r3, r2, r3
 8002b04:	3301      	adds	r3, #1
 8002b06:	617b      	str	r3, [r7, #20]

        pxDestination->tv_sec -= ( time_t ) ( lCarrySec );
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b0e:	6979      	ldr	r1, [r7, #20]
 8002b10:	17c8      	asrs	r0, r1, #31
 8002b12:	460c      	mov	r4, r1
 8002b14:	4605      	mov	r5, r0
 8002b16:	ebb2 0804 	subs.w	r8, r2, r4
 8002b1a:	eb63 0905 	sbc.w	r9, r3, r5
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	e9c3 8900 	strd	r8, r9, [r3]
        pxDestination->tv_nsec += lCarrySec * ( long ) NANOSECONDS_PER_SECOND;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	689a      	ldr	r2, [r3, #8]
 8002b28:	697b      	ldr	r3, [r7, #20]
 8002b2a:	4906      	ldr	r1, [pc, #24]	@ (8002b44 <UTILS_NanosecondsToTimespec+0x94>)
 8002b2c:	fb01 f303 	mul.w	r3, r1, r3
 8002b30:	441a      	add	r2, r3
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	609a      	str	r2, [r3, #8]
    }
}
 8002b36:	bf00      	nop
 8002b38:	3718      	adds	r7, #24
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002b40:	44b82fa1 	.word	0x44b82fa1
 8002b44:	3b9aca00 	.word	0x3b9aca00
 8002b48:	3b9aca00 	.word	0x3b9aca00
 8002b4c:	00000000 	.word	0x00000000

08002b50 <clock_gettime>:

int clock_gettime( int clock_id,
                   struct timespec * tp )
{
 8002b50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002b54:	b08e      	sub	sp, #56	@ 0x38
 8002b56:	af00      	add	r7, sp, #0
 8002b58:	6278      	str	r0, [r7, #36]	@ 0x24
 8002b5a:	6239      	str	r1, [r7, #32]
    TimeOut_t xCurrentTime = { 0 };
 8002b5c:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8002b60:	2300      	movs	r3, #0
 8002b62:	6013      	str	r3, [r2, #0]
 8002b64:	6053      	str	r3, [r2, #4]

    /* Intermediate variable used to convert TimeOut_t to struct timespec.
     * Also used to detect overflow issues. It must be unsigned because the
     * behavior of signed integer overflow is undefined. */
    uint64_t ullTickCount = 0ULL;
 8002b66:	f04f 0200 	mov.w	r2, #0
 8002b6a:	f04f 0300 	mov.w	r3, #0
 8002b6e:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    /* Silence warnings about unused parameters. */
    ( void ) clock_id;

    /* Get the current tick count and overflow count. vTaskSetTimeOutState()
     * is used to get these values because they are both static in tasks.c. */
    vTaskSetTimeOutState( &xCurrentTime );
 8002b72:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002b76:	4618      	mov	r0, r3
 8002b78:	f007 f8a2 	bl	8009cc0 <vTaskSetTimeOutState>

    /* Adjust the tick count for the number of times a TickType_t has overflowed.
     * portMAX_DELAY should be the maximum value of a TickType_t. */
    ullTickCount = ( uint64_t ) ( xCurrentTime.xOverflowCount ) << ( sizeof( TickType_t ) * 8 );
 8002b7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b7e:	17da      	asrs	r2, r3, #31
 8002b80:	61bb      	str	r3, [r7, #24]
 8002b82:	61fa      	str	r2, [r7, #28]
 8002b84:	f04f 0200 	mov.w	r2, #0
 8002b88:	f04f 0300 	mov.w	r3, #0
 8002b8c:	69b9      	ldr	r1, [r7, #24]
 8002b8e:	000b      	movs	r3, r1
 8002b90:	2200      	movs	r2, #0
 8002b92:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    /* Add the current tick count. */
    ullTickCount += xCurrentTime.xTimeOnEntering;
 8002b96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b98:	2200      	movs	r2, #0
 8002b9a:	461c      	mov	r4, r3
 8002b9c:	4615      	mov	r5, r2
 8002b9e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002ba2:	1911      	adds	r1, r2, r4
 8002ba4:	60b9      	str	r1, [r7, #8]
 8002ba6:	416b      	adcs	r3, r5
 8002ba8:	60fb      	str	r3, [r7, #12]
 8002baa:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8002bae:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30

    /* Convert ullTickCount to timespec. */
    UTILS_NanosecondsToTimespec( ( int64_t ) ullTickCount * NANOSECONDS_PER_TICK, tp );
 8002bb2:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8002bb6:	4602      	mov	r2, r0
 8002bb8:	460b      	mov	r3, r1
 8002bba:	f04f 0400 	mov.w	r4, #0
 8002bbe:	f04f 0500 	mov.w	r5, #0
 8002bc2:	015d      	lsls	r5, r3, #5
 8002bc4:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 8002bc8:	0154      	lsls	r4, r2, #5
 8002bca:	4622      	mov	r2, r4
 8002bcc:	462b      	mov	r3, r5
 8002bce:	ebb2 0800 	subs.w	r8, r2, r0
 8002bd2:	eb63 0901 	sbc.w	r9, r3, r1
 8002bd6:	f04f 0200 	mov.w	r2, #0
 8002bda:	f04f 0300 	mov.w	r3, #0
 8002bde:	ea4f 2349 	mov.w	r3, r9, lsl #9
 8002be2:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 8002be6:	ea4f 2248 	mov.w	r2, r8, lsl #9
 8002bea:	4690      	mov	r8, r2
 8002bec:	4699      	mov	r9, r3
 8002bee:	eb18 0a00 	adds.w	sl, r8, r0
 8002bf2:	eb49 0b01 	adc.w	fp, r9, r1
 8002bf6:	f04f 0200 	mov.w	r2, #0
 8002bfa:	f04f 0300 	mov.w	r3, #0
 8002bfe:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002c02:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002c06:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002c0a:	ebb2 040a 	subs.w	r4, r2, sl
 8002c0e:	603c      	str	r4, [r7, #0]
 8002c10:	eb63 030b 	sbc.w	r3, r3, fp
 8002c14:	607b      	str	r3, [r7, #4]
 8002c16:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002c1a:	4623      	mov	r3, r4
 8002c1c:	181b      	adds	r3, r3, r0
 8002c1e:	613b      	str	r3, [r7, #16]
 8002c20:	462b      	mov	r3, r5
 8002c22:	eb41 0303 	adc.w	r3, r1, r3
 8002c26:	617b      	str	r3, [r7, #20]
 8002c28:	6a3a      	ldr	r2, [r7, #32]
 8002c2a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002c2e:	f7ff ff3f 	bl	8002ab0 <UTILS_NanosecondsToTimespec>

    return 0;
 8002c32:	2300      	movs	r3, #0
 8002c34:	4618      	mov	r0, r3
 8002c36:	3738      	adds	r7, #56	@ 0x38
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08002c40 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b082      	sub	sp, #8
 8002c44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c46:	2300      	movs	r3, #0
 8002c48:	607b      	str	r3, [r7, #4]
 8002c4a:	4b12      	ldr	r3, [pc, #72]	@ (8002c94 <HAL_MspInit+0x54>)
 8002c4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c4e:	4a11      	ldr	r2, [pc, #68]	@ (8002c94 <HAL_MspInit+0x54>)
 8002c50:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002c54:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c56:	4b0f      	ldr	r3, [pc, #60]	@ (8002c94 <HAL_MspInit+0x54>)
 8002c58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c5a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c5e:	607b      	str	r3, [r7, #4]
 8002c60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c62:	2300      	movs	r3, #0
 8002c64:	603b      	str	r3, [r7, #0]
 8002c66:	4b0b      	ldr	r3, [pc, #44]	@ (8002c94 <HAL_MspInit+0x54>)
 8002c68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c6a:	4a0a      	ldr	r2, [pc, #40]	@ (8002c94 <HAL_MspInit+0x54>)
 8002c6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c70:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c72:	4b08      	ldr	r3, [pc, #32]	@ (8002c94 <HAL_MspInit+0x54>)
 8002c74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c7a:	603b      	str	r3, [r7, #0]
 8002c7c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002c7e:	2200      	movs	r2, #0
 8002c80:	210f      	movs	r1, #15
 8002c82:	f06f 0001 	mvn.w	r0, #1
 8002c86:	f000 fdac 	bl	80037e2 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c8a:	bf00      	nop
 8002c8c:	3708      	adds	r7, #8
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}
 8002c92:	bf00      	nop
 8002c94:	40023800 	.word	0x40023800

08002c98 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b08a      	sub	sp, #40	@ 0x28
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ca0:	f107 0314 	add.w	r3, r7, #20
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	601a      	str	r2, [r3, #0]
 8002ca8:	605a      	str	r2, [r3, #4]
 8002caa:	609a      	str	r2, [r3, #8]
 8002cac:	60da      	str	r2, [r3, #12]
 8002cae:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a19      	ldr	r2, [pc, #100]	@ (8002d1c <HAL_I2C_MspInit+0x84>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d12c      	bne.n	8002d14 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cba:	2300      	movs	r3, #0
 8002cbc:	613b      	str	r3, [r7, #16]
 8002cbe:	4b18      	ldr	r3, [pc, #96]	@ (8002d20 <HAL_I2C_MspInit+0x88>)
 8002cc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cc2:	4a17      	ldr	r2, [pc, #92]	@ (8002d20 <HAL_I2C_MspInit+0x88>)
 8002cc4:	f043 0302 	orr.w	r3, r3, #2
 8002cc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cca:	4b15      	ldr	r3, [pc, #84]	@ (8002d20 <HAL_I2C_MspInit+0x88>)
 8002ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cce:	f003 0302 	and.w	r3, r3, #2
 8002cd2:	613b      	str	r3, [r7, #16]
 8002cd4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002cd6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002cda:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002cdc:	2312      	movs	r3, #18
 8002cde:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ce4:	2303      	movs	r3, #3
 8002ce6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002ce8:	2304      	movs	r3, #4
 8002cea:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cec:	f107 0314 	add.w	r3, r7, #20
 8002cf0:	4619      	mov	r1, r3
 8002cf2:	480c      	ldr	r0, [pc, #48]	@ (8002d24 <HAL_I2C_MspInit+0x8c>)
 8002cf4:	f001 f9ae 	bl	8004054 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	60fb      	str	r3, [r7, #12]
 8002cfc:	4b08      	ldr	r3, [pc, #32]	@ (8002d20 <HAL_I2C_MspInit+0x88>)
 8002cfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d00:	4a07      	ldr	r2, [pc, #28]	@ (8002d20 <HAL_I2C_MspInit+0x88>)
 8002d02:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002d06:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d08:	4b05      	ldr	r3, [pc, #20]	@ (8002d20 <HAL_I2C_MspInit+0x88>)
 8002d0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d0c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d10:	60fb      	str	r3, [r7, #12]
 8002d12:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002d14:	bf00      	nop
 8002d16:	3728      	adds	r7, #40	@ 0x28
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bd80      	pop	{r7, pc}
 8002d1c:	40005400 	.word	0x40005400
 8002d20:	40023800 	.word	0x40023800
 8002d24:	40020400 	.word	0x40020400

08002d28 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b084      	sub	sp, #16
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4a0e      	ldr	r2, [pc, #56]	@ (8002d70 <HAL_TIM_Base_MspInit+0x48>)
 8002d36:	4293      	cmp	r3, r2
 8002d38:	d115      	bne.n	8002d66 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	60fb      	str	r3, [r7, #12]
 8002d3e:	4b0d      	ldr	r3, [pc, #52]	@ (8002d74 <HAL_TIM_Base_MspInit+0x4c>)
 8002d40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d42:	4a0c      	ldr	r2, [pc, #48]	@ (8002d74 <HAL_TIM_Base_MspInit+0x4c>)
 8002d44:	f043 0301 	orr.w	r3, r3, #1
 8002d48:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d4a:	4b0a      	ldr	r3, [pc, #40]	@ (8002d74 <HAL_TIM_Base_MspInit+0x4c>)
 8002d4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d4e:	f003 0301 	and.w	r3, r3, #1
 8002d52:	60fb      	str	r3, [r7, #12]
 8002d54:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 5, 0);
 8002d56:	2200      	movs	r2, #0
 8002d58:	2105      	movs	r1, #5
 8002d5a:	2019      	movs	r0, #25
 8002d5c:	f000 fd41 	bl	80037e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002d60:	2019      	movs	r0, #25
 8002d62:	f000 fd5a 	bl	800381a <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8002d66:	bf00      	nop
 8002d68:	3710      	adds	r7, #16
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bd80      	pop	{r7, pc}
 8002d6e:	bf00      	nop
 8002d70:	40010000 	.word	0x40010000
 8002d74:	40023800 	.word	0x40023800

08002d78 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b08c      	sub	sp, #48	@ 0x30
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d80:	f107 031c 	add.w	r3, r7, #28
 8002d84:	2200      	movs	r2, #0
 8002d86:	601a      	str	r2, [r3, #0]
 8002d88:	605a      	str	r2, [r3, #4]
 8002d8a:	609a      	str	r2, [r3, #8]
 8002d8c:	60da      	str	r2, [r3, #12]
 8002d8e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d98:	d134      	bne.n	8002e04 <HAL_TIM_Encoder_MspInit+0x8c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	61bb      	str	r3, [r7, #24]
 8002d9e:	4b38      	ldr	r3, [pc, #224]	@ (8002e80 <HAL_TIM_Encoder_MspInit+0x108>)
 8002da0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002da2:	4a37      	ldr	r2, [pc, #220]	@ (8002e80 <HAL_TIM_Encoder_MspInit+0x108>)
 8002da4:	f043 0301 	orr.w	r3, r3, #1
 8002da8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002daa:	4b35      	ldr	r3, [pc, #212]	@ (8002e80 <HAL_TIM_Encoder_MspInit+0x108>)
 8002dac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dae:	f003 0301 	and.w	r3, r3, #1
 8002db2:	61bb      	str	r3, [r7, #24]
 8002db4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002db6:	2300      	movs	r3, #0
 8002db8:	617b      	str	r3, [r7, #20]
 8002dba:	4b31      	ldr	r3, [pc, #196]	@ (8002e80 <HAL_TIM_Encoder_MspInit+0x108>)
 8002dbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dbe:	4a30      	ldr	r2, [pc, #192]	@ (8002e80 <HAL_TIM_Encoder_MspInit+0x108>)
 8002dc0:	f043 0301 	orr.w	r3, r3, #1
 8002dc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002dc6:	4b2e      	ldr	r3, [pc, #184]	@ (8002e80 <HAL_TIM_Encoder_MspInit+0x108>)
 8002dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dca:	f003 0301 	and.w	r3, r3, #1
 8002dce:	617b      	str	r3, [r7, #20]
 8002dd0:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002dd2:	2303      	movs	r3, #3
 8002dd4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dd6:	2302      	movs	r3, #2
 8002dd8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dde:	2300      	movs	r3, #0
 8002de0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002de2:	2301      	movs	r3, #1
 8002de4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002de6:	f107 031c 	add.w	r3, r7, #28
 8002dea:	4619      	mov	r1, r3
 8002dec:	4825      	ldr	r0, [pc, #148]	@ (8002e84 <HAL_TIM_Encoder_MspInit+0x10c>)
 8002dee:	f001 f931 	bl	8004054 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8002df2:	2200      	movs	r2, #0
 8002df4:	2105      	movs	r1, #5
 8002df6:	201c      	movs	r0, #28
 8002df8:	f000 fcf3 	bl	80037e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002dfc:	201c      	movs	r0, #28
 8002dfe:	f000 fd0c 	bl	800381a <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002e02:	e038      	b.n	8002e76 <HAL_TIM_Encoder_MspInit+0xfe>
  else if(htim_encoder->Instance==TIM4)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a1f      	ldr	r2, [pc, #124]	@ (8002e88 <HAL_TIM_Encoder_MspInit+0x110>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d133      	bne.n	8002e76 <HAL_TIM_Encoder_MspInit+0xfe>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002e0e:	2300      	movs	r3, #0
 8002e10:	613b      	str	r3, [r7, #16]
 8002e12:	4b1b      	ldr	r3, [pc, #108]	@ (8002e80 <HAL_TIM_Encoder_MspInit+0x108>)
 8002e14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e16:	4a1a      	ldr	r2, [pc, #104]	@ (8002e80 <HAL_TIM_Encoder_MspInit+0x108>)
 8002e18:	f043 0304 	orr.w	r3, r3, #4
 8002e1c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e1e:	4b18      	ldr	r3, [pc, #96]	@ (8002e80 <HAL_TIM_Encoder_MspInit+0x108>)
 8002e20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e22:	f003 0304 	and.w	r3, r3, #4
 8002e26:	613b      	str	r3, [r7, #16]
 8002e28:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	60fb      	str	r3, [r7, #12]
 8002e2e:	4b14      	ldr	r3, [pc, #80]	@ (8002e80 <HAL_TIM_Encoder_MspInit+0x108>)
 8002e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e32:	4a13      	ldr	r2, [pc, #76]	@ (8002e80 <HAL_TIM_Encoder_MspInit+0x108>)
 8002e34:	f043 0302 	orr.w	r3, r3, #2
 8002e38:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e3a:	4b11      	ldr	r3, [pc, #68]	@ (8002e80 <HAL_TIM_Encoder_MspInit+0x108>)
 8002e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e3e:	f003 0302 	and.w	r3, r3, #2
 8002e42:	60fb      	str	r3, [r7, #12]
 8002e44:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002e46:	23c0      	movs	r3, #192	@ 0xc0
 8002e48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e4a:	2302      	movs	r3, #2
 8002e4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e52:	2300      	movs	r3, #0
 8002e54:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002e56:	2302      	movs	r3, #2
 8002e58:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e5a:	f107 031c 	add.w	r3, r7, #28
 8002e5e:	4619      	mov	r1, r3
 8002e60:	480a      	ldr	r0, [pc, #40]	@ (8002e8c <HAL_TIM_Encoder_MspInit+0x114>)
 8002e62:	f001 f8f7 	bl	8004054 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8002e66:	2200      	movs	r2, #0
 8002e68:	2105      	movs	r1, #5
 8002e6a:	201e      	movs	r0, #30
 8002e6c:	f000 fcb9 	bl	80037e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002e70:	201e      	movs	r0, #30
 8002e72:	f000 fcd2 	bl	800381a <HAL_NVIC_EnableIRQ>
}
 8002e76:	bf00      	nop
 8002e78:	3730      	adds	r7, #48	@ 0x30
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd80      	pop	{r7, pc}
 8002e7e:	bf00      	nop
 8002e80:	40023800 	.word	0x40023800
 8002e84:	40020000 	.word	0x40020000
 8002e88:	40000800 	.word	0x40000800
 8002e8c:	40020400 	.word	0x40020400

08002e90 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002e90:	b480      	push	{r7}
 8002e92:	b085      	sub	sp, #20
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a0b      	ldr	r2, [pc, #44]	@ (8002ecc <HAL_TIM_PWM_MspInit+0x3c>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d10d      	bne.n	8002ebe <HAL_TIM_PWM_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	60fb      	str	r3, [r7, #12]
 8002ea6:	4b0a      	ldr	r3, [pc, #40]	@ (8002ed0 <HAL_TIM_PWM_MspInit+0x40>)
 8002ea8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eaa:	4a09      	ldr	r2, [pc, #36]	@ (8002ed0 <HAL_TIM_PWM_MspInit+0x40>)
 8002eac:	f043 0302 	orr.w	r3, r3, #2
 8002eb0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002eb2:	4b07      	ldr	r3, [pc, #28]	@ (8002ed0 <HAL_TIM_PWM_MspInit+0x40>)
 8002eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eb6:	f003 0302 	and.w	r3, r3, #2
 8002eba:	60fb      	str	r3, [r7, #12]
 8002ebc:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8002ebe:	bf00      	nop
 8002ec0:	3714      	adds	r7, #20
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec8:	4770      	bx	lr
 8002eca:	bf00      	nop
 8002ecc:	40000400 	.word	0x40000400
 8002ed0:	40023800 	.word	0x40023800

08002ed4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b088      	sub	sp, #32
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002edc:	f107 030c 	add.w	r3, r7, #12
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	601a      	str	r2, [r3, #0]
 8002ee4:	605a      	str	r2, [r3, #4]
 8002ee6:	609a      	str	r2, [r3, #8]
 8002ee8:	60da      	str	r2, [r3, #12]
 8002eea:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4a12      	ldr	r2, [pc, #72]	@ (8002f3c <HAL_TIM_MspPostInit+0x68>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d11d      	bne.n	8002f32 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	60bb      	str	r3, [r7, #8]
 8002efa:	4b11      	ldr	r3, [pc, #68]	@ (8002f40 <HAL_TIM_MspPostInit+0x6c>)
 8002efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002efe:	4a10      	ldr	r2, [pc, #64]	@ (8002f40 <HAL_TIM_MspPostInit+0x6c>)
 8002f00:	f043 0301 	orr.w	r3, r3, #1
 8002f04:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f06:	4b0e      	ldr	r3, [pc, #56]	@ (8002f40 <HAL_TIM_MspPostInit+0x6c>)
 8002f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f0a:	f003 0301 	and.w	r3, r3, #1
 8002f0e:	60bb      	str	r3, [r7, #8]
 8002f10:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002f12:	23c0      	movs	r3, #192	@ 0xc0
 8002f14:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f16:	2302      	movs	r3, #2
 8002f18:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002f22:	2302      	movs	r3, #2
 8002f24:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f26:	f107 030c 	add.w	r3, r7, #12
 8002f2a:	4619      	mov	r1, r3
 8002f2c:	4805      	ldr	r0, [pc, #20]	@ (8002f44 <HAL_TIM_MspPostInit+0x70>)
 8002f2e:	f001 f891 	bl	8004054 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002f32:	bf00      	nop
 8002f34:	3720      	adds	r7, #32
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bd80      	pop	{r7, pc}
 8002f3a:	bf00      	nop
 8002f3c:	40000400 	.word	0x40000400
 8002f40:	40023800 	.word	0x40023800
 8002f44:	40020000 	.word	0x40020000

08002f48 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b08c      	sub	sp, #48	@ 0x30
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f50:	f107 031c 	add.w	r3, r7, #28
 8002f54:	2200      	movs	r2, #0
 8002f56:	601a      	str	r2, [r3, #0]
 8002f58:	605a      	str	r2, [r3, #4]
 8002f5a:	609a      	str	r2, [r3, #8]
 8002f5c:	60da      	str	r2, [r3, #12]
 8002f5e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4a66      	ldr	r2, [pc, #408]	@ (8003100 <HAL_UART_MspInit+0x1b8>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d12d      	bne.n	8002fc6 <HAL_UART_MspInit+0x7e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	61bb      	str	r3, [r7, #24]
 8002f6e:	4b65      	ldr	r3, [pc, #404]	@ (8003104 <HAL_UART_MspInit+0x1bc>)
 8002f70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f72:	4a64      	ldr	r2, [pc, #400]	@ (8003104 <HAL_UART_MspInit+0x1bc>)
 8002f74:	f043 0310 	orr.w	r3, r3, #16
 8002f78:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f7a:	4b62      	ldr	r3, [pc, #392]	@ (8003104 <HAL_UART_MspInit+0x1bc>)
 8002f7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f7e:	f003 0310 	and.w	r3, r3, #16
 8002f82:	61bb      	str	r3, [r7, #24]
 8002f84:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f86:	2300      	movs	r3, #0
 8002f88:	617b      	str	r3, [r7, #20]
 8002f8a:	4b5e      	ldr	r3, [pc, #376]	@ (8003104 <HAL_UART_MspInit+0x1bc>)
 8002f8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f8e:	4a5d      	ldr	r2, [pc, #372]	@ (8003104 <HAL_UART_MspInit+0x1bc>)
 8002f90:	f043 0301 	orr.w	r3, r3, #1
 8002f94:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f96:	4b5b      	ldr	r3, [pc, #364]	@ (8003104 <HAL_UART_MspInit+0x1bc>)
 8002f98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f9a:	f003 0301 	and.w	r3, r3, #1
 8002f9e:	617b      	str	r3, [r7, #20]
 8002fa0:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002fa2:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002fa6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fa8:	2302      	movs	r3, #2
 8002faa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fac:	2300      	movs	r3, #0
 8002fae:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fb0:	2303      	movs	r3, #3
 8002fb2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002fb4:	2307      	movs	r3, #7
 8002fb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fb8:	f107 031c 	add.w	r3, r7, #28
 8002fbc:	4619      	mov	r1, r3
 8002fbe:	4852      	ldr	r0, [pc, #328]	@ (8003108 <HAL_UART_MspInit+0x1c0>)
 8002fc0:	f001 f848 	bl	8004054 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8002fc4:	e098      	b.n	80030f8 <HAL_UART_MspInit+0x1b0>
  else if(huart->Instance==USART2)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4a50      	ldr	r2, [pc, #320]	@ (800310c <HAL_UART_MspInit+0x1c4>)
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	f040 8093 	bne.w	80030f8 <HAL_UART_MspInit+0x1b0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	613b      	str	r3, [r7, #16]
 8002fd6:	4b4b      	ldr	r3, [pc, #300]	@ (8003104 <HAL_UART_MspInit+0x1bc>)
 8002fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fda:	4a4a      	ldr	r2, [pc, #296]	@ (8003104 <HAL_UART_MspInit+0x1bc>)
 8002fdc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002fe0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002fe2:	4b48      	ldr	r3, [pc, #288]	@ (8003104 <HAL_UART_MspInit+0x1bc>)
 8002fe4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fe6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fea:	613b      	str	r3, [r7, #16]
 8002fec:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fee:	2300      	movs	r3, #0
 8002ff0:	60fb      	str	r3, [r7, #12]
 8002ff2:	4b44      	ldr	r3, [pc, #272]	@ (8003104 <HAL_UART_MspInit+0x1bc>)
 8002ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ff6:	4a43      	ldr	r2, [pc, #268]	@ (8003104 <HAL_UART_MspInit+0x1bc>)
 8002ff8:	f043 0301 	orr.w	r3, r3, #1
 8002ffc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ffe:	4b41      	ldr	r3, [pc, #260]	@ (8003104 <HAL_UART_MspInit+0x1bc>)
 8003000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003002:	f003 0301 	and.w	r3, r3, #1
 8003006:	60fb      	str	r3, [r7, #12]
 8003008:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800300a:	230c      	movs	r3, #12
 800300c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800300e:	2302      	movs	r3, #2
 8003010:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003012:	2300      	movs	r3, #0
 8003014:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003016:	2303      	movs	r3, #3
 8003018:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800301a:	2307      	movs	r3, #7
 800301c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800301e:	f107 031c 	add.w	r3, r7, #28
 8003022:	4619      	mov	r1, r3
 8003024:	4838      	ldr	r0, [pc, #224]	@ (8003108 <HAL_UART_MspInit+0x1c0>)
 8003026:	f001 f815 	bl	8004054 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800302a:	4b39      	ldr	r3, [pc, #228]	@ (8003110 <HAL_UART_MspInit+0x1c8>)
 800302c:	4a39      	ldr	r2, [pc, #228]	@ (8003114 <HAL_UART_MspInit+0x1cc>)
 800302e:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8003030:	4b37      	ldr	r3, [pc, #220]	@ (8003110 <HAL_UART_MspInit+0x1c8>)
 8003032:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003036:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003038:	4b35      	ldr	r3, [pc, #212]	@ (8003110 <HAL_UART_MspInit+0x1c8>)
 800303a:	2200      	movs	r2, #0
 800303c:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800303e:	4b34      	ldr	r3, [pc, #208]	@ (8003110 <HAL_UART_MspInit+0x1c8>)
 8003040:	2200      	movs	r2, #0
 8003042:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003044:	4b32      	ldr	r3, [pc, #200]	@ (8003110 <HAL_UART_MspInit+0x1c8>)
 8003046:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800304a:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800304c:	4b30      	ldr	r3, [pc, #192]	@ (8003110 <HAL_UART_MspInit+0x1c8>)
 800304e:	2200      	movs	r2, #0
 8003050:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003052:	4b2f      	ldr	r3, [pc, #188]	@ (8003110 <HAL_UART_MspInit+0x1c8>)
 8003054:	2200      	movs	r2, #0
 8003056:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8003058:	4b2d      	ldr	r3, [pc, #180]	@ (8003110 <HAL_UART_MspInit+0x1c8>)
 800305a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800305e:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003060:	4b2b      	ldr	r3, [pc, #172]	@ (8003110 <HAL_UART_MspInit+0x1c8>)
 8003062:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8003066:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003068:	4b29      	ldr	r3, [pc, #164]	@ (8003110 <HAL_UART_MspInit+0x1c8>)
 800306a:	2200      	movs	r2, #0
 800306c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800306e:	4828      	ldr	r0, [pc, #160]	@ (8003110 <HAL_UART_MspInit+0x1c8>)
 8003070:	f000 fbee 	bl	8003850 <HAL_DMA_Init>
 8003074:	4603      	mov	r3, r0
 8003076:	2b00      	cmp	r3, #0
 8003078:	d001      	beq.n	800307e <HAL_UART_MspInit+0x136>
      Error_Handler();
 800307a:	f7ff fc77 	bl	800296c <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	4a23      	ldr	r2, [pc, #140]	@ (8003110 <HAL_UART_MspInit+0x1c8>)
 8003082:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003084:	4a22      	ldr	r2, [pc, #136]	@ (8003110 <HAL_UART_MspInit+0x1c8>)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart2_tx.Instance = DMA1_Stream6;
 800308a:	4b23      	ldr	r3, [pc, #140]	@ (8003118 <HAL_UART_MspInit+0x1d0>)
 800308c:	4a23      	ldr	r2, [pc, #140]	@ (800311c <HAL_UART_MspInit+0x1d4>)
 800308e:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8003090:	4b21      	ldr	r3, [pc, #132]	@ (8003118 <HAL_UART_MspInit+0x1d0>)
 8003092:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003096:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003098:	4b1f      	ldr	r3, [pc, #124]	@ (8003118 <HAL_UART_MspInit+0x1d0>)
 800309a:	2240      	movs	r2, #64	@ 0x40
 800309c:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800309e:	4b1e      	ldr	r3, [pc, #120]	@ (8003118 <HAL_UART_MspInit+0x1d0>)
 80030a0:	2200      	movs	r2, #0
 80030a2:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80030a4:	4b1c      	ldr	r3, [pc, #112]	@ (8003118 <HAL_UART_MspInit+0x1d0>)
 80030a6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80030aa:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80030ac:	4b1a      	ldr	r3, [pc, #104]	@ (8003118 <HAL_UART_MspInit+0x1d0>)
 80030ae:	2200      	movs	r2, #0
 80030b0:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80030b2:	4b19      	ldr	r3, [pc, #100]	@ (8003118 <HAL_UART_MspInit+0x1d0>)
 80030b4:	2200      	movs	r2, #0
 80030b6:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80030b8:	4b17      	ldr	r3, [pc, #92]	@ (8003118 <HAL_UART_MspInit+0x1d0>)
 80030ba:	2200      	movs	r2, #0
 80030bc:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80030be:	4b16      	ldr	r3, [pc, #88]	@ (8003118 <HAL_UART_MspInit+0x1d0>)
 80030c0:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80030c4:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80030c6:	4b14      	ldr	r3, [pc, #80]	@ (8003118 <HAL_UART_MspInit+0x1d0>)
 80030c8:	2200      	movs	r2, #0
 80030ca:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80030cc:	4812      	ldr	r0, [pc, #72]	@ (8003118 <HAL_UART_MspInit+0x1d0>)
 80030ce:	f000 fbbf 	bl	8003850 <HAL_DMA_Init>
 80030d2:	4603      	mov	r3, r0
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d001      	beq.n	80030dc <HAL_UART_MspInit+0x194>
      Error_Handler();
 80030d8:	f7ff fc48 	bl	800296c <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	4a0e      	ldr	r2, [pc, #56]	@ (8003118 <HAL_UART_MspInit+0x1d0>)
 80030e0:	639a      	str	r2, [r3, #56]	@ 0x38
 80030e2:	4a0d      	ldr	r2, [pc, #52]	@ (8003118 <HAL_UART_MspInit+0x1d0>)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80030e8:	2200      	movs	r2, #0
 80030ea:	2105      	movs	r1, #5
 80030ec:	2026      	movs	r0, #38	@ 0x26
 80030ee:	f000 fb78 	bl	80037e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80030f2:	2026      	movs	r0, #38	@ 0x26
 80030f4:	f000 fb91 	bl	800381a <HAL_NVIC_EnableIRQ>
}
 80030f8:	bf00      	nop
 80030fa:	3730      	adds	r7, #48	@ 0x30
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bd80      	pop	{r7, pc}
 8003100:	40011000 	.word	0x40011000
 8003104:	40023800 	.word	0x40023800
 8003108:	40020000 	.word	0x40020000
 800310c:	40004400 	.word	0x40004400
 8003110:	20006ce4 	.word	0x20006ce4
 8003114:	40026088 	.word	0x40026088
 8003118:	20006d44 	.word	0x20006d44
 800311c:	400260a0 	.word	0x400260a0

08003120 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003120:	b480      	push	{r7}
 8003122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003124:	bf00      	nop
 8003126:	e7fd      	b.n	8003124 <NMI_Handler+0x4>

08003128 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003128:	b480      	push	{r7}
 800312a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800312c:	bf00      	nop
 800312e:	e7fd      	b.n	800312c <HardFault_Handler+0x4>

08003130 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003130:	b480      	push	{r7}
 8003132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003134:	bf00      	nop
 8003136:	e7fd      	b.n	8003134 <MemManage_Handler+0x4>

08003138 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003138:	b480      	push	{r7}
 800313a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800313c:	bf00      	nop
 800313e:	e7fd      	b.n	800313c <BusFault_Handler+0x4>

08003140 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003140:	b480      	push	{r7}
 8003142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003144:	bf00      	nop
 8003146:	e7fd      	b.n	8003144 <UsageFault_Handler+0x4>

08003148 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003148:	b480      	push	{r7}
 800314a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800314c:	bf00      	nop
 800314e:	46bd      	mov	sp, r7
 8003150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003154:	4770      	bx	lr

08003156 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003156:	b580      	push	{r7, lr}
 8003158:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800315a:	f000 fa47 	bl	80035ec <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800315e:	f006 ff39 	bl	8009fd4 <xTaskGetSchedulerState>
 8003162:	4603      	mov	r3, r0
 8003164:	2b01      	cmp	r3, #1
 8003166:	d001      	beq.n	800316c <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8003168:	f007 fd2e 	bl	800abc8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800316c:	bf00      	nop
 800316e:	bd80      	pop	{r7, pc}

08003170 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003174:	4802      	ldr	r0, [pc, #8]	@ (8003180 <DMA1_Stream5_IRQHandler+0x10>)
 8003176:	f000 fd03 	bl	8003b80 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800317a:	bf00      	nop
 800317c:	bd80      	pop	{r7, pc}
 800317e:	bf00      	nop
 8003180:	20006ce4 	.word	0x20006ce4

08003184 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8003188:	4802      	ldr	r0, [pc, #8]	@ (8003194 <DMA1_Stream6_IRQHandler+0x10>)
 800318a:	f000 fcf9 	bl	8003b80 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800318e:	bf00      	nop
 8003190:	bd80      	pop	{r7, pc}
 8003192:	bf00      	nop
 8003194:	20006d44 	.word	0x20006d44

08003198 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800319c:	4802      	ldr	r0, [pc, #8]	@ (80031a8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800319e:	f003 f907 	bl	80063b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80031a2:	bf00      	nop
 80031a4:	bd80      	pop	{r7, pc}
 80031a6:	bf00      	nop
 80031a8:	20006b34 	.word	0x20006b34

080031ac <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80031b0:	4802      	ldr	r0, [pc, #8]	@ (80031bc <TIM2_IRQHandler+0x10>)
 80031b2:	f003 f8fd 	bl	80063b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80031b6:	bf00      	nop
 80031b8:	bd80      	pop	{r7, pc}
 80031ba:	bf00      	nop
 80031bc:	20006b7c 	.word	0x20006b7c

080031c0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80031c4:	4802      	ldr	r0, [pc, #8]	@ (80031d0 <TIM4_IRQHandler+0x10>)
 80031c6:	f003 f8f3 	bl	80063b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80031ca:	bf00      	nop
 80031cc:	bd80      	pop	{r7, pc}
 80031ce:	bf00      	nop
 80031d0:	20006c0c 	.word	0x20006c0c

080031d4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80031d8:	4802      	ldr	r0, [pc, #8]	@ (80031e4 <USART2_IRQHandler+0x10>)
 80031da:	f004 f84f 	bl	800727c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80031de:	bf00      	nop
 80031e0:	bd80      	pop	{r7, pc}
 80031e2:	bf00      	nop
 80031e4:	20006c9c 	.word	0x20006c9c

080031e8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80031e8:	b480      	push	{r7}
 80031ea:	af00      	add	r7, sp, #0
  return 1;
 80031ec:	2301      	movs	r3, #1
}
 80031ee:	4618      	mov	r0, r3
 80031f0:	46bd      	mov	sp, r7
 80031f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f6:	4770      	bx	lr

080031f8 <_kill>:

int _kill(int pid, int sig)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b082      	sub	sp, #8
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
 8003200:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003202:	f019 fa09 	bl	801c618 <__errno>
 8003206:	4603      	mov	r3, r0
 8003208:	2216      	movs	r2, #22
 800320a:	601a      	str	r2, [r3, #0]
  return -1;
 800320c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003210:	4618      	mov	r0, r3
 8003212:	3708      	adds	r7, #8
 8003214:	46bd      	mov	sp, r7
 8003216:	bd80      	pop	{r7, pc}

08003218 <_exit>:

void _exit (int status)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b082      	sub	sp, #8
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003220:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003224:	6878      	ldr	r0, [r7, #4]
 8003226:	f7ff ffe7 	bl	80031f8 <_kill>
  while (1) {}    /* Make sure we hang here */
 800322a:	bf00      	nop
 800322c:	e7fd      	b.n	800322a <_exit+0x12>

0800322e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800322e:	b580      	push	{r7, lr}
 8003230:	b086      	sub	sp, #24
 8003232:	af00      	add	r7, sp, #0
 8003234:	60f8      	str	r0, [r7, #12]
 8003236:	60b9      	str	r1, [r7, #8]
 8003238:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800323a:	2300      	movs	r3, #0
 800323c:	617b      	str	r3, [r7, #20]
 800323e:	e00a      	b.n	8003256 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003240:	f3af 8000 	nop.w
 8003244:	4601      	mov	r1, r0
 8003246:	68bb      	ldr	r3, [r7, #8]
 8003248:	1c5a      	adds	r2, r3, #1
 800324a:	60ba      	str	r2, [r7, #8]
 800324c:	b2ca      	uxtb	r2, r1
 800324e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003250:	697b      	ldr	r3, [r7, #20]
 8003252:	3301      	adds	r3, #1
 8003254:	617b      	str	r3, [r7, #20]
 8003256:	697a      	ldr	r2, [r7, #20]
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	429a      	cmp	r2, r3
 800325c:	dbf0      	blt.n	8003240 <_read+0x12>
  }

  return len;
 800325e:	687b      	ldr	r3, [r7, #4]
}
 8003260:	4618      	mov	r0, r3
 8003262:	3718      	adds	r7, #24
 8003264:	46bd      	mov	sp, r7
 8003266:	bd80      	pop	{r7, pc}

08003268 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b086      	sub	sp, #24
 800326c:	af00      	add	r7, sp, #0
 800326e:	60f8      	str	r0, [r7, #12]
 8003270:	60b9      	str	r1, [r7, #8]
 8003272:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003274:	2300      	movs	r3, #0
 8003276:	617b      	str	r3, [r7, #20]
 8003278:	e009      	b.n	800328e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800327a:	68bb      	ldr	r3, [r7, #8]
 800327c:	1c5a      	adds	r2, r3, #1
 800327e:	60ba      	str	r2, [r7, #8]
 8003280:	781b      	ldrb	r3, [r3, #0]
 8003282:	4618      	mov	r0, r3
 8003284:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003288:	697b      	ldr	r3, [r7, #20]
 800328a:	3301      	adds	r3, #1
 800328c:	617b      	str	r3, [r7, #20]
 800328e:	697a      	ldr	r2, [r7, #20]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	429a      	cmp	r2, r3
 8003294:	dbf1      	blt.n	800327a <_write+0x12>
  }
  return len;
 8003296:	687b      	ldr	r3, [r7, #4]
}
 8003298:	4618      	mov	r0, r3
 800329a:	3718      	adds	r7, #24
 800329c:	46bd      	mov	sp, r7
 800329e:	bd80      	pop	{r7, pc}

080032a0 <_close>:

int _close(int file)
{
 80032a0:	b480      	push	{r7}
 80032a2:	b083      	sub	sp, #12
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80032a8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80032ac:	4618      	mov	r0, r3
 80032ae:	370c      	adds	r7, #12
 80032b0:	46bd      	mov	sp, r7
 80032b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b6:	4770      	bx	lr

080032b8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80032b8:	b480      	push	{r7}
 80032ba:	b083      	sub	sp, #12
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
 80032c0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80032c8:	605a      	str	r2, [r3, #4]
  return 0;
 80032ca:	2300      	movs	r3, #0
}
 80032cc:	4618      	mov	r0, r3
 80032ce:	370c      	adds	r7, #12
 80032d0:	46bd      	mov	sp, r7
 80032d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d6:	4770      	bx	lr

080032d8 <_isatty>:

int _isatty(int file)
{
 80032d8:	b480      	push	{r7}
 80032da:	b083      	sub	sp, #12
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80032e0:	2301      	movs	r3, #1
}
 80032e2:	4618      	mov	r0, r3
 80032e4:	370c      	adds	r7, #12
 80032e6:	46bd      	mov	sp, r7
 80032e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ec:	4770      	bx	lr

080032ee <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80032ee:	b480      	push	{r7}
 80032f0:	b085      	sub	sp, #20
 80032f2:	af00      	add	r7, sp, #0
 80032f4:	60f8      	str	r0, [r7, #12]
 80032f6:	60b9      	str	r1, [r7, #8]
 80032f8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80032fa:	2300      	movs	r3, #0
}
 80032fc:	4618      	mov	r0, r3
 80032fe:	3714      	adds	r7, #20
 8003300:	46bd      	mov	sp, r7
 8003302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003306:	4770      	bx	lr

08003308 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b086      	sub	sp, #24
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003310:	4a14      	ldr	r2, [pc, #80]	@ (8003364 <_sbrk+0x5c>)
 8003312:	4b15      	ldr	r3, [pc, #84]	@ (8003368 <_sbrk+0x60>)
 8003314:	1ad3      	subs	r3, r2, r3
 8003316:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003318:	697b      	ldr	r3, [r7, #20]
 800331a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800331c:	4b13      	ldr	r3, [pc, #76]	@ (800336c <_sbrk+0x64>)
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	2b00      	cmp	r3, #0
 8003322:	d102      	bne.n	800332a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003324:	4b11      	ldr	r3, [pc, #68]	@ (800336c <_sbrk+0x64>)
 8003326:	4a12      	ldr	r2, [pc, #72]	@ (8003370 <_sbrk+0x68>)
 8003328:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800332a:	4b10      	ldr	r3, [pc, #64]	@ (800336c <_sbrk+0x64>)
 800332c:	681a      	ldr	r2, [r3, #0]
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	4413      	add	r3, r2
 8003332:	693a      	ldr	r2, [r7, #16]
 8003334:	429a      	cmp	r2, r3
 8003336:	d207      	bcs.n	8003348 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003338:	f019 f96e 	bl	801c618 <__errno>
 800333c:	4603      	mov	r3, r0
 800333e:	220c      	movs	r2, #12
 8003340:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003342:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003346:	e009      	b.n	800335c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003348:	4b08      	ldr	r3, [pc, #32]	@ (800336c <_sbrk+0x64>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800334e:	4b07      	ldr	r3, [pc, #28]	@ (800336c <_sbrk+0x64>)
 8003350:	681a      	ldr	r2, [r3, #0]
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	4413      	add	r3, r2
 8003356:	4a05      	ldr	r2, [pc, #20]	@ (800336c <_sbrk+0x64>)
 8003358:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800335a:	68fb      	ldr	r3, [r7, #12]
}
 800335c:	4618      	mov	r0, r3
 800335e:	3718      	adds	r7, #24
 8003360:	46bd      	mov	sp, r7
 8003362:	bd80      	pop	{r7, pc}
 8003364:	20020000 	.word	0x20020000
 8003368:	00000400 	.word	0x00000400
 800336c:	2000737c 	.word	0x2000737c
 8003370:	200117d8 	.word	0x200117d8

08003374 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003374:	b480      	push	{r7}
 8003376:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003378:	4b06      	ldr	r3, [pc, #24]	@ (8003394 <SystemInit+0x20>)
 800337a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800337e:	4a05      	ldr	r2, [pc, #20]	@ (8003394 <SystemInit+0x20>)
 8003380:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003384:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003388:	bf00      	nop
 800338a:	46bd      	mov	sp, r7
 800338c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003390:	4770      	bx	lr
 8003392:	bf00      	nop
 8003394:	e000ed00 	.word	0xe000ed00

08003398 <cubemx_transport_open>:
#define UART_DMA_BUFFER_SIZE 2048

static uint8_t dma_buffer[UART_DMA_BUFFER_SIZE];
static size_t dma_head = 0, dma_tail = 0;

bool cubemx_transport_open(struct uxrCustomTransport * transport){
 8003398:	b580      	push	{r7, lr}
 800339a:	b084      	sub	sp, #16
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 80033a6:	60fb      	str	r3, [r7, #12]
    HAL_UART_Receive_DMA(uart, dma_buffer, UART_DMA_BUFFER_SIZE);
 80033a8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80033ac:	4904      	ldr	r1, [pc, #16]	@ (80033c0 <cubemx_transport_open+0x28>)
 80033ae:	68f8      	ldr	r0, [r7, #12]
 80033b0:	f003 fec0 	bl	8007134 <HAL_UART_Receive_DMA>
    return true;
 80033b4:	2301      	movs	r3, #1
}
 80033b6:	4618      	mov	r0, r3
 80033b8:	3710      	adds	r7, #16
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bd80      	pop	{r7, pc}
 80033be:	bf00      	nop
 80033c0:	20007380 	.word	0x20007380

080033c4 <cubemx_transport_close>:

bool cubemx_transport_close(struct uxrCustomTransport * transport){
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b084      	sub	sp, #16
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 80033d2:	60fb      	str	r3, [r7, #12]
    HAL_UART_DMAStop(uart);
 80033d4:	68f8      	ldr	r0, [r7, #12]
 80033d6:	f003 fed2 	bl	800717e <HAL_UART_DMAStop>
    return true;
 80033da:	2301      	movs	r3, #1
}
 80033dc:	4618      	mov	r0, r3
 80033de:	3710      	adds	r7, #16
 80033e0:	46bd      	mov	sp, r7
 80033e2:	bd80      	pop	{r7, pc}

080033e4 <cubemx_transport_write>:

size_t cubemx_transport_write(struct uxrCustomTransport* transport, uint8_t * buf, size_t len, uint8_t * err){
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b086      	sub	sp, #24
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	60f8      	str	r0, [r7, #12]
 80033ec:	60b9      	str	r1, [r7, #8]
 80033ee:	607a      	str	r2, [r7, #4]
 80033f0:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 80033f8:	617b      	str	r3, [r7, #20]

    HAL_StatusTypeDef ret;
    if (uart->gState == HAL_UART_STATE_READY){
 80033fa:	697b      	ldr	r3, [r7, #20]
 80033fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003400:	b2db      	uxtb	r3, r3
 8003402:	2b20      	cmp	r3, #32
 8003404:	d11c      	bne.n	8003440 <cubemx_transport_write+0x5c>
        ret = HAL_UART_Transmit_DMA(uart, buf, len);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	b29b      	uxth	r3, r3
 800340a:	461a      	mov	r2, r3
 800340c:	68b9      	ldr	r1, [r7, #8]
 800340e:	6978      	ldr	r0, [r7, #20]
 8003410:	f003 fe14 	bl	800703c <HAL_UART_Transmit_DMA>
 8003414:	4603      	mov	r3, r0
 8003416:	74fb      	strb	r3, [r7, #19]
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 8003418:	e002      	b.n	8003420 <cubemx_transport_write+0x3c>
            osDelay(1);
 800341a:	2001      	movs	r0, #1
 800341c:	f005 f95c 	bl	80086d8 <osDelay>
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 8003420:	7cfb      	ldrb	r3, [r7, #19]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d105      	bne.n	8003432 <cubemx_transport_write+0x4e>
 8003426:	697b      	ldr	r3, [r7, #20]
 8003428:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800342c:	b2db      	uxtb	r3, r3
 800342e:	2b20      	cmp	r3, #32
 8003430:	d1f3      	bne.n	800341a <cubemx_transport_write+0x36>
        }

        return (ret == HAL_OK) ? len : 0;
 8003432:	7cfb      	ldrb	r3, [r7, #19]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d101      	bne.n	800343c <cubemx_transport_write+0x58>
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	e002      	b.n	8003442 <cubemx_transport_write+0x5e>
 800343c:	2300      	movs	r3, #0
 800343e:	e000      	b.n	8003442 <cubemx_transport_write+0x5e>
    }else{
        return 0;
 8003440:	2300      	movs	r3, #0
    }
}
 8003442:	4618      	mov	r0, r3
 8003444:	3718      	adds	r7, #24
 8003446:	46bd      	mov	sp, r7
 8003448:	bd80      	pop	{r7, pc}
	...

0800344c <cubemx_transport_read>:

size_t cubemx_transport_read(struct uxrCustomTransport* transport, uint8_t* buf, size_t len, int timeout, uint8_t* err){
 800344c:	b580      	push	{r7, lr}
 800344e:	b088      	sub	sp, #32
 8003450:	af00      	add	r7, sp, #0
 8003452:	60f8      	str	r0, [r7, #12]
 8003454:	60b9      	str	r1, [r7, #8]
 8003456:	607a      	str	r2, [r7, #4]
 8003458:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8003460:	617b      	str	r3, [r7, #20]

    int ms_used = 0;
 8003462:	2300      	movs	r3, #0
 8003464:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8003466:	b672      	cpsid	i
}
 8003468:	bf00      	nop
    do
    {
        __disable_irq();
        dma_tail = UART_DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(uart->hdmarx);
 800346a:	697b      	ldr	r3, [r7, #20]
 800346c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	685b      	ldr	r3, [r3, #4]
 8003472:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 8003476:	4a1c      	ldr	r2, [pc, #112]	@ (80034e8 <cubemx_transport_read+0x9c>)
 8003478:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800347a:	b662      	cpsie	i
}
 800347c:	bf00      	nop
        __enable_irq();
        ms_used++;
 800347e:	69fb      	ldr	r3, [r7, #28]
 8003480:	3301      	adds	r3, #1
 8003482:	61fb      	str	r3, [r7, #28]
        osDelay(portTICK_RATE_MS);
 8003484:	2001      	movs	r0, #1
 8003486:	f005 f927 	bl	80086d8 <osDelay>
    } while (dma_head == dma_tail && ms_used < timeout);
 800348a:	4b18      	ldr	r3, [pc, #96]	@ (80034ec <cubemx_transport_read+0xa0>)
 800348c:	681a      	ldr	r2, [r3, #0]
 800348e:	4b16      	ldr	r3, [pc, #88]	@ (80034e8 <cubemx_transport_read+0x9c>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	429a      	cmp	r2, r3
 8003494:	d103      	bne.n	800349e <cubemx_transport_read+0x52>
 8003496:	69fa      	ldr	r2, [r7, #28]
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	429a      	cmp	r2, r3
 800349c:	dbe3      	blt.n	8003466 <cubemx_transport_read+0x1a>
    
    size_t wrote = 0;
 800349e:	2300      	movs	r3, #0
 80034a0:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 80034a2:	e011      	b.n	80034c8 <cubemx_transport_read+0x7c>
        buf[wrote] = dma_buffer[dma_head];
 80034a4:	4b11      	ldr	r3, [pc, #68]	@ (80034ec <cubemx_transport_read+0xa0>)
 80034a6:	681a      	ldr	r2, [r3, #0]
 80034a8:	68b9      	ldr	r1, [r7, #8]
 80034aa:	69bb      	ldr	r3, [r7, #24]
 80034ac:	440b      	add	r3, r1
 80034ae:	4910      	ldr	r1, [pc, #64]	@ (80034f0 <cubemx_transport_read+0xa4>)
 80034b0:	5c8a      	ldrb	r2, [r1, r2]
 80034b2:	701a      	strb	r2, [r3, #0]
        dma_head = (dma_head + 1) % UART_DMA_BUFFER_SIZE;
 80034b4:	4b0d      	ldr	r3, [pc, #52]	@ (80034ec <cubemx_transport_read+0xa0>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	3301      	adds	r3, #1
 80034ba:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80034be:	4a0b      	ldr	r2, [pc, #44]	@ (80034ec <cubemx_transport_read+0xa0>)
 80034c0:	6013      	str	r3, [r2, #0]
        wrote++;
 80034c2:	69bb      	ldr	r3, [r7, #24]
 80034c4:	3301      	adds	r3, #1
 80034c6:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 80034c8:	4b08      	ldr	r3, [pc, #32]	@ (80034ec <cubemx_transport_read+0xa0>)
 80034ca:	681a      	ldr	r2, [r3, #0]
 80034cc:	4b06      	ldr	r3, [pc, #24]	@ (80034e8 <cubemx_transport_read+0x9c>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	429a      	cmp	r2, r3
 80034d2:	d003      	beq.n	80034dc <cubemx_transport_read+0x90>
 80034d4:	69ba      	ldr	r2, [r7, #24]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	429a      	cmp	r2, r3
 80034da:	d3e3      	bcc.n	80034a4 <cubemx_transport_read+0x58>
    }
    
    return wrote;
 80034dc:	69bb      	ldr	r3, [r7, #24]
}
 80034de:	4618      	mov	r0, r3
 80034e0:	3720      	adds	r7, #32
 80034e2:	46bd      	mov	sp, r7
 80034e4:	bd80      	pop	{r7, pc}
 80034e6:	bf00      	nop
 80034e8:	20007b84 	.word	0x20007b84
 80034ec:	20007b80 	.word	0x20007b80
 80034f0:	20007380 	.word	0x20007380

080034f4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80034f4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800352c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80034f8:	f7ff ff3c 	bl	8003374 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80034fc:	480c      	ldr	r0, [pc, #48]	@ (8003530 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80034fe:	490d      	ldr	r1, [pc, #52]	@ (8003534 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003500:	4a0d      	ldr	r2, [pc, #52]	@ (8003538 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003502:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003504:	e002      	b.n	800350c <LoopCopyDataInit>

08003506 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003506:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003508:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800350a:	3304      	adds	r3, #4

0800350c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800350c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800350e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003510:	d3f9      	bcc.n	8003506 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003512:	4a0a      	ldr	r2, [pc, #40]	@ (800353c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003514:	4c0a      	ldr	r4, [pc, #40]	@ (8003540 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003516:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003518:	e001      	b.n	800351e <LoopFillZerobss>

0800351a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800351a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800351c:	3204      	adds	r2, #4

0800351e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800351e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003520:	d3fb      	bcc.n	800351a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003522:	f019 f87f 	bl	801c624 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003526:	f7fe f86f 	bl	8001608 <main>
  bx  lr    
 800352a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800352c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003530:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003534:	20002e90 	.word	0x20002e90
  ldr r2, =_sidata
 8003538:	08020814 	.word	0x08020814
  ldr r2, =_sbss
 800353c:	20002e90 	.word	0x20002e90
  ldr r4, =_ebss
 8003540:	200117d8 	.word	0x200117d8

08003544 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003544:	e7fe      	b.n	8003544 <ADC_IRQHandler>
	...

08003548 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800354c:	4b0e      	ldr	r3, [pc, #56]	@ (8003588 <HAL_Init+0x40>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	4a0d      	ldr	r2, [pc, #52]	@ (8003588 <HAL_Init+0x40>)
 8003552:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003556:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003558:	4b0b      	ldr	r3, [pc, #44]	@ (8003588 <HAL_Init+0x40>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a0a      	ldr	r2, [pc, #40]	@ (8003588 <HAL_Init+0x40>)
 800355e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003562:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003564:	4b08      	ldr	r3, [pc, #32]	@ (8003588 <HAL_Init+0x40>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	4a07      	ldr	r2, [pc, #28]	@ (8003588 <HAL_Init+0x40>)
 800356a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800356e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003570:	2003      	movs	r0, #3
 8003572:	f000 f92b 	bl	80037cc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003576:	200f      	movs	r0, #15
 8003578:	f000 f808 	bl	800358c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800357c:	f7ff fb60 	bl	8002c40 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003580:	2300      	movs	r3, #0
}
 8003582:	4618      	mov	r0, r3
 8003584:	bd80      	pop	{r7, pc}
 8003586:	bf00      	nop
 8003588:	40023c00 	.word	0x40023c00

0800358c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	b082      	sub	sp, #8
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003594:	4b12      	ldr	r3, [pc, #72]	@ (80035e0 <HAL_InitTick+0x54>)
 8003596:	681a      	ldr	r2, [r3, #0]
 8003598:	4b12      	ldr	r3, [pc, #72]	@ (80035e4 <HAL_InitTick+0x58>)
 800359a:	781b      	ldrb	r3, [r3, #0]
 800359c:	4619      	mov	r1, r3
 800359e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80035a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80035a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80035aa:	4618      	mov	r0, r3
 80035ac:	f000 f943 	bl	8003836 <HAL_SYSTICK_Config>
 80035b0:	4603      	mov	r3, r0
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d001      	beq.n	80035ba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80035b6:	2301      	movs	r3, #1
 80035b8:	e00e      	b.n	80035d8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2b0f      	cmp	r3, #15
 80035be:	d80a      	bhi.n	80035d6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80035c0:	2200      	movs	r2, #0
 80035c2:	6879      	ldr	r1, [r7, #4]
 80035c4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80035c8:	f000 f90b 	bl	80037e2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80035cc:	4a06      	ldr	r2, [pc, #24]	@ (80035e8 <HAL_InitTick+0x5c>)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80035d2:	2300      	movs	r3, #0
 80035d4:	e000      	b.n	80035d8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80035d6:	2301      	movs	r3, #1
}
 80035d8:	4618      	mov	r0, r3
 80035da:	3708      	adds	r7, #8
 80035dc:	46bd      	mov	sp, r7
 80035de:	bd80      	pop	{r7, pc}
 80035e0:	20000014 	.word	0x20000014
 80035e4:	2000001c 	.word	0x2000001c
 80035e8:	20000018 	.word	0x20000018

080035ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80035ec:	b480      	push	{r7}
 80035ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80035f0:	4b06      	ldr	r3, [pc, #24]	@ (800360c <HAL_IncTick+0x20>)
 80035f2:	781b      	ldrb	r3, [r3, #0]
 80035f4:	461a      	mov	r2, r3
 80035f6:	4b06      	ldr	r3, [pc, #24]	@ (8003610 <HAL_IncTick+0x24>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4413      	add	r3, r2
 80035fc:	4a04      	ldr	r2, [pc, #16]	@ (8003610 <HAL_IncTick+0x24>)
 80035fe:	6013      	str	r3, [r2, #0]
}
 8003600:	bf00      	nop
 8003602:	46bd      	mov	sp, r7
 8003604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003608:	4770      	bx	lr
 800360a:	bf00      	nop
 800360c:	2000001c 	.word	0x2000001c
 8003610:	20007b88 	.word	0x20007b88

08003614 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003614:	b480      	push	{r7}
 8003616:	af00      	add	r7, sp, #0
  return uwTick;
 8003618:	4b03      	ldr	r3, [pc, #12]	@ (8003628 <HAL_GetTick+0x14>)
 800361a:	681b      	ldr	r3, [r3, #0]
}
 800361c:	4618      	mov	r0, r3
 800361e:	46bd      	mov	sp, r7
 8003620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003624:	4770      	bx	lr
 8003626:	bf00      	nop
 8003628:	20007b88 	.word	0x20007b88

0800362c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800362c:	b480      	push	{r7}
 800362e:	b085      	sub	sp, #20
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	f003 0307 	and.w	r3, r3, #7
 800363a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800363c:	4b0c      	ldr	r3, [pc, #48]	@ (8003670 <__NVIC_SetPriorityGrouping+0x44>)
 800363e:	68db      	ldr	r3, [r3, #12]
 8003640:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003642:	68ba      	ldr	r2, [r7, #8]
 8003644:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003648:	4013      	ands	r3, r2
 800364a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003654:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003658:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800365c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800365e:	4a04      	ldr	r2, [pc, #16]	@ (8003670 <__NVIC_SetPriorityGrouping+0x44>)
 8003660:	68bb      	ldr	r3, [r7, #8]
 8003662:	60d3      	str	r3, [r2, #12]
}
 8003664:	bf00      	nop
 8003666:	3714      	adds	r7, #20
 8003668:	46bd      	mov	sp, r7
 800366a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366e:	4770      	bx	lr
 8003670:	e000ed00 	.word	0xe000ed00

08003674 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003674:	b480      	push	{r7}
 8003676:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003678:	4b04      	ldr	r3, [pc, #16]	@ (800368c <__NVIC_GetPriorityGrouping+0x18>)
 800367a:	68db      	ldr	r3, [r3, #12]
 800367c:	0a1b      	lsrs	r3, r3, #8
 800367e:	f003 0307 	and.w	r3, r3, #7
}
 8003682:	4618      	mov	r0, r3
 8003684:	46bd      	mov	sp, r7
 8003686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368a:	4770      	bx	lr
 800368c:	e000ed00 	.word	0xe000ed00

08003690 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003690:	b480      	push	{r7}
 8003692:	b083      	sub	sp, #12
 8003694:	af00      	add	r7, sp, #0
 8003696:	4603      	mov	r3, r0
 8003698:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800369a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	db0b      	blt.n	80036ba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80036a2:	79fb      	ldrb	r3, [r7, #7]
 80036a4:	f003 021f 	and.w	r2, r3, #31
 80036a8:	4907      	ldr	r1, [pc, #28]	@ (80036c8 <__NVIC_EnableIRQ+0x38>)
 80036aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036ae:	095b      	lsrs	r3, r3, #5
 80036b0:	2001      	movs	r0, #1
 80036b2:	fa00 f202 	lsl.w	r2, r0, r2
 80036b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80036ba:	bf00      	nop
 80036bc:	370c      	adds	r7, #12
 80036be:	46bd      	mov	sp, r7
 80036c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c4:	4770      	bx	lr
 80036c6:	bf00      	nop
 80036c8:	e000e100 	.word	0xe000e100

080036cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80036cc:	b480      	push	{r7}
 80036ce:	b083      	sub	sp, #12
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	4603      	mov	r3, r0
 80036d4:	6039      	str	r1, [r7, #0]
 80036d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	db0a      	blt.n	80036f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	b2da      	uxtb	r2, r3
 80036e4:	490c      	ldr	r1, [pc, #48]	@ (8003718 <__NVIC_SetPriority+0x4c>)
 80036e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036ea:	0112      	lsls	r2, r2, #4
 80036ec:	b2d2      	uxtb	r2, r2
 80036ee:	440b      	add	r3, r1
 80036f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80036f4:	e00a      	b.n	800370c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	b2da      	uxtb	r2, r3
 80036fa:	4908      	ldr	r1, [pc, #32]	@ (800371c <__NVIC_SetPriority+0x50>)
 80036fc:	79fb      	ldrb	r3, [r7, #7]
 80036fe:	f003 030f 	and.w	r3, r3, #15
 8003702:	3b04      	subs	r3, #4
 8003704:	0112      	lsls	r2, r2, #4
 8003706:	b2d2      	uxtb	r2, r2
 8003708:	440b      	add	r3, r1
 800370a:	761a      	strb	r2, [r3, #24]
}
 800370c:	bf00      	nop
 800370e:	370c      	adds	r7, #12
 8003710:	46bd      	mov	sp, r7
 8003712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003716:	4770      	bx	lr
 8003718:	e000e100 	.word	0xe000e100
 800371c:	e000ed00 	.word	0xe000ed00

08003720 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003720:	b480      	push	{r7}
 8003722:	b089      	sub	sp, #36	@ 0x24
 8003724:	af00      	add	r7, sp, #0
 8003726:	60f8      	str	r0, [r7, #12]
 8003728:	60b9      	str	r1, [r7, #8]
 800372a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	f003 0307 	and.w	r3, r3, #7
 8003732:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003734:	69fb      	ldr	r3, [r7, #28]
 8003736:	f1c3 0307 	rsb	r3, r3, #7
 800373a:	2b04      	cmp	r3, #4
 800373c:	bf28      	it	cs
 800373e:	2304      	movcs	r3, #4
 8003740:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003742:	69fb      	ldr	r3, [r7, #28]
 8003744:	3304      	adds	r3, #4
 8003746:	2b06      	cmp	r3, #6
 8003748:	d902      	bls.n	8003750 <NVIC_EncodePriority+0x30>
 800374a:	69fb      	ldr	r3, [r7, #28]
 800374c:	3b03      	subs	r3, #3
 800374e:	e000      	b.n	8003752 <NVIC_EncodePriority+0x32>
 8003750:	2300      	movs	r3, #0
 8003752:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003754:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003758:	69bb      	ldr	r3, [r7, #24]
 800375a:	fa02 f303 	lsl.w	r3, r2, r3
 800375e:	43da      	mvns	r2, r3
 8003760:	68bb      	ldr	r3, [r7, #8]
 8003762:	401a      	ands	r2, r3
 8003764:	697b      	ldr	r3, [r7, #20]
 8003766:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003768:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800376c:	697b      	ldr	r3, [r7, #20]
 800376e:	fa01 f303 	lsl.w	r3, r1, r3
 8003772:	43d9      	mvns	r1, r3
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003778:	4313      	orrs	r3, r2
         );
}
 800377a:	4618      	mov	r0, r3
 800377c:	3724      	adds	r7, #36	@ 0x24
 800377e:	46bd      	mov	sp, r7
 8003780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003784:	4770      	bx	lr
	...

08003788 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b082      	sub	sp, #8
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	3b01      	subs	r3, #1
 8003794:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003798:	d301      	bcc.n	800379e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800379a:	2301      	movs	r3, #1
 800379c:	e00f      	b.n	80037be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800379e:	4a0a      	ldr	r2, [pc, #40]	@ (80037c8 <SysTick_Config+0x40>)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	3b01      	subs	r3, #1
 80037a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80037a6:	210f      	movs	r1, #15
 80037a8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80037ac:	f7ff ff8e 	bl	80036cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80037b0:	4b05      	ldr	r3, [pc, #20]	@ (80037c8 <SysTick_Config+0x40>)
 80037b2:	2200      	movs	r2, #0
 80037b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80037b6:	4b04      	ldr	r3, [pc, #16]	@ (80037c8 <SysTick_Config+0x40>)
 80037b8:	2207      	movs	r2, #7
 80037ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80037bc:	2300      	movs	r3, #0
}
 80037be:	4618      	mov	r0, r3
 80037c0:	3708      	adds	r7, #8
 80037c2:	46bd      	mov	sp, r7
 80037c4:	bd80      	pop	{r7, pc}
 80037c6:	bf00      	nop
 80037c8:	e000e010 	.word	0xe000e010

080037cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b082      	sub	sp, #8
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80037d4:	6878      	ldr	r0, [r7, #4]
 80037d6:	f7ff ff29 	bl	800362c <__NVIC_SetPriorityGrouping>
}
 80037da:	bf00      	nop
 80037dc:	3708      	adds	r7, #8
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}

080037e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80037e2:	b580      	push	{r7, lr}
 80037e4:	b086      	sub	sp, #24
 80037e6:	af00      	add	r7, sp, #0
 80037e8:	4603      	mov	r3, r0
 80037ea:	60b9      	str	r1, [r7, #8]
 80037ec:	607a      	str	r2, [r7, #4]
 80037ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80037f0:	2300      	movs	r3, #0
 80037f2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80037f4:	f7ff ff3e 	bl	8003674 <__NVIC_GetPriorityGrouping>
 80037f8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80037fa:	687a      	ldr	r2, [r7, #4]
 80037fc:	68b9      	ldr	r1, [r7, #8]
 80037fe:	6978      	ldr	r0, [r7, #20]
 8003800:	f7ff ff8e 	bl	8003720 <NVIC_EncodePriority>
 8003804:	4602      	mov	r2, r0
 8003806:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800380a:	4611      	mov	r1, r2
 800380c:	4618      	mov	r0, r3
 800380e:	f7ff ff5d 	bl	80036cc <__NVIC_SetPriority>
}
 8003812:	bf00      	nop
 8003814:	3718      	adds	r7, #24
 8003816:	46bd      	mov	sp, r7
 8003818:	bd80      	pop	{r7, pc}

0800381a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800381a:	b580      	push	{r7, lr}
 800381c:	b082      	sub	sp, #8
 800381e:	af00      	add	r7, sp, #0
 8003820:	4603      	mov	r3, r0
 8003822:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003824:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003828:	4618      	mov	r0, r3
 800382a:	f7ff ff31 	bl	8003690 <__NVIC_EnableIRQ>
}
 800382e:	bf00      	nop
 8003830:	3708      	adds	r7, #8
 8003832:	46bd      	mov	sp, r7
 8003834:	bd80      	pop	{r7, pc}

08003836 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003836:	b580      	push	{r7, lr}
 8003838:	b082      	sub	sp, #8
 800383a:	af00      	add	r7, sp, #0
 800383c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800383e:	6878      	ldr	r0, [r7, #4]
 8003840:	f7ff ffa2 	bl	8003788 <SysTick_Config>
 8003844:	4603      	mov	r3, r0
}
 8003846:	4618      	mov	r0, r3
 8003848:	3708      	adds	r7, #8
 800384a:	46bd      	mov	sp, r7
 800384c:	bd80      	pop	{r7, pc}
	...

08003850 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b086      	sub	sp, #24
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003858:	2300      	movs	r3, #0
 800385a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800385c:	f7ff feda 	bl	8003614 <HAL_GetTick>
 8003860:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d101      	bne.n	800386c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003868:	2301      	movs	r3, #1
 800386a:	e099      	b.n	80039a0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2202      	movs	r2, #2
 8003870:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2200      	movs	r2, #0
 8003878:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	681a      	ldr	r2, [r3, #0]
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f022 0201 	bic.w	r2, r2, #1
 800388a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800388c:	e00f      	b.n	80038ae <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800388e:	f7ff fec1 	bl	8003614 <HAL_GetTick>
 8003892:	4602      	mov	r2, r0
 8003894:	693b      	ldr	r3, [r7, #16]
 8003896:	1ad3      	subs	r3, r2, r3
 8003898:	2b05      	cmp	r3, #5
 800389a:	d908      	bls.n	80038ae <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2220      	movs	r2, #32
 80038a0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2203      	movs	r2, #3
 80038a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80038aa:	2303      	movs	r3, #3
 80038ac:	e078      	b.n	80039a0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f003 0301 	and.w	r3, r3, #1
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d1e8      	bne.n	800388e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80038c4:	697a      	ldr	r2, [r7, #20]
 80038c6:	4b38      	ldr	r3, [pc, #224]	@ (80039a8 <HAL_DMA_Init+0x158>)
 80038c8:	4013      	ands	r3, r2
 80038ca:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	685a      	ldr	r2, [r3, #4]
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	689b      	ldr	r3, [r3, #8]
 80038d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80038da:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	691b      	ldr	r3, [r3, #16]
 80038e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	699b      	ldr	r3, [r3, #24]
 80038ec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038f2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6a1b      	ldr	r3, [r3, #32]
 80038f8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80038fa:	697a      	ldr	r2, [r7, #20]
 80038fc:	4313      	orrs	r3, r2
 80038fe:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003904:	2b04      	cmp	r3, #4
 8003906:	d107      	bne.n	8003918 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003910:	4313      	orrs	r3, r2
 8003912:	697a      	ldr	r2, [r7, #20]
 8003914:	4313      	orrs	r3, r2
 8003916:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	697a      	ldr	r2, [r7, #20]
 800391e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	695b      	ldr	r3, [r3, #20]
 8003926:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003928:	697b      	ldr	r3, [r7, #20]
 800392a:	f023 0307 	bic.w	r3, r3, #7
 800392e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003934:	697a      	ldr	r2, [r7, #20]
 8003936:	4313      	orrs	r3, r2
 8003938:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800393e:	2b04      	cmp	r3, #4
 8003940:	d117      	bne.n	8003972 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003946:	697a      	ldr	r2, [r7, #20]
 8003948:	4313      	orrs	r3, r2
 800394a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003950:	2b00      	cmp	r3, #0
 8003952:	d00e      	beq.n	8003972 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003954:	6878      	ldr	r0, [r7, #4]
 8003956:	f000 fb01 	bl	8003f5c <DMA_CheckFifoParam>
 800395a:	4603      	mov	r3, r0
 800395c:	2b00      	cmp	r3, #0
 800395e:	d008      	beq.n	8003972 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2240      	movs	r2, #64	@ 0x40
 8003964:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2201      	movs	r2, #1
 800396a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800396e:	2301      	movs	r3, #1
 8003970:	e016      	b.n	80039a0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	697a      	ldr	r2, [r7, #20]
 8003978:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800397a:	6878      	ldr	r0, [r7, #4]
 800397c:	f000 fab8 	bl	8003ef0 <DMA_CalcBaseAndBitshift>
 8003980:	4603      	mov	r3, r0
 8003982:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003988:	223f      	movs	r2, #63	@ 0x3f
 800398a:	409a      	lsls	r2, r3
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2200      	movs	r2, #0
 8003994:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2201      	movs	r2, #1
 800399a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800399e:	2300      	movs	r3, #0
}
 80039a0:	4618      	mov	r0, r3
 80039a2:	3718      	adds	r7, #24
 80039a4:	46bd      	mov	sp, r7
 80039a6:	bd80      	pop	{r7, pc}
 80039a8:	f010803f 	.word	0xf010803f

080039ac <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b086      	sub	sp, #24
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	60f8      	str	r0, [r7, #12]
 80039b4:	60b9      	str	r1, [r7, #8]
 80039b6:	607a      	str	r2, [r7, #4]
 80039b8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80039ba:	2300      	movs	r3, #0
 80039bc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039c2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80039ca:	2b01      	cmp	r3, #1
 80039cc:	d101      	bne.n	80039d2 <HAL_DMA_Start_IT+0x26>
 80039ce:	2302      	movs	r3, #2
 80039d0:	e040      	b.n	8003a54 <HAL_DMA_Start_IT+0xa8>
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	2201      	movs	r2, #1
 80039d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80039e0:	b2db      	uxtb	r3, r3
 80039e2:	2b01      	cmp	r3, #1
 80039e4:	d12f      	bne.n	8003a46 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	2202      	movs	r2, #2
 80039ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	2200      	movs	r2, #0
 80039f2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	687a      	ldr	r2, [r7, #4]
 80039f8:	68b9      	ldr	r1, [r7, #8]
 80039fa:	68f8      	ldr	r0, [r7, #12]
 80039fc:	f000 fa4a 	bl	8003e94 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a04:	223f      	movs	r2, #63	@ 0x3f
 8003a06:	409a      	lsls	r2, r3
 8003a08:	693b      	ldr	r3, [r7, #16]
 8003a0a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	681a      	ldr	r2, [r3, #0]
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f042 0216 	orr.w	r2, r2, #22
 8003a1a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d007      	beq.n	8003a34 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	681a      	ldr	r2, [r3, #0]
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f042 0208 	orr.w	r2, r2, #8
 8003a32:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	681a      	ldr	r2, [r3, #0]
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f042 0201 	orr.w	r2, r2, #1
 8003a42:	601a      	str	r2, [r3, #0]
 8003a44:	e005      	b.n	8003a52 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	2200      	movs	r2, #0
 8003a4a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003a4e:	2302      	movs	r3, #2
 8003a50:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003a52:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a54:	4618      	mov	r0, r3
 8003a56:	3718      	adds	r7, #24
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	bd80      	pop	{r7, pc}

08003a5c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b084      	sub	sp, #16
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a68:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003a6a:	f7ff fdd3 	bl	8003614 <HAL_GetTick>
 8003a6e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003a76:	b2db      	uxtb	r3, r3
 8003a78:	2b02      	cmp	r3, #2
 8003a7a:	d008      	beq.n	8003a8e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2280      	movs	r2, #128	@ 0x80
 8003a80:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	2200      	movs	r2, #0
 8003a86:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	e052      	b.n	8003b34 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	681a      	ldr	r2, [r3, #0]
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f022 0216 	bic.w	r2, r2, #22
 8003a9c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	695a      	ldr	r2, [r3, #20]
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003aac:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d103      	bne.n	8003abe <HAL_DMA_Abort+0x62>
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d007      	beq.n	8003ace <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	681a      	ldr	r2, [r3, #0]
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f022 0208 	bic.w	r2, r2, #8
 8003acc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	681a      	ldr	r2, [r3, #0]
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f022 0201 	bic.w	r2, r2, #1
 8003adc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003ade:	e013      	b.n	8003b08 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003ae0:	f7ff fd98 	bl	8003614 <HAL_GetTick>
 8003ae4:	4602      	mov	r2, r0
 8003ae6:	68bb      	ldr	r3, [r7, #8]
 8003ae8:	1ad3      	subs	r3, r2, r3
 8003aea:	2b05      	cmp	r3, #5
 8003aec:	d90c      	bls.n	8003b08 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2220      	movs	r2, #32
 8003af2:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2203      	movs	r2, #3
 8003af8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2200      	movs	r2, #0
 8003b00:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003b04:	2303      	movs	r3, #3
 8003b06:	e015      	b.n	8003b34 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f003 0301 	and.w	r3, r3, #1
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d1e4      	bne.n	8003ae0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b1a:	223f      	movs	r2, #63	@ 0x3f
 8003b1c:	409a      	lsls	r2, r3
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2201      	movs	r2, #1
 8003b26:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003b32:	2300      	movs	r3, #0
}
 8003b34:	4618      	mov	r0, r3
 8003b36:	3710      	adds	r7, #16
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	bd80      	pop	{r7, pc}

08003b3c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	b083      	sub	sp, #12
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003b4a:	b2db      	uxtb	r3, r3
 8003b4c:	2b02      	cmp	r3, #2
 8003b4e:	d004      	beq.n	8003b5a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2280      	movs	r2, #128	@ 0x80
 8003b54:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003b56:	2301      	movs	r3, #1
 8003b58:	e00c      	b.n	8003b74 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	2205      	movs	r2, #5
 8003b5e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	681a      	ldr	r2, [r3, #0]
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f022 0201 	bic.w	r2, r2, #1
 8003b70:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003b72:	2300      	movs	r3, #0
}
 8003b74:	4618      	mov	r0, r3
 8003b76:	370c      	adds	r7, #12
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7e:	4770      	bx	lr

08003b80 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b086      	sub	sp, #24
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003b88:	2300      	movs	r3, #0
 8003b8a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003b8c:	4b8e      	ldr	r3, [pc, #568]	@ (8003dc8 <HAL_DMA_IRQHandler+0x248>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4a8e      	ldr	r2, [pc, #568]	@ (8003dcc <HAL_DMA_IRQHandler+0x24c>)
 8003b92:	fba2 2303 	umull	r2, r3, r2, r3
 8003b96:	0a9b      	lsrs	r3, r3, #10
 8003b98:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b9e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003ba0:	693b      	ldr	r3, [r7, #16]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003baa:	2208      	movs	r2, #8
 8003bac:	409a      	lsls	r2, r3
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	4013      	ands	r3, r2
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d01a      	beq.n	8003bec <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f003 0304 	and.w	r3, r3, #4
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d013      	beq.n	8003bec <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	681a      	ldr	r2, [r3, #0]
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f022 0204 	bic.w	r2, r2, #4
 8003bd2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bd8:	2208      	movs	r2, #8
 8003bda:	409a      	lsls	r2, r3
 8003bdc:	693b      	ldr	r3, [r7, #16]
 8003bde:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003be4:	f043 0201 	orr.w	r2, r3, #1
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bf0:	2201      	movs	r2, #1
 8003bf2:	409a      	lsls	r2, r3
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	4013      	ands	r3, r2
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d012      	beq.n	8003c22 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	695b      	ldr	r3, [r3, #20]
 8003c02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d00b      	beq.n	8003c22 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c0e:	2201      	movs	r2, #1
 8003c10:	409a      	lsls	r2, r3
 8003c12:	693b      	ldr	r3, [r7, #16]
 8003c14:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c1a:	f043 0202 	orr.w	r2, r3, #2
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c26:	2204      	movs	r2, #4
 8003c28:	409a      	lsls	r2, r3
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	4013      	ands	r3, r2
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d012      	beq.n	8003c58 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f003 0302 	and.w	r3, r3, #2
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d00b      	beq.n	8003c58 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c44:	2204      	movs	r2, #4
 8003c46:	409a      	lsls	r2, r3
 8003c48:	693b      	ldr	r3, [r7, #16]
 8003c4a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c50:	f043 0204 	orr.w	r2, r3, #4
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c5c:	2210      	movs	r2, #16
 8003c5e:	409a      	lsls	r2, r3
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	4013      	ands	r3, r2
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d043      	beq.n	8003cf0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f003 0308 	and.w	r3, r3, #8
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d03c      	beq.n	8003cf0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c7a:	2210      	movs	r2, #16
 8003c7c:	409a      	lsls	r2, r3
 8003c7e:	693b      	ldr	r3, [r7, #16]
 8003c80:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d018      	beq.n	8003cc2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d108      	bne.n	8003cb0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d024      	beq.n	8003cf0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003caa:	6878      	ldr	r0, [r7, #4]
 8003cac:	4798      	blx	r3
 8003cae:	e01f      	b.n	8003cf0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d01b      	beq.n	8003cf0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003cbc:	6878      	ldr	r0, [r7, #4]
 8003cbe:	4798      	blx	r3
 8003cc0:	e016      	b.n	8003cf0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d107      	bne.n	8003ce0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	681a      	ldr	r2, [r3, #0]
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f022 0208 	bic.w	r2, r2, #8
 8003cde:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d003      	beq.n	8003cf0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cec:	6878      	ldr	r0, [r7, #4]
 8003cee:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cf4:	2220      	movs	r2, #32
 8003cf6:	409a      	lsls	r2, r3
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	4013      	ands	r3, r2
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	f000 808f 	beq.w	8003e20 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f003 0310 	and.w	r3, r3, #16
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	f000 8087 	beq.w	8003e20 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d16:	2220      	movs	r2, #32
 8003d18:	409a      	lsls	r2, r3
 8003d1a:	693b      	ldr	r3, [r7, #16]
 8003d1c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003d24:	b2db      	uxtb	r3, r3
 8003d26:	2b05      	cmp	r3, #5
 8003d28:	d136      	bne.n	8003d98 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	681a      	ldr	r2, [r3, #0]
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f022 0216 	bic.w	r2, r2, #22
 8003d38:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	695a      	ldr	r2, [r3, #20]
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003d48:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d103      	bne.n	8003d5a <HAL_DMA_IRQHandler+0x1da>
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d007      	beq.n	8003d6a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	681a      	ldr	r2, [r3, #0]
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f022 0208 	bic.w	r2, r2, #8
 8003d68:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d6e:	223f      	movs	r2, #63	@ 0x3f
 8003d70:	409a      	lsls	r2, r3
 8003d72:	693b      	ldr	r3, [r7, #16]
 8003d74:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2201      	movs	r2, #1
 8003d7a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2200      	movs	r2, #0
 8003d82:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d07e      	beq.n	8003e8c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d92:	6878      	ldr	r0, [r7, #4]
 8003d94:	4798      	blx	r3
        }
        return;
 8003d96:	e079      	b.n	8003e8c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d01d      	beq.n	8003de2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d10d      	bne.n	8003dd0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d031      	beq.n	8003e20 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dc0:	6878      	ldr	r0, [r7, #4]
 8003dc2:	4798      	blx	r3
 8003dc4:	e02c      	b.n	8003e20 <HAL_DMA_IRQHandler+0x2a0>
 8003dc6:	bf00      	nop
 8003dc8:	20000014 	.word	0x20000014
 8003dcc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d023      	beq.n	8003e20 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ddc:	6878      	ldr	r0, [r7, #4]
 8003dde:	4798      	blx	r3
 8003de0:	e01e      	b.n	8003e20 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d10f      	bne.n	8003e10 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	681a      	ldr	r2, [r3, #0]
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f022 0210 	bic.w	r2, r2, #16
 8003dfe:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2201      	movs	r2, #1
 8003e04:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d003      	beq.n	8003e20 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e1c:	6878      	ldr	r0, [r7, #4]
 8003e1e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d032      	beq.n	8003e8e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e2c:	f003 0301 	and.w	r3, r3, #1
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d022      	beq.n	8003e7a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2205      	movs	r2, #5
 8003e38:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	681a      	ldr	r2, [r3, #0]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f022 0201 	bic.w	r2, r2, #1
 8003e4a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003e4c:	68bb      	ldr	r3, [r7, #8]
 8003e4e:	3301      	adds	r3, #1
 8003e50:	60bb      	str	r3, [r7, #8]
 8003e52:	697a      	ldr	r2, [r7, #20]
 8003e54:	429a      	cmp	r2, r3
 8003e56:	d307      	bcc.n	8003e68 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f003 0301 	and.w	r3, r3, #1
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d1f2      	bne.n	8003e4c <HAL_DMA_IRQHandler+0x2cc>
 8003e66:	e000      	b.n	8003e6a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003e68:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2201      	movs	r2, #1
 8003e6e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	2200      	movs	r2, #0
 8003e76:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d005      	beq.n	8003e8e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e86:	6878      	ldr	r0, [r7, #4]
 8003e88:	4798      	blx	r3
 8003e8a:	e000      	b.n	8003e8e <HAL_DMA_IRQHandler+0x30e>
        return;
 8003e8c:	bf00      	nop
    }
  }
}
 8003e8e:	3718      	adds	r7, #24
 8003e90:	46bd      	mov	sp, r7
 8003e92:	bd80      	pop	{r7, pc}

08003e94 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003e94:	b480      	push	{r7}
 8003e96:	b085      	sub	sp, #20
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	60f8      	str	r0, [r7, #12]
 8003e9c:	60b9      	str	r1, [r7, #8]
 8003e9e:	607a      	str	r2, [r7, #4]
 8003ea0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	681a      	ldr	r2, [r3, #0]
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003eb0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	683a      	ldr	r2, [r7, #0]
 8003eb8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	689b      	ldr	r3, [r3, #8]
 8003ebe:	2b40      	cmp	r3, #64	@ 0x40
 8003ec0:	d108      	bne.n	8003ed4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	687a      	ldr	r2, [r7, #4]
 8003ec8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	68ba      	ldr	r2, [r7, #8]
 8003ed0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003ed2:	e007      	b.n	8003ee4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	68ba      	ldr	r2, [r7, #8]
 8003eda:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	687a      	ldr	r2, [r7, #4]
 8003ee2:	60da      	str	r2, [r3, #12]
}
 8003ee4:	bf00      	nop
 8003ee6:	3714      	adds	r7, #20
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eee:	4770      	bx	lr

08003ef0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	b085      	sub	sp, #20
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	b2db      	uxtb	r3, r3
 8003efe:	3b10      	subs	r3, #16
 8003f00:	4a14      	ldr	r2, [pc, #80]	@ (8003f54 <DMA_CalcBaseAndBitshift+0x64>)
 8003f02:	fba2 2303 	umull	r2, r3, r2, r3
 8003f06:	091b      	lsrs	r3, r3, #4
 8003f08:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003f0a:	4a13      	ldr	r2, [pc, #76]	@ (8003f58 <DMA_CalcBaseAndBitshift+0x68>)
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	4413      	add	r3, r2
 8003f10:	781b      	ldrb	r3, [r3, #0]
 8003f12:	461a      	mov	r2, r3
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	2b03      	cmp	r3, #3
 8003f1c:	d909      	bls.n	8003f32 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003f26:	f023 0303 	bic.w	r3, r3, #3
 8003f2a:	1d1a      	adds	r2, r3, #4
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	659a      	str	r2, [r3, #88]	@ 0x58
 8003f30:	e007      	b.n	8003f42 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003f3a:	f023 0303 	bic.w	r3, r3, #3
 8003f3e:	687a      	ldr	r2, [r7, #4]
 8003f40:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003f46:	4618      	mov	r0, r3
 8003f48:	3714      	adds	r7, #20
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f50:	4770      	bx	lr
 8003f52:	bf00      	nop
 8003f54:	aaaaaaab 	.word	0xaaaaaaab
 8003f58:	0801ec84 	.word	0x0801ec84

08003f5c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003f5c:	b480      	push	{r7}
 8003f5e:	b085      	sub	sp, #20
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f64:	2300      	movs	r3, #0
 8003f66:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f6c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	699b      	ldr	r3, [r3, #24]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d11f      	bne.n	8003fb6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003f76:	68bb      	ldr	r3, [r7, #8]
 8003f78:	2b03      	cmp	r3, #3
 8003f7a:	d856      	bhi.n	800402a <DMA_CheckFifoParam+0xce>
 8003f7c:	a201      	add	r2, pc, #4	@ (adr r2, 8003f84 <DMA_CheckFifoParam+0x28>)
 8003f7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f82:	bf00      	nop
 8003f84:	08003f95 	.word	0x08003f95
 8003f88:	08003fa7 	.word	0x08003fa7
 8003f8c:	08003f95 	.word	0x08003f95
 8003f90:	0800402b 	.word	0x0800402b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f98:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d046      	beq.n	800402e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003fa4:	e043      	b.n	800402e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003faa:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003fae:	d140      	bne.n	8004032 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003fb4:	e03d      	b.n	8004032 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	699b      	ldr	r3, [r3, #24]
 8003fba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003fbe:	d121      	bne.n	8004004 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003fc0:	68bb      	ldr	r3, [r7, #8]
 8003fc2:	2b03      	cmp	r3, #3
 8003fc4:	d837      	bhi.n	8004036 <DMA_CheckFifoParam+0xda>
 8003fc6:	a201      	add	r2, pc, #4	@ (adr r2, 8003fcc <DMA_CheckFifoParam+0x70>)
 8003fc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fcc:	08003fdd 	.word	0x08003fdd
 8003fd0:	08003fe3 	.word	0x08003fe3
 8003fd4:	08003fdd 	.word	0x08003fdd
 8003fd8:	08003ff5 	.word	0x08003ff5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003fdc:	2301      	movs	r3, #1
 8003fde:	73fb      	strb	r3, [r7, #15]
      break;
 8003fe0:	e030      	b.n	8004044 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fe6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d025      	beq.n	800403a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ff2:	e022      	b.n	800403a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ff8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003ffc:	d11f      	bne.n	800403e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003ffe:	2301      	movs	r3, #1
 8004000:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004002:	e01c      	b.n	800403e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004004:	68bb      	ldr	r3, [r7, #8]
 8004006:	2b02      	cmp	r3, #2
 8004008:	d903      	bls.n	8004012 <DMA_CheckFifoParam+0xb6>
 800400a:	68bb      	ldr	r3, [r7, #8]
 800400c:	2b03      	cmp	r3, #3
 800400e:	d003      	beq.n	8004018 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004010:	e018      	b.n	8004044 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004012:	2301      	movs	r3, #1
 8004014:	73fb      	strb	r3, [r7, #15]
      break;
 8004016:	e015      	b.n	8004044 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800401c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004020:	2b00      	cmp	r3, #0
 8004022:	d00e      	beq.n	8004042 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004024:	2301      	movs	r3, #1
 8004026:	73fb      	strb	r3, [r7, #15]
      break;
 8004028:	e00b      	b.n	8004042 <DMA_CheckFifoParam+0xe6>
      break;
 800402a:	bf00      	nop
 800402c:	e00a      	b.n	8004044 <DMA_CheckFifoParam+0xe8>
      break;
 800402e:	bf00      	nop
 8004030:	e008      	b.n	8004044 <DMA_CheckFifoParam+0xe8>
      break;
 8004032:	bf00      	nop
 8004034:	e006      	b.n	8004044 <DMA_CheckFifoParam+0xe8>
      break;
 8004036:	bf00      	nop
 8004038:	e004      	b.n	8004044 <DMA_CheckFifoParam+0xe8>
      break;
 800403a:	bf00      	nop
 800403c:	e002      	b.n	8004044 <DMA_CheckFifoParam+0xe8>
      break;   
 800403e:	bf00      	nop
 8004040:	e000      	b.n	8004044 <DMA_CheckFifoParam+0xe8>
      break;
 8004042:	bf00      	nop
    }
  } 
  
  return status; 
 8004044:	7bfb      	ldrb	r3, [r7, #15]
}
 8004046:	4618      	mov	r0, r3
 8004048:	3714      	adds	r7, #20
 800404a:	46bd      	mov	sp, r7
 800404c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004050:	4770      	bx	lr
 8004052:	bf00      	nop

08004054 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004054:	b480      	push	{r7}
 8004056:	b089      	sub	sp, #36	@ 0x24
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
 800405c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800405e:	2300      	movs	r3, #0
 8004060:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004062:	2300      	movs	r3, #0
 8004064:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004066:	2300      	movs	r3, #0
 8004068:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800406a:	2300      	movs	r3, #0
 800406c:	61fb      	str	r3, [r7, #28]
 800406e:	e159      	b.n	8004324 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004070:	2201      	movs	r2, #1
 8004072:	69fb      	ldr	r3, [r7, #28]
 8004074:	fa02 f303 	lsl.w	r3, r2, r3
 8004078:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800407a:	683b      	ldr	r3, [r7, #0]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	697a      	ldr	r2, [r7, #20]
 8004080:	4013      	ands	r3, r2
 8004082:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004084:	693a      	ldr	r2, [r7, #16]
 8004086:	697b      	ldr	r3, [r7, #20]
 8004088:	429a      	cmp	r2, r3
 800408a:	f040 8148 	bne.w	800431e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	685b      	ldr	r3, [r3, #4]
 8004092:	f003 0303 	and.w	r3, r3, #3
 8004096:	2b01      	cmp	r3, #1
 8004098:	d005      	beq.n	80040a6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	685b      	ldr	r3, [r3, #4]
 800409e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80040a2:	2b02      	cmp	r3, #2
 80040a4:	d130      	bne.n	8004108 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	689b      	ldr	r3, [r3, #8]
 80040aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80040ac:	69fb      	ldr	r3, [r7, #28]
 80040ae:	005b      	lsls	r3, r3, #1
 80040b0:	2203      	movs	r2, #3
 80040b2:	fa02 f303 	lsl.w	r3, r2, r3
 80040b6:	43db      	mvns	r3, r3
 80040b8:	69ba      	ldr	r2, [r7, #24]
 80040ba:	4013      	ands	r3, r2
 80040bc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	68da      	ldr	r2, [r3, #12]
 80040c2:	69fb      	ldr	r3, [r7, #28]
 80040c4:	005b      	lsls	r3, r3, #1
 80040c6:	fa02 f303 	lsl.w	r3, r2, r3
 80040ca:	69ba      	ldr	r2, [r7, #24]
 80040cc:	4313      	orrs	r3, r2
 80040ce:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	69ba      	ldr	r2, [r7, #24]
 80040d4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80040dc:	2201      	movs	r2, #1
 80040de:	69fb      	ldr	r3, [r7, #28]
 80040e0:	fa02 f303 	lsl.w	r3, r2, r3
 80040e4:	43db      	mvns	r3, r3
 80040e6:	69ba      	ldr	r2, [r7, #24]
 80040e8:	4013      	ands	r3, r2
 80040ea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	685b      	ldr	r3, [r3, #4]
 80040f0:	091b      	lsrs	r3, r3, #4
 80040f2:	f003 0201 	and.w	r2, r3, #1
 80040f6:	69fb      	ldr	r3, [r7, #28]
 80040f8:	fa02 f303 	lsl.w	r3, r2, r3
 80040fc:	69ba      	ldr	r2, [r7, #24]
 80040fe:	4313      	orrs	r3, r2
 8004100:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	69ba      	ldr	r2, [r7, #24]
 8004106:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	685b      	ldr	r3, [r3, #4]
 800410c:	f003 0303 	and.w	r3, r3, #3
 8004110:	2b03      	cmp	r3, #3
 8004112:	d017      	beq.n	8004144 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	68db      	ldr	r3, [r3, #12]
 8004118:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800411a:	69fb      	ldr	r3, [r7, #28]
 800411c:	005b      	lsls	r3, r3, #1
 800411e:	2203      	movs	r2, #3
 8004120:	fa02 f303 	lsl.w	r3, r2, r3
 8004124:	43db      	mvns	r3, r3
 8004126:	69ba      	ldr	r2, [r7, #24]
 8004128:	4013      	ands	r3, r2
 800412a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	689a      	ldr	r2, [r3, #8]
 8004130:	69fb      	ldr	r3, [r7, #28]
 8004132:	005b      	lsls	r3, r3, #1
 8004134:	fa02 f303 	lsl.w	r3, r2, r3
 8004138:	69ba      	ldr	r2, [r7, #24]
 800413a:	4313      	orrs	r3, r2
 800413c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	69ba      	ldr	r2, [r7, #24]
 8004142:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004144:	683b      	ldr	r3, [r7, #0]
 8004146:	685b      	ldr	r3, [r3, #4]
 8004148:	f003 0303 	and.w	r3, r3, #3
 800414c:	2b02      	cmp	r3, #2
 800414e:	d123      	bne.n	8004198 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004150:	69fb      	ldr	r3, [r7, #28]
 8004152:	08da      	lsrs	r2, r3, #3
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	3208      	adds	r2, #8
 8004158:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800415c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800415e:	69fb      	ldr	r3, [r7, #28]
 8004160:	f003 0307 	and.w	r3, r3, #7
 8004164:	009b      	lsls	r3, r3, #2
 8004166:	220f      	movs	r2, #15
 8004168:	fa02 f303 	lsl.w	r3, r2, r3
 800416c:	43db      	mvns	r3, r3
 800416e:	69ba      	ldr	r2, [r7, #24]
 8004170:	4013      	ands	r3, r2
 8004172:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	691a      	ldr	r2, [r3, #16]
 8004178:	69fb      	ldr	r3, [r7, #28]
 800417a:	f003 0307 	and.w	r3, r3, #7
 800417e:	009b      	lsls	r3, r3, #2
 8004180:	fa02 f303 	lsl.w	r3, r2, r3
 8004184:	69ba      	ldr	r2, [r7, #24]
 8004186:	4313      	orrs	r3, r2
 8004188:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800418a:	69fb      	ldr	r3, [r7, #28]
 800418c:	08da      	lsrs	r2, r3, #3
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	3208      	adds	r2, #8
 8004192:	69b9      	ldr	r1, [r7, #24]
 8004194:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800419e:	69fb      	ldr	r3, [r7, #28]
 80041a0:	005b      	lsls	r3, r3, #1
 80041a2:	2203      	movs	r2, #3
 80041a4:	fa02 f303 	lsl.w	r3, r2, r3
 80041a8:	43db      	mvns	r3, r3
 80041aa:	69ba      	ldr	r2, [r7, #24]
 80041ac:	4013      	ands	r3, r2
 80041ae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	685b      	ldr	r3, [r3, #4]
 80041b4:	f003 0203 	and.w	r2, r3, #3
 80041b8:	69fb      	ldr	r3, [r7, #28]
 80041ba:	005b      	lsls	r3, r3, #1
 80041bc:	fa02 f303 	lsl.w	r3, r2, r3
 80041c0:	69ba      	ldr	r2, [r7, #24]
 80041c2:	4313      	orrs	r3, r2
 80041c4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	69ba      	ldr	r2, [r7, #24]
 80041ca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	685b      	ldr	r3, [r3, #4]
 80041d0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	f000 80a2 	beq.w	800431e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80041da:	2300      	movs	r3, #0
 80041dc:	60fb      	str	r3, [r7, #12]
 80041de:	4b57      	ldr	r3, [pc, #348]	@ (800433c <HAL_GPIO_Init+0x2e8>)
 80041e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041e2:	4a56      	ldr	r2, [pc, #344]	@ (800433c <HAL_GPIO_Init+0x2e8>)
 80041e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80041e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80041ea:	4b54      	ldr	r3, [pc, #336]	@ (800433c <HAL_GPIO_Init+0x2e8>)
 80041ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80041f2:	60fb      	str	r3, [r7, #12]
 80041f4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80041f6:	4a52      	ldr	r2, [pc, #328]	@ (8004340 <HAL_GPIO_Init+0x2ec>)
 80041f8:	69fb      	ldr	r3, [r7, #28]
 80041fa:	089b      	lsrs	r3, r3, #2
 80041fc:	3302      	adds	r3, #2
 80041fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004202:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004204:	69fb      	ldr	r3, [r7, #28]
 8004206:	f003 0303 	and.w	r3, r3, #3
 800420a:	009b      	lsls	r3, r3, #2
 800420c:	220f      	movs	r2, #15
 800420e:	fa02 f303 	lsl.w	r3, r2, r3
 8004212:	43db      	mvns	r3, r3
 8004214:	69ba      	ldr	r2, [r7, #24]
 8004216:	4013      	ands	r3, r2
 8004218:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	4a49      	ldr	r2, [pc, #292]	@ (8004344 <HAL_GPIO_Init+0x2f0>)
 800421e:	4293      	cmp	r3, r2
 8004220:	d019      	beq.n	8004256 <HAL_GPIO_Init+0x202>
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	4a48      	ldr	r2, [pc, #288]	@ (8004348 <HAL_GPIO_Init+0x2f4>)
 8004226:	4293      	cmp	r3, r2
 8004228:	d013      	beq.n	8004252 <HAL_GPIO_Init+0x1fe>
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	4a47      	ldr	r2, [pc, #284]	@ (800434c <HAL_GPIO_Init+0x2f8>)
 800422e:	4293      	cmp	r3, r2
 8004230:	d00d      	beq.n	800424e <HAL_GPIO_Init+0x1fa>
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	4a46      	ldr	r2, [pc, #280]	@ (8004350 <HAL_GPIO_Init+0x2fc>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d007      	beq.n	800424a <HAL_GPIO_Init+0x1f6>
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	4a45      	ldr	r2, [pc, #276]	@ (8004354 <HAL_GPIO_Init+0x300>)
 800423e:	4293      	cmp	r3, r2
 8004240:	d101      	bne.n	8004246 <HAL_GPIO_Init+0x1f2>
 8004242:	2304      	movs	r3, #4
 8004244:	e008      	b.n	8004258 <HAL_GPIO_Init+0x204>
 8004246:	2307      	movs	r3, #7
 8004248:	e006      	b.n	8004258 <HAL_GPIO_Init+0x204>
 800424a:	2303      	movs	r3, #3
 800424c:	e004      	b.n	8004258 <HAL_GPIO_Init+0x204>
 800424e:	2302      	movs	r3, #2
 8004250:	e002      	b.n	8004258 <HAL_GPIO_Init+0x204>
 8004252:	2301      	movs	r3, #1
 8004254:	e000      	b.n	8004258 <HAL_GPIO_Init+0x204>
 8004256:	2300      	movs	r3, #0
 8004258:	69fa      	ldr	r2, [r7, #28]
 800425a:	f002 0203 	and.w	r2, r2, #3
 800425e:	0092      	lsls	r2, r2, #2
 8004260:	4093      	lsls	r3, r2
 8004262:	69ba      	ldr	r2, [r7, #24]
 8004264:	4313      	orrs	r3, r2
 8004266:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004268:	4935      	ldr	r1, [pc, #212]	@ (8004340 <HAL_GPIO_Init+0x2ec>)
 800426a:	69fb      	ldr	r3, [r7, #28]
 800426c:	089b      	lsrs	r3, r3, #2
 800426e:	3302      	adds	r3, #2
 8004270:	69ba      	ldr	r2, [r7, #24]
 8004272:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004276:	4b38      	ldr	r3, [pc, #224]	@ (8004358 <HAL_GPIO_Init+0x304>)
 8004278:	689b      	ldr	r3, [r3, #8]
 800427a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800427c:	693b      	ldr	r3, [r7, #16]
 800427e:	43db      	mvns	r3, r3
 8004280:	69ba      	ldr	r2, [r7, #24]
 8004282:	4013      	ands	r3, r2
 8004284:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	685b      	ldr	r3, [r3, #4]
 800428a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800428e:	2b00      	cmp	r3, #0
 8004290:	d003      	beq.n	800429a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004292:	69ba      	ldr	r2, [r7, #24]
 8004294:	693b      	ldr	r3, [r7, #16]
 8004296:	4313      	orrs	r3, r2
 8004298:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800429a:	4a2f      	ldr	r2, [pc, #188]	@ (8004358 <HAL_GPIO_Init+0x304>)
 800429c:	69bb      	ldr	r3, [r7, #24]
 800429e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80042a0:	4b2d      	ldr	r3, [pc, #180]	@ (8004358 <HAL_GPIO_Init+0x304>)
 80042a2:	68db      	ldr	r3, [r3, #12]
 80042a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80042a6:	693b      	ldr	r3, [r7, #16]
 80042a8:	43db      	mvns	r3, r3
 80042aa:	69ba      	ldr	r2, [r7, #24]
 80042ac:	4013      	ands	r3, r2
 80042ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80042b0:	683b      	ldr	r3, [r7, #0]
 80042b2:	685b      	ldr	r3, [r3, #4]
 80042b4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d003      	beq.n	80042c4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80042bc:	69ba      	ldr	r2, [r7, #24]
 80042be:	693b      	ldr	r3, [r7, #16]
 80042c0:	4313      	orrs	r3, r2
 80042c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80042c4:	4a24      	ldr	r2, [pc, #144]	@ (8004358 <HAL_GPIO_Init+0x304>)
 80042c6:	69bb      	ldr	r3, [r7, #24]
 80042c8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80042ca:	4b23      	ldr	r3, [pc, #140]	@ (8004358 <HAL_GPIO_Init+0x304>)
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80042d0:	693b      	ldr	r3, [r7, #16]
 80042d2:	43db      	mvns	r3, r3
 80042d4:	69ba      	ldr	r2, [r7, #24]
 80042d6:	4013      	ands	r3, r2
 80042d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	685b      	ldr	r3, [r3, #4]
 80042de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d003      	beq.n	80042ee <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80042e6:	69ba      	ldr	r2, [r7, #24]
 80042e8:	693b      	ldr	r3, [r7, #16]
 80042ea:	4313      	orrs	r3, r2
 80042ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80042ee:	4a1a      	ldr	r2, [pc, #104]	@ (8004358 <HAL_GPIO_Init+0x304>)
 80042f0:	69bb      	ldr	r3, [r7, #24]
 80042f2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80042f4:	4b18      	ldr	r3, [pc, #96]	@ (8004358 <HAL_GPIO_Init+0x304>)
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80042fa:	693b      	ldr	r3, [r7, #16]
 80042fc:	43db      	mvns	r3, r3
 80042fe:	69ba      	ldr	r2, [r7, #24]
 8004300:	4013      	ands	r3, r2
 8004302:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	685b      	ldr	r3, [r3, #4]
 8004308:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800430c:	2b00      	cmp	r3, #0
 800430e:	d003      	beq.n	8004318 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004310:	69ba      	ldr	r2, [r7, #24]
 8004312:	693b      	ldr	r3, [r7, #16]
 8004314:	4313      	orrs	r3, r2
 8004316:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004318:	4a0f      	ldr	r2, [pc, #60]	@ (8004358 <HAL_GPIO_Init+0x304>)
 800431a:	69bb      	ldr	r3, [r7, #24]
 800431c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800431e:	69fb      	ldr	r3, [r7, #28]
 8004320:	3301      	adds	r3, #1
 8004322:	61fb      	str	r3, [r7, #28]
 8004324:	69fb      	ldr	r3, [r7, #28]
 8004326:	2b0f      	cmp	r3, #15
 8004328:	f67f aea2 	bls.w	8004070 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800432c:	bf00      	nop
 800432e:	bf00      	nop
 8004330:	3724      	adds	r7, #36	@ 0x24
 8004332:	46bd      	mov	sp, r7
 8004334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004338:	4770      	bx	lr
 800433a:	bf00      	nop
 800433c:	40023800 	.word	0x40023800
 8004340:	40013800 	.word	0x40013800
 8004344:	40020000 	.word	0x40020000
 8004348:	40020400 	.word	0x40020400
 800434c:	40020800 	.word	0x40020800
 8004350:	40020c00 	.word	0x40020c00
 8004354:	40021000 	.word	0x40021000
 8004358:	40013c00 	.word	0x40013c00

0800435c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800435c:	b480      	push	{r7}
 800435e:	b083      	sub	sp, #12
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
 8004364:	460b      	mov	r3, r1
 8004366:	807b      	strh	r3, [r7, #2]
 8004368:	4613      	mov	r3, r2
 800436a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800436c:	787b      	ldrb	r3, [r7, #1]
 800436e:	2b00      	cmp	r3, #0
 8004370:	d003      	beq.n	800437a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004372:	887a      	ldrh	r2, [r7, #2]
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004378:	e003      	b.n	8004382 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800437a:	887b      	ldrh	r3, [r7, #2]
 800437c:	041a      	lsls	r2, r3, #16
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	619a      	str	r2, [r3, #24]
}
 8004382:	bf00      	nop
 8004384:	370c      	adds	r7, #12
 8004386:	46bd      	mov	sp, r7
 8004388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438c:	4770      	bx	lr
	...

08004390 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004390:	b580      	push	{r7, lr}
 8004392:	b084      	sub	sp, #16
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d101      	bne.n	80043a2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800439e:	2301      	movs	r3, #1
 80043a0:	e12b      	b.n	80045fa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043a8:	b2db      	uxtb	r3, r3
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d106      	bne.n	80043bc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2200      	movs	r2, #0
 80043b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80043b6:	6878      	ldr	r0, [r7, #4]
 80043b8:	f7fe fc6e 	bl	8002c98 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2224      	movs	r2, #36	@ 0x24
 80043c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	681a      	ldr	r2, [r3, #0]
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f022 0201 	bic.w	r2, r2, #1
 80043d2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	681a      	ldr	r2, [r3, #0]
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80043e2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	681a      	ldr	r2, [r3, #0]
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80043f2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80043f4:	f001 fc20 	bl	8005c38 <HAL_RCC_GetPCLK1Freq>
 80043f8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	685b      	ldr	r3, [r3, #4]
 80043fe:	4a81      	ldr	r2, [pc, #516]	@ (8004604 <HAL_I2C_Init+0x274>)
 8004400:	4293      	cmp	r3, r2
 8004402:	d807      	bhi.n	8004414 <HAL_I2C_Init+0x84>
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	4a80      	ldr	r2, [pc, #512]	@ (8004608 <HAL_I2C_Init+0x278>)
 8004408:	4293      	cmp	r3, r2
 800440a:	bf94      	ite	ls
 800440c:	2301      	movls	r3, #1
 800440e:	2300      	movhi	r3, #0
 8004410:	b2db      	uxtb	r3, r3
 8004412:	e006      	b.n	8004422 <HAL_I2C_Init+0x92>
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	4a7d      	ldr	r2, [pc, #500]	@ (800460c <HAL_I2C_Init+0x27c>)
 8004418:	4293      	cmp	r3, r2
 800441a:	bf94      	ite	ls
 800441c:	2301      	movls	r3, #1
 800441e:	2300      	movhi	r3, #0
 8004420:	b2db      	uxtb	r3, r3
 8004422:	2b00      	cmp	r3, #0
 8004424:	d001      	beq.n	800442a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004426:	2301      	movs	r3, #1
 8004428:	e0e7      	b.n	80045fa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	4a78      	ldr	r2, [pc, #480]	@ (8004610 <HAL_I2C_Init+0x280>)
 800442e:	fba2 2303 	umull	r2, r3, r2, r3
 8004432:	0c9b      	lsrs	r3, r3, #18
 8004434:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	685b      	ldr	r3, [r3, #4]
 800443c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	68ba      	ldr	r2, [r7, #8]
 8004446:	430a      	orrs	r2, r1
 8004448:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	6a1b      	ldr	r3, [r3, #32]
 8004450:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	685b      	ldr	r3, [r3, #4]
 8004458:	4a6a      	ldr	r2, [pc, #424]	@ (8004604 <HAL_I2C_Init+0x274>)
 800445a:	4293      	cmp	r3, r2
 800445c:	d802      	bhi.n	8004464 <HAL_I2C_Init+0xd4>
 800445e:	68bb      	ldr	r3, [r7, #8]
 8004460:	3301      	adds	r3, #1
 8004462:	e009      	b.n	8004478 <HAL_I2C_Init+0xe8>
 8004464:	68bb      	ldr	r3, [r7, #8]
 8004466:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800446a:	fb02 f303 	mul.w	r3, r2, r3
 800446e:	4a69      	ldr	r2, [pc, #420]	@ (8004614 <HAL_I2C_Init+0x284>)
 8004470:	fba2 2303 	umull	r2, r3, r2, r3
 8004474:	099b      	lsrs	r3, r3, #6
 8004476:	3301      	adds	r3, #1
 8004478:	687a      	ldr	r2, [r7, #4]
 800447a:	6812      	ldr	r2, [r2, #0]
 800447c:	430b      	orrs	r3, r1
 800447e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	69db      	ldr	r3, [r3, #28]
 8004486:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800448a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	685b      	ldr	r3, [r3, #4]
 8004492:	495c      	ldr	r1, [pc, #368]	@ (8004604 <HAL_I2C_Init+0x274>)
 8004494:	428b      	cmp	r3, r1
 8004496:	d819      	bhi.n	80044cc <HAL_I2C_Init+0x13c>
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	1e59      	subs	r1, r3, #1
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	685b      	ldr	r3, [r3, #4]
 80044a0:	005b      	lsls	r3, r3, #1
 80044a2:	fbb1 f3f3 	udiv	r3, r1, r3
 80044a6:	1c59      	adds	r1, r3, #1
 80044a8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80044ac:	400b      	ands	r3, r1
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d00a      	beq.n	80044c8 <HAL_I2C_Init+0x138>
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	1e59      	subs	r1, r3, #1
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	005b      	lsls	r3, r3, #1
 80044bc:	fbb1 f3f3 	udiv	r3, r1, r3
 80044c0:	3301      	adds	r3, #1
 80044c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044c6:	e051      	b.n	800456c <HAL_I2C_Init+0x1dc>
 80044c8:	2304      	movs	r3, #4
 80044ca:	e04f      	b.n	800456c <HAL_I2C_Init+0x1dc>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	689b      	ldr	r3, [r3, #8]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d111      	bne.n	80044f8 <HAL_I2C_Init+0x168>
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	1e58      	subs	r0, r3, #1
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6859      	ldr	r1, [r3, #4]
 80044dc:	460b      	mov	r3, r1
 80044de:	005b      	lsls	r3, r3, #1
 80044e0:	440b      	add	r3, r1
 80044e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80044e6:	3301      	adds	r3, #1
 80044e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	bf0c      	ite	eq
 80044f0:	2301      	moveq	r3, #1
 80044f2:	2300      	movne	r3, #0
 80044f4:	b2db      	uxtb	r3, r3
 80044f6:	e012      	b.n	800451e <HAL_I2C_Init+0x18e>
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	1e58      	subs	r0, r3, #1
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6859      	ldr	r1, [r3, #4]
 8004500:	460b      	mov	r3, r1
 8004502:	009b      	lsls	r3, r3, #2
 8004504:	440b      	add	r3, r1
 8004506:	0099      	lsls	r1, r3, #2
 8004508:	440b      	add	r3, r1
 800450a:	fbb0 f3f3 	udiv	r3, r0, r3
 800450e:	3301      	adds	r3, #1
 8004510:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004514:	2b00      	cmp	r3, #0
 8004516:	bf0c      	ite	eq
 8004518:	2301      	moveq	r3, #1
 800451a:	2300      	movne	r3, #0
 800451c:	b2db      	uxtb	r3, r3
 800451e:	2b00      	cmp	r3, #0
 8004520:	d001      	beq.n	8004526 <HAL_I2C_Init+0x196>
 8004522:	2301      	movs	r3, #1
 8004524:	e022      	b.n	800456c <HAL_I2C_Init+0x1dc>
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	689b      	ldr	r3, [r3, #8]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d10e      	bne.n	800454c <HAL_I2C_Init+0x1bc>
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	1e58      	subs	r0, r3, #1
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6859      	ldr	r1, [r3, #4]
 8004536:	460b      	mov	r3, r1
 8004538:	005b      	lsls	r3, r3, #1
 800453a:	440b      	add	r3, r1
 800453c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004540:	3301      	adds	r3, #1
 8004542:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004546:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800454a:	e00f      	b.n	800456c <HAL_I2C_Init+0x1dc>
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	1e58      	subs	r0, r3, #1
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6859      	ldr	r1, [r3, #4]
 8004554:	460b      	mov	r3, r1
 8004556:	009b      	lsls	r3, r3, #2
 8004558:	440b      	add	r3, r1
 800455a:	0099      	lsls	r1, r3, #2
 800455c:	440b      	add	r3, r1
 800455e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004562:	3301      	adds	r3, #1
 8004564:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004568:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800456c:	6879      	ldr	r1, [r7, #4]
 800456e:	6809      	ldr	r1, [r1, #0]
 8004570:	4313      	orrs	r3, r2
 8004572:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	69da      	ldr	r2, [r3, #28]
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6a1b      	ldr	r3, [r3, #32]
 8004586:	431a      	orrs	r2, r3
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	430a      	orrs	r2, r1
 800458e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	689b      	ldr	r3, [r3, #8]
 8004596:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800459a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800459e:	687a      	ldr	r2, [r7, #4]
 80045a0:	6911      	ldr	r1, [r2, #16]
 80045a2:	687a      	ldr	r2, [r7, #4]
 80045a4:	68d2      	ldr	r2, [r2, #12]
 80045a6:	4311      	orrs	r1, r2
 80045a8:	687a      	ldr	r2, [r7, #4]
 80045aa:	6812      	ldr	r2, [r2, #0]
 80045ac:	430b      	orrs	r3, r1
 80045ae:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	68db      	ldr	r3, [r3, #12]
 80045b6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	695a      	ldr	r2, [r3, #20]
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	699b      	ldr	r3, [r3, #24]
 80045c2:	431a      	orrs	r2, r3
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	430a      	orrs	r2, r1
 80045ca:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	681a      	ldr	r2, [r3, #0]
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f042 0201 	orr.w	r2, r2, #1
 80045da:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2200      	movs	r2, #0
 80045e0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2220      	movs	r2, #32
 80045e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2200      	movs	r2, #0
 80045ee:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2200      	movs	r2, #0
 80045f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80045f8:	2300      	movs	r3, #0
}
 80045fa:	4618      	mov	r0, r3
 80045fc:	3710      	adds	r7, #16
 80045fe:	46bd      	mov	sp, r7
 8004600:	bd80      	pop	{r7, pc}
 8004602:	bf00      	nop
 8004604:	000186a0 	.word	0x000186a0
 8004608:	001e847f 	.word	0x001e847f
 800460c:	003d08ff 	.word	0x003d08ff
 8004610:	431bde83 	.word	0x431bde83
 8004614:	10624dd3 	.word	0x10624dd3

08004618 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b088      	sub	sp, #32
 800461c:	af02      	add	r7, sp, #8
 800461e:	60f8      	str	r0, [r7, #12]
 8004620:	4608      	mov	r0, r1
 8004622:	4611      	mov	r1, r2
 8004624:	461a      	mov	r2, r3
 8004626:	4603      	mov	r3, r0
 8004628:	817b      	strh	r3, [r7, #10]
 800462a:	460b      	mov	r3, r1
 800462c:	813b      	strh	r3, [r7, #8]
 800462e:	4613      	mov	r3, r2
 8004630:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004632:	f7fe ffef 	bl	8003614 <HAL_GetTick>
 8004636:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800463e:	b2db      	uxtb	r3, r3
 8004640:	2b20      	cmp	r3, #32
 8004642:	f040 80d9 	bne.w	80047f8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004646:	697b      	ldr	r3, [r7, #20]
 8004648:	9300      	str	r3, [sp, #0]
 800464a:	2319      	movs	r3, #25
 800464c:	2201      	movs	r2, #1
 800464e:	496d      	ldr	r1, [pc, #436]	@ (8004804 <HAL_I2C_Mem_Write+0x1ec>)
 8004650:	68f8      	ldr	r0, [r7, #12]
 8004652:	f000 fc8b 	bl	8004f6c <I2C_WaitOnFlagUntilTimeout>
 8004656:	4603      	mov	r3, r0
 8004658:	2b00      	cmp	r3, #0
 800465a:	d001      	beq.n	8004660 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800465c:	2302      	movs	r3, #2
 800465e:	e0cc      	b.n	80047fa <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004666:	2b01      	cmp	r3, #1
 8004668:	d101      	bne.n	800466e <HAL_I2C_Mem_Write+0x56>
 800466a:	2302      	movs	r3, #2
 800466c:	e0c5      	b.n	80047fa <HAL_I2C_Mem_Write+0x1e2>
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	2201      	movs	r2, #1
 8004672:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f003 0301 	and.w	r3, r3, #1
 8004680:	2b01      	cmp	r3, #1
 8004682:	d007      	beq.n	8004694 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	681a      	ldr	r2, [r3, #0]
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f042 0201 	orr.w	r2, r2, #1
 8004692:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	681a      	ldr	r2, [r3, #0]
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80046a2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	2221      	movs	r2, #33	@ 0x21
 80046a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	2240      	movs	r2, #64	@ 0x40
 80046b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	2200      	movs	r2, #0
 80046b8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	6a3a      	ldr	r2, [r7, #32]
 80046be:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80046c4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046ca:	b29a      	uxth	r2, r3
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	4a4d      	ldr	r2, [pc, #308]	@ (8004808 <HAL_I2C_Mem_Write+0x1f0>)
 80046d4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80046d6:	88f8      	ldrh	r0, [r7, #6]
 80046d8:	893a      	ldrh	r2, [r7, #8]
 80046da:	8979      	ldrh	r1, [r7, #10]
 80046dc:	697b      	ldr	r3, [r7, #20]
 80046de:	9301      	str	r3, [sp, #4]
 80046e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046e2:	9300      	str	r3, [sp, #0]
 80046e4:	4603      	mov	r3, r0
 80046e6:	68f8      	ldr	r0, [r7, #12]
 80046e8:	f000 fac2 	bl	8004c70 <I2C_RequestMemoryWrite>
 80046ec:	4603      	mov	r3, r0
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d052      	beq.n	8004798 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80046f2:	2301      	movs	r3, #1
 80046f4:	e081      	b.n	80047fa <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80046f6:	697a      	ldr	r2, [r7, #20]
 80046f8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80046fa:	68f8      	ldr	r0, [r7, #12]
 80046fc:	f000 fd50 	bl	80051a0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004700:	4603      	mov	r3, r0
 8004702:	2b00      	cmp	r3, #0
 8004704:	d00d      	beq.n	8004722 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800470a:	2b04      	cmp	r3, #4
 800470c:	d107      	bne.n	800471e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	681a      	ldr	r2, [r3, #0]
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800471c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800471e:	2301      	movs	r3, #1
 8004720:	e06b      	b.n	80047fa <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004726:	781a      	ldrb	r2, [r3, #0]
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004732:	1c5a      	adds	r2, r3, #1
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800473c:	3b01      	subs	r3, #1
 800473e:	b29a      	uxth	r2, r3
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004748:	b29b      	uxth	r3, r3
 800474a:	3b01      	subs	r3, #1
 800474c:	b29a      	uxth	r2, r3
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	695b      	ldr	r3, [r3, #20]
 8004758:	f003 0304 	and.w	r3, r3, #4
 800475c:	2b04      	cmp	r3, #4
 800475e:	d11b      	bne.n	8004798 <HAL_I2C_Mem_Write+0x180>
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004764:	2b00      	cmp	r3, #0
 8004766:	d017      	beq.n	8004798 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800476c:	781a      	ldrb	r2, [r3, #0]
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004778:	1c5a      	adds	r2, r3, #1
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004782:	3b01      	subs	r3, #1
 8004784:	b29a      	uxth	r2, r3
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800478e:	b29b      	uxth	r3, r3
 8004790:	3b01      	subs	r3, #1
 8004792:	b29a      	uxth	r2, r3
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800479c:	2b00      	cmp	r3, #0
 800479e:	d1aa      	bne.n	80046f6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80047a0:	697a      	ldr	r2, [r7, #20]
 80047a2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80047a4:	68f8      	ldr	r0, [r7, #12]
 80047a6:	f000 fd43 	bl	8005230 <I2C_WaitOnBTFFlagUntilTimeout>
 80047aa:	4603      	mov	r3, r0
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d00d      	beq.n	80047cc <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047b4:	2b04      	cmp	r3, #4
 80047b6:	d107      	bne.n	80047c8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	681a      	ldr	r2, [r3, #0]
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80047c6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80047c8:	2301      	movs	r3, #1
 80047ca:	e016      	b.n	80047fa <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	681a      	ldr	r2, [r3, #0]
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80047da:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	2220      	movs	r2, #32
 80047e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	2200      	movs	r2, #0
 80047e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	2200      	movs	r2, #0
 80047f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80047f4:	2300      	movs	r3, #0
 80047f6:	e000      	b.n	80047fa <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80047f8:	2302      	movs	r3, #2
  }
}
 80047fa:	4618      	mov	r0, r3
 80047fc:	3718      	adds	r7, #24
 80047fe:	46bd      	mov	sp, r7
 8004800:	bd80      	pop	{r7, pc}
 8004802:	bf00      	nop
 8004804:	00100002 	.word	0x00100002
 8004808:	ffff0000 	.word	0xffff0000

0800480c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b08c      	sub	sp, #48	@ 0x30
 8004810:	af02      	add	r7, sp, #8
 8004812:	60f8      	str	r0, [r7, #12]
 8004814:	4608      	mov	r0, r1
 8004816:	4611      	mov	r1, r2
 8004818:	461a      	mov	r2, r3
 800481a:	4603      	mov	r3, r0
 800481c:	817b      	strh	r3, [r7, #10]
 800481e:	460b      	mov	r3, r1
 8004820:	813b      	strh	r3, [r7, #8]
 8004822:	4613      	mov	r3, r2
 8004824:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004826:	f7fe fef5 	bl	8003614 <HAL_GetTick>
 800482a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004832:	b2db      	uxtb	r3, r3
 8004834:	2b20      	cmp	r3, #32
 8004836:	f040 8214 	bne.w	8004c62 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800483a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800483c:	9300      	str	r3, [sp, #0]
 800483e:	2319      	movs	r3, #25
 8004840:	2201      	movs	r2, #1
 8004842:	497b      	ldr	r1, [pc, #492]	@ (8004a30 <HAL_I2C_Mem_Read+0x224>)
 8004844:	68f8      	ldr	r0, [r7, #12]
 8004846:	f000 fb91 	bl	8004f6c <I2C_WaitOnFlagUntilTimeout>
 800484a:	4603      	mov	r3, r0
 800484c:	2b00      	cmp	r3, #0
 800484e:	d001      	beq.n	8004854 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004850:	2302      	movs	r3, #2
 8004852:	e207      	b.n	8004c64 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800485a:	2b01      	cmp	r3, #1
 800485c:	d101      	bne.n	8004862 <HAL_I2C_Mem_Read+0x56>
 800485e:	2302      	movs	r3, #2
 8004860:	e200      	b.n	8004c64 <HAL_I2C_Mem_Read+0x458>
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	2201      	movs	r2, #1
 8004866:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f003 0301 	and.w	r3, r3, #1
 8004874:	2b01      	cmp	r3, #1
 8004876:	d007      	beq.n	8004888 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	681a      	ldr	r2, [r3, #0]
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f042 0201 	orr.w	r2, r2, #1
 8004886:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	681a      	ldr	r2, [r3, #0]
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004896:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	2222      	movs	r2, #34	@ 0x22
 800489c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	2240      	movs	r2, #64	@ 0x40
 80048a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	2200      	movs	r2, #0
 80048ac:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80048b2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80048b8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048be:	b29a      	uxth	r2, r3
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	4a5b      	ldr	r2, [pc, #364]	@ (8004a34 <HAL_I2C_Mem_Read+0x228>)
 80048c8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80048ca:	88f8      	ldrh	r0, [r7, #6]
 80048cc:	893a      	ldrh	r2, [r7, #8]
 80048ce:	8979      	ldrh	r1, [r7, #10]
 80048d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048d2:	9301      	str	r3, [sp, #4]
 80048d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048d6:	9300      	str	r3, [sp, #0]
 80048d8:	4603      	mov	r3, r0
 80048da:	68f8      	ldr	r0, [r7, #12]
 80048dc:	f000 fa5e 	bl	8004d9c <I2C_RequestMemoryRead>
 80048e0:	4603      	mov	r3, r0
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d001      	beq.n	80048ea <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80048e6:	2301      	movs	r3, #1
 80048e8:	e1bc      	b.n	8004c64 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d113      	bne.n	800491a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048f2:	2300      	movs	r3, #0
 80048f4:	623b      	str	r3, [r7, #32]
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	695b      	ldr	r3, [r3, #20]
 80048fc:	623b      	str	r3, [r7, #32]
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	699b      	ldr	r3, [r3, #24]
 8004904:	623b      	str	r3, [r7, #32]
 8004906:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	681a      	ldr	r2, [r3, #0]
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004916:	601a      	str	r2, [r3, #0]
 8004918:	e190      	b.n	8004c3c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800491e:	2b01      	cmp	r3, #1
 8004920:	d11b      	bne.n	800495a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	681a      	ldr	r2, [r3, #0]
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004930:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004932:	2300      	movs	r3, #0
 8004934:	61fb      	str	r3, [r7, #28]
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	695b      	ldr	r3, [r3, #20]
 800493c:	61fb      	str	r3, [r7, #28]
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	699b      	ldr	r3, [r3, #24]
 8004944:	61fb      	str	r3, [r7, #28]
 8004946:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	681a      	ldr	r2, [r3, #0]
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004956:	601a      	str	r2, [r3, #0]
 8004958:	e170      	b.n	8004c3c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800495e:	2b02      	cmp	r3, #2
 8004960:	d11b      	bne.n	800499a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	681a      	ldr	r2, [r3, #0]
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004970:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	681a      	ldr	r2, [r3, #0]
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004980:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004982:	2300      	movs	r3, #0
 8004984:	61bb      	str	r3, [r7, #24]
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	695b      	ldr	r3, [r3, #20]
 800498c:	61bb      	str	r3, [r7, #24]
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	699b      	ldr	r3, [r3, #24]
 8004994:	61bb      	str	r3, [r7, #24]
 8004996:	69bb      	ldr	r3, [r7, #24]
 8004998:	e150      	b.n	8004c3c <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800499a:	2300      	movs	r3, #0
 800499c:	617b      	str	r3, [r7, #20]
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	695b      	ldr	r3, [r3, #20]
 80049a4:	617b      	str	r3, [r7, #20]
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	699b      	ldr	r3, [r3, #24]
 80049ac:	617b      	str	r3, [r7, #20]
 80049ae:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80049b0:	e144      	b.n	8004c3c <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049b6:	2b03      	cmp	r3, #3
 80049b8:	f200 80f1 	bhi.w	8004b9e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049c0:	2b01      	cmp	r3, #1
 80049c2:	d123      	bne.n	8004a0c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80049c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049c6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80049c8:	68f8      	ldr	r0, [r7, #12]
 80049ca:	f000 fc79 	bl	80052c0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80049ce:	4603      	mov	r3, r0
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d001      	beq.n	80049d8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80049d4:	2301      	movs	r3, #1
 80049d6:	e145      	b.n	8004c64 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	691a      	ldr	r2, [r3, #16]
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049e2:	b2d2      	uxtb	r2, r2
 80049e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049ea:	1c5a      	adds	r2, r3, #1
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049f4:	3b01      	subs	r3, #1
 80049f6:	b29a      	uxth	r2, r3
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a00:	b29b      	uxth	r3, r3
 8004a02:	3b01      	subs	r3, #1
 8004a04:	b29a      	uxth	r2, r3
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004a0a:	e117      	b.n	8004c3c <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a10:	2b02      	cmp	r3, #2
 8004a12:	d14e      	bne.n	8004ab2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004a14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a16:	9300      	str	r3, [sp, #0]
 8004a18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	4906      	ldr	r1, [pc, #24]	@ (8004a38 <HAL_I2C_Mem_Read+0x22c>)
 8004a1e:	68f8      	ldr	r0, [r7, #12]
 8004a20:	f000 faa4 	bl	8004f6c <I2C_WaitOnFlagUntilTimeout>
 8004a24:	4603      	mov	r3, r0
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d008      	beq.n	8004a3c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	e11a      	b.n	8004c64 <HAL_I2C_Mem_Read+0x458>
 8004a2e:	bf00      	nop
 8004a30:	00100002 	.word	0x00100002
 8004a34:	ffff0000 	.word	0xffff0000
 8004a38:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	681a      	ldr	r2, [r3, #0]
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a4a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	691a      	ldr	r2, [r3, #16]
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a56:	b2d2      	uxtb	r2, r2
 8004a58:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a5e:	1c5a      	adds	r2, r3, #1
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a68:	3b01      	subs	r3, #1
 8004a6a:	b29a      	uxth	r2, r3
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a74:	b29b      	uxth	r3, r3
 8004a76:	3b01      	subs	r3, #1
 8004a78:	b29a      	uxth	r2, r3
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	691a      	ldr	r2, [r3, #16]
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a88:	b2d2      	uxtb	r2, r2
 8004a8a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a90:	1c5a      	adds	r2, r3, #1
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a9a:	3b01      	subs	r3, #1
 8004a9c:	b29a      	uxth	r2, r3
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004aa6:	b29b      	uxth	r3, r3
 8004aa8:	3b01      	subs	r3, #1
 8004aaa:	b29a      	uxth	r2, r3
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004ab0:	e0c4      	b.n	8004c3c <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004ab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ab4:	9300      	str	r3, [sp, #0]
 8004ab6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ab8:	2200      	movs	r2, #0
 8004aba:	496c      	ldr	r1, [pc, #432]	@ (8004c6c <HAL_I2C_Mem_Read+0x460>)
 8004abc:	68f8      	ldr	r0, [r7, #12]
 8004abe:	f000 fa55 	bl	8004f6c <I2C_WaitOnFlagUntilTimeout>
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d001      	beq.n	8004acc <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004ac8:	2301      	movs	r3, #1
 8004aca:	e0cb      	b.n	8004c64 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	681a      	ldr	r2, [r3, #0]
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ada:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	691a      	ldr	r2, [r3, #16]
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ae6:	b2d2      	uxtb	r2, r2
 8004ae8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aee:	1c5a      	adds	r2, r3, #1
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004af8:	3b01      	subs	r3, #1
 8004afa:	b29a      	uxth	r2, r3
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b04:	b29b      	uxth	r3, r3
 8004b06:	3b01      	subs	r3, #1
 8004b08:	b29a      	uxth	r2, r3
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b10:	9300      	str	r3, [sp, #0]
 8004b12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b14:	2200      	movs	r2, #0
 8004b16:	4955      	ldr	r1, [pc, #340]	@ (8004c6c <HAL_I2C_Mem_Read+0x460>)
 8004b18:	68f8      	ldr	r0, [r7, #12]
 8004b1a:	f000 fa27 	bl	8004f6c <I2C_WaitOnFlagUntilTimeout>
 8004b1e:	4603      	mov	r3, r0
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d001      	beq.n	8004b28 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004b24:	2301      	movs	r3, #1
 8004b26:	e09d      	b.n	8004c64 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	681a      	ldr	r2, [r3, #0]
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b36:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	691a      	ldr	r2, [r3, #16]
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b42:	b2d2      	uxtb	r2, r2
 8004b44:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b4a:	1c5a      	adds	r2, r3, #1
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b54:	3b01      	subs	r3, #1
 8004b56:	b29a      	uxth	r2, r3
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b60:	b29b      	uxth	r3, r3
 8004b62:	3b01      	subs	r3, #1
 8004b64:	b29a      	uxth	r2, r3
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	691a      	ldr	r2, [r3, #16]
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b74:	b2d2      	uxtb	r2, r2
 8004b76:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b7c:	1c5a      	adds	r2, r3, #1
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b86:	3b01      	subs	r3, #1
 8004b88:	b29a      	uxth	r2, r3
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b92:	b29b      	uxth	r3, r3
 8004b94:	3b01      	subs	r3, #1
 8004b96:	b29a      	uxth	r2, r3
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004b9c:	e04e      	b.n	8004c3c <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ba0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004ba2:	68f8      	ldr	r0, [r7, #12]
 8004ba4:	f000 fb8c 	bl	80052c0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004ba8:	4603      	mov	r3, r0
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d001      	beq.n	8004bb2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004bae:	2301      	movs	r3, #1
 8004bb0:	e058      	b.n	8004c64 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	691a      	ldr	r2, [r3, #16]
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bbc:	b2d2      	uxtb	r2, r2
 8004bbe:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bc4:	1c5a      	adds	r2, r3, #1
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bce:	3b01      	subs	r3, #1
 8004bd0:	b29a      	uxth	r2, r3
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bda:	b29b      	uxth	r3, r3
 8004bdc:	3b01      	subs	r3, #1
 8004bde:	b29a      	uxth	r2, r3
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	695b      	ldr	r3, [r3, #20]
 8004bea:	f003 0304 	and.w	r3, r3, #4
 8004bee:	2b04      	cmp	r3, #4
 8004bf0:	d124      	bne.n	8004c3c <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bf6:	2b03      	cmp	r3, #3
 8004bf8:	d107      	bne.n	8004c0a <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	681a      	ldr	r2, [r3, #0]
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c08:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	691a      	ldr	r2, [r3, #16]
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c14:	b2d2      	uxtb	r2, r2
 8004c16:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c1c:	1c5a      	adds	r2, r3, #1
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c26:	3b01      	subs	r3, #1
 8004c28:	b29a      	uxth	r2, r3
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c32:	b29b      	uxth	r3, r3
 8004c34:	3b01      	subs	r3, #1
 8004c36:	b29a      	uxth	r2, r3
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	f47f aeb6 	bne.w	80049b2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	2220      	movs	r2, #32
 8004c4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	2200      	movs	r2, #0
 8004c52:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	2200      	movs	r2, #0
 8004c5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004c5e:	2300      	movs	r3, #0
 8004c60:	e000      	b.n	8004c64 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004c62:	2302      	movs	r3, #2
  }
}
 8004c64:	4618      	mov	r0, r3
 8004c66:	3728      	adds	r7, #40	@ 0x28
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	bd80      	pop	{r7, pc}
 8004c6c:	00010004 	.word	0x00010004

08004c70 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b088      	sub	sp, #32
 8004c74:	af02      	add	r7, sp, #8
 8004c76:	60f8      	str	r0, [r7, #12]
 8004c78:	4608      	mov	r0, r1
 8004c7a:	4611      	mov	r1, r2
 8004c7c:	461a      	mov	r2, r3
 8004c7e:	4603      	mov	r3, r0
 8004c80:	817b      	strh	r3, [r7, #10]
 8004c82:	460b      	mov	r3, r1
 8004c84:	813b      	strh	r3, [r7, #8]
 8004c86:	4613      	mov	r3, r2
 8004c88:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	681a      	ldr	r2, [r3, #0]
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004c98:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c9c:	9300      	str	r3, [sp, #0]
 8004c9e:	6a3b      	ldr	r3, [r7, #32]
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004ca6:	68f8      	ldr	r0, [r7, #12]
 8004ca8:	f000 f960 	bl	8004f6c <I2C_WaitOnFlagUntilTimeout>
 8004cac:	4603      	mov	r3, r0
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d00d      	beq.n	8004cce <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cbc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004cc0:	d103      	bne.n	8004cca <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004cc8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004cca:	2303      	movs	r3, #3
 8004ccc:	e05f      	b.n	8004d8e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004cce:	897b      	ldrh	r3, [r7, #10]
 8004cd0:	b2db      	uxtb	r3, r3
 8004cd2:	461a      	mov	r2, r3
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004cdc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ce0:	6a3a      	ldr	r2, [r7, #32]
 8004ce2:	492d      	ldr	r1, [pc, #180]	@ (8004d98 <I2C_RequestMemoryWrite+0x128>)
 8004ce4:	68f8      	ldr	r0, [r7, #12]
 8004ce6:	f000 f9bb 	bl	8005060 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004cea:	4603      	mov	r3, r0
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d001      	beq.n	8004cf4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004cf0:	2301      	movs	r3, #1
 8004cf2:	e04c      	b.n	8004d8e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	617b      	str	r3, [r7, #20]
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	695b      	ldr	r3, [r3, #20]
 8004cfe:	617b      	str	r3, [r7, #20]
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	699b      	ldr	r3, [r3, #24]
 8004d06:	617b      	str	r3, [r7, #20]
 8004d08:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d0c:	6a39      	ldr	r1, [r7, #32]
 8004d0e:	68f8      	ldr	r0, [r7, #12]
 8004d10:	f000 fa46 	bl	80051a0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004d14:	4603      	mov	r3, r0
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d00d      	beq.n	8004d36 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d1e:	2b04      	cmp	r3, #4
 8004d20:	d107      	bne.n	8004d32 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	681a      	ldr	r2, [r3, #0]
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d30:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004d32:	2301      	movs	r3, #1
 8004d34:	e02b      	b.n	8004d8e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004d36:	88fb      	ldrh	r3, [r7, #6]
 8004d38:	2b01      	cmp	r3, #1
 8004d3a:	d105      	bne.n	8004d48 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004d3c:	893b      	ldrh	r3, [r7, #8]
 8004d3e:	b2da      	uxtb	r2, r3
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	611a      	str	r2, [r3, #16]
 8004d46:	e021      	b.n	8004d8c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004d48:	893b      	ldrh	r3, [r7, #8]
 8004d4a:	0a1b      	lsrs	r3, r3, #8
 8004d4c:	b29b      	uxth	r3, r3
 8004d4e:	b2da      	uxtb	r2, r3
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d58:	6a39      	ldr	r1, [r7, #32]
 8004d5a:	68f8      	ldr	r0, [r7, #12]
 8004d5c:	f000 fa20 	bl	80051a0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004d60:	4603      	mov	r3, r0
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d00d      	beq.n	8004d82 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d6a:	2b04      	cmp	r3, #4
 8004d6c:	d107      	bne.n	8004d7e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	681a      	ldr	r2, [r3, #0]
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d7c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004d7e:	2301      	movs	r3, #1
 8004d80:	e005      	b.n	8004d8e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004d82:	893b      	ldrh	r3, [r7, #8]
 8004d84:	b2da      	uxtb	r2, r3
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004d8c:	2300      	movs	r3, #0
}
 8004d8e:	4618      	mov	r0, r3
 8004d90:	3718      	adds	r7, #24
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bd80      	pop	{r7, pc}
 8004d96:	bf00      	nop
 8004d98:	00010002 	.word	0x00010002

08004d9c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b088      	sub	sp, #32
 8004da0:	af02      	add	r7, sp, #8
 8004da2:	60f8      	str	r0, [r7, #12]
 8004da4:	4608      	mov	r0, r1
 8004da6:	4611      	mov	r1, r2
 8004da8:	461a      	mov	r2, r3
 8004daa:	4603      	mov	r3, r0
 8004dac:	817b      	strh	r3, [r7, #10]
 8004dae:	460b      	mov	r3, r1
 8004db0:	813b      	strh	r3, [r7, #8]
 8004db2:	4613      	mov	r3, r2
 8004db4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	681a      	ldr	r2, [r3, #0]
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004dc4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	681a      	ldr	r2, [r3, #0]
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004dd4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dd8:	9300      	str	r3, [sp, #0]
 8004dda:	6a3b      	ldr	r3, [r7, #32]
 8004ddc:	2200      	movs	r2, #0
 8004dde:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004de2:	68f8      	ldr	r0, [r7, #12]
 8004de4:	f000 f8c2 	bl	8004f6c <I2C_WaitOnFlagUntilTimeout>
 8004de8:	4603      	mov	r3, r0
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d00d      	beq.n	8004e0a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004df8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004dfc:	d103      	bne.n	8004e06 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004e04:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004e06:	2303      	movs	r3, #3
 8004e08:	e0aa      	b.n	8004f60 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004e0a:	897b      	ldrh	r3, [r7, #10]
 8004e0c:	b2db      	uxtb	r3, r3
 8004e0e:	461a      	mov	r2, r3
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004e18:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e1c:	6a3a      	ldr	r2, [r7, #32]
 8004e1e:	4952      	ldr	r1, [pc, #328]	@ (8004f68 <I2C_RequestMemoryRead+0x1cc>)
 8004e20:	68f8      	ldr	r0, [r7, #12]
 8004e22:	f000 f91d 	bl	8005060 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004e26:	4603      	mov	r3, r0
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d001      	beq.n	8004e30 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	e097      	b.n	8004f60 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e30:	2300      	movs	r3, #0
 8004e32:	617b      	str	r3, [r7, #20]
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	695b      	ldr	r3, [r3, #20]
 8004e3a:	617b      	str	r3, [r7, #20]
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	699b      	ldr	r3, [r3, #24]
 8004e42:	617b      	str	r3, [r7, #20]
 8004e44:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e48:	6a39      	ldr	r1, [r7, #32]
 8004e4a:	68f8      	ldr	r0, [r7, #12]
 8004e4c:	f000 f9a8 	bl	80051a0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004e50:	4603      	mov	r3, r0
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d00d      	beq.n	8004e72 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e5a:	2b04      	cmp	r3, #4
 8004e5c:	d107      	bne.n	8004e6e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	681a      	ldr	r2, [r3, #0]
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e6c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004e6e:	2301      	movs	r3, #1
 8004e70:	e076      	b.n	8004f60 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004e72:	88fb      	ldrh	r3, [r7, #6]
 8004e74:	2b01      	cmp	r3, #1
 8004e76:	d105      	bne.n	8004e84 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004e78:	893b      	ldrh	r3, [r7, #8]
 8004e7a:	b2da      	uxtb	r2, r3
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	611a      	str	r2, [r3, #16]
 8004e82:	e021      	b.n	8004ec8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004e84:	893b      	ldrh	r3, [r7, #8]
 8004e86:	0a1b      	lsrs	r3, r3, #8
 8004e88:	b29b      	uxth	r3, r3
 8004e8a:	b2da      	uxtb	r2, r3
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e94:	6a39      	ldr	r1, [r7, #32]
 8004e96:	68f8      	ldr	r0, [r7, #12]
 8004e98:	f000 f982 	bl	80051a0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004e9c:	4603      	mov	r3, r0
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d00d      	beq.n	8004ebe <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ea6:	2b04      	cmp	r3, #4
 8004ea8:	d107      	bne.n	8004eba <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	681a      	ldr	r2, [r3, #0]
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004eb8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004eba:	2301      	movs	r3, #1
 8004ebc:	e050      	b.n	8004f60 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004ebe:	893b      	ldrh	r3, [r7, #8]
 8004ec0:	b2da      	uxtb	r2, r3
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ec8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004eca:	6a39      	ldr	r1, [r7, #32]
 8004ecc:	68f8      	ldr	r0, [r7, #12]
 8004ece:	f000 f967 	bl	80051a0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004ed2:	4603      	mov	r3, r0
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d00d      	beq.n	8004ef4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004edc:	2b04      	cmp	r3, #4
 8004ede:	d107      	bne.n	8004ef0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	681a      	ldr	r2, [r3, #0]
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004eee:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004ef0:	2301      	movs	r3, #1
 8004ef2:	e035      	b.n	8004f60 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	681a      	ldr	r2, [r3, #0]
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004f02:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004f04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f06:	9300      	str	r3, [sp, #0]
 8004f08:	6a3b      	ldr	r3, [r7, #32]
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004f10:	68f8      	ldr	r0, [r7, #12]
 8004f12:	f000 f82b 	bl	8004f6c <I2C_WaitOnFlagUntilTimeout>
 8004f16:	4603      	mov	r3, r0
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d00d      	beq.n	8004f38 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f26:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f2a:	d103      	bne.n	8004f34 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004f32:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004f34:	2303      	movs	r3, #3
 8004f36:	e013      	b.n	8004f60 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004f38:	897b      	ldrh	r3, [r7, #10]
 8004f3a:	b2db      	uxtb	r3, r3
 8004f3c:	f043 0301 	orr.w	r3, r3, #1
 8004f40:	b2da      	uxtb	r2, r3
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004f48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f4a:	6a3a      	ldr	r2, [r7, #32]
 8004f4c:	4906      	ldr	r1, [pc, #24]	@ (8004f68 <I2C_RequestMemoryRead+0x1cc>)
 8004f4e:	68f8      	ldr	r0, [r7, #12]
 8004f50:	f000 f886 	bl	8005060 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004f54:	4603      	mov	r3, r0
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d001      	beq.n	8004f5e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	e000      	b.n	8004f60 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004f5e:	2300      	movs	r3, #0
}
 8004f60:	4618      	mov	r0, r3
 8004f62:	3718      	adds	r7, #24
 8004f64:	46bd      	mov	sp, r7
 8004f66:	bd80      	pop	{r7, pc}
 8004f68:	00010002 	.word	0x00010002

08004f6c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b084      	sub	sp, #16
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	60f8      	str	r0, [r7, #12]
 8004f74:	60b9      	str	r1, [r7, #8]
 8004f76:	603b      	str	r3, [r7, #0]
 8004f78:	4613      	mov	r3, r2
 8004f7a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004f7c:	e048      	b.n	8005010 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004f84:	d044      	beq.n	8005010 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f86:	f7fe fb45 	bl	8003614 <HAL_GetTick>
 8004f8a:	4602      	mov	r2, r0
 8004f8c:	69bb      	ldr	r3, [r7, #24]
 8004f8e:	1ad3      	subs	r3, r2, r3
 8004f90:	683a      	ldr	r2, [r7, #0]
 8004f92:	429a      	cmp	r2, r3
 8004f94:	d302      	bcc.n	8004f9c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d139      	bne.n	8005010 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004f9c:	68bb      	ldr	r3, [r7, #8]
 8004f9e:	0c1b      	lsrs	r3, r3, #16
 8004fa0:	b2db      	uxtb	r3, r3
 8004fa2:	2b01      	cmp	r3, #1
 8004fa4:	d10d      	bne.n	8004fc2 <I2C_WaitOnFlagUntilTimeout+0x56>
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	695b      	ldr	r3, [r3, #20]
 8004fac:	43da      	mvns	r2, r3
 8004fae:	68bb      	ldr	r3, [r7, #8]
 8004fb0:	4013      	ands	r3, r2
 8004fb2:	b29b      	uxth	r3, r3
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	bf0c      	ite	eq
 8004fb8:	2301      	moveq	r3, #1
 8004fba:	2300      	movne	r3, #0
 8004fbc:	b2db      	uxtb	r3, r3
 8004fbe:	461a      	mov	r2, r3
 8004fc0:	e00c      	b.n	8004fdc <I2C_WaitOnFlagUntilTimeout+0x70>
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	699b      	ldr	r3, [r3, #24]
 8004fc8:	43da      	mvns	r2, r3
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	4013      	ands	r3, r2
 8004fce:	b29b      	uxth	r3, r3
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	bf0c      	ite	eq
 8004fd4:	2301      	moveq	r3, #1
 8004fd6:	2300      	movne	r3, #0
 8004fd8:	b2db      	uxtb	r3, r3
 8004fda:	461a      	mov	r2, r3
 8004fdc:	79fb      	ldrb	r3, [r7, #7]
 8004fde:	429a      	cmp	r2, r3
 8004fe0:	d116      	bne.n	8005010 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	2220      	movs	r2, #32
 8004fec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ffc:	f043 0220 	orr.w	r2, r3, #32
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	2200      	movs	r2, #0
 8005008:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800500c:	2301      	movs	r3, #1
 800500e:	e023      	b.n	8005058 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005010:	68bb      	ldr	r3, [r7, #8]
 8005012:	0c1b      	lsrs	r3, r3, #16
 8005014:	b2db      	uxtb	r3, r3
 8005016:	2b01      	cmp	r3, #1
 8005018:	d10d      	bne.n	8005036 <I2C_WaitOnFlagUntilTimeout+0xca>
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	695b      	ldr	r3, [r3, #20]
 8005020:	43da      	mvns	r2, r3
 8005022:	68bb      	ldr	r3, [r7, #8]
 8005024:	4013      	ands	r3, r2
 8005026:	b29b      	uxth	r3, r3
 8005028:	2b00      	cmp	r3, #0
 800502a:	bf0c      	ite	eq
 800502c:	2301      	moveq	r3, #1
 800502e:	2300      	movne	r3, #0
 8005030:	b2db      	uxtb	r3, r3
 8005032:	461a      	mov	r2, r3
 8005034:	e00c      	b.n	8005050 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	699b      	ldr	r3, [r3, #24]
 800503c:	43da      	mvns	r2, r3
 800503e:	68bb      	ldr	r3, [r7, #8]
 8005040:	4013      	ands	r3, r2
 8005042:	b29b      	uxth	r3, r3
 8005044:	2b00      	cmp	r3, #0
 8005046:	bf0c      	ite	eq
 8005048:	2301      	moveq	r3, #1
 800504a:	2300      	movne	r3, #0
 800504c:	b2db      	uxtb	r3, r3
 800504e:	461a      	mov	r2, r3
 8005050:	79fb      	ldrb	r3, [r7, #7]
 8005052:	429a      	cmp	r2, r3
 8005054:	d093      	beq.n	8004f7e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005056:	2300      	movs	r3, #0
}
 8005058:	4618      	mov	r0, r3
 800505a:	3710      	adds	r7, #16
 800505c:	46bd      	mov	sp, r7
 800505e:	bd80      	pop	{r7, pc}

08005060 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b084      	sub	sp, #16
 8005064:	af00      	add	r7, sp, #0
 8005066:	60f8      	str	r0, [r7, #12]
 8005068:	60b9      	str	r1, [r7, #8]
 800506a:	607a      	str	r2, [r7, #4]
 800506c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800506e:	e071      	b.n	8005154 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	695b      	ldr	r3, [r3, #20]
 8005076:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800507a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800507e:	d123      	bne.n	80050c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	681a      	ldr	r2, [r3, #0]
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800508e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005098:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	2200      	movs	r2, #0
 800509e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	2220      	movs	r2, #32
 80050a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	2200      	movs	r2, #0
 80050ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050b4:	f043 0204 	orr.w	r2, r3, #4
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	2200      	movs	r2, #0
 80050c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80050c4:	2301      	movs	r3, #1
 80050c6:	e067      	b.n	8005198 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80050ce:	d041      	beq.n	8005154 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050d0:	f7fe faa0 	bl	8003614 <HAL_GetTick>
 80050d4:	4602      	mov	r2, r0
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	1ad3      	subs	r3, r2, r3
 80050da:	687a      	ldr	r2, [r7, #4]
 80050dc:	429a      	cmp	r2, r3
 80050de:	d302      	bcc.n	80050e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d136      	bne.n	8005154 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80050e6:	68bb      	ldr	r3, [r7, #8]
 80050e8:	0c1b      	lsrs	r3, r3, #16
 80050ea:	b2db      	uxtb	r3, r3
 80050ec:	2b01      	cmp	r3, #1
 80050ee:	d10c      	bne.n	800510a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	695b      	ldr	r3, [r3, #20]
 80050f6:	43da      	mvns	r2, r3
 80050f8:	68bb      	ldr	r3, [r7, #8]
 80050fa:	4013      	ands	r3, r2
 80050fc:	b29b      	uxth	r3, r3
 80050fe:	2b00      	cmp	r3, #0
 8005100:	bf14      	ite	ne
 8005102:	2301      	movne	r3, #1
 8005104:	2300      	moveq	r3, #0
 8005106:	b2db      	uxtb	r3, r3
 8005108:	e00b      	b.n	8005122 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	699b      	ldr	r3, [r3, #24]
 8005110:	43da      	mvns	r2, r3
 8005112:	68bb      	ldr	r3, [r7, #8]
 8005114:	4013      	ands	r3, r2
 8005116:	b29b      	uxth	r3, r3
 8005118:	2b00      	cmp	r3, #0
 800511a:	bf14      	ite	ne
 800511c:	2301      	movne	r3, #1
 800511e:	2300      	moveq	r3, #0
 8005120:	b2db      	uxtb	r3, r3
 8005122:	2b00      	cmp	r3, #0
 8005124:	d016      	beq.n	8005154 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	2200      	movs	r2, #0
 800512a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	2220      	movs	r2, #32
 8005130:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	2200      	movs	r2, #0
 8005138:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005140:	f043 0220 	orr.w	r2, r3, #32
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	2200      	movs	r2, #0
 800514c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005150:	2301      	movs	r3, #1
 8005152:	e021      	b.n	8005198 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005154:	68bb      	ldr	r3, [r7, #8]
 8005156:	0c1b      	lsrs	r3, r3, #16
 8005158:	b2db      	uxtb	r3, r3
 800515a:	2b01      	cmp	r3, #1
 800515c:	d10c      	bne.n	8005178 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	695b      	ldr	r3, [r3, #20]
 8005164:	43da      	mvns	r2, r3
 8005166:	68bb      	ldr	r3, [r7, #8]
 8005168:	4013      	ands	r3, r2
 800516a:	b29b      	uxth	r3, r3
 800516c:	2b00      	cmp	r3, #0
 800516e:	bf14      	ite	ne
 8005170:	2301      	movne	r3, #1
 8005172:	2300      	moveq	r3, #0
 8005174:	b2db      	uxtb	r3, r3
 8005176:	e00b      	b.n	8005190 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	699b      	ldr	r3, [r3, #24]
 800517e:	43da      	mvns	r2, r3
 8005180:	68bb      	ldr	r3, [r7, #8]
 8005182:	4013      	ands	r3, r2
 8005184:	b29b      	uxth	r3, r3
 8005186:	2b00      	cmp	r3, #0
 8005188:	bf14      	ite	ne
 800518a:	2301      	movne	r3, #1
 800518c:	2300      	moveq	r3, #0
 800518e:	b2db      	uxtb	r3, r3
 8005190:	2b00      	cmp	r3, #0
 8005192:	f47f af6d 	bne.w	8005070 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8005196:	2300      	movs	r3, #0
}
 8005198:	4618      	mov	r0, r3
 800519a:	3710      	adds	r7, #16
 800519c:	46bd      	mov	sp, r7
 800519e:	bd80      	pop	{r7, pc}

080051a0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b084      	sub	sp, #16
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	60f8      	str	r0, [r7, #12]
 80051a8:	60b9      	str	r1, [r7, #8]
 80051aa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80051ac:	e034      	b.n	8005218 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80051ae:	68f8      	ldr	r0, [r7, #12]
 80051b0:	f000 f8e3 	bl	800537a <I2C_IsAcknowledgeFailed>
 80051b4:	4603      	mov	r3, r0
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d001      	beq.n	80051be <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80051ba:	2301      	movs	r3, #1
 80051bc:	e034      	b.n	8005228 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80051be:	68bb      	ldr	r3, [r7, #8]
 80051c0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80051c4:	d028      	beq.n	8005218 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051c6:	f7fe fa25 	bl	8003614 <HAL_GetTick>
 80051ca:	4602      	mov	r2, r0
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	1ad3      	subs	r3, r2, r3
 80051d0:	68ba      	ldr	r2, [r7, #8]
 80051d2:	429a      	cmp	r2, r3
 80051d4:	d302      	bcc.n	80051dc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80051d6:	68bb      	ldr	r3, [r7, #8]
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d11d      	bne.n	8005218 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	695b      	ldr	r3, [r3, #20]
 80051e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051e6:	2b80      	cmp	r3, #128	@ 0x80
 80051e8:	d016      	beq.n	8005218 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	2200      	movs	r2, #0
 80051ee:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	2220      	movs	r2, #32
 80051f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	2200      	movs	r2, #0
 80051fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005204:	f043 0220 	orr.w	r2, r3, #32
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	2200      	movs	r2, #0
 8005210:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005214:	2301      	movs	r3, #1
 8005216:	e007      	b.n	8005228 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	695b      	ldr	r3, [r3, #20]
 800521e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005222:	2b80      	cmp	r3, #128	@ 0x80
 8005224:	d1c3      	bne.n	80051ae <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005226:	2300      	movs	r3, #0
}
 8005228:	4618      	mov	r0, r3
 800522a:	3710      	adds	r7, #16
 800522c:	46bd      	mov	sp, r7
 800522e:	bd80      	pop	{r7, pc}

08005230 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005230:	b580      	push	{r7, lr}
 8005232:	b084      	sub	sp, #16
 8005234:	af00      	add	r7, sp, #0
 8005236:	60f8      	str	r0, [r7, #12]
 8005238:	60b9      	str	r1, [r7, #8]
 800523a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800523c:	e034      	b.n	80052a8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800523e:	68f8      	ldr	r0, [r7, #12]
 8005240:	f000 f89b 	bl	800537a <I2C_IsAcknowledgeFailed>
 8005244:	4603      	mov	r3, r0
 8005246:	2b00      	cmp	r3, #0
 8005248:	d001      	beq.n	800524e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800524a:	2301      	movs	r3, #1
 800524c:	e034      	b.n	80052b8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800524e:	68bb      	ldr	r3, [r7, #8]
 8005250:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005254:	d028      	beq.n	80052a8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005256:	f7fe f9dd 	bl	8003614 <HAL_GetTick>
 800525a:	4602      	mov	r2, r0
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	1ad3      	subs	r3, r2, r3
 8005260:	68ba      	ldr	r2, [r7, #8]
 8005262:	429a      	cmp	r2, r3
 8005264:	d302      	bcc.n	800526c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005266:	68bb      	ldr	r3, [r7, #8]
 8005268:	2b00      	cmp	r3, #0
 800526a:	d11d      	bne.n	80052a8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	695b      	ldr	r3, [r3, #20]
 8005272:	f003 0304 	and.w	r3, r3, #4
 8005276:	2b04      	cmp	r3, #4
 8005278:	d016      	beq.n	80052a8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	2200      	movs	r2, #0
 800527e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	2220      	movs	r2, #32
 8005284:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	2200      	movs	r2, #0
 800528c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005294:	f043 0220 	orr.w	r2, r3, #32
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	2200      	movs	r2, #0
 80052a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80052a4:	2301      	movs	r3, #1
 80052a6:	e007      	b.n	80052b8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	695b      	ldr	r3, [r3, #20]
 80052ae:	f003 0304 	and.w	r3, r3, #4
 80052b2:	2b04      	cmp	r3, #4
 80052b4:	d1c3      	bne.n	800523e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80052b6:	2300      	movs	r3, #0
}
 80052b8:	4618      	mov	r0, r3
 80052ba:	3710      	adds	r7, #16
 80052bc:	46bd      	mov	sp, r7
 80052be:	bd80      	pop	{r7, pc}

080052c0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b084      	sub	sp, #16
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	60f8      	str	r0, [r7, #12]
 80052c8:	60b9      	str	r1, [r7, #8]
 80052ca:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80052cc:	e049      	b.n	8005362 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	695b      	ldr	r3, [r3, #20]
 80052d4:	f003 0310 	and.w	r3, r3, #16
 80052d8:	2b10      	cmp	r3, #16
 80052da:	d119      	bne.n	8005310 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f06f 0210 	mvn.w	r2, #16
 80052e4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	2200      	movs	r2, #0
 80052ea:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	2220      	movs	r2, #32
 80052f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	2200      	movs	r2, #0
 80052f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	2200      	movs	r2, #0
 8005308:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800530c:	2301      	movs	r3, #1
 800530e:	e030      	b.n	8005372 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005310:	f7fe f980 	bl	8003614 <HAL_GetTick>
 8005314:	4602      	mov	r2, r0
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	1ad3      	subs	r3, r2, r3
 800531a:	68ba      	ldr	r2, [r7, #8]
 800531c:	429a      	cmp	r2, r3
 800531e:	d302      	bcc.n	8005326 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005320:	68bb      	ldr	r3, [r7, #8]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d11d      	bne.n	8005362 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	695b      	ldr	r3, [r3, #20]
 800532c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005330:	2b40      	cmp	r3, #64	@ 0x40
 8005332:	d016      	beq.n	8005362 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	2200      	movs	r2, #0
 8005338:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	2220      	movs	r2, #32
 800533e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	2200      	movs	r2, #0
 8005346:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800534e:	f043 0220 	orr.w	r2, r3, #32
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	2200      	movs	r2, #0
 800535a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800535e:	2301      	movs	r3, #1
 8005360:	e007      	b.n	8005372 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	695b      	ldr	r3, [r3, #20]
 8005368:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800536c:	2b40      	cmp	r3, #64	@ 0x40
 800536e:	d1ae      	bne.n	80052ce <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005370:	2300      	movs	r3, #0
}
 8005372:	4618      	mov	r0, r3
 8005374:	3710      	adds	r7, #16
 8005376:	46bd      	mov	sp, r7
 8005378:	bd80      	pop	{r7, pc}

0800537a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800537a:	b480      	push	{r7}
 800537c:	b083      	sub	sp, #12
 800537e:	af00      	add	r7, sp, #0
 8005380:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	695b      	ldr	r3, [r3, #20]
 8005388:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800538c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005390:	d11b      	bne.n	80053ca <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800539a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2200      	movs	r2, #0
 80053a0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2220      	movs	r2, #32
 80053a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	2200      	movs	r2, #0
 80053ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053b6:	f043 0204 	orr.w	r2, r3, #4
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	2200      	movs	r2, #0
 80053c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80053c6:	2301      	movs	r3, #1
 80053c8:	e000      	b.n	80053cc <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80053ca:	2300      	movs	r3, #0
}
 80053cc:	4618      	mov	r0, r3
 80053ce:	370c      	adds	r7, #12
 80053d0:	46bd      	mov	sp, r7
 80053d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d6:	4770      	bx	lr

080053d8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	b086      	sub	sp, #24
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d101      	bne.n	80053ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80053e6:	2301      	movs	r3, #1
 80053e8:	e267      	b.n	80058ba <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f003 0301 	and.w	r3, r3, #1
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d075      	beq.n	80054e2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80053f6:	4b88      	ldr	r3, [pc, #544]	@ (8005618 <HAL_RCC_OscConfig+0x240>)
 80053f8:	689b      	ldr	r3, [r3, #8]
 80053fa:	f003 030c 	and.w	r3, r3, #12
 80053fe:	2b04      	cmp	r3, #4
 8005400:	d00c      	beq.n	800541c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005402:	4b85      	ldr	r3, [pc, #532]	@ (8005618 <HAL_RCC_OscConfig+0x240>)
 8005404:	689b      	ldr	r3, [r3, #8]
 8005406:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800540a:	2b08      	cmp	r3, #8
 800540c:	d112      	bne.n	8005434 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800540e:	4b82      	ldr	r3, [pc, #520]	@ (8005618 <HAL_RCC_OscConfig+0x240>)
 8005410:	685b      	ldr	r3, [r3, #4]
 8005412:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005416:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800541a:	d10b      	bne.n	8005434 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800541c:	4b7e      	ldr	r3, [pc, #504]	@ (8005618 <HAL_RCC_OscConfig+0x240>)
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005424:	2b00      	cmp	r3, #0
 8005426:	d05b      	beq.n	80054e0 <HAL_RCC_OscConfig+0x108>
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	685b      	ldr	r3, [r3, #4]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d157      	bne.n	80054e0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005430:	2301      	movs	r3, #1
 8005432:	e242      	b.n	80058ba <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	685b      	ldr	r3, [r3, #4]
 8005438:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800543c:	d106      	bne.n	800544c <HAL_RCC_OscConfig+0x74>
 800543e:	4b76      	ldr	r3, [pc, #472]	@ (8005618 <HAL_RCC_OscConfig+0x240>)
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	4a75      	ldr	r2, [pc, #468]	@ (8005618 <HAL_RCC_OscConfig+0x240>)
 8005444:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005448:	6013      	str	r3, [r2, #0]
 800544a:	e01d      	b.n	8005488 <HAL_RCC_OscConfig+0xb0>
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	685b      	ldr	r3, [r3, #4]
 8005450:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005454:	d10c      	bne.n	8005470 <HAL_RCC_OscConfig+0x98>
 8005456:	4b70      	ldr	r3, [pc, #448]	@ (8005618 <HAL_RCC_OscConfig+0x240>)
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	4a6f      	ldr	r2, [pc, #444]	@ (8005618 <HAL_RCC_OscConfig+0x240>)
 800545c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005460:	6013      	str	r3, [r2, #0]
 8005462:	4b6d      	ldr	r3, [pc, #436]	@ (8005618 <HAL_RCC_OscConfig+0x240>)
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	4a6c      	ldr	r2, [pc, #432]	@ (8005618 <HAL_RCC_OscConfig+0x240>)
 8005468:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800546c:	6013      	str	r3, [r2, #0]
 800546e:	e00b      	b.n	8005488 <HAL_RCC_OscConfig+0xb0>
 8005470:	4b69      	ldr	r3, [pc, #420]	@ (8005618 <HAL_RCC_OscConfig+0x240>)
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	4a68      	ldr	r2, [pc, #416]	@ (8005618 <HAL_RCC_OscConfig+0x240>)
 8005476:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800547a:	6013      	str	r3, [r2, #0]
 800547c:	4b66      	ldr	r3, [pc, #408]	@ (8005618 <HAL_RCC_OscConfig+0x240>)
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	4a65      	ldr	r2, [pc, #404]	@ (8005618 <HAL_RCC_OscConfig+0x240>)
 8005482:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005486:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	685b      	ldr	r3, [r3, #4]
 800548c:	2b00      	cmp	r3, #0
 800548e:	d013      	beq.n	80054b8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005490:	f7fe f8c0 	bl	8003614 <HAL_GetTick>
 8005494:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005496:	e008      	b.n	80054aa <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005498:	f7fe f8bc 	bl	8003614 <HAL_GetTick>
 800549c:	4602      	mov	r2, r0
 800549e:	693b      	ldr	r3, [r7, #16]
 80054a0:	1ad3      	subs	r3, r2, r3
 80054a2:	2b64      	cmp	r3, #100	@ 0x64
 80054a4:	d901      	bls.n	80054aa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80054a6:	2303      	movs	r3, #3
 80054a8:	e207      	b.n	80058ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054aa:	4b5b      	ldr	r3, [pc, #364]	@ (8005618 <HAL_RCC_OscConfig+0x240>)
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d0f0      	beq.n	8005498 <HAL_RCC_OscConfig+0xc0>
 80054b6:	e014      	b.n	80054e2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054b8:	f7fe f8ac 	bl	8003614 <HAL_GetTick>
 80054bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80054be:	e008      	b.n	80054d2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80054c0:	f7fe f8a8 	bl	8003614 <HAL_GetTick>
 80054c4:	4602      	mov	r2, r0
 80054c6:	693b      	ldr	r3, [r7, #16]
 80054c8:	1ad3      	subs	r3, r2, r3
 80054ca:	2b64      	cmp	r3, #100	@ 0x64
 80054cc:	d901      	bls.n	80054d2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80054ce:	2303      	movs	r3, #3
 80054d0:	e1f3      	b.n	80058ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80054d2:	4b51      	ldr	r3, [pc, #324]	@ (8005618 <HAL_RCC_OscConfig+0x240>)
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d1f0      	bne.n	80054c0 <HAL_RCC_OscConfig+0xe8>
 80054de:	e000      	b.n	80054e2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80054e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f003 0302 	and.w	r3, r3, #2
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d063      	beq.n	80055b6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80054ee:	4b4a      	ldr	r3, [pc, #296]	@ (8005618 <HAL_RCC_OscConfig+0x240>)
 80054f0:	689b      	ldr	r3, [r3, #8]
 80054f2:	f003 030c 	and.w	r3, r3, #12
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d00b      	beq.n	8005512 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80054fa:	4b47      	ldr	r3, [pc, #284]	@ (8005618 <HAL_RCC_OscConfig+0x240>)
 80054fc:	689b      	ldr	r3, [r3, #8]
 80054fe:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005502:	2b08      	cmp	r3, #8
 8005504:	d11c      	bne.n	8005540 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005506:	4b44      	ldr	r3, [pc, #272]	@ (8005618 <HAL_RCC_OscConfig+0x240>)
 8005508:	685b      	ldr	r3, [r3, #4]
 800550a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800550e:	2b00      	cmp	r3, #0
 8005510:	d116      	bne.n	8005540 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005512:	4b41      	ldr	r3, [pc, #260]	@ (8005618 <HAL_RCC_OscConfig+0x240>)
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f003 0302 	and.w	r3, r3, #2
 800551a:	2b00      	cmp	r3, #0
 800551c:	d005      	beq.n	800552a <HAL_RCC_OscConfig+0x152>
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	68db      	ldr	r3, [r3, #12]
 8005522:	2b01      	cmp	r3, #1
 8005524:	d001      	beq.n	800552a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005526:	2301      	movs	r3, #1
 8005528:	e1c7      	b.n	80058ba <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800552a:	4b3b      	ldr	r3, [pc, #236]	@ (8005618 <HAL_RCC_OscConfig+0x240>)
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	691b      	ldr	r3, [r3, #16]
 8005536:	00db      	lsls	r3, r3, #3
 8005538:	4937      	ldr	r1, [pc, #220]	@ (8005618 <HAL_RCC_OscConfig+0x240>)
 800553a:	4313      	orrs	r3, r2
 800553c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800553e:	e03a      	b.n	80055b6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	68db      	ldr	r3, [r3, #12]
 8005544:	2b00      	cmp	r3, #0
 8005546:	d020      	beq.n	800558a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005548:	4b34      	ldr	r3, [pc, #208]	@ (800561c <HAL_RCC_OscConfig+0x244>)
 800554a:	2201      	movs	r2, #1
 800554c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800554e:	f7fe f861 	bl	8003614 <HAL_GetTick>
 8005552:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005554:	e008      	b.n	8005568 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005556:	f7fe f85d 	bl	8003614 <HAL_GetTick>
 800555a:	4602      	mov	r2, r0
 800555c:	693b      	ldr	r3, [r7, #16]
 800555e:	1ad3      	subs	r3, r2, r3
 8005560:	2b02      	cmp	r3, #2
 8005562:	d901      	bls.n	8005568 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005564:	2303      	movs	r3, #3
 8005566:	e1a8      	b.n	80058ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005568:	4b2b      	ldr	r3, [pc, #172]	@ (8005618 <HAL_RCC_OscConfig+0x240>)
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f003 0302 	and.w	r3, r3, #2
 8005570:	2b00      	cmp	r3, #0
 8005572:	d0f0      	beq.n	8005556 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005574:	4b28      	ldr	r3, [pc, #160]	@ (8005618 <HAL_RCC_OscConfig+0x240>)
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	691b      	ldr	r3, [r3, #16]
 8005580:	00db      	lsls	r3, r3, #3
 8005582:	4925      	ldr	r1, [pc, #148]	@ (8005618 <HAL_RCC_OscConfig+0x240>)
 8005584:	4313      	orrs	r3, r2
 8005586:	600b      	str	r3, [r1, #0]
 8005588:	e015      	b.n	80055b6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800558a:	4b24      	ldr	r3, [pc, #144]	@ (800561c <HAL_RCC_OscConfig+0x244>)
 800558c:	2200      	movs	r2, #0
 800558e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005590:	f7fe f840 	bl	8003614 <HAL_GetTick>
 8005594:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005596:	e008      	b.n	80055aa <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005598:	f7fe f83c 	bl	8003614 <HAL_GetTick>
 800559c:	4602      	mov	r2, r0
 800559e:	693b      	ldr	r3, [r7, #16]
 80055a0:	1ad3      	subs	r3, r2, r3
 80055a2:	2b02      	cmp	r3, #2
 80055a4:	d901      	bls.n	80055aa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80055a6:	2303      	movs	r3, #3
 80055a8:	e187      	b.n	80058ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80055aa:	4b1b      	ldr	r3, [pc, #108]	@ (8005618 <HAL_RCC_OscConfig+0x240>)
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f003 0302 	and.w	r3, r3, #2
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d1f0      	bne.n	8005598 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f003 0308 	and.w	r3, r3, #8
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d036      	beq.n	8005630 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	695b      	ldr	r3, [r3, #20]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d016      	beq.n	80055f8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80055ca:	4b15      	ldr	r3, [pc, #84]	@ (8005620 <HAL_RCC_OscConfig+0x248>)
 80055cc:	2201      	movs	r2, #1
 80055ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055d0:	f7fe f820 	bl	8003614 <HAL_GetTick>
 80055d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80055d6:	e008      	b.n	80055ea <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80055d8:	f7fe f81c 	bl	8003614 <HAL_GetTick>
 80055dc:	4602      	mov	r2, r0
 80055de:	693b      	ldr	r3, [r7, #16]
 80055e0:	1ad3      	subs	r3, r2, r3
 80055e2:	2b02      	cmp	r3, #2
 80055e4:	d901      	bls.n	80055ea <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80055e6:	2303      	movs	r3, #3
 80055e8:	e167      	b.n	80058ba <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80055ea:	4b0b      	ldr	r3, [pc, #44]	@ (8005618 <HAL_RCC_OscConfig+0x240>)
 80055ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055ee:	f003 0302 	and.w	r3, r3, #2
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d0f0      	beq.n	80055d8 <HAL_RCC_OscConfig+0x200>
 80055f6:	e01b      	b.n	8005630 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80055f8:	4b09      	ldr	r3, [pc, #36]	@ (8005620 <HAL_RCC_OscConfig+0x248>)
 80055fa:	2200      	movs	r2, #0
 80055fc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80055fe:	f7fe f809 	bl	8003614 <HAL_GetTick>
 8005602:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005604:	e00e      	b.n	8005624 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005606:	f7fe f805 	bl	8003614 <HAL_GetTick>
 800560a:	4602      	mov	r2, r0
 800560c:	693b      	ldr	r3, [r7, #16]
 800560e:	1ad3      	subs	r3, r2, r3
 8005610:	2b02      	cmp	r3, #2
 8005612:	d907      	bls.n	8005624 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005614:	2303      	movs	r3, #3
 8005616:	e150      	b.n	80058ba <HAL_RCC_OscConfig+0x4e2>
 8005618:	40023800 	.word	0x40023800
 800561c:	42470000 	.word	0x42470000
 8005620:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005624:	4b88      	ldr	r3, [pc, #544]	@ (8005848 <HAL_RCC_OscConfig+0x470>)
 8005626:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005628:	f003 0302 	and.w	r3, r3, #2
 800562c:	2b00      	cmp	r3, #0
 800562e:	d1ea      	bne.n	8005606 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f003 0304 	and.w	r3, r3, #4
 8005638:	2b00      	cmp	r3, #0
 800563a:	f000 8097 	beq.w	800576c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800563e:	2300      	movs	r3, #0
 8005640:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005642:	4b81      	ldr	r3, [pc, #516]	@ (8005848 <HAL_RCC_OscConfig+0x470>)
 8005644:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005646:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800564a:	2b00      	cmp	r3, #0
 800564c:	d10f      	bne.n	800566e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800564e:	2300      	movs	r3, #0
 8005650:	60bb      	str	r3, [r7, #8]
 8005652:	4b7d      	ldr	r3, [pc, #500]	@ (8005848 <HAL_RCC_OscConfig+0x470>)
 8005654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005656:	4a7c      	ldr	r2, [pc, #496]	@ (8005848 <HAL_RCC_OscConfig+0x470>)
 8005658:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800565c:	6413      	str	r3, [r2, #64]	@ 0x40
 800565e:	4b7a      	ldr	r3, [pc, #488]	@ (8005848 <HAL_RCC_OscConfig+0x470>)
 8005660:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005662:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005666:	60bb      	str	r3, [r7, #8]
 8005668:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800566a:	2301      	movs	r3, #1
 800566c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800566e:	4b77      	ldr	r3, [pc, #476]	@ (800584c <HAL_RCC_OscConfig+0x474>)
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005676:	2b00      	cmp	r3, #0
 8005678:	d118      	bne.n	80056ac <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800567a:	4b74      	ldr	r3, [pc, #464]	@ (800584c <HAL_RCC_OscConfig+0x474>)
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	4a73      	ldr	r2, [pc, #460]	@ (800584c <HAL_RCC_OscConfig+0x474>)
 8005680:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005684:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005686:	f7fd ffc5 	bl	8003614 <HAL_GetTick>
 800568a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800568c:	e008      	b.n	80056a0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800568e:	f7fd ffc1 	bl	8003614 <HAL_GetTick>
 8005692:	4602      	mov	r2, r0
 8005694:	693b      	ldr	r3, [r7, #16]
 8005696:	1ad3      	subs	r3, r2, r3
 8005698:	2b02      	cmp	r3, #2
 800569a:	d901      	bls.n	80056a0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800569c:	2303      	movs	r3, #3
 800569e:	e10c      	b.n	80058ba <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80056a0:	4b6a      	ldr	r3, [pc, #424]	@ (800584c <HAL_RCC_OscConfig+0x474>)
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d0f0      	beq.n	800568e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	689b      	ldr	r3, [r3, #8]
 80056b0:	2b01      	cmp	r3, #1
 80056b2:	d106      	bne.n	80056c2 <HAL_RCC_OscConfig+0x2ea>
 80056b4:	4b64      	ldr	r3, [pc, #400]	@ (8005848 <HAL_RCC_OscConfig+0x470>)
 80056b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056b8:	4a63      	ldr	r2, [pc, #396]	@ (8005848 <HAL_RCC_OscConfig+0x470>)
 80056ba:	f043 0301 	orr.w	r3, r3, #1
 80056be:	6713      	str	r3, [r2, #112]	@ 0x70
 80056c0:	e01c      	b.n	80056fc <HAL_RCC_OscConfig+0x324>
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	689b      	ldr	r3, [r3, #8]
 80056c6:	2b05      	cmp	r3, #5
 80056c8:	d10c      	bne.n	80056e4 <HAL_RCC_OscConfig+0x30c>
 80056ca:	4b5f      	ldr	r3, [pc, #380]	@ (8005848 <HAL_RCC_OscConfig+0x470>)
 80056cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056ce:	4a5e      	ldr	r2, [pc, #376]	@ (8005848 <HAL_RCC_OscConfig+0x470>)
 80056d0:	f043 0304 	orr.w	r3, r3, #4
 80056d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80056d6:	4b5c      	ldr	r3, [pc, #368]	@ (8005848 <HAL_RCC_OscConfig+0x470>)
 80056d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056da:	4a5b      	ldr	r2, [pc, #364]	@ (8005848 <HAL_RCC_OscConfig+0x470>)
 80056dc:	f043 0301 	orr.w	r3, r3, #1
 80056e0:	6713      	str	r3, [r2, #112]	@ 0x70
 80056e2:	e00b      	b.n	80056fc <HAL_RCC_OscConfig+0x324>
 80056e4:	4b58      	ldr	r3, [pc, #352]	@ (8005848 <HAL_RCC_OscConfig+0x470>)
 80056e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056e8:	4a57      	ldr	r2, [pc, #348]	@ (8005848 <HAL_RCC_OscConfig+0x470>)
 80056ea:	f023 0301 	bic.w	r3, r3, #1
 80056ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80056f0:	4b55      	ldr	r3, [pc, #340]	@ (8005848 <HAL_RCC_OscConfig+0x470>)
 80056f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056f4:	4a54      	ldr	r2, [pc, #336]	@ (8005848 <HAL_RCC_OscConfig+0x470>)
 80056f6:	f023 0304 	bic.w	r3, r3, #4
 80056fa:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	689b      	ldr	r3, [r3, #8]
 8005700:	2b00      	cmp	r3, #0
 8005702:	d015      	beq.n	8005730 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005704:	f7fd ff86 	bl	8003614 <HAL_GetTick>
 8005708:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800570a:	e00a      	b.n	8005722 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800570c:	f7fd ff82 	bl	8003614 <HAL_GetTick>
 8005710:	4602      	mov	r2, r0
 8005712:	693b      	ldr	r3, [r7, #16]
 8005714:	1ad3      	subs	r3, r2, r3
 8005716:	f241 3288 	movw	r2, #5000	@ 0x1388
 800571a:	4293      	cmp	r3, r2
 800571c:	d901      	bls.n	8005722 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800571e:	2303      	movs	r3, #3
 8005720:	e0cb      	b.n	80058ba <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005722:	4b49      	ldr	r3, [pc, #292]	@ (8005848 <HAL_RCC_OscConfig+0x470>)
 8005724:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005726:	f003 0302 	and.w	r3, r3, #2
 800572a:	2b00      	cmp	r3, #0
 800572c:	d0ee      	beq.n	800570c <HAL_RCC_OscConfig+0x334>
 800572e:	e014      	b.n	800575a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005730:	f7fd ff70 	bl	8003614 <HAL_GetTick>
 8005734:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005736:	e00a      	b.n	800574e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005738:	f7fd ff6c 	bl	8003614 <HAL_GetTick>
 800573c:	4602      	mov	r2, r0
 800573e:	693b      	ldr	r3, [r7, #16]
 8005740:	1ad3      	subs	r3, r2, r3
 8005742:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005746:	4293      	cmp	r3, r2
 8005748:	d901      	bls.n	800574e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800574a:	2303      	movs	r3, #3
 800574c:	e0b5      	b.n	80058ba <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800574e:	4b3e      	ldr	r3, [pc, #248]	@ (8005848 <HAL_RCC_OscConfig+0x470>)
 8005750:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005752:	f003 0302 	and.w	r3, r3, #2
 8005756:	2b00      	cmp	r3, #0
 8005758:	d1ee      	bne.n	8005738 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800575a:	7dfb      	ldrb	r3, [r7, #23]
 800575c:	2b01      	cmp	r3, #1
 800575e:	d105      	bne.n	800576c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005760:	4b39      	ldr	r3, [pc, #228]	@ (8005848 <HAL_RCC_OscConfig+0x470>)
 8005762:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005764:	4a38      	ldr	r2, [pc, #224]	@ (8005848 <HAL_RCC_OscConfig+0x470>)
 8005766:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800576a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	699b      	ldr	r3, [r3, #24]
 8005770:	2b00      	cmp	r3, #0
 8005772:	f000 80a1 	beq.w	80058b8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005776:	4b34      	ldr	r3, [pc, #208]	@ (8005848 <HAL_RCC_OscConfig+0x470>)
 8005778:	689b      	ldr	r3, [r3, #8]
 800577a:	f003 030c 	and.w	r3, r3, #12
 800577e:	2b08      	cmp	r3, #8
 8005780:	d05c      	beq.n	800583c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	699b      	ldr	r3, [r3, #24]
 8005786:	2b02      	cmp	r3, #2
 8005788:	d141      	bne.n	800580e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800578a:	4b31      	ldr	r3, [pc, #196]	@ (8005850 <HAL_RCC_OscConfig+0x478>)
 800578c:	2200      	movs	r2, #0
 800578e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005790:	f7fd ff40 	bl	8003614 <HAL_GetTick>
 8005794:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005796:	e008      	b.n	80057aa <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005798:	f7fd ff3c 	bl	8003614 <HAL_GetTick>
 800579c:	4602      	mov	r2, r0
 800579e:	693b      	ldr	r3, [r7, #16]
 80057a0:	1ad3      	subs	r3, r2, r3
 80057a2:	2b02      	cmp	r3, #2
 80057a4:	d901      	bls.n	80057aa <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80057a6:	2303      	movs	r3, #3
 80057a8:	e087      	b.n	80058ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80057aa:	4b27      	ldr	r3, [pc, #156]	@ (8005848 <HAL_RCC_OscConfig+0x470>)
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d1f0      	bne.n	8005798 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	69da      	ldr	r2, [r3, #28]
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	6a1b      	ldr	r3, [r3, #32]
 80057be:	431a      	orrs	r2, r3
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057c4:	019b      	lsls	r3, r3, #6
 80057c6:	431a      	orrs	r2, r3
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057cc:	085b      	lsrs	r3, r3, #1
 80057ce:	3b01      	subs	r3, #1
 80057d0:	041b      	lsls	r3, r3, #16
 80057d2:	431a      	orrs	r2, r3
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057d8:	061b      	lsls	r3, r3, #24
 80057da:	491b      	ldr	r1, [pc, #108]	@ (8005848 <HAL_RCC_OscConfig+0x470>)
 80057dc:	4313      	orrs	r3, r2
 80057de:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80057e0:	4b1b      	ldr	r3, [pc, #108]	@ (8005850 <HAL_RCC_OscConfig+0x478>)
 80057e2:	2201      	movs	r2, #1
 80057e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057e6:	f7fd ff15 	bl	8003614 <HAL_GetTick>
 80057ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80057ec:	e008      	b.n	8005800 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80057ee:	f7fd ff11 	bl	8003614 <HAL_GetTick>
 80057f2:	4602      	mov	r2, r0
 80057f4:	693b      	ldr	r3, [r7, #16]
 80057f6:	1ad3      	subs	r3, r2, r3
 80057f8:	2b02      	cmp	r3, #2
 80057fa:	d901      	bls.n	8005800 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80057fc:	2303      	movs	r3, #3
 80057fe:	e05c      	b.n	80058ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005800:	4b11      	ldr	r3, [pc, #68]	@ (8005848 <HAL_RCC_OscConfig+0x470>)
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005808:	2b00      	cmp	r3, #0
 800580a:	d0f0      	beq.n	80057ee <HAL_RCC_OscConfig+0x416>
 800580c:	e054      	b.n	80058b8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800580e:	4b10      	ldr	r3, [pc, #64]	@ (8005850 <HAL_RCC_OscConfig+0x478>)
 8005810:	2200      	movs	r2, #0
 8005812:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005814:	f7fd fefe 	bl	8003614 <HAL_GetTick>
 8005818:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800581a:	e008      	b.n	800582e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800581c:	f7fd fefa 	bl	8003614 <HAL_GetTick>
 8005820:	4602      	mov	r2, r0
 8005822:	693b      	ldr	r3, [r7, #16]
 8005824:	1ad3      	subs	r3, r2, r3
 8005826:	2b02      	cmp	r3, #2
 8005828:	d901      	bls.n	800582e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800582a:	2303      	movs	r3, #3
 800582c:	e045      	b.n	80058ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800582e:	4b06      	ldr	r3, [pc, #24]	@ (8005848 <HAL_RCC_OscConfig+0x470>)
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005836:	2b00      	cmp	r3, #0
 8005838:	d1f0      	bne.n	800581c <HAL_RCC_OscConfig+0x444>
 800583a:	e03d      	b.n	80058b8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	699b      	ldr	r3, [r3, #24]
 8005840:	2b01      	cmp	r3, #1
 8005842:	d107      	bne.n	8005854 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005844:	2301      	movs	r3, #1
 8005846:	e038      	b.n	80058ba <HAL_RCC_OscConfig+0x4e2>
 8005848:	40023800 	.word	0x40023800
 800584c:	40007000 	.word	0x40007000
 8005850:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005854:	4b1b      	ldr	r3, [pc, #108]	@ (80058c4 <HAL_RCC_OscConfig+0x4ec>)
 8005856:	685b      	ldr	r3, [r3, #4]
 8005858:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	699b      	ldr	r3, [r3, #24]
 800585e:	2b01      	cmp	r3, #1
 8005860:	d028      	beq.n	80058b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800586c:	429a      	cmp	r2, r3
 800586e:	d121      	bne.n	80058b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800587a:	429a      	cmp	r2, r3
 800587c:	d11a      	bne.n	80058b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800587e:	68fa      	ldr	r2, [r7, #12]
 8005880:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005884:	4013      	ands	r3, r2
 8005886:	687a      	ldr	r2, [r7, #4]
 8005888:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800588a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800588c:	4293      	cmp	r3, r2
 800588e:	d111      	bne.n	80058b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800589a:	085b      	lsrs	r3, r3, #1
 800589c:	3b01      	subs	r3, #1
 800589e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80058a0:	429a      	cmp	r2, r3
 80058a2:	d107      	bne.n	80058b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058ae:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80058b0:	429a      	cmp	r2, r3
 80058b2:	d001      	beq.n	80058b8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80058b4:	2301      	movs	r3, #1
 80058b6:	e000      	b.n	80058ba <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80058b8:	2300      	movs	r3, #0
}
 80058ba:	4618      	mov	r0, r3
 80058bc:	3718      	adds	r7, #24
 80058be:	46bd      	mov	sp, r7
 80058c0:	bd80      	pop	{r7, pc}
 80058c2:	bf00      	nop
 80058c4:	40023800 	.word	0x40023800

080058c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80058c8:	b580      	push	{r7, lr}
 80058ca:	b084      	sub	sp, #16
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]
 80058d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d101      	bne.n	80058dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80058d8:	2301      	movs	r3, #1
 80058da:	e0cc      	b.n	8005a76 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80058dc:	4b68      	ldr	r3, [pc, #416]	@ (8005a80 <HAL_RCC_ClockConfig+0x1b8>)
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f003 0307 	and.w	r3, r3, #7
 80058e4:	683a      	ldr	r2, [r7, #0]
 80058e6:	429a      	cmp	r2, r3
 80058e8:	d90c      	bls.n	8005904 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80058ea:	4b65      	ldr	r3, [pc, #404]	@ (8005a80 <HAL_RCC_ClockConfig+0x1b8>)
 80058ec:	683a      	ldr	r2, [r7, #0]
 80058ee:	b2d2      	uxtb	r2, r2
 80058f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80058f2:	4b63      	ldr	r3, [pc, #396]	@ (8005a80 <HAL_RCC_ClockConfig+0x1b8>)
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f003 0307 	and.w	r3, r3, #7
 80058fa:	683a      	ldr	r2, [r7, #0]
 80058fc:	429a      	cmp	r2, r3
 80058fe:	d001      	beq.n	8005904 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005900:	2301      	movs	r3, #1
 8005902:	e0b8      	b.n	8005a76 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f003 0302 	and.w	r3, r3, #2
 800590c:	2b00      	cmp	r3, #0
 800590e:	d020      	beq.n	8005952 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f003 0304 	and.w	r3, r3, #4
 8005918:	2b00      	cmp	r3, #0
 800591a:	d005      	beq.n	8005928 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800591c:	4b59      	ldr	r3, [pc, #356]	@ (8005a84 <HAL_RCC_ClockConfig+0x1bc>)
 800591e:	689b      	ldr	r3, [r3, #8]
 8005920:	4a58      	ldr	r2, [pc, #352]	@ (8005a84 <HAL_RCC_ClockConfig+0x1bc>)
 8005922:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005926:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f003 0308 	and.w	r3, r3, #8
 8005930:	2b00      	cmp	r3, #0
 8005932:	d005      	beq.n	8005940 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005934:	4b53      	ldr	r3, [pc, #332]	@ (8005a84 <HAL_RCC_ClockConfig+0x1bc>)
 8005936:	689b      	ldr	r3, [r3, #8]
 8005938:	4a52      	ldr	r2, [pc, #328]	@ (8005a84 <HAL_RCC_ClockConfig+0x1bc>)
 800593a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800593e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005940:	4b50      	ldr	r3, [pc, #320]	@ (8005a84 <HAL_RCC_ClockConfig+0x1bc>)
 8005942:	689b      	ldr	r3, [r3, #8]
 8005944:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	689b      	ldr	r3, [r3, #8]
 800594c:	494d      	ldr	r1, [pc, #308]	@ (8005a84 <HAL_RCC_ClockConfig+0x1bc>)
 800594e:	4313      	orrs	r3, r2
 8005950:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f003 0301 	and.w	r3, r3, #1
 800595a:	2b00      	cmp	r3, #0
 800595c:	d044      	beq.n	80059e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	685b      	ldr	r3, [r3, #4]
 8005962:	2b01      	cmp	r3, #1
 8005964:	d107      	bne.n	8005976 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005966:	4b47      	ldr	r3, [pc, #284]	@ (8005a84 <HAL_RCC_ClockConfig+0x1bc>)
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800596e:	2b00      	cmp	r3, #0
 8005970:	d119      	bne.n	80059a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005972:	2301      	movs	r3, #1
 8005974:	e07f      	b.n	8005a76 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	685b      	ldr	r3, [r3, #4]
 800597a:	2b02      	cmp	r3, #2
 800597c:	d003      	beq.n	8005986 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005982:	2b03      	cmp	r3, #3
 8005984:	d107      	bne.n	8005996 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005986:	4b3f      	ldr	r3, [pc, #252]	@ (8005a84 <HAL_RCC_ClockConfig+0x1bc>)
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800598e:	2b00      	cmp	r3, #0
 8005990:	d109      	bne.n	80059a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005992:	2301      	movs	r3, #1
 8005994:	e06f      	b.n	8005a76 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005996:	4b3b      	ldr	r3, [pc, #236]	@ (8005a84 <HAL_RCC_ClockConfig+0x1bc>)
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f003 0302 	and.w	r3, r3, #2
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d101      	bne.n	80059a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80059a2:	2301      	movs	r3, #1
 80059a4:	e067      	b.n	8005a76 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80059a6:	4b37      	ldr	r3, [pc, #220]	@ (8005a84 <HAL_RCC_ClockConfig+0x1bc>)
 80059a8:	689b      	ldr	r3, [r3, #8]
 80059aa:	f023 0203 	bic.w	r2, r3, #3
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	685b      	ldr	r3, [r3, #4]
 80059b2:	4934      	ldr	r1, [pc, #208]	@ (8005a84 <HAL_RCC_ClockConfig+0x1bc>)
 80059b4:	4313      	orrs	r3, r2
 80059b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80059b8:	f7fd fe2c 	bl	8003614 <HAL_GetTick>
 80059bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80059be:	e00a      	b.n	80059d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80059c0:	f7fd fe28 	bl	8003614 <HAL_GetTick>
 80059c4:	4602      	mov	r2, r0
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	1ad3      	subs	r3, r2, r3
 80059ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80059ce:	4293      	cmp	r3, r2
 80059d0:	d901      	bls.n	80059d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80059d2:	2303      	movs	r3, #3
 80059d4:	e04f      	b.n	8005a76 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80059d6:	4b2b      	ldr	r3, [pc, #172]	@ (8005a84 <HAL_RCC_ClockConfig+0x1bc>)
 80059d8:	689b      	ldr	r3, [r3, #8]
 80059da:	f003 020c 	and.w	r2, r3, #12
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	685b      	ldr	r3, [r3, #4]
 80059e2:	009b      	lsls	r3, r3, #2
 80059e4:	429a      	cmp	r2, r3
 80059e6:	d1eb      	bne.n	80059c0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80059e8:	4b25      	ldr	r3, [pc, #148]	@ (8005a80 <HAL_RCC_ClockConfig+0x1b8>)
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f003 0307 	and.w	r3, r3, #7
 80059f0:	683a      	ldr	r2, [r7, #0]
 80059f2:	429a      	cmp	r2, r3
 80059f4:	d20c      	bcs.n	8005a10 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80059f6:	4b22      	ldr	r3, [pc, #136]	@ (8005a80 <HAL_RCC_ClockConfig+0x1b8>)
 80059f8:	683a      	ldr	r2, [r7, #0]
 80059fa:	b2d2      	uxtb	r2, r2
 80059fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80059fe:	4b20      	ldr	r3, [pc, #128]	@ (8005a80 <HAL_RCC_ClockConfig+0x1b8>)
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f003 0307 	and.w	r3, r3, #7
 8005a06:	683a      	ldr	r2, [r7, #0]
 8005a08:	429a      	cmp	r2, r3
 8005a0a:	d001      	beq.n	8005a10 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	e032      	b.n	8005a76 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f003 0304 	and.w	r3, r3, #4
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d008      	beq.n	8005a2e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005a1c:	4b19      	ldr	r3, [pc, #100]	@ (8005a84 <HAL_RCC_ClockConfig+0x1bc>)
 8005a1e:	689b      	ldr	r3, [r3, #8]
 8005a20:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	68db      	ldr	r3, [r3, #12]
 8005a28:	4916      	ldr	r1, [pc, #88]	@ (8005a84 <HAL_RCC_ClockConfig+0x1bc>)
 8005a2a:	4313      	orrs	r3, r2
 8005a2c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f003 0308 	and.w	r3, r3, #8
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d009      	beq.n	8005a4e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005a3a:	4b12      	ldr	r3, [pc, #72]	@ (8005a84 <HAL_RCC_ClockConfig+0x1bc>)
 8005a3c:	689b      	ldr	r3, [r3, #8]
 8005a3e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	691b      	ldr	r3, [r3, #16]
 8005a46:	00db      	lsls	r3, r3, #3
 8005a48:	490e      	ldr	r1, [pc, #56]	@ (8005a84 <HAL_RCC_ClockConfig+0x1bc>)
 8005a4a:	4313      	orrs	r3, r2
 8005a4c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005a4e:	f000 f821 	bl	8005a94 <HAL_RCC_GetSysClockFreq>
 8005a52:	4602      	mov	r2, r0
 8005a54:	4b0b      	ldr	r3, [pc, #44]	@ (8005a84 <HAL_RCC_ClockConfig+0x1bc>)
 8005a56:	689b      	ldr	r3, [r3, #8]
 8005a58:	091b      	lsrs	r3, r3, #4
 8005a5a:	f003 030f 	and.w	r3, r3, #15
 8005a5e:	490a      	ldr	r1, [pc, #40]	@ (8005a88 <HAL_RCC_ClockConfig+0x1c0>)
 8005a60:	5ccb      	ldrb	r3, [r1, r3]
 8005a62:	fa22 f303 	lsr.w	r3, r2, r3
 8005a66:	4a09      	ldr	r2, [pc, #36]	@ (8005a8c <HAL_RCC_ClockConfig+0x1c4>)
 8005a68:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005a6a:	4b09      	ldr	r3, [pc, #36]	@ (8005a90 <HAL_RCC_ClockConfig+0x1c8>)
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	4618      	mov	r0, r3
 8005a70:	f7fd fd8c 	bl	800358c <HAL_InitTick>

  return HAL_OK;
 8005a74:	2300      	movs	r3, #0
}
 8005a76:	4618      	mov	r0, r3
 8005a78:	3710      	adds	r7, #16
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	bd80      	pop	{r7, pc}
 8005a7e:	bf00      	nop
 8005a80:	40023c00 	.word	0x40023c00
 8005a84:	40023800 	.word	0x40023800
 8005a88:	0801ec6c 	.word	0x0801ec6c
 8005a8c:	20000014 	.word	0x20000014
 8005a90:	20000018 	.word	0x20000018

08005a94 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005a94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005a98:	b090      	sub	sp, #64	@ 0x40
 8005a9a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8005aa8:	2300      	movs	r3, #0
 8005aaa:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005aac:	4b59      	ldr	r3, [pc, #356]	@ (8005c14 <HAL_RCC_GetSysClockFreq+0x180>)
 8005aae:	689b      	ldr	r3, [r3, #8]
 8005ab0:	f003 030c 	and.w	r3, r3, #12
 8005ab4:	2b08      	cmp	r3, #8
 8005ab6:	d00d      	beq.n	8005ad4 <HAL_RCC_GetSysClockFreq+0x40>
 8005ab8:	2b08      	cmp	r3, #8
 8005aba:	f200 80a1 	bhi.w	8005c00 <HAL_RCC_GetSysClockFreq+0x16c>
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d002      	beq.n	8005ac8 <HAL_RCC_GetSysClockFreq+0x34>
 8005ac2:	2b04      	cmp	r3, #4
 8005ac4:	d003      	beq.n	8005ace <HAL_RCC_GetSysClockFreq+0x3a>
 8005ac6:	e09b      	b.n	8005c00 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005ac8:	4b53      	ldr	r3, [pc, #332]	@ (8005c18 <HAL_RCC_GetSysClockFreq+0x184>)
 8005aca:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005acc:	e09b      	b.n	8005c06 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005ace:	4b53      	ldr	r3, [pc, #332]	@ (8005c1c <HAL_RCC_GetSysClockFreq+0x188>)
 8005ad0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005ad2:	e098      	b.n	8005c06 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005ad4:	4b4f      	ldr	r3, [pc, #316]	@ (8005c14 <HAL_RCC_GetSysClockFreq+0x180>)
 8005ad6:	685b      	ldr	r3, [r3, #4]
 8005ad8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005adc:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005ade:	4b4d      	ldr	r3, [pc, #308]	@ (8005c14 <HAL_RCC_GetSysClockFreq+0x180>)
 8005ae0:	685b      	ldr	r3, [r3, #4]
 8005ae2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d028      	beq.n	8005b3c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005aea:	4b4a      	ldr	r3, [pc, #296]	@ (8005c14 <HAL_RCC_GetSysClockFreq+0x180>)
 8005aec:	685b      	ldr	r3, [r3, #4]
 8005aee:	099b      	lsrs	r3, r3, #6
 8005af0:	2200      	movs	r2, #0
 8005af2:	623b      	str	r3, [r7, #32]
 8005af4:	627a      	str	r2, [r7, #36]	@ 0x24
 8005af6:	6a3b      	ldr	r3, [r7, #32]
 8005af8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005afc:	2100      	movs	r1, #0
 8005afe:	4b47      	ldr	r3, [pc, #284]	@ (8005c1c <HAL_RCC_GetSysClockFreq+0x188>)
 8005b00:	fb03 f201 	mul.w	r2, r3, r1
 8005b04:	2300      	movs	r3, #0
 8005b06:	fb00 f303 	mul.w	r3, r0, r3
 8005b0a:	4413      	add	r3, r2
 8005b0c:	4a43      	ldr	r2, [pc, #268]	@ (8005c1c <HAL_RCC_GetSysClockFreq+0x188>)
 8005b0e:	fba0 1202 	umull	r1, r2, r0, r2
 8005b12:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005b14:	460a      	mov	r2, r1
 8005b16:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005b18:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b1a:	4413      	add	r3, r2
 8005b1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005b1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b20:	2200      	movs	r2, #0
 8005b22:	61bb      	str	r3, [r7, #24]
 8005b24:	61fa      	str	r2, [r7, #28]
 8005b26:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005b2a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8005b2e:	f7fb f913 	bl	8000d58 <__aeabi_uldivmod>
 8005b32:	4602      	mov	r2, r0
 8005b34:	460b      	mov	r3, r1
 8005b36:	4613      	mov	r3, r2
 8005b38:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005b3a:	e053      	b.n	8005be4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005b3c:	4b35      	ldr	r3, [pc, #212]	@ (8005c14 <HAL_RCC_GetSysClockFreq+0x180>)
 8005b3e:	685b      	ldr	r3, [r3, #4]
 8005b40:	099b      	lsrs	r3, r3, #6
 8005b42:	2200      	movs	r2, #0
 8005b44:	613b      	str	r3, [r7, #16]
 8005b46:	617a      	str	r2, [r7, #20]
 8005b48:	693b      	ldr	r3, [r7, #16]
 8005b4a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005b4e:	f04f 0b00 	mov.w	fp, #0
 8005b52:	4652      	mov	r2, sl
 8005b54:	465b      	mov	r3, fp
 8005b56:	f04f 0000 	mov.w	r0, #0
 8005b5a:	f04f 0100 	mov.w	r1, #0
 8005b5e:	0159      	lsls	r1, r3, #5
 8005b60:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005b64:	0150      	lsls	r0, r2, #5
 8005b66:	4602      	mov	r2, r0
 8005b68:	460b      	mov	r3, r1
 8005b6a:	ebb2 080a 	subs.w	r8, r2, sl
 8005b6e:	eb63 090b 	sbc.w	r9, r3, fp
 8005b72:	f04f 0200 	mov.w	r2, #0
 8005b76:	f04f 0300 	mov.w	r3, #0
 8005b7a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005b7e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005b82:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005b86:	ebb2 0408 	subs.w	r4, r2, r8
 8005b8a:	eb63 0509 	sbc.w	r5, r3, r9
 8005b8e:	f04f 0200 	mov.w	r2, #0
 8005b92:	f04f 0300 	mov.w	r3, #0
 8005b96:	00eb      	lsls	r3, r5, #3
 8005b98:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005b9c:	00e2      	lsls	r2, r4, #3
 8005b9e:	4614      	mov	r4, r2
 8005ba0:	461d      	mov	r5, r3
 8005ba2:	eb14 030a 	adds.w	r3, r4, sl
 8005ba6:	603b      	str	r3, [r7, #0]
 8005ba8:	eb45 030b 	adc.w	r3, r5, fp
 8005bac:	607b      	str	r3, [r7, #4]
 8005bae:	f04f 0200 	mov.w	r2, #0
 8005bb2:	f04f 0300 	mov.w	r3, #0
 8005bb6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005bba:	4629      	mov	r1, r5
 8005bbc:	028b      	lsls	r3, r1, #10
 8005bbe:	4621      	mov	r1, r4
 8005bc0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005bc4:	4621      	mov	r1, r4
 8005bc6:	028a      	lsls	r2, r1, #10
 8005bc8:	4610      	mov	r0, r2
 8005bca:	4619      	mov	r1, r3
 8005bcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bce:	2200      	movs	r2, #0
 8005bd0:	60bb      	str	r3, [r7, #8]
 8005bd2:	60fa      	str	r2, [r7, #12]
 8005bd4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005bd8:	f7fb f8be 	bl	8000d58 <__aeabi_uldivmod>
 8005bdc:	4602      	mov	r2, r0
 8005bde:	460b      	mov	r3, r1
 8005be0:	4613      	mov	r3, r2
 8005be2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005be4:	4b0b      	ldr	r3, [pc, #44]	@ (8005c14 <HAL_RCC_GetSysClockFreq+0x180>)
 8005be6:	685b      	ldr	r3, [r3, #4]
 8005be8:	0c1b      	lsrs	r3, r3, #16
 8005bea:	f003 0303 	and.w	r3, r3, #3
 8005bee:	3301      	adds	r3, #1
 8005bf0:	005b      	lsls	r3, r3, #1
 8005bf2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8005bf4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005bf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bfc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005bfe:	e002      	b.n	8005c06 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005c00:	4b05      	ldr	r3, [pc, #20]	@ (8005c18 <HAL_RCC_GetSysClockFreq+0x184>)
 8005c02:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005c04:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005c06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8005c08:	4618      	mov	r0, r3
 8005c0a:	3740      	adds	r7, #64	@ 0x40
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005c12:	bf00      	nop
 8005c14:	40023800 	.word	0x40023800
 8005c18:	00f42400 	.word	0x00f42400
 8005c1c:	017d7840 	.word	0x017d7840

08005c20 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005c20:	b480      	push	{r7}
 8005c22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005c24:	4b03      	ldr	r3, [pc, #12]	@ (8005c34 <HAL_RCC_GetHCLKFreq+0x14>)
 8005c26:	681b      	ldr	r3, [r3, #0]
}
 8005c28:	4618      	mov	r0, r3
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c30:	4770      	bx	lr
 8005c32:	bf00      	nop
 8005c34:	20000014 	.word	0x20000014

08005c38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005c3c:	f7ff fff0 	bl	8005c20 <HAL_RCC_GetHCLKFreq>
 8005c40:	4602      	mov	r2, r0
 8005c42:	4b05      	ldr	r3, [pc, #20]	@ (8005c58 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005c44:	689b      	ldr	r3, [r3, #8]
 8005c46:	0a9b      	lsrs	r3, r3, #10
 8005c48:	f003 0307 	and.w	r3, r3, #7
 8005c4c:	4903      	ldr	r1, [pc, #12]	@ (8005c5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005c4e:	5ccb      	ldrb	r3, [r1, r3]
 8005c50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005c54:	4618      	mov	r0, r3
 8005c56:	bd80      	pop	{r7, pc}
 8005c58:	40023800 	.word	0x40023800
 8005c5c:	0801ec7c 	.word	0x0801ec7c

08005c60 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005c64:	f7ff ffdc 	bl	8005c20 <HAL_RCC_GetHCLKFreq>
 8005c68:	4602      	mov	r2, r0
 8005c6a:	4b05      	ldr	r3, [pc, #20]	@ (8005c80 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005c6c:	689b      	ldr	r3, [r3, #8]
 8005c6e:	0b5b      	lsrs	r3, r3, #13
 8005c70:	f003 0307 	and.w	r3, r3, #7
 8005c74:	4903      	ldr	r1, [pc, #12]	@ (8005c84 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005c76:	5ccb      	ldrb	r3, [r1, r3]
 8005c78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	bd80      	pop	{r7, pc}
 8005c80:	40023800 	.word	0x40023800
 8005c84:	0801ec7c 	.word	0x0801ec7c

08005c88 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005c88:	b580      	push	{r7, lr}
 8005c8a:	b082      	sub	sp, #8
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d101      	bne.n	8005c9a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005c96:	2301      	movs	r3, #1
 8005c98:	e041      	b.n	8005d1e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ca0:	b2db      	uxtb	r3, r3
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d106      	bne.n	8005cb4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	2200      	movs	r2, #0
 8005caa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005cae:	6878      	ldr	r0, [r7, #4]
 8005cb0:	f7fd f83a 	bl	8002d28 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2202      	movs	r2, #2
 8005cb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681a      	ldr	r2, [r3, #0]
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	3304      	adds	r3, #4
 8005cc4:	4619      	mov	r1, r3
 8005cc6:	4610      	mov	r0, r2
 8005cc8:	f000 fe14 	bl	80068f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	2201      	movs	r2, #1
 8005cd0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	2201      	movs	r2, #1
 8005cd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2201      	movs	r2, #1
 8005ce0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2201      	movs	r2, #1
 8005ce8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2201      	movs	r2, #1
 8005cf0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2201      	movs	r2, #1
 8005cf8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2201      	movs	r2, #1
 8005d00:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2201      	movs	r2, #1
 8005d08:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2201      	movs	r2, #1
 8005d10:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2201      	movs	r2, #1
 8005d18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005d1c:	2300      	movs	r3, #0
}
 8005d1e:	4618      	mov	r0, r3
 8005d20:	3708      	adds	r7, #8
 8005d22:	46bd      	mov	sp, r7
 8005d24:	bd80      	pop	{r7, pc}
	...

08005d28 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005d28:	b480      	push	{r7}
 8005d2a:	b085      	sub	sp, #20
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d36:	b2db      	uxtb	r3, r3
 8005d38:	2b01      	cmp	r3, #1
 8005d3a:	d001      	beq.n	8005d40 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005d3c:	2301      	movs	r3, #1
 8005d3e:	e044      	b.n	8005dca <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2202      	movs	r2, #2
 8005d44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	68da      	ldr	r2, [r3, #12]
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f042 0201 	orr.w	r2, r2, #1
 8005d56:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	4a1e      	ldr	r2, [pc, #120]	@ (8005dd8 <HAL_TIM_Base_Start_IT+0xb0>)
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d018      	beq.n	8005d94 <HAL_TIM_Base_Start_IT+0x6c>
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d6a:	d013      	beq.n	8005d94 <HAL_TIM_Base_Start_IT+0x6c>
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	4a1a      	ldr	r2, [pc, #104]	@ (8005ddc <HAL_TIM_Base_Start_IT+0xb4>)
 8005d72:	4293      	cmp	r3, r2
 8005d74:	d00e      	beq.n	8005d94 <HAL_TIM_Base_Start_IT+0x6c>
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	4a19      	ldr	r2, [pc, #100]	@ (8005de0 <HAL_TIM_Base_Start_IT+0xb8>)
 8005d7c:	4293      	cmp	r3, r2
 8005d7e:	d009      	beq.n	8005d94 <HAL_TIM_Base_Start_IT+0x6c>
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	4a17      	ldr	r2, [pc, #92]	@ (8005de4 <HAL_TIM_Base_Start_IT+0xbc>)
 8005d86:	4293      	cmp	r3, r2
 8005d88:	d004      	beq.n	8005d94 <HAL_TIM_Base_Start_IT+0x6c>
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	4a16      	ldr	r2, [pc, #88]	@ (8005de8 <HAL_TIM_Base_Start_IT+0xc0>)
 8005d90:	4293      	cmp	r3, r2
 8005d92:	d111      	bne.n	8005db8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	689b      	ldr	r3, [r3, #8]
 8005d9a:	f003 0307 	and.w	r3, r3, #7
 8005d9e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	2b06      	cmp	r3, #6
 8005da4:	d010      	beq.n	8005dc8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	681a      	ldr	r2, [r3, #0]
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f042 0201 	orr.w	r2, r2, #1
 8005db4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005db6:	e007      	b.n	8005dc8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	681a      	ldr	r2, [r3, #0]
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	f042 0201 	orr.w	r2, r2, #1
 8005dc6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005dc8:	2300      	movs	r3, #0
}
 8005dca:	4618      	mov	r0, r3
 8005dcc:	3714      	adds	r7, #20
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd4:	4770      	bx	lr
 8005dd6:	bf00      	nop
 8005dd8:	40010000 	.word	0x40010000
 8005ddc:	40000400 	.word	0x40000400
 8005de0:	40000800 	.word	0x40000800
 8005de4:	40000c00 	.word	0x40000c00
 8005de8:	40014000 	.word	0x40014000

08005dec <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005dec:	b580      	push	{r7, lr}
 8005dee:	b082      	sub	sp, #8
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d101      	bne.n	8005dfe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005dfa:	2301      	movs	r3, #1
 8005dfc:	e041      	b.n	8005e82 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005e04:	b2db      	uxtb	r3, r3
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d106      	bne.n	8005e18 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	2200      	movs	r2, #0
 8005e0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005e12:	6878      	ldr	r0, [r7, #4]
 8005e14:	f7fd f83c 	bl	8002e90 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2202      	movs	r2, #2
 8005e1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681a      	ldr	r2, [r3, #0]
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	3304      	adds	r3, #4
 8005e28:	4619      	mov	r1, r3
 8005e2a:	4610      	mov	r0, r2
 8005e2c:	f000 fd62 	bl	80068f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2201      	movs	r2, #1
 8005e34:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2201      	movs	r2, #1
 8005e3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2201      	movs	r2, #1
 8005e44:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2201      	movs	r2, #1
 8005e4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2201      	movs	r2, #1
 8005e54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2201      	movs	r2, #1
 8005e5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2201      	movs	r2, #1
 8005e64:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2201      	movs	r2, #1
 8005e6c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2201      	movs	r2, #1
 8005e74:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2201      	movs	r2, #1
 8005e7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005e80:	2300      	movs	r3, #0
}
 8005e82:	4618      	mov	r0, r3
 8005e84:	3708      	adds	r7, #8
 8005e86:	46bd      	mov	sp, r7
 8005e88:	bd80      	pop	{r7, pc}
	...

08005e8c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b084      	sub	sp, #16
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
 8005e94:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005e96:	683b      	ldr	r3, [r7, #0]
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d109      	bne.n	8005eb0 <HAL_TIM_PWM_Start+0x24>
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005ea2:	b2db      	uxtb	r3, r3
 8005ea4:	2b01      	cmp	r3, #1
 8005ea6:	bf14      	ite	ne
 8005ea8:	2301      	movne	r3, #1
 8005eaa:	2300      	moveq	r3, #0
 8005eac:	b2db      	uxtb	r3, r3
 8005eae:	e022      	b.n	8005ef6 <HAL_TIM_PWM_Start+0x6a>
 8005eb0:	683b      	ldr	r3, [r7, #0]
 8005eb2:	2b04      	cmp	r3, #4
 8005eb4:	d109      	bne.n	8005eca <HAL_TIM_PWM_Start+0x3e>
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005ebc:	b2db      	uxtb	r3, r3
 8005ebe:	2b01      	cmp	r3, #1
 8005ec0:	bf14      	ite	ne
 8005ec2:	2301      	movne	r3, #1
 8005ec4:	2300      	moveq	r3, #0
 8005ec6:	b2db      	uxtb	r3, r3
 8005ec8:	e015      	b.n	8005ef6 <HAL_TIM_PWM_Start+0x6a>
 8005eca:	683b      	ldr	r3, [r7, #0]
 8005ecc:	2b08      	cmp	r3, #8
 8005ece:	d109      	bne.n	8005ee4 <HAL_TIM_PWM_Start+0x58>
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005ed6:	b2db      	uxtb	r3, r3
 8005ed8:	2b01      	cmp	r3, #1
 8005eda:	bf14      	ite	ne
 8005edc:	2301      	movne	r3, #1
 8005ede:	2300      	moveq	r3, #0
 8005ee0:	b2db      	uxtb	r3, r3
 8005ee2:	e008      	b.n	8005ef6 <HAL_TIM_PWM_Start+0x6a>
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005eea:	b2db      	uxtb	r3, r3
 8005eec:	2b01      	cmp	r3, #1
 8005eee:	bf14      	ite	ne
 8005ef0:	2301      	movne	r3, #1
 8005ef2:	2300      	moveq	r3, #0
 8005ef4:	b2db      	uxtb	r3, r3
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d001      	beq.n	8005efe <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005efa:	2301      	movs	r3, #1
 8005efc:	e068      	b.n	8005fd0 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005efe:	683b      	ldr	r3, [r7, #0]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d104      	bne.n	8005f0e <HAL_TIM_PWM_Start+0x82>
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2202      	movs	r2, #2
 8005f08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005f0c:	e013      	b.n	8005f36 <HAL_TIM_PWM_Start+0xaa>
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	2b04      	cmp	r3, #4
 8005f12:	d104      	bne.n	8005f1e <HAL_TIM_PWM_Start+0x92>
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2202      	movs	r2, #2
 8005f18:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005f1c:	e00b      	b.n	8005f36 <HAL_TIM_PWM_Start+0xaa>
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	2b08      	cmp	r3, #8
 8005f22:	d104      	bne.n	8005f2e <HAL_TIM_PWM_Start+0xa2>
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2202      	movs	r2, #2
 8005f28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005f2c:	e003      	b.n	8005f36 <HAL_TIM_PWM_Start+0xaa>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	2202      	movs	r2, #2
 8005f32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	2201      	movs	r2, #1
 8005f3c:	6839      	ldr	r1, [r7, #0]
 8005f3e:	4618      	mov	r0, r3
 8005f40:	f000 ff84 	bl	8006e4c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	4a23      	ldr	r2, [pc, #140]	@ (8005fd8 <HAL_TIM_PWM_Start+0x14c>)
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	d107      	bne.n	8005f5e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005f5c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	4a1d      	ldr	r2, [pc, #116]	@ (8005fd8 <HAL_TIM_PWM_Start+0x14c>)
 8005f64:	4293      	cmp	r3, r2
 8005f66:	d018      	beq.n	8005f9a <HAL_TIM_PWM_Start+0x10e>
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f70:	d013      	beq.n	8005f9a <HAL_TIM_PWM_Start+0x10e>
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	4a19      	ldr	r2, [pc, #100]	@ (8005fdc <HAL_TIM_PWM_Start+0x150>)
 8005f78:	4293      	cmp	r3, r2
 8005f7a:	d00e      	beq.n	8005f9a <HAL_TIM_PWM_Start+0x10e>
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	4a17      	ldr	r2, [pc, #92]	@ (8005fe0 <HAL_TIM_PWM_Start+0x154>)
 8005f82:	4293      	cmp	r3, r2
 8005f84:	d009      	beq.n	8005f9a <HAL_TIM_PWM_Start+0x10e>
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	4a16      	ldr	r2, [pc, #88]	@ (8005fe4 <HAL_TIM_PWM_Start+0x158>)
 8005f8c:	4293      	cmp	r3, r2
 8005f8e:	d004      	beq.n	8005f9a <HAL_TIM_PWM_Start+0x10e>
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	4a14      	ldr	r2, [pc, #80]	@ (8005fe8 <HAL_TIM_PWM_Start+0x15c>)
 8005f96:	4293      	cmp	r3, r2
 8005f98:	d111      	bne.n	8005fbe <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	689b      	ldr	r3, [r3, #8]
 8005fa0:	f003 0307 	and.w	r3, r3, #7
 8005fa4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	2b06      	cmp	r3, #6
 8005faa:	d010      	beq.n	8005fce <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	681a      	ldr	r2, [r3, #0]
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f042 0201 	orr.w	r2, r2, #1
 8005fba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fbc:	e007      	b.n	8005fce <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	681a      	ldr	r2, [r3, #0]
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f042 0201 	orr.w	r2, r2, #1
 8005fcc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005fce:	2300      	movs	r3, #0
}
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	3710      	adds	r7, #16
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	bd80      	pop	{r7, pc}
 8005fd8:	40010000 	.word	0x40010000
 8005fdc:	40000400 	.word	0x40000400
 8005fe0:	40000800 	.word	0x40000800
 8005fe4:	40000c00 	.word	0x40000c00
 8005fe8:	40014000 	.word	0x40014000

08005fec <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	b086      	sub	sp, #24
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
 8005ff4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d101      	bne.n	8006000 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005ffc:	2301      	movs	r3, #1
 8005ffe:	e097      	b.n	8006130 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006006:	b2db      	uxtb	r3, r3
 8006008:	2b00      	cmp	r3, #0
 800600a:	d106      	bne.n	800601a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2200      	movs	r2, #0
 8006010:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006014:	6878      	ldr	r0, [r7, #4]
 8006016:	f7fc feaf 	bl	8002d78 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	2202      	movs	r2, #2
 800601e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	689b      	ldr	r3, [r3, #8]
 8006028:	687a      	ldr	r2, [r7, #4]
 800602a:	6812      	ldr	r2, [r2, #0]
 800602c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006030:	f023 0307 	bic.w	r3, r3, #7
 8006034:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681a      	ldr	r2, [r3, #0]
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	3304      	adds	r3, #4
 800603e:	4619      	mov	r1, r3
 8006040:	4610      	mov	r0, r2
 8006042:	f000 fc57 	bl	80068f4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	689b      	ldr	r3, [r3, #8]
 800604c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	699b      	ldr	r3, [r3, #24]
 8006054:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	6a1b      	ldr	r3, [r3, #32]
 800605c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800605e:	683b      	ldr	r3, [r7, #0]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	697a      	ldr	r2, [r7, #20]
 8006064:	4313      	orrs	r3, r2
 8006066:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006068:	693b      	ldr	r3, [r7, #16]
 800606a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800606e:	f023 0303 	bic.w	r3, r3, #3
 8006072:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006074:	683b      	ldr	r3, [r7, #0]
 8006076:	689a      	ldr	r2, [r3, #8]
 8006078:	683b      	ldr	r3, [r7, #0]
 800607a:	699b      	ldr	r3, [r3, #24]
 800607c:	021b      	lsls	r3, r3, #8
 800607e:	4313      	orrs	r3, r2
 8006080:	693a      	ldr	r2, [r7, #16]
 8006082:	4313      	orrs	r3, r2
 8006084:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006086:	693b      	ldr	r3, [r7, #16]
 8006088:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800608c:	f023 030c 	bic.w	r3, r3, #12
 8006090:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006092:	693b      	ldr	r3, [r7, #16]
 8006094:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006098:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800609c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800609e:	683b      	ldr	r3, [r7, #0]
 80060a0:	68da      	ldr	r2, [r3, #12]
 80060a2:	683b      	ldr	r3, [r7, #0]
 80060a4:	69db      	ldr	r3, [r3, #28]
 80060a6:	021b      	lsls	r3, r3, #8
 80060a8:	4313      	orrs	r3, r2
 80060aa:	693a      	ldr	r2, [r7, #16]
 80060ac:	4313      	orrs	r3, r2
 80060ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80060b0:	683b      	ldr	r3, [r7, #0]
 80060b2:	691b      	ldr	r3, [r3, #16]
 80060b4:	011a      	lsls	r2, r3, #4
 80060b6:	683b      	ldr	r3, [r7, #0]
 80060b8:	6a1b      	ldr	r3, [r3, #32]
 80060ba:	031b      	lsls	r3, r3, #12
 80060bc:	4313      	orrs	r3, r2
 80060be:	693a      	ldr	r2, [r7, #16]
 80060c0:	4313      	orrs	r3, r2
 80060c2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80060ca:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80060d2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	685a      	ldr	r2, [r3, #4]
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	695b      	ldr	r3, [r3, #20]
 80060dc:	011b      	lsls	r3, r3, #4
 80060de:	4313      	orrs	r3, r2
 80060e0:	68fa      	ldr	r2, [r7, #12]
 80060e2:	4313      	orrs	r3, r2
 80060e4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	697a      	ldr	r2, [r7, #20]
 80060ec:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	693a      	ldr	r2, [r7, #16]
 80060f4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	68fa      	ldr	r2, [r7, #12]
 80060fc:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	2201      	movs	r2, #1
 8006102:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	2201      	movs	r2, #1
 800610a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	2201      	movs	r2, #1
 8006112:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	2201      	movs	r2, #1
 800611a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	2201      	movs	r2, #1
 8006122:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	2201      	movs	r2, #1
 800612a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800612e:	2300      	movs	r3, #0
}
 8006130:	4618      	mov	r0, r3
 8006132:	3718      	adds	r7, #24
 8006134:	46bd      	mov	sp, r7
 8006136:	bd80      	pop	{r7, pc}

08006138 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006138:	b580      	push	{r7, lr}
 800613a:	b084      	sub	sp, #16
 800613c:	af00      	add	r7, sp, #0
 800613e:	6078      	str	r0, [r7, #4]
 8006140:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006148:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006150:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006158:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006160:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8006162:	683b      	ldr	r3, [r7, #0]
 8006164:	2b00      	cmp	r3, #0
 8006166:	d110      	bne.n	800618a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006168:	7bfb      	ldrb	r3, [r7, #15]
 800616a:	2b01      	cmp	r3, #1
 800616c:	d102      	bne.n	8006174 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800616e:	7b7b      	ldrb	r3, [r7, #13]
 8006170:	2b01      	cmp	r3, #1
 8006172:	d001      	beq.n	8006178 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8006174:	2301      	movs	r3, #1
 8006176:	e069      	b.n	800624c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2202      	movs	r2, #2
 800617c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2202      	movs	r2, #2
 8006184:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006188:	e031      	b.n	80061ee <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	2b04      	cmp	r3, #4
 800618e:	d110      	bne.n	80061b2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006190:	7bbb      	ldrb	r3, [r7, #14]
 8006192:	2b01      	cmp	r3, #1
 8006194:	d102      	bne.n	800619c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006196:	7b3b      	ldrb	r3, [r7, #12]
 8006198:	2b01      	cmp	r3, #1
 800619a:	d001      	beq.n	80061a0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800619c:	2301      	movs	r3, #1
 800619e:	e055      	b.n	800624c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2202      	movs	r2, #2
 80061a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2202      	movs	r2, #2
 80061ac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80061b0:	e01d      	b.n	80061ee <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80061b2:	7bfb      	ldrb	r3, [r7, #15]
 80061b4:	2b01      	cmp	r3, #1
 80061b6:	d108      	bne.n	80061ca <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80061b8:	7bbb      	ldrb	r3, [r7, #14]
 80061ba:	2b01      	cmp	r3, #1
 80061bc:	d105      	bne.n	80061ca <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80061be:	7b7b      	ldrb	r3, [r7, #13]
 80061c0:	2b01      	cmp	r3, #1
 80061c2:	d102      	bne.n	80061ca <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80061c4:	7b3b      	ldrb	r3, [r7, #12]
 80061c6:	2b01      	cmp	r3, #1
 80061c8:	d001      	beq.n	80061ce <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80061ca:	2301      	movs	r3, #1
 80061cc:	e03e      	b.n	800624c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	2202      	movs	r2, #2
 80061d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	2202      	movs	r2, #2
 80061da:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	2202      	movs	r2, #2
 80061e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2202      	movs	r2, #2
 80061ea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80061ee:	683b      	ldr	r3, [r7, #0]
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d003      	beq.n	80061fc <HAL_TIM_Encoder_Start+0xc4>
 80061f4:	683b      	ldr	r3, [r7, #0]
 80061f6:	2b04      	cmp	r3, #4
 80061f8:	d008      	beq.n	800620c <HAL_TIM_Encoder_Start+0xd4>
 80061fa:	e00f      	b.n	800621c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	2201      	movs	r2, #1
 8006202:	2100      	movs	r1, #0
 8006204:	4618      	mov	r0, r3
 8006206:	f000 fe21 	bl	8006e4c <TIM_CCxChannelCmd>
      break;
 800620a:	e016      	b.n	800623a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	2201      	movs	r2, #1
 8006212:	2104      	movs	r1, #4
 8006214:	4618      	mov	r0, r3
 8006216:	f000 fe19 	bl	8006e4c <TIM_CCxChannelCmd>
      break;
 800621a:	e00e      	b.n	800623a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	2201      	movs	r2, #1
 8006222:	2100      	movs	r1, #0
 8006224:	4618      	mov	r0, r3
 8006226:	f000 fe11 	bl	8006e4c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	2201      	movs	r2, #1
 8006230:	2104      	movs	r1, #4
 8006232:	4618      	mov	r0, r3
 8006234:	f000 fe0a 	bl	8006e4c <TIM_CCxChannelCmd>
      break;
 8006238:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	681a      	ldr	r2, [r3, #0]
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f042 0201 	orr.w	r2, r2, #1
 8006248:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800624a:	2300      	movs	r3, #0
}
 800624c:	4618      	mov	r0, r3
 800624e:	3710      	adds	r7, #16
 8006250:	46bd      	mov	sp, r7
 8006252:	bd80      	pop	{r7, pc}

08006254 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006254:	b580      	push	{r7, lr}
 8006256:	b084      	sub	sp, #16
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
 800625c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006264:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800626c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006274:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800627c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800627e:	683b      	ldr	r3, [r7, #0]
 8006280:	2b00      	cmp	r3, #0
 8006282:	d110      	bne.n	80062a6 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006284:	7bfb      	ldrb	r3, [r7, #15]
 8006286:	2b01      	cmp	r3, #1
 8006288:	d102      	bne.n	8006290 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800628a:	7b7b      	ldrb	r3, [r7, #13]
 800628c:	2b01      	cmp	r3, #1
 800628e:	d001      	beq.n	8006294 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8006290:	2301      	movs	r3, #1
 8006292:	e089      	b.n	80063a8 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2202      	movs	r2, #2
 8006298:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2202      	movs	r2, #2
 80062a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80062a4:	e031      	b.n	800630a <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80062a6:	683b      	ldr	r3, [r7, #0]
 80062a8:	2b04      	cmp	r3, #4
 80062aa:	d110      	bne.n	80062ce <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80062ac:	7bbb      	ldrb	r3, [r7, #14]
 80062ae:	2b01      	cmp	r3, #1
 80062b0:	d102      	bne.n	80062b8 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80062b2:	7b3b      	ldrb	r3, [r7, #12]
 80062b4:	2b01      	cmp	r3, #1
 80062b6:	d001      	beq.n	80062bc <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 80062b8:	2301      	movs	r3, #1
 80062ba:	e075      	b.n	80063a8 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2202      	movs	r2, #2
 80062c0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2202      	movs	r2, #2
 80062c8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80062cc:	e01d      	b.n	800630a <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80062ce:	7bfb      	ldrb	r3, [r7, #15]
 80062d0:	2b01      	cmp	r3, #1
 80062d2:	d108      	bne.n	80062e6 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80062d4:	7bbb      	ldrb	r3, [r7, #14]
 80062d6:	2b01      	cmp	r3, #1
 80062d8:	d105      	bne.n	80062e6 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80062da:	7b7b      	ldrb	r3, [r7, #13]
 80062dc:	2b01      	cmp	r3, #1
 80062de:	d102      	bne.n	80062e6 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80062e0:	7b3b      	ldrb	r3, [r7, #12]
 80062e2:	2b01      	cmp	r3, #1
 80062e4:	d001      	beq.n	80062ea <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 80062e6:	2301      	movs	r3, #1
 80062e8:	e05e      	b.n	80063a8 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	2202      	movs	r2, #2
 80062ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2202      	movs	r2, #2
 80062f6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	2202      	movs	r2, #2
 80062fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	2202      	movs	r2, #2
 8006306:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 800630a:	683b      	ldr	r3, [r7, #0]
 800630c:	2b00      	cmp	r3, #0
 800630e:	d003      	beq.n	8006318 <HAL_TIM_Encoder_Start_IT+0xc4>
 8006310:	683b      	ldr	r3, [r7, #0]
 8006312:	2b04      	cmp	r3, #4
 8006314:	d010      	beq.n	8006338 <HAL_TIM_Encoder_Start_IT+0xe4>
 8006316:	e01f      	b.n	8006358 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	2201      	movs	r2, #1
 800631e:	2100      	movs	r1, #0
 8006320:	4618      	mov	r0, r3
 8006322:	f000 fd93 	bl	8006e4c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	68da      	ldr	r2, [r3, #12]
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f042 0202 	orr.w	r2, r2, #2
 8006334:	60da      	str	r2, [r3, #12]
      break;
 8006336:	e02e      	b.n	8006396 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	2201      	movs	r2, #1
 800633e:	2104      	movs	r1, #4
 8006340:	4618      	mov	r0, r3
 8006342:	f000 fd83 	bl	8006e4c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	68da      	ldr	r2, [r3, #12]
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f042 0204 	orr.w	r2, r2, #4
 8006354:	60da      	str	r2, [r3, #12]
      break;
 8006356:	e01e      	b.n	8006396 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	2201      	movs	r2, #1
 800635e:	2100      	movs	r1, #0
 8006360:	4618      	mov	r0, r3
 8006362:	f000 fd73 	bl	8006e4c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	2201      	movs	r2, #1
 800636c:	2104      	movs	r1, #4
 800636e:	4618      	mov	r0, r3
 8006370:	f000 fd6c 	bl	8006e4c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	68da      	ldr	r2, [r3, #12]
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	f042 0202 	orr.w	r2, r2, #2
 8006382:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	68da      	ldr	r2, [r3, #12]
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f042 0204 	orr.w	r2, r2, #4
 8006392:	60da      	str	r2, [r3, #12]
      break;
 8006394:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	681a      	ldr	r2, [r3, #0]
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f042 0201 	orr.w	r2, r2, #1
 80063a4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80063a6:	2300      	movs	r3, #0
}
 80063a8:	4618      	mov	r0, r3
 80063aa:	3710      	adds	r7, #16
 80063ac:	46bd      	mov	sp, r7
 80063ae:	bd80      	pop	{r7, pc}

080063b0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80063b0:	b580      	push	{r7, lr}
 80063b2:	b084      	sub	sp, #16
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	68db      	ldr	r3, [r3, #12]
 80063be:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	691b      	ldr	r3, [r3, #16]
 80063c6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80063c8:	68bb      	ldr	r3, [r7, #8]
 80063ca:	f003 0302 	and.w	r3, r3, #2
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d020      	beq.n	8006414 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	f003 0302 	and.w	r3, r3, #2
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d01b      	beq.n	8006414 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	f06f 0202 	mvn.w	r2, #2
 80063e4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	2201      	movs	r2, #1
 80063ea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	699b      	ldr	r3, [r3, #24]
 80063f2:	f003 0303 	and.w	r3, r3, #3
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d003      	beq.n	8006402 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80063fa:	6878      	ldr	r0, [r7, #4]
 80063fc:	f000 fa5b 	bl	80068b6 <HAL_TIM_IC_CaptureCallback>
 8006400:	e005      	b.n	800640e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006402:	6878      	ldr	r0, [r7, #4]
 8006404:	f000 fa4d 	bl	80068a2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006408:	6878      	ldr	r0, [r7, #4]
 800640a:	f000 fa5e 	bl	80068ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	2200      	movs	r2, #0
 8006412:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006414:	68bb      	ldr	r3, [r7, #8]
 8006416:	f003 0304 	and.w	r3, r3, #4
 800641a:	2b00      	cmp	r3, #0
 800641c:	d020      	beq.n	8006460 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	f003 0304 	and.w	r3, r3, #4
 8006424:	2b00      	cmp	r3, #0
 8006426:	d01b      	beq.n	8006460 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	f06f 0204 	mvn.w	r2, #4
 8006430:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	2202      	movs	r2, #2
 8006436:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	699b      	ldr	r3, [r3, #24]
 800643e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006442:	2b00      	cmp	r3, #0
 8006444:	d003      	beq.n	800644e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006446:	6878      	ldr	r0, [r7, #4]
 8006448:	f000 fa35 	bl	80068b6 <HAL_TIM_IC_CaptureCallback>
 800644c:	e005      	b.n	800645a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800644e:	6878      	ldr	r0, [r7, #4]
 8006450:	f000 fa27 	bl	80068a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006454:	6878      	ldr	r0, [r7, #4]
 8006456:	f000 fa38 	bl	80068ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	2200      	movs	r2, #0
 800645e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006460:	68bb      	ldr	r3, [r7, #8]
 8006462:	f003 0308 	and.w	r3, r3, #8
 8006466:	2b00      	cmp	r3, #0
 8006468:	d020      	beq.n	80064ac <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	f003 0308 	and.w	r3, r3, #8
 8006470:	2b00      	cmp	r3, #0
 8006472:	d01b      	beq.n	80064ac <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f06f 0208 	mvn.w	r2, #8
 800647c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	2204      	movs	r2, #4
 8006482:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	69db      	ldr	r3, [r3, #28]
 800648a:	f003 0303 	and.w	r3, r3, #3
 800648e:	2b00      	cmp	r3, #0
 8006490:	d003      	beq.n	800649a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006492:	6878      	ldr	r0, [r7, #4]
 8006494:	f000 fa0f 	bl	80068b6 <HAL_TIM_IC_CaptureCallback>
 8006498:	e005      	b.n	80064a6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800649a:	6878      	ldr	r0, [r7, #4]
 800649c:	f000 fa01 	bl	80068a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064a0:	6878      	ldr	r0, [r7, #4]
 80064a2:	f000 fa12 	bl	80068ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	2200      	movs	r2, #0
 80064aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80064ac:	68bb      	ldr	r3, [r7, #8]
 80064ae:	f003 0310 	and.w	r3, r3, #16
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d020      	beq.n	80064f8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	f003 0310 	and.w	r3, r3, #16
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d01b      	beq.n	80064f8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f06f 0210 	mvn.w	r2, #16
 80064c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	2208      	movs	r2, #8
 80064ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	69db      	ldr	r3, [r3, #28]
 80064d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d003      	beq.n	80064e6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80064de:	6878      	ldr	r0, [r7, #4]
 80064e0:	f000 f9e9 	bl	80068b6 <HAL_TIM_IC_CaptureCallback>
 80064e4:	e005      	b.n	80064f2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064e6:	6878      	ldr	r0, [r7, #4]
 80064e8:	f000 f9db 	bl	80068a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064ec:	6878      	ldr	r0, [r7, #4]
 80064ee:	f000 f9ec 	bl	80068ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	2200      	movs	r2, #0
 80064f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80064f8:	68bb      	ldr	r3, [r7, #8]
 80064fa:	f003 0301 	and.w	r3, r3, #1
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d00c      	beq.n	800651c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	f003 0301 	and.w	r3, r3, #1
 8006508:	2b00      	cmp	r3, #0
 800650a:	d007      	beq.n	800651c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f06f 0201 	mvn.w	r2, #1
 8006514:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006516:	6878      	ldr	r0, [r7, #4]
 8006518:	f7fc f9b4 	bl	8002884 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800651c:	68bb      	ldr	r3, [r7, #8]
 800651e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006522:	2b00      	cmp	r3, #0
 8006524:	d00c      	beq.n	8006540 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800652c:	2b00      	cmp	r3, #0
 800652e:	d007      	beq.n	8006540 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006538:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800653a:	6878      	ldr	r0, [r7, #4]
 800653c:	f000 fd24 	bl	8006f88 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006540:	68bb      	ldr	r3, [r7, #8]
 8006542:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006546:	2b00      	cmp	r3, #0
 8006548:	d00c      	beq.n	8006564 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006550:	2b00      	cmp	r3, #0
 8006552:	d007      	beq.n	8006564 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800655c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800655e:	6878      	ldr	r0, [r7, #4]
 8006560:	f000 f9bd 	bl	80068de <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006564:	68bb      	ldr	r3, [r7, #8]
 8006566:	f003 0320 	and.w	r3, r3, #32
 800656a:	2b00      	cmp	r3, #0
 800656c:	d00c      	beq.n	8006588 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	f003 0320 	and.w	r3, r3, #32
 8006574:	2b00      	cmp	r3, #0
 8006576:	d007      	beq.n	8006588 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f06f 0220 	mvn.w	r2, #32
 8006580:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006582:	6878      	ldr	r0, [r7, #4]
 8006584:	f000 fcf6 	bl	8006f74 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006588:	bf00      	nop
 800658a:	3710      	adds	r7, #16
 800658c:	46bd      	mov	sp, r7
 800658e:	bd80      	pop	{r7, pc}

08006590 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006590:	b580      	push	{r7, lr}
 8006592:	b086      	sub	sp, #24
 8006594:	af00      	add	r7, sp, #0
 8006596:	60f8      	str	r0, [r7, #12]
 8006598:	60b9      	str	r1, [r7, #8]
 800659a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800659c:	2300      	movs	r3, #0
 800659e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80065a6:	2b01      	cmp	r3, #1
 80065a8:	d101      	bne.n	80065ae <HAL_TIM_PWM_ConfigChannel+0x1e>
 80065aa:	2302      	movs	r3, #2
 80065ac:	e0ae      	b.n	800670c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	2201      	movs	r2, #1
 80065b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	2b0c      	cmp	r3, #12
 80065ba:	f200 809f 	bhi.w	80066fc <HAL_TIM_PWM_ConfigChannel+0x16c>
 80065be:	a201      	add	r2, pc, #4	@ (adr r2, 80065c4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80065c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065c4:	080065f9 	.word	0x080065f9
 80065c8:	080066fd 	.word	0x080066fd
 80065cc:	080066fd 	.word	0x080066fd
 80065d0:	080066fd 	.word	0x080066fd
 80065d4:	08006639 	.word	0x08006639
 80065d8:	080066fd 	.word	0x080066fd
 80065dc:	080066fd 	.word	0x080066fd
 80065e0:	080066fd 	.word	0x080066fd
 80065e4:	0800667b 	.word	0x0800667b
 80065e8:	080066fd 	.word	0x080066fd
 80065ec:	080066fd 	.word	0x080066fd
 80065f0:	080066fd 	.word	0x080066fd
 80065f4:	080066bb 	.word	0x080066bb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	68b9      	ldr	r1, [r7, #8]
 80065fe:	4618      	mov	r0, r3
 8006600:	f000 f9fe 	bl	8006a00 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	699a      	ldr	r2, [r3, #24]
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	f042 0208 	orr.w	r2, r2, #8
 8006612:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	699a      	ldr	r2, [r3, #24]
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f022 0204 	bic.w	r2, r2, #4
 8006622:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	6999      	ldr	r1, [r3, #24]
 800662a:	68bb      	ldr	r3, [r7, #8]
 800662c:	691a      	ldr	r2, [r3, #16]
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	430a      	orrs	r2, r1
 8006634:	619a      	str	r2, [r3, #24]
      break;
 8006636:	e064      	b.n	8006702 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	68b9      	ldr	r1, [r7, #8]
 800663e:	4618      	mov	r0, r3
 8006640:	f000 fa44 	bl	8006acc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	699a      	ldr	r2, [r3, #24]
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006652:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	699a      	ldr	r2, [r3, #24]
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006662:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	6999      	ldr	r1, [r3, #24]
 800666a:	68bb      	ldr	r3, [r7, #8]
 800666c:	691b      	ldr	r3, [r3, #16]
 800666e:	021a      	lsls	r2, r3, #8
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	430a      	orrs	r2, r1
 8006676:	619a      	str	r2, [r3, #24]
      break;
 8006678:	e043      	b.n	8006702 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	68b9      	ldr	r1, [r7, #8]
 8006680:	4618      	mov	r0, r3
 8006682:	f000 fa8f 	bl	8006ba4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	69da      	ldr	r2, [r3, #28]
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f042 0208 	orr.w	r2, r2, #8
 8006694:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	69da      	ldr	r2, [r3, #28]
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f022 0204 	bic.w	r2, r2, #4
 80066a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	69d9      	ldr	r1, [r3, #28]
 80066ac:	68bb      	ldr	r3, [r7, #8]
 80066ae:	691a      	ldr	r2, [r3, #16]
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	430a      	orrs	r2, r1
 80066b6:	61da      	str	r2, [r3, #28]
      break;
 80066b8:	e023      	b.n	8006702 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	68b9      	ldr	r1, [r7, #8]
 80066c0:	4618      	mov	r0, r3
 80066c2:	f000 fad9 	bl	8006c78 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	69da      	ldr	r2, [r3, #28]
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80066d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	69da      	ldr	r2, [r3, #28]
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80066e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	69d9      	ldr	r1, [r3, #28]
 80066ec:	68bb      	ldr	r3, [r7, #8]
 80066ee:	691b      	ldr	r3, [r3, #16]
 80066f0:	021a      	lsls	r2, r3, #8
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	430a      	orrs	r2, r1
 80066f8:	61da      	str	r2, [r3, #28]
      break;
 80066fa:	e002      	b.n	8006702 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80066fc:	2301      	movs	r3, #1
 80066fe:	75fb      	strb	r3, [r7, #23]
      break;
 8006700:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	2200      	movs	r2, #0
 8006706:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800670a:	7dfb      	ldrb	r3, [r7, #23]
}
 800670c:	4618      	mov	r0, r3
 800670e:	3718      	adds	r7, #24
 8006710:	46bd      	mov	sp, r7
 8006712:	bd80      	pop	{r7, pc}

08006714 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006714:	b580      	push	{r7, lr}
 8006716:	b084      	sub	sp, #16
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
 800671c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800671e:	2300      	movs	r3, #0
 8006720:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006728:	2b01      	cmp	r3, #1
 800672a:	d101      	bne.n	8006730 <HAL_TIM_ConfigClockSource+0x1c>
 800672c:	2302      	movs	r3, #2
 800672e:	e0b4      	b.n	800689a <HAL_TIM_ConfigClockSource+0x186>
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2201      	movs	r2, #1
 8006734:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2202      	movs	r2, #2
 800673c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	689b      	ldr	r3, [r3, #8]
 8006746:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006748:	68bb      	ldr	r3, [r7, #8]
 800674a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800674e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006750:	68bb      	ldr	r3, [r7, #8]
 8006752:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006756:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	68ba      	ldr	r2, [r7, #8]
 800675e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006760:	683b      	ldr	r3, [r7, #0]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006768:	d03e      	beq.n	80067e8 <HAL_TIM_ConfigClockSource+0xd4>
 800676a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800676e:	f200 8087 	bhi.w	8006880 <HAL_TIM_ConfigClockSource+0x16c>
 8006772:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006776:	f000 8086 	beq.w	8006886 <HAL_TIM_ConfigClockSource+0x172>
 800677a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800677e:	d87f      	bhi.n	8006880 <HAL_TIM_ConfigClockSource+0x16c>
 8006780:	2b70      	cmp	r3, #112	@ 0x70
 8006782:	d01a      	beq.n	80067ba <HAL_TIM_ConfigClockSource+0xa6>
 8006784:	2b70      	cmp	r3, #112	@ 0x70
 8006786:	d87b      	bhi.n	8006880 <HAL_TIM_ConfigClockSource+0x16c>
 8006788:	2b60      	cmp	r3, #96	@ 0x60
 800678a:	d050      	beq.n	800682e <HAL_TIM_ConfigClockSource+0x11a>
 800678c:	2b60      	cmp	r3, #96	@ 0x60
 800678e:	d877      	bhi.n	8006880 <HAL_TIM_ConfigClockSource+0x16c>
 8006790:	2b50      	cmp	r3, #80	@ 0x50
 8006792:	d03c      	beq.n	800680e <HAL_TIM_ConfigClockSource+0xfa>
 8006794:	2b50      	cmp	r3, #80	@ 0x50
 8006796:	d873      	bhi.n	8006880 <HAL_TIM_ConfigClockSource+0x16c>
 8006798:	2b40      	cmp	r3, #64	@ 0x40
 800679a:	d058      	beq.n	800684e <HAL_TIM_ConfigClockSource+0x13a>
 800679c:	2b40      	cmp	r3, #64	@ 0x40
 800679e:	d86f      	bhi.n	8006880 <HAL_TIM_ConfigClockSource+0x16c>
 80067a0:	2b30      	cmp	r3, #48	@ 0x30
 80067a2:	d064      	beq.n	800686e <HAL_TIM_ConfigClockSource+0x15a>
 80067a4:	2b30      	cmp	r3, #48	@ 0x30
 80067a6:	d86b      	bhi.n	8006880 <HAL_TIM_ConfigClockSource+0x16c>
 80067a8:	2b20      	cmp	r3, #32
 80067aa:	d060      	beq.n	800686e <HAL_TIM_ConfigClockSource+0x15a>
 80067ac:	2b20      	cmp	r3, #32
 80067ae:	d867      	bhi.n	8006880 <HAL_TIM_ConfigClockSource+0x16c>
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d05c      	beq.n	800686e <HAL_TIM_ConfigClockSource+0x15a>
 80067b4:	2b10      	cmp	r3, #16
 80067b6:	d05a      	beq.n	800686e <HAL_TIM_ConfigClockSource+0x15a>
 80067b8:	e062      	b.n	8006880 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80067be:	683b      	ldr	r3, [r7, #0]
 80067c0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80067c2:	683b      	ldr	r3, [r7, #0]
 80067c4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80067c6:	683b      	ldr	r3, [r7, #0]
 80067c8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80067ca:	f000 fb1f 	bl	8006e0c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	689b      	ldr	r3, [r3, #8]
 80067d4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80067d6:	68bb      	ldr	r3, [r7, #8]
 80067d8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80067dc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	68ba      	ldr	r2, [r7, #8]
 80067e4:	609a      	str	r2, [r3, #8]
      break;
 80067e6:	e04f      	b.n	8006888 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80067ec:	683b      	ldr	r3, [r7, #0]
 80067ee:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80067f0:	683b      	ldr	r3, [r7, #0]
 80067f2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80067f4:	683b      	ldr	r3, [r7, #0]
 80067f6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80067f8:	f000 fb08 	bl	8006e0c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	689a      	ldr	r2, [r3, #8]
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800680a:	609a      	str	r2, [r3, #8]
      break;
 800680c:	e03c      	b.n	8006888 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006812:	683b      	ldr	r3, [r7, #0]
 8006814:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800681a:	461a      	mov	r2, r3
 800681c:	f000 fa7c 	bl	8006d18 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	2150      	movs	r1, #80	@ 0x50
 8006826:	4618      	mov	r0, r3
 8006828:	f000 fad5 	bl	8006dd6 <TIM_ITRx_SetConfig>
      break;
 800682c:	e02c      	b.n	8006888 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006832:	683b      	ldr	r3, [r7, #0]
 8006834:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006836:	683b      	ldr	r3, [r7, #0]
 8006838:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800683a:	461a      	mov	r2, r3
 800683c:	f000 fa9b 	bl	8006d76 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	2160      	movs	r1, #96	@ 0x60
 8006846:	4618      	mov	r0, r3
 8006848:	f000 fac5 	bl	8006dd6 <TIM_ITRx_SetConfig>
      break;
 800684c:	e01c      	b.n	8006888 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006852:	683b      	ldr	r3, [r7, #0]
 8006854:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006856:	683b      	ldr	r3, [r7, #0]
 8006858:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800685a:	461a      	mov	r2, r3
 800685c:	f000 fa5c 	bl	8006d18 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	2140      	movs	r1, #64	@ 0x40
 8006866:	4618      	mov	r0, r3
 8006868:	f000 fab5 	bl	8006dd6 <TIM_ITRx_SetConfig>
      break;
 800686c:	e00c      	b.n	8006888 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681a      	ldr	r2, [r3, #0]
 8006872:	683b      	ldr	r3, [r7, #0]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	4619      	mov	r1, r3
 8006878:	4610      	mov	r0, r2
 800687a:	f000 faac 	bl	8006dd6 <TIM_ITRx_SetConfig>
      break;
 800687e:	e003      	b.n	8006888 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006880:	2301      	movs	r3, #1
 8006882:	73fb      	strb	r3, [r7, #15]
      break;
 8006884:	e000      	b.n	8006888 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006886:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2201      	movs	r2, #1
 800688c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	2200      	movs	r2, #0
 8006894:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006898:	7bfb      	ldrb	r3, [r7, #15]
}
 800689a:	4618      	mov	r0, r3
 800689c:	3710      	adds	r7, #16
 800689e:	46bd      	mov	sp, r7
 80068a0:	bd80      	pop	{r7, pc}

080068a2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80068a2:	b480      	push	{r7}
 80068a4:	b083      	sub	sp, #12
 80068a6:	af00      	add	r7, sp, #0
 80068a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80068aa:	bf00      	nop
 80068ac:	370c      	adds	r7, #12
 80068ae:	46bd      	mov	sp, r7
 80068b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b4:	4770      	bx	lr

080068b6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80068b6:	b480      	push	{r7}
 80068b8:	b083      	sub	sp, #12
 80068ba:	af00      	add	r7, sp, #0
 80068bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80068be:	bf00      	nop
 80068c0:	370c      	adds	r7, #12
 80068c2:	46bd      	mov	sp, r7
 80068c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c8:	4770      	bx	lr

080068ca <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80068ca:	b480      	push	{r7}
 80068cc:	b083      	sub	sp, #12
 80068ce:	af00      	add	r7, sp, #0
 80068d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80068d2:	bf00      	nop
 80068d4:	370c      	adds	r7, #12
 80068d6:	46bd      	mov	sp, r7
 80068d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068dc:	4770      	bx	lr

080068de <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80068de:	b480      	push	{r7}
 80068e0:	b083      	sub	sp, #12
 80068e2:	af00      	add	r7, sp, #0
 80068e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80068e6:	bf00      	nop
 80068e8:	370c      	adds	r7, #12
 80068ea:	46bd      	mov	sp, r7
 80068ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f0:	4770      	bx	lr
	...

080068f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80068f4:	b480      	push	{r7}
 80068f6:	b085      	sub	sp, #20
 80068f8:	af00      	add	r7, sp, #0
 80068fa:	6078      	str	r0, [r7, #4]
 80068fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	4a37      	ldr	r2, [pc, #220]	@ (80069e4 <TIM_Base_SetConfig+0xf0>)
 8006908:	4293      	cmp	r3, r2
 800690a:	d00f      	beq.n	800692c <TIM_Base_SetConfig+0x38>
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006912:	d00b      	beq.n	800692c <TIM_Base_SetConfig+0x38>
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	4a34      	ldr	r2, [pc, #208]	@ (80069e8 <TIM_Base_SetConfig+0xf4>)
 8006918:	4293      	cmp	r3, r2
 800691a:	d007      	beq.n	800692c <TIM_Base_SetConfig+0x38>
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	4a33      	ldr	r2, [pc, #204]	@ (80069ec <TIM_Base_SetConfig+0xf8>)
 8006920:	4293      	cmp	r3, r2
 8006922:	d003      	beq.n	800692c <TIM_Base_SetConfig+0x38>
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	4a32      	ldr	r2, [pc, #200]	@ (80069f0 <TIM_Base_SetConfig+0xfc>)
 8006928:	4293      	cmp	r3, r2
 800692a:	d108      	bne.n	800693e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006932:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006934:	683b      	ldr	r3, [r7, #0]
 8006936:	685b      	ldr	r3, [r3, #4]
 8006938:	68fa      	ldr	r2, [r7, #12]
 800693a:	4313      	orrs	r3, r2
 800693c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	4a28      	ldr	r2, [pc, #160]	@ (80069e4 <TIM_Base_SetConfig+0xf0>)
 8006942:	4293      	cmp	r3, r2
 8006944:	d01b      	beq.n	800697e <TIM_Base_SetConfig+0x8a>
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800694c:	d017      	beq.n	800697e <TIM_Base_SetConfig+0x8a>
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	4a25      	ldr	r2, [pc, #148]	@ (80069e8 <TIM_Base_SetConfig+0xf4>)
 8006952:	4293      	cmp	r3, r2
 8006954:	d013      	beq.n	800697e <TIM_Base_SetConfig+0x8a>
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	4a24      	ldr	r2, [pc, #144]	@ (80069ec <TIM_Base_SetConfig+0xf8>)
 800695a:	4293      	cmp	r3, r2
 800695c:	d00f      	beq.n	800697e <TIM_Base_SetConfig+0x8a>
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	4a23      	ldr	r2, [pc, #140]	@ (80069f0 <TIM_Base_SetConfig+0xfc>)
 8006962:	4293      	cmp	r3, r2
 8006964:	d00b      	beq.n	800697e <TIM_Base_SetConfig+0x8a>
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	4a22      	ldr	r2, [pc, #136]	@ (80069f4 <TIM_Base_SetConfig+0x100>)
 800696a:	4293      	cmp	r3, r2
 800696c:	d007      	beq.n	800697e <TIM_Base_SetConfig+0x8a>
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	4a21      	ldr	r2, [pc, #132]	@ (80069f8 <TIM_Base_SetConfig+0x104>)
 8006972:	4293      	cmp	r3, r2
 8006974:	d003      	beq.n	800697e <TIM_Base_SetConfig+0x8a>
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	4a20      	ldr	r2, [pc, #128]	@ (80069fc <TIM_Base_SetConfig+0x108>)
 800697a:	4293      	cmp	r3, r2
 800697c:	d108      	bne.n	8006990 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006984:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006986:	683b      	ldr	r3, [r7, #0]
 8006988:	68db      	ldr	r3, [r3, #12]
 800698a:	68fa      	ldr	r2, [r7, #12]
 800698c:	4313      	orrs	r3, r2
 800698e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	695b      	ldr	r3, [r3, #20]
 800699a:	4313      	orrs	r3, r2
 800699c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800699e:	683b      	ldr	r3, [r7, #0]
 80069a0:	689a      	ldr	r2, [r3, #8]
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80069a6:	683b      	ldr	r3, [r7, #0]
 80069a8:	681a      	ldr	r2, [r3, #0]
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	4a0c      	ldr	r2, [pc, #48]	@ (80069e4 <TIM_Base_SetConfig+0xf0>)
 80069b2:	4293      	cmp	r3, r2
 80069b4:	d103      	bne.n	80069be <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	691a      	ldr	r2, [r3, #16]
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	f043 0204 	orr.w	r2, r3, #4
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	2201      	movs	r2, #1
 80069ce:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	68fa      	ldr	r2, [r7, #12]
 80069d4:	601a      	str	r2, [r3, #0]
}
 80069d6:	bf00      	nop
 80069d8:	3714      	adds	r7, #20
 80069da:	46bd      	mov	sp, r7
 80069dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e0:	4770      	bx	lr
 80069e2:	bf00      	nop
 80069e4:	40010000 	.word	0x40010000
 80069e8:	40000400 	.word	0x40000400
 80069ec:	40000800 	.word	0x40000800
 80069f0:	40000c00 	.word	0x40000c00
 80069f4:	40014000 	.word	0x40014000
 80069f8:	40014400 	.word	0x40014400
 80069fc:	40014800 	.word	0x40014800

08006a00 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006a00:	b480      	push	{r7}
 8006a02:	b087      	sub	sp, #28
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
 8006a08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6a1b      	ldr	r3, [r3, #32]
 8006a0e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	6a1b      	ldr	r3, [r3, #32]
 8006a14:	f023 0201 	bic.w	r2, r3, #1
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	685b      	ldr	r3, [r3, #4]
 8006a20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	699b      	ldr	r3, [r3, #24]
 8006a26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	f023 0303 	bic.w	r3, r3, #3
 8006a36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a38:	683b      	ldr	r3, [r7, #0]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	68fa      	ldr	r2, [r7, #12]
 8006a3e:	4313      	orrs	r3, r2
 8006a40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006a42:	697b      	ldr	r3, [r7, #20]
 8006a44:	f023 0302 	bic.w	r3, r3, #2
 8006a48:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006a4a:	683b      	ldr	r3, [r7, #0]
 8006a4c:	689b      	ldr	r3, [r3, #8]
 8006a4e:	697a      	ldr	r2, [r7, #20]
 8006a50:	4313      	orrs	r3, r2
 8006a52:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	4a1c      	ldr	r2, [pc, #112]	@ (8006ac8 <TIM_OC1_SetConfig+0xc8>)
 8006a58:	4293      	cmp	r3, r2
 8006a5a:	d10c      	bne.n	8006a76 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006a5c:	697b      	ldr	r3, [r7, #20]
 8006a5e:	f023 0308 	bic.w	r3, r3, #8
 8006a62:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006a64:	683b      	ldr	r3, [r7, #0]
 8006a66:	68db      	ldr	r3, [r3, #12]
 8006a68:	697a      	ldr	r2, [r7, #20]
 8006a6a:	4313      	orrs	r3, r2
 8006a6c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006a6e:	697b      	ldr	r3, [r7, #20]
 8006a70:	f023 0304 	bic.w	r3, r3, #4
 8006a74:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	4a13      	ldr	r2, [pc, #76]	@ (8006ac8 <TIM_OC1_SetConfig+0xc8>)
 8006a7a:	4293      	cmp	r3, r2
 8006a7c:	d111      	bne.n	8006aa2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006a7e:	693b      	ldr	r3, [r7, #16]
 8006a80:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006a84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006a86:	693b      	ldr	r3, [r7, #16]
 8006a88:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006a8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006a8e:	683b      	ldr	r3, [r7, #0]
 8006a90:	695b      	ldr	r3, [r3, #20]
 8006a92:	693a      	ldr	r2, [r7, #16]
 8006a94:	4313      	orrs	r3, r2
 8006a96:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	699b      	ldr	r3, [r3, #24]
 8006a9c:	693a      	ldr	r2, [r7, #16]
 8006a9e:	4313      	orrs	r3, r2
 8006aa0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	693a      	ldr	r2, [r7, #16]
 8006aa6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	68fa      	ldr	r2, [r7, #12]
 8006aac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	685a      	ldr	r2, [r3, #4]
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	697a      	ldr	r2, [r7, #20]
 8006aba:	621a      	str	r2, [r3, #32]
}
 8006abc:	bf00      	nop
 8006abe:	371c      	adds	r7, #28
 8006ac0:	46bd      	mov	sp, r7
 8006ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac6:	4770      	bx	lr
 8006ac8:	40010000 	.word	0x40010000

08006acc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006acc:	b480      	push	{r7}
 8006ace:	b087      	sub	sp, #28
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	6078      	str	r0, [r7, #4]
 8006ad4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	6a1b      	ldr	r3, [r3, #32]
 8006ada:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	6a1b      	ldr	r3, [r3, #32]
 8006ae0:	f023 0210 	bic.w	r2, r3, #16
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	685b      	ldr	r3, [r3, #4]
 8006aec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	699b      	ldr	r3, [r3, #24]
 8006af2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006afa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006b02:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b04:	683b      	ldr	r3, [r7, #0]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	021b      	lsls	r3, r3, #8
 8006b0a:	68fa      	ldr	r2, [r7, #12]
 8006b0c:	4313      	orrs	r3, r2
 8006b0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006b10:	697b      	ldr	r3, [r7, #20]
 8006b12:	f023 0320 	bic.w	r3, r3, #32
 8006b16:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006b18:	683b      	ldr	r3, [r7, #0]
 8006b1a:	689b      	ldr	r3, [r3, #8]
 8006b1c:	011b      	lsls	r3, r3, #4
 8006b1e:	697a      	ldr	r2, [r7, #20]
 8006b20:	4313      	orrs	r3, r2
 8006b22:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	4a1e      	ldr	r2, [pc, #120]	@ (8006ba0 <TIM_OC2_SetConfig+0xd4>)
 8006b28:	4293      	cmp	r3, r2
 8006b2a:	d10d      	bne.n	8006b48 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006b2c:	697b      	ldr	r3, [r7, #20]
 8006b2e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006b32:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006b34:	683b      	ldr	r3, [r7, #0]
 8006b36:	68db      	ldr	r3, [r3, #12]
 8006b38:	011b      	lsls	r3, r3, #4
 8006b3a:	697a      	ldr	r2, [r7, #20]
 8006b3c:	4313      	orrs	r3, r2
 8006b3e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006b40:	697b      	ldr	r3, [r7, #20]
 8006b42:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b46:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	4a15      	ldr	r2, [pc, #84]	@ (8006ba0 <TIM_OC2_SetConfig+0xd4>)
 8006b4c:	4293      	cmp	r3, r2
 8006b4e:	d113      	bne.n	8006b78 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006b50:	693b      	ldr	r3, [r7, #16]
 8006b52:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006b56:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006b58:	693b      	ldr	r3, [r7, #16]
 8006b5a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006b5e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006b60:	683b      	ldr	r3, [r7, #0]
 8006b62:	695b      	ldr	r3, [r3, #20]
 8006b64:	009b      	lsls	r3, r3, #2
 8006b66:	693a      	ldr	r2, [r7, #16]
 8006b68:	4313      	orrs	r3, r2
 8006b6a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	699b      	ldr	r3, [r3, #24]
 8006b70:	009b      	lsls	r3, r3, #2
 8006b72:	693a      	ldr	r2, [r7, #16]
 8006b74:	4313      	orrs	r3, r2
 8006b76:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	693a      	ldr	r2, [r7, #16]
 8006b7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	68fa      	ldr	r2, [r7, #12]
 8006b82:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006b84:	683b      	ldr	r3, [r7, #0]
 8006b86:	685a      	ldr	r2, [r3, #4]
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	697a      	ldr	r2, [r7, #20]
 8006b90:	621a      	str	r2, [r3, #32]
}
 8006b92:	bf00      	nop
 8006b94:	371c      	adds	r7, #28
 8006b96:	46bd      	mov	sp, r7
 8006b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9c:	4770      	bx	lr
 8006b9e:	bf00      	nop
 8006ba0:	40010000 	.word	0x40010000

08006ba4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ba4:	b480      	push	{r7}
 8006ba6:	b087      	sub	sp, #28
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
 8006bac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	6a1b      	ldr	r3, [r3, #32]
 8006bb2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	6a1b      	ldr	r3, [r3, #32]
 8006bb8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	685b      	ldr	r3, [r3, #4]
 8006bc4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	69db      	ldr	r3, [r3, #28]
 8006bca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006bd2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	f023 0303 	bic.w	r3, r3, #3
 8006bda:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006bdc:	683b      	ldr	r3, [r7, #0]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	68fa      	ldr	r2, [r7, #12]
 8006be2:	4313      	orrs	r3, r2
 8006be4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006be6:	697b      	ldr	r3, [r7, #20]
 8006be8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006bec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006bee:	683b      	ldr	r3, [r7, #0]
 8006bf0:	689b      	ldr	r3, [r3, #8]
 8006bf2:	021b      	lsls	r3, r3, #8
 8006bf4:	697a      	ldr	r2, [r7, #20]
 8006bf6:	4313      	orrs	r3, r2
 8006bf8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	4a1d      	ldr	r2, [pc, #116]	@ (8006c74 <TIM_OC3_SetConfig+0xd0>)
 8006bfe:	4293      	cmp	r3, r2
 8006c00:	d10d      	bne.n	8006c1e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006c02:	697b      	ldr	r3, [r7, #20]
 8006c04:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006c08:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	68db      	ldr	r3, [r3, #12]
 8006c0e:	021b      	lsls	r3, r3, #8
 8006c10:	697a      	ldr	r2, [r7, #20]
 8006c12:	4313      	orrs	r3, r2
 8006c14:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006c16:	697b      	ldr	r3, [r7, #20]
 8006c18:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006c1c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	4a14      	ldr	r2, [pc, #80]	@ (8006c74 <TIM_OC3_SetConfig+0xd0>)
 8006c22:	4293      	cmp	r3, r2
 8006c24:	d113      	bne.n	8006c4e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006c26:	693b      	ldr	r3, [r7, #16]
 8006c28:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006c2c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006c2e:	693b      	ldr	r3, [r7, #16]
 8006c30:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006c34:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006c36:	683b      	ldr	r3, [r7, #0]
 8006c38:	695b      	ldr	r3, [r3, #20]
 8006c3a:	011b      	lsls	r3, r3, #4
 8006c3c:	693a      	ldr	r2, [r7, #16]
 8006c3e:	4313      	orrs	r3, r2
 8006c40:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006c42:	683b      	ldr	r3, [r7, #0]
 8006c44:	699b      	ldr	r3, [r3, #24]
 8006c46:	011b      	lsls	r3, r3, #4
 8006c48:	693a      	ldr	r2, [r7, #16]
 8006c4a:	4313      	orrs	r3, r2
 8006c4c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	693a      	ldr	r2, [r7, #16]
 8006c52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	68fa      	ldr	r2, [r7, #12]
 8006c58:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	685a      	ldr	r2, [r3, #4]
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	697a      	ldr	r2, [r7, #20]
 8006c66:	621a      	str	r2, [r3, #32]
}
 8006c68:	bf00      	nop
 8006c6a:	371c      	adds	r7, #28
 8006c6c:	46bd      	mov	sp, r7
 8006c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c72:	4770      	bx	lr
 8006c74:	40010000 	.word	0x40010000

08006c78 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006c78:	b480      	push	{r7}
 8006c7a:	b087      	sub	sp, #28
 8006c7c:	af00      	add	r7, sp, #0
 8006c7e:	6078      	str	r0, [r7, #4]
 8006c80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	6a1b      	ldr	r3, [r3, #32]
 8006c86:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	6a1b      	ldr	r3, [r3, #32]
 8006c8c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	685b      	ldr	r3, [r3, #4]
 8006c98:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	69db      	ldr	r3, [r3, #28]
 8006c9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006ca6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006cae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	021b      	lsls	r3, r3, #8
 8006cb6:	68fa      	ldr	r2, [r7, #12]
 8006cb8:	4313      	orrs	r3, r2
 8006cba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006cbc:	693b      	ldr	r3, [r7, #16]
 8006cbe:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006cc2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006cc4:	683b      	ldr	r3, [r7, #0]
 8006cc6:	689b      	ldr	r3, [r3, #8]
 8006cc8:	031b      	lsls	r3, r3, #12
 8006cca:	693a      	ldr	r2, [r7, #16]
 8006ccc:	4313      	orrs	r3, r2
 8006cce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	4a10      	ldr	r2, [pc, #64]	@ (8006d14 <TIM_OC4_SetConfig+0x9c>)
 8006cd4:	4293      	cmp	r3, r2
 8006cd6:	d109      	bne.n	8006cec <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006cd8:	697b      	ldr	r3, [r7, #20]
 8006cda:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006cde:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006ce0:	683b      	ldr	r3, [r7, #0]
 8006ce2:	695b      	ldr	r3, [r3, #20]
 8006ce4:	019b      	lsls	r3, r3, #6
 8006ce6:	697a      	ldr	r2, [r7, #20]
 8006ce8:	4313      	orrs	r3, r2
 8006cea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	697a      	ldr	r2, [r7, #20]
 8006cf0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	68fa      	ldr	r2, [r7, #12]
 8006cf6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006cf8:	683b      	ldr	r3, [r7, #0]
 8006cfa:	685a      	ldr	r2, [r3, #4]
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	693a      	ldr	r2, [r7, #16]
 8006d04:	621a      	str	r2, [r3, #32]
}
 8006d06:	bf00      	nop
 8006d08:	371c      	adds	r7, #28
 8006d0a:	46bd      	mov	sp, r7
 8006d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d10:	4770      	bx	lr
 8006d12:	bf00      	nop
 8006d14:	40010000 	.word	0x40010000

08006d18 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d18:	b480      	push	{r7}
 8006d1a:	b087      	sub	sp, #28
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	60f8      	str	r0, [r7, #12]
 8006d20:	60b9      	str	r1, [r7, #8]
 8006d22:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	6a1b      	ldr	r3, [r3, #32]
 8006d28:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	6a1b      	ldr	r3, [r3, #32]
 8006d2e:	f023 0201 	bic.w	r2, r3, #1
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	699b      	ldr	r3, [r3, #24]
 8006d3a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006d3c:	693b      	ldr	r3, [r7, #16]
 8006d3e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006d42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	011b      	lsls	r3, r3, #4
 8006d48:	693a      	ldr	r2, [r7, #16]
 8006d4a:	4313      	orrs	r3, r2
 8006d4c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006d4e:	697b      	ldr	r3, [r7, #20]
 8006d50:	f023 030a 	bic.w	r3, r3, #10
 8006d54:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006d56:	697a      	ldr	r2, [r7, #20]
 8006d58:	68bb      	ldr	r3, [r7, #8]
 8006d5a:	4313      	orrs	r3, r2
 8006d5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	693a      	ldr	r2, [r7, #16]
 8006d62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	697a      	ldr	r2, [r7, #20]
 8006d68:	621a      	str	r2, [r3, #32]
}
 8006d6a:	bf00      	nop
 8006d6c:	371c      	adds	r7, #28
 8006d6e:	46bd      	mov	sp, r7
 8006d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d74:	4770      	bx	lr

08006d76 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d76:	b480      	push	{r7}
 8006d78:	b087      	sub	sp, #28
 8006d7a:	af00      	add	r7, sp, #0
 8006d7c:	60f8      	str	r0, [r7, #12]
 8006d7e:	60b9      	str	r1, [r7, #8]
 8006d80:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	6a1b      	ldr	r3, [r3, #32]
 8006d86:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	6a1b      	ldr	r3, [r3, #32]
 8006d8c:	f023 0210 	bic.w	r2, r3, #16
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	699b      	ldr	r3, [r3, #24]
 8006d98:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006d9a:	693b      	ldr	r3, [r7, #16]
 8006d9c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006da0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	031b      	lsls	r3, r3, #12
 8006da6:	693a      	ldr	r2, [r7, #16]
 8006da8:	4313      	orrs	r3, r2
 8006daa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006dac:	697b      	ldr	r3, [r7, #20]
 8006dae:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006db2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006db4:	68bb      	ldr	r3, [r7, #8]
 8006db6:	011b      	lsls	r3, r3, #4
 8006db8:	697a      	ldr	r2, [r7, #20]
 8006dba:	4313      	orrs	r3, r2
 8006dbc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	693a      	ldr	r2, [r7, #16]
 8006dc2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	697a      	ldr	r2, [r7, #20]
 8006dc8:	621a      	str	r2, [r3, #32]
}
 8006dca:	bf00      	nop
 8006dcc:	371c      	adds	r7, #28
 8006dce:	46bd      	mov	sp, r7
 8006dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd4:	4770      	bx	lr

08006dd6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006dd6:	b480      	push	{r7}
 8006dd8:	b085      	sub	sp, #20
 8006dda:	af00      	add	r7, sp, #0
 8006ddc:	6078      	str	r0, [r7, #4]
 8006dde:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	689b      	ldr	r3, [r3, #8]
 8006de4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006dec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006dee:	683a      	ldr	r2, [r7, #0]
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	4313      	orrs	r3, r2
 8006df4:	f043 0307 	orr.w	r3, r3, #7
 8006df8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	68fa      	ldr	r2, [r7, #12]
 8006dfe:	609a      	str	r2, [r3, #8]
}
 8006e00:	bf00      	nop
 8006e02:	3714      	adds	r7, #20
 8006e04:	46bd      	mov	sp, r7
 8006e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0a:	4770      	bx	lr

08006e0c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006e0c:	b480      	push	{r7}
 8006e0e:	b087      	sub	sp, #28
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	60f8      	str	r0, [r7, #12]
 8006e14:	60b9      	str	r1, [r7, #8]
 8006e16:	607a      	str	r2, [r7, #4]
 8006e18:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	689b      	ldr	r3, [r3, #8]
 8006e1e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e20:	697b      	ldr	r3, [r7, #20]
 8006e22:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006e26:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006e28:	683b      	ldr	r3, [r7, #0]
 8006e2a:	021a      	lsls	r2, r3, #8
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	431a      	orrs	r2, r3
 8006e30:	68bb      	ldr	r3, [r7, #8]
 8006e32:	4313      	orrs	r3, r2
 8006e34:	697a      	ldr	r2, [r7, #20]
 8006e36:	4313      	orrs	r3, r2
 8006e38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	697a      	ldr	r2, [r7, #20]
 8006e3e:	609a      	str	r2, [r3, #8]
}
 8006e40:	bf00      	nop
 8006e42:	371c      	adds	r7, #28
 8006e44:	46bd      	mov	sp, r7
 8006e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4a:	4770      	bx	lr

08006e4c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006e4c:	b480      	push	{r7}
 8006e4e:	b087      	sub	sp, #28
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	60f8      	str	r0, [r7, #12]
 8006e54:	60b9      	str	r1, [r7, #8]
 8006e56:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006e58:	68bb      	ldr	r3, [r7, #8]
 8006e5a:	f003 031f 	and.w	r3, r3, #31
 8006e5e:	2201      	movs	r2, #1
 8006e60:	fa02 f303 	lsl.w	r3, r2, r3
 8006e64:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	6a1a      	ldr	r2, [r3, #32]
 8006e6a:	697b      	ldr	r3, [r7, #20]
 8006e6c:	43db      	mvns	r3, r3
 8006e6e:	401a      	ands	r2, r3
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	6a1a      	ldr	r2, [r3, #32]
 8006e78:	68bb      	ldr	r3, [r7, #8]
 8006e7a:	f003 031f 	and.w	r3, r3, #31
 8006e7e:	6879      	ldr	r1, [r7, #4]
 8006e80:	fa01 f303 	lsl.w	r3, r1, r3
 8006e84:	431a      	orrs	r2, r3
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	621a      	str	r2, [r3, #32]
}
 8006e8a:	bf00      	nop
 8006e8c:	371c      	adds	r7, #28
 8006e8e:	46bd      	mov	sp, r7
 8006e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e94:	4770      	bx	lr
	...

08006e98 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006e98:	b480      	push	{r7}
 8006e9a:	b085      	sub	sp, #20
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	6078      	str	r0, [r7, #4]
 8006ea0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006ea8:	2b01      	cmp	r3, #1
 8006eaa:	d101      	bne.n	8006eb0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006eac:	2302      	movs	r3, #2
 8006eae:	e050      	b.n	8006f52 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2201      	movs	r2, #1
 8006eb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	2202      	movs	r2, #2
 8006ebc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	685b      	ldr	r3, [r3, #4]
 8006ec6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	689b      	ldr	r3, [r3, #8]
 8006ece:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ed6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006ed8:	683b      	ldr	r3, [r7, #0]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	68fa      	ldr	r2, [r7, #12]
 8006ede:	4313      	orrs	r3, r2
 8006ee0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	68fa      	ldr	r2, [r7, #12]
 8006ee8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	4a1c      	ldr	r2, [pc, #112]	@ (8006f60 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006ef0:	4293      	cmp	r3, r2
 8006ef2:	d018      	beq.n	8006f26 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006efc:	d013      	beq.n	8006f26 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	4a18      	ldr	r2, [pc, #96]	@ (8006f64 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006f04:	4293      	cmp	r3, r2
 8006f06:	d00e      	beq.n	8006f26 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	4a16      	ldr	r2, [pc, #88]	@ (8006f68 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006f0e:	4293      	cmp	r3, r2
 8006f10:	d009      	beq.n	8006f26 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	4a15      	ldr	r2, [pc, #84]	@ (8006f6c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006f18:	4293      	cmp	r3, r2
 8006f1a:	d004      	beq.n	8006f26 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	4a13      	ldr	r2, [pc, #76]	@ (8006f70 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006f22:	4293      	cmp	r3, r2
 8006f24:	d10c      	bne.n	8006f40 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006f26:	68bb      	ldr	r3, [r7, #8]
 8006f28:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006f2c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006f2e:	683b      	ldr	r3, [r7, #0]
 8006f30:	685b      	ldr	r3, [r3, #4]
 8006f32:	68ba      	ldr	r2, [r7, #8]
 8006f34:	4313      	orrs	r3, r2
 8006f36:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	68ba      	ldr	r2, [r7, #8]
 8006f3e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2201      	movs	r2, #1
 8006f44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	2200      	movs	r2, #0
 8006f4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006f50:	2300      	movs	r3, #0
}
 8006f52:	4618      	mov	r0, r3
 8006f54:	3714      	adds	r7, #20
 8006f56:	46bd      	mov	sp, r7
 8006f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f5c:	4770      	bx	lr
 8006f5e:	bf00      	nop
 8006f60:	40010000 	.word	0x40010000
 8006f64:	40000400 	.word	0x40000400
 8006f68:	40000800 	.word	0x40000800
 8006f6c:	40000c00 	.word	0x40000c00
 8006f70:	40014000 	.word	0x40014000

08006f74 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006f74:	b480      	push	{r7}
 8006f76:	b083      	sub	sp, #12
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006f7c:	bf00      	nop
 8006f7e:	370c      	adds	r7, #12
 8006f80:	46bd      	mov	sp, r7
 8006f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f86:	4770      	bx	lr

08006f88 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006f88:	b480      	push	{r7}
 8006f8a:	b083      	sub	sp, #12
 8006f8c:	af00      	add	r7, sp, #0
 8006f8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006f90:	bf00      	nop
 8006f92:	370c      	adds	r7, #12
 8006f94:	46bd      	mov	sp, r7
 8006f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9a:	4770      	bx	lr

08006f9c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006f9c:	b580      	push	{r7, lr}
 8006f9e:	b082      	sub	sp, #8
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d101      	bne.n	8006fae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006faa:	2301      	movs	r3, #1
 8006fac:	e042      	b.n	8007034 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006fb4:	b2db      	uxtb	r3, r3
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d106      	bne.n	8006fc8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006fc2:	6878      	ldr	r0, [r7, #4]
 8006fc4:	f7fb ffc0 	bl	8002f48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	2224      	movs	r2, #36	@ 0x24
 8006fcc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	68da      	ldr	r2, [r3, #12]
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006fde:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006fe0:	6878      	ldr	r0, [r7, #4]
 8006fe2:	f000 fff5 	bl	8007fd0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	691a      	ldr	r2, [r3, #16]
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006ff4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	695a      	ldr	r2, [r3, #20]
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007004:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	68da      	ldr	r2, [r3, #12]
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007014:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	2200      	movs	r2, #0
 800701a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	2220      	movs	r2, #32
 8007020:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	2220      	movs	r2, #32
 8007028:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	2200      	movs	r2, #0
 8007030:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007032:	2300      	movs	r3, #0
}
 8007034:	4618      	mov	r0, r3
 8007036:	3708      	adds	r7, #8
 8007038:	46bd      	mov	sp, r7
 800703a:	bd80      	pop	{r7, pc}

0800703c <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800703c:	b580      	push	{r7, lr}
 800703e:	b08c      	sub	sp, #48	@ 0x30
 8007040:	af00      	add	r7, sp, #0
 8007042:	60f8      	str	r0, [r7, #12]
 8007044:	60b9      	str	r1, [r7, #8]
 8007046:	4613      	mov	r3, r2
 8007048:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007050:	b2db      	uxtb	r3, r3
 8007052:	2b20      	cmp	r3, #32
 8007054:	d162      	bne.n	800711c <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 8007056:	68bb      	ldr	r3, [r7, #8]
 8007058:	2b00      	cmp	r3, #0
 800705a:	d002      	beq.n	8007062 <HAL_UART_Transmit_DMA+0x26>
 800705c:	88fb      	ldrh	r3, [r7, #6]
 800705e:	2b00      	cmp	r3, #0
 8007060:	d101      	bne.n	8007066 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8007062:	2301      	movs	r3, #1
 8007064:	e05b      	b.n	800711e <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 8007066:	68ba      	ldr	r2, [r7, #8]
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	88fa      	ldrh	r2, [r7, #6]
 8007070:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	88fa      	ldrh	r2, [r7, #6]
 8007076:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	2200      	movs	r2, #0
 800707c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	2221      	movs	r2, #33	@ 0x21
 8007082:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800708a:	4a27      	ldr	r2, [pc, #156]	@ (8007128 <HAL_UART_Transmit_DMA+0xec>)
 800708c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007092:	4a26      	ldr	r2, [pc, #152]	@ (800712c <HAL_UART_Transmit_DMA+0xf0>)
 8007094:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800709a:	4a25      	ldr	r2, [pc, #148]	@ (8007130 <HAL_UART_Transmit_DMA+0xf4>)
 800709c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070a2:	2200      	movs	r2, #0
 80070a4:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 80070a6:	f107 0308 	add.w	r3, r7, #8
 80070aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80070b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070b2:	6819      	ldr	r1, [r3, #0]
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	3304      	adds	r3, #4
 80070ba:	461a      	mov	r2, r3
 80070bc:	88fb      	ldrh	r3, [r7, #6]
 80070be:	f7fc fc75 	bl	80039ac <HAL_DMA_Start_IT>
 80070c2:	4603      	mov	r3, r0
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d008      	beq.n	80070da <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	2210      	movs	r2, #16
 80070cc:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	2220      	movs	r2, #32
 80070d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 80070d6:	2301      	movs	r3, #1
 80070d8:	e021      	b.n	800711e <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80070e2:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	3314      	adds	r3, #20
 80070ea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070ec:	69bb      	ldr	r3, [r7, #24]
 80070ee:	e853 3f00 	ldrex	r3, [r3]
 80070f2:	617b      	str	r3, [r7, #20]
   return(result);
 80070f4:	697b      	ldr	r3, [r7, #20]
 80070f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80070fa:	62bb      	str	r3, [r7, #40]	@ 0x28
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	3314      	adds	r3, #20
 8007102:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007104:	627a      	str	r2, [r7, #36]	@ 0x24
 8007106:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007108:	6a39      	ldr	r1, [r7, #32]
 800710a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800710c:	e841 2300 	strex	r3, r2, [r1]
 8007110:	61fb      	str	r3, [r7, #28]
   return(result);
 8007112:	69fb      	ldr	r3, [r7, #28]
 8007114:	2b00      	cmp	r3, #0
 8007116:	d1e5      	bne.n	80070e4 <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 8007118:	2300      	movs	r3, #0
 800711a:	e000      	b.n	800711e <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 800711c:	2302      	movs	r3, #2
  }
}
 800711e:	4618      	mov	r0, r3
 8007120:	3730      	adds	r7, #48	@ 0x30
 8007122:	46bd      	mov	sp, r7
 8007124:	bd80      	pop	{r7, pc}
 8007126:	bf00      	nop
 8007128:	0800784d 	.word	0x0800784d
 800712c:	080078e7 	.word	0x080078e7
 8007130:	08007a6b 	.word	0x08007a6b

08007134 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007134:	b580      	push	{r7, lr}
 8007136:	b084      	sub	sp, #16
 8007138:	af00      	add	r7, sp, #0
 800713a:	60f8      	str	r0, [r7, #12]
 800713c:	60b9      	str	r1, [r7, #8]
 800713e:	4613      	mov	r3, r2
 8007140:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007148:	b2db      	uxtb	r3, r3
 800714a:	2b20      	cmp	r3, #32
 800714c:	d112      	bne.n	8007174 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800714e:	68bb      	ldr	r3, [r7, #8]
 8007150:	2b00      	cmp	r3, #0
 8007152:	d002      	beq.n	800715a <HAL_UART_Receive_DMA+0x26>
 8007154:	88fb      	ldrh	r3, [r7, #6]
 8007156:	2b00      	cmp	r3, #0
 8007158:	d101      	bne.n	800715e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800715a:	2301      	movs	r3, #1
 800715c:	e00b      	b.n	8007176 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	2200      	movs	r2, #0
 8007162:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8007164:	88fb      	ldrh	r3, [r7, #6]
 8007166:	461a      	mov	r2, r3
 8007168:	68b9      	ldr	r1, [r7, #8]
 800716a:	68f8      	ldr	r0, [r7, #12]
 800716c:	f000 fcc8 	bl	8007b00 <UART_Start_Receive_DMA>
 8007170:	4603      	mov	r3, r0
 8007172:	e000      	b.n	8007176 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8007174:	2302      	movs	r3, #2
  }
}
 8007176:	4618      	mov	r0, r3
 8007178:	3710      	adds	r7, #16
 800717a:	46bd      	mov	sp, r7
 800717c:	bd80      	pop	{r7, pc}

0800717e <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800717e:	b580      	push	{r7, lr}
 8007180:	b090      	sub	sp, #64	@ 0x40
 8007182:	af00      	add	r7, sp, #0
 8007184:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007186:	2300      	movs	r3, #0
 8007188:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	695b      	ldr	r3, [r3, #20]
 8007190:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007194:	2b80      	cmp	r3, #128	@ 0x80
 8007196:	bf0c      	ite	eq
 8007198:	2301      	moveq	r3, #1
 800719a:	2300      	movne	r3, #0
 800719c:	b2db      	uxtb	r3, r3
 800719e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80071a6:	b2db      	uxtb	r3, r3
 80071a8:	2b21      	cmp	r3, #33	@ 0x21
 80071aa:	d128      	bne.n	80071fe <HAL_UART_DMAStop+0x80>
 80071ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d025      	beq.n	80071fe <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	3314      	adds	r3, #20
 80071b8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071bc:	e853 3f00 	ldrex	r3, [r3]
 80071c0:	623b      	str	r3, [r7, #32]
   return(result);
 80071c2:	6a3b      	ldr	r3, [r7, #32]
 80071c4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80071c8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	3314      	adds	r3, #20
 80071d0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80071d2:	633a      	str	r2, [r7, #48]	@ 0x30
 80071d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071d6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80071d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80071da:	e841 2300 	strex	r3, r2, [r1]
 80071de:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80071e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d1e5      	bne.n	80071b2 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d004      	beq.n	80071f8 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071f2:	4618      	mov	r0, r3
 80071f4:	f7fc fc32 	bl	8003a5c <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 80071f8:	6878      	ldr	r0, [r7, #4]
 80071fa:	f000 fd27 	bl	8007c4c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	695b      	ldr	r3, [r3, #20]
 8007204:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007208:	2b40      	cmp	r3, #64	@ 0x40
 800720a:	bf0c      	ite	eq
 800720c:	2301      	moveq	r3, #1
 800720e:	2300      	movne	r3, #0
 8007210:	b2db      	uxtb	r3, r3
 8007212:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800721a:	b2db      	uxtb	r3, r3
 800721c:	2b22      	cmp	r3, #34	@ 0x22
 800721e:	d128      	bne.n	8007272 <HAL_UART_DMAStop+0xf4>
 8007220:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007222:	2b00      	cmp	r3, #0
 8007224:	d025      	beq.n	8007272 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	3314      	adds	r3, #20
 800722c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800722e:	693b      	ldr	r3, [r7, #16]
 8007230:	e853 3f00 	ldrex	r3, [r3]
 8007234:	60fb      	str	r3, [r7, #12]
   return(result);
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800723c:	637b      	str	r3, [r7, #52]	@ 0x34
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	3314      	adds	r3, #20
 8007244:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007246:	61fa      	str	r2, [r7, #28]
 8007248:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800724a:	69b9      	ldr	r1, [r7, #24]
 800724c:	69fa      	ldr	r2, [r7, #28]
 800724e:	e841 2300 	strex	r3, r2, [r1]
 8007252:	617b      	str	r3, [r7, #20]
   return(result);
 8007254:	697b      	ldr	r3, [r7, #20]
 8007256:	2b00      	cmp	r3, #0
 8007258:	d1e5      	bne.n	8007226 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800725e:	2b00      	cmp	r3, #0
 8007260:	d004      	beq.n	800726c <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007266:	4618      	mov	r0, r3
 8007268:	f7fc fbf8 	bl	8003a5c <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 800726c:	6878      	ldr	r0, [r7, #4]
 800726e:	f000 fd15 	bl	8007c9c <UART_EndRxTransfer>
  }

  return HAL_OK;
 8007272:	2300      	movs	r3, #0
}
 8007274:	4618      	mov	r0, r3
 8007276:	3740      	adds	r7, #64	@ 0x40
 8007278:	46bd      	mov	sp, r7
 800727a:	bd80      	pop	{r7, pc}

0800727c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800727c:	b580      	push	{r7, lr}
 800727e:	b0ba      	sub	sp, #232	@ 0xe8
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	68db      	ldr	r3, [r3, #12]
 8007294:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	695b      	ldr	r3, [r3, #20]
 800729e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80072a2:	2300      	movs	r3, #0
 80072a4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80072a8:	2300      	movs	r3, #0
 80072aa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80072ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072b2:	f003 030f 	and.w	r3, r3, #15
 80072b6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80072ba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d10f      	bne.n	80072e2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80072c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072c6:	f003 0320 	and.w	r3, r3, #32
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d009      	beq.n	80072e2 <HAL_UART_IRQHandler+0x66>
 80072ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80072d2:	f003 0320 	and.w	r3, r3, #32
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d003      	beq.n	80072e2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80072da:	6878      	ldr	r0, [r7, #4]
 80072dc:	f000 fdba 	bl	8007e54 <UART_Receive_IT>
      return;
 80072e0:	e273      	b.n	80077ca <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80072e2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	f000 80de 	beq.w	80074a8 <HAL_UART_IRQHandler+0x22c>
 80072ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80072f0:	f003 0301 	and.w	r3, r3, #1
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d106      	bne.n	8007306 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80072f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80072fc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8007300:	2b00      	cmp	r3, #0
 8007302:	f000 80d1 	beq.w	80074a8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007306:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800730a:	f003 0301 	and.w	r3, r3, #1
 800730e:	2b00      	cmp	r3, #0
 8007310:	d00b      	beq.n	800732a <HAL_UART_IRQHandler+0xae>
 8007312:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007316:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800731a:	2b00      	cmp	r3, #0
 800731c:	d005      	beq.n	800732a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007322:	f043 0201 	orr.w	r2, r3, #1
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800732a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800732e:	f003 0304 	and.w	r3, r3, #4
 8007332:	2b00      	cmp	r3, #0
 8007334:	d00b      	beq.n	800734e <HAL_UART_IRQHandler+0xd2>
 8007336:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800733a:	f003 0301 	and.w	r3, r3, #1
 800733e:	2b00      	cmp	r3, #0
 8007340:	d005      	beq.n	800734e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007346:	f043 0202 	orr.w	r2, r3, #2
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800734e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007352:	f003 0302 	and.w	r3, r3, #2
 8007356:	2b00      	cmp	r3, #0
 8007358:	d00b      	beq.n	8007372 <HAL_UART_IRQHandler+0xf6>
 800735a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800735e:	f003 0301 	and.w	r3, r3, #1
 8007362:	2b00      	cmp	r3, #0
 8007364:	d005      	beq.n	8007372 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800736a:	f043 0204 	orr.w	r2, r3, #4
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007372:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007376:	f003 0308 	and.w	r3, r3, #8
 800737a:	2b00      	cmp	r3, #0
 800737c:	d011      	beq.n	80073a2 <HAL_UART_IRQHandler+0x126>
 800737e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007382:	f003 0320 	and.w	r3, r3, #32
 8007386:	2b00      	cmp	r3, #0
 8007388:	d105      	bne.n	8007396 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800738a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800738e:	f003 0301 	and.w	r3, r3, #1
 8007392:	2b00      	cmp	r3, #0
 8007394:	d005      	beq.n	80073a2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800739a:	f043 0208 	orr.w	r2, r3, #8
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	f000 820a 	beq.w	80077c0 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80073ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073b0:	f003 0320 	and.w	r3, r3, #32
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d008      	beq.n	80073ca <HAL_UART_IRQHandler+0x14e>
 80073b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073bc:	f003 0320 	and.w	r3, r3, #32
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d002      	beq.n	80073ca <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80073c4:	6878      	ldr	r0, [r7, #4]
 80073c6:	f000 fd45 	bl	8007e54 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	695b      	ldr	r3, [r3, #20]
 80073d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073d4:	2b40      	cmp	r3, #64	@ 0x40
 80073d6:	bf0c      	ite	eq
 80073d8:	2301      	moveq	r3, #1
 80073da:	2300      	movne	r3, #0
 80073dc:	b2db      	uxtb	r3, r3
 80073de:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073e6:	f003 0308 	and.w	r3, r3, #8
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d103      	bne.n	80073f6 <HAL_UART_IRQHandler+0x17a>
 80073ee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d04f      	beq.n	8007496 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80073f6:	6878      	ldr	r0, [r7, #4]
 80073f8:	f000 fc50 	bl	8007c9c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	695b      	ldr	r3, [r3, #20]
 8007402:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007406:	2b40      	cmp	r3, #64	@ 0x40
 8007408:	d141      	bne.n	800748e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	3314      	adds	r3, #20
 8007410:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007414:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007418:	e853 3f00 	ldrex	r3, [r3]
 800741c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007420:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007424:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007428:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	3314      	adds	r3, #20
 8007432:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007436:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800743a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800743e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007442:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007446:	e841 2300 	strex	r3, r2, [r1]
 800744a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800744e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007452:	2b00      	cmp	r3, #0
 8007454:	d1d9      	bne.n	800740a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800745a:	2b00      	cmp	r3, #0
 800745c:	d013      	beq.n	8007486 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007462:	4a8a      	ldr	r2, [pc, #552]	@ (800768c <HAL_UART_IRQHandler+0x410>)
 8007464:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800746a:	4618      	mov	r0, r3
 800746c:	f7fc fb66 	bl	8003b3c <HAL_DMA_Abort_IT>
 8007470:	4603      	mov	r3, r0
 8007472:	2b00      	cmp	r3, #0
 8007474:	d016      	beq.n	80074a4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800747a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800747c:	687a      	ldr	r2, [r7, #4]
 800747e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007480:	4610      	mov	r0, r2
 8007482:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007484:	e00e      	b.n	80074a4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007486:	6878      	ldr	r0, [r7, #4]
 8007488:	f000 f9ca 	bl	8007820 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800748c:	e00a      	b.n	80074a4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800748e:	6878      	ldr	r0, [r7, #4]
 8007490:	f000 f9c6 	bl	8007820 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007494:	e006      	b.n	80074a4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007496:	6878      	ldr	r0, [r7, #4]
 8007498:	f000 f9c2 	bl	8007820 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	2200      	movs	r2, #0
 80074a0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80074a2:	e18d      	b.n	80077c0 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074a4:	bf00      	nop
    return;
 80074a6:	e18b      	b.n	80077c0 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074ac:	2b01      	cmp	r3, #1
 80074ae:	f040 8167 	bne.w	8007780 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80074b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80074b6:	f003 0310 	and.w	r3, r3, #16
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	f000 8160 	beq.w	8007780 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80074c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80074c4:	f003 0310 	and.w	r3, r3, #16
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	f000 8159 	beq.w	8007780 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80074ce:	2300      	movs	r3, #0
 80074d0:	60bb      	str	r3, [r7, #8]
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	60bb      	str	r3, [r7, #8]
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	685b      	ldr	r3, [r3, #4]
 80074e0:	60bb      	str	r3, [r7, #8]
 80074e2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	695b      	ldr	r3, [r3, #20]
 80074ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074ee:	2b40      	cmp	r3, #64	@ 0x40
 80074f0:	f040 80ce 	bne.w	8007690 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	685b      	ldr	r3, [r3, #4]
 80074fc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007500:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007504:	2b00      	cmp	r3, #0
 8007506:	f000 80a9 	beq.w	800765c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800750e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007512:	429a      	cmp	r2, r3
 8007514:	f080 80a2 	bcs.w	800765c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800751e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007524:	69db      	ldr	r3, [r3, #28]
 8007526:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800752a:	f000 8088 	beq.w	800763e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	330c      	adds	r3, #12
 8007534:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007538:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800753c:	e853 3f00 	ldrex	r3, [r3]
 8007540:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007544:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007548:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800754c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	330c      	adds	r3, #12
 8007556:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800755a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800755e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007562:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007566:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800756a:	e841 2300 	strex	r3, r2, [r1]
 800756e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007572:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007576:	2b00      	cmp	r3, #0
 8007578:	d1d9      	bne.n	800752e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	3314      	adds	r3, #20
 8007580:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007582:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007584:	e853 3f00 	ldrex	r3, [r3]
 8007588:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800758a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800758c:	f023 0301 	bic.w	r3, r3, #1
 8007590:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	3314      	adds	r3, #20
 800759a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800759e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80075a2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075a4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80075a6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80075aa:	e841 2300 	strex	r3, r2, [r1]
 80075ae:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80075b0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d1e1      	bne.n	800757a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	3314      	adds	r3, #20
 80075bc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075be:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80075c0:	e853 3f00 	ldrex	r3, [r3]
 80075c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80075c6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80075c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80075cc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	3314      	adds	r3, #20
 80075d6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80075da:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80075dc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075de:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80075e0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80075e2:	e841 2300 	strex	r3, r2, [r1]
 80075e6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80075e8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d1e3      	bne.n	80075b6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	2220      	movs	r2, #32
 80075f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	2200      	movs	r2, #0
 80075fa:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	330c      	adds	r3, #12
 8007602:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007604:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007606:	e853 3f00 	ldrex	r3, [r3]
 800760a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800760c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800760e:	f023 0310 	bic.w	r3, r3, #16
 8007612:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	330c      	adds	r3, #12
 800761c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007620:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007622:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007624:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007626:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007628:	e841 2300 	strex	r3, r2, [r1]
 800762c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800762e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007630:	2b00      	cmp	r3, #0
 8007632:	d1e3      	bne.n	80075fc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007638:	4618      	mov	r0, r3
 800763a:	f7fc fa0f 	bl	8003a5c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	2202      	movs	r2, #2
 8007642:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800764c:	b29b      	uxth	r3, r3
 800764e:	1ad3      	subs	r3, r2, r3
 8007650:	b29b      	uxth	r3, r3
 8007652:	4619      	mov	r1, r3
 8007654:	6878      	ldr	r0, [r7, #4]
 8007656:	f000 f8ed 	bl	8007834 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800765a:	e0b3      	b.n	80077c4 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007660:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007664:	429a      	cmp	r2, r3
 8007666:	f040 80ad 	bne.w	80077c4 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800766e:	69db      	ldr	r3, [r3, #28]
 8007670:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007674:	f040 80a6 	bne.w	80077c4 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	2202      	movs	r2, #2
 800767c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007682:	4619      	mov	r1, r3
 8007684:	6878      	ldr	r0, [r7, #4]
 8007686:	f000 f8d5 	bl	8007834 <HAL_UARTEx_RxEventCallback>
      return;
 800768a:	e09b      	b.n	80077c4 <HAL_UART_IRQHandler+0x548>
 800768c:	08007d63 	.word	0x08007d63
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007698:	b29b      	uxth	r3, r3
 800769a:	1ad3      	subs	r3, r2, r3
 800769c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80076a4:	b29b      	uxth	r3, r3
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	f000 808e 	beq.w	80077c8 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80076ac:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	f000 8089 	beq.w	80077c8 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	330c      	adds	r3, #12
 80076bc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076c0:	e853 3f00 	ldrex	r3, [r3]
 80076c4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80076c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80076cc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	330c      	adds	r3, #12
 80076d6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80076da:	647a      	str	r2, [r7, #68]	@ 0x44
 80076dc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076de:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80076e0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80076e2:	e841 2300 	strex	r3, r2, [r1]
 80076e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80076e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d1e3      	bne.n	80076b6 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	3314      	adds	r3, #20
 80076f4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076f8:	e853 3f00 	ldrex	r3, [r3]
 80076fc:	623b      	str	r3, [r7, #32]
   return(result);
 80076fe:	6a3b      	ldr	r3, [r7, #32]
 8007700:	f023 0301 	bic.w	r3, r3, #1
 8007704:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	3314      	adds	r3, #20
 800770e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007712:	633a      	str	r2, [r7, #48]	@ 0x30
 8007714:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007716:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007718:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800771a:	e841 2300 	strex	r3, r2, [r1]
 800771e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007720:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007722:	2b00      	cmp	r3, #0
 8007724:	d1e3      	bne.n	80076ee <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	2220      	movs	r2, #32
 800772a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	2200      	movs	r2, #0
 8007732:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	330c      	adds	r3, #12
 800773a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800773c:	693b      	ldr	r3, [r7, #16]
 800773e:	e853 3f00 	ldrex	r3, [r3]
 8007742:	60fb      	str	r3, [r7, #12]
   return(result);
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	f023 0310 	bic.w	r3, r3, #16
 800774a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	330c      	adds	r3, #12
 8007754:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007758:	61fa      	str	r2, [r7, #28]
 800775a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800775c:	69b9      	ldr	r1, [r7, #24]
 800775e:	69fa      	ldr	r2, [r7, #28]
 8007760:	e841 2300 	strex	r3, r2, [r1]
 8007764:	617b      	str	r3, [r7, #20]
   return(result);
 8007766:	697b      	ldr	r3, [r7, #20]
 8007768:	2b00      	cmp	r3, #0
 800776a:	d1e3      	bne.n	8007734 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	2202      	movs	r2, #2
 8007770:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007772:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007776:	4619      	mov	r1, r3
 8007778:	6878      	ldr	r0, [r7, #4]
 800777a:	f000 f85b 	bl	8007834 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800777e:	e023      	b.n	80077c8 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007780:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007784:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007788:	2b00      	cmp	r3, #0
 800778a:	d009      	beq.n	80077a0 <HAL_UART_IRQHandler+0x524>
 800778c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007790:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007794:	2b00      	cmp	r3, #0
 8007796:	d003      	beq.n	80077a0 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8007798:	6878      	ldr	r0, [r7, #4]
 800779a:	f000 faf3 	bl	8007d84 <UART_Transmit_IT>
    return;
 800779e:	e014      	b.n	80077ca <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80077a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80077a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d00e      	beq.n	80077ca <HAL_UART_IRQHandler+0x54e>
 80077ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80077b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d008      	beq.n	80077ca <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80077b8:	6878      	ldr	r0, [r7, #4]
 80077ba:	f000 fb33 	bl	8007e24 <UART_EndTransmit_IT>
    return;
 80077be:	e004      	b.n	80077ca <HAL_UART_IRQHandler+0x54e>
    return;
 80077c0:	bf00      	nop
 80077c2:	e002      	b.n	80077ca <HAL_UART_IRQHandler+0x54e>
      return;
 80077c4:	bf00      	nop
 80077c6:	e000      	b.n	80077ca <HAL_UART_IRQHandler+0x54e>
      return;
 80077c8:	bf00      	nop
  }
}
 80077ca:	37e8      	adds	r7, #232	@ 0xe8
 80077cc:	46bd      	mov	sp, r7
 80077ce:	bd80      	pop	{r7, pc}

080077d0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80077d0:	b480      	push	{r7}
 80077d2:	b083      	sub	sp, #12
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80077d8:	bf00      	nop
 80077da:	370c      	adds	r7, #12
 80077dc:	46bd      	mov	sp, r7
 80077de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e2:	4770      	bx	lr

080077e4 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80077e4:	b480      	push	{r7}
 80077e6:	b083      	sub	sp, #12
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80077ec:	bf00      	nop
 80077ee:	370c      	adds	r7, #12
 80077f0:	46bd      	mov	sp, r7
 80077f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f6:	4770      	bx	lr

080077f8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80077f8:	b480      	push	{r7}
 80077fa:	b083      	sub	sp, #12
 80077fc:	af00      	add	r7, sp, #0
 80077fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007800:	bf00      	nop
 8007802:	370c      	adds	r7, #12
 8007804:	46bd      	mov	sp, r7
 8007806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800780a:	4770      	bx	lr

0800780c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800780c:	b480      	push	{r7}
 800780e:	b083      	sub	sp, #12
 8007810:	af00      	add	r7, sp, #0
 8007812:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007814:	bf00      	nop
 8007816:	370c      	adds	r7, #12
 8007818:	46bd      	mov	sp, r7
 800781a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800781e:	4770      	bx	lr

08007820 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007820:	b480      	push	{r7}
 8007822:	b083      	sub	sp, #12
 8007824:	af00      	add	r7, sp, #0
 8007826:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007828:	bf00      	nop
 800782a:	370c      	adds	r7, #12
 800782c:	46bd      	mov	sp, r7
 800782e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007832:	4770      	bx	lr

08007834 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007834:	b480      	push	{r7}
 8007836:	b083      	sub	sp, #12
 8007838:	af00      	add	r7, sp, #0
 800783a:	6078      	str	r0, [r7, #4]
 800783c:	460b      	mov	r3, r1
 800783e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007840:	bf00      	nop
 8007842:	370c      	adds	r7, #12
 8007844:	46bd      	mov	sp, r7
 8007846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800784a:	4770      	bx	lr

0800784c <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800784c:	b580      	push	{r7, lr}
 800784e:	b090      	sub	sp, #64	@ 0x40
 8007850:	af00      	add	r7, sp, #0
 8007852:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007858:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007864:	2b00      	cmp	r3, #0
 8007866:	d137      	bne.n	80078d8 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8007868:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800786a:	2200      	movs	r2, #0
 800786c:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800786e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	3314      	adds	r3, #20
 8007874:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007878:	e853 3f00 	ldrex	r3, [r3]
 800787c:	623b      	str	r3, [r7, #32]
   return(result);
 800787e:	6a3b      	ldr	r3, [r7, #32]
 8007880:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007884:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007886:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	3314      	adds	r3, #20
 800788c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800788e:	633a      	str	r2, [r7, #48]	@ 0x30
 8007890:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007892:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007894:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007896:	e841 2300 	strex	r3, r2, [r1]
 800789a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800789c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d1e5      	bne.n	800786e <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80078a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	330c      	adds	r3, #12
 80078a8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078aa:	693b      	ldr	r3, [r7, #16]
 80078ac:	e853 3f00 	ldrex	r3, [r3]
 80078b0:	60fb      	str	r3, [r7, #12]
   return(result);
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80078b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80078ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	330c      	adds	r3, #12
 80078c0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80078c2:	61fa      	str	r2, [r7, #28]
 80078c4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078c6:	69b9      	ldr	r1, [r7, #24]
 80078c8:	69fa      	ldr	r2, [r7, #28]
 80078ca:	e841 2300 	strex	r3, r2, [r1]
 80078ce:	617b      	str	r3, [r7, #20]
   return(result);
 80078d0:	697b      	ldr	r3, [r7, #20]
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d1e5      	bne.n	80078a2 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80078d6:	e002      	b.n	80078de <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80078d8:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80078da:	f7ff ff79 	bl	80077d0 <HAL_UART_TxCpltCallback>
}
 80078de:	bf00      	nop
 80078e0:	3740      	adds	r7, #64	@ 0x40
 80078e2:	46bd      	mov	sp, r7
 80078e4:	bd80      	pop	{r7, pc}

080078e6 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80078e6:	b580      	push	{r7, lr}
 80078e8:	b084      	sub	sp, #16
 80078ea:	af00      	add	r7, sp, #0
 80078ec:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078f2:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80078f4:	68f8      	ldr	r0, [r7, #12]
 80078f6:	f7ff ff75 	bl	80077e4 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80078fa:	bf00      	nop
 80078fc:	3710      	adds	r7, #16
 80078fe:	46bd      	mov	sp, r7
 8007900:	bd80      	pop	{r7, pc}

08007902 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007902:	b580      	push	{r7, lr}
 8007904:	b09c      	sub	sp, #112	@ 0x70
 8007906:	af00      	add	r7, sp, #0
 8007908:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800790e:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800791a:	2b00      	cmp	r3, #0
 800791c:	d172      	bne.n	8007a04 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800791e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007920:	2200      	movs	r2, #0
 8007922:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007924:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	330c      	adds	r3, #12
 800792a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800792c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800792e:	e853 3f00 	ldrex	r3, [r3]
 8007932:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007934:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007936:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800793a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800793c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	330c      	adds	r3, #12
 8007942:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007944:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007946:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007948:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800794a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800794c:	e841 2300 	strex	r3, r2, [r1]
 8007950:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007952:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007954:	2b00      	cmp	r3, #0
 8007956:	d1e5      	bne.n	8007924 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007958:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	3314      	adds	r3, #20
 800795e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007960:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007962:	e853 3f00 	ldrex	r3, [r3]
 8007966:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007968:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800796a:	f023 0301 	bic.w	r3, r3, #1
 800796e:	667b      	str	r3, [r7, #100]	@ 0x64
 8007970:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	3314      	adds	r3, #20
 8007976:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007978:	647a      	str	r2, [r7, #68]	@ 0x44
 800797a:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800797c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800797e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007980:	e841 2300 	strex	r3, r2, [r1]
 8007984:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007986:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007988:	2b00      	cmp	r3, #0
 800798a:	d1e5      	bne.n	8007958 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800798c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	3314      	adds	r3, #20
 8007992:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007994:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007996:	e853 3f00 	ldrex	r3, [r3]
 800799a:	623b      	str	r3, [r7, #32]
   return(result);
 800799c:	6a3b      	ldr	r3, [r7, #32]
 800799e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80079a2:	663b      	str	r3, [r7, #96]	@ 0x60
 80079a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	3314      	adds	r3, #20
 80079aa:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80079ac:	633a      	str	r2, [r7, #48]	@ 0x30
 80079ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079b0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80079b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80079b4:	e841 2300 	strex	r3, r2, [r1]
 80079b8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80079ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d1e5      	bne.n	800798c <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80079c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80079c2:	2220      	movs	r2, #32
 80079c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80079c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80079ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079cc:	2b01      	cmp	r3, #1
 80079ce:	d119      	bne.n	8007a04 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	330c      	adds	r3, #12
 80079d6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079d8:	693b      	ldr	r3, [r7, #16]
 80079da:	e853 3f00 	ldrex	r3, [r3]
 80079de:	60fb      	str	r3, [r7, #12]
   return(result);
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	f023 0310 	bic.w	r3, r3, #16
 80079e6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80079e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	330c      	adds	r3, #12
 80079ee:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80079f0:	61fa      	str	r2, [r7, #28]
 80079f2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079f4:	69b9      	ldr	r1, [r7, #24]
 80079f6:	69fa      	ldr	r2, [r7, #28]
 80079f8:	e841 2300 	strex	r3, r2, [r1]
 80079fc:	617b      	str	r3, [r7, #20]
   return(result);
 80079fe:	697b      	ldr	r3, [r7, #20]
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d1e5      	bne.n	80079d0 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007a04:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a06:	2200      	movs	r2, #0
 8007a08:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a0a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a0e:	2b01      	cmp	r3, #1
 8007a10:	d106      	bne.n	8007a20 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007a12:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a14:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007a16:	4619      	mov	r1, r3
 8007a18:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007a1a:	f7ff ff0b 	bl	8007834 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007a1e:	e002      	b.n	8007a26 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007a20:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007a22:	f7ff fee9 	bl	80077f8 <HAL_UART_RxCpltCallback>
}
 8007a26:	bf00      	nop
 8007a28:	3770      	adds	r7, #112	@ 0x70
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	bd80      	pop	{r7, pc}

08007a2e <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007a2e:	b580      	push	{r7, lr}
 8007a30:	b084      	sub	sp, #16
 8007a32:	af00      	add	r7, sp, #0
 8007a34:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a3a:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	2201      	movs	r2, #1
 8007a40:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a46:	2b01      	cmp	r3, #1
 8007a48:	d108      	bne.n	8007a5c <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007a4e:	085b      	lsrs	r3, r3, #1
 8007a50:	b29b      	uxth	r3, r3
 8007a52:	4619      	mov	r1, r3
 8007a54:	68f8      	ldr	r0, [r7, #12]
 8007a56:	f7ff feed 	bl	8007834 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007a5a:	e002      	b.n	8007a62 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8007a5c:	68f8      	ldr	r0, [r7, #12]
 8007a5e:	f7ff fed5 	bl	800780c <HAL_UART_RxHalfCpltCallback>
}
 8007a62:	bf00      	nop
 8007a64:	3710      	adds	r7, #16
 8007a66:	46bd      	mov	sp, r7
 8007a68:	bd80      	pop	{r7, pc}

08007a6a <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007a6a:	b580      	push	{r7, lr}
 8007a6c:	b084      	sub	sp, #16
 8007a6e:	af00      	add	r7, sp, #0
 8007a70:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007a72:	2300      	movs	r3, #0
 8007a74:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a7a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007a7c:	68bb      	ldr	r3, [r7, #8]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	695b      	ldr	r3, [r3, #20]
 8007a82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a86:	2b80      	cmp	r3, #128	@ 0x80
 8007a88:	bf0c      	ite	eq
 8007a8a:	2301      	moveq	r3, #1
 8007a8c:	2300      	movne	r3, #0
 8007a8e:	b2db      	uxtb	r3, r3
 8007a90:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007a92:	68bb      	ldr	r3, [r7, #8]
 8007a94:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007a98:	b2db      	uxtb	r3, r3
 8007a9a:	2b21      	cmp	r3, #33	@ 0x21
 8007a9c:	d108      	bne.n	8007ab0 <UART_DMAError+0x46>
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d005      	beq.n	8007ab0 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007aa4:	68bb      	ldr	r3, [r7, #8]
 8007aa6:	2200      	movs	r2, #0
 8007aa8:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8007aaa:	68b8      	ldr	r0, [r7, #8]
 8007aac:	f000 f8ce 	bl	8007c4c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007ab0:	68bb      	ldr	r3, [r7, #8]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	695b      	ldr	r3, [r3, #20]
 8007ab6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007aba:	2b40      	cmp	r3, #64	@ 0x40
 8007abc:	bf0c      	ite	eq
 8007abe:	2301      	moveq	r3, #1
 8007ac0:	2300      	movne	r3, #0
 8007ac2:	b2db      	uxtb	r3, r3
 8007ac4:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007ac6:	68bb      	ldr	r3, [r7, #8]
 8007ac8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007acc:	b2db      	uxtb	r3, r3
 8007ace:	2b22      	cmp	r3, #34	@ 0x22
 8007ad0:	d108      	bne.n	8007ae4 <UART_DMAError+0x7a>
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d005      	beq.n	8007ae4 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007ad8:	68bb      	ldr	r3, [r7, #8]
 8007ada:	2200      	movs	r2, #0
 8007adc:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8007ade:	68b8      	ldr	r0, [r7, #8]
 8007ae0:	f000 f8dc 	bl	8007c9c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007ae4:	68bb      	ldr	r3, [r7, #8]
 8007ae6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ae8:	f043 0210 	orr.w	r2, r3, #16
 8007aec:	68bb      	ldr	r3, [r7, #8]
 8007aee:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007af0:	68b8      	ldr	r0, [r7, #8]
 8007af2:	f7ff fe95 	bl	8007820 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007af6:	bf00      	nop
 8007af8:	3710      	adds	r7, #16
 8007afa:	46bd      	mov	sp, r7
 8007afc:	bd80      	pop	{r7, pc}
	...

08007b00 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007b00:	b580      	push	{r7, lr}
 8007b02:	b098      	sub	sp, #96	@ 0x60
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	60f8      	str	r0, [r7, #12]
 8007b08:	60b9      	str	r1, [r7, #8]
 8007b0a:	4613      	mov	r3, r2
 8007b0c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8007b0e:	68ba      	ldr	r2, [r7, #8]
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	88fa      	ldrh	r2, [r7, #6]
 8007b18:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	2200      	movs	r2, #0
 8007b1e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	2222      	movs	r2, #34	@ 0x22
 8007b24:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b2c:	4a44      	ldr	r2, [pc, #272]	@ (8007c40 <UART_Start_Receive_DMA+0x140>)
 8007b2e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b34:	4a43      	ldr	r2, [pc, #268]	@ (8007c44 <UART_Start_Receive_DMA+0x144>)
 8007b36:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b3c:	4a42      	ldr	r2, [pc, #264]	@ (8007c48 <UART_Start_Receive_DMA+0x148>)
 8007b3e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b44:	2200      	movs	r2, #0
 8007b46:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8007b48:	f107 0308 	add.w	r3, r7, #8
 8007b4c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	3304      	adds	r3, #4
 8007b58:	4619      	mov	r1, r3
 8007b5a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007b5c:	681a      	ldr	r2, [r3, #0]
 8007b5e:	88fb      	ldrh	r3, [r7, #6]
 8007b60:	f7fb ff24 	bl	80039ac <HAL_DMA_Start_IT>
 8007b64:	4603      	mov	r3, r0
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d008      	beq.n	8007b7c <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	2210      	movs	r2, #16
 8007b6e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	2220      	movs	r2, #32
 8007b74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8007b78:	2301      	movs	r3, #1
 8007b7a:	e05d      	b.n	8007c38 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8007b7c:	2300      	movs	r3, #0
 8007b7e:	613b      	str	r3, [r7, #16]
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	613b      	str	r3, [r7, #16]
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	685b      	ldr	r3, [r3, #4]
 8007b8e:	613b      	str	r3, [r7, #16]
 8007b90:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	691b      	ldr	r3, [r3, #16]
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d019      	beq.n	8007bce <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	330c      	adds	r3, #12
 8007ba0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ba2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007ba4:	e853 3f00 	ldrex	r3, [r3]
 8007ba8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007baa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007bac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007bb0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	330c      	adds	r3, #12
 8007bb8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007bba:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8007bbc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bbe:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007bc0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007bc2:	e841 2300 	strex	r3, r2, [r1]
 8007bc6:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007bc8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d1e5      	bne.n	8007b9a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	3314      	adds	r3, #20
 8007bd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bd8:	e853 3f00 	ldrex	r3, [r3]
 8007bdc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007bde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007be0:	f043 0301 	orr.w	r3, r3, #1
 8007be4:	657b      	str	r3, [r7, #84]	@ 0x54
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	3314      	adds	r3, #20
 8007bec:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007bee:	63ba      	str	r2, [r7, #56]	@ 0x38
 8007bf0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bf2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8007bf4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007bf6:	e841 2300 	strex	r3, r2, [r1]
 8007bfa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007bfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d1e5      	bne.n	8007bce <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	3314      	adds	r3, #20
 8007c08:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c0a:	69bb      	ldr	r3, [r7, #24]
 8007c0c:	e853 3f00 	ldrex	r3, [r3]
 8007c10:	617b      	str	r3, [r7, #20]
   return(result);
 8007c12:	697b      	ldr	r3, [r7, #20]
 8007c14:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c18:	653b      	str	r3, [r7, #80]	@ 0x50
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	3314      	adds	r3, #20
 8007c20:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007c22:	627a      	str	r2, [r7, #36]	@ 0x24
 8007c24:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c26:	6a39      	ldr	r1, [r7, #32]
 8007c28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007c2a:	e841 2300 	strex	r3, r2, [r1]
 8007c2e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007c30:	69fb      	ldr	r3, [r7, #28]
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d1e5      	bne.n	8007c02 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8007c36:	2300      	movs	r3, #0
}
 8007c38:	4618      	mov	r0, r3
 8007c3a:	3760      	adds	r7, #96	@ 0x60
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	bd80      	pop	{r7, pc}
 8007c40:	08007903 	.word	0x08007903
 8007c44:	08007a2f 	.word	0x08007a2f
 8007c48:	08007a6b 	.word	0x08007a6b

08007c4c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007c4c:	b480      	push	{r7}
 8007c4e:	b089      	sub	sp, #36	@ 0x24
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	330c      	adds	r3, #12
 8007c5a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	e853 3f00 	ldrex	r3, [r3]
 8007c62:	60bb      	str	r3, [r7, #8]
   return(result);
 8007c64:	68bb      	ldr	r3, [r7, #8]
 8007c66:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007c6a:	61fb      	str	r3, [r7, #28]
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	330c      	adds	r3, #12
 8007c72:	69fa      	ldr	r2, [r7, #28]
 8007c74:	61ba      	str	r2, [r7, #24]
 8007c76:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c78:	6979      	ldr	r1, [r7, #20]
 8007c7a:	69ba      	ldr	r2, [r7, #24]
 8007c7c:	e841 2300 	strex	r3, r2, [r1]
 8007c80:	613b      	str	r3, [r7, #16]
   return(result);
 8007c82:	693b      	ldr	r3, [r7, #16]
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d1e5      	bne.n	8007c54 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2220      	movs	r2, #32
 8007c8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8007c90:	bf00      	nop
 8007c92:	3724      	adds	r7, #36	@ 0x24
 8007c94:	46bd      	mov	sp, r7
 8007c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9a:	4770      	bx	lr

08007c9c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007c9c:	b480      	push	{r7}
 8007c9e:	b095      	sub	sp, #84	@ 0x54
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	330c      	adds	r3, #12
 8007caa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007cae:	e853 3f00 	ldrex	r3, [r3]
 8007cb2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007cb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cb6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007cba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	330c      	adds	r3, #12
 8007cc2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007cc4:	643a      	str	r2, [r7, #64]	@ 0x40
 8007cc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cc8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007cca:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007ccc:	e841 2300 	strex	r3, r2, [r1]
 8007cd0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007cd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d1e5      	bne.n	8007ca4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	3314      	adds	r3, #20
 8007cde:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ce0:	6a3b      	ldr	r3, [r7, #32]
 8007ce2:	e853 3f00 	ldrex	r3, [r3]
 8007ce6:	61fb      	str	r3, [r7, #28]
   return(result);
 8007ce8:	69fb      	ldr	r3, [r7, #28]
 8007cea:	f023 0301 	bic.w	r3, r3, #1
 8007cee:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	3314      	adds	r3, #20
 8007cf6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007cf8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007cfa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cfc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007cfe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007d00:	e841 2300 	strex	r3, r2, [r1]
 8007d04:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007d06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d1e5      	bne.n	8007cd8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d10:	2b01      	cmp	r3, #1
 8007d12:	d119      	bne.n	8007d48 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	330c      	adds	r3, #12
 8007d1a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	e853 3f00 	ldrex	r3, [r3]
 8007d22:	60bb      	str	r3, [r7, #8]
   return(result);
 8007d24:	68bb      	ldr	r3, [r7, #8]
 8007d26:	f023 0310 	bic.w	r3, r3, #16
 8007d2a:	647b      	str	r3, [r7, #68]	@ 0x44
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	330c      	adds	r3, #12
 8007d32:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007d34:	61ba      	str	r2, [r7, #24]
 8007d36:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d38:	6979      	ldr	r1, [r7, #20]
 8007d3a:	69ba      	ldr	r2, [r7, #24]
 8007d3c:	e841 2300 	strex	r3, r2, [r1]
 8007d40:	613b      	str	r3, [r7, #16]
   return(result);
 8007d42:	693b      	ldr	r3, [r7, #16]
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d1e5      	bne.n	8007d14 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	2220      	movs	r2, #32
 8007d4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	2200      	movs	r2, #0
 8007d54:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007d56:	bf00      	nop
 8007d58:	3754      	adds	r7, #84	@ 0x54
 8007d5a:	46bd      	mov	sp, r7
 8007d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d60:	4770      	bx	lr

08007d62 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007d62:	b580      	push	{r7, lr}
 8007d64:	b084      	sub	sp, #16
 8007d66:	af00      	add	r7, sp, #0
 8007d68:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d6e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	2200      	movs	r2, #0
 8007d74:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007d76:	68f8      	ldr	r0, [r7, #12]
 8007d78:	f7ff fd52 	bl	8007820 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007d7c:	bf00      	nop
 8007d7e:	3710      	adds	r7, #16
 8007d80:	46bd      	mov	sp, r7
 8007d82:	bd80      	pop	{r7, pc}

08007d84 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007d84:	b480      	push	{r7}
 8007d86:	b085      	sub	sp, #20
 8007d88:	af00      	add	r7, sp, #0
 8007d8a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007d92:	b2db      	uxtb	r3, r3
 8007d94:	2b21      	cmp	r3, #33	@ 0x21
 8007d96:	d13e      	bne.n	8007e16 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	689b      	ldr	r3, [r3, #8]
 8007d9c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007da0:	d114      	bne.n	8007dcc <UART_Transmit_IT+0x48>
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	691b      	ldr	r3, [r3, #16]
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d110      	bne.n	8007dcc <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	6a1b      	ldr	r3, [r3, #32]
 8007dae:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	881b      	ldrh	r3, [r3, #0]
 8007db4:	461a      	mov	r2, r3
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007dbe:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	6a1b      	ldr	r3, [r3, #32]
 8007dc4:	1c9a      	adds	r2, r3, #2
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	621a      	str	r2, [r3, #32]
 8007dca:	e008      	b.n	8007dde <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	6a1b      	ldr	r3, [r3, #32]
 8007dd0:	1c59      	adds	r1, r3, #1
 8007dd2:	687a      	ldr	r2, [r7, #4]
 8007dd4:	6211      	str	r1, [r2, #32]
 8007dd6:	781a      	ldrb	r2, [r3, #0]
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007de2:	b29b      	uxth	r3, r3
 8007de4:	3b01      	subs	r3, #1
 8007de6:	b29b      	uxth	r3, r3
 8007de8:	687a      	ldr	r2, [r7, #4]
 8007dea:	4619      	mov	r1, r3
 8007dec:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d10f      	bne.n	8007e12 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	68da      	ldr	r2, [r3, #12]
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007e00:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	68da      	ldr	r2, [r3, #12]
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007e10:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007e12:	2300      	movs	r3, #0
 8007e14:	e000      	b.n	8007e18 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007e16:	2302      	movs	r3, #2
  }
}
 8007e18:	4618      	mov	r0, r3
 8007e1a:	3714      	adds	r7, #20
 8007e1c:	46bd      	mov	sp, r7
 8007e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e22:	4770      	bx	lr

08007e24 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007e24:	b580      	push	{r7, lr}
 8007e26:	b082      	sub	sp, #8
 8007e28:	af00      	add	r7, sp, #0
 8007e2a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	68da      	ldr	r2, [r3, #12]
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007e3a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	2220      	movs	r2, #32
 8007e40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007e44:	6878      	ldr	r0, [r7, #4]
 8007e46:	f7ff fcc3 	bl	80077d0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007e4a:	2300      	movs	r3, #0
}
 8007e4c:	4618      	mov	r0, r3
 8007e4e:	3708      	adds	r7, #8
 8007e50:	46bd      	mov	sp, r7
 8007e52:	bd80      	pop	{r7, pc}

08007e54 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007e54:	b580      	push	{r7, lr}
 8007e56:	b08c      	sub	sp, #48	@ 0x30
 8007e58:	af00      	add	r7, sp, #0
 8007e5a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8007e5c:	2300      	movs	r3, #0
 8007e5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8007e60:	2300      	movs	r3, #0
 8007e62:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007e6a:	b2db      	uxtb	r3, r3
 8007e6c:	2b22      	cmp	r3, #34	@ 0x22
 8007e6e:	f040 80aa 	bne.w	8007fc6 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	689b      	ldr	r3, [r3, #8]
 8007e76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007e7a:	d115      	bne.n	8007ea8 <UART_Receive_IT+0x54>
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	691b      	ldr	r3, [r3, #16]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d111      	bne.n	8007ea8 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e88:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	685b      	ldr	r3, [r3, #4]
 8007e90:	b29b      	uxth	r3, r3
 8007e92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e96:	b29a      	uxth	r2, r3
 8007e98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e9a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ea0:	1c9a      	adds	r2, r3, #2
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	629a      	str	r2, [r3, #40]	@ 0x28
 8007ea6:	e024      	b.n	8007ef2 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007eac:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	689b      	ldr	r3, [r3, #8]
 8007eb2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007eb6:	d007      	beq.n	8007ec8 <UART_Receive_IT+0x74>
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	689b      	ldr	r3, [r3, #8]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d10a      	bne.n	8007ed6 <UART_Receive_IT+0x82>
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	691b      	ldr	r3, [r3, #16]
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d106      	bne.n	8007ed6 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	685b      	ldr	r3, [r3, #4]
 8007ece:	b2da      	uxtb	r2, r3
 8007ed0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ed2:	701a      	strb	r2, [r3, #0]
 8007ed4:	e008      	b.n	8007ee8 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	685b      	ldr	r3, [r3, #4]
 8007edc:	b2db      	uxtb	r3, r3
 8007ede:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007ee2:	b2da      	uxtb	r2, r3
 8007ee4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ee6:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007eec:	1c5a      	adds	r2, r3, #1
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007ef6:	b29b      	uxth	r3, r3
 8007ef8:	3b01      	subs	r3, #1
 8007efa:	b29b      	uxth	r3, r3
 8007efc:	687a      	ldr	r2, [r7, #4]
 8007efe:	4619      	mov	r1, r3
 8007f00:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d15d      	bne.n	8007fc2 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	68da      	ldr	r2, [r3, #12]
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	f022 0220 	bic.w	r2, r2, #32
 8007f14:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	68da      	ldr	r2, [r3, #12]
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007f24:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	695a      	ldr	r2, [r3, #20]
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	f022 0201 	bic.w	r2, r2, #1
 8007f34:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	2220      	movs	r2, #32
 8007f3a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	2200      	movs	r2, #0
 8007f42:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f48:	2b01      	cmp	r3, #1
 8007f4a:	d135      	bne.n	8007fb8 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	2200      	movs	r2, #0
 8007f50:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	330c      	adds	r3, #12
 8007f58:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f5a:	697b      	ldr	r3, [r7, #20]
 8007f5c:	e853 3f00 	ldrex	r3, [r3]
 8007f60:	613b      	str	r3, [r7, #16]
   return(result);
 8007f62:	693b      	ldr	r3, [r7, #16]
 8007f64:	f023 0310 	bic.w	r3, r3, #16
 8007f68:	627b      	str	r3, [r7, #36]	@ 0x24
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	330c      	adds	r3, #12
 8007f70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007f72:	623a      	str	r2, [r7, #32]
 8007f74:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f76:	69f9      	ldr	r1, [r7, #28]
 8007f78:	6a3a      	ldr	r2, [r7, #32]
 8007f7a:	e841 2300 	strex	r3, r2, [r1]
 8007f7e:	61bb      	str	r3, [r7, #24]
   return(result);
 8007f80:	69bb      	ldr	r3, [r7, #24]
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d1e5      	bne.n	8007f52 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	f003 0310 	and.w	r3, r3, #16
 8007f90:	2b10      	cmp	r3, #16
 8007f92:	d10a      	bne.n	8007faa <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007f94:	2300      	movs	r3, #0
 8007f96:	60fb      	str	r3, [r7, #12]
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	60fb      	str	r3, [r7, #12]
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	685b      	ldr	r3, [r3, #4]
 8007fa6:	60fb      	str	r3, [r7, #12]
 8007fa8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007fae:	4619      	mov	r1, r3
 8007fb0:	6878      	ldr	r0, [r7, #4]
 8007fb2:	f7ff fc3f 	bl	8007834 <HAL_UARTEx_RxEventCallback>
 8007fb6:	e002      	b.n	8007fbe <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007fb8:	6878      	ldr	r0, [r7, #4]
 8007fba:	f7ff fc1d 	bl	80077f8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007fbe:	2300      	movs	r3, #0
 8007fc0:	e002      	b.n	8007fc8 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	e000      	b.n	8007fc8 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007fc6:	2302      	movs	r3, #2
  }
}
 8007fc8:	4618      	mov	r0, r3
 8007fca:	3730      	adds	r7, #48	@ 0x30
 8007fcc:	46bd      	mov	sp, r7
 8007fce:	bd80      	pop	{r7, pc}

08007fd0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007fd0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007fd4:	b0c0      	sub	sp, #256	@ 0x100
 8007fd6:	af00      	add	r7, sp, #0
 8007fd8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007fdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	691b      	ldr	r3, [r3, #16]
 8007fe4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007fe8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007fec:	68d9      	ldr	r1, [r3, #12]
 8007fee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ff2:	681a      	ldr	r2, [r3, #0]
 8007ff4:	ea40 0301 	orr.w	r3, r0, r1
 8007ff8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007ffa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ffe:	689a      	ldr	r2, [r3, #8]
 8008000:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008004:	691b      	ldr	r3, [r3, #16]
 8008006:	431a      	orrs	r2, r3
 8008008:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800800c:	695b      	ldr	r3, [r3, #20]
 800800e:	431a      	orrs	r2, r3
 8008010:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008014:	69db      	ldr	r3, [r3, #28]
 8008016:	4313      	orrs	r3, r2
 8008018:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800801c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	68db      	ldr	r3, [r3, #12]
 8008024:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008028:	f021 010c 	bic.w	r1, r1, #12
 800802c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008030:	681a      	ldr	r2, [r3, #0]
 8008032:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008036:	430b      	orrs	r3, r1
 8008038:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800803a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	695b      	ldr	r3, [r3, #20]
 8008042:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008046:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800804a:	6999      	ldr	r1, [r3, #24]
 800804c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008050:	681a      	ldr	r2, [r3, #0]
 8008052:	ea40 0301 	orr.w	r3, r0, r1
 8008056:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008058:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800805c:	681a      	ldr	r2, [r3, #0]
 800805e:	4b8f      	ldr	r3, [pc, #572]	@ (800829c <UART_SetConfig+0x2cc>)
 8008060:	429a      	cmp	r2, r3
 8008062:	d005      	beq.n	8008070 <UART_SetConfig+0xa0>
 8008064:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008068:	681a      	ldr	r2, [r3, #0]
 800806a:	4b8d      	ldr	r3, [pc, #564]	@ (80082a0 <UART_SetConfig+0x2d0>)
 800806c:	429a      	cmp	r2, r3
 800806e:	d104      	bne.n	800807a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008070:	f7fd fdf6 	bl	8005c60 <HAL_RCC_GetPCLK2Freq>
 8008074:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008078:	e003      	b.n	8008082 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800807a:	f7fd fddd 	bl	8005c38 <HAL_RCC_GetPCLK1Freq>
 800807e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008082:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008086:	69db      	ldr	r3, [r3, #28]
 8008088:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800808c:	f040 810c 	bne.w	80082a8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008090:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008094:	2200      	movs	r2, #0
 8008096:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800809a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800809e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80080a2:	4622      	mov	r2, r4
 80080a4:	462b      	mov	r3, r5
 80080a6:	1891      	adds	r1, r2, r2
 80080a8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80080aa:	415b      	adcs	r3, r3
 80080ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80080ae:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80080b2:	4621      	mov	r1, r4
 80080b4:	eb12 0801 	adds.w	r8, r2, r1
 80080b8:	4629      	mov	r1, r5
 80080ba:	eb43 0901 	adc.w	r9, r3, r1
 80080be:	f04f 0200 	mov.w	r2, #0
 80080c2:	f04f 0300 	mov.w	r3, #0
 80080c6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80080ca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80080ce:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80080d2:	4690      	mov	r8, r2
 80080d4:	4699      	mov	r9, r3
 80080d6:	4623      	mov	r3, r4
 80080d8:	eb18 0303 	adds.w	r3, r8, r3
 80080dc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80080e0:	462b      	mov	r3, r5
 80080e2:	eb49 0303 	adc.w	r3, r9, r3
 80080e6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80080ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80080ee:	685b      	ldr	r3, [r3, #4]
 80080f0:	2200      	movs	r2, #0
 80080f2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80080f6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80080fa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80080fe:	460b      	mov	r3, r1
 8008100:	18db      	adds	r3, r3, r3
 8008102:	653b      	str	r3, [r7, #80]	@ 0x50
 8008104:	4613      	mov	r3, r2
 8008106:	eb42 0303 	adc.w	r3, r2, r3
 800810a:	657b      	str	r3, [r7, #84]	@ 0x54
 800810c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008110:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008114:	f7f8 fe20 	bl	8000d58 <__aeabi_uldivmod>
 8008118:	4602      	mov	r2, r0
 800811a:	460b      	mov	r3, r1
 800811c:	4b61      	ldr	r3, [pc, #388]	@ (80082a4 <UART_SetConfig+0x2d4>)
 800811e:	fba3 2302 	umull	r2, r3, r3, r2
 8008122:	095b      	lsrs	r3, r3, #5
 8008124:	011c      	lsls	r4, r3, #4
 8008126:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800812a:	2200      	movs	r2, #0
 800812c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008130:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008134:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008138:	4642      	mov	r2, r8
 800813a:	464b      	mov	r3, r9
 800813c:	1891      	adds	r1, r2, r2
 800813e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008140:	415b      	adcs	r3, r3
 8008142:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008144:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008148:	4641      	mov	r1, r8
 800814a:	eb12 0a01 	adds.w	sl, r2, r1
 800814e:	4649      	mov	r1, r9
 8008150:	eb43 0b01 	adc.w	fp, r3, r1
 8008154:	f04f 0200 	mov.w	r2, #0
 8008158:	f04f 0300 	mov.w	r3, #0
 800815c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008160:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008164:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008168:	4692      	mov	sl, r2
 800816a:	469b      	mov	fp, r3
 800816c:	4643      	mov	r3, r8
 800816e:	eb1a 0303 	adds.w	r3, sl, r3
 8008172:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008176:	464b      	mov	r3, r9
 8008178:	eb4b 0303 	adc.w	r3, fp, r3
 800817c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008180:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008184:	685b      	ldr	r3, [r3, #4]
 8008186:	2200      	movs	r2, #0
 8008188:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800818c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008190:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008194:	460b      	mov	r3, r1
 8008196:	18db      	adds	r3, r3, r3
 8008198:	643b      	str	r3, [r7, #64]	@ 0x40
 800819a:	4613      	mov	r3, r2
 800819c:	eb42 0303 	adc.w	r3, r2, r3
 80081a0:	647b      	str	r3, [r7, #68]	@ 0x44
 80081a2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80081a6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80081aa:	f7f8 fdd5 	bl	8000d58 <__aeabi_uldivmod>
 80081ae:	4602      	mov	r2, r0
 80081b0:	460b      	mov	r3, r1
 80081b2:	4611      	mov	r1, r2
 80081b4:	4b3b      	ldr	r3, [pc, #236]	@ (80082a4 <UART_SetConfig+0x2d4>)
 80081b6:	fba3 2301 	umull	r2, r3, r3, r1
 80081ba:	095b      	lsrs	r3, r3, #5
 80081bc:	2264      	movs	r2, #100	@ 0x64
 80081be:	fb02 f303 	mul.w	r3, r2, r3
 80081c2:	1acb      	subs	r3, r1, r3
 80081c4:	00db      	lsls	r3, r3, #3
 80081c6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80081ca:	4b36      	ldr	r3, [pc, #216]	@ (80082a4 <UART_SetConfig+0x2d4>)
 80081cc:	fba3 2302 	umull	r2, r3, r3, r2
 80081d0:	095b      	lsrs	r3, r3, #5
 80081d2:	005b      	lsls	r3, r3, #1
 80081d4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80081d8:	441c      	add	r4, r3
 80081da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80081de:	2200      	movs	r2, #0
 80081e0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80081e4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80081e8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80081ec:	4642      	mov	r2, r8
 80081ee:	464b      	mov	r3, r9
 80081f0:	1891      	adds	r1, r2, r2
 80081f2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80081f4:	415b      	adcs	r3, r3
 80081f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80081f8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80081fc:	4641      	mov	r1, r8
 80081fe:	1851      	adds	r1, r2, r1
 8008200:	6339      	str	r1, [r7, #48]	@ 0x30
 8008202:	4649      	mov	r1, r9
 8008204:	414b      	adcs	r3, r1
 8008206:	637b      	str	r3, [r7, #52]	@ 0x34
 8008208:	f04f 0200 	mov.w	r2, #0
 800820c:	f04f 0300 	mov.w	r3, #0
 8008210:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008214:	4659      	mov	r1, fp
 8008216:	00cb      	lsls	r3, r1, #3
 8008218:	4651      	mov	r1, sl
 800821a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800821e:	4651      	mov	r1, sl
 8008220:	00ca      	lsls	r2, r1, #3
 8008222:	4610      	mov	r0, r2
 8008224:	4619      	mov	r1, r3
 8008226:	4603      	mov	r3, r0
 8008228:	4642      	mov	r2, r8
 800822a:	189b      	adds	r3, r3, r2
 800822c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008230:	464b      	mov	r3, r9
 8008232:	460a      	mov	r2, r1
 8008234:	eb42 0303 	adc.w	r3, r2, r3
 8008238:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800823c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008240:	685b      	ldr	r3, [r3, #4]
 8008242:	2200      	movs	r2, #0
 8008244:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008248:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800824c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008250:	460b      	mov	r3, r1
 8008252:	18db      	adds	r3, r3, r3
 8008254:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008256:	4613      	mov	r3, r2
 8008258:	eb42 0303 	adc.w	r3, r2, r3
 800825c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800825e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008262:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008266:	f7f8 fd77 	bl	8000d58 <__aeabi_uldivmod>
 800826a:	4602      	mov	r2, r0
 800826c:	460b      	mov	r3, r1
 800826e:	4b0d      	ldr	r3, [pc, #52]	@ (80082a4 <UART_SetConfig+0x2d4>)
 8008270:	fba3 1302 	umull	r1, r3, r3, r2
 8008274:	095b      	lsrs	r3, r3, #5
 8008276:	2164      	movs	r1, #100	@ 0x64
 8008278:	fb01 f303 	mul.w	r3, r1, r3
 800827c:	1ad3      	subs	r3, r2, r3
 800827e:	00db      	lsls	r3, r3, #3
 8008280:	3332      	adds	r3, #50	@ 0x32
 8008282:	4a08      	ldr	r2, [pc, #32]	@ (80082a4 <UART_SetConfig+0x2d4>)
 8008284:	fba2 2303 	umull	r2, r3, r2, r3
 8008288:	095b      	lsrs	r3, r3, #5
 800828a:	f003 0207 	and.w	r2, r3, #7
 800828e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	4422      	add	r2, r4
 8008296:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008298:	e106      	b.n	80084a8 <UART_SetConfig+0x4d8>
 800829a:	bf00      	nop
 800829c:	40011000 	.word	0x40011000
 80082a0:	40011400 	.word	0x40011400
 80082a4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80082a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80082ac:	2200      	movs	r2, #0
 80082ae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80082b2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80082b6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80082ba:	4642      	mov	r2, r8
 80082bc:	464b      	mov	r3, r9
 80082be:	1891      	adds	r1, r2, r2
 80082c0:	6239      	str	r1, [r7, #32]
 80082c2:	415b      	adcs	r3, r3
 80082c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80082c6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80082ca:	4641      	mov	r1, r8
 80082cc:	1854      	adds	r4, r2, r1
 80082ce:	4649      	mov	r1, r9
 80082d0:	eb43 0501 	adc.w	r5, r3, r1
 80082d4:	f04f 0200 	mov.w	r2, #0
 80082d8:	f04f 0300 	mov.w	r3, #0
 80082dc:	00eb      	lsls	r3, r5, #3
 80082de:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80082e2:	00e2      	lsls	r2, r4, #3
 80082e4:	4614      	mov	r4, r2
 80082e6:	461d      	mov	r5, r3
 80082e8:	4643      	mov	r3, r8
 80082ea:	18e3      	adds	r3, r4, r3
 80082ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80082f0:	464b      	mov	r3, r9
 80082f2:	eb45 0303 	adc.w	r3, r5, r3
 80082f6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80082fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80082fe:	685b      	ldr	r3, [r3, #4]
 8008300:	2200      	movs	r2, #0
 8008302:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008306:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800830a:	f04f 0200 	mov.w	r2, #0
 800830e:	f04f 0300 	mov.w	r3, #0
 8008312:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008316:	4629      	mov	r1, r5
 8008318:	008b      	lsls	r3, r1, #2
 800831a:	4621      	mov	r1, r4
 800831c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008320:	4621      	mov	r1, r4
 8008322:	008a      	lsls	r2, r1, #2
 8008324:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008328:	f7f8 fd16 	bl	8000d58 <__aeabi_uldivmod>
 800832c:	4602      	mov	r2, r0
 800832e:	460b      	mov	r3, r1
 8008330:	4b60      	ldr	r3, [pc, #384]	@ (80084b4 <UART_SetConfig+0x4e4>)
 8008332:	fba3 2302 	umull	r2, r3, r3, r2
 8008336:	095b      	lsrs	r3, r3, #5
 8008338:	011c      	lsls	r4, r3, #4
 800833a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800833e:	2200      	movs	r2, #0
 8008340:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008344:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008348:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800834c:	4642      	mov	r2, r8
 800834e:	464b      	mov	r3, r9
 8008350:	1891      	adds	r1, r2, r2
 8008352:	61b9      	str	r1, [r7, #24]
 8008354:	415b      	adcs	r3, r3
 8008356:	61fb      	str	r3, [r7, #28]
 8008358:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800835c:	4641      	mov	r1, r8
 800835e:	1851      	adds	r1, r2, r1
 8008360:	6139      	str	r1, [r7, #16]
 8008362:	4649      	mov	r1, r9
 8008364:	414b      	adcs	r3, r1
 8008366:	617b      	str	r3, [r7, #20]
 8008368:	f04f 0200 	mov.w	r2, #0
 800836c:	f04f 0300 	mov.w	r3, #0
 8008370:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008374:	4659      	mov	r1, fp
 8008376:	00cb      	lsls	r3, r1, #3
 8008378:	4651      	mov	r1, sl
 800837a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800837e:	4651      	mov	r1, sl
 8008380:	00ca      	lsls	r2, r1, #3
 8008382:	4610      	mov	r0, r2
 8008384:	4619      	mov	r1, r3
 8008386:	4603      	mov	r3, r0
 8008388:	4642      	mov	r2, r8
 800838a:	189b      	adds	r3, r3, r2
 800838c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008390:	464b      	mov	r3, r9
 8008392:	460a      	mov	r2, r1
 8008394:	eb42 0303 	adc.w	r3, r2, r3
 8008398:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800839c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083a0:	685b      	ldr	r3, [r3, #4]
 80083a2:	2200      	movs	r2, #0
 80083a4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80083a6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80083a8:	f04f 0200 	mov.w	r2, #0
 80083ac:	f04f 0300 	mov.w	r3, #0
 80083b0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80083b4:	4649      	mov	r1, r9
 80083b6:	008b      	lsls	r3, r1, #2
 80083b8:	4641      	mov	r1, r8
 80083ba:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80083be:	4641      	mov	r1, r8
 80083c0:	008a      	lsls	r2, r1, #2
 80083c2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80083c6:	f7f8 fcc7 	bl	8000d58 <__aeabi_uldivmod>
 80083ca:	4602      	mov	r2, r0
 80083cc:	460b      	mov	r3, r1
 80083ce:	4611      	mov	r1, r2
 80083d0:	4b38      	ldr	r3, [pc, #224]	@ (80084b4 <UART_SetConfig+0x4e4>)
 80083d2:	fba3 2301 	umull	r2, r3, r3, r1
 80083d6:	095b      	lsrs	r3, r3, #5
 80083d8:	2264      	movs	r2, #100	@ 0x64
 80083da:	fb02 f303 	mul.w	r3, r2, r3
 80083de:	1acb      	subs	r3, r1, r3
 80083e0:	011b      	lsls	r3, r3, #4
 80083e2:	3332      	adds	r3, #50	@ 0x32
 80083e4:	4a33      	ldr	r2, [pc, #204]	@ (80084b4 <UART_SetConfig+0x4e4>)
 80083e6:	fba2 2303 	umull	r2, r3, r2, r3
 80083ea:	095b      	lsrs	r3, r3, #5
 80083ec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80083f0:	441c      	add	r4, r3
 80083f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80083f6:	2200      	movs	r2, #0
 80083f8:	673b      	str	r3, [r7, #112]	@ 0x70
 80083fa:	677a      	str	r2, [r7, #116]	@ 0x74
 80083fc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008400:	4642      	mov	r2, r8
 8008402:	464b      	mov	r3, r9
 8008404:	1891      	adds	r1, r2, r2
 8008406:	60b9      	str	r1, [r7, #8]
 8008408:	415b      	adcs	r3, r3
 800840a:	60fb      	str	r3, [r7, #12]
 800840c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008410:	4641      	mov	r1, r8
 8008412:	1851      	adds	r1, r2, r1
 8008414:	6039      	str	r1, [r7, #0]
 8008416:	4649      	mov	r1, r9
 8008418:	414b      	adcs	r3, r1
 800841a:	607b      	str	r3, [r7, #4]
 800841c:	f04f 0200 	mov.w	r2, #0
 8008420:	f04f 0300 	mov.w	r3, #0
 8008424:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008428:	4659      	mov	r1, fp
 800842a:	00cb      	lsls	r3, r1, #3
 800842c:	4651      	mov	r1, sl
 800842e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008432:	4651      	mov	r1, sl
 8008434:	00ca      	lsls	r2, r1, #3
 8008436:	4610      	mov	r0, r2
 8008438:	4619      	mov	r1, r3
 800843a:	4603      	mov	r3, r0
 800843c:	4642      	mov	r2, r8
 800843e:	189b      	adds	r3, r3, r2
 8008440:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008442:	464b      	mov	r3, r9
 8008444:	460a      	mov	r2, r1
 8008446:	eb42 0303 	adc.w	r3, r2, r3
 800844a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800844c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008450:	685b      	ldr	r3, [r3, #4]
 8008452:	2200      	movs	r2, #0
 8008454:	663b      	str	r3, [r7, #96]	@ 0x60
 8008456:	667a      	str	r2, [r7, #100]	@ 0x64
 8008458:	f04f 0200 	mov.w	r2, #0
 800845c:	f04f 0300 	mov.w	r3, #0
 8008460:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008464:	4649      	mov	r1, r9
 8008466:	008b      	lsls	r3, r1, #2
 8008468:	4641      	mov	r1, r8
 800846a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800846e:	4641      	mov	r1, r8
 8008470:	008a      	lsls	r2, r1, #2
 8008472:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008476:	f7f8 fc6f 	bl	8000d58 <__aeabi_uldivmod>
 800847a:	4602      	mov	r2, r0
 800847c:	460b      	mov	r3, r1
 800847e:	4b0d      	ldr	r3, [pc, #52]	@ (80084b4 <UART_SetConfig+0x4e4>)
 8008480:	fba3 1302 	umull	r1, r3, r3, r2
 8008484:	095b      	lsrs	r3, r3, #5
 8008486:	2164      	movs	r1, #100	@ 0x64
 8008488:	fb01 f303 	mul.w	r3, r1, r3
 800848c:	1ad3      	subs	r3, r2, r3
 800848e:	011b      	lsls	r3, r3, #4
 8008490:	3332      	adds	r3, #50	@ 0x32
 8008492:	4a08      	ldr	r2, [pc, #32]	@ (80084b4 <UART_SetConfig+0x4e4>)
 8008494:	fba2 2303 	umull	r2, r3, r2, r3
 8008498:	095b      	lsrs	r3, r3, #5
 800849a:	f003 020f 	and.w	r2, r3, #15
 800849e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	4422      	add	r2, r4
 80084a6:	609a      	str	r2, [r3, #8]
}
 80084a8:	bf00      	nop
 80084aa:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80084ae:	46bd      	mov	sp, r7
 80084b0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80084b4:	51eb851f 	.word	0x51eb851f

080084b8 <__NVIC_SetPriority>:
{
 80084b8:	b480      	push	{r7}
 80084ba:	b083      	sub	sp, #12
 80084bc:	af00      	add	r7, sp, #0
 80084be:	4603      	mov	r3, r0
 80084c0:	6039      	str	r1, [r7, #0]
 80084c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80084c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	db0a      	blt.n	80084e2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80084cc:	683b      	ldr	r3, [r7, #0]
 80084ce:	b2da      	uxtb	r2, r3
 80084d0:	490c      	ldr	r1, [pc, #48]	@ (8008504 <__NVIC_SetPriority+0x4c>)
 80084d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80084d6:	0112      	lsls	r2, r2, #4
 80084d8:	b2d2      	uxtb	r2, r2
 80084da:	440b      	add	r3, r1
 80084dc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80084e0:	e00a      	b.n	80084f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80084e2:	683b      	ldr	r3, [r7, #0]
 80084e4:	b2da      	uxtb	r2, r3
 80084e6:	4908      	ldr	r1, [pc, #32]	@ (8008508 <__NVIC_SetPriority+0x50>)
 80084e8:	79fb      	ldrb	r3, [r7, #7]
 80084ea:	f003 030f 	and.w	r3, r3, #15
 80084ee:	3b04      	subs	r3, #4
 80084f0:	0112      	lsls	r2, r2, #4
 80084f2:	b2d2      	uxtb	r2, r2
 80084f4:	440b      	add	r3, r1
 80084f6:	761a      	strb	r2, [r3, #24]
}
 80084f8:	bf00      	nop
 80084fa:	370c      	adds	r7, #12
 80084fc:	46bd      	mov	sp, r7
 80084fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008502:	4770      	bx	lr
 8008504:	e000e100 	.word	0xe000e100
 8008508:	e000ed00 	.word	0xe000ed00

0800850c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800850c:	b580      	push	{r7, lr}
 800850e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8008510:	2100      	movs	r1, #0
 8008512:	f06f 0004 	mvn.w	r0, #4
 8008516:	f7ff ffcf 	bl	80084b8 <__NVIC_SetPriority>
#endif
}
 800851a:	bf00      	nop
 800851c:	bd80      	pop	{r7, pc}
	...

08008520 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008520:	b480      	push	{r7}
 8008522:	b083      	sub	sp, #12
 8008524:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008526:	f3ef 8305 	mrs	r3, IPSR
 800852a:	603b      	str	r3, [r7, #0]
  return(result);
 800852c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800852e:	2b00      	cmp	r3, #0
 8008530:	d003      	beq.n	800853a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8008532:	f06f 0305 	mvn.w	r3, #5
 8008536:	607b      	str	r3, [r7, #4]
 8008538:	e00c      	b.n	8008554 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800853a:	4b0a      	ldr	r3, [pc, #40]	@ (8008564 <osKernelInitialize+0x44>)
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	2b00      	cmp	r3, #0
 8008540:	d105      	bne.n	800854e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008542:	4b08      	ldr	r3, [pc, #32]	@ (8008564 <osKernelInitialize+0x44>)
 8008544:	2201      	movs	r2, #1
 8008546:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008548:	2300      	movs	r3, #0
 800854a:	607b      	str	r3, [r7, #4]
 800854c:	e002      	b.n	8008554 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800854e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008552:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008554:	687b      	ldr	r3, [r7, #4]
}
 8008556:	4618      	mov	r0, r3
 8008558:	370c      	adds	r7, #12
 800855a:	46bd      	mov	sp, r7
 800855c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008560:	4770      	bx	lr
 8008562:	bf00      	nop
 8008564:	20007b8c 	.word	0x20007b8c

08008568 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008568:	b580      	push	{r7, lr}
 800856a:	b082      	sub	sp, #8
 800856c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800856e:	f3ef 8305 	mrs	r3, IPSR
 8008572:	603b      	str	r3, [r7, #0]
  return(result);
 8008574:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008576:	2b00      	cmp	r3, #0
 8008578:	d003      	beq.n	8008582 <osKernelStart+0x1a>
    stat = osErrorISR;
 800857a:	f06f 0305 	mvn.w	r3, #5
 800857e:	607b      	str	r3, [r7, #4]
 8008580:	e010      	b.n	80085a4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8008582:	4b0b      	ldr	r3, [pc, #44]	@ (80085b0 <osKernelStart+0x48>)
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	2b01      	cmp	r3, #1
 8008588:	d109      	bne.n	800859e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800858a:	f7ff ffbf 	bl	800850c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800858e:	4b08      	ldr	r3, [pc, #32]	@ (80085b0 <osKernelStart+0x48>)
 8008590:	2202      	movs	r2, #2
 8008592:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008594:	f001 f892 	bl	80096bc <vTaskStartScheduler>
      stat = osOK;
 8008598:	2300      	movs	r3, #0
 800859a:	607b      	str	r3, [r7, #4]
 800859c:	e002      	b.n	80085a4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800859e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80085a2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80085a4:	687b      	ldr	r3, [r7, #4]
}
 80085a6:	4618      	mov	r0, r3
 80085a8:	3708      	adds	r7, #8
 80085aa:	46bd      	mov	sp, r7
 80085ac:	bd80      	pop	{r7, pc}
 80085ae:	bf00      	nop
 80085b0:	20007b8c 	.word	0x20007b8c

080085b4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80085b4:	b580      	push	{r7, lr}
 80085b6:	b08e      	sub	sp, #56	@ 0x38
 80085b8:	af04      	add	r7, sp, #16
 80085ba:	60f8      	str	r0, [r7, #12]
 80085bc:	60b9      	str	r1, [r7, #8]
 80085be:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80085c0:	2300      	movs	r3, #0
 80085c2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80085c4:	f3ef 8305 	mrs	r3, IPSR
 80085c8:	617b      	str	r3, [r7, #20]
  return(result);
 80085ca:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d17e      	bne.n	80086ce <osThreadNew+0x11a>
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d07b      	beq.n	80086ce <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80085d6:	2380      	movs	r3, #128	@ 0x80
 80085d8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80085da:	2318      	movs	r3, #24
 80085dc:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80085de:	2300      	movs	r3, #0
 80085e0:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80085e2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80085e6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d045      	beq.n	800867a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d002      	beq.n	80085fc <osThreadNew+0x48>
        name = attr->name;
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	699b      	ldr	r3, [r3, #24]
 8008600:	2b00      	cmp	r3, #0
 8008602:	d002      	beq.n	800860a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	699b      	ldr	r3, [r3, #24]
 8008608:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800860a:	69fb      	ldr	r3, [r7, #28]
 800860c:	2b00      	cmp	r3, #0
 800860e:	d008      	beq.n	8008622 <osThreadNew+0x6e>
 8008610:	69fb      	ldr	r3, [r7, #28]
 8008612:	2b38      	cmp	r3, #56	@ 0x38
 8008614:	d805      	bhi.n	8008622 <osThreadNew+0x6e>
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	685b      	ldr	r3, [r3, #4]
 800861a:	f003 0301 	and.w	r3, r3, #1
 800861e:	2b00      	cmp	r3, #0
 8008620:	d001      	beq.n	8008626 <osThreadNew+0x72>
        return (NULL);
 8008622:	2300      	movs	r3, #0
 8008624:	e054      	b.n	80086d0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	695b      	ldr	r3, [r3, #20]
 800862a:	2b00      	cmp	r3, #0
 800862c:	d003      	beq.n	8008636 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	695b      	ldr	r3, [r3, #20]
 8008632:	089b      	lsrs	r3, r3, #2
 8008634:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	689b      	ldr	r3, [r3, #8]
 800863a:	2b00      	cmp	r3, #0
 800863c:	d00e      	beq.n	800865c <osThreadNew+0xa8>
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	68db      	ldr	r3, [r3, #12]
 8008642:	2ba7      	cmp	r3, #167	@ 0xa7
 8008644:	d90a      	bls.n	800865c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800864a:	2b00      	cmp	r3, #0
 800864c:	d006      	beq.n	800865c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	695b      	ldr	r3, [r3, #20]
 8008652:	2b00      	cmp	r3, #0
 8008654:	d002      	beq.n	800865c <osThreadNew+0xa8>
        mem = 1;
 8008656:	2301      	movs	r3, #1
 8008658:	61bb      	str	r3, [r7, #24]
 800865a:	e010      	b.n	800867e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	689b      	ldr	r3, [r3, #8]
 8008660:	2b00      	cmp	r3, #0
 8008662:	d10c      	bne.n	800867e <osThreadNew+0xca>
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	68db      	ldr	r3, [r3, #12]
 8008668:	2b00      	cmp	r3, #0
 800866a:	d108      	bne.n	800867e <osThreadNew+0xca>
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	691b      	ldr	r3, [r3, #16]
 8008670:	2b00      	cmp	r3, #0
 8008672:	d104      	bne.n	800867e <osThreadNew+0xca>
          mem = 0;
 8008674:	2300      	movs	r3, #0
 8008676:	61bb      	str	r3, [r7, #24]
 8008678:	e001      	b.n	800867e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800867a:	2300      	movs	r3, #0
 800867c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800867e:	69bb      	ldr	r3, [r7, #24]
 8008680:	2b01      	cmp	r3, #1
 8008682:	d110      	bne.n	80086a6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8008688:	687a      	ldr	r2, [r7, #4]
 800868a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800868c:	9202      	str	r2, [sp, #8]
 800868e:	9301      	str	r3, [sp, #4]
 8008690:	69fb      	ldr	r3, [r7, #28]
 8008692:	9300      	str	r3, [sp, #0]
 8008694:	68bb      	ldr	r3, [r7, #8]
 8008696:	6a3a      	ldr	r2, [r7, #32]
 8008698:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800869a:	68f8      	ldr	r0, [r7, #12]
 800869c:	f000 fe1a 	bl	80092d4 <xTaskCreateStatic>
 80086a0:	4603      	mov	r3, r0
 80086a2:	613b      	str	r3, [r7, #16]
 80086a4:	e013      	b.n	80086ce <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80086a6:	69bb      	ldr	r3, [r7, #24]
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d110      	bne.n	80086ce <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80086ac:	6a3b      	ldr	r3, [r7, #32]
 80086ae:	b29a      	uxth	r2, r3
 80086b0:	f107 0310 	add.w	r3, r7, #16
 80086b4:	9301      	str	r3, [sp, #4]
 80086b6:	69fb      	ldr	r3, [r7, #28]
 80086b8:	9300      	str	r3, [sp, #0]
 80086ba:	68bb      	ldr	r3, [r7, #8]
 80086bc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80086be:	68f8      	ldr	r0, [r7, #12]
 80086c0:	f000 fe68 	bl	8009394 <xTaskCreate>
 80086c4:	4603      	mov	r3, r0
 80086c6:	2b01      	cmp	r3, #1
 80086c8:	d001      	beq.n	80086ce <osThreadNew+0x11a>
            hTask = NULL;
 80086ca:	2300      	movs	r3, #0
 80086cc:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80086ce:	693b      	ldr	r3, [r7, #16]
}
 80086d0:	4618      	mov	r0, r3
 80086d2:	3728      	adds	r7, #40	@ 0x28
 80086d4:	46bd      	mov	sp, r7
 80086d6:	bd80      	pop	{r7, pc}

080086d8 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80086d8:	b580      	push	{r7, lr}
 80086da:	b084      	sub	sp, #16
 80086dc:	af00      	add	r7, sp, #0
 80086de:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80086e0:	f3ef 8305 	mrs	r3, IPSR
 80086e4:	60bb      	str	r3, [r7, #8]
  return(result);
 80086e6:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d003      	beq.n	80086f4 <osDelay+0x1c>
    stat = osErrorISR;
 80086ec:	f06f 0305 	mvn.w	r3, #5
 80086f0:	60fb      	str	r3, [r7, #12]
 80086f2:	e007      	b.n	8008704 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80086f4:	2300      	movs	r3, #0
 80086f6:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d002      	beq.n	8008704 <osDelay+0x2c>
      vTaskDelay(ticks);
 80086fe:	6878      	ldr	r0, [r7, #4]
 8008700:	f000 ffa6 	bl	8009650 <vTaskDelay>
    }
  }

  return (stat);
 8008704:	68fb      	ldr	r3, [r7, #12]
}
 8008706:	4618      	mov	r0, r3
 8008708:	3710      	adds	r7, #16
 800870a:	46bd      	mov	sp, r7
 800870c:	bd80      	pop	{r7, pc}
	...

08008710 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8008710:	b480      	push	{r7}
 8008712:	b085      	sub	sp, #20
 8008714:	af00      	add	r7, sp, #0
 8008716:	60f8      	str	r0, [r7, #12]
 8008718:	60b9      	str	r1, [r7, #8]
 800871a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	4a07      	ldr	r2, [pc, #28]	@ (800873c <vApplicationGetIdleTaskMemory+0x2c>)
 8008720:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8008722:	68bb      	ldr	r3, [r7, #8]
 8008724:	4a06      	ldr	r2, [pc, #24]	@ (8008740 <vApplicationGetIdleTaskMemory+0x30>)
 8008726:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	2280      	movs	r2, #128	@ 0x80
 800872c:	601a      	str	r2, [r3, #0]
}
 800872e:	bf00      	nop
 8008730:	3714      	adds	r7, #20
 8008732:	46bd      	mov	sp, r7
 8008734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008738:	4770      	bx	lr
 800873a:	bf00      	nop
 800873c:	20007b90 	.word	0x20007b90
 8008740:	20007c38 	.word	0x20007c38

08008744 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008744:	b480      	push	{r7}
 8008746:	b085      	sub	sp, #20
 8008748:	af00      	add	r7, sp, #0
 800874a:	60f8      	str	r0, [r7, #12]
 800874c:	60b9      	str	r1, [r7, #8]
 800874e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	4a07      	ldr	r2, [pc, #28]	@ (8008770 <vApplicationGetTimerTaskMemory+0x2c>)
 8008754:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008756:	68bb      	ldr	r3, [r7, #8]
 8008758:	4a06      	ldr	r2, [pc, #24]	@ (8008774 <vApplicationGetTimerTaskMemory+0x30>)
 800875a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008762:	601a      	str	r2, [r3, #0]
}
 8008764:	bf00      	nop
 8008766:	3714      	adds	r7, #20
 8008768:	46bd      	mov	sp, r7
 800876a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800876e:	4770      	bx	lr
 8008770:	20007e38 	.word	0x20007e38
 8008774:	20007ee0 	.word	0x20007ee0

08008778 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008778:	b480      	push	{r7}
 800877a:	b083      	sub	sp, #12
 800877c:	af00      	add	r7, sp, #0
 800877e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	f103 0208 	add.w	r2, r3, #8
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008790:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	f103 0208 	add.w	r2, r3, #8
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	f103 0208 	add.w	r2, r3, #8
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	2200      	movs	r2, #0
 80087aa:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80087ac:	bf00      	nop
 80087ae:	370c      	adds	r7, #12
 80087b0:	46bd      	mov	sp, r7
 80087b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087b6:	4770      	bx	lr

080087b8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80087b8:	b480      	push	{r7}
 80087ba:	b083      	sub	sp, #12
 80087bc:	af00      	add	r7, sp, #0
 80087be:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	2200      	movs	r2, #0
 80087c4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80087c6:	bf00      	nop
 80087c8:	370c      	adds	r7, #12
 80087ca:	46bd      	mov	sp, r7
 80087cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087d0:	4770      	bx	lr

080087d2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80087d2:	b480      	push	{r7}
 80087d4:	b085      	sub	sp, #20
 80087d6:	af00      	add	r7, sp, #0
 80087d8:	6078      	str	r0, [r7, #4]
 80087da:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	685b      	ldr	r3, [r3, #4]
 80087e0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80087e2:	683b      	ldr	r3, [r7, #0]
 80087e4:	68fa      	ldr	r2, [r7, #12]
 80087e6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	689a      	ldr	r2, [r3, #8]
 80087ec:	683b      	ldr	r3, [r7, #0]
 80087ee:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	689b      	ldr	r3, [r3, #8]
 80087f4:	683a      	ldr	r2, [r7, #0]
 80087f6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	683a      	ldr	r2, [r7, #0]
 80087fc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80087fe:	683b      	ldr	r3, [r7, #0]
 8008800:	687a      	ldr	r2, [r7, #4]
 8008802:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	1c5a      	adds	r2, r3, #1
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	601a      	str	r2, [r3, #0]
}
 800880e:	bf00      	nop
 8008810:	3714      	adds	r7, #20
 8008812:	46bd      	mov	sp, r7
 8008814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008818:	4770      	bx	lr

0800881a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800881a:	b480      	push	{r7}
 800881c:	b085      	sub	sp, #20
 800881e:	af00      	add	r7, sp, #0
 8008820:	6078      	str	r0, [r7, #4]
 8008822:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008824:	683b      	ldr	r3, [r7, #0]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800882a:	68bb      	ldr	r3, [r7, #8]
 800882c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008830:	d103      	bne.n	800883a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	691b      	ldr	r3, [r3, #16]
 8008836:	60fb      	str	r3, [r7, #12]
 8008838:	e00c      	b.n	8008854 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	3308      	adds	r3, #8
 800883e:	60fb      	str	r3, [r7, #12]
 8008840:	e002      	b.n	8008848 <vListInsert+0x2e>
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	685b      	ldr	r3, [r3, #4]
 8008846:	60fb      	str	r3, [r7, #12]
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	685b      	ldr	r3, [r3, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	68ba      	ldr	r2, [r7, #8]
 8008850:	429a      	cmp	r2, r3
 8008852:	d2f6      	bcs.n	8008842 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	685a      	ldr	r2, [r3, #4]
 8008858:	683b      	ldr	r3, [r7, #0]
 800885a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800885c:	683b      	ldr	r3, [r7, #0]
 800885e:	685b      	ldr	r3, [r3, #4]
 8008860:	683a      	ldr	r2, [r7, #0]
 8008862:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008864:	683b      	ldr	r3, [r7, #0]
 8008866:	68fa      	ldr	r2, [r7, #12]
 8008868:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	683a      	ldr	r2, [r7, #0]
 800886e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008870:	683b      	ldr	r3, [r7, #0]
 8008872:	687a      	ldr	r2, [r7, #4]
 8008874:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	1c5a      	adds	r2, r3, #1
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	601a      	str	r2, [r3, #0]
}
 8008880:	bf00      	nop
 8008882:	3714      	adds	r7, #20
 8008884:	46bd      	mov	sp, r7
 8008886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800888a:	4770      	bx	lr

0800888c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800888c:	b480      	push	{r7}
 800888e:	b085      	sub	sp, #20
 8008890:	af00      	add	r7, sp, #0
 8008892:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	691b      	ldr	r3, [r3, #16]
 8008898:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	685b      	ldr	r3, [r3, #4]
 800889e:	687a      	ldr	r2, [r7, #4]
 80088a0:	6892      	ldr	r2, [r2, #8]
 80088a2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	689b      	ldr	r3, [r3, #8]
 80088a8:	687a      	ldr	r2, [r7, #4]
 80088aa:	6852      	ldr	r2, [r2, #4]
 80088ac:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	685b      	ldr	r3, [r3, #4]
 80088b2:	687a      	ldr	r2, [r7, #4]
 80088b4:	429a      	cmp	r2, r3
 80088b6:	d103      	bne.n	80088c0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	689a      	ldr	r2, [r3, #8]
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	2200      	movs	r2, #0
 80088c4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	1e5a      	subs	r2, r3, #1
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	681b      	ldr	r3, [r3, #0]
}
 80088d4:	4618      	mov	r0, r3
 80088d6:	3714      	adds	r7, #20
 80088d8:	46bd      	mov	sp, r7
 80088da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088de:	4770      	bx	lr

080088e0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80088e0:	b580      	push	{r7, lr}
 80088e2:	b084      	sub	sp, #16
 80088e4:	af00      	add	r7, sp, #0
 80088e6:	6078      	str	r0, [r7, #4]
 80088e8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d10b      	bne.n	800890c <xQueueGenericReset+0x2c>
	__asm volatile
 80088f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088f8:	f383 8811 	msr	BASEPRI, r3
 80088fc:	f3bf 8f6f 	isb	sy
 8008900:	f3bf 8f4f 	dsb	sy
 8008904:	60bb      	str	r3, [r7, #8]
}
 8008906:	bf00      	nop
 8008908:	bf00      	nop
 800890a:	e7fd      	b.n	8008908 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800890c:	f002 f8cc 	bl	800aaa8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	681a      	ldr	r2, [r3, #0]
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008918:	68f9      	ldr	r1, [r7, #12]
 800891a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800891c:	fb01 f303 	mul.w	r3, r1, r3
 8008920:	441a      	add	r2, r3
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	2200      	movs	r2, #0
 800892a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	681a      	ldr	r2, [r3, #0]
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	681a      	ldr	r2, [r3, #0]
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800893c:	3b01      	subs	r3, #1
 800893e:	68f9      	ldr	r1, [r7, #12]
 8008940:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008942:	fb01 f303 	mul.w	r3, r1, r3
 8008946:	441a      	add	r2, r3
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	22ff      	movs	r2, #255	@ 0xff
 8008950:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	22ff      	movs	r2, #255	@ 0xff
 8008958:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800895c:	683b      	ldr	r3, [r7, #0]
 800895e:	2b00      	cmp	r3, #0
 8008960:	d114      	bne.n	800898c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	691b      	ldr	r3, [r3, #16]
 8008966:	2b00      	cmp	r3, #0
 8008968:	d01a      	beq.n	80089a0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	3310      	adds	r3, #16
 800896e:	4618      	mov	r0, r3
 8008970:	f001 f942 	bl	8009bf8 <xTaskRemoveFromEventList>
 8008974:	4603      	mov	r3, r0
 8008976:	2b00      	cmp	r3, #0
 8008978:	d012      	beq.n	80089a0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800897a:	4b0d      	ldr	r3, [pc, #52]	@ (80089b0 <xQueueGenericReset+0xd0>)
 800897c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008980:	601a      	str	r2, [r3, #0]
 8008982:	f3bf 8f4f 	dsb	sy
 8008986:	f3bf 8f6f 	isb	sy
 800898a:	e009      	b.n	80089a0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	3310      	adds	r3, #16
 8008990:	4618      	mov	r0, r3
 8008992:	f7ff fef1 	bl	8008778 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	3324      	adds	r3, #36	@ 0x24
 800899a:	4618      	mov	r0, r3
 800899c:	f7ff feec 	bl	8008778 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80089a0:	f002 f8b4 	bl	800ab0c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80089a4:	2301      	movs	r3, #1
}
 80089a6:	4618      	mov	r0, r3
 80089a8:	3710      	adds	r7, #16
 80089aa:	46bd      	mov	sp, r7
 80089ac:	bd80      	pop	{r7, pc}
 80089ae:	bf00      	nop
 80089b0:	e000ed04 	.word	0xe000ed04

080089b4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80089b4:	b580      	push	{r7, lr}
 80089b6:	b08e      	sub	sp, #56	@ 0x38
 80089b8:	af02      	add	r7, sp, #8
 80089ba:	60f8      	str	r0, [r7, #12]
 80089bc:	60b9      	str	r1, [r7, #8]
 80089be:	607a      	str	r2, [r7, #4]
 80089c0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d10b      	bne.n	80089e0 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80089c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089cc:	f383 8811 	msr	BASEPRI, r3
 80089d0:	f3bf 8f6f 	isb	sy
 80089d4:	f3bf 8f4f 	dsb	sy
 80089d8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80089da:	bf00      	nop
 80089dc:	bf00      	nop
 80089de:	e7fd      	b.n	80089dc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80089e0:	683b      	ldr	r3, [r7, #0]
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d10b      	bne.n	80089fe <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80089e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089ea:	f383 8811 	msr	BASEPRI, r3
 80089ee:	f3bf 8f6f 	isb	sy
 80089f2:	f3bf 8f4f 	dsb	sy
 80089f6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80089f8:	bf00      	nop
 80089fa:	bf00      	nop
 80089fc:	e7fd      	b.n	80089fa <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d002      	beq.n	8008a0a <xQueueGenericCreateStatic+0x56>
 8008a04:	68bb      	ldr	r3, [r7, #8]
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d001      	beq.n	8008a0e <xQueueGenericCreateStatic+0x5a>
 8008a0a:	2301      	movs	r3, #1
 8008a0c:	e000      	b.n	8008a10 <xQueueGenericCreateStatic+0x5c>
 8008a0e:	2300      	movs	r3, #0
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d10b      	bne.n	8008a2c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8008a14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a18:	f383 8811 	msr	BASEPRI, r3
 8008a1c:	f3bf 8f6f 	isb	sy
 8008a20:	f3bf 8f4f 	dsb	sy
 8008a24:	623b      	str	r3, [r7, #32]
}
 8008a26:	bf00      	nop
 8008a28:	bf00      	nop
 8008a2a:	e7fd      	b.n	8008a28 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d102      	bne.n	8008a38 <xQueueGenericCreateStatic+0x84>
 8008a32:	68bb      	ldr	r3, [r7, #8]
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d101      	bne.n	8008a3c <xQueueGenericCreateStatic+0x88>
 8008a38:	2301      	movs	r3, #1
 8008a3a:	e000      	b.n	8008a3e <xQueueGenericCreateStatic+0x8a>
 8008a3c:	2300      	movs	r3, #0
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d10b      	bne.n	8008a5a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8008a42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a46:	f383 8811 	msr	BASEPRI, r3
 8008a4a:	f3bf 8f6f 	isb	sy
 8008a4e:	f3bf 8f4f 	dsb	sy
 8008a52:	61fb      	str	r3, [r7, #28]
}
 8008a54:	bf00      	nop
 8008a56:	bf00      	nop
 8008a58:	e7fd      	b.n	8008a56 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008a5a:	2350      	movs	r3, #80	@ 0x50
 8008a5c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008a5e:	697b      	ldr	r3, [r7, #20]
 8008a60:	2b50      	cmp	r3, #80	@ 0x50
 8008a62:	d00b      	beq.n	8008a7c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8008a64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a68:	f383 8811 	msr	BASEPRI, r3
 8008a6c:	f3bf 8f6f 	isb	sy
 8008a70:	f3bf 8f4f 	dsb	sy
 8008a74:	61bb      	str	r3, [r7, #24]
}
 8008a76:	bf00      	nop
 8008a78:	bf00      	nop
 8008a7a:	e7fd      	b.n	8008a78 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008a7c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008a7e:	683b      	ldr	r3, [r7, #0]
 8008a80:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8008a82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d00d      	beq.n	8008aa4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008a88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a8a:	2201      	movs	r2, #1
 8008a8c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008a90:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8008a94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a96:	9300      	str	r3, [sp, #0]
 8008a98:	4613      	mov	r3, r2
 8008a9a:	687a      	ldr	r2, [r7, #4]
 8008a9c:	68b9      	ldr	r1, [r7, #8]
 8008a9e:	68f8      	ldr	r0, [r7, #12]
 8008aa0:	f000 f805 	bl	8008aae <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008aa4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8008aa6:	4618      	mov	r0, r3
 8008aa8:	3730      	adds	r7, #48	@ 0x30
 8008aaa:	46bd      	mov	sp, r7
 8008aac:	bd80      	pop	{r7, pc}

08008aae <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008aae:	b580      	push	{r7, lr}
 8008ab0:	b084      	sub	sp, #16
 8008ab2:	af00      	add	r7, sp, #0
 8008ab4:	60f8      	str	r0, [r7, #12]
 8008ab6:	60b9      	str	r1, [r7, #8]
 8008ab8:	607a      	str	r2, [r7, #4]
 8008aba:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008abc:	68bb      	ldr	r3, [r7, #8]
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d103      	bne.n	8008aca <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008ac2:	69bb      	ldr	r3, [r7, #24]
 8008ac4:	69ba      	ldr	r2, [r7, #24]
 8008ac6:	601a      	str	r2, [r3, #0]
 8008ac8:	e002      	b.n	8008ad0 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008aca:	69bb      	ldr	r3, [r7, #24]
 8008acc:	687a      	ldr	r2, [r7, #4]
 8008ace:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008ad0:	69bb      	ldr	r3, [r7, #24]
 8008ad2:	68fa      	ldr	r2, [r7, #12]
 8008ad4:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008ad6:	69bb      	ldr	r3, [r7, #24]
 8008ad8:	68ba      	ldr	r2, [r7, #8]
 8008ada:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008adc:	2101      	movs	r1, #1
 8008ade:	69b8      	ldr	r0, [r7, #24]
 8008ae0:	f7ff fefe 	bl	80088e0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8008ae4:	69bb      	ldr	r3, [r7, #24]
 8008ae6:	78fa      	ldrb	r2, [r7, #3]
 8008ae8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008aec:	bf00      	nop
 8008aee:	3710      	adds	r7, #16
 8008af0:	46bd      	mov	sp, r7
 8008af2:	bd80      	pop	{r7, pc}

08008af4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008af4:	b580      	push	{r7, lr}
 8008af6:	b08e      	sub	sp, #56	@ 0x38
 8008af8:	af00      	add	r7, sp, #0
 8008afa:	60f8      	str	r0, [r7, #12]
 8008afc:	60b9      	str	r1, [r7, #8]
 8008afe:	607a      	str	r2, [r7, #4]
 8008b00:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008b02:	2300      	movs	r3, #0
 8008b04:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008b0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d10b      	bne.n	8008b28 <xQueueGenericSend+0x34>
	__asm volatile
 8008b10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b14:	f383 8811 	msr	BASEPRI, r3
 8008b18:	f3bf 8f6f 	isb	sy
 8008b1c:	f3bf 8f4f 	dsb	sy
 8008b20:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008b22:	bf00      	nop
 8008b24:	bf00      	nop
 8008b26:	e7fd      	b.n	8008b24 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008b28:	68bb      	ldr	r3, [r7, #8]
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d103      	bne.n	8008b36 <xQueueGenericSend+0x42>
 8008b2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d101      	bne.n	8008b3a <xQueueGenericSend+0x46>
 8008b36:	2301      	movs	r3, #1
 8008b38:	e000      	b.n	8008b3c <xQueueGenericSend+0x48>
 8008b3a:	2300      	movs	r3, #0
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d10b      	bne.n	8008b58 <xQueueGenericSend+0x64>
	__asm volatile
 8008b40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b44:	f383 8811 	msr	BASEPRI, r3
 8008b48:	f3bf 8f6f 	isb	sy
 8008b4c:	f3bf 8f4f 	dsb	sy
 8008b50:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008b52:	bf00      	nop
 8008b54:	bf00      	nop
 8008b56:	e7fd      	b.n	8008b54 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008b58:	683b      	ldr	r3, [r7, #0]
 8008b5a:	2b02      	cmp	r3, #2
 8008b5c:	d103      	bne.n	8008b66 <xQueueGenericSend+0x72>
 8008b5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b62:	2b01      	cmp	r3, #1
 8008b64:	d101      	bne.n	8008b6a <xQueueGenericSend+0x76>
 8008b66:	2301      	movs	r3, #1
 8008b68:	e000      	b.n	8008b6c <xQueueGenericSend+0x78>
 8008b6a:	2300      	movs	r3, #0
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d10b      	bne.n	8008b88 <xQueueGenericSend+0x94>
	__asm volatile
 8008b70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b74:	f383 8811 	msr	BASEPRI, r3
 8008b78:	f3bf 8f6f 	isb	sy
 8008b7c:	f3bf 8f4f 	dsb	sy
 8008b80:	623b      	str	r3, [r7, #32]
}
 8008b82:	bf00      	nop
 8008b84:	bf00      	nop
 8008b86:	e7fd      	b.n	8008b84 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008b88:	f001 fa24 	bl	8009fd4 <xTaskGetSchedulerState>
 8008b8c:	4603      	mov	r3, r0
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d102      	bne.n	8008b98 <xQueueGenericSend+0xa4>
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d101      	bne.n	8008b9c <xQueueGenericSend+0xa8>
 8008b98:	2301      	movs	r3, #1
 8008b9a:	e000      	b.n	8008b9e <xQueueGenericSend+0xaa>
 8008b9c:	2300      	movs	r3, #0
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d10b      	bne.n	8008bba <xQueueGenericSend+0xc6>
	__asm volatile
 8008ba2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ba6:	f383 8811 	msr	BASEPRI, r3
 8008baa:	f3bf 8f6f 	isb	sy
 8008bae:	f3bf 8f4f 	dsb	sy
 8008bb2:	61fb      	str	r3, [r7, #28]
}
 8008bb4:	bf00      	nop
 8008bb6:	bf00      	nop
 8008bb8:	e7fd      	b.n	8008bb6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008bba:	f001 ff75 	bl	800aaa8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bc0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008bc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008bc6:	429a      	cmp	r2, r3
 8008bc8:	d302      	bcc.n	8008bd0 <xQueueGenericSend+0xdc>
 8008bca:	683b      	ldr	r3, [r7, #0]
 8008bcc:	2b02      	cmp	r3, #2
 8008bce:	d129      	bne.n	8008c24 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008bd0:	683a      	ldr	r2, [r7, #0]
 8008bd2:	68b9      	ldr	r1, [r7, #8]
 8008bd4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008bd6:	f000 fa0f 	bl	8008ff8 <prvCopyDataToQueue>
 8008bda:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008bdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d010      	beq.n	8008c06 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008be4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008be6:	3324      	adds	r3, #36	@ 0x24
 8008be8:	4618      	mov	r0, r3
 8008bea:	f001 f805 	bl	8009bf8 <xTaskRemoveFromEventList>
 8008bee:	4603      	mov	r3, r0
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d013      	beq.n	8008c1c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008bf4:	4b3f      	ldr	r3, [pc, #252]	@ (8008cf4 <xQueueGenericSend+0x200>)
 8008bf6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008bfa:	601a      	str	r2, [r3, #0]
 8008bfc:	f3bf 8f4f 	dsb	sy
 8008c00:	f3bf 8f6f 	isb	sy
 8008c04:	e00a      	b.n	8008c1c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008c06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d007      	beq.n	8008c1c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008c0c:	4b39      	ldr	r3, [pc, #228]	@ (8008cf4 <xQueueGenericSend+0x200>)
 8008c0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008c12:	601a      	str	r2, [r3, #0]
 8008c14:	f3bf 8f4f 	dsb	sy
 8008c18:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008c1c:	f001 ff76 	bl	800ab0c <vPortExitCritical>
				return pdPASS;
 8008c20:	2301      	movs	r3, #1
 8008c22:	e063      	b.n	8008cec <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d103      	bne.n	8008c32 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008c2a:	f001 ff6f 	bl	800ab0c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008c2e:	2300      	movs	r3, #0
 8008c30:	e05c      	b.n	8008cec <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008c32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d106      	bne.n	8008c46 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008c38:	f107 0314 	add.w	r3, r7, #20
 8008c3c:	4618      	mov	r0, r3
 8008c3e:	f001 f867 	bl	8009d10 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008c42:	2301      	movs	r3, #1
 8008c44:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008c46:	f001 ff61 	bl	800ab0c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008c4a:	f000 fda7 	bl	800979c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008c4e:	f001 ff2b 	bl	800aaa8 <vPortEnterCritical>
 8008c52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c54:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008c58:	b25b      	sxtb	r3, r3
 8008c5a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008c5e:	d103      	bne.n	8008c68 <xQueueGenericSend+0x174>
 8008c60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c62:	2200      	movs	r2, #0
 8008c64:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008c68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c6a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008c6e:	b25b      	sxtb	r3, r3
 8008c70:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008c74:	d103      	bne.n	8008c7e <xQueueGenericSend+0x18a>
 8008c76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c78:	2200      	movs	r2, #0
 8008c7a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008c7e:	f001 ff45 	bl	800ab0c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008c82:	1d3a      	adds	r2, r7, #4
 8008c84:	f107 0314 	add.w	r3, r7, #20
 8008c88:	4611      	mov	r1, r2
 8008c8a:	4618      	mov	r0, r3
 8008c8c:	f001 f856 	bl	8009d3c <xTaskCheckForTimeOut>
 8008c90:	4603      	mov	r3, r0
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d124      	bne.n	8008ce0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008c96:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008c98:	f000 faa6 	bl	80091e8 <prvIsQueueFull>
 8008c9c:	4603      	mov	r3, r0
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d018      	beq.n	8008cd4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008ca2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ca4:	3310      	adds	r3, #16
 8008ca6:	687a      	ldr	r2, [r7, #4]
 8008ca8:	4611      	mov	r1, r2
 8008caa:	4618      	mov	r0, r3
 8008cac:	f000 ff52 	bl	8009b54 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008cb0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008cb2:	f000 fa31 	bl	8009118 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008cb6:	f000 fd7f 	bl	80097b8 <xTaskResumeAll>
 8008cba:	4603      	mov	r3, r0
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	f47f af7c 	bne.w	8008bba <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8008cc2:	4b0c      	ldr	r3, [pc, #48]	@ (8008cf4 <xQueueGenericSend+0x200>)
 8008cc4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008cc8:	601a      	str	r2, [r3, #0]
 8008cca:	f3bf 8f4f 	dsb	sy
 8008cce:	f3bf 8f6f 	isb	sy
 8008cd2:	e772      	b.n	8008bba <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008cd4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008cd6:	f000 fa1f 	bl	8009118 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008cda:	f000 fd6d 	bl	80097b8 <xTaskResumeAll>
 8008cde:	e76c      	b.n	8008bba <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008ce0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008ce2:	f000 fa19 	bl	8009118 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008ce6:	f000 fd67 	bl	80097b8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008cea:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008cec:	4618      	mov	r0, r3
 8008cee:	3738      	adds	r7, #56	@ 0x38
 8008cf0:	46bd      	mov	sp, r7
 8008cf2:	bd80      	pop	{r7, pc}
 8008cf4:	e000ed04 	.word	0xe000ed04

08008cf8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008cf8:	b580      	push	{r7, lr}
 8008cfa:	b090      	sub	sp, #64	@ 0x40
 8008cfc:	af00      	add	r7, sp, #0
 8008cfe:	60f8      	str	r0, [r7, #12]
 8008d00:	60b9      	str	r1, [r7, #8]
 8008d02:	607a      	str	r2, [r7, #4]
 8008d04:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8008d0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d10b      	bne.n	8008d28 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8008d10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d14:	f383 8811 	msr	BASEPRI, r3
 8008d18:	f3bf 8f6f 	isb	sy
 8008d1c:	f3bf 8f4f 	dsb	sy
 8008d20:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008d22:	bf00      	nop
 8008d24:	bf00      	nop
 8008d26:	e7fd      	b.n	8008d24 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008d28:	68bb      	ldr	r3, [r7, #8]
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d103      	bne.n	8008d36 <xQueueGenericSendFromISR+0x3e>
 8008d2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d101      	bne.n	8008d3a <xQueueGenericSendFromISR+0x42>
 8008d36:	2301      	movs	r3, #1
 8008d38:	e000      	b.n	8008d3c <xQueueGenericSendFromISR+0x44>
 8008d3a:	2300      	movs	r3, #0
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d10b      	bne.n	8008d58 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8008d40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d44:	f383 8811 	msr	BASEPRI, r3
 8008d48:	f3bf 8f6f 	isb	sy
 8008d4c:	f3bf 8f4f 	dsb	sy
 8008d50:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008d52:	bf00      	nop
 8008d54:	bf00      	nop
 8008d56:	e7fd      	b.n	8008d54 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008d58:	683b      	ldr	r3, [r7, #0]
 8008d5a:	2b02      	cmp	r3, #2
 8008d5c:	d103      	bne.n	8008d66 <xQueueGenericSendFromISR+0x6e>
 8008d5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d62:	2b01      	cmp	r3, #1
 8008d64:	d101      	bne.n	8008d6a <xQueueGenericSendFromISR+0x72>
 8008d66:	2301      	movs	r3, #1
 8008d68:	e000      	b.n	8008d6c <xQueueGenericSendFromISR+0x74>
 8008d6a:	2300      	movs	r3, #0
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d10b      	bne.n	8008d88 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8008d70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d74:	f383 8811 	msr	BASEPRI, r3
 8008d78:	f3bf 8f6f 	isb	sy
 8008d7c:	f3bf 8f4f 	dsb	sy
 8008d80:	623b      	str	r3, [r7, #32]
}
 8008d82:	bf00      	nop
 8008d84:	bf00      	nop
 8008d86:	e7fd      	b.n	8008d84 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008d88:	f001 ff6e 	bl	800ac68 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008d8c:	f3ef 8211 	mrs	r2, BASEPRI
 8008d90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d94:	f383 8811 	msr	BASEPRI, r3
 8008d98:	f3bf 8f6f 	isb	sy
 8008d9c:	f3bf 8f4f 	dsb	sy
 8008da0:	61fa      	str	r2, [r7, #28]
 8008da2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008da4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008da6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008da8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008daa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008dac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008dae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008db0:	429a      	cmp	r2, r3
 8008db2:	d302      	bcc.n	8008dba <xQueueGenericSendFromISR+0xc2>
 8008db4:	683b      	ldr	r3, [r7, #0]
 8008db6:	2b02      	cmp	r3, #2
 8008db8:	d12f      	bne.n	8008e1a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008dba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008dbc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008dc0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008dc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008dc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008dc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008dca:	683a      	ldr	r2, [r7, #0]
 8008dcc:	68b9      	ldr	r1, [r7, #8]
 8008dce:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008dd0:	f000 f912 	bl	8008ff8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008dd4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8008dd8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008ddc:	d112      	bne.n	8008e04 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008dde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008de0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d016      	beq.n	8008e14 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008de6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008de8:	3324      	adds	r3, #36	@ 0x24
 8008dea:	4618      	mov	r0, r3
 8008dec:	f000 ff04 	bl	8009bf8 <xTaskRemoveFromEventList>
 8008df0:	4603      	mov	r3, r0
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d00e      	beq.n	8008e14 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d00b      	beq.n	8008e14 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	2201      	movs	r2, #1
 8008e00:	601a      	str	r2, [r3, #0]
 8008e02:	e007      	b.n	8008e14 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008e04:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008e08:	3301      	adds	r3, #1
 8008e0a:	b2db      	uxtb	r3, r3
 8008e0c:	b25a      	sxtb	r2, r3
 8008e0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e10:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8008e14:	2301      	movs	r3, #1
 8008e16:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8008e18:	e001      	b.n	8008e1e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008e1a:	2300      	movs	r3, #0
 8008e1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008e1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e20:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008e22:	697b      	ldr	r3, [r7, #20]
 8008e24:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008e28:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008e2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	3740      	adds	r7, #64	@ 0x40
 8008e30:	46bd      	mov	sp, r7
 8008e32:	bd80      	pop	{r7, pc}

08008e34 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008e34:	b580      	push	{r7, lr}
 8008e36:	b08c      	sub	sp, #48	@ 0x30
 8008e38:	af00      	add	r7, sp, #0
 8008e3a:	60f8      	str	r0, [r7, #12]
 8008e3c:	60b9      	str	r1, [r7, #8]
 8008e3e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008e40:	2300      	movs	r3, #0
 8008e42:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008e48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d10b      	bne.n	8008e66 <xQueueReceive+0x32>
	__asm volatile
 8008e4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e52:	f383 8811 	msr	BASEPRI, r3
 8008e56:	f3bf 8f6f 	isb	sy
 8008e5a:	f3bf 8f4f 	dsb	sy
 8008e5e:	623b      	str	r3, [r7, #32]
}
 8008e60:	bf00      	nop
 8008e62:	bf00      	nop
 8008e64:	e7fd      	b.n	8008e62 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008e66:	68bb      	ldr	r3, [r7, #8]
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d103      	bne.n	8008e74 <xQueueReceive+0x40>
 8008e6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d101      	bne.n	8008e78 <xQueueReceive+0x44>
 8008e74:	2301      	movs	r3, #1
 8008e76:	e000      	b.n	8008e7a <xQueueReceive+0x46>
 8008e78:	2300      	movs	r3, #0
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d10b      	bne.n	8008e96 <xQueueReceive+0x62>
	__asm volatile
 8008e7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e82:	f383 8811 	msr	BASEPRI, r3
 8008e86:	f3bf 8f6f 	isb	sy
 8008e8a:	f3bf 8f4f 	dsb	sy
 8008e8e:	61fb      	str	r3, [r7, #28]
}
 8008e90:	bf00      	nop
 8008e92:	bf00      	nop
 8008e94:	e7fd      	b.n	8008e92 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008e96:	f001 f89d 	bl	8009fd4 <xTaskGetSchedulerState>
 8008e9a:	4603      	mov	r3, r0
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d102      	bne.n	8008ea6 <xQueueReceive+0x72>
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d101      	bne.n	8008eaa <xQueueReceive+0x76>
 8008ea6:	2301      	movs	r3, #1
 8008ea8:	e000      	b.n	8008eac <xQueueReceive+0x78>
 8008eaa:	2300      	movs	r3, #0
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d10b      	bne.n	8008ec8 <xQueueReceive+0x94>
	__asm volatile
 8008eb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008eb4:	f383 8811 	msr	BASEPRI, r3
 8008eb8:	f3bf 8f6f 	isb	sy
 8008ebc:	f3bf 8f4f 	dsb	sy
 8008ec0:	61bb      	str	r3, [r7, #24]
}
 8008ec2:	bf00      	nop
 8008ec4:	bf00      	nop
 8008ec6:	e7fd      	b.n	8008ec4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008ec8:	f001 fdee 	bl	800aaa8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008ecc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ece:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ed0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008ed2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d01f      	beq.n	8008f18 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008ed8:	68b9      	ldr	r1, [r7, #8]
 8008eda:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008edc:	f000 f8f6 	bl	80090cc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008ee0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ee2:	1e5a      	subs	r2, r3, #1
 8008ee4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ee6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008ee8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008eea:	691b      	ldr	r3, [r3, #16]
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d00f      	beq.n	8008f10 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008ef0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ef2:	3310      	adds	r3, #16
 8008ef4:	4618      	mov	r0, r3
 8008ef6:	f000 fe7f 	bl	8009bf8 <xTaskRemoveFromEventList>
 8008efa:	4603      	mov	r3, r0
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d007      	beq.n	8008f10 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008f00:	4b3c      	ldr	r3, [pc, #240]	@ (8008ff4 <xQueueReceive+0x1c0>)
 8008f02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008f06:	601a      	str	r2, [r3, #0]
 8008f08:	f3bf 8f4f 	dsb	sy
 8008f0c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008f10:	f001 fdfc 	bl	800ab0c <vPortExitCritical>
				return pdPASS;
 8008f14:	2301      	movs	r3, #1
 8008f16:	e069      	b.n	8008fec <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d103      	bne.n	8008f26 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008f1e:	f001 fdf5 	bl	800ab0c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008f22:	2300      	movs	r3, #0
 8008f24:	e062      	b.n	8008fec <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008f26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d106      	bne.n	8008f3a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008f2c:	f107 0310 	add.w	r3, r7, #16
 8008f30:	4618      	mov	r0, r3
 8008f32:	f000 feed 	bl	8009d10 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008f36:	2301      	movs	r3, #1
 8008f38:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008f3a:	f001 fde7 	bl	800ab0c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008f3e:	f000 fc2d 	bl	800979c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008f42:	f001 fdb1 	bl	800aaa8 <vPortEnterCritical>
 8008f46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f48:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008f4c:	b25b      	sxtb	r3, r3
 8008f4e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008f52:	d103      	bne.n	8008f5c <xQueueReceive+0x128>
 8008f54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f56:	2200      	movs	r2, #0
 8008f58:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008f5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f5e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008f62:	b25b      	sxtb	r3, r3
 8008f64:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008f68:	d103      	bne.n	8008f72 <xQueueReceive+0x13e>
 8008f6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f6c:	2200      	movs	r2, #0
 8008f6e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008f72:	f001 fdcb 	bl	800ab0c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008f76:	1d3a      	adds	r2, r7, #4
 8008f78:	f107 0310 	add.w	r3, r7, #16
 8008f7c:	4611      	mov	r1, r2
 8008f7e:	4618      	mov	r0, r3
 8008f80:	f000 fedc 	bl	8009d3c <xTaskCheckForTimeOut>
 8008f84:	4603      	mov	r3, r0
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d123      	bne.n	8008fd2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008f8a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008f8c:	f000 f916 	bl	80091bc <prvIsQueueEmpty>
 8008f90:	4603      	mov	r3, r0
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d017      	beq.n	8008fc6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008f96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f98:	3324      	adds	r3, #36	@ 0x24
 8008f9a:	687a      	ldr	r2, [r7, #4]
 8008f9c:	4611      	mov	r1, r2
 8008f9e:	4618      	mov	r0, r3
 8008fa0:	f000 fdd8 	bl	8009b54 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008fa4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008fa6:	f000 f8b7 	bl	8009118 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008faa:	f000 fc05 	bl	80097b8 <xTaskResumeAll>
 8008fae:	4603      	mov	r3, r0
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d189      	bne.n	8008ec8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8008fb4:	4b0f      	ldr	r3, [pc, #60]	@ (8008ff4 <xQueueReceive+0x1c0>)
 8008fb6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008fba:	601a      	str	r2, [r3, #0]
 8008fbc:	f3bf 8f4f 	dsb	sy
 8008fc0:	f3bf 8f6f 	isb	sy
 8008fc4:	e780      	b.n	8008ec8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008fc6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008fc8:	f000 f8a6 	bl	8009118 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008fcc:	f000 fbf4 	bl	80097b8 <xTaskResumeAll>
 8008fd0:	e77a      	b.n	8008ec8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008fd2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008fd4:	f000 f8a0 	bl	8009118 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008fd8:	f000 fbee 	bl	80097b8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008fdc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008fde:	f000 f8ed 	bl	80091bc <prvIsQueueEmpty>
 8008fe2:	4603      	mov	r3, r0
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	f43f af6f 	beq.w	8008ec8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008fea:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008fec:	4618      	mov	r0, r3
 8008fee:	3730      	adds	r7, #48	@ 0x30
 8008ff0:	46bd      	mov	sp, r7
 8008ff2:	bd80      	pop	{r7, pc}
 8008ff4:	e000ed04 	.word	0xe000ed04

08008ff8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008ff8:	b580      	push	{r7, lr}
 8008ffa:	b086      	sub	sp, #24
 8008ffc:	af00      	add	r7, sp, #0
 8008ffe:	60f8      	str	r0, [r7, #12]
 8009000:	60b9      	str	r1, [r7, #8]
 8009002:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009004:	2300      	movs	r3, #0
 8009006:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800900c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009012:	2b00      	cmp	r3, #0
 8009014:	d10d      	bne.n	8009032 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	2b00      	cmp	r3, #0
 800901c:	d14d      	bne.n	80090ba <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	689b      	ldr	r3, [r3, #8]
 8009022:	4618      	mov	r0, r3
 8009024:	f000 fff4 	bl	800a010 <xTaskPriorityDisinherit>
 8009028:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	2200      	movs	r2, #0
 800902e:	609a      	str	r2, [r3, #8]
 8009030:	e043      	b.n	80090ba <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	2b00      	cmp	r3, #0
 8009036:	d119      	bne.n	800906c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	6858      	ldr	r0, [r3, #4]
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009040:	461a      	mov	r2, r3
 8009042:	68b9      	ldr	r1, [r7, #8]
 8009044:	f013 fb1d 	bl	801c682 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	685a      	ldr	r2, [r3, #4]
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009050:	441a      	add	r2, r3
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	685a      	ldr	r2, [r3, #4]
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	689b      	ldr	r3, [r3, #8]
 800905e:	429a      	cmp	r2, r3
 8009060:	d32b      	bcc.n	80090ba <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	681a      	ldr	r2, [r3, #0]
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	605a      	str	r2, [r3, #4]
 800906a:	e026      	b.n	80090ba <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	68d8      	ldr	r0, [r3, #12]
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009074:	461a      	mov	r2, r3
 8009076:	68b9      	ldr	r1, [r7, #8]
 8009078:	f013 fb03 	bl	801c682 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	68da      	ldr	r2, [r3, #12]
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009084:	425b      	negs	r3, r3
 8009086:	441a      	add	r2, r3
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	68da      	ldr	r2, [r3, #12]
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	429a      	cmp	r2, r3
 8009096:	d207      	bcs.n	80090a8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	689a      	ldr	r2, [r3, #8]
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090a0:	425b      	negs	r3, r3
 80090a2:	441a      	add	r2, r3
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	2b02      	cmp	r3, #2
 80090ac:	d105      	bne.n	80090ba <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80090ae:	693b      	ldr	r3, [r7, #16]
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d002      	beq.n	80090ba <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80090b4:	693b      	ldr	r3, [r7, #16]
 80090b6:	3b01      	subs	r3, #1
 80090b8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80090ba:	693b      	ldr	r3, [r7, #16]
 80090bc:	1c5a      	adds	r2, r3, #1
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80090c2:	697b      	ldr	r3, [r7, #20]
}
 80090c4:	4618      	mov	r0, r3
 80090c6:	3718      	adds	r7, #24
 80090c8:	46bd      	mov	sp, r7
 80090ca:	bd80      	pop	{r7, pc}

080090cc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80090cc:	b580      	push	{r7, lr}
 80090ce:	b082      	sub	sp, #8
 80090d0:	af00      	add	r7, sp, #0
 80090d2:	6078      	str	r0, [r7, #4]
 80090d4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d018      	beq.n	8009110 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	68da      	ldr	r2, [r3, #12]
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090e6:	441a      	add	r2, r3
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	68da      	ldr	r2, [r3, #12]
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	689b      	ldr	r3, [r3, #8]
 80090f4:	429a      	cmp	r2, r3
 80090f6:	d303      	bcc.n	8009100 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	681a      	ldr	r2, [r3, #0]
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	68d9      	ldr	r1, [r3, #12]
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009108:	461a      	mov	r2, r3
 800910a:	6838      	ldr	r0, [r7, #0]
 800910c:	f013 fab9 	bl	801c682 <memcpy>
	}
}
 8009110:	bf00      	nop
 8009112:	3708      	adds	r7, #8
 8009114:	46bd      	mov	sp, r7
 8009116:	bd80      	pop	{r7, pc}

08009118 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009118:	b580      	push	{r7, lr}
 800911a:	b084      	sub	sp, #16
 800911c:	af00      	add	r7, sp, #0
 800911e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009120:	f001 fcc2 	bl	800aaa8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800912a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800912c:	e011      	b.n	8009152 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009132:	2b00      	cmp	r3, #0
 8009134:	d012      	beq.n	800915c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	3324      	adds	r3, #36	@ 0x24
 800913a:	4618      	mov	r0, r3
 800913c:	f000 fd5c 	bl	8009bf8 <xTaskRemoveFromEventList>
 8009140:	4603      	mov	r3, r0
 8009142:	2b00      	cmp	r3, #0
 8009144:	d001      	beq.n	800914a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009146:	f000 fe5d 	bl	8009e04 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800914a:	7bfb      	ldrb	r3, [r7, #15]
 800914c:	3b01      	subs	r3, #1
 800914e:	b2db      	uxtb	r3, r3
 8009150:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009152:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009156:	2b00      	cmp	r3, #0
 8009158:	dce9      	bgt.n	800912e <prvUnlockQueue+0x16>
 800915a:	e000      	b.n	800915e <prvUnlockQueue+0x46>
					break;
 800915c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	22ff      	movs	r2, #255	@ 0xff
 8009162:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8009166:	f001 fcd1 	bl	800ab0c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800916a:	f001 fc9d 	bl	800aaa8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009174:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009176:	e011      	b.n	800919c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	691b      	ldr	r3, [r3, #16]
 800917c:	2b00      	cmp	r3, #0
 800917e:	d012      	beq.n	80091a6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	3310      	adds	r3, #16
 8009184:	4618      	mov	r0, r3
 8009186:	f000 fd37 	bl	8009bf8 <xTaskRemoveFromEventList>
 800918a:	4603      	mov	r3, r0
 800918c:	2b00      	cmp	r3, #0
 800918e:	d001      	beq.n	8009194 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009190:	f000 fe38 	bl	8009e04 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009194:	7bbb      	ldrb	r3, [r7, #14]
 8009196:	3b01      	subs	r3, #1
 8009198:	b2db      	uxtb	r3, r3
 800919a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800919c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	dce9      	bgt.n	8009178 <prvUnlockQueue+0x60>
 80091a4:	e000      	b.n	80091a8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80091a6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	22ff      	movs	r2, #255	@ 0xff
 80091ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80091b0:	f001 fcac 	bl	800ab0c <vPortExitCritical>
}
 80091b4:	bf00      	nop
 80091b6:	3710      	adds	r7, #16
 80091b8:	46bd      	mov	sp, r7
 80091ba:	bd80      	pop	{r7, pc}

080091bc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80091bc:	b580      	push	{r7, lr}
 80091be:	b084      	sub	sp, #16
 80091c0:	af00      	add	r7, sp, #0
 80091c2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80091c4:	f001 fc70 	bl	800aaa8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d102      	bne.n	80091d6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80091d0:	2301      	movs	r3, #1
 80091d2:	60fb      	str	r3, [r7, #12]
 80091d4:	e001      	b.n	80091da <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80091d6:	2300      	movs	r3, #0
 80091d8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80091da:	f001 fc97 	bl	800ab0c <vPortExitCritical>

	return xReturn;
 80091de:	68fb      	ldr	r3, [r7, #12]
}
 80091e0:	4618      	mov	r0, r3
 80091e2:	3710      	adds	r7, #16
 80091e4:	46bd      	mov	sp, r7
 80091e6:	bd80      	pop	{r7, pc}

080091e8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80091e8:	b580      	push	{r7, lr}
 80091ea:	b084      	sub	sp, #16
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80091f0:	f001 fc5a 	bl	800aaa8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091fc:	429a      	cmp	r2, r3
 80091fe:	d102      	bne.n	8009206 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009200:	2301      	movs	r3, #1
 8009202:	60fb      	str	r3, [r7, #12]
 8009204:	e001      	b.n	800920a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009206:	2300      	movs	r3, #0
 8009208:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800920a:	f001 fc7f 	bl	800ab0c <vPortExitCritical>

	return xReturn;
 800920e:	68fb      	ldr	r3, [r7, #12]
}
 8009210:	4618      	mov	r0, r3
 8009212:	3710      	adds	r7, #16
 8009214:	46bd      	mov	sp, r7
 8009216:	bd80      	pop	{r7, pc}

08009218 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009218:	b480      	push	{r7}
 800921a:	b085      	sub	sp, #20
 800921c:	af00      	add	r7, sp, #0
 800921e:	6078      	str	r0, [r7, #4]
 8009220:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009222:	2300      	movs	r3, #0
 8009224:	60fb      	str	r3, [r7, #12]
 8009226:	e014      	b.n	8009252 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009228:	4a0f      	ldr	r2, [pc, #60]	@ (8009268 <vQueueAddToRegistry+0x50>)
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8009230:	2b00      	cmp	r3, #0
 8009232:	d10b      	bne.n	800924c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009234:	490c      	ldr	r1, [pc, #48]	@ (8009268 <vQueueAddToRegistry+0x50>)
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	683a      	ldr	r2, [r7, #0]
 800923a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800923e:	4a0a      	ldr	r2, [pc, #40]	@ (8009268 <vQueueAddToRegistry+0x50>)
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	00db      	lsls	r3, r3, #3
 8009244:	4413      	add	r3, r2
 8009246:	687a      	ldr	r2, [r7, #4]
 8009248:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800924a:	e006      	b.n	800925a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	3301      	adds	r3, #1
 8009250:	60fb      	str	r3, [r7, #12]
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	2b07      	cmp	r3, #7
 8009256:	d9e7      	bls.n	8009228 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009258:	bf00      	nop
 800925a:	bf00      	nop
 800925c:	3714      	adds	r7, #20
 800925e:	46bd      	mov	sp, r7
 8009260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009264:	4770      	bx	lr
 8009266:	bf00      	nop
 8009268:	200082e0 	.word	0x200082e0

0800926c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800926c:	b580      	push	{r7, lr}
 800926e:	b086      	sub	sp, #24
 8009270:	af00      	add	r7, sp, #0
 8009272:	60f8      	str	r0, [r7, #12]
 8009274:	60b9      	str	r1, [r7, #8]
 8009276:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800927c:	f001 fc14 	bl	800aaa8 <vPortEnterCritical>
 8009280:	697b      	ldr	r3, [r7, #20]
 8009282:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009286:	b25b      	sxtb	r3, r3
 8009288:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800928c:	d103      	bne.n	8009296 <vQueueWaitForMessageRestricted+0x2a>
 800928e:	697b      	ldr	r3, [r7, #20]
 8009290:	2200      	movs	r2, #0
 8009292:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009296:	697b      	ldr	r3, [r7, #20]
 8009298:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800929c:	b25b      	sxtb	r3, r3
 800929e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80092a2:	d103      	bne.n	80092ac <vQueueWaitForMessageRestricted+0x40>
 80092a4:	697b      	ldr	r3, [r7, #20]
 80092a6:	2200      	movs	r2, #0
 80092a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80092ac:	f001 fc2e 	bl	800ab0c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80092b0:	697b      	ldr	r3, [r7, #20]
 80092b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d106      	bne.n	80092c6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80092b8:	697b      	ldr	r3, [r7, #20]
 80092ba:	3324      	adds	r3, #36	@ 0x24
 80092bc:	687a      	ldr	r2, [r7, #4]
 80092be:	68b9      	ldr	r1, [r7, #8]
 80092c0:	4618      	mov	r0, r3
 80092c2:	f000 fc6d 	bl	8009ba0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80092c6:	6978      	ldr	r0, [r7, #20]
 80092c8:	f7ff ff26 	bl	8009118 <prvUnlockQueue>
	}
 80092cc:	bf00      	nop
 80092ce:	3718      	adds	r7, #24
 80092d0:	46bd      	mov	sp, r7
 80092d2:	bd80      	pop	{r7, pc}

080092d4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80092d4:	b580      	push	{r7, lr}
 80092d6:	b08e      	sub	sp, #56	@ 0x38
 80092d8:	af04      	add	r7, sp, #16
 80092da:	60f8      	str	r0, [r7, #12]
 80092dc:	60b9      	str	r1, [r7, #8]
 80092de:	607a      	str	r2, [r7, #4]
 80092e0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80092e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d10b      	bne.n	8009300 <xTaskCreateStatic+0x2c>
	__asm volatile
 80092e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092ec:	f383 8811 	msr	BASEPRI, r3
 80092f0:	f3bf 8f6f 	isb	sy
 80092f4:	f3bf 8f4f 	dsb	sy
 80092f8:	623b      	str	r3, [r7, #32]
}
 80092fa:	bf00      	nop
 80092fc:	bf00      	nop
 80092fe:	e7fd      	b.n	80092fc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009300:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009302:	2b00      	cmp	r3, #0
 8009304:	d10b      	bne.n	800931e <xTaskCreateStatic+0x4a>
	__asm volatile
 8009306:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800930a:	f383 8811 	msr	BASEPRI, r3
 800930e:	f3bf 8f6f 	isb	sy
 8009312:	f3bf 8f4f 	dsb	sy
 8009316:	61fb      	str	r3, [r7, #28]
}
 8009318:	bf00      	nop
 800931a:	bf00      	nop
 800931c:	e7fd      	b.n	800931a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800931e:	23a8      	movs	r3, #168	@ 0xa8
 8009320:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009322:	693b      	ldr	r3, [r7, #16]
 8009324:	2ba8      	cmp	r3, #168	@ 0xa8
 8009326:	d00b      	beq.n	8009340 <xTaskCreateStatic+0x6c>
	__asm volatile
 8009328:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800932c:	f383 8811 	msr	BASEPRI, r3
 8009330:	f3bf 8f6f 	isb	sy
 8009334:	f3bf 8f4f 	dsb	sy
 8009338:	61bb      	str	r3, [r7, #24]
}
 800933a:	bf00      	nop
 800933c:	bf00      	nop
 800933e:	e7fd      	b.n	800933c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009340:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009342:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009344:	2b00      	cmp	r3, #0
 8009346:	d01e      	beq.n	8009386 <xTaskCreateStatic+0xb2>
 8009348:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800934a:	2b00      	cmp	r3, #0
 800934c:	d01b      	beq.n	8009386 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800934e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009350:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009354:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009356:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009358:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800935a:	2202      	movs	r2, #2
 800935c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009360:	2300      	movs	r3, #0
 8009362:	9303      	str	r3, [sp, #12]
 8009364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009366:	9302      	str	r3, [sp, #8]
 8009368:	f107 0314 	add.w	r3, r7, #20
 800936c:	9301      	str	r3, [sp, #4]
 800936e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009370:	9300      	str	r3, [sp, #0]
 8009372:	683b      	ldr	r3, [r7, #0]
 8009374:	687a      	ldr	r2, [r7, #4]
 8009376:	68b9      	ldr	r1, [r7, #8]
 8009378:	68f8      	ldr	r0, [r7, #12]
 800937a:	f000 f851 	bl	8009420 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800937e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009380:	f000 f8f6 	bl	8009570 <prvAddNewTaskToReadyList>
 8009384:	e001      	b.n	800938a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8009386:	2300      	movs	r3, #0
 8009388:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800938a:	697b      	ldr	r3, [r7, #20]
	}
 800938c:	4618      	mov	r0, r3
 800938e:	3728      	adds	r7, #40	@ 0x28
 8009390:	46bd      	mov	sp, r7
 8009392:	bd80      	pop	{r7, pc}

08009394 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009394:	b580      	push	{r7, lr}
 8009396:	b08c      	sub	sp, #48	@ 0x30
 8009398:	af04      	add	r7, sp, #16
 800939a:	60f8      	str	r0, [r7, #12]
 800939c:	60b9      	str	r1, [r7, #8]
 800939e:	603b      	str	r3, [r7, #0]
 80093a0:	4613      	mov	r3, r2
 80093a2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80093a4:	88fb      	ldrh	r3, [r7, #6]
 80093a6:	009b      	lsls	r3, r3, #2
 80093a8:	4618      	mov	r0, r3
 80093aa:	f001 fc9f 	bl	800acec <pvPortMalloc>
 80093ae:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80093b0:	697b      	ldr	r3, [r7, #20]
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d00e      	beq.n	80093d4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80093b6:	20a8      	movs	r0, #168	@ 0xa8
 80093b8:	f001 fc98 	bl	800acec <pvPortMalloc>
 80093bc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80093be:	69fb      	ldr	r3, [r7, #28]
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d003      	beq.n	80093cc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80093c4:	69fb      	ldr	r3, [r7, #28]
 80093c6:	697a      	ldr	r2, [r7, #20]
 80093c8:	631a      	str	r2, [r3, #48]	@ 0x30
 80093ca:	e005      	b.n	80093d8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80093cc:	6978      	ldr	r0, [r7, #20]
 80093ce:	f001 fd5b 	bl	800ae88 <vPortFree>
 80093d2:	e001      	b.n	80093d8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80093d4:	2300      	movs	r3, #0
 80093d6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80093d8:	69fb      	ldr	r3, [r7, #28]
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d017      	beq.n	800940e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80093de:	69fb      	ldr	r3, [r7, #28]
 80093e0:	2200      	movs	r2, #0
 80093e2:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80093e6:	88fa      	ldrh	r2, [r7, #6]
 80093e8:	2300      	movs	r3, #0
 80093ea:	9303      	str	r3, [sp, #12]
 80093ec:	69fb      	ldr	r3, [r7, #28]
 80093ee:	9302      	str	r3, [sp, #8]
 80093f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093f2:	9301      	str	r3, [sp, #4]
 80093f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093f6:	9300      	str	r3, [sp, #0]
 80093f8:	683b      	ldr	r3, [r7, #0]
 80093fa:	68b9      	ldr	r1, [r7, #8]
 80093fc:	68f8      	ldr	r0, [r7, #12]
 80093fe:	f000 f80f 	bl	8009420 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009402:	69f8      	ldr	r0, [r7, #28]
 8009404:	f000 f8b4 	bl	8009570 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009408:	2301      	movs	r3, #1
 800940a:	61bb      	str	r3, [r7, #24]
 800940c:	e002      	b.n	8009414 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800940e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009412:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009414:	69bb      	ldr	r3, [r7, #24]
	}
 8009416:	4618      	mov	r0, r3
 8009418:	3720      	adds	r7, #32
 800941a:	46bd      	mov	sp, r7
 800941c:	bd80      	pop	{r7, pc}
	...

08009420 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009420:	b580      	push	{r7, lr}
 8009422:	b088      	sub	sp, #32
 8009424:	af00      	add	r7, sp, #0
 8009426:	60f8      	str	r0, [r7, #12]
 8009428:	60b9      	str	r1, [r7, #8]
 800942a:	607a      	str	r2, [r7, #4]
 800942c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800942e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009430:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	009b      	lsls	r3, r3, #2
 8009436:	461a      	mov	r2, r3
 8009438:	21a5      	movs	r1, #165	@ 0xa5
 800943a:	f012 ffe9 	bl	801c410 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800943e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009440:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009448:	3b01      	subs	r3, #1
 800944a:	009b      	lsls	r3, r3, #2
 800944c:	4413      	add	r3, r2
 800944e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009450:	69bb      	ldr	r3, [r7, #24]
 8009452:	f023 0307 	bic.w	r3, r3, #7
 8009456:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009458:	69bb      	ldr	r3, [r7, #24]
 800945a:	f003 0307 	and.w	r3, r3, #7
 800945e:	2b00      	cmp	r3, #0
 8009460:	d00b      	beq.n	800947a <prvInitialiseNewTask+0x5a>
	__asm volatile
 8009462:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009466:	f383 8811 	msr	BASEPRI, r3
 800946a:	f3bf 8f6f 	isb	sy
 800946e:	f3bf 8f4f 	dsb	sy
 8009472:	617b      	str	r3, [r7, #20]
}
 8009474:	bf00      	nop
 8009476:	bf00      	nop
 8009478:	e7fd      	b.n	8009476 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800947a:	68bb      	ldr	r3, [r7, #8]
 800947c:	2b00      	cmp	r3, #0
 800947e:	d01f      	beq.n	80094c0 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009480:	2300      	movs	r3, #0
 8009482:	61fb      	str	r3, [r7, #28]
 8009484:	e012      	b.n	80094ac <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009486:	68ba      	ldr	r2, [r7, #8]
 8009488:	69fb      	ldr	r3, [r7, #28]
 800948a:	4413      	add	r3, r2
 800948c:	7819      	ldrb	r1, [r3, #0]
 800948e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009490:	69fb      	ldr	r3, [r7, #28]
 8009492:	4413      	add	r3, r2
 8009494:	3334      	adds	r3, #52	@ 0x34
 8009496:	460a      	mov	r2, r1
 8009498:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800949a:	68ba      	ldr	r2, [r7, #8]
 800949c:	69fb      	ldr	r3, [r7, #28]
 800949e:	4413      	add	r3, r2
 80094a0:	781b      	ldrb	r3, [r3, #0]
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	d006      	beq.n	80094b4 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80094a6:	69fb      	ldr	r3, [r7, #28]
 80094a8:	3301      	adds	r3, #1
 80094aa:	61fb      	str	r3, [r7, #28]
 80094ac:	69fb      	ldr	r3, [r7, #28]
 80094ae:	2b0f      	cmp	r3, #15
 80094b0:	d9e9      	bls.n	8009486 <prvInitialiseNewTask+0x66>
 80094b2:	e000      	b.n	80094b6 <prvInitialiseNewTask+0x96>
			{
				break;
 80094b4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80094b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094b8:	2200      	movs	r2, #0
 80094ba:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80094be:	e003      	b.n	80094c8 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80094c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094c2:	2200      	movs	r2, #0
 80094c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80094c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094ca:	2b37      	cmp	r3, #55	@ 0x37
 80094cc:	d901      	bls.n	80094d2 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80094ce:	2337      	movs	r3, #55	@ 0x37
 80094d0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80094d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094d4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80094d6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80094d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094da:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80094dc:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80094de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094e0:	2200      	movs	r2, #0
 80094e2:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80094e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094e6:	3304      	adds	r3, #4
 80094e8:	4618      	mov	r0, r3
 80094ea:	f7ff f965 	bl	80087b8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80094ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094f0:	3318      	adds	r3, #24
 80094f2:	4618      	mov	r0, r3
 80094f4:	f7ff f960 	bl	80087b8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80094f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80094fc:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80094fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009500:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009506:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009508:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800950a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800950c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800950e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009510:	2200      	movs	r2, #0
 8009512:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009516:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009518:	2200      	movs	r2, #0
 800951a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800951e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009520:	3354      	adds	r3, #84	@ 0x54
 8009522:	224c      	movs	r2, #76	@ 0x4c
 8009524:	2100      	movs	r1, #0
 8009526:	4618      	mov	r0, r3
 8009528:	f012 ff72 	bl	801c410 <memset>
 800952c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800952e:	4a0d      	ldr	r2, [pc, #52]	@ (8009564 <prvInitialiseNewTask+0x144>)
 8009530:	659a      	str	r2, [r3, #88]	@ 0x58
 8009532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009534:	4a0c      	ldr	r2, [pc, #48]	@ (8009568 <prvInitialiseNewTask+0x148>)
 8009536:	65da      	str	r2, [r3, #92]	@ 0x5c
 8009538:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800953a:	4a0c      	ldr	r2, [pc, #48]	@ (800956c <prvInitialiseNewTask+0x14c>)
 800953c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800953e:	683a      	ldr	r2, [r7, #0]
 8009540:	68f9      	ldr	r1, [r7, #12]
 8009542:	69b8      	ldr	r0, [r7, #24]
 8009544:	f001 f982 	bl	800a84c <pxPortInitialiseStack>
 8009548:	4602      	mov	r2, r0
 800954a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800954c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800954e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009550:	2b00      	cmp	r3, #0
 8009552:	d002      	beq.n	800955a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009554:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009556:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009558:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800955a:	bf00      	nop
 800955c:	3720      	adds	r7, #32
 800955e:	46bd      	mov	sp, r7
 8009560:	bd80      	pop	{r7, pc}
 8009562:	bf00      	nop
 8009564:	20011694 	.word	0x20011694
 8009568:	200116fc 	.word	0x200116fc
 800956c:	20011764 	.word	0x20011764

08009570 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009570:	b580      	push	{r7, lr}
 8009572:	b082      	sub	sp, #8
 8009574:	af00      	add	r7, sp, #0
 8009576:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009578:	f001 fa96 	bl	800aaa8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800957c:	4b2d      	ldr	r3, [pc, #180]	@ (8009634 <prvAddNewTaskToReadyList+0xc4>)
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	3301      	adds	r3, #1
 8009582:	4a2c      	ldr	r2, [pc, #176]	@ (8009634 <prvAddNewTaskToReadyList+0xc4>)
 8009584:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009586:	4b2c      	ldr	r3, [pc, #176]	@ (8009638 <prvAddNewTaskToReadyList+0xc8>)
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	2b00      	cmp	r3, #0
 800958c:	d109      	bne.n	80095a2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800958e:	4a2a      	ldr	r2, [pc, #168]	@ (8009638 <prvAddNewTaskToReadyList+0xc8>)
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009594:	4b27      	ldr	r3, [pc, #156]	@ (8009634 <prvAddNewTaskToReadyList+0xc4>)
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	2b01      	cmp	r3, #1
 800959a:	d110      	bne.n	80095be <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800959c:	f000 fc56 	bl	8009e4c <prvInitialiseTaskLists>
 80095a0:	e00d      	b.n	80095be <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80095a2:	4b26      	ldr	r3, [pc, #152]	@ (800963c <prvAddNewTaskToReadyList+0xcc>)
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d109      	bne.n	80095be <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80095aa:	4b23      	ldr	r3, [pc, #140]	@ (8009638 <prvAddNewTaskToReadyList+0xc8>)
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095b4:	429a      	cmp	r2, r3
 80095b6:	d802      	bhi.n	80095be <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80095b8:	4a1f      	ldr	r2, [pc, #124]	@ (8009638 <prvAddNewTaskToReadyList+0xc8>)
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80095be:	4b20      	ldr	r3, [pc, #128]	@ (8009640 <prvAddNewTaskToReadyList+0xd0>)
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	3301      	adds	r3, #1
 80095c4:	4a1e      	ldr	r2, [pc, #120]	@ (8009640 <prvAddNewTaskToReadyList+0xd0>)
 80095c6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80095c8:	4b1d      	ldr	r3, [pc, #116]	@ (8009640 <prvAddNewTaskToReadyList+0xd0>)
 80095ca:	681a      	ldr	r2, [r3, #0]
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095d4:	4b1b      	ldr	r3, [pc, #108]	@ (8009644 <prvAddNewTaskToReadyList+0xd4>)
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	429a      	cmp	r2, r3
 80095da:	d903      	bls.n	80095e4 <prvAddNewTaskToReadyList+0x74>
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095e0:	4a18      	ldr	r2, [pc, #96]	@ (8009644 <prvAddNewTaskToReadyList+0xd4>)
 80095e2:	6013      	str	r3, [r2, #0]
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095e8:	4613      	mov	r3, r2
 80095ea:	009b      	lsls	r3, r3, #2
 80095ec:	4413      	add	r3, r2
 80095ee:	009b      	lsls	r3, r3, #2
 80095f0:	4a15      	ldr	r2, [pc, #84]	@ (8009648 <prvAddNewTaskToReadyList+0xd8>)
 80095f2:	441a      	add	r2, r3
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	3304      	adds	r3, #4
 80095f8:	4619      	mov	r1, r3
 80095fa:	4610      	mov	r0, r2
 80095fc:	f7ff f8e9 	bl	80087d2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009600:	f001 fa84 	bl	800ab0c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009604:	4b0d      	ldr	r3, [pc, #52]	@ (800963c <prvAddNewTaskToReadyList+0xcc>)
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	2b00      	cmp	r3, #0
 800960a:	d00e      	beq.n	800962a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800960c:	4b0a      	ldr	r3, [pc, #40]	@ (8009638 <prvAddNewTaskToReadyList+0xc8>)
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009616:	429a      	cmp	r2, r3
 8009618:	d207      	bcs.n	800962a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800961a:	4b0c      	ldr	r3, [pc, #48]	@ (800964c <prvAddNewTaskToReadyList+0xdc>)
 800961c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009620:	601a      	str	r2, [r3, #0]
 8009622:	f3bf 8f4f 	dsb	sy
 8009626:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800962a:	bf00      	nop
 800962c:	3708      	adds	r7, #8
 800962e:	46bd      	mov	sp, r7
 8009630:	bd80      	pop	{r7, pc}
 8009632:	bf00      	nop
 8009634:	200087f4 	.word	0x200087f4
 8009638:	20008320 	.word	0x20008320
 800963c:	20008800 	.word	0x20008800
 8009640:	20008810 	.word	0x20008810
 8009644:	200087fc 	.word	0x200087fc
 8009648:	20008324 	.word	0x20008324
 800964c:	e000ed04 	.word	0xe000ed04

08009650 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009650:	b580      	push	{r7, lr}
 8009652:	b084      	sub	sp, #16
 8009654:	af00      	add	r7, sp, #0
 8009656:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009658:	2300      	movs	r3, #0
 800965a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	2b00      	cmp	r3, #0
 8009660:	d018      	beq.n	8009694 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009662:	4b14      	ldr	r3, [pc, #80]	@ (80096b4 <vTaskDelay+0x64>)
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	2b00      	cmp	r3, #0
 8009668:	d00b      	beq.n	8009682 <vTaskDelay+0x32>
	__asm volatile
 800966a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800966e:	f383 8811 	msr	BASEPRI, r3
 8009672:	f3bf 8f6f 	isb	sy
 8009676:	f3bf 8f4f 	dsb	sy
 800967a:	60bb      	str	r3, [r7, #8]
}
 800967c:	bf00      	nop
 800967e:	bf00      	nop
 8009680:	e7fd      	b.n	800967e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009682:	f000 f88b 	bl	800979c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009686:	2100      	movs	r1, #0
 8009688:	6878      	ldr	r0, [r7, #4]
 800968a:	f000 fd31 	bl	800a0f0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800968e:	f000 f893 	bl	80097b8 <xTaskResumeAll>
 8009692:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	2b00      	cmp	r3, #0
 8009698:	d107      	bne.n	80096aa <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800969a:	4b07      	ldr	r3, [pc, #28]	@ (80096b8 <vTaskDelay+0x68>)
 800969c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80096a0:	601a      	str	r2, [r3, #0]
 80096a2:	f3bf 8f4f 	dsb	sy
 80096a6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80096aa:	bf00      	nop
 80096ac:	3710      	adds	r7, #16
 80096ae:	46bd      	mov	sp, r7
 80096b0:	bd80      	pop	{r7, pc}
 80096b2:	bf00      	nop
 80096b4:	2000881c 	.word	0x2000881c
 80096b8:	e000ed04 	.word	0xe000ed04

080096bc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80096bc:	b580      	push	{r7, lr}
 80096be:	b08a      	sub	sp, #40	@ 0x28
 80096c0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80096c2:	2300      	movs	r3, #0
 80096c4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80096c6:	2300      	movs	r3, #0
 80096c8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80096ca:	463a      	mov	r2, r7
 80096cc:	1d39      	adds	r1, r7, #4
 80096ce:	f107 0308 	add.w	r3, r7, #8
 80096d2:	4618      	mov	r0, r3
 80096d4:	f7ff f81c 	bl	8008710 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80096d8:	6839      	ldr	r1, [r7, #0]
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	68ba      	ldr	r2, [r7, #8]
 80096de:	9202      	str	r2, [sp, #8]
 80096e0:	9301      	str	r3, [sp, #4]
 80096e2:	2300      	movs	r3, #0
 80096e4:	9300      	str	r3, [sp, #0]
 80096e6:	2300      	movs	r3, #0
 80096e8:	460a      	mov	r2, r1
 80096ea:	4924      	ldr	r1, [pc, #144]	@ (800977c <vTaskStartScheduler+0xc0>)
 80096ec:	4824      	ldr	r0, [pc, #144]	@ (8009780 <vTaskStartScheduler+0xc4>)
 80096ee:	f7ff fdf1 	bl	80092d4 <xTaskCreateStatic>
 80096f2:	4603      	mov	r3, r0
 80096f4:	4a23      	ldr	r2, [pc, #140]	@ (8009784 <vTaskStartScheduler+0xc8>)
 80096f6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80096f8:	4b22      	ldr	r3, [pc, #136]	@ (8009784 <vTaskStartScheduler+0xc8>)
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d002      	beq.n	8009706 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009700:	2301      	movs	r3, #1
 8009702:	617b      	str	r3, [r7, #20]
 8009704:	e001      	b.n	800970a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009706:	2300      	movs	r3, #0
 8009708:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800970a:	697b      	ldr	r3, [r7, #20]
 800970c:	2b01      	cmp	r3, #1
 800970e:	d102      	bne.n	8009716 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009710:	f000 fd42 	bl	800a198 <xTimerCreateTimerTask>
 8009714:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009716:	697b      	ldr	r3, [r7, #20]
 8009718:	2b01      	cmp	r3, #1
 800971a:	d11b      	bne.n	8009754 <vTaskStartScheduler+0x98>
	__asm volatile
 800971c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009720:	f383 8811 	msr	BASEPRI, r3
 8009724:	f3bf 8f6f 	isb	sy
 8009728:	f3bf 8f4f 	dsb	sy
 800972c:	613b      	str	r3, [r7, #16]
}
 800972e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009730:	4b15      	ldr	r3, [pc, #84]	@ (8009788 <vTaskStartScheduler+0xcc>)
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	3354      	adds	r3, #84	@ 0x54
 8009736:	4a15      	ldr	r2, [pc, #84]	@ (800978c <vTaskStartScheduler+0xd0>)
 8009738:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800973a:	4b15      	ldr	r3, [pc, #84]	@ (8009790 <vTaskStartScheduler+0xd4>)
 800973c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009740:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009742:	4b14      	ldr	r3, [pc, #80]	@ (8009794 <vTaskStartScheduler+0xd8>)
 8009744:	2201      	movs	r2, #1
 8009746:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009748:	4b13      	ldr	r3, [pc, #76]	@ (8009798 <vTaskStartScheduler+0xdc>)
 800974a:	2200      	movs	r2, #0
 800974c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800974e:	f001 f907 	bl	800a960 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009752:	e00f      	b.n	8009774 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009754:	697b      	ldr	r3, [r7, #20]
 8009756:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800975a:	d10b      	bne.n	8009774 <vTaskStartScheduler+0xb8>
	__asm volatile
 800975c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009760:	f383 8811 	msr	BASEPRI, r3
 8009764:	f3bf 8f6f 	isb	sy
 8009768:	f3bf 8f4f 	dsb	sy
 800976c:	60fb      	str	r3, [r7, #12]
}
 800976e:	bf00      	nop
 8009770:	bf00      	nop
 8009772:	e7fd      	b.n	8009770 <vTaskStartScheduler+0xb4>
}
 8009774:	bf00      	nop
 8009776:	3718      	adds	r7, #24
 8009778:	46bd      	mov	sp, r7
 800977a:	bd80      	pop	{r7, pc}
 800977c:	0801ebcc 	.word	0x0801ebcc
 8009780:	08009e1d 	.word	0x08009e1d
 8009784:	20008818 	.word	0x20008818
 8009788:	20008320 	.word	0x20008320
 800978c:	20002e40 	.word	0x20002e40
 8009790:	20008814 	.word	0x20008814
 8009794:	20008800 	.word	0x20008800
 8009798:	200087f8 	.word	0x200087f8

0800979c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800979c:	b480      	push	{r7}
 800979e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80097a0:	4b04      	ldr	r3, [pc, #16]	@ (80097b4 <vTaskSuspendAll+0x18>)
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	3301      	adds	r3, #1
 80097a6:	4a03      	ldr	r2, [pc, #12]	@ (80097b4 <vTaskSuspendAll+0x18>)
 80097a8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80097aa:	bf00      	nop
 80097ac:	46bd      	mov	sp, r7
 80097ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097b2:	4770      	bx	lr
 80097b4:	2000881c 	.word	0x2000881c

080097b8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80097b8:	b580      	push	{r7, lr}
 80097ba:	b084      	sub	sp, #16
 80097bc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80097be:	2300      	movs	r3, #0
 80097c0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80097c2:	2300      	movs	r3, #0
 80097c4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80097c6:	4b42      	ldr	r3, [pc, #264]	@ (80098d0 <xTaskResumeAll+0x118>)
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d10b      	bne.n	80097e6 <xTaskResumeAll+0x2e>
	__asm volatile
 80097ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097d2:	f383 8811 	msr	BASEPRI, r3
 80097d6:	f3bf 8f6f 	isb	sy
 80097da:	f3bf 8f4f 	dsb	sy
 80097de:	603b      	str	r3, [r7, #0]
}
 80097e0:	bf00      	nop
 80097e2:	bf00      	nop
 80097e4:	e7fd      	b.n	80097e2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80097e6:	f001 f95f 	bl	800aaa8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80097ea:	4b39      	ldr	r3, [pc, #228]	@ (80098d0 <xTaskResumeAll+0x118>)
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	3b01      	subs	r3, #1
 80097f0:	4a37      	ldr	r2, [pc, #220]	@ (80098d0 <xTaskResumeAll+0x118>)
 80097f2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80097f4:	4b36      	ldr	r3, [pc, #216]	@ (80098d0 <xTaskResumeAll+0x118>)
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d162      	bne.n	80098c2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80097fc:	4b35      	ldr	r3, [pc, #212]	@ (80098d4 <xTaskResumeAll+0x11c>)
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	2b00      	cmp	r3, #0
 8009802:	d05e      	beq.n	80098c2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009804:	e02f      	b.n	8009866 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009806:	4b34      	ldr	r3, [pc, #208]	@ (80098d8 <xTaskResumeAll+0x120>)
 8009808:	68db      	ldr	r3, [r3, #12]
 800980a:	68db      	ldr	r3, [r3, #12]
 800980c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	3318      	adds	r3, #24
 8009812:	4618      	mov	r0, r3
 8009814:	f7ff f83a 	bl	800888c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	3304      	adds	r3, #4
 800981c:	4618      	mov	r0, r3
 800981e:	f7ff f835 	bl	800888c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009826:	4b2d      	ldr	r3, [pc, #180]	@ (80098dc <xTaskResumeAll+0x124>)
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	429a      	cmp	r2, r3
 800982c:	d903      	bls.n	8009836 <xTaskResumeAll+0x7e>
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009832:	4a2a      	ldr	r2, [pc, #168]	@ (80098dc <xTaskResumeAll+0x124>)
 8009834:	6013      	str	r3, [r2, #0]
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800983a:	4613      	mov	r3, r2
 800983c:	009b      	lsls	r3, r3, #2
 800983e:	4413      	add	r3, r2
 8009840:	009b      	lsls	r3, r3, #2
 8009842:	4a27      	ldr	r2, [pc, #156]	@ (80098e0 <xTaskResumeAll+0x128>)
 8009844:	441a      	add	r2, r3
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	3304      	adds	r3, #4
 800984a:	4619      	mov	r1, r3
 800984c:	4610      	mov	r0, r2
 800984e:	f7fe ffc0 	bl	80087d2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009856:	4b23      	ldr	r3, [pc, #140]	@ (80098e4 <xTaskResumeAll+0x12c>)
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800985c:	429a      	cmp	r2, r3
 800985e:	d302      	bcc.n	8009866 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8009860:	4b21      	ldr	r3, [pc, #132]	@ (80098e8 <xTaskResumeAll+0x130>)
 8009862:	2201      	movs	r2, #1
 8009864:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009866:	4b1c      	ldr	r3, [pc, #112]	@ (80098d8 <xTaskResumeAll+0x120>)
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	2b00      	cmp	r3, #0
 800986c:	d1cb      	bne.n	8009806 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	2b00      	cmp	r3, #0
 8009872:	d001      	beq.n	8009878 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009874:	f000 fb8e 	bl	8009f94 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009878:	4b1c      	ldr	r3, [pc, #112]	@ (80098ec <xTaskResumeAll+0x134>)
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	2b00      	cmp	r3, #0
 8009882:	d010      	beq.n	80098a6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009884:	f000 f846 	bl	8009914 <xTaskIncrementTick>
 8009888:	4603      	mov	r3, r0
 800988a:	2b00      	cmp	r3, #0
 800988c:	d002      	beq.n	8009894 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800988e:	4b16      	ldr	r3, [pc, #88]	@ (80098e8 <xTaskResumeAll+0x130>)
 8009890:	2201      	movs	r2, #1
 8009892:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	3b01      	subs	r3, #1
 8009898:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	2b00      	cmp	r3, #0
 800989e:	d1f1      	bne.n	8009884 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80098a0:	4b12      	ldr	r3, [pc, #72]	@ (80098ec <xTaskResumeAll+0x134>)
 80098a2:	2200      	movs	r2, #0
 80098a4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80098a6:	4b10      	ldr	r3, [pc, #64]	@ (80098e8 <xTaskResumeAll+0x130>)
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d009      	beq.n	80098c2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80098ae:	2301      	movs	r3, #1
 80098b0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80098b2:	4b0f      	ldr	r3, [pc, #60]	@ (80098f0 <xTaskResumeAll+0x138>)
 80098b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80098b8:	601a      	str	r2, [r3, #0]
 80098ba:	f3bf 8f4f 	dsb	sy
 80098be:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80098c2:	f001 f923 	bl	800ab0c <vPortExitCritical>

	return xAlreadyYielded;
 80098c6:	68bb      	ldr	r3, [r7, #8]
}
 80098c8:	4618      	mov	r0, r3
 80098ca:	3710      	adds	r7, #16
 80098cc:	46bd      	mov	sp, r7
 80098ce:	bd80      	pop	{r7, pc}
 80098d0:	2000881c 	.word	0x2000881c
 80098d4:	200087f4 	.word	0x200087f4
 80098d8:	200087b4 	.word	0x200087b4
 80098dc:	200087fc 	.word	0x200087fc
 80098e0:	20008324 	.word	0x20008324
 80098e4:	20008320 	.word	0x20008320
 80098e8:	20008808 	.word	0x20008808
 80098ec:	20008804 	.word	0x20008804
 80098f0:	e000ed04 	.word	0xe000ed04

080098f4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80098f4:	b480      	push	{r7}
 80098f6:	b083      	sub	sp, #12
 80098f8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80098fa:	4b05      	ldr	r3, [pc, #20]	@ (8009910 <xTaskGetTickCount+0x1c>)
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009900:	687b      	ldr	r3, [r7, #4]
}
 8009902:	4618      	mov	r0, r3
 8009904:	370c      	adds	r7, #12
 8009906:	46bd      	mov	sp, r7
 8009908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800990c:	4770      	bx	lr
 800990e:	bf00      	nop
 8009910:	200087f8 	.word	0x200087f8

08009914 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009914:	b580      	push	{r7, lr}
 8009916:	b086      	sub	sp, #24
 8009918:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800991a:	2300      	movs	r3, #0
 800991c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800991e:	4b4f      	ldr	r3, [pc, #316]	@ (8009a5c <xTaskIncrementTick+0x148>)
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	2b00      	cmp	r3, #0
 8009924:	f040 8090 	bne.w	8009a48 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009928:	4b4d      	ldr	r3, [pc, #308]	@ (8009a60 <xTaskIncrementTick+0x14c>)
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	3301      	adds	r3, #1
 800992e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009930:	4a4b      	ldr	r2, [pc, #300]	@ (8009a60 <xTaskIncrementTick+0x14c>)
 8009932:	693b      	ldr	r3, [r7, #16]
 8009934:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009936:	693b      	ldr	r3, [r7, #16]
 8009938:	2b00      	cmp	r3, #0
 800993a:	d121      	bne.n	8009980 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800993c:	4b49      	ldr	r3, [pc, #292]	@ (8009a64 <xTaskIncrementTick+0x150>)
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	2b00      	cmp	r3, #0
 8009944:	d00b      	beq.n	800995e <xTaskIncrementTick+0x4a>
	__asm volatile
 8009946:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800994a:	f383 8811 	msr	BASEPRI, r3
 800994e:	f3bf 8f6f 	isb	sy
 8009952:	f3bf 8f4f 	dsb	sy
 8009956:	603b      	str	r3, [r7, #0]
}
 8009958:	bf00      	nop
 800995a:	bf00      	nop
 800995c:	e7fd      	b.n	800995a <xTaskIncrementTick+0x46>
 800995e:	4b41      	ldr	r3, [pc, #260]	@ (8009a64 <xTaskIncrementTick+0x150>)
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	60fb      	str	r3, [r7, #12]
 8009964:	4b40      	ldr	r3, [pc, #256]	@ (8009a68 <xTaskIncrementTick+0x154>)
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	4a3e      	ldr	r2, [pc, #248]	@ (8009a64 <xTaskIncrementTick+0x150>)
 800996a:	6013      	str	r3, [r2, #0]
 800996c:	4a3e      	ldr	r2, [pc, #248]	@ (8009a68 <xTaskIncrementTick+0x154>)
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	6013      	str	r3, [r2, #0]
 8009972:	4b3e      	ldr	r3, [pc, #248]	@ (8009a6c <xTaskIncrementTick+0x158>)
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	3301      	adds	r3, #1
 8009978:	4a3c      	ldr	r2, [pc, #240]	@ (8009a6c <xTaskIncrementTick+0x158>)
 800997a:	6013      	str	r3, [r2, #0]
 800997c:	f000 fb0a 	bl	8009f94 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009980:	4b3b      	ldr	r3, [pc, #236]	@ (8009a70 <xTaskIncrementTick+0x15c>)
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	693a      	ldr	r2, [r7, #16]
 8009986:	429a      	cmp	r2, r3
 8009988:	d349      	bcc.n	8009a1e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800998a:	4b36      	ldr	r3, [pc, #216]	@ (8009a64 <xTaskIncrementTick+0x150>)
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	2b00      	cmp	r3, #0
 8009992:	d104      	bne.n	800999e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009994:	4b36      	ldr	r3, [pc, #216]	@ (8009a70 <xTaskIncrementTick+0x15c>)
 8009996:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800999a:	601a      	str	r2, [r3, #0]
					break;
 800999c:	e03f      	b.n	8009a1e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800999e:	4b31      	ldr	r3, [pc, #196]	@ (8009a64 <xTaskIncrementTick+0x150>)
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	68db      	ldr	r3, [r3, #12]
 80099a4:	68db      	ldr	r3, [r3, #12]
 80099a6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80099a8:	68bb      	ldr	r3, [r7, #8]
 80099aa:	685b      	ldr	r3, [r3, #4]
 80099ac:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80099ae:	693a      	ldr	r2, [r7, #16]
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	429a      	cmp	r2, r3
 80099b4:	d203      	bcs.n	80099be <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80099b6:	4a2e      	ldr	r2, [pc, #184]	@ (8009a70 <xTaskIncrementTick+0x15c>)
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80099bc:	e02f      	b.n	8009a1e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80099be:	68bb      	ldr	r3, [r7, #8]
 80099c0:	3304      	adds	r3, #4
 80099c2:	4618      	mov	r0, r3
 80099c4:	f7fe ff62 	bl	800888c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80099c8:	68bb      	ldr	r3, [r7, #8]
 80099ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d004      	beq.n	80099da <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80099d0:	68bb      	ldr	r3, [r7, #8]
 80099d2:	3318      	adds	r3, #24
 80099d4:	4618      	mov	r0, r3
 80099d6:	f7fe ff59 	bl	800888c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80099da:	68bb      	ldr	r3, [r7, #8]
 80099dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099de:	4b25      	ldr	r3, [pc, #148]	@ (8009a74 <xTaskIncrementTick+0x160>)
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	429a      	cmp	r2, r3
 80099e4:	d903      	bls.n	80099ee <xTaskIncrementTick+0xda>
 80099e6:	68bb      	ldr	r3, [r7, #8]
 80099e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099ea:	4a22      	ldr	r2, [pc, #136]	@ (8009a74 <xTaskIncrementTick+0x160>)
 80099ec:	6013      	str	r3, [r2, #0]
 80099ee:	68bb      	ldr	r3, [r7, #8]
 80099f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099f2:	4613      	mov	r3, r2
 80099f4:	009b      	lsls	r3, r3, #2
 80099f6:	4413      	add	r3, r2
 80099f8:	009b      	lsls	r3, r3, #2
 80099fa:	4a1f      	ldr	r2, [pc, #124]	@ (8009a78 <xTaskIncrementTick+0x164>)
 80099fc:	441a      	add	r2, r3
 80099fe:	68bb      	ldr	r3, [r7, #8]
 8009a00:	3304      	adds	r3, #4
 8009a02:	4619      	mov	r1, r3
 8009a04:	4610      	mov	r0, r2
 8009a06:	f7fe fee4 	bl	80087d2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009a0a:	68bb      	ldr	r3, [r7, #8]
 8009a0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a0e:	4b1b      	ldr	r3, [pc, #108]	@ (8009a7c <xTaskIncrementTick+0x168>)
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a14:	429a      	cmp	r2, r3
 8009a16:	d3b8      	bcc.n	800998a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009a18:	2301      	movs	r3, #1
 8009a1a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009a1c:	e7b5      	b.n	800998a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009a1e:	4b17      	ldr	r3, [pc, #92]	@ (8009a7c <xTaskIncrementTick+0x168>)
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a24:	4914      	ldr	r1, [pc, #80]	@ (8009a78 <xTaskIncrementTick+0x164>)
 8009a26:	4613      	mov	r3, r2
 8009a28:	009b      	lsls	r3, r3, #2
 8009a2a:	4413      	add	r3, r2
 8009a2c:	009b      	lsls	r3, r3, #2
 8009a2e:	440b      	add	r3, r1
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	2b01      	cmp	r3, #1
 8009a34:	d901      	bls.n	8009a3a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8009a36:	2301      	movs	r3, #1
 8009a38:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009a3a:	4b11      	ldr	r3, [pc, #68]	@ (8009a80 <xTaskIncrementTick+0x16c>)
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d007      	beq.n	8009a52 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8009a42:	2301      	movs	r3, #1
 8009a44:	617b      	str	r3, [r7, #20]
 8009a46:	e004      	b.n	8009a52 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009a48:	4b0e      	ldr	r3, [pc, #56]	@ (8009a84 <xTaskIncrementTick+0x170>)
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	3301      	adds	r3, #1
 8009a4e:	4a0d      	ldr	r2, [pc, #52]	@ (8009a84 <xTaskIncrementTick+0x170>)
 8009a50:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009a52:	697b      	ldr	r3, [r7, #20]
}
 8009a54:	4618      	mov	r0, r3
 8009a56:	3718      	adds	r7, #24
 8009a58:	46bd      	mov	sp, r7
 8009a5a:	bd80      	pop	{r7, pc}
 8009a5c:	2000881c 	.word	0x2000881c
 8009a60:	200087f8 	.word	0x200087f8
 8009a64:	200087ac 	.word	0x200087ac
 8009a68:	200087b0 	.word	0x200087b0
 8009a6c:	2000880c 	.word	0x2000880c
 8009a70:	20008814 	.word	0x20008814
 8009a74:	200087fc 	.word	0x200087fc
 8009a78:	20008324 	.word	0x20008324
 8009a7c:	20008320 	.word	0x20008320
 8009a80:	20008808 	.word	0x20008808
 8009a84:	20008804 	.word	0x20008804

08009a88 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009a88:	b480      	push	{r7}
 8009a8a:	b085      	sub	sp, #20
 8009a8c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009a8e:	4b2b      	ldr	r3, [pc, #172]	@ (8009b3c <vTaskSwitchContext+0xb4>)
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d003      	beq.n	8009a9e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009a96:	4b2a      	ldr	r3, [pc, #168]	@ (8009b40 <vTaskSwitchContext+0xb8>)
 8009a98:	2201      	movs	r2, #1
 8009a9a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009a9c:	e047      	b.n	8009b2e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8009a9e:	4b28      	ldr	r3, [pc, #160]	@ (8009b40 <vTaskSwitchContext+0xb8>)
 8009aa0:	2200      	movs	r2, #0
 8009aa2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009aa4:	4b27      	ldr	r3, [pc, #156]	@ (8009b44 <vTaskSwitchContext+0xbc>)
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	60fb      	str	r3, [r7, #12]
 8009aaa:	e011      	b.n	8009ad0 <vTaskSwitchContext+0x48>
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d10b      	bne.n	8009aca <vTaskSwitchContext+0x42>
	__asm volatile
 8009ab2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ab6:	f383 8811 	msr	BASEPRI, r3
 8009aba:	f3bf 8f6f 	isb	sy
 8009abe:	f3bf 8f4f 	dsb	sy
 8009ac2:	607b      	str	r3, [r7, #4]
}
 8009ac4:	bf00      	nop
 8009ac6:	bf00      	nop
 8009ac8:	e7fd      	b.n	8009ac6 <vTaskSwitchContext+0x3e>
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	3b01      	subs	r3, #1
 8009ace:	60fb      	str	r3, [r7, #12]
 8009ad0:	491d      	ldr	r1, [pc, #116]	@ (8009b48 <vTaskSwitchContext+0xc0>)
 8009ad2:	68fa      	ldr	r2, [r7, #12]
 8009ad4:	4613      	mov	r3, r2
 8009ad6:	009b      	lsls	r3, r3, #2
 8009ad8:	4413      	add	r3, r2
 8009ada:	009b      	lsls	r3, r3, #2
 8009adc:	440b      	add	r3, r1
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d0e3      	beq.n	8009aac <vTaskSwitchContext+0x24>
 8009ae4:	68fa      	ldr	r2, [r7, #12]
 8009ae6:	4613      	mov	r3, r2
 8009ae8:	009b      	lsls	r3, r3, #2
 8009aea:	4413      	add	r3, r2
 8009aec:	009b      	lsls	r3, r3, #2
 8009aee:	4a16      	ldr	r2, [pc, #88]	@ (8009b48 <vTaskSwitchContext+0xc0>)
 8009af0:	4413      	add	r3, r2
 8009af2:	60bb      	str	r3, [r7, #8]
 8009af4:	68bb      	ldr	r3, [r7, #8]
 8009af6:	685b      	ldr	r3, [r3, #4]
 8009af8:	685a      	ldr	r2, [r3, #4]
 8009afa:	68bb      	ldr	r3, [r7, #8]
 8009afc:	605a      	str	r2, [r3, #4]
 8009afe:	68bb      	ldr	r3, [r7, #8]
 8009b00:	685a      	ldr	r2, [r3, #4]
 8009b02:	68bb      	ldr	r3, [r7, #8]
 8009b04:	3308      	adds	r3, #8
 8009b06:	429a      	cmp	r2, r3
 8009b08:	d104      	bne.n	8009b14 <vTaskSwitchContext+0x8c>
 8009b0a:	68bb      	ldr	r3, [r7, #8]
 8009b0c:	685b      	ldr	r3, [r3, #4]
 8009b0e:	685a      	ldr	r2, [r3, #4]
 8009b10:	68bb      	ldr	r3, [r7, #8]
 8009b12:	605a      	str	r2, [r3, #4]
 8009b14:	68bb      	ldr	r3, [r7, #8]
 8009b16:	685b      	ldr	r3, [r3, #4]
 8009b18:	68db      	ldr	r3, [r3, #12]
 8009b1a:	4a0c      	ldr	r2, [pc, #48]	@ (8009b4c <vTaskSwitchContext+0xc4>)
 8009b1c:	6013      	str	r3, [r2, #0]
 8009b1e:	4a09      	ldr	r2, [pc, #36]	@ (8009b44 <vTaskSwitchContext+0xbc>)
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009b24:	4b09      	ldr	r3, [pc, #36]	@ (8009b4c <vTaskSwitchContext+0xc4>)
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	3354      	adds	r3, #84	@ 0x54
 8009b2a:	4a09      	ldr	r2, [pc, #36]	@ (8009b50 <vTaskSwitchContext+0xc8>)
 8009b2c:	6013      	str	r3, [r2, #0]
}
 8009b2e:	bf00      	nop
 8009b30:	3714      	adds	r7, #20
 8009b32:	46bd      	mov	sp, r7
 8009b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b38:	4770      	bx	lr
 8009b3a:	bf00      	nop
 8009b3c:	2000881c 	.word	0x2000881c
 8009b40:	20008808 	.word	0x20008808
 8009b44:	200087fc 	.word	0x200087fc
 8009b48:	20008324 	.word	0x20008324
 8009b4c:	20008320 	.word	0x20008320
 8009b50:	20002e40 	.word	0x20002e40

08009b54 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009b54:	b580      	push	{r7, lr}
 8009b56:	b084      	sub	sp, #16
 8009b58:	af00      	add	r7, sp, #0
 8009b5a:	6078      	str	r0, [r7, #4]
 8009b5c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d10b      	bne.n	8009b7c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8009b64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b68:	f383 8811 	msr	BASEPRI, r3
 8009b6c:	f3bf 8f6f 	isb	sy
 8009b70:	f3bf 8f4f 	dsb	sy
 8009b74:	60fb      	str	r3, [r7, #12]
}
 8009b76:	bf00      	nop
 8009b78:	bf00      	nop
 8009b7a:	e7fd      	b.n	8009b78 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009b7c:	4b07      	ldr	r3, [pc, #28]	@ (8009b9c <vTaskPlaceOnEventList+0x48>)
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	3318      	adds	r3, #24
 8009b82:	4619      	mov	r1, r3
 8009b84:	6878      	ldr	r0, [r7, #4]
 8009b86:	f7fe fe48 	bl	800881a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009b8a:	2101      	movs	r1, #1
 8009b8c:	6838      	ldr	r0, [r7, #0]
 8009b8e:	f000 faaf 	bl	800a0f0 <prvAddCurrentTaskToDelayedList>
}
 8009b92:	bf00      	nop
 8009b94:	3710      	adds	r7, #16
 8009b96:	46bd      	mov	sp, r7
 8009b98:	bd80      	pop	{r7, pc}
 8009b9a:	bf00      	nop
 8009b9c:	20008320 	.word	0x20008320

08009ba0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009ba0:	b580      	push	{r7, lr}
 8009ba2:	b086      	sub	sp, #24
 8009ba4:	af00      	add	r7, sp, #0
 8009ba6:	60f8      	str	r0, [r7, #12]
 8009ba8:	60b9      	str	r1, [r7, #8]
 8009baa:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d10b      	bne.n	8009bca <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8009bb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bb6:	f383 8811 	msr	BASEPRI, r3
 8009bba:	f3bf 8f6f 	isb	sy
 8009bbe:	f3bf 8f4f 	dsb	sy
 8009bc2:	617b      	str	r3, [r7, #20]
}
 8009bc4:	bf00      	nop
 8009bc6:	bf00      	nop
 8009bc8:	e7fd      	b.n	8009bc6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009bca:	4b0a      	ldr	r3, [pc, #40]	@ (8009bf4 <vTaskPlaceOnEventListRestricted+0x54>)
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	3318      	adds	r3, #24
 8009bd0:	4619      	mov	r1, r3
 8009bd2:	68f8      	ldr	r0, [r7, #12]
 8009bd4:	f7fe fdfd 	bl	80087d2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d002      	beq.n	8009be4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8009bde:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009be2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009be4:	6879      	ldr	r1, [r7, #4]
 8009be6:	68b8      	ldr	r0, [r7, #8]
 8009be8:	f000 fa82 	bl	800a0f0 <prvAddCurrentTaskToDelayedList>
	}
 8009bec:	bf00      	nop
 8009bee:	3718      	adds	r7, #24
 8009bf0:	46bd      	mov	sp, r7
 8009bf2:	bd80      	pop	{r7, pc}
 8009bf4:	20008320 	.word	0x20008320

08009bf8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009bf8:	b580      	push	{r7, lr}
 8009bfa:	b086      	sub	sp, #24
 8009bfc:	af00      	add	r7, sp, #0
 8009bfe:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	68db      	ldr	r3, [r3, #12]
 8009c04:	68db      	ldr	r3, [r3, #12]
 8009c06:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009c08:	693b      	ldr	r3, [r7, #16]
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d10b      	bne.n	8009c26 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8009c0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c12:	f383 8811 	msr	BASEPRI, r3
 8009c16:	f3bf 8f6f 	isb	sy
 8009c1a:	f3bf 8f4f 	dsb	sy
 8009c1e:	60fb      	str	r3, [r7, #12]
}
 8009c20:	bf00      	nop
 8009c22:	bf00      	nop
 8009c24:	e7fd      	b.n	8009c22 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009c26:	693b      	ldr	r3, [r7, #16]
 8009c28:	3318      	adds	r3, #24
 8009c2a:	4618      	mov	r0, r3
 8009c2c:	f7fe fe2e 	bl	800888c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009c30:	4b1d      	ldr	r3, [pc, #116]	@ (8009ca8 <xTaskRemoveFromEventList+0xb0>)
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d11d      	bne.n	8009c74 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009c38:	693b      	ldr	r3, [r7, #16]
 8009c3a:	3304      	adds	r3, #4
 8009c3c:	4618      	mov	r0, r3
 8009c3e:	f7fe fe25 	bl	800888c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009c42:	693b      	ldr	r3, [r7, #16]
 8009c44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c46:	4b19      	ldr	r3, [pc, #100]	@ (8009cac <xTaskRemoveFromEventList+0xb4>)
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	429a      	cmp	r2, r3
 8009c4c:	d903      	bls.n	8009c56 <xTaskRemoveFromEventList+0x5e>
 8009c4e:	693b      	ldr	r3, [r7, #16]
 8009c50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c52:	4a16      	ldr	r2, [pc, #88]	@ (8009cac <xTaskRemoveFromEventList+0xb4>)
 8009c54:	6013      	str	r3, [r2, #0]
 8009c56:	693b      	ldr	r3, [r7, #16]
 8009c58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c5a:	4613      	mov	r3, r2
 8009c5c:	009b      	lsls	r3, r3, #2
 8009c5e:	4413      	add	r3, r2
 8009c60:	009b      	lsls	r3, r3, #2
 8009c62:	4a13      	ldr	r2, [pc, #76]	@ (8009cb0 <xTaskRemoveFromEventList+0xb8>)
 8009c64:	441a      	add	r2, r3
 8009c66:	693b      	ldr	r3, [r7, #16]
 8009c68:	3304      	adds	r3, #4
 8009c6a:	4619      	mov	r1, r3
 8009c6c:	4610      	mov	r0, r2
 8009c6e:	f7fe fdb0 	bl	80087d2 <vListInsertEnd>
 8009c72:	e005      	b.n	8009c80 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009c74:	693b      	ldr	r3, [r7, #16]
 8009c76:	3318      	adds	r3, #24
 8009c78:	4619      	mov	r1, r3
 8009c7a:	480e      	ldr	r0, [pc, #56]	@ (8009cb4 <xTaskRemoveFromEventList+0xbc>)
 8009c7c:	f7fe fda9 	bl	80087d2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009c80:	693b      	ldr	r3, [r7, #16]
 8009c82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c84:	4b0c      	ldr	r3, [pc, #48]	@ (8009cb8 <xTaskRemoveFromEventList+0xc0>)
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c8a:	429a      	cmp	r2, r3
 8009c8c:	d905      	bls.n	8009c9a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009c8e:	2301      	movs	r3, #1
 8009c90:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009c92:	4b0a      	ldr	r3, [pc, #40]	@ (8009cbc <xTaskRemoveFromEventList+0xc4>)
 8009c94:	2201      	movs	r2, #1
 8009c96:	601a      	str	r2, [r3, #0]
 8009c98:	e001      	b.n	8009c9e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8009c9a:	2300      	movs	r3, #0
 8009c9c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009c9e:	697b      	ldr	r3, [r7, #20]
}
 8009ca0:	4618      	mov	r0, r3
 8009ca2:	3718      	adds	r7, #24
 8009ca4:	46bd      	mov	sp, r7
 8009ca6:	bd80      	pop	{r7, pc}
 8009ca8:	2000881c 	.word	0x2000881c
 8009cac:	200087fc 	.word	0x200087fc
 8009cb0:	20008324 	.word	0x20008324
 8009cb4:	200087b4 	.word	0x200087b4
 8009cb8:	20008320 	.word	0x20008320
 8009cbc:	20008808 	.word	0x20008808

08009cc0 <vTaskSetTimeOutState>:
	}
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009cc0:	b580      	push	{r7, lr}
 8009cc2:	b084      	sub	sp, #16
 8009cc4:	af00      	add	r7, sp, #0
 8009cc6:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d10b      	bne.n	8009ce6 <vTaskSetTimeOutState+0x26>
	__asm volatile
 8009cce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cd2:	f383 8811 	msr	BASEPRI, r3
 8009cd6:	f3bf 8f6f 	isb	sy
 8009cda:	f3bf 8f4f 	dsb	sy
 8009cde:	60fb      	str	r3, [r7, #12]
}
 8009ce0:	bf00      	nop
 8009ce2:	bf00      	nop
 8009ce4:	e7fd      	b.n	8009ce2 <vTaskSetTimeOutState+0x22>
	taskENTER_CRITICAL();
 8009ce6:	f000 fedf 	bl	800aaa8 <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009cea:	4b07      	ldr	r3, [pc, #28]	@ (8009d08 <vTaskSetTimeOutState+0x48>)
 8009cec:	681a      	ldr	r2, [r3, #0]
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
 8009cf2:	4b06      	ldr	r3, [pc, #24]	@ (8009d0c <vTaskSetTimeOutState+0x4c>)
 8009cf4:	681a      	ldr	r2, [r3, #0]
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
 8009cfa:	f000 ff07 	bl	800ab0c <vPortExitCritical>
}
 8009cfe:	bf00      	nop
 8009d00:	3710      	adds	r7, #16
 8009d02:	46bd      	mov	sp, r7
 8009d04:	bd80      	pop	{r7, pc}
 8009d06:	bf00      	nop
 8009d08:	2000880c 	.word	0x2000880c
 8009d0c:	200087f8 	.word	0x200087f8

08009d10 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009d10:	b480      	push	{r7}
 8009d12:	b083      	sub	sp, #12
 8009d14:	af00      	add	r7, sp, #0
 8009d16:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009d18:	4b06      	ldr	r3, [pc, #24]	@ (8009d34 <vTaskInternalSetTimeOutState+0x24>)
 8009d1a:	681a      	ldr	r2, [r3, #0]
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009d20:	4b05      	ldr	r3, [pc, #20]	@ (8009d38 <vTaskInternalSetTimeOutState+0x28>)
 8009d22:	681a      	ldr	r2, [r3, #0]
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	605a      	str	r2, [r3, #4]
}
 8009d28:	bf00      	nop
 8009d2a:	370c      	adds	r7, #12
 8009d2c:	46bd      	mov	sp, r7
 8009d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d32:	4770      	bx	lr
 8009d34:	2000880c 	.word	0x2000880c
 8009d38:	200087f8 	.word	0x200087f8

08009d3c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009d3c:	b580      	push	{r7, lr}
 8009d3e:	b088      	sub	sp, #32
 8009d40:	af00      	add	r7, sp, #0
 8009d42:	6078      	str	r0, [r7, #4]
 8009d44:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d10b      	bne.n	8009d64 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8009d4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d50:	f383 8811 	msr	BASEPRI, r3
 8009d54:	f3bf 8f6f 	isb	sy
 8009d58:	f3bf 8f4f 	dsb	sy
 8009d5c:	613b      	str	r3, [r7, #16]
}
 8009d5e:	bf00      	nop
 8009d60:	bf00      	nop
 8009d62:	e7fd      	b.n	8009d60 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009d64:	683b      	ldr	r3, [r7, #0]
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d10b      	bne.n	8009d82 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8009d6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d6e:	f383 8811 	msr	BASEPRI, r3
 8009d72:	f3bf 8f6f 	isb	sy
 8009d76:	f3bf 8f4f 	dsb	sy
 8009d7a:	60fb      	str	r3, [r7, #12]
}
 8009d7c:	bf00      	nop
 8009d7e:	bf00      	nop
 8009d80:	e7fd      	b.n	8009d7e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8009d82:	f000 fe91 	bl	800aaa8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009d86:	4b1d      	ldr	r3, [pc, #116]	@ (8009dfc <xTaskCheckForTimeOut+0xc0>)
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	685b      	ldr	r3, [r3, #4]
 8009d90:	69ba      	ldr	r2, [r7, #24]
 8009d92:	1ad3      	subs	r3, r2, r3
 8009d94:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009d96:	683b      	ldr	r3, [r7, #0]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009d9e:	d102      	bne.n	8009da6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009da0:	2300      	movs	r3, #0
 8009da2:	61fb      	str	r3, [r7, #28]
 8009da4:	e023      	b.n	8009dee <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	681a      	ldr	r2, [r3, #0]
 8009daa:	4b15      	ldr	r3, [pc, #84]	@ (8009e00 <xTaskCheckForTimeOut+0xc4>)
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	429a      	cmp	r2, r3
 8009db0:	d007      	beq.n	8009dc2 <xTaskCheckForTimeOut+0x86>
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	685b      	ldr	r3, [r3, #4]
 8009db6:	69ba      	ldr	r2, [r7, #24]
 8009db8:	429a      	cmp	r2, r3
 8009dba:	d302      	bcc.n	8009dc2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009dbc:	2301      	movs	r3, #1
 8009dbe:	61fb      	str	r3, [r7, #28]
 8009dc0:	e015      	b.n	8009dee <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009dc2:	683b      	ldr	r3, [r7, #0]
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	697a      	ldr	r2, [r7, #20]
 8009dc8:	429a      	cmp	r2, r3
 8009dca:	d20b      	bcs.n	8009de4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009dcc:	683b      	ldr	r3, [r7, #0]
 8009dce:	681a      	ldr	r2, [r3, #0]
 8009dd0:	697b      	ldr	r3, [r7, #20]
 8009dd2:	1ad2      	subs	r2, r2, r3
 8009dd4:	683b      	ldr	r3, [r7, #0]
 8009dd6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009dd8:	6878      	ldr	r0, [r7, #4]
 8009dda:	f7ff ff99 	bl	8009d10 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009dde:	2300      	movs	r3, #0
 8009de0:	61fb      	str	r3, [r7, #28]
 8009de2:	e004      	b.n	8009dee <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009de4:	683b      	ldr	r3, [r7, #0]
 8009de6:	2200      	movs	r2, #0
 8009de8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009dea:	2301      	movs	r3, #1
 8009dec:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009dee:	f000 fe8d 	bl	800ab0c <vPortExitCritical>

	return xReturn;
 8009df2:	69fb      	ldr	r3, [r7, #28]
}
 8009df4:	4618      	mov	r0, r3
 8009df6:	3720      	adds	r7, #32
 8009df8:	46bd      	mov	sp, r7
 8009dfa:	bd80      	pop	{r7, pc}
 8009dfc:	200087f8 	.word	0x200087f8
 8009e00:	2000880c 	.word	0x2000880c

08009e04 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009e04:	b480      	push	{r7}
 8009e06:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009e08:	4b03      	ldr	r3, [pc, #12]	@ (8009e18 <vTaskMissedYield+0x14>)
 8009e0a:	2201      	movs	r2, #1
 8009e0c:	601a      	str	r2, [r3, #0]
}
 8009e0e:	bf00      	nop
 8009e10:	46bd      	mov	sp, r7
 8009e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e16:	4770      	bx	lr
 8009e18:	20008808 	.word	0x20008808

08009e1c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009e1c:	b580      	push	{r7, lr}
 8009e1e:	b082      	sub	sp, #8
 8009e20:	af00      	add	r7, sp, #0
 8009e22:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009e24:	f000 f852 	bl	8009ecc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009e28:	4b06      	ldr	r3, [pc, #24]	@ (8009e44 <prvIdleTask+0x28>)
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	2b01      	cmp	r3, #1
 8009e2e:	d9f9      	bls.n	8009e24 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009e30:	4b05      	ldr	r3, [pc, #20]	@ (8009e48 <prvIdleTask+0x2c>)
 8009e32:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009e36:	601a      	str	r2, [r3, #0]
 8009e38:	f3bf 8f4f 	dsb	sy
 8009e3c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009e40:	e7f0      	b.n	8009e24 <prvIdleTask+0x8>
 8009e42:	bf00      	nop
 8009e44:	20008324 	.word	0x20008324
 8009e48:	e000ed04 	.word	0xe000ed04

08009e4c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009e4c:	b580      	push	{r7, lr}
 8009e4e:	b082      	sub	sp, #8
 8009e50:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009e52:	2300      	movs	r3, #0
 8009e54:	607b      	str	r3, [r7, #4]
 8009e56:	e00c      	b.n	8009e72 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009e58:	687a      	ldr	r2, [r7, #4]
 8009e5a:	4613      	mov	r3, r2
 8009e5c:	009b      	lsls	r3, r3, #2
 8009e5e:	4413      	add	r3, r2
 8009e60:	009b      	lsls	r3, r3, #2
 8009e62:	4a12      	ldr	r2, [pc, #72]	@ (8009eac <prvInitialiseTaskLists+0x60>)
 8009e64:	4413      	add	r3, r2
 8009e66:	4618      	mov	r0, r3
 8009e68:	f7fe fc86 	bl	8008778 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	3301      	adds	r3, #1
 8009e70:	607b      	str	r3, [r7, #4]
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	2b37      	cmp	r3, #55	@ 0x37
 8009e76:	d9ef      	bls.n	8009e58 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009e78:	480d      	ldr	r0, [pc, #52]	@ (8009eb0 <prvInitialiseTaskLists+0x64>)
 8009e7a:	f7fe fc7d 	bl	8008778 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009e7e:	480d      	ldr	r0, [pc, #52]	@ (8009eb4 <prvInitialiseTaskLists+0x68>)
 8009e80:	f7fe fc7a 	bl	8008778 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009e84:	480c      	ldr	r0, [pc, #48]	@ (8009eb8 <prvInitialiseTaskLists+0x6c>)
 8009e86:	f7fe fc77 	bl	8008778 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009e8a:	480c      	ldr	r0, [pc, #48]	@ (8009ebc <prvInitialiseTaskLists+0x70>)
 8009e8c:	f7fe fc74 	bl	8008778 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009e90:	480b      	ldr	r0, [pc, #44]	@ (8009ec0 <prvInitialiseTaskLists+0x74>)
 8009e92:	f7fe fc71 	bl	8008778 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009e96:	4b0b      	ldr	r3, [pc, #44]	@ (8009ec4 <prvInitialiseTaskLists+0x78>)
 8009e98:	4a05      	ldr	r2, [pc, #20]	@ (8009eb0 <prvInitialiseTaskLists+0x64>)
 8009e9a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009e9c:	4b0a      	ldr	r3, [pc, #40]	@ (8009ec8 <prvInitialiseTaskLists+0x7c>)
 8009e9e:	4a05      	ldr	r2, [pc, #20]	@ (8009eb4 <prvInitialiseTaskLists+0x68>)
 8009ea0:	601a      	str	r2, [r3, #0]
}
 8009ea2:	bf00      	nop
 8009ea4:	3708      	adds	r7, #8
 8009ea6:	46bd      	mov	sp, r7
 8009ea8:	bd80      	pop	{r7, pc}
 8009eaa:	bf00      	nop
 8009eac:	20008324 	.word	0x20008324
 8009eb0:	20008784 	.word	0x20008784
 8009eb4:	20008798 	.word	0x20008798
 8009eb8:	200087b4 	.word	0x200087b4
 8009ebc:	200087c8 	.word	0x200087c8
 8009ec0:	200087e0 	.word	0x200087e0
 8009ec4:	200087ac 	.word	0x200087ac
 8009ec8:	200087b0 	.word	0x200087b0

08009ecc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009ecc:	b580      	push	{r7, lr}
 8009ece:	b082      	sub	sp, #8
 8009ed0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009ed2:	e019      	b.n	8009f08 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009ed4:	f000 fde8 	bl	800aaa8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009ed8:	4b10      	ldr	r3, [pc, #64]	@ (8009f1c <prvCheckTasksWaitingTermination+0x50>)
 8009eda:	68db      	ldr	r3, [r3, #12]
 8009edc:	68db      	ldr	r3, [r3, #12]
 8009ede:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	3304      	adds	r3, #4
 8009ee4:	4618      	mov	r0, r3
 8009ee6:	f7fe fcd1 	bl	800888c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009eea:	4b0d      	ldr	r3, [pc, #52]	@ (8009f20 <prvCheckTasksWaitingTermination+0x54>)
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	3b01      	subs	r3, #1
 8009ef0:	4a0b      	ldr	r2, [pc, #44]	@ (8009f20 <prvCheckTasksWaitingTermination+0x54>)
 8009ef2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009ef4:	4b0b      	ldr	r3, [pc, #44]	@ (8009f24 <prvCheckTasksWaitingTermination+0x58>)
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	3b01      	subs	r3, #1
 8009efa:	4a0a      	ldr	r2, [pc, #40]	@ (8009f24 <prvCheckTasksWaitingTermination+0x58>)
 8009efc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009efe:	f000 fe05 	bl	800ab0c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009f02:	6878      	ldr	r0, [r7, #4]
 8009f04:	f000 f810 	bl	8009f28 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009f08:	4b06      	ldr	r3, [pc, #24]	@ (8009f24 <prvCheckTasksWaitingTermination+0x58>)
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d1e1      	bne.n	8009ed4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009f10:	bf00      	nop
 8009f12:	bf00      	nop
 8009f14:	3708      	adds	r7, #8
 8009f16:	46bd      	mov	sp, r7
 8009f18:	bd80      	pop	{r7, pc}
 8009f1a:	bf00      	nop
 8009f1c:	200087c8 	.word	0x200087c8
 8009f20:	200087f4 	.word	0x200087f4
 8009f24:	200087dc 	.word	0x200087dc

08009f28 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009f28:	b580      	push	{r7, lr}
 8009f2a:	b084      	sub	sp, #16
 8009f2c:	af00      	add	r7, sp, #0
 8009f2e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	3354      	adds	r3, #84	@ 0x54
 8009f34:	4618      	mov	r0, r3
 8009f36:	f012 facb 	bl	801c4d0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d108      	bne.n	8009f56 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f48:	4618      	mov	r0, r3
 8009f4a:	f000 ff9d 	bl	800ae88 <vPortFree>
				vPortFree( pxTCB );
 8009f4e:	6878      	ldr	r0, [r7, #4]
 8009f50:	f000 ff9a 	bl	800ae88 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009f54:	e019      	b.n	8009f8a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009f5c:	2b01      	cmp	r3, #1
 8009f5e:	d103      	bne.n	8009f68 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8009f60:	6878      	ldr	r0, [r7, #4]
 8009f62:	f000 ff91 	bl	800ae88 <vPortFree>
	}
 8009f66:	e010      	b.n	8009f8a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009f6e:	2b02      	cmp	r3, #2
 8009f70:	d00b      	beq.n	8009f8a <prvDeleteTCB+0x62>
	__asm volatile
 8009f72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f76:	f383 8811 	msr	BASEPRI, r3
 8009f7a:	f3bf 8f6f 	isb	sy
 8009f7e:	f3bf 8f4f 	dsb	sy
 8009f82:	60fb      	str	r3, [r7, #12]
}
 8009f84:	bf00      	nop
 8009f86:	bf00      	nop
 8009f88:	e7fd      	b.n	8009f86 <prvDeleteTCB+0x5e>
	}
 8009f8a:	bf00      	nop
 8009f8c:	3710      	adds	r7, #16
 8009f8e:	46bd      	mov	sp, r7
 8009f90:	bd80      	pop	{r7, pc}
	...

08009f94 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009f94:	b480      	push	{r7}
 8009f96:	b083      	sub	sp, #12
 8009f98:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009f9a:	4b0c      	ldr	r3, [pc, #48]	@ (8009fcc <prvResetNextTaskUnblockTime+0x38>)
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d104      	bne.n	8009fae <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009fa4:	4b0a      	ldr	r3, [pc, #40]	@ (8009fd0 <prvResetNextTaskUnblockTime+0x3c>)
 8009fa6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009faa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009fac:	e008      	b.n	8009fc0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009fae:	4b07      	ldr	r3, [pc, #28]	@ (8009fcc <prvResetNextTaskUnblockTime+0x38>)
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	68db      	ldr	r3, [r3, #12]
 8009fb4:	68db      	ldr	r3, [r3, #12]
 8009fb6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	685b      	ldr	r3, [r3, #4]
 8009fbc:	4a04      	ldr	r2, [pc, #16]	@ (8009fd0 <prvResetNextTaskUnblockTime+0x3c>)
 8009fbe:	6013      	str	r3, [r2, #0]
}
 8009fc0:	bf00      	nop
 8009fc2:	370c      	adds	r7, #12
 8009fc4:	46bd      	mov	sp, r7
 8009fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fca:	4770      	bx	lr
 8009fcc:	200087ac 	.word	0x200087ac
 8009fd0:	20008814 	.word	0x20008814

08009fd4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009fd4:	b480      	push	{r7}
 8009fd6:	b083      	sub	sp, #12
 8009fd8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009fda:	4b0b      	ldr	r3, [pc, #44]	@ (800a008 <xTaskGetSchedulerState+0x34>)
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d102      	bne.n	8009fe8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009fe2:	2301      	movs	r3, #1
 8009fe4:	607b      	str	r3, [r7, #4]
 8009fe6:	e008      	b.n	8009ffa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009fe8:	4b08      	ldr	r3, [pc, #32]	@ (800a00c <xTaskGetSchedulerState+0x38>)
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d102      	bne.n	8009ff6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009ff0:	2302      	movs	r3, #2
 8009ff2:	607b      	str	r3, [r7, #4]
 8009ff4:	e001      	b.n	8009ffa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009ff6:	2300      	movs	r3, #0
 8009ff8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009ffa:	687b      	ldr	r3, [r7, #4]
	}
 8009ffc:	4618      	mov	r0, r3
 8009ffe:	370c      	adds	r7, #12
 800a000:	46bd      	mov	sp, r7
 800a002:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a006:	4770      	bx	lr
 800a008:	20008800 	.word	0x20008800
 800a00c:	2000881c 	.word	0x2000881c

0800a010 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a010:	b580      	push	{r7, lr}
 800a012:	b086      	sub	sp, #24
 800a014:	af00      	add	r7, sp, #0
 800a016:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a01c:	2300      	movs	r3, #0
 800a01e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	2b00      	cmp	r3, #0
 800a024:	d058      	beq.n	800a0d8 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a026:	4b2f      	ldr	r3, [pc, #188]	@ (800a0e4 <xTaskPriorityDisinherit+0xd4>)
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	693a      	ldr	r2, [r7, #16]
 800a02c:	429a      	cmp	r2, r3
 800a02e:	d00b      	beq.n	800a048 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800a030:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a034:	f383 8811 	msr	BASEPRI, r3
 800a038:	f3bf 8f6f 	isb	sy
 800a03c:	f3bf 8f4f 	dsb	sy
 800a040:	60fb      	str	r3, [r7, #12]
}
 800a042:	bf00      	nop
 800a044:	bf00      	nop
 800a046:	e7fd      	b.n	800a044 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a048:	693b      	ldr	r3, [r7, #16]
 800a04a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d10b      	bne.n	800a068 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800a050:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a054:	f383 8811 	msr	BASEPRI, r3
 800a058:	f3bf 8f6f 	isb	sy
 800a05c:	f3bf 8f4f 	dsb	sy
 800a060:	60bb      	str	r3, [r7, #8]
}
 800a062:	bf00      	nop
 800a064:	bf00      	nop
 800a066:	e7fd      	b.n	800a064 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800a068:	693b      	ldr	r3, [r7, #16]
 800a06a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a06c:	1e5a      	subs	r2, r3, #1
 800a06e:	693b      	ldr	r3, [r7, #16]
 800a070:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a072:	693b      	ldr	r3, [r7, #16]
 800a074:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a076:	693b      	ldr	r3, [r7, #16]
 800a078:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a07a:	429a      	cmp	r2, r3
 800a07c:	d02c      	beq.n	800a0d8 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a07e:	693b      	ldr	r3, [r7, #16]
 800a080:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a082:	2b00      	cmp	r3, #0
 800a084:	d128      	bne.n	800a0d8 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a086:	693b      	ldr	r3, [r7, #16]
 800a088:	3304      	adds	r3, #4
 800a08a:	4618      	mov	r0, r3
 800a08c:	f7fe fbfe 	bl	800888c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a090:	693b      	ldr	r3, [r7, #16]
 800a092:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a094:	693b      	ldr	r3, [r7, #16]
 800a096:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a098:	693b      	ldr	r3, [r7, #16]
 800a09a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a09c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a0a0:	693b      	ldr	r3, [r7, #16]
 800a0a2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a0a4:	693b      	ldr	r3, [r7, #16]
 800a0a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a0a8:	4b0f      	ldr	r3, [pc, #60]	@ (800a0e8 <xTaskPriorityDisinherit+0xd8>)
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	429a      	cmp	r2, r3
 800a0ae:	d903      	bls.n	800a0b8 <xTaskPriorityDisinherit+0xa8>
 800a0b0:	693b      	ldr	r3, [r7, #16]
 800a0b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0b4:	4a0c      	ldr	r2, [pc, #48]	@ (800a0e8 <xTaskPriorityDisinherit+0xd8>)
 800a0b6:	6013      	str	r3, [r2, #0]
 800a0b8:	693b      	ldr	r3, [r7, #16]
 800a0ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a0bc:	4613      	mov	r3, r2
 800a0be:	009b      	lsls	r3, r3, #2
 800a0c0:	4413      	add	r3, r2
 800a0c2:	009b      	lsls	r3, r3, #2
 800a0c4:	4a09      	ldr	r2, [pc, #36]	@ (800a0ec <xTaskPriorityDisinherit+0xdc>)
 800a0c6:	441a      	add	r2, r3
 800a0c8:	693b      	ldr	r3, [r7, #16]
 800a0ca:	3304      	adds	r3, #4
 800a0cc:	4619      	mov	r1, r3
 800a0ce:	4610      	mov	r0, r2
 800a0d0:	f7fe fb7f 	bl	80087d2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a0d4:	2301      	movs	r3, #1
 800a0d6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a0d8:	697b      	ldr	r3, [r7, #20]
	}
 800a0da:	4618      	mov	r0, r3
 800a0dc:	3718      	adds	r7, #24
 800a0de:	46bd      	mov	sp, r7
 800a0e0:	bd80      	pop	{r7, pc}
 800a0e2:	bf00      	nop
 800a0e4:	20008320 	.word	0x20008320
 800a0e8:	200087fc 	.word	0x200087fc
 800a0ec:	20008324 	.word	0x20008324

0800a0f0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a0f0:	b580      	push	{r7, lr}
 800a0f2:	b084      	sub	sp, #16
 800a0f4:	af00      	add	r7, sp, #0
 800a0f6:	6078      	str	r0, [r7, #4]
 800a0f8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a0fa:	4b21      	ldr	r3, [pc, #132]	@ (800a180 <prvAddCurrentTaskToDelayedList+0x90>)
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a100:	4b20      	ldr	r3, [pc, #128]	@ (800a184 <prvAddCurrentTaskToDelayedList+0x94>)
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	3304      	adds	r3, #4
 800a106:	4618      	mov	r0, r3
 800a108:	f7fe fbc0 	bl	800888c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a112:	d10a      	bne.n	800a12a <prvAddCurrentTaskToDelayedList+0x3a>
 800a114:	683b      	ldr	r3, [r7, #0]
 800a116:	2b00      	cmp	r3, #0
 800a118:	d007      	beq.n	800a12a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a11a:	4b1a      	ldr	r3, [pc, #104]	@ (800a184 <prvAddCurrentTaskToDelayedList+0x94>)
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	3304      	adds	r3, #4
 800a120:	4619      	mov	r1, r3
 800a122:	4819      	ldr	r0, [pc, #100]	@ (800a188 <prvAddCurrentTaskToDelayedList+0x98>)
 800a124:	f7fe fb55 	bl	80087d2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a128:	e026      	b.n	800a178 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a12a:	68fa      	ldr	r2, [r7, #12]
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	4413      	add	r3, r2
 800a130:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a132:	4b14      	ldr	r3, [pc, #80]	@ (800a184 <prvAddCurrentTaskToDelayedList+0x94>)
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	68ba      	ldr	r2, [r7, #8]
 800a138:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a13a:	68ba      	ldr	r2, [r7, #8]
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	429a      	cmp	r2, r3
 800a140:	d209      	bcs.n	800a156 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a142:	4b12      	ldr	r3, [pc, #72]	@ (800a18c <prvAddCurrentTaskToDelayedList+0x9c>)
 800a144:	681a      	ldr	r2, [r3, #0]
 800a146:	4b0f      	ldr	r3, [pc, #60]	@ (800a184 <prvAddCurrentTaskToDelayedList+0x94>)
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	3304      	adds	r3, #4
 800a14c:	4619      	mov	r1, r3
 800a14e:	4610      	mov	r0, r2
 800a150:	f7fe fb63 	bl	800881a <vListInsert>
}
 800a154:	e010      	b.n	800a178 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a156:	4b0e      	ldr	r3, [pc, #56]	@ (800a190 <prvAddCurrentTaskToDelayedList+0xa0>)
 800a158:	681a      	ldr	r2, [r3, #0]
 800a15a:	4b0a      	ldr	r3, [pc, #40]	@ (800a184 <prvAddCurrentTaskToDelayedList+0x94>)
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	3304      	adds	r3, #4
 800a160:	4619      	mov	r1, r3
 800a162:	4610      	mov	r0, r2
 800a164:	f7fe fb59 	bl	800881a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a168:	4b0a      	ldr	r3, [pc, #40]	@ (800a194 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	68ba      	ldr	r2, [r7, #8]
 800a16e:	429a      	cmp	r2, r3
 800a170:	d202      	bcs.n	800a178 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a172:	4a08      	ldr	r2, [pc, #32]	@ (800a194 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a174:	68bb      	ldr	r3, [r7, #8]
 800a176:	6013      	str	r3, [r2, #0]
}
 800a178:	bf00      	nop
 800a17a:	3710      	adds	r7, #16
 800a17c:	46bd      	mov	sp, r7
 800a17e:	bd80      	pop	{r7, pc}
 800a180:	200087f8 	.word	0x200087f8
 800a184:	20008320 	.word	0x20008320
 800a188:	200087e0 	.word	0x200087e0
 800a18c:	200087b0 	.word	0x200087b0
 800a190:	200087ac 	.word	0x200087ac
 800a194:	20008814 	.word	0x20008814

0800a198 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a198:	b580      	push	{r7, lr}
 800a19a:	b08a      	sub	sp, #40	@ 0x28
 800a19c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a19e:	2300      	movs	r3, #0
 800a1a0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a1a2:	f000 fb13 	bl	800a7cc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a1a6:	4b1d      	ldr	r3, [pc, #116]	@ (800a21c <xTimerCreateTimerTask+0x84>)
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d021      	beq.n	800a1f2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a1ae:	2300      	movs	r3, #0
 800a1b0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a1b2:	2300      	movs	r3, #0
 800a1b4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a1b6:	1d3a      	adds	r2, r7, #4
 800a1b8:	f107 0108 	add.w	r1, r7, #8
 800a1bc:	f107 030c 	add.w	r3, r7, #12
 800a1c0:	4618      	mov	r0, r3
 800a1c2:	f7fe fabf 	bl	8008744 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a1c6:	6879      	ldr	r1, [r7, #4]
 800a1c8:	68bb      	ldr	r3, [r7, #8]
 800a1ca:	68fa      	ldr	r2, [r7, #12]
 800a1cc:	9202      	str	r2, [sp, #8]
 800a1ce:	9301      	str	r3, [sp, #4]
 800a1d0:	2302      	movs	r3, #2
 800a1d2:	9300      	str	r3, [sp, #0]
 800a1d4:	2300      	movs	r3, #0
 800a1d6:	460a      	mov	r2, r1
 800a1d8:	4911      	ldr	r1, [pc, #68]	@ (800a220 <xTimerCreateTimerTask+0x88>)
 800a1da:	4812      	ldr	r0, [pc, #72]	@ (800a224 <xTimerCreateTimerTask+0x8c>)
 800a1dc:	f7ff f87a 	bl	80092d4 <xTaskCreateStatic>
 800a1e0:	4603      	mov	r3, r0
 800a1e2:	4a11      	ldr	r2, [pc, #68]	@ (800a228 <xTimerCreateTimerTask+0x90>)
 800a1e4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a1e6:	4b10      	ldr	r3, [pc, #64]	@ (800a228 <xTimerCreateTimerTask+0x90>)
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d001      	beq.n	800a1f2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a1ee:	2301      	movs	r3, #1
 800a1f0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a1f2:	697b      	ldr	r3, [r7, #20]
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	d10b      	bne.n	800a210 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800a1f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1fc:	f383 8811 	msr	BASEPRI, r3
 800a200:	f3bf 8f6f 	isb	sy
 800a204:	f3bf 8f4f 	dsb	sy
 800a208:	613b      	str	r3, [r7, #16]
}
 800a20a:	bf00      	nop
 800a20c:	bf00      	nop
 800a20e:	e7fd      	b.n	800a20c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800a210:	697b      	ldr	r3, [r7, #20]
}
 800a212:	4618      	mov	r0, r3
 800a214:	3718      	adds	r7, #24
 800a216:	46bd      	mov	sp, r7
 800a218:	bd80      	pop	{r7, pc}
 800a21a:	bf00      	nop
 800a21c:	20008850 	.word	0x20008850
 800a220:	0801ebd4 	.word	0x0801ebd4
 800a224:	0800a365 	.word	0x0800a365
 800a228:	20008854 	.word	0x20008854

0800a22c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a22c:	b580      	push	{r7, lr}
 800a22e:	b08a      	sub	sp, #40	@ 0x28
 800a230:	af00      	add	r7, sp, #0
 800a232:	60f8      	str	r0, [r7, #12]
 800a234:	60b9      	str	r1, [r7, #8]
 800a236:	607a      	str	r2, [r7, #4]
 800a238:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a23a:	2300      	movs	r3, #0
 800a23c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	2b00      	cmp	r3, #0
 800a242:	d10b      	bne.n	800a25c <xTimerGenericCommand+0x30>
	__asm volatile
 800a244:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a248:	f383 8811 	msr	BASEPRI, r3
 800a24c:	f3bf 8f6f 	isb	sy
 800a250:	f3bf 8f4f 	dsb	sy
 800a254:	623b      	str	r3, [r7, #32]
}
 800a256:	bf00      	nop
 800a258:	bf00      	nop
 800a25a:	e7fd      	b.n	800a258 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a25c:	4b19      	ldr	r3, [pc, #100]	@ (800a2c4 <xTimerGenericCommand+0x98>)
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	2b00      	cmp	r3, #0
 800a262:	d02a      	beq.n	800a2ba <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a264:	68bb      	ldr	r3, [r7, #8]
 800a266:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a270:	68bb      	ldr	r3, [r7, #8]
 800a272:	2b05      	cmp	r3, #5
 800a274:	dc18      	bgt.n	800a2a8 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a276:	f7ff fead 	bl	8009fd4 <xTaskGetSchedulerState>
 800a27a:	4603      	mov	r3, r0
 800a27c:	2b02      	cmp	r3, #2
 800a27e:	d109      	bne.n	800a294 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a280:	4b10      	ldr	r3, [pc, #64]	@ (800a2c4 <xTimerGenericCommand+0x98>)
 800a282:	6818      	ldr	r0, [r3, #0]
 800a284:	f107 0110 	add.w	r1, r7, #16
 800a288:	2300      	movs	r3, #0
 800a28a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a28c:	f7fe fc32 	bl	8008af4 <xQueueGenericSend>
 800a290:	6278      	str	r0, [r7, #36]	@ 0x24
 800a292:	e012      	b.n	800a2ba <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a294:	4b0b      	ldr	r3, [pc, #44]	@ (800a2c4 <xTimerGenericCommand+0x98>)
 800a296:	6818      	ldr	r0, [r3, #0]
 800a298:	f107 0110 	add.w	r1, r7, #16
 800a29c:	2300      	movs	r3, #0
 800a29e:	2200      	movs	r2, #0
 800a2a0:	f7fe fc28 	bl	8008af4 <xQueueGenericSend>
 800a2a4:	6278      	str	r0, [r7, #36]	@ 0x24
 800a2a6:	e008      	b.n	800a2ba <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a2a8:	4b06      	ldr	r3, [pc, #24]	@ (800a2c4 <xTimerGenericCommand+0x98>)
 800a2aa:	6818      	ldr	r0, [r3, #0]
 800a2ac:	f107 0110 	add.w	r1, r7, #16
 800a2b0:	2300      	movs	r3, #0
 800a2b2:	683a      	ldr	r2, [r7, #0]
 800a2b4:	f7fe fd20 	bl	8008cf8 <xQueueGenericSendFromISR>
 800a2b8:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a2ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a2bc:	4618      	mov	r0, r3
 800a2be:	3728      	adds	r7, #40	@ 0x28
 800a2c0:	46bd      	mov	sp, r7
 800a2c2:	bd80      	pop	{r7, pc}
 800a2c4:	20008850 	.word	0x20008850

0800a2c8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a2c8:	b580      	push	{r7, lr}
 800a2ca:	b088      	sub	sp, #32
 800a2cc:	af02      	add	r7, sp, #8
 800a2ce:	6078      	str	r0, [r7, #4]
 800a2d0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a2d2:	4b23      	ldr	r3, [pc, #140]	@ (800a360 <prvProcessExpiredTimer+0x98>)
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	68db      	ldr	r3, [r3, #12]
 800a2d8:	68db      	ldr	r3, [r3, #12]
 800a2da:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a2dc:	697b      	ldr	r3, [r7, #20]
 800a2de:	3304      	adds	r3, #4
 800a2e0:	4618      	mov	r0, r3
 800a2e2:	f7fe fad3 	bl	800888c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a2e6:	697b      	ldr	r3, [r7, #20]
 800a2e8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a2ec:	f003 0304 	and.w	r3, r3, #4
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d023      	beq.n	800a33c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a2f4:	697b      	ldr	r3, [r7, #20]
 800a2f6:	699a      	ldr	r2, [r3, #24]
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	18d1      	adds	r1, r2, r3
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	683a      	ldr	r2, [r7, #0]
 800a300:	6978      	ldr	r0, [r7, #20]
 800a302:	f000 f8d5 	bl	800a4b0 <prvInsertTimerInActiveList>
 800a306:	4603      	mov	r3, r0
 800a308:	2b00      	cmp	r3, #0
 800a30a:	d020      	beq.n	800a34e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a30c:	2300      	movs	r3, #0
 800a30e:	9300      	str	r3, [sp, #0]
 800a310:	2300      	movs	r3, #0
 800a312:	687a      	ldr	r2, [r7, #4]
 800a314:	2100      	movs	r1, #0
 800a316:	6978      	ldr	r0, [r7, #20]
 800a318:	f7ff ff88 	bl	800a22c <xTimerGenericCommand>
 800a31c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a31e:	693b      	ldr	r3, [r7, #16]
 800a320:	2b00      	cmp	r3, #0
 800a322:	d114      	bne.n	800a34e <prvProcessExpiredTimer+0x86>
	__asm volatile
 800a324:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a328:	f383 8811 	msr	BASEPRI, r3
 800a32c:	f3bf 8f6f 	isb	sy
 800a330:	f3bf 8f4f 	dsb	sy
 800a334:	60fb      	str	r3, [r7, #12]
}
 800a336:	bf00      	nop
 800a338:	bf00      	nop
 800a33a:	e7fd      	b.n	800a338 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a33c:	697b      	ldr	r3, [r7, #20]
 800a33e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a342:	f023 0301 	bic.w	r3, r3, #1
 800a346:	b2da      	uxtb	r2, r3
 800a348:	697b      	ldr	r3, [r7, #20]
 800a34a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a34e:	697b      	ldr	r3, [r7, #20]
 800a350:	6a1b      	ldr	r3, [r3, #32]
 800a352:	6978      	ldr	r0, [r7, #20]
 800a354:	4798      	blx	r3
}
 800a356:	bf00      	nop
 800a358:	3718      	adds	r7, #24
 800a35a:	46bd      	mov	sp, r7
 800a35c:	bd80      	pop	{r7, pc}
 800a35e:	bf00      	nop
 800a360:	20008848 	.word	0x20008848

0800a364 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a364:	b580      	push	{r7, lr}
 800a366:	b084      	sub	sp, #16
 800a368:	af00      	add	r7, sp, #0
 800a36a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a36c:	f107 0308 	add.w	r3, r7, #8
 800a370:	4618      	mov	r0, r3
 800a372:	f000 f859 	bl	800a428 <prvGetNextExpireTime>
 800a376:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a378:	68bb      	ldr	r3, [r7, #8]
 800a37a:	4619      	mov	r1, r3
 800a37c:	68f8      	ldr	r0, [r7, #12]
 800a37e:	f000 f805 	bl	800a38c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a382:	f000 f8d7 	bl	800a534 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a386:	bf00      	nop
 800a388:	e7f0      	b.n	800a36c <prvTimerTask+0x8>
	...

0800a38c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a38c:	b580      	push	{r7, lr}
 800a38e:	b084      	sub	sp, #16
 800a390:	af00      	add	r7, sp, #0
 800a392:	6078      	str	r0, [r7, #4]
 800a394:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a396:	f7ff fa01 	bl	800979c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a39a:	f107 0308 	add.w	r3, r7, #8
 800a39e:	4618      	mov	r0, r3
 800a3a0:	f000 f866 	bl	800a470 <prvSampleTimeNow>
 800a3a4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a3a6:	68bb      	ldr	r3, [r7, #8]
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d130      	bne.n	800a40e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a3ac:	683b      	ldr	r3, [r7, #0]
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d10a      	bne.n	800a3c8 <prvProcessTimerOrBlockTask+0x3c>
 800a3b2:	687a      	ldr	r2, [r7, #4]
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	429a      	cmp	r2, r3
 800a3b8:	d806      	bhi.n	800a3c8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a3ba:	f7ff f9fd 	bl	80097b8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a3be:	68f9      	ldr	r1, [r7, #12]
 800a3c0:	6878      	ldr	r0, [r7, #4]
 800a3c2:	f7ff ff81 	bl	800a2c8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a3c6:	e024      	b.n	800a412 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a3c8:	683b      	ldr	r3, [r7, #0]
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	d008      	beq.n	800a3e0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a3ce:	4b13      	ldr	r3, [pc, #76]	@ (800a41c <prvProcessTimerOrBlockTask+0x90>)
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	d101      	bne.n	800a3dc <prvProcessTimerOrBlockTask+0x50>
 800a3d8:	2301      	movs	r3, #1
 800a3da:	e000      	b.n	800a3de <prvProcessTimerOrBlockTask+0x52>
 800a3dc:	2300      	movs	r3, #0
 800a3de:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a3e0:	4b0f      	ldr	r3, [pc, #60]	@ (800a420 <prvProcessTimerOrBlockTask+0x94>)
 800a3e2:	6818      	ldr	r0, [r3, #0]
 800a3e4:	687a      	ldr	r2, [r7, #4]
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	1ad3      	subs	r3, r2, r3
 800a3ea:	683a      	ldr	r2, [r7, #0]
 800a3ec:	4619      	mov	r1, r3
 800a3ee:	f7fe ff3d 	bl	800926c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a3f2:	f7ff f9e1 	bl	80097b8 <xTaskResumeAll>
 800a3f6:	4603      	mov	r3, r0
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d10a      	bne.n	800a412 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a3fc:	4b09      	ldr	r3, [pc, #36]	@ (800a424 <prvProcessTimerOrBlockTask+0x98>)
 800a3fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a402:	601a      	str	r2, [r3, #0]
 800a404:	f3bf 8f4f 	dsb	sy
 800a408:	f3bf 8f6f 	isb	sy
}
 800a40c:	e001      	b.n	800a412 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a40e:	f7ff f9d3 	bl	80097b8 <xTaskResumeAll>
}
 800a412:	bf00      	nop
 800a414:	3710      	adds	r7, #16
 800a416:	46bd      	mov	sp, r7
 800a418:	bd80      	pop	{r7, pc}
 800a41a:	bf00      	nop
 800a41c:	2000884c 	.word	0x2000884c
 800a420:	20008850 	.word	0x20008850
 800a424:	e000ed04 	.word	0xe000ed04

0800a428 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a428:	b480      	push	{r7}
 800a42a:	b085      	sub	sp, #20
 800a42c:	af00      	add	r7, sp, #0
 800a42e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a430:	4b0e      	ldr	r3, [pc, #56]	@ (800a46c <prvGetNextExpireTime+0x44>)
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	2b00      	cmp	r3, #0
 800a438:	d101      	bne.n	800a43e <prvGetNextExpireTime+0x16>
 800a43a:	2201      	movs	r2, #1
 800a43c:	e000      	b.n	800a440 <prvGetNextExpireTime+0x18>
 800a43e:	2200      	movs	r2, #0
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d105      	bne.n	800a458 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a44c:	4b07      	ldr	r3, [pc, #28]	@ (800a46c <prvGetNextExpireTime+0x44>)
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	68db      	ldr	r3, [r3, #12]
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	60fb      	str	r3, [r7, #12]
 800a456:	e001      	b.n	800a45c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a458:	2300      	movs	r3, #0
 800a45a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a45c:	68fb      	ldr	r3, [r7, #12]
}
 800a45e:	4618      	mov	r0, r3
 800a460:	3714      	adds	r7, #20
 800a462:	46bd      	mov	sp, r7
 800a464:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a468:	4770      	bx	lr
 800a46a:	bf00      	nop
 800a46c:	20008848 	.word	0x20008848

0800a470 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a470:	b580      	push	{r7, lr}
 800a472:	b084      	sub	sp, #16
 800a474:	af00      	add	r7, sp, #0
 800a476:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a478:	f7ff fa3c 	bl	80098f4 <xTaskGetTickCount>
 800a47c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a47e:	4b0b      	ldr	r3, [pc, #44]	@ (800a4ac <prvSampleTimeNow+0x3c>)
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	68fa      	ldr	r2, [r7, #12]
 800a484:	429a      	cmp	r2, r3
 800a486:	d205      	bcs.n	800a494 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a488:	f000 f93a 	bl	800a700 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	2201      	movs	r2, #1
 800a490:	601a      	str	r2, [r3, #0]
 800a492:	e002      	b.n	800a49a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	2200      	movs	r2, #0
 800a498:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a49a:	4a04      	ldr	r2, [pc, #16]	@ (800a4ac <prvSampleTimeNow+0x3c>)
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a4a0:	68fb      	ldr	r3, [r7, #12]
}
 800a4a2:	4618      	mov	r0, r3
 800a4a4:	3710      	adds	r7, #16
 800a4a6:	46bd      	mov	sp, r7
 800a4a8:	bd80      	pop	{r7, pc}
 800a4aa:	bf00      	nop
 800a4ac:	20008858 	.word	0x20008858

0800a4b0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a4b0:	b580      	push	{r7, lr}
 800a4b2:	b086      	sub	sp, #24
 800a4b4:	af00      	add	r7, sp, #0
 800a4b6:	60f8      	str	r0, [r7, #12]
 800a4b8:	60b9      	str	r1, [r7, #8]
 800a4ba:	607a      	str	r2, [r7, #4]
 800a4bc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a4be:	2300      	movs	r3, #0
 800a4c0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	68ba      	ldr	r2, [r7, #8]
 800a4c6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	68fa      	ldr	r2, [r7, #12]
 800a4cc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a4ce:	68ba      	ldr	r2, [r7, #8]
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	429a      	cmp	r2, r3
 800a4d4:	d812      	bhi.n	800a4fc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a4d6:	687a      	ldr	r2, [r7, #4]
 800a4d8:	683b      	ldr	r3, [r7, #0]
 800a4da:	1ad2      	subs	r2, r2, r3
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	699b      	ldr	r3, [r3, #24]
 800a4e0:	429a      	cmp	r2, r3
 800a4e2:	d302      	bcc.n	800a4ea <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a4e4:	2301      	movs	r3, #1
 800a4e6:	617b      	str	r3, [r7, #20]
 800a4e8:	e01b      	b.n	800a522 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a4ea:	4b10      	ldr	r3, [pc, #64]	@ (800a52c <prvInsertTimerInActiveList+0x7c>)
 800a4ec:	681a      	ldr	r2, [r3, #0]
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	3304      	adds	r3, #4
 800a4f2:	4619      	mov	r1, r3
 800a4f4:	4610      	mov	r0, r2
 800a4f6:	f7fe f990 	bl	800881a <vListInsert>
 800a4fa:	e012      	b.n	800a522 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a4fc:	687a      	ldr	r2, [r7, #4]
 800a4fe:	683b      	ldr	r3, [r7, #0]
 800a500:	429a      	cmp	r2, r3
 800a502:	d206      	bcs.n	800a512 <prvInsertTimerInActiveList+0x62>
 800a504:	68ba      	ldr	r2, [r7, #8]
 800a506:	683b      	ldr	r3, [r7, #0]
 800a508:	429a      	cmp	r2, r3
 800a50a:	d302      	bcc.n	800a512 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a50c:	2301      	movs	r3, #1
 800a50e:	617b      	str	r3, [r7, #20]
 800a510:	e007      	b.n	800a522 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a512:	4b07      	ldr	r3, [pc, #28]	@ (800a530 <prvInsertTimerInActiveList+0x80>)
 800a514:	681a      	ldr	r2, [r3, #0]
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	3304      	adds	r3, #4
 800a51a:	4619      	mov	r1, r3
 800a51c:	4610      	mov	r0, r2
 800a51e:	f7fe f97c 	bl	800881a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a522:	697b      	ldr	r3, [r7, #20]
}
 800a524:	4618      	mov	r0, r3
 800a526:	3718      	adds	r7, #24
 800a528:	46bd      	mov	sp, r7
 800a52a:	bd80      	pop	{r7, pc}
 800a52c:	2000884c 	.word	0x2000884c
 800a530:	20008848 	.word	0x20008848

0800a534 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a534:	b580      	push	{r7, lr}
 800a536:	b08e      	sub	sp, #56	@ 0x38
 800a538:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a53a:	e0ce      	b.n	800a6da <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	2b00      	cmp	r3, #0
 800a540:	da19      	bge.n	800a576 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a542:	1d3b      	adds	r3, r7, #4
 800a544:	3304      	adds	r3, #4
 800a546:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a548:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d10b      	bne.n	800a566 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800a54e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a552:	f383 8811 	msr	BASEPRI, r3
 800a556:	f3bf 8f6f 	isb	sy
 800a55a:	f3bf 8f4f 	dsb	sy
 800a55e:	61fb      	str	r3, [r7, #28]
}
 800a560:	bf00      	nop
 800a562:	bf00      	nop
 800a564:	e7fd      	b.n	800a562 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a566:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a56c:	6850      	ldr	r0, [r2, #4]
 800a56e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a570:	6892      	ldr	r2, [r2, #8]
 800a572:	4611      	mov	r1, r2
 800a574:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	2b00      	cmp	r3, #0
 800a57a:	f2c0 80ae 	blt.w	800a6da <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a582:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a584:	695b      	ldr	r3, [r3, #20]
 800a586:	2b00      	cmp	r3, #0
 800a588:	d004      	beq.n	800a594 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a58a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a58c:	3304      	adds	r3, #4
 800a58e:	4618      	mov	r0, r3
 800a590:	f7fe f97c 	bl	800888c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a594:	463b      	mov	r3, r7
 800a596:	4618      	mov	r0, r3
 800a598:	f7ff ff6a 	bl	800a470 <prvSampleTimeNow>
 800a59c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	2b09      	cmp	r3, #9
 800a5a2:	f200 8097 	bhi.w	800a6d4 <prvProcessReceivedCommands+0x1a0>
 800a5a6:	a201      	add	r2, pc, #4	@ (adr r2, 800a5ac <prvProcessReceivedCommands+0x78>)
 800a5a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5ac:	0800a5d5 	.word	0x0800a5d5
 800a5b0:	0800a5d5 	.word	0x0800a5d5
 800a5b4:	0800a5d5 	.word	0x0800a5d5
 800a5b8:	0800a64b 	.word	0x0800a64b
 800a5bc:	0800a65f 	.word	0x0800a65f
 800a5c0:	0800a6ab 	.word	0x0800a6ab
 800a5c4:	0800a5d5 	.word	0x0800a5d5
 800a5c8:	0800a5d5 	.word	0x0800a5d5
 800a5cc:	0800a64b 	.word	0x0800a64b
 800a5d0:	0800a65f 	.word	0x0800a65f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a5d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5d6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a5da:	f043 0301 	orr.w	r3, r3, #1
 800a5de:	b2da      	uxtb	r2, r3
 800a5e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5e2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a5e6:	68ba      	ldr	r2, [r7, #8]
 800a5e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5ea:	699b      	ldr	r3, [r3, #24]
 800a5ec:	18d1      	adds	r1, r2, r3
 800a5ee:	68bb      	ldr	r3, [r7, #8]
 800a5f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a5f2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a5f4:	f7ff ff5c 	bl	800a4b0 <prvInsertTimerInActiveList>
 800a5f8:	4603      	mov	r3, r0
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	d06c      	beq.n	800a6d8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a5fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a600:	6a1b      	ldr	r3, [r3, #32]
 800a602:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a604:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a606:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a608:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a60c:	f003 0304 	and.w	r3, r3, #4
 800a610:	2b00      	cmp	r3, #0
 800a612:	d061      	beq.n	800a6d8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a614:	68ba      	ldr	r2, [r7, #8]
 800a616:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a618:	699b      	ldr	r3, [r3, #24]
 800a61a:	441a      	add	r2, r3
 800a61c:	2300      	movs	r3, #0
 800a61e:	9300      	str	r3, [sp, #0]
 800a620:	2300      	movs	r3, #0
 800a622:	2100      	movs	r1, #0
 800a624:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a626:	f7ff fe01 	bl	800a22c <xTimerGenericCommand>
 800a62a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a62c:	6a3b      	ldr	r3, [r7, #32]
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d152      	bne.n	800a6d8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800a632:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a636:	f383 8811 	msr	BASEPRI, r3
 800a63a:	f3bf 8f6f 	isb	sy
 800a63e:	f3bf 8f4f 	dsb	sy
 800a642:	61bb      	str	r3, [r7, #24]
}
 800a644:	bf00      	nop
 800a646:	bf00      	nop
 800a648:	e7fd      	b.n	800a646 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a64a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a64c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a650:	f023 0301 	bic.w	r3, r3, #1
 800a654:	b2da      	uxtb	r2, r3
 800a656:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a658:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a65c:	e03d      	b.n	800a6da <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a65e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a660:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a664:	f043 0301 	orr.w	r3, r3, #1
 800a668:	b2da      	uxtb	r2, r3
 800a66a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a66c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a670:	68ba      	ldr	r2, [r7, #8]
 800a672:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a674:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a676:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a678:	699b      	ldr	r3, [r3, #24]
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d10b      	bne.n	800a696 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800a67e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a682:	f383 8811 	msr	BASEPRI, r3
 800a686:	f3bf 8f6f 	isb	sy
 800a68a:	f3bf 8f4f 	dsb	sy
 800a68e:	617b      	str	r3, [r7, #20]
}
 800a690:	bf00      	nop
 800a692:	bf00      	nop
 800a694:	e7fd      	b.n	800a692 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a696:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a698:	699a      	ldr	r2, [r3, #24]
 800a69a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a69c:	18d1      	adds	r1, r2, r3
 800a69e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a6a2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a6a4:	f7ff ff04 	bl	800a4b0 <prvInsertTimerInActiveList>
					break;
 800a6a8:	e017      	b.n	800a6da <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a6aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6ac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a6b0:	f003 0302 	and.w	r3, r3, #2
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	d103      	bne.n	800a6c0 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800a6b8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a6ba:	f000 fbe5 	bl	800ae88 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a6be:	e00c      	b.n	800a6da <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a6c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6c2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a6c6:	f023 0301 	bic.w	r3, r3, #1
 800a6ca:	b2da      	uxtb	r2, r3
 800a6cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6ce:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a6d2:	e002      	b.n	800a6da <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800a6d4:	bf00      	nop
 800a6d6:	e000      	b.n	800a6da <prvProcessReceivedCommands+0x1a6>
					break;
 800a6d8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a6da:	4b08      	ldr	r3, [pc, #32]	@ (800a6fc <prvProcessReceivedCommands+0x1c8>)
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	1d39      	adds	r1, r7, #4
 800a6e0:	2200      	movs	r2, #0
 800a6e2:	4618      	mov	r0, r3
 800a6e4:	f7fe fba6 	bl	8008e34 <xQueueReceive>
 800a6e8:	4603      	mov	r3, r0
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	f47f af26 	bne.w	800a53c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800a6f0:	bf00      	nop
 800a6f2:	bf00      	nop
 800a6f4:	3730      	adds	r7, #48	@ 0x30
 800a6f6:	46bd      	mov	sp, r7
 800a6f8:	bd80      	pop	{r7, pc}
 800a6fa:	bf00      	nop
 800a6fc:	20008850 	.word	0x20008850

0800a700 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a700:	b580      	push	{r7, lr}
 800a702:	b088      	sub	sp, #32
 800a704:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a706:	e049      	b.n	800a79c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a708:	4b2e      	ldr	r3, [pc, #184]	@ (800a7c4 <prvSwitchTimerLists+0xc4>)
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	68db      	ldr	r3, [r3, #12]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a712:	4b2c      	ldr	r3, [pc, #176]	@ (800a7c4 <prvSwitchTimerLists+0xc4>)
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	68db      	ldr	r3, [r3, #12]
 800a718:	68db      	ldr	r3, [r3, #12]
 800a71a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	3304      	adds	r3, #4
 800a720:	4618      	mov	r0, r3
 800a722:	f7fe f8b3 	bl	800888c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	6a1b      	ldr	r3, [r3, #32]
 800a72a:	68f8      	ldr	r0, [r7, #12]
 800a72c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a72e:	68fb      	ldr	r3, [r7, #12]
 800a730:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a734:	f003 0304 	and.w	r3, r3, #4
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d02f      	beq.n	800a79c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	699b      	ldr	r3, [r3, #24]
 800a740:	693a      	ldr	r2, [r7, #16]
 800a742:	4413      	add	r3, r2
 800a744:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a746:	68ba      	ldr	r2, [r7, #8]
 800a748:	693b      	ldr	r3, [r7, #16]
 800a74a:	429a      	cmp	r2, r3
 800a74c:	d90e      	bls.n	800a76c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	68ba      	ldr	r2, [r7, #8]
 800a752:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	68fa      	ldr	r2, [r7, #12]
 800a758:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a75a:	4b1a      	ldr	r3, [pc, #104]	@ (800a7c4 <prvSwitchTimerLists+0xc4>)
 800a75c:	681a      	ldr	r2, [r3, #0]
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	3304      	adds	r3, #4
 800a762:	4619      	mov	r1, r3
 800a764:	4610      	mov	r0, r2
 800a766:	f7fe f858 	bl	800881a <vListInsert>
 800a76a:	e017      	b.n	800a79c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a76c:	2300      	movs	r3, #0
 800a76e:	9300      	str	r3, [sp, #0]
 800a770:	2300      	movs	r3, #0
 800a772:	693a      	ldr	r2, [r7, #16]
 800a774:	2100      	movs	r1, #0
 800a776:	68f8      	ldr	r0, [r7, #12]
 800a778:	f7ff fd58 	bl	800a22c <xTimerGenericCommand>
 800a77c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	2b00      	cmp	r3, #0
 800a782:	d10b      	bne.n	800a79c <prvSwitchTimerLists+0x9c>
	__asm volatile
 800a784:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a788:	f383 8811 	msr	BASEPRI, r3
 800a78c:	f3bf 8f6f 	isb	sy
 800a790:	f3bf 8f4f 	dsb	sy
 800a794:	603b      	str	r3, [r7, #0]
}
 800a796:	bf00      	nop
 800a798:	bf00      	nop
 800a79a:	e7fd      	b.n	800a798 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a79c:	4b09      	ldr	r3, [pc, #36]	@ (800a7c4 <prvSwitchTimerLists+0xc4>)
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	681b      	ldr	r3, [r3, #0]
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	d1b0      	bne.n	800a708 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a7a6:	4b07      	ldr	r3, [pc, #28]	@ (800a7c4 <prvSwitchTimerLists+0xc4>)
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a7ac:	4b06      	ldr	r3, [pc, #24]	@ (800a7c8 <prvSwitchTimerLists+0xc8>)
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	4a04      	ldr	r2, [pc, #16]	@ (800a7c4 <prvSwitchTimerLists+0xc4>)
 800a7b2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a7b4:	4a04      	ldr	r2, [pc, #16]	@ (800a7c8 <prvSwitchTimerLists+0xc8>)
 800a7b6:	697b      	ldr	r3, [r7, #20]
 800a7b8:	6013      	str	r3, [r2, #0]
}
 800a7ba:	bf00      	nop
 800a7bc:	3718      	adds	r7, #24
 800a7be:	46bd      	mov	sp, r7
 800a7c0:	bd80      	pop	{r7, pc}
 800a7c2:	bf00      	nop
 800a7c4:	20008848 	.word	0x20008848
 800a7c8:	2000884c 	.word	0x2000884c

0800a7cc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a7cc:	b580      	push	{r7, lr}
 800a7ce:	b082      	sub	sp, #8
 800a7d0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a7d2:	f000 f969 	bl	800aaa8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a7d6:	4b15      	ldr	r3, [pc, #84]	@ (800a82c <prvCheckForValidListAndQueue+0x60>)
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d120      	bne.n	800a820 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a7de:	4814      	ldr	r0, [pc, #80]	@ (800a830 <prvCheckForValidListAndQueue+0x64>)
 800a7e0:	f7fd ffca 	bl	8008778 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a7e4:	4813      	ldr	r0, [pc, #76]	@ (800a834 <prvCheckForValidListAndQueue+0x68>)
 800a7e6:	f7fd ffc7 	bl	8008778 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a7ea:	4b13      	ldr	r3, [pc, #76]	@ (800a838 <prvCheckForValidListAndQueue+0x6c>)
 800a7ec:	4a10      	ldr	r2, [pc, #64]	@ (800a830 <prvCheckForValidListAndQueue+0x64>)
 800a7ee:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a7f0:	4b12      	ldr	r3, [pc, #72]	@ (800a83c <prvCheckForValidListAndQueue+0x70>)
 800a7f2:	4a10      	ldr	r2, [pc, #64]	@ (800a834 <prvCheckForValidListAndQueue+0x68>)
 800a7f4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a7f6:	2300      	movs	r3, #0
 800a7f8:	9300      	str	r3, [sp, #0]
 800a7fa:	4b11      	ldr	r3, [pc, #68]	@ (800a840 <prvCheckForValidListAndQueue+0x74>)
 800a7fc:	4a11      	ldr	r2, [pc, #68]	@ (800a844 <prvCheckForValidListAndQueue+0x78>)
 800a7fe:	2110      	movs	r1, #16
 800a800:	200a      	movs	r0, #10
 800a802:	f7fe f8d7 	bl	80089b4 <xQueueGenericCreateStatic>
 800a806:	4603      	mov	r3, r0
 800a808:	4a08      	ldr	r2, [pc, #32]	@ (800a82c <prvCheckForValidListAndQueue+0x60>)
 800a80a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a80c:	4b07      	ldr	r3, [pc, #28]	@ (800a82c <prvCheckForValidListAndQueue+0x60>)
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	2b00      	cmp	r3, #0
 800a812:	d005      	beq.n	800a820 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a814:	4b05      	ldr	r3, [pc, #20]	@ (800a82c <prvCheckForValidListAndQueue+0x60>)
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	490b      	ldr	r1, [pc, #44]	@ (800a848 <prvCheckForValidListAndQueue+0x7c>)
 800a81a:	4618      	mov	r0, r3
 800a81c:	f7fe fcfc 	bl	8009218 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a820:	f000 f974 	bl	800ab0c <vPortExitCritical>
}
 800a824:	bf00      	nop
 800a826:	46bd      	mov	sp, r7
 800a828:	bd80      	pop	{r7, pc}
 800a82a:	bf00      	nop
 800a82c:	20008850 	.word	0x20008850
 800a830:	20008820 	.word	0x20008820
 800a834:	20008834 	.word	0x20008834
 800a838:	20008848 	.word	0x20008848
 800a83c:	2000884c 	.word	0x2000884c
 800a840:	200088fc 	.word	0x200088fc
 800a844:	2000885c 	.word	0x2000885c
 800a848:	0801ebdc 	.word	0x0801ebdc

0800a84c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a84c:	b480      	push	{r7}
 800a84e:	b085      	sub	sp, #20
 800a850:	af00      	add	r7, sp, #0
 800a852:	60f8      	str	r0, [r7, #12]
 800a854:	60b9      	str	r1, [r7, #8]
 800a856:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	3b04      	subs	r3, #4
 800a85c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a864:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a866:	68fb      	ldr	r3, [r7, #12]
 800a868:	3b04      	subs	r3, #4
 800a86a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a86c:	68bb      	ldr	r3, [r7, #8]
 800a86e:	f023 0201 	bic.w	r2, r3, #1
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	3b04      	subs	r3, #4
 800a87a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a87c:	4a0c      	ldr	r2, [pc, #48]	@ (800a8b0 <pxPortInitialiseStack+0x64>)
 800a87e:	68fb      	ldr	r3, [r7, #12]
 800a880:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	3b14      	subs	r3, #20
 800a886:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a888:	687a      	ldr	r2, [r7, #4]
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	3b04      	subs	r3, #4
 800a892:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a894:	68fb      	ldr	r3, [r7, #12]
 800a896:	f06f 0202 	mvn.w	r2, #2
 800a89a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	3b20      	subs	r3, #32
 800a8a0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a8a2:	68fb      	ldr	r3, [r7, #12]
}
 800a8a4:	4618      	mov	r0, r3
 800a8a6:	3714      	adds	r7, #20
 800a8a8:	46bd      	mov	sp, r7
 800a8aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ae:	4770      	bx	lr
 800a8b0:	0800a8b5 	.word	0x0800a8b5

0800a8b4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a8b4:	b480      	push	{r7}
 800a8b6:	b085      	sub	sp, #20
 800a8b8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a8ba:	2300      	movs	r3, #0
 800a8bc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a8be:	4b13      	ldr	r3, [pc, #76]	@ (800a90c <prvTaskExitError+0x58>)
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a8c6:	d00b      	beq.n	800a8e0 <prvTaskExitError+0x2c>
	__asm volatile
 800a8c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8cc:	f383 8811 	msr	BASEPRI, r3
 800a8d0:	f3bf 8f6f 	isb	sy
 800a8d4:	f3bf 8f4f 	dsb	sy
 800a8d8:	60fb      	str	r3, [r7, #12]
}
 800a8da:	bf00      	nop
 800a8dc:	bf00      	nop
 800a8de:	e7fd      	b.n	800a8dc <prvTaskExitError+0x28>
	__asm volatile
 800a8e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8e4:	f383 8811 	msr	BASEPRI, r3
 800a8e8:	f3bf 8f6f 	isb	sy
 800a8ec:	f3bf 8f4f 	dsb	sy
 800a8f0:	60bb      	str	r3, [r7, #8]
}
 800a8f2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a8f4:	bf00      	nop
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	d0fc      	beq.n	800a8f6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a8fc:	bf00      	nop
 800a8fe:	bf00      	nop
 800a900:	3714      	adds	r7, #20
 800a902:	46bd      	mov	sp, r7
 800a904:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a908:	4770      	bx	lr
 800a90a:	bf00      	nop
 800a90c:	20000020 	.word	0x20000020

0800a910 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a910:	4b07      	ldr	r3, [pc, #28]	@ (800a930 <pxCurrentTCBConst2>)
 800a912:	6819      	ldr	r1, [r3, #0]
 800a914:	6808      	ldr	r0, [r1, #0]
 800a916:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a91a:	f380 8809 	msr	PSP, r0
 800a91e:	f3bf 8f6f 	isb	sy
 800a922:	f04f 0000 	mov.w	r0, #0
 800a926:	f380 8811 	msr	BASEPRI, r0
 800a92a:	4770      	bx	lr
 800a92c:	f3af 8000 	nop.w

0800a930 <pxCurrentTCBConst2>:
 800a930:	20008320 	.word	0x20008320
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a934:	bf00      	nop
 800a936:	bf00      	nop

0800a938 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a938:	4808      	ldr	r0, [pc, #32]	@ (800a95c <prvPortStartFirstTask+0x24>)
 800a93a:	6800      	ldr	r0, [r0, #0]
 800a93c:	6800      	ldr	r0, [r0, #0]
 800a93e:	f380 8808 	msr	MSP, r0
 800a942:	f04f 0000 	mov.w	r0, #0
 800a946:	f380 8814 	msr	CONTROL, r0
 800a94a:	b662      	cpsie	i
 800a94c:	b661      	cpsie	f
 800a94e:	f3bf 8f4f 	dsb	sy
 800a952:	f3bf 8f6f 	isb	sy
 800a956:	df00      	svc	0
 800a958:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a95a:	bf00      	nop
 800a95c:	e000ed08 	.word	0xe000ed08

0800a960 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a960:	b580      	push	{r7, lr}
 800a962:	b086      	sub	sp, #24
 800a964:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a966:	4b47      	ldr	r3, [pc, #284]	@ (800aa84 <xPortStartScheduler+0x124>)
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	4a47      	ldr	r2, [pc, #284]	@ (800aa88 <xPortStartScheduler+0x128>)
 800a96c:	4293      	cmp	r3, r2
 800a96e:	d10b      	bne.n	800a988 <xPortStartScheduler+0x28>
	__asm volatile
 800a970:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a974:	f383 8811 	msr	BASEPRI, r3
 800a978:	f3bf 8f6f 	isb	sy
 800a97c:	f3bf 8f4f 	dsb	sy
 800a980:	60fb      	str	r3, [r7, #12]
}
 800a982:	bf00      	nop
 800a984:	bf00      	nop
 800a986:	e7fd      	b.n	800a984 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a988:	4b3e      	ldr	r3, [pc, #248]	@ (800aa84 <xPortStartScheduler+0x124>)
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	4a3f      	ldr	r2, [pc, #252]	@ (800aa8c <xPortStartScheduler+0x12c>)
 800a98e:	4293      	cmp	r3, r2
 800a990:	d10b      	bne.n	800a9aa <xPortStartScheduler+0x4a>
	__asm volatile
 800a992:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a996:	f383 8811 	msr	BASEPRI, r3
 800a99a:	f3bf 8f6f 	isb	sy
 800a99e:	f3bf 8f4f 	dsb	sy
 800a9a2:	613b      	str	r3, [r7, #16]
}
 800a9a4:	bf00      	nop
 800a9a6:	bf00      	nop
 800a9a8:	e7fd      	b.n	800a9a6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a9aa:	4b39      	ldr	r3, [pc, #228]	@ (800aa90 <xPortStartScheduler+0x130>)
 800a9ac:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a9ae:	697b      	ldr	r3, [r7, #20]
 800a9b0:	781b      	ldrb	r3, [r3, #0]
 800a9b2:	b2db      	uxtb	r3, r3
 800a9b4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a9b6:	697b      	ldr	r3, [r7, #20]
 800a9b8:	22ff      	movs	r2, #255	@ 0xff
 800a9ba:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a9bc:	697b      	ldr	r3, [r7, #20]
 800a9be:	781b      	ldrb	r3, [r3, #0]
 800a9c0:	b2db      	uxtb	r3, r3
 800a9c2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a9c4:	78fb      	ldrb	r3, [r7, #3]
 800a9c6:	b2db      	uxtb	r3, r3
 800a9c8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a9cc:	b2da      	uxtb	r2, r3
 800a9ce:	4b31      	ldr	r3, [pc, #196]	@ (800aa94 <xPortStartScheduler+0x134>)
 800a9d0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a9d2:	4b31      	ldr	r3, [pc, #196]	@ (800aa98 <xPortStartScheduler+0x138>)
 800a9d4:	2207      	movs	r2, #7
 800a9d6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a9d8:	e009      	b.n	800a9ee <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800a9da:	4b2f      	ldr	r3, [pc, #188]	@ (800aa98 <xPortStartScheduler+0x138>)
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	3b01      	subs	r3, #1
 800a9e0:	4a2d      	ldr	r2, [pc, #180]	@ (800aa98 <xPortStartScheduler+0x138>)
 800a9e2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a9e4:	78fb      	ldrb	r3, [r7, #3]
 800a9e6:	b2db      	uxtb	r3, r3
 800a9e8:	005b      	lsls	r3, r3, #1
 800a9ea:	b2db      	uxtb	r3, r3
 800a9ec:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a9ee:	78fb      	ldrb	r3, [r7, #3]
 800a9f0:	b2db      	uxtb	r3, r3
 800a9f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a9f6:	2b80      	cmp	r3, #128	@ 0x80
 800a9f8:	d0ef      	beq.n	800a9da <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a9fa:	4b27      	ldr	r3, [pc, #156]	@ (800aa98 <xPortStartScheduler+0x138>)
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	f1c3 0307 	rsb	r3, r3, #7
 800aa02:	2b04      	cmp	r3, #4
 800aa04:	d00b      	beq.n	800aa1e <xPortStartScheduler+0xbe>
	__asm volatile
 800aa06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa0a:	f383 8811 	msr	BASEPRI, r3
 800aa0e:	f3bf 8f6f 	isb	sy
 800aa12:	f3bf 8f4f 	dsb	sy
 800aa16:	60bb      	str	r3, [r7, #8]
}
 800aa18:	bf00      	nop
 800aa1a:	bf00      	nop
 800aa1c:	e7fd      	b.n	800aa1a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800aa1e:	4b1e      	ldr	r3, [pc, #120]	@ (800aa98 <xPortStartScheduler+0x138>)
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	021b      	lsls	r3, r3, #8
 800aa24:	4a1c      	ldr	r2, [pc, #112]	@ (800aa98 <xPortStartScheduler+0x138>)
 800aa26:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800aa28:	4b1b      	ldr	r3, [pc, #108]	@ (800aa98 <xPortStartScheduler+0x138>)
 800aa2a:	681b      	ldr	r3, [r3, #0]
 800aa2c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800aa30:	4a19      	ldr	r2, [pc, #100]	@ (800aa98 <xPortStartScheduler+0x138>)
 800aa32:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	b2da      	uxtb	r2, r3
 800aa38:	697b      	ldr	r3, [r7, #20]
 800aa3a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800aa3c:	4b17      	ldr	r3, [pc, #92]	@ (800aa9c <xPortStartScheduler+0x13c>)
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	4a16      	ldr	r2, [pc, #88]	@ (800aa9c <xPortStartScheduler+0x13c>)
 800aa42:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800aa46:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800aa48:	4b14      	ldr	r3, [pc, #80]	@ (800aa9c <xPortStartScheduler+0x13c>)
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	4a13      	ldr	r2, [pc, #76]	@ (800aa9c <xPortStartScheduler+0x13c>)
 800aa4e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800aa52:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800aa54:	f000 f8da 	bl	800ac0c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800aa58:	4b11      	ldr	r3, [pc, #68]	@ (800aaa0 <xPortStartScheduler+0x140>)
 800aa5a:	2200      	movs	r2, #0
 800aa5c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800aa5e:	f000 f8f9 	bl	800ac54 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800aa62:	4b10      	ldr	r3, [pc, #64]	@ (800aaa4 <xPortStartScheduler+0x144>)
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	4a0f      	ldr	r2, [pc, #60]	@ (800aaa4 <xPortStartScheduler+0x144>)
 800aa68:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800aa6c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800aa6e:	f7ff ff63 	bl	800a938 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800aa72:	f7ff f809 	bl	8009a88 <vTaskSwitchContext>
	prvTaskExitError();
 800aa76:	f7ff ff1d 	bl	800a8b4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800aa7a:	2300      	movs	r3, #0
}
 800aa7c:	4618      	mov	r0, r3
 800aa7e:	3718      	adds	r7, #24
 800aa80:	46bd      	mov	sp, r7
 800aa82:	bd80      	pop	{r7, pc}
 800aa84:	e000ed00 	.word	0xe000ed00
 800aa88:	410fc271 	.word	0x410fc271
 800aa8c:	410fc270 	.word	0x410fc270
 800aa90:	e000e400 	.word	0xe000e400
 800aa94:	2000894c 	.word	0x2000894c
 800aa98:	20008950 	.word	0x20008950
 800aa9c:	e000ed20 	.word	0xe000ed20
 800aaa0:	20000020 	.word	0x20000020
 800aaa4:	e000ef34 	.word	0xe000ef34

0800aaa8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800aaa8:	b480      	push	{r7}
 800aaaa:	b083      	sub	sp, #12
 800aaac:	af00      	add	r7, sp, #0
	__asm volatile
 800aaae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aab2:	f383 8811 	msr	BASEPRI, r3
 800aab6:	f3bf 8f6f 	isb	sy
 800aaba:	f3bf 8f4f 	dsb	sy
 800aabe:	607b      	str	r3, [r7, #4]
}
 800aac0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800aac2:	4b10      	ldr	r3, [pc, #64]	@ (800ab04 <vPortEnterCritical+0x5c>)
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	3301      	adds	r3, #1
 800aac8:	4a0e      	ldr	r2, [pc, #56]	@ (800ab04 <vPortEnterCritical+0x5c>)
 800aaca:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800aacc:	4b0d      	ldr	r3, [pc, #52]	@ (800ab04 <vPortEnterCritical+0x5c>)
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	2b01      	cmp	r3, #1
 800aad2:	d110      	bne.n	800aaf6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800aad4:	4b0c      	ldr	r3, [pc, #48]	@ (800ab08 <vPortEnterCritical+0x60>)
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	b2db      	uxtb	r3, r3
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d00b      	beq.n	800aaf6 <vPortEnterCritical+0x4e>
	__asm volatile
 800aade:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aae2:	f383 8811 	msr	BASEPRI, r3
 800aae6:	f3bf 8f6f 	isb	sy
 800aaea:	f3bf 8f4f 	dsb	sy
 800aaee:	603b      	str	r3, [r7, #0]
}
 800aaf0:	bf00      	nop
 800aaf2:	bf00      	nop
 800aaf4:	e7fd      	b.n	800aaf2 <vPortEnterCritical+0x4a>
	}
}
 800aaf6:	bf00      	nop
 800aaf8:	370c      	adds	r7, #12
 800aafa:	46bd      	mov	sp, r7
 800aafc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab00:	4770      	bx	lr
 800ab02:	bf00      	nop
 800ab04:	20000020 	.word	0x20000020
 800ab08:	e000ed04 	.word	0xe000ed04

0800ab0c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ab0c:	b480      	push	{r7}
 800ab0e:	b083      	sub	sp, #12
 800ab10:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ab12:	4b12      	ldr	r3, [pc, #72]	@ (800ab5c <vPortExitCritical+0x50>)
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d10b      	bne.n	800ab32 <vPortExitCritical+0x26>
	__asm volatile
 800ab1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab1e:	f383 8811 	msr	BASEPRI, r3
 800ab22:	f3bf 8f6f 	isb	sy
 800ab26:	f3bf 8f4f 	dsb	sy
 800ab2a:	607b      	str	r3, [r7, #4]
}
 800ab2c:	bf00      	nop
 800ab2e:	bf00      	nop
 800ab30:	e7fd      	b.n	800ab2e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800ab32:	4b0a      	ldr	r3, [pc, #40]	@ (800ab5c <vPortExitCritical+0x50>)
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	3b01      	subs	r3, #1
 800ab38:	4a08      	ldr	r2, [pc, #32]	@ (800ab5c <vPortExitCritical+0x50>)
 800ab3a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ab3c:	4b07      	ldr	r3, [pc, #28]	@ (800ab5c <vPortExitCritical+0x50>)
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	d105      	bne.n	800ab50 <vPortExitCritical+0x44>
 800ab44:	2300      	movs	r3, #0
 800ab46:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ab48:	683b      	ldr	r3, [r7, #0]
 800ab4a:	f383 8811 	msr	BASEPRI, r3
}
 800ab4e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800ab50:	bf00      	nop
 800ab52:	370c      	adds	r7, #12
 800ab54:	46bd      	mov	sp, r7
 800ab56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab5a:	4770      	bx	lr
 800ab5c:	20000020 	.word	0x20000020

0800ab60 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800ab60:	f3ef 8009 	mrs	r0, PSP
 800ab64:	f3bf 8f6f 	isb	sy
 800ab68:	4b15      	ldr	r3, [pc, #84]	@ (800abc0 <pxCurrentTCBConst>)
 800ab6a:	681a      	ldr	r2, [r3, #0]
 800ab6c:	f01e 0f10 	tst.w	lr, #16
 800ab70:	bf08      	it	eq
 800ab72:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800ab76:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab7a:	6010      	str	r0, [r2, #0]
 800ab7c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800ab80:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800ab84:	f380 8811 	msr	BASEPRI, r0
 800ab88:	f3bf 8f4f 	dsb	sy
 800ab8c:	f3bf 8f6f 	isb	sy
 800ab90:	f7fe ff7a 	bl	8009a88 <vTaskSwitchContext>
 800ab94:	f04f 0000 	mov.w	r0, #0
 800ab98:	f380 8811 	msr	BASEPRI, r0
 800ab9c:	bc09      	pop	{r0, r3}
 800ab9e:	6819      	ldr	r1, [r3, #0]
 800aba0:	6808      	ldr	r0, [r1, #0]
 800aba2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aba6:	f01e 0f10 	tst.w	lr, #16
 800abaa:	bf08      	it	eq
 800abac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800abb0:	f380 8809 	msr	PSP, r0
 800abb4:	f3bf 8f6f 	isb	sy
 800abb8:	4770      	bx	lr
 800abba:	bf00      	nop
 800abbc:	f3af 8000 	nop.w

0800abc0 <pxCurrentTCBConst>:
 800abc0:	20008320 	.word	0x20008320
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800abc4:	bf00      	nop
 800abc6:	bf00      	nop

0800abc8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800abc8:	b580      	push	{r7, lr}
 800abca:	b082      	sub	sp, #8
 800abcc:	af00      	add	r7, sp, #0
	__asm volatile
 800abce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abd2:	f383 8811 	msr	BASEPRI, r3
 800abd6:	f3bf 8f6f 	isb	sy
 800abda:	f3bf 8f4f 	dsb	sy
 800abde:	607b      	str	r3, [r7, #4]
}
 800abe0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800abe2:	f7fe fe97 	bl	8009914 <xTaskIncrementTick>
 800abe6:	4603      	mov	r3, r0
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d003      	beq.n	800abf4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800abec:	4b06      	ldr	r3, [pc, #24]	@ (800ac08 <xPortSysTickHandler+0x40>)
 800abee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800abf2:	601a      	str	r2, [r3, #0]
 800abf4:	2300      	movs	r3, #0
 800abf6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800abf8:	683b      	ldr	r3, [r7, #0]
 800abfa:	f383 8811 	msr	BASEPRI, r3
}
 800abfe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800ac00:	bf00      	nop
 800ac02:	3708      	adds	r7, #8
 800ac04:	46bd      	mov	sp, r7
 800ac06:	bd80      	pop	{r7, pc}
 800ac08:	e000ed04 	.word	0xe000ed04

0800ac0c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800ac0c:	b480      	push	{r7}
 800ac0e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ac10:	4b0b      	ldr	r3, [pc, #44]	@ (800ac40 <vPortSetupTimerInterrupt+0x34>)
 800ac12:	2200      	movs	r2, #0
 800ac14:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800ac16:	4b0b      	ldr	r3, [pc, #44]	@ (800ac44 <vPortSetupTimerInterrupt+0x38>)
 800ac18:	2200      	movs	r2, #0
 800ac1a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800ac1c:	4b0a      	ldr	r3, [pc, #40]	@ (800ac48 <vPortSetupTimerInterrupt+0x3c>)
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	4a0a      	ldr	r2, [pc, #40]	@ (800ac4c <vPortSetupTimerInterrupt+0x40>)
 800ac22:	fba2 2303 	umull	r2, r3, r2, r3
 800ac26:	099b      	lsrs	r3, r3, #6
 800ac28:	4a09      	ldr	r2, [pc, #36]	@ (800ac50 <vPortSetupTimerInterrupt+0x44>)
 800ac2a:	3b01      	subs	r3, #1
 800ac2c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800ac2e:	4b04      	ldr	r3, [pc, #16]	@ (800ac40 <vPortSetupTimerInterrupt+0x34>)
 800ac30:	2207      	movs	r2, #7
 800ac32:	601a      	str	r2, [r3, #0]
}
 800ac34:	bf00      	nop
 800ac36:	46bd      	mov	sp, r7
 800ac38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac3c:	4770      	bx	lr
 800ac3e:	bf00      	nop
 800ac40:	e000e010 	.word	0xe000e010
 800ac44:	e000e018 	.word	0xe000e018
 800ac48:	20000014 	.word	0x20000014
 800ac4c:	10624dd3 	.word	0x10624dd3
 800ac50:	e000e014 	.word	0xe000e014

0800ac54 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800ac54:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800ac64 <vPortEnableVFP+0x10>
 800ac58:	6801      	ldr	r1, [r0, #0]
 800ac5a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800ac5e:	6001      	str	r1, [r0, #0]
 800ac60:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800ac62:	bf00      	nop
 800ac64:	e000ed88 	.word	0xe000ed88

0800ac68 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800ac68:	b480      	push	{r7}
 800ac6a:	b085      	sub	sp, #20
 800ac6c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800ac6e:	f3ef 8305 	mrs	r3, IPSR
 800ac72:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	2b0f      	cmp	r3, #15
 800ac78:	d915      	bls.n	800aca6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800ac7a:	4a18      	ldr	r2, [pc, #96]	@ (800acdc <vPortValidateInterruptPriority+0x74>)
 800ac7c:	68fb      	ldr	r3, [r7, #12]
 800ac7e:	4413      	add	r3, r2
 800ac80:	781b      	ldrb	r3, [r3, #0]
 800ac82:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800ac84:	4b16      	ldr	r3, [pc, #88]	@ (800ace0 <vPortValidateInterruptPriority+0x78>)
 800ac86:	781b      	ldrb	r3, [r3, #0]
 800ac88:	7afa      	ldrb	r2, [r7, #11]
 800ac8a:	429a      	cmp	r2, r3
 800ac8c:	d20b      	bcs.n	800aca6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800ac8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac92:	f383 8811 	msr	BASEPRI, r3
 800ac96:	f3bf 8f6f 	isb	sy
 800ac9a:	f3bf 8f4f 	dsb	sy
 800ac9e:	607b      	str	r3, [r7, #4]
}
 800aca0:	bf00      	nop
 800aca2:	bf00      	nop
 800aca4:	e7fd      	b.n	800aca2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800aca6:	4b0f      	ldr	r3, [pc, #60]	@ (800ace4 <vPortValidateInterruptPriority+0x7c>)
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800acae:	4b0e      	ldr	r3, [pc, #56]	@ (800ace8 <vPortValidateInterruptPriority+0x80>)
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	429a      	cmp	r2, r3
 800acb4:	d90b      	bls.n	800acce <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800acb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acba:	f383 8811 	msr	BASEPRI, r3
 800acbe:	f3bf 8f6f 	isb	sy
 800acc2:	f3bf 8f4f 	dsb	sy
 800acc6:	603b      	str	r3, [r7, #0]
}
 800acc8:	bf00      	nop
 800acca:	bf00      	nop
 800accc:	e7fd      	b.n	800acca <vPortValidateInterruptPriority+0x62>
	}
 800acce:	bf00      	nop
 800acd0:	3714      	adds	r7, #20
 800acd2:	46bd      	mov	sp, r7
 800acd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acd8:	4770      	bx	lr
 800acda:	bf00      	nop
 800acdc:	e000e3f0 	.word	0xe000e3f0
 800ace0:	2000894c 	.word	0x2000894c
 800ace4:	e000ed0c 	.word	0xe000ed0c
 800ace8:	20008950 	.word	0x20008950

0800acec <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800acec:	b580      	push	{r7, lr}
 800acee:	b08a      	sub	sp, #40	@ 0x28
 800acf0:	af00      	add	r7, sp, #0
 800acf2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800acf4:	2300      	movs	r3, #0
 800acf6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800acf8:	f7fe fd50 	bl	800979c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800acfc:	4b5c      	ldr	r3, [pc, #368]	@ (800ae70 <pvPortMalloc+0x184>)
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d101      	bne.n	800ad08 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ad04:	f000 f924 	bl	800af50 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ad08:	4b5a      	ldr	r3, [pc, #360]	@ (800ae74 <pvPortMalloc+0x188>)
 800ad0a:	681a      	ldr	r2, [r3, #0]
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	4013      	ands	r3, r2
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	f040 8095 	bne.w	800ae40 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	d01e      	beq.n	800ad5a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800ad1c:	2208      	movs	r2, #8
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	4413      	add	r3, r2
 800ad22:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	f003 0307 	and.w	r3, r3, #7
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d015      	beq.n	800ad5a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	f023 0307 	bic.w	r3, r3, #7
 800ad34:	3308      	adds	r3, #8
 800ad36:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	f003 0307 	and.w	r3, r3, #7
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	d00b      	beq.n	800ad5a <pvPortMalloc+0x6e>
	__asm volatile
 800ad42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad46:	f383 8811 	msr	BASEPRI, r3
 800ad4a:	f3bf 8f6f 	isb	sy
 800ad4e:	f3bf 8f4f 	dsb	sy
 800ad52:	617b      	str	r3, [r7, #20]
}
 800ad54:	bf00      	nop
 800ad56:	bf00      	nop
 800ad58:	e7fd      	b.n	800ad56 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	d06f      	beq.n	800ae40 <pvPortMalloc+0x154>
 800ad60:	4b45      	ldr	r3, [pc, #276]	@ (800ae78 <pvPortMalloc+0x18c>)
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	687a      	ldr	r2, [r7, #4]
 800ad66:	429a      	cmp	r2, r3
 800ad68:	d86a      	bhi.n	800ae40 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800ad6a:	4b44      	ldr	r3, [pc, #272]	@ (800ae7c <pvPortMalloc+0x190>)
 800ad6c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800ad6e:	4b43      	ldr	r3, [pc, #268]	@ (800ae7c <pvPortMalloc+0x190>)
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ad74:	e004      	b.n	800ad80 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800ad76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad78:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800ad7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ad80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad82:	685b      	ldr	r3, [r3, #4]
 800ad84:	687a      	ldr	r2, [r7, #4]
 800ad86:	429a      	cmp	r2, r3
 800ad88:	d903      	bls.n	800ad92 <pvPortMalloc+0xa6>
 800ad8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d1f1      	bne.n	800ad76 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800ad92:	4b37      	ldr	r3, [pc, #220]	@ (800ae70 <pvPortMalloc+0x184>)
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ad98:	429a      	cmp	r2, r3
 800ad9a:	d051      	beq.n	800ae40 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800ad9c:	6a3b      	ldr	r3, [r7, #32]
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	2208      	movs	r2, #8
 800ada2:	4413      	add	r3, r2
 800ada4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ada6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ada8:	681a      	ldr	r2, [r3, #0]
 800adaa:	6a3b      	ldr	r3, [r7, #32]
 800adac:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800adae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adb0:	685a      	ldr	r2, [r3, #4]
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	1ad2      	subs	r2, r2, r3
 800adb6:	2308      	movs	r3, #8
 800adb8:	005b      	lsls	r3, r3, #1
 800adba:	429a      	cmp	r2, r3
 800adbc:	d920      	bls.n	800ae00 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800adbe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	4413      	add	r3, r2
 800adc4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800adc6:	69bb      	ldr	r3, [r7, #24]
 800adc8:	f003 0307 	and.w	r3, r3, #7
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d00b      	beq.n	800ade8 <pvPortMalloc+0xfc>
	__asm volatile
 800add0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800add4:	f383 8811 	msr	BASEPRI, r3
 800add8:	f3bf 8f6f 	isb	sy
 800addc:	f3bf 8f4f 	dsb	sy
 800ade0:	613b      	str	r3, [r7, #16]
}
 800ade2:	bf00      	nop
 800ade4:	bf00      	nop
 800ade6:	e7fd      	b.n	800ade4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800ade8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adea:	685a      	ldr	r2, [r3, #4]
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	1ad2      	subs	r2, r2, r3
 800adf0:	69bb      	ldr	r3, [r7, #24]
 800adf2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800adf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adf6:	687a      	ldr	r2, [r7, #4]
 800adf8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800adfa:	69b8      	ldr	r0, [r7, #24]
 800adfc:	f000 f90a 	bl	800b014 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ae00:	4b1d      	ldr	r3, [pc, #116]	@ (800ae78 <pvPortMalloc+0x18c>)
 800ae02:	681a      	ldr	r2, [r3, #0]
 800ae04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae06:	685b      	ldr	r3, [r3, #4]
 800ae08:	1ad3      	subs	r3, r2, r3
 800ae0a:	4a1b      	ldr	r2, [pc, #108]	@ (800ae78 <pvPortMalloc+0x18c>)
 800ae0c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ae0e:	4b1a      	ldr	r3, [pc, #104]	@ (800ae78 <pvPortMalloc+0x18c>)
 800ae10:	681a      	ldr	r2, [r3, #0]
 800ae12:	4b1b      	ldr	r3, [pc, #108]	@ (800ae80 <pvPortMalloc+0x194>)
 800ae14:	681b      	ldr	r3, [r3, #0]
 800ae16:	429a      	cmp	r2, r3
 800ae18:	d203      	bcs.n	800ae22 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800ae1a:	4b17      	ldr	r3, [pc, #92]	@ (800ae78 <pvPortMalloc+0x18c>)
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	4a18      	ldr	r2, [pc, #96]	@ (800ae80 <pvPortMalloc+0x194>)
 800ae20:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800ae22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae24:	685a      	ldr	r2, [r3, #4]
 800ae26:	4b13      	ldr	r3, [pc, #76]	@ (800ae74 <pvPortMalloc+0x188>)
 800ae28:	681b      	ldr	r3, [r3, #0]
 800ae2a:	431a      	orrs	r2, r3
 800ae2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae2e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800ae30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae32:	2200      	movs	r2, #0
 800ae34:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800ae36:	4b13      	ldr	r3, [pc, #76]	@ (800ae84 <pvPortMalloc+0x198>)
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	3301      	adds	r3, #1
 800ae3c:	4a11      	ldr	r2, [pc, #68]	@ (800ae84 <pvPortMalloc+0x198>)
 800ae3e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800ae40:	f7fe fcba 	bl	80097b8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800ae44:	69fb      	ldr	r3, [r7, #28]
 800ae46:	f003 0307 	and.w	r3, r3, #7
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	d00b      	beq.n	800ae66 <pvPortMalloc+0x17a>
	__asm volatile
 800ae4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae52:	f383 8811 	msr	BASEPRI, r3
 800ae56:	f3bf 8f6f 	isb	sy
 800ae5a:	f3bf 8f4f 	dsb	sy
 800ae5e:	60fb      	str	r3, [r7, #12]
}
 800ae60:	bf00      	nop
 800ae62:	bf00      	nop
 800ae64:	e7fd      	b.n	800ae62 <pvPortMalloc+0x176>
	return pvReturn;
 800ae66:	69fb      	ldr	r3, [r7, #28]
}
 800ae68:	4618      	mov	r0, r3
 800ae6a:	3728      	adds	r7, #40	@ 0x28
 800ae6c:	46bd      	mov	sp, r7
 800ae6e:	bd80      	pop	{r7, pc}
 800ae70:	2000c55c 	.word	0x2000c55c
 800ae74:	2000c570 	.word	0x2000c570
 800ae78:	2000c560 	.word	0x2000c560
 800ae7c:	2000c554 	.word	0x2000c554
 800ae80:	2000c564 	.word	0x2000c564
 800ae84:	2000c568 	.word	0x2000c568

0800ae88 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800ae88:	b580      	push	{r7, lr}
 800ae8a:	b086      	sub	sp, #24
 800ae8c:	af00      	add	r7, sp, #0
 800ae8e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	d04f      	beq.n	800af3a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800ae9a:	2308      	movs	r3, #8
 800ae9c:	425b      	negs	r3, r3
 800ae9e:	697a      	ldr	r2, [r7, #20]
 800aea0:	4413      	add	r3, r2
 800aea2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800aea4:	697b      	ldr	r3, [r7, #20]
 800aea6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800aea8:	693b      	ldr	r3, [r7, #16]
 800aeaa:	685a      	ldr	r2, [r3, #4]
 800aeac:	4b25      	ldr	r3, [pc, #148]	@ (800af44 <vPortFree+0xbc>)
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	4013      	ands	r3, r2
 800aeb2:	2b00      	cmp	r3, #0
 800aeb4:	d10b      	bne.n	800aece <vPortFree+0x46>
	__asm volatile
 800aeb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aeba:	f383 8811 	msr	BASEPRI, r3
 800aebe:	f3bf 8f6f 	isb	sy
 800aec2:	f3bf 8f4f 	dsb	sy
 800aec6:	60fb      	str	r3, [r7, #12]
}
 800aec8:	bf00      	nop
 800aeca:	bf00      	nop
 800aecc:	e7fd      	b.n	800aeca <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800aece:	693b      	ldr	r3, [r7, #16]
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	d00b      	beq.n	800aeee <vPortFree+0x66>
	__asm volatile
 800aed6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aeda:	f383 8811 	msr	BASEPRI, r3
 800aede:	f3bf 8f6f 	isb	sy
 800aee2:	f3bf 8f4f 	dsb	sy
 800aee6:	60bb      	str	r3, [r7, #8]
}
 800aee8:	bf00      	nop
 800aeea:	bf00      	nop
 800aeec:	e7fd      	b.n	800aeea <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800aeee:	693b      	ldr	r3, [r7, #16]
 800aef0:	685a      	ldr	r2, [r3, #4]
 800aef2:	4b14      	ldr	r3, [pc, #80]	@ (800af44 <vPortFree+0xbc>)
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	4013      	ands	r3, r2
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d01e      	beq.n	800af3a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800aefc:	693b      	ldr	r3, [r7, #16]
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	2b00      	cmp	r3, #0
 800af02:	d11a      	bne.n	800af3a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800af04:	693b      	ldr	r3, [r7, #16]
 800af06:	685a      	ldr	r2, [r3, #4]
 800af08:	4b0e      	ldr	r3, [pc, #56]	@ (800af44 <vPortFree+0xbc>)
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	43db      	mvns	r3, r3
 800af0e:	401a      	ands	r2, r3
 800af10:	693b      	ldr	r3, [r7, #16]
 800af12:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800af14:	f7fe fc42 	bl	800979c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800af18:	693b      	ldr	r3, [r7, #16]
 800af1a:	685a      	ldr	r2, [r3, #4]
 800af1c:	4b0a      	ldr	r3, [pc, #40]	@ (800af48 <vPortFree+0xc0>)
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	4413      	add	r3, r2
 800af22:	4a09      	ldr	r2, [pc, #36]	@ (800af48 <vPortFree+0xc0>)
 800af24:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800af26:	6938      	ldr	r0, [r7, #16]
 800af28:	f000 f874 	bl	800b014 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800af2c:	4b07      	ldr	r3, [pc, #28]	@ (800af4c <vPortFree+0xc4>)
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	3301      	adds	r3, #1
 800af32:	4a06      	ldr	r2, [pc, #24]	@ (800af4c <vPortFree+0xc4>)
 800af34:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800af36:	f7fe fc3f 	bl	80097b8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800af3a:	bf00      	nop
 800af3c:	3718      	adds	r7, #24
 800af3e:	46bd      	mov	sp, r7
 800af40:	bd80      	pop	{r7, pc}
 800af42:	bf00      	nop
 800af44:	2000c570 	.word	0x2000c570
 800af48:	2000c560 	.word	0x2000c560
 800af4c:	2000c56c 	.word	0x2000c56c

0800af50 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800af50:	b480      	push	{r7}
 800af52:	b085      	sub	sp, #20
 800af54:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800af56:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800af5a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800af5c:	4b27      	ldr	r3, [pc, #156]	@ (800affc <prvHeapInit+0xac>)
 800af5e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800af60:	68fb      	ldr	r3, [r7, #12]
 800af62:	f003 0307 	and.w	r3, r3, #7
 800af66:	2b00      	cmp	r3, #0
 800af68:	d00c      	beq.n	800af84 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	3307      	adds	r3, #7
 800af6e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800af70:	68fb      	ldr	r3, [r7, #12]
 800af72:	f023 0307 	bic.w	r3, r3, #7
 800af76:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800af78:	68ba      	ldr	r2, [r7, #8]
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	1ad3      	subs	r3, r2, r3
 800af7e:	4a1f      	ldr	r2, [pc, #124]	@ (800affc <prvHeapInit+0xac>)
 800af80:	4413      	add	r3, r2
 800af82:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800af88:	4a1d      	ldr	r2, [pc, #116]	@ (800b000 <prvHeapInit+0xb0>)
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800af8e:	4b1c      	ldr	r3, [pc, #112]	@ (800b000 <prvHeapInit+0xb0>)
 800af90:	2200      	movs	r2, #0
 800af92:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	68ba      	ldr	r2, [r7, #8]
 800af98:	4413      	add	r3, r2
 800af9a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800af9c:	2208      	movs	r2, #8
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	1a9b      	subs	r3, r3, r2
 800afa2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	f023 0307 	bic.w	r3, r3, #7
 800afaa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800afac:	68fb      	ldr	r3, [r7, #12]
 800afae:	4a15      	ldr	r2, [pc, #84]	@ (800b004 <prvHeapInit+0xb4>)
 800afb0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800afb2:	4b14      	ldr	r3, [pc, #80]	@ (800b004 <prvHeapInit+0xb4>)
 800afb4:	681b      	ldr	r3, [r3, #0]
 800afb6:	2200      	movs	r2, #0
 800afb8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800afba:	4b12      	ldr	r3, [pc, #72]	@ (800b004 <prvHeapInit+0xb4>)
 800afbc:	681b      	ldr	r3, [r3, #0]
 800afbe:	2200      	movs	r2, #0
 800afc0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800afc6:	683b      	ldr	r3, [r7, #0]
 800afc8:	68fa      	ldr	r2, [r7, #12]
 800afca:	1ad2      	subs	r2, r2, r3
 800afcc:	683b      	ldr	r3, [r7, #0]
 800afce:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800afd0:	4b0c      	ldr	r3, [pc, #48]	@ (800b004 <prvHeapInit+0xb4>)
 800afd2:	681a      	ldr	r2, [r3, #0]
 800afd4:	683b      	ldr	r3, [r7, #0]
 800afd6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800afd8:	683b      	ldr	r3, [r7, #0]
 800afda:	685b      	ldr	r3, [r3, #4]
 800afdc:	4a0a      	ldr	r2, [pc, #40]	@ (800b008 <prvHeapInit+0xb8>)
 800afde:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800afe0:	683b      	ldr	r3, [r7, #0]
 800afe2:	685b      	ldr	r3, [r3, #4]
 800afe4:	4a09      	ldr	r2, [pc, #36]	@ (800b00c <prvHeapInit+0xbc>)
 800afe6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800afe8:	4b09      	ldr	r3, [pc, #36]	@ (800b010 <prvHeapInit+0xc0>)
 800afea:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800afee:	601a      	str	r2, [r3, #0]
}
 800aff0:	bf00      	nop
 800aff2:	3714      	adds	r7, #20
 800aff4:	46bd      	mov	sp, r7
 800aff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800affa:	4770      	bx	lr
 800affc:	20008954 	.word	0x20008954
 800b000:	2000c554 	.word	0x2000c554
 800b004:	2000c55c 	.word	0x2000c55c
 800b008:	2000c564 	.word	0x2000c564
 800b00c:	2000c560 	.word	0x2000c560
 800b010:	2000c570 	.word	0x2000c570

0800b014 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b014:	b480      	push	{r7}
 800b016:	b085      	sub	sp, #20
 800b018:	af00      	add	r7, sp, #0
 800b01a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b01c:	4b28      	ldr	r3, [pc, #160]	@ (800b0c0 <prvInsertBlockIntoFreeList+0xac>)
 800b01e:	60fb      	str	r3, [r7, #12]
 800b020:	e002      	b.n	800b028 <prvInsertBlockIntoFreeList+0x14>
 800b022:	68fb      	ldr	r3, [r7, #12]
 800b024:	681b      	ldr	r3, [r3, #0]
 800b026:	60fb      	str	r3, [r7, #12]
 800b028:	68fb      	ldr	r3, [r7, #12]
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	687a      	ldr	r2, [r7, #4]
 800b02e:	429a      	cmp	r2, r3
 800b030:	d8f7      	bhi.n	800b022 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b032:	68fb      	ldr	r3, [r7, #12]
 800b034:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b036:	68fb      	ldr	r3, [r7, #12]
 800b038:	685b      	ldr	r3, [r3, #4]
 800b03a:	68ba      	ldr	r2, [r7, #8]
 800b03c:	4413      	add	r3, r2
 800b03e:	687a      	ldr	r2, [r7, #4]
 800b040:	429a      	cmp	r2, r3
 800b042:	d108      	bne.n	800b056 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	685a      	ldr	r2, [r3, #4]
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	685b      	ldr	r3, [r3, #4]
 800b04c:	441a      	add	r2, r3
 800b04e:	68fb      	ldr	r3, [r7, #12]
 800b050:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	685b      	ldr	r3, [r3, #4]
 800b05e:	68ba      	ldr	r2, [r7, #8]
 800b060:	441a      	add	r2, r3
 800b062:	68fb      	ldr	r3, [r7, #12]
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	429a      	cmp	r2, r3
 800b068:	d118      	bne.n	800b09c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b06a:	68fb      	ldr	r3, [r7, #12]
 800b06c:	681a      	ldr	r2, [r3, #0]
 800b06e:	4b15      	ldr	r3, [pc, #84]	@ (800b0c4 <prvInsertBlockIntoFreeList+0xb0>)
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	429a      	cmp	r2, r3
 800b074:	d00d      	beq.n	800b092 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	685a      	ldr	r2, [r3, #4]
 800b07a:	68fb      	ldr	r3, [r7, #12]
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	685b      	ldr	r3, [r3, #4]
 800b080:	441a      	add	r2, r3
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b086:	68fb      	ldr	r3, [r7, #12]
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	681a      	ldr	r2, [r3, #0]
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	601a      	str	r2, [r3, #0]
 800b090:	e008      	b.n	800b0a4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b092:	4b0c      	ldr	r3, [pc, #48]	@ (800b0c4 <prvInsertBlockIntoFreeList+0xb0>)
 800b094:	681a      	ldr	r2, [r3, #0]
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	601a      	str	r2, [r3, #0]
 800b09a:	e003      	b.n	800b0a4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	681a      	ldr	r2, [r3, #0]
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b0a4:	68fa      	ldr	r2, [r7, #12]
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	429a      	cmp	r2, r3
 800b0aa:	d002      	beq.n	800b0b2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b0ac:	68fb      	ldr	r3, [r7, #12]
 800b0ae:	687a      	ldr	r2, [r7, #4]
 800b0b0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b0b2:	bf00      	nop
 800b0b4:	3714      	adds	r7, #20
 800b0b6:	46bd      	mov	sp, r7
 800b0b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0bc:	4770      	bx	lr
 800b0be:	bf00      	nop
 800b0c0:	2000c554 	.word	0x2000c554
 800b0c4:	2000c55c 	.word	0x2000c55c

0800b0c8 <Motor_Init>:
						GPIO_TypeDef *_IN1_Port, uint16_t _IN1_Pin,
						GPIO_TypeDef *_IN2_Port, uint16_t _IN2_Pin,
						TIM_HandleTypeDef *htim_pwm, uint32_t Channel,
						TIM_HandleTypeDef *htim_encoder,
						float kp, float ki, float kd)
		{
 800b0c8:	b580      	push	{r7, lr}
 800b0ca:	b086      	sub	sp, #24
 800b0cc:	af00      	add	r7, sp, #0
 800b0ce:	6178      	str	r0, [r7, #20]
 800b0d0:	60fa      	str	r2, [r7, #12]
 800b0d2:	461a      	mov	r2, r3
 800b0d4:	ed87 0a02 	vstr	s0, [r7, #8]
 800b0d8:	edc7 0a01 	vstr	s1, [r7, #4]
 800b0dc:	ed87 1a00 	vstr	s2, [r7]
 800b0e0:	460b      	mov	r3, r1
 800b0e2:	74fb      	strb	r3, [r7, #19]
 800b0e4:	4613      	mov	r3, r2
 800b0e6:	823b      	strh	r3, [r7, #16]
			// G?n ID
			_motor->id = id;
 800b0e8:	697b      	ldr	r3, [r7, #20]
 800b0ea:	7cfa      	ldrb	r2, [r7, #19]
 800b0ec:	701a      	strb	r2, [r3, #0]

			// Luu th?ng tin ch?n di?u khi?n chi?u
			_motor->IN1_Port = _IN1_Port;
 800b0ee:	697b      	ldr	r3, [r7, #20]
 800b0f0:	68fa      	ldr	r2, [r7, #12]
 800b0f2:	605a      	str	r2, [r3, #4]
			_motor->IN1_Pin  = _IN1_Pin;
 800b0f4:	697b      	ldr	r3, [r7, #20]
 800b0f6:	8a3a      	ldrh	r2, [r7, #16]
 800b0f8:	811a      	strh	r2, [r3, #8]
			_motor->IN2_Port = _IN2_Port;
 800b0fa:	697b      	ldr	r3, [r7, #20]
 800b0fc:	6a3a      	ldr	r2, [r7, #32]
 800b0fe:	60da      	str	r2, [r3, #12]
			_motor->IN2_Pin  = _IN2_Pin;
 800b100:	697b      	ldr	r3, [r7, #20]
 800b102:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800b104:	821a      	strh	r2, [r3, #16]

			// PWM
			_motor->htim_pwm = htim_pwm;
 800b106:	697b      	ldr	r3, [r7, #20]
 800b108:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b10a:	62da      	str	r2, [r3, #44]	@ 0x2c
			_motor->Channel  = Channel;
 800b10c:	697b      	ldr	r3, [r7, #20]
 800b10e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b110:	631a      	str	r2, [r3, #48]	@ 0x30


			// Encoder
			_motor->htim_encoder = htim_encoder;
 800b112:	697b      	ldr	r3, [r7, #20]
 800b114:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b116:	615a      	str	r2, [r3, #20]
			_motor->encoder_count = 0;
 800b118:	697b      	ldr	r3, [r7, #20]
 800b11a:	2200      	movs	r2, #0
 800b11c:	831a      	strh	r2, [r3, #24]
			_motor->prev_count    = 0;
 800b11e:	697b      	ldr	r3, [r7, #20]
 800b120:	2200      	movs	r2, #0
 800b122:	835a      	strh	r2, [r3, #26]
			_motor->delta_count   = 0;
 800b124:	697b      	ldr	r3, [r7, #20]
 800b126:	2200      	movs	r2, #0
 800b128:	839a      	strh	r2, [r3, #28]
			_motor->progress_count = 0;
 800b12a:	697b      	ldr	r3, [r7, #20]
 800b12c:	2200      	movs	r2, #0
 800b12e:	83da      	strh	r2, [r3, #30]

			// PID
			_motor->kp = kp;
 800b130:	697b      	ldr	r3, [r7, #20]
 800b132:	68ba      	ldr	r2, [r7, #8]
 800b134:	621a      	str	r2, [r3, #32]
			_motor->ki = ki;
 800b136:	697b      	ldr	r3, [r7, #20]
 800b138:	687a      	ldr	r2, [r7, #4]
 800b13a:	625a      	str	r2, [r3, #36]	@ 0x24
			_motor->kd = kd;
 800b13c:	697b      	ldr	r3, [r7, #20]
 800b13e:	683a      	ldr	r2, [r7, #0]
 800b140:	629a      	str	r2, [r3, #40]	@ 0x28

			// Speed
			_motor->cur_speed    = 0.0;
 800b142:	6979      	ldr	r1, [r7, #20]
 800b144:	f04f 0200 	mov.w	r2, #0
 800b148:	f04f 0300 	mov.w	r3, #0
 800b14c:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
			_motor->target_speed = 0.0;
 800b150:	6979      	ldr	r1, [r7, #20]
 800b152:	f04f 0200 	mov.w	r2, #0
 800b156:	f04f 0300 	mov.w	r3, #0
 800b15a:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
			_motor->Pid_output = 0.0;
 800b15e:	6979      	ldr	r1, [r7, #20]
 800b160:	f04f 0200 	mov.w	r2, #0
 800b164:	f04f 0300 	mov.w	r3, #0
 800b168:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48

			// Start PWM
			HAL_TIM_PWM_Start(_motor->htim_pwm, _motor->Channel);
 800b16c:	697b      	ldr	r3, [r7, #20]
 800b16e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b170:	697b      	ldr	r3, [r7, #20]
 800b172:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b174:	4619      	mov	r1, r3
 800b176:	4610      	mov	r0, r2
 800b178:	f7fa fe88 	bl	8005e8c <HAL_TIM_PWM_Start>

			// Kh?i d?ng Encoder
			HAL_TIM_Encoder_Start(_motor->htim_encoder, TIM_CHANNEL_ALL);
 800b17c:	697b      	ldr	r3, [r7, #20]
 800b17e:	695b      	ldr	r3, [r3, #20]
 800b180:	213c      	movs	r1, #60	@ 0x3c
 800b182:	4618      	mov	r0, r3
 800b184:	f7fa ffd8 	bl	8006138 <HAL_TIM_Encoder_Start>
		}
 800b188:	bf00      	nop
 800b18a:	3718      	adds	r7, #24
 800b18c:	46bd      	mov	sp, r7
 800b18e:	bd80      	pop	{r7, pc}

0800b190 <Motor_GetSpeed>:
		
void Motor_UpdateSpeed(Motor *_motor, float new);
void Motor_GetSpeed(Motor *_motor)
	{
 800b190:	b5b0      	push	{r4, r5, r7, lr}
 800b192:	b084      	sub	sp, #16
 800b194:	af00      	add	r7, sp, #0
 800b196:	6078      	str	r0, [r7, #4]
		_motor->encoder_count = __HAL_TIM_GET_COUNTER(_motor->htim_encoder);
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	695b      	ldr	r3, [r3, #20]
 800b19c:	681b      	ldr	r3, [r3, #0]
 800b19e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1a0:	b21a      	sxth	r2, r3
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	831a      	strh	r2, [r3, #24]
		_motor->delta_count = _motor->encoder_count - _motor->prev_count;
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 800b1ac:	b29a      	uxth	r2, r3
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 800b1b4:	b29b      	uxth	r3, r3
 800b1b6:	1ad3      	subs	r3, r2, r3
 800b1b8:	b29b      	uxth	r3, r3
 800b1ba:	b21a      	sxth	r2, r3
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	839a      	strh	r2, [r3, #28]
    int sign = (_motor->id == LEFT) ? 1 : -1;
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	781b      	ldrb	r3, [r3, #0]
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	d101      	bne.n	800b1cc <Motor_GetSpeed+0x3c>
 800b1c8:	2301      	movs	r3, #1
 800b1ca:	e001      	b.n	800b1d0 <Motor_GetSpeed+0x40>
 800b1cc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800b1d0:	60fb      	str	r3, [r7, #12]
		_motor->cur_speed = (sign)*( (double)(_motor->delta_count)/ ENCODER_PPR) * (60.0 / (2 / 1000.0)); 
 800b1d2:	68f8      	ldr	r0, [r7, #12]
 800b1d4:	f7f5 f9be 	bl	8000554 <__aeabi_i2d>
 800b1d8:	4604      	mov	r4, r0
 800b1da:	460d      	mov	r5, r1
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 800b1e2:	4618      	mov	r0, r3
 800b1e4:	f7f5 f9b6 	bl	8000554 <__aeabi_i2d>
 800b1e8:	f04f 0200 	mov.w	r2, #0
 800b1ec:	4b12      	ldr	r3, [pc, #72]	@ (800b238 <Motor_GetSpeed+0xa8>)
 800b1ee:	f7f5 fb45 	bl	800087c <__aeabi_ddiv>
 800b1f2:	4602      	mov	r2, r0
 800b1f4:	460b      	mov	r3, r1
 800b1f6:	4620      	mov	r0, r4
 800b1f8:	4629      	mov	r1, r5
 800b1fa:	f7f5 fa15 	bl	8000628 <__aeabi_dmul>
 800b1fe:	4602      	mov	r2, r0
 800b200:	460b      	mov	r3, r1
 800b202:	4610      	mov	r0, r2
 800b204:	4619      	mov	r1, r3
 800b206:	a30a      	add	r3, pc, #40	@ (adr r3, 800b230 <Motor_GetSpeed+0xa0>)
 800b208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b20c:	f7f5 fa0c 	bl	8000628 <__aeabi_dmul>
 800b210:	4602      	mov	r2, r0
 800b212:	460b      	mov	r3, r1
 800b214:	6879      	ldr	r1, [r7, #4]
 800b216:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
		_motor->prev_count = _motor->encoder_count;
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	f9b3 2018 	ldrsh.w	r2, [r3, #24]
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	835a      	strh	r2, [r3, #26]

	}
 800b224:	bf00      	nop
 800b226:	3710      	adds	r7, #16
 800b228:	46bd      	mov	sp, r7
 800b22a:	bdb0      	pop	{r4, r5, r7, pc}
 800b22c:	f3af 8000 	nop.w
 800b230:	00000000 	.word	0x00000000
 800b234:	40dd4c00 	.word	0x40dd4c00
 800b238:	4095e000 	.word	0x4095e000
 800b23c:	00000000 	.word	0x00000000

0800b240 <Motor_SetPwm>:
	
	
void Motor_SetPwm(Motor *motor)
	{
 800b240:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b244:	b083      	sub	sp, #12
 800b246:	af00      	add	r7, sp, #0
 800b248:	6078      	str	r0, [r7, #4]
		if(motor->Pid_output > 3199)
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 800b250:	a36f      	add	r3, pc, #444	@ (adr r3, 800b410 <Motor_SetPwm+0x1d0>)
 800b252:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b256:	f7f5 fc77 	bl	8000b48 <__aeabi_dcmpgt>
 800b25a:	4603      	mov	r3, r0
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	d006      	beq.n	800b26e <Motor_SetPwm+0x2e>
		{
			motor->Pid_output = 3199;
 800b260:	6879      	ldr	r1, [r7, #4]
 800b262:	a36b      	add	r3, pc, #428	@ (adr r3, 800b410 <Motor_SetPwm+0x1d0>)
 800b264:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b268:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
 800b26c:	e010      	b.n	800b290 <Motor_SetPwm+0x50>
		}
		else if(motor->Pid_output < -3199)
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 800b274:	a368      	add	r3, pc, #416	@ (adr r3, 800b418 <Motor_SetPwm+0x1d8>)
 800b276:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b27a:	f7f5 fc47 	bl	8000b0c <__aeabi_dcmplt>
 800b27e:	4603      	mov	r3, r0
 800b280:	2b00      	cmp	r3, #0
 800b282:	d005      	beq.n	800b290 <Motor_SetPwm+0x50>
		{
			motor->Pid_output = -3199;
 800b284:	6879      	ldr	r1, [r7, #4]
 800b286:	a364      	add	r3, pc, #400	@ (adr r3, 800b418 <Motor_SetPwm+0x1d8>)
 800b288:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b28c:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
		}
	if(motor->id == RIGHT)
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	781b      	ldrb	r3, [r3, #0]
 800b294:	2b01      	cmp	r3, #1
 800b296:	d159      	bne.n	800b34c <Motor_SetPwm+0x10c>
		{
			if(motor->Pid_output > 0)
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 800b29e:	f04f 0200 	mov.w	r2, #0
 800b2a2:	f04f 0300 	mov.w	r3, #0
 800b2a6:	f7f5 fc4f 	bl	8000b48 <__aeabi_dcmpgt>
 800b2aa:	4603      	mov	r3, r0
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d010      	beq.n	800b2d2 <Motor_SetPwm+0x92>
			{
				HAL_GPIO_WritePin(motor->IN1_Port, motor->IN1_Pin, GPIO_PIN_SET);
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	6858      	ldr	r0, [r3, #4]
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	891b      	ldrh	r3, [r3, #8]
 800b2b8:	2201      	movs	r2, #1
 800b2ba:	4619      	mov	r1, r3
 800b2bc:	f7f9 f84e 	bl	800435c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(motor->IN2_Port, motor->IN2_Pin, GPIO_PIN_RESET);
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	68d8      	ldr	r0, [r3, #12]
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	8a1b      	ldrh	r3, [r3, #16]
 800b2c8:	2200      	movs	r2, #0
 800b2ca:	4619      	mov	r1, r3
 800b2cc:	f7f9 f846 	bl	800435c <HAL_GPIO_WritePin>
 800b2d0:	e02c      	b.n	800b32c <Motor_SetPwm+0xec>
			}
			else if(motor->Pid_output < 0)
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 800b2d8:	f04f 0200 	mov.w	r2, #0
 800b2dc:	f04f 0300 	mov.w	r3, #0
 800b2e0:	f7f5 fc14 	bl	8000b0c <__aeabi_dcmplt>
 800b2e4:	4603      	mov	r3, r0
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d010      	beq.n	800b30c <Motor_SetPwm+0xcc>
			{
				HAL_GPIO_WritePin(motor->IN1_Port, motor->IN1_Pin,GPIO_PIN_RESET);
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	6858      	ldr	r0, [r3, #4]
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	891b      	ldrh	r3, [r3, #8]
 800b2f2:	2200      	movs	r2, #0
 800b2f4:	4619      	mov	r1, r3
 800b2f6:	f7f9 f831 	bl	800435c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(motor->IN2_Port, motor->IN2_Pin, GPIO_PIN_SET);
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	68d8      	ldr	r0, [r3, #12]
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	8a1b      	ldrh	r3, [r3, #16]
 800b302:	2201      	movs	r2, #1
 800b304:	4619      	mov	r1, r3
 800b306:	f7f9 f829 	bl	800435c <HAL_GPIO_WritePin>
 800b30a:	e00f      	b.n	800b32c <Motor_SetPwm+0xec>
			}
			else
			{
				HAL_GPIO_WritePin(motor->IN1_Port, motor->IN1_Pin, GPIO_PIN_RESET);
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	6858      	ldr	r0, [r3, #4]
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	891b      	ldrh	r3, [r3, #8]
 800b314:	2200      	movs	r2, #0
 800b316:	4619      	mov	r1, r3
 800b318:	f7f9 f820 	bl	800435c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(motor->IN2_Port, motor->IN2_Pin, GPIO_PIN_RESET);
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	68d8      	ldr	r0, [r3, #12]
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	8a1b      	ldrh	r3, [r3, #16]
 800b324:	2200      	movs	r2, #0
 800b326:	4619      	mov	r1, r3
 800b328:	f7f9 f818 	bl	800435c <HAL_GPIO_WritePin>
			}
			motor->htim_pwm->Instance->CCR2 =(uint32_t)((fabs)(motor->Pid_output) );
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 800b332:	4690      	mov	r8, r2
 800b334:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b33c:	681c      	ldr	r4, [r3, #0]
 800b33e:	4640      	mov	r0, r8
 800b340:	4649      	mov	r1, r9
 800b342:	f7f5 fc49 	bl	8000bd8 <__aeabi_d2uiz>
 800b346:	4603      	mov	r3, r0
 800b348:	63a3      	str	r3, [r4, #56]	@ 0x38
			motor->htim_pwm->Instance->CCR1 =(uint32_t)((fabs)(motor->Pid_output) );

		}


	}
 800b34a:	e05c      	b.n	800b406 <Motor_SetPwm+0x1c6>
		else if (motor->id == LEFT)
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	781b      	ldrb	r3, [r3, #0]
 800b350:	2b00      	cmp	r3, #0
 800b352:	d158      	bne.n	800b406 <Motor_SetPwm+0x1c6>
			if(motor->Pid_output > 0)
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 800b35a:	f04f 0200 	mov.w	r2, #0
 800b35e:	f04f 0300 	mov.w	r3, #0
 800b362:	f7f5 fbf1 	bl	8000b48 <__aeabi_dcmpgt>
 800b366:	4603      	mov	r3, r0
 800b368:	2b00      	cmp	r3, #0
 800b36a:	d010      	beq.n	800b38e <Motor_SetPwm+0x14e>
				HAL_GPIO_WritePin(motor->IN1_Port, motor->IN1_Pin,GPIO_PIN_RESET);
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	6858      	ldr	r0, [r3, #4]
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	891b      	ldrh	r3, [r3, #8]
 800b374:	2200      	movs	r2, #0
 800b376:	4619      	mov	r1, r3
 800b378:	f7f8 fff0 	bl	800435c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(motor->IN2_Port, motor->IN2_Pin,GPIO_PIN_SET);
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	68d8      	ldr	r0, [r3, #12]
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	8a1b      	ldrh	r3, [r3, #16]
 800b384:	2201      	movs	r2, #1
 800b386:	4619      	mov	r1, r3
 800b388:	f7f8 ffe8 	bl	800435c <HAL_GPIO_WritePin>
 800b38c:	e02c      	b.n	800b3e8 <Motor_SetPwm+0x1a8>
			else if(motor->Pid_output < 0)
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 800b394:	f04f 0200 	mov.w	r2, #0
 800b398:	f04f 0300 	mov.w	r3, #0
 800b39c:	f7f5 fbb6 	bl	8000b0c <__aeabi_dcmplt>
 800b3a0:	4603      	mov	r3, r0
 800b3a2:	2b00      	cmp	r3, #0
 800b3a4:	d010      	beq.n	800b3c8 <Motor_SetPwm+0x188>
				HAL_GPIO_WritePin(motor->IN1_Port, motor->IN1_Pin, GPIO_PIN_SET);
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	6858      	ldr	r0, [r3, #4]
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	891b      	ldrh	r3, [r3, #8]
 800b3ae:	2201      	movs	r2, #1
 800b3b0:	4619      	mov	r1, r3
 800b3b2:	f7f8 ffd3 	bl	800435c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(motor->IN2_Port, motor->IN2_Pin, GPIO_PIN_RESET);
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	68d8      	ldr	r0, [r3, #12]
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	8a1b      	ldrh	r3, [r3, #16]
 800b3be:	2200      	movs	r2, #0
 800b3c0:	4619      	mov	r1, r3
 800b3c2:	f7f8 ffcb 	bl	800435c <HAL_GPIO_WritePin>
 800b3c6:	e00f      	b.n	800b3e8 <Motor_SetPwm+0x1a8>
				HAL_GPIO_WritePin(motor->IN1_Port, motor->IN1_Pin, GPIO_PIN_RESET);
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	6858      	ldr	r0, [r3, #4]
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	891b      	ldrh	r3, [r3, #8]
 800b3d0:	2200      	movs	r2, #0
 800b3d2:	4619      	mov	r1, r3
 800b3d4:	f7f8 ffc2 	bl	800435c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(motor->IN2_Port, motor->IN2_Pin, GPIO_PIN_RESET);
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	68d8      	ldr	r0, [r3, #12]
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	8a1b      	ldrh	r3, [r3, #16]
 800b3e0:	2200      	movs	r2, #0
 800b3e2:	4619      	mov	r1, r3
 800b3e4:	f7f8 ffba 	bl	800435c <HAL_GPIO_WritePin>
			motor->htim_pwm->Instance->CCR1 =(uint32_t)((fabs)(motor->Pid_output) );
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 800b3ee:	4614      	mov	r4, r2
 800b3f0:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3f8:	681e      	ldr	r6, [r3, #0]
 800b3fa:	4620      	mov	r0, r4
 800b3fc:	4629      	mov	r1, r5
 800b3fe:	f7f5 fbeb 	bl	8000bd8 <__aeabi_d2uiz>
 800b402:	4603      	mov	r3, r0
 800b404:	6373      	str	r3, [r6, #52]	@ 0x34
	}
 800b406:	bf00      	nop
 800b408:	370c      	adds	r7, #12
 800b40a:	46bd      	mov	sp, r7
 800b40c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b410:	00000000 	.word	0x00000000
 800b414:	40a8fe00 	.word	0x40a8fe00
 800b418:	00000000 	.word	0x00000000
 800b41c:	c0a8fe00 	.word	0xc0a8fe00

0800b420 <Motor_SetTarget>:
void Motor_SetTarget(Motor*motor, double target)
	{
 800b420:	b480      	push	{r7}
 800b422:	b085      	sub	sp, #20
 800b424:	af00      	add	r7, sp, #0
 800b426:	60f8      	str	r0, [r7, #12]
 800b428:	ed87 0b00 	vstr	d0, [r7]
		motor->target_speed = target;
 800b42c:	68f9      	ldr	r1, [r7, #12]
 800b42e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b432:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
	}
 800b436:	bf00      	nop
 800b438:	3714      	adds	r7, #20
 800b43a:	46bd      	mov	sp, r7
 800b43c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b440:	4770      	bx	lr
	...

0800b444 <Drive_VW>:

void Drive_VW(Motor *mL, Motor *mR, float v_mps, float w_radps)
{
 800b444:	b580      	push	{r7, lr}
 800b446:	b08a      	sub	sp, #40	@ 0x28
 800b448:	af00      	add	r7, sp, #0
 800b44a:	60f8      	str	r0, [r7, #12]
 800b44c:	60b9      	str	r1, [r7, #8]
 800b44e:	ed87 0a01 	vstr	s0, [r7, #4]
 800b452:	edc7 0a00 	vstr	s1, [r7]
    const float half_track = TRACK_WIDTH_M * 0.5f;
 800b456:	4b56      	ldr	r3, [pc, #344]	@ (800b5b0 <Drive_VW+0x16c>)
 800b458:	617b      	str	r3, [r7, #20]
    const float two_pi_R   = 2.0f * 3.1415926f * WHEEL_RADIUS_M;
 800b45a:	4b56      	ldr	r3, [pc, #344]	@ (800b5b4 <Drive_VW+0x170>)
 800b45c:	613b      	str	r3, [r7, #16]

     vL = (2 * v_mps - w_radps * TRACK_WIDTH_M) / (2) ;   // [m/s]
 800b45e:	edd7 7a01 	vldr	s15, [r7, #4]
 800b462:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800b466:	edd7 7a00 	vldr	s15, [r7]
 800b46a:	eddf 6a53 	vldr	s13, [pc, #332]	@ 800b5b8 <Drive_VW+0x174>
 800b46e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800b472:	ee37 7a67 	vsub.f32	s14, s14, s15
 800b476:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800b47a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b47e:	4b4f      	ldr	r3, [pc, #316]	@ (800b5bc <Drive_VW+0x178>)
 800b480:	edc3 7a00 	vstr	s15, [r3]
     vR = (2 * v_mps + w_radps * TRACK_WIDTH_M) / (2);   // [m/s]
 800b484:	edd7 7a01 	vldr	s15, [r7, #4]
 800b488:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800b48c:	edd7 7a00 	vldr	s15, [r7]
 800b490:	eddf 6a49 	vldr	s13, [pc, #292]	@ 800b5b8 <Drive_VW+0x174>
 800b494:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800b498:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b49c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800b4a0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b4a4:	4b46      	ldr	r3, [pc, #280]	@ (800b5c0 <Drive_VW+0x17c>)
 800b4a6:	edc3 7a00 	vstr	s15, [r3]

    double rpsL = (double)(vL / two_pi_R); // [rps]
 800b4aa:	4b44      	ldr	r3, [pc, #272]	@ (800b5bc <Drive_VW+0x178>)
 800b4ac:	ed93 7a00 	vldr	s14, [r3]
 800b4b0:	edd7 7a04 	vldr	s15, [r7, #16]
 800b4b4:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800b4b8:	ee16 0a90 	vmov	r0, s13
 800b4bc:	f7f5 f85c 	bl	8000578 <__aeabi_f2d>
 800b4c0:	4602      	mov	r2, r0
 800b4c2:	460b      	mov	r3, r1
 800b4c4:	e9c7 2308 	strd	r2, r3, [r7, #32]
    double rpsR = (double)(vR / two_pi_R); // [rps]
 800b4c8:	4b3d      	ldr	r3, [pc, #244]	@ (800b5c0 <Drive_VW+0x17c>)
 800b4ca:	ed93 7a00 	vldr	s14, [r3]
 800b4ce:	edd7 7a04 	vldr	s15, [r7, #16]
 800b4d2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800b4d6:	ee16 0a90 	vmov	r0, s13
 800b4da:	f7f5 f84d 	bl	8000578 <__aeabi_f2d>
 800b4de:	4602      	mov	r2, r0
 800b4e0:	460b      	mov	r3, r1
 800b4e2:	e9c7 2306 	strd	r2, r3, [r7, #24]

    if (rpsL >  MOTOR_RPS_MAX) rpsL =  MOTOR_RPS_MAX;
 800b4e6:	f04f 0200 	mov.w	r2, #0
 800b4ea:	4b36      	ldr	r3, [pc, #216]	@ (800b5c4 <Drive_VW+0x180>)
 800b4ec:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800b4f0:	f7f5 fb2a 	bl	8000b48 <__aeabi_dcmpgt>
 800b4f4:	4603      	mov	r3, r0
 800b4f6:	2b00      	cmp	r3, #0
 800b4f8:	d004      	beq.n	800b504 <Drive_VW+0xc0>
 800b4fa:	f04f 0200 	mov.w	r2, #0
 800b4fe:	4b31      	ldr	r3, [pc, #196]	@ (800b5c4 <Drive_VW+0x180>)
 800b500:	e9c7 2308 	strd	r2, r3, [r7, #32]
    if (rpsL < -MOTOR_RPS_MAX) rpsL = -MOTOR_RPS_MAX;
 800b504:	f04f 0200 	mov.w	r2, #0
 800b508:	4b2f      	ldr	r3, [pc, #188]	@ (800b5c8 <Drive_VW+0x184>)
 800b50a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800b50e:	f7f5 fafd 	bl	8000b0c <__aeabi_dcmplt>
 800b512:	4603      	mov	r3, r0
 800b514:	2b00      	cmp	r3, #0
 800b516:	d004      	beq.n	800b522 <Drive_VW+0xde>
 800b518:	f04f 0200 	mov.w	r2, #0
 800b51c:	4b2a      	ldr	r3, [pc, #168]	@ (800b5c8 <Drive_VW+0x184>)
 800b51e:	e9c7 2308 	strd	r2, r3, [r7, #32]
    if (rpsR >  MOTOR_RPS_MAX) rpsR =  MOTOR_RPS_MAX;
 800b522:	f04f 0200 	mov.w	r2, #0
 800b526:	4b27      	ldr	r3, [pc, #156]	@ (800b5c4 <Drive_VW+0x180>)
 800b528:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800b52c:	f7f5 fb0c 	bl	8000b48 <__aeabi_dcmpgt>
 800b530:	4603      	mov	r3, r0
 800b532:	2b00      	cmp	r3, #0
 800b534:	d004      	beq.n	800b540 <Drive_VW+0xfc>
 800b536:	f04f 0200 	mov.w	r2, #0
 800b53a:	4b22      	ldr	r3, [pc, #136]	@ (800b5c4 <Drive_VW+0x180>)
 800b53c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if (rpsR < -MOTOR_RPS_MAX) rpsR = -MOTOR_RPS_MAX;
 800b540:	f04f 0200 	mov.w	r2, #0
 800b544:	4b20      	ldr	r3, [pc, #128]	@ (800b5c8 <Drive_VW+0x184>)
 800b546:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800b54a:	f7f5 fadf 	bl	8000b0c <__aeabi_dcmplt>
 800b54e:	4603      	mov	r3, r0
 800b550:	2b00      	cmp	r3, #0
 800b552:	d004      	beq.n	800b55e <Drive_VW+0x11a>
 800b554:	f04f 0200 	mov.w	r2, #0
 800b558:	4b1b      	ldr	r3, [pc, #108]	@ (800b5c8 <Drive_VW+0x184>)
 800b55a:	e9c7 2306 	strd	r2, r3, [r7, #24]

    Motor_SetTarget(mL, 60*rpsL); // [rpm]
 800b55e:	f04f 0200 	mov.w	r2, #0
 800b562:	4b1a      	ldr	r3, [pc, #104]	@ (800b5cc <Drive_VW+0x188>)
 800b564:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800b568:	f7f5 f85e 	bl	8000628 <__aeabi_dmul>
 800b56c:	4602      	mov	r2, r0
 800b56e:	460b      	mov	r3, r1
 800b570:	ec43 2b17 	vmov	d7, r2, r3
 800b574:	eeb0 0a47 	vmov.f32	s0, s14
 800b578:	eef0 0a67 	vmov.f32	s1, s15
 800b57c:	68f8      	ldr	r0, [r7, #12]
 800b57e:	f7ff ff4f 	bl	800b420 <Motor_SetTarget>
    Motor_SetTarget(mR, 60*rpsR); // [rpm]
 800b582:	f04f 0200 	mov.w	r2, #0
 800b586:	4b11      	ldr	r3, [pc, #68]	@ (800b5cc <Drive_VW+0x188>)
 800b588:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800b58c:	f7f5 f84c 	bl	8000628 <__aeabi_dmul>
 800b590:	4602      	mov	r2, r0
 800b592:	460b      	mov	r3, r1
 800b594:	ec43 2b17 	vmov	d7, r2, r3
 800b598:	eeb0 0a47 	vmov.f32	s0, s14
 800b59c:	eef0 0a67 	vmov.f32	s1, s15
 800b5a0:	68b8      	ldr	r0, [r7, #8]
 800b5a2:	f7ff ff3d 	bl	800b420 <Motor_SetTarget>
}
 800b5a6:	bf00      	nop
 800b5a8:	3728      	adds	r7, #40	@ 0x28
 800b5aa:	46bd      	mov	sp, r7
 800b5ac:	bd80      	pop	{r7, pc}
 800b5ae:	bf00      	nop
 800b5b0:	3e19999a 	.word	0x3e19999a
 800b5b4:	3e5ac161 	.word	0x3e5ac161
 800b5b8:	3e99999a 	.word	0x3e99999a
 800b5bc:	2000c574 	.word	0x2000c574
 800b5c0:	2000c578 	.word	0x2000c578
 800b5c4:	40160000 	.word	0x40160000
 800b5c8:	c0160000 	.word	0xc0160000
 800b5cc:	404e0000 	.word	0x404e0000

0800b5d0 <MPU6050_init>:
float yaw ;
float AX,AY,AZ,GX,GY,GZ;

int16_t ax = 0 , ay = 0 , az = 0 , gx =0 , gy = 0 , gz = 0;
void MPU6050_init(void)
{
 800b5d0:	b580      	push	{r7, lr}
 800b5d2:	b086      	sub	sp, #24
 800b5d4:	af04      	add	r7, sp, #16
	uint8_t check,data;
	HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1 , 1000);
 800b5d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b5da:	9302      	str	r3, [sp, #8]
 800b5dc:	2301      	movs	r3, #1
 800b5de:	9301      	str	r3, [sp, #4]
 800b5e0:	1dfb      	adds	r3, r7, #7
 800b5e2:	9300      	str	r3, [sp, #0]
 800b5e4:	2301      	movs	r3, #1
 800b5e6:	2275      	movs	r2, #117	@ 0x75
 800b5e8:	21d0      	movs	r1, #208	@ 0xd0
 800b5ea:	4823      	ldr	r0, [pc, #140]	@ (800b678 <MPU6050_init+0xa8>)
 800b5ec:	f7f9 f90e 	bl	800480c <HAL_I2C_Mem_Read>
	if (check == 104)
 800b5f0:	79fb      	ldrb	r3, [r7, #7]
 800b5f2:	2b68      	cmp	r3, #104	@ 0x68
 800b5f4:	d13b      	bne.n	800b66e <MPU6050_init+0x9e>
	{
		//Power management register write all 0's to wake up sensor
		data = 0;
 800b5f6:	2300      	movs	r3, #0
 800b5f8:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1,MPU6050_ADDR, PWR_MGMT_1_REG, 1, &data, 1, 1000);
 800b5fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b5fe:	9302      	str	r3, [sp, #8]
 800b600:	2301      	movs	r3, #1
 800b602:	9301      	str	r3, [sp, #4]
 800b604:	1dbb      	adds	r3, r7, #6
 800b606:	9300      	str	r3, [sp, #0]
 800b608:	2301      	movs	r3, #1
 800b60a:	226b      	movs	r2, #107	@ 0x6b
 800b60c:	21d0      	movs	r1, #208	@ 0xd0
 800b60e:	481a      	ldr	r0, [pc, #104]	@ (800b678 <MPU6050_init+0xa8>)
 800b610:	f7f9 f802 	bl	8004618 <HAL_I2C_Mem_Write>
		//Set data rate of 1KHz by writing SMPRT_DIV register
		data = 0x07;
 800b614:	2307      	movs	r3, #7
 800b616:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &data, 1, 1000);
 800b618:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b61c:	9302      	str	r3, [sp, #8]
 800b61e:	2301      	movs	r3, #1
 800b620:	9301      	str	r3, [sp, #4]
 800b622:	1dbb      	adds	r3, r7, #6
 800b624:	9300      	str	r3, [sp, #0]
 800b626:	2301      	movs	r3, #1
 800b628:	2219      	movs	r2, #25
 800b62a:	21d0      	movs	r1, #208	@ 0xd0
 800b62c:	4812      	ldr	r0, [pc, #72]	@ (800b678 <MPU6050_init+0xa8>)
 800b62e:	f7f8 fff3 	bl	8004618 <HAL_I2C_Mem_Write>
		//Writing both register with 0 to set full scale range
		data = 0x00;
 800b632:	2300      	movs	r3, #0
 800b634:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &data, 1, 1000);
 800b636:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b63a:	9302      	str	r3, [sp, #8]
 800b63c:	2301      	movs	r3, #1
 800b63e:	9301      	str	r3, [sp, #4]
 800b640:	1dbb      	adds	r3, r7, #6
 800b642:	9300      	str	r3, [sp, #0]
 800b644:	2301      	movs	r3, #1
 800b646:	221c      	movs	r2, #28
 800b648:	21d0      	movs	r1, #208	@ 0xd0
 800b64a:	480b      	ldr	r0, [pc, #44]	@ (800b678 <MPU6050_init+0xa8>)
 800b64c:	f7f8 ffe4 	bl	8004618 <HAL_I2C_Mem_Write>

		data = 0x00;
 800b650:	2300      	movs	r3, #0
 800b652:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &data, 1, 1000);
 800b654:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b658:	9302      	str	r3, [sp, #8]
 800b65a:	2301      	movs	r3, #1
 800b65c:	9301      	str	r3, [sp, #4]
 800b65e:	1dbb      	adds	r3, r7, #6
 800b660:	9300      	str	r3, [sp, #0]
 800b662:	2301      	movs	r3, #1
 800b664:	221b      	movs	r2, #27
 800b666:	21d0      	movs	r1, #208	@ 0xd0
 800b668:	4803      	ldr	r0, [pc, #12]	@ (800b678 <MPU6050_init+0xa8>)
 800b66a:	f7f8 ffd5 	bl	8004618 <HAL_I2C_Mem_Write>
	}

}
 800b66e:	bf00      	nop
 800b670:	3708      	adds	r7, #8
 800b672:	46bd      	mov	sp, r7
 800b674:	bd80      	pop	{r7, pc}
 800b676:	bf00      	nop
 800b678:	20006ae0 	.word	0x20006ae0

0800b67c <MPU6050_Read_Accel>:

//Function with multiple return using pointer

void MPU6050_Read_Accel (float* Ax, float* Ay, float* Az)
{
 800b67c:	b580      	push	{r7, lr}
 800b67e:	b08a      	sub	sp, #40	@ 0x28
 800b680:	af04      	add	r7, sp, #16
 800b682:	60f8      	str	r0, [r7, #12]
 800b684:	60b9      	str	r1, [r7, #8]
 800b686:	607a      	str	r2, [r7, #4]
	uint8_t Rec_Data[6];

	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 6, 1000);
 800b688:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b68c:	9302      	str	r3, [sp, #8]
 800b68e:	2306      	movs	r3, #6
 800b690:	9301      	str	r3, [sp, #4]
 800b692:	f107 0310 	add.w	r3, r7, #16
 800b696:	9300      	str	r3, [sp, #0]
 800b698:	2301      	movs	r3, #1
 800b69a:	223b      	movs	r2, #59	@ 0x3b
 800b69c:	21d0      	movs	r1, #208	@ 0xd0
 800b69e:	4836      	ldr	r0, [pc, #216]	@ (800b778 <MPU6050_Read_Accel+0xfc>)
 800b6a0:	f7f9 f8b4 	bl	800480c <HAL_I2C_Mem_Read>
	//Adding 2 BYTES into 16 bit integer
	Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data [1]);
 800b6a4:	7c3b      	ldrb	r3, [r7, #16]
 800b6a6:	b21b      	sxth	r3, r3
 800b6a8:	021b      	lsls	r3, r3, #8
 800b6aa:	b21a      	sxth	r2, r3
 800b6ac:	7c7b      	ldrb	r3, [r7, #17]
 800b6ae:	b21b      	sxth	r3, r3
 800b6b0:	4313      	orrs	r3, r2
 800b6b2:	b21a      	sxth	r2, r3
 800b6b4:	4b31      	ldr	r3, [pc, #196]	@ (800b77c <MPU6050_Read_Accel+0x100>)
 800b6b6:	801a      	strh	r2, [r3, #0]
	Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data [3]);
 800b6b8:	7cbb      	ldrb	r3, [r7, #18]
 800b6ba:	b21b      	sxth	r3, r3
 800b6bc:	021b      	lsls	r3, r3, #8
 800b6be:	b21a      	sxth	r2, r3
 800b6c0:	7cfb      	ldrb	r3, [r7, #19]
 800b6c2:	b21b      	sxth	r3, r3
 800b6c4:	4313      	orrs	r3, r2
 800b6c6:	b21a      	sxth	r2, r3
 800b6c8:	4b2d      	ldr	r3, [pc, #180]	@ (800b780 <MPU6050_Read_Accel+0x104>)
 800b6ca:	801a      	strh	r2, [r3, #0]
	Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data [5]);
 800b6cc:	7d3b      	ldrb	r3, [r7, #20]
 800b6ce:	b21b      	sxth	r3, r3
 800b6d0:	021b      	lsls	r3, r3, #8
 800b6d2:	b21a      	sxth	r2, r3
 800b6d4:	7d7b      	ldrb	r3, [r7, #21]
 800b6d6:	b21b      	sxth	r3, r3
 800b6d8:	4313      	orrs	r3, r2
 800b6da:	b21a      	sxth	r2, r3
 800b6dc:	4b29      	ldr	r3, [pc, #164]	@ (800b784 <MPU6050_Read_Accel+0x108>)
 800b6de:	801a      	strh	r2, [r3, #0]

	*Ax = Accel_X_RAW*100/16384.0;
 800b6e0:	4b26      	ldr	r3, [pc, #152]	@ (800b77c <MPU6050_Read_Accel+0x100>)
 800b6e2:	f9b3 3000 	ldrsh.w	r3, [r3]
 800b6e6:	461a      	mov	r2, r3
 800b6e8:	2364      	movs	r3, #100	@ 0x64
 800b6ea:	fb02 f303 	mul.w	r3, r2, r3
 800b6ee:	4618      	mov	r0, r3
 800b6f0:	f7f4 ff30 	bl	8000554 <__aeabi_i2d>
 800b6f4:	f04f 0200 	mov.w	r2, #0
 800b6f8:	4b23      	ldr	r3, [pc, #140]	@ (800b788 <MPU6050_Read_Accel+0x10c>)
 800b6fa:	f7f5 f8bf 	bl	800087c <__aeabi_ddiv>
 800b6fe:	4602      	mov	r2, r0
 800b700:	460b      	mov	r3, r1
 800b702:	4610      	mov	r0, r2
 800b704:	4619      	mov	r1, r3
 800b706:	f7f5 fa87 	bl	8000c18 <__aeabi_d2f>
 800b70a:	4602      	mov	r2, r0
 800b70c:	68fb      	ldr	r3, [r7, #12]
 800b70e:	601a      	str	r2, [r3, #0]
	*Ay = Accel_Y_RAW*100/16384.0;
 800b710:	4b1b      	ldr	r3, [pc, #108]	@ (800b780 <MPU6050_Read_Accel+0x104>)
 800b712:	f9b3 3000 	ldrsh.w	r3, [r3]
 800b716:	461a      	mov	r2, r3
 800b718:	2364      	movs	r3, #100	@ 0x64
 800b71a:	fb02 f303 	mul.w	r3, r2, r3
 800b71e:	4618      	mov	r0, r3
 800b720:	f7f4 ff18 	bl	8000554 <__aeabi_i2d>
 800b724:	f04f 0200 	mov.w	r2, #0
 800b728:	4b17      	ldr	r3, [pc, #92]	@ (800b788 <MPU6050_Read_Accel+0x10c>)
 800b72a:	f7f5 f8a7 	bl	800087c <__aeabi_ddiv>
 800b72e:	4602      	mov	r2, r0
 800b730:	460b      	mov	r3, r1
 800b732:	4610      	mov	r0, r2
 800b734:	4619      	mov	r1, r3
 800b736:	f7f5 fa6f 	bl	8000c18 <__aeabi_d2f>
 800b73a:	4602      	mov	r2, r0
 800b73c:	68bb      	ldr	r3, [r7, #8]
 800b73e:	601a      	str	r2, [r3, #0]
	*Az = Accel_Z_RAW*100/16384.0;
 800b740:	4b10      	ldr	r3, [pc, #64]	@ (800b784 <MPU6050_Read_Accel+0x108>)
 800b742:	f9b3 3000 	ldrsh.w	r3, [r3]
 800b746:	461a      	mov	r2, r3
 800b748:	2364      	movs	r3, #100	@ 0x64
 800b74a:	fb02 f303 	mul.w	r3, r2, r3
 800b74e:	4618      	mov	r0, r3
 800b750:	f7f4 ff00 	bl	8000554 <__aeabi_i2d>
 800b754:	f04f 0200 	mov.w	r2, #0
 800b758:	4b0b      	ldr	r3, [pc, #44]	@ (800b788 <MPU6050_Read_Accel+0x10c>)
 800b75a:	f7f5 f88f 	bl	800087c <__aeabi_ddiv>
 800b75e:	4602      	mov	r2, r0
 800b760:	460b      	mov	r3, r1
 800b762:	4610      	mov	r0, r2
 800b764:	4619      	mov	r1, r3
 800b766:	f7f5 fa57 	bl	8000c18 <__aeabi_d2f>
 800b76a:	4602      	mov	r2, r0
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	601a      	str	r2, [r3, #0]
}
 800b770:	bf00      	nop
 800b772:	3718      	adds	r7, #24
 800b774:	46bd      	mov	sp, r7
 800b776:	bd80      	pop	{r7, pc}
 800b778:	20006ae0 	.word	0x20006ae0
 800b77c:	2000c57c 	.word	0x2000c57c
 800b780:	2000c57e 	.word	0x2000c57e
 800b784:	2000c580 	.word	0x2000c580
 800b788:	40d00000 	.word	0x40d00000
 800b78c:	00000000 	.word	0x00000000

0800b790 <MPU6050_Read_Gyro>:

void MPU6050_Read_Gyro(float* Gx, float* Gy, float* Gz)
{
 800b790:	b580      	push	{r7, lr}
 800b792:	b08a      	sub	sp, #40	@ 0x28
 800b794:	af04      	add	r7, sp, #16
 800b796:	60f8      	str	r0, [r7, #12]
 800b798:	60b9      	str	r1, [r7, #8]
 800b79a:	607a      	str	r2, [r7, #4]
    uint8_t Rec_Data[6];
    HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, GYRO_XOUT_H_REG, 1, Rec_Data, 6, 1000);
 800b79c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b7a0:	9302      	str	r3, [sp, #8]
 800b7a2:	2306      	movs	r3, #6
 800b7a4:	9301      	str	r3, [sp, #4]
 800b7a6:	f107 0310 	add.w	r3, r7, #16
 800b7aa:	9300      	str	r3, [sp, #0]
 800b7ac:	2301      	movs	r3, #1
 800b7ae:	2243      	movs	r2, #67	@ 0x43
 800b7b0:	21d0      	movs	r1, #208	@ 0xd0
 800b7b2:	4833      	ldr	r0, [pc, #204]	@ (800b880 <MPU6050_Read_Gyro+0xf0>)
 800b7b4:	f7f9 f82a 	bl	800480c <HAL_I2C_Mem_Read>

    // Correctly assign raw data values for each axis
    Gyro_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
 800b7b8:	7c3b      	ldrb	r3, [r7, #16]
 800b7ba:	b21b      	sxth	r3, r3
 800b7bc:	021b      	lsls	r3, r3, #8
 800b7be:	b21a      	sxth	r2, r3
 800b7c0:	7c7b      	ldrb	r3, [r7, #17]
 800b7c2:	b21b      	sxth	r3, r3
 800b7c4:	4313      	orrs	r3, r2
 800b7c6:	b21a      	sxth	r2, r3
 800b7c8:	4b2e      	ldr	r3, [pc, #184]	@ (800b884 <MPU6050_Read_Gyro+0xf4>)
 800b7ca:	801a      	strh	r2, [r3, #0]
    Gyro_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data[3]);
 800b7cc:	7cbb      	ldrb	r3, [r7, #18]
 800b7ce:	b21b      	sxth	r3, r3
 800b7d0:	021b      	lsls	r3, r3, #8
 800b7d2:	b21a      	sxth	r2, r3
 800b7d4:	7cfb      	ldrb	r3, [r7, #19]
 800b7d6:	b21b      	sxth	r3, r3
 800b7d8:	4313      	orrs	r3, r2
 800b7da:	b21a      	sxth	r2, r3
 800b7dc:	4b2a      	ldr	r3, [pc, #168]	@ (800b888 <MPU6050_Read_Gyro+0xf8>)
 800b7de:	801a      	strh	r2, [r3, #0]
    Gyro_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data[5]);
 800b7e0:	7d3b      	ldrb	r3, [r7, #20]
 800b7e2:	b21b      	sxth	r3, r3
 800b7e4:	021b      	lsls	r3, r3, #8
 800b7e6:	b21a      	sxth	r2, r3
 800b7e8:	7d7b      	ldrb	r3, [r7, #21]
 800b7ea:	b21b      	sxth	r3, r3
 800b7ec:	4313      	orrs	r3, r2
 800b7ee:	b21a      	sxth	r2, r3
 800b7f0:	4b26      	ldr	r3, [pc, #152]	@ (800b88c <MPU6050_Read_Gyro+0xfc>)
 800b7f2:	801a      	strh	r2, [r3, #0]

    *Gx = Gyro_X_RAW / 131.0;
 800b7f4:	4b23      	ldr	r3, [pc, #140]	@ (800b884 <MPU6050_Read_Gyro+0xf4>)
 800b7f6:	f9b3 3000 	ldrsh.w	r3, [r3]
 800b7fa:	4618      	mov	r0, r3
 800b7fc:	f7f4 feaa 	bl	8000554 <__aeabi_i2d>
 800b800:	a31d      	add	r3, pc, #116	@ (adr r3, 800b878 <MPU6050_Read_Gyro+0xe8>)
 800b802:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b806:	f7f5 f839 	bl	800087c <__aeabi_ddiv>
 800b80a:	4602      	mov	r2, r0
 800b80c:	460b      	mov	r3, r1
 800b80e:	4610      	mov	r0, r2
 800b810:	4619      	mov	r1, r3
 800b812:	f7f5 fa01 	bl	8000c18 <__aeabi_d2f>
 800b816:	4602      	mov	r2, r0
 800b818:	68fb      	ldr	r3, [r7, #12]
 800b81a:	601a      	str	r2, [r3, #0]
    *Gy = Gyro_Y_RAW / 131.0;
 800b81c:	4b1a      	ldr	r3, [pc, #104]	@ (800b888 <MPU6050_Read_Gyro+0xf8>)
 800b81e:	f9b3 3000 	ldrsh.w	r3, [r3]
 800b822:	4618      	mov	r0, r3
 800b824:	f7f4 fe96 	bl	8000554 <__aeabi_i2d>
 800b828:	a313      	add	r3, pc, #76	@ (adr r3, 800b878 <MPU6050_Read_Gyro+0xe8>)
 800b82a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b82e:	f7f5 f825 	bl	800087c <__aeabi_ddiv>
 800b832:	4602      	mov	r2, r0
 800b834:	460b      	mov	r3, r1
 800b836:	4610      	mov	r0, r2
 800b838:	4619      	mov	r1, r3
 800b83a:	f7f5 f9ed 	bl	8000c18 <__aeabi_d2f>
 800b83e:	4602      	mov	r2, r0
 800b840:	68bb      	ldr	r3, [r7, #8]
 800b842:	601a      	str	r2, [r3, #0]
    *Gz = Gyro_Z_RAW / 131.0;
 800b844:	4b11      	ldr	r3, [pc, #68]	@ (800b88c <MPU6050_Read_Gyro+0xfc>)
 800b846:	f9b3 3000 	ldrsh.w	r3, [r3]
 800b84a:	4618      	mov	r0, r3
 800b84c:	f7f4 fe82 	bl	8000554 <__aeabi_i2d>
 800b850:	a309      	add	r3, pc, #36	@ (adr r3, 800b878 <MPU6050_Read_Gyro+0xe8>)
 800b852:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b856:	f7f5 f811 	bl	800087c <__aeabi_ddiv>
 800b85a:	4602      	mov	r2, r0
 800b85c:	460b      	mov	r3, r1
 800b85e:	4610      	mov	r0, r2
 800b860:	4619      	mov	r1, r3
 800b862:	f7f5 f9d9 	bl	8000c18 <__aeabi_d2f>
 800b866:	4602      	mov	r2, r0
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	601a      	str	r2, [r3, #0]
}
 800b86c:	bf00      	nop
 800b86e:	3718      	adds	r7, #24
 800b870:	46bd      	mov	sp, r7
 800b872:	bd80      	pop	{r7, pc}
 800b874:	f3af 8000 	nop.w
 800b878:	00000000 	.word	0x00000000
 800b87c:	40606000 	.word	0x40606000
 800b880:	20006ae0 	.word	0x20006ae0
 800b884:	2000c582 	.word	0x2000c582
 800b888:	2000c584 	.word	0x2000c584
 800b88c:	2000c586 	.word	0x2000c586

0800b890 <filter>:

void filter(float* Ax, float* Ay, float* Az , float* Gx, float* Gy, float* Gz,float* pitch,float* roll,float* yaw, float dt){
 800b890:	b5b0      	push	{r4, r5, r7, lr}
 800b892:	b086      	sub	sp, #24
 800b894:	af00      	add	r7, sp, #0
 800b896:	6178      	str	r0, [r7, #20]
 800b898:	6139      	str	r1, [r7, #16]
 800b89a:	60fa      	str	r2, [r7, #12]
 800b89c:	60bb      	str	r3, [r7, #8]
 800b89e:	ed87 0a01 	vstr	s0, [r7, #4]
	 pitchG = *pitch +*Gx*dt;
 800b8a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8a4:	ed93 7a00 	vldr	s14, [r3]
 800b8a8:	68bb      	ldr	r3, [r7, #8]
 800b8aa:	edd3 6a00 	vldr	s13, [r3]
 800b8ae:	edd7 7a01 	vldr	s15, [r7, #4]
 800b8b2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b8b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b8ba:	4b7f      	ldr	r3, [pc, #508]	@ (800bab8 <filter+0x228>)
 800b8bc:	edc3 7a00 	vstr	s15, [r3]
	 rollG = *roll + *Gy*dt;
 800b8c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b8c2:	ed93 7a00 	vldr	s14, [r3]
 800b8c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8c8:	edd3 6a00 	vldr	s13, [r3]
 800b8cc:	edd7 7a01 	vldr	s15, [r7, #4]
 800b8d0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b8d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b8d8:	4b78      	ldr	r3, [pc, #480]	@ (800babc <filter+0x22c>)
 800b8da:	edc3 7a00 	vstr	s15, [r3]

	 pitchA = atan2(*Ay,sqrt(*Ax**Ax+*Az**Az))*RTD;
 800b8de:	693b      	ldr	r3, [r7, #16]
 800b8e0:	681b      	ldr	r3, [r3, #0]
 800b8e2:	4618      	mov	r0, r3
 800b8e4:	f7f4 fe48 	bl	8000578 <__aeabi_f2d>
 800b8e8:	4604      	mov	r4, r0
 800b8ea:	460d      	mov	r5, r1
 800b8ec:	697b      	ldr	r3, [r7, #20]
 800b8ee:	ed93 7a00 	vldr	s14, [r3]
 800b8f2:	697b      	ldr	r3, [r7, #20]
 800b8f4:	edd3 7a00 	vldr	s15, [r3]
 800b8f8:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b8fc:	68fb      	ldr	r3, [r7, #12]
 800b8fe:	edd3 6a00 	vldr	s13, [r3]
 800b902:	68fb      	ldr	r3, [r7, #12]
 800b904:	edd3 7a00 	vldr	s15, [r3]
 800b908:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b90c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b910:	ee17 0a90 	vmov	r0, s15
 800b914:	f7f4 fe30 	bl	8000578 <__aeabi_f2d>
 800b918:	4602      	mov	r2, r0
 800b91a:	460b      	mov	r3, r1
 800b91c:	ec43 2b10 	vmov	d0, r2, r3
 800b920:	f011 fcf0 	bl	801d304 <sqrt>
 800b924:	eeb0 7a40 	vmov.f32	s14, s0
 800b928:	eef0 7a60 	vmov.f32	s15, s1
 800b92c:	eeb0 1a47 	vmov.f32	s2, s14
 800b930:	eef0 1a67 	vmov.f32	s3, s15
 800b934:	ec45 4b10 	vmov	d0, r4, r5
 800b938:	f011 fce2 	bl	801d300 <atan2>
 800b93c:	ec51 0b10 	vmov	r0, r1, d0
 800b940:	a357      	add	r3, pc, #348	@ (adr r3, 800baa0 <filter+0x210>)
 800b942:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b946:	f7f4 fe6f 	bl	8000628 <__aeabi_dmul>
 800b94a:	4602      	mov	r2, r0
 800b94c:	460b      	mov	r3, r1
 800b94e:	4610      	mov	r0, r2
 800b950:	4619      	mov	r1, r3
 800b952:	f7f5 f961 	bl	8000c18 <__aeabi_d2f>
 800b956:	4603      	mov	r3, r0
 800b958:	4a59      	ldr	r2, [pc, #356]	@ (800bac0 <filter+0x230>)
 800b95a:	6013      	str	r3, [r2, #0]
	 rollA = atan2(*Ax,sqrt(*Ay**Ay+*Az**Az))*RTD;
 800b95c:	697b      	ldr	r3, [r7, #20]
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	4618      	mov	r0, r3
 800b962:	f7f4 fe09 	bl	8000578 <__aeabi_f2d>
 800b966:	4604      	mov	r4, r0
 800b968:	460d      	mov	r5, r1
 800b96a:	693b      	ldr	r3, [r7, #16]
 800b96c:	ed93 7a00 	vldr	s14, [r3]
 800b970:	693b      	ldr	r3, [r7, #16]
 800b972:	edd3 7a00 	vldr	s15, [r3]
 800b976:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b97a:	68fb      	ldr	r3, [r7, #12]
 800b97c:	edd3 6a00 	vldr	s13, [r3]
 800b980:	68fb      	ldr	r3, [r7, #12]
 800b982:	edd3 7a00 	vldr	s15, [r3]
 800b986:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b98a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b98e:	ee17 0a90 	vmov	r0, s15
 800b992:	f7f4 fdf1 	bl	8000578 <__aeabi_f2d>
 800b996:	4602      	mov	r2, r0
 800b998:	460b      	mov	r3, r1
 800b99a:	ec43 2b10 	vmov	d0, r2, r3
 800b99e:	f011 fcb1 	bl	801d304 <sqrt>
 800b9a2:	eeb0 7a40 	vmov.f32	s14, s0
 800b9a6:	eef0 7a60 	vmov.f32	s15, s1
 800b9aa:	eeb0 1a47 	vmov.f32	s2, s14
 800b9ae:	eef0 1a67 	vmov.f32	s3, s15
 800b9b2:	ec45 4b10 	vmov	d0, r4, r5
 800b9b6:	f011 fca3 	bl	801d300 <atan2>
 800b9ba:	ec51 0b10 	vmov	r0, r1, d0
 800b9be:	a338      	add	r3, pc, #224	@ (adr r3, 800baa0 <filter+0x210>)
 800b9c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9c4:	f7f4 fe30 	bl	8000628 <__aeabi_dmul>
 800b9c8:	4602      	mov	r2, r0
 800b9ca:	460b      	mov	r3, r1
 800b9cc:	4610      	mov	r0, r2
 800b9ce:	4619      	mov	r1, r3
 800b9d0:	f7f5 f922 	bl	8000c18 <__aeabi_d2f>
 800b9d4:	4603      	mov	r3, r0
 800b9d6:	4a3b      	ldr	r2, [pc, #236]	@ (800bac4 <filter+0x234>)
 800b9d8:	6013      	str	r3, [r2, #0]

	*pitch = 0.98*pitchG + 0.02*pitchA;
 800b9da:	4b37      	ldr	r3, [pc, #220]	@ (800bab8 <filter+0x228>)
 800b9dc:	681b      	ldr	r3, [r3, #0]
 800b9de:	4618      	mov	r0, r3
 800b9e0:	f7f4 fdca 	bl	8000578 <__aeabi_f2d>
 800b9e4:	a330      	add	r3, pc, #192	@ (adr r3, 800baa8 <filter+0x218>)
 800b9e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9ea:	f7f4 fe1d 	bl	8000628 <__aeabi_dmul>
 800b9ee:	4602      	mov	r2, r0
 800b9f0:	460b      	mov	r3, r1
 800b9f2:	4614      	mov	r4, r2
 800b9f4:	461d      	mov	r5, r3
 800b9f6:	4b32      	ldr	r3, [pc, #200]	@ (800bac0 <filter+0x230>)
 800b9f8:	681b      	ldr	r3, [r3, #0]
 800b9fa:	4618      	mov	r0, r3
 800b9fc:	f7f4 fdbc 	bl	8000578 <__aeabi_f2d>
 800ba00:	a32b      	add	r3, pc, #172	@ (adr r3, 800bab0 <filter+0x220>)
 800ba02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba06:	f7f4 fe0f 	bl	8000628 <__aeabi_dmul>
 800ba0a:	4602      	mov	r2, r0
 800ba0c:	460b      	mov	r3, r1
 800ba0e:	4620      	mov	r0, r4
 800ba10:	4629      	mov	r1, r5
 800ba12:	f7f4 fc53 	bl	80002bc <__adddf3>
 800ba16:	4602      	mov	r2, r0
 800ba18:	460b      	mov	r3, r1
 800ba1a:	4610      	mov	r0, r2
 800ba1c:	4619      	mov	r1, r3
 800ba1e:	f7f5 f8fb 	bl	8000c18 <__aeabi_d2f>
 800ba22:	4602      	mov	r2, r0
 800ba24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba26:	601a      	str	r2, [r3, #0]
	*roll = 0.98*rollG + 0.02*rollA;
 800ba28:	4b24      	ldr	r3, [pc, #144]	@ (800babc <filter+0x22c>)
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	4618      	mov	r0, r3
 800ba2e:	f7f4 fda3 	bl	8000578 <__aeabi_f2d>
 800ba32:	a31d      	add	r3, pc, #116	@ (adr r3, 800baa8 <filter+0x218>)
 800ba34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba38:	f7f4 fdf6 	bl	8000628 <__aeabi_dmul>
 800ba3c:	4602      	mov	r2, r0
 800ba3e:	460b      	mov	r3, r1
 800ba40:	4614      	mov	r4, r2
 800ba42:	461d      	mov	r5, r3
 800ba44:	4b1f      	ldr	r3, [pc, #124]	@ (800bac4 <filter+0x234>)
 800ba46:	681b      	ldr	r3, [r3, #0]
 800ba48:	4618      	mov	r0, r3
 800ba4a:	f7f4 fd95 	bl	8000578 <__aeabi_f2d>
 800ba4e:	a318      	add	r3, pc, #96	@ (adr r3, 800bab0 <filter+0x220>)
 800ba50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba54:	f7f4 fde8 	bl	8000628 <__aeabi_dmul>
 800ba58:	4602      	mov	r2, r0
 800ba5a:	460b      	mov	r3, r1
 800ba5c:	4620      	mov	r0, r4
 800ba5e:	4629      	mov	r1, r5
 800ba60:	f7f4 fc2c 	bl	80002bc <__adddf3>
 800ba64:	4602      	mov	r2, r0
 800ba66:	460b      	mov	r3, r1
 800ba68:	4610      	mov	r0, r2
 800ba6a:	4619      	mov	r1, r3
 800ba6c:	f7f5 f8d4 	bl	8000c18 <__aeabi_d2f>
 800ba70:	4602      	mov	r2, r0
 800ba72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba74:	601a      	str	r2, [r3, #0]
	*yaw = *yaw + *Gz * dt;
 800ba76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba78:	ed93 7a00 	vldr	s14, [r3]
 800ba7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba7e:	edd3 6a00 	vldr	s13, [r3]
 800ba82:	edd7 7a01 	vldr	s15, [r7, #4]
 800ba86:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ba8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ba8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba90:	edc3 7a00 	vstr	s15, [r3]

}
 800ba94:	bf00      	nop
 800ba96:	3718      	adds	r7, #24
 800ba98:	46bd      	mov	sp, r7
 800ba9a:	bdb0      	pop	{r4, r5, r7, pc}
 800ba9c:	f3af 8000 	nop.w
 800baa0:	7f62b6ae 	.word	0x7f62b6ae
 800baa4:	404ca5d9 	.word	0x404ca5d9
 800baa8:	f5c28f5c 	.word	0xf5c28f5c
 800baac:	3fef5c28 	.word	0x3fef5c28
 800bab0:	47ae147b 	.word	0x47ae147b
 800bab4:	3f947ae1 	.word	0x3f947ae1
 800bab8:	2000c590 	.word	0x2000c590
 800babc:	2000c594 	.word	0x2000c594
 800bac0:	2000c588 	.word	0x2000c588
 800bac4:	2000c58c 	.word	0x2000c58c

0800bac8 <PID_Init>:
#include "pid.h"

/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ Functions ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
/* ~~~~~~~~~~~~~~~~~ Initialize ~~~~~~~~~~~~~~~~ */
void PID_Init(PID_TypeDef *uPID)
{
 800bac8:	b580      	push	{r7, lr}
 800baca:	b082      	sub	sp, #8
 800bacc:	af00      	add	r7, sp, #0
 800bace:	6078      	str	r0, [r7, #4]
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	uPID->OutputSum = *uPID->MyOutput;
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bad8:	6879      	ldr	r1, [r7, #4]
 800bada:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
	uPID->LastInput = *uPID->MyInput;
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bae6:	6879      	ldr	r1, [r7, #4]
 800bae8:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58

	if (uPID->OutputSum > uPID->OutMax)
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800baf8:	f7f5 f826 	bl	8000b48 <__aeabi_dcmpgt>
 800bafc:	4603      	mov	r3, r0
 800bafe:	2b00      	cmp	r3, #0
 800bb00:	d006      	beq.n	800bb10 <PID_Init+0x48>
	{
		uPID->OutputSum = uPID->OutMax;
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800bb08:	6879      	ldr	r1, [r7, #4]
 800bb0a:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
	{
		uPID->OutputSum = uPID->OutMin;
	}
	else { }

}
 800bb0e:	e011      	b.n	800bb34 <PID_Init+0x6c>
	else if (uPID->OutputSum < uPID->OutMin)
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800bb1c:	f7f4 fff6 	bl	8000b0c <__aeabi_dcmplt>
 800bb20:	4603      	mov	r3, r0
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	d100      	bne.n	800bb28 <PID_Init+0x60>
}
 800bb26:	e005      	b.n	800bb34 <PID_Init+0x6c>
		uPID->OutputSum = uPID->OutMin;
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800bb2e:	6879      	ldr	r1, [r7, #4]
 800bb30:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
}
 800bb34:	bf00      	nop
 800bb36:	3708      	adds	r7, #8
 800bb38:	46bd      	mov	sp, r7
 800bb3a:	bd80      	pop	{r7, pc}
 800bb3c:	0000      	movs	r0, r0
	...

0800bb40 <PID>:

void PID(PID_TypeDef *uPID, double *Input, double *Output, double *Setpoint, double Kp, double Ki, double Kd, PIDPON_TypeDef POn, PIDCD_TypeDef ControllerDirection)
{
 800bb40:	b580      	push	{r7, lr}
 800bb42:	b08a      	sub	sp, #40	@ 0x28
 800bb44:	af00      	add	r7, sp, #0
 800bb46:	6278      	str	r0, [r7, #36]	@ 0x24
 800bb48:	6239      	str	r1, [r7, #32]
 800bb4a:	61fa      	str	r2, [r7, #28]
 800bb4c:	61bb      	str	r3, [r7, #24]
 800bb4e:	ed87 0b04 	vstr	d0, [r7, #16]
 800bb52:	ed87 1b02 	vstr	d1, [r7, #8]
 800bb56:	ed87 2b00 	vstr	d2, [r7]
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	uPID->MyOutput   = Output;
 800bb5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb5c:	69fa      	ldr	r2, [r7, #28]
 800bb5e:	645a      	str	r2, [r3, #68]	@ 0x44
	uPID->MyInput    = Input;
 800bb60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb62:	6a3a      	ldr	r2, [r7, #32]
 800bb64:	641a      	str	r2, [r3, #64]	@ 0x40
	uPID->MySetpoint = Setpoint;
 800bb66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb68:	69ba      	ldr	r2, [r7, #24]
 800bb6a:	649a      	str	r2, [r3, #72]	@ 0x48
	uPID->InAuto     = (PIDMode_TypeDef)_FALSE;
 800bb6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb6e:	2200      	movs	r2, #0
 800bb70:	705a      	strb	r2, [r3, #1]

	PID_SetOutputLimits(uPID, 0, _PID_8BIT_PWM_MAX);
 800bb72:	ed9f 1b15 	vldr	d1, [pc, #84]	@ 800bbc8 <PID+0x88>
 800bb76:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 800bbd0 <PID+0x90>
 800bb7a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800bb7c:	f000 f934 	bl	800bde8 <PID_SetOutputLimits>

	uPID->SampleTime = _PID_SAMPLE_TIME_MS_DEF; /* default Controller Sample Time is 0.1 seconds */
 800bb80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb82:	2264      	movs	r2, #100	@ 0x64
 800bb84:	609a      	str	r2, [r3, #8]

	PID_SetControllerDirection(uPID, ControllerDirection);
 800bb86:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800bb8a:	4619      	mov	r1, r3
 800bb8c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800bb8e:	f000 fa41 	bl	800c014 <PID_SetControllerDirection>
	PID_SetTunings2(uPID, Kp, Ki, Kd, POn);
 800bb92:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800bb96:	4619      	mov	r1, r3
 800bb98:	ed97 2b00 	vldr	d2, [r7]
 800bb9c:	ed97 1b02 	vldr	d1, [r7, #8]
 800bba0:	ed97 0b04 	vldr	d0, [r7, #16]
 800bba4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800bba6:	f000 f98d 	bl	800bec4 <PID_SetTunings2>

	uPID->LastTime = GetTime() - uPID->SampleTime;
 800bbaa:	f7f7 fd33 	bl	8003614 <HAL_GetTick>
 800bbae:	4602      	mov	r2, r0
 800bbb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbb2:	689b      	ldr	r3, [r3, #8]
 800bbb4:	1ad2      	subs	r2, r2, r3
 800bbb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbb8:	605a      	str	r2, [r3, #4]

}
 800bbba:	bf00      	nop
 800bbbc:	3728      	adds	r7, #40	@ 0x28
 800bbbe:	46bd      	mov	sp, r7
 800bbc0:	bd80      	pop	{r7, pc}
 800bbc2:	bf00      	nop
 800bbc4:	f3af 8000 	nop.w
 800bbc8:	00000000 	.word	0x00000000
 800bbcc:	406fe000 	.word	0x406fe000
	...

0800bbd8 <PID_Compute>:
	PID(uPID, Input, Output, Setpoint, Kp, Ki, Kd, _PID_P_ON_E, ControllerDirection);
}

/* ~~~~~~~~~~~~~~~~~ Computing ~~~~~~~~~~~~~~~~~ */
uint8_t PID_Compute(PID_TypeDef *uPID)
{
 800bbd8:	b5b0      	push	{r4, r5, r7, lr}
 800bbda:	b08c      	sub	sp, #48	@ 0x30
 800bbdc:	af00      	add	r7, sp, #0
 800bbde:	6078      	str	r0, [r7, #4]
	double error;
	double dInput;
	double output;

	/* ~~~~~~~~~~ Check PID mode ~~~~~~~~~~ */
	if (!uPID->InAuto)
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	785b      	ldrb	r3, [r3, #1]
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	d101      	bne.n	800bbec <PID_Compute+0x14>
	{
		return _FALSE;
 800bbe8:	2300      	movs	r3, #0
 800bbea:	e0db      	b.n	800bda4 <PID_Compute+0x1cc>
	}

	/* ~~~~~~~~~~ Calculate time ~~~~~~~~~~ */
	now        = GetTime();
 800bbec:	f7f7 fd12 	bl	8003614 <HAL_GetTick>
 800bbf0:	6278      	str	r0, [r7, #36]	@ 0x24
	timeChange = (now - uPID->LastTime);
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	685b      	ldr	r3, [r3, #4]
 800bbf6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bbf8:	1ad3      	subs	r3, r2, r3
 800bbfa:	623b      	str	r3, [r7, #32]

	if (timeChange >= uPID->SampleTime)
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	689b      	ldr	r3, [r3, #8]
 800bc00:	6a3a      	ldr	r2, [r7, #32]
 800bc02:	429a      	cmp	r2, r3
 800bc04:	f0c0 80cd 	bcc.w	800bda2 <PID_Compute+0x1ca>
	{
		/* ..... Compute all the working error variables ..... */
		input   = *uPID->MyInput;
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bc0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc10:	e9c7 2306 	strd	r2, r3, [r7, #24]
		error   = *uPID->MySetpoint - input;
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bc18:	e9d3 0100 	ldrd	r0, r1, [r3]
 800bc1c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800bc20:	f7f4 fb4a 	bl	80002b8 <__aeabi_dsub>
 800bc24:	4602      	mov	r2, r0
 800bc26:	460b      	mov	r3, r1
 800bc28:	e9c7 2304 	strd	r2, r3, [r7, #16]
		dInput  = (input - uPID->LastInput);
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 800bc32:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800bc36:	f7f4 fb3f 	bl	80002b8 <__aeabi_dsub>
 800bc3a:	4602      	mov	r2, r0
 800bc3c:	460b      	mov	r3, r1
 800bc3e:	e9c7 2302 	strd	r2, r3, [r7, #8]

		uPID->OutputSum     += (uPID->Ki * error);
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	@ 0x50
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 800bc4e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800bc52:	f7f4 fce9 	bl	8000628 <__aeabi_dmul>
 800bc56:	4602      	mov	r2, r0
 800bc58:	460b      	mov	r3, r1
 800bc5a:	4620      	mov	r0, r4
 800bc5c:	4629      	mov	r1, r5
 800bc5e:	f7f4 fb2d 	bl	80002bc <__adddf3>
 800bc62:	4602      	mov	r2, r0
 800bc64:	460b      	mov	r3, r1
 800bc66:	6879      	ldr	r1, [r7, #4]
 800bc68:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50

		/* ..... Add Proportional on Measurement, if P_ON_M is specified ..... */
		if (!uPID->POnE)
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	781b      	ldrb	r3, [r3, #0]
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	d114      	bne.n	800bc9e <PID_Compute+0xc6>
		{
			uPID->OutputSum -= uPID->Kp * dInput;
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	@ 0x50
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 800bc80:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800bc84:	f7f4 fcd0 	bl	8000628 <__aeabi_dmul>
 800bc88:	4602      	mov	r2, r0
 800bc8a:	460b      	mov	r3, r1
 800bc8c:	4620      	mov	r0, r4
 800bc8e:	4629      	mov	r1, r5
 800bc90:	f7f4 fb12 	bl	80002b8 <__aeabi_dsub>
 800bc94:	4602      	mov	r2, r0
 800bc96:	460b      	mov	r3, r1
 800bc98:	6879      	ldr	r1, [r7, #4]
 800bc9a:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
		}

		if (uPID->OutputSum > uPID->OutMax)
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800bcaa:	f7f4 ff4d 	bl	8000b48 <__aeabi_dcmpgt>
 800bcae:	4603      	mov	r3, r0
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d006      	beq.n	800bcc2 <PID_Compute+0xea>
		{
			uPID->OutputSum = uPID->OutMax;
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800bcba:	6879      	ldr	r1, [r7, #4]
 800bcbc:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 800bcc0:	e010      	b.n	800bce4 <PID_Compute+0x10c>
		}
		else if (uPID->OutputSum < uPID->OutMin)
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800bcce:	f7f4 ff1d 	bl	8000b0c <__aeabi_dcmplt>
 800bcd2:	4603      	mov	r3, r0
 800bcd4:	2b00      	cmp	r3, #0
 800bcd6:	d005      	beq.n	800bce4 <PID_Compute+0x10c>
		{
			uPID->OutputSum = uPID->OutMin;
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800bcde:	6879      	ldr	r1, [r7, #4]
 800bce0:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
		}
		else { }

		/* ..... Add Proportional on Error, if P_ON_E is specified ..... */
		if (uPID->POnE)
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	781b      	ldrb	r3, [r3, #0]
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	d00b      	beq.n	800bd04 <PID_Compute+0x12c>
		{
			output = uPID->Kp * error;
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800bcf2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800bcf6:	f7f4 fc97 	bl	8000628 <__aeabi_dmul>
 800bcfa:	4602      	mov	r2, r0
 800bcfc:	460b      	mov	r3, r1
 800bcfe:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 800bd02:	e005      	b.n	800bd10 <PID_Compute+0x138>
		}
		else
		{
			output = 0;
 800bd04:	f04f 0200 	mov.w	r2, #0
 800bd08:	f04f 0300 	mov.w	r3, #0
 800bd0c:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
		}

		/* ..... Compute Rest of PID Output ..... */
		output += uPID->OutputSum - uPID->Kd * dInput;
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	@ 0x50
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800bd1c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800bd20:	f7f4 fc82 	bl	8000628 <__aeabi_dmul>
 800bd24:	4602      	mov	r2, r0
 800bd26:	460b      	mov	r3, r1
 800bd28:	4620      	mov	r0, r4
 800bd2a:	4629      	mov	r1, r5
 800bd2c:	f7f4 fac4 	bl	80002b8 <__aeabi_dsub>
 800bd30:	4602      	mov	r2, r0
 800bd32:	460b      	mov	r3, r1
 800bd34:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800bd38:	f7f4 fac0 	bl	80002bc <__adddf3>
 800bd3c:	4602      	mov	r2, r0
 800bd3e:	460b      	mov	r3, r1
 800bd40:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

		if (output > uPID->OutMax)
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800bd4a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800bd4e:	f7f4 fefb 	bl	8000b48 <__aeabi_dcmpgt>
 800bd52:	4603      	mov	r3, r0
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	d005      	beq.n	800bd64 <PID_Compute+0x18c>
		{
			output = uPID->OutMax;
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800bd5e:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 800bd62:	e00e      	b.n	800bd82 <PID_Compute+0x1aa>
		}
		else if (output < uPID->OutMin)
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800bd6a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800bd6e:	f7f4 fecd 	bl	8000b0c <__aeabi_dcmplt>
 800bd72:	4603      	mov	r3, r0
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	d004      	beq.n	800bd82 <PID_Compute+0x1aa>
		{
			output = uPID->OutMin;
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800bd7e:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
		}
		else { }

		*uPID->MyOutput = output;
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 800bd86:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800bd8a:	e9c1 2300 	strd	r2, r3, [r1]

		/* ..... Remember some variables for next time ..... */
		uPID->LastInput = input;
 800bd8e:	6879      	ldr	r1, [r7, #4]
 800bd90:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800bd94:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
		uPID->LastTime = now;
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bd9c:	605a      	str	r2, [r3, #4]

		return _TRUE;
 800bd9e:	2301      	movs	r3, #1
 800bda0:	e000      	b.n	800bda4 <PID_Compute+0x1cc>

	}
	else
	{
		return _FALSE;
 800bda2:	2300      	movs	r3, #0
	}

}
 800bda4:	4618      	mov	r0, r3
 800bda6:	3730      	adds	r7, #48	@ 0x30
 800bda8:	46bd      	mov	sp, r7
 800bdaa:	bdb0      	pop	{r4, r5, r7, pc}

0800bdac <PID_SetMode>:

/* ~~~~~~~~~~~~~~~~~ PID Mode ~~~~~~~~~~~~~~~~~~ */
void PID_SetMode(PID_TypeDef *uPID, PIDMode_TypeDef Mode)
{
 800bdac:	b580      	push	{r7, lr}
 800bdae:	b084      	sub	sp, #16
 800bdb0:	af00      	add	r7, sp, #0
 800bdb2:	6078      	str	r0, [r7, #4]
 800bdb4:	460b      	mov	r3, r1
 800bdb6:	70fb      	strb	r3, [r7, #3]

	uint8_t newAuto = (Mode == _PID_MODE_AUTOMATIC);
 800bdb8:	78fb      	ldrb	r3, [r7, #3]
 800bdba:	2b01      	cmp	r3, #1
 800bdbc:	bf0c      	ite	eq
 800bdbe:	2301      	moveq	r3, #1
 800bdc0:	2300      	movne	r3, #0
 800bdc2:	b2db      	uxtb	r3, r3
 800bdc4:	73fb      	strb	r3, [r7, #15]

	/* ~~~~~~~~~~ Initialize the PID ~~~~~~~~~~ */
	if (newAuto && !uPID->InAuto)
 800bdc6:	7bfb      	ldrb	r3, [r7, #15]
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d006      	beq.n	800bdda <PID_SetMode+0x2e>
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	785b      	ldrb	r3, [r3, #1]
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	d102      	bne.n	800bdda <PID_SetMode+0x2e>
	{
		PID_Init(uPID);
 800bdd4:	6878      	ldr	r0, [r7, #4]
 800bdd6:	f7ff fe77 	bl	800bac8 <PID_Init>
	}

	uPID->InAuto = (PIDMode_TypeDef)newAuto;
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	7bfa      	ldrb	r2, [r7, #15]
 800bdde:	705a      	strb	r2, [r3, #1]

}
 800bde0:	bf00      	nop
 800bde2:	3710      	adds	r7, #16
 800bde4:	46bd      	mov	sp, r7
 800bde6:	bd80      	pop	{r7, pc}

0800bde8 <PID_SetOutputLimits>:
	return uPID->InAuto ? _PID_MODE_AUTOMATIC : _PID_MODE_MANUAL;
}

/* ~~~~~~~~~~~~~~~~ PID Limits ~~~~~~~~~~~~~~~~~ */
void PID_SetOutputLimits(PID_TypeDef *uPID, double Min, double Max)
{
 800bde8:	b580      	push	{r7, lr}
 800bdea:	b086      	sub	sp, #24
 800bdec:	af00      	add	r7, sp, #0
 800bdee:	6178      	str	r0, [r7, #20]
 800bdf0:	ed87 0b02 	vstr	d0, [r7, #8]
 800bdf4:	ed87 1b00 	vstr	d1, [r7]
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Min >= Max)
 800bdf8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bdfc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800be00:	f7f4 fe98 	bl	8000b34 <__aeabi_dcmpge>
 800be04:	4603      	mov	r3, r0
 800be06:	2b00      	cmp	r3, #0
 800be08:	d158      	bne.n	800bebc <PID_SetOutputLimits+0xd4>
	{
		return;
	}

	uPID->OutMin = Min;
 800be0a:	6979      	ldr	r1, [r7, #20]
 800be0c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800be10:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
	uPID->OutMax = Max;
 800be14:	6979      	ldr	r1, [r7, #20]
 800be16:	e9d7 2300 	ldrd	r2, r3, [r7]
 800be1a:	e9c1 231a 	strd	r2, r3, [r1, #104]	@ 0x68

	/* ~~~~~~~~~~ Check PID Mode ~~~~~~~~~~ */
	if (uPID->InAuto)
 800be1e:	697b      	ldr	r3, [r7, #20]
 800be20:	785b      	ldrb	r3, [r3, #1]
 800be22:	2b00      	cmp	r3, #0
 800be24:	d04b      	beq.n	800bebe <PID_SetOutputLimits+0xd6>
	{

		/* ..... Check out value ..... */
		if (*uPID->MyOutput > uPID->OutMax)
 800be26:	697b      	ldr	r3, [r7, #20]
 800be28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800be2a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800be2e:	697b      	ldr	r3, [r7, #20]
 800be30:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800be34:	f7f4 fe88 	bl	8000b48 <__aeabi_dcmpgt>
 800be38:	4603      	mov	r3, r0
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d007      	beq.n	800be4e <PID_SetOutputLimits+0x66>
		{
			*uPID->MyOutput = uPID->OutMax;
 800be3e:	697b      	ldr	r3, [r7, #20]
 800be40:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 800be42:	697b      	ldr	r3, [r7, #20]
 800be44:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800be48:	e9c1 2300 	strd	r2, r3, [r1]
 800be4c:	e012      	b.n	800be74 <PID_SetOutputLimits+0x8c>
		}
		else if (*uPID->MyOutput < uPID->OutMin)
 800be4e:	697b      	ldr	r3, [r7, #20]
 800be50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800be52:	e9d3 0100 	ldrd	r0, r1, [r3]
 800be56:	697b      	ldr	r3, [r7, #20]
 800be58:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800be5c:	f7f4 fe56 	bl	8000b0c <__aeabi_dcmplt>
 800be60:	4603      	mov	r3, r0
 800be62:	2b00      	cmp	r3, #0
 800be64:	d006      	beq.n	800be74 <PID_SetOutputLimits+0x8c>
		{
			*uPID->MyOutput = uPID->OutMin;
 800be66:	697b      	ldr	r3, [r7, #20]
 800be68:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 800be6a:	697b      	ldr	r3, [r7, #20]
 800be6c:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800be70:	e9c1 2300 	strd	r2, r3, [r1]
		}
		else { }

		/* ..... Check out value ..... */
		if (uPID->OutputSum > uPID->OutMax)
 800be74:	697b      	ldr	r3, [r7, #20]
 800be76:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800be7a:	697b      	ldr	r3, [r7, #20]
 800be7c:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800be80:	f7f4 fe62 	bl	8000b48 <__aeabi_dcmpgt>
 800be84:	4603      	mov	r3, r0
 800be86:	2b00      	cmp	r3, #0
 800be88:	d006      	beq.n	800be98 <PID_SetOutputLimits+0xb0>
		{
			uPID->OutputSum = uPID->OutMax;
 800be8a:	697b      	ldr	r3, [r7, #20]
 800be8c:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800be90:	6979      	ldr	r1, [r7, #20]
 800be92:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 800be96:	e012      	b.n	800bebe <PID_SetOutputLimits+0xd6>
		}
		else if (uPID->OutputSum < uPID->OutMin)
 800be98:	697b      	ldr	r3, [r7, #20]
 800be9a:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800be9e:	697b      	ldr	r3, [r7, #20]
 800bea0:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800bea4:	f7f4 fe32 	bl	8000b0c <__aeabi_dcmplt>
 800bea8:	4603      	mov	r3, r0
 800beaa:	2b00      	cmp	r3, #0
 800beac:	d007      	beq.n	800bebe <PID_SetOutputLimits+0xd6>
		{
			uPID->OutputSum = uPID->OutMin;
 800beae:	697b      	ldr	r3, [r7, #20]
 800beb0:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800beb4:	6979      	ldr	r1, [r7, #20]
 800beb6:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 800beba:	e000      	b.n	800bebe <PID_SetOutputLimits+0xd6>
		return;
 800bebc:	bf00      	nop
		}
		else { }

	}

}
 800bebe:	3718      	adds	r7, #24
 800bec0:	46bd      	mov	sp, r7
 800bec2:	bd80      	pop	{r7, pc}

0800bec4 <PID_SetTunings2>:
void PID_SetTunings(PID_TypeDef *uPID, double Kp, double Ki, double Kd)
{
	PID_SetTunings2(uPID, Kp, Ki, Kd, uPID->POn);
}
void PID_SetTunings2(PID_TypeDef *uPID, double Kp, double Ki, double Kd, PIDPON_TypeDef POn)
{
 800bec4:	b580      	push	{r7, lr}
 800bec6:	b08a      	sub	sp, #40	@ 0x28
 800bec8:	af00      	add	r7, sp, #0
 800beca:	61f8      	str	r0, [r7, #28]
 800becc:	ed87 0b04 	vstr	d0, [r7, #16]
 800bed0:	ed87 1b02 	vstr	d1, [r7, #8]
 800bed4:	ed87 2b00 	vstr	d2, [r7]
 800bed8:	460b      	mov	r3, r1
 800beda:	76fb      	strb	r3, [r7, #27]

	double SampleTimeInSec;

	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Kp < 0 || Ki < 0 || Kd < 0)
 800bedc:	f04f 0200 	mov.w	r2, #0
 800bee0:	f04f 0300 	mov.w	r3, #0
 800bee4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800bee8:	f7f4 fe10 	bl	8000b0c <__aeabi_dcmplt>
 800beec:	4603      	mov	r3, r0
 800beee:	2b00      	cmp	r3, #0
 800bef0:	f040 8089 	bne.w	800c006 <PID_SetTunings2+0x142>
 800bef4:	f04f 0200 	mov.w	r2, #0
 800bef8:	f04f 0300 	mov.w	r3, #0
 800befc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800bf00:	f7f4 fe04 	bl	8000b0c <__aeabi_dcmplt>
 800bf04:	4603      	mov	r3, r0
 800bf06:	2b00      	cmp	r3, #0
 800bf08:	d17d      	bne.n	800c006 <PID_SetTunings2+0x142>
 800bf0a:	f04f 0200 	mov.w	r2, #0
 800bf0e:	f04f 0300 	mov.w	r3, #0
 800bf12:	e9d7 0100 	ldrd	r0, r1, [r7]
 800bf16:	f7f4 fdf9 	bl	8000b0c <__aeabi_dcmplt>
 800bf1a:	4603      	mov	r3, r0
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	d172      	bne.n	800c006 <PID_SetTunings2+0x142>
	{
		return;
	}

	/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
	uPID->POn    = POn;
 800bf20:	69fb      	ldr	r3, [r7, #28]
 800bf22:	7efa      	ldrb	r2, [r7, #27]
 800bf24:	709a      	strb	r2, [r3, #2]
	uPID->POnE   = (PIDPON_TypeDef)(POn == _PID_P_ON_E);
 800bf26:	7efb      	ldrb	r3, [r7, #27]
 800bf28:	2b01      	cmp	r3, #1
 800bf2a:	bf0c      	ite	eq
 800bf2c:	2301      	moveq	r3, #1
 800bf2e:	2300      	movne	r3, #0
 800bf30:	b2db      	uxtb	r3, r3
 800bf32:	461a      	mov	r2, r3
 800bf34:	69fb      	ldr	r3, [r7, #28]
 800bf36:	701a      	strb	r2, [r3, #0]

	uPID->DispKp = Kp;
 800bf38:	69f9      	ldr	r1, [r7, #28]
 800bf3a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800bf3e:	e9c1 2304 	strd	r2, r3, [r1, #16]
	uPID->DispKi = Ki;
 800bf42:	69f9      	ldr	r1, [r7, #28]
 800bf44:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800bf48:	e9c1 2306 	strd	r2, r3, [r1, #24]
	uPID->DispKd = Kd;
 800bf4c:	69f9      	ldr	r1, [r7, #28]
 800bf4e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bf52:	e9c1 2308 	strd	r2, r3, [r1, #32]

	/* ~~~~~~~~~ Calculate time ~~~~~~~~ */
	SampleTimeInSec = ((double)uPID->SampleTime) / 1000;
 800bf56:	69fb      	ldr	r3, [r7, #28]
 800bf58:	689b      	ldr	r3, [r3, #8]
 800bf5a:	4618      	mov	r0, r3
 800bf5c:	f7f4 faea 	bl	8000534 <__aeabi_ui2d>
 800bf60:	f04f 0200 	mov.w	r2, #0
 800bf64:	4b2a      	ldr	r3, [pc, #168]	@ (800c010 <PID_SetTunings2+0x14c>)
 800bf66:	f7f4 fc89 	bl	800087c <__aeabi_ddiv>
 800bf6a:	4602      	mov	r2, r0
 800bf6c:	460b      	mov	r3, r1
 800bf6e:	e9c7 2308 	strd	r2, r3, [r7, #32]

	uPID->Kp = Kp;
 800bf72:	69f9      	ldr	r1, [r7, #28]
 800bf74:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800bf78:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
	uPID->Ki = Ki * SampleTimeInSec;
 800bf7c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800bf80:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800bf84:	f7f4 fb50 	bl	8000628 <__aeabi_dmul>
 800bf88:	4602      	mov	r2, r0
 800bf8a:	460b      	mov	r3, r1
 800bf8c:	69f9      	ldr	r1, [r7, #28]
 800bf8e:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
	uPID->Kd = Kd / SampleTimeInSec;
 800bf92:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800bf96:	e9d7 0100 	ldrd	r0, r1, [r7]
 800bf9a:	f7f4 fc6f 	bl	800087c <__aeabi_ddiv>
 800bf9e:	4602      	mov	r2, r0
 800bfa0:	460b      	mov	r3, r1
 800bfa2:	69f9      	ldr	r1, [r7, #28]
 800bfa4:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38

	/* ~~~~~~~~ Check direction ~~~~~~~~ */
	if (uPID->ControllerDirection == _PID_CD_REVERSE)
 800bfa8:	69fb      	ldr	r3, [r7, #28]
 800bfaa:	78db      	ldrb	r3, [r3, #3]
 800bfac:	2b01      	cmp	r3, #1
 800bfae:	d12b      	bne.n	800c008 <PID_SetTunings2+0x144>
	{

		uPID->Kp = (0 - uPID->Kp);
 800bfb0:	69fb      	ldr	r3, [r7, #28]
 800bfb2:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800bfb6:	f04f 0000 	mov.w	r0, #0
 800bfba:	f04f 0100 	mov.w	r1, #0
 800bfbe:	f7f4 f97b 	bl	80002b8 <__aeabi_dsub>
 800bfc2:	4602      	mov	r2, r0
 800bfc4:	460b      	mov	r3, r1
 800bfc6:	69f9      	ldr	r1, [r7, #28]
 800bfc8:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
		uPID->Ki = (0 - uPID->Ki);
 800bfcc:	69fb      	ldr	r3, [r7, #28]
 800bfce:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 800bfd2:	f04f 0000 	mov.w	r0, #0
 800bfd6:	f04f 0100 	mov.w	r1, #0
 800bfda:	f7f4 f96d 	bl	80002b8 <__aeabi_dsub>
 800bfde:	4602      	mov	r2, r0
 800bfe0:	460b      	mov	r3, r1
 800bfe2:	69f9      	ldr	r1, [r7, #28]
 800bfe4:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
		uPID->Kd = (0 - uPID->Kd);
 800bfe8:	69fb      	ldr	r3, [r7, #28]
 800bfea:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800bfee:	f04f 0000 	mov.w	r0, #0
 800bff2:	f04f 0100 	mov.w	r1, #0
 800bff6:	f7f4 f95f 	bl	80002b8 <__aeabi_dsub>
 800bffa:	4602      	mov	r2, r0
 800bffc:	460b      	mov	r3, r1
 800bffe:	69f9      	ldr	r1, [r7, #28]
 800c000:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
 800c004:	e000      	b.n	800c008 <PID_SetTunings2+0x144>
		return;
 800c006:	bf00      	nop

	}

}
 800c008:	3728      	adds	r7, #40	@ 0x28
 800c00a:	46bd      	mov	sp, r7
 800c00c:	bd80      	pop	{r7, pc}
 800c00e:	bf00      	nop
 800c010:	408f4000 	.word	0x408f4000

0800c014 <PID_SetControllerDirection>:

/* ~~~~~~~~~~~~~~~ PID Direction ~~~~~~~~~~~~~~~ */
void   PID_SetControllerDirection(PID_TypeDef *uPID, PIDCD_TypeDef Direction)
{
 800c014:	b580      	push	{r7, lr}
 800c016:	b082      	sub	sp, #8
 800c018:	af00      	add	r7, sp, #0
 800c01a:	6078      	str	r0, [r7, #4]
 800c01c:	460b      	mov	r3, r1
 800c01e:	70fb      	strb	r3, [r7, #3]
	/* ~~~~~~~~~~ Check parameters ~~~~~~~~~~ */
	if ((uPID->InAuto) && (Direction !=uPID->ControllerDirection))
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	785b      	ldrb	r3, [r3, #1]
 800c024:	2b00      	cmp	r3, #0
 800c026:	d02e      	beq.n	800c086 <PID_SetControllerDirection+0x72>
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	78db      	ldrb	r3, [r3, #3]
 800c02c:	78fa      	ldrb	r2, [r7, #3]
 800c02e:	429a      	cmp	r2, r3
 800c030:	d029      	beq.n	800c086 <PID_SetControllerDirection+0x72>
	{

		uPID->Kp = (0 - uPID->Kp);
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800c038:	f04f 0000 	mov.w	r0, #0
 800c03c:	f04f 0100 	mov.w	r1, #0
 800c040:	f7f4 f93a 	bl	80002b8 <__aeabi_dsub>
 800c044:	4602      	mov	r2, r0
 800c046:	460b      	mov	r3, r1
 800c048:	6879      	ldr	r1, [r7, #4]
 800c04a:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
		uPID->Ki = (0 - uPID->Ki);
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 800c054:	f04f 0000 	mov.w	r0, #0
 800c058:	f04f 0100 	mov.w	r1, #0
 800c05c:	f7f4 f92c 	bl	80002b8 <__aeabi_dsub>
 800c060:	4602      	mov	r2, r0
 800c062:	460b      	mov	r3, r1
 800c064:	6879      	ldr	r1, [r7, #4]
 800c066:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
		uPID->Kd = (0 - uPID->Kd);
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800c070:	f04f 0000 	mov.w	r0, #0
 800c074:	f04f 0100 	mov.w	r1, #0
 800c078:	f7f4 f91e 	bl	80002b8 <__aeabi_dsub>
 800c07c:	4602      	mov	r2, r0
 800c07e:	460b      	mov	r3, r1
 800c080:	6879      	ldr	r1, [r7, #4]
 800c082:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38

	}

	uPID->ControllerDirection = Direction;
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	78fa      	ldrb	r2, [r7, #3]
 800c08a:	70da      	strb	r2, [r3, #3]

}
 800c08c:	bf00      	nop
 800c08e:	3708      	adds	r7, #8
 800c090:	46bd      	mov	sp, r7
 800c092:	bd80      	pop	{r7, pc}

0800c094 <PID_SetSampleTime>:
	return uPID->ControllerDirection;
}

/* ~~~~~~~~~~~~~~~ PID Sampling ~~~~~~~~~~~~~~~~ */
void PID_SetSampleTime(PID_TypeDef *uPID, int32_t NewSampleTime)
{
 800c094:	b5b0      	push	{r4, r5, r7, lr}
 800c096:	b084      	sub	sp, #16
 800c098:	af00      	add	r7, sp, #0
 800c09a:	6078      	str	r0, [r7, #4]
 800c09c:	6039      	str	r1, [r7, #0]

	double ratio;

	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (NewSampleTime > 0)
 800c09e:	683b      	ldr	r3, [r7, #0]
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	dd2e      	ble.n	800c102 <PID_SetSampleTime+0x6e>
	{

		ratio = (double)NewSampleTime / (double)uPID->SampleTime;
 800c0a4:	6838      	ldr	r0, [r7, #0]
 800c0a6:	f7f4 fa55 	bl	8000554 <__aeabi_i2d>
 800c0aa:	4604      	mov	r4, r0
 800c0ac:	460d      	mov	r5, r1
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	689b      	ldr	r3, [r3, #8]
 800c0b2:	4618      	mov	r0, r3
 800c0b4:	f7f4 fa3e 	bl	8000534 <__aeabi_ui2d>
 800c0b8:	4602      	mov	r2, r0
 800c0ba:	460b      	mov	r3, r1
 800c0bc:	4620      	mov	r0, r4
 800c0be:	4629      	mov	r1, r5
 800c0c0:	f7f4 fbdc 	bl	800087c <__aeabi_ddiv>
 800c0c4:	4602      	mov	r2, r0
 800c0c6:	460b      	mov	r3, r1
 800c0c8:	e9c7 2302 	strd	r2, r3, [r7, #8]

		uPID->Ki *= ratio;
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 800c0d2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800c0d6:	f7f4 faa7 	bl	8000628 <__aeabi_dmul>
 800c0da:	4602      	mov	r2, r0
 800c0dc:	460b      	mov	r3, r1
 800c0de:	6879      	ldr	r1, [r7, #4]
 800c0e0:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
		uPID->Kd /= ratio;
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800c0ea:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800c0ee:	f7f4 fbc5 	bl	800087c <__aeabi_ddiv>
 800c0f2:	4602      	mov	r2, r0
 800c0f4:	460b      	mov	r3, r1
 800c0f6:	6879      	ldr	r1, [r7, #4]
 800c0f8:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
		uPID->SampleTime = (uint32_t)NewSampleTime;
 800c0fc:	683a      	ldr	r2, [r7, #0]
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	609a      	str	r2, [r3, #8]

	}

}
 800c102:	bf00      	nop
 800c104:	3710      	adds	r7, #16
 800c106:	46bd      	mov	sp, r7
 800c108:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800c10c <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 800c10c:	4b04      	ldr	r3, [pc, #16]	@ (800c120 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x14>)
 800c10e:	681a      	ldr	r2, [r3, #0]
 800c110:	b10a      	cbz	r2, 800c116 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0xa>
 800c112:	4803      	ldr	r0, [pc, #12]	@ (800c120 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x14>)
 800c114:	4770      	bx	lr
 800c116:	4a03      	ldr	r2, [pc, #12]	@ (800c124 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x18>)
 800c118:	4801      	ldr	r0, [pc, #4]	@ (800c120 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x14>)
 800c11a:	6812      	ldr	r2, [r2, #0]
 800c11c:	601a      	str	r2, [r3, #0]
 800c11e:	4770      	bx	lr
 800c120:	20000024 	.word	0x20000024
 800c124:	20000378 	.word	0x20000378

0800c128 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 800c128:	4a02      	ldr	r2, [pc, #8]	@ (800c134 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0xc>)
 800c12a:	4b03      	ldr	r3, [pc, #12]	@ (800c138 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x10>)
 800c12c:	6812      	ldr	r2, [r2, #0]
 800c12e:	601a      	str	r2, [r3, #0]
 800c130:	4770      	bx	lr
 800c132:	bf00      	nop
 800c134:	20000378 	.word	0x20000378
 800c138:	20000024 	.word	0x20000024

0800c13c <geometry_msgs__msg__Twist__rosidl_typesupport_introspection_c__Twist_init_function>:
 800c13c:	f003 bf7a 	b.w	8010034 <geometry_msgs__msg__Twist__init>

0800c140 <geometry_msgs__msg__Twist__rosidl_typesupport_introspection_c__Twist_fini_function>:
 800c140:	f003 bf98 	b.w	8010074 <geometry_msgs__msg__Twist__fini>

0800c144 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 800c144:	b510      	push	{r4, lr}
 800c146:	f000 f819 	bl	800c17c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800c14a:	4c07      	ldr	r4, [pc, #28]	@ (800c168 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x24>)
 800c14c:	60e0      	str	r0, [r4, #12]
 800c14e:	f000 f815 	bl	800c17c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800c152:	4b06      	ldr	r3, [pc, #24]	@ (800c16c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x28>)
 800c154:	64a0      	str	r0, [r4, #72]	@ 0x48
 800c156:	681a      	ldr	r2, [r3, #0]
 800c158:	b10a      	cbz	r2, 800c15e <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x1a>
 800c15a:	4804      	ldr	r0, [pc, #16]	@ (800c16c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x28>)
 800c15c:	bd10      	pop	{r4, pc}
 800c15e:	4a04      	ldr	r2, [pc, #16]	@ (800c170 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x2c>)
 800c160:	4802      	ldr	r0, [pc, #8]	@ (800c16c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x28>)
 800c162:	6812      	ldr	r2, [r2, #0]
 800c164:	601a      	str	r2, [r3, #0]
 800c166:	bd10      	pop	{r4, pc}
 800c168:	2000005c 	.word	0x2000005c
 800c16c:	20000044 	.word	0x20000044
 800c170:	2000037c 	.word	0x2000037c

0800c174 <geometry_msgs__msg__Vector3__rosidl_typesupport_introspection_c__Vector3_init_function>:
 800c174:	f003 bfba 	b.w	80100ec <geometry_msgs__msg__Vector3__init>

0800c178 <geometry_msgs__msg__Vector3__rosidl_typesupport_introspection_c__Vector3_fini_function>:
 800c178:	f003 bfbc 	b.w	80100f4 <geometry_msgs__msg__Vector3__fini>

0800c17c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>:
 800c17c:	4b04      	ldr	r3, [pc, #16]	@ (800c190 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x14>)
 800c17e:	681a      	ldr	r2, [r3, #0]
 800c180:	b10a      	cbz	r2, 800c186 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0xa>
 800c182:	4803      	ldr	r0, [pc, #12]	@ (800c190 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x14>)
 800c184:	4770      	bx	lr
 800c186:	4a03      	ldr	r2, [pc, #12]	@ (800c194 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x18>)
 800c188:	4801      	ldr	r0, [pc, #4]	@ (800c190 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x14>)
 800c18a:	6812      	ldr	r2, [r2, #0]
 800c18c:	601a      	str	r2, [r3, #0]
 800c18e:	4770      	bx	lr
 800c190:	200000d4 	.word	0x200000d4
 800c194:	2000037c 	.word	0x2000037c

0800c198 <get_serialized_size_geometry_msgs__msg__Twist>:
 800c198:	b570      	push	{r4, r5, r6, lr}
 800c19a:	4604      	mov	r4, r0
 800c19c:	b148      	cbz	r0, 800c1b2 <get_serialized_size_geometry_msgs__msg__Twist+0x1a>
 800c19e:	460d      	mov	r5, r1
 800c1a0:	f000 f86a 	bl	800c278 <get_serialized_size_geometry_msgs__msg__Vector3>
 800c1a4:	4606      	mov	r6, r0
 800c1a6:	1829      	adds	r1, r5, r0
 800c1a8:	f104 0018 	add.w	r0, r4, #24
 800c1ac:	f000 f864 	bl	800c278 <get_serialized_size_geometry_msgs__msg__Vector3>
 800c1b0:	4430      	add	r0, r6
 800c1b2:	bd70      	pop	{r4, r5, r6, pc}

0800c1b4 <_Twist__cdr_deserialize>:
 800c1b4:	b570      	push	{r4, r5, r6, lr}
 800c1b6:	460c      	mov	r4, r1
 800c1b8:	b189      	cbz	r1, 800c1de <_Twist__cdr_deserialize+0x2a>
 800c1ba:	4605      	mov	r5, r0
 800c1bc:	f000 f8e8 	bl	800c390 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800c1c0:	6843      	ldr	r3, [r0, #4]
 800c1c2:	4621      	mov	r1, r4
 800c1c4:	68db      	ldr	r3, [r3, #12]
 800c1c6:	4628      	mov	r0, r5
 800c1c8:	4798      	blx	r3
 800c1ca:	f000 f8e1 	bl	800c390 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800c1ce:	6843      	ldr	r3, [r0, #4]
 800c1d0:	f104 0118 	add.w	r1, r4, #24
 800c1d4:	4628      	mov	r0, r5
 800c1d6:	68db      	ldr	r3, [r3, #12]
 800c1d8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c1dc:	4718      	bx	r3
 800c1de:	4608      	mov	r0, r1
 800c1e0:	bd70      	pop	{r4, r5, r6, pc}
 800c1e2:	bf00      	nop

0800c1e4 <_Twist__cdr_serialize>:
 800c1e4:	b198      	cbz	r0, 800c20e <_Twist__cdr_serialize+0x2a>
 800c1e6:	b570      	push	{r4, r5, r6, lr}
 800c1e8:	460d      	mov	r5, r1
 800c1ea:	4604      	mov	r4, r0
 800c1ec:	f000 f8d0 	bl	800c390 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800c1f0:	6843      	ldr	r3, [r0, #4]
 800c1f2:	4629      	mov	r1, r5
 800c1f4:	689b      	ldr	r3, [r3, #8]
 800c1f6:	4620      	mov	r0, r4
 800c1f8:	4798      	blx	r3
 800c1fa:	f000 f8c9 	bl	800c390 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800c1fe:	6843      	ldr	r3, [r0, #4]
 800c200:	4629      	mov	r1, r5
 800c202:	f104 0018 	add.w	r0, r4, #24
 800c206:	689b      	ldr	r3, [r3, #8]
 800c208:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c20c:	4718      	bx	r3
 800c20e:	4770      	bx	lr

0800c210 <_Twist__get_serialized_size>:
 800c210:	b538      	push	{r3, r4, r5, lr}
 800c212:	4604      	mov	r4, r0
 800c214:	b148      	cbz	r0, 800c22a <_Twist__get_serialized_size+0x1a>
 800c216:	2100      	movs	r1, #0
 800c218:	f000 f82e 	bl	800c278 <get_serialized_size_geometry_msgs__msg__Vector3>
 800c21c:	4605      	mov	r5, r0
 800c21e:	4601      	mov	r1, r0
 800c220:	f104 0018 	add.w	r0, r4, #24
 800c224:	f000 f828 	bl	800c278 <get_serialized_size_geometry_msgs__msg__Vector3>
 800c228:	4428      	add	r0, r5
 800c22a:	bd38      	pop	{r3, r4, r5, pc}

0800c22c <_Twist__max_serialized_size>:
 800c22c:	b510      	push	{r4, lr}
 800c22e:	b082      	sub	sp, #8
 800c230:	2301      	movs	r3, #1
 800c232:	2100      	movs	r1, #0
 800c234:	f10d 0007 	add.w	r0, sp, #7
 800c238:	f88d 3007 	strb.w	r3, [sp, #7]
 800c23c:	f000 f88e 	bl	800c35c <max_serialized_size_geometry_msgs__msg__Vector3>
 800c240:	4604      	mov	r4, r0
 800c242:	4601      	mov	r1, r0
 800c244:	f10d 0007 	add.w	r0, sp, #7
 800c248:	f000 f888 	bl	800c35c <max_serialized_size_geometry_msgs__msg__Vector3>
 800c24c:	4420      	add	r0, r4
 800c24e:	b002      	add	sp, #8
 800c250:	bd10      	pop	{r4, pc}
 800c252:	bf00      	nop

0800c254 <max_serialized_size_geometry_msgs__msg__Twist>:
 800c254:	2301      	movs	r3, #1
 800c256:	b570      	push	{r4, r5, r6, lr}
 800c258:	7003      	strb	r3, [r0, #0]
 800c25a:	4605      	mov	r5, r0
 800c25c:	460e      	mov	r6, r1
 800c25e:	f000 f87d 	bl	800c35c <max_serialized_size_geometry_msgs__msg__Vector3>
 800c262:	4604      	mov	r4, r0
 800c264:	1831      	adds	r1, r6, r0
 800c266:	4628      	mov	r0, r5
 800c268:	f000 f878 	bl	800c35c <max_serialized_size_geometry_msgs__msg__Vector3>
 800c26c:	4420      	add	r0, r4
 800c26e:	bd70      	pop	{r4, r5, r6, pc}

0800c270 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 800c270:	4800      	ldr	r0, [pc, #0]	@ (800c274 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x4>)
 800c272:	4770      	bx	lr
 800c274:	200001a0 	.word	0x200001a0

0800c278 <get_serialized_size_geometry_msgs__msg__Vector3>:
 800c278:	b1b8      	cbz	r0, 800c2aa <get_serialized_size_geometry_msgs__msg__Vector3+0x32>
 800c27a:	b570      	push	{r4, r5, r6, lr}
 800c27c:	460d      	mov	r5, r1
 800c27e:	4628      	mov	r0, r5
 800c280:	2108      	movs	r1, #8
 800c282:	f001 fb7b 	bl	800d97c <ucdr_alignment>
 800c286:	2108      	movs	r1, #8
 800c288:	186e      	adds	r6, r5, r1
 800c28a:	4406      	add	r6, r0
 800c28c:	4630      	mov	r0, r6
 800c28e:	f001 fb75 	bl	800d97c <ucdr_alignment>
 800c292:	f100 0408 	add.w	r4, r0, #8
 800c296:	4434      	add	r4, r6
 800c298:	2108      	movs	r1, #8
 800c29a:	4620      	mov	r0, r4
 800c29c:	f001 fb6e 	bl	800d97c <ucdr_alignment>
 800c2a0:	f1c5 0508 	rsb	r5, r5, #8
 800c2a4:	4405      	add	r5, r0
 800c2a6:	1928      	adds	r0, r5, r4
 800c2a8:	bd70      	pop	{r4, r5, r6, pc}
 800c2aa:	4770      	bx	lr

0800c2ac <_Vector3__cdr_deserialize>:
 800c2ac:	b538      	push	{r3, r4, r5, lr}
 800c2ae:	460c      	mov	r4, r1
 800c2b0:	b171      	cbz	r1, 800c2d0 <_Vector3__cdr_deserialize+0x24>
 800c2b2:	4605      	mov	r5, r0
 800c2b4:	f001 f984 	bl	800d5c0 <ucdr_deserialize_double>
 800c2b8:	f104 0108 	add.w	r1, r4, #8
 800c2bc:	4628      	mov	r0, r5
 800c2be:	f001 f97f 	bl	800d5c0 <ucdr_deserialize_double>
 800c2c2:	f104 0110 	add.w	r1, r4, #16
 800c2c6:	4628      	mov	r0, r5
 800c2c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c2cc:	f001 b978 	b.w	800d5c0 <ucdr_deserialize_double>
 800c2d0:	4608      	mov	r0, r1
 800c2d2:	bd38      	pop	{r3, r4, r5, pc}

0800c2d4 <_Vector3__cdr_serialize>:
 800c2d4:	b198      	cbz	r0, 800c2fe <_Vector3__cdr_serialize+0x2a>
 800c2d6:	b538      	push	{r3, r4, r5, lr}
 800c2d8:	ed90 0b00 	vldr	d0, [r0]
 800c2dc:	460d      	mov	r5, r1
 800c2de:	4604      	mov	r4, r0
 800c2e0:	4608      	mov	r0, r1
 800c2e2:	f000 ffdd 	bl	800d2a0 <ucdr_serialize_double>
 800c2e6:	ed94 0b02 	vldr	d0, [r4, #8]
 800c2ea:	4628      	mov	r0, r5
 800c2ec:	f000 ffd8 	bl	800d2a0 <ucdr_serialize_double>
 800c2f0:	ed94 0b04 	vldr	d0, [r4, #16]
 800c2f4:	4628      	mov	r0, r5
 800c2f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c2fa:	f000 bfd1 	b.w	800d2a0 <ucdr_serialize_double>
 800c2fe:	4770      	bx	lr

0800c300 <_Vector3__get_serialized_size>:
 800c300:	b1a0      	cbz	r0, 800c32c <_Vector3__get_serialized_size+0x2c>
 800c302:	b538      	push	{r3, r4, r5, lr}
 800c304:	2108      	movs	r1, #8
 800c306:	2000      	movs	r0, #0
 800c308:	f001 fb38 	bl	800d97c <ucdr_alignment>
 800c30c:	f100 0508 	add.w	r5, r0, #8
 800c310:	2108      	movs	r1, #8
 800c312:	4628      	mov	r0, r5
 800c314:	f001 fb32 	bl	800d97c <ucdr_alignment>
 800c318:	f100 0408 	add.w	r4, r0, #8
 800c31c:	442c      	add	r4, r5
 800c31e:	2108      	movs	r1, #8
 800c320:	4620      	mov	r0, r4
 800c322:	f001 fb2b 	bl	800d97c <ucdr_alignment>
 800c326:	3008      	adds	r0, #8
 800c328:	4420      	add	r0, r4
 800c32a:	bd38      	pop	{r3, r4, r5, pc}
 800c32c:	4770      	bx	lr
 800c32e:	bf00      	nop

0800c330 <_Vector3__max_serialized_size>:
 800c330:	b538      	push	{r3, r4, r5, lr}
 800c332:	2108      	movs	r1, #8
 800c334:	2000      	movs	r0, #0
 800c336:	f001 fb21 	bl	800d97c <ucdr_alignment>
 800c33a:	f100 0508 	add.w	r5, r0, #8
 800c33e:	2108      	movs	r1, #8
 800c340:	4628      	mov	r0, r5
 800c342:	f001 fb1b 	bl	800d97c <ucdr_alignment>
 800c346:	f100 0408 	add.w	r4, r0, #8
 800c34a:	442c      	add	r4, r5
 800c34c:	2108      	movs	r1, #8
 800c34e:	4620      	mov	r0, r4
 800c350:	f001 fb14 	bl	800d97c <ucdr_alignment>
 800c354:	3008      	adds	r0, #8
 800c356:	4420      	add	r0, r4
 800c358:	bd38      	pop	{r3, r4, r5, pc}
 800c35a:	bf00      	nop

0800c35c <max_serialized_size_geometry_msgs__msg__Vector3>:
 800c35c:	b570      	push	{r4, r5, r6, lr}
 800c35e:	2301      	movs	r3, #1
 800c360:	460c      	mov	r4, r1
 800c362:	7003      	strb	r3, [r0, #0]
 800c364:	2108      	movs	r1, #8
 800c366:	4620      	mov	r0, r4
 800c368:	f001 fb08 	bl	800d97c <ucdr_alignment>
 800c36c:	2108      	movs	r1, #8
 800c36e:	1863      	adds	r3, r4, r1
 800c370:	18c6      	adds	r6, r0, r3
 800c372:	4630      	mov	r0, r6
 800c374:	f001 fb02 	bl	800d97c <ucdr_alignment>
 800c378:	f100 0508 	add.w	r5, r0, #8
 800c37c:	4435      	add	r5, r6
 800c37e:	2108      	movs	r1, #8
 800c380:	4628      	mov	r0, r5
 800c382:	f001 fafb 	bl	800d97c <ucdr_alignment>
 800c386:	f1c4 0408 	rsb	r4, r4, #8
 800c38a:	4420      	add	r0, r4
 800c38c:	4428      	add	r0, r5
 800c38e:	bd70      	pop	{r4, r5, r6, pc}

0800c390 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>:
 800c390:	4800      	ldr	r0, [pc, #0]	@ (800c394 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x4>)
 800c392:	4770      	bx	lr
 800c394:	200001d4 	.word	0x200001d4

0800c398 <ucdr_serialize_bool>:
 800c398:	b538      	push	{r3, r4, r5, lr}
 800c39a:	460d      	mov	r5, r1
 800c39c:	2101      	movs	r1, #1
 800c39e:	4604      	mov	r4, r0
 800c3a0:	f001 faa0 	bl	800d8e4 <ucdr_check_final_buffer_behavior>
 800c3a4:	b148      	cbz	r0, 800c3ba <ucdr_serialize_bool+0x22>
 800c3a6:	68a3      	ldr	r3, [r4, #8]
 800c3a8:	701d      	strb	r5, [r3, #0]
 800c3aa:	68a2      	ldr	r2, [r4, #8]
 800c3ac:	6923      	ldr	r3, [r4, #16]
 800c3ae:	2101      	movs	r1, #1
 800c3b0:	440a      	add	r2, r1
 800c3b2:	440b      	add	r3, r1
 800c3b4:	60a2      	str	r2, [r4, #8]
 800c3b6:	6123      	str	r3, [r4, #16]
 800c3b8:	7561      	strb	r1, [r4, #21]
 800c3ba:	7da0      	ldrb	r0, [r4, #22]
 800c3bc:	f080 0001 	eor.w	r0, r0, #1
 800c3c0:	bd38      	pop	{r3, r4, r5, pc}
 800c3c2:	bf00      	nop

0800c3c4 <ucdr_deserialize_bool>:
 800c3c4:	b538      	push	{r3, r4, r5, lr}
 800c3c6:	460d      	mov	r5, r1
 800c3c8:	2101      	movs	r1, #1
 800c3ca:	4604      	mov	r4, r0
 800c3cc:	f001 fa8a 	bl	800d8e4 <ucdr_check_final_buffer_behavior>
 800c3d0:	b160      	cbz	r0, 800c3ec <ucdr_deserialize_bool+0x28>
 800c3d2:	68a2      	ldr	r2, [r4, #8]
 800c3d4:	6923      	ldr	r3, [r4, #16]
 800c3d6:	f812 1b01 	ldrb.w	r1, [r2], #1
 800c3da:	3900      	subs	r1, #0
 800c3dc:	bf18      	it	ne
 800c3de:	2101      	movne	r1, #1
 800c3e0:	7029      	strb	r1, [r5, #0]
 800c3e2:	3301      	adds	r3, #1
 800c3e4:	2101      	movs	r1, #1
 800c3e6:	60a2      	str	r2, [r4, #8]
 800c3e8:	6123      	str	r3, [r4, #16]
 800c3ea:	7561      	strb	r1, [r4, #21]
 800c3ec:	7da0      	ldrb	r0, [r4, #22]
 800c3ee:	f080 0001 	eor.w	r0, r0, #1
 800c3f2:	bd38      	pop	{r3, r4, r5, pc}

0800c3f4 <ucdr_serialize_uint8_t>:
 800c3f4:	b538      	push	{r3, r4, r5, lr}
 800c3f6:	460d      	mov	r5, r1
 800c3f8:	2101      	movs	r1, #1
 800c3fa:	4604      	mov	r4, r0
 800c3fc:	f001 fa72 	bl	800d8e4 <ucdr_check_final_buffer_behavior>
 800c400:	b148      	cbz	r0, 800c416 <ucdr_serialize_uint8_t+0x22>
 800c402:	68a3      	ldr	r3, [r4, #8]
 800c404:	701d      	strb	r5, [r3, #0]
 800c406:	68a2      	ldr	r2, [r4, #8]
 800c408:	6923      	ldr	r3, [r4, #16]
 800c40a:	2101      	movs	r1, #1
 800c40c:	440a      	add	r2, r1
 800c40e:	440b      	add	r3, r1
 800c410:	60a2      	str	r2, [r4, #8]
 800c412:	6123      	str	r3, [r4, #16]
 800c414:	7561      	strb	r1, [r4, #21]
 800c416:	7da0      	ldrb	r0, [r4, #22]
 800c418:	f080 0001 	eor.w	r0, r0, #1
 800c41c:	bd38      	pop	{r3, r4, r5, pc}
 800c41e:	bf00      	nop

0800c420 <ucdr_deserialize_uint8_t>:
 800c420:	b538      	push	{r3, r4, r5, lr}
 800c422:	460d      	mov	r5, r1
 800c424:	2101      	movs	r1, #1
 800c426:	4604      	mov	r4, r0
 800c428:	f001 fa5c 	bl	800d8e4 <ucdr_check_final_buffer_behavior>
 800c42c:	b150      	cbz	r0, 800c444 <ucdr_deserialize_uint8_t+0x24>
 800c42e:	68a3      	ldr	r3, [r4, #8]
 800c430:	781b      	ldrb	r3, [r3, #0]
 800c432:	702b      	strb	r3, [r5, #0]
 800c434:	68a2      	ldr	r2, [r4, #8]
 800c436:	6923      	ldr	r3, [r4, #16]
 800c438:	2101      	movs	r1, #1
 800c43a:	440a      	add	r2, r1
 800c43c:	440b      	add	r3, r1
 800c43e:	60a2      	str	r2, [r4, #8]
 800c440:	6123      	str	r3, [r4, #16]
 800c442:	7561      	strb	r1, [r4, #21]
 800c444:	7da0      	ldrb	r0, [r4, #22]
 800c446:	f080 0001 	eor.w	r0, r0, #1
 800c44a:	bd38      	pop	{r3, r4, r5, pc}

0800c44c <ucdr_serialize_uint16_t>:
 800c44c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c450:	b082      	sub	sp, #8
 800c452:	460b      	mov	r3, r1
 800c454:	2102      	movs	r1, #2
 800c456:	4604      	mov	r4, r0
 800c458:	f8ad 3006 	strh.w	r3, [sp, #6]
 800c45c:	f001 fa96 	bl	800d98c <ucdr_buffer_alignment>
 800c460:	4601      	mov	r1, r0
 800c462:	4620      	mov	r0, r4
 800c464:	7d67      	ldrb	r7, [r4, #21]
 800c466:	f001 fad5 	bl	800da14 <ucdr_advance_buffer>
 800c46a:	2102      	movs	r1, #2
 800c46c:	4620      	mov	r0, r4
 800c46e:	f001 fa2d 	bl	800d8cc <ucdr_check_buffer_available_for>
 800c472:	b1c0      	cbz	r0, 800c4a6 <ucdr_serialize_uint16_t+0x5a>
 800c474:	7d22      	ldrb	r2, [r4, #20]
 800c476:	68a3      	ldr	r3, [r4, #8]
 800c478:	2a01      	cmp	r2, #1
 800c47a:	d04e      	beq.n	800c51a <ucdr_serialize_uint16_t+0xce>
 800c47c:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800c480:	701a      	strb	r2, [r3, #0]
 800c482:	68a3      	ldr	r3, [r4, #8]
 800c484:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800c488:	705a      	strb	r2, [r3, #1]
 800c48a:	68a2      	ldr	r2, [r4, #8]
 800c48c:	6923      	ldr	r3, [r4, #16]
 800c48e:	3202      	adds	r2, #2
 800c490:	3302      	adds	r3, #2
 800c492:	2102      	movs	r1, #2
 800c494:	60a2      	str	r2, [r4, #8]
 800c496:	6123      	str	r3, [r4, #16]
 800c498:	7561      	strb	r1, [r4, #21]
 800c49a:	7da0      	ldrb	r0, [r4, #22]
 800c49c:	f080 0001 	eor.w	r0, r0, #1
 800c4a0:	b002      	add	sp, #8
 800c4a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c4a6:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800c4aa:	42ab      	cmp	r3, r5
 800c4ac:	d923      	bls.n	800c4f6 <ucdr_serialize_uint16_t+0xaa>
 800c4ae:	1b5e      	subs	r6, r3, r5
 800c4b0:	60a3      	str	r3, [r4, #8]
 800c4b2:	6923      	ldr	r3, [r4, #16]
 800c4b4:	f1c6 0802 	rsb	r8, r6, #2
 800c4b8:	4433      	add	r3, r6
 800c4ba:	6123      	str	r3, [r4, #16]
 800c4bc:	4641      	mov	r1, r8
 800c4be:	4620      	mov	r0, r4
 800c4c0:	f001 fa10 	bl	800d8e4 <ucdr_check_final_buffer_behavior>
 800c4c4:	b368      	cbz	r0, 800c522 <ucdr_serialize_uint16_t+0xd6>
 800c4c6:	7d23      	ldrb	r3, [r4, #20]
 800c4c8:	2b01      	cmp	r3, #1
 800c4ca:	d03b      	beq.n	800c544 <ucdr_serialize_uint16_t+0xf8>
 800c4cc:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800c4d0:	702b      	strb	r3, [r5, #0]
 800c4d2:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800c4d6:	706b      	strb	r3, [r5, #1]
 800c4d8:	6923      	ldr	r3, [r4, #16]
 800c4da:	68a2      	ldr	r2, [r4, #8]
 800c4dc:	7da0      	ldrb	r0, [r4, #22]
 800c4de:	3302      	adds	r3, #2
 800c4e0:	4442      	add	r2, r8
 800c4e2:	1b9b      	subs	r3, r3, r6
 800c4e4:	2102      	movs	r1, #2
 800c4e6:	f080 0001 	eor.w	r0, r0, #1
 800c4ea:	60a2      	str	r2, [r4, #8]
 800c4ec:	6123      	str	r3, [r4, #16]
 800c4ee:	7561      	strb	r1, [r4, #21]
 800c4f0:	b002      	add	sp, #8
 800c4f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c4f6:	2102      	movs	r1, #2
 800c4f8:	4620      	mov	r0, r4
 800c4fa:	f001 f9f3 	bl	800d8e4 <ucdr_check_final_buffer_behavior>
 800c4fe:	2800      	cmp	r0, #0
 800c500:	d0cb      	beq.n	800c49a <ucdr_serialize_uint16_t+0x4e>
 800c502:	7d23      	ldrb	r3, [r4, #20]
 800c504:	68a2      	ldr	r2, [r4, #8]
 800c506:	2b01      	cmp	r3, #1
 800c508:	d018      	beq.n	800c53c <ucdr_serialize_uint16_t+0xf0>
 800c50a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800c50e:	7013      	strb	r3, [r2, #0]
 800c510:	68a3      	ldr	r3, [r4, #8]
 800c512:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800c516:	705a      	strb	r2, [r3, #1]
 800c518:	e7b7      	b.n	800c48a <ucdr_serialize_uint16_t+0x3e>
 800c51a:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800c51e:	801a      	strh	r2, [r3, #0]
 800c520:	e7b3      	b.n	800c48a <ucdr_serialize_uint16_t+0x3e>
 800c522:	68a2      	ldr	r2, [r4, #8]
 800c524:	6923      	ldr	r3, [r4, #16]
 800c526:	7da0      	ldrb	r0, [r4, #22]
 800c528:	7567      	strb	r7, [r4, #21]
 800c52a:	1b92      	subs	r2, r2, r6
 800c52c:	1b9b      	subs	r3, r3, r6
 800c52e:	f080 0001 	eor.w	r0, r0, #1
 800c532:	60a2      	str	r2, [r4, #8]
 800c534:	6123      	str	r3, [r4, #16]
 800c536:	b002      	add	sp, #8
 800c538:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c53c:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800c540:	8013      	strh	r3, [r2, #0]
 800c542:	e7a2      	b.n	800c48a <ucdr_serialize_uint16_t+0x3e>
 800c544:	4628      	mov	r0, r5
 800c546:	f10d 0506 	add.w	r5, sp, #6
 800c54a:	4632      	mov	r2, r6
 800c54c:	4629      	mov	r1, r5
 800c54e:	f010 f898 	bl	801c682 <memcpy>
 800c552:	68a0      	ldr	r0, [r4, #8]
 800c554:	4642      	mov	r2, r8
 800c556:	19a9      	adds	r1, r5, r6
 800c558:	f010 f893 	bl	801c682 <memcpy>
 800c55c:	e7bc      	b.n	800c4d8 <ucdr_serialize_uint16_t+0x8c>
 800c55e:	bf00      	nop

0800c560 <ucdr_serialize_endian_uint16_t>:
 800c560:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c564:	b083      	sub	sp, #12
 800c566:	460d      	mov	r5, r1
 800c568:	2102      	movs	r1, #2
 800c56a:	4604      	mov	r4, r0
 800c56c:	f8ad 2006 	strh.w	r2, [sp, #6]
 800c570:	f001 fa0c 	bl	800d98c <ucdr_buffer_alignment>
 800c574:	4601      	mov	r1, r0
 800c576:	4620      	mov	r0, r4
 800c578:	f894 8015 	ldrb.w	r8, [r4, #21]
 800c57c:	f001 fa4a 	bl	800da14 <ucdr_advance_buffer>
 800c580:	2102      	movs	r1, #2
 800c582:	4620      	mov	r0, r4
 800c584:	f001 f9a2 	bl	800d8cc <ucdr_check_buffer_available_for>
 800c588:	bb60      	cbnz	r0, 800c5e4 <ucdr_serialize_endian_uint16_t+0x84>
 800c58a:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800c58e:	42be      	cmp	r6, r7
 800c590:	d923      	bls.n	800c5da <ucdr_serialize_endian_uint16_t+0x7a>
 800c592:	6923      	ldr	r3, [r4, #16]
 800c594:	60a6      	str	r6, [r4, #8]
 800c596:	1bf6      	subs	r6, r6, r7
 800c598:	4433      	add	r3, r6
 800c59a:	f1c6 0902 	rsb	r9, r6, #2
 800c59e:	6123      	str	r3, [r4, #16]
 800c5a0:	4649      	mov	r1, r9
 800c5a2:	4620      	mov	r0, r4
 800c5a4:	f001 f99e 	bl	800d8e4 <ucdr_check_final_buffer_behavior>
 800c5a8:	2800      	cmp	r0, #0
 800c5aa:	d037      	beq.n	800c61c <ucdr_serialize_endian_uint16_t+0xbc>
 800c5ac:	2d01      	cmp	r5, #1
 800c5ae:	d043      	beq.n	800c638 <ucdr_serialize_endian_uint16_t+0xd8>
 800c5b0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800c5b4:	703b      	strb	r3, [r7, #0]
 800c5b6:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800c5ba:	707b      	strb	r3, [r7, #1]
 800c5bc:	6923      	ldr	r3, [r4, #16]
 800c5be:	68a2      	ldr	r2, [r4, #8]
 800c5c0:	7da0      	ldrb	r0, [r4, #22]
 800c5c2:	3302      	adds	r3, #2
 800c5c4:	444a      	add	r2, r9
 800c5c6:	1b9b      	subs	r3, r3, r6
 800c5c8:	2102      	movs	r1, #2
 800c5ca:	f080 0001 	eor.w	r0, r0, #1
 800c5ce:	60a2      	str	r2, [r4, #8]
 800c5d0:	6123      	str	r3, [r4, #16]
 800c5d2:	7561      	strb	r1, [r4, #21]
 800c5d4:	b003      	add	sp, #12
 800c5d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c5da:	2102      	movs	r1, #2
 800c5dc:	4620      	mov	r0, r4
 800c5de:	f001 f981 	bl	800d8e4 <ucdr_check_final_buffer_behavior>
 800c5e2:	b188      	cbz	r0, 800c608 <ucdr_serialize_endian_uint16_t+0xa8>
 800c5e4:	2d01      	cmp	r5, #1
 800c5e6:	68a3      	ldr	r3, [r4, #8]
 800c5e8:	d014      	beq.n	800c614 <ucdr_serialize_endian_uint16_t+0xb4>
 800c5ea:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800c5ee:	701a      	strb	r2, [r3, #0]
 800c5f0:	68a3      	ldr	r3, [r4, #8]
 800c5f2:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800c5f6:	705a      	strb	r2, [r3, #1]
 800c5f8:	68a2      	ldr	r2, [r4, #8]
 800c5fa:	6923      	ldr	r3, [r4, #16]
 800c5fc:	3202      	adds	r2, #2
 800c5fe:	3302      	adds	r3, #2
 800c600:	2102      	movs	r1, #2
 800c602:	60a2      	str	r2, [r4, #8]
 800c604:	6123      	str	r3, [r4, #16]
 800c606:	7561      	strb	r1, [r4, #21]
 800c608:	7da0      	ldrb	r0, [r4, #22]
 800c60a:	f080 0001 	eor.w	r0, r0, #1
 800c60e:	b003      	add	sp, #12
 800c610:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c614:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800c618:	801a      	strh	r2, [r3, #0]
 800c61a:	e7ed      	b.n	800c5f8 <ucdr_serialize_endian_uint16_t+0x98>
 800c61c:	68a2      	ldr	r2, [r4, #8]
 800c61e:	6923      	ldr	r3, [r4, #16]
 800c620:	7da0      	ldrb	r0, [r4, #22]
 800c622:	f884 8015 	strb.w	r8, [r4, #21]
 800c626:	1b92      	subs	r2, r2, r6
 800c628:	1b9b      	subs	r3, r3, r6
 800c62a:	f080 0001 	eor.w	r0, r0, #1
 800c62e:	60a2      	str	r2, [r4, #8]
 800c630:	6123      	str	r3, [r4, #16]
 800c632:	b003      	add	sp, #12
 800c634:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c638:	f10d 0506 	add.w	r5, sp, #6
 800c63c:	4632      	mov	r2, r6
 800c63e:	4629      	mov	r1, r5
 800c640:	4638      	mov	r0, r7
 800c642:	f010 f81e 	bl	801c682 <memcpy>
 800c646:	68a0      	ldr	r0, [r4, #8]
 800c648:	464a      	mov	r2, r9
 800c64a:	19a9      	adds	r1, r5, r6
 800c64c:	f010 f819 	bl	801c682 <memcpy>
 800c650:	e7b4      	b.n	800c5bc <ucdr_serialize_endian_uint16_t+0x5c>
 800c652:	bf00      	nop

0800c654 <ucdr_deserialize_uint16_t>:
 800c654:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c658:	460d      	mov	r5, r1
 800c65a:	2102      	movs	r1, #2
 800c65c:	4604      	mov	r4, r0
 800c65e:	f001 f995 	bl	800d98c <ucdr_buffer_alignment>
 800c662:	4601      	mov	r1, r0
 800c664:	4620      	mov	r0, r4
 800c666:	f894 8015 	ldrb.w	r8, [r4, #21]
 800c66a:	f001 f9d3 	bl	800da14 <ucdr_advance_buffer>
 800c66e:	2102      	movs	r1, #2
 800c670:	4620      	mov	r0, r4
 800c672:	f001 f92b 	bl	800d8cc <ucdr_check_buffer_available_for>
 800c676:	b1a8      	cbz	r0, 800c6a4 <ucdr_deserialize_uint16_t+0x50>
 800c678:	7d22      	ldrb	r2, [r4, #20]
 800c67a:	68a3      	ldr	r3, [r4, #8]
 800c67c:	2a01      	cmp	r2, #1
 800c67e:	d046      	beq.n	800c70e <ucdr_deserialize_uint16_t+0xba>
 800c680:	785b      	ldrb	r3, [r3, #1]
 800c682:	702b      	strb	r3, [r5, #0]
 800c684:	68a3      	ldr	r3, [r4, #8]
 800c686:	781b      	ldrb	r3, [r3, #0]
 800c688:	706b      	strb	r3, [r5, #1]
 800c68a:	68a2      	ldr	r2, [r4, #8]
 800c68c:	6923      	ldr	r3, [r4, #16]
 800c68e:	3202      	adds	r2, #2
 800c690:	3302      	adds	r3, #2
 800c692:	2102      	movs	r1, #2
 800c694:	60a2      	str	r2, [r4, #8]
 800c696:	6123      	str	r3, [r4, #16]
 800c698:	7561      	strb	r1, [r4, #21]
 800c69a:	7da0      	ldrb	r0, [r4, #22]
 800c69c:	f080 0001 	eor.w	r0, r0, #1
 800c6a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c6a4:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800c6a8:	42be      	cmp	r6, r7
 800c6aa:	d920      	bls.n	800c6ee <ucdr_deserialize_uint16_t+0x9a>
 800c6ac:	6923      	ldr	r3, [r4, #16]
 800c6ae:	60a6      	str	r6, [r4, #8]
 800c6b0:	1bf6      	subs	r6, r6, r7
 800c6b2:	4433      	add	r3, r6
 800c6b4:	f1c6 0902 	rsb	r9, r6, #2
 800c6b8:	6123      	str	r3, [r4, #16]
 800c6ba:	4649      	mov	r1, r9
 800c6bc:	4620      	mov	r0, r4
 800c6be:	f001 f911 	bl	800d8e4 <ucdr_check_final_buffer_behavior>
 800c6c2:	b338      	cbz	r0, 800c714 <ucdr_deserialize_uint16_t+0xc0>
 800c6c4:	7d23      	ldrb	r3, [r4, #20]
 800c6c6:	2b01      	cmp	r3, #1
 800c6c8:	d034      	beq.n	800c734 <ucdr_deserialize_uint16_t+0xe0>
 800c6ca:	787b      	ldrb	r3, [r7, #1]
 800c6cc:	702b      	strb	r3, [r5, #0]
 800c6ce:	783b      	ldrb	r3, [r7, #0]
 800c6d0:	706b      	strb	r3, [r5, #1]
 800c6d2:	6923      	ldr	r3, [r4, #16]
 800c6d4:	68a2      	ldr	r2, [r4, #8]
 800c6d6:	7da0      	ldrb	r0, [r4, #22]
 800c6d8:	2102      	movs	r1, #2
 800c6da:	3302      	adds	r3, #2
 800c6dc:	444a      	add	r2, r9
 800c6de:	1b9b      	subs	r3, r3, r6
 800c6e0:	7561      	strb	r1, [r4, #21]
 800c6e2:	60a2      	str	r2, [r4, #8]
 800c6e4:	6123      	str	r3, [r4, #16]
 800c6e6:	f080 0001 	eor.w	r0, r0, #1
 800c6ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c6ee:	2102      	movs	r1, #2
 800c6f0:	4620      	mov	r0, r4
 800c6f2:	f001 f8f7 	bl	800d8e4 <ucdr_check_final_buffer_behavior>
 800c6f6:	2800      	cmp	r0, #0
 800c6f8:	d0cf      	beq.n	800c69a <ucdr_deserialize_uint16_t+0x46>
 800c6fa:	7d23      	ldrb	r3, [r4, #20]
 800c6fc:	68a2      	ldr	r2, [r4, #8]
 800c6fe:	2b01      	cmp	r3, #1
 800c700:	d015      	beq.n	800c72e <ucdr_deserialize_uint16_t+0xda>
 800c702:	7853      	ldrb	r3, [r2, #1]
 800c704:	702b      	strb	r3, [r5, #0]
 800c706:	68a3      	ldr	r3, [r4, #8]
 800c708:	781b      	ldrb	r3, [r3, #0]
 800c70a:	706b      	strb	r3, [r5, #1]
 800c70c:	e7bd      	b.n	800c68a <ucdr_deserialize_uint16_t+0x36>
 800c70e:	881b      	ldrh	r3, [r3, #0]
 800c710:	802b      	strh	r3, [r5, #0]
 800c712:	e7ba      	b.n	800c68a <ucdr_deserialize_uint16_t+0x36>
 800c714:	68a2      	ldr	r2, [r4, #8]
 800c716:	6923      	ldr	r3, [r4, #16]
 800c718:	7da0      	ldrb	r0, [r4, #22]
 800c71a:	f884 8015 	strb.w	r8, [r4, #21]
 800c71e:	1b92      	subs	r2, r2, r6
 800c720:	1b9b      	subs	r3, r3, r6
 800c722:	60a2      	str	r2, [r4, #8]
 800c724:	6123      	str	r3, [r4, #16]
 800c726:	f080 0001 	eor.w	r0, r0, #1
 800c72a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c72e:	8813      	ldrh	r3, [r2, #0]
 800c730:	802b      	strh	r3, [r5, #0]
 800c732:	e7aa      	b.n	800c68a <ucdr_deserialize_uint16_t+0x36>
 800c734:	4639      	mov	r1, r7
 800c736:	4632      	mov	r2, r6
 800c738:	4628      	mov	r0, r5
 800c73a:	f00f ffa2 	bl	801c682 <memcpy>
 800c73e:	68a1      	ldr	r1, [r4, #8]
 800c740:	464a      	mov	r2, r9
 800c742:	19a8      	adds	r0, r5, r6
 800c744:	f00f ff9d 	bl	801c682 <memcpy>
 800c748:	e7c3      	b.n	800c6d2 <ucdr_deserialize_uint16_t+0x7e>
 800c74a:	bf00      	nop

0800c74c <ucdr_deserialize_endian_uint16_t>:
 800c74c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c750:	460e      	mov	r6, r1
 800c752:	2102      	movs	r1, #2
 800c754:	4604      	mov	r4, r0
 800c756:	4615      	mov	r5, r2
 800c758:	f001 f918 	bl	800d98c <ucdr_buffer_alignment>
 800c75c:	4601      	mov	r1, r0
 800c75e:	4620      	mov	r0, r4
 800c760:	f894 9015 	ldrb.w	r9, [r4, #21]
 800c764:	f001 f956 	bl	800da14 <ucdr_advance_buffer>
 800c768:	2102      	movs	r1, #2
 800c76a:	4620      	mov	r0, r4
 800c76c:	f001 f8ae 	bl	800d8cc <ucdr_check_buffer_available_for>
 800c770:	bb60      	cbnz	r0, 800c7cc <ucdr_deserialize_endian_uint16_t+0x80>
 800c772:	e9d4 7801 	ldrd	r7, r8, [r4, #4]
 800c776:	4547      	cmp	r7, r8
 800c778:	d923      	bls.n	800c7c2 <ucdr_deserialize_endian_uint16_t+0x76>
 800c77a:	6923      	ldr	r3, [r4, #16]
 800c77c:	60a7      	str	r7, [r4, #8]
 800c77e:	eba7 0708 	sub.w	r7, r7, r8
 800c782:	443b      	add	r3, r7
 800c784:	f1c7 0a02 	rsb	sl, r7, #2
 800c788:	6123      	str	r3, [r4, #16]
 800c78a:	4651      	mov	r1, sl
 800c78c:	4620      	mov	r0, r4
 800c78e:	f001 f8a9 	bl	800d8e4 <ucdr_check_final_buffer_behavior>
 800c792:	2800      	cmp	r0, #0
 800c794:	d032      	beq.n	800c7fc <ucdr_deserialize_endian_uint16_t+0xb0>
 800c796:	2e01      	cmp	r6, #1
 800c798:	d03d      	beq.n	800c816 <ucdr_deserialize_endian_uint16_t+0xca>
 800c79a:	f898 3001 	ldrb.w	r3, [r8, #1]
 800c79e:	702b      	strb	r3, [r5, #0]
 800c7a0:	f898 3000 	ldrb.w	r3, [r8]
 800c7a4:	706b      	strb	r3, [r5, #1]
 800c7a6:	6923      	ldr	r3, [r4, #16]
 800c7a8:	68a2      	ldr	r2, [r4, #8]
 800c7aa:	7da0      	ldrb	r0, [r4, #22]
 800c7ac:	2102      	movs	r1, #2
 800c7ae:	3302      	adds	r3, #2
 800c7b0:	4452      	add	r2, sl
 800c7b2:	1bdb      	subs	r3, r3, r7
 800c7b4:	7561      	strb	r1, [r4, #21]
 800c7b6:	60a2      	str	r2, [r4, #8]
 800c7b8:	6123      	str	r3, [r4, #16]
 800c7ba:	f080 0001 	eor.w	r0, r0, #1
 800c7be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c7c2:	2102      	movs	r1, #2
 800c7c4:	4620      	mov	r0, r4
 800c7c6:	f001 f88d 	bl	800d8e4 <ucdr_check_final_buffer_behavior>
 800c7ca:	b178      	cbz	r0, 800c7ec <ucdr_deserialize_endian_uint16_t+0xa0>
 800c7cc:	2e01      	cmp	r6, #1
 800c7ce:	68a3      	ldr	r3, [r4, #8]
 800c7d0:	d011      	beq.n	800c7f6 <ucdr_deserialize_endian_uint16_t+0xaa>
 800c7d2:	785b      	ldrb	r3, [r3, #1]
 800c7d4:	702b      	strb	r3, [r5, #0]
 800c7d6:	68a3      	ldr	r3, [r4, #8]
 800c7d8:	781b      	ldrb	r3, [r3, #0]
 800c7da:	706b      	strb	r3, [r5, #1]
 800c7dc:	68a2      	ldr	r2, [r4, #8]
 800c7de:	6923      	ldr	r3, [r4, #16]
 800c7e0:	3202      	adds	r2, #2
 800c7e2:	3302      	adds	r3, #2
 800c7e4:	2102      	movs	r1, #2
 800c7e6:	60a2      	str	r2, [r4, #8]
 800c7e8:	6123      	str	r3, [r4, #16]
 800c7ea:	7561      	strb	r1, [r4, #21]
 800c7ec:	7da0      	ldrb	r0, [r4, #22]
 800c7ee:	f080 0001 	eor.w	r0, r0, #1
 800c7f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c7f6:	881b      	ldrh	r3, [r3, #0]
 800c7f8:	802b      	strh	r3, [r5, #0]
 800c7fa:	e7ef      	b.n	800c7dc <ucdr_deserialize_endian_uint16_t+0x90>
 800c7fc:	68a2      	ldr	r2, [r4, #8]
 800c7fe:	6923      	ldr	r3, [r4, #16]
 800c800:	7da0      	ldrb	r0, [r4, #22]
 800c802:	f884 9015 	strb.w	r9, [r4, #21]
 800c806:	1bd2      	subs	r2, r2, r7
 800c808:	1bdb      	subs	r3, r3, r7
 800c80a:	60a2      	str	r2, [r4, #8]
 800c80c:	6123      	str	r3, [r4, #16]
 800c80e:	f080 0001 	eor.w	r0, r0, #1
 800c812:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c816:	4641      	mov	r1, r8
 800c818:	463a      	mov	r2, r7
 800c81a:	4628      	mov	r0, r5
 800c81c:	f00f ff31 	bl	801c682 <memcpy>
 800c820:	68a1      	ldr	r1, [r4, #8]
 800c822:	4652      	mov	r2, sl
 800c824:	19e8      	adds	r0, r5, r7
 800c826:	f00f ff2c 	bl	801c682 <memcpy>
 800c82a:	e7bc      	b.n	800c7a6 <ucdr_deserialize_endian_uint16_t+0x5a>

0800c82c <ucdr_serialize_uint32_t>:
 800c82c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c830:	b082      	sub	sp, #8
 800c832:	4604      	mov	r4, r0
 800c834:	9101      	str	r1, [sp, #4]
 800c836:	2104      	movs	r1, #4
 800c838:	f001 f8a8 	bl	800d98c <ucdr_buffer_alignment>
 800c83c:	4601      	mov	r1, r0
 800c83e:	4620      	mov	r0, r4
 800c840:	7d67      	ldrb	r7, [r4, #21]
 800c842:	f001 f8e7 	bl	800da14 <ucdr_advance_buffer>
 800c846:	2104      	movs	r1, #4
 800c848:	4620      	mov	r0, r4
 800c84a:	f001 f83f 	bl	800d8cc <ucdr_check_buffer_available_for>
 800c84e:	b300      	cbz	r0, 800c892 <ucdr_serialize_uint32_t+0x66>
 800c850:	7d22      	ldrb	r2, [r4, #20]
 800c852:	68a3      	ldr	r3, [r4, #8]
 800c854:	2a01      	cmp	r2, #1
 800c856:	d05d      	beq.n	800c914 <ucdr_serialize_uint32_t+0xe8>
 800c858:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800c85c:	701a      	strb	r2, [r3, #0]
 800c85e:	68a3      	ldr	r3, [r4, #8]
 800c860:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800c864:	705a      	strb	r2, [r3, #1]
 800c866:	68a3      	ldr	r3, [r4, #8]
 800c868:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800c86c:	709a      	strb	r2, [r3, #2]
 800c86e:	68a3      	ldr	r3, [r4, #8]
 800c870:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800c874:	70da      	strb	r2, [r3, #3]
 800c876:	68a2      	ldr	r2, [r4, #8]
 800c878:	6923      	ldr	r3, [r4, #16]
 800c87a:	3204      	adds	r2, #4
 800c87c:	3304      	adds	r3, #4
 800c87e:	2104      	movs	r1, #4
 800c880:	60a2      	str	r2, [r4, #8]
 800c882:	6123      	str	r3, [r4, #16]
 800c884:	7561      	strb	r1, [r4, #21]
 800c886:	7da0      	ldrb	r0, [r4, #22]
 800c888:	f080 0001 	eor.w	r0, r0, #1
 800c88c:	b002      	add	sp, #8
 800c88e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c892:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800c896:	42ab      	cmp	r3, r5
 800c898:	d92e      	bls.n	800c8f8 <ucdr_serialize_uint32_t+0xcc>
 800c89a:	1b5e      	subs	r6, r3, r5
 800c89c:	60a3      	str	r3, [r4, #8]
 800c89e:	6923      	ldr	r3, [r4, #16]
 800c8a0:	f1c6 0804 	rsb	r8, r6, #4
 800c8a4:	4433      	add	r3, r6
 800c8a6:	6123      	str	r3, [r4, #16]
 800c8a8:	4641      	mov	r1, r8
 800c8aa:	4620      	mov	r0, r4
 800c8ac:	f001 f81a 	bl	800d8e4 <ucdr_check_final_buffer_behavior>
 800c8b0:	b398      	cbz	r0, 800c91a <ucdr_serialize_uint32_t+0xee>
 800c8b2:	7d23      	ldrb	r3, [r4, #20]
 800c8b4:	2b01      	cmp	r3, #1
 800c8b6:	d046      	beq.n	800c946 <ucdr_serialize_uint32_t+0x11a>
 800c8b8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800c8bc:	702b      	strb	r3, [r5, #0]
 800c8be:	2e01      	cmp	r6, #1
 800c8c0:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800c8c4:	706b      	strb	r3, [r5, #1]
 800c8c6:	d035      	beq.n	800c934 <ucdr_serialize_uint32_t+0x108>
 800c8c8:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800c8cc:	70ab      	strb	r3, [r5, #2]
 800c8ce:	2e02      	cmp	r6, #2
 800c8d0:	d034      	beq.n	800c93c <ucdr_serialize_uint32_t+0x110>
 800c8d2:	3503      	adds	r5, #3
 800c8d4:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800c8d8:	702b      	strb	r3, [r5, #0]
 800c8da:	6923      	ldr	r3, [r4, #16]
 800c8dc:	68a2      	ldr	r2, [r4, #8]
 800c8de:	7da0      	ldrb	r0, [r4, #22]
 800c8e0:	3304      	adds	r3, #4
 800c8e2:	4442      	add	r2, r8
 800c8e4:	1b9b      	subs	r3, r3, r6
 800c8e6:	2104      	movs	r1, #4
 800c8e8:	f080 0001 	eor.w	r0, r0, #1
 800c8ec:	60a2      	str	r2, [r4, #8]
 800c8ee:	6123      	str	r3, [r4, #16]
 800c8f0:	7561      	strb	r1, [r4, #21]
 800c8f2:	b002      	add	sp, #8
 800c8f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c8f8:	2104      	movs	r1, #4
 800c8fa:	4620      	mov	r0, r4
 800c8fc:	f000 fff2 	bl	800d8e4 <ucdr_check_final_buffer_behavior>
 800c900:	2800      	cmp	r0, #0
 800c902:	d0c0      	beq.n	800c886 <ucdr_serialize_uint32_t+0x5a>
 800c904:	7d23      	ldrb	r3, [r4, #20]
 800c906:	68a2      	ldr	r2, [r4, #8]
 800c908:	2b01      	cmp	r3, #1
 800c90a:	d019      	beq.n	800c940 <ucdr_serialize_uint32_t+0x114>
 800c90c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800c910:	7013      	strb	r3, [r2, #0]
 800c912:	e7a4      	b.n	800c85e <ucdr_serialize_uint32_t+0x32>
 800c914:	9a01      	ldr	r2, [sp, #4]
 800c916:	601a      	str	r2, [r3, #0]
 800c918:	e7ad      	b.n	800c876 <ucdr_serialize_uint32_t+0x4a>
 800c91a:	68a2      	ldr	r2, [r4, #8]
 800c91c:	6923      	ldr	r3, [r4, #16]
 800c91e:	7da0      	ldrb	r0, [r4, #22]
 800c920:	7567      	strb	r7, [r4, #21]
 800c922:	1b92      	subs	r2, r2, r6
 800c924:	1b9b      	subs	r3, r3, r6
 800c926:	f080 0001 	eor.w	r0, r0, #1
 800c92a:	60a2      	str	r2, [r4, #8]
 800c92c:	6123      	str	r3, [r4, #16]
 800c92e:	b002      	add	sp, #8
 800c930:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c934:	68a3      	ldr	r3, [r4, #8]
 800c936:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800c93a:	701a      	strb	r2, [r3, #0]
 800c93c:	68a5      	ldr	r5, [r4, #8]
 800c93e:	e7c9      	b.n	800c8d4 <ucdr_serialize_uint32_t+0xa8>
 800c940:	9b01      	ldr	r3, [sp, #4]
 800c942:	6013      	str	r3, [r2, #0]
 800c944:	e797      	b.n	800c876 <ucdr_serialize_uint32_t+0x4a>
 800c946:	4628      	mov	r0, r5
 800c948:	ad01      	add	r5, sp, #4
 800c94a:	4632      	mov	r2, r6
 800c94c:	4629      	mov	r1, r5
 800c94e:	f00f fe98 	bl	801c682 <memcpy>
 800c952:	68a0      	ldr	r0, [r4, #8]
 800c954:	4642      	mov	r2, r8
 800c956:	19a9      	adds	r1, r5, r6
 800c958:	f00f fe93 	bl	801c682 <memcpy>
 800c95c:	e7bd      	b.n	800c8da <ucdr_serialize_uint32_t+0xae>
 800c95e:	bf00      	nop

0800c960 <ucdr_serialize_endian_uint32_t>:
 800c960:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c964:	b083      	sub	sp, #12
 800c966:	460d      	mov	r5, r1
 800c968:	2104      	movs	r1, #4
 800c96a:	4604      	mov	r4, r0
 800c96c:	9201      	str	r2, [sp, #4]
 800c96e:	f001 f80d 	bl	800d98c <ucdr_buffer_alignment>
 800c972:	4601      	mov	r1, r0
 800c974:	4620      	mov	r0, r4
 800c976:	f894 8015 	ldrb.w	r8, [r4, #21]
 800c97a:	f001 f84b 	bl	800da14 <ucdr_advance_buffer>
 800c97e:	2104      	movs	r1, #4
 800c980:	4620      	mov	r0, r4
 800c982:	f000 ffa3 	bl	800d8cc <ucdr_check_buffer_available_for>
 800c986:	2800      	cmp	r0, #0
 800c988:	d137      	bne.n	800c9fa <ucdr_serialize_endian_uint32_t+0x9a>
 800c98a:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800c98e:	42b7      	cmp	r7, r6
 800c990:	d92e      	bls.n	800c9f0 <ucdr_serialize_endian_uint32_t+0x90>
 800c992:	6923      	ldr	r3, [r4, #16]
 800c994:	60a7      	str	r7, [r4, #8]
 800c996:	1bbf      	subs	r7, r7, r6
 800c998:	443b      	add	r3, r7
 800c99a:	f1c7 0904 	rsb	r9, r7, #4
 800c99e:	6123      	str	r3, [r4, #16]
 800c9a0:	4649      	mov	r1, r9
 800c9a2:	4620      	mov	r0, r4
 800c9a4:	f000 ff9e 	bl	800d8e4 <ucdr_check_final_buffer_behavior>
 800c9a8:	2800      	cmp	r0, #0
 800c9aa:	d049      	beq.n	800ca40 <ucdr_serialize_endian_uint32_t+0xe0>
 800c9ac:	2d01      	cmp	r5, #1
 800c9ae:	d05b      	beq.n	800ca68 <ucdr_serialize_endian_uint32_t+0x108>
 800c9b0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800c9b4:	7033      	strb	r3, [r6, #0]
 800c9b6:	2f01      	cmp	r7, #1
 800c9b8:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800c9bc:	7073      	strb	r3, [r6, #1]
 800c9be:	d04d      	beq.n	800ca5c <ucdr_serialize_endian_uint32_t+0xfc>
 800c9c0:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800c9c4:	70b3      	strb	r3, [r6, #2]
 800c9c6:	2f02      	cmp	r7, #2
 800c9c8:	d04c      	beq.n	800ca64 <ucdr_serialize_endian_uint32_t+0x104>
 800c9ca:	3603      	adds	r6, #3
 800c9cc:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800c9d0:	7033      	strb	r3, [r6, #0]
 800c9d2:	6923      	ldr	r3, [r4, #16]
 800c9d4:	68a2      	ldr	r2, [r4, #8]
 800c9d6:	7da0      	ldrb	r0, [r4, #22]
 800c9d8:	3304      	adds	r3, #4
 800c9da:	444a      	add	r2, r9
 800c9dc:	1bdb      	subs	r3, r3, r7
 800c9de:	2104      	movs	r1, #4
 800c9e0:	f080 0001 	eor.w	r0, r0, #1
 800c9e4:	60a2      	str	r2, [r4, #8]
 800c9e6:	6123      	str	r3, [r4, #16]
 800c9e8:	7561      	strb	r1, [r4, #21]
 800c9ea:	b003      	add	sp, #12
 800c9ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c9f0:	2104      	movs	r1, #4
 800c9f2:	4620      	mov	r0, r4
 800c9f4:	f000 ff76 	bl	800d8e4 <ucdr_check_final_buffer_behavior>
 800c9f8:	b1c8      	cbz	r0, 800ca2e <ucdr_serialize_endian_uint32_t+0xce>
 800c9fa:	2d01      	cmp	r5, #1
 800c9fc:	68a3      	ldr	r3, [r4, #8]
 800c9fe:	d01c      	beq.n	800ca3a <ucdr_serialize_endian_uint32_t+0xda>
 800ca00:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800ca04:	701a      	strb	r2, [r3, #0]
 800ca06:	68a3      	ldr	r3, [r4, #8]
 800ca08:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800ca0c:	705a      	strb	r2, [r3, #1]
 800ca0e:	68a3      	ldr	r3, [r4, #8]
 800ca10:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800ca14:	709a      	strb	r2, [r3, #2]
 800ca16:	68a3      	ldr	r3, [r4, #8]
 800ca18:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800ca1c:	70da      	strb	r2, [r3, #3]
 800ca1e:	68a2      	ldr	r2, [r4, #8]
 800ca20:	6923      	ldr	r3, [r4, #16]
 800ca22:	3204      	adds	r2, #4
 800ca24:	3304      	adds	r3, #4
 800ca26:	2104      	movs	r1, #4
 800ca28:	60a2      	str	r2, [r4, #8]
 800ca2a:	6123      	str	r3, [r4, #16]
 800ca2c:	7561      	strb	r1, [r4, #21]
 800ca2e:	7da0      	ldrb	r0, [r4, #22]
 800ca30:	f080 0001 	eor.w	r0, r0, #1
 800ca34:	b003      	add	sp, #12
 800ca36:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ca3a:	9a01      	ldr	r2, [sp, #4]
 800ca3c:	601a      	str	r2, [r3, #0]
 800ca3e:	e7ee      	b.n	800ca1e <ucdr_serialize_endian_uint32_t+0xbe>
 800ca40:	68a2      	ldr	r2, [r4, #8]
 800ca42:	6923      	ldr	r3, [r4, #16]
 800ca44:	7da0      	ldrb	r0, [r4, #22]
 800ca46:	f884 8015 	strb.w	r8, [r4, #21]
 800ca4a:	1bd2      	subs	r2, r2, r7
 800ca4c:	1bdb      	subs	r3, r3, r7
 800ca4e:	f080 0001 	eor.w	r0, r0, #1
 800ca52:	60a2      	str	r2, [r4, #8]
 800ca54:	6123      	str	r3, [r4, #16]
 800ca56:	b003      	add	sp, #12
 800ca58:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ca5c:	68a3      	ldr	r3, [r4, #8]
 800ca5e:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800ca62:	701a      	strb	r2, [r3, #0]
 800ca64:	68a6      	ldr	r6, [r4, #8]
 800ca66:	e7b1      	b.n	800c9cc <ucdr_serialize_endian_uint32_t+0x6c>
 800ca68:	ad01      	add	r5, sp, #4
 800ca6a:	463a      	mov	r2, r7
 800ca6c:	4629      	mov	r1, r5
 800ca6e:	4630      	mov	r0, r6
 800ca70:	f00f fe07 	bl	801c682 <memcpy>
 800ca74:	68a0      	ldr	r0, [r4, #8]
 800ca76:	464a      	mov	r2, r9
 800ca78:	19e9      	adds	r1, r5, r7
 800ca7a:	f00f fe02 	bl	801c682 <memcpy>
 800ca7e:	e7a8      	b.n	800c9d2 <ucdr_serialize_endian_uint32_t+0x72>

0800ca80 <ucdr_deserialize_uint32_t>:
 800ca80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ca84:	460d      	mov	r5, r1
 800ca86:	2104      	movs	r1, #4
 800ca88:	4604      	mov	r4, r0
 800ca8a:	f000 ff7f 	bl	800d98c <ucdr_buffer_alignment>
 800ca8e:	4601      	mov	r1, r0
 800ca90:	4620      	mov	r0, r4
 800ca92:	f894 8015 	ldrb.w	r8, [r4, #21]
 800ca96:	f000 ffbd 	bl	800da14 <ucdr_advance_buffer>
 800ca9a:	2104      	movs	r1, #4
 800ca9c:	4620      	mov	r0, r4
 800ca9e:	f000 ff15 	bl	800d8cc <ucdr_check_buffer_available_for>
 800caa2:	b1d8      	cbz	r0, 800cadc <ucdr_deserialize_uint32_t+0x5c>
 800caa4:	7d22      	ldrb	r2, [r4, #20]
 800caa6:	68a3      	ldr	r3, [r4, #8]
 800caa8:	2a01      	cmp	r2, #1
 800caaa:	d052      	beq.n	800cb52 <ucdr_deserialize_uint32_t+0xd2>
 800caac:	78db      	ldrb	r3, [r3, #3]
 800caae:	702b      	strb	r3, [r5, #0]
 800cab0:	68a3      	ldr	r3, [r4, #8]
 800cab2:	789b      	ldrb	r3, [r3, #2]
 800cab4:	706b      	strb	r3, [r5, #1]
 800cab6:	68a3      	ldr	r3, [r4, #8]
 800cab8:	785b      	ldrb	r3, [r3, #1]
 800caba:	70ab      	strb	r3, [r5, #2]
 800cabc:	68a3      	ldr	r3, [r4, #8]
 800cabe:	781b      	ldrb	r3, [r3, #0]
 800cac0:	70eb      	strb	r3, [r5, #3]
 800cac2:	68a2      	ldr	r2, [r4, #8]
 800cac4:	6923      	ldr	r3, [r4, #16]
 800cac6:	3204      	adds	r2, #4
 800cac8:	3304      	adds	r3, #4
 800caca:	2104      	movs	r1, #4
 800cacc:	60a2      	str	r2, [r4, #8]
 800cace:	6123      	str	r3, [r4, #16]
 800cad0:	7561      	strb	r1, [r4, #21]
 800cad2:	7da0      	ldrb	r0, [r4, #22]
 800cad4:	f080 0001 	eor.w	r0, r0, #1
 800cad8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cadc:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800cae0:	42b7      	cmp	r7, r6
 800cae2:	d92a      	bls.n	800cb3a <ucdr_deserialize_uint32_t+0xba>
 800cae4:	6923      	ldr	r3, [r4, #16]
 800cae6:	60a7      	str	r7, [r4, #8]
 800cae8:	1bbf      	subs	r7, r7, r6
 800caea:	443b      	add	r3, r7
 800caec:	f1c7 0904 	rsb	r9, r7, #4
 800caf0:	6123      	str	r3, [r4, #16]
 800caf2:	4649      	mov	r1, r9
 800caf4:	4620      	mov	r0, r4
 800caf6:	f000 fef5 	bl	800d8e4 <ucdr_check_final_buffer_behavior>
 800cafa:	b368      	cbz	r0, 800cb58 <ucdr_deserialize_uint32_t+0xd8>
 800cafc:	7d23      	ldrb	r3, [r4, #20]
 800cafe:	2b01      	cmp	r3, #1
 800cb00:	d040      	beq.n	800cb84 <ucdr_deserialize_uint32_t+0x104>
 800cb02:	78f3      	ldrb	r3, [r6, #3]
 800cb04:	702b      	strb	r3, [r5, #0]
 800cb06:	78b3      	ldrb	r3, [r6, #2]
 800cb08:	706b      	strb	r3, [r5, #1]
 800cb0a:	2f01      	cmp	r7, #1
 800cb0c:	d031      	beq.n	800cb72 <ucdr_deserialize_uint32_t+0xf2>
 800cb0e:	7873      	ldrb	r3, [r6, #1]
 800cb10:	70ab      	strb	r3, [r5, #2]
 800cb12:	2f02      	cmp	r7, #2
 800cb14:	f105 0503 	add.w	r5, r5, #3
 800cb18:	d02f      	beq.n	800cb7a <ucdr_deserialize_uint32_t+0xfa>
 800cb1a:	7833      	ldrb	r3, [r6, #0]
 800cb1c:	702b      	strb	r3, [r5, #0]
 800cb1e:	6923      	ldr	r3, [r4, #16]
 800cb20:	68a2      	ldr	r2, [r4, #8]
 800cb22:	7da0      	ldrb	r0, [r4, #22]
 800cb24:	2104      	movs	r1, #4
 800cb26:	3304      	adds	r3, #4
 800cb28:	444a      	add	r2, r9
 800cb2a:	1bdb      	subs	r3, r3, r7
 800cb2c:	7561      	strb	r1, [r4, #21]
 800cb2e:	60a2      	str	r2, [r4, #8]
 800cb30:	6123      	str	r3, [r4, #16]
 800cb32:	f080 0001 	eor.w	r0, r0, #1
 800cb36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cb3a:	2104      	movs	r1, #4
 800cb3c:	4620      	mov	r0, r4
 800cb3e:	f000 fed1 	bl	800d8e4 <ucdr_check_final_buffer_behavior>
 800cb42:	2800      	cmp	r0, #0
 800cb44:	d0c5      	beq.n	800cad2 <ucdr_deserialize_uint32_t+0x52>
 800cb46:	7d23      	ldrb	r3, [r4, #20]
 800cb48:	68a2      	ldr	r2, [r4, #8]
 800cb4a:	2b01      	cmp	r3, #1
 800cb4c:	d017      	beq.n	800cb7e <ucdr_deserialize_uint32_t+0xfe>
 800cb4e:	78d3      	ldrb	r3, [r2, #3]
 800cb50:	e7ad      	b.n	800caae <ucdr_deserialize_uint32_t+0x2e>
 800cb52:	681b      	ldr	r3, [r3, #0]
 800cb54:	602b      	str	r3, [r5, #0]
 800cb56:	e7b4      	b.n	800cac2 <ucdr_deserialize_uint32_t+0x42>
 800cb58:	68a2      	ldr	r2, [r4, #8]
 800cb5a:	6923      	ldr	r3, [r4, #16]
 800cb5c:	7da0      	ldrb	r0, [r4, #22]
 800cb5e:	f884 8015 	strb.w	r8, [r4, #21]
 800cb62:	1bd2      	subs	r2, r2, r7
 800cb64:	1bdb      	subs	r3, r3, r7
 800cb66:	60a2      	str	r2, [r4, #8]
 800cb68:	6123      	str	r3, [r4, #16]
 800cb6a:	f080 0001 	eor.w	r0, r0, #1
 800cb6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cb72:	68a3      	ldr	r3, [r4, #8]
 800cb74:	785b      	ldrb	r3, [r3, #1]
 800cb76:	70ab      	strb	r3, [r5, #2]
 800cb78:	3503      	adds	r5, #3
 800cb7a:	68a6      	ldr	r6, [r4, #8]
 800cb7c:	e7cd      	b.n	800cb1a <ucdr_deserialize_uint32_t+0x9a>
 800cb7e:	6813      	ldr	r3, [r2, #0]
 800cb80:	602b      	str	r3, [r5, #0]
 800cb82:	e79e      	b.n	800cac2 <ucdr_deserialize_uint32_t+0x42>
 800cb84:	4631      	mov	r1, r6
 800cb86:	463a      	mov	r2, r7
 800cb88:	4628      	mov	r0, r5
 800cb8a:	f00f fd7a 	bl	801c682 <memcpy>
 800cb8e:	68a1      	ldr	r1, [r4, #8]
 800cb90:	464a      	mov	r2, r9
 800cb92:	19e8      	adds	r0, r5, r7
 800cb94:	f00f fd75 	bl	801c682 <memcpy>
 800cb98:	e7c1      	b.n	800cb1e <ucdr_deserialize_uint32_t+0x9e>
 800cb9a:	bf00      	nop

0800cb9c <ucdr_deserialize_endian_uint32_t>:
 800cb9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cba0:	460e      	mov	r6, r1
 800cba2:	2104      	movs	r1, #4
 800cba4:	4604      	mov	r4, r0
 800cba6:	4615      	mov	r5, r2
 800cba8:	f000 fef0 	bl	800d98c <ucdr_buffer_alignment>
 800cbac:	4601      	mov	r1, r0
 800cbae:	4620      	mov	r0, r4
 800cbb0:	f894 9015 	ldrb.w	r9, [r4, #21]
 800cbb4:	f000 ff2e 	bl	800da14 <ucdr_advance_buffer>
 800cbb8:	2104      	movs	r1, #4
 800cbba:	4620      	mov	r0, r4
 800cbbc:	f000 fe86 	bl	800d8cc <ucdr_check_buffer_available_for>
 800cbc0:	2800      	cmp	r0, #0
 800cbc2:	d137      	bne.n	800cc34 <ucdr_deserialize_endian_uint32_t+0x98>
 800cbc4:	e9d4 3701 	ldrd	r3, r7, [r4, #4]
 800cbc8:	42bb      	cmp	r3, r7
 800cbca:	d92e      	bls.n	800cc2a <ucdr_deserialize_endian_uint32_t+0x8e>
 800cbcc:	eba3 0807 	sub.w	r8, r3, r7
 800cbd0:	60a3      	str	r3, [r4, #8]
 800cbd2:	6923      	ldr	r3, [r4, #16]
 800cbd4:	f1c8 0a04 	rsb	sl, r8, #4
 800cbd8:	4443      	add	r3, r8
 800cbda:	6123      	str	r3, [r4, #16]
 800cbdc:	4651      	mov	r1, sl
 800cbde:	4620      	mov	r0, r4
 800cbe0:	f000 fe80 	bl	800d8e4 <ucdr_check_final_buffer_behavior>
 800cbe4:	2800      	cmp	r0, #0
 800cbe6:	d043      	beq.n	800cc70 <ucdr_deserialize_endian_uint32_t+0xd4>
 800cbe8:	2e01      	cmp	r6, #1
 800cbea:	d056      	beq.n	800cc9a <ucdr_deserialize_endian_uint32_t+0xfe>
 800cbec:	78fb      	ldrb	r3, [r7, #3]
 800cbee:	702b      	strb	r3, [r5, #0]
 800cbf0:	78bb      	ldrb	r3, [r7, #2]
 800cbf2:	706b      	strb	r3, [r5, #1]
 800cbf4:	f1b8 0f01 	cmp.w	r8, #1
 800cbf8:	d049      	beq.n	800cc8e <ucdr_deserialize_endian_uint32_t+0xf2>
 800cbfa:	787b      	ldrb	r3, [r7, #1]
 800cbfc:	70ab      	strb	r3, [r5, #2]
 800cbfe:	f1b8 0f02 	cmp.w	r8, #2
 800cc02:	f105 0503 	add.w	r5, r5, #3
 800cc06:	d046      	beq.n	800cc96 <ucdr_deserialize_endian_uint32_t+0xfa>
 800cc08:	783b      	ldrb	r3, [r7, #0]
 800cc0a:	702b      	strb	r3, [r5, #0]
 800cc0c:	6923      	ldr	r3, [r4, #16]
 800cc0e:	68a2      	ldr	r2, [r4, #8]
 800cc10:	7da0      	ldrb	r0, [r4, #22]
 800cc12:	2104      	movs	r1, #4
 800cc14:	3304      	adds	r3, #4
 800cc16:	4452      	add	r2, sl
 800cc18:	eba3 0308 	sub.w	r3, r3, r8
 800cc1c:	7561      	strb	r1, [r4, #21]
 800cc1e:	60a2      	str	r2, [r4, #8]
 800cc20:	6123      	str	r3, [r4, #16]
 800cc22:	f080 0001 	eor.w	r0, r0, #1
 800cc26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc2a:	2104      	movs	r1, #4
 800cc2c:	4620      	mov	r0, r4
 800cc2e:	f000 fe59 	bl	800d8e4 <ucdr_check_final_buffer_behavior>
 800cc32:	b1a8      	cbz	r0, 800cc60 <ucdr_deserialize_endian_uint32_t+0xc4>
 800cc34:	2e01      	cmp	r6, #1
 800cc36:	68a3      	ldr	r3, [r4, #8]
 800cc38:	d017      	beq.n	800cc6a <ucdr_deserialize_endian_uint32_t+0xce>
 800cc3a:	78db      	ldrb	r3, [r3, #3]
 800cc3c:	702b      	strb	r3, [r5, #0]
 800cc3e:	68a3      	ldr	r3, [r4, #8]
 800cc40:	789b      	ldrb	r3, [r3, #2]
 800cc42:	706b      	strb	r3, [r5, #1]
 800cc44:	68a3      	ldr	r3, [r4, #8]
 800cc46:	785b      	ldrb	r3, [r3, #1]
 800cc48:	70ab      	strb	r3, [r5, #2]
 800cc4a:	68a3      	ldr	r3, [r4, #8]
 800cc4c:	781b      	ldrb	r3, [r3, #0]
 800cc4e:	70eb      	strb	r3, [r5, #3]
 800cc50:	68a2      	ldr	r2, [r4, #8]
 800cc52:	6923      	ldr	r3, [r4, #16]
 800cc54:	3204      	adds	r2, #4
 800cc56:	3304      	adds	r3, #4
 800cc58:	2104      	movs	r1, #4
 800cc5a:	60a2      	str	r2, [r4, #8]
 800cc5c:	6123      	str	r3, [r4, #16]
 800cc5e:	7561      	strb	r1, [r4, #21]
 800cc60:	7da0      	ldrb	r0, [r4, #22]
 800cc62:	f080 0001 	eor.w	r0, r0, #1
 800cc66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc6a:	681b      	ldr	r3, [r3, #0]
 800cc6c:	602b      	str	r3, [r5, #0]
 800cc6e:	e7ef      	b.n	800cc50 <ucdr_deserialize_endian_uint32_t+0xb4>
 800cc70:	68a2      	ldr	r2, [r4, #8]
 800cc72:	6923      	ldr	r3, [r4, #16]
 800cc74:	7da0      	ldrb	r0, [r4, #22]
 800cc76:	f884 9015 	strb.w	r9, [r4, #21]
 800cc7a:	eba2 0208 	sub.w	r2, r2, r8
 800cc7e:	eba3 0308 	sub.w	r3, r3, r8
 800cc82:	60a2      	str	r2, [r4, #8]
 800cc84:	6123      	str	r3, [r4, #16]
 800cc86:	f080 0001 	eor.w	r0, r0, #1
 800cc8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc8e:	68a3      	ldr	r3, [r4, #8]
 800cc90:	785b      	ldrb	r3, [r3, #1]
 800cc92:	70ab      	strb	r3, [r5, #2]
 800cc94:	3503      	adds	r5, #3
 800cc96:	68a7      	ldr	r7, [r4, #8]
 800cc98:	e7b6      	b.n	800cc08 <ucdr_deserialize_endian_uint32_t+0x6c>
 800cc9a:	4639      	mov	r1, r7
 800cc9c:	4642      	mov	r2, r8
 800cc9e:	4628      	mov	r0, r5
 800cca0:	f00f fcef 	bl	801c682 <memcpy>
 800cca4:	68a1      	ldr	r1, [r4, #8]
 800cca6:	4652      	mov	r2, sl
 800cca8:	eb05 0008 	add.w	r0, r5, r8
 800ccac:	f00f fce9 	bl	801c682 <memcpy>
 800ccb0:	e7ac      	b.n	800cc0c <ucdr_deserialize_endian_uint32_t+0x70>
 800ccb2:	bf00      	nop

0800ccb4 <ucdr_serialize_uint64_t>:
 800ccb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ccb8:	2108      	movs	r1, #8
 800ccba:	b082      	sub	sp, #8
 800ccbc:	4604      	mov	r4, r0
 800ccbe:	e9cd 2300 	strd	r2, r3, [sp]
 800ccc2:	f000 fe63 	bl	800d98c <ucdr_buffer_alignment>
 800ccc6:	4601      	mov	r1, r0
 800ccc8:	4620      	mov	r0, r4
 800ccca:	7d67      	ldrb	r7, [r4, #21]
 800cccc:	f000 fea2 	bl	800da14 <ucdr_advance_buffer>
 800ccd0:	2108      	movs	r1, #8
 800ccd2:	4620      	mov	r0, r4
 800ccd4:	f000 fdfa 	bl	800d8cc <ucdr_check_buffer_available_for>
 800ccd8:	2800      	cmp	r0, #0
 800ccda:	d14d      	bne.n	800cd78 <ucdr_serialize_uint64_t+0xc4>
 800ccdc:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800cce0:	42ab      	cmp	r3, r5
 800cce2:	d944      	bls.n	800cd6e <ucdr_serialize_uint64_t+0xba>
 800cce4:	1b5e      	subs	r6, r3, r5
 800cce6:	60a3      	str	r3, [r4, #8]
 800cce8:	6923      	ldr	r3, [r4, #16]
 800ccea:	f1c6 0808 	rsb	r8, r6, #8
 800ccee:	4433      	add	r3, r6
 800ccf0:	6123      	str	r3, [r4, #16]
 800ccf2:	4641      	mov	r1, r8
 800ccf4:	4620      	mov	r0, r4
 800ccf6:	f000 fdf5 	bl	800d8e4 <ucdr_check_final_buffer_behavior>
 800ccfa:	2800      	cmp	r0, #0
 800ccfc:	d072      	beq.n	800cde4 <ucdr_serialize_uint64_t+0x130>
 800ccfe:	7d23      	ldrb	r3, [r4, #20]
 800cd00:	2b01      	cmp	r3, #1
 800cd02:	f000 8092 	beq.w	800ce2a <ucdr_serialize_uint64_t+0x176>
 800cd06:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800cd0a:	702b      	strb	r3, [r5, #0]
 800cd0c:	2e01      	cmp	r6, #1
 800cd0e:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800cd12:	706b      	strb	r3, [r5, #1]
 800cd14:	d073      	beq.n	800cdfe <ucdr_serialize_uint64_t+0x14a>
 800cd16:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800cd1a:	70ab      	strb	r3, [r5, #2]
 800cd1c:	2e02      	cmp	r6, #2
 800cd1e:	d072      	beq.n	800ce06 <ucdr_serialize_uint64_t+0x152>
 800cd20:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800cd24:	70eb      	strb	r3, [r5, #3]
 800cd26:	2e03      	cmp	r6, #3
 800cd28:	d071      	beq.n	800ce0e <ucdr_serialize_uint64_t+0x15a>
 800cd2a:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800cd2e:	712b      	strb	r3, [r5, #4]
 800cd30:	2e04      	cmp	r6, #4
 800cd32:	d070      	beq.n	800ce16 <ucdr_serialize_uint64_t+0x162>
 800cd34:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800cd38:	716b      	strb	r3, [r5, #5]
 800cd3a:	2e05      	cmp	r6, #5
 800cd3c:	d06f      	beq.n	800ce1e <ucdr_serialize_uint64_t+0x16a>
 800cd3e:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800cd42:	71ab      	strb	r3, [r5, #6]
 800cd44:	2e06      	cmp	r6, #6
 800cd46:	d06e      	beq.n	800ce26 <ucdr_serialize_uint64_t+0x172>
 800cd48:	3507      	adds	r5, #7
 800cd4a:	f89d 3000 	ldrb.w	r3, [sp]
 800cd4e:	702b      	strb	r3, [r5, #0]
 800cd50:	6923      	ldr	r3, [r4, #16]
 800cd52:	68a2      	ldr	r2, [r4, #8]
 800cd54:	7da0      	ldrb	r0, [r4, #22]
 800cd56:	3308      	adds	r3, #8
 800cd58:	4442      	add	r2, r8
 800cd5a:	1b9b      	subs	r3, r3, r6
 800cd5c:	2108      	movs	r1, #8
 800cd5e:	f080 0001 	eor.w	r0, r0, #1
 800cd62:	60a2      	str	r2, [r4, #8]
 800cd64:	6123      	str	r3, [r4, #16]
 800cd66:	7561      	strb	r1, [r4, #21]
 800cd68:	b002      	add	sp, #8
 800cd6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cd6e:	2108      	movs	r1, #8
 800cd70:	4620      	mov	r0, r4
 800cd72:	f000 fdb7 	bl	800d8e4 <ucdr_check_final_buffer_behavior>
 800cd76:	b350      	cbz	r0, 800cdce <ucdr_serialize_uint64_t+0x11a>
 800cd78:	7d22      	ldrb	r2, [r4, #20]
 800cd7a:	68a3      	ldr	r3, [r4, #8]
 800cd7c:	2a01      	cmp	r2, #1
 800cd7e:	d02c      	beq.n	800cdda <ucdr_serialize_uint64_t+0x126>
 800cd80:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800cd84:	701a      	strb	r2, [r3, #0]
 800cd86:	68a3      	ldr	r3, [r4, #8]
 800cd88:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800cd8c:	705a      	strb	r2, [r3, #1]
 800cd8e:	68a3      	ldr	r3, [r4, #8]
 800cd90:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800cd94:	709a      	strb	r2, [r3, #2]
 800cd96:	68a3      	ldr	r3, [r4, #8]
 800cd98:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800cd9c:	70da      	strb	r2, [r3, #3]
 800cd9e:	68a3      	ldr	r3, [r4, #8]
 800cda0:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800cda4:	711a      	strb	r2, [r3, #4]
 800cda6:	68a3      	ldr	r3, [r4, #8]
 800cda8:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800cdac:	715a      	strb	r2, [r3, #5]
 800cdae:	68a3      	ldr	r3, [r4, #8]
 800cdb0:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800cdb4:	719a      	strb	r2, [r3, #6]
 800cdb6:	68a3      	ldr	r3, [r4, #8]
 800cdb8:	f89d 2000 	ldrb.w	r2, [sp]
 800cdbc:	71da      	strb	r2, [r3, #7]
 800cdbe:	68a2      	ldr	r2, [r4, #8]
 800cdc0:	6923      	ldr	r3, [r4, #16]
 800cdc2:	3208      	adds	r2, #8
 800cdc4:	3308      	adds	r3, #8
 800cdc6:	2108      	movs	r1, #8
 800cdc8:	60a2      	str	r2, [r4, #8]
 800cdca:	6123      	str	r3, [r4, #16]
 800cdcc:	7561      	strb	r1, [r4, #21]
 800cdce:	7da0      	ldrb	r0, [r4, #22]
 800cdd0:	f080 0001 	eor.w	r0, r0, #1
 800cdd4:	b002      	add	sp, #8
 800cdd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cdda:	e9dd 1200 	ldrd	r1, r2, [sp]
 800cdde:	6019      	str	r1, [r3, #0]
 800cde0:	605a      	str	r2, [r3, #4]
 800cde2:	e7ec      	b.n	800cdbe <ucdr_serialize_uint64_t+0x10a>
 800cde4:	68a2      	ldr	r2, [r4, #8]
 800cde6:	6923      	ldr	r3, [r4, #16]
 800cde8:	7da0      	ldrb	r0, [r4, #22]
 800cdea:	7567      	strb	r7, [r4, #21]
 800cdec:	1b92      	subs	r2, r2, r6
 800cdee:	1b9b      	subs	r3, r3, r6
 800cdf0:	f080 0001 	eor.w	r0, r0, #1
 800cdf4:	60a2      	str	r2, [r4, #8]
 800cdf6:	6123      	str	r3, [r4, #16]
 800cdf8:	b002      	add	sp, #8
 800cdfa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cdfe:	68a3      	ldr	r3, [r4, #8]
 800ce00:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800ce04:	701a      	strb	r2, [r3, #0]
 800ce06:	68a3      	ldr	r3, [r4, #8]
 800ce08:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800ce0c:	701a      	strb	r2, [r3, #0]
 800ce0e:	68a3      	ldr	r3, [r4, #8]
 800ce10:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800ce14:	701a      	strb	r2, [r3, #0]
 800ce16:	68a3      	ldr	r3, [r4, #8]
 800ce18:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800ce1c:	701a      	strb	r2, [r3, #0]
 800ce1e:	68a3      	ldr	r3, [r4, #8]
 800ce20:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800ce24:	701a      	strb	r2, [r3, #0]
 800ce26:	68a5      	ldr	r5, [r4, #8]
 800ce28:	e78f      	b.n	800cd4a <ucdr_serialize_uint64_t+0x96>
 800ce2a:	4628      	mov	r0, r5
 800ce2c:	466d      	mov	r5, sp
 800ce2e:	4632      	mov	r2, r6
 800ce30:	4629      	mov	r1, r5
 800ce32:	f00f fc26 	bl	801c682 <memcpy>
 800ce36:	68a0      	ldr	r0, [r4, #8]
 800ce38:	4642      	mov	r2, r8
 800ce3a:	19a9      	adds	r1, r5, r6
 800ce3c:	f00f fc21 	bl	801c682 <memcpy>
 800ce40:	e786      	b.n	800cd50 <ucdr_serialize_uint64_t+0x9c>
 800ce42:	bf00      	nop

0800ce44 <ucdr_serialize_int16_t>:
 800ce44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce48:	b082      	sub	sp, #8
 800ce4a:	460b      	mov	r3, r1
 800ce4c:	2102      	movs	r1, #2
 800ce4e:	4604      	mov	r4, r0
 800ce50:	f8ad 3006 	strh.w	r3, [sp, #6]
 800ce54:	f000 fd9a 	bl	800d98c <ucdr_buffer_alignment>
 800ce58:	4601      	mov	r1, r0
 800ce5a:	4620      	mov	r0, r4
 800ce5c:	7d67      	ldrb	r7, [r4, #21]
 800ce5e:	f000 fdd9 	bl	800da14 <ucdr_advance_buffer>
 800ce62:	2102      	movs	r1, #2
 800ce64:	4620      	mov	r0, r4
 800ce66:	f000 fd31 	bl	800d8cc <ucdr_check_buffer_available_for>
 800ce6a:	b1c0      	cbz	r0, 800ce9e <ucdr_serialize_int16_t+0x5a>
 800ce6c:	7d22      	ldrb	r2, [r4, #20]
 800ce6e:	68a3      	ldr	r3, [r4, #8]
 800ce70:	2a01      	cmp	r2, #1
 800ce72:	d04e      	beq.n	800cf12 <ucdr_serialize_int16_t+0xce>
 800ce74:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800ce78:	701a      	strb	r2, [r3, #0]
 800ce7a:	68a3      	ldr	r3, [r4, #8]
 800ce7c:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800ce80:	705a      	strb	r2, [r3, #1]
 800ce82:	68a2      	ldr	r2, [r4, #8]
 800ce84:	6923      	ldr	r3, [r4, #16]
 800ce86:	3202      	adds	r2, #2
 800ce88:	3302      	adds	r3, #2
 800ce8a:	2102      	movs	r1, #2
 800ce8c:	60a2      	str	r2, [r4, #8]
 800ce8e:	6123      	str	r3, [r4, #16]
 800ce90:	7561      	strb	r1, [r4, #21]
 800ce92:	7da0      	ldrb	r0, [r4, #22]
 800ce94:	f080 0001 	eor.w	r0, r0, #1
 800ce98:	b002      	add	sp, #8
 800ce9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ce9e:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800cea2:	42ab      	cmp	r3, r5
 800cea4:	d923      	bls.n	800ceee <ucdr_serialize_int16_t+0xaa>
 800cea6:	1b5e      	subs	r6, r3, r5
 800cea8:	60a3      	str	r3, [r4, #8]
 800ceaa:	6923      	ldr	r3, [r4, #16]
 800ceac:	f1c6 0802 	rsb	r8, r6, #2
 800ceb0:	4433      	add	r3, r6
 800ceb2:	6123      	str	r3, [r4, #16]
 800ceb4:	4641      	mov	r1, r8
 800ceb6:	4620      	mov	r0, r4
 800ceb8:	f000 fd14 	bl	800d8e4 <ucdr_check_final_buffer_behavior>
 800cebc:	b368      	cbz	r0, 800cf1a <ucdr_serialize_int16_t+0xd6>
 800cebe:	7d23      	ldrb	r3, [r4, #20]
 800cec0:	2b01      	cmp	r3, #1
 800cec2:	d03b      	beq.n	800cf3c <ucdr_serialize_int16_t+0xf8>
 800cec4:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800cec8:	702b      	strb	r3, [r5, #0]
 800ceca:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800cece:	706b      	strb	r3, [r5, #1]
 800ced0:	6923      	ldr	r3, [r4, #16]
 800ced2:	68a2      	ldr	r2, [r4, #8]
 800ced4:	7da0      	ldrb	r0, [r4, #22]
 800ced6:	3302      	adds	r3, #2
 800ced8:	4442      	add	r2, r8
 800ceda:	1b9b      	subs	r3, r3, r6
 800cedc:	2102      	movs	r1, #2
 800cede:	f080 0001 	eor.w	r0, r0, #1
 800cee2:	60a2      	str	r2, [r4, #8]
 800cee4:	6123      	str	r3, [r4, #16]
 800cee6:	7561      	strb	r1, [r4, #21]
 800cee8:	b002      	add	sp, #8
 800ceea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ceee:	2102      	movs	r1, #2
 800cef0:	4620      	mov	r0, r4
 800cef2:	f000 fcf7 	bl	800d8e4 <ucdr_check_final_buffer_behavior>
 800cef6:	2800      	cmp	r0, #0
 800cef8:	d0cb      	beq.n	800ce92 <ucdr_serialize_int16_t+0x4e>
 800cefa:	7d23      	ldrb	r3, [r4, #20]
 800cefc:	68a2      	ldr	r2, [r4, #8]
 800cefe:	2b01      	cmp	r3, #1
 800cf00:	d018      	beq.n	800cf34 <ucdr_serialize_int16_t+0xf0>
 800cf02:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800cf06:	7013      	strb	r3, [r2, #0]
 800cf08:	68a3      	ldr	r3, [r4, #8]
 800cf0a:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800cf0e:	705a      	strb	r2, [r3, #1]
 800cf10:	e7b7      	b.n	800ce82 <ucdr_serialize_int16_t+0x3e>
 800cf12:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800cf16:	801a      	strh	r2, [r3, #0]
 800cf18:	e7b3      	b.n	800ce82 <ucdr_serialize_int16_t+0x3e>
 800cf1a:	68a2      	ldr	r2, [r4, #8]
 800cf1c:	6923      	ldr	r3, [r4, #16]
 800cf1e:	7da0      	ldrb	r0, [r4, #22]
 800cf20:	7567      	strb	r7, [r4, #21]
 800cf22:	1b92      	subs	r2, r2, r6
 800cf24:	1b9b      	subs	r3, r3, r6
 800cf26:	f080 0001 	eor.w	r0, r0, #1
 800cf2a:	60a2      	str	r2, [r4, #8]
 800cf2c:	6123      	str	r3, [r4, #16]
 800cf2e:	b002      	add	sp, #8
 800cf30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf34:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800cf38:	8013      	strh	r3, [r2, #0]
 800cf3a:	e7a2      	b.n	800ce82 <ucdr_serialize_int16_t+0x3e>
 800cf3c:	4628      	mov	r0, r5
 800cf3e:	f10d 0506 	add.w	r5, sp, #6
 800cf42:	4632      	mov	r2, r6
 800cf44:	4629      	mov	r1, r5
 800cf46:	f00f fb9c 	bl	801c682 <memcpy>
 800cf4a:	68a0      	ldr	r0, [r4, #8]
 800cf4c:	4642      	mov	r2, r8
 800cf4e:	19a9      	adds	r1, r5, r6
 800cf50:	f00f fb97 	bl	801c682 <memcpy>
 800cf54:	e7bc      	b.n	800ced0 <ucdr_serialize_int16_t+0x8c>
 800cf56:	bf00      	nop

0800cf58 <ucdr_deserialize_int16_t>:
 800cf58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cf5c:	460d      	mov	r5, r1
 800cf5e:	2102      	movs	r1, #2
 800cf60:	4604      	mov	r4, r0
 800cf62:	f000 fd13 	bl	800d98c <ucdr_buffer_alignment>
 800cf66:	4601      	mov	r1, r0
 800cf68:	4620      	mov	r0, r4
 800cf6a:	f894 8015 	ldrb.w	r8, [r4, #21]
 800cf6e:	f000 fd51 	bl	800da14 <ucdr_advance_buffer>
 800cf72:	2102      	movs	r1, #2
 800cf74:	4620      	mov	r0, r4
 800cf76:	f000 fca9 	bl	800d8cc <ucdr_check_buffer_available_for>
 800cf7a:	b1a8      	cbz	r0, 800cfa8 <ucdr_deserialize_int16_t+0x50>
 800cf7c:	7d22      	ldrb	r2, [r4, #20]
 800cf7e:	68a3      	ldr	r3, [r4, #8]
 800cf80:	2a01      	cmp	r2, #1
 800cf82:	d046      	beq.n	800d012 <ucdr_deserialize_int16_t+0xba>
 800cf84:	785b      	ldrb	r3, [r3, #1]
 800cf86:	702b      	strb	r3, [r5, #0]
 800cf88:	68a3      	ldr	r3, [r4, #8]
 800cf8a:	781b      	ldrb	r3, [r3, #0]
 800cf8c:	706b      	strb	r3, [r5, #1]
 800cf8e:	68a2      	ldr	r2, [r4, #8]
 800cf90:	6923      	ldr	r3, [r4, #16]
 800cf92:	3202      	adds	r2, #2
 800cf94:	3302      	adds	r3, #2
 800cf96:	2102      	movs	r1, #2
 800cf98:	60a2      	str	r2, [r4, #8]
 800cf9a:	6123      	str	r3, [r4, #16]
 800cf9c:	7561      	strb	r1, [r4, #21]
 800cf9e:	7da0      	ldrb	r0, [r4, #22]
 800cfa0:	f080 0001 	eor.w	r0, r0, #1
 800cfa4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cfa8:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800cfac:	42be      	cmp	r6, r7
 800cfae:	d920      	bls.n	800cff2 <ucdr_deserialize_int16_t+0x9a>
 800cfb0:	6923      	ldr	r3, [r4, #16]
 800cfb2:	60a6      	str	r6, [r4, #8]
 800cfb4:	1bf6      	subs	r6, r6, r7
 800cfb6:	4433      	add	r3, r6
 800cfb8:	f1c6 0902 	rsb	r9, r6, #2
 800cfbc:	6123      	str	r3, [r4, #16]
 800cfbe:	4649      	mov	r1, r9
 800cfc0:	4620      	mov	r0, r4
 800cfc2:	f000 fc8f 	bl	800d8e4 <ucdr_check_final_buffer_behavior>
 800cfc6:	b338      	cbz	r0, 800d018 <ucdr_deserialize_int16_t+0xc0>
 800cfc8:	7d23      	ldrb	r3, [r4, #20]
 800cfca:	2b01      	cmp	r3, #1
 800cfcc:	d034      	beq.n	800d038 <ucdr_deserialize_int16_t+0xe0>
 800cfce:	787b      	ldrb	r3, [r7, #1]
 800cfd0:	702b      	strb	r3, [r5, #0]
 800cfd2:	783b      	ldrb	r3, [r7, #0]
 800cfd4:	706b      	strb	r3, [r5, #1]
 800cfd6:	6923      	ldr	r3, [r4, #16]
 800cfd8:	68a2      	ldr	r2, [r4, #8]
 800cfda:	7da0      	ldrb	r0, [r4, #22]
 800cfdc:	2102      	movs	r1, #2
 800cfde:	3302      	adds	r3, #2
 800cfe0:	444a      	add	r2, r9
 800cfe2:	1b9b      	subs	r3, r3, r6
 800cfe4:	7561      	strb	r1, [r4, #21]
 800cfe6:	60a2      	str	r2, [r4, #8]
 800cfe8:	6123      	str	r3, [r4, #16]
 800cfea:	f080 0001 	eor.w	r0, r0, #1
 800cfee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cff2:	2102      	movs	r1, #2
 800cff4:	4620      	mov	r0, r4
 800cff6:	f000 fc75 	bl	800d8e4 <ucdr_check_final_buffer_behavior>
 800cffa:	2800      	cmp	r0, #0
 800cffc:	d0cf      	beq.n	800cf9e <ucdr_deserialize_int16_t+0x46>
 800cffe:	7d23      	ldrb	r3, [r4, #20]
 800d000:	68a2      	ldr	r2, [r4, #8]
 800d002:	2b01      	cmp	r3, #1
 800d004:	d015      	beq.n	800d032 <ucdr_deserialize_int16_t+0xda>
 800d006:	7853      	ldrb	r3, [r2, #1]
 800d008:	702b      	strb	r3, [r5, #0]
 800d00a:	68a3      	ldr	r3, [r4, #8]
 800d00c:	781b      	ldrb	r3, [r3, #0]
 800d00e:	706b      	strb	r3, [r5, #1]
 800d010:	e7bd      	b.n	800cf8e <ucdr_deserialize_int16_t+0x36>
 800d012:	881b      	ldrh	r3, [r3, #0]
 800d014:	802b      	strh	r3, [r5, #0]
 800d016:	e7ba      	b.n	800cf8e <ucdr_deserialize_int16_t+0x36>
 800d018:	68a2      	ldr	r2, [r4, #8]
 800d01a:	6923      	ldr	r3, [r4, #16]
 800d01c:	7da0      	ldrb	r0, [r4, #22]
 800d01e:	f884 8015 	strb.w	r8, [r4, #21]
 800d022:	1b92      	subs	r2, r2, r6
 800d024:	1b9b      	subs	r3, r3, r6
 800d026:	60a2      	str	r2, [r4, #8]
 800d028:	6123      	str	r3, [r4, #16]
 800d02a:	f080 0001 	eor.w	r0, r0, #1
 800d02e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d032:	8813      	ldrh	r3, [r2, #0]
 800d034:	802b      	strh	r3, [r5, #0]
 800d036:	e7aa      	b.n	800cf8e <ucdr_deserialize_int16_t+0x36>
 800d038:	4639      	mov	r1, r7
 800d03a:	4632      	mov	r2, r6
 800d03c:	4628      	mov	r0, r5
 800d03e:	f00f fb20 	bl	801c682 <memcpy>
 800d042:	68a1      	ldr	r1, [r4, #8]
 800d044:	464a      	mov	r2, r9
 800d046:	19a8      	adds	r0, r5, r6
 800d048:	f00f fb1b 	bl	801c682 <memcpy>
 800d04c:	e7c3      	b.n	800cfd6 <ucdr_deserialize_int16_t+0x7e>
 800d04e:	bf00      	nop

0800d050 <ucdr_serialize_int32_t>:
 800d050:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d054:	b082      	sub	sp, #8
 800d056:	4604      	mov	r4, r0
 800d058:	9101      	str	r1, [sp, #4]
 800d05a:	2104      	movs	r1, #4
 800d05c:	f000 fc96 	bl	800d98c <ucdr_buffer_alignment>
 800d060:	4601      	mov	r1, r0
 800d062:	4620      	mov	r0, r4
 800d064:	7d67      	ldrb	r7, [r4, #21]
 800d066:	f000 fcd5 	bl	800da14 <ucdr_advance_buffer>
 800d06a:	2104      	movs	r1, #4
 800d06c:	4620      	mov	r0, r4
 800d06e:	f000 fc2d 	bl	800d8cc <ucdr_check_buffer_available_for>
 800d072:	b300      	cbz	r0, 800d0b6 <ucdr_serialize_int32_t+0x66>
 800d074:	7d22      	ldrb	r2, [r4, #20]
 800d076:	68a3      	ldr	r3, [r4, #8]
 800d078:	2a01      	cmp	r2, #1
 800d07a:	d05d      	beq.n	800d138 <ucdr_serialize_int32_t+0xe8>
 800d07c:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800d080:	701a      	strb	r2, [r3, #0]
 800d082:	68a3      	ldr	r3, [r4, #8]
 800d084:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800d088:	705a      	strb	r2, [r3, #1]
 800d08a:	68a3      	ldr	r3, [r4, #8]
 800d08c:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800d090:	709a      	strb	r2, [r3, #2]
 800d092:	68a3      	ldr	r3, [r4, #8]
 800d094:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800d098:	70da      	strb	r2, [r3, #3]
 800d09a:	68a2      	ldr	r2, [r4, #8]
 800d09c:	6923      	ldr	r3, [r4, #16]
 800d09e:	3204      	adds	r2, #4
 800d0a0:	3304      	adds	r3, #4
 800d0a2:	2104      	movs	r1, #4
 800d0a4:	60a2      	str	r2, [r4, #8]
 800d0a6:	6123      	str	r3, [r4, #16]
 800d0a8:	7561      	strb	r1, [r4, #21]
 800d0aa:	7da0      	ldrb	r0, [r4, #22]
 800d0ac:	f080 0001 	eor.w	r0, r0, #1
 800d0b0:	b002      	add	sp, #8
 800d0b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d0b6:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800d0ba:	42ab      	cmp	r3, r5
 800d0bc:	d92e      	bls.n	800d11c <ucdr_serialize_int32_t+0xcc>
 800d0be:	1b5e      	subs	r6, r3, r5
 800d0c0:	60a3      	str	r3, [r4, #8]
 800d0c2:	6923      	ldr	r3, [r4, #16]
 800d0c4:	f1c6 0804 	rsb	r8, r6, #4
 800d0c8:	4433      	add	r3, r6
 800d0ca:	6123      	str	r3, [r4, #16]
 800d0cc:	4641      	mov	r1, r8
 800d0ce:	4620      	mov	r0, r4
 800d0d0:	f000 fc08 	bl	800d8e4 <ucdr_check_final_buffer_behavior>
 800d0d4:	b398      	cbz	r0, 800d13e <ucdr_serialize_int32_t+0xee>
 800d0d6:	7d23      	ldrb	r3, [r4, #20]
 800d0d8:	2b01      	cmp	r3, #1
 800d0da:	d046      	beq.n	800d16a <ucdr_serialize_int32_t+0x11a>
 800d0dc:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d0e0:	702b      	strb	r3, [r5, #0]
 800d0e2:	2e01      	cmp	r6, #1
 800d0e4:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800d0e8:	706b      	strb	r3, [r5, #1]
 800d0ea:	d035      	beq.n	800d158 <ucdr_serialize_int32_t+0x108>
 800d0ec:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800d0f0:	70ab      	strb	r3, [r5, #2]
 800d0f2:	2e02      	cmp	r6, #2
 800d0f4:	d034      	beq.n	800d160 <ucdr_serialize_int32_t+0x110>
 800d0f6:	3503      	adds	r5, #3
 800d0f8:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800d0fc:	702b      	strb	r3, [r5, #0]
 800d0fe:	6923      	ldr	r3, [r4, #16]
 800d100:	68a2      	ldr	r2, [r4, #8]
 800d102:	7da0      	ldrb	r0, [r4, #22]
 800d104:	3304      	adds	r3, #4
 800d106:	4442      	add	r2, r8
 800d108:	1b9b      	subs	r3, r3, r6
 800d10a:	2104      	movs	r1, #4
 800d10c:	f080 0001 	eor.w	r0, r0, #1
 800d110:	60a2      	str	r2, [r4, #8]
 800d112:	6123      	str	r3, [r4, #16]
 800d114:	7561      	strb	r1, [r4, #21]
 800d116:	b002      	add	sp, #8
 800d118:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d11c:	2104      	movs	r1, #4
 800d11e:	4620      	mov	r0, r4
 800d120:	f000 fbe0 	bl	800d8e4 <ucdr_check_final_buffer_behavior>
 800d124:	2800      	cmp	r0, #0
 800d126:	d0c0      	beq.n	800d0aa <ucdr_serialize_int32_t+0x5a>
 800d128:	7d23      	ldrb	r3, [r4, #20]
 800d12a:	68a2      	ldr	r2, [r4, #8]
 800d12c:	2b01      	cmp	r3, #1
 800d12e:	d019      	beq.n	800d164 <ucdr_serialize_int32_t+0x114>
 800d130:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d134:	7013      	strb	r3, [r2, #0]
 800d136:	e7a4      	b.n	800d082 <ucdr_serialize_int32_t+0x32>
 800d138:	9a01      	ldr	r2, [sp, #4]
 800d13a:	601a      	str	r2, [r3, #0]
 800d13c:	e7ad      	b.n	800d09a <ucdr_serialize_int32_t+0x4a>
 800d13e:	68a2      	ldr	r2, [r4, #8]
 800d140:	6923      	ldr	r3, [r4, #16]
 800d142:	7da0      	ldrb	r0, [r4, #22]
 800d144:	7567      	strb	r7, [r4, #21]
 800d146:	1b92      	subs	r2, r2, r6
 800d148:	1b9b      	subs	r3, r3, r6
 800d14a:	f080 0001 	eor.w	r0, r0, #1
 800d14e:	60a2      	str	r2, [r4, #8]
 800d150:	6123      	str	r3, [r4, #16]
 800d152:	b002      	add	sp, #8
 800d154:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d158:	68a3      	ldr	r3, [r4, #8]
 800d15a:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800d15e:	701a      	strb	r2, [r3, #0]
 800d160:	68a5      	ldr	r5, [r4, #8]
 800d162:	e7c9      	b.n	800d0f8 <ucdr_serialize_int32_t+0xa8>
 800d164:	9b01      	ldr	r3, [sp, #4]
 800d166:	6013      	str	r3, [r2, #0]
 800d168:	e797      	b.n	800d09a <ucdr_serialize_int32_t+0x4a>
 800d16a:	4628      	mov	r0, r5
 800d16c:	ad01      	add	r5, sp, #4
 800d16e:	4632      	mov	r2, r6
 800d170:	4629      	mov	r1, r5
 800d172:	f00f fa86 	bl	801c682 <memcpy>
 800d176:	68a0      	ldr	r0, [r4, #8]
 800d178:	4642      	mov	r2, r8
 800d17a:	19a9      	adds	r1, r5, r6
 800d17c:	f00f fa81 	bl	801c682 <memcpy>
 800d180:	e7bd      	b.n	800d0fe <ucdr_serialize_int32_t+0xae>
 800d182:	bf00      	nop

0800d184 <ucdr_deserialize_int32_t>:
 800d184:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d188:	460d      	mov	r5, r1
 800d18a:	2104      	movs	r1, #4
 800d18c:	4604      	mov	r4, r0
 800d18e:	f000 fbfd 	bl	800d98c <ucdr_buffer_alignment>
 800d192:	4601      	mov	r1, r0
 800d194:	4620      	mov	r0, r4
 800d196:	f894 8015 	ldrb.w	r8, [r4, #21]
 800d19a:	f000 fc3b 	bl	800da14 <ucdr_advance_buffer>
 800d19e:	2104      	movs	r1, #4
 800d1a0:	4620      	mov	r0, r4
 800d1a2:	f000 fb93 	bl	800d8cc <ucdr_check_buffer_available_for>
 800d1a6:	b1d8      	cbz	r0, 800d1e0 <ucdr_deserialize_int32_t+0x5c>
 800d1a8:	7d22      	ldrb	r2, [r4, #20]
 800d1aa:	68a3      	ldr	r3, [r4, #8]
 800d1ac:	2a01      	cmp	r2, #1
 800d1ae:	d052      	beq.n	800d256 <ucdr_deserialize_int32_t+0xd2>
 800d1b0:	78db      	ldrb	r3, [r3, #3]
 800d1b2:	702b      	strb	r3, [r5, #0]
 800d1b4:	68a3      	ldr	r3, [r4, #8]
 800d1b6:	789b      	ldrb	r3, [r3, #2]
 800d1b8:	706b      	strb	r3, [r5, #1]
 800d1ba:	68a3      	ldr	r3, [r4, #8]
 800d1bc:	785b      	ldrb	r3, [r3, #1]
 800d1be:	70ab      	strb	r3, [r5, #2]
 800d1c0:	68a3      	ldr	r3, [r4, #8]
 800d1c2:	781b      	ldrb	r3, [r3, #0]
 800d1c4:	70eb      	strb	r3, [r5, #3]
 800d1c6:	68a2      	ldr	r2, [r4, #8]
 800d1c8:	6923      	ldr	r3, [r4, #16]
 800d1ca:	3204      	adds	r2, #4
 800d1cc:	3304      	adds	r3, #4
 800d1ce:	2104      	movs	r1, #4
 800d1d0:	60a2      	str	r2, [r4, #8]
 800d1d2:	6123      	str	r3, [r4, #16]
 800d1d4:	7561      	strb	r1, [r4, #21]
 800d1d6:	7da0      	ldrb	r0, [r4, #22]
 800d1d8:	f080 0001 	eor.w	r0, r0, #1
 800d1dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d1e0:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800d1e4:	42b7      	cmp	r7, r6
 800d1e6:	d92a      	bls.n	800d23e <ucdr_deserialize_int32_t+0xba>
 800d1e8:	6923      	ldr	r3, [r4, #16]
 800d1ea:	60a7      	str	r7, [r4, #8]
 800d1ec:	1bbf      	subs	r7, r7, r6
 800d1ee:	443b      	add	r3, r7
 800d1f0:	f1c7 0904 	rsb	r9, r7, #4
 800d1f4:	6123      	str	r3, [r4, #16]
 800d1f6:	4649      	mov	r1, r9
 800d1f8:	4620      	mov	r0, r4
 800d1fa:	f000 fb73 	bl	800d8e4 <ucdr_check_final_buffer_behavior>
 800d1fe:	b368      	cbz	r0, 800d25c <ucdr_deserialize_int32_t+0xd8>
 800d200:	7d23      	ldrb	r3, [r4, #20]
 800d202:	2b01      	cmp	r3, #1
 800d204:	d040      	beq.n	800d288 <ucdr_deserialize_int32_t+0x104>
 800d206:	78f3      	ldrb	r3, [r6, #3]
 800d208:	702b      	strb	r3, [r5, #0]
 800d20a:	78b3      	ldrb	r3, [r6, #2]
 800d20c:	706b      	strb	r3, [r5, #1]
 800d20e:	2f01      	cmp	r7, #1
 800d210:	d031      	beq.n	800d276 <ucdr_deserialize_int32_t+0xf2>
 800d212:	7873      	ldrb	r3, [r6, #1]
 800d214:	70ab      	strb	r3, [r5, #2]
 800d216:	2f02      	cmp	r7, #2
 800d218:	f105 0503 	add.w	r5, r5, #3
 800d21c:	d02f      	beq.n	800d27e <ucdr_deserialize_int32_t+0xfa>
 800d21e:	7833      	ldrb	r3, [r6, #0]
 800d220:	702b      	strb	r3, [r5, #0]
 800d222:	6923      	ldr	r3, [r4, #16]
 800d224:	68a2      	ldr	r2, [r4, #8]
 800d226:	7da0      	ldrb	r0, [r4, #22]
 800d228:	2104      	movs	r1, #4
 800d22a:	3304      	adds	r3, #4
 800d22c:	444a      	add	r2, r9
 800d22e:	1bdb      	subs	r3, r3, r7
 800d230:	7561      	strb	r1, [r4, #21]
 800d232:	60a2      	str	r2, [r4, #8]
 800d234:	6123      	str	r3, [r4, #16]
 800d236:	f080 0001 	eor.w	r0, r0, #1
 800d23a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d23e:	2104      	movs	r1, #4
 800d240:	4620      	mov	r0, r4
 800d242:	f000 fb4f 	bl	800d8e4 <ucdr_check_final_buffer_behavior>
 800d246:	2800      	cmp	r0, #0
 800d248:	d0c5      	beq.n	800d1d6 <ucdr_deserialize_int32_t+0x52>
 800d24a:	7d23      	ldrb	r3, [r4, #20]
 800d24c:	68a2      	ldr	r2, [r4, #8]
 800d24e:	2b01      	cmp	r3, #1
 800d250:	d017      	beq.n	800d282 <ucdr_deserialize_int32_t+0xfe>
 800d252:	78d3      	ldrb	r3, [r2, #3]
 800d254:	e7ad      	b.n	800d1b2 <ucdr_deserialize_int32_t+0x2e>
 800d256:	681b      	ldr	r3, [r3, #0]
 800d258:	602b      	str	r3, [r5, #0]
 800d25a:	e7b4      	b.n	800d1c6 <ucdr_deserialize_int32_t+0x42>
 800d25c:	68a2      	ldr	r2, [r4, #8]
 800d25e:	6923      	ldr	r3, [r4, #16]
 800d260:	7da0      	ldrb	r0, [r4, #22]
 800d262:	f884 8015 	strb.w	r8, [r4, #21]
 800d266:	1bd2      	subs	r2, r2, r7
 800d268:	1bdb      	subs	r3, r3, r7
 800d26a:	60a2      	str	r2, [r4, #8]
 800d26c:	6123      	str	r3, [r4, #16]
 800d26e:	f080 0001 	eor.w	r0, r0, #1
 800d272:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d276:	68a3      	ldr	r3, [r4, #8]
 800d278:	785b      	ldrb	r3, [r3, #1]
 800d27a:	70ab      	strb	r3, [r5, #2]
 800d27c:	3503      	adds	r5, #3
 800d27e:	68a6      	ldr	r6, [r4, #8]
 800d280:	e7cd      	b.n	800d21e <ucdr_deserialize_int32_t+0x9a>
 800d282:	6813      	ldr	r3, [r2, #0]
 800d284:	602b      	str	r3, [r5, #0]
 800d286:	e79e      	b.n	800d1c6 <ucdr_deserialize_int32_t+0x42>
 800d288:	4631      	mov	r1, r6
 800d28a:	463a      	mov	r2, r7
 800d28c:	4628      	mov	r0, r5
 800d28e:	f00f f9f8 	bl	801c682 <memcpy>
 800d292:	68a1      	ldr	r1, [r4, #8]
 800d294:	464a      	mov	r2, r9
 800d296:	19e8      	adds	r0, r5, r7
 800d298:	f00f f9f3 	bl	801c682 <memcpy>
 800d29c:	e7c1      	b.n	800d222 <ucdr_deserialize_int32_t+0x9e>
 800d29e:	bf00      	nop

0800d2a0 <ucdr_serialize_double>:
 800d2a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d2a4:	2108      	movs	r1, #8
 800d2a6:	b082      	sub	sp, #8
 800d2a8:	4604      	mov	r4, r0
 800d2aa:	ed8d 0b00 	vstr	d0, [sp]
 800d2ae:	f000 fb6d 	bl	800d98c <ucdr_buffer_alignment>
 800d2b2:	4601      	mov	r1, r0
 800d2b4:	4620      	mov	r0, r4
 800d2b6:	7d67      	ldrb	r7, [r4, #21]
 800d2b8:	f000 fbac 	bl	800da14 <ucdr_advance_buffer>
 800d2bc:	2108      	movs	r1, #8
 800d2be:	4620      	mov	r0, r4
 800d2c0:	f000 fb04 	bl	800d8cc <ucdr_check_buffer_available_for>
 800d2c4:	2800      	cmp	r0, #0
 800d2c6:	d14d      	bne.n	800d364 <ucdr_serialize_double+0xc4>
 800d2c8:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800d2cc:	42ab      	cmp	r3, r5
 800d2ce:	d944      	bls.n	800d35a <ucdr_serialize_double+0xba>
 800d2d0:	1b5e      	subs	r6, r3, r5
 800d2d2:	60a3      	str	r3, [r4, #8]
 800d2d4:	6923      	ldr	r3, [r4, #16]
 800d2d6:	f1c6 0808 	rsb	r8, r6, #8
 800d2da:	4433      	add	r3, r6
 800d2dc:	6123      	str	r3, [r4, #16]
 800d2de:	4641      	mov	r1, r8
 800d2e0:	4620      	mov	r0, r4
 800d2e2:	f000 faff 	bl	800d8e4 <ucdr_check_final_buffer_behavior>
 800d2e6:	2800      	cmp	r0, #0
 800d2e8:	d072      	beq.n	800d3d0 <ucdr_serialize_double+0x130>
 800d2ea:	7d23      	ldrb	r3, [r4, #20]
 800d2ec:	2b01      	cmp	r3, #1
 800d2ee:	f000 8092 	beq.w	800d416 <ucdr_serialize_double+0x176>
 800d2f2:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d2f6:	702b      	strb	r3, [r5, #0]
 800d2f8:	2e01      	cmp	r6, #1
 800d2fa:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800d2fe:	706b      	strb	r3, [r5, #1]
 800d300:	d073      	beq.n	800d3ea <ucdr_serialize_double+0x14a>
 800d302:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800d306:	70ab      	strb	r3, [r5, #2]
 800d308:	2e02      	cmp	r6, #2
 800d30a:	d072      	beq.n	800d3f2 <ucdr_serialize_double+0x152>
 800d30c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800d310:	70eb      	strb	r3, [r5, #3]
 800d312:	2e03      	cmp	r6, #3
 800d314:	d071      	beq.n	800d3fa <ucdr_serialize_double+0x15a>
 800d316:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800d31a:	712b      	strb	r3, [r5, #4]
 800d31c:	2e04      	cmp	r6, #4
 800d31e:	d070      	beq.n	800d402 <ucdr_serialize_double+0x162>
 800d320:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800d324:	716b      	strb	r3, [r5, #5]
 800d326:	2e05      	cmp	r6, #5
 800d328:	d06f      	beq.n	800d40a <ucdr_serialize_double+0x16a>
 800d32a:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800d32e:	71ab      	strb	r3, [r5, #6]
 800d330:	2e06      	cmp	r6, #6
 800d332:	d06e      	beq.n	800d412 <ucdr_serialize_double+0x172>
 800d334:	3507      	adds	r5, #7
 800d336:	f89d 3000 	ldrb.w	r3, [sp]
 800d33a:	702b      	strb	r3, [r5, #0]
 800d33c:	6923      	ldr	r3, [r4, #16]
 800d33e:	68a2      	ldr	r2, [r4, #8]
 800d340:	7da0      	ldrb	r0, [r4, #22]
 800d342:	3308      	adds	r3, #8
 800d344:	4442      	add	r2, r8
 800d346:	1b9b      	subs	r3, r3, r6
 800d348:	2108      	movs	r1, #8
 800d34a:	f080 0001 	eor.w	r0, r0, #1
 800d34e:	60a2      	str	r2, [r4, #8]
 800d350:	6123      	str	r3, [r4, #16]
 800d352:	7561      	strb	r1, [r4, #21]
 800d354:	b002      	add	sp, #8
 800d356:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d35a:	2108      	movs	r1, #8
 800d35c:	4620      	mov	r0, r4
 800d35e:	f000 fac1 	bl	800d8e4 <ucdr_check_final_buffer_behavior>
 800d362:	b350      	cbz	r0, 800d3ba <ucdr_serialize_double+0x11a>
 800d364:	7d22      	ldrb	r2, [r4, #20]
 800d366:	68a3      	ldr	r3, [r4, #8]
 800d368:	2a01      	cmp	r2, #1
 800d36a:	d02c      	beq.n	800d3c6 <ucdr_serialize_double+0x126>
 800d36c:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800d370:	701a      	strb	r2, [r3, #0]
 800d372:	68a3      	ldr	r3, [r4, #8]
 800d374:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800d378:	705a      	strb	r2, [r3, #1]
 800d37a:	68a3      	ldr	r3, [r4, #8]
 800d37c:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800d380:	709a      	strb	r2, [r3, #2]
 800d382:	68a3      	ldr	r3, [r4, #8]
 800d384:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800d388:	70da      	strb	r2, [r3, #3]
 800d38a:	68a3      	ldr	r3, [r4, #8]
 800d38c:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800d390:	711a      	strb	r2, [r3, #4]
 800d392:	68a3      	ldr	r3, [r4, #8]
 800d394:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800d398:	715a      	strb	r2, [r3, #5]
 800d39a:	68a3      	ldr	r3, [r4, #8]
 800d39c:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800d3a0:	719a      	strb	r2, [r3, #6]
 800d3a2:	68a3      	ldr	r3, [r4, #8]
 800d3a4:	f89d 2000 	ldrb.w	r2, [sp]
 800d3a8:	71da      	strb	r2, [r3, #7]
 800d3aa:	68a2      	ldr	r2, [r4, #8]
 800d3ac:	6923      	ldr	r3, [r4, #16]
 800d3ae:	3208      	adds	r2, #8
 800d3b0:	3308      	adds	r3, #8
 800d3b2:	2108      	movs	r1, #8
 800d3b4:	60a2      	str	r2, [r4, #8]
 800d3b6:	6123      	str	r3, [r4, #16]
 800d3b8:	7561      	strb	r1, [r4, #21]
 800d3ba:	7da0      	ldrb	r0, [r4, #22]
 800d3bc:	f080 0001 	eor.w	r0, r0, #1
 800d3c0:	b002      	add	sp, #8
 800d3c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d3c6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d3ca:	6019      	str	r1, [r3, #0]
 800d3cc:	605a      	str	r2, [r3, #4]
 800d3ce:	e7ec      	b.n	800d3aa <ucdr_serialize_double+0x10a>
 800d3d0:	68a2      	ldr	r2, [r4, #8]
 800d3d2:	6923      	ldr	r3, [r4, #16]
 800d3d4:	7da0      	ldrb	r0, [r4, #22]
 800d3d6:	7567      	strb	r7, [r4, #21]
 800d3d8:	1b92      	subs	r2, r2, r6
 800d3da:	1b9b      	subs	r3, r3, r6
 800d3dc:	f080 0001 	eor.w	r0, r0, #1
 800d3e0:	60a2      	str	r2, [r4, #8]
 800d3e2:	6123      	str	r3, [r4, #16]
 800d3e4:	b002      	add	sp, #8
 800d3e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d3ea:	68a3      	ldr	r3, [r4, #8]
 800d3ec:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800d3f0:	701a      	strb	r2, [r3, #0]
 800d3f2:	68a3      	ldr	r3, [r4, #8]
 800d3f4:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800d3f8:	701a      	strb	r2, [r3, #0]
 800d3fa:	68a3      	ldr	r3, [r4, #8]
 800d3fc:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800d400:	701a      	strb	r2, [r3, #0]
 800d402:	68a3      	ldr	r3, [r4, #8]
 800d404:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800d408:	701a      	strb	r2, [r3, #0]
 800d40a:	68a3      	ldr	r3, [r4, #8]
 800d40c:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800d410:	701a      	strb	r2, [r3, #0]
 800d412:	68a5      	ldr	r5, [r4, #8]
 800d414:	e78f      	b.n	800d336 <ucdr_serialize_double+0x96>
 800d416:	4628      	mov	r0, r5
 800d418:	466d      	mov	r5, sp
 800d41a:	4632      	mov	r2, r6
 800d41c:	4629      	mov	r1, r5
 800d41e:	f00f f930 	bl	801c682 <memcpy>
 800d422:	68a0      	ldr	r0, [r4, #8]
 800d424:	4642      	mov	r2, r8
 800d426:	19a9      	adds	r1, r5, r6
 800d428:	f00f f92b 	bl	801c682 <memcpy>
 800d42c:	e786      	b.n	800d33c <ucdr_serialize_double+0x9c>
 800d42e:	bf00      	nop

0800d430 <ucdr_serialize_endian_double>:
 800d430:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d434:	460e      	mov	r6, r1
 800d436:	b083      	sub	sp, #12
 800d438:	2108      	movs	r1, #8
 800d43a:	4604      	mov	r4, r0
 800d43c:	ed8d 0b00 	vstr	d0, [sp]
 800d440:	f000 faa4 	bl	800d98c <ucdr_buffer_alignment>
 800d444:	4601      	mov	r1, r0
 800d446:	4620      	mov	r0, r4
 800d448:	f894 8015 	ldrb.w	r8, [r4, #21]
 800d44c:	f000 fae2 	bl	800da14 <ucdr_advance_buffer>
 800d450:	2108      	movs	r1, #8
 800d452:	4620      	mov	r0, r4
 800d454:	f000 fa3a 	bl	800d8cc <ucdr_check_buffer_available_for>
 800d458:	2800      	cmp	r0, #0
 800d45a:	d14c      	bne.n	800d4f6 <ucdr_serialize_endian_double+0xc6>
 800d45c:	e9d4 5701 	ldrd	r5, r7, [r4, #4]
 800d460:	42bd      	cmp	r5, r7
 800d462:	d943      	bls.n	800d4ec <ucdr_serialize_endian_double+0xbc>
 800d464:	6923      	ldr	r3, [r4, #16]
 800d466:	60a5      	str	r5, [r4, #8]
 800d468:	1bed      	subs	r5, r5, r7
 800d46a:	442b      	add	r3, r5
 800d46c:	f1c5 0908 	rsb	r9, r5, #8
 800d470:	6123      	str	r3, [r4, #16]
 800d472:	4649      	mov	r1, r9
 800d474:	4620      	mov	r0, r4
 800d476:	f000 fa35 	bl	800d8e4 <ucdr_check_final_buffer_behavior>
 800d47a:	2800      	cmp	r0, #0
 800d47c:	d070      	beq.n	800d560 <ucdr_serialize_endian_double+0x130>
 800d47e:	2e01      	cmp	r6, #1
 800d480:	f000 8092 	beq.w	800d5a8 <ucdr_serialize_endian_double+0x178>
 800d484:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d488:	703b      	strb	r3, [r7, #0]
 800d48a:	2d01      	cmp	r5, #1
 800d48c:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800d490:	707b      	strb	r3, [r7, #1]
 800d492:	d073      	beq.n	800d57c <ucdr_serialize_endian_double+0x14c>
 800d494:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800d498:	70bb      	strb	r3, [r7, #2]
 800d49a:	2d02      	cmp	r5, #2
 800d49c:	d072      	beq.n	800d584 <ucdr_serialize_endian_double+0x154>
 800d49e:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800d4a2:	70fb      	strb	r3, [r7, #3]
 800d4a4:	2d03      	cmp	r5, #3
 800d4a6:	d071      	beq.n	800d58c <ucdr_serialize_endian_double+0x15c>
 800d4a8:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800d4ac:	713b      	strb	r3, [r7, #4]
 800d4ae:	2d04      	cmp	r5, #4
 800d4b0:	d070      	beq.n	800d594 <ucdr_serialize_endian_double+0x164>
 800d4b2:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800d4b6:	717b      	strb	r3, [r7, #5]
 800d4b8:	2d05      	cmp	r5, #5
 800d4ba:	d06f      	beq.n	800d59c <ucdr_serialize_endian_double+0x16c>
 800d4bc:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800d4c0:	71bb      	strb	r3, [r7, #6]
 800d4c2:	2d06      	cmp	r5, #6
 800d4c4:	d06e      	beq.n	800d5a4 <ucdr_serialize_endian_double+0x174>
 800d4c6:	3707      	adds	r7, #7
 800d4c8:	f89d 3000 	ldrb.w	r3, [sp]
 800d4cc:	703b      	strb	r3, [r7, #0]
 800d4ce:	6923      	ldr	r3, [r4, #16]
 800d4d0:	68a2      	ldr	r2, [r4, #8]
 800d4d2:	7da0      	ldrb	r0, [r4, #22]
 800d4d4:	3308      	adds	r3, #8
 800d4d6:	444a      	add	r2, r9
 800d4d8:	1b5b      	subs	r3, r3, r5
 800d4da:	2108      	movs	r1, #8
 800d4dc:	f080 0001 	eor.w	r0, r0, #1
 800d4e0:	60a2      	str	r2, [r4, #8]
 800d4e2:	6123      	str	r3, [r4, #16]
 800d4e4:	7561      	strb	r1, [r4, #21]
 800d4e6:	b003      	add	sp, #12
 800d4e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d4ec:	2108      	movs	r1, #8
 800d4ee:	4620      	mov	r0, r4
 800d4f0:	f000 f9f8 	bl	800d8e4 <ucdr_check_final_buffer_behavior>
 800d4f4:	b348      	cbz	r0, 800d54a <ucdr_serialize_endian_double+0x11a>
 800d4f6:	2e01      	cmp	r6, #1
 800d4f8:	68a3      	ldr	r3, [r4, #8]
 800d4fa:	d02c      	beq.n	800d556 <ucdr_serialize_endian_double+0x126>
 800d4fc:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800d500:	701a      	strb	r2, [r3, #0]
 800d502:	68a3      	ldr	r3, [r4, #8]
 800d504:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800d508:	705a      	strb	r2, [r3, #1]
 800d50a:	68a3      	ldr	r3, [r4, #8]
 800d50c:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800d510:	709a      	strb	r2, [r3, #2]
 800d512:	68a3      	ldr	r3, [r4, #8]
 800d514:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800d518:	70da      	strb	r2, [r3, #3]
 800d51a:	68a3      	ldr	r3, [r4, #8]
 800d51c:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800d520:	711a      	strb	r2, [r3, #4]
 800d522:	68a3      	ldr	r3, [r4, #8]
 800d524:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800d528:	715a      	strb	r2, [r3, #5]
 800d52a:	68a3      	ldr	r3, [r4, #8]
 800d52c:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800d530:	719a      	strb	r2, [r3, #6]
 800d532:	68a3      	ldr	r3, [r4, #8]
 800d534:	f89d 2000 	ldrb.w	r2, [sp]
 800d538:	71da      	strb	r2, [r3, #7]
 800d53a:	68a2      	ldr	r2, [r4, #8]
 800d53c:	6923      	ldr	r3, [r4, #16]
 800d53e:	3208      	adds	r2, #8
 800d540:	3308      	adds	r3, #8
 800d542:	2108      	movs	r1, #8
 800d544:	60a2      	str	r2, [r4, #8]
 800d546:	6123      	str	r3, [r4, #16]
 800d548:	7561      	strb	r1, [r4, #21]
 800d54a:	7da0      	ldrb	r0, [r4, #22]
 800d54c:	f080 0001 	eor.w	r0, r0, #1
 800d550:	b003      	add	sp, #12
 800d552:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d556:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d55a:	6019      	str	r1, [r3, #0]
 800d55c:	605a      	str	r2, [r3, #4]
 800d55e:	e7ec      	b.n	800d53a <ucdr_serialize_endian_double+0x10a>
 800d560:	68a2      	ldr	r2, [r4, #8]
 800d562:	6923      	ldr	r3, [r4, #16]
 800d564:	7da0      	ldrb	r0, [r4, #22]
 800d566:	f884 8015 	strb.w	r8, [r4, #21]
 800d56a:	1b52      	subs	r2, r2, r5
 800d56c:	1b5b      	subs	r3, r3, r5
 800d56e:	f080 0001 	eor.w	r0, r0, #1
 800d572:	60a2      	str	r2, [r4, #8]
 800d574:	6123      	str	r3, [r4, #16]
 800d576:	b003      	add	sp, #12
 800d578:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d57c:	68a3      	ldr	r3, [r4, #8]
 800d57e:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800d582:	701a      	strb	r2, [r3, #0]
 800d584:	68a3      	ldr	r3, [r4, #8]
 800d586:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800d58a:	701a      	strb	r2, [r3, #0]
 800d58c:	68a3      	ldr	r3, [r4, #8]
 800d58e:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800d592:	701a      	strb	r2, [r3, #0]
 800d594:	68a3      	ldr	r3, [r4, #8]
 800d596:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800d59a:	701a      	strb	r2, [r3, #0]
 800d59c:	68a3      	ldr	r3, [r4, #8]
 800d59e:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800d5a2:	701a      	strb	r2, [r3, #0]
 800d5a4:	68a7      	ldr	r7, [r4, #8]
 800d5a6:	e78f      	b.n	800d4c8 <ucdr_serialize_endian_double+0x98>
 800d5a8:	466e      	mov	r6, sp
 800d5aa:	462a      	mov	r2, r5
 800d5ac:	4631      	mov	r1, r6
 800d5ae:	4638      	mov	r0, r7
 800d5b0:	f00f f867 	bl	801c682 <memcpy>
 800d5b4:	68a0      	ldr	r0, [r4, #8]
 800d5b6:	464a      	mov	r2, r9
 800d5b8:	1971      	adds	r1, r6, r5
 800d5ba:	f00f f862 	bl	801c682 <memcpy>
 800d5be:	e786      	b.n	800d4ce <ucdr_serialize_endian_double+0x9e>

0800d5c0 <ucdr_deserialize_double>:
 800d5c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d5c4:	460d      	mov	r5, r1
 800d5c6:	2108      	movs	r1, #8
 800d5c8:	4604      	mov	r4, r0
 800d5ca:	f000 f9df 	bl	800d98c <ucdr_buffer_alignment>
 800d5ce:	4601      	mov	r1, r0
 800d5d0:	4620      	mov	r0, r4
 800d5d2:	f894 8015 	ldrb.w	r8, [r4, #21]
 800d5d6:	f000 fa1d 	bl	800da14 <ucdr_advance_buffer>
 800d5da:	2108      	movs	r1, #8
 800d5dc:	4620      	mov	r0, r4
 800d5de:	f000 f975 	bl	800d8cc <ucdr_check_buffer_available_for>
 800d5e2:	2800      	cmp	r0, #0
 800d5e4:	d147      	bne.n	800d676 <ucdr_deserialize_double+0xb6>
 800d5e6:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800d5ea:	42be      	cmp	r6, r7
 800d5ec:	d93e      	bls.n	800d66c <ucdr_deserialize_double+0xac>
 800d5ee:	6923      	ldr	r3, [r4, #16]
 800d5f0:	60a6      	str	r6, [r4, #8]
 800d5f2:	1bf6      	subs	r6, r6, r7
 800d5f4:	4433      	add	r3, r6
 800d5f6:	f1c6 0908 	rsb	r9, r6, #8
 800d5fa:	6123      	str	r3, [r4, #16]
 800d5fc:	4649      	mov	r1, r9
 800d5fe:	4620      	mov	r0, r4
 800d600:	f000 f970 	bl	800d8e4 <ucdr_check_final_buffer_behavior>
 800d604:	2800      	cmp	r0, #0
 800d606:	d063      	beq.n	800d6d0 <ucdr_deserialize_double+0x110>
 800d608:	7d23      	ldrb	r3, [r4, #20]
 800d60a:	2b01      	cmp	r3, #1
 800d60c:	f000 8083 	beq.w	800d716 <ucdr_deserialize_double+0x156>
 800d610:	79fb      	ldrb	r3, [r7, #7]
 800d612:	702b      	strb	r3, [r5, #0]
 800d614:	79bb      	ldrb	r3, [r7, #6]
 800d616:	706b      	strb	r3, [r5, #1]
 800d618:	2e01      	cmp	r6, #1
 800d61a:	d066      	beq.n	800d6ea <ucdr_deserialize_double+0x12a>
 800d61c:	797b      	ldrb	r3, [r7, #5]
 800d61e:	70ab      	strb	r3, [r5, #2]
 800d620:	2e02      	cmp	r6, #2
 800d622:	f000 8089 	beq.w	800d738 <ucdr_deserialize_double+0x178>
 800d626:	793b      	ldrb	r3, [r7, #4]
 800d628:	70eb      	strb	r3, [r5, #3]
 800d62a:	2e03      	cmp	r6, #3
 800d62c:	f000 8082 	beq.w	800d734 <ucdr_deserialize_double+0x174>
 800d630:	78fb      	ldrb	r3, [r7, #3]
 800d632:	712b      	strb	r3, [r5, #4]
 800d634:	2e04      	cmp	r6, #4
 800d636:	d07b      	beq.n	800d730 <ucdr_deserialize_double+0x170>
 800d638:	78bb      	ldrb	r3, [r7, #2]
 800d63a:	716b      	strb	r3, [r5, #5]
 800d63c:	2e05      	cmp	r6, #5
 800d63e:	d075      	beq.n	800d72c <ucdr_deserialize_double+0x16c>
 800d640:	787b      	ldrb	r3, [r7, #1]
 800d642:	71ab      	strb	r3, [r5, #6]
 800d644:	2e06      	cmp	r6, #6
 800d646:	f105 0507 	add.w	r5, r5, #7
 800d64a:	d062      	beq.n	800d712 <ucdr_deserialize_double+0x152>
 800d64c:	783b      	ldrb	r3, [r7, #0]
 800d64e:	702b      	strb	r3, [r5, #0]
 800d650:	6923      	ldr	r3, [r4, #16]
 800d652:	68a2      	ldr	r2, [r4, #8]
 800d654:	7da0      	ldrb	r0, [r4, #22]
 800d656:	2108      	movs	r1, #8
 800d658:	3308      	adds	r3, #8
 800d65a:	444a      	add	r2, r9
 800d65c:	1b9b      	subs	r3, r3, r6
 800d65e:	7561      	strb	r1, [r4, #21]
 800d660:	60a2      	str	r2, [r4, #8]
 800d662:	6123      	str	r3, [r4, #16]
 800d664:	f080 0001 	eor.w	r0, r0, #1
 800d668:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d66c:	2108      	movs	r1, #8
 800d66e:	4620      	mov	r0, r4
 800d670:	f000 f938 	bl	800d8e4 <ucdr_check_final_buffer_behavior>
 800d674:	b310      	cbz	r0, 800d6bc <ucdr_deserialize_double+0xfc>
 800d676:	7d22      	ldrb	r2, [r4, #20]
 800d678:	68a3      	ldr	r3, [r4, #8]
 800d67a:	2a01      	cmp	r2, #1
 800d67c:	d023      	beq.n	800d6c6 <ucdr_deserialize_double+0x106>
 800d67e:	79db      	ldrb	r3, [r3, #7]
 800d680:	702b      	strb	r3, [r5, #0]
 800d682:	68a3      	ldr	r3, [r4, #8]
 800d684:	799b      	ldrb	r3, [r3, #6]
 800d686:	706b      	strb	r3, [r5, #1]
 800d688:	68a3      	ldr	r3, [r4, #8]
 800d68a:	795b      	ldrb	r3, [r3, #5]
 800d68c:	70ab      	strb	r3, [r5, #2]
 800d68e:	68a3      	ldr	r3, [r4, #8]
 800d690:	791b      	ldrb	r3, [r3, #4]
 800d692:	70eb      	strb	r3, [r5, #3]
 800d694:	68a3      	ldr	r3, [r4, #8]
 800d696:	78db      	ldrb	r3, [r3, #3]
 800d698:	712b      	strb	r3, [r5, #4]
 800d69a:	68a3      	ldr	r3, [r4, #8]
 800d69c:	789b      	ldrb	r3, [r3, #2]
 800d69e:	716b      	strb	r3, [r5, #5]
 800d6a0:	68a3      	ldr	r3, [r4, #8]
 800d6a2:	785b      	ldrb	r3, [r3, #1]
 800d6a4:	71ab      	strb	r3, [r5, #6]
 800d6a6:	68a3      	ldr	r3, [r4, #8]
 800d6a8:	781b      	ldrb	r3, [r3, #0]
 800d6aa:	71eb      	strb	r3, [r5, #7]
 800d6ac:	68a2      	ldr	r2, [r4, #8]
 800d6ae:	6923      	ldr	r3, [r4, #16]
 800d6b0:	3208      	adds	r2, #8
 800d6b2:	3308      	adds	r3, #8
 800d6b4:	2108      	movs	r1, #8
 800d6b6:	60a2      	str	r2, [r4, #8]
 800d6b8:	6123      	str	r3, [r4, #16]
 800d6ba:	7561      	strb	r1, [r4, #21]
 800d6bc:	7da0      	ldrb	r0, [r4, #22]
 800d6be:	f080 0001 	eor.w	r0, r0, #1
 800d6c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d6c6:	681a      	ldr	r2, [r3, #0]
 800d6c8:	685b      	ldr	r3, [r3, #4]
 800d6ca:	606b      	str	r3, [r5, #4]
 800d6cc:	602a      	str	r2, [r5, #0]
 800d6ce:	e7ed      	b.n	800d6ac <ucdr_deserialize_double+0xec>
 800d6d0:	68a2      	ldr	r2, [r4, #8]
 800d6d2:	6923      	ldr	r3, [r4, #16]
 800d6d4:	7da0      	ldrb	r0, [r4, #22]
 800d6d6:	f884 8015 	strb.w	r8, [r4, #21]
 800d6da:	1b92      	subs	r2, r2, r6
 800d6dc:	1b9b      	subs	r3, r3, r6
 800d6de:	60a2      	str	r2, [r4, #8]
 800d6e0:	6123      	str	r3, [r4, #16]
 800d6e2:	f080 0001 	eor.w	r0, r0, #1
 800d6e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d6ea:	68a3      	ldr	r3, [r4, #8]
 800d6ec:	795b      	ldrb	r3, [r3, #5]
 800d6ee:	70ab      	strb	r3, [r5, #2]
 800d6f0:	3503      	adds	r5, #3
 800d6f2:	68a3      	ldr	r3, [r4, #8]
 800d6f4:	791b      	ldrb	r3, [r3, #4]
 800d6f6:	f805 3b01 	strb.w	r3, [r5], #1
 800d6fa:	68a3      	ldr	r3, [r4, #8]
 800d6fc:	78db      	ldrb	r3, [r3, #3]
 800d6fe:	f805 3b01 	strb.w	r3, [r5], #1
 800d702:	68a3      	ldr	r3, [r4, #8]
 800d704:	789b      	ldrb	r3, [r3, #2]
 800d706:	f805 3b01 	strb.w	r3, [r5], #1
 800d70a:	68a3      	ldr	r3, [r4, #8]
 800d70c:	785b      	ldrb	r3, [r3, #1]
 800d70e:	f805 3b01 	strb.w	r3, [r5], #1
 800d712:	68a7      	ldr	r7, [r4, #8]
 800d714:	e79a      	b.n	800d64c <ucdr_deserialize_double+0x8c>
 800d716:	4639      	mov	r1, r7
 800d718:	4632      	mov	r2, r6
 800d71a:	4628      	mov	r0, r5
 800d71c:	f00e ffb1 	bl	801c682 <memcpy>
 800d720:	68a1      	ldr	r1, [r4, #8]
 800d722:	464a      	mov	r2, r9
 800d724:	19a8      	adds	r0, r5, r6
 800d726:	f00e ffac 	bl	801c682 <memcpy>
 800d72a:	e791      	b.n	800d650 <ucdr_deserialize_double+0x90>
 800d72c:	3506      	adds	r5, #6
 800d72e:	e7ec      	b.n	800d70a <ucdr_deserialize_double+0x14a>
 800d730:	3505      	adds	r5, #5
 800d732:	e7e6      	b.n	800d702 <ucdr_deserialize_double+0x142>
 800d734:	3504      	adds	r5, #4
 800d736:	e7e0      	b.n	800d6fa <ucdr_deserialize_double+0x13a>
 800d738:	3503      	adds	r5, #3
 800d73a:	e7da      	b.n	800d6f2 <ucdr_deserialize_double+0x132>

0800d73c <ucdr_deserialize_endian_double>:
 800d73c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d740:	460f      	mov	r7, r1
 800d742:	2108      	movs	r1, #8
 800d744:	4604      	mov	r4, r0
 800d746:	4615      	mov	r5, r2
 800d748:	f000 f920 	bl	800d98c <ucdr_buffer_alignment>
 800d74c:	4601      	mov	r1, r0
 800d74e:	4620      	mov	r0, r4
 800d750:	f894 9015 	ldrb.w	r9, [r4, #21]
 800d754:	f000 f95e 	bl	800da14 <ucdr_advance_buffer>
 800d758:	2108      	movs	r1, #8
 800d75a:	4620      	mov	r0, r4
 800d75c:	f000 f8b6 	bl	800d8cc <ucdr_check_buffer_available_for>
 800d760:	2800      	cmp	r0, #0
 800d762:	d14f      	bne.n	800d804 <ucdr_deserialize_endian_double+0xc8>
 800d764:	e9d4 6801 	ldrd	r6, r8, [r4, #4]
 800d768:	4546      	cmp	r6, r8
 800d76a:	d946      	bls.n	800d7fa <ucdr_deserialize_endian_double+0xbe>
 800d76c:	6923      	ldr	r3, [r4, #16]
 800d76e:	60a6      	str	r6, [r4, #8]
 800d770:	eba6 0608 	sub.w	r6, r6, r8
 800d774:	4433      	add	r3, r6
 800d776:	f1c6 0a08 	rsb	sl, r6, #8
 800d77a:	6123      	str	r3, [r4, #16]
 800d77c:	4651      	mov	r1, sl
 800d77e:	4620      	mov	r0, r4
 800d780:	f000 f8b0 	bl	800d8e4 <ucdr_check_final_buffer_behavior>
 800d784:	2800      	cmp	r0, #0
 800d786:	d069      	beq.n	800d85c <ucdr_deserialize_endian_double+0x120>
 800d788:	2f01      	cmp	r7, #1
 800d78a:	f000 808b 	beq.w	800d8a4 <ucdr_deserialize_endian_double+0x168>
 800d78e:	f898 3007 	ldrb.w	r3, [r8, #7]
 800d792:	702b      	strb	r3, [r5, #0]
 800d794:	f898 3006 	ldrb.w	r3, [r8, #6]
 800d798:	706b      	strb	r3, [r5, #1]
 800d79a:	2e01      	cmp	r6, #1
 800d79c:	d06b      	beq.n	800d876 <ucdr_deserialize_endian_double+0x13a>
 800d79e:	f898 3005 	ldrb.w	r3, [r8, #5]
 800d7a2:	70ab      	strb	r3, [r5, #2]
 800d7a4:	2e02      	cmp	r6, #2
 800d7a6:	f000 808e 	beq.w	800d8c6 <ucdr_deserialize_endian_double+0x18a>
 800d7aa:	f898 3004 	ldrb.w	r3, [r8, #4]
 800d7ae:	70eb      	strb	r3, [r5, #3]
 800d7b0:	2e03      	cmp	r6, #3
 800d7b2:	f000 8086 	beq.w	800d8c2 <ucdr_deserialize_endian_double+0x186>
 800d7b6:	f898 3003 	ldrb.w	r3, [r8, #3]
 800d7ba:	712b      	strb	r3, [r5, #4]
 800d7bc:	2e04      	cmp	r6, #4
 800d7be:	d07e      	beq.n	800d8be <ucdr_deserialize_endian_double+0x182>
 800d7c0:	f898 3002 	ldrb.w	r3, [r8, #2]
 800d7c4:	716b      	strb	r3, [r5, #5]
 800d7c6:	2e05      	cmp	r6, #5
 800d7c8:	d077      	beq.n	800d8ba <ucdr_deserialize_endian_double+0x17e>
 800d7ca:	f898 3001 	ldrb.w	r3, [r8, #1]
 800d7ce:	71ab      	strb	r3, [r5, #6]
 800d7d0:	2e06      	cmp	r6, #6
 800d7d2:	f105 0507 	add.w	r5, r5, #7
 800d7d6:	d062      	beq.n	800d89e <ucdr_deserialize_endian_double+0x162>
 800d7d8:	f898 3000 	ldrb.w	r3, [r8]
 800d7dc:	702b      	strb	r3, [r5, #0]
 800d7de:	6923      	ldr	r3, [r4, #16]
 800d7e0:	68a2      	ldr	r2, [r4, #8]
 800d7e2:	7da0      	ldrb	r0, [r4, #22]
 800d7e4:	2108      	movs	r1, #8
 800d7e6:	3308      	adds	r3, #8
 800d7e8:	4452      	add	r2, sl
 800d7ea:	1b9b      	subs	r3, r3, r6
 800d7ec:	7561      	strb	r1, [r4, #21]
 800d7ee:	60a2      	str	r2, [r4, #8]
 800d7f0:	6123      	str	r3, [r4, #16]
 800d7f2:	f080 0001 	eor.w	r0, r0, #1
 800d7f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d7fa:	2108      	movs	r1, #8
 800d7fc:	4620      	mov	r0, r4
 800d7fe:	f000 f871 	bl	800d8e4 <ucdr_check_final_buffer_behavior>
 800d802:	b308      	cbz	r0, 800d848 <ucdr_deserialize_endian_double+0x10c>
 800d804:	2f01      	cmp	r7, #1
 800d806:	68a3      	ldr	r3, [r4, #8]
 800d808:	d023      	beq.n	800d852 <ucdr_deserialize_endian_double+0x116>
 800d80a:	79db      	ldrb	r3, [r3, #7]
 800d80c:	702b      	strb	r3, [r5, #0]
 800d80e:	68a3      	ldr	r3, [r4, #8]
 800d810:	799b      	ldrb	r3, [r3, #6]
 800d812:	706b      	strb	r3, [r5, #1]
 800d814:	68a3      	ldr	r3, [r4, #8]
 800d816:	795b      	ldrb	r3, [r3, #5]
 800d818:	70ab      	strb	r3, [r5, #2]
 800d81a:	68a3      	ldr	r3, [r4, #8]
 800d81c:	791b      	ldrb	r3, [r3, #4]
 800d81e:	70eb      	strb	r3, [r5, #3]
 800d820:	68a3      	ldr	r3, [r4, #8]
 800d822:	78db      	ldrb	r3, [r3, #3]
 800d824:	712b      	strb	r3, [r5, #4]
 800d826:	68a3      	ldr	r3, [r4, #8]
 800d828:	789b      	ldrb	r3, [r3, #2]
 800d82a:	716b      	strb	r3, [r5, #5]
 800d82c:	68a3      	ldr	r3, [r4, #8]
 800d82e:	785b      	ldrb	r3, [r3, #1]
 800d830:	71ab      	strb	r3, [r5, #6]
 800d832:	68a3      	ldr	r3, [r4, #8]
 800d834:	781b      	ldrb	r3, [r3, #0]
 800d836:	71eb      	strb	r3, [r5, #7]
 800d838:	68a2      	ldr	r2, [r4, #8]
 800d83a:	6923      	ldr	r3, [r4, #16]
 800d83c:	3208      	adds	r2, #8
 800d83e:	3308      	adds	r3, #8
 800d840:	2108      	movs	r1, #8
 800d842:	60a2      	str	r2, [r4, #8]
 800d844:	6123      	str	r3, [r4, #16]
 800d846:	7561      	strb	r1, [r4, #21]
 800d848:	7da0      	ldrb	r0, [r4, #22]
 800d84a:	f080 0001 	eor.w	r0, r0, #1
 800d84e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d852:	681a      	ldr	r2, [r3, #0]
 800d854:	685b      	ldr	r3, [r3, #4]
 800d856:	606b      	str	r3, [r5, #4]
 800d858:	602a      	str	r2, [r5, #0]
 800d85a:	e7ed      	b.n	800d838 <ucdr_deserialize_endian_double+0xfc>
 800d85c:	68a2      	ldr	r2, [r4, #8]
 800d85e:	6923      	ldr	r3, [r4, #16]
 800d860:	7da0      	ldrb	r0, [r4, #22]
 800d862:	f884 9015 	strb.w	r9, [r4, #21]
 800d866:	1b92      	subs	r2, r2, r6
 800d868:	1b9b      	subs	r3, r3, r6
 800d86a:	60a2      	str	r2, [r4, #8]
 800d86c:	6123      	str	r3, [r4, #16]
 800d86e:	f080 0001 	eor.w	r0, r0, #1
 800d872:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d876:	68a3      	ldr	r3, [r4, #8]
 800d878:	795b      	ldrb	r3, [r3, #5]
 800d87a:	70ab      	strb	r3, [r5, #2]
 800d87c:	3503      	adds	r5, #3
 800d87e:	68a3      	ldr	r3, [r4, #8]
 800d880:	791b      	ldrb	r3, [r3, #4]
 800d882:	f805 3b01 	strb.w	r3, [r5], #1
 800d886:	68a3      	ldr	r3, [r4, #8]
 800d888:	78db      	ldrb	r3, [r3, #3]
 800d88a:	f805 3b01 	strb.w	r3, [r5], #1
 800d88e:	68a3      	ldr	r3, [r4, #8]
 800d890:	789b      	ldrb	r3, [r3, #2]
 800d892:	f805 3b01 	strb.w	r3, [r5], #1
 800d896:	68a3      	ldr	r3, [r4, #8]
 800d898:	785b      	ldrb	r3, [r3, #1]
 800d89a:	f805 3b01 	strb.w	r3, [r5], #1
 800d89e:	f8d4 8008 	ldr.w	r8, [r4, #8]
 800d8a2:	e799      	b.n	800d7d8 <ucdr_deserialize_endian_double+0x9c>
 800d8a4:	4641      	mov	r1, r8
 800d8a6:	4632      	mov	r2, r6
 800d8a8:	4628      	mov	r0, r5
 800d8aa:	f00e feea 	bl	801c682 <memcpy>
 800d8ae:	68a1      	ldr	r1, [r4, #8]
 800d8b0:	4652      	mov	r2, sl
 800d8b2:	19a8      	adds	r0, r5, r6
 800d8b4:	f00e fee5 	bl	801c682 <memcpy>
 800d8b8:	e791      	b.n	800d7de <ucdr_deserialize_endian_double+0xa2>
 800d8ba:	3506      	adds	r5, #6
 800d8bc:	e7eb      	b.n	800d896 <ucdr_deserialize_endian_double+0x15a>
 800d8be:	3505      	adds	r5, #5
 800d8c0:	e7e5      	b.n	800d88e <ucdr_deserialize_endian_double+0x152>
 800d8c2:	3504      	adds	r5, #4
 800d8c4:	e7df      	b.n	800d886 <ucdr_deserialize_endian_double+0x14a>
 800d8c6:	3503      	adds	r5, #3
 800d8c8:	e7d9      	b.n	800d87e <ucdr_deserialize_endian_double+0x142>
 800d8ca:	bf00      	nop

0800d8cc <ucdr_check_buffer_available_for>:
 800d8cc:	7d83      	ldrb	r3, [r0, #22]
 800d8ce:	b93b      	cbnz	r3, 800d8e0 <ucdr_check_buffer_available_for+0x14>
 800d8d0:	e9d0 0301 	ldrd	r0, r3, [r0, #4]
 800d8d4:	440b      	add	r3, r1
 800d8d6:	4298      	cmp	r0, r3
 800d8d8:	bf34      	ite	cc
 800d8da:	2000      	movcc	r0, #0
 800d8dc:	2001      	movcs	r0, #1
 800d8de:	4770      	bx	lr
 800d8e0:	2000      	movs	r0, #0
 800d8e2:	4770      	bx	lr

0800d8e4 <ucdr_check_final_buffer_behavior>:
 800d8e4:	7d83      	ldrb	r3, [r0, #22]
 800d8e6:	b943      	cbnz	r3, 800d8fa <ucdr_check_final_buffer_behavior+0x16>
 800d8e8:	e9d0 2101 	ldrd	r2, r1, [r0, #4]
 800d8ec:	4291      	cmp	r1, r2
 800d8ee:	b510      	push	{r4, lr}
 800d8f0:	4604      	mov	r4, r0
 800d8f2:	d205      	bcs.n	800d900 <ucdr_check_final_buffer_behavior+0x1c>
 800d8f4:	2301      	movs	r3, #1
 800d8f6:	4618      	mov	r0, r3
 800d8f8:	bd10      	pop	{r4, pc}
 800d8fa:	2300      	movs	r3, #0
 800d8fc:	4618      	mov	r0, r3
 800d8fe:	4770      	bx	lr
 800d900:	6982      	ldr	r2, [r0, #24]
 800d902:	b13a      	cbz	r2, 800d914 <ucdr_check_final_buffer_behavior+0x30>
 800d904:	69c1      	ldr	r1, [r0, #28]
 800d906:	4790      	blx	r2
 800d908:	f080 0301 	eor.w	r3, r0, #1
 800d90c:	b2db      	uxtb	r3, r3
 800d90e:	75a0      	strb	r0, [r4, #22]
 800d910:	4618      	mov	r0, r3
 800d912:	bd10      	pop	{r4, pc}
 800d914:	2001      	movs	r0, #1
 800d916:	75a0      	strb	r0, [r4, #22]
 800d918:	e7fa      	b.n	800d910 <ucdr_check_final_buffer_behavior+0x2c>
 800d91a:	bf00      	nop

0800d91c <ucdr_set_on_full_buffer_callback>:
 800d91c:	e9c0 1206 	strd	r1, r2, [r0, #24]
 800d920:	4770      	bx	lr
 800d922:	bf00      	nop

0800d924 <ucdr_init_buffer_origin_offset_endian>:
 800d924:	b410      	push	{r4}
 800d926:	9c01      	ldr	r4, [sp, #4]
 800d928:	6001      	str	r1, [r0, #0]
 800d92a:	440a      	add	r2, r1
 800d92c:	6042      	str	r2, [r0, #4]
 800d92e:	190a      	adds	r2, r1, r4
 800d930:	441c      	add	r4, r3
 800d932:	e9c0 3403 	strd	r3, r4, [r0, #12]
 800d936:	6082      	str	r2, [r0, #8]
 800d938:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800d93c:	7503      	strb	r3, [r0, #20]
 800d93e:	2200      	movs	r2, #0
 800d940:	e9c0 2206 	strd	r2, r2, [r0, #24]
 800d944:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d948:	7542      	strb	r2, [r0, #21]
 800d94a:	7582      	strb	r2, [r0, #22]
 800d94c:	4770      	bx	lr
 800d94e:	bf00      	nop

0800d950 <ucdr_init_buffer_origin_offset>:
 800d950:	b510      	push	{r4, lr}
 800d952:	b082      	sub	sp, #8
 800d954:	9c04      	ldr	r4, [sp, #16]
 800d956:	9400      	str	r4, [sp, #0]
 800d958:	2401      	movs	r4, #1
 800d95a:	9401      	str	r4, [sp, #4]
 800d95c:	f7ff ffe2 	bl	800d924 <ucdr_init_buffer_origin_offset_endian>
 800d960:	b002      	add	sp, #8
 800d962:	bd10      	pop	{r4, pc}

0800d964 <ucdr_init_buffer_origin>:
 800d964:	b510      	push	{r4, lr}
 800d966:	b082      	sub	sp, #8
 800d968:	2400      	movs	r4, #0
 800d96a:	9400      	str	r4, [sp, #0]
 800d96c:	f7ff fff0 	bl	800d950 <ucdr_init_buffer_origin_offset>
 800d970:	b002      	add	sp, #8
 800d972:	bd10      	pop	{r4, pc}

0800d974 <ucdr_init_buffer>:
 800d974:	2300      	movs	r3, #0
 800d976:	f7ff bff5 	b.w	800d964 <ucdr_init_buffer_origin>
 800d97a:	bf00      	nop

0800d97c <ucdr_alignment>:
 800d97c:	fbb0 f3f1 	udiv	r3, r0, r1
 800d980:	fb03 0011 	mls	r0, r3, r1, r0
 800d984:	1a08      	subs	r0, r1, r0
 800d986:	3901      	subs	r1, #1
 800d988:	4008      	ands	r0, r1
 800d98a:	4770      	bx	lr

0800d98c <ucdr_buffer_alignment>:
 800d98c:	7d43      	ldrb	r3, [r0, #21]
 800d98e:	428b      	cmp	r3, r1
 800d990:	d208      	bcs.n	800d9a4 <ucdr_buffer_alignment+0x18>
 800d992:	6900      	ldr	r0, [r0, #16]
 800d994:	fbb0 f3f1 	udiv	r3, r0, r1
 800d998:	fb01 0013 	mls	r0, r1, r3, r0
 800d99c:	1a08      	subs	r0, r1, r0
 800d99e:	3901      	subs	r1, #1
 800d9a0:	4008      	ands	r0, r1
 800d9a2:	4770      	bx	lr
 800d9a4:	2000      	movs	r0, #0
 800d9a6:	4770      	bx	lr

0800d9a8 <ucdr_align_to>:
 800d9a8:	b538      	push	{r3, r4, r5, lr}
 800d9aa:	4604      	mov	r4, r0
 800d9ac:	460d      	mov	r5, r1
 800d9ae:	f7ff ffed 	bl	800d98c <ucdr_buffer_alignment>
 800d9b2:	68a3      	ldr	r3, [r4, #8]
 800d9b4:	6861      	ldr	r1, [r4, #4]
 800d9b6:	6922      	ldr	r2, [r4, #16]
 800d9b8:	7565      	strb	r5, [r4, #21]
 800d9ba:	4403      	add	r3, r0
 800d9bc:	428b      	cmp	r3, r1
 800d9be:	bf28      	it	cs
 800d9c0:	460b      	movcs	r3, r1
 800d9c2:	4402      	add	r2, r0
 800d9c4:	60a3      	str	r3, [r4, #8]
 800d9c6:	6122      	str	r2, [r4, #16]
 800d9c8:	bd38      	pop	{r3, r4, r5, pc}
 800d9ca:	bf00      	nop

0800d9cc <ucdr_buffer_length>:
 800d9cc:	6882      	ldr	r2, [r0, #8]
 800d9ce:	6800      	ldr	r0, [r0, #0]
 800d9d0:	1a10      	subs	r0, r2, r0
 800d9d2:	4770      	bx	lr

0800d9d4 <ucdr_buffer_remaining>:
 800d9d4:	e9d0 2001 	ldrd	r2, r0, [r0, #4]
 800d9d8:	1a10      	subs	r0, r2, r0
 800d9da:	4770      	bx	lr

0800d9dc <ucdr_check_final_buffer_behavior_array>:
 800d9dc:	b538      	push	{r3, r4, r5, lr}
 800d9de:	7d83      	ldrb	r3, [r0, #22]
 800d9e0:	b963      	cbnz	r3, 800d9fc <ucdr_check_final_buffer_behavior_array+0x20>
 800d9e2:	e9d0 3201 	ldrd	r3, r2, [r0, #4]
 800d9e6:	429a      	cmp	r2, r3
 800d9e8:	4604      	mov	r4, r0
 800d9ea:	460d      	mov	r5, r1
 800d9ec:	d308      	bcc.n	800da00 <ucdr_check_final_buffer_behavior_array+0x24>
 800d9ee:	b139      	cbz	r1, 800da00 <ucdr_check_final_buffer_behavior_array+0x24>
 800d9f0:	6983      	ldr	r3, [r0, #24]
 800d9f2:	b163      	cbz	r3, 800da0e <ucdr_check_final_buffer_behavior_array+0x32>
 800d9f4:	69c1      	ldr	r1, [r0, #28]
 800d9f6:	4798      	blx	r3
 800d9f8:	75a0      	strb	r0, [r4, #22]
 800d9fa:	b108      	cbz	r0, 800da00 <ucdr_check_final_buffer_behavior_array+0x24>
 800d9fc:	2000      	movs	r0, #0
 800d9fe:	bd38      	pop	{r3, r4, r5, pc}
 800da00:	4620      	mov	r0, r4
 800da02:	f7ff ffe7 	bl	800d9d4 <ucdr_buffer_remaining>
 800da06:	42a8      	cmp	r0, r5
 800da08:	bf28      	it	cs
 800da0a:	4628      	movcs	r0, r5
 800da0c:	bd38      	pop	{r3, r4, r5, pc}
 800da0e:	2301      	movs	r3, #1
 800da10:	7583      	strb	r3, [r0, #22]
 800da12:	e7f3      	b.n	800d9fc <ucdr_check_final_buffer_behavior_array+0x20>

0800da14 <ucdr_advance_buffer>:
 800da14:	b538      	push	{r3, r4, r5, lr}
 800da16:	4604      	mov	r4, r0
 800da18:	460d      	mov	r5, r1
 800da1a:	f7ff ff57 	bl	800d8cc <ucdr_check_buffer_available_for>
 800da1e:	b178      	cbz	r0, 800da40 <ucdr_advance_buffer+0x2c>
 800da20:	6923      	ldr	r3, [r4, #16]
 800da22:	68a2      	ldr	r2, [r4, #8]
 800da24:	442b      	add	r3, r5
 800da26:	6123      	str	r3, [r4, #16]
 800da28:	2301      	movs	r3, #1
 800da2a:	442a      	add	r2, r5
 800da2c:	7563      	strb	r3, [r4, #21]
 800da2e:	60a2      	str	r2, [r4, #8]
 800da30:	bd38      	pop	{r3, r4, r5, pc}
 800da32:	68a2      	ldr	r2, [r4, #8]
 800da34:	6923      	ldr	r3, [r4, #16]
 800da36:	4402      	add	r2, r0
 800da38:	4403      	add	r3, r0
 800da3a:	1a2d      	subs	r5, r5, r0
 800da3c:	60a2      	str	r2, [r4, #8]
 800da3e:	6123      	str	r3, [r4, #16]
 800da40:	2201      	movs	r2, #1
 800da42:	4629      	mov	r1, r5
 800da44:	4620      	mov	r0, r4
 800da46:	f7ff ffc9 	bl	800d9dc <ucdr_check_final_buffer_behavior_array>
 800da4a:	2800      	cmp	r0, #0
 800da4c:	d1f1      	bne.n	800da32 <ucdr_advance_buffer+0x1e>
 800da4e:	2301      	movs	r3, #1
 800da50:	7563      	strb	r3, [r4, #21]
 800da52:	bd38      	pop	{r3, r4, r5, pc}

0800da54 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry>:
 800da54:	4b04      	ldr	r3, [pc, #16]	@ (800da68 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x14>)
 800da56:	681a      	ldr	r2, [r3, #0]
 800da58:	b10a      	cbz	r2, 800da5e <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0xa>
 800da5a:	4803      	ldr	r0, [pc, #12]	@ (800da68 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x14>)
 800da5c:	4770      	bx	lr
 800da5e:	4a03      	ldr	r2, [pc, #12]	@ (800da6c <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x18>)
 800da60:	4801      	ldr	r0, [pc, #4]	@ (800da68 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x14>)
 800da62:	6812      	ldr	r2, [r2, #0]
 800da64:	601a      	str	r2, [r3, #0]
 800da66:	4770      	bx	lr
 800da68:	20000208 	.word	0x20000208
 800da6c:	20000378 	.word	0x20000378

0800da70 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry>:
 800da70:	4a02      	ldr	r2, [pc, #8]	@ (800da7c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0xc>)
 800da72:	4b03      	ldr	r3, [pc, #12]	@ (800da80 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x10>)
 800da74:	6812      	ldr	r2, [r2, #0]
 800da76:	601a      	str	r2, [r3, #0]
 800da78:	4770      	bx	lr
 800da7a:	bf00      	nop
 800da7c:	20000378 	.word	0x20000378
 800da80:	20000208 	.word	0x20000208

0800da84 <nav_msgs__msg__Odometry__rosidl_typesupport_introspection_c__Odometry_init_function>:
 800da84:	f005 beb4 	b.w	80137f0 <nav_msgs__msg__Odometry__init>

0800da88 <nav_msgs__msg__Odometry__rosidl_typesupport_introspection_c__Odometry_fini_function>:
 800da88:	f005 befe 	b.w	8013888 <nav_msgs__msg__Odometry__fini>

0800da8c <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry>:
 800da8c:	b510      	push	{r4, lr}
 800da8e:	f001 ff65 	bl	800f95c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header>
 800da92:	4c0a      	ldr	r4, [pc, #40]	@ (800dabc <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x30>)
 800da94:	60e0      	str	r0, [r4, #12]
 800da96:	f002 fb4d 	bl	8010134 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>
 800da9a:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
 800da9e:	f002 fb9b 	bl	80101d8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>
 800daa2:	4b07      	ldr	r3, [pc, #28]	@ (800dac0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x34>)
 800daa4:	f8c4 00c0 	str.w	r0, [r4, #192]	@ 0xc0
 800daa8:	681a      	ldr	r2, [r3, #0]
 800daaa:	b10a      	cbz	r2, 800dab0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x24>
 800daac:	4804      	ldr	r0, [pc, #16]	@ (800dac0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x34>)
 800daae:	bd10      	pop	{r4, pc}
 800dab0:	4a04      	ldr	r2, [pc, #16]	@ (800dac4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x38>)
 800dab2:	4803      	ldr	r0, [pc, #12]	@ (800dac0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x34>)
 800dab4:	6812      	ldr	r2, [r2, #0]
 800dab6:	601a      	str	r2, [r3, #0]
 800dab8:	bd10      	pop	{r4, pc}
 800daba:	bf00      	nop
 800dabc:	20000240 	.word	0x20000240
 800dac0:	20000228 	.word	0x20000228
 800dac4:	2000037c 	.word	0x2000037c

0800dac8 <get_serialized_size_nav_msgs__msg__Odometry>:
 800dac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800daca:	4604      	mov	r4, r0
 800dacc:	b1c0      	cbz	r0, 800db00 <get_serialized_size_nav_msgs__msg__Odometry+0x38>
 800dace:	460e      	mov	r6, r1
 800dad0:	f001 ff68 	bl	800f9a4 <get_serialized_size_std_msgs__msg__Header>
 800dad4:	1837      	adds	r7, r6, r0
 800dad6:	2104      	movs	r1, #4
 800dad8:	4638      	mov	r0, r7
 800dada:	f7ff ff4f 	bl	800d97c <ucdr_alignment>
 800dade:	69a5      	ldr	r5, [r4, #24]
 800dae0:	3505      	adds	r5, #5
 800dae2:	4405      	add	r5, r0
 800dae4:	443d      	add	r5, r7
 800dae6:	4629      	mov	r1, r5
 800dae8:	f104 0020 	add.w	r0, r4, #32
 800daec:	f002 fb8a 	bl	8010204 <get_serialized_size_geometry_msgs__msg__PoseWithCovariance>
 800daf0:	4405      	add	r5, r0
 800daf2:	4629      	mov	r1, r5
 800daf4:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 800daf8:	f002 fc96 	bl	8010428 <get_serialized_size_geometry_msgs__msg__TwistWithCovariance>
 800dafc:	1b80      	subs	r0, r0, r6
 800dafe:	4428      	add	r0, r5
 800db00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800db02:	bf00      	nop

0800db04 <_Odometry__cdr_deserialize>:
 800db04:	b570      	push	{r4, r5, r6, lr}
 800db06:	460c      	mov	r4, r1
 800db08:	b082      	sub	sp, #8
 800db0a:	b349      	cbz	r1, 800db60 <_Odometry__cdr_deserialize+0x5c>
 800db0c:	4605      	mov	r5, r0
 800db0e:	f001 ffcb 	bl	800faa8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 800db12:	6843      	ldr	r3, [r0, #4]
 800db14:	4621      	mov	r1, r4
 800db16:	68db      	ldr	r3, [r3, #12]
 800db18:	4628      	mov	r0, r5
 800db1a:	4798      	blx	r3
 800db1c:	69e6      	ldr	r6, [r4, #28]
 800db1e:	6961      	ldr	r1, [r4, #20]
 800db20:	ab01      	add	r3, sp, #4
 800db22:	4632      	mov	r2, r6
 800db24:	4628      	mov	r0, r5
 800db26:	f002 fed7 	bl	80108d8 <ucdr_deserialize_sequence_char>
 800db2a:	9b01      	ldr	r3, [sp, #4]
 800db2c:	b9a0      	cbnz	r0, 800db58 <_Odometry__cdr_deserialize+0x54>
 800db2e:	429e      	cmp	r6, r3
 800db30:	d319      	bcc.n	800db66 <_Odometry__cdr_deserialize+0x62>
 800db32:	f002 fbd3 	bl	80102dc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>
 800db36:	6843      	ldr	r3, [r0, #4]
 800db38:	f104 0120 	add.w	r1, r4, #32
 800db3c:	68db      	ldr	r3, [r3, #12]
 800db3e:	4628      	mov	r0, r5
 800db40:	4798      	blx	r3
 800db42:	f002 fcdd 	bl	8010500 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>
 800db46:	6843      	ldr	r3, [r0, #4]
 800db48:	68db      	ldr	r3, [r3, #12]
 800db4a:	f504 71bc 	add.w	r1, r4, #376	@ 0x178
 800db4e:	4628      	mov	r0, r5
 800db50:	b002      	add	sp, #8
 800db52:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800db56:	4718      	bx	r3
 800db58:	b103      	cbz	r3, 800db5c <_Odometry__cdr_deserialize+0x58>
 800db5a:	3b01      	subs	r3, #1
 800db5c:	61a3      	str	r3, [r4, #24]
 800db5e:	e7e8      	b.n	800db32 <_Odometry__cdr_deserialize+0x2e>
 800db60:	4608      	mov	r0, r1
 800db62:	b002      	add	sp, #8
 800db64:	bd70      	pop	{r4, r5, r6, pc}
 800db66:	2101      	movs	r1, #1
 800db68:	75a8      	strb	r0, [r5, #22]
 800db6a:	7569      	strb	r1, [r5, #21]
 800db6c:	61a0      	str	r0, [r4, #24]
 800db6e:	4628      	mov	r0, r5
 800db70:	f7ff ff1a 	bl	800d9a8 <ucdr_align_to>
 800db74:	9901      	ldr	r1, [sp, #4]
 800db76:	4628      	mov	r0, r5
 800db78:	f7ff ff4c 	bl	800da14 <ucdr_advance_buffer>
 800db7c:	e7d9      	b.n	800db32 <_Odometry__cdr_deserialize+0x2e>
 800db7e:	bf00      	nop

0800db80 <_Odometry__cdr_serialize>:
 800db80:	b348      	cbz	r0, 800dbd6 <_Odometry__cdr_serialize+0x56>
 800db82:	b570      	push	{r4, r5, r6, lr}
 800db84:	4604      	mov	r4, r0
 800db86:	460e      	mov	r6, r1
 800db88:	f001 ff8e 	bl	800faa8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 800db8c:	6843      	ldr	r3, [r0, #4]
 800db8e:	4631      	mov	r1, r6
 800db90:	689b      	ldr	r3, [r3, #8]
 800db92:	4620      	mov	r0, r4
 800db94:	4798      	blx	r3
 800db96:	6965      	ldr	r5, [r4, #20]
 800db98:	b1d5      	cbz	r5, 800dbd0 <_Odometry__cdr_serialize+0x50>
 800db9a:	4628      	mov	r0, r5
 800db9c:	f7f2 fb80 	bl	80002a0 <strlen>
 800dba0:	1c42      	adds	r2, r0, #1
 800dba2:	4629      	mov	r1, r5
 800dba4:	61a0      	str	r0, [r4, #24]
 800dba6:	4630      	mov	r0, r6
 800dba8:	f002 fe84 	bl	80108b4 <ucdr_serialize_sequence_char>
 800dbac:	f002 fb96 	bl	80102dc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>
 800dbb0:	6843      	ldr	r3, [r0, #4]
 800dbb2:	4631      	mov	r1, r6
 800dbb4:	689b      	ldr	r3, [r3, #8]
 800dbb6:	f104 0020 	add.w	r0, r4, #32
 800dbba:	4798      	blx	r3
 800dbbc:	f002 fca0 	bl	8010500 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>
 800dbc0:	6843      	ldr	r3, [r0, #4]
 800dbc2:	4631      	mov	r1, r6
 800dbc4:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 800dbc8:	689b      	ldr	r3, [r3, #8]
 800dbca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800dbce:	4718      	bx	r3
 800dbd0:	462a      	mov	r2, r5
 800dbd2:	4628      	mov	r0, r5
 800dbd4:	e7e5      	b.n	800dba2 <_Odometry__cdr_serialize+0x22>
 800dbd6:	4770      	bx	lr

0800dbd8 <_Odometry__max_serialized_size>:
 800dbd8:	b510      	push	{r4, lr}
 800dbda:	b082      	sub	sp, #8
 800dbdc:	2301      	movs	r3, #1
 800dbde:	2100      	movs	r1, #0
 800dbe0:	f10d 0007 	add.w	r0, sp, #7
 800dbe4:	f88d 3007 	strb.w	r3, [sp, #7]
 800dbe8:	f001 ff54 	bl	800fa94 <max_serialized_size_std_msgs__msg__Header>
 800dbec:	2300      	movs	r3, #0
 800dbee:	4601      	mov	r1, r0
 800dbf0:	4604      	mov	r4, r0
 800dbf2:	f10d 0007 	add.w	r0, sp, #7
 800dbf6:	f88d 3007 	strb.w	r3, [sp, #7]
 800dbfa:	f002 fb5f 	bl	80102bc <max_serialized_size_geometry_msgs__msg__PoseWithCovariance>
 800dbfe:	4404      	add	r4, r0
 800dc00:	4621      	mov	r1, r4
 800dc02:	f10d 0007 	add.w	r0, sp, #7
 800dc06:	f002 fc6b 	bl	80104e0 <max_serialized_size_geometry_msgs__msg__TwistWithCovariance>
 800dc0a:	4420      	add	r0, r4
 800dc0c:	b002      	add	sp, #8
 800dc0e:	bd10      	pop	{r4, pc}

0800dc10 <_Odometry__get_serialized_size>:
 800dc10:	b570      	push	{r4, r5, r6, lr}
 800dc12:	4604      	mov	r4, r0
 800dc14:	b1b8      	cbz	r0, 800dc46 <_Odometry__get_serialized_size+0x36>
 800dc16:	2100      	movs	r1, #0
 800dc18:	f001 fec4 	bl	800f9a4 <get_serialized_size_std_msgs__msg__Header>
 800dc1c:	2104      	movs	r1, #4
 800dc1e:	4606      	mov	r6, r0
 800dc20:	f7ff feac 	bl	800d97c <ucdr_alignment>
 800dc24:	69a5      	ldr	r5, [r4, #24]
 800dc26:	3505      	adds	r5, #5
 800dc28:	4603      	mov	r3, r0
 800dc2a:	4435      	add	r5, r6
 800dc2c:	441d      	add	r5, r3
 800dc2e:	4629      	mov	r1, r5
 800dc30:	f104 0020 	add.w	r0, r4, #32
 800dc34:	f002 fae6 	bl	8010204 <get_serialized_size_geometry_msgs__msg__PoseWithCovariance>
 800dc38:	4405      	add	r5, r0
 800dc3a:	4629      	mov	r1, r5
 800dc3c:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 800dc40:	f002 fbf2 	bl	8010428 <get_serialized_size_geometry_msgs__msg__TwistWithCovariance>
 800dc44:	4428      	add	r0, r5
 800dc46:	bd70      	pop	{r4, r5, r6, pc}

0800dc48 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__nav_msgs__msg__Odometry>:
 800dc48:	4800      	ldr	r0, [pc, #0]	@ (800dc4c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x4>)
 800dc4a:	4770      	bx	lr
 800dc4c:	20000330 	.word	0x20000330

0800dc50 <rcl_get_zero_initialized_publisher>:
 800dc50:	4b01      	ldr	r3, [pc, #4]	@ (800dc58 <rcl_get_zero_initialized_publisher+0x8>)
 800dc52:	6818      	ldr	r0, [r3, #0]
 800dc54:	4770      	bx	lr
 800dc56:	bf00      	nop
 800dc58:	0801f7bc 	.word	0x0801f7bc

0800dc5c <rcl_publisher_init>:
 800dc5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dc60:	b088      	sub	sp, #32
 800dc62:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800dc64:	2d00      	cmp	r5, #0
 800dc66:	d06a      	beq.n	800dd3e <rcl_publisher_init+0xe2>
 800dc68:	f105 0950 	add.w	r9, r5, #80	@ 0x50
 800dc6c:	4604      	mov	r4, r0
 800dc6e:	4648      	mov	r0, r9
 800dc70:	460e      	mov	r6, r1
 800dc72:	4690      	mov	r8, r2
 800dc74:	461f      	mov	r7, r3
 800dc76:	f001 f847 	bl	800ed08 <rcutils_allocator_is_valid>
 800dc7a:	2800      	cmp	r0, #0
 800dc7c:	d05f      	beq.n	800dd3e <rcl_publisher_init+0xe2>
 800dc7e:	2c00      	cmp	r4, #0
 800dc80:	d05d      	beq.n	800dd3e <rcl_publisher_init+0xe2>
 800dc82:	f8d4 a000 	ldr.w	sl, [r4]
 800dc86:	f1ba 0f00 	cmp.w	sl, #0
 800dc8a:	d004      	beq.n	800dc96 <rcl_publisher_init+0x3a>
 800dc8c:	2764      	movs	r7, #100	@ 0x64
 800dc8e:	4638      	mov	r0, r7
 800dc90:	b008      	add	sp, #32
 800dc92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dc96:	4630      	mov	r0, r6
 800dc98:	f006 faa0 	bl	80141dc <rcl_node_is_valid>
 800dc9c:	2800      	cmp	r0, #0
 800dc9e:	d053      	beq.n	800dd48 <rcl_publisher_init+0xec>
 800dca0:	f1b8 0f00 	cmp.w	r8, #0
 800dca4:	d04b      	beq.n	800dd3e <rcl_publisher_init+0xe2>
 800dca6:	2f00      	cmp	r7, #0
 800dca8:	d049      	beq.n	800dd3e <rcl_publisher_init+0xe2>
 800dcaa:	e9cd aa03 	strd	sl, sl, [sp, #12]
 800dcae:	aa07      	add	r2, sp, #28
 800dcb0:	9205      	str	r2, [sp, #20]
 800dcb2:	f105 0358 	add.w	r3, r5, #88	@ 0x58
 800dcb6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800dcba:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800dcbe:	f8cd a01c 	str.w	sl, [sp, #28]
 800dcc2:	4639      	mov	r1, r7
 800dcc4:	e899 000c 	ldmia.w	r9, {r2, r3}
 800dcc8:	4630      	mov	r0, r6
 800dcca:	f006 fb17 	bl	80142fc <rcl_node_resolve_name>
 800dcce:	4607      	mov	r7, r0
 800dcd0:	2800      	cmp	r0, #0
 800dcd2:	d150      	bne.n	800dd76 <rcl_publisher_init+0x11a>
 800dcd4:	e9d5 3217 	ldrd	r3, r2, [r5, #92]	@ 0x5c
 800dcd8:	21c8      	movs	r1, #200	@ 0xc8
 800dcda:	2001      	movs	r0, #1
 800dcdc:	4798      	blx	r3
 800dcde:	6020      	str	r0, [r4, #0]
 800dce0:	2800      	cmp	r0, #0
 800dce2:	d04e      	beq.n	800dd82 <rcl_publisher_init+0x126>
 800dce4:	4630      	mov	r0, r6
 800dce6:	f006 fa9b 	bl	8014220 <rcl_node_get_rmw_handle>
 800dcea:	f105 0364 	add.w	r3, r5, #100	@ 0x64
 800dcee:	9300      	str	r3, [sp, #0]
 800dcf0:	9a07      	ldr	r2, [sp, #28]
 800dcf2:	6827      	ldr	r7, [r4, #0]
 800dcf4:	462b      	mov	r3, r5
 800dcf6:	4641      	mov	r1, r8
 800dcf8:	f001 f920 	bl	800ef3c <rmw_create_publisher>
 800dcfc:	6823      	ldr	r3, [r4, #0]
 800dcfe:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
 800dd02:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800dd06:	b370      	cbz	r0, 800dd66 <rcl_publisher_init+0x10a>
 800dd08:	f103 0170 	add.w	r1, r3, #112	@ 0x70
 800dd0c:	f001 f9f2 	bl	800f0f4 <rmw_publisher_get_actual_qos>
 800dd10:	6823      	ldr	r3, [r4, #0]
 800dd12:	4607      	mov	r7, r0
 800dd14:	b9d0      	cbnz	r0, 800dd4c <rcl_publisher_init+0xf0>
 800dd16:	f895 2048 	ldrb.w	r2, [r5, #72]	@ 0x48
 800dd1a:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
 800dd1e:	4629      	mov	r1, r5
 800dd20:	2270      	movs	r2, #112	@ 0x70
 800dd22:	4618      	mov	r0, r3
 800dd24:	f00e fcad 	bl	801c682 <memcpy>
 800dd28:	6832      	ldr	r2, [r6, #0]
 800dd2a:	f8c0 20c0 	str.w	r2, [r0, #192]	@ 0xc0
 800dd2e:	9807      	ldr	r0, [sp, #28]
 800dd30:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 800dd32:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 800dd34:	4798      	blx	r3
 800dd36:	4638      	mov	r0, r7
 800dd38:	b008      	add	sp, #32
 800dd3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dd3e:	270b      	movs	r7, #11
 800dd40:	4638      	mov	r0, r7
 800dd42:	b008      	add	sp, #32
 800dd44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dd48:	27c8      	movs	r7, #200	@ 0xc8
 800dd4a:	e7a0      	b.n	800dc8e <rcl_publisher_init+0x32>
 800dd4c:	b18b      	cbz	r3, 800dd72 <rcl_publisher_init+0x116>
 800dd4e:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800dd52:	b142      	cbz	r2, 800dd66 <rcl_publisher_init+0x10a>
 800dd54:	4630      	mov	r0, r6
 800dd56:	f006 fa63 	bl	8014220 <rcl_node_get_rmw_handle>
 800dd5a:	6823      	ldr	r3, [r4, #0]
 800dd5c:	f8d3 10c4 	ldr.w	r1, [r3, #196]	@ 0xc4
 800dd60:	f001 f9d6 	bl	800f110 <rmw_destroy_publisher>
 800dd64:	6823      	ldr	r3, [r4, #0]
 800dd66:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 800dd68:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 800dd6a:	4618      	mov	r0, r3
 800dd6c:	4790      	blx	r2
 800dd6e:	2300      	movs	r3, #0
 800dd70:	6023      	str	r3, [r4, #0]
 800dd72:	2701      	movs	r7, #1
 800dd74:	e7db      	b.n	800dd2e <rcl_publisher_init+0xd2>
 800dd76:	2867      	cmp	r0, #103	@ 0x67
 800dd78:	d0d9      	beq.n	800dd2e <rcl_publisher_init+0xd2>
 800dd7a:	2869      	cmp	r0, #105	@ 0x69
 800dd7c:	d003      	beq.n	800dd86 <rcl_publisher_init+0x12a>
 800dd7e:	280a      	cmp	r0, #10
 800dd80:	d1f7      	bne.n	800dd72 <rcl_publisher_init+0x116>
 800dd82:	270a      	movs	r7, #10
 800dd84:	e7d3      	b.n	800dd2e <rcl_publisher_init+0xd2>
 800dd86:	2767      	movs	r7, #103	@ 0x67
 800dd88:	e7d1      	b.n	800dd2e <rcl_publisher_init+0xd2>
 800dd8a:	bf00      	nop

0800dd8c <rcl_publisher_get_default_options>:
 800dd8c:	b530      	push	{r4, r5, lr}
 800dd8e:	4912      	ldr	r1, [pc, #72]	@ (800ddd8 <rcl_publisher_get_default_options+0x4c>)
 800dd90:	b083      	sub	sp, #12
 800dd92:	2250      	movs	r2, #80	@ 0x50
 800dd94:	4604      	mov	r4, r0
 800dd96:	f00e fc74 	bl	801c682 <memcpy>
 800dd9a:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800dd9e:	f000 ff87 	bl	800ecb0 <rcutils_get_default_allocator>
 800dda2:	f104 0064 	add.w	r0, r4, #100	@ 0x64
 800dda6:	f001 f84b 	bl	800ee40 <rmw_get_default_publisher_options>
 800ddaa:	2500      	movs	r5, #0
 800ddac:	f10d 0007 	add.w	r0, sp, #7
 800ddb0:	f88d 5007 	strb.w	r5, [sp, #7]
 800ddb4:	f006 fa3a 	bl	801422c <rcl_get_disable_loaned_message>
 800ddb8:	b930      	cbnz	r0, 800ddc8 <rcl_publisher_get_default_options+0x3c>
 800ddba:	f89d 5007 	ldrb.w	r5, [sp, #7]
 800ddbe:	f884 506c 	strb.w	r5, [r4, #108]	@ 0x6c
 800ddc2:	4620      	mov	r0, r4
 800ddc4:	b003      	add	sp, #12
 800ddc6:	bd30      	pop	{r4, r5, pc}
 800ddc8:	f000 ffca 	bl	800ed60 <rcutils_reset_error>
 800ddcc:	4620      	mov	r0, r4
 800ddce:	f884 506c 	strb.w	r5, [r4, #108]	@ 0x6c
 800ddd2:	b003      	add	sp, #12
 800ddd4:	bd30      	pop	{r4, r5, pc}
 800ddd6:	bf00      	nop
 800ddd8:	0801f7c0 	.word	0x0801f7c0

0800dddc <rcl_publish>:
 800dddc:	b308      	cbz	r0, 800de22 <rcl_publish+0x46>
 800ddde:	6803      	ldr	r3, [r0, #0]
 800dde0:	b570      	push	{r4, r5, r6, lr}
 800dde2:	4604      	mov	r4, r0
 800dde4:	b1c3      	cbz	r3, 800de18 <rcl_publish+0x3c>
 800dde6:	4616      	mov	r6, r2
 800dde8:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800ddec:	b1a2      	cbz	r2, 800de18 <rcl_publish+0x3c>
 800ddee:	f8d3 00c0 	ldr.w	r0, [r3, #192]	@ 0xc0
 800ddf2:	460d      	mov	r5, r1
 800ddf4:	f005 fe44 	bl	8013a80 <rcl_context_is_valid>
 800ddf8:	b160      	cbz	r0, 800de14 <rcl_publish+0x38>
 800ddfa:	6823      	ldr	r3, [r4, #0]
 800ddfc:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800de00:	b150      	cbz	r0, 800de18 <rcl_publish+0x3c>
 800de02:	b165      	cbz	r5, 800de1e <rcl_publish+0x42>
 800de04:	4632      	mov	r2, r6
 800de06:	4629      	mov	r1, r5
 800de08:	f001 f838 	bl	800ee7c <rmw_publish>
 800de0c:	3800      	subs	r0, #0
 800de0e:	bf18      	it	ne
 800de10:	2001      	movne	r0, #1
 800de12:	bd70      	pop	{r4, r5, r6, pc}
 800de14:	f000 ff86 	bl	800ed24 <rcutils_error_is_set>
 800de18:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800de1c:	bd70      	pop	{r4, r5, r6, pc}
 800de1e:	200b      	movs	r0, #11
 800de20:	bd70      	pop	{r4, r5, r6, pc}
 800de22:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800de26:	4770      	bx	lr

0800de28 <rcl_publisher_is_valid>:
 800de28:	b1b0      	cbz	r0, 800de58 <rcl_publisher_is_valid+0x30>
 800de2a:	6803      	ldr	r3, [r0, #0]
 800de2c:	b510      	push	{r4, lr}
 800de2e:	4604      	mov	r4, r0
 800de30:	b183      	cbz	r3, 800de54 <rcl_publisher_is_valid+0x2c>
 800de32:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800de36:	b16a      	cbz	r2, 800de54 <rcl_publisher_is_valid+0x2c>
 800de38:	f8d3 00c0 	ldr.w	r0, [r3, #192]	@ 0xc0
 800de3c:	f005 fe20 	bl	8013a80 <rcl_context_is_valid>
 800de40:	b130      	cbz	r0, 800de50 <rcl_publisher_is_valid+0x28>
 800de42:	6823      	ldr	r3, [r4, #0]
 800de44:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800de48:	3800      	subs	r0, #0
 800de4a:	bf18      	it	ne
 800de4c:	2001      	movne	r0, #1
 800de4e:	bd10      	pop	{r4, pc}
 800de50:	f000 ff68 	bl	800ed24 <rcutils_error_is_set>
 800de54:	2000      	movs	r0, #0
 800de56:	bd10      	pop	{r4, pc}
 800de58:	2000      	movs	r0, #0
 800de5a:	4770      	bx	lr

0800de5c <rcl_publisher_is_valid_except_context>:
 800de5c:	b130      	cbz	r0, 800de6c <rcl_publisher_is_valid_except_context+0x10>
 800de5e:	6800      	ldr	r0, [r0, #0]
 800de60:	b120      	cbz	r0, 800de6c <rcl_publisher_is_valid_except_context+0x10>
 800de62:	f8d0 00c4 	ldr.w	r0, [r0, #196]	@ 0xc4
 800de66:	3800      	subs	r0, #0
 800de68:	bf18      	it	ne
 800de6a:	2001      	movne	r0, #1
 800de6c:	4770      	bx	lr
 800de6e:	bf00      	nop

0800de70 <_rclc_check_for_new_data>:
 800de70:	2800      	cmp	r0, #0
 800de72:	d046      	beq.n	800df02 <_rclc_check_for_new_data+0x92>
 800de74:	b510      	push	{r4, lr}
 800de76:	7802      	ldrb	r2, [r0, #0]
 800de78:	b084      	sub	sp, #16
 800de7a:	4603      	mov	r3, r0
 800de7c:	2a0a      	cmp	r2, #10
 800de7e:	d842      	bhi.n	800df06 <_rclc_check_for_new_data+0x96>
 800de80:	e8df f002 	tbb	[pc, r2]
 800de84:	14181212 	.word	0x14181212
 800de88:	06060614 	.word	0x06060614
 800de8c:	2e1a      	.short	0x2e1a
 800de8e:	16          	.byte	0x16
 800de8f:	00          	.byte	0x00
 800de90:	6a0a      	ldr	r2, [r1, #32]
 800de92:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800de94:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800de98:	3a00      	subs	r2, #0
 800de9a:	bf18      	it	ne
 800de9c:	2201      	movne	r2, #1
 800de9e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 800dea2:	2000      	movs	r0, #0
 800dea4:	b004      	add	sp, #16
 800dea6:	bd10      	pop	{r4, pc}
 800dea8:	680a      	ldr	r2, [r1, #0]
 800deaa:	e7f2      	b.n	800de92 <_rclc_check_for_new_data+0x22>
 800deac:	698a      	ldr	r2, [r1, #24]
 800deae:	e7f0      	b.n	800de92 <_rclc_check_for_new_data+0x22>
 800deb0:	688a      	ldr	r2, [r1, #8]
 800deb2:	e7ee      	b.n	800de92 <_rclc_check_for_new_data+0x22>
 800deb4:	690a      	ldr	r2, [r1, #16]
 800deb6:	e7ec      	b.n	800de92 <_rclc_check_for_new_data+0x22>
 800deb8:	685c      	ldr	r4, [r3, #4]
 800deba:	4608      	mov	r0, r1
 800debc:	f104 0244 	add.w	r2, r4, #68	@ 0x44
 800dec0:	f104 0143 	add.w	r1, r4, #67	@ 0x43
 800dec4:	f104 0342 	add.w	r3, r4, #66	@ 0x42
 800dec8:	e9cd 2101 	strd	r2, r1, [sp, #4]
 800decc:	9300      	str	r3, [sp, #0]
 800dece:	f104 0240 	add.w	r2, r4, #64	@ 0x40
 800ded2:	f104 0341 	add.w	r3, r4, #65	@ 0x41
 800ded6:	f104 0110 	add.w	r1, r4, #16
 800deda:	f008 f8b5 	bl	8016048 <rcl_action_client_wait_set_get_entities_ready>
 800dede:	e7e1      	b.n	800dea4 <_rclc_check_for_new_data+0x34>
 800dee0:	685c      	ldr	r4, [r3, #4]
 800dee2:	f104 0223 	add.w	r2, r4, #35	@ 0x23
 800dee6:	f104 0322 	add.w	r3, r4, #34	@ 0x22
 800deea:	e9cd 3200 	strd	r3, r2, [sp]
 800deee:	4608      	mov	r0, r1
 800def0:	f104 0321 	add.w	r3, r4, #33	@ 0x21
 800def4:	f104 0220 	add.w	r2, r4, #32
 800def8:	f104 0110 	add.w	r1, r4, #16
 800defc:	f008 faa6 	bl	801644c <rcl_action_server_wait_set_get_entities_ready>
 800df00:	e7d0      	b.n	800dea4 <_rclc_check_for_new_data+0x34>
 800df02:	200b      	movs	r0, #11
 800df04:	4770      	bx	lr
 800df06:	2001      	movs	r0, #1
 800df08:	e7cc      	b.n	800dea4 <_rclc_check_for_new_data+0x34>
 800df0a:	bf00      	nop

0800df0c <_rclc_take_new_data>:
 800df0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800df0e:	b099      	sub	sp, #100	@ 0x64
 800df10:	2800      	cmp	r0, #0
 800df12:	f000 8082 	beq.w	800e01a <_rclc_take_new_data+0x10e>
 800df16:	7803      	ldrb	r3, [r0, #0]
 800df18:	4604      	mov	r4, r0
 800df1a:	2b0a      	cmp	r3, #10
 800df1c:	f200 815d 	bhi.w	800e1da <_rclc_take_new_data+0x2ce>
 800df20:	e8df f003 	tbb	[pc, r3]
 800df24:	31531f1f 	.word	0x31531f1f
 800df28:	06060631 	.word	0x06060631
 800df2c:	4555      	.short	0x4555
 800df2e:	53          	.byte	0x53
 800df2f:	00          	.byte	0x00
 800df30:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800df32:	6a0b      	ldr	r3, [r1, #32]
 800df34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800df38:	2b00      	cmp	r3, #0
 800df3a:	d046      	beq.n	800dfca <_rclc_take_new_data+0xbe>
 800df3c:	e9d0 0201 	ldrd	r0, r2, [r0, #4]
 800df40:	f104 0110 	add.w	r1, r4, #16
 800df44:	f006 fa88 	bl	8014458 <rcl_take_request>
 800df48:	4605      	mov	r5, r0
 800df4a:	2800      	cmp	r0, #0
 800df4c:	d03d      	beq.n	800dfca <_rclc_take_new_data+0xbe>
 800df4e:	f240 2359 	movw	r3, #601	@ 0x259
 800df52:	4298      	cmp	r0, r3
 800df54:	d128      	bne.n	800dfa8 <_rclc_take_new_data+0x9c>
 800df56:	2300      	movs	r3, #0
 800df58:	f884 3039 	strb.w	r3, [r4, #57]	@ 0x39
 800df5c:	4628      	mov	r0, r5
 800df5e:	b019      	add	sp, #100	@ 0x64
 800df60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800df62:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800df64:	680b      	ldr	r3, [r1, #0]
 800df66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800df6a:	b373      	cbz	r3, 800dfca <_rclc_take_new_data+0xbe>
 800df6c:	e9d0 0101 	ldrd	r0, r1, [r0, #4]
 800df70:	2300      	movs	r3, #0
 800df72:	aa0a      	add	r2, sp, #40	@ 0x28
 800df74:	f006 fc44 	bl	8014800 <rcl_take>
 800df78:	4605      	mov	r5, r0
 800df7a:	b330      	cbz	r0, 800dfca <_rclc_take_new_data+0xbe>
 800df7c:	f240 1391 	movw	r3, #401	@ 0x191
 800df80:	4298      	cmp	r0, r3
 800df82:	d0e8      	beq.n	800df56 <_rclc_take_new_data+0x4a>
 800df84:	e010      	b.n	800dfa8 <_rclc_take_new_data+0x9c>
 800df86:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800df88:	698b      	ldr	r3, [r1, #24]
 800df8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800df8e:	b1e3      	cbz	r3, 800dfca <_rclc_take_new_data+0xbe>
 800df90:	e9d0 0201 	ldrd	r0, r2, [r0, #4]
 800df94:	f104 0110 	add.w	r1, r4, #16
 800df98:	f005 fce2 	bl	8013960 <rcl_take_response>
 800df9c:	4605      	mov	r5, r0
 800df9e:	b1a0      	cbz	r0, 800dfca <_rclc_take_new_data+0xbe>
 800dfa0:	f240 13f5 	movw	r3, #501	@ 0x1f5
 800dfa4:	4298      	cmp	r0, r3
 800dfa6:	d0d9      	beq.n	800df5c <_rclc_take_new_data+0x50>
 800dfa8:	f000 feda 	bl	800ed60 <rcutils_reset_error>
 800dfac:	e7d6      	b.n	800df5c <_rclc_take_new_data+0x50>
 800dfae:	6840      	ldr	r0, [r0, #4]
 800dfb0:	f890 3020 	ldrb.w	r3, [r0, #32]
 800dfb4:	2b00      	cmp	r3, #0
 800dfb6:	d15f      	bne.n	800e078 <_rclc_take_new_data+0x16c>
 800dfb8:	f890 3022 	ldrb.w	r3, [r0, #34]	@ 0x22
 800dfbc:	2b00      	cmp	r3, #0
 800dfbe:	d179      	bne.n	800e0b4 <_rclc_take_new_data+0x1a8>
 800dfc0:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 800dfc4:	2b00      	cmp	r3, #0
 800dfc6:	f040 8096 	bne.w	800e0f6 <_rclc_take_new_data+0x1ea>
 800dfca:	2500      	movs	r5, #0
 800dfcc:	e7c6      	b.n	800df5c <_rclc_take_new_data+0x50>
 800dfce:	6840      	ldr	r0, [r0, #4]
 800dfd0:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800dfd4:	2b00      	cmp	r3, #0
 800dfd6:	d138      	bne.n	800e04a <_rclc_take_new_data+0x13e>
 800dfd8:	69c3      	ldr	r3, [r0, #28]
 800dfda:	b113      	cbz	r3, 800dfe2 <_rclc_take_new_data+0xd6>
 800dfdc:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800dfe0:	b9fb      	cbnz	r3, 800e022 <_rclc_take_new_data+0x116>
 800dfe2:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800dfe6:	2b00      	cmp	r3, #0
 800dfe8:	f040 80a8 	bne.w	800e13c <_rclc_take_new_data+0x230>
 800dfec:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 800dff0:	2b00      	cmp	r3, #0
 800dff2:	d0ea      	beq.n	800dfca <_rclc_take_new_data+0xbe>
 800dff4:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
 800dff6:	a90a      	add	r1, sp, #40	@ 0x28
 800dff8:	3010      	adds	r0, #16
 800dffa:	f007 ff09 	bl	8015e10 <rcl_action_take_result_response>
 800dffe:	4605      	mov	r5, r0
 800e000:	2800      	cmp	r0, #0
 800e002:	d1d1      	bne.n	800dfa8 <_rclc_take_new_data+0x9c>
 800e004:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e008:	6860      	ldr	r0, [r4, #4]
 800e00a:	f008 fb49 	bl	80166a0 <rclc_action_find_handle_by_result_request_sequence_number>
 800e00e:	2800      	cmp	r0, #0
 800e010:	d0db      	beq.n	800dfca <_rclc_take_new_data+0xbe>
 800e012:	2301      	movs	r3, #1
 800e014:	f880 3023 	strb.w	r3, [r0, #35]	@ 0x23
 800e018:	e7d7      	b.n	800dfca <_rclc_take_new_data+0xbe>
 800e01a:	250b      	movs	r5, #11
 800e01c:	4628      	mov	r0, r5
 800e01e:	b019      	add	sp, #100	@ 0x64
 800e020:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e022:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800e024:	3010      	adds	r0, #16
 800e026:	f007 ff6f 	bl	8015f08 <rcl_action_take_feedback>
 800e02a:	4605      	mov	r5, r0
 800e02c:	2800      	cmp	r0, #0
 800e02e:	d1bb      	bne.n	800dfa8 <_rclc_take_new_data+0x9c>
 800e030:	6860      	ldr	r0, [r4, #4]
 800e032:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800e034:	f008 faf2 	bl	801661c <rclc_action_find_goal_handle_by_uuid>
 800e038:	4603      	mov	r3, r0
 800e03a:	2800      	cmp	r0, #0
 800e03c:	f000 80c4 	beq.w	800e1c8 <_rclc_take_new_data+0x2bc>
 800e040:	2201      	movs	r2, #1
 800e042:	6860      	ldr	r0, [r4, #4]
 800e044:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
 800e048:	e7cb      	b.n	800dfe2 <_rclc_take_new_data+0xd6>
 800e04a:	aa04      	add	r2, sp, #16
 800e04c:	a90a      	add	r1, sp, #40	@ 0x28
 800e04e:	3010      	adds	r0, #16
 800e050:	f007 fe6e 	bl	8015d30 <rcl_action_take_goal_response>
 800e054:	4605      	mov	r5, r0
 800e056:	2800      	cmp	r0, #0
 800e058:	d1a6      	bne.n	800dfa8 <_rclc_take_new_data+0x9c>
 800e05a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e05e:	6860      	ldr	r0, [r4, #4]
 800e060:	f008 fb0c 	bl	801667c <rclc_action_find_handle_by_goal_request_sequence_number>
 800e064:	b130      	cbz	r0, 800e074 <_rclc_take_new_data+0x168>
 800e066:	f89d 3010 	ldrb.w	r3, [sp, #16]
 800e06a:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
 800e06e:	2201      	movs	r2, #1
 800e070:	f880 2020 	strb.w	r2, [r0, #32]
 800e074:	6860      	ldr	r0, [r4, #4]
 800e076:	e7af      	b.n	800dfd8 <_rclc_take_new_data+0xcc>
 800e078:	f008 faaa 	bl	80165d0 <rclc_action_take_goal_handle>
 800e07c:	4606      	mov	r6, r0
 800e07e:	6860      	ldr	r0, [r4, #4]
 800e080:	2e00      	cmp	r6, #0
 800e082:	d099      	beq.n	800dfb8 <_rclc_take_new_data+0xac>
 800e084:	6070      	str	r0, [r6, #4]
 800e086:	69f2      	ldr	r2, [r6, #28]
 800e088:	f106 0128 	add.w	r1, r6, #40	@ 0x28
 800e08c:	3010      	adds	r0, #16
 800e08e:	f008 f86b 	bl	8016168 <rcl_action_take_goal_request>
 800e092:	4605      	mov	r5, r0
 800e094:	2800      	cmp	r0, #0
 800e096:	f040 8099 	bne.w	800e1cc <_rclc_take_new_data+0x2c0>
 800e09a:	69f7      	ldr	r7, [r6, #28]
 800e09c:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800e09e:	7235      	strb	r5, [r6, #8]
 800e0a0:	f8c6 0009 	str.w	r0, [r6, #9]
 800e0a4:	f8c6 100d 	str.w	r1, [r6, #13]
 800e0a8:	6860      	ldr	r0, [r4, #4]
 800e0aa:	f8c6 2011 	str.w	r2, [r6, #17]
 800e0ae:	f8c6 3015 	str.w	r3, [r6, #21]
 800e0b2:	e781      	b.n	800dfb8 <_rclc_take_new_data+0xac>
 800e0b4:	aa04      	add	r2, sp, #16
 800e0b6:	3010      	adds	r0, #16
 800e0b8:	a90a      	add	r1, sp, #40	@ 0x28
 800e0ba:	f008 f8c5 	bl	8016248 <rcl_action_take_result_request>
 800e0be:	4605      	mov	r5, r0
 800e0c0:	2800      	cmp	r0, #0
 800e0c2:	f47f af71 	bne.w	800dfa8 <_rclc_take_new_data+0x9c>
 800e0c6:	6860      	ldr	r0, [r4, #4]
 800e0c8:	a904      	add	r1, sp, #16
 800e0ca:	f008 faa7 	bl	801661c <rclc_action_find_goal_handle_by_uuid>
 800e0ce:	4607      	mov	r7, r0
 800e0d0:	b160      	cbz	r0, 800e0ec <_rclc_take_new_data+0x1e0>
 800e0d2:	ad0a      	add	r5, sp, #40	@ 0x28
 800e0d4:	f100 0640 	add.w	r6, r0, #64	@ 0x40
 800e0d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e0da:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800e0dc:	e895 0003 	ldmia.w	r5, {r0, r1}
 800e0e0:	f04f 0c02 	mov.w	ip, #2
 800e0e4:	e886 0003 	stmia.w	r6, {r0, r1}
 800e0e8:	f887 c008 	strb.w	ip, [r7, #8]
 800e0ec:	6860      	ldr	r0, [r4, #4]
 800e0ee:	2300      	movs	r3, #0
 800e0f0:	f880 3022 	strb.w	r3, [r0, #34]	@ 0x22
 800e0f4:	e764      	b.n	800dfc0 <_rclc_take_new_data+0xb4>
 800e0f6:	ae04      	add	r6, sp, #16
 800e0f8:	aa0a      	add	r2, sp, #40	@ 0x28
 800e0fa:	3010      	adds	r0, #16
 800e0fc:	4631      	mov	r1, r6
 800e0fe:	f008 f8e1 	bl	80162c4 <rcl_action_take_cancel_request>
 800e102:	4605      	mov	r5, r0
 800e104:	2800      	cmp	r0, #0
 800e106:	f47f af4f 	bne.w	800dfa8 <_rclc_take_new_data+0x9c>
 800e10a:	6860      	ldr	r0, [r4, #4]
 800e10c:	a90a      	add	r1, sp, #40	@ 0x28
 800e10e:	f008 fa85 	bl	801661c <rclc_action_find_goal_handle_by_uuid>
 800e112:	4605      	mov	r5, r0
 800e114:	2800      	cmp	r0, #0
 800e116:	d04c      	beq.n	800e1b2 <_rclc_take_new_data+0x2a6>
 800e118:	f990 0008 	ldrsb.w	r0, [r0, #8]
 800e11c:	2101      	movs	r1, #1
 800e11e:	f008 fa05 	bl	801652c <rcl_action_transition_goal_state>
 800e122:	2803      	cmp	r0, #3
 800e124:	4607      	mov	r7, r0
 800e126:	d139      	bne.n	800e19c <_rclc_take_new_data+0x290>
 800e128:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800e12a:	f105 0458 	add.w	r4, r5, #88	@ 0x58
 800e12e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800e130:	e896 0003 	ldmia.w	r6, {r0, r1}
 800e134:	e884 0003 	stmia.w	r4, {r0, r1}
 800e138:	722f      	strb	r7, [r5, #8]
 800e13a:	e746      	b.n	800dfca <_rclc_take_new_data+0xbe>
 800e13c:	f100 0230 	add.w	r2, r0, #48	@ 0x30
 800e140:	a90a      	add	r1, sp, #40	@ 0x28
 800e142:	3010      	adds	r0, #16
 800e144:	f007 fea2 	bl	8015e8c <rcl_action_take_cancel_response>
 800e148:	4605      	mov	r5, r0
 800e14a:	2800      	cmp	r0, #0
 800e14c:	f47f af2c 	bne.w	800dfa8 <_rclc_take_new_data+0x9c>
 800e150:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e154:	6860      	ldr	r0, [r4, #4]
 800e156:	f008 fab5 	bl	80166c4 <rclc_action_find_handle_by_cancel_request_sequence_number>
 800e15a:	4606      	mov	r6, r0
 800e15c:	6860      	ldr	r0, [r4, #4]
 800e15e:	2e00      	cmp	r6, #0
 800e160:	f43f af44 	beq.w	800dfec <_rclc_take_new_data+0xe0>
 800e164:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800e166:	2701      	movs	r7, #1
 800e168:	84b7      	strh	r7, [r6, #36]	@ 0x24
 800e16a:	2b00      	cmp	r3, #0
 800e16c:	f43f af3e 	beq.w	800dfec <_rclc_take_new_data+0xe0>
 800e170:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800e172:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 800e176:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800e17a:	f008 fa4f 	bl	801661c <rclc_action_find_goal_handle_by_uuid>
 800e17e:	b138      	cbz	r0, 800e190 <_rclc_take_new_data+0x284>
 800e180:	6860      	ldr	r0, [r4, #4]
 800e182:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800e184:	f886 7025 	strb.w	r7, [r6, #37]	@ 0x25
 800e188:	3501      	adds	r5, #1
 800e18a:	42ab      	cmp	r3, r5
 800e18c:	d8f0      	bhi.n	800e170 <_rclc_take_new_data+0x264>
 800e18e:	e72d      	b.n	800dfec <_rclc_take_new_data+0xe0>
 800e190:	6860      	ldr	r0, [r4, #4]
 800e192:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800e194:	3501      	adds	r5, #1
 800e196:	42ab      	cmp	r3, r5
 800e198:	d8ea      	bhi.n	800e170 <_rclc_take_new_data+0x264>
 800e19a:	e727      	b.n	800dfec <_rclc_take_new_data+0xe0>
 800e19c:	ab06      	add	r3, sp, #24
 800e19e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800e1a0:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800e1a4:	2103      	movs	r1, #3
 800e1a6:	e896 000c 	ldmia.w	r6, {r2, r3}
 800e1aa:	6860      	ldr	r0, [r4, #4]
 800e1ac:	f008 fb00 	bl	80167b0 <rclc_action_server_goal_cancel_reject>
 800e1b0:	e70b      	b.n	800dfca <_rclc_take_new_data+0xbe>
 800e1b2:	ab06      	add	r3, sp, #24
 800e1b4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800e1b6:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800e1ba:	2102      	movs	r1, #2
 800e1bc:	e896 000c 	ldmia.w	r6, {r2, r3}
 800e1c0:	6860      	ldr	r0, [r4, #4]
 800e1c2:	f008 faf5 	bl	80167b0 <rclc_action_server_goal_cancel_reject>
 800e1c6:	e700      	b.n	800dfca <_rclc_take_new_data+0xbe>
 800e1c8:	6860      	ldr	r0, [r4, #4]
 800e1ca:	e70a      	b.n	800dfe2 <_rclc_take_new_data+0xd6>
 800e1cc:	6860      	ldr	r0, [r4, #4]
 800e1ce:	4631      	mov	r1, r6
 800e1d0:	f008 fa0e 	bl	80165f0 <rclc_action_remove_used_goal_handle>
 800e1d4:	f000 fdc4 	bl	800ed60 <rcutils_reset_error>
 800e1d8:	e6c0      	b.n	800df5c <_rclc_take_new_data+0x50>
 800e1da:	2501      	movs	r5, #1
 800e1dc:	e6be      	b.n	800df5c <_rclc_take_new_data+0x50>
 800e1de:	bf00      	nop

0800e1e0 <rclc_executor_trigger_any>:
 800e1e0:	4603      	mov	r3, r0
 800e1e2:	b370      	cbz	r0, 800e242 <rclc_executor_trigger_any+0x62>
 800e1e4:	b379      	cbz	r1, 800e246 <rclc_executor_trigger_any+0x66>
 800e1e6:	f890 0038 	ldrb.w	r0, [r0, #56]	@ 0x38
 800e1ea:	2200      	movs	r2, #0
 800e1ec:	b350      	cbz	r0, 800e244 <rclc_executor_trigger_any+0x64>
 800e1ee:	b430      	push	{r4, r5}
 800e1f0:	f893 c000 	ldrb.w	ip, [r3]
 800e1f4:	f1bc 0f08 	cmp.w	ip, #8
 800e1f8:	d017      	beq.n	800e22a <rclc_executor_trigger_any+0x4a>
 800e1fa:	f1bc 0f09 	cmp.w	ip, #9
 800e1fe:	d00d      	beq.n	800e21c <rclc_executor_trigger_any+0x3c>
 800e200:	f893 0039 	ldrb.w	r0, [r3, #57]	@ 0x39
 800e204:	b940      	cbnz	r0, 800e218 <rclc_executor_trigger_any+0x38>
 800e206:	3201      	adds	r2, #1
 800e208:	4291      	cmp	r1, r2
 800e20a:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 800e20e:	d003      	beq.n	800e218 <rclc_executor_trigger_any+0x38>
 800e210:	f893 0038 	ldrb.w	r0, [r3, #56]	@ 0x38
 800e214:	2800      	cmp	r0, #0
 800e216:	d1eb      	bne.n	800e1f0 <rclc_executor_trigger_any+0x10>
 800e218:	bc30      	pop	{r4, r5}
 800e21a:	4770      	bx	lr
 800e21c:	685c      	ldr	r4, [r3, #4]
 800e21e:	6a25      	ldr	r5, [r4, #32]
 800e220:	2d00      	cmp	r5, #0
 800e222:	d1f9      	bne.n	800e218 <rclc_executor_trigger_any+0x38>
 800e224:	f894 0024 	ldrb.w	r0, [r4, #36]	@ 0x24
 800e228:	e7ec      	b.n	800e204 <rclc_executor_trigger_any+0x24>
 800e22a:	685c      	ldr	r4, [r3, #4]
 800e22c:	6c25      	ldr	r5, [r4, #64]	@ 0x40
 800e22e:	f035 457f 	bics.w	r5, r5, #4278190080	@ 0xff000000
 800e232:	d1f1      	bne.n	800e218 <rclc_executor_trigger_any+0x38>
 800e234:	f894 0044 	ldrb.w	r0, [r4, #68]	@ 0x44
 800e238:	2800      	cmp	r0, #0
 800e23a:	d1ed      	bne.n	800e218 <rclc_executor_trigger_any+0x38>
 800e23c:	f894 0043 	ldrb.w	r0, [r4, #67]	@ 0x43
 800e240:	e7e0      	b.n	800e204 <rclc_executor_trigger_any+0x24>
 800e242:	4770      	bx	lr
 800e244:	4770      	bx	lr
 800e246:	4608      	mov	r0, r1
 800e248:	4770      	bx	lr
 800e24a:	bf00      	nop

0800e24c <_rclc_execute>:
 800e24c:	2800      	cmp	r0, #0
 800e24e:	f000 80dc 	beq.w	800e40a <_rclc_execute+0x1be>
 800e252:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e254:	7843      	ldrb	r3, [r0, #1]
 800e256:	b087      	sub	sp, #28
 800e258:	4604      	mov	r4, r0
 800e25a:	b123      	cbz	r3, 800e266 <_rclc_execute+0x1a>
 800e25c:	2b01      	cmp	r3, #1
 800e25e:	d01c      	beq.n	800e29a <_rclc_execute+0x4e>
 800e260:	2000      	movs	r0, #0
 800e262:	b007      	add	sp, #28
 800e264:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e266:	7803      	ldrb	r3, [r0, #0]
 800e268:	2b08      	cmp	r3, #8
 800e26a:	f000 80a0 	beq.w	800e3ae <_rclc_execute+0x162>
 800e26e:	2b09      	cmp	r3, #9
 800e270:	d024      	beq.n	800e2bc <_rclc_execute+0x70>
 800e272:	f890 0039 	ldrb.w	r0, [r0, #57]	@ 0x39
 800e276:	2800      	cmp	r0, #0
 800e278:	d0f2      	beq.n	800e260 <_rclc_execute+0x14>
 800e27a:	2b0a      	cmp	r3, #10
 800e27c:	f200 815a 	bhi.w	800e534 <_rclc_execute+0x2e8>
 800e280:	e8df f013 	tbh	[pc, r3, lsl #1]
 800e284:	008e006f 	.word	0x008e006f
 800e288:	006f007c 	.word	0x006f007c
 800e28c:	00590073 	.word	0x00590073
 800e290:	00590059 	.word	0x00590059
 800e294:	01580158 	.word	0x01580158
 800e298:	0079      	.short	0x0079
 800e29a:	7803      	ldrb	r3, [r0, #0]
 800e29c:	2b0a      	cmp	r3, #10
 800e29e:	f200 8149 	bhi.w	800e534 <_rclc_execute+0x2e8>
 800e2a2:	e8df f013 	tbh	[pc, r3, lsl #1]
 800e2a6:	00f9      	.short	0x00f9
 800e2a8:	006b007b 	.word	0x006b007b
 800e2ac:	0062005e 	.word	0x0062005e
 800e2b0:	00480048 	.word	0x00480048
 800e2b4:	01000048 	.word	0x01000048
 800e2b8:	00680102 	.word	0x00680102
 800e2bc:	6840      	ldr	r0, [r0, #4]
 800e2be:	6a02      	ldr	r2, [r0, #32]
 800e2c0:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 800e2c4:	2a00      	cmp	r2, #0
 800e2c6:	f040 80f3 	bne.w	800e4b0 <_rclc_execute+0x264>
 800e2ca:	2b00      	cmp	r3, #0
 800e2cc:	d0c8      	beq.n	800e260 <_rclc_execute+0x14>
 800e2ce:	e003      	b.n	800e2d8 <_rclc_execute+0x8c>
 800e2d0:	6858      	ldr	r0, [r3, #4]
 800e2d2:	f008 f98d 	bl	80165f0 <rclc_action_remove_used_goal_handle>
 800e2d6:	6860      	ldr	r0, [r4, #4]
 800e2d8:	f008 f9c4 	bl	8016664 <rclc_action_find_first_terminated_handle>
 800e2dc:	4603      	mov	r3, r0
 800e2de:	4601      	mov	r1, r0
 800e2e0:	2800      	cmp	r0, #0
 800e2e2:	d1f5      	bne.n	800e2d0 <_rclc_execute+0x84>
 800e2e4:	6860      	ldr	r0, [r4, #4]
 800e2e6:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
 800e2ea:	f890 3020 	ldrb.w	r3, [r0, #32]
 800e2ee:	2b00      	cmp	r3, #0
 800e2f0:	f000 80eb 	beq.w	800e4ca <_rclc_execute+0x27e>
 800e2f4:	f241 0604 	movw	r6, #4100	@ 0x1004
 800e2f8:	2701      	movs	r7, #1
 800e2fa:	e007      	b.n	800e30c <_rclc_execute+0xc0>
 800e2fc:	4628      	mov	r0, r5
 800e2fe:	f008 fa0b 	bl	8016718 <rclc_action_server_response_goal_request>
 800e302:	6860      	ldr	r0, [r4, #4]
 800e304:	4629      	mov	r1, r5
 800e306:	f008 f973 	bl	80165f0 <rclc_action_remove_used_goal_handle>
 800e30a:	6860      	ldr	r0, [r4, #4]
 800e30c:	2100      	movs	r1, #0
 800e30e:	f008 f99d 	bl	801664c <rclc_action_find_first_handle_by_status>
 800e312:	4605      	mov	r5, r0
 800e314:	2800      	cmp	r0, #0
 800e316:	f000 80d5 	beq.w	800e4c4 <_rclc_execute+0x278>
 800e31a:	6863      	ldr	r3, [r4, #4]
 800e31c:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800e31e:	699b      	ldr	r3, [r3, #24]
 800e320:	4798      	blx	r3
 800e322:	42b0      	cmp	r0, r6
 800e324:	f04f 0100 	mov.w	r1, #0
 800e328:	d1e8      	bne.n	800e2fc <_rclc_execute+0xb0>
 800e32a:	2101      	movs	r1, #1
 800e32c:	4628      	mov	r0, r5
 800e32e:	f008 f9f3 	bl	8016718 <rclc_action_server_response_goal_request>
 800e332:	722f      	strb	r7, [r5, #8]
 800e334:	e7e9      	b.n	800e30a <_rclc_execute+0xbe>
 800e336:	2b06      	cmp	r3, #6
 800e338:	68a0      	ldr	r0, [r4, #8]
 800e33a:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 800e33c:	6b26      	ldr	r6, [r4, #48]	@ 0x30
 800e33e:	f000 80bb 	beq.w	800e4b8 <_rclc_execute+0x26c>
 800e342:	2b07      	cmp	r3, #7
 800e344:	f000 80f1 	beq.w	800e52a <_rclc_execute+0x2de>
 800e348:	47b0      	blx	r6
 800e34a:	f104 0510 	add.w	r5, r4, #16
 800e34e:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800e350:	6860      	ldr	r0, [r4, #4]
 800e352:	4629      	mov	r1, r5
 800e354:	f006 f8d0 	bl	80144f8 <rcl_send_response>
 800e358:	2802      	cmp	r0, #2
 800e35a:	d117      	bne.n	800e38c <_rclc_execute+0x140>
 800e35c:	f000 fd00 	bl	800ed60 <rcutils_reset_error>
 800e360:	e77e      	b.n	800e260 <_rclc_execute+0x14>
 800e362:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800e364:	68a0      	ldr	r0, [r4, #8]
 800e366:	4798      	blx	r3
 800e368:	e77a      	b.n	800e260 <_rclc_execute+0x14>
 800e36a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800e36c:	68a0      	ldr	r0, [r4, #8]
 800e36e:	f104 0110 	add.w	r1, r4, #16
 800e372:	4798      	blx	r3
 800e374:	e774      	b.n	800e260 <_rclc_execute+0x14>
 800e376:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800e378:	4798      	blx	r3
 800e37a:	e771      	b.n	800e260 <_rclc_execute+0x14>
 800e37c:	6860      	ldr	r0, [r4, #4]
 800e37e:	f006 fd83 	bl	8014e88 <rcl_timer_call>
 800e382:	f240 3321 	movw	r3, #801	@ 0x321
 800e386:	4298      	cmp	r0, r3
 800e388:	f43f af6a 	beq.w	800e260 <_rclc_execute+0x14>
 800e38c:	2800      	cmp	r0, #0
 800e38e:	f43f af68 	beq.w	800e262 <_rclc_execute+0x16>
 800e392:	9005      	str	r0, [sp, #20]
 800e394:	f000 fce4 	bl	800ed60 <rcutils_reset_error>
 800e398:	9805      	ldr	r0, [sp, #20]
 800e39a:	e762      	b.n	800e262 <_rclc_execute+0x16>
 800e39c:	f890 0039 	ldrb.w	r0, [r0, #57]	@ 0x39
 800e3a0:	e9d4 130b 	ldrd	r1, r3, [r4, #44]	@ 0x2c
 800e3a4:	2800      	cmp	r0, #0
 800e3a6:	d0e4      	beq.n	800e372 <_rclc_execute+0x126>
 800e3a8:	68a0      	ldr	r0, [r4, #8]
 800e3aa:	4798      	blx	r3
 800e3ac:	e758      	b.n	800e260 <_rclc_execute+0x14>
 800e3ae:	6840      	ldr	r0, [r0, #4]
 800e3b0:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800e3b2:	f033 437f 	bics.w	r3, r3, #4278190080	@ 0xff000000
 800e3b6:	d107      	bne.n	800e3c8 <_rclc_execute+0x17c>
 800e3b8:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800e3bc:	b923      	cbnz	r3, 800e3c8 <_rclc_execute+0x17c>
 800e3be:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 800e3c2:	2b00      	cmp	r3, #0
 800e3c4:	f43f af4c 	beq.w	800e260 <_rclc_execute+0x14>
 800e3c8:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800e3cc:	b303      	cbz	r3, 800e410 <_rclc_execute+0x1c4>
 800e3ce:	2600      	movs	r6, #0
 800e3d0:	2701      	movs	r7, #1
 800e3d2:	e004      	b.n	800e3de <_rclc_execute+0x192>
 800e3d4:	f008 f8d6 	bl	8016584 <rclc_action_send_result_request>
 800e3d8:	b990      	cbnz	r0, 800e400 <_rclc_execute+0x1b4>
 800e3da:	722f      	strb	r7, [r5, #8]
 800e3dc:	6860      	ldr	r0, [r4, #4]
 800e3de:	f008 f983 	bl	80166e8 <rclc_action_find_first_handle_with_goal_response>
 800e3e2:	4605      	mov	r5, r0
 800e3e4:	b198      	cbz	r0, 800e40e <_rclc_execute+0x1c2>
 800e3e6:	6863      	ldr	r3, [r4, #4]
 800e3e8:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800e3ea:	699b      	ldr	r3, [r3, #24]
 800e3ec:	f895 1021 	ldrb.w	r1, [r5, #33]	@ 0x21
 800e3f0:	f885 6020 	strb.w	r6, [r5, #32]
 800e3f4:	4798      	blx	r3
 800e3f6:	f895 3021 	ldrb.w	r3, [r5, #33]	@ 0x21
 800e3fa:	4628      	mov	r0, r5
 800e3fc:	2b00      	cmp	r3, #0
 800e3fe:	d1e9      	bne.n	800e3d4 <_rclc_execute+0x188>
 800e400:	6860      	ldr	r0, [r4, #4]
 800e402:	4629      	mov	r1, r5
 800e404:	f008 f8f4 	bl	80165f0 <rclc_action_remove_used_goal_handle>
 800e408:	e7e8      	b.n	800e3dc <_rclc_execute+0x190>
 800e40a:	200b      	movs	r0, #11
 800e40c:	4770      	bx	lr
 800e40e:	6860      	ldr	r0, [r4, #4]
 800e410:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800e414:	b18b      	cbz	r3, 800e43a <_rclc_execute+0x1ee>
 800e416:	68c5      	ldr	r5, [r0, #12]
 800e418:	b32d      	cbz	r5, 800e466 <_rclc_execute+0x21a>
 800e41a:	2600      	movs	r6, #0
 800e41c:	f895 3022 	ldrb.w	r3, [r5, #34]	@ 0x22
 800e420:	b143      	cbz	r3, 800e434 <_rclc_execute+0x1e8>
 800e422:	69c3      	ldr	r3, [r0, #28]
 800e424:	f885 6022 	strb.w	r6, [r5, #34]	@ 0x22
 800e428:	b123      	cbz	r3, 800e434 <_rclc_execute+0x1e8>
 800e42a:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800e42c:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800e42e:	4628      	mov	r0, r5
 800e430:	4798      	blx	r3
 800e432:	6860      	ldr	r0, [r4, #4]
 800e434:	682d      	ldr	r5, [r5, #0]
 800e436:	2d00      	cmp	r5, #0
 800e438:	d1f0      	bne.n	800e41c <_rclc_execute+0x1d0>
 800e43a:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800e43e:	b193      	cbz	r3, 800e466 <_rclc_execute+0x21a>
 800e440:	68c5      	ldr	r5, [r0, #12]
 800e442:	b185      	cbz	r5, 800e466 <_rclc_execute+0x21a>
 800e444:	2600      	movs	r6, #0
 800e446:	f895 3024 	ldrb.w	r3, [r5, #36]	@ 0x24
 800e44a:	b14b      	cbz	r3, 800e460 <_rclc_execute+0x214>
 800e44c:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800e44e:	f885 6024 	strb.w	r6, [r5, #36]	@ 0x24
 800e452:	b12b      	cbz	r3, 800e460 <_rclc_execute+0x214>
 800e454:	4628      	mov	r0, r5
 800e456:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800e458:	f895 1025 	ldrb.w	r1, [r5, #37]	@ 0x25
 800e45c:	4798      	blx	r3
 800e45e:	6860      	ldr	r0, [r4, #4]
 800e460:	682d      	ldr	r5, [r5, #0]
 800e462:	2d00      	cmp	r5, #0
 800e464:	d1ef      	bne.n	800e446 <_rclc_execute+0x1fa>
 800e466:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 800e46a:	2b00      	cmp	r3, #0
 800e46c:	f43f aef8 	beq.w	800e260 <_rclc_execute+0x14>
 800e470:	2700      	movs	r7, #0
 800e472:	e00b      	b.n	800e48c <_rclc_execute+0x240>
 800e474:	6863      	ldr	r3, [r4, #4]
 800e476:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800e478:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800e47a:	6a1e      	ldr	r6, [r3, #32]
 800e47c:	f885 7023 	strb.w	r7, [r5, #35]	@ 0x23
 800e480:	47b0      	blx	r6
 800e482:	6860      	ldr	r0, [r4, #4]
 800e484:	4629      	mov	r1, r5
 800e486:	f008 f8b3 	bl	80165f0 <rclc_action_remove_used_goal_handle>
 800e48a:	6860      	ldr	r0, [r4, #4]
 800e48c:	f008 f938 	bl	8016700 <rclc_action_find_first_handle_with_result_response>
 800e490:	4605      	mov	r5, r0
 800e492:	2800      	cmp	r0, #0
 800e494:	d1ee      	bne.n	800e474 <_rclc_execute+0x228>
 800e496:	e6e3      	b.n	800e260 <_rclc_execute+0x14>
 800e498:	f890 0039 	ldrb.w	r0, [r0, #57]	@ 0x39
 800e49c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800e49e:	2800      	cmp	r0, #0
 800e4a0:	f43f af61 	beq.w	800e366 <_rclc_execute+0x11a>
 800e4a4:	e75e      	b.n	800e364 <_rclc_execute+0x118>
 800e4a6:	6840      	ldr	r0, [r0, #4]
 800e4a8:	e78e      	b.n	800e3c8 <_rclc_execute+0x17c>
 800e4aa:	6840      	ldr	r0, [r0, #4]
 800e4ac:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 800e4b0:	2b00      	cmp	r3, #0
 800e4b2:	f43f af1a 	beq.w	800e2ea <_rclc_execute+0x9e>
 800e4b6:	e70f      	b.n	800e2d8 <_rclc_execute+0x8c>
 800e4b8:	f104 0510 	add.w	r5, r4, #16
 800e4bc:	460a      	mov	r2, r1
 800e4be:	4629      	mov	r1, r5
 800e4c0:	47b0      	blx	r6
 800e4c2:	e744      	b.n	800e34e <_rclc_execute+0x102>
 800e4c4:	6860      	ldr	r0, [r4, #4]
 800e4c6:	f880 5020 	strb.w	r5, [r0, #32]
 800e4ca:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 800e4ce:	2b00      	cmp	r3, #0
 800e4d0:	f43f aec6 	beq.w	800e260 <_rclc_execute+0x14>
 800e4d4:	68c5      	ldr	r5, [r0, #12]
 800e4d6:	b325      	cbz	r5, 800e522 <_rclc_execute+0x2d6>
 800e4d8:	2602      	movs	r6, #2
 800e4da:	e001      	b.n	800e4e0 <_rclc_execute+0x294>
 800e4dc:	682d      	ldr	r5, [r5, #0]
 800e4de:	b305      	cbz	r5, 800e522 <_rclc_execute+0x2d6>
 800e4e0:	f995 3008 	ldrsb.w	r3, [r5, #8]
 800e4e4:	2b03      	cmp	r3, #3
 800e4e6:	d1f9      	bne.n	800e4dc <_rclc_execute+0x290>
 800e4e8:	69c3      	ldr	r3, [r0, #28]
 800e4ea:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800e4ec:	4628      	mov	r0, r5
 800e4ee:	4798      	blx	r3
 800e4f0:	4603      	mov	r3, r0
 800e4f2:	f105 0260 	add.w	r2, r5, #96	@ 0x60
 800e4f6:	4628      	mov	r0, r5
 800e4f8:	f885 3025 	strb.w	r3, [r5, #37]	@ 0x25
 800e4fc:	b11b      	cbz	r3, 800e506 <_rclc_execute+0x2ba>
 800e4fe:	f008 f92b 	bl	8016758 <rclc_action_server_goal_cancel_accept>
 800e502:	6860      	ldr	r0, [r4, #4]
 800e504:	e7ea      	b.n	800e4dc <_rclc_execute+0x290>
 800e506:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 800e508:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800e50c:	f105 0758 	add.w	r7, r5, #88	@ 0x58
 800e510:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e514:	6860      	ldr	r0, [r4, #4]
 800e516:	2101      	movs	r1, #1
 800e518:	f008 f94a 	bl	80167b0 <rclc_action_server_goal_cancel_reject>
 800e51c:	722e      	strb	r6, [r5, #8]
 800e51e:	6860      	ldr	r0, [r4, #4]
 800e520:	e7dc      	b.n	800e4dc <_rclc_execute+0x290>
 800e522:	2300      	movs	r3, #0
 800e524:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
 800e528:	e69a      	b.n	800e260 <_rclc_execute+0x14>
 800e52a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800e52c:	47b0      	blx	r6
 800e52e:	f104 0510 	add.w	r5, r4, #16
 800e532:	e70c      	b.n	800e34e <_rclc_execute+0x102>
 800e534:	2001      	movs	r0, #1
 800e536:	e694      	b.n	800e262 <_rclc_execute+0x16>

0800e538 <rclc_executor_get_zero_initialized_executor>:
 800e538:	b510      	push	{r4, lr}
 800e53a:	4903      	ldr	r1, [pc, #12]	@ (800e548 <rclc_executor_get_zero_initialized_executor+0x10>)
 800e53c:	4604      	mov	r4, r0
 800e53e:	2290      	movs	r2, #144	@ 0x90
 800e540:	f00e f89f 	bl	801c682 <memcpy>
 800e544:	4620      	mov	r0, r4
 800e546:	bd10      	pop	{r4, pc}
 800e548:	0801f810 	.word	0x0801f810
 800e54c:	00000000 	.word	0x00000000

0800e550 <rclc_executor_init>:
 800e550:	2800      	cmp	r0, #0
 800e552:	d05a      	beq.n	800e60a <rclc_executor_init+0xba>
 800e554:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e558:	460d      	mov	r5, r1
 800e55a:	b0b2      	sub	sp, #200	@ 0xc8
 800e55c:	2900      	cmp	r1, #0
 800e55e:	d050      	beq.n	800e602 <rclc_executor_init+0xb2>
 800e560:	4604      	mov	r4, r0
 800e562:	4618      	mov	r0, r3
 800e564:	4616      	mov	r6, r2
 800e566:	461f      	mov	r7, r3
 800e568:	f000 fbce 	bl	800ed08 <rcutils_allocator_is_valid>
 800e56c:	2800      	cmp	r0, #0
 800e56e:	d048      	beq.n	800e602 <rclc_executor_init+0xb2>
 800e570:	2e00      	cmp	r6, #0
 800e572:	d046      	beq.n	800e602 <rclc_executor_init+0xb2>
 800e574:	492a      	ldr	r1, [pc, #168]	@ (800e620 <rclc_executor_init+0xd0>)
 800e576:	2290      	movs	r2, #144	@ 0x90
 800e578:	a80e      	add	r0, sp, #56	@ 0x38
 800e57a:	f00e f882 	bl	801c682 <memcpy>
 800e57e:	a90e      	add	r1, sp, #56	@ 0x38
 800e580:	2290      	movs	r2, #144	@ 0x90
 800e582:	4620      	mov	r0, r4
 800e584:	f00e f87d 	bl	801c682 <memcpy>
 800e588:	6065      	str	r5, [r4, #4]
 800e58a:	4668      	mov	r0, sp
 800e58c:	60e6      	str	r6, [r4, #12]
 800e58e:	466d      	mov	r5, sp
 800e590:	f006 fd6c 	bl	801506c <rcl_get_zero_initialized_wait_set>
 800e594:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e596:	f104 0c18 	add.w	ip, r4, #24
 800e59a:	f8d7 8000 	ldr.w	r8, [r7]
 800e59e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800e5a2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e5a4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800e5a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e5aa:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800e5ae:	ed9f 7b1a 	vldr	d7, [pc, #104]	@ 800e618 <rclc_executor_init+0xc8>
 800e5b2:	682b      	ldr	r3, [r5, #0]
 800e5b4:	f8cc 3000 	str.w	r3, [ip]
 800e5b8:	6939      	ldr	r1, [r7, #16]
 800e5ba:	6167      	str	r7, [r4, #20]
 800e5bc:	ed84 7b1c 	vstr	d7, [r4, #112]	@ 0x70
 800e5c0:	01b0      	lsls	r0, r6, #6
 800e5c2:	47c0      	blx	r8
 800e5c4:	60a0      	str	r0, [r4, #8]
 800e5c6:	b310      	cbz	r0, 800e60e <rclc_executor_init+0xbe>
 800e5c8:	2500      	movs	r5, #0
 800e5ca:	e000      	b.n	800e5ce <rclc_executor_init+0x7e>
 800e5cc:	68a0      	ldr	r0, [r4, #8]
 800e5ce:	eb00 1085 	add.w	r0, r0, r5, lsl #6
 800e5d2:	4631      	mov	r1, r6
 800e5d4:	3501      	adds	r5, #1
 800e5d6:	f000 fa25 	bl	800ea24 <rclc_executor_handle_init>
 800e5da:	42ae      	cmp	r6, r5
 800e5dc:	d1f6      	bne.n	800e5cc <rclc_executor_init+0x7c>
 800e5de:	f104 004c 	add.w	r0, r4, #76	@ 0x4c
 800e5e2:	f000 fa15 	bl	800ea10 <rclc_executor_handle_counters_zero_init>
 800e5e6:	490f      	ldr	r1, [pc, #60]	@ (800e624 <rclc_executor_init+0xd4>)
 800e5e8:	68a2      	ldr	r2, [r4, #8]
 800e5ea:	2300      	movs	r3, #0
 800e5ec:	e9c4 1320 	strd	r1, r3, [r4, #128]	@ 0x80
 800e5f0:	b12a      	cbz	r2, 800e5fe <rclc_executor_init+0xae>
 800e5f2:	6962      	ldr	r2, [r4, #20]
 800e5f4:	b11a      	cbz	r2, 800e5fe <rclc_executor_init+0xae>
 800e5f6:	68e2      	ldr	r2, [r4, #12]
 800e5f8:	b10a      	cbz	r2, 800e5fe <rclc_executor_init+0xae>
 800e5fa:	f884 3088 	strb.w	r3, [r4, #136]	@ 0x88
 800e5fe:	2000      	movs	r0, #0
 800e600:	e000      	b.n	800e604 <rclc_executor_init+0xb4>
 800e602:	200b      	movs	r0, #11
 800e604:	b032      	add	sp, #200	@ 0xc8
 800e606:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e60a:	200b      	movs	r0, #11
 800e60c:	4770      	bx	lr
 800e60e:	200a      	movs	r0, #10
 800e610:	e7f8      	b.n	800e604 <rclc_executor_init+0xb4>
 800e612:	bf00      	nop
 800e614:	f3af 8000 	nop.w
 800e618:	3b9aca00 	.word	0x3b9aca00
 800e61c:	00000000 	.word	0x00000000
 800e620:	0801f810 	.word	0x0801f810
 800e624:	0800e1e1 	.word	0x0800e1e1

0800e628 <rclc_executor_add_subscription>:
 800e628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e62a:	f89d e018 	ldrb.w	lr, [sp, #24]
 800e62e:	b338      	cbz	r0, 800e680 <rclc_executor_add_subscription+0x58>
 800e630:	b331      	cbz	r1, 800e680 <rclc_executor_add_subscription+0x58>
 800e632:	b32a      	cbz	r2, 800e680 <rclc_executor_add_subscription+0x58>
 800e634:	b323      	cbz	r3, 800e680 <rclc_executor_add_subscription+0x58>
 800e636:	4604      	mov	r4, r0
 800e638:	e9d0 5003 	ldrd	r5, r0, [r0, #12]
 800e63c:	42a8      	cmp	r0, r5
 800e63e:	d301      	bcc.n	800e644 <rclc_executor_add_subscription+0x1c>
 800e640:	2001      	movs	r0, #1
 800e642:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e644:	68a6      	ldr	r6, [r4, #8]
 800e646:	0187      	lsls	r7, r0, #6
 800e648:	eb06 1c80 	add.w	ip, r6, r0, lsl #6
 800e64c:	2500      	movs	r5, #0
 800e64e:	55f5      	strb	r5, [r6, r7]
 800e650:	3001      	adds	r0, #1
 800e652:	f8cc 3030 	str.w	r3, [ip, #48]	@ 0x30
 800e656:	f8cc 502c 	str.w	r5, [ip, #44]	@ 0x2c
 800e65a:	2301      	movs	r3, #1
 800e65c:	f104 0518 	add.w	r5, r4, #24
 800e660:	e9cc 1201 	strd	r1, r2, [ip, #4]
 800e664:	f88c e001 	strb.w	lr, [ip, #1]
 800e668:	f8ac 3038 	strh.w	r3, [ip, #56]	@ 0x38
 800e66c:	6120      	str	r0, [r4, #16]
 800e66e:	4628      	mov	r0, r5
 800e670:	f006 fd10 	bl	8015094 <rcl_wait_set_is_valid>
 800e674:	b930      	cbnz	r0, 800e684 <rclc_executor_add_subscription+0x5c>
 800e676:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800e678:	3301      	adds	r3, #1
 800e67a:	2000      	movs	r0, #0
 800e67c:	64e3      	str	r3, [r4, #76]	@ 0x4c
 800e67e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e680:	200b      	movs	r0, #11
 800e682:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e684:	4628      	mov	r0, r5
 800e686:	f006 fd0b 	bl	80150a0 <rcl_wait_set_fini>
 800e68a:	2800      	cmp	r0, #0
 800e68c:	d0f3      	beq.n	800e676 <rclc_executor_add_subscription+0x4e>
 800e68e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e690 <rclc_executor_add_timer>:
 800e690:	b300      	cbz	r0, 800e6d4 <rclc_executor_add_timer+0x44>
 800e692:	b1f9      	cbz	r1, 800e6d4 <rclc_executor_add_timer+0x44>
 800e694:	b538      	push	{r3, r4, r5, lr}
 800e696:	e9d0 2303 	ldrd	r2, r3, [r0, #12]
 800e69a:	4293      	cmp	r3, r2
 800e69c:	4604      	mov	r4, r0
 800e69e:	d301      	bcc.n	800e6a4 <rclc_executor_add_timer+0x14>
 800e6a0:	2001      	movs	r0, #1
 800e6a2:	bd38      	pop	{r3, r4, r5, pc}
 800e6a4:	6880      	ldr	r0, [r0, #8]
 800e6a6:	eb00 1283 	add.w	r2, r0, r3, lsl #6
 800e6aa:	019d      	lsls	r5, r3, #6
 800e6ac:	6051      	str	r1, [r2, #4]
 800e6ae:	2102      	movs	r1, #2
 800e6b0:	5341      	strh	r1, [r0, r5]
 800e6b2:	3301      	adds	r3, #1
 800e6b4:	2000      	movs	r0, #0
 800e6b6:	2101      	movs	r1, #1
 800e6b8:	f104 0518 	add.w	r5, r4, #24
 800e6bc:	62d0      	str	r0, [r2, #44]	@ 0x2c
 800e6be:	8711      	strh	r1, [r2, #56]	@ 0x38
 800e6c0:	4628      	mov	r0, r5
 800e6c2:	6123      	str	r3, [r4, #16]
 800e6c4:	f006 fce6 	bl	8015094 <rcl_wait_set_is_valid>
 800e6c8:	b930      	cbnz	r0, 800e6d8 <rclc_executor_add_timer+0x48>
 800e6ca:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 800e6cc:	3301      	adds	r3, #1
 800e6ce:	2000      	movs	r0, #0
 800e6d0:	6523      	str	r3, [r4, #80]	@ 0x50
 800e6d2:	bd38      	pop	{r3, r4, r5, pc}
 800e6d4:	200b      	movs	r0, #11
 800e6d6:	4770      	bx	lr
 800e6d8:	4628      	mov	r0, r5
 800e6da:	f006 fce1 	bl	80150a0 <rcl_wait_set_fini>
 800e6de:	2800      	cmp	r0, #0
 800e6e0:	d0f3      	beq.n	800e6ca <rclc_executor_add_timer+0x3a>
 800e6e2:	bd38      	pop	{r3, r4, r5, pc}

0800e6e4 <rclc_executor_prepare>:
 800e6e4:	2800      	cmp	r0, #0
 800e6e6:	d044      	beq.n	800e772 <rclc_executor_prepare+0x8e>
 800e6e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e6ea:	f100 0518 	add.w	r5, r0, #24
 800e6ee:	b09b      	sub	sp, #108	@ 0x6c
 800e6f0:	4604      	mov	r4, r0
 800e6f2:	4628      	mov	r0, r5
 800e6f4:	f006 fcce 	bl	8015094 <rcl_wait_set_is_valid>
 800e6f8:	b110      	cbz	r0, 800e700 <rclc_executor_prepare+0x1c>
 800e6fa:	2000      	movs	r0, #0
 800e6fc:	b01b      	add	sp, #108	@ 0x6c
 800e6fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e700:	4628      	mov	r0, r5
 800e702:	f006 fccd 	bl	80150a0 <rcl_wait_set_fini>
 800e706:	2800      	cmp	r0, #0
 800e708:	d130      	bne.n	800e76c <rclc_executor_prepare+0x88>
 800e70a:	a80c      	add	r0, sp, #48	@ 0x30
 800e70c:	f006 fcae 	bl	801506c <rcl_get_zero_initialized_wait_set>
 800e710:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 800e714:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800e718:	46ae      	mov	lr, r5
 800e71a:	6967      	ldr	r7, [r4, #20]
 800e71c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800e720:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800e724:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800e728:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800e72c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800e730:	f8dc 3000 	ldr.w	r3, [ip]
 800e734:	f8ce 3000 	str.w	r3, [lr]
 800e738:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800e73a:	ae04      	add	r6, sp, #16
 800e73c:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800e73e:	683b      	ldr	r3, [r7, #0]
 800e740:	6862      	ldr	r2, [r4, #4]
 800e742:	6033      	str	r3, [r6, #0]
 800e744:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
 800e746:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 800e748:	e9cd 3202 	strd	r3, r2, [sp, #8]
 800e74c:	e9d4 3214 	ldrd	r3, r2, [r4, #80]	@ 0x50
 800e750:	e9cd 2100 	strd	r2, r1, [sp]
 800e754:	4628      	mov	r0, r5
 800e756:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e758:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 800e75a:	f006 ffd1 	bl	8015700 <rcl_wait_set_init>
 800e75e:	2800      	cmp	r0, #0
 800e760:	d0cc      	beq.n	800e6fc <rclc_executor_prepare+0x18>
 800e762:	900b      	str	r0, [sp, #44]	@ 0x2c
 800e764:	f000 fafc 	bl	800ed60 <rcutils_reset_error>
 800e768:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800e76a:	e7c7      	b.n	800e6fc <rclc_executor_prepare+0x18>
 800e76c:	f000 faf8 	bl	800ed60 <rcutils_reset_error>
 800e770:	e7cb      	b.n	800e70a <rclc_executor_prepare+0x26>
 800e772:	200b      	movs	r0, #11
 800e774:	4770      	bx	lr
 800e776:	bf00      	nop

0800e778 <rclc_executor_spin_some>:
 800e778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e77c:	b083      	sub	sp, #12
 800e77e:	2800      	cmp	r0, #0
 800e780:	f000 8091 	beq.w	800e8a6 <rclc_executor_spin_some+0x12e>
 800e784:	4604      	mov	r4, r0
 800e786:	6840      	ldr	r0, [r0, #4]
 800e788:	4690      	mov	r8, r2
 800e78a:	4699      	mov	r9, r3
 800e78c:	f005 f978 	bl	8013a80 <rcl_context_is_valid>
 800e790:	2800      	cmp	r0, #0
 800e792:	d037      	beq.n	800e804 <rclc_executor_spin_some+0x8c>
 800e794:	4620      	mov	r0, r4
 800e796:	f104 0718 	add.w	r7, r4, #24
 800e79a:	f7ff ffa3 	bl	800e6e4 <rclc_executor_prepare>
 800e79e:	4638      	mov	r0, r7
 800e7a0:	f006 fd62 	bl	8015268 <rcl_wait_set_clear>
 800e7a4:	4606      	mov	r6, r0
 800e7a6:	2800      	cmp	r0, #0
 800e7a8:	d177      	bne.n	800e89a <rclc_executor_spin_some+0x122>
 800e7aa:	68e3      	ldr	r3, [r4, #12]
 800e7ac:	4605      	mov	r5, r0
 800e7ae:	b1eb      	cbz	r3, 800e7ec <rclc_executor_spin_some+0x74>
 800e7b0:	68a1      	ldr	r1, [r4, #8]
 800e7b2:	eb01 1c85 	add.w	ip, r1, r5, lsl #6
 800e7b6:	01aa      	lsls	r2, r5, #6
 800e7b8:	f89c 3038 	ldrb.w	r3, [ip, #56]	@ 0x38
 800e7bc:	b1b3      	cbz	r3, 800e7ec <rclc_executor_spin_some+0x74>
 800e7be:	5c8b      	ldrb	r3, [r1, r2]
 800e7c0:	2b0a      	cmp	r3, #10
 800e7c2:	d81f      	bhi.n	800e804 <rclc_executor_spin_some+0x8c>
 800e7c4:	e8df f003 	tbb	[pc, r3]
 800e7c8:	253e3434 	.word	0x253e3434
 800e7cc:	06060625 	.word	0x06060625
 800e7d0:	525d      	.short	0x525d
 800e7d2:	48          	.byte	0x48
 800e7d3:	00          	.byte	0x00
 800e7d4:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800e7d8:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800e7dc:	4638      	mov	r0, r7
 800e7de:	f007 f899 	bl	8015914 <rcl_wait_set_add_service>
 800e7e2:	b9f8      	cbnz	r0, 800e824 <rclc_executor_spin_some+0xac>
 800e7e4:	68e3      	ldr	r3, [r4, #12]
 800e7e6:	3501      	adds	r5, #1
 800e7e8:	42ab      	cmp	r3, r5
 800e7ea:	d8e1      	bhi.n	800e7b0 <rclc_executor_spin_some+0x38>
 800e7ec:	4642      	mov	r2, r8
 800e7ee:	464b      	mov	r3, r9
 800e7f0:	4638      	mov	r0, r7
 800e7f2:	f007 f8bd 	bl	8015970 <rcl_wait>
 800e7f6:	f894 5088 	ldrb.w	r5, [r4, #136]	@ 0x88
 800e7fa:	2d00      	cmp	r5, #0
 800e7fc:	f000 80ab 	beq.w	800e956 <rclc_executor_spin_some+0x1de>
 800e800:	2d01      	cmp	r5, #1
 800e802:	d055      	beq.n	800e8b0 <rclc_executor_spin_some+0x138>
 800e804:	f000 faac 	bl	800ed60 <rcutils_reset_error>
 800e808:	2601      	movs	r6, #1
 800e80a:	4630      	mov	r0, r6
 800e80c:	b003      	add	sp, #12
 800e80e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e812:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800e816:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800e81a:	4638      	mov	r0, r7
 800e81c:	f007 f84e 	bl	80158bc <rcl_wait_set_add_client>
 800e820:	2800      	cmp	r0, #0
 800e822:	d0df      	beq.n	800e7e4 <rclc_executor_spin_some+0x6c>
 800e824:	9001      	str	r0, [sp, #4]
 800e826:	f000 fa9b 	bl	800ed60 <rcutils_reset_error>
 800e82a:	9801      	ldr	r0, [sp, #4]
 800e82c:	4606      	mov	r6, r0
 800e82e:	e7ec      	b.n	800e80a <rclc_executor_spin_some+0x92>
 800e830:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800e834:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800e838:	4638      	mov	r0, r7
 800e83a:	f006 fce9 	bl	8015210 <rcl_wait_set_add_subscription>
 800e83e:	2800      	cmp	r0, #0
 800e840:	d0d0      	beq.n	800e7e4 <rclc_executor_spin_some+0x6c>
 800e842:	e7ef      	b.n	800e824 <rclc_executor_spin_some+0xac>
 800e844:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800e848:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800e84c:	4638      	mov	r0, r7
 800e84e:	f007 f805 	bl	801585c <rcl_wait_set_add_timer>
 800e852:	2800      	cmp	r0, #0
 800e854:	d0c6      	beq.n	800e7e4 <rclc_executor_spin_some+0x6c>
 800e856:	e7e5      	b.n	800e824 <rclc_executor_spin_some+0xac>
 800e858:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800e85c:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800e860:	4638      	mov	r0, r7
 800e862:	f006 ffcf 	bl	8015804 <rcl_wait_set_add_guard_condition>
 800e866:	2800      	cmp	r0, #0
 800e868:	d0bc      	beq.n	800e7e4 <rclc_executor_spin_some+0x6c>
 800e86a:	e7db      	b.n	800e824 <rclc_executor_spin_some+0xac>
 800e86c:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800e870:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800e874:	3110      	adds	r1, #16
 800e876:	4638      	mov	r0, r7
 800e878:	f007 fd98 	bl	80163ac <rcl_action_wait_set_add_action_server>
 800e87c:	2800      	cmp	r0, #0
 800e87e:	d0b1      	beq.n	800e7e4 <rclc_executor_spin_some+0x6c>
 800e880:	e7d0      	b.n	800e824 <rclc_executor_spin_some+0xac>
 800e882:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800e886:	2300      	movs	r3, #0
 800e888:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800e88c:	3110      	adds	r1, #16
 800e88e:	4638      	mov	r0, r7
 800e890:	f007 fb7a 	bl	8015f88 <rcl_action_wait_set_add_action_client>
 800e894:	2800      	cmp	r0, #0
 800e896:	d0a5      	beq.n	800e7e4 <rclc_executor_spin_some+0x6c>
 800e898:	e7c4      	b.n	800e824 <rclc_executor_spin_some+0xac>
 800e89a:	f000 fa61 	bl	800ed60 <rcutils_reset_error>
 800e89e:	4630      	mov	r0, r6
 800e8a0:	b003      	add	sp, #12
 800e8a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e8a6:	260b      	movs	r6, #11
 800e8a8:	4630      	mov	r0, r6
 800e8aa:	b003      	add	sp, #12
 800e8ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e8b0:	e9d4 c202 	ldrd	ip, r2, [r4, #8]
 800e8b4:	4663      	mov	r3, ip
 800e8b6:	4615      	mov	r5, r2
 800e8b8:	b1ca      	cbz	r2, 800e8ee <rclc_executor_spin_some+0x176>
 800e8ba:	2500      	movs	r5, #0
 800e8bc:	46a8      	mov	r8, r5
 800e8be:	f240 1991 	movw	r9, #401	@ 0x191
 800e8c2:	e00c      	b.n	800e8de <rclc_executor_spin_some+0x166>
 800e8c4:	f7ff fad4 	bl	800de70 <_rclc_check_for_new_data>
 800e8c8:	f108 0801 	add.w	r8, r8, #1
 800e8cc:	4605      	mov	r5, r0
 800e8ce:	b108      	cbz	r0, 800e8d4 <rclc_executor_spin_some+0x15c>
 800e8d0:	4548      	cmp	r0, r9
 800e8d2:	d13e      	bne.n	800e952 <rclc_executor_spin_some+0x1da>
 800e8d4:	68e2      	ldr	r2, [r4, #12]
 800e8d6:	4590      	cmp	r8, r2
 800e8d8:	f080 808b 	bcs.w	800e9f2 <rclc_executor_spin_some+0x27a>
 800e8dc:	68a3      	ldr	r3, [r4, #8]
 800e8de:	eb03 1088 	add.w	r0, r3, r8, lsl #6
 800e8e2:	469c      	mov	ip, r3
 800e8e4:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 800e8e8:	4639      	mov	r1, r7
 800e8ea:	2b00      	cmp	r3, #0
 800e8ec:	d1ea      	bne.n	800e8c4 <rclc_executor_spin_some+0x14c>
 800e8ee:	4611      	mov	r1, r2
 800e8f0:	4660      	mov	r0, ip
 800e8f2:	e9d4 3220 	ldrd	r3, r2, [r4, #128]	@ 0x80
 800e8f6:	4798      	blx	r3
 800e8f8:	b358      	cbz	r0, 800e952 <rclc_executor_spin_some+0x1da>
 800e8fa:	68e3      	ldr	r3, [r4, #12]
 800e8fc:	b34b      	cbz	r3, 800e952 <rclc_executor_spin_some+0x1da>
 800e8fe:	f04f 0800 	mov.w	r8, #0
 800e902:	f240 1991 	movw	r9, #401	@ 0x191
 800e906:	e00a      	b.n	800e91e <rclc_executor_spin_some+0x1a6>
 800e908:	f7ff fb00 	bl	800df0c <_rclc_take_new_data>
 800e90c:	f108 0801 	add.w	r8, r8, #1
 800e910:	4605      	mov	r5, r0
 800e912:	b108      	cbz	r0, 800e918 <rclc_executor_spin_some+0x1a0>
 800e914:	4548      	cmp	r0, r9
 800e916:	d11c      	bne.n	800e952 <rclc_executor_spin_some+0x1da>
 800e918:	68e3      	ldr	r3, [r4, #12]
 800e91a:	4598      	cmp	r8, r3
 800e91c:	d26f      	bcs.n	800e9fe <rclc_executor_spin_some+0x286>
 800e91e:	68a3      	ldr	r3, [r4, #8]
 800e920:	eb03 1088 	add.w	r0, r3, r8, lsl #6
 800e924:	4639      	mov	r1, r7
 800e926:	f890 2038 	ldrb.w	r2, [r0, #56]	@ 0x38
 800e92a:	2a00      	cmp	r2, #0
 800e92c:	d1ec      	bne.n	800e908 <rclc_executor_spin_some+0x190>
 800e92e:	2700      	movs	r7, #0
 800e930:	e009      	b.n	800e946 <rclc_executor_spin_some+0x1ce>
 800e932:	f7ff fc8b 	bl	800e24c <_rclc_execute>
 800e936:	3701      	adds	r7, #1
 800e938:	4605      	mov	r5, r0
 800e93a:	b950      	cbnz	r0, 800e952 <rclc_executor_spin_some+0x1da>
 800e93c:	68e3      	ldr	r3, [r4, #12]
 800e93e:	429f      	cmp	r7, r3
 800e940:	f4bf af63 	bcs.w	800e80a <rclc_executor_spin_some+0x92>
 800e944:	68a3      	ldr	r3, [r4, #8]
 800e946:	eb03 1087 	add.w	r0, r3, r7, lsl #6
 800e94a:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 800e94e:	2b00      	cmp	r3, #0
 800e950:	d1ef      	bne.n	800e932 <rclc_executor_spin_some+0x1ba>
 800e952:	462e      	mov	r6, r5
 800e954:	e759      	b.n	800e80a <rclc_executor_spin_some+0x92>
 800e956:	e9d4 c202 	ldrd	ip, r2, [r4, #8]
 800e95a:	4663      	mov	r3, ip
 800e95c:	2a00      	cmp	r2, #0
 800e95e:	d054      	beq.n	800ea0a <rclc_executor_spin_some+0x292>
 800e960:	46a8      	mov	r8, r5
 800e962:	f240 1991 	movw	r9, #401	@ 0x191
 800e966:	e00b      	b.n	800e980 <rclc_executor_spin_some+0x208>
 800e968:	f7ff fa82 	bl	800de70 <_rclc_check_for_new_data>
 800e96c:	f108 0801 	add.w	r8, r8, #1
 800e970:	4605      	mov	r5, r0
 800e972:	b108      	cbz	r0, 800e978 <rclc_executor_spin_some+0x200>
 800e974:	4548      	cmp	r0, r9
 800e976:	d1ec      	bne.n	800e952 <rclc_executor_spin_some+0x1da>
 800e978:	68e2      	ldr	r2, [r4, #12]
 800e97a:	4590      	cmp	r8, r2
 800e97c:	d23c      	bcs.n	800e9f8 <rclc_executor_spin_some+0x280>
 800e97e:	68a3      	ldr	r3, [r4, #8]
 800e980:	eb03 1088 	add.w	r0, r3, r8, lsl #6
 800e984:	469c      	mov	ip, r3
 800e986:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 800e98a:	4639      	mov	r1, r7
 800e98c:	2b00      	cmp	r3, #0
 800e98e:	d1eb      	bne.n	800e968 <rclc_executor_spin_some+0x1f0>
 800e990:	4611      	mov	r1, r2
 800e992:	4660      	mov	r0, ip
 800e994:	e9d4 3220 	ldrd	r3, r2, [r4, #128]	@ 0x80
 800e998:	4798      	blx	r3
 800e99a:	2800      	cmp	r0, #0
 800e99c:	d0d9      	beq.n	800e952 <rclc_executor_spin_some+0x1da>
 800e99e:	68e3      	ldr	r3, [r4, #12]
 800e9a0:	2b00      	cmp	r3, #0
 800e9a2:	d0d6      	beq.n	800e952 <rclc_executor_spin_some+0x1da>
 800e9a4:	f04f 0a00 	mov.w	sl, #0
 800e9a8:	f240 1891 	movw	r8, #401	@ 0x191
 800e9ac:	f240 2959 	movw	r9, #601	@ 0x259
 800e9b0:	e013      	b.n	800e9da <rclc_executor_spin_some+0x262>
 800e9b2:	f7ff faab 	bl	800df0c <_rclc_take_new_data>
 800e9b6:	b118      	cbz	r0, 800e9c0 <rclc_executor_spin_some+0x248>
 800e9b8:	4540      	cmp	r0, r8
 800e9ba:	d001      	beq.n	800e9c0 <rclc_executor_spin_some+0x248>
 800e9bc:	4548      	cmp	r0, r9
 800e9be:	d122      	bne.n	800ea06 <rclc_executor_spin_some+0x28e>
 800e9c0:	68a0      	ldr	r0, [r4, #8]
 800e9c2:	4458      	add	r0, fp
 800e9c4:	f7ff fc42 	bl	800e24c <_rclc_execute>
 800e9c8:	f10a 0a01 	add.w	sl, sl, #1
 800e9cc:	4605      	mov	r5, r0
 800e9ce:	2800      	cmp	r0, #0
 800e9d0:	d1bf      	bne.n	800e952 <rclc_executor_spin_some+0x1da>
 800e9d2:	68e3      	ldr	r3, [r4, #12]
 800e9d4:	459a      	cmp	sl, r3
 800e9d6:	f4bf af18 	bcs.w	800e80a <rclc_executor_spin_some+0x92>
 800e9da:	68a0      	ldr	r0, [r4, #8]
 800e9dc:	eb00 108a 	add.w	r0, r0, sl, lsl #6
 800e9e0:	4639      	mov	r1, r7
 800e9e2:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 800e9e6:	ea4f 1b8a 	mov.w	fp, sl, lsl #6
 800e9ea:	2b00      	cmp	r3, #0
 800e9ec:	d1e1      	bne.n	800e9b2 <rclc_executor_spin_some+0x23a>
 800e9ee:	462e      	mov	r6, r5
 800e9f0:	e70b      	b.n	800e80a <rclc_executor_spin_some+0x92>
 800e9f2:	f8d4 c008 	ldr.w	ip, [r4, #8]
 800e9f6:	e77a      	b.n	800e8ee <rclc_executor_spin_some+0x176>
 800e9f8:	f8d4 c008 	ldr.w	ip, [r4, #8]
 800e9fc:	e7c8      	b.n	800e990 <rclc_executor_spin_some+0x218>
 800e9fe:	2b00      	cmp	r3, #0
 800ea00:	d0a7      	beq.n	800e952 <rclc_executor_spin_some+0x1da>
 800ea02:	68a3      	ldr	r3, [r4, #8]
 800ea04:	e793      	b.n	800e92e <rclc_executor_spin_some+0x1b6>
 800ea06:	4606      	mov	r6, r0
 800ea08:	e6ff      	b.n	800e80a <rclc_executor_spin_some+0x92>
 800ea0a:	4615      	mov	r5, r2
 800ea0c:	e7c0      	b.n	800e990 <rclc_executor_spin_some+0x218>
 800ea0e:	bf00      	nop

0800ea10 <rclc_executor_handle_counters_zero_init>:
 800ea10:	b130      	cbz	r0, 800ea20 <rclc_executor_handle_counters_zero_init+0x10>
 800ea12:	b508      	push	{r3, lr}
 800ea14:	2220      	movs	r2, #32
 800ea16:	2100      	movs	r1, #0
 800ea18:	f00d fcfa 	bl	801c410 <memset>
 800ea1c:	2000      	movs	r0, #0
 800ea1e:	bd08      	pop	{r3, pc}
 800ea20:	200b      	movs	r0, #11
 800ea22:	4770      	bx	lr

0800ea24 <rclc_executor_handle_init>:
 800ea24:	b158      	cbz	r0, 800ea3e <rclc_executor_handle_init+0x1a>
 800ea26:	2300      	movs	r3, #0
 800ea28:	220b      	movs	r2, #11
 800ea2a:	e9c0 3301 	strd	r3, r3, [r0, #4]
 800ea2e:	e9c0 330a 	strd	r3, r3, [r0, #40]	@ 0x28
 800ea32:	e9c0 310c 	strd	r3, r1, [r0, #48]	@ 0x30
 800ea36:	8002      	strh	r2, [r0, #0]
 800ea38:	8703      	strh	r3, [r0, #56]	@ 0x38
 800ea3a:	4618      	mov	r0, r3
 800ea3c:	4770      	bx	lr
 800ea3e:	200b      	movs	r0, #11
 800ea40:	4770      	bx	lr
 800ea42:	bf00      	nop

0800ea44 <rclc_support_init>:
 800ea44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ea48:	b086      	sub	sp, #24
 800ea4a:	b3b8      	cbz	r0, 800eabc <rclc_support_init+0x78>
 800ea4c:	461c      	mov	r4, r3
 800ea4e:	b3ab      	cbz	r3, 800eabc <rclc_support_init+0x78>
 800ea50:	460f      	mov	r7, r1
 800ea52:	4690      	mov	r8, r2
 800ea54:	4606      	mov	r6, r0
 800ea56:	f005 f97d 	bl	8013d54 <rcl_get_zero_initialized_init_options>
 800ea5a:	f104 030c 	add.w	r3, r4, #12
 800ea5e:	9005      	str	r0, [sp, #20]
 800ea60:	e893 0003 	ldmia.w	r3, {r0, r1}
 800ea64:	e88d 0003 	stmia.w	sp, {r0, r1}
 800ea68:	a805      	add	r0, sp, #20
 800ea6a:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 800ea6e:	f005 f973 	bl	8013d58 <rcl_init_options_init>
 800ea72:	4605      	mov	r5, r0
 800ea74:	b9e0      	cbnz	r0, 800eab0 <rclc_support_init+0x6c>
 800ea76:	ad02      	add	r5, sp, #8
 800ea78:	4628      	mov	r0, r5
 800ea7a:	f004 fffd 	bl	8013a78 <rcl_get_zero_initialized_context>
 800ea7e:	e895 0003 	ldmia.w	r5, {r0, r1}
 800ea82:	4633      	mov	r3, r6
 800ea84:	e886 0003 	stmia.w	r6, {r0, r1}
 800ea88:	aa05      	add	r2, sp, #20
 800ea8a:	4641      	mov	r1, r8
 800ea8c:	4638      	mov	r0, r7
 800ea8e:	f005 f85d 	bl	8013b4c <rcl_init>
 800ea92:	4605      	mov	r5, r0
 800ea94:	b9b8      	cbnz	r0, 800eac6 <rclc_support_init+0x82>
 800ea96:	60b4      	str	r4, [r6, #8]
 800ea98:	4622      	mov	r2, r4
 800ea9a:	f106 010c 	add.w	r1, r6, #12
 800ea9e:	2003      	movs	r0, #3
 800eaa0:	f005 ff3a 	bl	8014918 <rcl_clock_init>
 800eaa4:	4605      	mov	r5, r0
 800eaa6:	b970      	cbnz	r0, 800eac6 <rclc_support_init+0x82>
 800eaa8:	a805      	add	r0, sp, #20
 800eaaa:	f005 f9b1 	bl	8013e10 <rcl_init_options_fini>
 800eaae:	b108      	cbz	r0, 800eab4 <rclc_support_init+0x70>
 800eab0:	f000 f956 	bl	800ed60 <rcutils_reset_error>
 800eab4:	4628      	mov	r0, r5
 800eab6:	b006      	add	sp, #24
 800eab8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eabc:	250b      	movs	r5, #11
 800eabe:	4628      	mov	r0, r5
 800eac0:	b006      	add	sp, #24
 800eac2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eac6:	f000 f94b 	bl	800ed60 <rcutils_reset_error>
 800eaca:	a805      	add	r0, sp, #20
 800eacc:	f005 f9a0 	bl	8013e10 <rcl_init_options_fini>
 800ead0:	2800      	cmp	r0, #0
 800ead2:	d0ef      	beq.n	800eab4 <rclc_support_init+0x70>
 800ead4:	e7ec      	b.n	800eab0 <rclc_support_init+0x6c>
 800ead6:	bf00      	nop

0800ead8 <rclc_node_init_default>:
 800ead8:	b3b8      	cbz	r0, 800eb4a <rclc_node_init_default+0x72>
 800eada:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800eade:	460d      	mov	r5, r1
 800eae0:	b0a1      	sub	sp, #132	@ 0x84
 800eae2:	b329      	cbz	r1, 800eb30 <rclc_node_init_default+0x58>
 800eae4:	4616      	mov	r6, r2
 800eae6:	b31a      	cbz	r2, 800eb30 <rclc_node_init_default+0x58>
 800eae8:	461f      	mov	r7, r3
 800eaea:	b30b      	cbz	r3, 800eb30 <rclc_node_init_default+0x58>
 800eaec:	f10d 0810 	add.w	r8, sp, #16
 800eaf0:	4604      	mov	r4, r0
 800eaf2:	4640      	mov	r0, r8
 800eaf4:	f005 fa12 	bl	8013f1c <rcl_get_zero_initialized_node>
 800eaf8:	e898 0003 	ldmia.w	r8, {r0, r1}
 800eafc:	f10d 0918 	add.w	r9, sp, #24
 800eb00:	e884 0003 	stmia.w	r4, {r0, r1}
 800eb04:	4648      	mov	r0, r9
 800eb06:	f005 fbb1 	bl	801426c <rcl_node_get_default_options>
 800eb0a:	4640      	mov	r0, r8
 800eb0c:	f005 fa06 	bl	8013f1c <rcl_get_zero_initialized_node>
 800eb10:	f8cd 9000 	str.w	r9, [sp]
 800eb14:	e898 0003 	ldmia.w	r8, {r0, r1}
 800eb18:	463b      	mov	r3, r7
 800eb1a:	e884 0003 	stmia.w	r4, {r0, r1}
 800eb1e:	4632      	mov	r2, r6
 800eb20:	4629      	mov	r1, r5
 800eb22:	4620      	mov	r0, r4
 800eb24:	f005 fa04 	bl	8013f30 <rcl_node_init>
 800eb28:	b930      	cbnz	r0, 800eb38 <rclc_node_init_default+0x60>
 800eb2a:	b021      	add	sp, #132	@ 0x84
 800eb2c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800eb30:	200b      	movs	r0, #11
 800eb32:	b021      	add	sp, #132	@ 0x84
 800eb34:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800eb38:	9003      	str	r0, [sp, #12]
 800eb3a:	f000 f911 	bl	800ed60 <rcutils_reset_error>
 800eb3e:	f000 f90f 	bl	800ed60 <rcutils_reset_error>
 800eb42:	9803      	ldr	r0, [sp, #12]
 800eb44:	b021      	add	sp, #132	@ 0x84
 800eb46:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800eb4a:	200b      	movs	r0, #11
 800eb4c:	4770      	bx	lr
 800eb4e:	bf00      	nop

0800eb50 <rclc_publisher_init_default>:
 800eb50:	b368      	cbz	r0, 800ebae <rclc_publisher_init_default+0x5e>
 800eb52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eb56:	460d      	mov	r5, r1
 800eb58:	b0a0      	sub	sp, #128	@ 0x80
 800eb5a:	b321      	cbz	r1, 800eba6 <rclc_publisher_init_default+0x56>
 800eb5c:	4616      	mov	r6, r2
 800eb5e:	b312      	cbz	r2, 800eba6 <rclc_publisher_init_default+0x56>
 800eb60:	461f      	mov	r7, r3
 800eb62:	b303      	cbz	r3, 800eba6 <rclc_publisher_init_default+0x56>
 800eb64:	4604      	mov	r4, r0
 800eb66:	f7ff f873 	bl	800dc50 <rcl_get_zero_initialized_publisher>
 800eb6a:	f10d 0810 	add.w	r8, sp, #16
 800eb6e:	6020      	str	r0, [r4, #0]
 800eb70:	4640      	mov	r0, r8
 800eb72:	f7ff f90b 	bl	800dd8c <rcl_publisher_get_default_options>
 800eb76:	490f      	ldr	r1, [pc, #60]	@ (800ebb4 <rclc_publisher_init_default+0x64>)
 800eb78:	2250      	movs	r2, #80	@ 0x50
 800eb7a:	4640      	mov	r0, r8
 800eb7c:	f00d fd81 	bl	801c682 <memcpy>
 800eb80:	f8cd 8000 	str.w	r8, [sp]
 800eb84:	463b      	mov	r3, r7
 800eb86:	4632      	mov	r2, r6
 800eb88:	4629      	mov	r1, r5
 800eb8a:	4620      	mov	r0, r4
 800eb8c:	f7ff f866 	bl	800dc5c <rcl_publisher_init>
 800eb90:	b910      	cbnz	r0, 800eb98 <rclc_publisher_init_default+0x48>
 800eb92:	b020      	add	sp, #128	@ 0x80
 800eb94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eb98:	9003      	str	r0, [sp, #12]
 800eb9a:	f000 f8e1 	bl	800ed60 <rcutils_reset_error>
 800eb9e:	9803      	ldr	r0, [sp, #12]
 800eba0:	b020      	add	sp, #128	@ 0x80
 800eba2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eba6:	200b      	movs	r0, #11
 800eba8:	b020      	add	sp, #128	@ 0x80
 800ebaa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ebae:	200b      	movs	r0, #11
 800ebb0:	4770      	bx	lr
 800ebb2:	bf00      	nop
 800ebb4:	0801f8a0 	.word	0x0801f8a0

0800ebb8 <rclc_subscription_init_default>:
 800ebb8:	b368      	cbz	r0, 800ec16 <rclc_subscription_init_default+0x5e>
 800ebba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ebbe:	460d      	mov	r5, r1
 800ebc0:	b0a2      	sub	sp, #136	@ 0x88
 800ebc2:	b321      	cbz	r1, 800ec0e <rclc_subscription_init_default+0x56>
 800ebc4:	4616      	mov	r6, r2
 800ebc6:	b312      	cbz	r2, 800ec0e <rclc_subscription_init_default+0x56>
 800ebc8:	461f      	mov	r7, r3
 800ebca:	b303      	cbz	r3, 800ec0e <rclc_subscription_init_default+0x56>
 800ebcc:	4604      	mov	r4, r0
 800ebce:	f005 fd57 	bl	8014680 <rcl_get_zero_initialized_subscription>
 800ebd2:	f10d 0810 	add.w	r8, sp, #16
 800ebd6:	6020      	str	r0, [r4, #0]
 800ebd8:	4640      	mov	r0, r8
 800ebda:	f005 fdff 	bl	80147dc <rcl_subscription_get_default_options>
 800ebde:	490f      	ldr	r1, [pc, #60]	@ (800ec1c <rclc_subscription_init_default+0x64>)
 800ebe0:	2250      	movs	r2, #80	@ 0x50
 800ebe2:	4640      	mov	r0, r8
 800ebe4:	f00d fd4d 	bl	801c682 <memcpy>
 800ebe8:	f8cd 8000 	str.w	r8, [sp]
 800ebec:	463b      	mov	r3, r7
 800ebee:	4632      	mov	r2, r6
 800ebf0:	4629      	mov	r1, r5
 800ebf2:	4620      	mov	r0, r4
 800ebf4:	f005 fd4a 	bl	801468c <rcl_subscription_init>
 800ebf8:	b910      	cbnz	r0, 800ec00 <rclc_subscription_init_default+0x48>
 800ebfa:	b022      	add	sp, #136	@ 0x88
 800ebfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec00:	9003      	str	r0, [sp, #12]
 800ec02:	f000 f8ad 	bl	800ed60 <rcutils_reset_error>
 800ec06:	9803      	ldr	r0, [sp, #12]
 800ec08:	b022      	add	sp, #136	@ 0x88
 800ec0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec0e:	200b      	movs	r0, #11
 800ec10:	b022      	add	sp, #136	@ 0x88
 800ec12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec16:	200b      	movs	r0, #11
 800ec18:	4770      	bx	lr
 800ec1a:	bf00      	nop
 800ec1c:	0801f8f0 	.word	0x0801f8f0

0800ec20 <rclc_timer_init_default>:
 800ec20:	b370      	cbz	r0, 800ec80 <rclc_timer_init_default+0x60>
 800ec22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ec26:	460e      	mov	r6, r1
 800ec28:	b08c      	sub	sp, #48	@ 0x30
 800ec2a:	b329      	cbz	r1, 800ec78 <rclc_timer_init_default+0x58>
 800ec2c:	4690      	mov	r8, r2
 800ec2e:	461f      	mov	r7, r3
 800ec30:	4605      	mov	r5, r0
 800ec32:	f006 f851 	bl	8014cd8 <rcl_get_zero_initialized_timer>
 800ec36:	2301      	movs	r3, #1
 800ec38:	6028      	str	r0, [r5, #0]
 800ec3a:	9308      	str	r3, [sp, #32]
 800ec3c:	68b4      	ldr	r4, [r6, #8]
 800ec3e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800ec40:	f10d 0c0c 	add.w	ip, sp, #12
 800ec44:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800ec48:	6823      	ldr	r3, [r4, #0]
 800ec4a:	f8cc 3000 	str.w	r3, [ip]
 800ec4e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ec50:	9302      	str	r3, [sp, #8]
 800ec52:	e9cd 8700 	strd	r8, r7, [sp]
 800ec56:	4628      	mov	r0, r5
 800ec58:	4632      	mov	r2, r6
 800ec5a:	f106 010c 	add.w	r1, r6, #12
 800ec5e:	f006 f843 	bl	8014ce8 <rcl_timer_init2>
 800ec62:	b910      	cbnz	r0, 800ec6a <rclc_timer_init_default+0x4a>
 800ec64:	b00c      	add	sp, #48	@ 0x30
 800ec66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec6a:	900b      	str	r0, [sp, #44]	@ 0x2c
 800ec6c:	f000 f878 	bl	800ed60 <rcutils_reset_error>
 800ec70:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800ec72:	b00c      	add	sp, #48	@ 0x30
 800ec74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec78:	200b      	movs	r0, #11
 800ec7a:	b00c      	add	sp, #48	@ 0x30
 800ec7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec80:	200b      	movs	r0, #11
 800ec82:	4770      	bx	lr

0800ec84 <__default_zero_allocate>:
 800ec84:	f00c be76 	b.w	801b974 <calloc>

0800ec88 <__default_reallocate>:
 800ec88:	f00d b814 	b.w	801bcb4 <realloc>

0800ec8c <__default_deallocate>:
 800ec8c:	f00c bef0 	b.w	801ba70 <free>

0800ec90 <__default_allocate>:
 800ec90:	f00c bee6 	b.w	801ba60 <malloc>

0800ec94 <rcutils_get_zero_initialized_allocator>:
 800ec94:	b510      	push	{r4, lr}
 800ec96:	4c05      	ldr	r4, [pc, #20]	@ (800ecac <rcutils_get_zero_initialized_allocator+0x18>)
 800ec98:	4686      	mov	lr, r0
 800ec9a:	4684      	mov	ip, r0
 800ec9c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800ec9e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800eca2:	6823      	ldr	r3, [r4, #0]
 800eca4:	f8cc 3000 	str.w	r3, [ip]
 800eca8:	4670      	mov	r0, lr
 800ecaa:	bd10      	pop	{r4, pc}
 800ecac:	0801f940 	.word	0x0801f940

0800ecb0 <rcutils_get_default_allocator>:
 800ecb0:	b510      	push	{r4, lr}
 800ecb2:	4c05      	ldr	r4, [pc, #20]	@ (800ecc8 <rcutils_get_default_allocator+0x18>)
 800ecb4:	4686      	mov	lr, r0
 800ecb6:	4684      	mov	ip, r0
 800ecb8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800ecba:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800ecbe:	6823      	ldr	r3, [r4, #0]
 800ecc0:	f8cc 3000 	str.w	r3, [ip]
 800ecc4:	4670      	mov	r0, lr
 800ecc6:	bd10      	pop	{r4, pc}
 800ecc8:	20000364 	.word	0x20000364

0800eccc <rcutils_set_default_allocator>:
 800eccc:	b1a8      	cbz	r0, 800ecfa <rcutils_set_default_allocator+0x2e>
 800ecce:	6802      	ldr	r2, [r0, #0]
 800ecd0:	b1a2      	cbz	r2, 800ecfc <rcutils_set_default_allocator+0x30>
 800ecd2:	6841      	ldr	r1, [r0, #4]
 800ecd4:	b1a1      	cbz	r1, 800ed00 <rcutils_set_default_allocator+0x34>
 800ecd6:	b410      	push	{r4}
 800ecd8:	68c4      	ldr	r4, [r0, #12]
 800ecda:	b164      	cbz	r4, 800ecf6 <rcutils_set_default_allocator+0x2a>
 800ecdc:	6880      	ldr	r0, [r0, #8]
 800ecde:	b138      	cbz	r0, 800ecf0 <rcutils_set_default_allocator+0x24>
 800ece0:	4b08      	ldr	r3, [pc, #32]	@ (800ed04 <rcutils_set_default_allocator+0x38>)
 800ece2:	601a      	str	r2, [r3, #0]
 800ece4:	2200      	movs	r2, #0
 800ece6:	e9c3 4203 	strd	r4, r2, [r3, #12]
 800ecea:	e9c3 1001 	strd	r1, r0, [r3, #4]
 800ecee:	2001      	movs	r0, #1
 800ecf0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ecf4:	4770      	bx	lr
 800ecf6:	4620      	mov	r0, r4
 800ecf8:	e7fa      	b.n	800ecf0 <rcutils_set_default_allocator+0x24>
 800ecfa:	4770      	bx	lr
 800ecfc:	4610      	mov	r0, r2
 800ecfe:	4770      	bx	lr
 800ed00:	4608      	mov	r0, r1
 800ed02:	4770      	bx	lr
 800ed04:	20000364 	.word	0x20000364

0800ed08 <rcutils_allocator_is_valid>:
 800ed08:	b158      	cbz	r0, 800ed22 <rcutils_allocator_is_valid+0x1a>
 800ed0a:	6803      	ldr	r3, [r0, #0]
 800ed0c:	b143      	cbz	r3, 800ed20 <rcutils_allocator_is_valid+0x18>
 800ed0e:	6843      	ldr	r3, [r0, #4]
 800ed10:	b133      	cbz	r3, 800ed20 <rcutils_allocator_is_valid+0x18>
 800ed12:	68c3      	ldr	r3, [r0, #12]
 800ed14:	b123      	cbz	r3, 800ed20 <rcutils_allocator_is_valid+0x18>
 800ed16:	6880      	ldr	r0, [r0, #8]
 800ed18:	3800      	subs	r0, #0
 800ed1a:	bf18      	it	ne
 800ed1c:	2001      	movne	r0, #1
 800ed1e:	4770      	bx	lr
 800ed20:	4618      	mov	r0, r3
 800ed22:	4770      	bx	lr

0800ed24 <rcutils_error_is_set>:
 800ed24:	4b01      	ldr	r3, [pc, #4]	@ (800ed2c <rcutils_error_is_set+0x8>)
 800ed26:	7818      	ldrb	r0, [r3, #0]
 800ed28:	4770      	bx	lr
 800ed2a:	bf00      	nop
 800ed2c:	2000c5a4 	.word	0x2000c5a4

0800ed30 <rcutils_get_error_string>:
 800ed30:	4b06      	ldr	r3, [pc, #24]	@ (800ed4c <rcutils_get_error_string+0x1c>)
 800ed32:	781b      	ldrb	r3, [r3, #0]
 800ed34:	b13b      	cbz	r3, 800ed46 <rcutils_get_error_string+0x16>
 800ed36:	4b06      	ldr	r3, [pc, #24]	@ (800ed50 <rcutils_get_error_string+0x20>)
 800ed38:	781a      	ldrb	r2, [r3, #0]
 800ed3a:	b90a      	cbnz	r2, 800ed40 <rcutils_get_error_string+0x10>
 800ed3c:	2201      	movs	r2, #1
 800ed3e:	701a      	strb	r2, [r3, #0]
 800ed40:	4b04      	ldr	r3, [pc, #16]	@ (800ed54 <rcutils_get_error_string+0x24>)
 800ed42:	7818      	ldrb	r0, [r3, #0]
 800ed44:	4770      	bx	lr
 800ed46:	4b04      	ldr	r3, [pc, #16]	@ (800ed58 <rcutils_get_error_string+0x28>)
 800ed48:	7818      	ldrb	r0, [r3, #0]
 800ed4a:	4770      	bx	lr
 800ed4c:	2000c5a4 	.word	0x2000c5a4
 800ed50:	2000c5a9 	.word	0x2000c5a9
 800ed54:	2000c5a8 	.word	0x2000c5a8
 800ed58:	0801efe0 	.word	0x0801efe0
 800ed5c:	00000000 	.word	0x00000000

0800ed60 <rcutils_reset_error>:
 800ed60:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 800ed80 <rcutils_reset_error+0x20>
 800ed64:	4a08      	ldr	r2, [pc, #32]	@ (800ed88 <rcutils_reset_error+0x28>)
 800ed66:	4809      	ldr	r0, [pc, #36]	@ (800ed8c <rcutils_reset_error+0x2c>)
 800ed68:	4909      	ldr	r1, [pc, #36]	@ (800ed90 <rcutils_reset_error+0x30>)
 800ed6a:	2300      	movs	r3, #0
 800ed6c:	8013      	strh	r3, [r2, #0]
 800ed6e:	ed82 7b02 	vstr	d7, [r2, #8]
 800ed72:	4a08      	ldr	r2, [pc, #32]	@ (800ed94 <rcutils_reset_error+0x34>)
 800ed74:	7003      	strb	r3, [r0, #0]
 800ed76:	700b      	strb	r3, [r1, #0]
 800ed78:	7013      	strb	r3, [r2, #0]
 800ed7a:	4770      	bx	lr
 800ed7c:	f3af 8000 	nop.w
	...
 800ed88:	2000c5b0 	.word	0x2000c5b0
 800ed8c:	2000c5a9 	.word	0x2000c5a9
 800ed90:	2000c5a8 	.word	0x2000c5a8
 800ed94:	2000c5a4 	.word	0x2000c5a4

0800ed98 <rcutils_system_time_now>:
 800ed98:	b318      	cbz	r0, 800ede2 <rcutils_system_time_now+0x4a>
 800ed9a:	b570      	push	{r4, r5, r6, lr}
 800ed9c:	b084      	sub	sp, #16
 800ed9e:	4604      	mov	r4, r0
 800eda0:	4669      	mov	r1, sp
 800eda2:	2001      	movs	r0, #1
 800eda4:	f7f3 fed4 	bl	8002b50 <clock_gettime>
 800eda8:	2800      	cmp	r0, #0
 800edaa:	db17      	blt.n	800eddc <rcutils_system_time_now+0x44>
 800edac:	e9dd 3100 	ldrd	r3, r1, [sp]
 800edb0:	2900      	cmp	r1, #0
 800edb2:	db13      	blt.n	800eddc <rcutils_system_time_now+0x44>
 800edb4:	9d02      	ldr	r5, [sp, #8]
 800edb6:	2d00      	cmp	r5, #0
 800edb8:	db0d      	blt.n	800edd6 <rcutils_system_time_now+0x3e>
 800edba:	4e0b      	ldr	r6, [pc, #44]	@ (800ede8 <rcutils_system_time_now+0x50>)
 800edbc:	fba3 3206 	umull	r3, r2, r3, r6
 800edc0:	195b      	adds	r3, r3, r5
 800edc2:	fb06 2201 	mla	r2, r6, r1, r2
 800edc6:	f04f 0000 	mov.w	r0, #0
 800edca:	eb42 72e5 	adc.w	r2, r2, r5, asr #31
 800edce:	e9c4 3200 	strd	r3, r2, [r4]
 800edd2:	b004      	add	sp, #16
 800edd4:	bd70      	pop	{r4, r5, r6, pc}
 800edd6:	ea53 0201 	orrs.w	r2, r3, r1
 800edda:	d1ee      	bne.n	800edba <rcutils_system_time_now+0x22>
 800eddc:	2002      	movs	r0, #2
 800edde:	b004      	add	sp, #16
 800ede0:	bd70      	pop	{r4, r5, r6, pc}
 800ede2:	200b      	movs	r0, #11
 800ede4:	4770      	bx	lr
 800ede6:	bf00      	nop
 800ede8:	3b9aca00 	.word	0x3b9aca00

0800edec <rcutils_steady_time_now>:
 800edec:	b318      	cbz	r0, 800ee36 <rcutils_steady_time_now+0x4a>
 800edee:	b570      	push	{r4, r5, r6, lr}
 800edf0:	b084      	sub	sp, #16
 800edf2:	4604      	mov	r4, r0
 800edf4:	4669      	mov	r1, sp
 800edf6:	2000      	movs	r0, #0
 800edf8:	f7f3 feaa 	bl	8002b50 <clock_gettime>
 800edfc:	2800      	cmp	r0, #0
 800edfe:	db17      	blt.n	800ee30 <rcutils_steady_time_now+0x44>
 800ee00:	e9dd 3100 	ldrd	r3, r1, [sp]
 800ee04:	2900      	cmp	r1, #0
 800ee06:	db13      	blt.n	800ee30 <rcutils_steady_time_now+0x44>
 800ee08:	9d02      	ldr	r5, [sp, #8]
 800ee0a:	2d00      	cmp	r5, #0
 800ee0c:	db0d      	blt.n	800ee2a <rcutils_steady_time_now+0x3e>
 800ee0e:	4e0b      	ldr	r6, [pc, #44]	@ (800ee3c <rcutils_steady_time_now+0x50>)
 800ee10:	fba3 3206 	umull	r3, r2, r3, r6
 800ee14:	195b      	adds	r3, r3, r5
 800ee16:	fb06 2201 	mla	r2, r6, r1, r2
 800ee1a:	f04f 0000 	mov.w	r0, #0
 800ee1e:	eb42 72e5 	adc.w	r2, r2, r5, asr #31
 800ee22:	e9c4 3200 	strd	r3, r2, [r4]
 800ee26:	b004      	add	sp, #16
 800ee28:	bd70      	pop	{r4, r5, r6, pc}
 800ee2a:	ea53 0201 	orrs.w	r2, r3, r1
 800ee2e:	d1ee      	bne.n	800ee0e <rcutils_steady_time_now+0x22>
 800ee30:	2002      	movs	r0, #2
 800ee32:	b004      	add	sp, #16
 800ee34:	bd70      	pop	{r4, r5, r6, pc}
 800ee36:	200b      	movs	r0, #11
 800ee38:	4770      	bx	lr
 800ee3a:	bf00      	nop
 800ee3c:	3b9aca00 	.word	0x3b9aca00

0800ee40 <rmw_get_default_publisher_options>:
 800ee40:	2200      	movs	r2, #0
 800ee42:	6002      	str	r2, [r0, #0]
 800ee44:	7102      	strb	r2, [r0, #4]
 800ee46:	4770      	bx	lr

0800ee48 <rmw_uros_set_custom_transport>:
 800ee48:	b470      	push	{r4, r5, r6}
 800ee4a:	e9dd 5603 	ldrd	r5, r6, [sp, #12]
 800ee4e:	b162      	cbz	r2, 800ee6a <rmw_uros_set_custom_transport+0x22>
 800ee50:	b15b      	cbz	r3, 800ee6a <rmw_uros_set_custom_transport+0x22>
 800ee52:	b155      	cbz	r5, 800ee6a <rmw_uros_set_custom_transport+0x22>
 800ee54:	b14e      	cbz	r6, 800ee6a <rmw_uros_set_custom_transport+0x22>
 800ee56:	4c06      	ldr	r4, [pc, #24]	@ (800ee70 <rmw_uros_set_custom_transport+0x28>)
 800ee58:	7020      	strb	r0, [r4, #0]
 800ee5a:	e9c4 1201 	strd	r1, r2, [r4, #4]
 800ee5e:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800ee62:	6166      	str	r6, [r4, #20]
 800ee64:	2000      	movs	r0, #0
 800ee66:	bc70      	pop	{r4, r5, r6}
 800ee68:	4770      	bx	lr
 800ee6a:	200b      	movs	r0, #11
 800ee6c:	bc70      	pop	{r4, r5, r6}
 800ee6e:	4770      	bx	lr
 800ee70:	2000c5c0 	.word	0x2000c5c0

0800ee74 <flush_session>:
 800ee74:	6fc9      	ldr	r1, [r1, #124]	@ 0x7c
 800ee76:	f002 bc17 	b.w	80116a8 <uxr_run_session_until_confirm_delivery>
 800ee7a:	bf00      	nop

0800ee7c <rmw_publish>:
 800ee7c:	2800      	cmp	r0, #0
 800ee7e:	d053      	beq.n	800ef28 <rmw_publish+0xac>
 800ee80:	b570      	push	{r4, r5, r6, lr}
 800ee82:	460d      	mov	r5, r1
 800ee84:	b08e      	sub	sp, #56	@ 0x38
 800ee86:	2900      	cmp	r1, #0
 800ee88:	d04b      	beq.n	800ef22 <rmw_publish+0xa6>
 800ee8a:	4604      	mov	r4, r0
 800ee8c:	6800      	ldr	r0, [r0, #0]
 800ee8e:	f000 fd17 	bl	800f8c0 <is_uxrce_rmw_identifier_valid>
 800ee92:	2800      	cmp	r0, #0
 800ee94:	d045      	beq.n	800ef22 <rmw_publish+0xa6>
 800ee96:	6866      	ldr	r6, [r4, #4]
 800ee98:	2e00      	cmp	r6, #0
 800ee9a:	d042      	beq.n	800ef22 <rmw_publish+0xa6>
 800ee9c:	69b4      	ldr	r4, [r6, #24]
 800ee9e:	4628      	mov	r0, r5
 800eea0:	6923      	ldr	r3, [r4, #16]
 800eea2:	4798      	blx	r3
 800eea4:	69f3      	ldr	r3, [r6, #28]
 800eea6:	9005      	str	r0, [sp, #20]
 800eea8:	b113      	cbz	r3, 800eeb0 <rmw_publish+0x34>
 800eeaa:	a805      	add	r0, sp, #20
 800eeac:	4798      	blx	r3
 800eeae:	9805      	ldr	r0, [sp, #20]
 800eeb0:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 800eeb4:	691b      	ldr	r3, [r3, #16]
 800eeb6:	9000      	str	r0, [sp, #0]
 800eeb8:	6972      	ldr	r2, [r6, #20]
 800eeba:	6fb1      	ldr	r1, [r6, #120]	@ 0x78
 800eebc:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 800eec0:	ab06      	add	r3, sp, #24
 800eec2:	f003 fa21 	bl	8012308 <uxr_prepare_output_stream>
 800eec6:	b1d8      	cbz	r0, 800ef00 <rmw_publish+0x84>
 800eec8:	68a3      	ldr	r3, [r4, #8]
 800eeca:	a906      	add	r1, sp, #24
 800eecc:	4628      	mov	r0, r5
 800eece:	4798      	blx	r3
 800eed0:	6a33      	ldr	r3, [r6, #32]
 800eed2:	4604      	mov	r4, r0
 800eed4:	b10b      	cbz	r3, 800eeda <rmw_publish+0x5e>
 800eed6:	a806      	add	r0, sp, #24
 800eed8:	4798      	blx	r3
 800eeda:	f896 307a 	ldrb.w	r3, [r6, #122]	@ 0x7a
 800eede:	f8d6 2080 	ldr.w	r2, [r6, #128]	@ 0x80
 800eee2:	2b01      	cmp	r3, #1
 800eee4:	6910      	ldr	r0, [r2, #16]
 800eee6:	d021      	beq.n	800ef2c <rmw_publish+0xb0>
 800eee8:	6ff1      	ldr	r1, [r6, #124]	@ 0x7c
 800eeea:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800eeee:	f002 fbdb 	bl	80116a8 <uxr_run_session_until_confirm_delivery>
 800eef2:	4004      	ands	r4, r0
 800eef4:	b2e4      	uxtb	r4, r4
 800eef6:	f084 0001 	eor.w	r0, r4, #1
 800eefa:	b2c0      	uxtb	r0, r0
 800eefc:	b00e      	add	sp, #56	@ 0x38
 800eefe:	bd70      	pop	{r4, r5, r6, pc}
 800ef00:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 800ef04:	6918      	ldr	r0, [r3, #16]
 800ef06:	4b0c      	ldr	r3, [pc, #48]	@ (800ef38 <rmw_publish+0xbc>)
 800ef08:	9301      	str	r3, [sp, #4]
 800ef0a:	9b05      	ldr	r3, [sp, #20]
 800ef0c:	9300      	str	r3, [sp, #0]
 800ef0e:	9602      	str	r6, [sp, #8]
 800ef10:	6972      	ldr	r2, [r6, #20]
 800ef12:	6fb1      	ldr	r1, [r6, #120]	@ 0x78
 800ef14:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800ef18:	ab06      	add	r3, sp, #24
 800ef1a:	f003 fa25 	bl	8012368 <uxr_prepare_output_stream_fragmented>
 800ef1e:	2800      	cmp	r0, #0
 800ef20:	d1d2      	bne.n	800eec8 <rmw_publish+0x4c>
 800ef22:	2001      	movs	r0, #1
 800ef24:	b00e      	add	sp, #56	@ 0x38
 800ef26:	bd70      	pop	{r4, r5, r6, pc}
 800ef28:	2001      	movs	r0, #1
 800ef2a:	4770      	bx	lr
 800ef2c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800ef30:	f002 f822 	bl	8010f78 <uxr_flash_output_streams>
 800ef34:	e7df      	b.n	800eef6 <rmw_publish+0x7a>
 800ef36:	bf00      	nop
 800ef38:	0800ee75 	.word	0x0800ee75

0800ef3c <rmw_create_publisher>:
 800ef3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef40:	b087      	sub	sp, #28
 800ef42:	2800      	cmp	r0, #0
 800ef44:	f000 80c9 	beq.w	800f0da <rmw_create_publisher+0x19e>
 800ef48:	460f      	mov	r7, r1
 800ef4a:	2900      	cmp	r1, #0
 800ef4c:	f000 80c5 	beq.w	800f0da <rmw_create_publisher+0x19e>
 800ef50:	4604      	mov	r4, r0
 800ef52:	6800      	ldr	r0, [r0, #0]
 800ef54:	4615      	mov	r5, r2
 800ef56:	461e      	mov	r6, r3
 800ef58:	f000 fcb2 	bl	800f8c0 <is_uxrce_rmw_identifier_valid>
 800ef5c:	2800      	cmp	r0, #0
 800ef5e:	f000 80bc 	beq.w	800f0da <rmw_create_publisher+0x19e>
 800ef62:	2d00      	cmp	r5, #0
 800ef64:	f000 80b9 	beq.w	800f0da <rmw_create_publisher+0x19e>
 800ef68:	782b      	ldrb	r3, [r5, #0]
 800ef6a:	2b00      	cmp	r3, #0
 800ef6c:	f000 80b5 	beq.w	800f0da <rmw_create_publisher+0x19e>
 800ef70:	2e00      	cmp	r6, #0
 800ef72:	f000 80b2 	beq.w	800f0da <rmw_create_publisher+0x19e>
 800ef76:	485c      	ldr	r0, [pc, #368]	@ (800f0e8 <rmw_create_publisher+0x1ac>)
 800ef78:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800ef7c:	f008 f98e 	bl	801729c <get_memory>
 800ef80:	2800      	cmp	r0, #0
 800ef82:	f000 80aa 	beq.w	800f0da <rmw_create_publisher+0x19e>
 800ef86:	6884      	ldr	r4, [r0, #8]
 800ef88:	f8c4 4088 	str.w	r4, [r4, #136]	@ 0x88
 800ef8c:	f008 fa0c 	bl	80173a8 <rmw_get_implementation_identifier>
 800ef90:	f104 0a9c 	add.w	sl, r4, #156	@ 0x9c
 800ef94:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
 800ef98:	f8c4 a08c 	str.w	sl, [r4, #140]	@ 0x8c
 800ef9c:	4628      	mov	r0, r5
 800ef9e:	f7f1 f97f 	bl	80002a0 <strlen>
 800efa2:	3001      	adds	r0, #1
 800efa4:	283c      	cmp	r0, #60	@ 0x3c
 800efa6:	f104 0884 	add.w	r8, r4, #132	@ 0x84
 800efaa:	f200 808f 	bhi.w	800f0cc <rmw_create_publisher+0x190>
 800efae:	4a4f      	ldr	r2, [pc, #316]	@ (800f0ec <rmw_create_publisher+0x1b0>)
 800efb0:	462b      	mov	r3, r5
 800efb2:	213c      	movs	r1, #60	@ 0x3c
 800efb4:	4650      	mov	r0, sl
 800efb6:	f00d f8b7 	bl	801c128 <sniprintf>
 800efba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800efbe:	67e3      	str	r3, [r4, #124]	@ 0x7c
 800efc0:	4631      	mov	r1, r6
 800efc2:	f8c4 9080 	str.w	r9, [r4, #128]	@ 0x80
 800efc6:	2250      	movs	r2, #80	@ 0x50
 800efc8:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800efcc:	f00d fb59 	bl	801c682 <memcpy>
 800efd0:	7a33      	ldrb	r3, [r6, #8]
 800efd2:	4947      	ldr	r1, [pc, #284]	@ (800f0f0 <rmw_create_publisher+0x1b4>)
 800efd4:	2b02      	cmp	r3, #2
 800efd6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800efda:	bf0c      	ite	eq
 800efdc:	f8d3 337c 	ldreq.w	r3, [r3, #892]	@ 0x37c
 800efe0:	f8d3 3378 	ldrne.w	r3, [r3, #888]	@ 0x378
 800efe4:	67a3      	str	r3, [r4, #120]	@ 0x78
 800efe6:	2300      	movs	r3, #0
 800efe8:	e9c4 3307 	strd	r3, r3, [r4, #28]
 800efec:	4638      	mov	r0, r7
 800efee:	f000 fc75 	bl	800f8dc <get_message_typesupport_handle>
 800eff2:	2800      	cmp	r0, #0
 800eff4:	d06a      	beq.n	800f0cc <rmw_create_publisher+0x190>
 800eff6:	6842      	ldr	r2, [r0, #4]
 800eff8:	61a2      	str	r2, [r4, #24]
 800effa:	2a00      	cmp	r2, #0
 800effc:	d066      	beq.n	800f0cc <rmw_create_publisher+0x190>
 800effe:	4629      	mov	r1, r5
 800f000:	4633      	mov	r3, r6
 800f002:	4648      	mov	r0, r9
 800f004:	f008 fc2c 	bl	8017860 <create_topic>
 800f008:	6260      	str	r0, [r4, #36]	@ 0x24
 800f00a:	2800      	cmp	r0, #0
 800f00c:	d062      	beq.n	800f0d4 <rmw_create_publisher+0x198>
 800f00e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f012:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800f016:	2103      	movs	r1, #3
 800f018:	f8b3 0598 	ldrh.w	r0, [r3, #1432]	@ 0x598
 800f01c:	1c42      	adds	r2, r0, #1
 800f01e:	f8a3 2598 	strh.w	r2, [r3, #1432]	@ 0x598
 800f022:	f001 fe7b 	bl	8010d1c <uxr_object_id>
 800f026:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 800f02a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f02e:	6120      	str	r0, [r4, #16]
 800f030:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 800f034:	6910      	ldr	r0, [r2, #16]
 800f036:	2506      	movs	r5, #6
 800f038:	9500      	str	r5, [sp, #0]
 800f03a:	6819      	ldr	r1, [r3, #0]
 800f03c:	6922      	ldr	r2, [r4, #16]
 800f03e:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800f042:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f046:	f001 fd41 	bl	8010acc <uxr_buffer_create_publisher_bin>
 800f04a:	4602      	mov	r2, r0
 800f04c:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800f050:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800f054:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800f058:	f000 fbac 	bl	800f7b4 <run_xrce_session>
 800f05c:	b3b0      	cbz	r0, 800f0cc <rmw_create_publisher+0x190>
 800f05e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f062:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800f066:	2105      	movs	r1, #5
 800f068:	f8b3 059a 	ldrh.w	r0, [r3, #1434]	@ 0x59a
 800f06c:	1c42      	adds	r2, r0, #1
 800f06e:	f8a3 259a 	strh.w	r2, [r3, #1434]	@ 0x59a
 800f072:	f001 fe53 	bl	8010d1c <uxr_object_id>
 800f076:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800f07a:	6160      	str	r0, [r4, #20]
 800f07c:	4631      	mov	r1, r6
 800f07e:	af04      	add	r7, sp, #16
 800f080:	691e      	ldr	r6, [r3, #16]
 800f082:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f086:	f8d4 b024 	ldr.w	fp, [r4, #36]	@ 0x24
 800f08a:	f8d3 a384 	ldr.w	sl, [r3, #900]	@ 0x384
 800f08e:	4638      	mov	r0, r7
 800f090:	f000 fbb0 	bl	800f7f4 <convert_qos_profile>
 800f094:	9503      	str	r5, [sp, #12]
 800f096:	e897 0003 	ldmia.w	r7, {r0, r1}
 800f09a:	9001      	str	r0, [sp, #4]
 800f09c:	f8ad 1008 	strh.w	r1, [sp, #8]
 800f0a0:	f8db 3010 	ldr.w	r3, [fp, #16]
 800f0a4:	9300      	str	r3, [sp, #0]
 800f0a6:	f506 7628 	add.w	r6, r6, #672	@ 0x2a0
 800f0aa:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 800f0ae:	f8da 1000 	ldr.w	r1, [sl]
 800f0b2:	4630      	mov	r0, r6
 800f0b4:	f001 fd68 	bl	8010b88 <uxr_buffer_create_datawriter_bin>
 800f0b8:	4602      	mov	r2, r0
 800f0ba:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800f0be:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800f0c2:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800f0c6:	f000 fb75 	bl	800f7b4 <run_xrce_session>
 800f0ca:	b940      	cbnz	r0, 800f0de <rmw_create_publisher+0x1a2>
 800f0cc:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800f0ce:	b108      	cbz	r0, 800f0d4 <rmw_create_publisher+0x198>
 800f0d0:	f000 fa66 	bl	800f5a0 <rmw_uxrce_fini_topic_memory>
 800f0d4:	4640      	mov	r0, r8
 800f0d6:	f000 fa0b 	bl	800f4f0 <rmw_uxrce_fini_publisher_memory>
 800f0da:	f04f 0800 	mov.w	r8, #0
 800f0de:	4640      	mov	r0, r8
 800f0e0:	b007      	add	sp, #28
 800f0e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f0e6:	bf00      	nop
 800f0e8:	2000f8b0 	.word	0x2000f8b0
 800f0ec:	0801ef10 	.word	0x0801ef10
 800f0f0:	0801ed80 	.word	0x0801ed80

0800f0f4 <rmw_publisher_get_actual_qos>:
 800f0f4:	b508      	push	{r3, lr}
 800f0f6:	4603      	mov	r3, r0
 800f0f8:	b140      	cbz	r0, 800f10c <rmw_publisher_get_actual_qos+0x18>
 800f0fa:	4608      	mov	r0, r1
 800f0fc:	b131      	cbz	r1, 800f10c <rmw_publisher_get_actual_qos+0x18>
 800f0fe:	6859      	ldr	r1, [r3, #4]
 800f100:	2250      	movs	r2, #80	@ 0x50
 800f102:	3128      	adds	r1, #40	@ 0x28
 800f104:	f00d fabd 	bl	801c682 <memcpy>
 800f108:	2000      	movs	r0, #0
 800f10a:	bd08      	pop	{r3, pc}
 800f10c:	200b      	movs	r0, #11
 800f10e:	bd08      	pop	{r3, pc}

0800f110 <rmw_destroy_publisher>:
 800f110:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f114:	b128      	cbz	r0, 800f122 <rmw_destroy_publisher+0x12>
 800f116:	4604      	mov	r4, r0
 800f118:	6800      	ldr	r0, [r0, #0]
 800f11a:	460d      	mov	r5, r1
 800f11c:	f000 fbd0 	bl	800f8c0 <is_uxrce_rmw_identifier_valid>
 800f120:	b918      	cbnz	r0, 800f12a <rmw_destroy_publisher+0x1a>
 800f122:	2401      	movs	r4, #1
 800f124:	4620      	mov	r0, r4
 800f126:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f12a:	6863      	ldr	r3, [r4, #4]
 800f12c:	2b00      	cmp	r3, #0
 800f12e:	d0f8      	beq.n	800f122 <rmw_destroy_publisher+0x12>
 800f130:	2d00      	cmp	r5, #0
 800f132:	d0f6      	beq.n	800f122 <rmw_destroy_publisher+0x12>
 800f134:	6828      	ldr	r0, [r5, #0]
 800f136:	f000 fbc3 	bl	800f8c0 <is_uxrce_rmw_identifier_valid>
 800f13a:	2800      	cmp	r0, #0
 800f13c:	d0f1      	beq.n	800f122 <rmw_destroy_publisher+0x12>
 800f13e:	686c      	ldr	r4, [r5, #4]
 800f140:	2c00      	cmp	r4, #0
 800f142:	d0ee      	beq.n	800f122 <rmw_destroy_publisher+0x12>
 800f144:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800f146:	f8d4 7080 	ldr.w	r7, [r4, #128]	@ 0x80
 800f14a:	f008 fbdd 	bl	8017908 <destroy_topic>
 800f14e:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800f152:	6962      	ldr	r2, [r4, #20]
 800f154:	6918      	ldr	r0, [r3, #16]
 800f156:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800f15a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f15e:	6819      	ldr	r1, [r3, #0]
 800f160:	f001 fc04 	bl	801096c <uxr_buffer_delete_entity>
 800f164:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800f168:	6922      	ldr	r2, [r4, #16]
 800f16a:	4680      	mov	r8, r0
 800f16c:	6918      	ldr	r0, [r3, #16]
 800f16e:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800f172:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f176:	6819      	ldr	r1, [r3, #0]
 800f178:	f001 fbf8 	bl	801096c <uxr_buffer_delete_entity>
 800f17c:	4606      	mov	r6, r0
 800f17e:	6938      	ldr	r0, [r7, #16]
 800f180:	4642      	mov	r2, r8
 800f182:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800f186:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800f18a:	f000 fb13 	bl	800f7b4 <run_xrce_session>
 800f18e:	4604      	mov	r4, r0
 800f190:	6938      	ldr	r0, [r7, #16]
 800f192:	4632      	mov	r2, r6
 800f194:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800f198:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800f19c:	f000 fb0a 	bl	800f7b4 <run_xrce_session>
 800f1a0:	4004      	ands	r4, r0
 800f1a2:	f084 0401 	eor.w	r4, r4, #1
 800f1a6:	b2e4      	uxtb	r4, r4
 800f1a8:	4628      	mov	r0, r5
 800f1aa:	0064      	lsls	r4, r4, #1
 800f1ac:	f000 f9a0 	bl	800f4f0 <rmw_uxrce_fini_publisher_memory>
 800f1b0:	e7b8      	b.n	800f124 <rmw_destroy_publisher+0x14>
 800f1b2:	bf00      	nop

0800f1b4 <rmw_uros_epoch_nanos>:
 800f1b4:	4b05      	ldr	r3, [pc, #20]	@ (800f1cc <rmw_uros_epoch_nanos+0x18>)
 800f1b6:	681b      	ldr	r3, [r3, #0]
 800f1b8:	b123      	cbz	r3, 800f1c4 <rmw_uros_epoch_nanos+0x10>
 800f1ba:	6898      	ldr	r0, [r3, #8]
 800f1bc:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f1c0:	f001 bed0 	b.w	8010f64 <uxr_epoch_nanos>
 800f1c4:	2000      	movs	r0, #0
 800f1c6:	2100      	movs	r1, #0
 800f1c8:	4770      	bx	lr
 800f1ca:	bf00      	nop
 800f1cc:	20010f20 	.word	0x20010f20

0800f1d0 <rmw_uros_sync_session>:
 800f1d0:	b508      	push	{r3, lr}
 800f1d2:	4b07      	ldr	r3, [pc, #28]	@ (800f1f0 <rmw_uros_sync_session+0x20>)
 800f1d4:	681b      	ldr	r3, [r3, #0]
 800f1d6:	b14b      	cbz	r3, 800f1ec <rmw_uros_sync_session+0x1c>
 800f1d8:	4601      	mov	r1, r0
 800f1da:	6898      	ldr	r0, [r3, #8]
 800f1dc:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f1e0:	f002 fade 	bl	80117a0 <uxr_sync_session>
 800f1e4:	f080 0001 	eor.w	r0, r0, #1
 800f1e8:	b2c0      	uxtb	r0, r0
 800f1ea:	bd08      	pop	{r3, pc}
 800f1ec:	2001      	movs	r0, #1
 800f1ee:	bd08      	pop	{r3, pc}
 800f1f0:	20010f20 	.word	0x20010f20

0800f1f4 <rmw_uxrce_init_service_memory>:
 800f1f4:	b1e2      	cbz	r2, 800f230 <rmw_uxrce_init_service_memory+0x3c>
 800f1f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f1fa:	7b05      	ldrb	r5, [r0, #12]
 800f1fc:	4606      	mov	r6, r0
 800f1fe:	b9ad      	cbnz	r5, 800f22c <rmw_uxrce_init_service_memory+0x38>
 800f200:	23c8      	movs	r3, #200	@ 0xc8
 800f202:	e9c0 5500 	strd	r5, r5, [r0]
 800f206:	6083      	str	r3, [r0, #8]
 800f208:	f240 1301 	movw	r3, #257	@ 0x101
 800f20c:	4617      	mov	r7, r2
 800f20e:	8183      	strh	r3, [r0, #12]
 800f210:	460c      	mov	r4, r1
 800f212:	46a8      	mov	r8, r5
 800f214:	4621      	mov	r1, r4
 800f216:	4630      	mov	r0, r6
 800f218:	3501      	adds	r5, #1
 800f21a:	f008 f84f 	bl	80172bc <put_memory>
 800f21e:	42af      	cmp	r7, r5
 800f220:	60a4      	str	r4, [r4, #8]
 800f222:	f884 800c 	strb.w	r8, [r4, #12]
 800f226:	f104 04c8 	add.w	r4, r4, #200	@ 0xc8
 800f22a:	d1f3      	bne.n	800f214 <rmw_uxrce_init_service_memory+0x20>
 800f22c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f230:	4770      	bx	lr
 800f232:	bf00      	nop

0800f234 <rmw_uxrce_init_client_memory>:
 800f234:	b1e2      	cbz	r2, 800f270 <rmw_uxrce_init_client_memory+0x3c>
 800f236:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f23a:	7b05      	ldrb	r5, [r0, #12]
 800f23c:	4606      	mov	r6, r0
 800f23e:	b9ad      	cbnz	r5, 800f26c <rmw_uxrce_init_client_memory+0x38>
 800f240:	23c8      	movs	r3, #200	@ 0xc8
 800f242:	e9c0 5500 	strd	r5, r5, [r0]
 800f246:	6083      	str	r3, [r0, #8]
 800f248:	f240 1301 	movw	r3, #257	@ 0x101
 800f24c:	4617      	mov	r7, r2
 800f24e:	8183      	strh	r3, [r0, #12]
 800f250:	460c      	mov	r4, r1
 800f252:	46a8      	mov	r8, r5
 800f254:	4621      	mov	r1, r4
 800f256:	4630      	mov	r0, r6
 800f258:	3501      	adds	r5, #1
 800f25a:	f008 f82f 	bl	80172bc <put_memory>
 800f25e:	42af      	cmp	r7, r5
 800f260:	60a4      	str	r4, [r4, #8]
 800f262:	f884 800c 	strb.w	r8, [r4, #12]
 800f266:	f104 04c8 	add.w	r4, r4, #200	@ 0xc8
 800f26a:	d1f3      	bne.n	800f254 <rmw_uxrce_init_client_memory+0x20>
 800f26c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f270:	4770      	bx	lr
 800f272:	bf00      	nop

0800f274 <rmw_uxrce_init_publisher_memory>:
 800f274:	b1e2      	cbz	r2, 800f2b0 <rmw_uxrce_init_publisher_memory+0x3c>
 800f276:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f27a:	7b05      	ldrb	r5, [r0, #12]
 800f27c:	4606      	mov	r6, r0
 800f27e:	b9ad      	cbnz	r5, 800f2ac <rmw_uxrce_init_publisher_memory+0x38>
 800f280:	23d8      	movs	r3, #216	@ 0xd8
 800f282:	e9c0 5500 	strd	r5, r5, [r0]
 800f286:	6083      	str	r3, [r0, #8]
 800f288:	f240 1301 	movw	r3, #257	@ 0x101
 800f28c:	4617      	mov	r7, r2
 800f28e:	8183      	strh	r3, [r0, #12]
 800f290:	460c      	mov	r4, r1
 800f292:	46a8      	mov	r8, r5
 800f294:	4621      	mov	r1, r4
 800f296:	4630      	mov	r0, r6
 800f298:	3501      	adds	r5, #1
 800f29a:	f008 f80f 	bl	80172bc <put_memory>
 800f29e:	42af      	cmp	r7, r5
 800f2a0:	60a4      	str	r4, [r4, #8]
 800f2a2:	f884 800c 	strb.w	r8, [r4, #12]
 800f2a6:	f104 04d8 	add.w	r4, r4, #216	@ 0xd8
 800f2aa:	d1f3      	bne.n	800f294 <rmw_uxrce_init_publisher_memory+0x20>
 800f2ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f2b0:	4770      	bx	lr
 800f2b2:	bf00      	nop

0800f2b4 <rmw_uxrce_init_subscription_memory>:
 800f2b4:	b1e2      	cbz	r2, 800f2f0 <rmw_uxrce_init_subscription_memory+0x3c>
 800f2b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f2ba:	7b05      	ldrb	r5, [r0, #12]
 800f2bc:	4606      	mov	r6, r0
 800f2be:	b9ad      	cbnz	r5, 800f2ec <rmw_uxrce_init_subscription_memory+0x38>
 800f2c0:	23d8      	movs	r3, #216	@ 0xd8
 800f2c2:	e9c0 5500 	strd	r5, r5, [r0]
 800f2c6:	6083      	str	r3, [r0, #8]
 800f2c8:	f240 1301 	movw	r3, #257	@ 0x101
 800f2cc:	4617      	mov	r7, r2
 800f2ce:	8183      	strh	r3, [r0, #12]
 800f2d0:	460c      	mov	r4, r1
 800f2d2:	46a8      	mov	r8, r5
 800f2d4:	4621      	mov	r1, r4
 800f2d6:	4630      	mov	r0, r6
 800f2d8:	3501      	adds	r5, #1
 800f2da:	f007 ffef 	bl	80172bc <put_memory>
 800f2de:	42af      	cmp	r7, r5
 800f2e0:	60a4      	str	r4, [r4, #8]
 800f2e2:	f884 800c 	strb.w	r8, [r4, #12]
 800f2e6:	f104 04d8 	add.w	r4, r4, #216	@ 0xd8
 800f2ea:	d1f3      	bne.n	800f2d4 <rmw_uxrce_init_subscription_memory+0x20>
 800f2ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f2f0:	4770      	bx	lr
 800f2f2:	bf00      	nop

0800f2f4 <rmw_uxrce_init_node_memory>:
 800f2f4:	b1e2      	cbz	r2, 800f330 <rmw_uxrce_init_node_memory+0x3c>
 800f2f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f2fa:	7b05      	ldrb	r5, [r0, #12]
 800f2fc:	4606      	mov	r6, r0
 800f2fe:	b9ad      	cbnz	r5, 800f32c <rmw_uxrce_init_node_memory+0x38>
 800f300:	23a4      	movs	r3, #164	@ 0xa4
 800f302:	e9c0 5500 	strd	r5, r5, [r0]
 800f306:	6083      	str	r3, [r0, #8]
 800f308:	f240 1301 	movw	r3, #257	@ 0x101
 800f30c:	4617      	mov	r7, r2
 800f30e:	8183      	strh	r3, [r0, #12]
 800f310:	460c      	mov	r4, r1
 800f312:	46a8      	mov	r8, r5
 800f314:	4621      	mov	r1, r4
 800f316:	4630      	mov	r0, r6
 800f318:	3501      	adds	r5, #1
 800f31a:	f007 ffcf 	bl	80172bc <put_memory>
 800f31e:	42af      	cmp	r7, r5
 800f320:	60a4      	str	r4, [r4, #8]
 800f322:	f884 800c 	strb.w	r8, [r4, #12]
 800f326:	f104 04a4 	add.w	r4, r4, #164	@ 0xa4
 800f32a:	d1f3      	bne.n	800f314 <rmw_uxrce_init_node_memory+0x20>
 800f32c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f330:	4770      	bx	lr
 800f332:	bf00      	nop

0800f334 <rmw_uxrce_init_session_memory>:
 800f334:	b1ea      	cbz	r2, 800f372 <rmw_uxrce_init_session_memory+0x3e>
 800f336:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f33a:	7b05      	ldrb	r5, [r0, #12]
 800f33c:	4606      	mov	r6, r0
 800f33e:	b9b5      	cbnz	r5, 800f36e <rmw_uxrce_init_session_memory+0x3a>
 800f340:	e9c0 5500 	strd	r5, r5, [r0]
 800f344:	f241 58a8 	movw	r8, #5544	@ 0x15a8
 800f348:	f240 1301 	movw	r3, #257	@ 0x101
 800f34c:	4617      	mov	r7, r2
 800f34e:	f8c0 8008 	str.w	r8, [r0, #8]
 800f352:	460c      	mov	r4, r1
 800f354:	8183      	strh	r3, [r0, #12]
 800f356:	46a9      	mov	r9, r5
 800f358:	4621      	mov	r1, r4
 800f35a:	4630      	mov	r0, r6
 800f35c:	3501      	adds	r5, #1
 800f35e:	f007 ffad 	bl	80172bc <put_memory>
 800f362:	42af      	cmp	r7, r5
 800f364:	60a4      	str	r4, [r4, #8]
 800f366:	f884 900c 	strb.w	r9, [r4, #12]
 800f36a:	4444      	add	r4, r8
 800f36c:	d1f4      	bne.n	800f358 <rmw_uxrce_init_session_memory+0x24>
 800f36e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f372:	4770      	bx	lr

0800f374 <rmw_uxrce_init_topic_memory>:
 800f374:	b1e2      	cbz	r2, 800f3b0 <rmw_uxrce_init_topic_memory+0x3c>
 800f376:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f37a:	7b05      	ldrb	r5, [r0, #12]
 800f37c:	4606      	mov	r6, r0
 800f37e:	b9ad      	cbnz	r5, 800f3ac <rmw_uxrce_init_topic_memory+0x38>
 800f380:	231c      	movs	r3, #28
 800f382:	e9c0 5500 	strd	r5, r5, [r0]
 800f386:	6083      	str	r3, [r0, #8]
 800f388:	f240 1301 	movw	r3, #257	@ 0x101
 800f38c:	4617      	mov	r7, r2
 800f38e:	8183      	strh	r3, [r0, #12]
 800f390:	460c      	mov	r4, r1
 800f392:	46a8      	mov	r8, r5
 800f394:	4621      	mov	r1, r4
 800f396:	4630      	mov	r0, r6
 800f398:	3501      	adds	r5, #1
 800f39a:	f007 ff8f 	bl	80172bc <put_memory>
 800f39e:	42af      	cmp	r7, r5
 800f3a0:	60a4      	str	r4, [r4, #8]
 800f3a2:	f884 800c 	strb.w	r8, [r4, #12]
 800f3a6:	f104 041c 	add.w	r4, r4, #28
 800f3aa:	d1f3      	bne.n	800f394 <rmw_uxrce_init_topic_memory+0x20>
 800f3ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f3b0:	4770      	bx	lr
 800f3b2:	bf00      	nop

0800f3b4 <rmw_uxrce_init_static_input_buffer_memory>:
 800f3b4:	b1ea      	cbz	r2, 800f3f2 <rmw_uxrce_init_static_input_buffer_memory+0x3e>
 800f3b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f3ba:	7b05      	ldrb	r5, [r0, #12]
 800f3bc:	4606      	mov	r6, r0
 800f3be:	b9b5      	cbnz	r5, 800f3ee <rmw_uxrce_init_static_input_buffer_memory+0x3a>
 800f3c0:	f44f 6304 	mov.w	r3, #2112	@ 0x840
 800f3c4:	e9c0 5500 	strd	r5, r5, [r0]
 800f3c8:	6083      	str	r3, [r0, #8]
 800f3ca:	f240 1301 	movw	r3, #257	@ 0x101
 800f3ce:	4617      	mov	r7, r2
 800f3d0:	8183      	strh	r3, [r0, #12]
 800f3d2:	460c      	mov	r4, r1
 800f3d4:	46a8      	mov	r8, r5
 800f3d6:	4621      	mov	r1, r4
 800f3d8:	4630      	mov	r0, r6
 800f3da:	3501      	adds	r5, #1
 800f3dc:	f007 ff6e 	bl	80172bc <put_memory>
 800f3e0:	42af      	cmp	r7, r5
 800f3e2:	60a4      	str	r4, [r4, #8]
 800f3e4:	f884 800c 	strb.w	r8, [r4, #12]
 800f3e8:	f504 6404 	add.w	r4, r4, #2112	@ 0x840
 800f3ec:	d1f3      	bne.n	800f3d6 <rmw_uxrce_init_static_input_buffer_memory+0x22>
 800f3ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f3f2:	4770      	bx	lr

0800f3f4 <rmw_uxrce_init_init_options_impl_memory>:
 800f3f4:	b1e2      	cbz	r2, 800f430 <rmw_uxrce_init_init_options_impl_memory+0x3c>
 800f3f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f3fa:	7b05      	ldrb	r5, [r0, #12]
 800f3fc:	4606      	mov	r6, r0
 800f3fe:	b9ad      	cbnz	r5, 800f42c <rmw_uxrce_init_init_options_impl_memory+0x38>
 800f400:	232c      	movs	r3, #44	@ 0x2c
 800f402:	e9c0 5500 	strd	r5, r5, [r0]
 800f406:	6083      	str	r3, [r0, #8]
 800f408:	f240 1301 	movw	r3, #257	@ 0x101
 800f40c:	4617      	mov	r7, r2
 800f40e:	8183      	strh	r3, [r0, #12]
 800f410:	460c      	mov	r4, r1
 800f412:	46a8      	mov	r8, r5
 800f414:	4621      	mov	r1, r4
 800f416:	4630      	mov	r0, r6
 800f418:	3501      	adds	r5, #1
 800f41a:	f007 ff4f 	bl	80172bc <put_memory>
 800f41e:	42af      	cmp	r7, r5
 800f420:	60a4      	str	r4, [r4, #8]
 800f422:	f884 800c 	strb.w	r8, [r4, #12]
 800f426:	f104 042c 	add.w	r4, r4, #44	@ 0x2c
 800f42a:	d1f3      	bne.n	800f414 <rmw_uxrce_init_init_options_impl_memory+0x20>
 800f42c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f430:	4770      	bx	lr
 800f432:	bf00      	nop

0800f434 <rmw_uxrce_init_wait_set_memory>:
 800f434:	b1e2      	cbz	r2, 800f470 <rmw_uxrce_init_wait_set_memory+0x3c>
 800f436:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f43a:	7b05      	ldrb	r5, [r0, #12]
 800f43c:	4606      	mov	r6, r0
 800f43e:	b9ad      	cbnz	r5, 800f46c <rmw_uxrce_init_wait_set_memory+0x38>
 800f440:	231c      	movs	r3, #28
 800f442:	e9c0 5500 	strd	r5, r5, [r0]
 800f446:	6083      	str	r3, [r0, #8]
 800f448:	f240 1301 	movw	r3, #257	@ 0x101
 800f44c:	4617      	mov	r7, r2
 800f44e:	8183      	strh	r3, [r0, #12]
 800f450:	460c      	mov	r4, r1
 800f452:	46a8      	mov	r8, r5
 800f454:	4621      	mov	r1, r4
 800f456:	4630      	mov	r0, r6
 800f458:	3501      	adds	r5, #1
 800f45a:	f007 ff2f 	bl	80172bc <put_memory>
 800f45e:	42af      	cmp	r7, r5
 800f460:	60a4      	str	r4, [r4, #8]
 800f462:	f884 800c 	strb.w	r8, [r4, #12]
 800f466:	f104 041c 	add.w	r4, r4, #28
 800f46a:	d1f3      	bne.n	800f454 <rmw_uxrce_init_wait_set_memory+0x20>
 800f46c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f470:	4770      	bx	lr
 800f472:	bf00      	nop

0800f474 <rmw_uxrce_init_guard_condition_memory>:
 800f474:	b1e2      	cbz	r2, 800f4b0 <rmw_uxrce_init_guard_condition_memory+0x3c>
 800f476:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f47a:	7b05      	ldrb	r5, [r0, #12]
 800f47c:	4606      	mov	r6, r0
 800f47e:	b9ad      	cbnz	r5, 800f4ac <rmw_uxrce_init_guard_condition_memory+0x38>
 800f480:	2320      	movs	r3, #32
 800f482:	e9c0 5500 	strd	r5, r5, [r0]
 800f486:	6083      	str	r3, [r0, #8]
 800f488:	f240 1301 	movw	r3, #257	@ 0x101
 800f48c:	4617      	mov	r7, r2
 800f48e:	8183      	strh	r3, [r0, #12]
 800f490:	460c      	mov	r4, r1
 800f492:	46a8      	mov	r8, r5
 800f494:	4621      	mov	r1, r4
 800f496:	4630      	mov	r0, r6
 800f498:	3501      	adds	r5, #1
 800f49a:	f007 ff0f 	bl	80172bc <put_memory>
 800f49e:	42af      	cmp	r7, r5
 800f4a0:	60a4      	str	r4, [r4, #8]
 800f4a2:	f884 800c 	strb.w	r8, [r4, #12]
 800f4a6:	f104 0420 	add.w	r4, r4, #32
 800f4aa:	d1f3      	bne.n	800f494 <rmw_uxrce_init_guard_condition_memory+0x20>
 800f4ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f4b0:	4770      	bx	lr
 800f4b2:	bf00      	nop

0800f4b4 <rmw_uxrce_fini_session_memory>:
 800f4b4:	4601      	mov	r1, r0
 800f4b6:	4801      	ldr	r0, [pc, #4]	@ (800f4bc <rmw_uxrce_fini_session_memory+0x8>)
 800f4b8:	f007 bf00 	b.w	80172bc <put_memory>
 800f4bc:	20010f20 	.word	0x20010f20

0800f4c0 <rmw_uxrce_fini_node_memory>:
 800f4c0:	b538      	push	{r3, r4, r5, lr}
 800f4c2:	4604      	mov	r4, r0
 800f4c4:	6800      	ldr	r0, [r0, #0]
 800f4c6:	b128      	cbz	r0, 800f4d4 <rmw_uxrce_fini_node_memory+0x14>
 800f4c8:	4b07      	ldr	r3, [pc, #28]	@ (800f4e8 <rmw_uxrce_fini_node_memory+0x28>)
 800f4ca:	6819      	ldr	r1, [r3, #0]
 800f4cc:	f7f0 fe88 	bl	80001e0 <strcmp>
 800f4d0:	b940      	cbnz	r0, 800f4e4 <rmw_uxrce_fini_node_memory+0x24>
 800f4d2:	6020      	str	r0, [r4, #0]
 800f4d4:	6861      	ldr	r1, [r4, #4]
 800f4d6:	b129      	cbz	r1, 800f4e4 <rmw_uxrce_fini_node_memory+0x24>
 800f4d8:	2500      	movs	r5, #0
 800f4da:	4804      	ldr	r0, [pc, #16]	@ (800f4ec <rmw_uxrce_fini_node_memory+0x2c>)
 800f4dc:	610d      	str	r5, [r1, #16]
 800f4de:	f007 feed 	bl	80172bc <put_memory>
 800f4e2:	6065      	str	r5, [r4, #4]
 800f4e4:	bd38      	pop	{r3, r4, r5, pc}
 800f4e6:	bf00      	nop
 800f4e8:	0801fdbc 	.word	0x0801fdbc
 800f4ec:	2000f964 	.word	0x2000f964

0800f4f0 <rmw_uxrce_fini_publisher_memory>:
 800f4f0:	b510      	push	{r4, lr}
 800f4f2:	4604      	mov	r4, r0
 800f4f4:	6800      	ldr	r0, [r0, #0]
 800f4f6:	b128      	cbz	r0, 800f504 <rmw_uxrce_fini_publisher_memory+0x14>
 800f4f8:	4b06      	ldr	r3, [pc, #24]	@ (800f514 <rmw_uxrce_fini_publisher_memory+0x24>)
 800f4fa:	6819      	ldr	r1, [r3, #0]
 800f4fc:	f7f0 fe70 	bl	80001e0 <strcmp>
 800f500:	b938      	cbnz	r0, 800f512 <rmw_uxrce_fini_publisher_memory+0x22>
 800f502:	6020      	str	r0, [r4, #0]
 800f504:	6861      	ldr	r1, [r4, #4]
 800f506:	b121      	cbz	r1, 800f512 <rmw_uxrce_fini_publisher_memory+0x22>
 800f508:	4803      	ldr	r0, [pc, #12]	@ (800f518 <rmw_uxrce_fini_publisher_memory+0x28>)
 800f50a:	f007 fed7 	bl	80172bc <put_memory>
 800f50e:	2300      	movs	r3, #0
 800f510:	6063      	str	r3, [r4, #4]
 800f512:	bd10      	pop	{r4, pc}
 800f514:	0801fdbc 	.word	0x0801fdbc
 800f518:	2000f8b0 	.word	0x2000f8b0

0800f51c <rmw_uxrce_fini_subscription_memory>:
 800f51c:	b510      	push	{r4, lr}
 800f51e:	4604      	mov	r4, r0
 800f520:	6800      	ldr	r0, [r0, #0]
 800f522:	b128      	cbz	r0, 800f530 <rmw_uxrce_fini_subscription_memory+0x14>
 800f524:	4b06      	ldr	r3, [pc, #24]	@ (800f540 <rmw_uxrce_fini_subscription_memory+0x24>)
 800f526:	6819      	ldr	r1, [r3, #0]
 800f528:	f7f0 fe5a 	bl	80001e0 <strcmp>
 800f52c:	b938      	cbnz	r0, 800f53e <rmw_uxrce_fini_subscription_memory+0x22>
 800f52e:	6020      	str	r0, [r4, #0]
 800f530:	6861      	ldr	r1, [r4, #4]
 800f532:	b121      	cbz	r1, 800f53e <rmw_uxrce_fini_subscription_memory+0x22>
 800f534:	4803      	ldr	r0, [pc, #12]	@ (800f544 <rmw_uxrce_fini_subscription_memory+0x28>)
 800f536:	f007 fec1 	bl	80172bc <put_memory>
 800f53a:	2300      	movs	r3, #0
 800f53c:	6063      	str	r3, [r4, #4]
 800f53e:	bd10      	pop	{r4, pc}
 800f540:	0801fdbc 	.word	0x0801fdbc
 800f544:	2000f030 	.word	0x2000f030

0800f548 <rmw_uxrce_fini_service_memory>:
 800f548:	b510      	push	{r4, lr}
 800f54a:	4604      	mov	r4, r0
 800f54c:	6800      	ldr	r0, [r0, #0]
 800f54e:	b128      	cbz	r0, 800f55c <rmw_uxrce_fini_service_memory+0x14>
 800f550:	4b06      	ldr	r3, [pc, #24]	@ (800f56c <rmw_uxrce_fini_service_memory+0x24>)
 800f552:	6819      	ldr	r1, [r3, #0]
 800f554:	f7f0 fe44 	bl	80001e0 <strcmp>
 800f558:	b938      	cbnz	r0, 800f56a <rmw_uxrce_fini_service_memory+0x22>
 800f55a:	6020      	str	r0, [r4, #0]
 800f55c:	6861      	ldr	r1, [r4, #4]
 800f55e:	b121      	cbz	r1, 800f56a <rmw_uxrce_fini_service_memory+0x22>
 800f560:	4803      	ldr	r0, [pc, #12]	@ (800f570 <rmw_uxrce_fini_service_memory+0x28>)
 800f562:	f007 feab 	bl	80172bc <put_memory>
 800f566:	2300      	movs	r3, #0
 800f568:	6063      	str	r3, [r4, #4]
 800f56a:	bd10      	pop	{r4, pc}
 800f56c:	0801fdbc 	.word	0x0801fdbc
 800f570:	2000ebe8 	.word	0x2000ebe8

0800f574 <rmw_uxrce_fini_client_memory>:
 800f574:	b510      	push	{r4, lr}
 800f576:	4604      	mov	r4, r0
 800f578:	6800      	ldr	r0, [r0, #0]
 800f57a:	b128      	cbz	r0, 800f588 <rmw_uxrce_fini_client_memory+0x14>
 800f57c:	4b06      	ldr	r3, [pc, #24]	@ (800f598 <rmw_uxrce_fini_client_memory+0x24>)
 800f57e:	6819      	ldr	r1, [r3, #0]
 800f580:	f7f0 fe2e 	bl	80001e0 <strcmp>
 800f584:	b938      	cbnz	r0, 800f596 <rmw_uxrce_fini_client_memory+0x22>
 800f586:	6020      	str	r0, [r4, #0]
 800f588:	6861      	ldr	r1, [r4, #4]
 800f58a:	b121      	cbz	r1, 800f596 <rmw_uxrce_fini_client_memory+0x22>
 800f58c:	4803      	ldr	r0, [pc, #12]	@ (800f59c <rmw_uxrce_fini_client_memory+0x28>)
 800f58e:	f007 fe95 	bl	80172bc <put_memory>
 800f592:	2300      	movs	r3, #0
 800f594:	6063      	str	r3, [r4, #4]
 800f596:	bd10      	pop	{r4, pc}
 800f598:	0801fdbc 	.word	0x0801fdbc
 800f59c:	2000eb10 	.word	0x2000eb10

0800f5a0 <rmw_uxrce_fini_topic_memory>:
 800f5a0:	b510      	push	{r4, lr}
 800f5a2:	4604      	mov	r4, r0
 800f5a4:	4621      	mov	r1, r4
 800f5a6:	4803      	ldr	r0, [pc, #12]	@ (800f5b4 <rmw_uxrce_fini_topic_memory+0x14>)
 800f5a8:	f007 fe88 	bl	80172bc <put_memory>
 800f5ac:	2300      	movs	r3, #0
 800f5ae:	61a3      	str	r3, [r4, #24]
 800f5b0:	bd10      	pop	{r4, pc}
 800f5b2:	bf00      	nop
 800f5b4:	2000ea34 	.word	0x2000ea34

0800f5b8 <rmw_uxrce_get_static_input_buffer_for_entity>:
 800f5b8:	b082      	sub	sp, #8
 800f5ba:	b530      	push	{r4, r5, lr}
 800f5bc:	4929      	ldr	r1, [pc, #164]	@ (800f664 <rmw_uxrce_get_static_input_buffer_for_entity+0xac>)
 800f5be:	ac03      	add	r4, sp, #12
 800f5c0:	e884 000c 	stmia.w	r4, {r2, r3}
 800f5c4:	680c      	ldr	r4, [r1, #0]
 800f5c6:	461d      	mov	r5, r3
 800f5c8:	4602      	mov	r2, r0
 800f5ca:	2c00      	cmp	r4, #0
 800f5cc:	d043      	beq.n	800f656 <rmw_uxrce_get_static_input_buffer_for_entity+0x9e>
 800f5ce:	4620      	mov	r0, r4
 800f5d0:	2100      	movs	r1, #0
 800f5d2:	6883      	ldr	r3, [r0, #8]
 800f5d4:	6840      	ldr	r0, [r0, #4]
 800f5d6:	f8d3 3814 	ldr.w	r3, [r3, #2068]	@ 0x814
 800f5da:	429a      	cmp	r2, r3
 800f5dc:	bf08      	it	eq
 800f5de:	3101      	addeq	r1, #1
 800f5e0:	2800      	cmp	r0, #0
 800f5e2:	d1f6      	bne.n	800f5d2 <rmw_uxrce_get_static_input_buffer_for_entity+0x1a>
 800f5e4:	f89d 300c 	ldrb.w	r3, [sp, #12]
 800f5e8:	2b02      	cmp	r3, #2
 800f5ea:	d027      	beq.n	800f63c <rmw_uxrce_get_static_input_buffer_for_entity+0x84>
 800f5ec:	d906      	bls.n	800f5fc <rmw_uxrce_get_static_input_buffer_for_entity+0x44>
 800f5ee:	2b03      	cmp	r3, #3
 800f5f0:	d004      	beq.n	800f5fc <rmw_uxrce_get_static_input_buffer_for_entity+0x44>
 800f5f2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f5f6:	2000      	movs	r0, #0
 800f5f8:	b002      	add	sp, #8
 800f5fa:	4770      	bx	lr
 800f5fc:	b1fd      	cbz	r5, 800f63e <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800f5fe:	428d      	cmp	r5, r1
 800f600:	d81d      	bhi.n	800f63e <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800f602:	2c00      	cmp	r4, #0
 800f604:	d0f5      	beq.n	800f5f2 <rmw_uxrce_get_static_input_buffer_for_entity+0x3a>
 800f606:	2000      	movs	r0, #0
 800f608:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 800f60c:	f06f 4500 	mvn.w	r5, #2147483648	@ 0x80000000
 800f610:	e001      	b.n	800f616 <rmw_uxrce_get_static_input_buffer_for_entity+0x5e>
 800f612:	6864      	ldr	r4, [r4, #4]
 800f614:	b1dc      	cbz	r4, 800f64e <rmw_uxrce_get_static_input_buffer_for_entity+0x96>
 800f616:	68a3      	ldr	r3, [r4, #8]
 800f618:	f8d3 1814 	ldr.w	r1, [r3, #2068]	@ 0x814
 800f61c:	428a      	cmp	r2, r1
 800f61e:	d1f8      	bne.n	800f612 <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800f620:	f8d3 1818 	ldr.w	r1, [r3, #2072]	@ 0x818
 800f624:	f503 6302 	add.w	r3, r3, #2080	@ 0x820
 800f628:	4561      	cmp	r1, ip
 800f62a:	f853 3c04 	ldr.w	r3, [r3, #-4]
 800f62e:	eb73 0e05 	sbcs.w	lr, r3, r5
 800f632:	daee      	bge.n	800f612 <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800f634:	468c      	mov	ip, r1
 800f636:	461d      	mov	r5, r3
 800f638:	4620      	mov	r0, r4
 800f63a:	e7ea      	b.n	800f612 <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800f63c:	b92d      	cbnz	r5, 800f64a <rmw_uxrce_get_static_input_buffer_for_entity+0x92>
 800f63e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f642:	4808      	ldr	r0, [pc, #32]	@ (800f664 <rmw_uxrce_get_static_input_buffer_for_entity+0xac>)
 800f644:	b002      	add	sp, #8
 800f646:	f007 be29 	b.w	801729c <get_memory>
 800f64a:	428d      	cmp	r5, r1
 800f64c:	d8f7      	bhi.n	800f63e <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800f64e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f652:	b002      	add	sp, #8
 800f654:	4770      	bx	lr
 800f656:	f89d 300c 	ldrb.w	r3, [sp, #12]
 800f65a:	2b02      	cmp	r3, #2
 800f65c:	d0ef      	beq.n	800f63e <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800f65e:	d9ee      	bls.n	800f63e <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800f660:	4621      	mov	r1, r4
 800f662:	e7c4      	b.n	800f5ee <rmw_uxrce_get_static_input_buffer_for_entity+0x36>
 800f664:	2000e880 	.word	0x2000e880

0800f668 <rmw_uxrce_find_static_input_buffer_by_owner>:
 800f668:	4b11      	ldr	r3, [pc, #68]	@ (800f6b0 <rmw_uxrce_find_static_input_buffer_by_owner+0x48>)
 800f66a:	681b      	ldr	r3, [r3, #0]
 800f66c:	b1eb      	cbz	r3, 800f6aa <rmw_uxrce_find_static_input_buffer_by_owner+0x42>
 800f66e:	b530      	push	{r4, r5, lr}
 800f670:	4684      	mov	ip, r0
 800f672:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800f676:	f06f 4e00 	mvn.w	lr, #2147483648	@ 0x80000000
 800f67a:	2000      	movs	r0, #0
 800f67c:	e001      	b.n	800f682 <rmw_uxrce_find_static_input_buffer_by_owner+0x1a>
 800f67e:	685b      	ldr	r3, [r3, #4]
 800f680:	b193      	cbz	r3, 800f6a8 <rmw_uxrce_find_static_input_buffer_by_owner+0x40>
 800f682:	689a      	ldr	r2, [r3, #8]
 800f684:	f8d2 1814 	ldr.w	r1, [r2, #2068]	@ 0x814
 800f688:	458c      	cmp	ip, r1
 800f68a:	d1f8      	bne.n	800f67e <rmw_uxrce_find_static_input_buffer_by_owner+0x16>
 800f68c:	f8d2 1818 	ldr.w	r1, [r2, #2072]	@ 0x818
 800f690:	f8d2 281c 	ldr.w	r2, [r2, #2076]	@ 0x81c
 800f694:	42a1      	cmp	r1, r4
 800f696:	eb72 050e 	sbcs.w	r5, r2, lr
 800f69a:	daf0      	bge.n	800f67e <rmw_uxrce_find_static_input_buffer_by_owner+0x16>
 800f69c:	4618      	mov	r0, r3
 800f69e:	685b      	ldr	r3, [r3, #4]
 800f6a0:	460c      	mov	r4, r1
 800f6a2:	4696      	mov	lr, r2
 800f6a4:	2b00      	cmp	r3, #0
 800f6a6:	d1ec      	bne.n	800f682 <rmw_uxrce_find_static_input_buffer_by_owner+0x1a>
 800f6a8:	bd30      	pop	{r4, r5, pc}
 800f6aa:	4618      	mov	r0, r3
 800f6ac:	4770      	bx	lr
 800f6ae:	bf00      	nop
 800f6b0:	2000e880 	.word	0x2000e880
 800f6b4:	00000000 	.word	0x00000000

0800f6b8 <rmw_uxrce_clean_expired_static_input_buffer>:
 800f6b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f6bc:	4b3c      	ldr	r3, [pc, #240]	@ (800f7b0 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 800f6be:	ed2d 8b06 	vpush	{d8-d10}
 800f6c2:	f8d3 8000 	ldr.w	r8, [r3]
 800f6c6:	b08d      	sub	sp, #52	@ 0x34
 800f6c8:	f7ff fd74 	bl	800f1b4 <rmw_uros_epoch_nanos>
 800f6cc:	f1b8 0f00 	cmp.w	r8, #0
 800f6d0:	d05c      	beq.n	800f78c <rmw_uxrce_clean_expired_static_input_buffer+0xd4>
 800f6d2:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800f6d6:	f895 3820 	ldrb.w	r3, [r5, #2080]	@ 0x820
 800f6da:	2b04      	cmp	r3, #4
 800f6dc:	ed9f 8b2e 	vldr	d8, [pc, #184]	@ 800f798 <rmw_uxrce_clean_expired_static_input_buffer+0xe0>
 800f6e0:	ed9f ab2f 	vldr	d10, [pc, #188]	@ 800f7a0 <rmw_uxrce_clean_expired_static_input_buffer+0xe8>
 800f6e4:	ed9f 9b30 	vldr	d9, [pc, #192]	@ 800f7a8 <rmw_uxrce_clean_expired_static_input_buffer+0xf0>
 800f6e8:	4683      	mov	fp, r0
 800f6ea:	ac04      	add	r4, sp, #16
 800f6ec:	468a      	mov	sl, r1
 800f6ee:	d03f      	beq.n	800f770 <rmw_uxrce_clean_expired_static_input_buffer+0xb8>
 800f6f0:	2b05      	cmp	r3, #5
 800f6f2:	d044      	beq.n	800f77e <rmw_uxrce_clean_expired_static_input_buffer+0xc6>
 800f6f4:	2b03      	cmp	r3, #3
 800f6f6:	d03b      	beq.n	800f770 <rmw_uxrce_clean_expired_static_input_buffer+0xb8>
 800f6f8:	ed8d 8b04 	vstr	d8, [sp, #16]
 800f6fc:	ed8d ab06 	vstr	d10, [sp, #24]
 800f700:	ed8d 8b08 	vstr	d8, [sp, #32]
 800f704:	ed8d 8b0a 	vstr	d8, [sp, #40]	@ 0x28
 800f708:	ab08      	add	r3, sp, #32
 800f70a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800f70c:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800f710:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800f714:	f007 fbf8 	bl	8016f08 <rmw_time_equal>
 800f718:	b118      	cbz	r0, 800f722 <rmw_uxrce_clean_expired_static_input_buffer+0x6a>
 800f71a:	ed8d 9b04 	vstr	d9, [sp, #16]
 800f71e:	ed8d 8b06 	vstr	d8, [sp, #24]
 800f722:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800f726:	f8d5 7818 	ldr.w	r7, [r5, #2072]	@ 0x818
 800f72a:	f8d5 681c 	ldr.w	r6, [r5, #2076]	@ 0x81c
 800f72e:	f8d8 9004 	ldr.w	r9, [r8, #4]
 800f732:	f007 fc3d 	bl	8016fb0 <rmw_time_total_nsec>
 800f736:	183f      	adds	r7, r7, r0
 800f738:	eb46 0601 	adc.w	r6, r6, r1
 800f73c:	455f      	cmp	r7, fp
 800f73e:	eb76 060a 	sbcs.w	r6, r6, sl
 800f742:	f505 6502 	add.w	r5, r5, #2080	@ 0x820
 800f746:	db05      	blt.n	800f754 <rmw_uxrce_clean_expired_static_input_buffer+0x9c>
 800f748:	e955 2302 	ldrd	r2, r3, [r5, #-8]
 800f74c:	4593      	cmp	fp, r2
 800f74e:	eb7a 0303 	sbcs.w	r3, sl, r3
 800f752:	da03      	bge.n	800f75c <rmw_uxrce_clean_expired_static_input_buffer+0xa4>
 800f754:	4816      	ldr	r0, [pc, #88]	@ (800f7b0 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 800f756:	4641      	mov	r1, r8
 800f758:	f007 fdb0 	bl	80172bc <put_memory>
 800f75c:	f1b9 0f00 	cmp.w	r9, #0
 800f760:	d014      	beq.n	800f78c <rmw_uxrce_clean_expired_static_input_buffer+0xd4>
 800f762:	46c8      	mov	r8, r9
 800f764:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800f768:	f895 3820 	ldrb.w	r3, [r5, #2080]	@ 0x820
 800f76c:	2b04      	cmp	r3, #4
 800f76e:	d1bf      	bne.n	800f6f0 <rmw_uxrce_clean_expired_static_input_buffer+0x38>
 800f770:	f8d5 3814 	ldr.w	r3, [r5, #2068]	@ 0x814
 800f774:	3340      	adds	r3, #64	@ 0x40
 800f776:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800f778:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800f77c:	e7c0      	b.n	800f700 <rmw_uxrce_clean_expired_static_input_buffer+0x48>
 800f77e:	f8d5 3814 	ldr.w	r3, [r5, #2068]	@ 0x814
 800f782:	3348      	adds	r3, #72	@ 0x48
 800f784:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800f786:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800f78a:	e7b9      	b.n	800f700 <rmw_uxrce_clean_expired_static_input_buffer+0x48>
 800f78c:	b00d      	add	sp, #52	@ 0x34
 800f78e:	ecbd 8b06 	vpop	{d8-d10}
 800f792:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f796:	bf00      	nop
	...
 800f7a0:	00000001 	.word	0x00000001
 800f7a4:	00000000 	.word	0x00000000
 800f7a8:	0000001e 	.word	0x0000001e
 800f7ac:	00000000 	.word	0x00000000
 800f7b0:	2000e880 	.word	0x2000e880

0800f7b4 <run_xrce_session>:
 800f7b4:	b500      	push	{lr}
 800f7b6:	f891 c002 	ldrb.w	ip, [r1, #2]
 800f7ba:	b087      	sub	sp, #28
 800f7bc:	f1bc 0f01 	cmp.w	ip, #1
 800f7c0:	f8ad 200e 	strh.w	r2, [sp, #14]
 800f7c4:	d00f      	beq.n	800f7e6 <run_xrce_session+0x32>
 800f7c6:	4619      	mov	r1, r3
 800f7c8:	2301      	movs	r3, #1
 800f7ca:	9300      	str	r3, [sp, #0]
 800f7cc:	f10d 020e 	add.w	r2, sp, #14
 800f7d0:	f10d 0317 	add.w	r3, sp, #23
 800f7d4:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f7d8:	f001 ff8c 	bl	80116f4 <uxr_run_session_until_all_status>
 800f7dc:	b100      	cbz	r0, 800f7e0 <run_xrce_session+0x2c>
 800f7de:	2001      	movs	r0, #1
 800f7e0:	b007      	add	sp, #28
 800f7e2:	f85d fb04 	ldr.w	pc, [sp], #4
 800f7e6:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f7ea:	f001 fbc5 	bl	8010f78 <uxr_flash_output_streams>
 800f7ee:	2001      	movs	r0, #1
 800f7f0:	e7f6      	b.n	800f7e0 <run_xrce_session+0x2c>
 800f7f2:	bf00      	nop

0800f7f4 <convert_qos_profile>:
 800f7f4:	780a      	ldrb	r2, [r1, #0]
 800f7f6:	f891 c008 	ldrb.w	ip, [r1, #8]
 800f7fa:	f1a2 0202 	sub.w	r2, r2, #2
 800f7fe:	fab2 f282 	clz	r2, r2
 800f802:	0952      	lsrs	r2, r2, #5
 800f804:	7082      	strb	r2, [r0, #2]
 800f806:	7a4a      	ldrb	r2, [r1, #9]
 800f808:	8889      	ldrh	r1, [r1, #4]
 800f80a:	8081      	strh	r1, [r0, #4]
 800f80c:	f1a2 0202 	sub.w	r2, r2, #2
 800f810:	f1ac 0c02 	sub.w	ip, ip, #2
 800f814:	fab2 f282 	clz	r2, r2
 800f818:	fabc fc8c 	clz	ip, ip
 800f81c:	0952      	lsrs	r2, r2, #5
 800f81e:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 800f822:	0052      	lsls	r2, r2, #1
 800f824:	f880 c001 	strb.w	ip, [r0, #1]
 800f828:	7002      	strb	r2, [r0, #0]
 800f82a:	4770      	bx	lr

0800f82c <generate_type_name>:
 800f82c:	b530      	push	{r4, r5, lr}
 800f82e:	2300      	movs	r3, #0
 800f830:	700b      	strb	r3, [r1, #0]
 800f832:	6803      	ldr	r3, [r0, #0]
 800f834:	b087      	sub	sp, #28
 800f836:	4614      	mov	r4, r2
 800f838:	b1d3      	cbz	r3, 800f870 <generate_type_name+0x44>
 800f83a:	4a0f      	ldr	r2, [pc, #60]	@ (800f878 <generate_type_name+0x4c>)
 800f83c:	4615      	mov	r5, r2
 800f83e:	9203      	str	r2, [sp, #12]
 800f840:	9500      	str	r5, [sp, #0]
 800f842:	6842      	ldr	r2, [r0, #4]
 800f844:	480d      	ldr	r0, [pc, #52]	@ (800f87c <generate_type_name+0x50>)
 800f846:	9001      	str	r0, [sp, #4]
 800f848:	4608      	mov	r0, r1
 800f84a:	490d      	ldr	r1, [pc, #52]	@ (800f880 <generate_type_name+0x54>)
 800f84c:	9204      	str	r2, [sp, #16]
 800f84e:	9105      	str	r1, [sp, #20]
 800f850:	9102      	str	r1, [sp, #8]
 800f852:	4a0c      	ldr	r2, [pc, #48]	@ (800f884 <generate_type_name+0x58>)
 800f854:	4621      	mov	r1, r4
 800f856:	f00c fc67 	bl	801c128 <sniprintf>
 800f85a:	2800      	cmp	r0, #0
 800f85c:	db05      	blt.n	800f86a <generate_type_name+0x3e>
 800f85e:	4284      	cmp	r4, r0
 800f860:	bfd4      	ite	le
 800f862:	2000      	movle	r0, #0
 800f864:	2001      	movgt	r0, #1
 800f866:	b007      	add	sp, #28
 800f868:	bd30      	pop	{r4, r5, pc}
 800f86a:	2000      	movs	r0, #0
 800f86c:	b007      	add	sp, #28
 800f86e:	bd30      	pop	{r4, r5, pc}
 800f870:	4b05      	ldr	r3, [pc, #20]	@ (800f888 <generate_type_name+0x5c>)
 800f872:	4a01      	ldr	r2, [pc, #4]	@ (800f878 <generate_type_name+0x4c>)
 800f874:	461d      	mov	r5, r3
 800f876:	e7e2      	b.n	800f83e <generate_type_name+0x12>
 800f878:	0801ef00 	.word	0x0801ef00
 800f87c:	0801ef18 	.word	0x0801ef18
 800f880:	0801ef14 	.word	0x0801ef14
 800f884:	0801ef04 	.word	0x0801ef04
 800f888:	0801f4b4 	.word	0x0801f4b4

0800f88c <generate_topic_name>:
 800f88c:	b510      	push	{r4, lr}
 800f88e:	b082      	sub	sp, #8
 800f890:	4614      	mov	r4, r2
 800f892:	9000      	str	r0, [sp, #0]
 800f894:	4b08      	ldr	r3, [pc, #32]	@ (800f8b8 <generate_topic_name+0x2c>)
 800f896:	4a09      	ldr	r2, [pc, #36]	@ (800f8bc <generate_topic_name+0x30>)
 800f898:	4608      	mov	r0, r1
 800f89a:	4621      	mov	r1, r4
 800f89c:	f00c fc44 	bl	801c128 <sniprintf>
 800f8a0:	2800      	cmp	r0, #0
 800f8a2:	db05      	blt.n	800f8b0 <generate_topic_name+0x24>
 800f8a4:	4284      	cmp	r4, r0
 800f8a6:	bfd4      	ite	le
 800f8a8:	2000      	movle	r0, #0
 800f8aa:	2001      	movgt	r0, #1
 800f8ac:	b002      	add	sp, #8
 800f8ae:	bd10      	pop	{r4, pc}
 800f8b0:	2000      	movs	r0, #0
 800f8b2:	b002      	add	sp, #8
 800f8b4:	bd10      	pop	{r4, pc}
 800f8b6:	bf00      	nop
 800f8b8:	0801f954 	.word	0x0801f954
 800f8bc:	0801ef1c 	.word	0x0801ef1c

0800f8c0 <is_uxrce_rmw_identifier_valid>:
 800f8c0:	b510      	push	{r4, lr}
 800f8c2:	4604      	mov	r4, r0
 800f8c4:	b140      	cbz	r0, 800f8d8 <is_uxrce_rmw_identifier_valid+0x18>
 800f8c6:	f007 fd6f 	bl	80173a8 <rmw_get_implementation_identifier>
 800f8ca:	4601      	mov	r1, r0
 800f8cc:	4620      	mov	r0, r4
 800f8ce:	f7f0 fc87 	bl	80001e0 <strcmp>
 800f8d2:	fab0 f080 	clz	r0, r0
 800f8d6:	0940      	lsrs	r0, r0, #5
 800f8d8:	bd10      	pop	{r4, pc}
 800f8da:	bf00      	nop

0800f8dc <get_message_typesupport_handle>:
 800f8dc:	6883      	ldr	r3, [r0, #8]
 800f8de:	4718      	bx	r3

0800f8e0 <get_message_typesupport_handle_function>:
 800f8e0:	b510      	push	{r4, lr}
 800f8e2:	4604      	mov	r4, r0
 800f8e4:	6800      	ldr	r0, [r0, #0]
 800f8e6:	f7f0 fc7b 	bl	80001e0 <strcmp>
 800f8ea:	2800      	cmp	r0, #0
 800f8ec:	bf0c      	ite	eq
 800f8ee:	4620      	moveq	r0, r4
 800f8f0:	2000      	movne	r0, #0
 800f8f2:	bd10      	pop	{r4, pc}

0800f8f4 <rosidl_typesupport_c__get_message_typesupport_handle_function>:
 800f8f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f8f8:	6805      	ldr	r5, [r0, #0]
 800f8fa:	4604      	mov	r4, r0
 800f8fc:	4628      	mov	r0, r5
 800f8fe:	460e      	mov	r6, r1
 800f900:	f7f0 fc6e 	bl	80001e0 <strcmp>
 800f904:	b308      	cbz	r0, 800f94a <rosidl_typesupport_c__get_message_typesupport_handle_function+0x56>
 800f906:	4b12      	ldr	r3, [pc, #72]	@ (800f950 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x5c>)
 800f908:	4628      	mov	r0, r5
 800f90a:	6819      	ldr	r1, [r3, #0]
 800f90c:	f7f0 fc68 	bl	80001e0 <strcmp>
 800f910:	4605      	mov	r5, r0
 800f912:	b980      	cbnz	r0, 800f936 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x42>
 800f914:	f8d4 8004 	ldr.w	r8, [r4, #4]
 800f918:	f8d8 4000 	ldr.w	r4, [r8]
 800f91c:	b1ac      	cbz	r4, 800f94a <rosidl_typesupport_c__get_message_typesupport_handle_function+0x56>
 800f91e:	f8d8 7008 	ldr.w	r7, [r8, #8]
 800f922:	3f04      	subs	r7, #4
 800f924:	f857 0f04 	ldr.w	r0, [r7, #4]!
 800f928:	4631      	mov	r1, r6
 800f92a:	f7f0 fc59 	bl	80001e0 <strcmp>
 800f92e:	b128      	cbz	r0, 800f93c <rosidl_typesupport_c__get_message_typesupport_handle_function+0x48>
 800f930:	3501      	adds	r5, #1
 800f932:	42a5      	cmp	r5, r4
 800f934:	d1f6      	bne.n	800f924 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x30>
 800f936:	2000      	movs	r0, #0
 800f938:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f93c:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800f940:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800f944:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f948:	4718      	bx	r3
 800f94a:	4620      	mov	r0, r4
 800f94c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f950:	20000378 	.word	0x20000378

0800f954 <std_msgs__msg__Header__rosidl_typesupport_introspection_c__Header_init_function>:
 800f954:	f008 be9e 	b.w	8018694 <std_msgs__msg__Header__init>

0800f958 <std_msgs__msg__Header__rosidl_typesupport_introspection_c__Header_fini_function>:
 800f958:	f008 bebc 	b.w	80186d4 <std_msgs__msg__Header__fini>

0800f95c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header>:
 800f95c:	b508      	push	{r3, lr}
 800f95e:	f000 f9bb 	bl	800fcd8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 800f962:	4b06      	ldr	r3, [pc, #24]	@ (800f97c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x20>)
 800f964:	4906      	ldr	r1, [pc, #24]	@ (800f980 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x24>)
 800f966:	681a      	ldr	r2, [r3, #0]
 800f968:	60c8      	str	r0, [r1, #12]
 800f96a:	b10a      	cbz	r2, 800f970 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x14>
 800f96c:	4803      	ldr	r0, [pc, #12]	@ (800f97c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x20>)
 800f96e:	bd08      	pop	{r3, pc}
 800f970:	4a04      	ldr	r2, [pc, #16]	@ (800f984 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x28>)
 800f972:	4802      	ldr	r0, [pc, #8]	@ (800f97c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x20>)
 800f974:	6812      	ldr	r2, [r2, #0]
 800f976:	601a      	str	r2, [r3, #0]
 800f978:	bd08      	pop	{r3, pc}
 800f97a:	bf00      	nop
 800f97c:	20000380 	.word	0x20000380
 800f980:	20000398 	.word	0x20000398
 800f984:	2000037c 	.word	0x2000037c

0800f988 <_Header__max_serialized_size>:
 800f988:	b500      	push	{lr}
 800f98a:	b083      	sub	sp, #12
 800f98c:	2301      	movs	r3, #1
 800f98e:	2100      	movs	r1, #0
 800f990:	f10d 0007 	add.w	r0, sp, #7
 800f994:	f88d 3007 	strb.w	r3, [sp, #7]
 800f998:	f000 f9fc 	bl	800fd94 <max_serialized_size_builtin_interfaces__msg__Time>
 800f99c:	b003      	add	sp, #12
 800f99e:	f85d fb04 	ldr.w	pc, [sp], #4
 800f9a2:	bf00      	nop

0800f9a4 <get_serialized_size_std_msgs__msg__Header>:
 800f9a4:	b570      	push	{r4, r5, r6, lr}
 800f9a6:	4605      	mov	r5, r0
 800f9a8:	b168      	cbz	r0, 800f9c6 <get_serialized_size_std_msgs__msg__Header+0x22>
 800f9aa:	460c      	mov	r4, r1
 800f9ac:	f000 f9a2 	bl	800fcf4 <get_serialized_size_builtin_interfaces__msg__Time>
 800f9b0:	1826      	adds	r6, r4, r0
 800f9b2:	2104      	movs	r1, #4
 800f9b4:	4630      	mov	r0, r6
 800f9b6:	f7fd ffe1 	bl	800d97c <ucdr_alignment>
 800f9ba:	68eb      	ldr	r3, [r5, #12]
 800f9bc:	f1c4 0405 	rsb	r4, r4, #5
 800f9c0:	441c      	add	r4, r3
 800f9c2:	4404      	add	r4, r0
 800f9c4:	19a0      	adds	r0, r4, r6
 800f9c6:	bd70      	pop	{r4, r5, r6, pc}

0800f9c8 <_Header__cdr_deserialize>:
 800f9c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f9ca:	460c      	mov	r4, r1
 800f9cc:	b083      	sub	sp, #12
 800f9ce:	b1e1      	cbz	r1, 800fa0a <_Header__cdr_deserialize+0x42>
 800f9d0:	4606      	mov	r6, r0
 800f9d2:	f000 f9f3 	bl	800fdbc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 800f9d6:	6843      	ldr	r3, [r0, #4]
 800f9d8:	4621      	mov	r1, r4
 800f9da:	68db      	ldr	r3, [r3, #12]
 800f9dc:	4630      	mov	r0, r6
 800f9de:	4798      	blx	r3
 800f9e0:	6927      	ldr	r7, [r4, #16]
 800f9e2:	68a1      	ldr	r1, [r4, #8]
 800f9e4:	ab01      	add	r3, sp, #4
 800f9e6:	463a      	mov	r2, r7
 800f9e8:	4630      	mov	r0, r6
 800f9ea:	f000 ff75 	bl	80108d8 <ucdr_deserialize_sequence_char>
 800f9ee:	9b01      	ldr	r3, [sp, #4]
 800f9f0:	4605      	mov	r5, r0
 800f9f2:	b920      	cbnz	r0, 800f9fe <_Header__cdr_deserialize+0x36>
 800f9f4:	429f      	cmp	r7, r3
 800f9f6:	d30c      	bcc.n	800fa12 <_Header__cdr_deserialize+0x4a>
 800f9f8:	4628      	mov	r0, r5
 800f9fa:	b003      	add	sp, #12
 800f9fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f9fe:	b103      	cbz	r3, 800fa02 <_Header__cdr_deserialize+0x3a>
 800fa00:	3b01      	subs	r3, #1
 800fa02:	4628      	mov	r0, r5
 800fa04:	60e3      	str	r3, [r4, #12]
 800fa06:	b003      	add	sp, #12
 800fa08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fa0a:	460d      	mov	r5, r1
 800fa0c:	4628      	mov	r0, r5
 800fa0e:	b003      	add	sp, #12
 800fa10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fa12:	2101      	movs	r1, #1
 800fa14:	75b0      	strb	r0, [r6, #22]
 800fa16:	7571      	strb	r1, [r6, #21]
 800fa18:	60e0      	str	r0, [r4, #12]
 800fa1a:	4630      	mov	r0, r6
 800fa1c:	f7fd ffc4 	bl	800d9a8 <ucdr_align_to>
 800fa20:	4630      	mov	r0, r6
 800fa22:	9901      	ldr	r1, [sp, #4]
 800fa24:	f7fd fff6 	bl	800da14 <ucdr_advance_buffer>
 800fa28:	4628      	mov	r0, r5
 800fa2a:	b003      	add	sp, #12
 800fa2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fa2e:	bf00      	nop

0800fa30 <_Header__cdr_serialize>:
 800fa30:	b1f8      	cbz	r0, 800fa72 <_Header__cdr_serialize+0x42>
 800fa32:	b570      	push	{r4, r5, r6, lr}
 800fa34:	4604      	mov	r4, r0
 800fa36:	460d      	mov	r5, r1
 800fa38:	f000 f9c0 	bl	800fdbc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 800fa3c:	6843      	ldr	r3, [r0, #4]
 800fa3e:	4629      	mov	r1, r5
 800fa40:	689b      	ldr	r3, [r3, #8]
 800fa42:	4620      	mov	r0, r4
 800fa44:	4798      	blx	r3
 800fa46:	68a6      	ldr	r6, [r4, #8]
 800fa48:	b156      	cbz	r6, 800fa60 <_Header__cdr_serialize+0x30>
 800fa4a:	4630      	mov	r0, r6
 800fa4c:	f7f0 fc28 	bl	80002a0 <strlen>
 800fa50:	4631      	mov	r1, r6
 800fa52:	60e0      	str	r0, [r4, #12]
 800fa54:	1c42      	adds	r2, r0, #1
 800fa56:	4628      	mov	r0, r5
 800fa58:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800fa5c:	f000 bf2a 	b.w	80108b4 <ucdr_serialize_sequence_char>
 800fa60:	4630      	mov	r0, r6
 800fa62:	60e0      	str	r0, [r4, #12]
 800fa64:	4632      	mov	r2, r6
 800fa66:	4631      	mov	r1, r6
 800fa68:	4628      	mov	r0, r5
 800fa6a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800fa6e:	f000 bf21 	b.w	80108b4 <ucdr_serialize_sequence_char>
 800fa72:	4770      	bx	lr

0800fa74 <_Header__get_serialized_size>:
 800fa74:	b538      	push	{r3, r4, r5, lr}
 800fa76:	4604      	mov	r4, r0
 800fa78:	b150      	cbz	r0, 800fa90 <_Header__get_serialized_size+0x1c>
 800fa7a:	2100      	movs	r1, #0
 800fa7c:	f000 f93a 	bl	800fcf4 <get_serialized_size_builtin_interfaces__msg__Time>
 800fa80:	2104      	movs	r1, #4
 800fa82:	4605      	mov	r5, r0
 800fa84:	f7fd ff7a 	bl	800d97c <ucdr_alignment>
 800fa88:	68e4      	ldr	r4, [r4, #12]
 800fa8a:	3405      	adds	r4, #5
 800fa8c:	442c      	add	r4, r5
 800fa8e:	4420      	add	r0, r4
 800fa90:	bd38      	pop	{r3, r4, r5, pc}
 800fa92:	bf00      	nop

0800fa94 <max_serialized_size_std_msgs__msg__Header>:
 800fa94:	b510      	push	{r4, lr}
 800fa96:	2301      	movs	r3, #1
 800fa98:	4604      	mov	r4, r0
 800fa9a:	7003      	strb	r3, [r0, #0]
 800fa9c:	f000 f97a 	bl	800fd94 <max_serialized_size_builtin_interfaces__msg__Time>
 800faa0:	2300      	movs	r3, #0
 800faa2:	7023      	strb	r3, [r4, #0]
 800faa4:	bd10      	pop	{r4, pc}
 800faa6:	bf00      	nop

0800faa8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>:
 800faa8:	4800      	ldr	r0, [pc, #0]	@ (800faac <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header+0x4>)
 800faaa:	4770      	bx	lr
 800faac:	20000410 	.word	0x20000410

0800fab0 <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage>:
 800fab0:	4b04      	ldr	r3, [pc, #16]	@ (800fac4 <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x14>)
 800fab2:	681a      	ldr	r2, [r3, #0]
 800fab4:	b10a      	cbz	r2, 800faba <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0xa>
 800fab6:	4803      	ldr	r0, [pc, #12]	@ (800fac4 <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x14>)
 800fab8:	4770      	bx	lr
 800faba:	4a03      	ldr	r2, [pc, #12]	@ (800fac8 <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x18>)
 800fabc:	4801      	ldr	r0, [pc, #4]	@ (800fac4 <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x14>)
 800fabe:	6812      	ldr	r2, [r2, #0]
 800fac0:	601a      	str	r2, [r3, #0]
 800fac2:	4770      	bx	lr
 800fac4:	20000444 	.word	0x20000444
 800fac8:	20000378 	.word	0x20000378

0800facc <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage>:
 800facc:	4a02      	ldr	r2, [pc, #8]	@ (800fad8 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0xc>)
 800face:	4b03      	ldr	r3, [pc, #12]	@ (800fadc <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x10>)
 800fad0:	6812      	ldr	r2, [r2, #0]
 800fad2:	601a      	str	r2, [r3, #0]
 800fad4:	4770      	bx	lr
 800fad6:	bf00      	nop
 800fad8:	20000378 	.word	0x20000378
 800fadc:	20000444 	.word	0x20000444

0800fae0 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__size_function__TFMessage__transforms>:
 800fae0:	6840      	ldr	r0, [r0, #4]
 800fae2:	4770      	bx	lr

0800fae4 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__get_const_function__TFMessage__transforms>:
 800fae4:	6803      	ldr	r3, [r0, #0]
 800fae6:	2058      	movs	r0, #88	@ 0x58
 800fae8:	fb00 3001 	mla	r0, r0, r1, r3
 800faec:	4770      	bx	lr
 800faee:	bf00      	nop

0800faf0 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__fetch_function__TFMessage__transforms>:
 800faf0:	b508      	push	{r3, lr}
 800faf2:	6800      	ldr	r0, [r0, #0]
 800faf4:	4613      	mov	r3, r2
 800faf6:	2258      	movs	r2, #88	@ 0x58
 800faf8:	fb02 0101 	mla	r1, r2, r1, r0
 800fafc:	4618      	mov	r0, r3
 800fafe:	f00c fdc0 	bl	801c682 <memcpy>
 800fb02:	bd08      	pop	{r3, pc}

0800fb04 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__assign_function__TFMessage__transforms>:
 800fb04:	b508      	push	{r3, lr}
 800fb06:	6800      	ldr	r0, [r0, #0]
 800fb08:	468c      	mov	ip, r1
 800fb0a:	4611      	mov	r1, r2
 800fb0c:	2258      	movs	r2, #88	@ 0x58
 800fb0e:	fb02 000c 	mla	r0, r2, ip, r0
 800fb12:	f00c fdb6 	bl	801c682 <memcpy>
 800fb16:	bd08      	pop	{r3, pc}

0800fb18 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__TFMessage_init_function>:
 800fb18:	f008 bea4 	b.w	8018864 <tf2_msgs__msg__TFMessage__init>

0800fb1c <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__TFMessage_fini_function>:
 800fb1c:	f008 beb2 	b.w	8018884 <tf2_msgs__msg__TFMessage__fini>

0800fb20 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__resize_function__TFMessage__transforms>:
 800fb20:	b538      	push	{r3, r4, r5, lr}
 800fb22:	4604      	mov	r4, r0
 800fb24:	460d      	mov	r5, r1
 800fb26:	f000 fa0d 	bl	800ff44 <geometry_msgs__msg__TransformStamped__Sequence__fini>
 800fb2a:	4629      	mov	r1, r5
 800fb2c:	4620      	mov	r0, r4
 800fb2e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fb32:	f000 b98f 	b.w	800fe54 <geometry_msgs__msg__TransformStamped__Sequence__init>
 800fb36:	bf00      	nop

0800fb38 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__get_function__TFMessage__transforms>:
 800fb38:	6803      	ldr	r3, [r0, #0]
 800fb3a:	2058      	movs	r0, #88	@ 0x58
 800fb3c:	fb00 3001 	mla	r0, r0, r1, r3
 800fb40:	4770      	bx	lr
 800fb42:	bf00      	nop

0800fb44 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage>:
 800fb44:	b508      	push	{r3, lr}
 800fb46:	f000 fb0f 	bl	8010168 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>
 800fb4a:	4b06      	ldr	r3, [pc, #24]	@ (800fb64 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x20>)
 800fb4c:	4906      	ldr	r1, [pc, #24]	@ (800fb68 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x24>)
 800fb4e:	681a      	ldr	r2, [r3, #0]
 800fb50:	60c8      	str	r0, [r1, #12]
 800fb52:	b10a      	cbz	r2, 800fb58 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x14>
 800fb54:	4803      	ldr	r0, [pc, #12]	@ (800fb64 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x20>)
 800fb56:	bd08      	pop	{r3, pc}
 800fb58:	4a04      	ldr	r2, [pc, #16]	@ (800fb6c <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x28>)
 800fb5a:	4802      	ldr	r0, [pc, #8]	@ (800fb64 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x20>)
 800fb5c:	6812      	ldr	r2, [r2, #0]
 800fb5e:	601a      	str	r2, [r3, #0]
 800fb60:	bd08      	pop	{r3, pc}
 800fb62:	bf00      	nop
 800fb64:	20000464 	.word	0x20000464
 800fb68:	2000047c 	.word	0x2000047c
 800fb6c:	2000037c 	.word	0x2000037c

0800fb70 <_TFMessage__max_serialized_size>:
 800fb70:	2000      	movs	r0, #0
 800fb72:	4770      	bx	lr

0800fb74 <_TFMessage__cdr_deserialize>:
 800fb74:	b319      	cbz	r1, 800fbbe <_TFMessage__cdr_deserialize+0x4a>
 800fb76:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fb78:	460e      	mov	r6, r1
 800fb7a:	b083      	sub	sp, #12
 800fb7c:	a901      	add	r1, sp, #4
 800fb7e:	4607      	mov	r7, r0
 800fb80:	f7fc ff7e 	bl	800ca80 <ucdr_deserialize_uint32_t>
 800fb84:	9b01      	ldr	r3, [sp, #4]
 800fb86:	68b2      	ldr	r2, [r6, #8]
 800fb88:	429a      	cmp	r2, r3
 800fb8a:	d315      	bcc.n	800fbb8 <_TFMessage__cdr_deserialize+0x44>
 800fb8c:	6073      	str	r3, [r6, #4]
 800fb8e:	b18b      	cbz	r3, 800fbb4 <_TFMessage__cdr_deserialize+0x40>
 800fb90:	2400      	movs	r4, #0
 800fb92:	4625      	mov	r5, r4
 800fb94:	e002      	b.n	800fb9c <_TFMessage__cdr_deserialize+0x28>
 800fb96:	9b01      	ldr	r3, [sp, #4]
 800fb98:	42ab      	cmp	r3, r5
 800fb9a:	d90b      	bls.n	800fbb4 <_TFMessage__cdr_deserialize+0x40>
 800fb9c:	f000 fc40 	bl	8010420 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>
 800fba0:	6831      	ldr	r1, [r6, #0]
 800fba2:	6843      	ldr	r3, [r0, #4]
 800fba4:	4421      	add	r1, r4
 800fba6:	68db      	ldr	r3, [r3, #12]
 800fba8:	4638      	mov	r0, r7
 800fbaa:	4798      	blx	r3
 800fbac:	3501      	adds	r5, #1
 800fbae:	3458      	adds	r4, #88	@ 0x58
 800fbb0:	2800      	cmp	r0, #0
 800fbb2:	d1f0      	bne.n	800fb96 <_TFMessage__cdr_deserialize+0x22>
 800fbb4:	b003      	add	sp, #12
 800fbb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fbb8:	2000      	movs	r0, #0
 800fbba:	b003      	add	sp, #12
 800fbbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fbbe:	2000      	movs	r0, #0
 800fbc0:	4770      	bx	lr
 800fbc2:	bf00      	nop

0800fbc4 <_TFMessage__cdr_serialize>:
 800fbc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fbc8:	b1d8      	cbz	r0, 800fc02 <_TFMessage__cdr_serialize+0x3e>
 800fbca:	6847      	ldr	r7, [r0, #4]
 800fbcc:	460e      	mov	r6, r1
 800fbce:	4605      	mov	r5, r0
 800fbd0:	4608      	mov	r0, r1
 800fbd2:	4639      	mov	r1, r7
 800fbd4:	f7fc fe2a 	bl	800c82c <ucdr_serialize_uint32_t>
 800fbd8:	4680      	mov	r8, r0
 800fbda:	b190      	cbz	r0, 800fc02 <_TFMessage__cdr_serialize+0x3e>
 800fbdc:	b19f      	cbz	r7, 800fc06 <_TFMessage__cdr_serialize+0x42>
 800fbde:	2400      	movs	r4, #0
 800fbe0:	f04f 0958 	mov.w	r9, #88	@ 0x58
 800fbe4:	e002      	b.n	800fbec <_TFMessage__cdr_serialize+0x28>
 800fbe6:	3401      	adds	r4, #1
 800fbe8:	42a7      	cmp	r7, r4
 800fbea:	d00c      	beq.n	800fc06 <_TFMessage__cdr_serialize+0x42>
 800fbec:	f000 fc18 	bl	8010420 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>
 800fbf0:	682a      	ldr	r2, [r5, #0]
 800fbf2:	6843      	ldr	r3, [r0, #4]
 800fbf4:	4631      	mov	r1, r6
 800fbf6:	689b      	ldr	r3, [r3, #8]
 800fbf8:	fb09 2004 	mla	r0, r9, r4, r2
 800fbfc:	4798      	blx	r3
 800fbfe:	2800      	cmp	r0, #0
 800fc00:	d1f1      	bne.n	800fbe6 <_TFMessage__cdr_serialize+0x22>
 800fc02:	f04f 0800 	mov.w	r8, #0
 800fc06:	4640      	mov	r0, r8
 800fc08:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800fc0c <get_serialized_size_tf2_msgs__msg__TFMessage>:
 800fc0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fc10:	4606      	mov	r6, r0
 800fc12:	b338      	cbz	r0, 800fc64 <get_serialized_size_tf2_msgs__msg__TFMessage+0x58>
 800fc14:	4689      	mov	r9, r1
 800fc16:	4648      	mov	r0, r9
 800fc18:	2104      	movs	r1, #4
 800fc1a:	6877      	ldr	r7, [r6, #4]
 800fc1c:	f7fd feae 	bl	800d97c <ucdr_alignment>
 800fc20:	f109 0504 	add.w	r5, r9, #4
 800fc24:	4405      	add	r5, r0
 800fc26:	b1df      	cbz	r7, 800fc60 <get_serialized_size_tf2_msgs__msg__TFMessage+0x54>
 800fc28:	f04f 0a00 	mov.w	sl, #0
 800fc2c:	f04f 0858 	mov.w	r8, #88	@ 0x58
 800fc30:	f000 fbf6 	bl	8010420 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>
 800fc34:	6832      	ldr	r2, [r6, #0]
 800fc36:	6843      	ldr	r3, [r0, #4]
 800fc38:	4629      	mov	r1, r5
 800fc3a:	fb08 200a 	mla	r0, r8, sl, r2
 800fc3e:	695b      	ldr	r3, [r3, #20]
 800fc40:	4798      	blx	r3
 800fc42:	2804      	cmp	r0, #4
 800fc44:	4601      	mov	r1, r0
 800fc46:	4604      	mov	r4, r0
 800fc48:	bf28      	it	cs
 800fc4a:	2104      	movcs	r1, #4
 800fc4c:	4628      	mov	r0, r5
 800fc4e:	f7fd fe95 	bl	800d97c <ucdr_alignment>
 800fc52:	f10a 0a01 	add.w	sl, sl, #1
 800fc56:	442c      	add	r4, r5
 800fc58:	4557      	cmp	r7, sl
 800fc5a:	eb00 0504 	add.w	r5, r0, r4
 800fc5e:	d1e7      	bne.n	800fc30 <get_serialized_size_tf2_msgs__msg__TFMessage+0x24>
 800fc60:	eba5 0009 	sub.w	r0, r5, r9
 800fc64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800fc68 <_TFMessage__get_serialized_size>:
 800fc68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fc6c:	4607      	mov	r7, r0
 800fc6e:	b330      	cbz	r0, 800fcbe <_TFMessage__get_serialized_size+0x56>
 800fc70:	2104      	movs	r1, #4
 800fc72:	2000      	movs	r0, #0
 800fc74:	f8d7 8004 	ldr.w	r8, [r7, #4]
 800fc78:	f7fd fe80 	bl	800d97c <ucdr_alignment>
 800fc7c:	1d05      	adds	r5, r0, #4
 800fc7e:	f1b8 0f00 	cmp.w	r8, #0
 800fc82:	d019      	beq.n	800fcb8 <_TFMessage__get_serialized_size+0x50>
 800fc84:	2600      	movs	r6, #0
 800fc86:	f04f 0958 	mov.w	r9, #88	@ 0x58
 800fc8a:	f000 fbc9 	bl	8010420 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>
 800fc8e:	683a      	ldr	r2, [r7, #0]
 800fc90:	6843      	ldr	r3, [r0, #4]
 800fc92:	4629      	mov	r1, r5
 800fc94:	fb09 2006 	mla	r0, r9, r6, r2
 800fc98:	695b      	ldr	r3, [r3, #20]
 800fc9a:	4798      	blx	r3
 800fc9c:	2804      	cmp	r0, #4
 800fc9e:	4601      	mov	r1, r0
 800fca0:	4604      	mov	r4, r0
 800fca2:	bf28      	it	cs
 800fca4:	2104      	movcs	r1, #4
 800fca6:	4628      	mov	r0, r5
 800fca8:	f7fd fe68 	bl	800d97c <ucdr_alignment>
 800fcac:	3601      	adds	r6, #1
 800fcae:	442c      	add	r4, r5
 800fcb0:	45b0      	cmp	r8, r6
 800fcb2:	eb00 0504 	add.w	r5, r0, r4
 800fcb6:	d1e8      	bne.n	800fc8a <_TFMessage__get_serialized_size+0x22>
 800fcb8:	4628      	mov	r0, r5
 800fcba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fcbe:	4605      	mov	r5, r0
 800fcc0:	4628      	mov	r0, r5
 800fcc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fcc6:	bf00      	nop

0800fcc8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage>:
 800fcc8:	4800      	ldr	r0, [pc, #0]	@ (800fccc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x4>)
 800fcca:	4770      	bx	lr
 800fccc:	200004b8 	.word	0x200004b8

0800fcd0 <builtin_interfaces__msg__Time__rosidl_typesupport_introspection_c__Time_init_function>:
 800fcd0:	f008 be0c 	b.w	80188ec <builtin_interfaces__msg__Time__init>

0800fcd4 <builtin_interfaces__msg__Time__rosidl_typesupport_introspection_c__Time_fini_function>:
 800fcd4:	f008 be0e 	b.w	80188f4 <builtin_interfaces__msg__Time__fini>

0800fcd8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>:
 800fcd8:	4b04      	ldr	r3, [pc, #16]	@ (800fcec <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 800fcda:	681a      	ldr	r2, [r3, #0]
 800fcdc:	b10a      	cbz	r2, 800fce2 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0xa>
 800fcde:	4803      	ldr	r0, [pc, #12]	@ (800fcec <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 800fce0:	4770      	bx	lr
 800fce2:	4a03      	ldr	r2, [pc, #12]	@ (800fcf0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x18>)
 800fce4:	4801      	ldr	r0, [pc, #4]	@ (800fcec <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 800fce6:	6812      	ldr	r2, [r2, #0]
 800fce8:	601a      	str	r2, [r3, #0]
 800fcea:	4770      	bx	lr
 800fcec:	200004ec 	.word	0x200004ec
 800fcf0:	2000037c 	.word	0x2000037c

0800fcf4 <get_serialized_size_builtin_interfaces__msg__Time>:
 800fcf4:	b180      	cbz	r0, 800fd18 <get_serialized_size_builtin_interfaces__msg__Time+0x24>
 800fcf6:	b538      	push	{r3, r4, r5, lr}
 800fcf8:	460d      	mov	r5, r1
 800fcfa:	4628      	mov	r0, r5
 800fcfc:	2104      	movs	r1, #4
 800fcfe:	f7fd fe3d 	bl	800d97c <ucdr_alignment>
 800fd02:	2104      	movs	r1, #4
 800fd04:	186c      	adds	r4, r5, r1
 800fd06:	4404      	add	r4, r0
 800fd08:	4620      	mov	r0, r4
 800fd0a:	f7fd fe37 	bl	800d97c <ucdr_alignment>
 800fd0e:	f1c5 0504 	rsb	r5, r5, #4
 800fd12:	4405      	add	r5, r0
 800fd14:	1928      	adds	r0, r5, r4
 800fd16:	bd38      	pop	{r3, r4, r5, pc}
 800fd18:	4770      	bx	lr
 800fd1a:	bf00      	nop

0800fd1c <_Time__cdr_deserialize>:
 800fd1c:	b538      	push	{r3, r4, r5, lr}
 800fd1e:	460c      	mov	r4, r1
 800fd20:	b141      	cbz	r1, 800fd34 <_Time__cdr_deserialize+0x18>
 800fd22:	4605      	mov	r5, r0
 800fd24:	f7fd fa2e 	bl	800d184 <ucdr_deserialize_int32_t>
 800fd28:	1d21      	adds	r1, r4, #4
 800fd2a:	4628      	mov	r0, r5
 800fd2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fd30:	f7fc bea6 	b.w	800ca80 <ucdr_deserialize_uint32_t>
 800fd34:	4608      	mov	r0, r1
 800fd36:	bd38      	pop	{r3, r4, r5, pc}

0800fd38 <_Time__cdr_serialize>:
 800fd38:	b160      	cbz	r0, 800fd54 <_Time__cdr_serialize+0x1c>
 800fd3a:	b538      	push	{r3, r4, r5, lr}
 800fd3c:	460d      	mov	r5, r1
 800fd3e:	4604      	mov	r4, r0
 800fd40:	6801      	ldr	r1, [r0, #0]
 800fd42:	4628      	mov	r0, r5
 800fd44:	f7fd f984 	bl	800d050 <ucdr_serialize_int32_t>
 800fd48:	6861      	ldr	r1, [r4, #4]
 800fd4a:	4628      	mov	r0, r5
 800fd4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fd50:	f7fc bd6c 	b.w	800c82c <ucdr_serialize_uint32_t>
 800fd54:	4770      	bx	lr
 800fd56:	bf00      	nop

0800fd58 <_Time__get_serialized_size>:
 800fd58:	b160      	cbz	r0, 800fd74 <_Time__get_serialized_size+0x1c>
 800fd5a:	b510      	push	{r4, lr}
 800fd5c:	2104      	movs	r1, #4
 800fd5e:	2000      	movs	r0, #0
 800fd60:	f7fd fe0c 	bl	800d97c <ucdr_alignment>
 800fd64:	1d04      	adds	r4, r0, #4
 800fd66:	2104      	movs	r1, #4
 800fd68:	4620      	mov	r0, r4
 800fd6a:	f7fd fe07 	bl	800d97c <ucdr_alignment>
 800fd6e:	3004      	adds	r0, #4
 800fd70:	4420      	add	r0, r4
 800fd72:	bd10      	pop	{r4, pc}
 800fd74:	4770      	bx	lr
 800fd76:	bf00      	nop

0800fd78 <_Time__max_serialized_size>:
 800fd78:	b510      	push	{r4, lr}
 800fd7a:	2104      	movs	r1, #4
 800fd7c:	2000      	movs	r0, #0
 800fd7e:	f7fd fdfd 	bl	800d97c <ucdr_alignment>
 800fd82:	1d04      	adds	r4, r0, #4
 800fd84:	2104      	movs	r1, #4
 800fd86:	4620      	mov	r0, r4
 800fd88:	f7fd fdf8 	bl	800d97c <ucdr_alignment>
 800fd8c:	3004      	adds	r0, #4
 800fd8e:	4420      	add	r0, r4
 800fd90:	bd10      	pop	{r4, pc}
 800fd92:	bf00      	nop

0800fd94 <max_serialized_size_builtin_interfaces__msg__Time>:
 800fd94:	b538      	push	{r3, r4, r5, lr}
 800fd96:	460c      	mov	r4, r1
 800fd98:	2301      	movs	r3, #1
 800fd9a:	7003      	strb	r3, [r0, #0]
 800fd9c:	2104      	movs	r1, #4
 800fd9e:	4620      	mov	r0, r4
 800fda0:	f7fd fdec 	bl	800d97c <ucdr_alignment>
 800fda4:	2104      	movs	r1, #4
 800fda6:	1863      	adds	r3, r4, r1
 800fda8:	18c5      	adds	r5, r0, r3
 800fdaa:	4628      	mov	r0, r5
 800fdac:	f7fd fde6 	bl	800d97c <ucdr_alignment>
 800fdb0:	f1c4 0404 	rsb	r4, r4, #4
 800fdb4:	4420      	add	r0, r4
 800fdb6:	4428      	add	r0, r5
 800fdb8:	bd38      	pop	{r3, r4, r5, pc}
 800fdba:	bf00      	nop

0800fdbc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>:
 800fdbc:	4800      	ldr	r0, [pc, #0]	@ (800fdc0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x4>)
 800fdbe:	4770      	bx	lr
 800fdc0:	2000057c 	.word	0x2000057c

0800fdc4 <geometry_msgs__msg__TransformStamped__init>:
 800fdc4:	b398      	cbz	r0, 800fe2e <geometry_msgs__msg__TransformStamped__init+0x6a>
 800fdc6:	b570      	push	{r4, r5, r6, lr}
 800fdc8:	4604      	mov	r4, r0
 800fdca:	f008 fc63 	bl	8018694 <std_msgs__msg__Header__init>
 800fdce:	b160      	cbz	r0, 800fdea <geometry_msgs__msg__TransformStamped__init+0x26>
 800fdd0:	f104 0514 	add.w	r5, r4, #20
 800fdd4:	4628      	mov	r0, r5
 800fdd6:	f008 fbb3 	bl	8018540 <rosidl_runtime_c__String__init>
 800fdda:	b1e8      	cbz	r0, 800fe18 <geometry_msgs__msg__TransformStamped__init+0x54>
 800fddc:	f104 0620 	add.w	r6, r4, #32
 800fde0:	4630      	mov	r0, r6
 800fde2:	f008 ff33 	bl	8018c4c <geometry_msgs__msg__Transform__init>
 800fde6:	b168      	cbz	r0, 800fe04 <geometry_msgs__msg__TransformStamped__init+0x40>
 800fde8:	bd70      	pop	{r4, r5, r6, pc}
 800fdea:	4620      	mov	r0, r4
 800fdec:	f008 fc72 	bl	80186d4 <std_msgs__msg__Header__fini>
 800fdf0:	f104 0014 	add.w	r0, r4, #20
 800fdf4:	f008 fbbe 	bl	8018574 <rosidl_runtime_c__String__fini>
 800fdf8:	f104 0020 	add.w	r0, r4, #32
 800fdfc:	f008 ff46 	bl	8018c8c <geometry_msgs__msg__Transform__fini>
 800fe00:	2000      	movs	r0, #0
 800fe02:	bd70      	pop	{r4, r5, r6, pc}
 800fe04:	4620      	mov	r0, r4
 800fe06:	f008 fc65 	bl	80186d4 <std_msgs__msg__Header__fini>
 800fe0a:	4628      	mov	r0, r5
 800fe0c:	f008 fbb2 	bl	8018574 <rosidl_runtime_c__String__fini>
 800fe10:	4630      	mov	r0, r6
 800fe12:	f008 ff3b 	bl	8018c8c <geometry_msgs__msg__Transform__fini>
 800fe16:	e7f3      	b.n	800fe00 <geometry_msgs__msg__TransformStamped__init+0x3c>
 800fe18:	4620      	mov	r0, r4
 800fe1a:	f008 fc5b 	bl	80186d4 <std_msgs__msg__Header__fini>
 800fe1e:	4628      	mov	r0, r5
 800fe20:	f008 fba8 	bl	8018574 <rosidl_runtime_c__String__fini>
 800fe24:	f104 0020 	add.w	r0, r4, #32
 800fe28:	f008 ff30 	bl	8018c8c <geometry_msgs__msg__Transform__fini>
 800fe2c:	e7e8      	b.n	800fe00 <geometry_msgs__msg__TransformStamped__init+0x3c>
 800fe2e:	2000      	movs	r0, #0
 800fe30:	4770      	bx	lr
 800fe32:	bf00      	nop

0800fe34 <geometry_msgs__msg__TransformStamped__fini>:
 800fe34:	b168      	cbz	r0, 800fe52 <geometry_msgs__msg__TransformStamped__fini+0x1e>
 800fe36:	b510      	push	{r4, lr}
 800fe38:	4604      	mov	r4, r0
 800fe3a:	f008 fc4b 	bl	80186d4 <std_msgs__msg__Header__fini>
 800fe3e:	f104 0014 	add.w	r0, r4, #20
 800fe42:	f008 fb97 	bl	8018574 <rosidl_runtime_c__String__fini>
 800fe46:	f104 0020 	add.w	r0, r4, #32
 800fe4a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fe4e:	f008 bf1d 	b.w	8018c8c <geometry_msgs__msg__Transform__fini>
 800fe52:	4770      	bx	lr

0800fe54 <geometry_msgs__msg__TransformStamped__Sequence__init>:
 800fe54:	2800      	cmp	r0, #0
 800fe56:	d072      	beq.n	800ff3e <geometry_msgs__msg__TransformStamped__Sequence__init+0xea>
 800fe58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe5c:	b087      	sub	sp, #28
 800fe5e:	460e      	mov	r6, r1
 800fe60:	4607      	mov	r7, r0
 800fe62:	a801      	add	r0, sp, #4
 800fe64:	f7fe ff24 	bl	800ecb0 <rcutils_get_default_allocator>
 800fe68:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800fe6c:	2e00      	cmp	r6, #0
 800fe6e:	d049      	beq.n	800ff04 <geometry_msgs__msg__TransformStamped__Sequence__init+0xb0>
 800fe70:	9b04      	ldr	r3, [sp, #16]
 800fe72:	464a      	mov	r2, r9
 800fe74:	2158      	movs	r1, #88	@ 0x58
 800fe76:	4630      	mov	r0, r6
 800fe78:	4798      	blx	r3
 800fe7a:	4680      	mov	r8, r0
 800fe7c:	2800      	cmp	r0, #0
 800fe7e:	d03f      	beq.n	800ff00 <geometry_msgs__msg__TransformStamped__Sequence__init+0xac>
 800fe80:	4605      	mov	r5, r0
 800fe82:	2400      	movs	r4, #0
 800fe84:	e012      	b.n	800feac <geometry_msgs__msg__TransformStamped__Sequence__init+0x58>
 800fe86:	f105 0a14 	add.w	sl, r5, #20
 800fe8a:	4650      	mov	r0, sl
 800fe8c:	f008 fb58 	bl	8018540 <rosidl_runtime_c__String__init>
 800fe90:	2800      	cmp	r0, #0
 800fe92:	d03f      	beq.n	800ff14 <geometry_msgs__msg__TransformStamped__Sequence__init+0xc0>
 800fe94:	f105 0b20 	add.w	fp, r5, #32
 800fe98:	4658      	mov	r0, fp
 800fe9a:	f008 fed7 	bl	8018c4c <geometry_msgs__msg__Transform__init>
 800fe9e:	2800      	cmp	r0, #0
 800fea0:	d043      	beq.n	800ff2a <geometry_msgs__msg__TransformStamped__Sequence__init+0xd6>
 800fea2:	3401      	adds	r4, #1
 800fea4:	42a6      	cmp	r6, r4
 800fea6:	f105 0558 	add.w	r5, r5, #88	@ 0x58
 800feaa:	d02c      	beq.n	800ff06 <geometry_msgs__msg__TransformStamped__Sequence__init+0xb2>
 800feac:	4628      	mov	r0, r5
 800feae:	f008 fbf1 	bl	8018694 <std_msgs__msg__Header__init>
 800feb2:	2800      	cmp	r0, #0
 800feb4:	d1e7      	bne.n	800fe86 <geometry_msgs__msg__TransformStamped__Sequence__init+0x32>
 800feb6:	4628      	mov	r0, r5
 800feb8:	f008 fc0c 	bl	80186d4 <std_msgs__msg__Header__fini>
 800febc:	f105 0014 	add.w	r0, r5, #20
 800fec0:	f008 fb58 	bl	8018574 <rosidl_runtime_c__String__fini>
 800fec4:	f105 0020 	add.w	r0, r5, #32
 800fec8:	f008 fee0 	bl	8018c8c <geometry_msgs__msg__Transform__fini>
 800fecc:	42a6      	cmp	r6, r4
 800fece:	d91a      	bls.n	800ff06 <geometry_msgs__msg__TransformStamped__Sequence__init+0xb2>
 800fed0:	b194      	cbz	r4, 800fef8 <geometry_msgs__msg__TransformStamped__Sequence__init+0xa4>
 800fed2:	2358      	movs	r3, #88	@ 0x58
 800fed4:	fb03 8404 	mla	r4, r3, r4, r8
 800fed8:	3c58      	subs	r4, #88	@ 0x58
 800feda:	4620      	mov	r0, r4
 800fedc:	f008 fbfa 	bl	80186d4 <std_msgs__msg__Header__fini>
 800fee0:	f104 0014 	add.w	r0, r4, #20
 800fee4:	f008 fb46 	bl	8018574 <rosidl_runtime_c__String__fini>
 800fee8:	f104 0020 	add.w	r0, r4, #32
 800feec:	f008 fece 	bl	8018c8c <geometry_msgs__msg__Transform__fini>
 800fef0:	4544      	cmp	r4, r8
 800fef2:	f1a4 0458 	sub.w	r4, r4, #88	@ 0x58
 800fef6:	d1f0      	bne.n	800feda <geometry_msgs__msg__TransformStamped__Sequence__init+0x86>
 800fef8:	9b02      	ldr	r3, [sp, #8]
 800fefa:	4649      	mov	r1, r9
 800fefc:	4640      	mov	r0, r8
 800fefe:	4798      	blx	r3
 800ff00:	2000      	movs	r0, #0
 800ff02:	e004      	b.n	800ff0e <geometry_msgs__msg__TransformStamped__Sequence__init+0xba>
 800ff04:	46b0      	mov	r8, r6
 800ff06:	e9c7 8600 	strd	r8, r6, [r7]
 800ff0a:	60be      	str	r6, [r7, #8]
 800ff0c:	2001      	movs	r0, #1
 800ff0e:	b007      	add	sp, #28
 800ff10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ff14:	4628      	mov	r0, r5
 800ff16:	f008 fbdd 	bl	80186d4 <std_msgs__msg__Header__fini>
 800ff1a:	4650      	mov	r0, sl
 800ff1c:	f008 fb2a 	bl	8018574 <rosidl_runtime_c__String__fini>
 800ff20:	f105 0020 	add.w	r0, r5, #32
 800ff24:	f008 feb2 	bl	8018c8c <geometry_msgs__msg__Transform__fini>
 800ff28:	e7d0      	b.n	800fecc <geometry_msgs__msg__TransformStamped__Sequence__init+0x78>
 800ff2a:	4628      	mov	r0, r5
 800ff2c:	f008 fbd2 	bl	80186d4 <std_msgs__msg__Header__fini>
 800ff30:	4650      	mov	r0, sl
 800ff32:	f008 fb1f 	bl	8018574 <rosidl_runtime_c__String__fini>
 800ff36:	4658      	mov	r0, fp
 800ff38:	f008 fea8 	bl	8018c8c <geometry_msgs__msg__Transform__fini>
 800ff3c:	e7c6      	b.n	800fecc <geometry_msgs__msg__TransformStamped__Sequence__init+0x78>
 800ff3e:	2000      	movs	r0, #0
 800ff40:	4770      	bx	lr
 800ff42:	bf00      	nop

0800ff44 <geometry_msgs__msg__TransformStamped__Sequence__fini>:
 800ff44:	b360      	cbz	r0, 800ffa0 <geometry_msgs__msg__TransformStamped__Sequence__fini+0x5c>
 800ff46:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ff48:	4606      	mov	r6, r0
 800ff4a:	b087      	sub	sp, #28
 800ff4c:	a801      	add	r0, sp, #4
 800ff4e:	f7fe feaf 	bl	800ecb0 <rcutils_get_default_allocator>
 800ff52:	6833      	ldr	r3, [r6, #0]
 800ff54:	b1f3      	cbz	r3, 800ff94 <geometry_msgs__msg__TransformStamped__Sequence__fini+0x50>
 800ff56:	68b2      	ldr	r2, [r6, #8]
 800ff58:	b1a2      	cbz	r2, 800ff84 <geometry_msgs__msg__TransformStamped__Sequence__fini+0x40>
 800ff5a:	2500      	movs	r5, #0
 800ff5c:	2758      	movs	r7, #88	@ 0x58
 800ff5e:	fb07 3405 	mla	r4, r7, r5, r3
 800ff62:	4620      	mov	r0, r4
 800ff64:	b1c4      	cbz	r4, 800ff98 <geometry_msgs__msg__TransformStamped__Sequence__fini+0x54>
 800ff66:	f008 fbb5 	bl	80186d4 <std_msgs__msg__Header__fini>
 800ff6a:	f104 0014 	add.w	r0, r4, #20
 800ff6e:	f008 fb01 	bl	8018574 <rosidl_runtime_c__String__fini>
 800ff72:	f104 0020 	add.w	r0, r4, #32
 800ff76:	f008 fe89 	bl	8018c8c <geometry_msgs__msg__Transform__fini>
 800ff7a:	68b2      	ldr	r2, [r6, #8]
 800ff7c:	6833      	ldr	r3, [r6, #0]
 800ff7e:	3501      	adds	r5, #1
 800ff80:	4295      	cmp	r5, r2
 800ff82:	d3ec      	bcc.n	800ff5e <geometry_msgs__msg__TransformStamped__Sequence__fini+0x1a>
 800ff84:	4618      	mov	r0, r3
 800ff86:	9a02      	ldr	r2, [sp, #8]
 800ff88:	9905      	ldr	r1, [sp, #20]
 800ff8a:	4790      	blx	r2
 800ff8c:	2300      	movs	r3, #0
 800ff8e:	e9c6 3300 	strd	r3, r3, [r6]
 800ff92:	60b3      	str	r3, [r6, #8]
 800ff94:	b007      	add	sp, #28
 800ff96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ff98:	3501      	adds	r5, #1
 800ff9a:	4295      	cmp	r5, r2
 800ff9c:	d3df      	bcc.n	800ff5e <geometry_msgs__msg__TransformStamped__Sequence__fini+0x1a>
 800ff9e:	e7f1      	b.n	800ff84 <geometry_msgs__msg__TransformStamped__Sequence__fini+0x40>
 800ffa0:	4770      	bx	lr
 800ffa2:	bf00      	nop

0800ffa4 <geometry_msgs__msg__Twist__get_type_hash>:
 800ffa4:	4800      	ldr	r0, [pc, #0]	@ (800ffa8 <geometry_msgs__msg__Twist__get_type_hash+0x4>)
 800ffa6:	4770      	bx	lr
 800ffa8:	200005b0 	.word	0x200005b0

0800ffac <geometry_msgs__msg__Twist__get_type_description>:
 800ffac:	b510      	push	{r4, lr}
 800ffae:	4c08      	ldr	r4, [pc, #32]	@ (800ffd0 <geometry_msgs__msg__Twist__get_type_description+0x24>)
 800ffb0:	7820      	ldrb	r0, [r4, #0]
 800ffb2:	b108      	cbz	r0, 800ffb8 <geometry_msgs__msg__Twist__get_type_description+0xc>
 800ffb4:	4807      	ldr	r0, [pc, #28]	@ (800ffd4 <geometry_msgs__msg__Twist__get_type_description+0x28>)
 800ffb6:	bd10      	pop	{r4, pc}
 800ffb8:	f000 f86c 	bl	8010094 <geometry_msgs__msg__Vector3__get_type_description>
 800ffbc:	300c      	adds	r0, #12
 800ffbe:	c807      	ldmia	r0, {r0, r1, r2}
 800ffc0:	4b05      	ldr	r3, [pc, #20]	@ (800ffd8 <geometry_msgs__msg__Twist__get_type_description+0x2c>)
 800ffc2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800ffc6:	2301      	movs	r3, #1
 800ffc8:	4802      	ldr	r0, [pc, #8]	@ (800ffd4 <geometry_msgs__msg__Twist__get_type_description+0x28>)
 800ffca:	7023      	strb	r3, [r4, #0]
 800ffcc:	bd10      	pop	{r4, pc}
 800ffce:	bf00      	nop
 800ffd0:	20010f79 	.word	0x20010f79
 800ffd4:	0801fa0c 	.word	0x0801fa0c
 800ffd8:	20000658 	.word	0x20000658

0800ffdc <geometry_msgs__msg__Twist__get_individual_type_description_source>:
 800ffdc:	4800      	ldr	r0, [pc, #0]	@ (800ffe0 <geometry_msgs__msg__Twist__get_individual_type_description_source+0x4>)
 800ffde:	4770      	bx	lr
 800ffe0:	0801f9e8 	.word	0x0801f9e8

0800ffe4 <geometry_msgs__msg__Twist__get_type_description_sources>:
 800ffe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ffe6:	4e0f      	ldr	r6, [pc, #60]	@ (8010024 <geometry_msgs__msg__Twist__get_type_description_sources+0x40>)
 800ffe8:	7837      	ldrb	r7, [r6, #0]
 800ffea:	b10f      	cbz	r7, 800fff0 <geometry_msgs__msg__Twist__get_type_description_sources+0xc>
 800ffec:	480e      	ldr	r0, [pc, #56]	@ (8010028 <geometry_msgs__msg__Twist__get_type_description_sources+0x44>)
 800ffee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fff0:	4d0e      	ldr	r5, [pc, #56]	@ (801002c <geometry_msgs__msg__Twist__get_type_description_sources+0x48>)
 800fff2:	4c0f      	ldr	r4, [pc, #60]	@ (8010030 <geometry_msgs__msg__Twist__get_type_description_sources+0x4c>)
 800fff4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800fff6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800fff8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800fffa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800fffc:	682b      	ldr	r3, [r5, #0]
 800fffe:	f844 3b04 	str.w	r3, [r4], #4
 8010002:	4638      	mov	r0, r7
 8010004:	f000 f852 	bl	80100ac <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 8010008:	2301      	movs	r3, #1
 801000a:	4684      	mov	ip, r0
 801000c:	7033      	strb	r3, [r6, #0]
 801000e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010012:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010014:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010018:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801001a:	f8dc 3000 	ldr.w	r3, [ip]
 801001e:	4802      	ldr	r0, [pc, #8]	@ (8010028 <geometry_msgs__msg__Twist__get_type_description_sources+0x44>)
 8010020:	6023      	str	r3, [r4, #0]
 8010022:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010024:	20010f78 	.word	0x20010f78
 8010028:	0801f9dc 	.word	0x0801f9dc
 801002c:	0801f9e8 	.word	0x0801f9e8
 8010030:	20010f30 	.word	0x20010f30

08010034 <geometry_msgs__msg__Twist__init>:
 8010034:	b1d8      	cbz	r0, 801006e <geometry_msgs__msg__Twist__init+0x3a>
 8010036:	b538      	push	{r3, r4, r5, lr}
 8010038:	4604      	mov	r4, r0
 801003a:	f000 f857 	bl	80100ec <geometry_msgs__msg__Vector3__init>
 801003e:	b130      	cbz	r0, 801004e <geometry_msgs__msg__Twist__init+0x1a>
 8010040:	f104 0518 	add.w	r5, r4, #24
 8010044:	4628      	mov	r0, r5
 8010046:	f000 f851 	bl	80100ec <geometry_msgs__msg__Vector3__init>
 801004a:	b148      	cbz	r0, 8010060 <geometry_msgs__msg__Twist__init+0x2c>
 801004c:	bd38      	pop	{r3, r4, r5, pc}
 801004e:	4620      	mov	r0, r4
 8010050:	f000 f850 	bl	80100f4 <geometry_msgs__msg__Vector3__fini>
 8010054:	f104 0018 	add.w	r0, r4, #24
 8010058:	f000 f84c 	bl	80100f4 <geometry_msgs__msg__Vector3__fini>
 801005c:	2000      	movs	r0, #0
 801005e:	bd38      	pop	{r3, r4, r5, pc}
 8010060:	4620      	mov	r0, r4
 8010062:	f000 f847 	bl	80100f4 <geometry_msgs__msg__Vector3__fini>
 8010066:	4628      	mov	r0, r5
 8010068:	f000 f844 	bl	80100f4 <geometry_msgs__msg__Vector3__fini>
 801006c:	e7f6      	b.n	801005c <geometry_msgs__msg__Twist__init+0x28>
 801006e:	2000      	movs	r0, #0
 8010070:	4770      	bx	lr
 8010072:	bf00      	nop

08010074 <geometry_msgs__msg__Twist__fini>:
 8010074:	b148      	cbz	r0, 801008a <geometry_msgs__msg__Twist__fini+0x16>
 8010076:	b510      	push	{r4, lr}
 8010078:	4604      	mov	r4, r0
 801007a:	f000 f83b 	bl	80100f4 <geometry_msgs__msg__Vector3__fini>
 801007e:	f104 0018 	add.w	r0, r4, #24
 8010082:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010086:	f000 b835 	b.w	80100f4 <geometry_msgs__msg__Vector3__fini>
 801008a:	4770      	bx	lr

0801008c <geometry_msgs__msg__Vector3__get_type_hash>:
 801008c:	4800      	ldr	r0, [pc, #0]	@ (8010090 <geometry_msgs__msg__Vector3__get_type_hash+0x4>)
 801008e:	4770      	bx	lr
 8010090:	2000073c 	.word	0x2000073c

08010094 <geometry_msgs__msg__Vector3__get_type_description>:
 8010094:	4b03      	ldr	r3, [pc, #12]	@ (80100a4 <geometry_msgs__msg__Vector3__get_type_description+0x10>)
 8010096:	781a      	ldrb	r2, [r3, #0]
 8010098:	b90a      	cbnz	r2, 801009e <geometry_msgs__msg__Vector3__get_type_description+0xa>
 801009a:	2201      	movs	r2, #1
 801009c:	701a      	strb	r2, [r3, #0]
 801009e:	4802      	ldr	r0, [pc, #8]	@ (80100a8 <geometry_msgs__msg__Vector3__get_type_description+0x14>)
 80100a0:	4770      	bx	lr
 80100a2:	bf00      	nop
 80100a4:	20010fa1 	.word	0x20010fa1
 80100a8:	0801fa60 	.word	0x0801fa60

080100ac <geometry_msgs__msg__Vector3__get_individual_type_description_source>:
 80100ac:	4800      	ldr	r0, [pc, #0]	@ (80100b0 <geometry_msgs__msg__Vector3__get_individual_type_description_source+0x4>)
 80100ae:	4770      	bx	lr
 80100b0:	0801fa3c 	.word	0x0801fa3c

080100b4 <geometry_msgs__msg__Vector3__get_type_description_sources>:
 80100b4:	4b09      	ldr	r3, [pc, #36]	@ (80100dc <geometry_msgs__msg__Vector3__get_type_description_sources+0x28>)
 80100b6:	781a      	ldrb	r2, [r3, #0]
 80100b8:	b96a      	cbnz	r2, 80100d6 <geometry_msgs__msg__Vector3__get_type_description_sources+0x22>
 80100ba:	b430      	push	{r4, r5}
 80100bc:	4d08      	ldr	r5, [pc, #32]	@ (80100e0 <geometry_msgs__msg__Vector3__get_type_description_sources+0x2c>)
 80100be:	4c09      	ldr	r4, [pc, #36]	@ (80100e4 <geometry_msgs__msg__Vector3__get_type_description_sources+0x30>)
 80100c0:	2201      	movs	r2, #1
 80100c2:	701a      	strb	r2, [r3, #0]
 80100c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80100c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80100c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80100ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80100cc:	682b      	ldr	r3, [r5, #0]
 80100ce:	4806      	ldr	r0, [pc, #24]	@ (80100e8 <geometry_msgs__msg__Vector3__get_type_description_sources+0x34>)
 80100d0:	6023      	str	r3, [r4, #0]
 80100d2:	bc30      	pop	{r4, r5}
 80100d4:	4770      	bx	lr
 80100d6:	4804      	ldr	r0, [pc, #16]	@ (80100e8 <geometry_msgs__msg__Vector3__get_type_description_sources+0x34>)
 80100d8:	4770      	bx	lr
 80100da:	bf00      	nop
 80100dc:	20010fa0 	.word	0x20010fa0
 80100e0:	0801fa3c 	.word	0x0801fa3c
 80100e4:	20010f7c 	.word	0x20010f7c
 80100e8:	0801fa30 	.word	0x0801fa30

080100ec <geometry_msgs__msg__Vector3__init>:
 80100ec:	3800      	subs	r0, #0
 80100ee:	bf18      	it	ne
 80100f0:	2001      	movne	r0, #1
 80100f2:	4770      	bx	lr

080100f4 <geometry_msgs__msg__Vector3__fini>:
 80100f4:	4770      	bx	lr
 80100f6:	bf00      	nop

080100f8 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__size_function__PoseWithCovariance__covariance>:
 80100f8:	2024      	movs	r0, #36	@ 0x24
 80100fa:	4770      	bx	lr

080100fc <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__get_const_function__PoseWithCovariance__covariance>:
 80100fc:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8010100:	4770      	bx	lr
 8010102:	bf00      	nop

08010104 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__fetch_function__PoseWithCovariance__covariance>:
 8010104:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8010108:	e9d0 0100 	ldrd	r0, r1, [r0]
 801010c:	e9c2 0100 	strd	r0, r1, [r2]
 8010110:	4770      	bx	lr
 8010112:	bf00      	nop

08010114 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__assign_function__PoseWithCovariance__covariance>:
 8010114:	e9d2 2300 	ldrd	r2, r3, [r2]
 8010118:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 801011c:	e9c0 2300 	strd	r2, r3, [r0]
 8010120:	4770      	bx	lr
 8010122:	bf00      	nop

08010124 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__PoseWithCovariance_init_function>:
 8010124:	f008 bcf0 	b.w	8018b08 <geometry_msgs__msg__PoseWithCovariance__init>

08010128 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__PoseWithCovariance_fini_function>:
 8010128:	f008 bcfc 	b.w	8018b24 <geometry_msgs__msg__PoseWithCovariance__fini>

0801012c <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__get_function__PoseWithCovariance__covariance>:
 801012c:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8010130:	4770      	bx	lr
 8010132:	bf00      	nop

08010134 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>:
 8010134:	b508      	push	{r3, lr}
 8010136:	f008 fed3 	bl	8018ee0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose>
 801013a:	4b06      	ldr	r3, [pc, #24]	@ (8010154 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x20>)
 801013c:	4906      	ldr	r1, [pc, #24]	@ (8010158 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x24>)
 801013e:	681a      	ldr	r2, [r3, #0]
 8010140:	60c8      	str	r0, [r1, #12]
 8010142:	b10a      	cbz	r2, 8010148 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x14>
 8010144:	4803      	ldr	r0, [pc, #12]	@ (8010154 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x20>)
 8010146:	bd08      	pop	{r3, pc}
 8010148:	4a04      	ldr	r2, [pc, #16]	@ (801015c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x28>)
 801014a:	4802      	ldr	r0, [pc, #8]	@ (8010154 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x20>)
 801014c:	6812      	ldr	r2, [r2, #0]
 801014e:	601a      	str	r2, [r3, #0]
 8010150:	bd08      	pop	{r3, pc}
 8010152:	bf00      	nop
 8010154:	20000960 	.word	0x20000960
 8010158:	20000978 	.word	0x20000978
 801015c:	2000037c 	.word	0x2000037c

08010160 <geometry_msgs__msg__TransformStamped__rosidl_typesupport_introspection_c__TransformStamped_init_function>:
 8010160:	f7ff be30 	b.w	800fdc4 <geometry_msgs__msg__TransformStamped__init>

08010164 <geometry_msgs__msg__TransformStamped__rosidl_typesupport_introspection_c__TransformStamped_fini_function>:
 8010164:	f7ff be66 	b.w	800fe34 <geometry_msgs__msg__TransformStamped__fini>

08010168 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>:
 8010168:	b510      	push	{r4, lr}
 801016a:	f7ff fbf7 	bl	800f95c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header>
 801016e:	4c08      	ldr	r4, [pc, #32]	@ (8010190 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x28>)
 8010170:	60e0      	str	r0, [r4, #12]
 8010172:	f008 fee3 	bl	8018f3c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform>
 8010176:	4b07      	ldr	r3, [pc, #28]	@ (8010194 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x2c>)
 8010178:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
 801017c:	681a      	ldr	r2, [r3, #0]
 801017e:	b10a      	cbz	r2, 8010184 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x1c>
 8010180:	4804      	ldr	r0, [pc, #16]	@ (8010194 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x2c>)
 8010182:	bd10      	pop	{r4, pc}
 8010184:	4a04      	ldr	r2, [pc, #16]	@ (8010198 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x30>)
 8010186:	4803      	ldr	r0, [pc, #12]	@ (8010194 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x2c>)
 8010188:	6812      	ldr	r2, [r2, #0]
 801018a:	601a      	str	r2, [r3, #0]
 801018c:	bd10      	pop	{r4, pc}
 801018e:	bf00      	nop
 8010190:	20000a08 	.word	0x20000a08
 8010194:	200009f0 	.word	0x200009f0
 8010198:	2000037c 	.word	0x2000037c

0801019c <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__size_function__TwistWithCovariance__covariance>:
 801019c:	2024      	movs	r0, #36	@ 0x24
 801019e:	4770      	bx	lr

080101a0 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__get_const_function__TwistWithCovariance__covariance>:
 80101a0:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 80101a4:	4770      	bx	lr
 80101a6:	bf00      	nop

080101a8 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__fetch_function__TwistWithCovariance__covariance>:
 80101a8:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 80101ac:	e9d0 0100 	ldrd	r0, r1, [r0]
 80101b0:	e9c2 0100 	strd	r0, r1, [r2]
 80101b4:	4770      	bx	lr
 80101b6:	bf00      	nop

080101b8 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__assign_function__TwistWithCovariance__covariance>:
 80101b8:	e9d2 2300 	ldrd	r2, r3, [r2]
 80101bc:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 80101c0:	e9c0 2300 	strd	r2, r3, [r0]
 80101c4:	4770      	bx	lr
 80101c6:	bf00      	nop

080101c8 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__TwistWithCovariance_init_function>:
 80101c8:	f008 be74 	b.w	8018eb4 <geometry_msgs__msg__TwistWithCovariance__init>

080101cc <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__TwistWithCovariance_fini_function>:
 80101cc:	f008 be80 	b.w	8018ed0 <geometry_msgs__msg__TwistWithCovariance__fini>

080101d0 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__get_function__TwistWithCovariance__covariance>:
 80101d0:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 80101d4:	4770      	bx	lr
 80101d6:	bf00      	nop

080101d8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>:
 80101d8:	b508      	push	{r3, lr}
 80101da:	f7fb ffb3 	bl	800c144 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 80101de:	4b06      	ldr	r3, [pc, #24]	@ (80101f8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x20>)
 80101e0:	4906      	ldr	r1, [pc, #24]	@ (80101fc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x24>)
 80101e2:	681a      	ldr	r2, [r3, #0]
 80101e4:	60c8      	str	r0, [r1, #12]
 80101e6:	b10a      	cbz	r2, 80101ec <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x14>
 80101e8:	4803      	ldr	r0, [pc, #12]	@ (80101f8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x20>)
 80101ea:	bd08      	pop	{r3, pc}
 80101ec:	4a04      	ldr	r2, [pc, #16]	@ (8010200 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x28>)
 80101ee:	4802      	ldr	r0, [pc, #8]	@ (80101f8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x20>)
 80101f0:	6812      	ldr	r2, [r2, #0]
 80101f2:	601a      	str	r2, [r3, #0]
 80101f4:	bd08      	pop	{r3, pc}
 80101f6:	bf00      	nop
 80101f8:	20000abc 	.word	0x20000abc
 80101fc:	20000ad4 	.word	0x20000ad4
 8010200:	2000037c 	.word	0x2000037c

08010204 <get_serialized_size_geometry_msgs__msg__PoseWithCovariance>:
 8010204:	b538      	push	{r3, r4, r5, lr}
 8010206:	b158      	cbz	r0, 8010220 <get_serialized_size_geometry_msgs__msg__PoseWithCovariance+0x1c>
 8010208:	460d      	mov	r5, r1
 801020a:	f008 feaf 	bl	8018f6c <get_serialized_size_geometry_msgs__msg__Pose>
 801020e:	182c      	adds	r4, r5, r0
 8010210:	2108      	movs	r1, #8
 8010212:	4620      	mov	r0, r4
 8010214:	f7fd fbb2 	bl	800d97c <ucdr_alignment>
 8010218:	f5c5 7590 	rsb	r5, r5, #288	@ 0x120
 801021c:	4405      	add	r5, r0
 801021e:	1928      	adds	r0, r5, r4
 8010220:	bd38      	pop	{r3, r4, r5, pc}
 8010222:	bf00      	nop

08010224 <_PoseWithCovariance__cdr_deserialize>:
 8010224:	b538      	push	{r3, r4, r5, lr}
 8010226:	460c      	mov	r4, r1
 8010228:	b179      	cbz	r1, 801024a <_PoseWithCovariance__cdr_deserialize+0x26>
 801022a:	4605      	mov	r5, r0
 801022c:	f008 ff0a 	bl	8019044 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose>
 8010230:	6843      	ldr	r3, [r0, #4]
 8010232:	4621      	mov	r1, r4
 8010234:	68db      	ldr	r3, [r3, #12]
 8010236:	4628      	mov	r0, r5
 8010238:	4798      	blx	r3
 801023a:	f104 0138 	add.w	r1, r4, #56	@ 0x38
 801023e:	4628      	mov	r0, r5
 8010240:	2224      	movs	r2, #36	@ 0x24
 8010242:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010246:	f000 badf 	b.w	8010808 <ucdr_deserialize_array_double>
 801024a:	4608      	mov	r0, r1
 801024c:	bd38      	pop	{r3, r4, r5, pc}
 801024e:	bf00      	nop

08010250 <_PoseWithCovariance__cdr_serialize>:
 8010250:	b188      	cbz	r0, 8010276 <_PoseWithCovariance__cdr_serialize+0x26>
 8010252:	b538      	push	{r3, r4, r5, lr}
 8010254:	460d      	mov	r5, r1
 8010256:	4604      	mov	r4, r0
 8010258:	f008 fef4 	bl	8019044 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose>
 801025c:	6843      	ldr	r3, [r0, #4]
 801025e:	4629      	mov	r1, r5
 8010260:	689b      	ldr	r3, [r3, #8]
 8010262:	4620      	mov	r0, r4
 8010264:	4798      	blx	r3
 8010266:	f104 0138 	add.w	r1, r4, #56	@ 0x38
 801026a:	4628      	mov	r0, r5
 801026c:	2224      	movs	r2, #36	@ 0x24
 801026e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010272:	f000 ba75 	b.w	8010760 <ucdr_serialize_array_double>
 8010276:	4770      	bx	lr

08010278 <_PoseWithCovariance__get_serialized_size>:
 8010278:	b158      	cbz	r0, 8010292 <_PoseWithCovariance__get_serialized_size+0x1a>
 801027a:	b510      	push	{r4, lr}
 801027c:	2100      	movs	r1, #0
 801027e:	f008 fe75 	bl	8018f6c <get_serialized_size_geometry_msgs__msg__Pose>
 8010282:	2108      	movs	r1, #8
 8010284:	4604      	mov	r4, r0
 8010286:	f7fd fb79 	bl	800d97c <ucdr_alignment>
 801028a:	4420      	add	r0, r4
 801028c:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 8010290:	bd10      	pop	{r4, pc}
 8010292:	4770      	bx	lr

08010294 <_PoseWithCovariance__max_serialized_size>:
 8010294:	b510      	push	{r4, lr}
 8010296:	b082      	sub	sp, #8
 8010298:	2301      	movs	r3, #1
 801029a:	2100      	movs	r1, #0
 801029c:	f10d 0007 	add.w	r0, sp, #7
 80102a0:	f88d 3007 	strb.w	r3, [sp, #7]
 80102a4:	f008 fec0 	bl	8019028 <max_serialized_size_geometry_msgs__msg__Pose>
 80102a8:	2108      	movs	r1, #8
 80102aa:	4604      	mov	r4, r0
 80102ac:	f7fd fb66 	bl	800d97c <ucdr_alignment>
 80102b0:	4420      	add	r0, r4
 80102b2:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 80102b6:	b002      	add	sp, #8
 80102b8:	bd10      	pop	{r4, pc}
 80102ba:	bf00      	nop

080102bc <max_serialized_size_geometry_msgs__msg__PoseWithCovariance>:
 80102bc:	b538      	push	{r3, r4, r5, lr}
 80102be:	2301      	movs	r3, #1
 80102c0:	7003      	strb	r3, [r0, #0]
 80102c2:	460c      	mov	r4, r1
 80102c4:	f008 feb0 	bl	8019028 <max_serialized_size_geometry_msgs__msg__Pose>
 80102c8:	1825      	adds	r5, r4, r0
 80102ca:	2108      	movs	r1, #8
 80102cc:	4628      	mov	r0, r5
 80102ce:	f7fd fb55 	bl	800d97c <ucdr_alignment>
 80102d2:	f5c4 7490 	rsb	r4, r4, #288	@ 0x120
 80102d6:	4420      	add	r0, r4
 80102d8:	4428      	add	r0, r5
 80102da:	bd38      	pop	{r3, r4, r5, pc}

080102dc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>:
 80102dc:	4800      	ldr	r0, [pc, #0]	@ (80102e0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x4>)
 80102de:	4770      	bx	lr
 80102e0:	20000b4c 	.word	0x20000b4c

080102e4 <get_serialized_size_geometry_msgs__msg__TransformStamped>:
 80102e4:	b570      	push	{r4, r5, r6, lr}
 80102e6:	4604      	mov	r4, r0
 80102e8:	b198      	cbz	r0, 8010312 <get_serialized_size_geometry_msgs__msg__TransformStamped+0x2e>
 80102ea:	460d      	mov	r5, r1
 80102ec:	f7ff fb5a 	bl	800f9a4 <get_serialized_size_std_msgs__msg__Header>
 80102f0:	182e      	adds	r6, r5, r0
 80102f2:	2104      	movs	r1, #4
 80102f4:	4630      	mov	r0, r6
 80102f6:	f7fd fb41 	bl	800d97c <ucdr_alignment>
 80102fa:	69a3      	ldr	r3, [r4, #24]
 80102fc:	4602      	mov	r2, r0
 80102fe:	f104 0020 	add.w	r0, r4, #32
 8010302:	1d5c      	adds	r4, r3, #5
 8010304:	4414      	add	r4, r2
 8010306:	4434      	add	r4, r6
 8010308:	4621      	mov	r1, r4
 801030a:	f008 ff57 	bl	80191bc <get_serialized_size_geometry_msgs__msg__Transform>
 801030e:	1b40      	subs	r0, r0, r5
 8010310:	4420      	add	r0, r4
 8010312:	bd70      	pop	{r4, r5, r6, pc}

08010314 <_TransformStamped__cdr_deserialize>:
 8010314:	b570      	push	{r4, r5, r6, lr}
 8010316:	460c      	mov	r4, r1
 8010318:	b082      	sub	sp, #8
 801031a:	b309      	cbz	r1, 8010360 <_TransformStamped__cdr_deserialize+0x4c>
 801031c:	4605      	mov	r5, r0
 801031e:	f7ff fbc3 	bl	800faa8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 8010322:	6843      	ldr	r3, [r0, #4]
 8010324:	4621      	mov	r1, r4
 8010326:	68db      	ldr	r3, [r3, #12]
 8010328:	4628      	mov	r0, r5
 801032a:	4798      	blx	r3
 801032c:	69e6      	ldr	r6, [r4, #28]
 801032e:	6961      	ldr	r1, [r4, #20]
 8010330:	ab01      	add	r3, sp, #4
 8010332:	4632      	mov	r2, r6
 8010334:	4628      	mov	r0, r5
 8010336:	f000 facf 	bl	80108d8 <ucdr_deserialize_sequence_char>
 801033a:	9b01      	ldr	r3, [sp, #4]
 801033c:	b960      	cbnz	r0, 8010358 <_TransformStamped__cdr_deserialize+0x44>
 801033e:	429e      	cmp	r6, r3
 8010340:	d311      	bcc.n	8010366 <_TransformStamped__cdr_deserialize+0x52>
 8010342:	f008 ffa7 	bl	8019294 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Transform>
 8010346:	6843      	ldr	r3, [r0, #4]
 8010348:	68db      	ldr	r3, [r3, #12]
 801034a:	f104 0120 	add.w	r1, r4, #32
 801034e:	4628      	mov	r0, r5
 8010350:	b002      	add	sp, #8
 8010352:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010356:	4718      	bx	r3
 8010358:	b103      	cbz	r3, 801035c <_TransformStamped__cdr_deserialize+0x48>
 801035a:	3b01      	subs	r3, #1
 801035c:	61a3      	str	r3, [r4, #24]
 801035e:	e7f0      	b.n	8010342 <_TransformStamped__cdr_deserialize+0x2e>
 8010360:	4608      	mov	r0, r1
 8010362:	b002      	add	sp, #8
 8010364:	bd70      	pop	{r4, r5, r6, pc}
 8010366:	2101      	movs	r1, #1
 8010368:	75a8      	strb	r0, [r5, #22]
 801036a:	7569      	strb	r1, [r5, #21]
 801036c:	61a0      	str	r0, [r4, #24]
 801036e:	4628      	mov	r0, r5
 8010370:	f7fd fb1a 	bl	800d9a8 <ucdr_align_to>
 8010374:	9901      	ldr	r1, [sp, #4]
 8010376:	4628      	mov	r0, r5
 8010378:	f7fd fb4c 	bl	800da14 <ucdr_advance_buffer>
 801037c:	e7e1      	b.n	8010342 <_TransformStamped__cdr_deserialize+0x2e>
 801037e:	bf00      	nop

08010380 <_TransformStamped__cdr_serialize>:
 8010380:	b308      	cbz	r0, 80103c6 <_TransformStamped__cdr_serialize+0x46>
 8010382:	b570      	push	{r4, r5, r6, lr}
 8010384:	4604      	mov	r4, r0
 8010386:	460e      	mov	r6, r1
 8010388:	f7ff fb8e 	bl	800faa8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 801038c:	6843      	ldr	r3, [r0, #4]
 801038e:	4631      	mov	r1, r6
 8010390:	689b      	ldr	r3, [r3, #8]
 8010392:	4620      	mov	r0, r4
 8010394:	4798      	blx	r3
 8010396:	6965      	ldr	r5, [r4, #20]
 8010398:	b195      	cbz	r5, 80103c0 <_TransformStamped__cdr_serialize+0x40>
 801039a:	4628      	mov	r0, r5
 801039c:	f7ef ff80 	bl	80002a0 <strlen>
 80103a0:	1c42      	adds	r2, r0, #1
 80103a2:	4629      	mov	r1, r5
 80103a4:	61a0      	str	r0, [r4, #24]
 80103a6:	4630      	mov	r0, r6
 80103a8:	f000 fa84 	bl	80108b4 <ucdr_serialize_sequence_char>
 80103ac:	f008 ff72 	bl	8019294 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Transform>
 80103b0:	6843      	ldr	r3, [r0, #4]
 80103b2:	4631      	mov	r1, r6
 80103b4:	f104 0020 	add.w	r0, r4, #32
 80103b8:	689b      	ldr	r3, [r3, #8]
 80103ba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80103be:	4718      	bx	r3
 80103c0:	462a      	mov	r2, r5
 80103c2:	4628      	mov	r0, r5
 80103c4:	e7ed      	b.n	80103a2 <_TransformStamped__cdr_serialize+0x22>
 80103c6:	4770      	bx	lr

080103c8 <_TransformStamped__max_serialized_size>:
 80103c8:	b510      	push	{r4, lr}
 80103ca:	b082      	sub	sp, #8
 80103cc:	2301      	movs	r3, #1
 80103ce:	2100      	movs	r1, #0
 80103d0:	f10d 0007 	add.w	r0, sp, #7
 80103d4:	f88d 3007 	strb.w	r3, [sp, #7]
 80103d8:	f7ff fb5c 	bl	800fa94 <max_serialized_size_std_msgs__msg__Header>
 80103dc:	2300      	movs	r3, #0
 80103de:	4604      	mov	r4, r0
 80103e0:	4601      	mov	r1, r0
 80103e2:	f10d 0007 	add.w	r0, sp, #7
 80103e6:	f88d 3007 	strb.w	r3, [sp, #7]
 80103ea:	f008 ff45 	bl	8019278 <max_serialized_size_geometry_msgs__msg__Transform>
 80103ee:	4420      	add	r0, r4
 80103f0:	b002      	add	sp, #8
 80103f2:	bd10      	pop	{r4, pc}

080103f4 <_TransformStamped__get_serialized_size>:
 80103f4:	b538      	push	{r3, r4, r5, lr}
 80103f6:	4604      	mov	r4, r0
 80103f8:	b188      	cbz	r0, 801041e <_TransformStamped__get_serialized_size+0x2a>
 80103fa:	2100      	movs	r1, #0
 80103fc:	f7ff fad2 	bl	800f9a4 <get_serialized_size_std_msgs__msg__Header>
 8010400:	2104      	movs	r1, #4
 8010402:	4605      	mov	r5, r0
 8010404:	f7fd faba 	bl	800d97c <ucdr_alignment>
 8010408:	69a1      	ldr	r1, [r4, #24]
 801040a:	4603      	mov	r3, r0
 801040c:	f104 0020 	add.w	r0, r4, #32
 8010410:	1d4c      	adds	r4, r1, #5
 8010412:	442c      	add	r4, r5
 8010414:	441c      	add	r4, r3
 8010416:	4621      	mov	r1, r4
 8010418:	f008 fed0 	bl	80191bc <get_serialized_size_geometry_msgs__msg__Transform>
 801041c:	4420      	add	r0, r4
 801041e:	bd38      	pop	{r3, r4, r5, pc}

08010420 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>:
 8010420:	4800      	ldr	r0, [pc, #0]	@ (8010424 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x4>)
 8010422:	4770      	bx	lr
 8010424:	20000b80 	.word	0x20000b80

08010428 <get_serialized_size_geometry_msgs__msg__TwistWithCovariance>:
 8010428:	b538      	push	{r3, r4, r5, lr}
 801042a:	b158      	cbz	r0, 8010444 <get_serialized_size_geometry_msgs__msg__TwistWithCovariance+0x1c>
 801042c:	460d      	mov	r5, r1
 801042e:	f7fb feb3 	bl	800c198 <get_serialized_size_geometry_msgs__msg__Twist>
 8010432:	182c      	adds	r4, r5, r0
 8010434:	2108      	movs	r1, #8
 8010436:	4620      	mov	r0, r4
 8010438:	f7fd faa0 	bl	800d97c <ucdr_alignment>
 801043c:	f5c5 7590 	rsb	r5, r5, #288	@ 0x120
 8010440:	4405      	add	r5, r0
 8010442:	1928      	adds	r0, r5, r4
 8010444:	bd38      	pop	{r3, r4, r5, pc}
 8010446:	bf00      	nop

08010448 <_TwistWithCovariance__cdr_deserialize>:
 8010448:	b538      	push	{r3, r4, r5, lr}
 801044a:	460c      	mov	r4, r1
 801044c:	b179      	cbz	r1, 801046e <_TwistWithCovariance__cdr_deserialize+0x26>
 801044e:	4605      	mov	r5, r0
 8010450:	f7fb ff0e 	bl	800c270 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 8010454:	6843      	ldr	r3, [r0, #4]
 8010456:	4621      	mov	r1, r4
 8010458:	68db      	ldr	r3, [r3, #12]
 801045a:	4628      	mov	r0, r5
 801045c:	4798      	blx	r3
 801045e:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8010462:	4628      	mov	r0, r5
 8010464:	2224      	movs	r2, #36	@ 0x24
 8010466:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801046a:	f000 b9cd 	b.w	8010808 <ucdr_deserialize_array_double>
 801046e:	4608      	mov	r0, r1
 8010470:	bd38      	pop	{r3, r4, r5, pc}
 8010472:	bf00      	nop

08010474 <_TwistWithCovariance__cdr_serialize>:
 8010474:	b188      	cbz	r0, 801049a <_TwistWithCovariance__cdr_serialize+0x26>
 8010476:	b538      	push	{r3, r4, r5, lr}
 8010478:	460d      	mov	r5, r1
 801047a:	4604      	mov	r4, r0
 801047c:	f7fb fef8 	bl	800c270 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 8010480:	6843      	ldr	r3, [r0, #4]
 8010482:	4629      	mov	r1, r5
 8010484:	689b      	ldr	r3, [r3, #8]
 8010486:	4620      	mov	r0, r4
 8010488:	4798      	blx	r3
 801048a:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 801048e:	4628      	mov	r0, r5
 8010490:	2224      	movs	r2, #36	@ 0x24
 8010492:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010496:	f000 b963 	b.w	8010760 <ucdr_serialize_array_double>
 801049a:	4770      	bx	lr

0801049c <_TwistWithCovariance__get_serialized_size>:
 801049c:	b158      	cbz	r0, 80104b6 <_TwistWithCovariance__get_serialized_size+0x1a>
 801049e:	b510      	push	{r4, lr}
 80104a0:	2100      	movs	r1, #0
 80104a2:	f7fb fe79 	bl	800c198 <get_serialized_size_geometry_msgs__msg__Twist>
 80104a6:	2108      	movs	r1, #8
 80104a8:	4604      	mov	r4, r0
 80104aa:	f7fd fa67 	bl	800d97c <ucdr_alignment>
 80104ae:	4420      	add	r0, r4
 80104b0:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 80104b4:	bd10      	pop	{r4, pc}
 80104b6:	4770      	bx	lr

080104b8 <_TwistWithCovariance__max_serialized_size>:
 80104b8:	b510      	push	{r4, lr}
 80104ba:	b082      	sub	sp, #8
 80104bc:	2301      	movs	r3, #1
 80104be:	2100      	movs	r1, #0
 80104c0:	f10d 0007 	add.w	r0, sp, #7
 80104c4:	f88d 3007 	strb.w	r3, [sp, #7]
 80104c8:	f7fb fec4 	bl	800c254 <max_serialized_size_geometry_msgs__msg__Twist>
 80104cc:	2108      	movs	r1, #8
 80104ce:	4604      	mov	r4, r0
 80104d0:	f7fd fa54 	bl	800d97c <ucdr_alignment>
 80104d4:	4420      	add	r0, r4
 80104d6:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 80104da:	b002      	add	sp, #8
 80104dc:	bd10      	pop	{r4, pc}
 80104de:	bf00      	nop

080104e0 <max_serialized_size_geometry_msgs__msg__TwistWithCovariance>:
 80104e0:	b538      	push	{r3, r4, r5, lr}
 80104e2:	2301      	movs	r3, #1
 80104e4:	7003      	strb	r3, [r0, #0]
 80104e6:	460c      	mov	r4, r1
 80104e8:	f7fb feb4 	bl	800c254 <max_serialized_size_geometry_msgs__msg__Twist>
 80104ec:	1825      	adds	r5, r4, r0
 80104ee:	2108      	movs	r1, #8
 80104f0:	4628      	mov	r0, r5
 80104f2:	f7fd fa43 	bl	800d97c <ucdr_alignment>
 80104f6:	f5c4 7490 	rsb	r4, r4, #288	@ 0x120
 80104fa:	4420      	add	r0, r4
 80104fc:	4428      	add	r0, r5
 80104fe:	bd38      	pop	{r3, r4, r5, pc}

08010500 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>:
 8010500:	4800      	ldr	r0, [pc, #0]	@ (8010504 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x4>)
 8010502:	4770      	bx	lr
 8010504:	20000bb4 	.word	0x20000bb4

08010508 <ucdr_serialize_endian_array_char>:
 8010508:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801050c:	4619      	mov	r1, r3
 801050e:	461f      	mov	r7, r3
 8010510:	4605      	mov	r5, r0
 8010512:	4690      	mov	r8, r2
 8010514:	f7fd f9da 	bl	800d8cc <ucdr_check_buffer_available_for>
 8010518:	b9e0      	cbnz	r0, 8010554 <ucdr_serialize_endian_array_char+0x4c>
 801051a:	463e      	mov	r6, r7
 801051c:	e009      	b.n	8010532 <ucdr_serialize_endian_array_char+0x2a>
 801051e:	68a8      	ldr	r0, [r5, #8]
 8010520:	f00c f8af 	bl	801c682 <memcpy>
 8010524:	68ab      	ldr	r3, [r5, #8]
 8010526:	6928      	ldr	r0, [r5, #16]
 8010528:	4423      	add	r3, r4
 801052a:	4420      	add	r0, r4
 801052c:	1b36      	subs	r6, r6, r4
 801052e:	60ab      	str	r3, [r5, #8]
 8010530:	6128      	str	r0, [r5, #16]
 8010532:	2201      	movs	r2, #1
 8010534:	4631      	mov	r1, r6
 8010536:	4628      	mov	r0, r5
 8010538:	f7fd fa50 	bl	800d9dc <ucdr_check_final_buffer_behavior_array>
 801053c:	1bb9      	subs	r1, r7, r6
 801053e:	4604      	mov	r4, r0
 8010540:	4602      	mov	r2, r0
 8010542:	4441      	add	r1, r8
 8010544:	2800      	cmp	r0, #0
 8010546:	d1ea      	bne.n	801051e <ucdr_serialize_endian_array_char+0x16>
 8010548:	2301      	movs	r3, #1
 801054a:	7da8      	ldrb	r0, [r5, #22]
 801054c:	756b      	strb	r3, [r5, #21]
 801054e:	4058      	eors	r0, r3
 8010550:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010554:	463a      	mov	r2, r7
 8010556:	68a8      	ldr	r0, [r5, #8]
 8010558:	4641      	mov	r1, r8
 801055a:	f00c f892 	bl	801c682 <memcpy>
 801055e:	68aa      	ldr	r2, [r5, #8]
 8010560:	692b      	ldr	r3, [r5, #16]
 8010562:	443a      	add	r2, r7
 8010564:	443b      	add	r3, r7
 8010566:	60aa      	str	r2, [r5, #8]
 8010568:	612b      	str	r3, [r5, #16]
 801056a:	e7ed      	b.n	8010548 <ucdr_serialize_endian_array_char+0x40>

0801056c <ucdr_deserialize_endian_array_char>:
 801056c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010570:	4619      	mov	r1, r3
 8010572:	461f      	mov	r7, r3
 8010574:	4605      	mov	r5, r0
 8010576:	4690      	mov	r8, r2
 8010578:	f7fd f9a8 	bl	800d8cc <ucdr_check_buffer_available_for>
 801057c:	b9e0      	cbnz	r0, 80105b8 <ucdr_deserialize_endian_array_char+0x4c>
 801057e:	463e      	mov	r6, r7
 8010580:	e009      	b.n	8010596 <ucdr_deserialize_endian_array_char+0x2a>
 8010582:	68a9      	ldr	r1, [r5, #8]
 8010584:	f00c f87d 	bl	801c682 <memcpy>
 8010588:	68aa      	ldr	r2, [r5, #8]
 801058a:	692b      	ldr	r3, [r5, #16]
 801058c:	4422      	add	r2, r4
 801058e:	4423      	add	r3, r4
 8010590:	1b36      	subs	r6, r6, r4
 8010592:	60aa      	str	r2, [r5, #8]
 8010594:	612b      	str	r3, [r5, #16]
 8010596:	2201      	movs	r2, #1
 8010598:	4631      	mov	r1, r6
 801059a:	4628      	mov	r0, r5
 801059c:	f7fd fa1e 	bl	800d9dc <ucdr_check_final_buffer_behavior_array>
 80105a0:	4604      	mov	r4, r0
 80105a2:	1bb8      	subs	r0, r7, r6
 80105a4:	4622      	mov	r2, r4
 80105a6:	4440      	add	r0, r8
 80105a8:	2c00      	cmp	r4, #0
 80105aa:	d1ea      	bne.n	8010582 <ucdr_deserialize_endian_array_char+0x16>
 80105ac:	2301      	movs	r3, #1
 80105ae:	7da8      	ldrb	r0, [r5, #22]
 80105b0:	756b      	strb	r3, [r5, #21]
 80105b2:	4058      	eors	r0, r3
 80105b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80105b8:	463a      	mov	r2, r7
 80105ba:	68a9      	ldr	r1, [r5, #8]
 80105bc:	4640      	mov	r0, r8
 80105be:	f00c f860 	bl	801c682 <memcpy>
 80105c2:	68aa      	ldr	r2, [r5, #8]
 80105c4:	692b      	ldr	r3, [r5, #16]
 80105c6:	443a      	add	r2, r7
 80105c8:	443b      	add	r3, r7
 80105ca:	60aa      	str	r2, [r5, #8]
 80105cc:	612b      	str	r3, [r5, #16]
 80105ce:	e7ed      	b.n	80105ac <ucdr_deserialize_endian_array_char+0x40>

080105d0 <ucdr_serialize_array_uint8_t>:
 80105d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80105d4:	4688      	mov	r8, r1
 80105d6:	4611      	mov	r1, r2
 80105d8:	4617      	mov	r7, r2
 80105da:	4605      	mov	r5, r0
 80105dc:	f7fd f976 	bl	800d8cc <ucdr_check_buffer_available_for>
 80105e0:	b9e0      	cbnz	r0, 801061c <ucdr_serialize_array_uint8_t+0x4c>
 80105e2:	463e      	mov	r6, r7
 80105e4:	e009      	b.n	80105fa <ucdr_serialize_array_uint8_t+0x2a>
 80105e6:	68a8      	ldr	r0, [r5, #8]
 80105e8:	f00c f84b 	bl	801c682 <memcpy>
 80105ec:	68aa      	ldr	r2, [r5, #8]
 80105ee:	692b      	ldr	r3, [r5, #16]
 80105f0:	4422      	add	r2, r4
 80105f2:	4423      	add	r3, r4
 80105f4:	1b36      	subs	r6, r6, r4
 80105f6:	60aa      	str	r2, [r5, #8]
 80105f8:	612b      	str	r3, [r5, #16]
 80105fa:	2201      	movs	r2, #1
 80105fc:	4631      	mov	r1, r6
 80105fe:	4628      	mov	r0, r5
 8010600:	f7fd f9ec 	bl	800d9dc <ucdr_check_final_buffer_behavior_array>
 8010604:	1bb9      	subs	r1, r7, r6
 8010606:	4604      	mov	r4, r0
 8010608:	4602      	mov	r2, r0
 801060a:	4441      	add	r1, r8
 801060c:	2800      	cmp	r0, #0
 801060e:	d1ea      	bne.n	80105e6 <ucdr_serialize_array_uint8_t+0x16>
 8010610:	2301      	movs	r3, #1
 8010612:	7da8      	ldrb	r0, [r5, #22]
 8010614:	756b      	strb	r3, [r5, #21]
 8010616:	4058      	eors	r0, r3
 8010618:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801061c:	463a      	mov	r2, r7
 801061e:	68a8      	ldr	r0, [r5, #8]
 8010620:	4641      	mov	r1, r8
 8010622:	f00c f82e 	bl	801c682 <memcpy>
 8010626:	68aa      	ldr	r2, [r5, #8]
 8010628:	692b      	ldr	r3, [r5, #16]
 801062a:	443a      	add	r2, r7
 801062c:	443b      	add	r3, r7
 801062e:	60aa      	str	r2, [r5, #8]
 8010630:	612b      	str	r3, [r5, #16]
 8010632:	e7ed      	b.n	8010610 <ucdr_serialize_array_uint8_t+0x40>

08010634 <ucdr_serialize_endian_array_uint8_t>:
 8010634:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010638:	4619      	mov	r1, r3
 801063a:	461f      	mov	r7, r3
 801063c:	4605      	mov	r5, r0
 801063e:	4690      	mov	r8, r2
 8010640:	f7fd f944 	bl	800d8cc <ucdr_check_buffer_available_for>
 8010644:	b9e0      	cbnz	r0, 8010680 <ucdr_serialize_endian_array_uint8_t+0x4c>
 8010646:	463e      	mov	r6, r7
 8010648:	e009      	b.n	801065e <ucdr_serialize_endian_array_uint8_t+0x2a>
 801064a:	68a8      	ldr	r0, [r5, #8]
 801064c:	f00c f819 	bl	801c682 <memcpy>
 8010650:	68ab      	ldr	r3, [r5, #8]
 8010652:	6928      	ldr	r0, [r5, #16]
 8010654:	4423      	add	r3, r4
 8010656:	4420      	add	r0, r4
 8010658:	1b36      	subs	r6, r6, r4
 801065a:	60ab      	str	r3, [r5, #8]
 801065c:	6128      	str	r0, [r5, #16]
 801065e:	2201      	movs	r2, #1
 8010660:	4631      	mov	r1, r6
 8010662:	4628      	mov	r0, r5
 8010664:	f7fd f9ba 	bl	800d9dc <ucdr_check_final_buffer_behavior_array>
 8010668:	1bb9      	subs	r1, r7, r6
 801066a:	4604      	mov	r4, r0
 801066c:	4602      	mov	r2, r0
 801066e:	4441      	add	r1, r8
 8010670:	2800      	cmp	r0, #0
 8010672:	d1ea      	bne.n	801064a <ucdr_serialize_endian_array_uint8_t+0x16>
 8010674:	2301      	movs	r3, #1
 8010676:	7da8      	ldrb	r0, [r5, #22]
 8010678:	756b      	strb	r3, [r5, #21]
 801067a:	4058      	eors	r0, r3
 801067c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010680:	463a      	mov	r2, r7
 8010682:	68a8      	ldr	r0, [r5, #8]
 8010684:	4641      	mov	r1, r8
 8010686:	f00b fffc 	bl	801c682 <memcpy>
 801068a:	68aa      	ldr	r2, [r5, #8]
 801068c:	692b      	ldr	r3, [r5, #16]
 801068e:	443a      	add	r2, r7
 8010690:	443b      	add	r3, r7
 8010692:	60aa      	str	r2, [r5, #8]
 8010694:	612b      	str	r3, [r5, #16]
 8010696:	e7ed      	b.n	8010674 <ucdr_serialize_endian_array_uint8_t+0x40>

08010698 <ucdr_deserialize_array_uint8_t>:
 8010698:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801069c:	4688      	mov	r8, r1
 801069e:	4611      	mov	r1, r2
 80106a0:	4617      	mov	r7, r2
 80106a2:	4605      	mov	r5, r0
 80106a4:	f7fd f912 	bl	800d8cc <ucdr_check_buffer_available_for>
 80106a8:	b9e0      	cbnz	r0, 80106e4 <ucdr_deserialize_array_uint8_t+0x4c>
 80106aa:	463e      	mov	r6, r7
 80106ac:	e009      	b.n	80106c2 <ucdr_deserialize_array_uint8_t+0x2a>
 80106ae:	68a9      	ldr	r1, [r5, #8]
 80106b0:	f00b ffe7 	bl	801c682 <memcpy>
 80106b4:	68aa      	ldr	r2, [r5, #8]
 80106b6:	692b      	ldr	r3, [r5, #16]
 80106b8:	4422      	add	r2, r4
 80106ba:	4423      	add	r3, r4
 80106bc:	1b36      	subs	r6, r6, r4
 80106be:	60aa      	str	r2, [r5, #8]
 80106c0:	612b      	str	r3, [r5, #16]
 80106c2:	2201      	movs	r2, #1
 80106c4:	4631      	mov	r1, r6
 80106c6:	4628      	mov	r0, r5
 80106c8:	f7fd f988 	bl	800d9dc <ucdr_check_final_buffer_behavior_array>
 80106cc:	4604      	mov	r4, r0
 80106ce:	1bb8      	subs	r0, r7, r6
 80106d0:	4622      	mov	r2, r4
 80106d2:	4440      	add	r0, r8
 80106d4:	2c00      	cmp	r4, #0
 80106d6:	d1ea      	bne.n	80106ae <ucdr_deserialize_array_uint8_t+0x16>
 80106d8:	2301      	movs	r3, #1
 80106da:	7da8      	ldrb	r0, [r5, #22]
 80106dc:	756b      	strb	r3, [r5, #21]
 80106de:	4058      	eors	r0, r3
 80106e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80106e4:	463a      	mov	r2, r7
 80106e6:	68a9      	ldr	r1, [r5, #8]
 80106e8:	4640      	mov	r0, r8
 80106ea:	f00b ffca 	bl	801c682 <memcpy>
 80106ee:	68aa      	ldr	r2, [r5, #8]
 80106f0:	692b      	ldr	r3, [r5, #16]
 80106f2:	443a      	add	r2, r7
 80106f4:	443b      	add	r3, r7
 80106f6:	60aa      	str	r2, [r5, #8]
 80106f8:	612b      	str	r3, [r5, #16]
 80106fa:	e7ed      	b.n	80106d8 <ucdr_deserialize_array_uint8_t+0x40>

080106fc <ucdr_deserialize_endian_array_uint8_t>:
 80106fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010700:	4619      	mov	r1, r3
 8010702:	461f      	mov	r7, r3
 8010704:	4605      	mov	r5, r0
 8010706:	4690      	mov	r8, r2
 8010708:	f7fd f8e0 	bl	800d8cc <ucdr_check_buffer_available_for>
 801070c:	b9e0      	cbnz	r0, 8010748 <ucdr_deserialize_endian_array_uint8_t+0x4c>
 801070e:	463e      	mov	r6, r7
 8010710:	e009      	b.n	8010726 <ucdr_deserialize_endian_array_uint8_t+0x2a>
 8010712:	68a9      	ldr	r1, [r5, #8]
 8010714:	f00b ffb5 	bl	801c682 <memcpy>
 8010718:	68aa      	ldr	r2, [r5, #8]
 801071a:	692b      	ldr	r3, [r5, #16]
 801071c:	4422      	add	r2, r4
 801071e:	4423      	add	r3, r4
 8010720:	1b36      	subs	r6, r6, r4
 8010722:	60aa      	str	r2, [r5, #8]
 8010724:	612b      	str	r3, [r5, #16]
 8010726:	2201      	movs	r2, #1
 8010728:	4631      	mov	r1, r6
 801072a:	4628      	mov	r0, r5
 801072c:	f7fd f956 	bl	800d9dc <ucdr_check_final_buffer_behavior_array>
 8010730:	4604      	mov	r4, r0
 8010732:	1bb8      	subs	r0, r7, r6
 8010734:	4622      	mov	r2, r4
 8010736:	4440      	add	r0, r8
 8010738:	2c00      	cmp	r4, #0
 801073a:	d1ea      	bne.n	8010712 <ucdr_deserialize_endian_array_uint8_t+0x16>
 801073c:	2301      	movs	r3, #1
 801073e:	7da8      	ldrb	r0, [r5, #22]
 8010740:	756b      	strb	r3, [r5, #21]
 8010742:	4058      	eors	r0, r3
 8010744:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010748:	463a      	mov	r2, r7
 801074a:	68a9      	ldr	r1, [r5, #8]
 801074c:	4640      	mov	r0, r8
 801074e:	f00b ff98 	bl	801c682 <memcpy>
 8010752:	68aa      	ldr	r2, [r5, #8]
 8010754:	692b      	ldr	r3, [r5, #16]
 8010756:	443a      	add	r2, r7
 8010758:	443b      	add	r3, r7
 801075a:	60aa      	str	r2, [r5, #8]
 801075c:	612b      	str	r3, [r5, #16]
 801075e:	e7ed      	b.n	801073c <ucdr_deserialize_endian_array_uint8_t+0x40>

08010760 <ucdr_serialize_array_double>:
 8010760:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010764:	460e      	mov	r6, r1
 8010766:	2108      	movs	r1, #8
 8010768:	4604      	mov	r4, r0
 801076a:	4617      	mov	r7, r2
 801076c:	f7fd f90e 	bl	800d98c <ucdr_buffer_alignment>
 8010770:	4601      	mov	r1, r0
 8010772:	4620      	mov	r0, r4
 8010774:	7d65      	ldrb	r5, [r4, #21]
 8010776:	f7fd f94d 	bl	800da14 <ucdr_advance_buffer>
 801077a:	7d21      	ldrb	r1, [r4, #20]
 801077c:	7565      	strb	r5, [r4, #21]
 801077e:	2901      	cmp	r1, #1
 8010780:	d010      	beq.n	80107a4 <ucdr_serialize_array_double+0x44>
 8010782:	b157      	cbz	r7, 801079a <ucdr_serialize_array_double+0x3a>
 8010784:	2500      	movs	r5, #0
 8010786:	e000      	b.n	801078a <ucdr_serialize_array_double+0x2a>
 8010788:	7d21      	ldrb	r1, [r4, #20]
 801078a:	ecb6 0b02 	vldmia	r6!, {d0}
 801078e:	4620      	mov	r0, r4
 8010790:	3501      	adds	r5, #1
 8010792:	f7fc fe4d 	bl	800d430 <ucdr_serialize_endian_double>
 8010796:	42af      	cmp	r7, r5
 8010798:	d1f6      	bne.n	8010788 <ucdr_serialize_array_double+0x28>
 801079a:	7da0      	ldrb	r0, [r4, #22]
 801079c:	f080 0001 	eor.w	r0, r0, #1
 80107a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80107a4:	00ff      	lsls	r7, r7, #3
 80107a6:	4639      	mov	r1, r7
 80107a8:	4620      	mov	r0, r4
 80107aa:	f7fd f88f 	bl	800d8cc <ucdr_check_buffer_available_for>
 80107ae:	b9f8      	cbnz	r0, 80107f0 <ucdr_serialize_array_double+0x90>
 80107b0:	46b8      	mov	r8, r7
 80107b2:	e00a      	b.n	80107ca <ucdr_serialize_array_double+0x6a>
 80107b4:	68a0      	ldr	r0, [r4, #8]
 80107b6:	f00b ff64 	bl	801c682 <memcpy>
 80107ba:	68a2      	ldr	r2, [r4, #8]
 80107bc:	6923      	ldr	r3, [r4, #16]
 80107be:	442a      	add	r2, r5
 80107c0:	442b      	add	r3, r5
 80107c2:	eba8 0805 	sub.w	r8, r8, r5
 80107c6:	60a2      	str	r2, [r4, #8]
 80107c8:	6123      	str	r3, [r4, #16]
 80107ca:	2208      	movs	r2, #8
 80107cc:	4641      	mov	r1, r8
 80107ce:	4620      	mov	r0, r4
 80107d0:	f7fd f904 	bl	800d9dc <ucdr_check_final_buffer_behavior_array>
 80107d4:	eba7 0108 	sub.w	r1, r7, r8
 80107d8:	4605      	mov	r5, r0
 80107da:	4602      	mov	r2, r0
 80107dc:	4431      	add	r1, r6
 80107de:	2800      	cmp	r0, #0
 80107e0:	d1e8      	bne.n	80107b4 <ucdr_serialize_array_double+0x54>
 80107e2:	7da0      	ldrb	r0, [r4, #22]
 80107e4:	2308      	movs	r3, #8
 80107e6:	7563      	strb	r3, [r4, #21]
 80107e8:	f080 0001 	eor.w	r0, r0, #1
 80107ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80107f0:	463a      	mov	r2, r7
 80107f2:	68a0      	ldr	r0, [r4, #8]
 80107f4:	4631      	mov	r1, r6
 80107f6:	f00b ff44 	bl	801c682 <memcpy>
 80107fa:	68a2      	ldr	r2, [r4, #8]
 80107fc:	6923      	ldr	r3, [r4, #16]
 80107fe:	443a      	add	r2, r7
 8010800:	443b      	add	r3, r7
 8010802:	60a2      	str	r2, [r4, #8]
 8010804:	6123      	str	r3, [r4, #16]
 8010806:	e7ec      	b.n	80107e2 <ucdr_serialize_array_double+0x82>

08010808 <ucdr_deserialize_array_double>:
 8010808:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801080c:	460e      	mov	r6, r1
 801080e:	2108      	movs	r1, #8
 8010810:	4604      	mov	r4, r0
 8010812:	4617      	mov	r7, r2
 8010814:	f7fd f8ba 	bl	800d98c <ucdr_buffer_alignment>
 8010818:	4601      	mov	r1, r0
 801081a:	4620      	mov	r0, r4
 801081c:	7d65      	ldrb	r5, [r4, #21]
 801081e:	f7fd f8f9 	bl	800da14 <ucdr_advance_buffer>
 8010822:	7d21      	ldrb	r1, [r4, #20]
 8010824:	7565      	strb	r5, [r4, #21]
 8010826:	2901      	cmp	r1, #1
 8010828:	d011      	beq.n	801084e <ucdr_deserialize_array_double+0x46>
 801082a:	b15f      	cbz	r7, 8010844 <ucdr_deserialize_array_double+0x3c>
 801082c:	2500      	movs	r5, #0
 801082e:	e000      	b.n	8010832 <ucdr_deserialize_array_double+0x2a>
 8010830:	7d21      	ldrb	r1, [r4, #20]
 8010832:	4632      	mov	r2, r6
 8010834:	4620      	mov	r0, r4
 8010836:	3501      	adds	r5, #1
 8010838:	f7fc ff80 	bl	800d73c <ucdr_deserialize_endian_double>
 801083c:	42af      	cmp	r7, r5
 801083e:	f106 0608 	add.w	r6, r6, #8
 8010842:	d1f5      	bne.n	8010830 <ucdr_deserialize_array_double+0x28>
 8010844:	7da0      	ldrb	r0, [r4, #22]
 8010846:	f080 0001 	eor.w	r0, r0, #1
 801084a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801084e:	00ff      	lsls	r7, r7, #3
 8010850:	4639      	mov	r1, r7
 8010852:	4620      	mov	r0, r4
 8010854:	f7fd f83a 	bl	800d8cc <ucdr_check_buffer_available_for>
 8010858:	b9f8      	cbnz	r0, 801089a <ucdr_deserialize_array_double+0x92>
 801085a:	46b8      	mov	r8, r7
 801085c:	e00a      	b.n	8010874 <ucdr_deserialize_array_double+0x6c>
 801085e:	68a1      	ldr	r1, [r4, #8]
 8010860:	f00b ff0f 	bl	801c682 <memcpy>
 8010864:	68a2      	ldr	r2, [r4, #8]
 8010866:	6923      	ldr	r3, [r4, #16]
 8010868:	442a      	add	r2, r5
 801086a:	442b      	add	r3, r5
 801086c:	eba8 0805 	sub.w	r8, r8, r5
 8010870:	60a2      	str	r2, [r4, #8]
 8010872:	6123      	str	r3, [r4, #16]
 8010874:	2208      	movs	r2, #8
 8010876:	4641      	mov	r1, r8
 8010878:	4620      	mov	r0, r4
 801087a:	f7fd f8af 	bl	800d9dc <ucdr_check_final_buffer_behavior_array>
 801087e:	4605      	mov	r5, r0
 8010880:	eba7 0008 	sub.w	r0, r7, r8
 8010884:	462a      	mov	r2, r5
 8010886:	4430      	add	r0, r6
 8010888:	2d00      	cmp	r5, #0
 801088a:	d1e8      	bne.n	801085e <ucdr_deserialize_array_double+0x56>
 801088c:	7da0      	ldrb	r0, [r4, #22]
 801088e:	2308      	movs	r3, #8
 8010890:	7563      	strb	r3, [r4, #21]
 8010892:	f080 0001 	eor.w	r0, r0, #1
 8010896:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801089a:	463a      	mov	r2, r7
 801089c:	68a1      	ldr	r1, [r4, #8]
 801089e:	4630      	mov	r0, r6
 80108a0:	f00b feef 	bl	801c682 <memcpy>
 80108a4:	68a2      	ldr	r2, [r4, #8]
 80108a6:	6923      	ldr	r3, [r4, #16]
 80108a8:	443a      	add	r2, r7
 80108aa:	443b      	add	r3, r7
 80108ac:	60a2      	str	r2, [r4, #8]
 80108ae:	6123      	str	r3, [r4, #16]
 80108b0:	e7ec      	b.n	801088c <ucdr_deserialize_array_double+0x84>
 80108b2:	bf00      	nop

080108b4 <ucdr_serialize_sequence_char>:
 80108b4:	b570      	push	{r4, r5, r6, lr}
 80108b6:	460e      	mov	r6, r1
 80108b8:	4615      	mov	r5, r2
 80108ba:	7d01      	ldrb	r1, [r0, #20]
 80108bc:	4604      	mov	r4, r0
 80108be:	f7fc f84f 	bl	800c960 <ucdr_serialize_endian_uint32_t>
 80108c2:	b90d      	cbnz	r5, 80108c8 <ucdr_serialize_sequence_char+0x14>
 80108c4:	2001      	movs	r0, #1
 80108c6:	bd70      	pop	{r4, r5, r6, pc}
 80108c8:	7d21      	ldrb	r1, [r4, #20]
 80108ca:	462b      	mov	r3, r5
 80108cc:	4632      	mov	r2, r6
 80108ce:	4620      	mov	r0, r4
 80108d0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80108d4:	f7ff be18 	b.w	8010508 <ucdr_serialize_endian_array_char>

080108d8 <ucdr_deserialize_sequence_char>:
 80108d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80108dc:	461d      	mov	r5, r3
 80108de:	4616      	mov	r6, r2
 80108e0:	460f      	mov	r7, r1
 80108e2:	461a      	mov	r2, r3
 80108e4:	7d01      	ldrb	r1, [r0, #20]
 80108e6:	4604      	mov	r4, r0
 80108e8:	f7fc f958 	bl	800cb9c <ucdr_deserialize_endian_uint32_t>
 80108ec:	682b      	ldr	r3, [r5, #0]
 80108ee:	429e      	cmp	r6, r3
 80108f0:	d208      	bcs.n	8010904 <ucdr_deserialize_sequence_char+0x2c>
 80108f2:	2201      	movs	r2, #1
 80108f4:	75a2      	strb	r2, [r4, #22]
 80108f6:	7d21      	ldrb	r1, [r4, #20]
 80108f8:	463a      	mov	r2, r7
 80108fa:	4620      	mov	r0, r4
 80108fc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010900:	f7ff be34 	b.w	801056c <ucdr_deserialize_endian_array_char>
 8010904:	2b00      	cmp	r3, #0
 8010906:	d1f6      	bne.n	80108f6 <ucdr_deserialize_sequence_char+0x1e>
 8010908:	2001      	movs	r0, #1
 801090a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801090e:	bf00      	nop

08010910 <ucdr_serialize_sequence_uint8_t>:
 8010910:	b570      	push	{r4, r5, r6, lr}
 8010912:	460e      	mov	r6, r1
 8010914:	4615      	mov	r5, r2
 8010916:	7d01      	ldrb	r1, [r0, #20]
 8010918:	4604      	mov	r4, r0
 801091a:	f7fc f821 	bl	800c960 <ucdr_serialize_endian_uint32_t>
 801091e:	b90d      	cbnz	r5, 8010924 <ucdr_serialize_sequence_uint8_t+0x14>
 8010920:	2001      	movs	r0, #1
 8010922:	bd70      	pop	{r4, r5, r6, pc}
 8010924:	7d21      	ldrb	r1, [r4, #20]
 8010926:	462b      	mov	r3, r5
 8010928:	4632      	mov	r2, r6
 801092a:	4620      	mov	r0, r4
 801092c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010930:	f7ff be80 	b.w	8010634 <ucdr_serialize_endian_array_uint8_t>

08010934 <ucdr_deserialize_sequence_uint8_t>:
 8010934:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010938:	461d      	mov	r5, r3
 801093a:	4616      	mov	r6, r2
 801093c:	460f      	mov	r7, r1
 801093e:	461a      	mov	r2, r3
 8010940:	7d01      	ldrb	r1, [r0, #20]
 8010942:	4604      	mov	r4, r0
 8010944:	f7fc f92a 	bl	800cb9c <ucdr_deserialize_endian_uint32_t>
 8010948:	682b      	ldr	r3, [r5, #0]
 801094a:	429e      	cmp	r6, r3
 801094c:	d208      	bcs.n	8010960 <ucdr_deserialize_sequence_uint8_t+0x2c>
 801094e:	2201      	movs	r2, #1
 8010950:	75a2      	strb	r2, [r4, #22]
 8010952:	7d21      	ldrb	r1, [r4, #20]
 8010954:	463a      	mov	r2, r7
 8010956:	4620      	mov	r0, r4
 8010958:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801095c:	f7ff bece 	b.w	80106fc <ucdr_deserialize_endian_array_uint8_t>
 8010960:	2b00      	cmp	r3, #0
 8010962:	d1f6      	bne.n	8010952 <ucdr_deserialize_sequence_uint8_t+0x1e>
 8010964:	2001      	movs	r0, #1
 8010966:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801096a:	bf00      	nop

0801096c <uxr_buffer_delete_entity>:
 801096c:	b510      	push	{r4, lr}
 801096e:	2300      	movs	r3, #0
 8010970:	b08e      	sub	sp, #56	@ 0x38
 8010972:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8010976:	2303      	movs	r3, #3
 8010978:	9300      	str	r3, [sp, #0]
 801097a:	2204      	movs	r2, #4
 801097c:	ab06      	add	r3, sp, #24
 801097e:	4604      	mov	r4, r0
 8010980:	f001 f93c 	bl	8011bfc <uxr_prepare_stream_to_write_submessage>
 8010984:	b918      	cbnz	r0, 801098e <uxr_buffer_delete_entity+0x22>
 8010986:	4604      	mov	r4, r0
 8010988:	4620      	mov	r0, r4
 801098a:	b00e      	add	sp, #56	@ 0x38
 801098c:	bd10      	pop	{r4, pc}
 801098e:	9902      	ldr	r1, [sp, #8]
 8010990:	aa05      	add	r2, sp, #20
 8010992:	4620      	mov	r0, r4
 8010994:	f001 fa6c 	bl	8011e70 <uxr_init_base_object_request>
 8010998:	a905      	add	r1, sp, #20
 801099a:	4604      	mov	r4, r0
 801099c:	a806      	add	r0, sp, #24
 801099e:	f002 fc79 	bl	8013294 <uxr_serialize_DELETE_Payload>
 80109a2:	4620      	mov	r0, r4
 80109a4:	b00e      	add	sp, #56	@ 0x38
 80109a6:	bd10      	pop	{r4, pc}

080109a8 <uxr_common_create_entity>:
 80109a8:	b510      	push	{r4, lr}
 80109aa:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 80109ae:	b08c      	sub	sp, #48	@ 0x30
 80109b0:	e9cd 2102 	strd	r2, r1, [sp, #8]
 80109b4:	f1bc 0f01 	cmp.w	ip, #1
 80109b8:	bf08      	it	eq
 80109ba:	f003 0201 	andeq.w	r2, r3, #1
 80109be:	f89d 1038 	ldrb.w	r1, [sp, #56]	@ 0x38
 80109c2:	bf18      	it	ne
 80109c4:	2200      	movne	r2, #0
 80109c6:	330e      	adds	r3, #14
 80109c8:	441a      	add	r2, r3
 80109ca:	2301      	movs	r3, #1
 80109cc:	e9cd 3100 	strd	r3, r1, [sp]
 80109d0:	b292      	uxth	r2, r2
 80109d2:	9903      	ldr	r1, [sp, #12]
 80109d4:	ab04      	add	r3, sp, #16
 80109d6:	4604      	mov	r4, r0
 80109d8:	f001 f910 	bl	8011bfc <uxr_prepare_stream_to_write_submessage>
 80109dc:	b918      	cbnz	r0, 80109e6 <uxr_common_create_entity+0x3e>
 80109de:	4604      	mov	r4, r0
 80109e0:	4620      	mov	r0, r4
 80109e2:	b00c      	add	sp, #48	@ 0x30
 80109e4:	bd10      	pop	{r4, pc}
 80109e6:	9902      	ldr	r1, [sp, #8]
 80109e8:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80109ea:	4620      	mov	r0, r4
 80109ec:	f001 fa40 	bl	8011e70 <uxr_init_base_object_request>
 80109f0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80109f2:	4604      	mov	r4, r0
 80109f4:	a804      	add	r0, sp, #16
 80109f6:	f002 fbab 	bl	8013150 <uxr_serialize_CREATE_Payload>
 80109fa:	4620      	mov	r0, r4
 80109fc:	b00c      	add	sp, #48	@ 0x30
 80109fe:	bd10      	pop	{r4, pc}

08010a00 <uxr_buffer_create_participant_bin>:
 8010a00:	b570      	push	{r4, r5, r6, lr}
 8010a02:	f5ad 7d16 	sub.w	sp, sp, #600	@ 0x258
 8010a06:	ac11      	add	r4, sp, #68	@ 0x44
 8010a08:	f8ad 3254 	strh.w	r3, [sp, #596]	@ 0x254
 8010a0c:	2303      	movs	r3, #3
 8010a0e:	7223      	strb	r3, [r4, #8]
 8010a10:	9b9a      	ldr	r3, [sp, #616]	@ 0x268
 8010a12:	f89d 626c 	ldrb.w	r6, [sp, #620]	@ 0x26c
 8010a16:	e9cd 2102 	strd	r2, r1, [sp, #8]
 8010a1a:	2201      	movs	r2, #1
 8010a1c:	2100      	movs	r1, #0
 8010a1e:	4605      	mov	r5, r0
 8010a20:	7122      	strb	r2, [r4, #4]
 8010a22:	f88d 1014 	strb.w	r1, [sp, #20]
 8010a26:	b1cb      	cbz	r3, 8010a5c <uxr_buffer_create_participant_bin+0x5c>
 8010a28:	f88d 201c 	strb.w	r2, [sp, #28]
 8010a2c:	9308      	str	r3, [sp, #32]
 8010a2e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010a32:	a915      	add	r1, sp, #84	@ 0x54
 8010a34:	a809      	add	r0, sp, #36	@ 0x24
 8010a36:	f7fc ff9d 	bl	800d974 <ucdr_init_buffer>
 8010a3a:	a905      	add	r1, sp, #20
 8010a3c:	a809      	add	r0, sp, #36	@ 0x24
 8010a3e:	f001 ff8f 	bl	8012960 <uxr_serialize_OBJK_DomainParticipant_Binary>
 8010a42:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010a44:	9600      	str	r6, [sp, #0]
 8010a46:	9401      	str	r4, [sp, #4]
 8010a48:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8010a4c:	60e3      	str	r3, [r4, #12]
 8010a4e:	4628      	mov	r0, r5
 8010a50:	b29b      	uxth	r3, r3
 8010a52:	f7ff ffa9 	bl	80109a8 <uxr_common_create_entity>
 8010a56:	f50d 7d16 	add.w	sp, sp, #600	@ 0x258
 8010a5a:	bd70      	pop	{r4, r5, r6, pc}
 8010a5c:	f88d 301c 	strb.w	r3, [sp, #28]
 8010a60:	e7e5      	b.n	8010a2e <uxr_buffer_create_participant_bin+0x2e>
 8010a62:	bf00      	nop

08010a64 <uxr_buffer_create_topic_bin>:
 8010a64:	b570      	push	{r4, r5, r6, lr}
 8010a66:	f5ad 7d18 	sub.w	sp, sp, #608	@ 0x260
 8010a6a:	4605      	mov	r5, r0
 8010a6c:	9105      	str	r1, [sp, #20]
 8010a6e:	4618      	mov	r0, r3
 8010a70:	a997      	add	r1, sp, #604	@ 0x25c
 8010a72:	2302      	movs	r3, #2
 8010a74:	f89d 6278 	ldrb.w	r6, [sp, #632]	@ 0x278
 8010a78:	9204      	str	r2, [sp, #16]
 8010a7a:	f88d 3050 	strb.w	r3, [sp, #80]	@ 0x50
 8010a7e:	f000 f96f 	bl	8010d60 <uxr_object_id_to_raw>
 8010a82:	2303      	movs	r3, #3
 8010a84:	f88d 3054 	strb.w	r3, [sp, #84]	@ 0x54
 8010a88:	9b9c      	ldr	r3, [sp, #624]	@ 0x270
 8010a8a:	9306      	str	r3, [sp, #24]
 8010a8c:	9b9d      	ldr	r3, [sp, #628]	@ 0x274
 8010a8e:	930a      	str	r3, [sp, #40]	@ 0x28
 8010a90:	2301      	movs	r3, #1
 8010a92:	f88d 3024 	strb.w	r3, [sp, #36]	@ 0x24
 8010a96:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010a9a:	2300      	movs	r3, #0
 8010a9c:	a917      	add	r1, sp, #92	@ 0x5c
 8010a9e:	a80b      	add	r0, sp, #44	@ 0x2c
 8010aa0:	f88d 301c 	strb.w	r3, [sp, #28]
 8010aa4:	f7fc ff66 	bl	800d974 <ucdr_init_buffer>
 8010aa8:	a906      	add	r1, sp, #24
 8010aaa:	a80b      	add	r0, sp, #44	@ 0x2c
 8010aac:	f001 ff7a 	bl	80129a4 <uxr_serialize_OBJK_Topic_Binary>
 8010ab0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010ab2:	9316      	str	r3, [sp, #88]	@ 0x58
 8010ab4:	ac13      	add	r4, sp, #76	@ 0x4c
 8010ab6:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8010aba:	9600      	str	r6, [sp, #0]
 8010abc:	9401      	str	r4, [sp, #4]
 8010abe:	b29b      	uxth	r3, r3
 8010ac0:	4628      	mov	r0, r5
 8010ac2:	f7ff ff71 	bl	80109a8 <uxr_common_create_entity>
 8010ac6:	f50d 7d18 	add.w	sp, sp, #608	@ 0x260
 8010aca:	bd70      	pop	{r4, r5, r6, pc}

08010acc <uxr_buffer_create_publisher_bin>:
 8010acc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010ace:	f2ad 4d8c 	subw	sp, sp, #1164	@ 0x48c
 8010ad2:	4605      	mov	r5, r0
 8010ad4:	9105      	str	r1, [sp, #20]
 8010ad6:	4618      	mov	r0, r3
 8010ad8:	2603      	movs	r6, #3
 8010ada:	a992      	add	r1, sp, #584	@ 0x248
 8010adc:	f89d 74a0 	ldrb.w	r7, [sp, #1184]	@ 0x4a0
 8010ae0:	9204      	str	r2, [sp, #16]
 8010ae2:	f88d 603c 	strb.w	r6, [sp, #60]	@ 0x3c
 8010ae6:	f000 f93b 	bl	8010d60 <uxr_object_id_to_raw>
 8010aea:	2300      	movs	r3, #0
 8010aec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010af0:	a912      	add	r1, sp, #72	@ 0x48
 8010af2:	a806      	add	r0, sp, #24
 8010af4:	f88d 324c 	strb.w	r3, [sp, #588]	@ 0x24c
 8010af8:	f88d 3254 	strb.w	r3, [sp, #596]	@ 0x254
 8010afc:	f88d 6040 	strb.w	r6, [sp, #64]	@ 0x40
 8010b00:	f7fc ff38 	bl	800d974 <ucdr_init_buffer>
 8010b04:	a993      	add	r1, sp, #588	@ 0x24c
 8010b06:	a806      	add	r0, sp, #24
 8010b08:	f002 f802 	bl	8012b10 <uxr_serialize_OBJK_Publisher_Binary>
 8010b0c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010b0e:	9311      	str	r3, [sp, #68]	@ 0x44
 8010b10:	ac0e      	add	r4, sp, #56	@ 0x38
 8010b12:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8010b16:	9700      	str	r7, [sp, #0]
 8010b18:	9401      	str	r4, [sp, #4]
 8010b1a:	b29b      	uxth	r3, r3
 8010b1c:	4628      	mov	r0, r5
 8010b1e:	f7ff ff43 	bl	80109a8 <uxr_common_create_entity>
 8010b22:	f20d 4d8c 	addw	sp, sp, #1164	@ 0x48c
 8010b26:	bdf0      	pop	{r4, r5, r6, r7, pc}

08010b28 <uxr_buffer_create_subscriber_bin>:
 8010b28:	b570      	push	{r4, r5, r6, lr}
 8010b2a:	f5ad 6d91 	sub.w	sp, sp, #1160	@ 0x488
 8010b2e:	4605      	mov	r5, r0
 8010b30:	9105      	str	r1, [sp, #20]
 8010b32:	4618      	mov	r0, r3
 8010b34:	a992      	add	r1, sp, #584	@ 0x248
 8010b36:	2304      	movs	r3, #4
 8010b38:	f89d 6498 	ldrb.w	r6, [sp, #1176]	@ 0x498
 8010b3c:	9204      	str	r2, [sp, #16]
 8010b3e:	f88d 303c 	strb.w	r3, [sp, #60]	@ 0x3c
 8010b42:	f000 f90d 	bl	8010d60 <uxr_object_id_to_raw>
 8010b46:	2203      	movs	r2, #3
 8010b48:	2300      	movs	r3, #0
 8010b4a:	f88d 2040 	strb.w	r2, [sp, #64]	@ 0x40
 8010b4e:	a912      	add	r1, sp, #72	@ 0x48
 8010b50:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010b54:	a806      	add	r0, sp, #24
 8010b56:	f88d 324c 	strb.w	r3, [sp, #588]	@ 0x24c
 8010b5a:	f88d 3254 	strb.w	r3, [sp, #596]	@ 0x254
 8010b5e:	f7fc ff09 	bl	800d974 <ucdr_init_buffer>
 8010b62:	a993      	add	r1, sp, #588	@ 0x24c
 8010b64:	a806      	add	r0, sp, #24
 8010b66:	f002 f885 	bl	8012c74 <uxr_serialize_OBJK_Subscriber_Binary>
 8010b6a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010b6c:	9311      	str	r3, [sp, #68]	@ 0x44
 8010b6e:	ac0e      	add	r4, sp, #56	@ 0x38
 8010b70:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8010b74:	9600      	str	r6, [sp, #0]
 8010b76:	9401      	str	r4, [sp, #4]
 8010b78:	b29b      	uxth	r3, r3
 8010b7a:	4628      	mov	r0, r5
 8010b7c:	f7ff ff14 	bl	80109a8 <uxr_common_create_entity>
 8010b80:	f50d 6d91 	add.w	sp, sp, #1160	@ 0x488
 8010b84:	bd70      	pop	{r4, r5, r6, pc}
 8010b86:	bf00      	nop

08010b88 <uxr_buffer_create_datawriter_bin>:
 8010b88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010b8a:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 8010b8e:	ac1d      	add	r4, sp, #116	@ 0x74
 8010b90:	9105      	str	r1, [sp, #20]
 8010b92:	4605      	mov	r5, r0
 8010b94:	a9a1      	add	r1, sp, #644	@ 0x284
 8010b96:	4618      	mov	r0, r3
 8010b98:	2305      	movs	r3, #5
 8010b9a:	f8bd 72a8 	ldrh.w	r7, [sp, #680]	@ 0x2a8
 8010b9e:	9204      	str	r2, [sp, #16]
 8010ba0:	7123      	strb	r3, [r4, #4]
 8010ba2:	f89d 62ac 	ldrb.w	r6, [sp, #684]	@ 0x2ac
 8010ba6:	f000 f8db 	bl	8010d60 <uxr_object_id_to_raw>
 8010baa:	2303      	movs	r3, #3
 8010bac:	a90e      	add	r1, sp, #56	@ 0x38
 8010bae:	98a8      	ldr	r0, [sp, #672]	@ 0x2a0
 8010bb0:	7223      	strb	r3, [r4, #8]
 8010bb2:	f000 f8d5 	bl	8010d60 <uxr_object_id_to_raw>
 8010bb6:	f89d 32a5 	ldrb.w	r3, [sp, #677]	@ 0x2a5
 8010bba:	f8ad 7044 	strh.w	r7, [sp, #68]	@ 0x44
 8010bbe:	2200      	movs	r2, #0
 8010bc0:	3f00      	subs	r7, #0
 8010bc2:	fab3 f383 	clz	r3, r3
 8010bc6:	f89d 12a6 	ldrb.w	r1, [sp, #678]	@ 0x2a6
 8010bca:	f88d 2064 	strb.w	r2, [sp, #100]	@ 0x64
 8010bce:	bf18      	it	ne
 8010bd0:	2701      	movne	r7, #1
 8010bd2:	095b      	lsrs	r3, r3, #5
 8010bd4:	f88d 2046 	strb.w	r2, [sp, #70]	@ 0x46
 8010bd8:	f88d 204c 	strb.w	r2, [sp, #76]	@ 0x4c
 8010bdc:	f88d 2054 	strb.w	r2, [sp, #84]	@ 0x54
 8010be0:	2201      	movs	r2, #1
 8010be2:	f88d 7042 	strb.w	r7, [sp, #66]	@ 0x42
 8010be6:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8010bea:	f88d 203a 	strb.w	r2, [sp, #58]	@ 0x3a
 8010bee:	b919      	cbnz	r1, 8010bf8 <uxr_buffer_create_datawriter_bin+0x70>
 8010bf0:	f043 0302 	orr.w	r3, r3, #2
 8010bf4:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8010bf8:	f89d 22a4 	ldrb.w	r2, [sp, #676]	@ 0x2a4
 8010bfc:	2a01      	cmp	r2, #1
 8010bfe:	d022      	beq.n	8010c46 <uxr_buffer_create_datawriter_bin+0xbe>
 8010c00:	2a03      	cmp	r2, #3
 8010c02:	d01b      	beq.n	8010c3c <uxr_buffer_create_datawriter_bin+0xb4>
 8010c04:	b91a      	cbnz	r2, 8010c0e <uxr_buffer_create_datawriter_bin+0x86>
 8010c06:	f043 0308 	orr.w	r3, r3, #8
 8010c0a:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8010c0e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010c12:	a921      	add	r1, sp, #132	@ 0x84
 8010c14:	a806      	add	r0, sp, #24
 8010c16:	f7fc fead 	bl	800d974 <ucdr_init_buffer>
 8010c1a:	a90e      	add	r1, sp, #56	@ 0x38
 8010c1c:	a806      	add	r0, sp, #24
 8010c1e:	f002 f8cb 	bl	8012db8 <uxr_serialize_OBJK_DataWriter_Binary>
 8010c22:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010c24:	9600      	str	r6, [sp, #0]
 8010c26:	9401      	str	r4, [sp, #4]
 8010c28:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8010c2c:	60e3      	str	r3, [r4, #12]
 8010c2e:	4628      	mov	r0, r5
 8010c30:	b29b      	uxth	r3, r3
 8010c32:	f7ff feb9 	bl	80109a8 <uxr_common_create_entity>
 8010c36:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 8010c3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010c3c:	f043 0320 	orr.w	r3, r3, #32
 8010c40:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8010c44:	e7e3      	b.n	8010c0e <uxr_buffer_create_datawriter_bin+0x86>
 8010c46:	f043 0310 	orr.w	r3, r3, #16
 8010c4a:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8010c4e:	e7de      	b.n	8010c0e <uxr_buffer_create_datawriter_bin+0x86>

08010c50 <uxr_buffer_create_datareader_bin>:
 8010c50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010c52:	f5ad 7d25 	sub.w	sp, sp, #660	@ 0x294
 8010c56:	ac1f      	add	r4, sp, #124	@ 0x7c
 8010c58:	9105      	str	r1, [sp, #20]
 8010c5a:	4605      	mov	r5, r0
 8010c5c:	a9a3      	add	r1, sp, #652	@ 0x28c
 8010c5e:	4618      	mov	r0, r3
 8010c60:	2306      	movs	r3, #6
 8010c62:	f8bd 72b0 	ldrh.w	r7, [sp, #688]	@ 0x2b0
 8010c66:	9204      	str	r2, [sp, #16]
 8010c68:	7123      	strb	r3, [r4, #4]
 8010c6a:	f89d 62b4 	ldrb.w	r6, [sp, #692]	@ 0x2b4
 8010c6e:	f000 f877 	bl	8010d60 <uxr_object_id_to_raw>
 8010c72:	2303      	movs	r3, #3
 8010c74:	a90e      	add	r1, sp, #56	@ 0x38
 8010c76:	98aa      	ldr	r0, [sp, #680]	@ 0x2a8
 8010c78:	7223      	strb	r3, [r4, #8]
 8010c7a:	f000 f871 	bl	8010d60 <uxr_object_id_to_raw>
 8010c7e:	f89d 32ad 	ldrb.w	r3, [sp, #685]	@ 0x2ad
 8010c82:	f8ad 7044 	strh.w	r7, [sp, #68]	@ 0x44
 8010c86:	2200      	movs	r2, #0
 8010c88:	3f00      	subs	r7, #0
 8010c8a:	fab3 f383 	clz	r3, r3
 8010c8e:	f89d 12ae 	ldrb.w	r1, [sp, #686]	@ 0x2ae
 8010c92:	f88d 2070 	strb.w	r2, [sp, #112]	@ 0x70
 8010c96:	bf18      	it	ne
 8010c98:	2701      	movne	r7, #1
 8010c9a:	095b      	lsrs	r3, r3, #5
 8010c9c:	f88d 2064 	strb.w	r2, [sp, #100]	@ 0x64
 8010ca0:	f88d 2046 	strb.w	r2, [sp, #70]	@ 0x46
 8010ca4:	f88d 204c 	strb.w	r2, [sp, #76]	@ 0x4c
 8010ca8:	f88d 2054 	strb.w	r2, [sp, #84]	@ 0x54
 8010cac:	2201      	movs	r2, #1
 8010cae:	f88d 7042 	strb.w	r7, [sp, #66]	@ 0x42
 8010cb2:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8010cb6:	f88d 203a 	strb.w	r2, [sp, #58]	@ 0x3a
 8010cba:	b919      	cbnz	r1, 8010cc4 <uxr_buffer_create_datareader_bin+0x74>
 8010cbc:	f043 0302 	orr.w	r3, r3, #2
 8010cc0:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8010cc4:	f89d 22ac 	ldrb.w	r2, [sp, #684]	@ 0x2ac
 8010cc8:	2a01      	cmp	r2, #1
 8010cca:	d022      	beq.n	8010d12 <uxr_buffer_create_datareader_bin+0xc2>
 8010ccc:	2a03      	cmp	r2, #3
 8010cce:	d01b      	beq.n	8010d08 <uxr_buffer_create_datareader_bin+0xb8>
 8010cd0:	b91a      	cbnz	r2, 8010cda <uxr_buffer_create_datareader_bin+0x8a>
 8010cd2:	f043 0308 	orr.w	r3, r3, #8
 8010cd6:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8010cda:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010cde:	a923      	add	r1, sp, #140	@ 0x8c
 8010ce0:	a806      	add	r0, sp, #24
 8010ce2:	f7fc fe47 	bl	800d974 <ucdr_init_buffer>
 8010ce6:	a90e      	add	r1, sp, #56	@ 0x38
 8010ce8:	a806      	add	r0, sp, #24
 8010cea:	f002 f829 	bl	8012d40 <uxr_serialize_OBJK_DataReader_Binary>
 8010cee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010cf0:	9600      	str	r6, [sp, #0]
 8010cf2:	9401      	str	r4, [sp, #4]
 8010cf4:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8010cf8:	60e3      	str	r3, [r4, #12]
 8010cfa:	4628      	mov	r0, r5
 8010cfc:	b29b      	uxth	r3, r3
 8010cfe:	f7ff fe53 	bl	80109a8 <uxr_common_create_entity>
 8010d02:	f50d 7d25 	add.w	sp, sp, #660	@ 0x294
 8010d06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010d08:	f043 0320 	orr.w	r3, r3, #32
 8010d0c:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8010d10:	e7e3      	b.n	8010cda <uxr_buffer_create_datareader_bin+0x8a>
 8010d12:	f043 0310 	orr.w	r3, r3, #16
 8010d16:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8010d1a:	e7de      	b.n	8010cda <uxr_buffer_create_datareader_bin+0x8a>

08010d1c <uxr_object_id>:
 8010d1c:	b082      	sub	sp, #8
 8010d1e:	2300      	movs	r3, #0
 8010d20:	f88d 1006 	strb.w	r1, [sp, #6]
 8010d24:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8010d28:	f360 030f 	bfi	r3, r0, #0, #16
 8010d2c:	f362 431f 	bfi	r3, r2, #16, #16
 8010d30:	4618      	mov	r0, r3
 8010d32:	b002      	add	sp, #8
 8010d34:	4770      	bx	lr
 8010d36:	bf00      	nop

08010d38 <uxr_object_id_from_raw>:
 8010d38:	7843      	ldrb	r3, [r0, #1]
 8010d3a:	7801      	ldrb	r1, [r0, #0]
 8010d3c:	b082      	sub	sp, #8
 8010d3e:	f003 020f 	and.w	r2, r3, #15
 8010d42:	f88d 2006 	strb.w	r2, [sp, #6]
 8010d46:	091b      	lsrs	r3, r3, #4
 8010d48:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8010d4c:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8010d50:	2000      	movs	r0, #0
 8010d52:	f363 000f 	bfi	r0, r3, #0, #16
 8010d56:	f362 401f 	bfi	r0, r2, #16, #16
 8010d5a:	b002      	add	sp, #8
 8010d5c:	4770      	bx	lr
 8010d5e:	bf00      	nop

08010d60 <uxr_object_id_to_raw>:
 8010d60:	f3c0 4303 	ubfx	r3, r0, #16, #4
 8010d64:	b082      	sub	sp, #8
 8010d66:	f3c0 120b 	ubfx	r2, r0, #4, #12
 8010d6a:	eb03 1300 	add.w	r3, r3, r0, lsl #4
 8010d6e:	700a      	strb	r2, [r1, #0]
 8010d70:	704b      	strb	r3, [r1, #1]
 8010d72:	b002      	add	sp, #8
 8010d74:	4770      	bx	lr
 8010d76:	bf00      	nop

08010d78 <on_get_fragmentation_info>:
 8010d78:	b500      	push	{lr}
 8010d7a:	b08b      	sub	sp, #44	@ 0x2c
 8010d7c:	4601      	mov	r1, r0
 8010d7e:	2204      	movs	r2, #4
 8010d80:	a802      	add	r0, sp, #8
 8010d82:	f7fc fdf7 	bl	800d974 <ucdr_init_buffer>
 8010d86:	f10d 0305 	add.w	r3, sp, #5
 8010d8a:	f10d 0206 	add.w	r2, sp, #6
 8010d8e:	a901      	add	r1, sp, #4
 8010d90:	a802      	add	r0, sp, #8
 8010d92:	f001 f9d1 	bl	8012138 <uxr_read_submessage_header>
 8010d96:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8010d9a:	2b0d      	cmp	r3, #13
 8010d9c:	d003      	beq.n	8010da6 <on_get_fragmentation_info+0x2e>
 8010d9e:	2000      	movs	r0, #0
 8010da0:	b00b      	add	sp, #44	@ 0x2c
 8010da2:	f85d fb04 	ldr.w	pc, [sp], #4
 8010da6:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8010daa:	f013 0f02 	tst.w	r3, #2
 8010dae:	bf0c      	ite	eq
 8010db0:	2001      	moveq	r0, #1
 8010db2:	2002      	movne	r0, #2
 8010db4:	b00b      	add	sp, #44	@ 0x2c
 8010db6:	f85d fb04 	ldr.w	pc, [sp], #4
 8010dba:	bf00      	nop

08010dbc <read_submessage_get_info>:
 8010dbc:	b570      	push	{r4, r5, r6, lr}
 8010dbe:	2500      	movs	r5, #0
 8010dc0:	f5ad 7d34 	sub.w	sp, sp, #720	@ 0x2d0
 8010dc4:	4604      	mov	r4, r0
 8010dc6:	f44f 7224 	mov.w	r2, #656	@ 0x290
 8010dca:	460e      	mov	r6, r1
 8010dcc:	a810      	add	r0, sp, #64	@ 0x40
 8010dce:	4629      	mov	r1, r5
 8010dd0:	e9cd 5503 	strd	r5, r5, [sp, #12]
 8010dd4:	f00b fb1c 	bl	801c410 <memset>
 8010dd8:	a903      	add	r1, sp, #12
 8010dda:	4630      	mov	r0, r6
 8010ddc:	f002 fa46 	bl	801326c <uxr_deserialize_GET_INFO_Payload>
 8010de0:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8010de4:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8010de8:	4620      	mov	r0, r4
 8010dea:	f001 f839 	bl	8011e60 <uxr_session_header_offset>
 8010dee:	462b      	mov	r3, r5
 8010df0:	9000      	str	r0, [sp, #0]
 8010df2:	220c      	movs	r2, #12
 8010df4:	a905      	add	r1, sp, #20
 8010df6:	a808      	add	r0, sp, #32
 8010df8:	f7fc fdaa 	bl	800d950 <ucdr_init_buffer_origin_offset>
 8010dfc:	a910      	add	r1, sp, #64	@ 0x40
 8010dfe:	a808      	add	r0, sp, #32
 8010e00:	f002 faa6 	bl	8013350 <uxr_serialize_INFO_Payload>
 8010e04:	9b08      	ldr	r3, [sp, #32]
 8010e06:	462a      	mov	r2, r5
 8010e08:	4629      	mov	r1, r5
 8010e0a:	4620      	mov	r0, r4
 8010e0c:	f000 ffd4 	bl	8011db8 <uxr_stamp_session_header>
 8010e10:	a808      	add	r0, sp, #32
 8010e12:	f7fc fddb 	bl	800d9cc <ucdr_buffer_length>
 8010e16:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8010e18:	4602      	mov	r2, r0
 8010e1a:	a905      	add	r1, sp, #20
 8010e1c:	e9d3 0400 	ldrd	r0, r4, [r3]
 8010e20:	47a0      	blx	r4
 8010e22:	f50d 7d34 	add.w	sp, sp, #720	@ 0x2d0
 8010e26:	bd70      	pop	{r4, r5, r6, pc}

08010e28 <write_submessage_acknack.isra.0>:
 8010e28:	b570      	push	{r4, r5, r6, lr}
 8010e2a:	b092      	sub	sp, #72	@ 0x48
 8010e2c:	4605      	mov	r5, r0
 8010e2e:	460e      	mov	r6, r1
 8010e30:	4614      	mov	r4, r2
 8010e32:	f001 f815 	bl	8011e60 <uxr_session_header_offset>
 8010e36:	a905      	add	r1, sp, #20
 8010e38:	9000      	str	r0, [sp, #0]
 8010e3a:	2300      	movs	r3, #0
 8010e3c:	a80a      	add	r0, sp, #40	@ 0x28
 8010e3e:	2211      	movs	r2, #17
 8010e40:	f7fc fd86 	bl	800d950 <ucdr_init_buffer_origin_offset>
 8010e44:	2318      	movs	r3, #24
 8010e46:	fb03 5404 	mla	r4, r3, r4, r5
 8010e4a:	2205      	movs	r2, #5
 8010e4c:	2300      	movs	r3, #0
 8010e4e:	3450      	adds	r4, #80	@ 0x50
 8010e50:	210a      	movs	r1, #10
 8010e52:	a80a      	add	r0, sp, #40	@ 0x28
 8010e54:	f001 f956 	bl	8012104 <uxr_buffer_submessage_header>
 8010e58:	a903      	add	r1, sp, #12
 8010e5a:	4620      	mov	r0, r4
 8010e5c:	f008 fc8c 	bl	8019778 <uxr_compute_acknack>
 8010e60:	ba40      	rev16	r0, r0
 8010e62:	f8ad 000e 	strh.w	r0, [sp, #14]
 8010e66:	a903      	add	r1, sp, #12
 8010e68:	a80a      	add	r0, sp, #40	@ 0x28
 8010e6a:	f88d 6010 	strb.w	r6, [sp, #16]
 8010e6e:	f002 fadf 	bl	8013430 <uxr_serialize_ACKNACK_Payload>
 8010e72:	2200      	movs	r2, #0
 8010e74:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010e76:	4611      	mov	r1, r2
 8010e78:	4628      	mov	r0, r5
 8010e7a:	f000 ff9d 	bl	8011db8 <uxr_stamp_session_header>
 8010e7e:	a80a      	add	r0, sp, #40	@ 0x28
 8010e80:	f7fc fda4 	bl	800d9cc <ucdr_buffer_length>
 8010e84:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8010e86:	4602      	mov	r2, r0
 8010e88:	a905      	add	r1, sp, #20
 8010e8a:	e9d3 0400 	ldrd	r0, r4, [r3]
 8010e8e:	47a0      	blx	r4
 8010e90:	b012      	add	sp, #72	@ 0x48
 8010e92:	bd70      	pop	{r4, r5, r6, pc}
 8010e94:	0000      	movs	r0, r0
	...

08010e98 <uxr_init_session>:
 8010e98:	b510      	push	{r4, lr}
 8010e9a:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 8010ed0 <uxr_init_session+0x38>
 8010e9e:	2300      	movs	r3, #0
 8010ea0:	e9c0 131c 	strd	r1, r3, [r0, #112]	@ 0x70
 8010ea4:	4604      	mov	r4, r0
 8010ea6:	e9c0 331e 	strd	r3, r3, [r0, #120]	@ 0x78
 8010eaa:	e9c0 3320 	strd	r3, r3, [r0, #128]	@ 0x80
 8010eae:	e9c0 3322 	strd	r3, r3, [r0, #136]	@ 0x88
 8010eb2:	e9c0 3324 	strd	r3, r3, [r0, #144]	@ 0x90
 8010eb6:	ed80 7b26 	vstr	d7, [r0, #152]	@ 0x98
 8010eba:	f880 30a0 	strb.w	r3, [r0, #160]	@ 0xa0
 8010ebe:	2181      	movs	r1, #129	@ 0x81
 8010ec0:	f000 fede 	bl	8011c80 <uxr_init_session_info>
 8010ec4:	f104 0008 	add.w	r0, r4, #8
 8010ec8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010ecc:	f001 b836 	b.w	8011f3c <uxr_init_stream_storage>
	...

08010ed8 <uxr_set_status_callback>:
 8010ed8:	e9c0 1220 	strd	r1, r2, [r0, #128]	@ 0x80
 8010edc:	4770      	bx	lr
 8010ede:	bf00      	nop

08010ee0 <uxr_set_topic_callback>:
 8010ee0:	e9c0 1222 	strd	r1, r2, [r0, #136]	@ 0x88
 8010ee4:	4770      	bx	lr
 8010ee6:	bf00      	nop

08010ee8 <uxr_set_request_callback>:
 8010ee8:	e9c0 1229 	strd	r1, r2, [r0, #164]	@ 0xa4
 8010eec:	4770      	bx	lr
 8010eee:	bf00      	nop

08010ef0 <uxr_set_reply_callback>:
 8010ef0:	e9c0 122b 	strd	r1, r2, [r0, #172]	@ 0xac
 8010ef4:	4770      	bx	lr
 8010ef6:	bf00      	nop

08010ef8 <uxr_create_output_best_effort_stream>:
 8010ef8:	b570      	push	{r4, r5, r6, lr}
 8010efa:	b082      	sub	sp, #8
 8010efc:	4604      	mov	r4, r0
 8010efe:	460d      	mov	r5, r1
 8010f00:	4616      	mov	r6, r2
 8010f02:	f000 ffad 	bl	8011e60 <uxr_session_header_offset>
 8010f06:	4632      	mov	r2, r6
 8010f08:	4603      	mov	r3, r0
 8010f0a:	4629      	mov	r1, r5
 8010f0c:	f104 0008 	add.w	r0, r4, #8
 8010f10:	b002      	add	sp, #8
 8010f12:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010f16:	f001 b85b 	b.w	8011fd0 <uxr_add_output_best_effort_buffer>
 8010f1a:	bf00      	nop

08010f1c <uxr_create_output_reliable_stream>:
 8010f1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010f1e:	b085      	sub	sp, #20
 8010f20:	4604      	mov	r4, r0
 8010f22:	460d      	mov	r5, r1
 8010f24:	4616      	mov	r6, r2
 8010f26:	461f      	mov	r7, r3
 8010f28:	f000 ff9a 	bl	8011e60 <uxr_session_header_offset>
 8010f2c:	463b      	mov	r3, r7
 8010f2e:	9000      	str	r0, [sp, #0]
 8010f30:	4632      	mov	r2, r6
 8010f32:	4629      	mov	r1, r5
 8010f34:	f104 0008 	add.w	r0, r4, #8
 8010f38:	f001 f85e 	bl	8011ff8 <uxr_add_output_reliable_buffer>
 8010f3c:	b005      	add	sp, #20
 8010f3e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08010f40 <uxr_create_input_best_effort_stream>:
 8010f40:	b082      	sub	sp, #8
 8010f42:	3008      	adds	r0, #8
 8010f44:	b002      	add	sp, #8
 8010f46:	f001 b871 	b.w	801202c <uxr_add_input_best_effort_buffer>
 8010f4a:	bf00      	nop

08010f4c <uxr_create_input_reliable_stream>:
 8010f4c:	b510      	push	{r4, lr}
 8010f4e:	b084      	sub	sp, #16
 8010f50:	4c03      	ldr	r4, [pc, #12]	@ (8010f60 <uxr_create_input_reliable_stream+0x14>)
 8010f52:	9400      	str	r4, [sp, #0]
 8010f54:	3008      	adds	r0, #8
 8010f56:	f001 f87f 	bl	8012058 <uxr_add_input_reliable_buffer>
 8010f5a:	b004      	add	sp, #16
 8010f5c:	bd10      	pop	{r4, pc}
 8010f5e:	bf00      	nop
 8010f60:	08010d79 	.word	0x08010d79

08010f64 <uxr_epoch_nanos>:
 8010f64:	b510      	push	{r4, lr}
 8010f66:	4604      	mov	r4, r0
 8010f68:	f001 f92c 	bl	80121c4 <uxr_nanos>
 8010f6c:	e9d4 3226 	ldrd	r3, r2, [r4, #152]	@ 0x98
 8010f70:	1ac0      	subs	r0, r0, r3
 8010f72:	eb61 0102 	sbc.w	r1, r1, r2
 8010f76:	bd10      	pop	{r4, pc}

08010f78 <uxr_flash_output_streams>:
 8010f78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010f7c:	7e03      	ldrb	r3, [r0, #24]
 8010f7e:	b084      	sub	sp, #16
 8010f80:	4604      	mov	r4, r0
 8010f82:	b373      	cbz	r3, 8010fe2 <uxr_flash_output_streams+0x6a>
 8010f84:	2500      	movs	r5, #0
 8010f86:	f100 0908 	add.w	r9, r0, #8
 8010f8a:	f10d 0802 	add.w	r8, sp, #2
 8010f8e:	4628      	mov	r0, r5
 8010f90:	af03      	add	r7, sp, #12
 8010f92:	ae02      	add	r6, sp, #8
 8010f94:	e006      	b.n	8010fa4 <uxr_flash_output_streams+0x2c>
 8010f96:	7e23      	ldrb	r3, [r4, #24]
 8010f98:	3501      	adds	r5, #1
 8010f9a:	b2e8      	uxtb	r0, r5
 8010f9c:	4283      	cmp	r3, r0
 8010f9e:	f109 0910 	add.w	r9, r9, #16
 8010fa2:	d91e      	bls.n	8010fe2 <uxr_flash_output_streams+0x6a>
 8010fa4:	2201      	movs	r2, #1
 8010fa6:	4611      	mov	r1, r2
 8010fa8:	f000 ff90 	bl	8011ecc <uxr_stream_id>
 8010fac:	4643      	mov	r3, r8
 8010fae:	4684      	mov	ip, r0
 8010fb0:	463a      	mov	r2, r7
 8010fb2:	4631      	mov	r1, r6
 8010fb4:	4648      	mov	r0, r9
 8010fb6:	f8cd c004 	str.w	ip, [sp, #4]
 8010fba:	f008 fc61 	bl	8019880 <uxr_prepare_best_effort_buffer_to_send>
 8010fbe:	2800      	cmp	r0, #0
 8010fc0:	d0e9      	beq.n	8010f96 <uxr_flash_output_streams+0x1e>
 8010fc2:	9b02      	ldr	r3, [sp, #8]
 8010fc4:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8010fc8:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8010fcc:	4620      	mov	r0, r4
 8010fce:	f000 fef3 	bl	8011db8 <uxr_stamp_session_header>
 8010fd2:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8010fd4:	9a03      	ldr	r2, [sp, #12]
 8010fd6:	f8d3 a004 	ldr.w	sl, [r3, #4]
 8010fda:	9902      	ldr	r1, [sp, #8]
 8010fdc:	6818      	ldr	r0, [r3, #0]
 8010fde:	47d0      	blx	sl
 8010fe0:	e7d9      	b.n	8010f96 <uxr_flash_output_streams+0x1e>
 8010fe2:	f894 3048 	ldrb.w	r3, [r4, #72]	@ 0x48
 8010fe6:	b37b      	cbz	r3, 8011048 <uxr_flash_output_streams+0xd0>
 8010fe8:	f04f 0900 	mov.w	r9, #0
 8010fec:	f104 0520 	add.w	r5, r4, #32
 8010ff0:	f10d 0802 	add.w	r8, sp, #2
 8010ff4:	af03      	add	r7, sp, #12
 8010ff6:	ae02      	add	r6, sp, #8
 8010ff8:	4648      	mov	r0, r9
 8010ffa:	2201      	movs	r2, #1
 8010ffc:	2102      	movs	r1, #2
 8010ffe:	f000 ff65 	bl	8011ecc <uxr_stream_id>
 8011002:	9001      	str	r0, [sp, #4]
 8011004:	e00e      	b.n	8011024 <uxr_flash_output_streams+0xac>
 8011006:	9b02      	ldr	r3, [sp, #8]
 8011008:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 801100c:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8011010:	4620      	mov	r0, r4
 8011012:	f000 fed1 	bl	8011db8 <uxr_stamp_session_header>
 8011016:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8011018:	9a03      	ldr	r2, [sp, #12]
 801101a:	f8d3 a004 	ldr.w	sl, [r3, #4]
 801101e:	9902      	ldr	r1, [sp, #8]
 8011020:	6818      	ldr	r0, [r3, #0]
 8011022:	47d0      	blx	sl
 8011024:	4643      	mov	r3, r8
 8011026:	463a      	mov	r2, r7
 8011028:	4631      	mov	r1, r6
 801102a:	4628      	mov	r0, r5
 801102c:	f008 fe3c 	bl	8019ca8 <uxr_prepare_next_reliable_buffer_to_send>
 8011030:	2800      	cmp	r0, #0
 8011032:	d1e8      	bne.n	8011006 <uxr_flash_output_streams+0x8e>
 8011034:	f894 3048 	ldrb.w	r3, [r4, #72]	@ 0x48
 8011038:	f109 0901 	add.w	r9, r9, #1
 801103c:	fa5f f089 	uxtb.w	r0, r9
 8011040:	4283      	cmp	r3, r0
 8011042:	f105 0528 	add.w	r5, r5, #40	@ 0x28
 8011046:	d8d8      	bhi.n	8010ffa <uxr_flash_output_streams+0x82>
 8011048:	b004      	add	sp, #16
 801104a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801104e:	bf00      	nop

08011050 <read_submessage_info>:
 8011050:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011054:	460d      	mov	r5, r1
 8011056:	f5ad 7d24 	sub.w	sp, sp, #656	@ 0x290
 801105a:	4669      	mov	r1, sp
 801105c:	4607      	mov	r7, r0
 801105e:	4628      	mov	r0, r5
 8011060:	f002 f814 	bl	801308c <uxr_deserialize_BaseObjectReply>
 8011064:	a902      	add	r1, sp, #8
 8011066:	4604      	mov	r4, r0
 8011068:	4628      	mov	r0, r5
 801106a:	f89d 8005 	ldrb.w	r8, [sp, #5]
 801106e:	f7fb f9a9 	bl	800c3c4 <ucdr_deserialize_bool>
 8011072:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8011076:	4004      	ands	r4, r0
 8011078:	b2e4      	uxtb	r4, r4
 801107a:	b95b      	cbnz	r3, 8011094 <read_submessage_info+0x44>
 801107c:	a987      	add	r1, sp, #540	@ 0x21c
 801107e:	4628      	mov	r0, r5
 8011080:	f7fb f9a0 	bl	800c3c4 <ucdr_deserialize_bool>
 8011084:	f89d 321c 	ldrb.w	r3, [sp, #540]	@ 0x21c
 8011088:	4606      	mov	r6, r0
 801108a:	b94b      	cbnz	r3, 80110a0 <read_submessage_info+0x50>
 801108c:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 8011090:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011094:	a903      	add	r1, sp, #12
 8011096:	4628      	mov	r0, r5
 8011098:	f001 feba 	bl	8012e10 <uxr_deserialize_ObjectVariant>
 801109c:	4004      	ands	r4, r0
 801109e:	e7ed      	b.n	801107c <read_submessage_info+0x2c>
 80110a0:	a988      	add	r1, sp, #544	@ 0x220
 80110a2:	4628      	mov	r0, r5
 80110a4:	f7fb f9bc 	bl	800c420 <ucdr_deserialize_uint8_t>
 80110a8:	4234      	tst	r4, r6
 80110aa:	d0ef      	beq.n	801108c <read_submessage_info+0x3c>
 80110ac:	2800      	cmp	r0, #0
 80110ae:	d0ed      	beq.n	801108c <read_submessage_info+0x3c>
 80110b0:	f89d 3220 	ldrb.w	r3, [sp, #544]	@ 0x220
 80110b4:	2b0d      	cmp	r3, #13
 80110b6:	d1e9      	bne.n	801108c <read_submessage_info+0x3c>
 80110b8:	a98a      	add	r1, sp, #552	@ 0x228
 80110ba:	4628      	mov	r0, r5
 80110bc:	f7fb ff4c 	bl	800cf58 <ucdr_deserialize_int16_t>
 80110c0:	b140      	cbz	r0, 80110d4 <read_submessage_info+0x84>
 80110c2:	f9bd 3228 	ldrsh.w	r3, [sp, #552]	@ 0x228
 80110c6:	2b00      	cmp	r3, #0
 80110c8:	dd07      	ble.n	80110da <read_submessage_info+0x8a>
 80110ca:	f1b8 0f00 	cmp.w	r8, #0
 80110ce:	bf0c      	ite	eq
 80110d0:	2002      	moveq	r0, #2
 80110d2:	2001      	movne	r0, #1
 80110d4:	f887 00b5 	strb.w	r0, [r7, #181]	@ 0xb5
 80110d8:	e7d8      	b.n	801108c <read_submessage_info+0x3c>
 80110da:	2000      	movs	r0, #0
 80110dc:	e7fa      	b.n	80110d4 <read_submessage_info+0x84>
 80110de:	bf00      	nop

080110e0 <read_submessage_list>:
 80110e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80110e4:	b097      	sub	sp, #92	@ 0x5c
 80110e6:	4604      	mov	r4, r0
 80110e8:	460d      	mov	r5, r1
 80110ea:	9209      	str	r2, [sp, #36]	@ 0x24
 80110ec:	f10d 032f 	add.w	r3, sp, #47	@ 0x2f
 80110f0:	aa0c      	add	r2, sp, #48	@ 0x30
 80110f2:	f10d 012e 	add.w	r1, sp, #46	@ 0x2e
 80110f6:	4628      	mov	r0, r5
 80110f8:	f001 f81e 	bl	8012138 <uxr_read_submessage_header>
 80110fc:	2800      	cmp	r0, #0
 80110fe:	f000 812c 	beq.w	801135a <read_submessage_list+0x27a>
 8011102:	f89d 102e 	ldrb.w	r1, [sp, #46]	@ 0x2e
 8011106:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011108:	f8bd 6030 	ldrh.w	r6, [sp, #48]	@ 0x30
 801110c:	f89d 702f 	ldrb.w	r7, [sp, #47]	@ 0x2f
 8011110:	3902      	subs	r1, #2
 8011112:	f3c0 4307 	ubfx	r3, r0, #16, #8
 8011116:	290d      	cmp	r1, #13
 8011118:	d8e8      	bhi.n	80110ec <read_submessage_list+0xc>
 801111a:	a201      	add	r2, pc, #4	@ (adr r2, 8011120 <read_submessage_list+0x40>)
 801111c:	f852 f021 	ldr.w	pc, [r2, r1, lsl #2]
 8011120:	08011351 	.word	0x08011351
 8011124:	080110ed 	.word	0x080110ed
 8011128:	08011341 	.word	0x08011341
 801112c:	080112e3 	.word	0x080112e3
 8011130:	080112d9 	.word	0x080112d9
 8011134:	080110ed 	.word	0x080110ed
 8011138:	080110ed 	.word	0x080110ed
 801113c:	0801125d 	.word	0x0801125d
 8011140:	080111f5 	.word	0x080111f5
 8011144:	080111b5 	.word	0x080111b5
 8011148:	080110ed 	.word	0x080110ed
 801114c:	080110ed 	.word	0x080110ed
 8011150:	080110ed 	.word	0x080110ed
 8011154:	08011159 	.word	0x08011159
 8011158:	a910      	add	r1, sp, #64	@ 0x40
 801115a:	4628      	mov	r0, r5
 801115c:	f002 f9c6 	bl	80134ec <uxr_deserialize_TIMESTAMP_REPLY_Payload>
 8011160:	f8d4 6090 	ldr.w	r6, [r4, #144]	@ 0x90
 8011164:	2e00      	cmp	r6, #0
 8011166:	f000 8100 	beq.w	801136a <read_submessage_list+0x28a>
 801116a:	f001 f82b 	bl	80121c4 <uxr_nanos>
 801116e:	f04f 0800 	mov.w	r8, #0
 8011172:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 8011174:	4602      	mov	r2, r0
 8011176:	460b      	mov	r3, r1
 8011178:	9814      	ldr	r0, [sp, #80]	@ 0x50
 801117a:	4990      	ldr	r1, [pc, #576]	@ (80113bc <read_submessage_list+0x2dc>)
 801117c:	46c4      	mov	ip, r8
 801117e:	fbc0 7c01 	smlal	r7, ip, r0, r1
 8011182:	e9cd 7c04 	strd	r7, ip, [sp, #16]
 8011186:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8011188:	9f11      	ldr	r7, [sp, #68]	@ 0x44
 801118a:	46c6      	mov	lr, r8
 801118c:	fbc0 7e01 	smlal	r7, lr, r0, r1
 8011190:	46bc      	mov	ip, r7
 8011192:	e9dd 0712 	ldrd	r0, r7, [sp, #72]	@ 0x48
 8011196:	fbc0 7801 	smlal	r7, r8, r0, r1
 801119a:	e9cd ce02 	strd	ip, lr, [sp, #8]
 801119e:	e9cd 7800 	strd	r7, r8, [sp]
 80111a2:	f8d4 1094 	ldr.w	r1, [r4, #148]	@ 0x94
 80111a6:	9106      	str	r1, [sp, #24]
 80111a8:	4620      	mov	r0, r4
 80111aa:	47b0      	blx	r6
 80111ac:	2301      	movs	r3, #1
 80111ae:	f884 30a0 	strb.w	r3, [r4, #160]	@ 0xa0
 80111b2:	e79b      	b.n	80110ec <read_submessage_list+0xc>
 80111b4:	a910      	add	r1, sp, #64	@ 0x40
 80111b6:	4628      	mov	r0, r5
 80111b8:	f002 f978 	bl	80134ac <uxr_deserialize_HEARTBEAT_Payload>
 80111bc:	2100      	movs	r1, #0
 80111be:	f89d 0044 	ldrb.w	r0, [sp, #68]	@ 0x44
 80111c2:	f000 fe9f 	bl	8011f04 <uxr_stream_id_from_raw>
 80111c6:	f3c0 2607 	ubfx	r6, r0, #8, #8
 80111ca:	900f      	str	r0, [sp, #60]	@ 0x3c
 80111cc:	4631      	mov	r1, r6
 80111ce:	f104 0008 	add.w	r0, r4, #8
 80111d2:	f000 ff77 	bl	80120c4 <uxr_get_input_reliable_stream>
 80111d6:	2800      	cmp	r0, #0
 80111d8:	d088      	beq.n	80110ec <read_submessage_list+0xc>
 80111da:	f8bd 2042 	ldrh.w	r2, [sp, #66]	@ 0x42
 80111de:	f8bd 1040 	ldrh.w	r1, [sp, #64]	@ 0x40
 80111e2:	f008 fabd 	bl	8019760 <uxr_process_heartbeat>
 80111e6:	f89d 103c 	ldrb.w	r1, [sp, #60]	@ 0x3c
 80111ea:	4632      	mov	r2, r6
 80111ec:	4620      	mov	r0, r4
 80111ee:	f7ff fe1b 	bl	8010e28 <write_submessage_acknack.isra.0>
 80111f2:	e77b      	b.n	80110ec <read_submessage_list+0xc>
 80111f4:	a910      	add	r1, sp, #64	@ 0x40
 80111f6:	4628      	mov	r0, r5
 80111f8:	f002 f930 	bl	801345c <uxr_deserialize_ACKNACK_Payload>
 80111fc:	2100      	movs	r1, #0
 80111fe:	f89d 0044 	ldrb.w	r0, [sp, #68]	@ 0x44
 8011202:	f000 fe7f 	bl	8011f04 <uxr_stream_id_from_raw>
 8011206:	900d      	str	r0, [sp, #52]	@ 0x34
 8011208:	f3c0 2107 	ubfx	r1, r0, #8, #8
 801120c:	f104 0008 	add.w	r0, r4, #8
 8011210:	f000 ff44 	bl	801209c <uxr_get_output_reliable_stream>
 8011214:	4606      	mov	r6, r0
 8011216:	2800      	cmp	r0, #0
 8011218:	f43f af68 	beq.w	80110ec <read_submessage_list+0xc>
 801121c:	f8bd 1042 	ldrh.w	r1, [sp, #66]	@ 0x42
 8011220:	f8bd 2040 	ldrh.w	r2, [sp, #64]	@ 0x40
 8011224:	ba49      	rev16	r1, r1
 8011226:	b289      	uxth	r1, r1
 8011228:	f008 fde8 	bl	8019dfc <uxr_process_acknack>
 801122c:	4630      	mov	r0, r6
 801122e:	f008 fda9 	bl	8019d84 <uxr_begin_output_nack_buffer_it>
 8011232:	f10d 0838 	add.w	r8, sp, #56	@ 0x38
 8011236:	f8ad 0032 	strh.w	r0, [sp, #50]	@ 0x32
 801123a:	e005      	b.n	8011248 <read_submessage_list+0x168>
 801123c:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 801123e:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8011240:	685f      	ldr	r7, [r3, #4]
 8011242:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8011244:	6818      	ldr	r0, [r3, #0]
 8011246:	47b8      	blx	r7
 8011248:	f10d 0332 	add.w	r3, sp, #50	@ 0x32
 801124c:	aa0f      	add	r2, sp, #60	@ 0x3c
 801124e:	4641      	mov	r1, r8
 8011250:	4630      	mov	r0, r6
 8011252:	f008 fd99 	bl	8019d88 <uxr_next_reliable_nack_buffer_to_send>
 8011256:	2800      	cmp	r0, #0
 8011258:	d1f0      	bne.n	801123c <read_submessage_list+0x15c>
 801125a:	e747      	b.n	80110ec <read_submessage_list+0xc>
 801125c:	f10d 0838 	add.w	r8, sp, #56	@ 0x38
 8011260:	4641      	mov	r1, r8
 8011262:	900d      	str	r0, [sp, #52]	@ 0x34
 8011264:	4628      	mov	r0, r5
 8011266:	f001 fe73 	bl	8012f50 <uxr_deserialize_BaseObjectRequest>
 801126a:	3e04      	subs	r6, #4
 801126c:	4640      	mov	r0, r8
 801126e:	a90f      	add	r1, sp, #60	@ 0x3c
 8011270:	f10d 0232 	add.w	r2, sp, #50	@ 0x32
 8011274:	f000 fe1a 	bl	8011eac <uxr_parse_base_object_request>
 8011278:	fa1f f886 	uxth.w	r8, r6
 801127c:	f8d4 6080 	ldr.w	r6, [r4, #128]	@ 0x80
 8011280:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8011282:	f8bd 9032 	ldrh.w	r9, [sp, #50]	@ 0x32
 8011286:	9110      	str	r1, [sp, #64]	@ 0x40
 8011288:	f007 070e 	and.w	r7, r7, #14
 801128c:	b136      	cbz	r6, 801129c <read_submessage_list+0x1bc>
 801128e:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8011292:	9300      	str	r3, [sp, #0]
 8011294:	464a      	mov	r2, r9
 8011296:	2300      	movs	r3, #0
 8011298:	4620      	mov	r0, r4
 801129a:	47b0      	blx	r6
 801129c:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 801129e:	b16b      	cbz	r3, 80112bc <read_submessage_list+0x1dc>
 80112a0:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 80112a2:	2100      	movs	r1, #0
 80112a4:	3802      	subs	r0, #2
 80112a6:	e002      	b.n	80112ae <read_submessage_list+0x1ce>
 80112a8:	3101      	adds	r1, #1
 80112aa:	428b      	cmp	r3, r1
 80112ac:	d006      	beq.n	80112bc <read_submessage_list+0x1dc>
 80112ae:	f830 6f02 	ldrh.w	r6, [r0, #2]!
 80112b2:	454e      	cmp	r6, r9
 80112b4:	d1f8      	bne.n	80112a8 <read_submessage_list+0x1c8>
 80112b6:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 80112b8:	2200      	movs	r2, #0
 80112ba:	545a      	strb	r2, [r3, r1]
 80112bc:	f8bd 1032 	ldrh.w	r1, [sp, #50]	@ 0x32
 80112c0:	9102      	str	r1, [sp, #8]
 80112c2:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80112c4:	9101      	str	r1, [sp, #4]
 80112c6:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80112c8:	9100      	str	r1, [sp, #0]
 80112ca:	463b      	mov	r3, r7
 80112cc:	4642      	mov	r2, r8
 80112ce:	4629      	mov	r1, r5
 80112d0:	4620      	mov	r0, r4
 80112d2:	f008 fe4b 	bl	8019f6c <read_submessage_format>
 80112d6:	e709      	b.n	80110ec <read_submessage_list+0xc>
 80112d8:	4629      	mov	r1, r5
 80112da:	4620      	mov	r0, r4
 80112dc:	f7ff feb8 	bl	8011050 <read_submessage_info>
 80112e0:	e704      	b.n	80110ec <read_submessage_list+0xc>
 80112e2:	2b00      	cmp	r3, #0
 80112e4:	d03c      	beq.n	8011360 <read_submessage_list+0x280>
 80112e6:	a910      	add	r1, sp, #64	@ 0x40
 80112e8:	4628      	mov	r0, r5
 80112ea:	f002 f813 	bl	8013314 <uxr_deserialize_STATUS_Payload>
 80112ee:	a90e      	add	r1, sp, #56	@ 0x38
 80112f0:	a810      	add	r0, sp, #64	@ 0x40
 80112f2:	aa0d      	add	r2, sp, #52	@ 0x34
 80112f4:	f000 fdda 	bl	8011eac <uxr_parse_base_object_request>
 80112f8:	f8d4 6080 	ldr.w	r6, [r4, #128]	@ 0x80
 80112fc:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80112fe:	f89d 8044 	ldrb.w	r8, [sp, #68]	@ 0x44
 8011302:	f8bd 7034 	ldrh.w	r7, [sp, #52]	@ 0x34
 8011306:	910f      	str	r1, [sp, #60]	@ 0x3c
 8011308:	b136      	cbz	r6, 8011318 <read_submessage_list+0x238>
 801130a:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 801130e:	9300      	str	r3, [sp, #0]
 8011310:	463a      	mov	r2, r7
 8011312:	4643      	mov	r3, r8
 8011314:	4620      	mov	r0, r4
 8011316:	47b0      	blx	r6
 8011318:	6fe2      	ldr	r2, [r4, #124]	@ 0x7c
 801131a:	2a00      	cmp	r2, #0
 801131c:	f43f aee6 	beq.w	80110ec <read_submessage_list+0xc>
 8011320:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8011322:	2100      	movs	r1, #0
 8011324:	3802      	subs	r0, #2
 8011326:	e003      	b.n	8011330 <read_submessage_list+0x250>
 8011328:	3101      	adds	r1, #1
 801132a:	4291      	cmp	r1, r2
 801132c:	f43f aede 	beq.w	80110ec <read_submessage_list+0xc>
 8011330:	f830 6f02 	ldrh.w	r6, [r0, #2]!
 8011334:	42be      	cmp	r6, r7
 8011336:	d1f7      	bne.n	8011328 <read_submessage_list+0x248>
 8011338:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 801133a:	f803 8001 	strb.w	r8, [r3, r1]
 801133e:	e6d5      	b.n	80110ec <read_submessage_list+0xc>
 8011340:	2b00      	cmp	r3, #0
 8011342:	f47f aed3 	bne.w	80110ec <read_submessage_list+0xc>
 8011346:	4629      	mov	r1, r5
 8011348:	4620      	mov	r0, r4
 801134a:	f000 fcf7 	bl	8011d3c <uxr_read_create_session_status>
 801134e:	e6cd      	b.n	80110ec <read_submessage_list+0xc>
 8011350:	4629      	mov	r1, r5
 8011352:	4620      	mov	r0, r4
 8011354:	f7ff fd32 	bl	8010dbc <read_submessage_get_info>
 8011358:	e6c8      	b.n	80110ec <read_submessage_list+0xc>
 801135a:	b017      	add	sp, #92	@ 0x5c
 801135c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011360:	4629      	mov	r1, r5
 8011362:	4620      	mov	r0, r4
 8011364:	f000 fcf8 	bl	8011d58 <uxr_read_delete_session_status>
 8011368:	e6c0      	b.n	80110ec <read_submessage_list+0xc>
 801136a:	f000 ff2b 	bl	80121c4 <uxr_nanos>
 801136e:	e9dd 7214 	ldrd	r7, r2, [sp, #80]	@ 0x50
 8011372:	f8df c048 	ldr.w	ip, [pc, #72]	@ 80113bc <read_submessage_list+0x2dc>
 8011376:	4633      	mov	r3, r6
 8011378:	fbc7 230c 	smlal	r2, r3, r7, ip
 801137c:	1810      	adds	r0, r2, r0
 801137e:	eb43 0301 	adc.w	r3, r3, r1
 8011382:	e9dd 1212 	ldrd	r1, r2, [sp, #72]	@ 0x48
 8011386:	46b6      	mov	lr, r6
 8011388:	fbc1 2e0c 	smlal	r2, lr, r1, ip
 801138c:	e9dd 1710 	ldrd	r1, r7, [sp, #64]	@ 0x40
 8011390:	fbc1 760c 	smlal	r7, r6, r1, ip
 8011394:	19d2      	adds	r2, r2, r7
 8011396:	eb4e 0106 	adc.w	r1, lr, r6
 801139a:	1a80      	subs	r0, r0, r2
 801139c:	eb63 0301 	sbc.w	r3, r3, r1
 80113a0:	0fda      	lsrs	r2, r3, #31
 80113a2:	1812      	adds	r2, r2, r0
 80113a4:	f143 0300 	adc.w	r3, r3, #0
 80113a8:	0852      	lsrs	r2, r2, #1
 80113aa:	ea42 72c3 	orr.w	r2, r2, r3, lsl #31
 80113ae:	105b      	asrs	r3, r3, #1
 80113b0:	f8c4 2098 	str.w	r2, [r4, #152]	@ 0x98
 80113b4:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
 80113b8:	e6f8      	b.n	80111ac <read_submessage_list+0xcc>
 80113ba:	bf00      	nop
 80113bc:	3b9aca00 	.word	0x3b9aca00

080113c0 <listen_message_reliably>:
 80113c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80113c4:	f1b1 0b00 	subs.w	fp, r1, #0
 80113c8:	b09f      	sub	sp, #124	@ 0x7c
 80113ca:	4606      	mov	r6, r0
 80113cc:	bfb8      	it	lt
 80113ce:	f06f 4b00 	mvnlt.w	fp, #2147483648	@ 0x80000000
 80113d2:	f000 fedd 	bl	8012190 <uxr_millis>
 80113d6:	f896 3048 	ldrb.w	r3, [r6, #72]	@ 0x48
 80113da:	9003      	str	r0, [sp, #12]
 80113dc:	9104      	str	r1, [sp, #16]
 80113de:	f10d 0828 	add.w	r8, sp, #40	@ 0x28
 80113e2:	f10d 0a24 	add.w	sl, sp, #36	@ 0x24
 80113e6:	2b00      	cmp	r3, #0
 80113e8:	f000 80a4 	beq.w	8011534 <listen_message_reliably+0x174>
 80113ec:	2500      	movs	r5, #0
 80113ee:	e9cd b806 	strd	fp, r8, [sp, #24]
 80113f2:	f106 0420 	add.w	r4, r6, #32
 80113f6:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80113fa:	f06f 4900 	mvn.w	r9, #2147483648	@ 0x80000000
 80113fe:	4628      	mov	r0, r5
 8011400:	e011      	b.n	8011426 <listen_message_reliably+0x66>
 8011402:	e9d4 2306 	ldrd	r2, r3, [r4, #24]
 8011406:	42ba      	cmp	r2, r7
 8011408:	eb73 0109 	sbcs.w	r1, r3, r9
 801140c:	bfb8      	it	lt
 801140e:	4699      	movlt	r9, r3
 8011410:	f105 0501 	add.w	r5, r5, #1
 8011414:	f896 3048 	ldrb.w	r3, [r6, #72]	@ 0x48
 8011418:	b2e8      	uxtb	r0, r5
 801141a:	bfb8      	it	lt
 801141c:	4617      	movlt	r7, r2
 801141e:	4283      	cmp	r3, r0
 8011420:	f104 0428 	add.w	r4, r4, #40	@ 0x28
 8011424:	d94a      	bls.n	80114bc <listen_message_reliably+0xfc>
 8011426:	2201      	movs	r2, #1
 8011428:	2102      	movs	r1, #2
 801142a:	f000 fd4f 	bl	8011ecc <uxr_stream_id>
 801142e:	e9dd 2303 	ldrd	r2, r3, [sp, #12]
 8011432:	4601      	mov	r1, r0
 8011434:	4620      	mov	r0, r4
 8011436:	910b      	str	r1, [sp, #44]	@ 0x2c
 8011438:	f008 fc74 	bl	8019d24 <uxr_update_output_stream_heartbeat_timestamp>
 801143c:	2800      	cmp	r0, #0
 801143e:	d0e0      	beq.n	8011402 <listen_message_reliably+0x42>
 8011440:	f89d 302c 	ldrb.w	r3, [sp, #44]	@ 0x2c
 8011444:	f89d b02d 	ldrb.w	fp, [sp, #45]	@ 0x2d
 8011448:	9305      	str	r3, [sp, #20]
 801144a:	4630      	mov	r0, r6
 801144c:	f000 fd08 	bl	8011e60 <uxr_session_header_offset>
 8011450:	f10d 0858 	add.w	r8, sp, #88	@ 0x58
 8011454:	eb0b 0b8b 	add.w	fp, fp, fp, lsl #2
 8011458:	9000      	str	r0, [sp, #0]
 801145a:	a90e      	add	r1, sp, #56	@ 0x38
 801145c:	4640      	mov	r0, r8
 801145e:	eb06 0bcb 	add.w	fp, r6, fp, lsl #3
 8011462:	2300      	movs	r3, #0
 8011464:	2211      	movs	r2, #17
 8011466:	f7fc fa73 	bl	800d950 <ucdr_init_buffer_origin_offset>
 801146a:	2300      	movs	r3, #0
 801146c:	2205      	movs	r2, #5
 801146e:	210b      	movs	r1, #11
 8011470:	4640      	mov	r0, r8
 8011472:	f000 fe47 	bl	8012104 <uxr_buffer_submessage_header>
 8011476:	f8bb 0032 	ldrh.w	r0, [fp, #50]	@ 0x32
 801147a:	2101      	movs	r1, #1
 801147c:	f008 fe4a 	bl	801a114 <uxr_seq_num_add>
 8011480:	f8bb 3030 	ldrh.w	r3, [fp, #48]	@ 0x30
 8011484:	f8ad 3032 	strh.w	r3, [sp, #50]	@ 0x32
 8011488:	4602      	mov	r2, r0
 801148a:	9b05      	ldr	r3, [sp, #20]
 801148c:	f8ad 2030 	strh.w	r2, [sp, #48]	@ 0x30
 8011490:	a90c      	add	r1, sp, #48	@ 0x30
 8011492:	4640      	mov	r0, r8
 8011494:	f88d 3034 	strb.w	r3, [sp, #52]	@ 0x34
 8011498:	f001 fff4 	bl	8013484 <uxr_serialize_HEARTBEAT_Payload>
 801149c:	2200      	movs	r2, #0
 801149e:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80114a0:	4611      	mov	r1, r2
 80114a2:	4630      	mov	r0, r6
 80114a4:	f000 fc88 	bl	8011db8 <uxr_stamp_session_header>
 80114a8:	4640      	mov	r0, r8
 80114aa:	f7fc fa8f 	bl	800d9cc <ucdr_buffer_length>
 80114ae:	4602      	mov	r2, r0
 80114b0:	6f30      	ldr	r0, [r6, #112]	@ 0x70
 80114b2:	a90e      	add	r1, sp, #56	@ 0x38
 80114b4:	e9d0 0300 	ldrd	r0, r3, [r0]
 80114b8:	4798      	blx	r3
 80114ba:	e7a2      	b.n	8011402 <listen_message_reliably+0x42>
 80114bc:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80114c0:	4599      	cmp	r9, r3
 80114c2:	bf08      	it	eq
 80114c4:	f1b7 3fff 	cmpeq.w	r7, #4294967295	@ 0xffffffff
 80114c8:	e9dd b806 	ldrd	fp, r8, [sp, #24]
 80114cc:	d032      	beq.n	8011534 <listen_message_reliably+0x174>
 80114ce:	9b03      	ldr	r3, [sp, #12]
 80114d0:	1aff      	subs	r7, r7, r3
 80114d2:	2f00      	cmp	r7, #0
 80114d4:	bf08      	it	eq
 80114d6:	2701      	moveq	r7, #1
 80114d8:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 80114da:	455f      	cmp	r7, fp
 80114dc:	bfa8      	it	ge
 80114de:	465f      	movge	r7, fp
 80114e0:	689c      	ldr	r4, [r3, #8]
 80114e2:	6818      	ldr	r0, [r3, #0]
 80114e4:	4642      	mov	r2, r8
 80114e6:	463b      	mov	r3, r7
 80114e8:	4651      	mov	r1, sl
 80114ea:	47a0      	blx	r4
 80114ec:	ebab 0b07 	sub.w	fp, fp, r7
 80114f0:	b958      	cbnz	r0, 801150a <listen_message_reliably+0x14a>
 80114f2:	f1bb 0f00 	cmp.w	fp, #0
 80114f6:	dd44      	ble.n	8011582 <listen_message_reliably+0x1c2>
 80114f8:	f000 fe4a 	bl	8012190 <uxr_millis>
 80114fc:	f896 3048 	ldrb.w	r3, [r6, #72]	@ 0x48
 8011500:	2b00      	cmp	r3, #0
 8011502:	d03c      	beq.n	801157e <listen_message_reliably+0x1be>
 8011504:	e9cd 0103 	strd	r0, r1, [sp, #12]
 8011508:	e770      	b.n	80113ec <listen_message_reliably+0x2c>
 801150a:	e9dd 1209 	ldrd	r1, r2, [sp, #36]	@ 0x24
 801150e:	4604      	mov	r4, r0
 8011510:	a80e      	add	r0, sp, #56	@ 0x38
 8011512:	f7fc fa2f 	bl	800d974 <ucdr_init_buffer>
 8011516:	2500      	movs	r5, #0
 8011518:	f10d 0322 	add.w	r3, sp, #34	@ 0x22
 801151c:	aa08      	add	r2, sp, #32
 801151e:	a90e      	add	r1, sp, #56	@ 0x38
 8011520:	4630      	mov	r0, r6
 8011522:	f88d 5020 	strb.w	r5, [sp, #32]
 8011526:	f000 fc5d 	bl	8011de4 <uxr_read_session_header>
 801152a:	b928      	cbnz	r0, 8011538 <listen_message_reliably+0x178>
 801152c:	4620      	mov	r0, r4
 801152e:	b01f      	add	sp, #124	@ 0x7c
 8011530:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011534:	465f      	mov	r7, fp
 8011536:	e7cc      	b.n	80114d2 <listen_message_reliably+0x112>
 8011538:	4629      	mov	r1, r5
 801153a:	f89d 0020 	ldrb.w	r0, [sp, #32]
 801153e:	f000 fce1 	bl	8011f04 <uxr_stream_id_from_raw>
 8011542:	f3c0 4707 	ubfx	r7, r0, #16, #8
 8011546:	2f01      	cmp	r7, #1
 8011548:	e9cd 000b 	strd	r0, r0, [sp, #44]	@ 0x2c
 801154c:	f8bd a022 	ldrh.w	sl, [sp, #34]	@ 0x22
 8011550:	fa5f f880 	uxtb.w	r8, r0
 8011554:	f3c0 2507 	ubfx	r5, r0, #8, #8
 8011558:	d050      	beq.n	80115fc <listen_message_reliably+0x23c>
 801155a:	2f02      	cmp	r7, #2
 801155c:	d016      	beq.n	801158c <listen_message_reliably+0x1cc>
 801155e:	2f00      	cmp	r7, #0
 8011560:	d1e4      	bne.n	801152c <listen_message_reliably+0x16c>
 8011562:	4639      	mov	r1, r7
 8011564:	4638      	mov	r0, r7
 8011566:	f000 fccd 	bl	8011f04 <uxr_stream_id_from_raw>
 801156a:	a90e      	add	r1, sp, #56	@ 0x38
 801156c:	4602      	mov	r2, r0
 801156e:	4630      	mov	r0, r6
 8011570:	920c      	str	r2, [sp, #48]	@ 0x30
 8011572:	f7ff fdb5 	bl	80110e0 <read_submessage_list>
 8011576:	4620      	mov	r0, r4
 8011578:	b01f      	add	sp, #124	@ 0x7c
 801157a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801157e:	465f      	mov	r7, fp
 8011580:	e7aa      	b.n	80114d8 <listen_message_reliably+0x118>
 8011582:	4604      	mov	r4, r0
 8011584:	4620      	mov	r0, r4
 8011586:	b01f      	add	sp, #124	@ 0x7c
 8011588:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801158c:	4629      	mov	r1, r5
 801158e:	f106 0008 	add.w	r0, r6, #8
 8011592:	f000 fd97 	bl	80120c4 <uxr_get_input_reliable_stream>
 8011596:	4681      	mov	r9, r0
 8011598:	b338      	cbz	r0, 80115ea <listen_message_reliably+0x22a>
 801159a:	a80e      	add	r0, sp, #56	@ 0x38
 801159c:	f8dd b040 	ldr.w	fp, [sp, #64]	@ 0x40
 80115a0:	f7fc fa18 	bl	800d9d4 <ucdr_buffer_remaining>
 80115a4:	4603      	mov	r3, r0
 80115a6:	f10d 0021 	add.w	r0, sp, #33	@ 0x21
 80115aa:	9000      	str	r0, [sp, #0]
 80115ac:	465a      	mov	r2, fp
 80115ae:	4651      	mov	r1, sl
 80115b0:	4648      	mov	r0, r9
 80115b2:	f007 ffe3 	bl	801957c <uxr_receive_reliable_message>
 80115b6:	b1c0      	cbz	r0, 80115ea <listen_message_reliably+0x22a>
 80115b8:	f89d 3021 	ldrb.w	r3, [sp, #33]	@ 0x21
 80115bc:	b393      	cbz	r3, 8011624 <listen_message_reliably+0x264>
 80115be:	af16      	add	r7, sp, #88	@ 0x58
 80115c0:	f04f 0a02 	mov.w	sl, #2
 80115c4:	e00a      	b.n	80115dc <listen_message_reliably+0x21c>
 80115c6:	f88d 8030 	strb.w	r8, [sp, #48]	@ 0x30
 80115ca:	f88d 5031 	strb.w	r5, [sp, #49]	@ 0x31
 80115ce:	f88d a032 	strb.w	sl, [sp, #50]	@ 0x32
 80115d2:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80115d4:	4639      	mov	r1, r7
 80115d6:	4630      	mov	r0, r6
 80115d8:	f7ff fd82 	bl	80110e0 <read_submessage_list>
 80115dc:	2204      	movs	r2, #4
 80115de:	4639      	mov	r1, r7
 80115e0:	4648      	mov	r0, r9
 80115e2:	f008 f845 	bl	8019670 <uxr_next_input_reliable_buffer_available>
 80115e6:	2800      	cmp	r0, #0
 80115e8:	d1ed      	bne.n	80115c6 <listen_message_reliably+0x206>
 80115ea:	4630      	mov	r0, r6
 80115ec:	462a      	mov	r2, r5
 80115ee:	4641      	mov	r1, r8
 80115f0:	f7ff fc1a 	bl	8010e28 <write_submessage_acknack.isra.0>
 80115f4:	4620      	mov	r0, r4
 80115f6:	b01f      	add	sp, #124	@ 0x7c
 80115f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80115fc:	4629      	mov	r1, r5
 80115fe:	f106 0008 	add.w	r0, r6, #8
 8011602:	f000 fd55 	bl	80120b0 <uxr_get_input_best_effort_stream>
 8011606:	2800      	cmp	r0, #0
 8011608:	d090      	beq.n	801152c <listen_message_reliably+0x16c>
 801160a:	4651      	mov	r1, sl
 801160c:	f007 ff26 	bl	801945c <uxr_receive_best_effort_message>
 8011610:	2800      	cmp	r0, #0
 8011612:	d08b      	beq.n	801152c <listen_message_reliably+0x16c>
 8011614:	f88d 7032 	strb.w	r7, [sp, #50]	@ 0x32
 8011618:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801161a:	a90e      	add	r1, sp, #56	@ 0x38
 801161c:	4630      	mov	r0, r6
 801161e:	f7ff fd5f 	bl	80110e0 <read_submessage_list>
 8011622:	e783      	b.n	801152c <listen_message_reliably+0x16c>
 8011624:	f88d 7032 	strb.w	r7, [sp, #50]	@ 0x32
 8011628:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801162a:	a90e      	add	r1, sp, #56	@ 0x38
 801162c:	4630      	mov	r0, r6
 801162e:	f7ff fd57 	bl	80110e0 <read_submessage_list>
 8011632:	e7c4      	b.n	80115be <listen_message_reliably+0x1fe>

08011634 <uxr_run_session_timeout>:
 8011634:	b570      	push	{r4, r5, r6, lr}
 8011636:	4604      	mov	r4, r0
 8011638:	460d      	mov	r5, r1
 801163a:	f000 fda9 	bl	8012190 <uxr_millis>
 801163e:	4606      	mov	r6, r0
 8011640:	4620      	mov	r0, r4
 8011642:	f7ff fc99 	bl	8010f78 <uxr_flash_output_streams>
 8011646:	4629      	mov	r1, r5
 8011648:	4620      	mov	r0, r4
 801164a:	f7ff feb9 	bl	80113c0 <listen_message_reliably>
 801164e:	f000 fd9f 	bl	8012190 <uxr_millis>
 8011652:	1b81      	subs	r1, r0, r6
 8011654:	1a69      	subs	r1, r5, r1
 8011656:	2900      	cmp	r1, #0
 8011658:	dcf6      	bgt.n	8011648 <uxr_run_session_timeout+0x14>
 801165a:	f104 0008 	add.w	r0, r4, #8
 801165e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011662:	f000 bd39 	b.w	80120d8 <uxr_output_streams_confirmed>
 8011666:	bf00      	nop

08011668 <uxr_run_session_until_data>:
 8011668:	b570      	push	{r4, r5, r6, lr}
 801166a:	4604      	mov	r4, r0
 801166c:	460d      	mov	r5, r1
 801166e:	f000 fd8f 	bl	8012190 <uxr_millis>
 8011672:	4606      	mov	r6, r0
 8011674:	4620      	mov	r0, r4
 8011676:	f7ff fc7f 	bl	8010f78 <uxr_flash_output_streams>
 801167a:	2300      	movs	r3, #0
 801167c:	f884 30b4 	strb.w	r3, [r4, #180]	@ 0xb4
 8011680:	4629      	mov	r1, r5
 8011682:	e005      	b.n	8011690 <uxr_run_session_until_data+0x28>
 8011684:	f000 fd84 	bl	8012190 <uxr_millis>
 8011688:	1b81      	subs	r1, r0, r6
 801168a:	1a69      	subs	r1, r5, r1
 801168c:	2900      	cmp	r1, #0
 801168e:	dd07      	ble.n	80116a0 <uxr_run_session_until_data+0x38>
 8011690:	4620      	mov	r0, r4
 8011692:	f7ff fe95 	bl	80113c0 <listen_message_reliably>
 8011696:	f894 00b4 	ldrb.w	r0, [r4, #180]	@ 0xb4
 801169a:	2800      	cmp	r0, #0
 801169c:	d0f2      	beq.n	8011684 <uxr_run_session_until_data+0x1c>
 801169e:	bd70      	pop	{r4, r5, r6, pc}
 80116a0:	f894 00b4 	ldrb.w	r0, [r4, #180]	@ 0xb4
 80116a4:	bd70      	pop	{r4, r5, r6, pc}
 80116a6:	bf00      	nop

080116a8 <uxr_run_session_until_confirm_delivery>:
 80116a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80116ac:	4606      	mov	r6, r0
 80116ae:	460d      	mov	r5, r1
 80116b0:	f000 fd6e 	bl	8012190 <uxr_millis>
 80116b4:	4607      	mov	r7, r0
 80116b6:	4630      	mov	r0, r6
 80116b8:	f7ff fc5e 	bl	8010f78 <uxr_flash_output_streams>
 80116bc:	2d00      	cmp	r5, #0
 80116be:	db16      	blt.n	80116ee <uxr_run_session_until_confirm_delivery+0x46>
 80116c0:	462c      	mov	r4, r5
 80116c2:	f106 0808 	add.w	r8, r6, #8
 80116c6:	e008      	b.n	80116da <uxr_run_session_until_confirm_delivery+0x32>
 80116c8:	4621      	mov	r1, r4
 80116ca:	4630      	mov	r0, r6
 80116cc:	f7ff fe78 	bl	80113c0 <listen_message_reliably>
 80116d0:	f000 fd5e 	bl	8012190 <uxr_millis>
 80116d4:	1bc1      	subs	r1, r0, r7
 80116d6:	1a6c      	subs	r4, r5, r1
 80116d8:	d404      	bmi.n	80116e4 <uxr_run_session_until_confirm_delivery+0x3c>
 80116da:	4640      	mov	r0, r8
 80116dc:	f000 fcfc 	bl	80120d8 <uxr_output_streams_confirmed>
 80116e0:	2800      	cmp	r0, #0
 80116e2:	d0f1      	beq.n	80116c8 <uxr_run_session_until_confirm_delivery+0x20>
 80116e4:	4640      	mov	r0, r8
 80116e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80116ea:	f000 bcf5 	b.w	80120d8 <uxr_output_streams_confirmed>
 80116ee:	f106 0808 	add.w	r8, r6, #8
 80116f2:	e7f7      	b.n	80116e4 <uxr_run_session_until_confirm_delivery+0x3c>

080116f4 <uxr_run_session_until_all_status>:
 80116f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80116f8:	9c08      	ldr	r4, [sp, #32]
 80116fa:	4605      	mov	r5, r0
 80116fc:	460f      	mov	r7, r1
 80116fe:	4690      	mov	r8, r2
 8011700:	461e      	mov	r6, r3
 8011702:	f7ff fc39 	bl	8010f78 <uxr_flash_output_streams>
 8011706:	b124      	cbz	r4, 8011712 <uxr_run_session_until_all_status+0x1e>
 8011708:	4622      	mov	r2, r4
 801170a:	21ff      	movs	r1, #255	@ 0xff
 801170c:	4630      	mov	r0, r6
 801170e:	f00a fe7f 	bl	801c410 <memset>
 8011712:	e9c5 861d 	strd	r8, r6, [r5, #116]	@ 0x74
 8011716:	67ec      	str	r4, [r5, #124]	@ 0x7c
 8011718:	f000 fd3a 	bl	8012190 <uxr_millis>
 801171c:	4639      	mov	r1, r7
 801171e:	4681      	mov	r9, r0
 8011720:	4628      	mov	r0, r5
 8011722:	f7ff fe4d 	bl	80113c0 <listen_message_reliably>
 8011726:	f000 fd33 	bl	8012190 <uxr_millis>
 801172a:	eba0 0109 	sub.w	r1, r0, r9
 801172e:	1a79      	subs	r1, r7, r1
 8011730:	b36c      	cbz	r4, 801178e <uxr_run_session_until_all_status+0x9a>
 8011732:	1e70      	subs	r0, r6, #1
 8011734:	46c6      	mov	lr, r8
 8011736:	1902      	adds	r2, r0, r4
 8011738:	4684      	mov	ip, r0
 801173a:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 801173e:	2bff      	cmp	r3, #255	@ 0xff
 8011740:	d007      	beq.n	8011752 <uxr_run_session_until_all_status+0x5e>
 8011742:	4594      	cmp	ip, r2
 8011744:	d00f      	beq.n	8011766 <uxr_run_session_until_all_status+0x72>
 8011746:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 801174a:	2bff      	cmp	r3, #255	@ 0xff
 801174c:	f10e 0e02 	add.w	lr, lr, #2
 8011750:	d1f7      	bne.n	8011742 <uxr_run_session_until_all_status+0x4e>
 8011752:	4594      	cmp	ip, r2
 8011754:	f8be 3000 	ldrh.w	r3, [lr]
 8011758:	d014      	beq.n	8011784 <uxr_run_session_until_all_status+0x90>
 801175a:	f10e 0e02 	add.w	lr, lr, #2
 801175e:	2b00      	cmp	r3, #0
 8011760:	d0eb      	beq.n	801173a <uxr_run_session_until_all_status+0x46>
 8011762:	2900      	cmp	r1, #0
 8011764:	dcdc      	bgt.n	8011720 <uxr_run_session_until_all_status+0x2c>
 8011766:	2300      	movs	r3, #0
 8011768:	67eb      	str	r3, [r5, #124]	@ 0x7c
 801176a:	e001      	b.n	8011770 <uxr_run_session_until_all_status+0x7c>
 801176c:	2b01      	cmp	r3, #1
 801176e:	d812      	bhi.n	8011796 <uxr_run_session_until_all_status+0xa2>
 8011770:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8011774:	4290      	cmp	r0, r2
 8011776:	d1f9      	bne.n	801176c <uxr_run_session_until_all_status+0x78>
 8011778:	2b01      	cmp	r3, #1
 801177a:	bf8c      	ite	hi
 801177c:	2000      	movhi	r0, #0
 801177e:	2001      	movls	r0, #1
 8011780:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011784:	2900      	cmp	r1, #0
 8011786:	ddee      	ble.n	8011766 <uxr_run_session_until_all_status+0x72>
 8011788:	2b00      	cmp	r3, #0
 801178a:	d1c9      	bne.n	8011720 <uxr_run_session_until_all_status+0x2c>
 801178c:	e7eb      	b.n	8011766 <uxr_run_session_until_all_status+0x72>
 801178e:	67ec      	str	r4, [r5, #124]	@ 0x7c
 8011790:	2001      	movs	r0, #1
 8011792:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011796:	2000      	movs	r0, #0
 8011798:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801179c:	0000      	movs	r0, r0
	...

080117a0 <uxr_sync_session>:
 80117a0:	b570      	push	{r4, r5, r6, lr}
 80117a2:	b092      	sub	sp, #72	@ 0x48
 80117a4:	4604      	mov	r4, r0
 80117a6:	460d      	mov	r5, r1
 80117a8:	f000 fb5a 	bl	8011e60 <uxr_session_header_offset>
 80117ac:	2214      	movs	r2, #20
 80117ae:	eb0d 0102 	add.w	r1, sp, r2
 80117b2:	9000      	str	r0, [sp, #0]
 80117b4:	2300      	movs	r3, #0
 80117b6:	a80a      	add	r0, sp, #40	@ 0x28
 80117b8:	f7fc f8ca 	bl	800d950 <ucdr_init_buffer_origin_offset>
 80117bc:	2300      	movs	r3, #0
 80117be:	2208      	movs	r2, #8
 80117c0:	210e      	movs	r1, #14
 80117c2:	a80a      	add	r0, sp, #40	@ 0x28
 80117c4:	f000 fc9e 	bl	8012104 <uxr_buffer_submessage_header>
 80117c8:	f000 fcfc 	bl	80121c4 <uxr_nanos>
 80117cc:	a318      	add	r3, pc, #96	@ (adr r3, 8011830 <uxr_sync_session+0x90>)
 80117ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80117d2:	f7ef fa71 	bl	8000cb8 <__aeabi_ldivmod>
 80117d6:	a903      	add	r1, sp, #12
 80117d8:	e9cd 0203 	strd	r0, r2, [sp, #12]
 80117dc:	a80a      	add	r0, sp, #40	@ 0x28
 80117de:	f001 fe77 	bl	80134d0 <uxr_serialize_TIMESTAMP_Payload>
 80117e2:	2200      	movs	r2, #0
 80117e4:	4611      	mov	r1, r2
 80117e6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80117e8:	4620      	mov	r0, r4
 80117ea:	f000 fae5 	bl	8011db8 <uxr_stamp_session_header>
 80117ee:	a80a      	add	r0, sp, #40	@ 0x28
 80117f0:	f7fc f8ec 	bl	800d9cc <ucdr_buffer_length>
 80117f4:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 80117f6:	4602      	mov	r2, r0
 80117f8:	a905      	add	r1, sp, #20
 80117fa:	e9d3 0600 	ldrd	r0, r6, [r3]
 80117fe:	47b0      	blx	r6
 8011800:	f000 fcc6 	bl	8012190 <uxr_millis>
 8011804:	2300      	movs	r3, #0
 8011806:	4606      	mov	r6, r0
 8011808:	f884 30a0 	strb.w	r3, [r4, #160]	@ 0xa0
 801180c:	4629      	mov	r1, r5
 801180e:	e000      	b.n	8011812 <uxr_sync_session+0x72>
 8011810:	b950      	cbnz	r0, 8011828 <uxr_sync_session+0x88>
 8011812:	4620      	mov	r0, r4
 8011814:	f7ff fdd4 	bl	80113c0 <listen_message_reliably>
 8011818:	f000 fcba 	bl	8012190 <uxr_millis>
 801181c:	1b81      	subs	r1, r0, r6
 801181e:	1a69      	subs	r1, r5, r1
 8011820:	2900      	cmp	r1, #0
 8011822:	f894 00a0 	ldrb.w	r0, [r4, #160]	@ 0xa0
 8011826:	dcf3      	bgt.n	8011810 <uxr_sync_session+0x70>
 8011828:	b012      	add	sp, #72	@ 0x48
 801182a:	bd70      	pop	{r4, r5, r6, pc}
 801182c:	f3af 8000 	nop.w
 8011830:	3b9aca00 	.word	0x3b9aca00
 8011834:	00000000 	.word	0x00000000

08011838 <wait_session_status>:
 8011838:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801183c:	4604      	mov	r4, r0
 801183e:	20ff      	movs	r0, #255	@ 0xff
 8011840:	b09f      	sub	sp, #124	@ 0x7c
 8011842:	7160      	strb	r0, [r4, #5]
 8011844:	2b00      	cmp	r3, #0
 8011846:	f000 80bb 	beq.w	80119c0 <wait_session_status+0x188>
 801184a:	4692      	mov	sl, r2
 801184c:	469b      	mov	fp, r3
 801184e:	f04f 0800 	mov.w	r8, #0
 8011852:	9105      	str	r1, [sp, #20]
 8011854:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8011856:	9905      	ldr	r1, [sp, #20]
 8011858:	e9d3 0500 	ldrd	r0, r5, [r3]
 801185c:	4652      	mov	r2, sl
 801185e:	47a8      	blx	r5
 8011860:	f000 fc96 	bl	8012190 <uxr_millis>
 8011864:	2700      	movs	r7, #0
 8011866:	4605      	mov	r5, r0
 8011868:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 801186c:	e009      	b.n	8011882 <wait_session_status+0x4a>
 801186e:	f000 fc8f 	bl	8012190 <uxr_millis>
 8011872:	1b43      	subs	r3, r0, r5
 8011874:	f5c3 737a 	rsb	r3, r3, #1000	@ 0x3e8
 8011878:	2b00      	cmp	r3, #0
 801187a:	7962      	ldrb	r2, [r4, #5]
 801187c:	dd3d      	ble.n	80118fa <wait_session_status+0xc2>
 801187e:	2aff      	cmp	r2, #255	@ 0xff
 8011880:	d13b      	bne.n	80118fa <wait_session_status+0xc2>
 8011882:	6f22      	ldr	r2, [r4, #112]	@ 0x70
 8011884:	a90a      	add	r1, sp, #40	@ 0x28
 8011886:	6896      	ldr	r6, [r2, #8]
 8011888:	6810      	ldr	r0, [r2, #0]
 801188a:	aa0b      	add	r2, sp, #44	@ 0x2c
 801188c:	47b0      	blx	r6
 801188e:	2800      	cmp	r0, #0
 8011890:	d0ed      	beq.n	801186e <wait_session_status+0x36>
 8011892:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	@ 0x28
 8011896:	a80e      	add	r0, sp, #56	@ 0x38
 8011898:	f7fc f86c 	bl	800d974 <ucdr_init_buffer>
 801189c:	f10d 0326 	add.w	r3, sp, #38	@ 0x26
 80118a0:	aa09      	add	r2, sp, #36	@ 0x24
 80118a2:	a90e      	add	r1, sp, #56	@ 0x38
 80118a4:	4620      	mov	r0, r4
 80118a6:	f88d 7024 	strb.w	r7, [sp, #36]	@ 0x24
 80118aa:	f000 fa9b 	bl	8011de4 <uxr_read_session_header>
 80118ae:	2800      	cmp	r0, #0
 80118b0:	d0dd      	beq.n	801186e <wait_session_status+0x36>
 80118b2:	f89d 0024 	ldrb.w	r0, [sp, #36]	@ 0x24
 80118b6:	2100      	movs	r1, #0
 80118b8:	f000 fb24 	bl	8011f04 <uxr_stream_id_from_raw>
 80118bc:	f8bd 3026 	ldrh.w	r3, [sp, #38]	@ 0x26
 80118c0:	9304      	str	r3, [sp, #16]
 80118c2:	f3c0 4907 	ubfx	r9, r0, #16, #8
 80118c6:	b2c3      	uxtb	r3, r0
 80118c8:	f1b9 0f01 	cmp.w	r9, #1
 80118cc:	e9cd 000c 	strd	r0, r0, [sp, #48]	@ 0x30
 80118d0:	9303      	str	r3, [sp, #12]
 80118d2:	f3c0 2607 	ubfx	r6, r0, #8, #8
 80118d6:	d05d      	beq.n	8011994 <wait_session_status+0x15c>
 80118d8:	f1b9 0f02 	cmp.w	r9, #2
 80118dc:	d01a      	beq.n	8011914 <wait_session_status+0xdc>
 80118de:	f1b9 0f00 	cmp.w	r9, #0
 80118e2:	d1c4      	bne.n	801186e <wait_session_status+0x36>
 80118e4:	4649      	mov	r1, r9
 80118e6:	4648      	mov	r0, r9
 80118e8:	f000 fb0c 	bl	8011f04 <uxr_stream_id_from_raw>
 80118ec:	a90e      	add	r1, sp, #56	@ 0x38
 80118ee:	4602      	mov	r2, r0
 80118f0:	900d      	str	r0, [sp, #52]	@ 0x34
 80118f2:	4620      	mov	r0, r4
 80118f4:	f7ff fbf4 	bl	80110e0 <read_submessage_list>
 80118f8:	e7b9      	b.n	801186e <wait_session_status+0x36>
 80118fa:	f108 0801 	add.w	r8, r8, #1
 80118fe:	45c3      	cmp	fp, r8
 8011900:	d001      	beq.n	8011906 <wait_session_status+0xce>
 8011902:	2aff      	cmp	r2, #255	@ 0xff
 8011904:	d0a6      	beq.n	8011854 <wait_session_status+0x1c>
 8011906:	f1b2 00ff 	subs.w	r0, r2, #255	@ 0xff
 801190a:	bf18      	it	ne
 801190c:	2001      	movne	r0, #1
 801190e:	b01f      	add	sp, #124	@ 0x7c
 8011910:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011914:	4631      	mov	r1, r6
 8011916:	f104 0008 	add.w	r0, r4, #8
 801191a:	f000 fbd3 	bl	80120c4 <uxr_get_input_reliable_stream>
 801191e:	9006      	str	r0, [sp, #24]
 8011920:	2800      	cmp	r0, #0
 8011922:	d031      	beq.n	8011988 <wait_session_status+0x150>
 8011924:	aa0e      	add	r2, sp, #56	@ 0x38
 8011926:	4610      	mov	r0, r2
 8011928:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 801192a:	9207      	str	r2, [sp, #28]
 801192c:	f7fc f852 	bl	800d9d4 <ucdr_buffer_remaining>
 8011930:	4603      	mov	r3, r0
 8011932:	f10d 0025 	add.w	r0, sp, #37	@ 0x25
 8011936:	9000      	str	r0, [sp, #0]
 8011938:	9a07      	ldr	r2, [sp, #28]
 801193a:	9904      	ldr	r1, [sp, #16]
 801193c:	9806      	ldr	r0, [sp, #24]
 801193e:	f007 fe1d 	bl	801957c <uxr_receive_reliable_message>
 8011942:	b308      	cbz	r0, 8011988 <wait_session_status+0x150>
 8011944:	f89d 3025 	ldrb.w	r3, [sp, #37]	@ 0x25
 8011948:	2b00      	cmp	r3, #0
 801194a:	d041      	beq.n	80119d0 <wait_session_status+0x198>
 801194c:	f8cd 8010 	str.w	r8, [sp, #16]
 8011950:	9507      	str	r5, [sp, #28]
 8011952:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8011956:	9d06      	ldr	r5, [sp, #24]
 8011958:	f04f 0902 	mov.w	r9, #2
 801195c:	e00a      	b.n	8011974 <wait_session_status+0x13c>
 801195e:	f88d 8034 	strb.w	r8, [sp, #52]	@ 0x34
 8011962:	f88d 6035 	strb.w	r6, [sp, #53]	@ 0x35
 8011966:	f88d 9036 	strb.w	r9, [sp, #54]	@ 0x36
 801196a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801196c:	a916      	add	r1, sp, #88	@ 0x58
 801196e:	4620      	mov	r0, r4
 8011970:	f7ff fbb6 	bl	80110e0 <read_submessage_list>
 8011974:	2204      	movs	r2, #4
 8011976:	a916      	add	r1, sp, #88	@ 0x58
 8011978:	4628      	mov	r0, r5
 801197a:	f007 fe79 	bl	8019670 <uxr_next_input_reliable_buffer_available>
 801197e:	2800      	cmp	r0, #0
 8011980:	d1ed      	bne.n	801195e <wait_session_status+0x126>
 8011982:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8011986:	9d07      	ldr	r5, [sp, #28]
 8011988:	9903      	ldr	r1, [sp, #12]
 801198a:	4632      	mov	r2, r6
 801198c:	4620      	mov	r0, r4
 801198e:	f7ff fa4b 	bl	8010e28 <write_submessage_acknack.isra.0>
 8011992:	e76c      	b.n	801186e <wait_session_status+0x36>
 8011994:	4631      	mov	r1, r6
 8011996:	f104 0008 	add.w	r0, r4, #8
 801199a:	f000 fb89 	bl	80120b0 <uxr_get_input_best_effort_stream>
 801199e:	2800      	cmp	r0, #0
 80119a0:	f43f af65 	beq.w	801186e <wait_session_status+0x36>
 80119a4:	9904      	ldr	r1, [sp, #16]
 80119a6:	f007 fd59 	bl	801945c <uxr_receive_best_effort_message>
 80119aa:	2800      	cmp	r0, #0
 80119ac:	f43f af5f 	beq.w	801186e <wait_session_status+0x36>
 80119b0:	f88d 9036 	strb.w	r9, [sp, #54]	@ 0x36
 80119b4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80119b6:	a90e      	add	r1, sp, #56	@ 0x38
 80119b8:	4620      	mov	r0, r4
 80119ba:	f7ff fb91 	bl	80110e0 <read_submessage_list>
 80119be:	e756      	b.n	801186e <wait_session_status+0x36>
 80119c0:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 80119c2:	e9d3 0400 	ldrd	r0, r4, [r3]
 80119c6:	47a0      	blx	r4
 80119c8:	2001      	movs	r0, #1
 80119ca:	b01f      	add	sp, #124	@ 0x7c
 80119cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80119d0:	f88d 9036 	strb.w	r9, [sp, #54]	@ 0x36
 80119d4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80119d6:	a90e      	add	r1, sp, #56	@ 0x38
 80119d8:	4620      	mov	r0, r4
 80119da:	f7ff fb81 	bl	80110e0 <read_submessage_list>
 80119de:	e7b5      	b.n	801194c <wait_session_status+0x114>

080119e0 <uxr_delete_session_retries>:
 80119e0:	b530      	push	{r4, r5, lr}
 80119e2:	b08f      	sub	sp, #60	@ 0x3c
 80119e4:	4604      	mov	r4, r0
 80119e6:	460d      	mov	r5, r1
 80119e8:	f000 fa3a 	bl	8011e60 <uxr_session_header_offset>
 80119ec:	2300      	movs	r3, #0
 80119ee:	2210      	movs	r2, #16
 80119f0:	9000      	str	r0, [sp, #0]
 80119f2:	a902      	add	r1, sp, #8
 80119f4:	a806      	add	r0, sp, #24
 80119f6:	f7fb ffab 	bl	800d950 <ucdr_init_buffer_origin_offset>
 80119fa:	a906      	add	r1, sp, #24
 80119fc:	4620      	mov	r0, r4
 80119fe:	f000 f981 	bl	8011d04 <uxr_buffer_delete_session>
 8011a02:	2200      	movs	r2, #0
 8011a04:	4611      	mov	r1, r2
 8011a06:	9b06      	ldr	r3, [sp, #24]
 8011a08:	4620      	mov	r0, r4
 8011a0a:	f000 f9d5 	bl	8011db8 <uxr_stamp_session_header>
 8011a0e:	a806      	add	r0, sp, #24
 8011a10:	f7fb ffdc 	bl	800d9cc <ucdr_buffer_length>
 8011a14:	462b      	mov	r3, r5
 8011a16:	4602      	mov	r2, r0
 8011a18:	a902      	add	r1, sp, #8
 8011a1a:	4620      	mov	r0, r4
 8011a1c:	f7ff ff0c 	bl	8011838 <wait_session_status>
 8011a20:	b118      	cbz	r0, 8011a2a <uxr_delete_session_retries+0x4a>
 8011a22:	7960      	ldrb	r0, [r4, #5]
 8011a24:	fab0 f080 	clz	r0, r0
 8011a28:	0940      	lsrs	r0, r0, #5
 8011a2a:	b00f      	add	sp, #60	@ 0x3c
 8011a2c:	bd30      	pop	{r4, r5, pc}
 8011a2e:	bf00      	nop

08011a30 <uxr_create_session>:
 8011a30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011a34:	f100 0308 	add.w	r3, r0, #8
 8011a38:	b0ab      	sub	sp, #172	@ 0xac
 8011a3a:	4604      	mov	r4, r0
 8011a3c:	4618      	mov	r0, r3
 8011a3e:	9303      	str	r3, [sp, #12]
 8011a40:	f000 fa86 	bl	8011f50 <uxr_reset_stream_storage>
 8011a44:	4620      	mov	r0, r4
 8011a46:	f000 fa0b 	bl	8011e60 <uxr_session_header_offset>
 8011a4a:	2300      	movs	r3, #0
 8011a4c:	9000      	str	r0, [sp, #0]
 8011a4e:	221c      	movs	r2, #28
 8011a50:	a90b      	add	r1, sp, #44	@ 0x2c
 8011a52:	a812      	add	r0, sp, #72	@ 0x48
 8011a54:	f7fb ff7c 	bl	800d950 <ucdr_init_buffer_origin_offset>
 8011a58:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8011a5a:	8a1a      	ldrh	r2, [r3, #16]
 8011a5c:	3a04      	subs	r2, #4
 8011a5e:	b292      	uxth	r2, r2
 8011a60:	a912      	add	r1, sp, #72	@ 0x48
 8011a62:	4620      	mov	r0, r4
 8011a64:	f000 f924 	bl	8011cb0 <uxr_buffer_create_session>
 8011a68:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8011a6a:	4620      	mov	r0, r4
 8011a6c:	f000 f990 	bl	8011d90 <uxr_stamp_create_session_header>
 8011a70:	a812      	add	r0, sp, #72	@ 0x48
 8011a72:	f7fb ffab 	bl	800d9cc <ucdr_buffer_length>
 8011a76:	23ff      	movs	r3, #255	@ 0xff
 8011a78:	4683      	mov	fp, r0
 8011a7a:	7163      	strb	r3, [r4, #5]
 8011a7c:	f04f 080a 	mov.w	r8, #10
 8011a80:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8011a82:	465a      	mov	r2, fp
 8011a84:	e9d3 0500 	ldrd	r0, r5, [r3]
 8011a88:	a90b      	add	r1, sp, #44	@ 0x2c
 8011a8a:	47a8      	blx	r5
 8011a8c:	f000 fb80 	bl	8012190 <uxr_millis>
 8011a90:	2700      	movs	r7, #0
 8011a92:	4605      	mov	r5, r0
 8011a94:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8011a98:	e009      	b.n	8011aae <uxr_create_session+0x7e>
 8011a9a:	f000 fb79 	bl	8012190 <uxr_millis>
 8011a9e:	1b43      	subs	r3, r0, r5
 8011aa0:	f5c3 737a 	rsb	r3, r3, #1000	@ 0x3e8
 8011aa4:	2b00      	cmp	r3, #0
 8011aa6:	7962      	ldrb	r2, [r4, #5]
 8011aa8:	dd3d      	ble.n	8011b26 <uxr_create_session+0xf6>
 8011aaa:	2aff      	cmp	r2, #255	@ 0xff
 8011aac:	d13b      	bne.n	8011b26 <uxr_create_session+0xf6>
 8011aae:	6f22      	ldr	r2, [r4, #112]	@ 0x70
 8011ab0:	a907      	add	r1, sp, #28
 8011ab2:	6896      	ldr	r6, [r2, #8]
 8011ab4:	6810      	ldr	r0, [r2, #0]
 8011ab6:	aa08      	add	r2, sp, #32
 8011ab8:	47b0      	blx	r6
 8011aba:	2800      	cmp	r0, #0
 8011abc:	d0ed      	beq.n	8011a9a <uxr_create_session+0x6a>
 8011abe:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 8011ac2:	a81a      	add	r0, sp, #104	@ 0x68
 8011ac4:	f7fb ff56 	bl	800d974 <ucdr_init_buffer>
 8011ac8:	f10d 031a 	add.w	r3, sp, #26
 8011acc:	aa06      	add	r2, sp, #24
 8011ace:	a91a      	add	r1, sp, #104	@ 0x68
 8011ad0:	4620      	mov	r0, r4
 8011ad2:	f88d 7018 	strb.w	r7, [sp, #24]
 8011ad6:	f000 f985 	bl	8011de4 <uxr_read_session_header>
 8011ada:	2800      	cmp	r0, #0
 8011adc:	d0dd      	beq.n	8011a9a <uxr_create_session+0x6a>
 8011ade:	f89d 0018 	ldrb.w	r0, [sp, #24]
 8011ae2:	2100      	movs	r1, #0
 8011ae4:	f000 fa0e 	bl	8011f04 <uxr_stream_id_from_raw>
 8011ae8:	f3c0 4907 	ubfx	r9, r0, #16, #8
 8011aec:	f8bd 301a 	ldrh.w	r3, [sp, #26]
 8011af0:	9302      	str	r3, [sp, #8]
 8011af2:	f1b9 0f01 	cmp.w	r9, #1
 8011af6:	e9cd 0009 	strd	r0, r0, [sp, #36]	@ 0x24
 8011afa:	fa5f fa80 	uxtb.w	sl, r0
 8011afe:	f3c0 2607 	ubfx	r6, r0, #8, #8
 8011b02:	d056      	beq.n	8011bb2 <uxr_create_session+0x182>
 8011b04:	f1b9 0f02 	cmp.w	r9, #2
 8011b08:	d018      	beq.n	8011b3c <uxr_create_session+0x10c>
 8011b0a:	f1b9 0f00 	cmp.w	r9, #0
 8011b0e:	d1c4      	bne.n	8011a9a <uxr_create_session+0x6a>
 8011b10:	4649      	mov	r1, r9
 8011b12:	4648      	mov	r0, r9
 8011b14:	f000 f9f6 	bl	8011f04 <uxr_stream_id_from_raw>
 8011b18:	a91a      	add	r1, sp, #104	@ 0x68
 8011b1a:	4602      	mov	r2, r0
 8011b1c:	900a      	str	r0, [sp, #40]	@ 0x28
 8011b1e:	4620      	mov	r0, r4
 8011b20:	f7ff fade 	bl	80110e0 <read_submessage_list>
 8011b24:	e7b9      	b.n	8011a9a <uxr_create_session+0x6a>
 8011b26:	f1b8 0801 	subs.w	r8, r8, #1
 8011b2a:	d001      	beq.n	8011b30 <uxr_create_session+0x100>
 8011b2c:	2aff      	cmp	r2, #255	@ 0xff
 8011b2e:	d0a7      	beq.n	8011a80 <uxr_create_session+0x50>
 8011b30:	2a00      	cmp	r2, #0
 8011b32:	d05b      	beq.n	8011bec <uxr_create_session+0x1bc>
 8011b34:	2000      	movs	r0, #0
 8011b36:	b02b      	add	sp, #172	@ 0xac
 8011b38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011b3c:	9803      	ldr	r0, [sp, #12]
 8011b3e:	4631      	mov	r1, r6
 8011b40:	f000 fac0 	bl	80120c4 <uxr_get_input_reliable_stream>
 8011b44:	9004      	str	r0, [sp, #16]
 8011b46:	b370      	cbz	r0, 8011ba6 <uxr_create_session+0x176>
 8011b48:	aa1a      	add	r2, sp, #104	@ 0x68
 8011b4a:	4610      	mov	r0, r2
 8011b4c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8011b4e:	9205      	str	r2, [sp, #20]
 8011b50:	f7fb ff40 	bl	800d9d4 <ucdr_buffer_remaining>
 8011b54:	4603      	mov	r3, r0
 8011b56:	f10d 0019 	add.w	r0, sp, #25
 8011b5a:	9000      	str	r0, [sp, #0]
 8011b5c:	9a05      	ldr	r2, [sp, #20]
 8011b5e:	9902      	ldr	r1, [sp, #8]
 8011b60:	9804      	ldr	r0, [sp, #16]
 8011b62:	f007 fd0b 	bl	801957c <uxr_receive_reliable_message>
 8011b66:	b1f0      	cbz	r0, 8011ba6 <uxr_create_session+0x176>
 8011b68:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8011b6c:	2b00      	cmp	r3, #0
 8011b6e:	d035      	beq.n	8011bdc <uxr_create_session+0x1ac>
 8011b70:	f8cd b008 	str.w	fp, [sp, #8]
 8011b74:	f04f 0902 	mov.w	r9, #2
 8011b78:	f8dd b010 	ldr.w	fp, [sp, #16]
 8011b7c:	e00a      	b.n	8011b94 <uxr_create_session+0x164>
 8011b7e:	f88d a028 	strb.w	sl, [sp, #40]	@ 0x28
 8011b82:	f88d 6029 	strb.w	r6, [sp, #41]	@ 0x29
 8011b86:	f88d 902a 	strb.w	r9, [sp, #42]	@ 0x2a
 8011b8a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011b8c:	a922      	add	r1, sp, #136	@ 0x88
 8011b8e:	4620      	mov	r0, r4
 8011b90:	f7ff faa6 	bl	80110e0 <read_submessage_list>
 8011b94:	2204      	movs	r2, #4
 8011b96:	a922      	add	r1, sp, #136	@ 0x88
 8011b98:	4658      	mov	r0, fp
 8011b9a:	f007 fd69 	bl	8019670 <uxr_next_input_reliable_buffer_available>
 8011b9e:	2800      	cmp	r0, #0
 8011ba0:	d1ed      	bne.n	8011b7e <uxr_create_session+0x14e>
 8011ba2:	f8dd b008 	ldr.w	fp, [sp, #8]
 8011ba6:	4632      	mov	r2, r6
 8011ba8:	4651      	mov	r1, sl
 8011baa:	4620      	mov	r0, r4
 8011bac:	f7ff f93c 	bl	8010e28 <write_submessage_acknack.isra.0>
 8011bb0:	e773      	b.n	8011a9a <uxr_create_session+0x6a>
 8011bb2:	9803      	ldr	r0, [sp, #12]
 8011bb4:	4631      	mov	r1, r6
 8011bb6:	f000 fa7b 	bl	80120b0 <uxr_get_input_best_effort_stream>
 8011bba:	2800      	cmp	r0, #0
 8011bbc:	f43f af6d 	beq.w	8011a9a <uxr_create_session+0x6a>
 8011bc0:	9902      	ldr	r1, [sp, #8]
 8011bc2:	f007 fc4b 	bl	801945c <uxr_receive_best_effort_message>
 8011bc6:	2800      	cmp	r0, #0
 8011bc8:	f43f af67 	beq.w	8011a9a <uxr_create_session+0x6a>
 8011bcc:	f88d 902a 	strb.w	r9, [sp, #42]	@ 0x2a
 8011bd0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011bd2:	a91a      	add	r1, sp, #104	@ 0x68
 8011bd4:	4620      	mov	r0, r4
 8011bd6:	f7ff fa83 	bl	80110e0 <read_submessage_list>
 8011bda:	e75e      	b.n	8011a9a <uxr_create_session+0x6a>
 8011bdc:	f88d 902a 	strb.w	r9, [sp, #42]	@ 0x2a
 8011be0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011be2:	a91a      	add	r1, sp, #104	@ 0x68
 8011be4:	4620      	mov	r0, r4
 8011be6:	f7ff fa7b 	bl	80110e0 <read_submessage_list>
 8011bea:	e7c1      	b.n	8011b70 <uxr_create_session+0x140>
 8011bec:	9803      	ldr	r0, [sp, #12]
 8011bee:	f000 f9af 	bl	8011f50 <uxr_reset_stream_storage>
 8011bf2:	2001      	movs	r0, #1
 8011bf4:	b02b      	add	sp, #172	@ 0xac
 8011bf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011bfa:	bf00      	nop

08011bfc <uxr_prepare_stream_to_write_submessage>:
 8011bfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011c00:	b082      	sub	sp, #8
 8011c02:	4606      	mov	r6, r0
 8011c04:	4610      	mov	r0, r2
 8011c06:	4614      	mov	r4, r2
 8011c08:	9101      	str	r1, [sp, #4]
 8011c0a:	461f      	mov	r7, r3
 8011c0c:	f3c1 2507 	ubfx	r5, r1, #8, #8
 8011c10:	f89d 8028 	ldrb.w	r8, [sp, #40]	@ 0x28
 8011c14:	f89d 902c 	ldrb.w	r9, [sp, #44]	@ 0x2c
 8011c18:	f000 fab4 	bl	8012184 <uxr_submessage_padding>
 8011c1c:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8011c20:	1d21      	adds	r1, r4, #4
 8011c22:	2b01      	cmp	r3, #1
 8011c24:	eb01 0a00 	add.w	sl, r1, r0
 8011c28:	d012      	beq.n	8011c50 <uxr_prepare_stream_to_write_submessage+0x54>
 8011c2a:	2b02      	cmp	r3, #2
 8011c2c:	d003      	beq.n	8011c36 <uxr_prepare_stream_to_write_submessage+0x3a>
 8011c2e:	2000      	movs	r0, #0
 8011c30:	b002      	add	sp, #8
 8011c32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011c36:	4629      	mov	r1, r5
 8011c38:	f106 0008 	add.w	r0, r6, #8
 8011c3c:	f000 fa2e 	bl	801209c <uxr_get_output_reliable_stream>
 8011c40:	2800      	cmp	r0, #0
 8011c42:	d0f4      	beq.n	8011c2e <uxr_prepare_stream_to_write_submessage+0x32>
 8011c44:	4651      	mov	r1, sl
 8011c46:	463a      	mov	r2, r7
 8011c48:	f007 fec8 	bl	80199dc <uxr_prepare_reliable_buffer_to_write>
 8011c4c:	b968      	cbnz	r0, 8011c6a <uxr_prepare_stream_to_write_submessage+0x6e>
 8011c4e:	e7ee      	b.n	8011c2e <uxr_prepare_stream_to_write_submessage+0x32>
 8011c50:	4629      	mov	r1, r5
 8011c52:	f106 0008 	add.w	r0, r6, #8
 8011c56:	f000 fa19 	bl	801208c <uxr_get_output_best_effort_stream>
 8011c5a:	2800      	cmp	r0, #0
 8011c5c:	d0e7      	beq.n	8011c2e <uxr_prepare_stream_to_write_submessage+0x32>
 8011c5e:	4651      	mov	r1, sl
 8011c60:	463a      	mov	r2, r7
 8011c62:	f007 fded 	bl	8019840 <uxr_prepare_best_effort_buffer_to_write>
 8011c66:	2800      	cmp	r0, #0
 8011c68:	d0e1      	beq.n	8011c2e <uxr_prepare_stream_to_write_submessage+0x32>
 8011c6a:	464b      	mov	r3, r9
 8011c6c:	b2a2      	uxth	r2, r4
 8011c6e:	4641      	mov	r1, r8
 8011c70:	4638      	mov	r0, r7
 8011c72:	f000 fa47 	bl	8012104 <uxr_buffer_submessage_header>
 8011c76:	2001      	movs	r0, #1
 8011c78:	b002      	add	sp, #8
 8011c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011c7e:	bf00      	nop

08011c80 <uxr_init_session_info>:
 8011c80:	2300      	movs	r3, #0
 8011c82:	f361 0307 	bfi	r3, r1, #0, #8
 8011c86:	0e11      	lsrs	r1, r2, #24
 8011c88:	f361 230f 	bfi	r3, r1, #8, #8
 8011c8c:	f3c2 4107 	ubfx	r1, r2, #16, #8
 8011c90:	f361 4317 	bfi	r3, r1, #16, #8
 8011c94:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8011c98:	f361 631f 	bfi	r3, r1, #24, #8
 8011c9c:	f04f 0c09 	mov.w	ip, #9
 8011ca0:	21ff      	movs	r1, #255	@ 0xff
 8011ca2:	6003      	str	r3, [r0, #0]
 8011ca4:	7102      	strb	r2, [r0, #4]
 8011ca6:	f8a0 c006 	strh.w	ip, [r0, #6]
 8011caa:	7141      	strb	r1, [r0, #5]
 8011cac:	4770      	bx	lr
 8011cae:	bf00      	nop

08011cb0 <uxr_buffer_create_session>:
 8011cb0:	b530      	push	{r4, r5, lr}
 8011cb2:	4d13      	ldr	r5, [pc, #76]	@ (8011d00 <uxr_buffer_create_session+0x50>)
 8011cb4:	b089      	sub	sp, #36	@ 0x24
 8011cb6:	2300      	movs	r3, #0
 8011cb8:	9307      	str	r3, [sp, #28]
 8011cba:	f8ad 201c 	strh.w	r2, [sp, #28]
 8011cbe:	682a      	ldr	r2, [r5, #0]
 8011cc0:	9200      	str	r2, [sp, #0]
 8011cc2:	460c      	mov	r4, r1
 8011cc4:	2201      	movs	r2, #1
 8011cc6:	88a9      	ldrh	r1, [r5, #4]
 8011cc8:	9301      	str	r3, [sp, #4]
 8011cca:	80c2      	strh	r2, [r0, #6]
 8011ccc:	f8ad 1006 	strh.w	r1, [sp, #6]
 8011cd0:	f8d0 1001 	ldr.w	r1, [r0, #1]
 8011cd4:	7800      	ldrb	r0, [r0, #0]
 8011cd6:	9303      	str	r3, [sp, #12]
 8011cd8:	f88d 2004 	strb.w	r2, [sp, #4]
 8011cdc:	9102      	str	r1, [sp, #8]
 8011cde:	2210      	movs	r2, #16
 8011ce0:	4619      	mov	r1, r3
 8011ce2:	f88d 000c 	strb.w	r0, [sp, #12]
 8011ce6:	4620      	mov	r0, r4
 8011ce8:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8011cec:	9306      	str	r3, [sp, #24]
 8011cee:	f000 fa09 	bl	8012104 <uxr_buffer_submessage_header>
 8011cf2:	4669      	mov	r1, sp
 8011cf4:	4620      	mov	r0, r4
 8011cf6:	f001 fa29 	bl	801314c <uxr_serialize_CREATE_CLIENT_Payload>
 8011cfa:	b009      	add	sp, #36	@ 0x24
 8011cfc:	bd30      	pop	{r4, r5, pc}
 8011cfe:	bf00      	nop
 8011d00:	0801ebe4 	.word	0x0801ebe4

08011d04 <uxr_buffer_delete_session>:
 8011d04:	b510      	push	{r4, lr}
 8011d06:	4a0c      	ldr	r2, [pc, #48]	@ (8011d38 <uxr_buffer_delete_session+0x34>)
 8011d08:	b082      	sub	sp, #8
 8011d0a:	460c      	mov	r4, r1
 8011d0c:	2302      	movs	r3, #2
 8011d0e:	8911      	ldrh	r1, [r2, #8]
 8011d10:	80c3      	strh	r3, [r0, #6]
 8011d12:	f44f 7c00 	mov.w	ip, #512	@ 0x200
 8011d16:	2300      	movs	r3, #0
 8011d18:	2204      	movs	r2, #4
 8011d1a:	f8ad 1006 	strh.w	r1, [sp, #6]
 8011d1e:	4620      	mov	r0, r4
 8011d20:	2103      	movs	r1, #3
 8011d22:	f8ad c004 	strh.w	ip, [sp, #4]
 8011d26:	f000 f9ed 	bl	8012104 <uxr_buffer_submessage_header>
 8011d2a:	a901      	add	r1, sp, #4
 8011d2c:	4620      	mov	r0, r4
 8011d2e:	f001 fab1 	bl	8013294 <uxr_serialize_DELETE_Payload>
 8011d32:	b002      	add	sp, #8
 8011d34:	bd10      	pop	{r4, pc}
 8011d36:	bf00      	nop
 8011d38:	0801ebe4 	.word	0x0801ebe4

08011d3c <uxr_read_create_session_status>:
 8011d3c:	b510      	push	{r4, lr}
 8011d3e:	460b      	mov	r3, r1
 8011d40:	b088      	sub	sp, #32
 8011d42:	4604      	mov	r4, r0
 8011d44:	a901      	add	r1, sp, #4
 8011d46:	4618      	mov	r0, r3
 8011d48:	f001 fab4 	bl	80132b4 <uxr_deserialize_STATUS_AGENT_Payload>
 8011d4c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8011d50:	7163      	strb	r3, [r4, #5]
 8011d52:	b008      	add	sp, #32
 8011d54:	bd10      	pop	{r4, pc}
 8011d56:	bf00      	nop

08011d58 <uxr_read_delete_session_status>:
 8011d58:	b510      	push	{r4, lr}
 8011d5a:	460b      	mov	r3, r1
 8011d5c:	b082      	sub	sp, #8
 8011d5e:	4604      	mov	r4, r0
 8011d60:	4669      	mov	r1, sp
 8011d62:	4618      	mov	r0, r3
 8011d64:	f001 fad6 	bl	8013314 <uxr_deserialize_STATUS_Payload>
 8011d68:	88e3      	ldrh	r3, [r4, #6]
 8011d6a:	2b02      	cmp	r3, #2
 8011d6c:	d001      	beq.n	8011d72 <uxr_read_delete_session_status+0x1a>
 8011d6e:	b002      	add	sp, #8
 8011d70:	bd10      	pop	{r4, pc}
 8011d72:	f10d 0002 	add.w	r0, sp, #2
 8011d76:	f7fe ffdf 	bl	8010d38 <uxr_object_id_from_raw>
 8011d7a:	f8bd 3000 	ldrh.w	r3, [sp]
 8011d7e:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8011d82:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011d86:	bf08      	it	eq
 8011d88:	7162      	strbeq	r2, [r4, #5]
 8011d8a:	b002      	add	sp, #8
 8011d8c:	bd10      	pop	{r4, pc}
 8011d8e:	bf00      	nop

08011d90 <uxr_stamp_create_session_header>:
 8011d90:	b510      	push	{r4, lr}
 8011d92:	2208      	movs	r2, #8
 8011d94:	b08a      	sub	sp, #40	@ 0x28
 8011d96:	4604      	mov	r4, r0
 8011d98:	eb0d 0002 	add.w	r0, sp, r2
 8011d9c:	f7fb fdea 	bl	800d974 <ucdr_init_buffer>
 8011da0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011da4:	9400      	str	r4, [sp, #0]
 8011da6:	2300      	movs	r3, #0
 8011da8:	461a      	mov	r2, r3
 8011daa:	a802      	add	r0, sp, #8
 8011dac:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 8011db0:	f000 fba6 	bl	8012500 <uxr_serialize_message_header>
 8011db4:	b00a      	add	sp, #40	@ 0x28
 8011db6:	bd10      	pop	{r4, pc}

08011db8 <uxr_stamp_session_header>:
 8011db8:	b570      	push	{r4, r5, r6, lr}
 8011dba:	4604      	mov	r4, r0
 8011dbc:	b08a      	sub	sp, #40	@ 0x28
 8011dbe:	4616      	mov	r6, r2
 8011dc0:	2208      	movs	r2, #8
 8011dc2:	eb0d 0002 	add.w	r0, sp, r2
 8011dc6:	460d      	mov	r5, r1
 8011dc8:	4619      	mov	r1, r3
 8011dca:	f7fb fdd3 	bl	800d974 <ucdr_init_buffer>
 8011dce:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011dd2:	9400      	str	r4, [sp, #0]
 8011dd4:	4633      	mov	r3, r6
 8011dd6:	462a      	mov	r2, r5
 8011dd8:	a802      	add	r0, sp, #8
 8011dda:	f000 fb91 	bl	8012500 <uxr_serialize_message_header>
 8011dde:	b00a      	add	sp, #40	@ 0x28
 8011de0:	bd70      	pop	{r4, r5, r6, pc}
 8011de2:	bf00      	nop

08011de4 <uxr_read_session_header>:
 8011de4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011de6:	4607      	mov	r7, r0
 8011de8:	b085      	sub	sp, #20
 8011dea:	4608      	mov	r0, r1
 8011dec:	460c      	mov	r4, r1
 8011dee:	4615      	mov	r5, r2
 8011df0:	461e      	mov	r6, r3
 8011df2:	f7fb fdef 	bl	800d9d4 <ucdr_buffer_remaining>
 8011df6:	2808      	cmp	r0, #8
 8011df8:	d802      	bhi.n	8011e00 <uxr_read_session_header+0x1c>
 8011dfa:	2000      	movs	r0, #0
 8011dfc:	b005      	add	sp, #20
 8011dfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011e00:	ab03      	add	r3, sp, #12
 8011e02:	9300      	str	r3, [sp, #0]
 8011e04:	462a      	mov	r2, r5
 8011e06:	4633      	mov	r3, r6
 8011e08:	f10d 010b 	add.w	r1, sp, #11
 8011e0c:	4620      	mov	r0, r4
 8011e0e:	f000 fb95 	bl	801253c <uxr_deserialize_message_header>
 8011e12:	783a      	ldrb	r2, [r7, #0]
 8011e14:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8011e18:	4293      	cmp	r3, r2
 8011e1a:	d1ee      	bne.n	8011dfa <uxr_read_session_header+0x16>
 8011e1c:	061b      	lsls	r3, r3, #24
 8011e1e:	d41c      	bmi.n	8011e5a <uxr_read_session_header+0x76>
 8011e20:	f89d 200c 	ldrb.w	r2, [sp, #12]
 8011e24:	787b      	ldrb	r3, [r7, #1]
 8011e26:	429a      	cmp	r2, r3
 8011e28:	d003      	beq.n	8011e32 <uxr_read_session_header+0x4e>
 8011e2a:	2001      	movs	r0, #1
 8011e2c:	f080 0001 	eor.w	r0, r0, #1
 8011e30:	e7e4      	b.n	8011dfc <uxr_read_session_header+0x18>
 8011e32:	f89d 200d 	ldrb.w	r2, [sp, #13]
 8011e36:	78bb      	ldrb	r3, [r7, #2]
 8011e38:	429a      	cmp	r2, r3
 8011e3a:	f107 0102 	add.w	r1, r7, #2
 8011e3e:	d1f4      	bne.n	8011e2a <uxr_read_session_header+0x46>
 8011e40:	f89d 200e 	ldrb.w	r2, [sp, #14]
 8011e44:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8011e48:	429a      	cmp	r2, r3
 8011e4a:	d1ee      	bne.n	8011e2a <uxr_read_session_header+0x46>
 8011e4c:	f89d 200f 	ldrb.w	r2, [sp, #15]
 8011e50:	784b      	ldrb	r3, [r1, #1]
 8011e52:	429a      	cmp	r2, r3
 8011e54:	d1e9      	bne.n	8011e2a <uxr_read_session_header+0x46>
 8011e56:	2000      	movs	r0, #0
 8011e58:	e7e8      	b.n	8011e2c <uxr_read_session_header+0x48>
 8011e5a:	2001      	movs	r0, #1
 8011e5c:	e7ce      	b.n	8011dfc <uxr_read_session_header+0x18>
 8011e5e:	bf00      	nop

08011e60 <uxr_session_header_offset>:
 8011e60:	f990 3000 	ldrsb.w	r3, [r0]
 8011e64:	2b00      	cmp	r3, #0
 8011e66:	bfb4      	ite	lt
 8011e68:	2004      	movlt	r0, #4
 8011e6a:	2008      	movge	r0, #8
 8011e6c:	4770      	bx	lr
 8011e6e:	bf00      	nop

08011e70 <uxr_init_base_object_request>:
 8011e70:	b510      	push	{r4, lr}
 8011e72:	88c3      	ldrh	r3, [r0, #6]
 8011e74:	b082      	sub	sp, #8
 8011e76:	f64f 74f4 	movw	r4, #65524	@ 0xfff4
 8011e7a:	9101      	str	r1, [sp, #4]
 8011e7c:	f1a3 010a 	sub.w	r1, r3, #10
 8011e80:	b289      	uxth	r1, r1
 8011e82:	42a1      	cmp	r1, r4
 8011e84:	d80e      	bhi.n	8011ea4 <uxr_init_base_object_request+0x34>
 8011e86:	3301      	adds	r3, #1
 8011e88:	b29c      	uxth	r4, r3
 8011e8a:	f3c3 2107 	ubfx	r1, r3, #8, #8
 8011e8e:	b2db      	uxtb	r3, r3
 8011e90:	80c4      	strh	r4, [r0, #6]
 8011e92:	9801      	ldr	r0, [sp, #4]
 8011e94:	7011      	strb	r1, [r2, #0]
 8011e96:	7053      	strb	r3, [r2, #1]
 8011e98:	1c91      	adds	r1, r2, #2
 8011e9a:	f7fe ff61 	bl	8010d60 <uxr_object_id_to_raw>
 8011e9e:	4620      	mov	r0, r4
 8011ea0:	b002      	add	sp, #8
 8011ea2:	bd10      	pop	{r4, pc}
 8011ea4:	230a      	movs	r3, #10
 8011ea6:	2100      	movs	r1, #0
 8011ea8:	461c      	mov	r4, r3
 8011eaa:	e7f1      	b.n	8011e90 <uxr_init_base_object_request+0x20>

08011eac <uxr_parse_base_object_request>:
 8011eac:	b570      	push	{r4, r5, r6, lr}
 8011eae:	4604      	mov	r4, r0
 8011eb0:	3002      	adds	r0, #2
 8011eb2:	460d      	mov	r5, r1
 8011eb4:	4616      	mov	r6, r2
 8011eb6:	f7fe ff3f 	bl	8010d38 <uxr_object_id_from_raw>
 8011eba:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8011ebe:	8028      	strh	r0, [r5, #0]
 8011ec0:	806b      	strh	r3, [r5, #2]
 8011ec2:	8823      	ldrh	r3, [r4, #0]
 8011ec4:	ba5b      	rev16	r3, r3
 8011ec6:	8033      	strh	r3, [r6, #0]
 8011ec8:	bd70      	pop	{r4, r5, r6, pc}
 8011eca:	bf00      	nop

08011ecc <uxr_stream_id>:
 8011ecc:	2901      	cmp	r1, #1
 8011ece:	b082      	sub	sp, #8
 8011ed0:	4603      	mov	r3, r0
 8011ed2:	d011      	beq.n	8011ef8 <uxr_stream_id+0x2c>
 8011ed4:	2902      	cmp	r1, #2
 8011ed6:	f04f 0c00 	mov.w	ip, #0
 8011eda:	d00a      	beq.n	8011ef2 <uxr_stream_id+0x26>
 8011edc:	2000      	movs	r0, #0
 8011ede:	f36c 0007 	bfi	r0, ip, #0, #8
 8011ee2:	f363 200f 	bfi	r0, r3, #8, #8
 8011ee6:	f361 4017 	bfi	r0, r1, #16, #8
 8011eea:	f362 601f 	bfi	r0, r2, #24, #8
 8011eee:	b002      	add	sp, #8
 8011ef0:	4770      	bx	lr
 8011ef2:	f080 0c80 	eor.w	ip, r0, #128	@ 0x80
 8011ef6:	e7f1      	b.n	8011edc <uxr_stream_id+0x10>
 8011ef8:	f100 0c01 	add.w	ip, r0, #1
 8011efc:	fa5f fc8c 	uxtb.w	ip, ip
 8011f00:	e7ec      	b.n	8011edc <uxr_stream_id+0x10>
 8011f02:	bf00      	nop

08011f04 <uxr_stream_id_from_raw>:
 8011f04:	b082      	sub	sp, #8
 8011f06:	4603      	mov	r3, r0
 8011f08:	b130      	cbz	r0, 8011f18 <uxr_stream_id_from_raw+0x14>
 8011f0a:	0602      	lsls	r2, r0, #24
 8011f0c:	d411      	bmi.n	8011f32 <uxr_stream_id_from_raw+0x2e>
 8011f0e:	1e42      	subs	r2, r0, #1
 8011f10:	b2d2      	uxtb	r2, r2
 8011f12:	f04f 0c01 	mov.w	ip, #1
 8011f16:	e001      	b.n	8011f1c <uxr_stream_id_from_raw+0x18>
 8011f18:	4684      	mov	ip, r0
 8011f1a:	4602      	mov	r2, r0
 8011f1c:	2000      	movs	r0, #0
 8011f1e:	f363 0007 	bfi	r0, r3, #0, #8
 8011f22:	f362 200f 	bfi	r0, r2, #8, #8
 8011f26:	f36c 4017 	bfi	r0, ip, #16, #8
 8011f2a:	f361 601f 	bfi	r0, r1, #24, #8
 8011f2e:	b002      	add	sp, #8
 8011f30:	4770      	bx	lr
 8011f32:	f080 0280 	eor.w	r2, r0, #128	@ 0x80
 8011f36:	f04f 0c02 	mov.w	ip, #2
 8011f3a:	e7ef      	b.n	8011f1c <uxr_stream_id_from_raw+0x18>

08011f3c <uxr_init_stream_storage>:
 8011f3c:	2300      	movs	r3, #0
 8011f3e:	7403      	strb	r3, [r0, #16]
 8011f40:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
 8011f44:	f880 3044 	strb.w	r3, [r0, #68]	@ 0x44
 8011f48:	f880 3060 	strb.w	r3, [r0, #96]	@ 0x60
 8011f4c:	4770      	bx	lr
 8011f4e:	bf00      	nop

08011f50 <uxr_reset_stream_storage>:
 8011f50:	b570      	push	{r4, r5, r6, lr}
 8011f52:	7c03      	ldrb	r3, [r0, #16]
 8011f54:	4604      	mov	r4, r0
 8011f56:	b153      	cbz	r3, 8011f6e <uxr_reset_stream_storage+0x1e>
 8011f58:	4606      	mov	r6, r0
 8011f5a:	2500      	movs	r5, #0
 8011f5c:	4630      	mov	r0, r6
 8011f5e:	f007 fc69 	bl	8019834 <uxr_reset_output_best_effort_stream>
 8011f62:	7c23      	ldrb	r3, [r4, #16]
 8011f64:	3501      	adds	r5, #1
 8011f66:	42ab      	cmp	r3, r5
 8011f68:	f106 0610 	add.w	r6, r6, #16
 8011f6c:	d8f6      	bhi.n	8011f5c <uxr_reset_stream_storage+0xc>
 8011f6e:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8011f72:	b163      	cbz	r3, 8011f8e <uxr_reset_stream_storage+0x3e>
 8011f74:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011f78:	2500      	movs	r5, #0
 8011f7a:	4630      	mov	r0, r6
 8011f7c:	f007 fa6a 	bl	8019454 <uxr_reset_input_best_effort_stream>
 8011f80:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8011f84:	3501      	adds	r5, #1
 8011f86:	42ab      	cmp	r3, r5
 8011f88:	f106 0602 	add.w	r6, r6, #2
 8011f8c:	d8f5      	bhi.n	8011f7a <uxr_reset_stream_storage+0x2a>
 8011f8e:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8011f92:	b163      	cbz	r3, 8011fae <uxr_reset_stream_storage+0x5e>
 8011f94:	f104 0618 	add.w	r6, r4, #24
 8011f98:	2500      	movs	r5, #0
 8011f9a:	4630      	mov	r0, r6
 8011f9c:	f007 fcf4 	bl	8019988 <uxr_reset_output_reliable_stream>
 8011fa0:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8011fa4:	3501      	adds	r5, #1
 8011fa6:	42ab      	cmp	r3, r5
 8011fa8:	f106 0628 	add.w	r6, r6, #40	@ 0x28
 8011fac:	d8f5      	bhi.n	8011f9a <uxr_reset_stream_storage+0x4a>
 8011fae:	f894 3060 	ldrb.w	r3, [r4, #96]	@ 0x60
 8011fb2:	b163      	cbz	r3, 8011fce <uxr_reset_stream_storage+0x7e>
 8011fb4:	f104 0648 	add.w	r6, r4, #72	@ 0x48
 8011fb8:	2500      	movs	r5, #0
 8011fba:	4630      	mov	r0, r6
 8011fbc:	f007 faba 	bl	8019534 <uxr_reset_input_reliable_stream>
 8011fc0:	f894 3060 	ldrb.w	r3, [r4, #96]	@ 0x60
 8011fc4:	3501      	adds	r5, #1
 8011fc6:	42ab      	cmp	r3, r5
 8011fc8:	f106 0618 	add.w	r6, r6, #24
 8011fcc:	d8f5      	bhi.n	8011fba <uxr_reset_stream_storage+0x6a>
 8011fce:	bd70      	pop	{r4, r5, r6, pc}

08011fd0 <uxr_add_output_best_effort_buffer>:
 8011fd0:	b510      	push	{r4, lr}
 8011fd2:	7c04      	ldrb	r4, [r0, #16]
 8011fd4:	f104 0c01 	add.w	ip, r4, #1
 8011fd8:	b082      	sub	sp, #8
 8011fda:	f880 c010 	strb.w	ip, [r0, #16]
 8011fde:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 8011fe2:	f007 fc1d 	bl	8019820 <uxr_init_output_best_effort_stream>
 8011fe6:	2201      	movs	r2, #1
 8011fe8:	4611      	mov	r1, r2
 8011fea:	4620      	mov	r0, r4
 8011fec:	b002      	add	sp, #8
 8011fee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011ff2:	f7ff bf6b 	b.w	8011ecc <uxr_stream_id>
 8011ff6:	bf00      	nop

08011ff8 <uxr_add_output_reliable_buffer>:
 8011ff8:	b510      	push	{r4, lr}
 8011ffa:	b084      	sub	sp, #16
 8011ffc:	4684      	mov	ip, r0
 8011ffe:	f89d 0018 	ldrb.w	r0, [sp, #24]
 8012002:	9000      	str	r0, [sp, #0]
 8012004:	f89c 4040 	ldrb.w	r4, [ip, #64]	@ 0x40
 8012008:	2028      	movs	r0, #40	@ 0x28
 801200a:	fb00 c004 	mla	r0, r0, r4, ip
 801200e:	f104 0e01 	add.w	lr, r4, #1
 8012012:	3018      	adds	r0, #24
 8012014:	f88c e040 	strb.w	lr, [ip, #64]	@ 0x40
 8012018:	f007 fc7e 	bl	8019918 <uxr_init_output_reliable_stream>
 801201c:	2201      	movs	r2, #1
 801201e:	2102      	movs	r1, #2
 8012020:	4620      	mov	r0, r4
 8012022:	b004      	add	sp, #16
 8012024:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012028:	f7ff bf50 	b.w	8011ecc <uxr_stream_id>

0801202c <uxr_add_input_best_effort_buffer>:
 801202c:	b510      	push	{r4, lr}
 801202e:	f890 4044 	ldrb.w	r4, [r0, #68]	@ 0x44
 8012032:	1c62      	adds	r2, r4, #1
 8012034:	f104 0321 	add.w	r3, r4, #33	@ 0x21
 8012038:	b082      	sub	sp, #8
 801203a:	f880 2044 	strb.w	r2, [r0, #68]	@ 0x44
 801203e:	eb00 0043 	add.w	r0, r0, r3, lsl #1
 8012042:	f007 fa03 	bl	801944c <uxr_init_input_best_effort_stream>
 8012046:	2200      	movs	r2, #0
 8012048:	2101      	movs	r1, #1
 801204a:	4620      	mov	r0, r4
 801204c:	b002      	add	sp, #8
 801204e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012052:	f7ff bf3b 	b.w	8011ecc <uxr_stream_id>
 8012056:	bf00      	nop

08012058 <uxr_add_input_reliable_buffer>:
 8012058:	b510      	push	{r4, lr}
 801205a:	b084      	sub	sp, #16
 801205c:	4684      	mov	ip, r0
 801205e:	9806      	ldr	r0, [sp, #24]
 8012060:	9000      	str	r0, [sp, #0]
 8012062:	f89c 4060 	ldrb.w	r4, [ip, #96]	@ 0x60
 8012066:	2018      	movs	r0, #24
 8012068:	fb00 c004 	mla	r0, r0, r4, ip
 801206c:	f104 0e01 	add.w	lr, r4, #1
 8012070:	3048      	adds	r0, #72	@ 0x48
 8012072:	f88c e060 	strb.w	lr, [ip, #96]	@ 0x60
 8012076:	f007 fa31 	bl	80194dc <uxr_init_input_reliable_stream>
 801207a:	2200      	movs	r2, #0
 801207c:	2102      	movs	r1, #2
 801207e:	4620      	mov	r0, r4
 8012080:	b004      	add	sp, #16
 8012082:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012086:	f7ff bf21 	b.w	8011ecc <uxr_stream_id>
 801208a:	bf00      	nop

0801208c <uxr_get_output_best_effort_stream>:
 801208c:	7c03      	ldrb	r3, [r0, #16]
 801208e:	428b      	cmp	r3, r1
 8012090:	bf8c      	ite	hi
 8012092:	eb00 1001 	addhi.w	r0, r0, r1, lsl #4
 8012096:	2000      	movls	r0, #0
 8012098:	4770      	bx	lr
 801209a:	bf00      	nop

0801209c <uxr_get_output_reliable_stream>:
 801209c:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 80120a0:	428b      	cmp	r3, r1
 80120a2:	bf83      	ittte	hi
 80120a4:	2328      	movhi	r3, #40	@ 0x28
 80120a6:	fb03 0001 	mlahi	r0, r3, r1, r0
 80120aa:	3018      	addhi	r0, #24
 80120ac:	2000      	movls	r0, #0
 80120ae:	4770      	bx	lr

080120b0 <uxr_get_input_best_effort_stream>:
 80120b0:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 80120b4:	428b      	cmp	r3, r1
 80120b6:	bf86      	itte	hi
 80120b8:	3121      	addhi	r1, #33	@ 0x21
 80120ba:	eb00 0041 	addhi.w	r0, r0, r1, lsl #1
 80120be:	2000      	movls	r0, #0
 80120c0:	4770      	bx	lr
 80120c2:	bf00      	nop

080120c4 <uxr_get_input_reliable_stream>:
 80120c4:	f890 3060 	ldrb.w	r3, [r0, #96]	@ 0x60
 80120c8:	428b      	cmp	r3, r1
 80120ca:	bf83      	ittte	hi
 80120cc:	2318      	movhi	r3, #24
 80120ce:	fb03 0001 	mlahi	r0, r3, r1, r0
 80120d2:	3048      	addhi	r0, #72	@ 0x48
 80120d4:	2000      	movls	r0, #0
 80120d6:	4770      	bx	lr

080120d8 <uxr_output_streams_confirmed>:
 80120d8:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 80120dc:	b183      	cbz	r3, 8012100 <uxr_output_streams_confirmed+0x28>
 80120de:	b570      	push	{r4, r5, r6, lr}
 80120e0:	4606      	mov	r6, r0
 80120e2:	f100 0518 	add.w	r5, r0, #24
 80120e6:	2400      	movs	r4, #0
 80120e8:	e001      	b.n	80120ee <uxr_output_streams_confirmed+0x16>
 80120ea:	3528      	adds	r5, #40	@ 0x28
 80120ec:	b138      	cbz	r0, 80120fe <uxr_output_streams_confirmed+0x26>
 80120ee:	4628      	mov	r0, r5
 80120f0:	f007 feb2 	bl	8019e58 <uxr_is_output_up_to_date>
 80120f4:	f896 3040 	ldrb.w	r3, [r6, #64]	@ 0x40
 80120f8:	3401      	adds	r4, #1
 80120fa:	42a3      	cmp	r3, r4
 80120fc:	d8f5      	bhi.n	80120ea <uxr_output_streams_confirmed+0x12>
 80120fe:	bd70      	pop	{r4, r5, r6, pc}
 8012100:	2001      	movs	r0, #1
 8012102:	4770      	bx	lr

08012104 <uxr_buffer_submessage_header>:
 8012104:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012106:	4604      	mov	r4, r0
 8012108:	460e      	mov	r6, r1
 801210a:	2104      	movs	r1, #4
 801210c:	4615      	mov	r5, r2
 801210e:	461f      	mov	r7, r3
 8012110:	f7fb fc4a 	bl	800d9a8 <ucdr_align_to>
 8012114:	2301      	movs	r3, #1
 8012116:	7523      	strb	r3, [r4, #20]
 8012118:	f047 0201 	orr.w	r2, r7, #1
 801211c:	462b      	mov	r3, r5
 801211e:	4631      	mov	r1, r6
 8012120:	4620      	mov	r0, r4
 8012122:	f000 fa2b 	bl	801257c <uxr_serialize_submessage_header>
 8012126:	4620      	mov	r0, r4
 8012128:	f7fb fc54 	bl	800d9d4 <ucdr_buffer_remaining>
 801212c:	42a8      	cmp	r0, r5
 801212e:	bf34      	ite	cc
 8012130:	2000      	movcc	r0, #0
 8012132:	2001      	movcs	r0, #1
 8012134:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012136:	bf00      	nop

08012138 <uxr_read_submessage_header>:
 8012138:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801213c:	4604      	mov	r4, r0
 801213e:	460d      	mov	r5, r1
 8012140:	2104      	movs	r1, #4
 8012142:	4616      	mov	r6, r2
 8012144:	4698      	mov	r8, r3
 8012146:	f7fb fc2f 	bl	800d9a8 <ucdr_align_to>
 801214a:	4620      	mov	r0, r4
 801214c:	f7fb fc42 	bl	800d9d4 <ucdr_buffer_remaining>
 8012150:	2803      	cmp	r0, #3
 8012152:	bf8c      	ite	hi
 8012154:	2701      	movhi	r7, #1
 8012156:	2700      	movls	r7, #0
 8012158:	d802      	bhi.n	8012160 <uxr_read_submessage_header+0x28>
 801215a:	4638      	mov	r0, r7
 801215c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012160:	4633      	mov	r3, r6
 8012162:	4642      	mov	r2, r8
 8012164:	4620      	mov	r0, r4
 8012166:	4629      	mov	r1, r5
 8012168:	f000 fa1a 	bl	80125a0 <uxr_deserialize_submessage_header>
 801216c:	f898 3000 	ldrb.w	r3, [r8]
 8012170:	f003 0201 	and.w	r2, r3, #1
 8012174:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8012178:	f888 3000 	strb.w	r3, [r8]
 801217c:	7522      	strb	r2, [r4, #20]
 801217e:	4638      	mov	r0, r7
 8012180:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08012184 <uxr_submessage_padding>:
 8012184:	f010 0003 	ands.w	r0, r0, #3
 8012188:	bf18      	it	ne
 801218a:	f1c0 0004 	rsbne	r0, r0, #4
 801218e:	4770      	bx	lr

08012190 <uxr_millis>:
 8012190:	b510      	push	{r4, lr}
 8012192:	b084      	sub	sp, #16
 8012194:	4669      	mov	r1, sp
 8012196:	2001      	movs	r0, #1
 8012198:	f7f0 fcda 	bl	8002b50 <clock_gettime>
 801219c:	e89d 0015 	ldmia.w	sp, {r0, r2, r4}
 80121a0:	4b06      	ldr	r3, [pc, #24]	@ (80121bc <uxr_millis+0x2c>)
 80121a2:	fba0 0103 	umull	r0, r1, r0, r3
 80121a6:	1900      	adds	r0, r0, r4
 80121a8:	fb03 1102 	mla	r1, r3, r2, r1
 80121ac:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 80121b0:	4a03      	ldr	r2, [pc, #12]	@ (80121c0 <uxr_millis+0x30>)
 80121b2:	2300      	movs	r3, #0
 80121b4:	f7ee fd80 	bl	8000cb8 <__aeabi_ldivmod>
 80121b8:	b004      	add	sp, #16
 80121ba:	bd10      	pop	{r4, pc}
 80121bc:	3b9aca00 	.word	0x3b9aca00
 80121c0:	000f4240 	.word	0x000f4240

080121c4 <uxr_nanos>:
 80121c4:	b510      	push	{r4, lr}
 80121c6:	b084      	sub	sp, #16
 80121c8:	4669      	mov	r1, sp
 80121ca:	2001      	movs	r0, #1
 80121cc:	f7f0 fcc0 	bl	8002b50 <clock_gettime>
 80121d0:	4a06      	ldr	r2, [pc, #24]	@ (80121ec <uxr_nanos+0x28>)
 80121d2:	9800      	ldr	r0, [sp, #0]
 80121d4:	9902      	ldr	r1, [sp, #8]
 80121d6:	9c01      	ldr	r4, [sp, #4]
 80121d8:	fba0 0302 	umull	r0, r3, r0, r2
 80121dc:	1840      	adds	r0, r0, r1
 80121de:	fb02 3304 	mla	r3, r2, r4, r3
 80121e2:	eb43 71e1 	adc.w	r1, r3, r1, asr #31
 80121e6:	b004      	add	sp, #16
 80121e8:	bd10      	pop	{r4, pc}
 80121ea:	bf00      	nop
 80121ec:	3b9aca00 	.word	0x3b9aca00

080121f0 <on_full_output_buffer_fragmented>:
 80121f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80121f4:	460c      	mov	r4, r1
 80121f6:	b08a      	sub	sp, #40	@ 0x28
 80121f8:	f891 10c1 	ldrb.w	r1, [r1, #193]	@ 0xc1
 80121fc:	4606      	mov	r6, r0
 80121fe:	f104 0008 	add.w	r0, r4, #8
 8012202:	f7ff ff4b 	bl	801209c <uxr_get_output_reliable_stream>
 8012206:	4605      	mov	r5, r0
 8012208:	f007 fe30 	bl	8019e6c <get_available_free_slots>
 801220c:	b968      	cbnz	r0, 801222a <on_full_output_buffer_fragmented+0x3a>
 801220e:	e9d4 312e 	ldrd	r3, r1, [r4, #184]	@ 0xb8
 8012212:	4620      	mov	r0, r4
 8012214:	4798      	blx	r3
 8012216:	b918      	cbnz	r0, 8012220 <on_full_output_buffer_fragmented+0x30>
 8012218:	2001      	movs	r0, #1
 801221a:	b00a      	add	sp, #40	@ 0x28
 801221c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012220:	4628      	mov	r0, r5
 8012222:	f007 fe23 	bl	8019e6c <get_available_free_slots>
 8012226:	2800      	cmp	r0, #0
 8012228:	d0f6      	beq.n	8012218 <on_full_output_buffer_fragmented+0x28>
 801222a:	892a      	ldrh	r2, [r5, #8]
 801222c:	686b      	ldr	r3, [r5, #4]
 801222e:	fbb3 f8f2 	udiv	r8, r3, r2
 8012232:	89eb      	ldrh	r3, [r5, #14]
 8012234:	7b29      	ldrb	r1, [r5, #12]
 8012236:	fbb3 f0f2 	udiv	r0, r3, r2
 801223a:	fb02 3310 	mls	r3, r2, r0, r3
 801223e:	f5c1 417f 	rsb	r1, r1, #65280	@ 0xff00
 8012242:	b29b      	uxth	r3, r3
 8012244:	fb08 f303 	mul.w	r3, r8, r3
 8012248:	31fc      	adds	r1, #252	@ 0xfc
 801224a:	f1a8 0804 	sub.w	r8, r8, #4
 801224e:	4441      	add	r1, r8
 8012250:	f8d4 20c4 	ldr.w	r2, [r4, #196]	@ 0xc4
 8012254:	b28f      	uxth	r7, r1
 8012256:	6829      	ldr	r1, [r5, #0]
 8012258:	3304      	adds	r3, #4
 801225a:	1bd2      	subs	r2, r2, r7
 801225c:	4419      	add	r1, r3
 801225e:	f8c4 20c4 	str.w	r2, [r4, #196]	@ 0xc4
 8012262:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012266:	9300      	str	r3, [sp, #0]
 8012268:	4642      	mov	r2, r8
 801226a:	2300      	movs	r3, #0
 801226c:	a802      	add	r0, sp, #8
 801226e:	f7fb fb6f 	bl	800d950 <ucdr_init_buffer_origin_offset>
 8012272:	f8d4 20c4 	ldr.w	r2, [r4, #196]	@ 0xc4
 8012276:	f102 0308 	add.w	r3, r2, #8
 801227a:	4543      	cmp	r3, r8
 801227c:	d928      	bls.n	80122d0 <on_full_output_buffer_fragmented+0xe0>
 801227e:	463a      	mov	r2, r7
 8012280:	2300      	movs	r3, #0
 8012282:	210d      	movs	r1, #13
 8012284:	a802      	add	r0, sp, #8
 8012286:	f7ff ff3d 	bl	8012104 <uxr_buffer_submessage_header>
 801228a:	8929      	ldrh	r1, [r5, #8]
 801228c:	89eb      	ldrh	r3, [r5, #14]
 801228e:	fbb3 f2f1 	udiv	r2, r3, r1
 8012292:	fb01 3312 	mls	r3, r1, r2, r3
 8012296:	b29b      	uxth	r3, r3
 8012298:	686a      	ldr	r2, [r5, #4]
 801229a:	fbb2 f2f1 	udiv	r2, r2, r1
 801229e:	fb02 f303 	mul.w	r3, r2, r3
 80122a2:	682a      	ldr	r2, [r5, #0]
 80122a4:	f842 8003 	str.w	r8, [r2, r3]
 80122a8:	89e8      	ldrh	r0, [r5, #14]
 80122aa:	2101      	movs	r1, #1
 80122ac:	f007 ff32 	bl	801a114 <uxr_seq_num_add>
 80122b0:	9904      	ldr	r1, [sp, #16]
 80122b2:	9a03      	ldr	r2, [sp, #12]
 80122b4:	81e8      	strh	r0, [r5, #14]
 80122b6:	1a52      	subs	r2, r2, r1
 80122b8:	4630      	mov	r0, r6
 80122ba:	f7fb fb5b 	bl	800d974 <ucdr_init_buffer>
 80122be:	4630      	mov	r0, r6
 80122c0:	4910      	ldr	r1, [pc, #64]	@ (8012304 <on_full_output_buffer_fragmented+0x114>)
 80122c2:	4622      	mov	r2, r4
 80122c4:	f7fb fb2a 	bl	800d91c <ucdr_set_on_full_buffer_callback>
 80122c8:	2000      	movs	r0, #0
 80122ca:	b00a      	add	sp, #40	@ 0x28
 80122cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80122d0:	b292      	uxth	r2, r2
 80122d2:	2302      	movs	r3, #2
 80122d4:	210d      	movs	r1, #13
 80122d6:	a802      	add	r0, sp, #8
 80122d8:	f7ff ff14 	bl	8012104 <uxr_buffer_submessage_header>
 80122dc:	f8d4 30c4 	ldr.w	r3, [r4, #196]	@ 0xc4
 80122e0:	8928      	ldrh	r0, [r5, #8]
 80122e2:	f103 0208 	add.w	r2, r3, #8
 80122e6:	89eb      	ldrh	r3, [r5, #14]
 80122e8:	fbb3 f1f0 	udiv	r1, r3, r0
 80122ec:	fb00 3311 	mls	r3, r0, r1, r3
 80122f0:	b29b      	uxth	r3, r3
 80122f2:	6869      	ldr	r1, [r5, #4]
 80122f4:	fbb1 f1f0 	udiv	r1, r1, r0
 80122f8:	fb01 f303 	mul.w	r3, r1, r3
 80122fc:	6829      	ldr	r1, [r5, #0]
 80122fe:	50ca      	str	r2, [r1, r3]
 8012300:	e7d2      	b.n	80122a8 <on_full_output_buffer_fragmented+0xb8>
 8012302:	bf00      	nop
 8012304:	080121f1 	.word	0x080121f1

08012308 <uxr_prepare_output_stream>:
 8012308:	b5f0      	push	{r4, r5, r6, r7, lr}
 801230a:	b087      	sub	sp, #28
 801230c:	2707      	movs	r7, #7
 801230e:	9202      	str	r2, [sp, #8]
 8012310:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8012312:	2500      	movs	r5, #0
 8012314:	3204      	adds	r2, #4
 8012316:	e9cd 7500 	strd	r7, r5, [sp]
 801231a:	461c      	mov	r4, r3
 801231c:	4606      	mov	r6, r0
 801231e:	f7ff fc6d 	bl	8011bfc <uxr_prepare_stream_to_write_submessage>
 8012322:	f080 0201 	eor.w	r2, r0, #1
 8012326:	b2d2      	uxtb	r2, r2
 8012328:	75a2      	strb	r2, [r4, #22]
 801232a:	b112      	cbz	r2, 8012332 <uxr_prepare_output_stream+0x2a>
 801232c:	4628      	mov	r0, r5
 801232e:	b007      	add	sp, #28
 8012330:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012332:	aa05      	add	r2, sp, #20
 8012334:	9902      	ldr	r1, [sp, #8]
 8012336:	4630      	mov	r0, r6
 8012338:	f7ff fd9a 	bl	8011e70 <uxr_init_base_object_request>
 801233c:	a905      	add	r1, sp, #20
 801233e:	4605      	mov	r5, r0
 8012340:	4620      	mov	r0, r4
 8012342:	f001 f865 	bl	8013410 <uxr_serialize_WRITE_DATA_Payload_Data>
 8012346:	e9d4 2101 	ldrd	r2, r1, [r4, #4]
 801234a:	69a6      	ldr	r6, [r4, #24]
 801234c:	69e7      	ldr	r7, [r4, #28]
 801234e:	1a52      	subs	r2, r2, r1
 8012350:	4620      	mov	r0, r4
 8012352:	f7fb fb0f 	bl	800d974 <ucdr_init_buffer>
 8012356:	4620      	mov	r0, r4
 8012358:	463a      	mov	r2, r7
 801235a:	4631      	mov	r1, r6
 801235c:	f7fb fade 	bl	800d91c <ucdr_set_on_full_buffer_callback>
 8012360:	4628      	mov	r0, r5
 8012362:	b007      	add	sp, #28
 8012364:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012366:	bf00      	nop

08012368 <uxr_prepare_output_stream_fragmented>:
 8012368:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801236c:	b093      	sub	sp, #76	@ 0x4c
 801236e:	4605      	mov	r5, r0
 8012370:	9107      	str	r1, [sp, #28]
 8012372:	3008      	adds	r0, #8
 8012374:	f3c1 2107 	ubfx	r1, r1, #8, #8
 8012378:	9303      	str	r3, [sp, #12]
 801237a:	9206      	str	r2, [sp, #24]
 801237c:	f7ff fe8e 	bl	801209c <uxr_get_output_reliable_stream>
 8012380:	f89d 301e 	ldrb.w	r3, [sp, #30]
 8012384:	2b01      	cmp	r3, #1
 8012386:	f000 8095 	beq.w	80124b4 <uxr_prepare_output_stream_fragmented+0x14c>
 801238a:	4604      	mov	r4, r0
 801238c:	2800      	cmp	r0, #0
 801238e:	f000 8091 	beq.w	80124b4 <uxr_prepare_output_stream_fragmented+0x14c>
 8012392:	f007 fd6b 	bl	8019e6c <get_available_free_slots>
 8012396:	2800      	cmp	r0, #0
 8012398:	f000 8087 	beq.w	80124aa <uxr_prepare_output_stream_fragmented+0x142>
 801239c:	8922      	ldrh	r2, [r4, #8]
 801239e:	89e7      	ldrh	r7, [r4, #14]
 80123a0:	fbb7 f3f2 	udiv	r3, r7, r2
 80123a4:	fb02 7313 	mls	r3, r2, r3, r7
 80123a8:	b29b      	uxth	r3, r3
 80123aa:	6861      	ldr	r1, [r4, #4]
 80123ac:	fbb1 f1f2 	udiv	r1, r1, r2
 80123b0:	6822      	ldr	r2, [r4, #0]
 80123b2:	9105      	str	r1, [sp, #20]
 80123b4:	fb01 f303 	mul.w	r3, r1, r3
 80123b8:	3304      	adds	r3, #4
 80123ba:	eb02 0903 	add.w	r9, r2, r3
 80123be:	7b23      	ldrb	r3, [r4, #12]
 80123c0:	f859 8c04 	ldr.w	r8, [r9, #-4]
 80123c4:	4543      	cmp	r3, r8
 80123c6:	f1a1 0b04 	sub.w	fp, r1, #4
 80123ca:	d37f      	bcc.n	80124cc <uxr_prepare_output_stream_fragmented+0x164>
 80123cc:	f1ab 0a04 	sub.w	sl, fp, #4
 80123d0:	ebaa 0a03 	sub.w	sl, sl, r3
 80123d4:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 80123d6:	f8cd 8000 	str.w	r8, [sp]
 80123da:	fa1f f38a 	uxth.w	r3, sl
 80123de:	9304      	str	r3, [sp, #16]
 80123e0:	465a      	mov	r2, fp
 80123e2:	2300      	movs	r3, #0
 80123e4:	4649      	mov	r1, r9
 80123e6:	a80a      	add	r0, sp, #40	@ 0x28
 80123e8:	f7fb fab2 	bl	800d950 <ucdr_init_buffer_origin_offset>
 80123ec:	f106 0a08 	add.w	sl, r6, #8
 80123f0:	45da      	cmp	sl, fp
 80123f2:	bf2c      	ite	cs
 80123f4:	2300      	movcs	r3, #0
 80123f6:	2301      	movcc	r3, #1
 80123f8:	9a04      	ldr	r2, [sp, #16]
 80123fa:	005b      	lsls	r3, r3, #1
 80123fc:	210d      	movs	r1, #13
 80123fe:	a80a      	add	r0, sp, #40	@ 0x28
 8012400:	f7ff fe80 	bl	8012104 <uxr_buffer_submessage_header>
 8012404:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8012408:	fbb7 f2fc 	udiv	r2, r7, ip
 801240c:	fb0c 7212 	mls	r2, ip, r2, r7
 8012410:	b292      	uxth	r2, r2
 8012412:	6863      	ldr	r3, [r4, #4]
 8012414:	fbb3 f3fc 	udiv	r3, r3, ip
 8012418:	fb02 f303 	mul.w	r3, r2, r3
 801241c:	6822      	ldr	r2, [r4, #0]
 801241e:	2101      	movs	r1, #1
 8012420:	f842 b003 	str.w	fp, [r2, r3]
 8012424:	4638      	mov	r0, r7
 8012426:	f007 fe75 	bl	801a114 <uxr_seq_num_add>
 801242a:	9b05      	ldr	r3, [sp, #20]
 801242c:	9e03      	ldr	r6, [sp, #12]
 801242e:	f1a3 0208 	sub.w	r2, r3, #8
 8012432:	f108 0104 	add.w	r1, r8, #4
 8012436:	4607      	mov	r7, r0
 8012438:	eba2 0208 	sub.w	r2, r2, r8
 801243c:	4449      	add	r1, r9
 801243e:	4630      	mov	r0, r6
 8012440:	f7fb fa98 	bl	800d974 <ucdr_init_buffer>
 8012444:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8012446:	81e7      	strh	r7, [r4, #14]
 8012448:	1d1a      	adds	r2, r3, #4
 801244a:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 801244e:	bf28      	it	cs
 8012450:	2200      	movcs	r2, #0
 8012452:	2300      	movs	r3, #0
 8012454:	b292      	uxth	r2, r2
 8012456:	2107      	movs	r1, #7
 8012458:	4630      	mov	r0, r6
 801245a:	f7ff fe53 	bl	8012104 <uxr_buffer_submessage_header>
 801245e:	9906      	ldr	r1, [sp, #24]
 8012460:	aa09      	add	r2, sp, #36	@ 0x24
 8012462:	4628      	mov	r0, r5
 8012464:	f7ff fd04 	bl	8011e70 <uxr_init_base_object_request>
 8012468:	4604      	mov	r4, r0
 801246a:	b320      	cbz	r0, 80124b6 <uxr_prepare_output_stream_fragmented+0x14e>
 801246c:	9e03      	ldr	r6, [sp, #12]
 801246e:	a909      	add	r1, sp, #36	@ 0x24
 8012470:	4630      	mov	r0, r6
 8012472:	f000 ffcd 	bl	8013410 <uxr_serialize_WRITE_DATA_Payload_Data>
 8012476:	e9d6 2101 	ldrd	r2, r1, [r6, #4]
 801247a:	4630      	mov	r0, r6
 801247c:	1a52      	subs	r2, r2, r1
 801247e:	f7fb fa79 	bl	800d974 <ucdr_init_buffer>
 8012482:	9b07      	ldr	r3, [sp, #28]
 8012484:	f8c5 30c0 	str.w	r3, [r5, #192]	@ 0xc0
 8012488:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801248a:	f8c5 30b8 	str.w	r3, [r5, #184]	@ 0xb8
 801248e:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8012490:	491a      	ldr	r1, [pc, #104]	@ (80124fc <uxr_prepare_output_stream_fragmented+0x194>)
 8012492:	f8c5 a0c4 	str.w	sl, [r5, #196]	@ 0xc4
 8012496:	4630      	mov	r0, r6
 8012498:	f8c5 30bc 	str.w	r3, [r5, #188]	@ 0xbc
 801249c:	462a      	mov	r2, r5
 801249e:	f7fb fa3d 	bl	800d91c <ucdr_set_on_full_buffer_callback>
 80124a2:	4620      	mov	r0, r4
 80124a4:	b013      	add	sp, #76	@ 0x4c
 80124a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80124aa:	991e      	ldr	r1, [sp, #120]	@ 0x78
 80124ac:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80124ae:	4628      	mov	r0, r5
 80124b0:	4798      	blx	r3
 80124b2:	b920      	cbnz	r0, 80124be <uxr_prepare_output_stream_fragmented+0x156>
 80124b4:	2400      	movs	r4, #0
 80124b6:	4620      	mov	r0, r4
 80124b8:	b013      	add	sp, #76	@ 0x4c
 80124ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80124be:	4620      	mov	r0, r4
 80124c0:	f007 fcd4 	bl	8019e6c <get_available_free_slots>
 80124c4:	2800      	cmp	r0, #0
 80124c6:	f47f af69 	bne.w	801239c <uxr_prepare_output_stream_fragmented+0x34>
 80124ca:	e7f3      	b.n	80124b4 <uxr_prepare_output_stream_fragmented+0x14c>
 80124cc:	4638      	mov	r0, r7
 80124ce:	2101      	movs	r1, #1
 80124d0:	f007 fe20 	bl	801a114 <uxr_seq_num_add>
 80124d4:	8921      	ldrh	r1, [r4, #8]
 80124d6:	fbb0 f2f1 	udiv	r2, r0, r1
 80124da:	fb01 0212 	mls	r2, r1, r2, r0
 80124de:	b292      	uxth	r2, r2
 80124e0:	6863      	ldr	r3, [r4, #4]
 80124e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80124e6:	fb02 f303 	mul.w	r3, r2, r3
 80124ea:	6822      	ldr	r2, [r4, #0]
 80124ec:	3304      	adds	r3, #4
 80124ee:	eb02 0903 	add.w	r9, r2, r3
 80124f2:	4607      	mov	r7, r0
 80124f4:	7b23      	ldrb	r3, [r4, #12]
 80124f6:	f859 8c04 	ldr.w	r8, [r9, #-4]
 80124fa:	e767      	b.n	80123cc <uxr_prepare_output_stream_fragmented+0x64>
 80124fc:	080121f1 	.word	0x080121f1

08012500 <uxr_serialize_message_header>:
 8012500:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012504:	4617      	mov	r7, r2
 8012506:	4604      	mov	r4, r0
 8012508:	461e      	mov	r6, r3
 801250a:	460d      	mov	r5, r1
 801250c:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8012510:	f7f9 ff70 	bl	800c3f4 <ucdr_serialize_uint8_t>
 8012514:	4639      	mov	r1, r7
 8012516:	4620      	mov	r0, r4
 8012518:	f7f9 ff6c 	bl	800c3f4 <ucdr_serialize_uint8_t>
 801251c:	4632      	mov	r2, r6
 801251e:	2101      	movs	r1, #1
 8012520:	4620      	mov	r0, r4
 8012522:	f7fa f81d 	bl	800c560 <ucdr_serialize_endian_uint16_t>
 8012526:	062b      	lsls	r3, r5, #24
 8012528:	d501      	bpl.n	801252e <uxr_serialize_message_header+0x2e>
 801252a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801252e:	4641      	mov	r1, r8
 8012530:	4620      	mov	r0, r4
 8012532:	2204      	movs	r2, #4
 8012534:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012538:	f7fe b84a 	b.w	80105d0 <ucdr_serialize_array_uint8_t>

0801253c <uxr_deserialize_message_header>:
 801253c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012540:	4617      	mov	r7, r2
 8012542:	4604      	mov	r4, r0
 8012544:	461e      	mov	r6, r3
 8012546:	460d      	mov	r5, r1
 8012548:	f8dd 8018 	ldr.w	r8, [sp, #24]
 801254c:	f7f9 ff68 	bl	800c420 <ucdr_deserialize_uint8_t>
 8012550:	4639      	mov	r1, r7
 8012552:	4620      	mov	r0, r4
 8012554:	f7f9 ff64 	bl	800c420 <ucdr_deserialize_uint8_t>
 8012558:	4632      	mov	r2, r6
 801255a:	2101      	movs	r1, #1
 801255c:	4620      	mov	r0, r4
 801255e:	f7fa f8f5 	bl	800c74c <ucdr_deserialize_endian_uint16_t>
 8012562:	f995 3000 	ldrsb.w	r3, [r5]
 8012566:	2b00      	cmp	r3, #0
 8012568:	da01      	bge.n	801256e <uxr_deserialize_message_header+0x32>
 801256a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801256e:	4641      	mov	r1, r8
 8012570:	4620      	mov	r0, r4
 8012572:	2204      	movs	r2, #4
 8012574:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012578:	f7fe b88e 	b.w	8010698 <ucdr_deserialize_array_uint8_t>

0801257c <uxr_serialize_submessage_header>:
 801257c:	b570      	push	{r4, r5, r6, lr}
 801257e:	4616      	mov	r6, r2
 8012580:	4604      	mov	r4, r0
 8012582:	461d      	mov	r5, r3
 8012584:	f7f9 ff36 	bl	800c3f4 <ucdr_serialize_uint8_t>
 8012588:	4631      	mov	r1, r6
 801258a:	4620      	mov	r0, r4
 801258c:	f7f9 ff32 	bl	800c3f4 <ucdr_serialize_uint8_t>
 8012590:	462a      	mov	r2, r5
 8012592:	4620      	mov	r0, r4
 8012594:	2101      	movs	r1, #1
 8012596:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801259a:	f7f9 bfe1 	b.w	800c560 <ucdr_serialize_endian_uint16_t>
 801259e:	bf00      	nop

080125a0 <uxr_deserialize_submessage_header>:
 80125a0:	b570      	push	{r4, r5, r6, lr}
 80125a2:	4616      	mov	r6, r2
 80125a4:	4604      	mov	r4, r0
 80125a6:	461d      	mov	r5, r3
 80125a8:	f7f9 ff3a 	bl	800c420 <ucdr_deserialize_uint8_t>
 80125ac:	4631      	mov	r1, r6
 80125ae:	4620      	mov	r0, r4
 80125b0:	f7f9 ff36 	bl	800c420 <ucdr_deserialize_uint8_t>
 80125b4:	462a      	mov	r2, r5
 80125b6:	4620      	mov	r0, r4
 80125b8:	2101      	movs	r1, #1
 80125ba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80125be:	f7fa b8c5 	b.w	800c74c <ucdr_deserialize_endian_uint16_t>
 80125c2:	bf00      	nop

080125c4 <uxr_serialize_CLIENT_Representation>:
 80125c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80125c8:	2204      	movs	r2, #4
 80125ca:	460e      	mov	r6, r1
 80125cc:	4605      	mov	r5, r0
 80125ce:	f7fd ffff 	bl	80105d0 <ucdr_serialize_array_uint8_t>
 80125d2:	2202      	movs	r2, #2
 80125d4:	1d31      	adds	r1, r6, #4
 80125d6:	4604      	mov	r4, r0
 80125d8:	4628      	mov	r0, r5
 80125da:	f7fd fff9 	bl	80105d0 <ucdr_serialize_array_uint8_t>
 80125de:	2202      	movs	r2, #2
 80125e0:	4004      	ands	r4, r0
 80125e2:	1db1      	adds	r1, r6, #6
 80125e4:	4628      	mov	r0, r5
 80125e6:	f7fd fff3 	bl	80105d0 <ucdr_serialize_array_uint8_t>
 80125ea:	b2e4      	uxtb	r4, r4
 80125ec:	2204      	movs	r2, #4
 80125ee:	4004      	ands	r4, r0
 80125f0:	f106 0108 	add.w	r1, r6, #8
 80125f4:	4628      	mov	r0, r5
 80125f6:	f7fd ffeb 	bl	80105d0 <ucdr_serialize_array_uint8_t>
 80125fa:	7b31      	ldrb	r1, [r6, #12]
 80125fc:	ea00 0804 	and.w	r8, r0, r4
 8012600:	4628      	mov	r0, r5
 8012602:	f7f9 fef7 	bl	800c3f4 <ucdr_serialize_uint8_t>
 8012606:	7b71      	ldrb	r1, [r6, #13]
 8012608:	ea08 0800 	and.w	r8, r8, r0
 801260c:	4628      	mov	r0, r5
 801260e:	f7f9 fec3 	bl	800c398 <ucdr_serialize_bool>
 8012612:	7b73      	ldrb	r3, [r6, #13]
 8012614:	ea08 0800 	and.w	r8, r8, r0
 8012618:	b93b      	cbnz	r3, 801262a <uxr_serialize_CLIENT_Representation+0x66>
 801261a:	8bb1      	ldrh	r1, [r6, #28]
 801261c:	4628      	mov	r0, r5
 801261e:	f7f9 ff15 	bl	800c44c <ucdr_serialize_uint16_t>
 8012622:	ea08 0000 	and.w	r0, r8, r0
 8012626:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801262a:	6931      	ldr	r1, [r6, #16]
 801262c:	4628      	mov	r0, r5
 801262e:	f7fa f8fd 	bl	800c82c <ucdr_serialize_uint32_t>
 8012632:	6933      	ldr	r3, [r6, #16]
 8012634:	b1e3      	cbz	r3, 8012670 <uxr_serialize_CLIENT_Representation+0xac>
 8012636:	b1c0      	cbz	r0, 801266a <uxr_serialize_CLIENT_Representation+0xa6>
 8012638:	4637      	mov	r7, r6
 801263a:	f04f 0900 	mov.w	r9, #0
 801263e:	e001      	b.n	8012644 <uxr_serialize_CLIENT_Representation+0x80>
 8012640:	3708      	adds	r7, #8
 8012642:	b194      	cbz	r4, 801266a <uxr_serialize_CLIENT_Representation+0xa6>
 8012644:	6979      	ldr	r1, [r7, #20]
 8012646:	4628      	mov	r0, r5
 8012648:	f006 fe28 	bl	801929c <ucdr_serialize_string>
 801264c:	69b9      	ldr	r1, [r7, #24]
 801264e:	4604      	mov	r4, r0
 8012650:	4628      	mov	r0, r5
 8012652:	f006 fe23 	bl	801929c <ucdr_serialize_string>
 8012656:	6933      	ldr	r3, [r6, #16]
 8012658:	f109 0901 	add.w	r9, r9, #1
 801265c:	4004      	ands	r4, r0
 801265e:	4599      	cmp	r9, r3
 8012660:	b2e4      	uxtb	r4, r4
 8012662:	d3ed      	bcc.n	8012640 <uxr_serialize_CLIENT_Representation+0x7c>
 8012664:	ea08 0804 	and.w	r8, r8, r4
 8012668:	e7d7      	b.n	801261a <uxr_serialize_CLIENT_Representation+0x56>
 801266a:	f04f 0800 	mov.w	r8, #0
 801266e:	e7d4      	b.n	801261a <uxr_serialize_CLIENT_Representation+0x56>
 8012670:	ea08 0800 	and.w	r8, r8, r0
 8012674:	e7d1      	b.n	801261a <uxr_serialize_CLIENT_Representation+0x56>
 8012676:	bf00      	nop

08012678 <uxr_deserialize_CLIENT_Representation>:
 8012678:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801267c:	2204      	movs	r2, #4
 801267e:	460c      	mov	r4, r1
 8012680:	4605      	mov	r5, r0
 8012682:	f7fe f809 	bl	8010698 <ucdr_deserialize_array_uint8_t>
 8012686:	2202      	movs	r2, #2
 8012688:	1d21      	adds	r1, r4, #4
 801268a:	4606      	mov	r6, r0
 801268c:	4628      	mov	r0, r5
 801268e:	f7fe f803 	bl	8010698 <ucdr_deserialize_array_uint8_t>
 8012692:	2202      	movs	r2, #2
 8012694:	4006      	ands	r6, r0
 8012696:	1da1      	adds	r1, r4, #6
 8012698:	4628      	mov	r0, r5
 801269a:	f7fd fffd 	bl	8010698 <ucdr_deserialize_array_uint8_t>
 801269e:	b2f6      	uxtb	r6, r6
 80126a0:	2204      	movs	r2, #4
 80126a2:	4006      	ands	r6, r0
 80126a4:	f104 0108 	add.w	r1, r4, #8
 80126a8:	4628      	mov	r0, r5
 80126aa:	f7fd fff5 	bl	8010698 <ucdr_deserialize_array_uint8_t>
 80126ae:	f104 010c 	add.w	r1, r4, #12
 80126b2:	ea00 0706 	and.w	r7, r0, r6
 80126b6:	4628      	mov	r0, r5
 80126b8:	f7f9 feb2 	bl	800c420 <ucdr_deserialize_uint8_t>
 80126bc:	f104 010d 	add.w	r1, r4, #13
 80126c0:	4007      	ands	r7, r0
 80126c2:	4628      	mov	r0, r5
 80126c4:	f7f9 fe7e 	bl	800c3c4 <ucdr_deserialize_bool>
 80126c8:	7b63      	ldrb	r3, [r4, #13]
 80126ca:	4007      	ands	r7, r0
 80126cc:	b93b      	cbnz	r3, 80126de <uxr_deserialize_CLIENT_Representation+0x66>
 80126ce:	f104 011c 	add.w	r1, r4, #28
 80126d2:	4628      	mov	r0, r5
 80126d4:	f7f9 ffbe 	bl	800c654 <ucdr_deserialize_uint16_t>
 80126d8:	4038      	ands	r0, r7
 80126da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80126de:	f104 0110 	add.w	r1, r4, #16
 80126e2:	4628      	mov	r0, r5
 80126e4:	f7fa f9cc 	bl	800ca80 <ucdr_deserialize_uint32_t>
 80126e8:	6923      	ldr	r3, [r4, #16]
 80126ea:	2b01      	cmp	r3, #1
 80126ec:	d903      	bls.n	80126f6 <uxr_deserialize_CLIENT_Representation+0x7e>
 80126ee:	2301      	movs	r3, #1
 80126f0:	75ab      	strb	r3, [r5, #22]
 80126f2:	2700      	movs	r7, #0
 80126f4:	e7eb      	b.n	80126ce <uxr_deserialize_CLIENT_Representation+0x56>
 80126f6:	b30b      	cbz	r3, 801273c <uxr_deserialize_CLIENT_Representation+0xc4>
 80126f8:	2800      	cmp	r0, #0
 80126fa:	d0fa      	beq.n	80126f2 <uxr_deserialize_CLIENT_Representation+0x7a>
 80126fc:	46a0      	mov	r8, r4
 80126fe:	f04f 0900 	mov.w	r9, #0
 8012702:	e003      	b.n	801270c <uxr_deserialize_CLIENT_Representation+0x94>
 8012704:	f108 0808 	add.w	r8, r8, #8
 8012708:	2e00      	cmp	r6, #0
 801270a:	d0f2      	beq.n	80126f2 <uxr_deserialize_CLIENT_Representation+0x7a>
 801270c:	f8d8 1014 	ldr.w	r1, [r8, #20]
 8012710:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012714:	4628      	mov	r0, r5
 8012716:	f006 fdcf 	bl	80192b8 <ucdr_deserialize_string>
 801271a:	f8d8 1018 	ldr.w	r1, [r8, #24]
 801271e:	4606      	mov	r6, r0
 8012720:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012724:	4628      	mov	r0, r5
 8012726:	f006 fdc7 	bl	80192b8 <ucdr_deserialize_string>
 801272a:	6923      	ldr	r3, [r4, #16]
 801272c:	f109 0901 	add.w	r9, r9, #1
 8012730:	4006      	ands	r6, r0
 8012732:	4599      	cmp	r9, r3
 8012734:	b2f6      	uxtb	r6, r6
 8012736:	d3e5      	bcc.n	8012704 <uxr_deserialize_CLIENT_Representation+0x8c>
 8012738:	4037      	ands	r7, r6
 801273a:	e7c8      	b.n	80126ce <uxr_deserialize_CLIENT_Representation+0x56>
 801273c:	4007      	ands	r7, r0
 801273e:	e7c6      	b.n	80126ce <uxr_deserialize_CLIENT_Representation+0x56>

08012740 <uxr_serialize_AGENT_Representation>:
 8012740:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012744:	2204      	movs	r2, #4
 8012746:	460f      	mov	r7, r1
 8012748:	4605      	mov	r5, r0
 801274a:	f7fd ff41 	bl	80105d0 <ucdr_serialize_array_uint8_t>
 801274e:	2202      	movs	r2, #2
 8012750:	4604      	mov	r4, r0
 8012752:	1d39      	adds	r1, r7, #4
 8012754:	4628      	mov	r0, r5
 8012756:	f7fd ff3b 	bl	80105d0 <ucdr_serialize_array_uint8_t>
 801275a:	4020      	ands	r0, r4
 801275c:	2202      	movs	r2, #2
 801275e:	b2c4      	uxtb	r4, r0
 8012760:	1db9      	adds	r1, r7, #6
 8012762:	4628      	mov	r0, r5
 8012764:	f7fd ff34 	bl	80105d0 <ucdr_serialize_array_uint8_t>
 8012768:	7a39      	ldrb	r1, [r7, #8]
 801276a:	4004      	ands	r4, r0
 801276c:	4628      	mov	r0, r5
 801276e:	f7f9 fe13 	bl	800c398 <ucdr_serialize_bool>
 8012772:	7a3b      	ldrb	r3, [r7, #8]
 8012774:	ea00 0804 	and.w	r8, r0, r4
 8012778:	b913      	cbnz	r3, 8012780 <uxr_serialize_AGENT_Representation+0x40>
 801277a:	4640      	mov	r0, r8
 801277c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012780:	68f9      	ldr	r1, [r7, #12]
 8012782:	4628      	mov	r0, r5
 8012784:	f7fa f852 	bl	800c82c <ucdr_serialize_uint32_t>
 8012788:	68fb      	ldr	r3, [r7, #12]
 801278a:	b303      	cbz	r3, 80127ce <uxr_serialize_AGENT_Representation+0x8e>
 801278c:	b1d0      	cbz	r0, 80127c4 <uxr_serialize_AGENT_Representation+0x84>
 801278e:	463e      	mov	r6, r7
 8012790:	f04f 0900 	mov.w	r9, #0
 8012794:	e001      	b.n	801279a <uxr_serialize_AGENT_Representation+0x5a>
 8012796:	3608      	adds	r6, #8
 8012798:	b1a4      	cbz	r4, 80127c4 <uxr_serialize_AGENT_Representation+0x84>
 801279a:	6931      	ldr	r1, [r6, #16]
 801279c:	4628      	mov	r0, r5
 801279e:	f006 fd7d 	bl	801929c <ucdr_serialize_string>
 80127a2:	6971      	ldr	r1, [r6, #20]
 80127a4:	4604      	mov	r4, r0
 80127a6:	4628      	mov	r0, r5
 80127a8:	f006 fd78 	bl	801929c <ucdr_serialize_string>
 80127ac:	68fb      	ldr	r3, [r7, #12]
 80127ae:	f109 0901 	add.w	r9, r9, #1
 80127b2:	4004      	ands	r4, r0
 80127b4:	4599      	cmp	r9, r3
 80127b6:	b2e4      	uxtb	r4, r4
 80127b8:	d3ed      	bcc.n	8012796 <uxr_serialize_AGENT_Representation+0x56>
 80127ba:	ea08 0804 	and.w	r8, r8, r4
 80127be:	4640      	mov	r0, r8
 80127c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80127c4:	f04f 0800 	mov.w	r8, #0
 80127c8:	4640      	mov	r0, r8
 80127ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80127ce:	ea08 0800 	and.w	r8, r8, r0
 80127d2:	e7d2      	b.n	801277a <uxr_serialize_AGENT_Representation+0x3a>

080127d4 <uxr_serialize_DATAWRITER_Representation>:
 80127d4:	b570      	push	{r4, r5, r6, lr}
 80127d6:	460d      	mov	r5, r1
 80127d8:	7809      	ldrb	r1, [r1, #0]
 80127da:	4606      	mov	r6, r0
 80127dc:	f7f9 fe0a 	bl	800c3f4 <ucdr_serialize_uint8_t>
 80127e0:	4604      	mov	r4, r0
 80127e2:	b130      	cbz	r0, 80127f2 <uxr_serialize_DATAWRITER_Representation+0x1e>
 80127e4:	782b      	ldrb	r3, [r5, #0]
 80127e6:	2b02      	cmp	r3, #2
 80127e8:	d00c      	beq.n	8012804 <uxr_serialize_DATAWRITER_Representation+0x30>
 80127ea:	2b03      	cmp	r3, #3
 80127ec:	d010      	beq.n	8012810 <uxr_serialize_DATAWRITER_Representation+0x3c>
 80127ee:	2b01      	cmp	r3, #1
 80127f0:	d008      	beq.n	8012804 <uxr_serialize_DATAWRITER_Representation+0x30>
 80127f2:	2202      	movs	r2, #2
 80127f4:	f505 7102 	add.w	r1, r5, #520	@ 0x208
 80127f8:	4630      	mov	r0, r6
 80127fa:	f7fd fee9 	bl	80105d0 <ucdr_serialize_array_uint8_t>
 80127fe:	4020      	ands	r0, r4
 8012800:	b2c0      	uxtb	r0, r0
 8012802:	bd70      	pop	{r4, r5, r6, pc}
 8012804:	6869      	ldr	r1, [r5, #4]
 8012806:	4630      	mov	r0, r6
 8012808:	f006 fd48 	bl	801929c <ucdr_serialize_string>
 801280c:	4604      	mov	r4, r0
 801280e:	e7f0      	b.n	80127f2 <uxr_serialize_DATAWRITER_Representation+0x1e>
 8012810:	4629      	mov	r1, r5
 8012812:	4630      	mov	r0, r6
 8012814:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8012818:	3104      	adds	r1, #4
 801281a:	f7fe f879 	bl	8010910 <ucdr_serialize_sequence_uint8_t>
 801281e:	4604      	mov	r4, r0
 8012820:	e7e7      	b.n	80127f2 <uxr_serialize_DATAWRITER_Representation+0x1e>
 8012822:	bf00      	nop

08012824 <uxr_serialize_ObjectVariant.part.0>:
 8012824:	b570      	push	{r4, r5, r6, lr}
 8012826:	780b      	ldrb	r3, [r1, #0]
 8012828:	3b01      	subs	r3, #1
 801282a:	460c      	mov	r4, r1
 801282c:	4605      	mov	r5, r0
 801282e:	2b0d      	cmp	r3, #13
 8012830:	d816      	bhi.n	8012860 <uxr_serialize_ObjectVariant.part.0+0x3c>
 8012832:	e8df f003 	tbb	[pc, r3]
 8012836:	0733      	.short	0x0733
 8012838:	07071717 	.word	0x07071717
 801283c:	0c150707 	.word	0x0c150707
 8012840:	4c510c0c 	.word	0x4c510c0c
 8012844:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012848:	3104      	adds	r1, #4
 801284a:	f7ff bfc3 	b.w	80127d4 <uxr_serialize_DATAWRITER_Representation>
 801284e:	7909      	ldrb	r1, [r1, #4]
 8012850:	f7f9 fdd0 	bl	800c3f4 <ucdr_serialize_uint8_t>
 8012854:	b300      	cbz	r0, 8012898 <uxr_serialize_ObjectVariant.part.0+0x74>
 8012856:	7923      	ldrb	r3, [r4, #4]
 8012858:	2b01      	cmp	r3, #1
 801285a:	d042      	beq.n	80128e2 <uxr_serialize_ObjectVariant.part.0+0xbe>
 801285c:	2b02      	cmp	r3, #2
 801285e:	d040      	beq.n	80128e2 <uxr_serialize_ObjectVariant.part.0+0xbe>
 8012860:	2001      	movs	r0, #1
 8012862:	bd70      	pop	{r4, r5, r6, pc}
 8012864:	7909      	ldrb	r1, [r1, #4]
 8012866:	f7f9 fdc5 	bl	800c3f4 <ucdr_serialize_uint8_t>
 801286a:	4606      	mov	r6, r0
 801286c:	b158      	cbz	r0, 8012886 <uxr_serialize_ObjectVariant.part.0+0x62>
 801286e:	7923      	ldrb	r3, [r4, #4]
 8012870:	2b02      	cmp	r3, #2
 8012872:	d03c      	beq.n	80128ee <uxr_serialize_ObjectVariant.part.0+0xca>
 8012874:	2b03      	cmp	r3, #3
 8012876:	d106      	bne.n	8012886 <uxr_serialize_ObjectVariant.part.0+0x62>
 8012878:	68a2      	ldr	r2, [r4, #8]
 801287a:	f104 010c 	add.w	r1, r4, #12
 801287e:	4628      	mov	r0, r5
 8012880:	f7fe f846 	bl	8010910 <ucdr_serialize_sequence_uint8_t>
 8012884:	4606      	mov	r6, r0
 8012886:	2202      	movs	r2, #2
 8012888:	f504 7103 	add.w	r1, r4, #524	@ 0x20c
 801288c:	4628      	mov	r0, r5
 801288e:	f7fd fe9f 	bl	80105d0 <ucdr_serialize_array_uint8_t>
 8012892:	4030      	ands	r0, r6
 8012894:	b2c0      	uxtb	r0, r0
 8012896:	bd70      	pop	{r4, r5, r6, pc}
 8012898:	2000      	movs	r0, #0
 801289a:	bd70      	pop	{r4, r5, r6, pc}
 801289c:	7909      	ldrb	r1, [r1, #4]
 801289e:	f7f9 fda9 	bl	800c3f4 <ucdr_serialize_uint8_t>
 80128a2:	4606      	mov	r6, r0
 80128a4:	b158      	cbz	r0, 80128be <uxr_serialize_ObjectVariant.part.0+0x9a>
 80128a6:	7923      	ldrb	r3, [r4, #4]
 80128a8:	2b02      	cmp	r3, #2
 80128aa:	d003      	beq.n	80128b4 <uxr_serialize_ObjectVariant.part.0+0x90>
 80128ac:	2b03      	cmp	r3, #3
 80128ae:	d024      	beq.n	80128fa <uxr_serialize_ObjectVariant.part.0+0xd6>
 80128b0:	2b01      	cmp	r3, #1
 80128b2:	d104      	bne.n	80128be <uxr_serialize_ObjectVariant.part.0+0x9a>
 80128b4:	68a1      	ldr	r1, [r4, #8]
 80128b6:	4628      	mov	r0, r5
 80128b8:	f006 fcf0 	bl	801929c <ucdr_serialize_string>
 80128bc:	4606      	mov	r6, r0
 80128be:	f9b4 120c 	ldrsh.w	r1, [r4, #524]	@ 0x20c
 80128c2:	4628      	mov	r0, r5
 80128c4:	f7fa fabe 	bl	800ce44 <ucdr_serialize_int16_t>
 80128c8:	4030      	ands	r0, r6
 80128ca:	b2c0      	uxtb	r0, r0
 80128cc:	bd70      	pop	{r4, r5, r6, pc}
 80128ce:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80128d2:	3104      	adds	r1, #4
 80128d4:	f7ff be76 	b.w	80125c4 <uxr_serialize_CLIENT_Representation>
 80128d8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80128dc:	3104      	adds	r1, #4
 80128de:	f7ff bf2f 	b.w	8012740 <uxr_serialize_AGENT_Representation>
 80128e2:	68a1      	ldr	r1, [r4, #8]
 80128e4:	4628      	mov	r0, r5
 80128e6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80128ea:	f006 bcd7 	b.w	801929c <ucdr_serialize_string>
 80128ee:	68a1      	ldr	r1, [r4, #8]
 80128f0:	4628      	mov	r0, r5
 80128f2:	f006 fcd3 	bl	801929c <ucdr_serialize_string>
 80128f6:	4606      	mov	r6, r0
 80128f8:	e7c5      	b.n	8012886 <uxr_serialize_ObjectVariant.part.0+0x62>
 80128fa:	68a2      	ldr	r2, [r4, #8]
 80128fc:	f104 010c 	add.w	r1, r4, #12
 8012900:	4628      	mov	r0, r5
 8012902:	f7fe f805 	bl	8010910 <ucdr_serialize_sequence_uint8_t>
 8012906:	4606      	mov	r6, r0
 8012908:	e7d9      	b.n	80128be <uxr_serialize_ObjectVariant.part.0+0x9a>
 801290a:	bf00      	nop

0801290c <uxr_deserialize_DATAWRITER_Representation>:
 801290c:	b570      	push	{r4, r5, r6, lr}
 801290e:	4606      	mov	r6, r0
 8012910:	460d      	mov	r5, r1
 8012912:	f7f9 fd85 	bl	800c420 <ucdr_deserialize_uint8_t>
 8012916:	4604      	mov	r4, r0
 8012918:	b130      	cbz	r0, 8012928 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 801291a:	782b      	ldrb	r3, [r5, #0]
 801291c:	2b02      	cmp	r3, #2
 801291e:	d00c      	beq.n	801293a <uxr_deserialize_DATAWRITER_Representation+0x2e>
 8012920:	2b03      	cmp	r3, #3
 8012922:	d012      	beq.n	801294a <uxr_deserialize_DATAWRITER_Representation+0x3e>
 8012924:	2b01      	cmp	r3, #1
 8012926:	d008      	beq.n	801293a <uxr_deserialize_DATAWRITER_Representation+0x2e>
 8012928:	2202      	movs	r2, #2
 801292a:	f505 7102 	add.w	r1, r5, #520	@ 0x208
 801292e:	4630      	mov	r0, r6
 8012930:	f7fd feb2 	bl	8010698 <ucdr_deserialize_array_uint8_t>
 8012934:	4020      	ands	r0, r4
 8012936:	b2c0      	uxtb	r0, r0
 8012938:	bd70      	pop	{r4, r5, r6, pc}
 801293a:	6869      	ldr	r1, [r5, #4]
 801293c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012940:	4630      	mov	r0, r6
 8012942:	f006 fcb9 	bl	80192b8 <ucdr_deserialize_string>
 8012946:	4604      	mov	r4, r0
 8012948:	e7ee      	b.n	8012928 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 801294a:	1d2b      	adds	r3, r5, #4
 801294c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012950:	f105 0108 	add.w	r1, r5, #8
 8012954:	4630      	mov	r0, r6
 8012956:	f7fd ffed 	bl	8010934 <ucdr_deserialize_sequence_uint8_t>
 801295a:	4604      	mov	r4, r0
 801295c:	e7e4      	b.n	8012928 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 801295e:	bf00      	nop

08012960 <uxr_serialize_OBJK_DomainParticipant_Binary>:
 8012960:	b570      	push	{r4, r5, r6, lr}
 8012962:	460d      	mov	r5, r1
 8012964:	7809      	ldrb	r1, [r1, #0]
 8012966:	4606      	mov	r6, r0
 8012968:	f7f9 fd16 	bl	800c398 <ucdr_serialize_bool>
 801296c:	782b      	ldrb	r3, [r5, #0]
 801296e:	4604      	mov	r4, r0
 8012970:	b94b      	cbnz	r3, 8012986 <uxr_serialize_OBJK_DomainParticipant_Binary+0x26>
 8012972:	7a29      	ldrb	r1, [r5, #8]
 8012974:	4630      	mov	r0, r6
 8012976:	f7f9 fd0f 	bl	800c398 <ucdr_serialize_bool>
 801297a:	7a2b      	ldrb	r3, [r5, #8]
 801297c:	4004      	ands	r4, r0
 801297e:	b2e4      	uxtb	r4, r4
 8012980:	b943      	cbnz	r3, 8012994 <uxr_serialize_OBJK_DomainParticipant_Binary+0x34>
 8012982:	4620      	mov	r0, r4
 8012984:	bd70      	pop	{r4, r5, r6, pc}
 8012986:	6869      	ldr	r1, [r5, #4]
 8012988:	4630      	mov	r0, r6
 801298a:	f006 fc87 	bl	801929c <ucdr_serialize_string>
 801298e:	4004      	ands	r4, r0
 8012990:	b2e4      	uxtb	r4, r4
 8012992:	e7ee      	b.n	8012972 <uxr_serialize_OBJK_DomainParticipant_Binary+0x12>
 8012994:	68e9      	ldr	r1, [r5, #12]
 8012996:	4630      	mov	r0, r6
 8012998:	f006 fc80 	bl	801929c <ucdr_serialize_string>
 801299c:	4004      	ands	r4, r0
 801299e:	4620      	mov	r0, r4
 80129a0:	bd70      	pop	{r4, r5, r6, pc}
 80129a2:	bf00      	nop

080129a4 <uxr_serialize_OBJK_Topic_Binary>:
 80129a4:	b570      	push	{r4, r5, r6, lr}
 80129a6:	460d      	mov	r5, r1
 80129a8:	6809      	ldr	r1, [r1, #0]
 80129aa:	4606      	mov	r6, r0
 80129ac:	f006 fc76 	bl	801929c <ucdr_serialize_string>
 80129b0:	7929      	ldrb	r1, [r5, #4]
 80129b2:	4604      	mov	r4, r0
 80129b4:	4630      	mov	r0, r6
 80129b6:	f7f9 fcef 	bl	800c398 <ucdr_serialize_bool>
 80129ba:	792b      	ldrb	r3, [r5, #4]
 80129bc:	4004      	ands	r4, r0
 80129be:	b2e4      	uxtb	r4, r4
 80129c0:	b943      	cbnz	r3, 80129d4 <uxr_serialize_OBJK_Topic_Binary+0x30>
 80129c2:	7b29      	ldrb	r1, [r5, #12]
 80129c4:	4630      	mov	r0, r6
 80129c6:	f7f9 fce7 	bl	800c398 <ucdr_serialize_bool>
 80129ca:	7b2b      	ldrb	r3, [r5, #12]
 80129cc:	4004      	ands	r4, r0
 80129ce:	b93b      	cbnz	r3, 80129e0 <uxr_serialize_OBJK_Topic_Binary+0x3c>
 80129d0:	4620      	mov	r0, r4
 80129d2:	bd70      	pop	{r4, r5, r6, pc}
 80129d4:	68a9      	ldr	r1, [r5, #8]
 80129d6:	4630      	mov	r0, r6
 80129d8:	f006 fc60 	bl	801929c <ucdr_serialize_string>
 80129dc:	4004      	ands	r4, r0
 80129de:	e7f0      	b.n	80129c2 <uxr_serialize_OBJK_Topic_Binary+0x1e>
 80129e0:	6929      	ldr	r1, [r5, #16]
 80129e2:	4630      	mov	r0, r6
 80129e4:	f006 fc5a 	bl	801929c <ucdr_serialize_string>
 80129e8:	4004      	ands	r4, r0
 80129ea:	b2e4      	uxtb	r4, r4
 80129ec:	4620      	mov	r0, r4
 80129ee:	bd70      	pop	{r4, r5, r6, pc}

080129f0 <uxr_serialize_OBJK_Publisher_Binary_Qos>:
 80129f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80129f4:	460c      	mov	r4, r1
 80129f6:	7809      	ldrb	r1, [r1, #0]
 80129f8:	4606      	mov	r6, r0
 80129fa:	f7f9 fccd 	bl	800c398 <ucdr_serialize_bool>
 80129fe:	7823      	ldrb	r3, [r4, #0]
 8012a00:	4605      	mov	r5, r0
 8012a02:	b96b      	cbnz	r3, 8012a20 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x30>
 8012a04:	f894 1028 	ldrb.w	r1, [r4, #40]	@ 0x28
 8012a08:	4630      	mov	r0, r6
 8012a0a:	f7f9 fcc5 	bl	800c398 <ucdr_serialize_bool>
 8012a0e:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8012a12:	4005      	ands	r5, r0
 8012a14:	b2ed      	uxtb	r5, r5
 8012a16:	2b00      	cmp	r3, #0
 8012a18:	d16a      	bne.n	8012af0 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x100>
 8012a1a:	4628      	mov	r0, r5
 8012a1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012a20:	6861      	ldr	r1, [r4, #4]
 8012a22:	4630      	mov	r0, r6
 8012a24:	f7f9 ff02 	bl	800c82c <ucdr_serialize_uint32_t>
 8012a28:	6863      	ldr	r3, [r4, #4]
 8012a2a:	2b00      	cmp	r3, #0
 8012a2c:	d06c      	beq.n	8012b08 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x118>
 8012a2e:	2800      	cmp	r0, #0
 8012a30:	d068      	beq.n	8012b04 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 8012a32:	68a1      	ldr	r1, [r4, #8]
 8012a34:	4630      	mov	r0, r6
 8012a36:	f006 fc31 	bl	801929c <ucdr_serialize_string>
 8012a3a:	6862      	ldr	r2, [r4, #4]
 8012a3c:	2a01      	cmp	r2, #1
 8012a3e:	d953      	bls.n	8012ae8 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8012a40:	2800      	cmp	r0, #0
 8012a42:	d05f      	beq.n	8012b04 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 8012a44:	68e1      	ldr	r1, [r4, #12]
 8012a46:	4630      	mov	r0, r6
 8012a48:	f006 fc28 	bl	801929c <ucdr_serialize_string>
 8012a4c:	6862      	ldr	r2, [r4, #4]
 8012a4e:	2a02      	cmp	r2, #2
 8012a50:	d94a      	bls.n	8012ae8 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8012a52:	2800      	cmp	r0, #0
 8012a54:	d056      	beq.n	8012b04 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 8012a56:	6921      	ldr	r1, [r4, #16]
 8012a58:	4630      	mov	r0, r6
 8012a5a:	f006 fc1f 	bl	801929c <ucdr_serialize_string>
 8012a5e:	6862      	ldr	r2, [r4, #4]
 8012a60:	2a03      	cmp	r2, #3
 8012a62:	d941      	bls.n	8012ae8 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8012a64:	2800      	cmp	r0, #0
 8012a66:	d04d      	beq.n	8012b04 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 8012a68:	6961      	ldr	r1, [r4, #20]
 8012a6a:	4630      	mov	r0, r6
 8012a6c:	f006 fc16 	bl	801929c <ucdr_serialize_string>
 8012a70:	6862      	ldr	r2, [r4, #4]
 8012a72:	2a04      	cmp	r2, #4
 8012a74:	d938      	bls.n	8012ae8 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8012a76:	2800      	cmp	r0, #0
 8012a78:	d044      	beq.n	8012b04 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 8012a7a:	69a1      	ldr	r1, [r4, #24]
 8012a7c:	4630      	mov	r0, r6
 8012a7e:	f006 fc0d 	bl	801929c <ucdr_serialize_string>
 8012a82:	6862      	ldr	r2, [r4, #4]
 8012a84:	2a05      	cmp	r2, #5
 8012a86:	d92f      	bls.n	8012ae8 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8012a88:	2800      	cmp	r0, #0
 8012a8a:	d03b      	beq.n	8012b04 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 8012a8c:	69e1      	ldr	r1, [r4, #28]
 8012a8e:	4630      	mov	r0, r6
 8012a90:	f006 fc04 	bl	801929c <ucdr_serialize_string>
 8012a94:	6862      	ldr	r2, [r4, #4]
 8012a96:	2a06      	cmp	r2, #6
 8012a98:	d926      	bls.n	8012ae8 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8012a9a:	b398      	cbz	r0, 8012b04 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 8012a9c:	6a21      	ldr	r1, [r4, #32]
 8012a9e:	4630      	mov	r0, r6
 8012aa0:	f006 fbfc 	bl	801929c <ucdr_serialize_string>
 8012aa4:	6862      	ldr	r2, [r4, #4]
 8012aa6:	2a07      	cmp	r2, #7
 8012aa8:	d91e      	bls.n	8012ae8 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8012aaa:	b358      	cbz	r0, 8012b04 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 8012aac:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8012aae:	4630      	mov	r0, r6
 8012ab0:	f006 fbf4 	bl	801929c <ucdr_serialize_string>
 8012ab4:	6862      	ldr	r2, [r4, #4]
 8012ab6:	2a08      	cmp	r2, #8
 8012ab8:	d916      	bls.n	8012ae8 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8012aba:	b318      	cbz	r0, 8012b04 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 8012abc:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8012abe:	4630      	mov	r0, r6
 8012ac0:	f006 fbec 	bl	801929c <ucdr_serialize_string>
 8012ac4:	6862      	ldr	r2, [r4, #4]
 8012ac6:	2a09      	cmp	r2, #9
 8012ac8:	d90e      	bls.n	8012ae8 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8012aca:	b1d8      	cbz	r0, 8012b04 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 8012acc:	f104 0828 	add.w	r8, r4, #40	@ 0x28
 8012ad0:	2709      	movs	r7, #9
 8012ad2:	e000      	b.n	8012ad6 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe6>
 8012ad4:	b1b0      	cbz	r0, 8012b04 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 8012ad6:	f858 1f04 	ldr.w	r1, [r8, #4]!
 8012ada:	4630      	mov	r0, r6
 8012adc:	f006 fbde 	bl	801929c <ucdr_serialize_string>
 8012ae0:	6862      	ldr	r2, [r4, #4]
 8012ae2:	3701      	adds	r7, #1
 8012ae4:	4297      	cmp	r7, r2
 8012ae6:	d3f5      	bcc.n	8012ad4 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe4>
 8012ae8:	ea05 0300 	and.w	r3, r5, r0
 8012aec:	b2dd      	uxtb	r5, r3
 8012aee:	e789      	b.n	8012a04 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 8012af0:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8012af2:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8012af6:	4630      	mov	r0, r6
 8012af8:	f7fd ff0a 	bl	8010910 <ucdr_serialize_sequence_uint8_t>
 8012afc:	4005      	ands	r5, r0
 8012afe:	4628      	mov	r0, r5
 8012b00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012b04:	2500      	movs	r5, #0
 8012b06:	e77d      	b.n	8012a04 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 8012b08:	4028      	ands	r0, r5
 8012b0a:	b2c5      	uxtb	r5, r0
 8012b0c:	e77a      	b.n	8012a04 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 8012b0e:	bf00      	nop

08012b10 <uxr_serialize_OBJK_Publisher_Binary>:
 8012b10:	b570      	push	{r4, r5, r6, lr}
 8012b12:	460d      	mov	r5, r1
 8012b14:	7809      	ldrb	r1, [r1, #0]
 8012b16:	4606      	mov	r6, r0
 8012b18:	f7f9 fc3e 	bl	800c398 <ucdr_serialize_bool>
 8012b1c:	782b      	ldrb	r3, [r5, #0]
 8012b1e:	4604      	mov	r4, r0
 8012b20:	b94b      	cbnz	r3, 8012b36 <uxr_serialize_OBJK_Publisher_Binary+0x26>
 8012b22:	7a29      	ldrb	r1, [r5, #8]
 8012b24:	4630      	mov	r0, r6
 8012b26:	f7f9 fc37 	bl	800c398 <ucdr_serialize_bool>
 8012b2a:	7a2b      	ldrb	r3, [r5, #8]
 8012b2c:	4004      	ands	r4, r0
 8012b2e:	b2e4      	uxtb	r4, r4
 8012b30:	b943      	cbnz	r3, 8012b44 <uxr_serialize_OBJK_Publisher_Binary+0x34>
 8012b32:	4620      	mov	r0, r4
 8012b34:	bd70      	pop	{r4, r5, r6, pc}
 8012b36:	6869      	ldr	r1, [r5, #4]
 8012b38:	4630      	mov	r0, r6
 8012b3a:	f006 fbaf 	bl	801929c <ucdr_serialize_string>
 8012b3e:	4004      	ands	r4, r0
 8012b40:	b2e4      	uxtb	r4, r4
 8012b42:	e7ee      	b.n	8012b22 <uxr_serialize_OBJK_Publisher_Binary+0x12>
 8012b44:	f105 010c 	add.w	r1, r5, #12
 8012b48:	4630      	mov	r0, r6
 8012b4a:	f7ff ff51 	bl	80129f0 <uxr_serialize_OBJK_Publisher_Binary_Qos>
 8012b4e:	4004      	ands	r4, r0
 8012b50:	4620      	mov	r0, r4
 8012b52:	bd70      	pop	{r4, r5, r6, pc}

08012b54 <uxr_serialize_OBJK_Subscriber_Binary_Qos>:
 8012b54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012b58:	460c      	mov	r4, r1
 8012b5a:	7809      	ldrb	r1, [r1, #0]
 8012b5c:	4606      	mov	r6, r0
 8012b5e:	f7f9 fc1b 	bl	800c398 <ucdr_serialize_bool>
 8012b62:	7823      	ldrb	r3, [r4, #0]
 8012b64:	4605      	mov	r5, r0
 8012b66:	b96b      	cbnz	r3, 8012b84 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x30>
 8012b68:	f894 1028 	ldrb.w	r1, [r4, #40]	@ 0x28
 8012b6c:	4630      	mov	r0, r6
 8012b6e:	f7f9 fc13 	bl	800c398 <ucdr_serialize_bool>
 8012b72:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8012b76:	4005      	ands	r5, r0
 8012b78:	b2ed      	uxtb	r5, r5
 8012b7a:	2b00      	cmp	r3, #0
 8012b7c:	d16a      	bne.n	8012c54 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x100>
 8012b7e:	4628      	mov	r0, r5
 8012b80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012b84:	6861      	ldr	r1, [r4, #4]
 8012b86:	4630      	mov	r0, r6
 8012b88:	f7f9 fe50 	bl	800c82c <ucdr_serialize_uint32_t>
 8012b8c:	6863      	ldr	r3, [r4, #4]
 8012b8e:	2b00      	cmp	r3, #0
 8012b90:	d06c      	beq.n	8012c6c <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x118>
 8012b92:	2800      	cmp	r0, #0
 8012b94:	d068      	beq.n	8012c68 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8012b96:	68a1      	ldr	r1, [r4, #8]
 8012b98:	4630      	mov	r0, r6
 8012b9a:	f006 fb7f 	bl	801929c <ucdr_serialize_string>
 8012b9e:	6862      	ldr	r2, [r4, #4]
 8012ba0:	2a01      	cmp	r2, #1
 8012ba2:	d953      	bls.n	8012c4c <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8012ba4:	2800      	cmp	r0, #0
 8012ba6:	d05f      	beq.n	8012c68 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8012ba8:	68e1      	ldr	r1, [r4, #12]
 8012baa:	4630      	mov	r0, r6
 8012bac:	f006 fb76 	bl	801929c <ucdr_serialize_string>
 8012bb0:	6862      	ldr	r2, [r4, #4]
 8012bb2:	2a02      	cmp	r2, #2
 8012bb4:	d94a      	bls.n	8012c4c <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8012bb6:	2800      	cmp	r0, #0
 8012bb8:	d056      	beq.n	8012c68 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8012bba:	6921      	ldr	r1, [r4, #16]
 8012bbc:	4630      	mov	r0, r6
 8012bbe:	f006 fb6d 	bl	801929c <ucdr_serialize_string>
 8012bc2:	6862      	ldr	r2, [r4, #4]
 8012bc4:	2a03      	cmp	r2, #3
 8012bc6:	d941      	bls.n	8012c4c <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8012bc8:	2800      	cmp	r0, #0
 8012bca:	d04d      	beq.n	8012c68 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8012bcc:	6961      	ldr	r1, [r4, #20]
 8012bce:	4630      	mov	r0, r6
 8012bd0:	f006 fb64 	bl	801929c <ucdr_serialize_string>
 8012bd4:	6862      	ldr	r2, [r4, #4]
 8012bd6:	2a04      	cmp	r2, #4
 8012bd8:	d938      	bls.n	8012c4c <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8012bda:	2800      	cmp	r0, #0
 8012bdc:	d044      	beq.n	8012c68 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8012bde:	69a1      	ldr	r1, [r4, #24]
 8012be0:	4630      	mov	r0, r6
 8012be2:	f006 fb5b 	bl	801929c <ucdr_serialize_string>
 8012be6:	6862      	ldr	r2, [r4, #4]
 8012be8:	2a05      	cmp	r2, #5
 8012bea:	d92f      	bls.n	8012c4c <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8012bec:	2800      	cmp	r0, #0
 8012bee:	d03b      	beq.n	8012c68 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8012bf0:	69e1      	ldr	r1, [r4, #28]
 8012bf2:	4630      	mov	r0, r6
 8012bf4:	f006 fb52 	bl	801929c <ucdr_serialize_string>
 8012bf8:	6862      	ldr	r2, [r4, #4]
 8012bfa:	2a06      	cmp	r2, #6
 8012bfc:	d926      	bls.n	8012c4c <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8012bfe:	b398      	cbz	r0, 8012c68 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8012c00:	6a21      	ldr	r1, [r4, #32]
 8012c02:	4630      	mov	r0, r6
 8012c04:	f006 fb4a 	bl	801929c <ucdr_serialize_string>
 8012c08:	6862      	ldr	r2, [r4, #4]
 8012c0a:	2a07      	cmp	r2, #7
 8012c0c:	d91e      	bls.n	8012c4c <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8012c0e:	b358      	cbz	r0, 8012c68 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8012c10:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8012c12:	4630      	mov	r0, r6
 8012c14:	f006 fb42 	bl	801929c <ucdr_serialize_string>
 8012c18:	6862      	ldr	r2, [r4, #4]
 8012c1a:	2a08      	cmp	r2, #8
 8012c1c:	d916      	bls.n	8012c4c <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8012c1e:	b318      	cbz	r0, 8012c68 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8012c20:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8012c22:	4630      	mov	r0, r6
 8012c24:	f006 fb3a 	bl	801929c <ucdr_serialize_string>
 8012c28:	6862      	ldr	r2, [r4, #4]
 8012c2a:	2a09      	cmp	r2, #9
 8012c2c:	d90e      	bls.n	8012c4c <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8012c2e:	b1d8      	cbz	r0, 8012c68 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8012c30:	f104 0828 	add.w	r8, r4, #40	@ 0x28
 8012c34:	2709      	movs	r7, #9
 8012c36:	e000      	b.n	8012c3a <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe6>
 8012c38:	b1b0      	cbz	r0, 8012c68 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8012c3a:	f858 1f04 	ldr.w	r1, [r8, #4]!
 8012c3e:	4630      	mov	r0, r6
 8012c40:	f006 fb2c 	bl	801929c <ucdr_serialize_string>
 8012c44:	6862      	ldr	r2, [r4, #4]
 8012c46:	3701      	adds	r7, #1
 8012c48:	4297      	cmp	r7, r2
 8012c4a:	d3f5      	bcc.n	8012c38 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe4>
 8012c4c:	ea05 0300 	and.w	r3, r5, r0
 8012c50:	b2dd      	uxtb	r5, r3
 8012c52:	e789      	b.n	8012b68 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 8012c54:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8012c56:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8012c5a:	4630      	mov	r0, r6
 8012c5c:	f7fd fe58 	bl	8010910 <ucdr_serialize_sequence_uint8_t>
 8012c60:	4005      	ands	r5, r0
 8012c62:	4628      	mov	r0, r5
 8012c64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012c68:	2500      	movs	r5, #0
 8012c6a:	e77d      	b.n	8012b68 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 8012c6c:	4028      	ands	r0, r5
 8012c6e:	b2c5      	uxtb	r5, r0
 8012c70:	e77a      	b.n	8012b68 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 8012c72:	bf00      	nop

08012c74 <uxr_serialize_OBJK_Subscriber_Binary>:
 8012c74:	b570      	push	{r4, r5, r6, lr}
 8012c76:	460d      	mov	r5, r1
 8012c78:	7809      	ldrb	r1, [r1, #0]
 8012c7a:	4606      	mov	r6, r0
 8012c7c:	f7f9 fb8c 	bl	800c398 <ucdr_serialize_bool>
 8012c80:	782b      	ldrb	r3, [r5, #0]
 8012c82:	4604      	mov	r4, r0
 8012c84:	b94b      	cbnz	r3, 8012c9a <uxr_serialize_OBJK_Subscriber_Binary+0x26>
 8012c86:	7a29      	ldrb	r1, [r5, #8]
 8012c88:	4630      	mov	r0, r6
 8012c8a:	f7f9 fb85 	bl	800c398 <ucdr_serialize_bool>
 8012c8e:	7a2b      	ldrb	r3, [r5, #8]
 8012c90:	4004      	ands	r4, r0
 8012c92:	b2e4      	uxtb	r4, r4
 8012c94:	b943      	cbnz	r3, 8012ca8 <uxr_serialize_OBJK_Subscriber_Binary+0x34>
 8012c96:	4620      	mov	r0, r4
 8012c98:	bd70      	pop	{r4, r5, r6, pc}
 8012c9a:	6869      	ldr	r1, [r5, #4]
 8012c9c:	4630      	mov	r0, r6
 8012c9e:	f006 fafd 	bl	801929c <ucdr_serialize_string>
 8012ca2:	4004      	ands	r4, r0
 8012ca4:	b2e4      	uxtb	r4, r4
 8012ca6:	e7ee      	b.n	8012c86 <uxr_serialize_OBJK_Subscriber_Binary+0x12>
 8012ca8:	f105 010c 	add.w	r1, r5, #12
 8012cac:	4630      	mov	r0, r6
 8012cae:	f7ff ff51 	bl	8012b54 <uxr_serialize_OBJK_Subscriber_Binary_Qos>
 8012cb2:	4004      	ands	r4, r0
 8012cb4:	4620      	mov	r0, r4
 8012cb6:	bd70      	pop	{r4, r5, r6, pc}

08012cb8 <uxr_serialize_OBJK_Endpoint_QosBinary>:
 8012cb8:	b570      	push	{r4, r5, r6, lr}
 8012cba:	460d      	mov	r5, r1
 8012cbc:	8809      	ldrh	r1, [r1, #0]
 8012cbe:	4606      	mov	r6, r0
 8012cc0:	f7f9 fbc4 	bl	800c44c <ucdr_serialize_uint16_t>
 8012cc4:	78a9      	ldrb	r1, [r5, #2]
 8012cc6:	4604      	mov	r4, r0
 8012cc8:	4630      	mov	r0, r6
 8012cca:	f7f9 fb65 	bl	800c398 <ucdr_serialize_bool>
 8012cce:	78ab      	ldrb	r3, [r5, #2]
 8012cd0:	4004      	ands	r4, r0
 8012cd2:	b2e4      	uxtb	r4, r4
 8012cd4:	b9b3      	cbnz	r3, 8012d04 <uxr_serialize_OBJK_Endpoint_QosBinary+0x4c>
 8012cd6:	79a9      	ldrb	r1, [r5, #6]
 8012cd8:	4630      	mov	r0, r6
 8012cda:	f7f9 fb5d 	bl	800c398 <ucdr_serialize_bool>
 8012cde:	79ab      	ldrb	r3, [r5, #6]
 8012ce0:	4004      	ands	r4, r0
 8012ce2:	bb33      	cbnz	r3, 8012d32 <uxr_serialize_OBJK_Endpoint_QosBinary+0x7a>
 8012ce4:	7b29      	ldrb	r1, [r5, #12]
 8012ce6:	4630      	mov	r0, r6
 8012ce8:	f7f9 fb56 	bl	800c398 <ucdr_serialize_bool>
 8012cec:	7b2b      	ldrb	r3, [r5, #12]
 8012cee:	4004      	ands	r4, r0
 8012cf0:	b9c3      	cbnz	r3, 8012d24 <uxr_serialize_OBJK_Endpoint_QosBinary+0x6c>
 8012cf2:	7d29      	ldrb	r1, [r5, #20]
 8012cf4:	4630      	mov	r0, r6
 8012cf6:	f7f9 fb4f 	bl	800c398 <ucdr_serialize_bool>
 8012cfa:	7d2b      	ldrb	r3, [r5, #20]
 8012cfc:	4004      	ands	r4, r0
 8012cfe:	b93b      	cbnz	r3, 8012d10 <uxr_serialize_OBJK_Endpoint_QosBinary+0x58>
 8012d00:	4620      	mov	r0, r4
 8012d02:	bd70      	pop	{r4, r5, r6, pc}
 8012d04:	88a9      	ldrh	r1, [r5, #4]
 8012d06:	4630      	mov	r0, r6
 8012d08:	f7f9 fba0 	bl	800c44c <ucdr_serialize_uint16_t>
 8012d0c:	4004      	ands	r4, r0
 8012d0e:	e7e2      	b.n	8012cd6 <uxr_serialize_OBJK_Endpoint_QosBinary+0x1e>
 8012d10:	69aa      	ldr	r2, [r5, #24]
 8012d12:	f105 011c 	add.w	r1, r5, #28
 8012d16:	4630      	mov	r0, r6
 8012d18:	f7fd fdfa 	bl	8010910 <ucdr_serialize_sequence_uint8_t>
 8012d1c:	4004      	ands	r4, r0
 8012d1e:	b2e4      	uxtb	r4, r4
 8012d20:	4620      	mov	r0, r4
 8012d22:	bd70      	pop	{r4, r5, r6, pc}
 8012d24:	6929      	ldr	r1, [r5, #16]
 8012d26:	4630      	mov	r0, r6
 8012d28:	f7f9 fd80 	bl	800c82c <ucdr_serialize_uint32_t>
 8012d2c:	4004      	ands	r4, r0
 8012d2e:	b2e4      	uxtb	r4, r4
 8012d30:	e7df      	b.n	8012cf2 <uxr_serialize_OBJK_Endpoint_QosBinary+0x3a>
 8012d32:	68a9      	ldr	r1, [r5, #8]
 8012d34:	4630      	mov	r0, r6
 8012d36:	f7f9 fd79 	bl	800c82c <ucdr_serialize_uint32_t>
 8012d3a:	4004      	ands	r4, r0
 8012d3c:	b2e4      	uxtb	r4, r4
 8012d3e:	e7d1      	b.n	8012ce4 <uxr_serialize_OBJK_Endpoint_QosBinary+0x2c>

08012d40 <uxr_serialize_OBJK_DataReader_Binary>:
 8012d40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012d42:	2202      	movs	r2, #2
 8012d44:	460c      	mov	r4, r1
 8012d46:	4606      	mov	r6, r0
 8012d48:	f7fd fc42 	bl	80105d0 <ucdr_serialize_array_uint8_t>
 8012d4c:	78a1      	ldrb	r1, [r4, #2]
 8012d4e:	4605      	mov	r5, r0
 8012d50:	4630      	mov	r0, r6
 8012d52:	f7f9 fb21 	bl	800c398 <ucdr_serialize_bool>
 8012d56:	78a3      	ldrb	r3, [r4, #2]
 8012d58:	4005      	ands	r5, r0
 8012d5a:	b2ed      	uxtb	r5, r5
 8012d5c:	b90b      	cbnz	r3, 8012d62 <uxr_serialize_OBJK_DataReader_Binary+0x22>
 8012d5e:	4628      	mov	r0, r5
 8012d60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012d62:	f104 0108 	add.w	r1, r4, #8
 8012d66:	4630      	mov	r0, r6
 8012d68:	f7ff ffa6 	bl	8012cb8 <uxr_serialize_OBJK_Endpoint_QosBinary>
 8012d6c:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8012d70:	4607      	mov	r7, r0
 8012d72:	4630      	mov	r0, r6
 8012d74:	f7f9 fb10 	bl	800c398 <ucdr_serialize_bool>
 8012d78:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8012d7c:	4007      	ands	r7, r0
 8012d7e:	b2ff      	uxtb	r7, r7
 8012d80:	b95b      	cbnz	r3, 8012d9a <uxr_serialize_OBJK_DataReader_Binary+0x5a>
 8012d82:	f894 1038 	ldrb.w	r1, [r4, #56]	@ 0x38
 8012d86:	4630      	mov	r0, r6
 8012d88:	f7f9 fb06 	bl	800c398 <ucdr_serialize_bool>
 8012d8c:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 8012d90:	4007      	ands	r7, r0
 8012d92:	b94b      	cbnz	r3, 8012da8 <uxr_serialize_OBJK_DataReader_Binary+0x68>
 8012d94:	403d      	ands	r5, r7
 8012d96:	4628      	mov	r0, r5
 8012d98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012d9a:	e9d4 230c 	ldrd	r2, r3, [r4, #48]	@ 0x30
 8012d9e:	4630      	mov	r0, r6
 8012da0:	f7f9 ff88 	bl	800ccb4 <ucdr_serialize_uint64_t>
 8012da4:	4007      	ands	r7, r0
 8012da6:	e7ec      	b.n	8012d82 <uxr_serialize_OBJK_DataReader_Binary+0x42>
 8012da8:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8012daa:	4630      	mov	r0, r6
 8012dac:	f006 fa76 	bl	801929c <ucdr_serialize_string>
 8012db0:	4007      	ands	r7, r0
 8012db2:	b2ff      	uxtb	r7, r7
 8012db4:	e7ee      	b.n	8012d94 <uxr_serialize_OBJK_DataReader_Binary+0x54>
 8012db6:	bf00      	nop

08012db8 <uxr_serialize_OBJK_DataWriter_Binary>:
 8012db8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012dba:	2202      	movs	r2, #2
 8012dbc:	460d      	mov	r5, r1
 8012dbe:	4606      	mov	r6, r0
 8012dc0:	f7fd fc06 	bl	80105d0 <ucdr_serialize_array_uint8_t>
 8012dc4:	78a9      	ldrb	r1, [r5, #2]
 8012dc6:	4604      	mov	r4, r0
 8012dc8:	4630      	mov	r0, r6
 8012dca:	f7f9 fae5 	bl	800c398 <ucdr_serialize_bool>
 8012dce:	78ab      	ldrb	r3, [r5, #2]
 8012dd0:	4004      	ands	r4, r0
 8012dd2:	b2e4      	uxtb	r4, r4
 8012dd4:	b90b      	cbnz	r3, 8012dda <uxr_serialize_OBJK_DataWriter_Binary+0x22>
 8012dd6:	4620      	mov	r0, r4
 8012dd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012dda:	f105 0108 	add.w	r1, r5, #8
 8012dde:	4630      	mov	r0, r6
 8012de0:	f7ff ff6a 	bl	8012cb8 <uxr_serialize_OBJK_Endpoint_QosBinary>
 8012de4:	f895 102c 	ldrb.w	r1, [r5, #44]	@ 0x2c
 8012de8:	4607      	mov	r7, r0
 8012dea:	4630      	mov	r0, r6
 8012dec:	f7f9 fad4 	bl	800c398 <ucdr_serialize_bool>
 8012df0:	f895 302c 	ldrb.w	r3, [r5, #44]	@ 0x2c
 8012df4:	4007      	ands	r7, r0
 8012df6:	b2ff      	uxtb	r7, r7
 8012df8:	b913      	cbnz	r3, 8012e00 <uxr_serialize_OBJK_DataWriter_Binary+0x48>
 8012dfa:	403c      	ands	r4, r7
 8012dfc:	4620      	mov	r0, r4
 8012dfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012e00:	e9d5 230c 	ldrd	r2, r3, [r5, #48]	@ 0x30
 8012e04:	4630      	mov	r0, r6
 8012e06:	f7f9 ff55 	bl	800ccb4 <ucdr_serialize_uint64_t>
 8012e0a:	4007      	ands	r7, r0
 8012e0c:	e7f5      	b.n	8012dfa <uxr_serialize_OBJK_DataWriter_Binary+0x42>
 8012e0e:	bf00      	nop

08012e10 <uxr_deserialize_ObjectVariant>:
 8012e10:	b570      	push	{r4, r5, r6, lr}
 8012e12:	4605      	mov	r5, r0
 8012e14:	460e      	mov	r6, r1
 8012e16:	f7f9 fb03 	bl	800c420 <ucdr_deserialize_uint8_t>
 8012e1a:	b168      	cbz	r0, 8012e38 <uxr_deserialize_ObjectVariant+0x28>
 8012e1c:	7833      	ldrb	r3, [r6, #0]
 8012e1e:	3b01      	subs	r3, #1
 8012e20:	4604      	mov	r4, r0
 8012e22:	2b0d      	cmp	r3, #13
 8012e24:	d809      	bhi.n	8012e3a <uxr_deserialize_ObjectVariant+0x2a>
 8012e26:	e8df f003 	tbb	[pc, r3]
 8012e2a:	0a64      	.short	0x0a64
 8012e2c:	0a0a2323 	.word	0x0a0a2323
 8012e30:	10080a0a 	.word	0x10080a0a
 8012e34:	5e411010 	.word	0x5e411010
 8012e38:	2400      	movs	r4, #0
 8012e3a:	4620      	mov	r0, r4
 8012e3c:	bd70      	pop	{r4, r5, r6, pc}
 8012e3e:	1d31      	adds	r1, r6, #4
 8012e40:	4628      	mov	r0, r5
 8012e42:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012e46:	f7ff bd61 	b.w	801290c <uxr_deserialize_DATAWRITER_Representation>
 8012e4a:	1d31      	adds	r1, r6, #4
 8012e4c:	4628      	mov	r0, r5
 8012e4e:	f7f9 fae7 	bl	800c420 <ucdr_deserialize_uint8_t>
 8012e52:	2800      	cmp	r0, #0
 8012e54:	d0f0      	beq.n	8012e38 <uxr_deserialize_ObjectVariant+0x28>
 8012e56:	7933      	ldrb	r3, [r6, #4]
 8012e58:	2b01      	cmp	r3, #1
 8012e5a:	d001      	beq.n	8012e60 <uxr_deserialize_ObjectVariant+0x50>
 8012e5c:	2b02      	cmp	r3, #2
 8012e5e:	d1ec      	bne.n	8012e3a <uxr_deserialize_ObjectVariant+0x2a>
 8012e60:	68b1      	ldr	r1, [r6, #8]
 8012e62:	4628      	mov	r0, r5
 8012e64:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012e68:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012e6c:	f006 ba24 	b.w	80192b8 <ucdr_deserialize_string>
 8012e70:	1d31      	adds	r1, r6, #4
 8012e72:	4628      	mov	r0, r5
 8012e74:	f7f9 fad4 	bl	800c420 <ucdr_deserialize_uint8_t>
 8012e78:	4604      	mov	r4, r0
 8012e7a:	b170      	cbz	r0, 8012e9a <uxr_deserialize_ObjectVariant+0x8a>
 8012e7c:	7933      	ldrb	r3, [r6, #4]
 8012e7e:	2b02      	cmp	r3, #2
 8012e80:	d053      	beq.n	8012f2a <uxr_deserialize_ObjectVariant+0x11a>
 8012e82:	2b03      	cmp	r3, #3
 8012e84:	d109      	bne.n	8012e9a <uxr_deserialize_ObjectVariant+0x8a>
 8012e86:	f106 0308 	add.w	r3, r6, #8
 8012e8a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012e8e:	f106 010c 	add.w	r1, r6, #12
 8012e92:	4628      	mov	r0, r5
 8012e94:	f7fd fd4e 	bl	8010934 <ucdr_deserialize_sequence_uint8_t>
 8012e98:	4604      	mov	r4, r0
 8012e9a:	2202      	movs	r2, #2
 8012e9c:	f506 7103 	add.w	r1, r6, #524	@ 0x20c
 8012ea0:	4628      	mov	r0, r5
 8012ea2:	f7fd fbf9 	bl	8010698 <ucdr_deserialize_array_uint8_t>
 8012ea6:	4004      	ands	r4, r0
 8012ea8:	b2e4      	uxtb	r4, r4
 8012eaa:	e7c6      	b.n	8012e3a <uxr_deserialize_ObjectVariant+0x2a>
 8012eac:	2204      	movs	r2, #4
 8012eae:	18b1      	adds	r1, r6, r2
 8012eb0:	4628      	mov	r0, r5
 8012eb2:	f7fd fbf1 	bl	8010698 <ucdr_deserialize_array_uint8_t>
 8012eb6:	2202      	movs	r2, #2
 8012eb8:	f106 0108 	add.w	r1, r6, #8
 8012ebc:	4604      	mov	r4, r0
 8012ebe:	4628      	mov	r0, r5
 8012ec0:	f7fd fbea 	bl	8010698 <ucdr_deserialize_array_uint8_t>
 8012ec4:	2202      	movs	r2, #2
 8012ec6:	4004      	ands	r4, r0
 8012ec8:	f106 010a 	add.w	r1, r6, #10
 8012ecc:	4628      	mov	r0, r5
 8012ece:	f7fd fbe3 	bl	8010698 <ucdr_deserialize_array_uint8_t>
 8012ed2:	b2e4      	uxtb	r4, r4
 8012ed4:	4603      	mov	r3, r0
 8012ed6:	f106 010c 	add.w	r1, r6, #12
 8012eda:	4628      	mov	r0, r5
 8012edc:	401c      	ands	r4, r3
 8012ede:	f7f9 fa71 	bl	800c3c4 <ucdr_deserialize_bool>
 8012ee2:	4004      	ands	r4, r0
 8012ee4:	e7a9      	b.n	8012e3a <uxr_deserialize_ObjectVariant+0x2a>
 8012ee6:	1d31      	adds	r1, r6, #4
 8012ee8:	4628      	mov	r0, r5
 8012eea:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012eee:	f7ff bbc3 	b.w	8012678 <uxr_deserialize_CLIENT_Representation>
 8012ef2:	1d31      	adds	r1, r6, #4
 8012ef4:	4628      	mov	r0, r5
 8012ef6:	f7f9 fa93 	bl	800c420 <ucdr_deserialize_uint8_t>
 8012efa:	4604      	mov	r4, r0
 8012efc:	b168      	cbz	r0, 8012f1a <uxr_deserialize_ObjectVariant+0x10a>
 8012efe:	7933      	ldrb	r3, [r6, #4]
 8012f00:	2b02      	cmp	r3, #2
 8012f02:	d003      	beq.n	8012f0c <uxr_deserialize_ObjectVariant+0xfc>
 8012f04:	2b03      	cmp	r3, #3
 8012f06:	d018      	beq.n	8012f3a <uxr_deserialize_ObjectVariant+0x12a>
 8012f08:	2b01      	cmp	r3, #1
 8012f0a:	d106      	bne.n	8012f1a <uxr_deserialize_ObjectVariant+0x10a>
 8012f0c:	68b1      	ldr	r1, [r6, #8]
 8012f0e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012f12:	4628      	mov	r0, r5
 8012f14:	f006 f9d0 	bl	80192b8 <ucdr_deserialize_string>
 8012f18:	4604      	mov	r4, r0
 8012f1a:	f506 7103 	add.w	r1, r6, #524	@ 0x20c
 8012f1e:	4628      	mov	r0, r5
 8012f20:	f7fa f81a 	bl	800cf58 <ucdr_deserialize_int16_t>
 8012f24:	4004      	ands	r4, r0
 8012f26:	b2e4      	uxtb	r4, r4
 8012f28:	e787      	b.n	8012e3a <uxr_deserialize_ObjectVariant+0x2a>
 8012f2a:	68b1      	ldr	r1, [r6, #8]
 8012f2c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012f30:	4628      	mov	r0, r5
 8012f32:	f006 f9c1 	bl	80192b8 <ucdr_deserialize_string>
 8012f36:	4604      	mov	r4, r0
 8012f38:	e7af      	b.n	8012e9a <uxr_deserialize_ObjectVariant+0x8a>
 8012f3a:	f106 0308 	add.w	r3, r6, #8
 8012f3e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012f42:	f106 010c 	add.w	r1, r6, #12
 8012f46:	4628      	mov	r0, r5
 8012f48:	f7fd fcf4 	bl	8010934 <ucdr_deserialize_sequence_uint8_t>
 8012f4c:	4604      	mov	r4, r0
 8012f4e:	e7e4      	b.n	8012f1a <uxr_deserialize_ObjectVariant+0x10a>

08012f50 <uxr_deserialize_BaseObjectRequest>:
 8012f50:	b570      	push	{r4, r5, r6, lr}
 8012f52:	2202      	movs	r2, #2
 8012f54:	4605      	mov	r5, r0
 8012f56:	460e      	mov	r6, r1
 8012f58:	f7fd fb9e 	bl	8010698 <ucdr_deserialize_array_uint8_t>
 8012f5c:	2202      	movs	r2, #2
 8012f5e:	4604      	mov	r4, r0
 8012f60:	18b1      	adds	r1, r6, r2
 8012f62:	4628      	mov	r0, r5
 8012f64:	f7fd fb98 	bl	8010698 <ucdr_deserialize_array_uint8_t>
 8012f68:	4020      	ands	r0, r4
 8012f6a:	b2c0      	uxtb	r0, r0
 8012f6c:	bd70      	pop	{r4, r5, r6, pc}
 8012f6e:	bf00      	nop

08012f70 <uxr_serialize_ActivityInfoVariant>:
 8012f70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012f74:	460d      	mov	r5, r1
 8012f76:	7809      	ldrb	r1, [r1, #0]
 8012f78:	4606      	mov	r6, r0
 8012f7a:	f7f9 fa3b 	bl	800c3f4 <ucdr_serialize_uint8_t>
 8012f7e:	b130      	cbz	r0, 8012f8e <uxr_serialize_ActivityInfoVariant+0x1e>
 8012f80:	782b      	ldrb	r3, [r5, #0]
 8012f82:	2b06      	cmp	r3, #6
 8012f84:	d014      	beq.n	8012fb0 <uxr_serialize_ActivityInfoVariant+0x40>
 8012f86:	2b0d      	cmp	r3, #13
 8012f88:	d019      	beq.n	8012fbe <uxr_serialize_ActivityInfoVariant+0x4e>
 8012f8a:	2b05      	cmp	r3, #5
 8012f8c:	d001      	beq.n	8012f92 <uxr_serialize_ActivityInfoVariant+0x22>
 8012f8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012f92:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 8012f96:	4630      	mov	r0, r6
 8012f98:	f7f9 ff54 	bl	800ce44 <ucdr_serialize_int16_t>
 8012f9c:	e9d5 2304 	ldrd	r2, r3, [r5, #16]
 8012fa0:	4604      	mov	r4, r0
 8012fa2:	4630      	mov	r0, r6
 8012fa4:	f7f9 fe86 	bl	800ccb4 <ucdr_serialize_uint64_t>
 8012fa8:	4020      	ands	r0, r4
 8012faa:	b2c0      	uxtb	r0, r0
 8012fac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012fb0:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 8012fb4:	4630      	mov	r0, r6
 8012fb6:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012fba:	f7f9 bf43 	b.w	800ce44 <ucdr_serialize_int16_t>
 8012fbe:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 8012fc2:	4630      	mov	r0, r6
 8012fc4:	f7f9 ff3e 	bl	800ce44 <ucdr_serialize_int16_t>
 8012fc8:	68e9      	ldr	r1, [r5, #12]
 8012fca:	4681      	mov	r9, r0
 8012fcc:	4630      	mov	r0, r6
 8012fce:	f7f9 fc2d 	bl	800c82c <ucdr_serialize_uint32_t>
 8012fd2:	68eb      	ldr	r3, [r5, #12]
 8012fd4:	2b00      	cmp	r3, #0
 8012fd6:	d051      	beq.n	801307c <uxr_serialize_ActivityInfoVariant+0x10c>
 8012fd8:	b1e8      	cbz	r0, 8013016 <uxr_serialize_ActivityInfoVariant+0xa6>
 8012fda:	f105 0714 	add.w	r7, r5, #20
 8012fde:	f04f 0800 	mov.w	r8, #0
 8012fe2:	f817 1c04 	ldrb.w	r1, [r7, #-4]
 8012fe6:	4630      	mov	r0, r6
 8012fe8:	f7f9 fa04 	bl	800c3f4 <ucdr_serialize_uint8_t>
 8012fec:	b198      	cbz	r0, 8013016 <uxr_serialize_ActivityInfoVariant+0xa6>
 8012fee:	f817 3c04 	ldrb.w	r3, [r7, #-4]
 8012ff2:	2b03      	cmp	r3, #3
 8012ff4:	d839      	bhi.n	801306a <uxr_serialize_ActivityInfoVariant+0xfa>
 8012ff6:	e8df f003 	tbb	[pc, r3]
 8012ffa:	1e2b      	.short	0x1e2b
 8012ffc:	0211      	.short	0x0211
 8012ffe:	6839      	ldr	r1, [r7, #0]
 8013000:	4630      	mov	r0, r6
 8013002:	f006 f94b 	bl	801929c <ucdr_serialize_string>
 8013006:	68eb      	ldr	r3, [r5, #12]
 8013008:	f108 0801 	add.w	r8, r8, #1
 801300c:	4598      	cmp	r8, r3
 801300e:	d231      	bcs.n	8013074 <uxr_serialize_ActivityInfoVariant+0x104>
 8013010:	3718      	adds	r7, #24
 8013012:	2800      	cmp	r0, #0
 8013014:	d1e5      	bne.n	8012fe2 <uxr_serialize_ActivityInfoVariant+0x72>
 8013016:	2000      	movs	r0, #0
 8013018:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801301c:	2210      	movs	r2, #16
 801301e:	4639      	mov	r1, r7
 8013020:	4630      	mov	r0, r6
 8013022:	f7fd fad5 	bl	80105d0 <ucdr_serialize_array_uint8_t>
 8013026:	6939      	ldr	r1, [r7, #16]
 8013028:	4604      	mov	r4, r0
 801302a:	4630      	mov	r0, r6
 801302c:	f7f9 fbfe 	bl	800c82c <ucdr_serialize_uint32_t>
 8013030:	4020      	ands	r0, r4
 8013032:	b2c0      	uxtb	r0, r0
 8013034:	e7e7      	b.n	8013006 <uxr_serialize_ActivityInfoVariant+0x96>
 8013036:	2204      	movs	r2, #4
 8013038:	4639      	mov	r1, r7
 801303a:	4630      	mov	r0, r6
 801303c:	f7fd fac8 	bl	80105d0 <ucdr_serialize_array_uint8_t>
 8013040:	88b9      	ldrh	r1, [r7, #4]
 8013042:	4604      	mov	r4, r0
 8013044:	4630      	mov	r0, r6
 8013046:	f7f9 fa01 	bl	800c44c <ucdr_serialize_uint16_t>
 801304a:	4020      	ands	r0, r4
 801304c:	b2c0      	uxtb	r0, r0
 801304e:	e7da      	b.n	8013006 <uxr_serialize_ActivityInfoVariant+0x96>
 8013050:	2202      	movs	r2, #2
 8013052:	4639      	mov	r1, r7
 8013054:	4630      	mov	r0, r6
 8013056:	f7fd fabb 	bl	80105d0 <ucdr_serialize_array_uint8_t>
 801305a:	78b9      	ldrb	r1, [r7, #2]
 801305c:	4604      	mov	r4, r0
 801305e:	4630      	mov	r0, r6
 8013060:	f7f9 f9c8 	bl	800c3f4 <ucdr_serialize_uint8_t>
 8013064:	4020      	ands	r0, r4
 8013066:	b2c0      	uxtb	r0, r0
 8013068:	e7cd      	b.n	8013006 <uxr_serialize_ActivityInfoVariant+0x96>
 801306a:	68eb      	ldr	r3, [r5, #12]
 801306c:	f108 0801 	add.w	r8, r8, #1
 8013070:	4598      	cmp	r8, r3
 8013072:	d308      	bcc.n	8013086 <uxr_serialize_ActivityInfoVariant+0x116>
 8013074:	ea09 0000 	and.w	r0, r9, r0
 8013078:	b2c0      	uxtb	r0, r0
 801307a:	e788      	b.n	8012f8e <uxr_serialize_ActivityInfoVariant+0x1e>
 801307c:	ea09 0900 	and.w	r9, r9, r0
 8013080:	fa5f f089 	uxtb.w	r0, r9
 8013084:	e783      	b.n	8012f8e <uxr_serialize_ActivityInfoVariant+0x1e>
 8013086:	3718      	adds	r7, #24
 8013088:	e7ab      	b.n	8012fe2 <uxr_serialize_ActivityInfoVariant+0x72>
 801308a:	bf00      	nop

0801308c <uxr_deserialize_BaseObjectReply>:
 801308c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013090:	2202      	movs	r2, #2
 8013092:	4606      	mov	r6, r0
 8013094:	460f      	mov	r7, r1
 8013096:	f7fd faff 	bl	8010698 <ucdr_deserialize_array_uint8_t>
 801309a:	2202      	movs	r2, #2
 801309c:	18b9      	adds	r1, r7, r2
 801309e:	4605      	mov	r5, r0
 80130a0:	4630      	mov	r0, r6
 80130a2:	f7fd faf9 	bl	8010698 <ucdr_deserialize_array_uint8_t>
 80130a6:	1d39      	adds	r1, r7, #4
 80130a8:	4680      	mov	r8, r0
 80130aa:	4630      	mov	r0, r6
 80130ac:	f7f9 f9b8 	bl	800c420 <ucdr_deserialize_uint8_t>
 80130b0:	1d79      	adds	r1, r7, #5
 80130b2:	4604      	mov	r4, r0
 80130b4:	4630      	mov	r0, r6
 80130b6:	f7f9 f9b3 	bl	800c420 <ucdr_deserialize_uint8_t>
 80130ba:	ea05 0508 	and.w	r5, r5, r8
 80130be:	402c      	ands	r4, r5
 80130c0:	4020      	ands	r0, r4
 80130c2:	b2c0      	uxtb	r0, r0
 80130c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080130c8 <uxr_serialize_ReadSpecification>:
 80130c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80130cc:	460d      	mov	r5, r1
 80130ce:	7809      	ldrb	r1, [r1, #0]
 80130d0:	4606      	mov	r6, r0
 80130d2:	f7f9 f98f 	bl	800c3f4 <ucdr_serialize_uint8_t>
 80130d6:	7869      	ldrb	r1, [r5, #1]
 80130d8:	4604      	mov	r4, r0
 80130da:	4630      	mov	r0, r6
 80130dc:	f7f9 f98a 	bl	800c3f4 <ucdr_serialize_uint8_t>
 80130e0:	78a9      	ldrb	r1, [r5, #2]
 80130e2:	4004      	ands	r4, r0
 80130e4:	4630      	mov	r0, r6
 80130e6:	f7f9 f957 	bl	800c398 <ucdr_serialize_bool>
 80130ea:	78ab      	ldrb	r3, [r5, #2]
 80130ec:	b2e4      	uxtb	r4, r4
 80130ee:	4004      	ands	r4, r0
 80130f0:	b94b      	cbnz	r3, 8013106 <uxr_serialize_ReadSpecification+0x3e>
 80130f2:	7a29      	ldrb	r1, [r5, #8]
 80130f4:	4630      	mov	r0, r6
 80130f6:	f7f9 f94f 	bl	800c398 <ucdr_serialize_bool>
 80130fa:	7a2b      	ldrb	r3, [r5, #8]
 80130fc:	4004      	ands	r4, r0
 80130fe:	b943      	cbnz	r3, 8013112 <uxr_serialize_ReadSpecification+0x4a>
 8013100:	4620      	mov	r0, r4
 8013102:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013106:	6869      	ldr	r1, [r5, #4]
 8013108:	4630      	mov	r0, r6
 801310a:	f006 f8c7 	bl	801929c <ucdr_serialize_string>
 801310e:	4004      	ands	r4, r0
 8013110:	e7ef      	b.n	80130f2 <uxr_serialize_ReadSpecification+0x2a>
 8013112:	8969      	ldrh	r1, [r5, #10]
 8013114:	4630      	mov	r0, r6
 8013116:	f7f9 f999 	bl	800c44c <ucdr_serialize_uint16_t>
 801311a:	89a9      	ldrh	r1, [r5, #12]
 801311c:	4607      	mov	r7, r0
 801311e:	4630      	mov	r0, r6
 8013120:	f7f9 f994 	bl	800c44c <ucdr_serialize_uint16_t>
 8013124:	89e9      	ldrh	r1, [r5, #14]
 8013126:	4007      	ands	r7, r0
 8013128:	4630      	mov	r0, r6
 801312a:	f7f9 f98f 	bl	800c44c <ucdr_serialize_uint16_t>
 801312e:	8a29      	ldrh	r1, [r5, #16]
 8013130:	4680      	mov	r8, r0
 8013132:	4630      	mov	r0, r6
 8013134:	f7f9 f98a 	bl	800c44c <ucdr_serialize_uint16_t>
 8013138:	b2ff      	uxtb	r7, r7
 801313a:	ea04 0507 	and.w	r5, r4, r7
 801313e:	ea05 0508 	and.w	r5, r5, r8
 8013142:	ea00 0405 	and.w	r4, r0, r5
 8013146:	4620      	mov	r0, r4
 8013148:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801314c <uxr_serialize_CREATE_CLIENT_Payload>:
 801314c:	f7ff ba3a 	b.w	80125c4 <uxr_serialize_CLIENT_Representation>

08013150 <uxr_serialize_CREATE_Payload>:
 8013150:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013152:	2202      	movs	r2, #2
 8013154:	4606      	mov	r6, r0
 8013156:	460d      	mov	r5, r1
 8013158:	f7fd fa3a 	bl	80105d0 <ucdr_serialize_array_uint8_t>
 801315c:	2202      	movs	r2, #2
 801315e:	18a9      	adds	r1, r5, r2
 8013160:	4604      	mov	r4, r0
 8013162:	4630      	mov	r0, r6
 8013164:	f7fd fa34 	bl	80105d0 <ucdr_serialize_array_uint8_t>
 8013168:	7929      	ldrb	r1, [r5, #4]
 801316a:	4607      	mov	r7, r0
 801316c:	4630      	mov	r0, r6
 801316e:	f7f9 f941 	bl	800c3f4 <ucdr_serialize_uint8_t>
 8013172:	b170      	cbz	r0, 8013192 <uxr_serialize_CREATE_Payload+0x42>
 8013174:	792b      	ldrb	r3, [r5, #4]
 8013176:	403c      	ands	r4, r7
 8013178:	3b01      	subs	r3, #1
 801317a:	b2e4      	uxtb	r4, r4
 801317c:	2b0d      	cmp	r3, #13
 801317e:	d809      	bhi.n	8013194 <uxr_serialize_CREATE_Payload+0x44>
 8013180:	e8df f003 	tbb	[pc, r3]
 8013184:	23230a3e 	.word	0x23230a3e
 8013188:	0a0a0a0a 	.word	0x0a0a0a0a
 801318c:	12121208 	.word	0x12121208
 8013190:	5f58      	.short	0x5f58
 8013192:	2400      	movs	r4, #0
 8013194:	4620      	mov	r0, r4
 8013196:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013198:	f105 0108 	add.w	r1, r5, #8
 801319c:	4630      	mov	r0, r6
 801319e:	f7ff fb19 	bl	80127d4 <uxr_serialize_DATAWRITER_Representation>
 80131a2:	4004      	ands	r4, r0
 80131a4:	4620      	mov	r0, r4
 80131a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80131a8:	7a29      	ldrb	r1, [r5, #8]
 80131aa:	4630      	mov	r0, r6
 80131ac:	f7f9 f922 	bl	800c3f4 <ucdr_serialize_uint8_t>
 80131b0:	2800      	cmp	r0, #0
 80131b2:	d0ee      	beq.n	8013192 <uxr_serialize_CREATE_Payload+0x42>
 80131b4:	7a2b      	ldrb	r3, [r5, #8]
 80131b6:	2b01      	cmp	r3, #1
 80131b8:	d001      	beq.n	80131be <uxr_serialize_CREATE_Payload+0x6e>
 80131ba:	2b02      	cmp	r3, #2
 80131bc:	d1ea      	bne.n	8013194 <uxr_serialize_CREATE_Payload+0x44>
 80131be:	68e9      	ldr	r1, [r5, #12]
 80131c0:	4630      	mov	r0, r6
 80131c2:	f006 f86b 	bl	801929c <ucdr_serialize_string>
 80131c6:	4004      	ands	r4, r0
 80131c8:	e7e4      	b.n	8013194 <uxr_serialize_CREATE_Payload+0x44>
 80131ca:	7a29      	ldrb	r1, [r5, #8]
 80131cc:	4630      	mov	r0, r6
 80131ce:	f7f9 f911 	bl	800c3f4 <ucdr_serialize_uint8_t>
 80131d2:	4607      	mov	r7, r0
 80131d4:	b158      	cbz	r0, 80131ee <uxr_serialize_CREATE_Payload+0x9e>
 80131d6:	7a2b      	ldrb	r3, [r5, #8]
 80131d8:	2b02      	cmp	r3, #2
 80131da:	d039      	beq.n	8013250 <uxr_serialize_CREATE_Payload+0x100>
 80131dc:	2b03      	cmp	r3, #3
 80131de:	d106      	bne.n	80131ee <uxr_serialize_CREATE_Payload+0x9e>
 80131e0:	68ea      	ldr	r2, [r5, #12]
 80131e2:	f105 0110 	add.w	r1, r5, #16
 80131e6:	4630      	mov	r0, r6
 80131e8:	f7fd fb92 	bl	8010910 <ucdr_serialize_sequence_uint8_t>
 80131ec:	4607      	mov	r7, r0
 80131ee:	2202      	movs	r2, #2
 80131f0:	f505 7104 	add.w	r1, r5, #528	@ 0x210
 80131f4:	4630      	mov	r0, r6
 80131f6:	f7fd f9eb 	bl	80105d0 <ucdr_serialize_array_uint8_t>
 80131fa:	4038      	ands	r0, r7
 80131fc:	4004      	ands	r4, r0
 80131fe:	e7c9      	b.n	8013194 <uxr_serialize_CREATE_Payload+0x44>
 8013200:	7a29      	ldrb	r1, [r5, #8]
 8013202:	4630      	mov	r0, r6
 8013204:	f7f9 f8f6 	bl	800c3f4 <ucdr_serialize_uint8_t>
 8013208:	4607      	mov	r7, r0
 801320a:	b158      	cbz	r0, 8013224 <uxr_serialize_CREATE_Payload+0xd4>
 801320c:	7a2b      	ldrb	r3, [r5, #8]
 801320e:	2b02      	cmp	r3, #2
 8013210:	d003      	beq.n	801321a <uxr_serialize_CREATE_Payload+0xca>
 8013212:	2b03      	cmp	r3, #3
 8013214:	d022      	beq.n	801325c <uxr_serialize_CREATE_Payload+0x10c>
 8013216:	2b01      	cmp	r3, #1
 8013218:	d104      	bne.n	8013224 <uxr_serialize_CREATE_Payload+0xd4>
 801321a:	68e9      	ldr	r1, [r5, #12]
 801321c:	4630      	mov	r0, r6
 801321e:	f006 f83d 	bl	801929c <ucdr_serialize_string>
 8013222:	4607      	mov	r7, r0
 8013224:	f9b5 1210 	ldrsh.w	r1, [r5, #528]	@ 0x210
 8013228:	4630      	mov	r0, r6
 801322a:	f7f9 fe0b 	bl	800ce44 <ucdr_serialize_int16_t>
 801322e:	4038      	ands	r0, r7
 8013230:	4004      	ands	r4, r0
 8013232:	e7af      	b.n	8013194 <uxr_serialize_CREATE_Payload+0x44>
 8013234:	f105 0108 	add.w	r1, r5, #8
 8013238:	4630      	mov	r0, r6
 801323a:	f7ff fa81 	bl	8012740 <uxr_serialize_AGENT_Representation>
 801323e:	4004      	ands	r4, r0
 8013240:	e7a8      	b.n	8013194 <uxr_serialize_CREATE_Payload+0x44>
 8013242:	f105 0108 	add.w	r1, r5, #8
 8013246:	4630      	mov	r0, r6
 8013248:	f7ff f9bc 	bl	80125c4 <uxr_serialize_CLIENT_Representation>
 801324c:	4004      	ands	r4, r0
 801324e:	e7a1      	b.n	8013194 <uxr_serialize_CREATE_Payload+0x44>
 8013250:	68e9      	ldr	r1, [r5, #12]
 8013252:	4630      	mov	r0, r6
 8013254:	f006 f822 	bl	801929c <ucdr_serialize_string>
 8013258:	4607      	mov	r7, r0
 801325a:	e7c8      	b.n	80131ee <uxr_serialize_CREATE_Payload+0x9e>
 801325c:	68ea      	ldr	r2, [r5, #12]
 801325e:	f105 0110 	add.w	r1, r5, #16
 8013262:	4630      	mov	r0, r6
 8013264:	f7fd fb54 	bl	8010910 <ucdr_serialize_sequence_uint8_t>
 8013268:	4607      	mov	r7, r0
 801326a:	e7db      	b.n	8013224 <uxr_serialize_CREATE_Payload+0xd4>

0801326c <uxr_deserialize_GET_INFO_Payload>:
 801326c:	b570      	push	{r4, r5, r6, lr}
 801326e:	2202      	movs	r2, #2
 8013270:	4605      	mov	r5, r0
 8013272:	460e      	mov	r6, r1
 8013274:	f7fd fa10 	bl	8010698 <ucdr_deserialize_array_uint8_t>
 8013278:	2202      	movs	r2, #2
 801327a:	18b1      	adds	r1, r6, r2
 801327c:	4604      	mov	r4, r0
 801327e:	4628      	mov	r0, r5
 8013280:	f7fd fa0a 	bl	8010698 <ucdr_deserialize_array_uint8_t>
 8013284:	1d31      	adds	r1, r6, #4
 8013286:	4004      	ands	r4, r0
 8013288:	4628      	mov	r0, r5
 801328a:	f7f9 fbf9 	bl	800ca80 <ucdr_deserialize_uint32_t>
 801328e:	b2e4      	uxtb	r4, r4
 8013290:	4020      	ands	r0, r4
 8013292:	bd70      	pop	{r4, r5, r6, pc}

08013294 <uxr_serialize_DELETE_Payload>:
 8013294:	b570      	push	{r4, r5, r6, lr}
 8013296:	2202      	movs	r2, #2
 8013298:	4605      	mov	r5, r0
 801329a:	460e      	mov	r6, r1
 801329c:	f7fd f998 	bl	80105d0 <ucdr_serialize_array_uint8_t>
 80132a0:	2202      	movs	r2, #2
 80132a2:	4604      	mov	r4, r0
 80132a4:	18b1      	adds	r1, r6, r2
 80132a6:	4628      	mov	r0, r5
 80132a8:	f7fd f992 	bl	80105d0 <ucdr_serialize_array_uint8_t>
 80132ac:	4020      	ands	r0, r4
 80132ae:	b2c0      	uxtb	r0, r0
 80132b0:	bd70      	pop	{r4, r5, r6, pc}
 80132b2:	bf00      	nop

080132b4 <uxr_deserialize_STATUS_AGENT_Payload>:
 80132b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80132b8:	4605      	mov	r5, r0
 80132ba:	460e      	mov	r6, r1
 80132bc:	f7f9 f8b0 	bl	800c420 <ucdr_deserialize_uint8_t>
 80132c0:	1c71      	adds	r1, r6, #1
 80132c2:	4604      	mov	r4, r0
 80132c4:	4628      	mov	r0, r5
 80132c6:	f7f9 f8ab 	bl	800c420 <ucdr_deserialize_uint8_t>
 80132ca:	2204      	movs	r2, #4
 80132cc:	18b1      	adds	r1, r6, r2
 80132ce:	4681      	mov	r9, r0
 80132d0:	4628      	mov	r0, r5
 80132d2:	f7fd f9e1 	bl	8010698 <ucdr_deserialize_array_uint8_t>
 80132d6:	f106 0108 	add.w	r1, r6, #8
 80132da:	4680      	mov	r8, r0
 80132dc:	2202      	movs	r2, #2
 80132de:	4628      	mov	r0, r5
 80132e0:	f7fd f9da 	bl	8010698 <ucdr_deserialize_array_uint8_t>
 80132e4:	2202      	movs	r2, #2
 80132e6:	f106 010a 	add.w	r1, r6, #10
 80132ea:	4607      	mov	r7, r0
 80132ec:	4628      	mov	r0, r5
 80132ee:	f7fd f9d3 	bl	8010698 <ucdr_deserialize_array_uint8_t>
 80132f2:	ea04 0409 	and.w	r4, r4, r9
 80132f6:	4603      	mov	r3, r0
 80132f8:	f106 010c 	add.w	r1, r6, #12
 80132fc:	4628      	mov	r0, r5
 80132fe:	b2e4      	uxtb	r4, r4
 8013300:	461d      	mov	r5, r3
 8013302:	ea04 0408 	and.w	r4, r4, r8
 8013306:	f7f9 f85d 	bl	800c3c4 <ucdr_deserialize_bool>
 801330a:	4027      	ands	r7, r4
 801330c:	403d      	ands	r5, r7
 801330e:	4028      	ands	r0, r5
 8013310:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08013314 <uxr_deserialize_STATUS_Payload>:
 8013314:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013318:	2202      	movs	r2, #2
 801331a:	4606      	mov	r6, r0
 801331c:	460f      	mov	r7, r1
 801331e:	f7fd f9bb 	bl	8010698 <ucdr_deserialize_array_uint8_t>
 8013322:	2202      	movs	r2, #2
 8013324:	18b9      	adds	r1, r7, r2
 8013326:	4605      	mov	r5, r0
 8013328:	4630      	mov	r0, r6
 801332a:	f7fd f9b5 	bl	8010698 <ucdr_deserialize_array_uint8_t>
 801332e:	1d39      	adds	r1, r7, #4
 8013330:	4680      	mov	r8, r0
 8013332:	4630      	mov	r0, r6
 8013334:	f7f9 f874 	bl	800c420 <ucdr_deserialize_uint8_t>
 8013338:	1d79      	adds	r1, r7, #5
 801333a:	4604      	mov	r4, r0
 801333c:	4630      	mov	r0, r6
 801333e:	f7f9 f86f 	bl	800c420 <ucdr_deserialize_uint8_t>
 8013342:	ea05 0508 	and.w	r5, r5, r8
 8013346:	402c      	ands	r4, r5
 8013348:	4020      	ands	r0, r4
 801334a:	b2c0      	uxtb	r0, r0
 801334c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08013350 <uxr_serialize_INFO_Payload>:
 8013350:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013354:	2202      	movs	r2, #2
 8013356:	460c      	mov	r4, r1
 8013358:	4605      	mov	r5, r0
 801335a:	f7fd f939 	bl	80105d0 <ucdr_serialize_array_uint8_t>
 801335e:	2202      	movs	r2, #2
 8013360:	18a1      	adds	r1, r4, r2
 8013362:	4680      	mov	r8, r0
 8013364:	4628      	mov	r0, r5
 8013366:	f7fd f933 	bl	80105d0 <ucdr_serialize_array_uint8_t>
 801336a:	7921      	ldrb	r1, [r4, #4]
 801336c:	4607      	mov	r7, r0
 801336e:	4628      	mov	r0, r5
 8013370:	f7f9 f840 	bl	800c3f4 <ucdr_serialize_uint8_t>
 8013374:	7961      	ldrb	r1, [r4, #5]
 8013376:	4606      	mov	r6, r0
 8013378:	4628      	mov	r0, r5
 801337a:	f7f9 f83b 	bl	800c3f4 <ucdr_serialize_uint8_t>
 801337e:	ea08 0807 	and.w	r8, r8, r7
 8013382:	ea06 0608 	and.w	r6, r6, r8
 8013386:	ea00 0706 	and.w	r7, r0, r6
 801338a:	7a21      	ldrb	r1, [r4, #8]
 801338c:	4628      	mov	r0, r5
 801338e:	f7f9 f803 	bl	800c398 <ucdr_serialize_bool>
 8013392:	7a23      	ldrb	r3, [r4, #8]
 8013394:	b2ff      	uxtb	r7, r7
 8013396:	4606      	mov	r6, r0
 8013398:	b96b      	cbnz	r3, 80133b6 <uxr_serialize_INFO_Payload+0x66>
 801339a:	f894 121c 	ldrb.w	r1, [r4, #540]	@ 0x21c
 801339e:	4628      	mov	r0, r5
 80133a0:	f7f8 fffa 	bl	800c398 <ucdr_serialize_bool>
 80133a4:	f894 321c 	ldrb.w	r3, [r4, #540]	@ 0x21c
 80133a8:	4030      	ands	r0, r6
 80133aa:	b2c6      	uxtb	r6, r0
 80133ac:	b983      	cbnz	r3, 80133d0 <uxr_serialize_INFO_Payload+0x80>
 80133ae:	ea06 0007 	and.w	r0, r6, r7
 80133b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80133b6:	7b21      	ldrb	r1, [r4, #12]
 80133b8:	4628      	mov	r0, r5
 80133ba:	f7f9 f81b 	bl	800c3f4 <ucdr_serialize_uint8_t>
 80133be:	b188      	cbz	r0, 80133e4 <uxr_serialize_INFO_Payload+0x94>
 80133c0:	f104 010c 	add.w	r1, r4, #12
 80133c4:	4628      	mov	r0, r5
 80133c6:	f7ff fa2d 	bl	8012824 <uxr_serialize_ObjectVariant.part.0>
 80133ca:	4030      	ands	r0, r6
 80133cc:	b2c6      	uxtb	r6, r0
 80133ce:	e7e4      	b.n	801339a <uxr_serialize_INFO_Payload+0x4a>
 80133d0:	f504 7108 	add.w	r1, r4, #544	@ 0x220
 80133d4:	4628      	mov	r0, r5
 80133d6:	f7ff fdcb 	bl	8012f70 <uxr_serialize_ActivityInfoVariant>
 80133da:	4006      	ands	r6, r0
 80133dc:	ea06 0007 	and.w	r0, r6, r7
 80133e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80133e4:	4606      	mov	r6, r0
 80133e6:	e7d8      	b.n	801339a <uxr_serialize_INFO_Payload+0x4a>

080133e8 <uxr_serialize_READ_DATA_Payload>:
 80133e8:	b570      	push	{r4, r5, r6, lr}
 80133ea:	2202      	movs	r2, #2
 80133ec:	4605      	mov	r5, r0
 80133ee:	460e      	mov	r6, r1
 80133f0:	f7fd f8ee 	bl	80105d0 <ucdr_serialize_array_uint8_t>
 80133f4:	2202      	movs	r2, #2
 80133f6:	18b1      	adds	r1, r6, r2
 80133f8:	4604      	mov	r4, r0
 80133fa:	4628      	mov	r0, r5
 80133fc:	f7fd f8e8 	bl	80105d0 <ucdr_serialize_array_uint8_t>
 8013400:	1d31      	adds	r1, r6, #4
 8013402:	4004      	ands	r4, r0
 8013404:	4628      	mov	r0, r5
 8013406:	f7ff fe5f 	bl	80130c8 <uxr_serialize_ReadSpecification>
 801340a:	b2e4      	uxtb	r4, r4
 801340c:	4020      	ands	r0, r4
 801340e:	bd70      	pop	{r4, r5, r6, pc}

08013410 <uxr_serialize_WRITE_DATA_Payload_Data>:
 8013410:	b570      	push	{r4, r5, r6, lr}
 8013412:	2202      	movs	r2, #2
 8013414:	4605      	mov	r5, r0
 8013416:	460e      	mov	r6, r1
 8013418:	f7fd f8da 	bl	80105d0 <ucdr_serialize_array_uint8_t>
 801341c:	2202      	movs	r2, #2
 801341e:	4604      	mov	r4, r0
 8013420:	18b1      	adds	r1, r6, r2
 8013422:	4628      	mov	r0, r5
 8013424:	f7fd f8d4 	bl	80105d0 <ucdr_serialize_array_uint8_t>
 8013428:	4020      	ands	r0, r4
 801342a:	b2c0      	uxtb	r0, r0
 801342c:	bd70      	pop	{r4, r5, r6, pc}
 801342e:	bf00      	nop

08013430 <uxr_serialize_ACKNACK_Payload>:
 8013430:	b570      	push	{r4, r5, r6, lr}
 8013432:	460c      	mov	r4, r1
 8013434:	460e      	mov	r6, r1
 8013436:	f834 1b02 	ldrh.w	r1, [r4], #2
 801343a:	4605      	mov	r5, r0
 801343c:	f7f9 f806 	bl	800c44c <ucdr_serialize_uint16_t>
 8013440:	2202      	movs	r2, #2
 8013442:	4621      	mov	r1, r4
 8013444:	4604      	mov	r4, r0
 8013446:	4628      	mov	r0, r5
 8013448:	f7fd f8c2 	bl	80105d0 <ucdr_serialize_array_uint8_t>
 801344c:	7931      	ldrb	r1, [r6, #4]
 801344e:	4004      	ands	r4, r0
 8013450:	4628      	mov	r0, r5
 8013452:	f7f8 ffcf 	bl	800c3f4 <ucdr_serialize_uint8_t>
 8013456:	b2e4      	uxtb	r4, r4
 8013458:	4020      	ands	r0, r4
 801345a:	bd70      	pop	{r4, r5, r6, pc}

0801345c <uxr_deserialize_ACKNACK_Payload>:
 801345c:	b570      	push	{r4, r5, r6, lr}
 801345e:	4605      	mov	r5, r0
 8013460:	460e      	mov	r6, r1
 8013462:	f7f9 f8f7 	bl	800c654 <ucdr_deserialize_uint16_t>
 8013466:	2202      	movs	r2, #2
 8013468:	18b1      	adds	r1, r6, r2
 801346a:	4604      	mov	r4, r0
 801346c:	4628      	mov	r0, r5
 801346e:	f7fd f913 	bl	8010698 <ucdr_deserialize_array_uint8_t>
 8013472:	1d31      	adds	r1, r6, #4
 8013474:	4004      	ands	r4, r0
 8013476:	4628      	mov	r0, r5
 8013478:	f7f8 ffd2 	bl	800c420 <ucdr_deserialize_uint8_t>
 801347c:	b2e4      	uxtb	r4, r4
 801347e:	4020      	ands	r0, r4
 8013480:	bd70      	pop	{r4, r5, r6, pc}
 8013482:	bf00      	nop

08013484 <uxr_serialize_HEARTBEAT_Payload>:
 8013484:	b570      	push	{r4, r5, r6, lr}
 8013486:	460d      	mov	r5, r1
 8013488:	8809      	ldrh	r1, [r1, #0]
 801348a:	4606      	mov	r6, r0
 801348c:	f7f8 ffde 	bl	800c44c <ucdr_serialize_uint16_t>
 8013490:	8869      	ldrh	r1, [r5, #2]
 8013492:	4604      	mov	r4, r0
 8013494:	4630      	mov	r0, r6
 8013496:	f7f8 ffd9 	bl	800c44c <ucdr_serialize_uint16_t>
 801349a:	7929      	ldrb	r1, [r5, #4]
 801349c:	4004      	ands	r4, r0
 801349e:	4630      	mov	r0, r6
 80134a0:	f7f8 ffa8 	bl	800c3f4 <ucdr_serialize_uint8_t>
 80134a4:	b2e4      	uxtb	r4, r4
 80134a6:	4020      	ands	r0, r4
 80134a8:	bd70      	pop	{r4, r5, r6, pc}
 80134aa:	bf00      	nop

080134ac <uxr_deserialize_HEARTBEAT_Payload>:
 80134ac:	b570      	push	{r4, r5, r6, lr}
 80134ae:	4605      	mov	r5, r0
 80134b0:	460e      	mov	r6, r1
 80134b2:	f7f9 f8cf 	bl	800c654 <ucdr_deserialize_uint16_t>
 80134b6:	1cb1      	adds	r1, r6, #2
 80134b8:	4604      	mov	r4, r0
 80134ba:	4628      	mov	r0, r5
 80134bc:	f7f9 f8ca 	bl	800c654 <ucdr_deserialize_uint16_t>
 80134c0:	1d31      	adds	r1, r6, #4
 80134c2:	4004      	ands	r4, r0
 80134c4:	4628      	mov	r0, r5
 80134c6:	f7f8 ffab 	bl	800c420 <ucdr_deserialize_uint8_t>
 80134ca:	b2e4      	uxtb	r4, r4
 80134cc:	4020      	ands	r0, r4
 80134ce:	bd70      	pop	{r4, r5, r6, pc}

080134d0 <uxr_serialize_TIMESTAMP_Payload>:
 80134d0:	b570      	push	{r4, r5, r6, lr}
 80134d2:	460d      	mov	r5, r1
 80134d4:	6809      	ldr	r1, [r1, #0]
 80134d6:	4606      	mov	r6, r0
 80134d8:	f7f9 fdba 	bl	800d050 <ucdr_serialize_int32_t>
 80134dc:	6869      	ldr	r1, [r5, #4]
 80134de:	4604      	mov	r4, r0
 80134e0:	4630      	mov	r0, r6
 80134e2:	f7f9 f9a3 	bl	800c82c <ucdr_serialize_uint32_t>
 80134e6:	4020      	ands	r0, r4
 80134e8:	b2c0      	uxtb	r0, r0
 80134ea:	bd70      	pop	{r4, r5, r6, pc}

080134ec <uxr_deserialize_TIMESTAMP_REPLY_Payload>:
 80134ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80134f0:	4605      	mov	r5, r0
 80134f2:	460e      	mov	r6, r1
 80134f4:	f7f9 fe46 	bl	800d184 <ucdr_deserialize_int32_t>
 80134f8:	1d31      	adds	r1, r6, #4
 80134fa:	4607      	mov	r7, r0
 80134fc:	4628      	mov	r0, r5
 80134fe:	f7f9 fabf 	bl	800ca80 <ucdr_deserialize_uint32_t>
 8013502:	f106 0108 	add.w	r1, r6, #8
 8013506:	4680      	mov	r8, r0
 8013508:	4628      	mov	r0, r5
 801350a:	f7f9 fe3b 	bl	800d184 <ucdr_deserialize_int32_t>
 801350e:	f106 010c 	add.w	r1, r6, #12
 8013512:	4604      	mov	r4, r0
 8013514:	4628      	mov	r0, r5
 8013516:	f7f9 fab3 	bl	800ca80 <ucdr_deserialize_uint32_t>
 801351a:	ea07 0708 	and.w	r7, r7, r8
 801351e:	403c      	ands	r4, r7
 8013520:	f106 0110 	add.w	r1, r6, #16
 8013524:	4004      	ands	r4, r0
 8013526:	4628      	mov	r0, r5
 8013528:	f7f9 fe2c 	bl	800d184 <ucdr_deserialize_int32_t>
 801352c:	f106 0114 	add.w	r1, r6, #20
 8013530:	4607      	mov	r7, r0
 8013532:	4628      	mov	r0, r5
 8013534:	f7f9 faa4 	bl	800ca80 <ucdr_deserialize_uint32_t>
 8013538:	b2e4      	uxtb	r4, r4
 801353a:	403c      	ands	r4, r7
 801353c:	4020      	ands	r0, r4
 801353e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013542:	bf00      	nop

08013544 <uxr_serialize_SampleIdentity>:
 8013544:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013548:	220c      	movs	r2, #12
 801354a:	4604      	mov	r4, r0
 801354c:	460d      	mov	r5, r1
 801354e:	f7fd f83f 	bl	80105d0 <ucdr_serialize_array_uint8_t>
 8013552:	2203      	movs	r2, #3
 8013554:	f105 010c 	add.w	r1, r5, #12
 8013558:	4680      	mov	r8, r0
 801355a:	4620      	mov	r0, r4
 801355c:	f7fd f838 	bl	80105d0 <ucdr_serialize_array_uint8_t>
 8013560:	7be9      	ldrb	r1, [r5, #15]
 8013562:	4681      	mov	r9, r0
 8013564:	4620      	mov	r0, r4
 8013566:	f7f8 ff45 	bl	800c3f4 <ucdr_serialize_uint8_t>
 801356a:	6929      	ldr	r1, [r5, #16]
 801356c:	4607      	mov	r7, r0
 801356e:	4620      	mov	r0, r4
 8013570:	f7f9 fd6e 	bl	800d050 <ucdr_serialize_int32_t>
 8013574:	6969      	ldr	r1, [r5, #20]
 8013576:	4606      	mov	r6, r0
 8013578:	4620      	mov	r0, r4
 801357a:	f7f9 f957 	bl	800c82c <ucdr_serialize_uint32_t>
 801357e:	ea08 0809 	and.w	r8, r8, r9
 8013582:	ea07 0708 	and.w	r7, r7, r8
 8013586:	403e      	ands	r6, r7
 8013588:	4030      	ands	r0, r6
 801358a:	b2c0      	uxtb	r0, r0
 801358c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08013590 <uxr_deserialize_SampleIdentity>:
 8013590:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013594:	220c      	movs	r2, #12
 8013596:	4604      	mov	r4, r0
 8013598:	460d      	mov	r5, r1
 801359a:	f7fd f87d 	bl	8010698 <ucdr_deserialize_array_uint8_t>
 801359e:	2203      	movs	r2, #3
 80135a0:	f105 010c 	add.w	r1, r5, #12
 80135a4:	4680      	mov	r8, r0
 80135a6:	4620      	mov	r0, r4
 80135a8:	f7fd f876 	bl	8010698 <ucdr_deserialize_array_uint8_t>
 80135ac:	f105 010f 	add.w	r1, r5, #15
 80135b0:	4681      	mov	r9, r0
 80135b2:	4620      	mov	r0, r4
 80135b4:	f7f8 ff34 	bl	800c420 <ucdr_deserialize_uint8_t>
 80135b8:	f105 0110 	add.w	r1, r5, #16
 80135bc:	4607      	mov	r7, r0
 80135be:	4620      	mov	r0, r4
 80135c0:	f7f9 fde0 	bl	800d184 <ucdr_deserialize_int32_t>
 80135c4:	f105 0114 	add.w	r1, r5, #20
 80135c8:	4606      	mov	r6, r0
 80135ca:	4620      	mov	r0, r4
 80135cc:	f7f9 fa58 	bl	800ca80 <ucdr_deserialize_uint32_t>
 80135d0:	ea08 0809 	and.w	r8, r8, r9
 80135d4:	ea07 0708 	and.w	r7, r7, r8
 80135d8:	403e      	ands	r6, r7
 80135da:	4030      	ands	r0, r6
 80135dc:	b2c0      	uxtb	r0, r0
 80135de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80135e2:	bf00      	nop

080135e4 <nav_msgs__msg__Odometry__get_type_hash>:
 80135e4:	4800      	ldr	r0, [pc, #0]	@ (80135e8 <nav_msgs__msg__Odometry__get_type_hash+0x4>)
 80135e6:	4770      	bx	lr
 80135e8:	20000be8 	.word	0x20000be8

080135ec <nav_msgs__msg__Odometry__get_type_description>:
 80135ec:	b570      	push	{r4, r5, r6, lr}
 80135ee:	4e2c      	ldr	r6, [pc, #176]	@ (80136a0 <nav_msgs__msg__Odometry__get_type_description+0xb4>)
 80135f0:	7835      	ldrb	r5, [r6, #0]
 80135f2:	b10d      	cbz	r5, 80135f8 <nav_msgs__msg__Odometry__get_type_description+0xc>
 80135f4:	482b      	ldr	r0, [pc, #172]	@ (80136a4 <nav_msgs__msg__Odometry__get_type_description+0xb8>)
 80135f6:	bd70      	pop	{r4, r5, r6, pc}
 80135f8:	4628      	mov	r0, r5
 80135fa:	f005 f94b 	bl	8018894 <builtin_interfaces__msg__Time__get_type_description>
 80135fe:	300c      	adds	r0, #12
 8013600:	c807      	ldmia	r0, {r0, r1, r2}
 8013602:	4c29      	ldr	r4, [pc, #164]	@ (80136a8 <nav_msgs__msg__Odometry__get_type_description+0xbc>)
 8013604:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8013608:	4628      	mov	r0, r5
 801360a:	f005 f979 	bl	8018900 <geometry_msgs__msg__Point__get_type_description>
 801360e:	300c      	adds	r0, #12
 8013610:	c807      	ldmia	r0, {r0, r1, r2}
 8013612:	f104 0318 	add.w	r3, r4, #24
 8013616:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801361a:	4628      	mov	r0, r5
 801361c:	f005 f9a0 	bl	8018960 <geometry_msgs__msg__Pose__get_type_description>
 8013620:	300c      	adds	r0, #12
 8013622:	c807      	ldmia	r0, {r0, r1, r2}
 8013624:	f104 0330 	add.w	r3, r4, #48	@ 0x30
 8013628:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801362c:	4628      	mov	r0, r5
 801362e:	f005 f9f7 	bl	8018a20 <geometry_msgs__msg__PoseWithCovariance__get_type_description>
 8013632:	300c      	adds	r0, #12
 8013634:	c807      	ldmia	r0, {r0, r1, r2}
 8013636:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 801363a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801363e:	4628      	mov	r0, r5
 8013640:	f005 fa78 	bl	8018b34 <geometry_msgs__msg__Quaternion__get_type_description>
 8013644:	300c      	adds	r0, #12
 8013646:	c807      	ldmia	r0, {r0, r1, r2}
 8013648:	f104 0360 	add.w	r3, r4, #96	@ 0x60
 801364c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8013650:	4628      	mov	r0, r5
 8013652:	f7fc fcab 	bl	800ffac <geometry_msgs__msg__Twist__get_type_description>
 8013656:	300c      	adds	r0, #12
 8013658:	c807      	ldmia	r0, {r0, r1, r2}
 801365a:	f104 0378 	add.w	r3, r4, #120	@ 0x78
 801365e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8013662:	4628      	mov	r0, r5
 8013664:	f005 fbca 	bl	8018dfc <geometry_msgs__msg__TwistWithCovariance__get_type_description>
 8013668:	300c      	adds	r0, #12
 801366a:	c807      	ldmia	r0, {r0, r1, r2}
 801366c:	f104 0390 	add.w	r3, r4, #144	@ 0x90
 8013670:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8013674:	4628      	mov	r0, r5
 8013676:	f7fc fd0d 	bl	8010094 <geometry_msgs__msg__Vector3__get_type_description>
 801367a:	300c      	adds	r0, #12
 801367c:	c807      	ldmia	r0, {r0, r1, r2}
 801367e:	f104 03a8 	add.w	r3, r4, #168	@ 0xa8
 8013682:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8013686:	4628      	mov	r0, r5
 8013688:	f004 ffc0 	bl	801860c <std_msgs__msg__Header__get_type_description>
 801368c:	300c      	adds	r0, #12
 801368e:	c807      	ldmia	r0, {r0, r1, r2}
 8013690:	34c0      	adds	r4, #192	@ 0xc0
 8013692:	2301      	movs	r3, #1
 8013694:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8013698:	7033      	strb	r3, [r6, #0]
 801369a:	4802      	ldr	r0, [pc, #8]	@ (80136a4 <nav_msgs__msg__Odometry__get_type_description+0xb8>)
 801369c:	bd70      	pop	{r4, r5, r6, pc}
 801369e:	bf00      	nop
 80136a0:	2001110d 	.word	0x2001110d
 80136a4:	0801fb14 	.word	0x0801fb14
 80136a8:	20000ea4 	.word	0x20000ea4

080136ac <nav_msgs__msg__Odometry__get_type_description_sources>:
 80136ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80136ae:	4d4c      	ldr	r5, [pc, #304]	@ (80137e0 <nav_msgs__msg__Odometry__get_type_description_sources+0x134>)
 80136b0:	782e      	ldrb	r6, [r5, #0]
 80136b2:	b10e      	cbz	r6, 80136b8 <nav_msgs__msg__Odometry__get_type_description_sources+0xc>
 80136b4:	484b      	ldr	r0, [pc, #300]	@ (80137e4 <nav_msgs__msg__Odometry__get_type_description_sources+0x138>)
 80136b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80136b8:	4f4b      	ldr	r7, [pc, #300]	@ (80137e8 <nav_msgs__msg__Odometry__get_type_description_sources+0x13c>)
 80136ba:	4c4c      	ldr	r4, [pc, #304]	@ (80137ec <nav_msgs__msg__Odometry__get_type_description_sources+0x140>)
 80136bc:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 80136be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80136c0:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 80136c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80136c4:	683b      	ldr	r3, [r7, #0]
 80136c6:	4627      	mov	r7, r4
 80136c8:	4630      	mov	r0, r6
 80136ca:	f847 3b04 	str.w	r3, [r7], #4
 80136ce:	f005 f8ed 	bl	80188ac <builtin_interfaces__msg__Time__get_individual_type_description_source>
 80136d2:	4684      	mov	ip, r0
 80136d4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80136d8:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80136da:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80136de:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80136e0:	4630      	mov	r0, r6
 80136e2:	f8dc 3000 	ldr.w	r3, [ip]
 80136e6:	603b      	str	r3, [r7, #0]
 80136e8:	f005 f916 	bl	8018918 <geometry_msgs__msg__Point__get_individual_type_description_source>
 80136ec:	4684      	mov	ip, r0
 80136ee:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80136f2:	f104 0728 	add.w	r7, r4, #40	@ 0x28
 80136f6:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80136f8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80136fc:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80136fe:	4630      	mov	r0, r6
 8013700:	f8dc 3000 	ldr.w	r3, [ip]
 8013704:	603b      	str	r3, [r7, #0]
 8013706:	f005 f94b 	bl	80189a0 <geometry_msgs__msg__Pose__get_individual_type_description_source>
 801370a:	4684      	mov	ip, r0
 801370c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013710:	f104 074c 	add.w	r7, r4, #76	@ 0x4c
 8013714:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013716:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801371a:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801371c:	4630      	mov	r0, r6
 801371e:	f8dc 3000 	ldr.w	r3, [ip]
 8013722:	603b      	str	r3, [r7, #0]
 8013724:	f005 f9a6 	bl	8018a74 <geometry_msgs__msg__PoseWithCovariance__get_individual_type_description_source>
 8013728:	4684      	mov	ip, r0
 801372a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801372e:	f104 0770 	add.w	r7, r4, #112	@ 0x70
 8013732:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013734:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013738:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801373a:	4630      	mov	r0, r6
 801373c:	f8dc 3000 	ldr.w	r3, [ip]
 8013740:	603b      	str	r3, [r7, #0]
 8013742:	f005 fa03 	bl	8018b4c <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 8013746:	4684      	mov	ip, r0
 8013748:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801374c:	f104 0794 	add.w	r7, r4, #148	@ 0x94
 8013750:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013752:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013756:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013758:	4630      	mov	r0, r6
 801375a:	f8dc 3000 	ldr.w	r3, [ip]
 801375e:	603b      	str	r3, [r7, #0]
 8013760:	f7fc fc3c 	bl	800ffdc <geometry_msgs__msg__Twist__get_individual_type_description_source>
 8013764:	4684      	mov	ip, r0
 8013766:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801376a:	f104 07b8 	add.w	r7, r4, #184	@ 0xb8
 801376e:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013770:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013774:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013776:	4630      	mov	r0, r6
 8013778:	f8dc 3000 	ldr.w	r3, [ip]
 801377c:	603b      	str	r3, [r7, #0]
 801377e:	f005 fb5d 	bl	8018e3c <geometry_msgs__msg__TwistWithCovariance__get_individual_type_description_source>
 8013782:	4684      	mov	ip, r0
 8013784:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013788:	f104 07dc 	add.w	r7, r4, #220	@ 0xdc
 801378c:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801378e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013792:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013794:	4630      	mov	r0, r6
 8013796:	f8dc 3000 	ldr.w	r3, [ip]
 801379a:	603b      	str	r3, [r7, #0]
 801379c:	f7fc fc86 	bl	80100ac <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 80137a0:	4684      	mov	ip, r0
 80137a2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80137a6:	f504 7780 	add.w	r7, r4, #256	@ 0x100
 80137aa:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80137ac:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80137b0:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80137b2:	4630      	mov	r0, r6
 80137b4:	f8dc 3000 	ldr.w	r3, [ip]
 80137b8:	603b      	str	r3, [r7, #0]
 80137ba:	f004 ff3f 	bl	801863c <std_msgs__msg__Header__get_individual_type_description_source>
 80137be:	2301      	movs	r3, #1
 80137c0:	4684      	mov	ip, r0
 80137c2:	702b      	strb	r3, [r5, #0]
 80137c4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80137c8:	f504 7492 	add.w	r4, r4, #292	@ 0x124
 80137cc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80137ce:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80137d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80137d4:	f8dc 3000 	ldr.w	r3, [ip]
 80137d8:	4802      	ldr	r0, [pc, #8]	@ (80137e4 <nav_msgs__msg__Odometry__get_type_description_sources+0x138>)
 80137da:	6023      	str	r3, [r4, #0]
 80137dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80137de:	bf00      	nop
 80137e0:	2001110c 	.word	0x2001110c
 80137e4:	0801fae4 	.word	0x0801fae4
 80137e8:	0801faf0 	.word	0x0801faf0
 80137ec:	20010fa4 	.word	0x20010fa4

080137f0 <nav_msgs__msg__Odometry__init>:
 80137f0:	b3d8      	cbz	r0, 801386a <nav_msgs__msg__Odometry__init+0x7a>
 80137f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80137f4:	4604      	mov	r4, r0
 80137f6:	f004 ff4d 	bl	8018694 <std_msgs__msg__Header__init>
 80137fa:	b190      	cbz	r0, 8013822 <nav_msgs__msg__Odometry__init+0x32>
 80137fc:	f104 0514 	add.w	r5, r4, #20
 8013800:	4628      	mov	r0, r5
 8013802:	f004 fe9d 	bl	8018540 <rosidl_runtime_c__String__init>
 8013806:	b358      	cbz	r0, 8013860 <nav_msgs__msg__Odometry__init+0x70>
 8013808:	f104 0620 	add.w	r6, r4, #32
 801380c:	4630      	mov	r0, r6
 801380e:	f005 f97b 	bl	8018b08 <geometry_msgs__msg__PoseWithCovariance__init>
 8013812:	b1b8      	cbz	r0, 8013844 <nav_msgs__msg__Odometry__init+0x54>
 8013814:	f504 77bc 	add.w	r7, r4, #376	@ 0x178
 8013818:	4638      	mov	r0, r7
 801381a:	f005 fb4b 	bl	8018eb4 <geometry_msgs__msg__TwistWithCovariance__init>
 801381e:	b330      	cbz	r0, 801386e <nav_msgs__msg__Odometry__init+0x7e>
 8013820:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013822:	4620      	mov	r0, r4
 8013824:	f004 ff56 	bl	80186d4 <std_msgs__msg__Header__fini>
 8013828:	f104 0014 	add.w	r0, r4, #20
 801382c:	f004 fea2 	bl	8018574 <rosidl_runtime_c__String__fini>
 8013830:	f104 0020 	add.w	r0, r4, #32
 8013834:	f005 f976 	bl	8018b24 <geometry_msgs__msg__PoseWithCovariance__fini>
 8013838:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 801383c:	f005 fb48 	bl	8018ed0 <geometry_msgs__msg__TwistWithCovariance__fini>
 8013840:	2000      	movs	r0, #0
 8013842:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013844:	4620      	mov	r0, r4
 8013846:	f004 ff45 	bl	80186d4 <std_msgs__msg__Header__fini>
 801384a:	4628      	mov	r0, r5
 801384c:	f004 fe92 	bl	8018574 <rosidl_runtime_c__String__fini>
 8013850:	4630      	mov	r0, r6
 8013852:	f005 f967 	bl	8018b24 <geometry_msgs__msg__PoseWithCovariance__fini>
 8013856:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 801385a:	f005 fb39 	bl	8018ed0 <geometry_msgs__msg__TwistWithCovariance__fini>
 801385e:	e7ef      	b.n	8013840 <nav_msgs__msg__Odometry__init+0x50>
 8013860:	4620      	mov	r0, r4
 8013862:	f004 ff37 	bl	80186d4 <std_msgs__msg__Header__fini>
 8013866:	4628      	mov	r0, r5
 8013868:	e7e0      	b.n	801382c <nav_msgs__msg__Odometry__init+0x3c>
 801386a:	2000      	movs	r0, #0
 801386c:	4770      	bx	lr
 801386e:	4620      	mov	r0, r4
 8013870:	f004 ff30 	bl	80186d4 <std_msgs__msg__Header__fini>
 8013874:	4628      	mov	r0, r5
 8013876:	f004 fe7d 	bl	8018574 <rosidl_runtime_c__String__fini>
 801387a:	4630      	mov	r0, r6
 801387c:	f005 f952 	bl	8018b24 <geometry_msgs__msg__PoseWithCovariance__fini>
 8013880:	4638      	mov	r0, r7
 8013882:	f005 fb25 	bl	8018ed0 <geometry_msgs__msg__TwistWithCovariance__fini>
 8013886:	e7db      	b.n	8013840 <nav_msgs__msg__Odometry__init+0x50>

08013888 <nav_msgs__msg__Odometry__fini>:
 8013888:	b188      	cbz	r0, 80138ae <nav_msgs__msg__Odometry__fini+0x26>
 801388a:	b510      	push	{r4, lr}
 801388c:	4604      	mov	r4, r0
 801388e:	f004 ff21 	bl	80186d4 <std_msgs__msg__Header__fini>
 8013892:	f104 0014 	add.w	r0, r4, #20
 8013896:	f004 fe6d 	bl	8018574 <rosidl_runtime_c__String__fini>
 801389a:	f104 0020 	add.w	r0, r4, #32
 801389e:	f005 f941 	bl	8018b24 <geometry_msgs__msg__PoseWithCovariance__fini>
 80138a2:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 80138a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80138aa:	f005 bb11 	b.w	8018ed0 <geometry_msgs__msg__TwistWithCovariance__fini>
 80138ae:	4770      	bx	lr

080138b0 <rcl_client_get_rmw_handle>:
 80138b0:	b118      	cbz	r0, 80138ba <rcl_client_get_rmw_handle+0xa>
 80138b2:	6800      	ldr	r0, [r0, #0]
 80138b4:	b108      	cbz	r0, 80138ba <rcl_client_get_rmw_handle+0xa>
 80138b6:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 80138ba:	4770      	bx	lr

080138bc <rcl_send_request>:
 80138bc:	2800      	cmp	r0, #0
 80138be:	d048      	beq.n	8013952 <rcl_send_request+0x96>
 80138c0:	b570      	push	{r4, r5, r6, lr}
 80138c2:	4604      	mov	r4, r0
 80138c4:	6800      	ldr	r0, [r0, #0]
 80138c6:	b08a      	sub	sp, #40	@ 0x28
 80138c8:	b1c0      	cbz	r0, 80138fc <rcl_send_request+0x40>
 80138ca:	f8d0 3108 	ldr.w	r3, [r0, #264]	@ 0x108
 80138ce:	b1ab      	cbz	r3, 80138fc <rcl_send_request+0x40>
 80138d0:	460e      	mov	r6, r1
 80138d2:	b1b9      	cbz	r1, 8013904 <rcl_send_request+0x48>
 80138d4:	4615      	mov	r5, r2
 80138d6:	b1aa      	cbz	r2, 8013904 <rcl_send_request+0x48>
 80138d8:	2105      	movs	r1, #5
 80138da:	f500 7088 	add.w	r0, r0, #272	@ 0x110
 80138de:	f002 ff87 	bl	80167f0 <__atomic_load_8>
 80138e2:	6823      	ldr	r3, [r4, #0]
 80138e4:	e9c5 0100 	strd	r0, r1, [r5]
 80138e8:	462a      	mov	r2, r5
 80138ea:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 80138ee:	4631      	mov	r1, r6
 80138f0:	f004 f940 	bl	8017b74 <rmw_send_request>
 80138f4:	b148      	cbz	r0, 801390a <rcl_send_request+0x4e>
 80138f6:	2001      	movs	r0, #1
 80138f8:	b00a      	add	sp, #40	@ 0x28
 80138fa:	bd70      	pop	{r4, r5, r6, pc}
 80138fc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8013900:	b00a      	add	sp, #40	@ 0x28
 8013902:	bd70      	pop	{r4, r5, r6, pc}
 8013904:	200b      	movs	r0, #11
 8013906:	b00a      	add	sp, #40	@ 0x28
 8013908:	bd70      	pop	{r4, r5, r6, pc}
 801390a:	6820      	ldr	r0, [r4, #0]
 801390c:	2305      	movs	r3, #5
 801390e:	9300      	str	r3, [sp, #0]
 8013910:	e9d5 2300 	ldrd	r2, r3, [r5]
 8013914:	f500 7088 	add.w	r0, r0, #272	@ 0x110
 8013918:	f002 ffd6 	bl	80168c8 <__atomic_exchange_8>
 801391c:	6823      	ldr	r3, [r4, #0]
 801391e:	f8d3 2118 	ldr.w	r2, [r3, #280]	@ 0x118
 8013922:	b1a2      	cbz	r2, 801394e <rcl_send_request+0x92>
 8013924:	a905      	add	r1, sp, #20
 8013926:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 801392a:	f003 fd1f 	bl	801736c <rmw_get_gid_for_client>
 801392e:	4601      	mov	r1, r0
 8013930:	b990      	cbnz	r0, 8013958 <rcl_send_request+0x9c>
 8013932:	6822      	ldr	r2, [r4, #0]
 8013934:	ab06      	add	r3, sp, #24
 8013936:	f8d2 0118 	ldr.w	r0, [r2, #280]	@ 0x118
 801393a:	9302      	str	r3, [sp, #8]
 801393c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8013940:	4632      	mov	r2, r6
 8013942:	e9cd 4500 	strd	r4, r5, [sp]
 8013946:	f000 fe13 	bl	8014570 <rcl_send_service_event_message>
 801394a:	2800      	cmp	r0, #0
 801394c:	d1d4      	bne.n	80138f8 <rcl_send_request+0x3c>
 801394e:	2000      	movs	r0, #0
 8013950:	e7d2      	b.n	80138f8 <rcl_send_request+0x3c>
 8013952:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8013956:	4770      	bx	lr
 8013958:	f000 f878 	bl	8013a4c <rcl_convert_rmw_ret_to_rcl_ret>
 801395c:	e7cc      	b.n	80138f8 <rcl_send_request+0x3c>
 801395e:	bf00      	nop

08013960 <rcl_take_response>:
 8013960:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013962:	468e      	mov	lr, r1
 8013964:	460c      	mov	r4, r1
 8013966:	4617      	mov	r7, r2
 8013968:	4605      	mov	r5, r0
 801396a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801396e:	b095      	sub	sp, #84	@ 0x54
 8013970:	f10d 0c38 	add.w	ip, sp, #56	@ 0x38
 8013974:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8013978:	e89e 0003 	ldmia.w	lr, {r0, r1}
 801397c:	e88c 0003 	stmia.w	ip, {r0, r1}
 8013980:	2d00      	cmp	r5, #0
 8013982:	d044      	beq.n	8013a0e <rcl_take_response+0xae>
 8013984:	682b      	ldr	r3, [r5, #0]
 8013986:	2b00      	cmp	r3, #0
 8013988:	d041      	beq.n	8013a0e <rcl_take_response+0xae>
 801398a:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 801398e:	2800      	cmp	r0, #0
 8013990:	d03d      	beq.n	8013a0e <rcl_take_response+0xae>
 8013992:	2f00      	cmp	r7, #0
 8013994:	d03e      	beq.n	8013a14 <rcl_take_response+0xb4>
 8013996:	ed9f 7b26 	vldr	d7, [pc, #152]	@ 8013a30 <rcl_take_response+0xd0>
 801399a:	2300      	movs	r3, #0
 801399c:	f88d 3013 	strb.w	r3, [sp, #19]
 80139a0:	463a      	mov	r2, r7
 80139a2:	f10d 0313 	add.w	r3, sp, #19
 80139a6:	a90a      	add	r1, sp, #40	@ 0x28
 80139a8:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80139ac:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80139b0:	f004 f9e0 	bl	8017d74 <rmw_take_response>
 80139b4:	4606      	mov	r6, r0
 80139b6:	bb78      	cbnz	r0, 8013a18 <rcl_take_response+0xb8>
 80139b8:	f89d 3013 	ldrb.w	r3, [sp, #19]
 80139bc:	b373      	cbz	r3, 8013a1c <rcl_take_response+0xbc>
 80139be:	682b      	ldr	r3, [r5, #0]
 80139c0:	f8d3 2118 	ldr.w	r2, [r3, #280]	@ 0x118
 80139c4:	b1aa      	cbz	r2, 80139f2 <rcl_take_response+0x92>
 80139c6:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 80139ca:	a905      	add	r1, sp, #20
 80139cc:	f003 fcce 	bl	801736c <rmw_get_gid_for_client>
 80139d0:	bb38      	cbnz	r0, 8013a22 <rcl_take_response+0xc2>
 80139d2:	682b      	ldr	r3, [r5, #0]
 80139d4:	ed9d 7b12 	vldr	d7, [sp, #72]	@ 0x48
 80139d8:	f8d3 0118 	ldr.w	r0, [r3, #280]	@ 0x118
 80139dc:	ab06      	add	r3, sp, #24
 80139de:	ed8d 7b00 	vstr	d7, [sp]
 80139e2:	463a      	mov	r2, r7
 80139e4:	9302      	str	r3, [sp, #8]
 80139e6:	2103      	movs	r1, #3
 80139e8:	f000 fdc2 	bl	8014570 <rcl_send_service_event_message>
 80139ec:	2800      	cmp	r0, #0
 80139ee:	bf18      	it	ne
 80139f0:	4606      	movne	r6, r0
 80139f2:	f10d 0e38 	add.w	lr, sp, #56	@ 0x38
 80139f6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80139fa:	46a4      	mov	ip, r4
 80139fc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8013a00:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8013a04:	e88c 0003 	stmia.w	ip, {r0, r1}
 8013a08:	4630      	mov	r0, r6
 8013a0a:	b015      	add	sp, #84	@ 0x54
 8013a0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013a0e:	f44f 76fa 	mov.w	r6, #500	@ 0x1f4
 8013a12:	e7ee      	b.n	80139f2 <rcl_take_response+0x92>
 8013a14:	260b      	movs	r6, #11
 8013a16:	e7ec      	b.n	80139f2 <rcl_take_response+0x92>
 8013a18:	2601      	movs	r6, #1
 8013a1a:	e7ea      	b.n	80139f2 <rcl_take_response+0x92>
 8013a1c:	f240 16f5 	movw	r6, #501	@ 0x1f5
 8013a20:	e7e7      	b.n	80139f2 <rcl_take_response+0x92>
 8013a22:	f000 f813 	bl	8013a4c <rcl_convert_rmw_ret_to_rcl_ret>
 8013a26:	4606      	mov	r6, r0
 8013a28:	e7e3      	b.n	80139f2 <rcl_take_response+0x92>
 8013a2a:	bf00      	nop
 8013a2c:	f3af 8000 	nop.w
	...

08013a38 <rcl_client_is_valid>:
 8013a38:	b130      	cbz	r0, 8013a48 <rcl_client_is_valid+0x10>
 8013a3a:	6800      	ldr	r0, [r0, #0]
 8013a3c:	b120      	cbz	r0, 8013a48 <rcl_client_is_valid+0x10>
 8013a3e:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8013a42:	3800      	subs	r0, #0
 8013a44:	bf18      	it	ne
 8013a46:	2001      	movne	r0, #1
 8013a48:	4770      	bx	lr
 8013a4a:	bf00      	nop

08013a4c <rcl_convert_rmw_ret_to_rcl_ret>:
 8013a4c:	280b      	cmp	r0, #11
 8013a4e:	dc0d      	bgt.n	8013a6c <rcl_convert_rmw_ret_to_rcl_ret+0x20>
 8013a50:	2800      	cmp	r0, #0
 8013a52:	db09      	blt.n	8013a68 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 8013a54:	280b      	cmp	r0, #11
 8013a56:	d807      	bhi.n	8013a68 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 8013a58:	e8df f000 	tbb	[pc, r0]
 8013a5c:	07060607 	.word	0x07060607
 8013a60:	06060606 	.word	0x06060606
 8013a64:	07070606 	.word	0x07070606
 8013a68:	2001      	movs	r0, #1
 8013a6a:	4770      	bx	lr
 8013a6c:	28cb      	cmp	r0, #203	@ 0xcb
 8013a6e:	bf14      	ite	ne
 8013a70:	2001      	movne	r0, #1
 8013a72:	20cb      	moveq	r0, #203	@ 0xcb
 8013a74:	4770      	bx	lr
 8013a76:	bf00      	nop

08013a78 <rcl_get_zero_initialized_context>:
 8013a78:	2200      	movs	r2, #0
 8013a7a:	e9c0 2200 	strd	r2, r2, [r0]
 8013a7e:	4770      	bx	lr

08013a80 <rcl_context_is_valid>:
 8013a80:	b118      	cbz	r0, 8013a8a <rcl_context_is_valid+0xa>
 8013a82:	6840      	ldr	r0, [r0, #4]
 8013a84:	3800      	subs	r0, #0
 8013a86:	bf18      	it	ne
 8013a88:	2001      	movne	r0, #1
 8013a8a:	4770      	bx	lr

08013a8c <__cleanup_context>:
 8013a8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013a90:	4606      	mov	r6, r0
 8013a92:	6800      	ldr	r0, [r0, #0]
 8013a94:	2300      	movs	r3, #0
 8013a96:	6073      	str	r3, [r6, #4]
 8013a98:	2800      	cmp	r0, #0
 8013a9a:	d042      	beq.n	8013b22 <__cleanup_context+0x96>
 8013a9c:	6943      	ldr	r3, [r0, #20]
 8013a9e:	f8d0 9004 	ldr.w	r9, [r0, #4]
 8013aa2:	6907      	ldr	r7, [r0, #16]
 8013aa4:	b39b      	cbz	r3, 8013b0e <__cleanup_context+0x82>
 8013aa6:	3014      	adds	r0, #20
 8013aa8:	f000 f9b2 	bl	8013e10 <rcl_init_options_fini>
 8013aac:	4680      	mov	r8, r0
 8013aae:	2800      	cmp	r0, #0
 8013ab0:	d144      	bne.n	8013b3c <__cleanup_context+0xb0>
 8013ab2:	6830      	ldr	r0, [r6, #0]
 8013ab4:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8013ab6:	b123      	cbz	r3, 8013ac2 <__cleanup_context+0x36>
 8013ab8:	3028      	adds	r0, #40	@ 0x28
 8013aba:	f003 fe9f 	bl	80177fc <rmw_context_fini>
 8013abe:	bbb8      	cbnz	r0, 8013b30 <__cleanup_context+0xa4>
 8013ac0:	6830      	ldr	r0, [r6, #0]
 8013ac2:	6a03      	ldr	r3, [r0, #32]
 8013ac4:	b1db      	cbz	r3, 8013afe <__cleanup_context+0x72>
 8013ac6:	e9d0 2c06 	ldrd	r2, ip, [r0, #24]
 8013aca:	2a01      	cmp	r2, #1
 8013acc:	f17c 0100 	sbcs.w	r1, ip, #0
 8013ad0:	db11      	blt.n	8013af6 <__cleanup_context+0x6a>
 8013ad2:	2400      	movs	r4, #0
 8013ad4:	4625      	mov	r5, r4
 8013ad6:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8013ada:	4639      	mov	r1, r7
 8013adc:	b1c8      	cbz	r0, 8013b12 <__cleanup_context+0x86>
 8013ade:	47c8      	blx	r9
 8013ae0:	6833      	ldr	r3, [r6, #0]
 8013ae2:	e9d3 2c06 	ldrd	r2, ip, [r3, #24]
 8013ae6:	3401      	adds	r4, #1
 8013ae8:	f145 0500 	adc.w	r5, r5, #0
 8013aec:	4294      	cmp	r4, r2
 8013aee:	eb75 010c 	sbcs.w	r1, r5, ip
 8013af2:	6a1b      	ldr	r3, [r3, #32]
 8013af4:	dbef      	blt.n	8013ad6 <__cleanup_context+0x4a>
 8013af6:	4618      	mov	r0, r3
 8013af8:	4639      	mov	r1, r7
 8013afa:	47c8      	blx	r9
 8013afc:	6830      	ldr	r0, [r6, #0]
 8013afe:	4639      	mov	r1, r7
 8013b00:	47c8      	blx	r9
 8013b02:	2300      	movs	r3, #0
 8013b04:	e9c6 3300 	strd	r3, r3, [r6]
 8013b08:	4640      	mov	r0, r8
 8013b0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013b0e:	4698      	mov	r8, r3
 8013b10:	e7d0      	b.n	8013ab4 <__cleanup_context+0x28>
 8013b12:	3401      	adds	r4, #1
 8013b14:	f145 0500 	adc.w	r5, r5, #0
 8013b18:	4294      	cmp	r4, r2
 8013b1a:	eb75 010c 	sbcs.w	r1, r5, ip
 8013b1e:	dbda      	blt.n	8013ad6 <__cleanup_context+0x4a>
 8013b20:	e7e9      	b.n	8013af6 <__cleanup_context+0x6a>
 8013b22:	4680      	mov	r8, r0
 8013b24:	2300      	movs	r3, #0
 8013b26:	e9c6 3300 	strd	r3, r3, [r6]
 8013b2a:	4640      	mov	r0, r8
 8013b2c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013b30:	f1b8 0f00 	cmp.w	r8, #0
 8013b34:	d005      	beq.n	8013b42 <__cleanup_context+0xb6>
 8013b36:	f7fb f913 	bl	800ed60 <rcutils_reset_error>
 8013b3a:	e7c1      	b.n	8013ac0 <__cleanup_context+0x34>
 8013b3c:	f7fb f910 	bl	800ed60 <rcutils_reset_error>
 8013b40:	e7b7      	b.n	8013ab2 <__cleanup_context+0x26>
 8013b42:	f7ff ff83 	bl	8013a4c <rcl_convert_rmw_ret_to_rcl_ret>
 8013b46:	4680      	mov	r8, r0
 8013b48:	e7f5      	b.n	8013b36 <__cleanup_context+0xaa>
 8013b4a:	bf00      	nop

08013b4c <rcl_init>:
 8013b4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013b50:	1e04      	subs	r4, r0, #0
 8013b52:	b0a5      	sub	sp, #148	@ 0x94
 8013b54:	460d      	mov	r5, r1
 8013b56:	4617      	mov	r7, r2
 8013b58:	461e      	mov	r6, r3
 8013b5a:	dd13      	ble.n	8013b84 <rcl_init+0x38>
 8013b5c:	b161      	cbz	r1, 8013b78 <rcl_init+0x2c>
 8013b5e:	f1a1 0e04 	sub.w	lr, r1, #4
 8013b62:	f04f 0c00 	mov.w	ip, #0
 8013b66:	e001      	b.n	8013b6c <rcl_init+0x20>
 8013b68:	4564      	cmp	r4, ip
 8013b6a:	d00d      	beq.n	8013b88 <rcl_init+0x3c>
 8013b6c:	f85e 0f04 	ldr.w	r0, [lr, #4]!
 8013b70:	f10c 0c01 	add.w	ip, ip, #1
 8013b74:	2800      	cmp	r0, #0
 8013b76:	d1f7      	bne.n	8013b68 <rcl_init+0x1c>
 8013b78:	f04f 080b 	mov.w	r8, #11
 8013b7c:	4640      	mov	r0, r8
 8013b7e:	b025      	add	sp, #148	@ 0x94
 8013b80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013b84:	2900      	cmp	r1, #0
 8013b86:	d1f7      	bne.n	8013b78 <rcl_init+0x2c>
 8013b88:	2f00      	cmp	r7, #0
 8013b8a:	d0f5      	beq.n	8013b78 <rcl_init+0x2c>
 8013b8c:	683b      	ldr	r3, [r7, #0]
 8013b8e:	2b00      	cmp	r3, #0
 8013b90:	d0f2      	beq.n	8013b78 <rcl_init+0x2c>
 8013b92:	469c      	mov	ip, r3
 8013b94:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013b98:	f10d 0e7c 	add.w	lr, sp, #124	@ 0x7c
 8013b9c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8013ba0:	f8dc 3000 	ldr.w	r3, [ip]
 8013ba4:	f8ce 3000 	str.w	r3, [lr]
 8013ba8:	a81f      	add	r0, sp, #124	@ 0x7c
 8013baa:	f7fb f8ad 	bl	800ed08 <rcutils_allocator_is_valid>
 8013bae:	2800      	cmp	r0, #0
 8013bb0:	d0e2      	beq.n	8013b78 <rcl_init+0x2c>
 8013bb2:	2e00      	cmp	r6, #0
 8013bb4:	d0e0      	beq.n	8013b78 <rcl_init+0x2c>
 8013bb6:	6833      	ldr	r3, [r6, #0]
 8013bb8:	2b00      	cmp	r3, #0
 8013bba:	d173      	bne.n	8013ca4 <rcl_init+0x158>
 8013bbc:	e9dd 3222 	ldrd	r3, r2, [sp, #136]	@ 0x88
 8013bc0:	2198      	movs	r1, #152	@ 0x98
 8013bc2:	2001      	movs	r0, #1
 8013bc4:	4798      	blx	r3
 8013bc6:	4680      	mov	r8, r0
 8013bc8:	6030      	str	r0, [r6, #0]
 8013bca:	2800      	cmp	r0, #0
 8013bcc:	f000 80ac 	beq.w	8013d28 <rcl_init+0x1dc>
 8013bd0:	a802      	add	r0, sp, #8
 8013bd2:	f003 f965 	bl	8016ea0 <rmw_get_zero_initialized_context>
 8013bd6:	a902      	add	r1, sp, #8
 8013bd8:	f108 0028 	add.w	r0, r8, #40	@ 0x28
 8013bdc:	2270      	movs	r2, #112	@ 0x70
 8013bde:	f008 fd50 	bl	801c682 <memcpy>
 8013be2:	f10d 0e7c 	add.w	lr, sp, #124	@ 0x7c
 8013be6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8013bea:	f8d6 8000 	ldr.w	r8, [r6]
 8013bee:	46c4      	mov	ip, r8
 8013bf0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8013bf4:	f8de 3000 	ldr.w	r3, [lr]
 8013bf8:	f8cc 3000 	str.w	r3, [ip]
 8013bfc:	f108 0114 	add.w	r1, r8, #20
 8013c00:	4638      	mov	r0, r7
 8013c02:	f000 f92f 	bl	8013e64 <rcl_init_options_copy>
 8013c06:	4680      	mov	r8, r0
 8013c08:	2800      	cmp	r0, #0
 8013c0a:	d147      	bne.n	8013c9c <rcl_init+0x150>
 8013c0c:	f8d6 9000 	ldr.w	r9, [r6]
 8013c10:	ea4f 7ae4 	mov.w	sl, r4, asr #31
 8013c14:	f8c9 0020 	str.w	r0, [r9, #32]
 8013c18:	f8c9 4018 	str.w	r4, [r9, #24]
 8013c1c:	f8c9 a01c 	str.w	sl, [r9, #28]
 8013c20:	2c00      	cmp	r4, #0
 8013c22:	d047      	beq.n	8013cb4 <rcl_init+0x168>
 8013c24:	2d00      	cmp	r5, #0
 8013c26:	d045      	beq.n	8013cb4 <rcl_init+0x168>
 8013c28:	e9dd 3222 	ldrd	r3, r2, [sp, #136]	@ 0x88
 8013c2c:	2104      	movs	r1, #4
 8013c2e:	4620      	mov	r0, r4
 8013c30:	4798      	blx	r3
 8013c32:	f8c9 0020 	str.w	r0, [r9, #32]
 8013c36:	f8d6 9000 	ldr.w	r9, [r6]
 8013c3a:	f8d9 b020 	ldr.w	fp, [r9, #32]
 8013c3e:	f1bb 0f00 	cmp.w	fp, #0
 8013c42:	d029      	beq.n	8013c98 <rcl_init+0x14c>
 8013c44:	2c01      	cmp	r4, #1
 8013c46:	f17a 0300 	sbcs.w	r3, sl, #0
 8013c4a:	db33      	blt.n	8013cb4 <rcl_init+0x168>
 8013c4c:	f04f 0800 	mov.w	r8, #0
 8013c50:	3d04      	subs	r5, #4
 8013c52:	46c1      	mov	r9, r8
 8013c54:	e00d      	b.n	8013c72 <rcl_init+0x126>
 8013c56:	6829      	ldr	r1, [r5, #0]
 8013c58:	f008 fd13 	bl	801c682 <memcpy>
 8013c5c:	f118 0801 	adds.w	r8, r8, #1
 8013c60:	f149 0900 	adc.w	r9, r9, #0
 8013c64:	45ca      	cmp	sl, r9
 8013c66:	bf08      	it	eq
 8013c68:	4544      	cmpeq	r4, r8
 8013c6a:	d021      	beq.n	8013cb0 <rcl_init+0x164>
 8013c6c:	6833      	ldr	r3, [r6, #0]
 8013c6e:	f8d3 b020 	ldr.w	fp, [r3, #32]
 8013c72:	f855 0f04 	ldr.w	r0, [r5, #4]!
 8013c76:	f7ec fb13 	bl	80002a0 <strlen>
 8013c7a:	1c42      	adds	r2, r0, #1
 8013c7c:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8013c7e:	9923      	ldr	r1, [sp, #140]	@ 0x8c
 8013c80:	9201      	str	r2, [sp, #4]
 8013c82:	4610      	mov	r0, r2
 8013c84:	4798      	blx	r3
 8013c86:	6833      	ldr	r3, [r6, #0]
 8013c88:	f84b 0028 	str.w	r0, [fp, r8, lsl #2]
 8013c8c:	6a1b      	ldr	r3, [r3, #32]
 8013c8e:	9a01      	ldr	r2, [sp, #4]
 8013c90:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8013c94:	2800      	cmp	r0, #0
 8013c96:	d1de      	bne.n	8013c56 <rcl_init+0x10a>
 8013c98:	f04f 080a 	mov.w	r8, #10
 8013c9c:	4630      	mov	r0, r6
 8013c9e:	f7ff fef5 	bl	8013a8c <__cleanup_context>
 8013ca2:	e76b      	b.n	8013b7c <rcl_init+0x30>
 8013ca4:	f04f 0864 	mov.w	r8, #100	@ 0x64
 8013ca8:	4640      	mov	r0, r8
 8013caa:	b025      	add	sp, #148	@ 0x94
 8013cac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013cb0:	f8d6 9000 	ldr.w	r9, [r6]
 8013cb4:	4a26      	ldr	r2, [pc, #152]	@ (8013d50 <rcl_init+0x204>)
 8013cb6:	6813      	ldr	r3, [r2, #0]
 8013cb8:	3301      	adds	r3, #1
 8013cba:	d030      	beq.n	8013d1e <rcl_init+0x1d2>
 8013cbc:	461d      	mov	r5, r3
 8013cbe:	2000      	movs	r0, #0
 8013cc0:	4619      	mov	r1, r3
 8013cc2:	f8d9 4014 	ldr.w	r4, [r9, #20]
 8013cc6:	6073      	str	r3, [r6, #4]
 8013cc8:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8013cca:	6011      	str	r1, [r2, #0]
 8013ccc:	3301      	adds	r3, #1
 8013cce:	e9c4 5006 	strd	r5, r0, [r4, #24]
 8013cd2:	d033      	beq.n	8013d3c <rcl_init+0x1f0>
 8013cd4:	683b      	ldr	r3, [r7, #0]
 8013cd6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8013cda:	f104 0530 	add.w	r5, r4, #48	@ 0x30
 8013cde:	b333      	cbz	r3, 8013d2e <rcl_init+0x1e2>
 8013ce0:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8013ce2:	f894 0030 	ldrb.w	r0, [r4, #48]	@ 0x30
 8013ce6:	b953      	cbnz	r3, 8013cfe <rcl_init+0x1b2>
 8013ce8:	2801      	cmp	r0, #1
 8013cea:	d008      	beq.n	8013cfe <rcl_init+0x1b2>
 8013cec:	a91f      	add	r1, sp, #124	@ 0x7c
 8013cee:	4628      	mov	r0, r5
 8013cf0:	f006 fee0 	bl	801aab4 <rcl_get_discovery_static_peers>
 8013cf4:	4680      	mov	r8, r0
 8013cf6:	2800      	cmp	r0, #0
 8013cf8:	d1d0      	bne.n	8013c9c <rcl_init+0x150>
 8013cfa:	f894 0030 	ldrb.w	r0, [r4, #48]	@ 0x30
 8013cfe:	f006 fecf 	bl	801aaa0 <rcl_automatic_discovery_range_to_string>
 8013d02:	6831      	ldr	r1, [r6, #0]
 8013d04:	6948      	ldr	r0, [r1, #20]
 8013d06:	3128      	adds	r1, #40	@ 0x28
 8013d08:	3018      	adds	r0, #24
 8013d0a:	f003 fc43 	bl	8017594 <rmw_init>
 8013d0e:	4680      	mov	r8, r0
 8013d10:	2800      	cmp	r0, #0
 8013d12:	f43f af33 	beq.w	8013b7c <rcl_init+0x30>
 8013d16:	f7ff fe99 	bl	8013a4c <rcl_convert_rmw_ret_to_rcl_ret>
 8013d1a:	4680      	mov	r8, r0
 8013d1c:	e7be      	b.n	8013c9c <rcl_init+0x150>
 8013d1e:	2101      	movs	r1, #1
 8013d20:	4618      	mov	r0, r3
 8013d22:	460d      	mov	r5, r1
 8013d24:	460b      	mov	r3, r1
 8013d26:	e7cc      	b.n	8013cc2 <rcl_init+0x176>
 8013d28:	f04f 080a 	mov.w	r8, #10
 8013d2c:	e726      	b.n	8013b7c <rcl_init+0x30>
 8013d2e:	4628      	mov	r0, r5
 8013d30:	f006 fe74 	bl	801aa1c <rcl_get_automatic_discovery_range>
 8013d34:	4680      	mov	r8, r0
 8013d36:	2800      	cmp	r0, #0
 8013d38:	d0d2      	beq.n	8013ce0 <rcl_init+0x194>
 8013d3a:	e7af      	b.n	8013c9c <rcl_init+0x150>
 8013d3c:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8013d40:	f006 ff22 	bl	801ab88 <rcl_get_default_domain_id>
 8013d44:	4680      	mov	r8, r0
 8013d46:	2800      	cmp	r0, #0
 8013d48:	d1a8      	bne.n	8013c9c <rcl_init+0x150>
 8013d4a:	6833      	ldr	r3, [r6, #0]
 8013d4c:	695c      	ldr	r4, [r3, #20]
 8013d4e:	e7c1      	b.n	8013cd4 <rcl_init+0x188>
 8013d50:	20011110 	.word	0x20011110

08013d54 <rcl_get_zero_initialized_init_options>:
 8013d54:	2000      	movs	r0, #0
 8013d56:	4770      	bx	lr

08013d58 <rcl_init_options_init>:
 8013d58:	b084      	sub	sp, #16
 8013d5a:	b570      	push	{r4, r5, r6, lr}
 8013d5c:	b09e      	sub	sp, #120	@ 0x78
 8013d5e:	ad23      	add	r5, sp, #140	@ 0x8c
 8013d60:	e885 000e 	stmia.w	r5, {r1, r2, r3}
 8013d64:	2800      	cmp	r0, #0
 8013d66:	d046      	beq.n	8013df6 <rcl_init_options_init+0x9e>
 8013d68:	6803      	ldr	r3, [r0, #0]
 8013d6a:	4604      	mov	r4, r0
 8013d6c:	b133      	cbz	r3, 8013d7c <rcl_init_options_init+0x24>
 8013d6e:	2564      	movs	r5, #100	@ 0x64
 8013d70:	4628      	mov	r0, r5
 8013d72:	b01e      	add	sp, #120	@ 0x78
 8013d74:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8013d78:	b004      	add	sp, #16
 8013d7a:	4770      	bx	lr
 8013d7c:	4628      	mov	r0, r5
 8013d7e:	f7fa ffc3 	bl	800ed08 <rcutils_allocator_is_valid>
 8013d82:	2800      	cmp	r0, #0
 8013d84:	d037      	beq.n	8013df6 <rcl_init_options_init+0x9e>
 8013d86:	46ae      	mov	lr, r5
 8013d88:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8013d8c:	f10d 0c64 	add.w	ip, sp, #100	@ 0x64
 8013d90:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8013d94:	f8de 3000 	ldr.w	r3, [lr]
 8013d98:	f8cc 3000 	str.w	r3, [ip]
 8013d9c:	9927      	ldr	r1, [sp, #156]	@ 0x9c
 8013d9e:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8013da0:	2070      	movs	r0, #112	@ 0x70
 8013da2:	4798      	blx	r3
 8013da4:	4606      	mov	r6, r0
 8013da6:	6020      	str	r0, [r4, #0]
 8013da8:	b338      	cbz	r0, 8013dfa <rcl_init_options_init+0xa2>
 8013daa:	f10d 0c64 	add.w	ip, sp, #100	@ 0x64
 8013dae:	4686      	mov	lr, r0
 8013db0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013db4:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8013db8:	f8dc 3000 	ldr.w	r3, [ip]
 8013dbc:	f8ce 3000 	str.w	r3, [lr]
 8013dc0:	a802      	add	r0, sp, #8
 8013dc2:	f003 f877 	bl	8016eb4 <rmw_get_zero_initialized_init_options>
 8013dc6:	2258      	movs	r2, #88	@ 0x58
 8013dc8:	a902      	add	r1, sp, #8
 8013dca:	f106 0018 	add.w	r0, r6, #24
 8013dce:	f008 fc58 	bl	801c682 <memcpy>
 8013dd2:	ab26      	add	r3, sp, #152	@ 0x98
 8013dd4:	e893 0003 	ldmia.w	r3, {r0, r1}
 8013dd8:	6826      	ldr	r6, [r4, #0]
 8013dda:	e88d 0003 	stmia.w	sp, {r0, r1}
 8013dde:	f106 0018 	add.w	r0, r6, #24
 8013de2:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 8013de6:	f003 fae5 	bl	80173b4 <rmw_init_options_init>
 8013dea:	4605      	mov	r5, r0
 8013dec:	b938      	cbnz	r0, 8013dfe <rcl_init_options_init+0xa6>
 8013dee:	6823      	ldr	r3, [r4, #0]
 8013df0:	f883 0030 	strb.w	r0, [r3, #48]	@ 0x30
 8013df4:	e7bc      	b.n	8013d70 <rcl_init_options_init+0x18>
 8013df6:	250b      	movs	r5, #11
 8013df8:	e7ba      	b.n	8013d70 <rcl_init_options_init+0x18>
 8013dfa:	250a      	movs	r5, #10
 8013dfc:	e7b8      	b.n	8013d70 <rcl_init_options_init+0x18>
 8013dfe:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8013e00:	9927      	ldr	r1, [sp, #156]	@ 0x9c
 8013e02:	6820      	ldr	r0, [r4, #0]
 8013e04:	4798      	blx	r3
 8013e06:	4628      	mov	r0, r5
 8013e08:	f7ff fe20 	bl	8013a4c <rcl_convert_rmw_ret_to_rcl_ret>
 8013e0c:	4605      	mov	r5, r0
 8013e0e:	e7af      	b.n	8013d70 <rcl_init_options_init+0x18>

08013e10 <rcl_init_options_fini>:
 8013e10:	b530      	push	{r4, r5, lr}
 8013e12:	b087      	sub	sp, #28
 8013e14:	b1f0      	cbz	r0, 8013e54 <rcl_init_options_fini+0x44>
 8013e16:	6803      	ldr	r3, [r0, #0]
 8013e18:	4604      	mov	r4, r0
 8013e1a:	b1db      	cbz	r3, 8013e54 <rcl_init_options_fini+0x44>
 8013e1c:	469c      	mov	ip, r3
 8013e1e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013e22:	f10d 0e04 	add.w	lr, sp, #4
 8013e26:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8013e2a:	f8dc 3000 	ldr.w	r3, [ip]
 8013e2e:	f8ce 3000 	str.w	r3, [lr]
 8013e32:	a801      	add	r0, sp, #4
 8013e34:	f7fa ff68 	bl	800ed08 <rcutils_allocator_is_valid>
 8013e38:	b160      	cbz	r0, 8013e54 <rcl_init_options_fini+0x44>
 8013e3a:	6820      	ldr	r0, [r4, #0]
 8013e3c:	3018      	adds	r0, #24
 8013e3e:	f003 fb6b 	bl	8017518 <rmw_init_options_fini>
 8013e42:	4605      	mov	r5, r0
 8013e44:	b950      	cbnz	r0, 8013e5c <rcl_init_options_fini+0x4c>
 8013e46:	6820      	ldr	r0, [r4, #0]
 8013e48:	9b02      	ldr	r3, [sp, #8]
 8013e4a:	9905      	ldr	r1, [sp, #20]
 8013e4c:	4798      	blx	r3
 8013e4e:	4628      	mov	r0, r5
 8013e50:	b007      	add	sp, #28
 8013e52:	bd30      	pop	{r4, r5, pc}
 8013e54:	250b      	movs	r5, #11
 8013e56:	4628      	mov	r0, r5
 8013e58:	b007      	add	sp, #28
 8013e5a:	bd30      	pop	{r4, r5, pc}
 8013e5c:	f7ff fdf6 	bl	8013a4c <rcl_convert_rmw_ret_to_rcl_ret>
 8013e60:	4605      	mov	r5, r0
 8013e62:	e7f8      	b.n	8013e56 <rcl_init_options_fini+0x46>

08013e64 <rcl_init_options_copy>:
 8013e64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013e66:	b09d      	sub	sp, #116	@ 0x74
 8013e68:	2800      	cmp	r0, #0
 8013e6a:	d04a      	beq.n	8013f02 <rcl_init_options_copy+0x9e>
 8013e6c:	4604      	mov	r4, r0
 8013e6e:	6800      	ldr	r0, [r0, #0]
 8013e70:	2800      	cmp	r0, #0
 8013e72:	d046      	beq.n	8013f02 <rcl_init_options_copy+0x9e>
 8013e74:	460d      	mov	r5, r1
 8013e76:	f7fa ff47 	bl	800ed08 <rcutils_allocator_is_valid>
 8013e7a:	2800      	cmp	r0, #0
 8013e7c:	d041      	beq.n	8013f02 <rcl_init_options_copy+0x9e>
 8013e7e:	2d00      	cmp	r5, #0
 8013e80:	d03f      	beq.n	8013f02 <rcl_init_options_copy+0x9e>
 8013e82:	682b      	ldr	r3, [r5, #0]
 8013e84:	b11b      	cbz	r3, 8013e8e <rcl_init_options_copy+0x2a>
 8013e86:	2464      	movs	r4, #100	@ 0x64
 8013e88:	4620      	mov	r0, r4
 8013e8a:	b01d      	add	sp, #116	@ 0x74
 8013e8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013e8e:	6826      	ldr	r6, [r4, #0]
 8013e90:	46b6      	mov	lr, r6
 8013e92:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8013e96:	f10d 0c5c 	add.w	ip, sp, #92	@ 0x5c
 8013e9a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8013e9e:	f8de 3000 	ldr.w	r3, [lr]
 8013ea2:	6837      	ldr	r7, [r6, #0]
 8013ea4:	f8cc 3000 	str.w	r3, [ip]
 8013ea8:	4619      	mov	r1, r3
 8013eaa:	2070      	movs	r0, #112	@ 0x70
 8013eac:	47b8      	blx	r7
 8013eae:	4606      	mov	r6, r0
 8013eb0:	6028      	str	r0, [r5, #0]
 8013eb2:	b350      	cbz	r0, 8013f0a <rcl_init_options_copy+0xa6>
 8013eb4:	f10d 0c5c 	add.w	ip, sp, #92	@ 0x5c
 8013eb8:	4686      	mov	lr, r0
 8013eba:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013ebe:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8013ec2:	f8dc 3000 	ldr.w	r3, [ip]
 8013ec6:	f8ce 3000 	str.w	r3, [lr]
 8013eca:	4668      	mov	r0, sp
 8013ecc:	f002 fff2 	bl	8016eb4 <rmw_get_zero_initialized_init_options>
 8013ed0:	2258      	movs	r2, #88	@ 0x58
 8013ed2:	4669      	mov	r1, sp
 8013ed4:	f106 0018 	add.w	r0, r6, #24
 8013ed8:	f008 fbd3 	bl	801c682 <memcpy>
 8013edc:	6820      	ldr	r0, [r4, #0]
 8013ede:	6829      	ldr	r1, [r5, #0]
 8013ee0:	3018      	adds	r0, #24
 8013ee2:	3118      	adds	r1, #24
 8013ee4:	f003 fac8 	bl	8017478 <rmw_init_options_copy>
 8013ee8:	4604      	mov	r4, r0
 8013eea:	2800      	cmp	r0, #0
 8013eec:	d0cc      	beq.n	8013e88 <rcl_init_options_copy+0x24>
 8013eee:	f7fa ff1f 	bl	800ed30 <rcutils_get_error_string>
 8013ef2:	f7fa ff35 	bl	800ed60 <rcutils_reset_error>
 8013ef6:	4628      	mov	r0, r5
 8013ef8:	f7ff ff8a 	bl	8013e10 <rcl_init_options_fini>
 8013efc:	b138      	cbz	r0, 8013f0e <rcl_init_options_copy+0xaa>
 8013efe:	4604      	mov	r4, r0
 8013f00:	e7c2      	b.n	8013e88 <rcl_init_options_copy+0x24>
 8013f02:	240b      	movs	r4, #11
 8013f04:	4620      	mov	r0, r4
 8013f06:	b01d      	add	sp, #116	@ 0x74
 8013f08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013f0a:	240a      	movs	r4, #10
 8013f0c:	e7bc      	b.n	8013e88 <rcl_init_options_copy+0x24>
 8013f0e:	4620      	mov	r0, r4
 8013f10:	b01d      	add	sp, #116	@ 0x74
 8013f12:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8013f16:	f7ff bd99 	b.w	8013a4c <rcl_convert_rmw_ret_to_rcl_ret>
 8013f1a:	bf00      	nop

08013f1c <rcl_get_zero_initialized_node>:
 8013f1c:	4a03      	ldr	r2, [pc, #12]	@ (8013f2c <rcl_get_zero_initialized_node+0x10>)
 8013f1e:	4603      	mov	r3, r0
 8013f20:	e892 0003 	ldmia.w	r2, {r0, r1}
 8013f24:	e883 0003 	stmia.w	r3, {r0, r1}
 8013f28:	4618      	mov	r0, r3
 8013f2a:	4770      	bx	lr
 8013f2c:	0801fb38 	.word	0x0801fb38

08013f30 <rcl_node_init>:
 8013f30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013f34:	b0ab      	sub	sp, #172	@ 0xac
 8013f36:	4604      	mov	r4, r0
 8013f38:	9d34      	ldr	r5, [sp, #208]	@ 0xd0
 8013f3a:	a825      	add	r0, sp, #148	@ 0x94
 8013f3c:	4689      	mov	r9, r1
 8013f3e:	4690      	mov	r8, r2
 8013f40:	461f      	mov	r7, r3
 8013f42:	f007 f893 	bl	801b06c <rcl_guard_condition_get_default_options>
 8013f46:	2d00      	cmp	r5, #0
 8013f48:	f000 80d8 	beq.w	80140fc <rcl_node_init+0x1cc>
 8013f4c:	4628      	mov	r0, r5
 8013f4e:	f7fa fedb 	bl	800ed08 <rcutils_allocator_is_valid>
 8013f52:	2800      	cmp	r0, #0
 8013f54:	f000 80d2 	beq.w	80140fc <rcl_node_init+0x1cc>
 8013f58:	f1b9 0f00 	cmp.w	r9, #0
 8013f5c:	f000 80ce 	beq.w	80140fc <rcl_node_init+0x1cc>
 8013f60:	f1b8 0f00 	cmp.w	r8, #0
 8013f64:	f000 80ca 	beq.w	80140fc <rcl_node_init+0x1cc>
 8013f68:	2c00      	cmp	r4, #0
 8013f6a:	f000 80c7 	beq.w	80140fc <rcl_node_init+0x1cc>
 8013f6e:	6866      	ldr	r6, [r4, #4]
 8013f70:	2e00      	cmp	r6, #0
 8013f72:	f040 80ca 	bne.w	801410a <rcl_node_init+0x1da>
 8013f76:	2f00      	cmp	r7, #0
 8013f78:	f000 80c0 	beq.w	80140fc <rcl_node_init+0x1cc>
 8013f7c:	4638      	mov	r0, r7
 8013f7e:	f7ff fd7f 	bl	8013a80 <rcl_context_is_valid>
 8013f82:	2800      	cmp	r0, #0
 8013f84:	f000 80bf 	beq.w	8014106 <rcl_node_init+0x1d6>
 8013f88:	4632      	mov	r2, r6
 8013f8a:	a924      	add	r1, sp, #144	@ 0x90
 8013f8c:	4648      	mov	r0, r9
 8013f8e:	9624      	str	r6, [sp, #144]	@ 0x90
 8013f90:	f003 f92c 	bl	80171ec <rmw_validate_node_name>
 8013f94:	4606      	mov	r6, r0
 8013f96:	2800      	cmp	r0, #0
 8013f98:	f040 80b1 	bne.w	80140fe <rcl_node_init+0x1ce>
 8013f9c:	9824      	ldr	r0, [sp, #144]	@ 0x90
 8013f9e:	2800      	cmp	r0, #0
 8013fa0:	f040 8104 	bne.w	80141ac <rcl_node_init+0x27c>
 8013fa4:	f898 3000 	ldrb.w	r3, [r8]
 8013fa8:	2b00      	cmp	r3, #0
 8013faa:	f000 80f0 	beq.w	801418e <rcl_node_init+0x25e>
 8013fae:	2b2f      	cmp	r3, #47	@ 0x2f
 8013fb0:	f000 80b0 	beq.w	8014114 <rcl_node_init+0x1e4>
 8013fb4:	4b85      	ldr	r3, [pc, #532]	@ (80141cc <rcl_node_init+0x29c>)
 8013fb6:	f8cd 800c 	str.w	r8, [sp, #12]
 8013fba:	9302      	str	r3, [sp, #8]
 8013fbc:	692b      	ldr	r3, [r5, #16]
 8013fbe:	9300      	str	r3, [sp, #0]
 8013fc0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8013fc4:	9301      	str	r3, [sp, #4]
 8013fc6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8013fca:	f002 fccf 	bl	801696c <rcutils_format_string_limit>
 8013fce:	4680      	mov	r8, r0
 8013fd0:	f1b8 0f00 	cmp.w	r8, #0
 8013fd4:	f000 80e8 	beq.w	80141a8 <rcl_node_init+0x278>
 8013fd8:	2200      	movs	r2, #0
 8013fda:	a924      	add	r1, sp, #144	@ 0x90
 8013fdc:	4640      	mov	r0, r8
 8013fde:	9224      	str	r2, [sp, #144]	@ 0x90
 8013fe0:	f003 f8e6 	bl	80171b0 <rmw_validate_namespace>
 8013fe4:	4606      	mov	r6, r0
 8013fe6:	2800      	cmp	r0, #0
 8013fe8:	f040 80a4 	bne.w	8014134 <rcl_node_init+0x204>
 8013fec:	9824      	ldr	r0, [sp, #144]	@ 0x90
 8013fee:	2800      	cmp	r0, #0
 8013ff0:	f040 809d 	bne.w	801412e <rcl_node_init+0x1fe>
 8013ff4:	e9d5 3203 	ldrd	r3, r2, [r5, #12]
 8013ff8:	2178      	movs	r1, #120	@ 0x78
 8013ffa:	2001      	movs	r0, #1
 8013ffc:	4798      	blx	r3
 8013ffe:	4606      	mov	r6, r0
 8014000:	6060      	str	r0, [r4, #4]
 8014002:	2800      	cmp	r0, #0
 8014004:	f000 80d6 	beq.w	80141b4 <rcl_node_init+0x284>
 8014008:	a80a      	add	r0, sp, #40	@ 0x28
 801400a:	f000 f92f 	bl	801426c <rcl_node_get_default_options>
 801400e:	a90a      	add	r1, sp, #40	@ 0x28
 8014010:	4630      	mov	r0, r6
 8014012:	2268      	movs	r2, #104	@ 0x68
 8014014:	f008 fb35 	bl	801c682 <memcpy>
 8014018:	6861      	ldr	r1, [r4, #4]
 801401a:	6027      	str	r7, [r4, #0]
 801401c:	4628      	mov	r0, r5
 801401e:	f000 f933 	bl	8014288 <rcl_node_options_copy>
 8014022:	4606      	mov	r6, r0
 8014024:	2800      	cmp	r0, #0
 8014026:	f040 8085 	bne.w	8014134 <rcl_node_init+0x204>
 801402a:	4640      	mov	r0, r8
 801402c:	f7ec f938 	bl	80002a0 <strlen>
 8014030:	eb08 0300 	add.w	r3, r8, r0
 8014034:	6866      	ldr	r6, [r4, #4]
 8014036:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 801403a:	e9cd 8903 	strd	r8, r9, [sp, #12]
 801403e:	2b2f      	cmp	r3, #47	@ 0x2f
 8014040:	bf0c      	ite	eq
 8014042:	4b63      	ldreq	r3, [pc, #396]	@ (80141d0 <rcl_node_init+0x2a0>)
 8014044:	4b63      	ldrne	r3, [pc, #396]	@ (80141d4 <rcl_node_init+0x2a4>)
 8014046:	9302      	str	r3, [sp, #8]
 8014048:	692b      	ldr	r3, [r5, #16]
 801404a:	9300      	str	r3, [sp, #0]
 801404c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8014050:	9301      	str	r3, [sp, #4]
 8014052:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8014056:	f002 fc89 	bl	801696c <rcutils_format_string_limit>
 801405a:	6863      	ldr	r3, [r4, #4]
 801405c:	6770      	str	r0, [r6, #116]	@ 0x74
 801405e:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8014060:	2a00      	cmp	r2, #0
 8014062:	f000 80a9 	beq.w	80141b8 <rcl_node_init+0x288>
 8014066:	6822      	ldr	r2, [r4, #0]
 8014068:	9307      	str	r3, [sp, #28]
 801406a:	6810      	ldr	r0, [r2, #0]
 801406c:	4649      	mov	r1, r9
 801406e:	3028      	adds	r0, #40	@ 0x28
 8014070:	4642      	mov	r2, r8
 8014072:	f003 fce7 	bl	8017a44 <rmw_create_node>
 8014076:	9b07      	ldr	r3, [sp, #28]
 8014078:	6698      	str	r0, [r3, #104]	@ 0x68
 801407a:	6863      	ldr	r3, [r4, #4]
 801407c:	6e98      	ldr	r0, [r3, #104]	@ 0x68
 801407e:	2800      	cmp	r0, #0
 8014080:	f000 809d 	beq.w	80141be <rcl_node_init+0x28e>
 8014084:	f003 fd70 	bl	8017b68 <rmw_node_get_graph_guard_condition>
 8014088:	4681      	mov	r9, r0
 801408a:	2800      	cmp	r0, #0
 801408c:	f000 809c 	beq.w	80141c8 <rcl_node_init+0x298>
 8014090:	682b      	ldr	r3, [r5, #0]
 8014092:	6929      	ldr	r1, [r5, #16]
 8014094:	6866      	ldr	r6, [r4, #4]
 8014096:	2008      	movs	r0, #8
 8014098:	4798      	blx	r3
 801409a:	6863      	ldr	r3, [r4, #4]
 801409c:	66f0      	str	r0, [r6, #108]	@ 0x6c
 801409e:	f8d3 a06c 	ldr.w	sl, [r3, #108]	@ 0x6c
 80140a2:	f1ba 0f00 	cmp.w	sl, #0
 80140a6:	f000 808d 	beq.w	80141c4 <rcl_node_init+0x294>
 80140aa:	f10d 0b20 	add.w	fp, sp, #32
 80140ae:	4658      	mov	r0, fp
 80140b0:	f006 ff04 	bl	801aebc <rcl_get_zero_initialized_guard_condition>
 80140b4:	e89b 0003 	ldmia.w	fp, {r0, r1}
 80140b8:	6863      	ldr	r3, [r4, #4]
 80140ba:	46ac      	mov	ip, r5
 80140bc:	f8d3 e06c 	ldr.w	lr, [r3, #108]	@ 0x6c
 80140c0:	e88a 0003 	stmia.w	sl, {r0, r1}
 80140c4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80140c8:	ae25      	add	r6, sp, #148	@ 0x94
 80140ca:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80140cc:	f8dc 3000 	ldr.w	r3, [ip]
 80140d0:	6033      	str	r3, [r6, #0]
 80140d2:	ab2a      	add	r3, sp, #168	@ 0xa8
 80140d4:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
 80140d8:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 80140dc:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 80140de:	463a      	mov	r2, r7
 80140e0:	4649      	mov	r1, r9
 80140e2:	4670      	mov	r0, lr
 80140e4:	f006 ff40 	bl	801af68 <rcl_guard_condition_init_from_rmw>
 80140e8:	4606      	mov	r6, r0
 80140ea:	bb18      	cbnz	r0, 8014134 <rcl_node_init+0x204>
 80140ec:	686b      	ldr	r3, [r5, #4]
 80140ee:	6929      	ldr	r1, [r5, #16]
 80140f0:	4798      	blx	r3
 80140f2:	686b      	ldr	r3, [r5, #4]
 80140f4:	6929      	ldr	r1, [r5, #16]
 80140f6:	4640      	mov	r0, r8
 80140f8:	4798      	blx	r3
 80140fa:	e000      	b.n	80140fe <rcl_node_init+0x1ce>
 80140fc:	260b      	movs	r6, #11
 80140fe:	4630      	mov	r0, r6
 8014100:	b02b      	add	sp, #172	@ 0xac
 8014102:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014106:	2665      	movs	r6, #101	@ 0x65
 8014108:	e7f9      	b.n	80140fe <rcl_node_init+0x1ce>
 801410a:	2664      	movs	r6, #100	@ 0x64
 801410c:	4630      	mov	r0, r6
 801410e:	b02b      	add	sp, #172	@ 0xac
 8014110:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014114:	f105 030c 	add.w	r3, r5, #12
 8014118:	e893 0003 	ldmia.w	r3, {r0, r1}
 801411c:	e88d 0003 	stmia.w	sp, {r0, r1}
 8014120:	4640      	mov	r0, r8
 8014122:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 8014126:	f002 fd3f 	bl	8016ba8 <rcutils_strdup>
 801412a:	4680      	mov	r8, r0
 801412c:	e750      	b.n	8013fd0 <rcl_node_init+0xa0>
 801412e:	f003 f851 	bl	80171d4 <rmw_namespace_validation_result_string>
 8014132:	26ca      	movs	r6, #202	@ 0xca
 8014134:	6863      	ldr	r3, [r4, #4]
 8014136:	b1f3      	cbz	r3, 8014176 <rcl_node_init+0x246>
 8014138:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 801413a:	b138      	cbz	r0, 801414c <rcl_node_init+0x21c>
 801413c:	f006 ff74 	bl	801b028 <rcl_guard_condition_fini>
 8014140:	6863      	ldr	r3, [r4, #4]
 8014142:	6929      	ldr	r1, [r5, #16]
 8014144:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8014146:	686b      	ldr	r3, [r5, #4]
 8014148:	4798      	blx	r3
 801414a:	6863      	ldr	r3, [r4, #4]
 801414c:	6e98      	ldr	r0, [r3, #104]	@ 0x68
 801414e:	b110      	cbz	r0, 8014156 <rcl_node_init+0x226>
 8014150:	f003 fc8e 	bl	8017a70 <rmw_destroy_node>
 8014154:	6863      	ldr	r3, [r4, #4]
 8014156:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 8014158:	6929      	ldr	r1, [r5, #16]
 801415a:	686b      	ldr	r3, [r5, #4]
 801415c:	4798      	blx	r3
 801415e:	6863      	ldr	r3, [r4, #4]
 8014160:	6929      	ldr	r1, [r5, #16]
 8014162:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 8014164:	686b      	ldr	r3, [r5, #4]
 8014166:	4798      	blx	r3
 8014168:	6860      	ldr	r0, [r4, #4]
 801416a:	f000 f8ab 	bl	80142c4 <rcl_node_options_fini>
 801416e:	686b      	ldr	r3, [r5, #4]
 8014170:	6929      	ldr	r1, [r5, #16]
 8014172:	6860      	ldr	r0, [r4, #4]
 8014174:	4798      	blx	r3
 8014176:	686b      	ldr	r3, [r5, #4]
 8014178:	6929      	ldr	r1, [r5, #16]
 801417a:	2000      	movs	r0, #0
 801417c:	4798      	blx	r3
 801417e:	686b      	ldr	r3, [r5, #4]
 8014180:	6929      	ldr	r1, [r5, #16]
 8014182:	4640      	mov	r0, r8
 8014184:	4798      	blx	r3
 8014186:	2300      	movs	r3, #0
 8014188:	e9c4 3300 	strd	r3, r3, [r4]
 801418c:	e7b7      	b.n	80140fe <rcl_node_init+0x1ce>
 801418e:	f105 030c 	add.w	r3, r5, #12
 8014192:	e893 0003 	ldmia.w	r3, {r0, r1}
 8014196:	e88d 0003 	stmia.w	sp, {r0, r1}
 801419a:	480f      	ldr	r0, [pc, #60]	@ (80141d8 <rcl_node_init+0x2a8>)
 801419c:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 80141a0:	f002 fd02 	bl	8016ba8 <rcutils_strdup>
 80141a4:	4680      	mov	r8, r0
 80141a6:	e713      	b.n	8013fd0 <rcl_node_init+0xa0>
 80141a8:	260a      	movs	r6, #10
 80141aa:	e7a8      	b.n	80140fe <rcl_node_init+0x1ce>
 80141ac:	f003 f86a 	bl	8017284 <rmw_node_name_validation_result_string>
 80141b0:	26c9      	movs	r6, #201	@ 0xc9
 80141b2:	e7a4      	b.n	80140fe <rcl_node_init+0x1ce>
 80141b4:	260a      	movs	r6, #10
 80141b6:	e7de      	b.n	8014176 <rcl_node_init+0x246>
 80141b8:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 80141ba:	260a      	movs	r6, #10
 80141bc:	e7bd      	b.n	801413a <rcl_node_init+0x20a>
 80141be:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 80141c0:	2601      	movs	r6, #1
 80141c2:	e7ba      	b.n	801413a <rcl_node_init+0x20a>
 80141c4:	260a      	movs	r6, #10
 80141c6:	e7c1      	b.n	801414c <rcl_node_init+0x21c>
 80141c8:	2601      	movs	r6, #1
 80141ca:	e7b3      	b.n	8014134 <rcl_node_init+0x204>
 80141cc:	0801f10c 	.word	0x0801f10c
 80141d0:	0801ef1c 	.word	0x0801ef1c
 80141d4:	0801f110 	.word	0x0801f110
 80141d8:	0801f108 	.word	0x0801f108

080141dc <rcl_node_is_valid>:
 80141dc:	b130      	cbz	r0, 80141ec <rcl_node_is_valid+0x10>
 80141de:	6843      	ldr	r3, [r0, #4]
 80141e0:	b123      	cbz	r3, 80141ec <rcl_node_is_valid+0x10>
 80141e2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80141e4:	b113      	cbz	r3, 80141ec <rcl_node_is_valid+0x10>
 80141e6:	6800      	ldr	r0, [r0, #0]
 80141e8:	f7ff bc4a 	b.w	8013a80 <rcl_context_is_valid>
 80141ec:	2000      	movs	r0, #0
 80141ee:	4770      	bx	lr

080141f0 <rcl_node_get_name>:
 80141f0:	b120      	cbz	r0, 80141fc <rcl_node_get_name+0xc>
 80141f2:	6840      	ldr	r0, [r0, #4]
 80141f4:	b110      	cbz	r0, 80141fc <rcl_node_get_name+0xc>
 80141f6:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 80141f8:	b100      	cbz	r0, 80141fc <rcl_node_get_name+0xc>
 80141fa:	6880      	ldr	r0, [r0, #8]
 80141fc:	4770      	bx	lr
 80141fe:	bf00      	nop

08014200 <rcl_node_get_namespace>:
 8014200:	b120      	cbz	r0, 801420c <rcl_node_get_namespace+0xc>
 8014202:	6840      	ldr	r0, [r0, #4]
 8014204:	b110      	cbz	r0, 801420c <rcl_node_get_namespace+0xc>
 8014206:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 8014208:	b100      	cbz	r0, 801420c <rcl_node_get_namespace+0xc>
 801420a:	68c0      	ldr	r0, [r0, #12]
 801420c:	4770      	bx	lr
 801420e:	bf00      	nop

08014210 <rcl_node_get_options>:
 8014210:	b128      	cbz	r0, 801421e <rcl_node_get_options+0xe>
 8014212:	6840      	ldr	r0, [r0, #4]
 8014214:	b118      	cbz	r0, 801421e <rcl_node_get_options+0xe>
 8014216:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 8014218:	2b00      	cmp	r3, #0
 801421a:	bf08      	it	eq
 801421c:	2000      	moveq	r0, #0
 801421e:	4770      	bx	lr

08014220 <rcl_node_get_rmw_handle>:
 8014220:	b110      	cbz	r0, 8014228 <rcl_node_get_rmw_handle+0x8>
 8014222:	6840      	ldr	r0, [r0, #4]
 8014224:	b100      	cbz	r0, 8014228 <rcl_node_get_rmw_handle+0x8>
 8014226:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 8014228:	4770      	bx	lr
 801422a:	bf00      	nop

0801422c <rcl_get_disable_loaned_message>:
 801422c:	b510      	push	{r4, lr}
 801422e:	b082      	sub	sp, #8
 8014230:	2300      	movs	r3, #0
 8014232:	9301      	str	r3, [sp, #4]
 8014234:	b1a0      	cbz	r0, 8014260 <rcl_get_disable_loaned_message+0x34>
 8014236:	4604      	mov	r4, r0
 8014238:	a901      	add	r1, sp, #4
 801423a:	480b      	ldr	r0, [pc, #44]	@ (8014268 <rcl_get_disable_loaned_message+0x3c>)
 801423c:	f002 fb7e 	bl	801693c <rcutils_get_env>
 8014240:	b110      	cbz	r0, 8014248 <rcl_get_disable_loaned_message+0x1c>
 8014242:	2001      	movs	r0, #1
 8014244:	b002      	add	sp, #8
 8014246:	bd10      	pop	{r4, pc}
 8014248:	9a01      	ldr	r2, [sp, #4]
 801424a:	7813      	ldrb	r3, [r2, #0]
 801424c:	3b31      	subs	r3, #49	@ 0x31
 801424e:	bf08      	it	eq
 8014250:	7853      	ldrbeq	r3, [r2, #1]
 8014252:	fab3 f383 	clz	r3, r3
 8014256:	095b      	lsrs	r3, r3, #5
 8014258:	2000      	movs	r0, #0
 801425a:	7023      	strb	r3, [r4, #0]
 801425c:	b002      	add	sp, #8
 801425e:	bd10      	pop	{r4, pc}
 8014260:	200b      	movs	r0, #11
 8014262:	b002      	add	sp, #8
 8014264:	bd10      	pop	{r4, pc}
 8014266:	bf00      	nop
 8014268:	0801f118 	.word	0x0801f118

0801426c <rcl_node_get_default_options>:
 801426c:	b510      	push	{r4, lr}
 801426e:	2253      	movs	r2, #83	@ 0x53
 8014270:	4604      	mov	r4, r0
 8014272:	2100      	movs	r1, #0
 8014274:	3015      	adds	r0, #21
 8014276:	f008 f8cb 	bl	801c410 <memset>
 801427a:	4620      	mov	r0, r4
 801427c:	f7fa fd18 	bl	800ecb0 <rcutils_get_default_allocator>
 8014280:	2301      	movs	r3, #1
 8014282:	7523      	strb	r3, [r4, #20]
 8014284:	4620      	mov	r0, r4
 8014286:	bd10      	pop	{r4, pc}

08014288 <rcl_node_options_copy>:
 8014288:	b1d0      	cbz	r0, 80142c0 <rcl_node_options_copy+0x38>
 801428a:	b570      	push	{r4, r5, r6, lr}
 801428c:	460c      	mov	r4, r1
 801428e:	b1a9      	cbz	r1, 80142bc <rcl_node_options_copy+0x34>
 8014290:	4288      	cmp	r0, r1
 8014292:	4684      	mov	ip, r0
 8014294:	d012      	beq.n	80142bc <rcl_node_options_copy+0x34>
 8014296:	4605      	mov	r5, r0
 8014298:	8a86      	ldrh	r6, [r0, #20]
 801429a:	468e      	mov	lr, r1
 801429c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801429e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80142a2:	682b      	ldr	r3, [r5, #0]
 80142a4:	f8ce 3000 	str.w	r3, [lr]
 80142a8:	f10c 0118 	add.w	r1, ip, #24
 80142ac:	2250      	movs	r2, #80	@ 0x50
 80142ae:	82a6      	strh	r6, [r4, #20]
 80142b0:	f104 0018 	add.w	r0, r4, #24
 80142b4:	f008 f9e5 	bl	801c682 <memcpy>
 80142b8:	2000      	movs	r0, #0
 80142ba:	bd70      	pop	{r4, r5, r6, pc}
 80142bc:	200b      	movs	r0, #11
 80142be:	bd70      	pop	{r4, r5, r6, pc}
 80142c0:	200b      	movs	r0, #11
 80142c2:	4770      	bx	lr

080142c4 <rcl_node_options_fini>:
 80142c4:	b1c0      	cbz	r0, 80142f8 <rcl_node_options_fini+0x34>
 80142c6:	b500      	push	{lr}
 80142c8:	4684      	mov	ip, r0
 80142ca:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80142ce:	b087      	sub	sp, #28
 80142d0:	f10d 0e04 	add.w	lr, sp, #4
 80142d4:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80142d8:	f8dc 3000 	ldr.w	r3, [ip]
 80142dc:	f8ce 3000 	str.w	r3, [lr]
 80142e0:	a801      	add	r0, sp, #4
 80142e2:	f7fa fd11 	bl	800ed08 <rcutils_allocator_is_valid>
 80142e6:	b118      	cbz	r0, 80142f0 <rcl_node_options_fini+0x2c>
 80142e8:	2000      	movs	r0, #0
 80142ea:	b007      	add	sp, #28
 80142ec:	f85d fb04 	ldr.w	pc, [sp], #4
 80142f0:	200b      	movs	r0, #11
 80142f2:	b007      	add	sp, #28
 80142f4:	f85d fb04 	ldr.w	pc, [sp], #4
 80142f8:	200b      	movs	r0, #11
 80142fa:	4770      	bx	lr

080142fc <rcl_node_resolve_name>:
 80142fc:	b082      	sub	sp, #8
 80142fe:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014302:	b091      	sub	sp, #68	@ 0x44
 8014304:	ac1a      	add	r4, sp, #104	@ 0x68
 8014306:	e884 000c 	stmia.w	r4, {r2, r3}
 801430a:	f89d 807c 	ldrb.w	r8, [sp, #124]	@ 0x7c
 801430e:	2800      	cmp	r0, #0
 8014310:	d03a      	beq.n	8014388 <rcl_node_resolve_name+0x8c>
 8014312:	460c      	mov	r4, r1
 8014314:	4605      	mov	r5, r0
 8014316:	f7ff ff7b 	bl	8014210 <rcl_node_get_options>
 801431a:	b370      	cbz	r0, 801437a <rcl_node_resolve_name+0x7e>
 801431c:	4628      	mov	r0, r5
 801431e:	f7ff ff67 	bl	80141f0 <rcl_node_get_name>
 8014322:	4681      	mov	r9, r0
 8014324:	4628      	mov	r0, r5
 8014326:	f7ff ff6b 	bl	8014200 <rcl_node_get_namespace>
 801432a:	f10d 0e68 	add.w	lr, sp, #104	@ 0x68
 801432e:	4607      	mov	r7, r0
 8014330:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8014334:	ad0b      	add	r5, sp, #44	@ 0x2c
 8014336:	46ac      	mov	ip, r5
 8014338:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801433c:	f8de 3000 	ldr.w	r3, [lr]
 8014340:	f8cc 3000 	str.w	r3, [ip]
 8014344:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8014346:	b1fb      	cbz	r3, 8014388 <rcl_node_resolve_name+0x8c>
 8014348:	468a      	mov	sl, r1
 801434a:	f8dd b078 	ldr.w	fp, [sp, #120]	@ 0x78
 801434e:	f002 fc8b 	bl	8016c68 <rcutils_get_zero_initialized_string_map>
 8014352:	ab10      	add	r3, sp, #64	@ 0x40
 8014354:	9008      	str	r0, [sp, #32]
 8014356:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 801435a:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801435e:	2100      	movs	r1, #0
 8014360:	e895 000c 	ldmia.w	r5, {r2, r3}
 8014364:	a808      	add	r0, sp, #32
 8014366:	f002 fcd9 	bl	8016d1c <rcutils_string_map_init>
 801436a:	4606      	mov	r6, r0
 801436c:	b170      	cbz	r0, 801438c <rcl_node_resolve_name+0x90>
 801436e:	f7fa fcdf 	bl	800ed30 <rcutils_get_error_string>
 8014372:	f7fa fcf5 	bl	800ed60 <rcutils_reset_error>
 8014376:	2e0a      	cmp	r6, #10
 8014378:	d000      	beq.n	801437c <rcl_node_resolve_name+0x80>
 801437a:	2601      	movs	r6, #1
 801437c:	4630      	mov	r0, r6
 801437e:	b011      	add	sp, #68	@ 0x44
 8014380:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014384:	b002      	add	sp, #8
 8014386:	4770      	bx	lr
 8014388:	260b      	movs	r6, #11
 801438a:	e7f7      	b.n	801437c <rcl_node_resolve_name+0x80>
 801438c:	9009      	str	r0, [sp, #36]	@ 0x24
 801438e:	9007      	str	r0, [sp, #28]
 8014390:	a808      	add	r0, sp, #32
 8014392:	f006 fd8d 	bl	801aeb0 <rcl_get_default_topic_name_substitutions>
 8014396:	4606      	mov	r6, r0
 8014398:	b1b0      	cbz	r0, 80143c8 <rcl_node_resolve_name+0xcc>
 801439a:	280a      	cmp	r0, #10
 801439c:	f8dd 901c 	ldr.w	r9, [sp, #28]
 80143a0:	d000      	beq.n	80143a4 <rcl_node_resolve_name+0xa8>
 80143a2:	2601      	movs	r6, #1
 80143a4:	a808      	add	r0, sp, #32
 80143a6:	f002 fcf7 	bl	8016d98 <rcutils_string_map_fini>
 80143aa:	2800      	cmp	r0, #0
 80143ac:	d132      	bne.n	8014414 <rcl_node_resolve_name+0x118>
 80143ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80143b0:	4659      	mov	r1, fp
 80143b2:	47d0      	blx	sl
 80143b4:	4659      	mov	r1, fp
 80143b6:	4648      	mov	r0, r9
 80143b8:	47d0      	blx	sl
 80143ba:	f1b8 0f00 	cmp.w	r8, #0
 80143be:	d0dd      	beq.n	801437c <rcl_node_resolve_name+0x80>
 80143c0:	2e67      	cmp	r6, #103	@ 0x67
 80143c2:	bf08      	it	eq
 80143c4:	2668      	moveq	r6, #104	@ 0x68
 80143c6:	e7d9      	b.n	801437c <rcl_node_resolve_name+0x80>
 80143c8:	ab09      	add	r3, sp, #36	@ 0x24
 80143ca:	9305      	str	r3, [sp, #20]
 80143cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80143ce:	46ec      	mov	ip, sp
 80143d0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80143d4:	682b      	ldr	r3, [r5, #0]
 80143d6:	f8cc 3000 	str.w	r3, [ip]
 80143da:	463a      	mov	r2, r7
 80143dc:	4649      	mov	r1, r9
 80143de:	4620      	mov	r0, r4
 80143e0:	ab08      	add	r3, sp, #32
 80143e2:	f006 fbff 	bl	801abe4 <rcl_expand_topic_name>
 80143e6:	4606      	mov	r6, r0
 80143e8:	b9c8      	cbnz	r0, 801441e <rcl_node_resolve_name+0x122>
 80143ea:	f8dd 9024 	ldr.w	r9, [sp, #36]	@ 0x24
 80143ee:	9009      	str	r0, [sp, #36]	@ 0x24
 80143f0:	4602      	mov	r2, r0
 80143f2:	a90a      	add	r1, sp, #40	@ 0x28
 80143f4:	4648      	mov	r0, r9
 80143f6:	f002 fe23 	bl	8017040 <rmw_validate_full_topic_name>
 80143fa:	b998      	cbnz	r0, 8014424 <rcl_node_resolve_name+0x128>
 80143fc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80143fe:	bb14      	cbnz	r4, 8014446 <rcl_node_resolve_name+0x14a>
 8014400:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8014402:	a808      	add	r0, sp, #32
 8014404:	f8c3 9000 	str.w	r9, [r3]
 8014408:	f002 fcc6 	bl	8016d98 <rcutils_string_map_fini>
 801440c:	4606      	mov	r6, r0
 801440e:	b978      	cbnz	r0, 8014430 <rcl_node_resolve_name+0x134>
 8014410:	4681      	mov	r9, r0
 8014412:	e7cc      	b.n	80143ae <rcl_node_resolve_name+0xb2>
 8014414:	f7fa fc8c 	bl	800ed30 <rcutils_get_error_string>
 8014418:	f7fa fca2 	bl	800ed60 <rcutils_reset_error>
 801441c:	e7c7      	b.n	80143ae <rcl_node_resolve_name+0xb2>
 801441e:	f8dd 901c 	ldr.w	r9, [sp, #28]
 8014422:	e7bf      	b.n	80143a4 <rcl_node_resolve_name+0xa8>
 8014424:	f7fa fc84 	bl	800ed30 <rcutils_get_error_string>
 8014428:	2601      	movs	r6, #1
 801442a:	f7fa fc99 	bl	800ed60 <rcutils_reset_error>
 801442e:	e7b9      	b.n	80143a4 <rcl_node_resolve_name+0xa8>
 8014430:	f7fa fc7e 	bl	800ed30 <rcutils_get_error_string>
 8014434:	f7fa fc94 	bl	800ed60 <rcutils_reset_error>
 8014438:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801443a:	4659      	mov	r1, fp
 801443c:	47d0      	blx	sl
 801443e:	4659      	mov	r1, fp
 8014440:	4620      	mov	r0, r4
 8014442:	47d0      	blx	sl
 8014444:	e799      	b.n	801437a <rcl_node_resolve_name+0x7e>
 8014446:	2667      	movs	r6, #103	@ 0x67
 8014448:	e7ac      	b.n	80143a4 <rcl_node_resolve_name+0xa8>
 801444a:	bf00      	nop

0801444c <rcl_service_get_rmw_handle>:
 801444c:	b118      	cbz	r0, 8014456 <rcl_service_get_rmw_handle+0xa>
 801444e:	6800      	ldr	r0, [r0, #0]
 8014450:	b108      	cbz	r0, 8014456 <rcl_service_get_rmw_handle+0xa>
 8014452:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8014456:	4770      	bx	lr

08014458 <rcl_take_request>:
 8014458:	b5f0      	push	{r4, r5, r6, r7, lr}
 801445a:	468e      	mov	lr, r1
 801445c:	460c      	mov	r4, r1
 801445e:	4617      	mov	r7, r2
 8014460:	4605      	mov	r5, r0
 8014462:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8014466:	b091      	sub	sp, #68	@ 0x44
 8014468:	f10d 0c28 	add.w	ip, sp, #40	@ 0x28
 801446c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014470:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8014474:	e88c 0003 	stmia.w	ip, {r0, r1}
 8014478:	b30d      	cbz	r5, 80144be <rcl_take_request+0x66>
 801447a:	682b      	ldr	r3, [r5, #0]
 801447c:	b1fb      	cbz	r3, 80144be <rcl_take_request+0x66>
 801447e:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8014482:	b1e0      	cbz	r0, 80144be <rcl_take_request+0x66>
 8014484:	b397      	cbz	r7, 80144ec <rcl_take_request+0x94>
 8014486:	2300      	movs	r3, #0
 8014488:	f88d 3017 	strb.w	r3, [sp, #23]
 801448c:	463a      	mov	r2, r7
 801448e:	f10d 0317 	add.w	r3, sp, #23
 8014492:	a906      	add	r1, sp, #24
 8014494:	f003 fbb6 	bl	8017c04 <rmw_take_request>
 8014498:	4606      	mov	r6, r0
 801449a:	b198      	cbz	r0, 80144c4 <rcl_take_request+0x6c>
 801449c:	280a      	cmp	r0, #10
 801449e:	bf18      	it	ne
 80144a0:	2601      	movne	r6, #1
 80144a2:	f10d 0c28 	add.w	ip, sp, #40	@ 0x28
 80144a6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80144aa:	46a6      	mov	lr, r4
 80144ac:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80144b0:	e89c 0003 	ldmia.w	ip, {r0, r1}
 80144b4:	e88e 0003 	stmia.w	lr, {r0, r1}
 80144b8:	4630      	mov	r0, r6
 80144ba:	b011      	add	sp, #68	@ 0x44
 80144bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80144be:	f44f 7616 	mov.w	r6, #600	@ 0x258
 80144c2:	e7ee      	b.n	80144a2 <rcl_take_request+0x4a>
 80144c4:	f89d 3017 	ldrb.w	r3, [sp, #23]
 80144c8:	b193      	cbz	r3, 80144f0 <rcl_take_request+0x98>
 80144ca:	682b      	ldr	r3, [r5, #0]
 80144cc:	f8d3 010c 	ldr.w	r0, [r3, #268]	@ 0x10c
 80144d0:	2800      	cmp	r0, #0
 80144d2:	d0e6      	beq.n	80144a2 <rcl_take_request+0x4a>
 80144d4:	463a      	mov	r2, r7
 80144d6:	e9dd 670e 	ldrd	r6, r7, [sp, #56]	@ 0x38
 80144da:	ab0a      	add	r3, sp, #40	@ 0x28
 80144dc:	e9cd 6700 	strd	r6, r7, [sp]
 80144e0:	9302      	str	r3, [sp, #8]
 80144e2:	2101      	movs	r1, #1
 80144e4:	f000 f844 	bl	8014570 <rcl_send_service_event_message>
 80144e8:	4606      	mov	r6, r0
 80144ea:	e7da      	b.n	80144a2 <rcl_take_request+0x4a>
 80144ec:	260b      	movs	r6, #11
 80144ee:	e7d8      	b.n	80144a2 <rcl_take_request+0x4a>
 80144f0:	f240 2659 	movw	r6, #601	@ 0x259
 80144f4:	e7d5      	b.n	80144a2 <rcl_take_request+0x4a>
 80144f6:	bf00      	nop

080144f8 <rcl_send_response>:
 80144f8:	b350      	cbz	r0, 8014550 <rcl_send_response+0x58>
 80144fa:	b570      	push	{r4, r5, r6, lr}
 80144fc:	6803      	ldr	r3, [r0, #0]
 80144fe:	b084      	sub	sp, #16
 8014500:	4604      	mov	r4, r0
 8014502:	b1cb      	cbz	r3, 8014538 <rcl_send_response+0x40>
 8014504:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8014508:	b1b0      	cbz	r0, 8014538 <rcl_send_response+0x40>
 801450a:	460e      	mov	r6, r1
 801450c:	b1e9      	cbz	r1, 801454a <rcl_send_response+0x52>
 801450e:	4615      	mov	r5, r2
 8014510:	b1da      	cbz	r2, 801454a <rcl_send_response+0x52>
 8014512:	f003 fbd5 	bl	8017cc0 <rmw_send_response>
 8014516:	b998      	cbnz	r0, 8014540 <rcl_send_response+0x48>
 8014518:	6823      	ldr	r3, [r4, #0]
 801451a:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 801451e:	b16b      	cbz	r3, 801453c <rcl_send_response+0x44>
 8014520:	e9d6 0104 	ldrd	r0, r1, [r6, #16]
 8014524:	462a      	mov	r2, r5
 8014526:	e9cd 0100 	strd	r0, r1, [sp]
 801452a:	9602      	str	r6, [sp, #8]
 801452c:	2102      	movs	r1, #2
 801452e:	4618      	mov	r0, r3
 8014530:	f000 f81e 	bl	8014570 <rcl_send_service_event_message>
 8014534:	b004      	add	sp, #16
 8014536:	bd70      	pop	{r4, r5, r6, pc}
 8014538:	f44f 7016 	mov.w	r0, #600	@ 0x258
 801453c:	b004      	add	sp, #16
 801453e:	bd70      	pop	{r4, r5, r6, pc}
 8014540:	2802      	cmp	r0, #2
 8014542:	bf18      	it	ne
 8014544:	2001      	movne	r0, #1
 8014546:	b004      	add	sp, #16
 8014548:	bd70      	pop	{r4, r5, r6, pc}
 801454a:	200b      	movs	r0, #11
 801454c:	b004      	add	sp, #16
 801454e:	bd70      	pop	{r4, r5, r6, pc}
 8014550:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8014554:	4770      	bx	lr
 8014556:	bf00      	nop

08014558 <rcl_service_is_valid>:
 8014558:	b130      	cbz	r0, 8014568 <rcl_service_is_valid+0x10>
 801455a:	6800      	ldr	r0, [r0, #0]
 801455c:	b120      	cbz	r0, 8014568 <rcl_service_is_valid+0x10>
 801455e:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8014562:	3800      	subs	r0, #0
 8014564:	bf18      	it	ne
 8014566:	2001      	movne	r0, #1
 8014568:	4770      	bx	lr
 801456a:	bf00      	nop
 801456c:	0000      	movs	r0, r0
	...

08014570 <rcl_send_service_event_message>:
 8014570:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014572:	b093      	sub	sp, #76	@ 0x4c
 8014574:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 8014576:	b17a      	cbz	r2, 8014598 <rcl_send_service_event_message+0x28>
 8014578:	b176      	cbz	r6, 8014598 <rcl_send_service_event_message+0x28>
 801457a:	4604      	mov	r4, r0
 801457c:	b150      	cbz	r0, 8014594 <rcl_send_service_event_message+0x24>
 801457e:	f8d0 3080 	ldr.w	r3, [r0, #128]	@ 0x80
 8014582:	b13b      	cbz	r3, 8014594 <rcl_send_service_event_message+0x24>
 8014584:	68c0      	ldr	r0, [r0, #12]
 8014586:	460f      	mov	r7, r1
 8014588:	4615      	mov	r5, r2
 801458a:	f000 f9bb 	bl	8014904 <rcl_clock_valid>
 801458e:	b108      	cbz	r0, 8014594 <rcl_send_service_event_message+0x24>
 8014590:	7a23      	ldrb	r3, [r4, #8]
 8014592:	b92b      	cbnz	r3, 80145a0 <rcl_send_service_event_message+0x30>
 8014594:	2501      	movs	r5, #1
 8014596:	e000      	b.n	801459a <rcl_send_service_event_message+0x2a>
 8014598:	250b      	movs	r5, #11
 801459a:	4628      	mov	r0, r5
 801459c:	b013      	add	sp, #76	@ 0x4c
 801459e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80145a0:	f104 0e60 	add.w	lr, r4, #96	@ 0x60
 80145a4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80145a8:	f10d 0c0c 	add.w	ip, sp, #12
 80145ac:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80145b0:	f8de 3000 	ldr.w	r3, [lr]
 80145b4:	f8cc 3000 	str.w	r3, [ip]
 80145b8:	a803      	add	r0, sp, #12
 80145ba:	f7fa fba5 	bl	800ed08 <rcutils_allocator_is_valid>
 80145be:	2800      	cmp	r0, #0
 80145c0:	d0ea      	beq.n	8014598 <rcl_send_service_event_message+0x28>
 80145c2:	6820      	ldr	r0, [r4, #0]
 80145c4:	f7f9 fc30 	bl	800de28 <rcl_publisher_is_valid>
 80145c8:	2800      	cmp	r0, #0
 80145ca:	d045      	beq.n	8014658 <rcl_send_service_event_message+0xe8>
 80145cc:	4669      	mov	r1, sp
 80145ce:	68e0      	ldr	r0, [r4, #12]
 80145d0:	f000 fa10 	bl	80149f4 <rcl_clock_get_now>
 80145d4:	4601      	mov	r1, r0
 80145d6:	2800      	cmp	r0, #0
 80145d8:	d13b      	bne.n	8014652 <rcl_send_service_event_message+0xe2>
 80145da:	2220      	movs	r2, #32
 80145dc:	eb0d 0002 	add.w	r0, sp, r2
 80145e0:	f007 ff16 	bl	801c410 <memset>
 80145e4:	a324      	add	r3, pc, #144	@ (adr r3, 8014678 <rcl_send_service_event_message+0x108>)
 80145e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80145ea:	e9dd 0100 	ldrd	r0, r1, [sp]
 80145ee:	f88d 7020 	strb.w	r7, [sp, #32]
 80145f2:	f7ec fb61 	bl	8000cb8 <__aeabi_ldivmod>
 80145f6:	e9cd 0209 	strd	r0, r2, [sp, #36]	@ 0x24
 80145fa:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	@ 0x60
 80145fe:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8014602:	7a23      	ldrb	r3, [r4, #8]
 8014604:	6830      	ldr	r0, [r6, #0]
 8014606:	6871      	ldr	r1, [r6, #4]
 8014608:	68b2      	ldr	r2, [r6, #8]
 801460a:	2b01      	cmp	r3, #1
 801460c:	68f3      	ldr	r3, [r6, #12]
 801460e:	bf08      	it	eq
 8014610:	2500      	moveq	r5, #0
 8014612:	ae0b      	add	r6, sp, #44	@ 0x2c
 8014614:	2f01      	cmp	r7, #1
 8014616:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8014618:	d821      	bhi.n	801465e <rcl_send_service_event_message+0xee>
 801461a:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 801461e:	462a      	mov	r2, r5
 8014620:	a808      	add	r0, sp, #32
 8014622:	699d      	ldr	r5, [r3, #24]
 8014624:	a903      	add	r1, sp, #12
 8014626:	2300      	movs	r3, #0
 8014628:	47a8      	blx	r5
 801462a:	4606      	mov	r6, r0
 801462c:	2e00      	cmp	r6, #0
 801462e:	d0b1      	beq.n	8014594 <rcl_send_service_event_message+0x24>
 8014630:	4631      	mov	r1, r6
 8014632:	6820      	ldr	r0, [r4, #0]
 8014634:	2200      	movs	r2, #0
 8014636:	f7f9 fbd1 	bl	800dddc <rcl_publish>
 801463a:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 801463e:	4605      	mov	r5, r0
 8014640:	69db      	ldr	r3, [r3, #28]
 8014642:	a903      	add	r1, sp, #12
 8014644:	4630      	mov	r0, r6
 8014646:	4798      	blx	r3
 8014648:	2d00      	cmp	r5, #0
 801464a:	d0a6      	beq.n	801459a <rcl_send_service_event_message+0x2a>
 801464c:	f7fa fb88 	bl	800ed60 <rcutils_reset_error>
 8014650:	e7a3      	b.n	801459a <rcl_send_service_event_message+0x2a>
 8014652:	f7fa fb85 	bl	800ed60 <rcutils_reset_error>
 8014656:	e79d      	b.n	8014594 <rcl_send_service_event_message+0x24>
 8014658:	f44f 7596 	mov.w	r5, #300	@ 0x12c
 801465c:	e79d      	b.n	801459a <rcl_send_service_event_message+0x2a>
 801465e:	1eb9      	subs	r1, r7, #2
 8014660:	2901      	cmp	r1, #1
 8014662:	d8f6      	bhi.n	8014652 <rcl_send_service_event_message+0xe2>
 8014664:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 8014668:	462b      	mov	r3, r5
 801466a:	a808      	add	r0, sp, #32
 801466c:	6995      	ldr	r5, [r2, #24]
 801466e:	a903      	add	r1, sp, #12
 8014670:	2200      	movs	r2, #0
 8014672:	47a8      	blx	r5
 8014674:	4606      	mov	r6, r0
 8014676:	e7d9      	b.n	801462c <rcl_send_service_event_message+0xbc>
 8014678:	3b9aca00 	.word	0x3b9aca00
 801467c:	00000000 	.word	0x00000000

08014680 <rcl_get_zero_initialized_subscription>:
 8014680:	4b01      	ldr	r3, [pc, #4]	@ (8014688 <rcl_get_zero_initialized_subscription+0x8>)
 8014682:	6818      	ldr	r0, [r3, #0]
 8014684:	4770      	bx	lr
 8014686:	bf00      	nop
 8014688:	0801fb40 	.word	0x0801fb40

0801468c <rcl_subscription_init>:
 801468c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014690:	b089      	sub	sp, #36	@ 0x24
 8014692:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8014694:	b1d6      	cbz	r6, 80146cc <rcl_subscription_init+0x40>
 8014696:	f106 0950 	add.w	r9, r6, #80	@ 0x50
 801469a:	4604      	mov	r4, r0
 801469c:	4648      	mov	r0, r9
 801469e:	460d      	mov	r5, r1
 80146a0:	4690      	mov	r8, r2
 80146a2:	461f      	mov	r7, r3
 80146a4:	f7fa fb30 	bl	800ed08 <rcutils_allocator_is_valid>
 80146a8:	b180      	cbz	r0, 80146cc <rcl_subscription_init+0x40>
 80146aa:	b17c      	cbz	r4, 80146cc <rcl_subscription_init+0x40>
 80146ac:	4628      	mov	r0, r5
 80146ae:	f7ff fd95 	bl	80141dc <rcl_node_is_valid>
 80146b2:	2800      	cmp	r0, #0
 80146b4:	d054      	beq.n	8014760 <rcl_subscription_init+0xd4>
 80146b6:	f1b8 0f00 	cmp.w	r8, #0
 80146ba:	d007      	beq.n	80146cc <rcl_subscription_init+0x40>
 80146bc:	b137      	cbz	r7, 80146cc <rcl_subscription_init+0x40>
 80146be:	6823      	ldr	r3, [r4, #0]
 80146c0:	b14b      	cbz	r3, 80146d6 <rcl_subscription_init+0x4a>
 80146c2:	2764      	movs	r7, #100	@ 0x64
 80146c4:	4638      	mov	r0, r7
 80146c6:	b009      	add	sp, #36	@ 0x24
 80146c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80146cc:	270b      	movs	r7, #11
 80146ce:	4638      	mov	r0, r7
 80146d0:	b009      	add	sp, #36	@ 0x24
 80146d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80146d6:	e9cd 3303 	strd	r3, r3, [sp, #12]
 80146da:	aa07      	add	r2, sp, #28
 80146dc:	9205      	str	r2, [sp, #20]
 80146de:	9307      	str	r3, [sp, #28]
 80146e0:	f106 0358 	add.w	r3, r6, #88	@ 0x58
 80146e4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80146e8:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 80146ec:	4639      	mov	r1, r7
 80146ee:	e899 000c 	ldmia.w	r9, {r2, r3}
 80146f2:	4628      	mov	r0, r5
 80146f4:	f7ff fe02 	bl	80142fc <rcl_node_resolve_name>
 80146f8:	4607      	mov	r7, r0
 80146fa:	2800      	cmp	r0, #0
 80146fc:	d15f      	bne.n	80147be <rcl_subscription_init+0x132>
 80146fe:	e9d6 3217 	ldrd	r3, r2, [r6, #92]	@ 0x5c
 8014702:	21d0      	movs	r1, #208	@ 0xd0
 8014704:	2001      	movs	r0, #1
 8014706:	4798      	blx	r3
 8014708:	6020      	str	r0, [r4, #0]
 801470a:	2800      	cmp	r0, #0
 801470c:	d05d      	beq.n	80147ca <rcl_subscription_init+0x13e>
 801470e:	2278      	movs	r2, #120	@ 0x78
 8014710:	4631      	mov	r1, r6
 8014712:	f007 ffb6 	bl	801c682 <memcpy>
 8014716:	4628      	mov	r0, r5
 8014718:	f7ff fd82 	bl	8014220 <rcl_node_get_rmw_handle>
 801471c:	f106 0364 	add.w	r3, r6, #100	@ 0x64
 8014720:	9300      	str	r3, [sp, #0]
 8014722:	9a07      	ldr	r2, [sp, #28]
 8014724:	6827      	ldr	r7, [r4, #0]
 8014726:	4641      	mov	r1, r8
 8014728:	4633      	mov	r3, r6
 801472a:	f003 fbb1 	bl	8017e90 <rmw_create_subscription>
 801472e:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
 8014732:	6827      	ldr	r7, [r4, #0]
 8014734:	f8d7 00c8 	ldr.w	r0, [r7, #200]	@ 0xc8
 8014738:	b338      	cbz	r0, 801478a <rcl_subscription_init+0xfe>
 801473a:	f107 0178 	add.w	r1, r7, #120	@ 0x78
 801473e:	f003 fc87 	bl	8018050 <rmw_subscription_get_actual_qos>
 8014742:	4607      	mov	r7, r0
 8014744:	b988      	cbnz	r0, 801476a <rcl_subscription_init+0xde>
 8014746:	6823      	ldr	r3, [r4, #0]
 8014748:	f896 2048 	ldrb.w	r2, [r6, #72]	@ 0x48
 801474c:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
 8014750:	9807      	ldr	r0, [sp, #28]
 8014752:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 8014754:	6e31      	ldr	r1, [r6, #96]	@ 0x60
 8014756:	4798      	blx	r3
 8014758:	4638      	mov	r0, r7
 801475a:	b009      	add	sp, #36	@ 0x24
 801475c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014760:	27c8      	movs	r7, #200	@ 0xc8
 8014762:	4638      	mov	r0, r7
 8014764:	b009      	add	sp, #36	@ 0x24
 8014766:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801476a:	6827      	ldr	r7, [r4, #0]
 801476c:	b32f      	cbz	r7, 80147ba <rcl_subscription_init+0x12e>
 801476e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8014772:	b153      	cbz	r3, 801478a <rcl_subscription_init+0xfe>
 8014774:	4628      	mov	r0, r5
 8014776:	f7ff fd53 	bl	8014220 <rcl_node_get_rmw_handle>
 801477a:	6823      	ldr	r3, [r4, #0]
 801477c:	f8d3 10c8 	ldr.w	r1, [r3, #200]	@ 0xc8
 8014780:	f003 fc74 	bl	801806c <rmw_destroy_subscription>
 8014784:	6827      	ldr	r7, [r4, #0]
 8014786:	4638      	mov	r0, r7
 8014788:	b197      	cbz	r7, 80147b0 <rcl_subscription_init+0x124>
 801478a:	f107 0550 	add.w	r5, r7, #80	@ 0x50
 801478e:	4628      	mov	r0, r5
 8014790:	f7fa faba 	bl	800ed08 <rcutils_allocator_is_valid>
 8014794:	b1e8      	cbz	r0, 80147d2 <rcl_subscription_init+0x146>
 8014796:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8014798:	b1d8      	cbz	r0, 80147d2 <rcl_subscription_init+0x146>
 801479a:	4629      	mov	r1, r5
 801479c:	f002 fb94 	bl	8016ec8 <rmw_subscription_content_filter_options_fini>
 80147a0:	4605      	mov	r5, r0
 80147a2:	b9a0      	cbnz	r0, 80147ce <rcl_subscription_init+0x142>
 80147a4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80147a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80147a8:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 80147aa:	4798      	blx	r3
 80147ac:	6820      	ldr	r0, [r4, #0]
 80147ae:	66fd      	str	r5, [r7, #108]	@ 0x6c
 80147b0:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 80147b2:	6e31      	ldr	r1, [r6, #96]	@ 0x60
 80147b4:	4798      	blx	r3
 80147b6:	2300      	movs	r3, #0
 80147b8:	6023      	str	r3, [r4, #0]
 80147ba:	2701      	movs	r7, #1
 80147bc:	e7c8      	b.n	8014750 <rcl_subscription_init+0xc4>
 80147be:	2867      	cmp	r0, #103	@ 0x67
 80147c0:	d0c6      	beq.n	8014750 <rcl_subscription_init+0xc4>
 80147c2:	2869      	cmp	r0, #105	@ 0x69
 80147c4:	d007      	beq.n	80147d6 <rcl_subscription_init+0x14a>
 80147c6:	280a      	cmp	r0, #10
 80147c8:	d1f7      	bne.n	80147ba <rcl_subscription_init+0x12e>
 80147ca:	270a      	movs	r7, #10
 80147cc:	e7c0      	b.n	8014750 <rcl_subscription_init+0xc4>
 80147ce:	f7ff f93d 	bl	8013a4c <rcl_convert_rmw_ret_to_rcl_ret>
 80147d2:	6820      	ldr	r0, [r4, #0]
 80147d4:	e7ec      	b.n	80147b0 <rcl_subscription_init+0x124>
 80147d6:	2767      	movs	r7, #103	@ 0x67
 80147d8:	e7ba      	b.n	8014750 <rcl_subscription_init+0xc4>
 80147da:	bf00      	nop

080147dc <rcl_subscription_get_default_options>:
 80147dc:	b510      	push	{r4, lr}
 80147de:	4907      	ldr	r1, [pc, #28]	@ (80147fc <rcl_subscription_get_default_options+0x20>)
 80147e0:	4604      	mov	r4, r0
 80147e2:	2250      	movs	r2, #80	@ 0x50
 80147e4:	f007 ff4d 	bl	801c682 <memcpy>
 80147e8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80147ec:	f7fa fa60 	bl	800ecb0 <rcutils_get_default_allocator>
 80147f0:	f104 0064 	add.w	r0, r4, #100	@ 0x64
 80147f4:	f002 fb82 	bl	8016efc <rmw_get_default_subscription_options>
 80147f8:	4620      	mov	r0, r4
 80147fa:	bd10      	pop	{r4, pc}
 80147fc:	0801fb48 	.word	0x0801fb48

08014800 <rcl_take>:
 8014800:	2800      	cmp	r0, #0
 8014802:	d04b      	beq.n	801489c <rcl_take+0x9c>
 8014804:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014808:	4615      	mov	r5, r2
 801480a:	6802      	ldr	r2, [r0, #0]
 801480c:	b0a0      	sub	sp, #128	@ 0x80
 801480e:	4604      	mov	r4, r0
 8014810:	2a00      	cmp	r2, #0
 8014812:	d03b      	beq.n	801488c <rcl_take+0x8c>
 8014814:	461f      	mov	r7, r3
 8014816:	f8d2 30c8 	ldr.w	r3, [r2, #200]	@ 0xc8
 801481a:	2b00      	cmp	r3, #0
 801481c:	d036      	beq.n	801488c <rcl_take+0x8c>
 801481e:	460e      	mov	r6, r1
 8014820:	2900      	cmp	r1, #0
 8014822:	d039      	beq.n	8014898 <rcl_take+0x98>
 8014824:	2d00      	cmp	r5, #0
 8014826:	d03d      	beq.n	80148a4 <rcl_take+0xa4>
 8014828:	a802      	add	r0, sp, #8
 801482a:	f002 fbf3 	bl	8017014 <rmw_get_zero_initialized_message_info>
 801482e:	6823      	ldr	r3, [r4, #0]
 8014830:	f10d 0c08 	add.w	ip, sp, #8
 8014834:	f8d3 40c8 	ldr.w	r4, [r3, #200]	@ 0xc8
 8014838:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801483c:	46ae      	mov	lr, r5
 801483e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014842:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014846:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801484a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801484e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014852:	e89c 0003 	ldmia.w	ip, {r0, r1}
 8014856:	462b      	mov	r3, r5
 8014858:	e88e 0003 	stmia.w	lr, {r0, r1}
 801485c:	f04f 0800 	mov.w	r8, #0
 8014860:	f10d 0247 	add.w	r2, sp, #71	@ 0x47
 8014864:	4631      	mov	r1, r6
 8014866:	4620      	mov	r0, r4
 8014868:	f88d 8047 	strb.w	r8, [sp, #71]	@ 0x47
 801486c:	9700      	str	r7, [sp, #0]
 801486e:	f003 fc5d 	bl	801812c <rmw_take_with_info>
 8014872:	4603      	mov	r3, r0
 8014874:	b9c0      	cbnz	r0, 80148a8 <rcl_take+0xa8>
 8014876:	f89d 1047 	ldrb.w	r1, [sp, #71]	@ 0x47
 801487a:	f240 1291 	movw	r2, #401	@ 0x191
 801487e:	2900      	cmp	r1, #0
 8014880:	bf08      	it	eq
 8014882:	4613      	moveq	r3, r2
 8014884:	4618      	mov	r0, r3
 8014886:	b020      	add	sp, #128	@ 0x80
 8014888:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801488c:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8014890:	4618      	mov	r0, r3
 8014892:	b020      	add	sp, #128	@ 0x80
 8014894:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014898:	230b      	movs	r3, #11
 801489a:	e7f3      	b.n	8014884 <rcl_take+0x84>
 801489c:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 80148a0:	4618      	mov	r0, r3
 80148a2:	4770      	bx	lr
 80148a4:	ad12      	add	r5, sp, #72	@ 0x48
 80148a6:	e7bf      	b.n	8014828 <rcl_take+0x28>
 80148a8:	f7ff f8d0 	bl	8013a4c <rcl_convert_rmw_ret_to_rcl_ret>
 80148ac:	4603      	mov	r3, r0
 80148ae:	e7e9      	b.n	8014884 <rcl_take+0x84>

080148b0 <rcl_subscription_get_rmw_handle>:
 80148b0:	b118      	cbz	r0, 80148ba <rcl_subscription_get_rmw_handle+0xa>
 80148b2:	6800      	ldr	r0, [r0, #0]
 80148b4:	b108      	cbz	r0, 80148ba <rcl_subscription_get_rmw_handle+0xa>
 80148b6:	f8d0 00c8 	ldr.w	r0, [r0, #200]	@ 0xc8
 80148ba:	4770      	bx	lr

080148bc <rcl_subscription_is_valid>:
 80148bc:	b130      	cbz	r0, 80148cc <rcl_subscription_is_valid+0x10>
 80148be:	6800      	ldr	r0, [r0, #0]
 80148c0:	b120      	cbz	r0, 80148cc <rcl_subscription_is_valid+0x10>
 80148c2:	f8d0 00c8 	ldr.w	r0, [r0, #200]	@ 0xc8
 80148c6:	3800      	subs	r0, #0
 80148c8:	bf18      	it	ne
 80148ca:	2001      	movne	r0, #1
 80148cc:	4770      	bx	lr
 80148ce:	bf00      	nop

080148d0 <rcl_get_system_time>:
 80148d0:	4608      	mov	r0, r1
 80148d2:	f7fa ba61 	b.w	800ed98 <rcutils_system_time_now>
 80148d6:	bf00      	nop

080148d8 <rcl_get_steady_time>:
 80148d8:	4608      	mov	r0, r1
 80148da:	f7fa ba87 	b.w	800edec <rcutils_steady_time_now>
 80148de:	bf00      	nop

080148e0 <rcl_get_ros_time>:
 80148e0:	7a03      	ldrb	r3, [r0, #8]
 80148e2:	b510      	push	{r4, lr}
 80148e4:	460c      	mov	r4, r1
 80148e6:	b143      	cbz	r3, 80148fa <rcl_get_ros_time+0x1a>
 80148e8:	2105      	movs	r1, #5
 80148ea:	f001 ff81 	bl	80167f0 <__atomic_load_8>
 80148ee:	4602      	mov	r2, r0
 80148f0:	460b      	mov	r3, r1
 80148f2:	e9c4 2300 	strd	r2, r3, [r4]
 80148f6:	2000      	movs	r0, #0
 80148f8:	bd10      	pop	{r4, pc}
 80148fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80148fe:	4608      	mov	r0, r1
 8014900:	f7fa ba4a 	b.w	800ed98 <rcutils_system_time_now>

08014904 <rcl_clock_valid>:
 8014904:	b138      	cbz	r0, 8014916 <rcl_clock_valid+0x12>
 8014906:	7803      	ldrb	r3, [r0, #0]
 8014908:	b123      	cbz	r3, 8014914 <rcl_clock_valid+0x10>
 801490a:	68c0      	ldr	r0, [r0, #12]
 801490c:	3800      	subs	r0, #0
 801490e:	bf18      	it	ne
 8014910:	2001      	movne	r0, #1
 8014912:	4770      	bx	lr
 8014914:	4618      	mov	r0, r3
 8014916:	4770      	bx	lr

08014918 <rcl_clock_init>:
 8014918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801491a:	4605      	mov	r5, r0
 801491c:	4610      	mov	r0, r2
 801491e:	4614      	mov	r4, r2
 8014920:	460e      	mov	r6, r1
 8014922:	f7fa f9f1 	bl	800ed08 <rcutils_allocator_is_valid>
 8014926:	b128      	cbz	r0, 8014934 <rcl_clock_init+0x1c>
 8014928:	2d03      	cmp	r5, #3
 801492a:	d803      	bhi.n	8014934 <rcl_clock_init+0x1c>
 801492c:	e8df f005 	tbb	[pc, r5]
 8014930:	044c291a 	.word	0x044c291a
 8014934:	200b      	movs	r0, #11
 8014936:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014938:	2e00      	cmp	r6, #0
 801493a:	d0fb      	beq.n	8014934 <rcl_clock_init+0x1c>
 801493c:	2c00      	cmp	r4, #0
 801493e:	d0f9      	beq.n	8014934 <rcl_clock_init+0x1c>
 8014940:	2300      	movs	r3, #0
 8014942:	e9c6 3301 	strd	r3, r3, [r6, #4]
 8014946:	f8df c0a4 	ldr.w	ip, [pc, #164]	@ 80149ec <rcl_clock_init+0xd4>
 801494a:	6133      	str	r3, [r6, #16]
 801494c:	f106 0514 	add.w	r5, r6, #20
 8014950:	2703      	movs	r7, #3
 8014952:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8014954:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8014956:	6823      	ldr	r3, [r4, #0]
 8014958:	602b      	str	r3, [r5, #0]
 801495a:	f8c6 c00c 	str.w	ip, [r6, #12]
 801495e:	7037      	strb	r7, [r6, #0]
 8014960:	2000      	movs	r0, #0
 8014962:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014964:	2e00      	cmp	r6, #0
 8014966:	d0e5      	beq.n	8014934 <rcl_clock_init+0x1c>
 8014968:	2300      	movs	r3, #0
 801496a:	7033      	strb	r3, [r6, #0]
 801496c:	e9c6 3301 	strd	r3, r3, [r6, #4]
 8014970:	e9c6 3303 	strd	r3, r3, [r6, #12]
 8014974:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8014976:	f106 0514 	add.w	r5, r6, #20
 801497a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801497c:	6823      	ldr	r3, [r4, #0]
 801497e:	602b      	str	r3, [r5, #0]
 8014980:	e7ee      	b.n	8014960 <rcl_clock_init+0x48>
 8014982:	2e00      	cmp	r6, #0
 8014984:	d0d6      	beq.n	8014934 <rcl_clock_init+0x1c>
 8014986:	2c00      	cmp	r4, #0
 8014988:	d0d4      	beq.n	8014934 <rcl_clock_init+0x1c>
 801498a:	2700      	movs	r7, #0
 801498c:	7037      	strb	r7, [r6, #0]
 801498e:	46a4      	mov	ip, r4
 8014990:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014994:	f106 0514 	add.w	r5, r6, #20
 8014998:	e9c6 7701 	strd	r7, r7, [r6, #4]
 801499c:	e9c6 7703 	strd	r7, r7, [r6, #12]
 80149a0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80149a2:	f8dc 3000 	ldr.w	r3, [ip]
 80149a6:	602b      	str	r3, [r5, #0]
 80149a8:	6921      	ldr	r1, [r4, #16]
 80149aa:	6823      	ldr	r3, [r4, #0]
 80149ac:	2010      	movs	r0, #16
 80149ae:	4798      	blx	r3
 80149b0:	6130      	str	r0, [r6, #16]
 80149b2:	b1b8      	cbz	r0, 80149e4 <rcl_clock_init+0xcc>
 80149b4:	2200      	movs	r2, #0
 80149b6:	2300      	movs	r3, #0
 80149b8:	e9c0 2300 	strd	r2, r3, [r0]
 80149bc:	4a0a      	ldr	r2, [pc, #40]	@ (80149e8 <rcl_clock_init+0xd0>)
 80149be:	7207      	strb	r7, [r0, #8]
 80149c0:	2301      	movs	r3, #1
 80149c2:	60f2      	str	r2, [r6, #12]
 80149c4:	7033      	strb	r3, [r6, #0]
 80149c6:	e7cb      	b.n	8014960 <rcl_clock_init+0x48>
 80149c8:	2e00      	cmp	r6, #0
 80149ca:	d0b3      	beq.n	8014934 <rcl_clock_init+0x1c>
 80149cc:	2c00      	cmp	r4, #0
 80149ce:	d0b1      	beq.n	8014934 <rcl_clock_init+0x1c>
 80149d0:	2300      	movs	r3, #0
 80149d2:	e9c6 3301 	strd	r3, r3, [r6, #4]
 80149d6:	f8df c018 	ldr.w	ip, [pc, #24]	@ 80149f0 <rcl_clock_init+0xd8>
 80149da:	6133      	str	r3, [r6, #16]
 80149dc:	f106 0514 	add.w	r5, r6, #20
 80149e0:	2702      	movs	r7, #2
 80149e2:	e7b6      	b.n	8014952 <rcl_clock_init+0x3a>
 80149e4:	200a      	movs	r0, #10
 80149e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80149e8:	080148e1 	.word	0x080148e1
 80149ec:	080148d9 	.word	0x080148d9
 80149f0:	080148d1 	.word	0x080148d1

080149f4 <rcl_clock_get_now>:
 80149f4:	b140      	cbz	r0, 8014a08 <rcl_clock_get_now+0x14>
 80149f6:	b139      	cbz	r1, 8014a08 <rcl_clock_get_now+0x14>
 80149f8:	7803      	ldrb	r3, [r0, #0]
 80149fa:	b11b      	cbz	r3, 8014a04 <rcl_clock_get_now+0x10>
 80149fc:	68c3      	ldr	r3, [r0, #12]
 80149fe:	b10b      	cbz	r3, 8014a04 <rcl_clock_get_now+0x10>
 8014a00:	6900      	ldr	r0, [r0, #16]
 8014a02:	4718      	bx	r3
 8014a04:	2001      	movs	r0, #1
 8014a06:	4770      	bx	lr
 8014a08:	200b      	movs	r0, #11
 8014a0a:	4770      	bx	lr

08014a0c <rcl_is_enabled_ros_time_override>:
 8014a0c:	b158      	cbz	r0, 8014a26 <rcl_is_enabled_ros_time_override+0x1a>
 8014a0e:	b151      	cbz	r1, 8014a26 <rcl_is_enabled_ros_time_override+0x1a>
 8014a10:	7803      	ldrb	r3, [r0, #0]
 8014a12:	2b01      	cmp	r3, #1
 8014a14:	d105      	bne.n	8014a22 <rcl_is_enabled_ros_time_override+0x16>
 8014a16:	6902      	ldr	r2, [r0, #16]
 8014a18:	b11a      	cbz	r2, 8014a22 <rcl_is_enabled_ros_time_override+0x16>
 8014a1a:	7a13      	ldrb	r3, [r2, #8]
 8014a1c:	700b      	strb	r3, [r1, #0]
 8014a1e:	2000      	movs	r0, #0
 8014a20:	4770      	bx	lr
 8014a22:	2001      	movs	r0, #1
 8014a24:	4770      	bx	lr
 8014a26:	200b      	movs	r0, #11
 8014a28:	4770      	bx	lr
 8014a2a:	bf00      	nop

08014a2c <rcl_clock_add_jump_callback>:
 8014a2c:	b082      	sub	sp, #8
 8014a2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014a32:	a906      	add	r1, sp, #24
 8014a34:	e881 000c 	stmia.w	r1, {r2, r3}
 8014a38:	e9dd 760c 	ldrd	r7, r6, [sp, #48]	@ 0x30
 8014a3c:	b320      	cbz	r0, 8014a88 <rcl_clock_add_jump_callback+0x5c>
 8014a3e:	4605      	mov	r5, r0
 8014a40:	3014      	adds	r0, #20
 8014a42:	f7fa f961 	bl	800ed08 <rcutils_allocator_is_valid>
 8014a46:	b1f8      	cbz	r0, 8014a88 <rcl_clock_add_jump_callback+0x5c>
 8014a48:	b1f7      	cbz	r7, 8014a88 <rcl_clock_add_jump_callback+0x5c>
 8014a4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014a4c:	2b00      	cmp	r3, #0
 8014a4e:	db1b      	blt.n	8014a88 <rcl_clock_add_jump_callback+0x5c>
 8014a50:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 8014a54:	2a01      	cmp	r2, #1
 8014a56:	f173 0300 	sbcs.w	r3, r3, #0
 8014a5a:	da15      	bge.n	8014a88 <rcl_clock_add_jump_callback+0x5c>
 8014a5c:	e9d5 0401 	ldrd	r0, r4, [r5, #4]
 8014a60:	2c00      	cmp	r4, #0
 8014a62:	d042      	beq.n	8014aea <rcl_clock_add_jump_callback+0xbe>
 8014a64:	4603      	mov	r3, r0
 8014a66:	2200      	movs	r2, #0
 8014a68:	e003      	b.n	8014a72 <rcl_clock_add_jump_callback+0x46>
 8014a6a:	4294      	cmp	r4, r2
 8014a6c:	f103 0328 	add.w	r3, r3, #40	@ 0x28
 8014a70:	d011      	beq.n	8014a96 <rcl_clock_add_jump_callback+0x6a>
 8014a72:	6819      	ldr	r1, [r3, #0]
 8014a74:	42b9      	cmp	r1, r7
 8014a76:	f102 0201 	add.w	r2, r2, #1
 8014a7a:	d1f6      	bne.n	8014a6a <rcl_clock_add_jump_callback+0x3e>
 8014a7c:	6a19      	ldr	r1, [r3, #32]
 8014a7e:	42b1      	cmp	r1, r6
 8014a80:	d1f3      	bne.n	8014a6a <rcl_clock_add_jump_callback+0x3e>
 8014a82:	f04f 0e01 	mov.w	lr, #1
 8014a86:	e001      	b.n	8014a8c <rcl_clock_add_jump_callback+0x60>
 8014a88:	f04f 0e0b 	mov.w	lr, #11
 8014a8c:	4670      	mov	r0, lr
 8014a8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014a92:	b002      	add	sp, #8
 8014a94:	4770      	bx	lr
 8014a96:	3401      	adds	r4, #1
 8014a98:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8014a9c:	00e1      	lsls	r1, r4, #3
 8014a9e:	69eb      	ldr	r3, [r5, #28]
 8014aa0:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 8014aa2:	4798      	blx	r3
 8014aa4:	b1f0      	cbz	r0, 8014ae4 <rcl_clock_add_jump_callback+0xb8>
 8014aa6:	68ab      	ldr	r3, [r5, #8]
 8014aa8:	6068      	str	r0, [r5, #4]
 8014aaa:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8014aae:	f10d 0c18 	add.w	ip, sp, #24
 8014ab2:	f840 7032 	str.w	r7, [r0, r2, lsl #3]
 8014ab6:	eb00 04c2 	add.w	r4, r0, r2, lsl #3
 8014aba:	f103 0801 	add.w	r8, r3, #1
 8014abe:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014ac2:	f104 0708 	add.w	r7, r4, #8
 8014ac6:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8014ac8:	e89c 0003 	ldmia.w	ip, {r0, r1}
 8014acc:	f04f 0e00 	mov.w	lr, #0
 8014ad0:	e887 0003 	stmia.w	r7, {r0, r1}
 8014ad4:	6226      	str	r6, [r4, #32]
 8014ad6:	4670      	mov	r0, lr
 8014ad8:	f8c5 8008 	str.w	r8, [r5, #8]
 8014adc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014ae0:	b002      	add	sp, #8
 8014ae2:	4770      	bx	lr
 8014ae4:	f04f 0e0a 	mov.w	lr, #10
 8014ae8:	e7d0      	b.n	8014a8c <rcl_clock_add_jump_callback+0x60>
 8014aea:	2128      	movs	r1, #40	@ 0x28
 8014aec:	e7d7      	b.n	8014a9e <rcl_clock_add_jump_callback+0x72>
 8014aee:	bf00      	nop

08014af0 <rcl_clock_remove_jump_callback>:
 8014af0:	2800      	cmp	r0, #0
 8014af2:	d05a      	beq.n	8014baa <rcl_clock_remove_jump_callback+0xba>
 8014af4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014af8:	4605      	mov	r5, r0
 8014afa:	3014      	adds	r0, #20
 8014afc:	460f      	mov	r7, r1
 8014afe:	4692      	mov	sl, r2
 8014b00:	f7fa f902 	bl	800ed08 <rcutils_allocator_is_valid>
 8014b04:	2800      	cmp	r0, #0
 8014b06:	d03f      	beq.n	8014b88 <rcl_clock_remove_jump_callback+0x98>
 8014b08:	2f00      	cmp	r7, #0
 8014b0a:	d03d      	beq.n	8014b88 <rcl_clock_remove_jump_callback+0x98>
 8014b0c:	f8d5 8008 	ldr.w	r8, [r5, #8]
 8014b10:	f1b8 0f00 	cmp.w	r8, #0
 8014b14:	d00c      	beq.n	8014b30 <rcl_clock_remove_jump_callback+0x40>
 8014b16:	f8d5 9004 	ldr.w	r9, [r5, #4]
 8014b1a:	eb08 0688 	add.w	r6, r8, r8, lsl #2
 8014b1e:	eb09 06c6 	add.w	r6, r9, r6, lsl #3
 8014b22:	464c      	mov	r4, r9
 8014b24:	6823      	ldr	r3, [r4, #0]
 8014b26:	42bb      	cmp	r3, r7
 8014b28:	d005      	beq.n	8014b36 <rcl_clock_remove_jump_callback+0x46>
 8014b2a:	3428      	adds	r4, #40	@ 0x28
 8014b2c:	42b4      	cmp	r4, r6
 8014b2e:	d1f9      	bne.n	8014b24 <rcl_clock_remove_jump_callback+0x34>
 8014b30:	2001      	movs	r0, #1
 8014b32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014b36:	6a23      	ldr	r3, [r4, #32]
 8014b38:	3428      	adds	r4, #40	@ 0x28
 8014b3a:	42b4      	cmp	r4, r6
 8014b3c:	d02c      	beq.n	8014b98 <rcl_clock_remove_jump_callback+0xa8>
 8014b3e:	4553      	cmp	r3, sl
 8014b40:	d1f0      	bne.n	8014b24 <rcl_clock_remove_jump_callback+0x34>
 8014b42:	46a6      	mov	lr, r4
 8014b44:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8014b48:	f1a4 0c28 	sub.w	ip, r4, #40	@ 0x28
 8014b4c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014b50:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8014b54:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014b58:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8014b5c:	3428      	adds	r4, #40	@ 0x28
 8014b5e:	42a6      	cmp	r6, r4
 8014b60:	e88c 0003 	stmia.w	ip, {r0, r1}
 8014b64:	d1ed      	bne.n	8014b42 <rcl_clock_remove_jump_callback+0x52>
 8014b66:	f108 34ff 	add.w	r4, r8, #4294967295	@ 0xffffffff
 8014b6a:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 8014b6c:	60ac      	str	r4, [r5, #8]
 8014b6e:	b174      	cbz	r4, 8014b8e <rcl_clock_remove_jump_callback+0x9e>
 8014b70:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8014b74:	00e1      	lsls	r1, r4, #3
 8014b76:	69eb      	ldr	r3, [r5, #28]
 8014b78:	4648      	mov	r0, r9
 8014b7a:	4798      	blx	r3
 8014b7c:	4604      	mov	r4, r0
 8014b7e:	b1b0      	cbz	r0, 8014bae <rcl_clock_remove_jump_callback+0xbe>
 8014b80:	606c      	str	r4, [r5, #4]
 8014b82:	2000      	movs	r0, #0
 8014b84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014b88:	200b      	movs	r0, #11
 8014b8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014b8e:	69ab      	ldr	r3, [r5, #24]
 8014b90:	4611      	mov	r1, r2
 8014b92:	4648      	mov	r0, r9
 8014b94:	4798      	blx	r3
 8014b96:	e7f3      	b.n	8014b80 <rcl_clock_remove_jump_callback+0x90>
 8014b98:	4553      	cmp	r3, sl
 8014b9a:	d1c9      	bne.n	8014b30 <rcl_clock_remove_jump_callback+0x40>
 8014b9c:	f108 34ff 	add.w	r4, r8, #4294967295	@ 0xffffffff
 8014ba0:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 8014ba2:	60ac      	str	r4, [r5, #8]
 8014ba4:	2c00      	cmp	r4, #0
 8014ba6:	d1e3      	bne.n	8014b70 <rcl_clock_remove_jump_callback+0x80>
 8014ba8:	e7f1      	b.n	8014b8e <rcl_clock_remove_jump_callback+0x9e>
 8014baa:	200b      	movs	r0, #11
 8014bac:	4770      	bx	lr
 8014bae:	200a      	movs	r0, #10
 8014bb0:	e7eb      	b.n	8014b8a <rcl_clock_remove_jump_callback+0x9a>
 8014bb2:	bf00      	nop

08014bb4 <_rcl_timer_time_jump>:
 8014bb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014bb8:	4681      	mov	r9, r0
 8014bba:	b087      	sub	sp, #28
 8014bbc:	4614      	mov	r4, r2
 8014bbe:	b131      	cbz	r1, 8014bce <_rcl_timer_time_jump+0x1a>
 8014bc0:	7803      	ldrb	r3, [r0, #0]
 8014bc2:	3b02      	subs	r3, #2
 8014bc4:	2b01      	cmp	r3, #1
 8014bc6:	d93e      	bls.n	8014c46 <_rcl_timer_time_jump+0x92>
 8014bc8:	b007      	add	sp, #28
 8014bca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014bce:	6810      	ldr	r0, [r2, #0]
 8014bd0:	a904      	add	r1, sp, #16
 8014bd2:	f7ff ff0f 	bl	80149f4 <rcl_clock_get_now>
 8014bd6:	2800      	cmp	r0, #0
 8014bd8:	d1f6      	bne.n	8014bc8 <_rcl_timer_time_jump+0x14>
 8014bda:	f104 0a20 	add.w	sl, r4, #32
 8014bde:	2105      	movs	r1, #5
 8014be0:	4650      	mov	r0, sl
 8014be2:	f001 fe05 	bl	80167f0 <__atomic_load_8>
 8014be6:	f104 0b28 	add.w	fp, r4, #40	@ 0x28
 8014bea:	4680      	mov	r8, r0
 8014bec:	460e      	mov	r6, r1
 8014bee:	4658      	mov	r0, fp
 8014bf0:	2105      	movs	r1, #5
 8014bf2:	f001 fdfd 	bl	80167f0 <__atomic_load_8>
 8014bf6:	4607      	mov	r7, r0
 8014bf8:	460d      	mov	r5, r1
 8014bfa:	f104 0018 	add.w	r0, r4, #24
 8014bfe:	2105      	movs	r1, #5
 8014c00:	f001 fdf6 	bl	80167f0 <__atomic_load_8>
 8014c04:	f899 3000 	ldrb.w	r3, [r9]
 8014c08:	9003      	str	r0, [sp, #12]
 8014c0a:	3b02      	subs	r3, #2
 8014c0c:	2b01      	cmp	r3, #1
 8014c0e:	4689      	mov	r9, r1
 8014c10:	d935      	bls.n	8014c7e <_rcl_timer_time_jump+0xca>
 8014c12:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014c16:	42ba      	cmp	r2, r7
 8014c18:	eb73 0505 	sbcs.w	r5, r3, r5
 8014c1c:	da57      	bge.n	8014cce <_rcl_timer_time_jump+0x11a>
 8014c1e:	4542      	cmp	r2, r8
 8014c20:	eb73 0606 	sbcs.w	r6, r3, r6
 8014c24:	dad0      	bge.n	8014bc8 <_rcl_timer_time_jump+0x14>
 8014c26:	1882      	adds	r2, r0, r2
 8014c28:	f04f 0405 	mov.w	r4, #5
 8014c2c:	eb43 0309 	adc.w	r3, r3, r9
 8014c30:	4658      	mov	r0, fp
 8014c32:	9400      	str	r4, [sp, #0]
 8014c34:	f001 fe12 	bl	801685c <__atomic_store_8>
 8014c38:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014c3c:	9400      	str	r4, [sp, #0]
 8014c3e:	4650      	mov	r0, sl
 8014c40:	f001 fe0c 	bl	801685c <__atomic_store_8>
 8014c44:	e7c0      	b.n	8014bc8 <_rcl_timer_time_jump+0x14>
 8014c46:	6810      	ldr	r0, [r2, #0]
 8014c48:	a904      	add	r1, sp, #16
 8014c4a:	f7ff fed3 	bl	80149f4 <rcl_clock_get_now>
 8014c4e:	2800      	cmp	r0, #0
 8014c50:	d1ba      	bne.n	8014bc8 <_rcl_timer_time_jump+0x14>
 8014c52:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 8014c56:	4313      	orrs	r3, r2
 8014c58:	d0b6      	beq.n	8014bc8 <_rcl_timer_time_jump+0x14>
 8014c5a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8014c5e:	2105      	movs	r1, #5
 8014c60:	f001 fdc6 	bl	80167f0 <__atomic_load_8>
 8014c64:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014c68:	1a82      	subs	r2, r0, r2
 8014c6a:	f04f 0005 	mov.w	r0, #5
 8014c6e:	9000      	str	r0, [sp, #0]
 8014c70:	eb61 0303 	sbc.w	r3, r1, r3
 8014c74:	f104 0030 	add.w	r0, r4, #48	@ 0x30
 8014c78:	f001 fdf0 	bl	801685c <__atomic_store_8>
 8014c7c:	e7a4      	b.n	8014bc8 <_rcl_timer_time_jump+0x14>
 8014c7e:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 8014c82:	4313      	orrs	r3, r2
 8014c84:	d0a0      	beq.n	8014bc8 <_rcl_timer_time_jump+0x14>
 8014c86:	2605      	movs	r6, #5
 8014c88:	f104 0030 	add.w	r0, r4, #48	@ 0x30
 8014c8c:	2300      	movs	r3, #0
 8014c8e:	9600      	str	r6, [sp, #0]
 8014c90:	2200      	movs	r2, #0
 8014c92:	f001 fe19 	bl	80168c8 <__atomic_exchange_8>
 8014c96:	ea51 0300 	orrs.w	r3, r1, r0
 8014c9a:	4604      	mov	r4, r0
 8014c9c:	460d      	mov	r5, r1
 8014c9e:	d093      	beq.n	8014bc8 <_rcl_timer_time_jump+0x14>
 8014ca0:	9a04      	ldr	r2, [sp, #16]
 8014ca2:	9b05      	ldr	r3, [sp, #20]
 8014ca4:	9600      	str	r6, [sp, #0]
 8014ca6:	1b12      	subs	r2, r2, r4
 8014ca8:	eb63 0301 	sbc.w	r3, r3, r1
 8014cac:	9903      	ldr	r1, [sp, #12]
 8014cae:	1852      	adds	r2, r2, r1
 8014cb0:	eb43 0309 	adc.w	r3, r3, r9
 8014cb4:	4658      	mov	r0, fp
 8014cb6:	f001 fdd1 	bl	801685c <__atomic_store_8>
 8014cba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014cbe:	1b12      	subs	r2, r2, r4
 8014cc0:	9600      	str	r6, [sp, #0]
 8014cc2:	eb63 0305 	sbc.w	r3, r3, r5
 8014cc6:	4650      	mov	r0, sl
 8014cc8:	f001 fdc8 	bl	801685c <__atomic_store_8>
 8014ccc:	e77c      	b.n	8014bc8 <_rcl_timer_time_jump+0x14>
 8014cce:	f104 0008 	add.w	r0, r4, #8
 8014cd2:	f006 f9d1 	bl	801b078 <rcl_trigger_guard_condition>
 8014cd6:	e777      	b.n	8014bc8 <_rcl_timer_time_jump+0x14>

08014cd8 <rcl_get_zero_initialized_timer>:
 8014cd8:	4b01      	ldr	r3, [pc, #4]	@ (8014ce0 <rcl_get_zero_initialized_timer+0x8>)
 8014cda:	6818      	ldr	r0, [r3, #0]
 8014cdc:	4770      	bx	lr
 8014cde:	bf00      	nop
 8014ce0:	0801fb98 	.word	0x0801fb98
 8014ce4:	00000000 	.word	0x00000000

08014ce8 <rcl_timer_init2>:
 8014ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014cec:	b0ae      	sub	sp, #184	@ 0xb8
 8014cee:	4604      	mov	r4, r0
 8014cf0:	a839      	add	r0, sp, #228	@ 0xe4
 8014cf2:	f89d 80f8 	ldrb.w	r8, [sp, #248]	@ 0xf8
 8014cf6:	460d      	mov	r5, r1
 8014cf8:	4691      	mov	r9, r2
 8014cfa:	f7fa f805 	bl	800ed08 <rcutils_allocator_is_valid>
 8014cfe:	2800      	cmp	r0, #0
 8014d00:	f000 8097 	beq.w	8014e32 <rcl_timer_init2+0x14a>
 8014d04:	2c00      	cmp	r4, #0
 8014d06:	f000 8094 	beq.w	8014e32 <rcl_timer_init2+0x14a>
 8014d0a:	2d00      	cmp	r5, #0
 8014d0c:	f000 8091 	beq.w	8014e32 <rcl_timer_init2+0x14a>
 8014d10:	9b37      	ldr	r3, [sp, #220]	@ 0xdc
 8014d12:	2b00      	cmp	r3, #0
 8014d14:	f2c0 808d 	blt.w	8014e32 <rcl_timer_init2+0x14a>
 8014d18:	6823      	ldr	r3, [r4, #0]
 8014d1a:	b123      	cbz	r3, 8014d26 <rcl_timer_init2+0x3e>
 8014d1c:	2664      	movs	r6, #100	@ 0x64
 8014d1e:	4630      	mov	r0, r6
 8014d20:	b02e      	add	sp, #184	@ 0xb8
 8014d22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014d26:	a908      	add	r1, sp, #32
 8014d28:	4628      	mov	r0, r5
 8014d2a:	f7ff fe63 	bl	80149f4 <rcl_clock_get_now>
 8014d2e:	4606      	mov	r6, r0
 8014d30:	2800      	cmp	r0, #0
 8014d32:	d1f4      	bne.n	8014d1e <rcl_timer_init2+0x36>
 8014d34:	ae06      	add	r6, sp, #24
 8014d36:	4630      	mov	r0, r6
 8014d38:	e9cd 5916 	strd	r5, r9, [sp, #88]	@ 0x58
 8014d3c:	f006 f8be 	bl	801aebc <rcl_get_zero_initialized_guard_condition>
 8014d40:	e896 0003 	ldmia.w	r6, {r0, r1}
 8014d44:	f10d 0a60 	add.w	sl, sp, #96	@ 0x60
 8014d48:	ae0b      	add	r6, sp, #44	@ 0x2c
 8014d4a:	e88a 0003 	stmia.w	sl, {r0, r1}
 8014d4e:	4630      	mov	r0, r6
 8014d50:	f006 f98c 	bl	801b06c <rcl_guard_condition_get_default_options>
 8014d54:	ab0d      	add	r3, sp, #52	@ 0x34
 8014d56:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8014d5a:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8014d5e:	4649      	mov	r1, r9
 8014d60:	e896 000c 	ldmia.w	r6, {r2, r3}
 8014d64:	4650      	mov	r0, sl
 8014d66:	f006 f8b3 	bl	801aed0 <rcl_guard_condition_init>
 8014d6a:	4606      	mov	r6, r0
 8014d6c:	2800      	cmp	r0, #0
 8014d6e:	d1d6      	bne.n	8014d1e <rcl_timer_init2+0x36>
 8014d70:	9b38      	ldr	r3, [sp, #224]	@ 0xe0
 8014d72:	931a      	str	r3, [sp, #104]	@ 0x68
 8014d74:	e9dd 2336 	ldrd	r2, r3, [sp, #216]	@ 0xd8
 8014d78:	e9cd 231c 	strd	r2, r3, [sp, #112]	@ 0x70
 8014d7c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8014d80:	9f36      	ldr	r7, [sp, #216]	@ 0xd8
 8014d82:	902a      	str	r0, [sp, #168]	@ 0xa8
 8014d84:	e9cd 002b 	strd	r0, r0, [sp, #172]	@ 0xac
 8014d88:	ed9f 7b35 	vldr	d7, [pc, #212]	@ 8014e60 <rcl_timer_init2+0x178>
 8014d8c:	19d0      	adds	r0, r2, r7
 8014d8e:	9f37      	ldr	r7, [sp, #220]	@ 0xdc
 8014d90:	f10d 0ce4 	add.w	ip, sp, #228	@ 0xe4
 8014d94:	eb43 0107 	adc.w	r1, r3, r7
 8014d98:	ed8d 7b22 	vstr	d7, [sp, #136]	@ 0x88
 8014d9c:	e9cd 231e 	strd	r2, r3, [sp, #120]	@ 0x78
 8014da0:	e9cd 0120 	strd	r0, r1, [sp, #128]	@ 0x80
 8014da4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014da8:	f10d 0e94 	add.w	lr, sp, #148	@ 0x94
 8014dac:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014db0:	f8dc 3000 	ldr.w	r3, [ip]
 8014db4:	f8ce 3000 	str.w	r3, [lr]
 8014db8:	f088 0801 	eor.w	r8, r8, #1
 8014dbc:	f88d 8090 	strb.w	r8, [sp, #144]	@ 0x90
 8014dc0:	4619      	mov	r1, r3
 8014dc2:	2060      	movs	r0, #96	@ 0x60
 8014dc4:	9b39      	ldr	r3, [sp, #228]	@ 0xe4
 8014dc6:	4798      	blx	r3
 8014dc8:	4680      	mov	r8, r0
 8014dca:	6020      	str	r0, [r4, #0]
 8014dcc:	2800      	cmp	r0, #0
 8014dce:	d035      	beq.n	8014e3c <rcl_timer_init2+0x154>
 8014dd0:	a916      	add	r1, sp, #88	@ 0x58
 8014dd2:	2260      	movs	r2, #96	@ 0x60
 8014dd4:	f007 fc55 	bl	801c682 <memcpy>
 8014dd8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8014dda:	781b      	ldrb	r3, [r3, #0]
 8014ddc:	2b01      	cmp	r3, #1
 8014dde:	d19e      	bne.n	8014d1e <rcl_timer_init2+0x36>
 8014de0:	2001      	movs	r0, #1
 8014de2:	2100      	movs	r1, #0
 8014de4:	e9cd 0112 	strd	r0, r1, [sp, #72]	@ 0x48
 8014de8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8014dec:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8014df0:	e9cd 0114 	strd	r0, r1, [sp, #80]	@ 0x50
 8014df4:	f88d 3040 	strb.w	r3, [sp, #64]	@ 0x40
 8014df8:	4b1b      	ldr	r3, [pc, #108]	@ (8014e68 <rcl_timer_init2+0x180>)
 8014dfa:	9304      	str	r3, [sp, #16]
 8014dfc:	f8cd 8014 	str.w	r8, [sp, #20]
 8014e00:	ab12      	add	r3, sp, #72	@ 0x48
 8014e02:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8014e04:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8014e08:	f10d 0c40 	add.w	ip, sp, #64	@ 0x40
 8014e0c:	4628      	mov	r0, r5
 8014e0e:	e89c 000c 	ldmia.w	ip, {r2, r3}
 8014e12:	f7ff fe0b 	bl	8014a2c <rcl_clock_add_jump_callback>
 8014e16:	4605      	mov	r5, r0
 8014e18:	2800      	cmp	r0, #0
 8014e1a:	d080      	beq.n	8014d1e <rcl_timer_init2+0x36>
 8014e1c:	4650      	mov	r0, sl
 8014e1e:	f006 f903 	bl	801b028 <rcl_guard_condition_fini>
 8014e22:	9b3a      	ldr	r3, [sp, #232]	@ 0xe8
 8014e24:	993d      	ldr	r1, [sp, #244]	@ 0xf4
 8014e26:	6820      	ldr	r0, [r4, #0]
 8014e28:	4798      	blx	r3
 8014e2a:	2300      	movs	r3, #0
 8014e2c:	6023      	str	r3, [r4, #0]
 8014e2e:	462e      	mov	r6, r5
 8014e30:	e775      	b.n	8014d1e <rcl_timer_init2+0x36>
 8014e32:	260b      	movs	r6, #11
 8014e34:	4630      	mov	r0, r6
 8014e36:	b02e      	add	sp, #184	@ 0xb8
 8014e38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014e3c:	4650      	mov	r0, sl
 8014e3e:	f006 f8f3 	bl	801b028 <rcl_guard_condition_fini>
 8014e42:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8014e44:	781b      	ldrb	r3, [r3, #0]
 8014e46:	2b01      	cmp	r3, #1
 8014e48:	d001      	beq.n	8014e4e <rcl_timer_init2+0x166>
 8014e4a:	260a      	movs	r6, #10
 8014e4c:	e767      	b.n	8014d1e <rcl_timer_init2+0x36>
 8014e4e:	4906      	ldr	r1, [pc, #24]	@ (8014e68 <rcl_timer_init2+0x180>)
 8014e50:	4622      	mov	r2, r4
 8014e52:	4628      	mov	r0, r5
 8014e54:	f7ff fe4c 	bl	8014af0 <rcl_clock_remove_jump_callback>
 8014e58:	e7f7      	b.n	8014e4a <rcl_timer_init2+0x162>
 8014e5a:	bf00      	nop
 8014e5c:	f3af 8000 	nop.w
	...
 8014e68:	08014bb5 	.word	0x08014bb5

08014e6c <rcl_timer_clock>:
 8014e6c:	b130      	cbz	r0, 8014e7c <rcl_timer_clock+0x10>
 8014e6e:	b129      	cbz	r1, 8014e7c <rcl_timer_clock+0x10>
 8014e70:	6803      	ldr	r3, [r0, #0]
 8014e72:	b12b      	cbz	r3, 8014e80 <rcl_timer_clock+0x14>
 8014e74:	681b      	ldr	r3, [r3, #0]
 8014e76:	600b      	str	r3, [r1, #0]
 8014e78:	2000      	movs	r0, #0
 8014e7a:	4770      	bx	lr
 8014e7c:	200b      	movs	r0, #11
 8014e7e:	4770      	bx	lr
 8014e80:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8014e84:	4770      	bx	lr
 8014e86:	bf00      	nop

08014e88 <rcl_timer_call>:
 8014e88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014e8c:	b087      	sub	sp, #28
 8014e8e:	2800      	cmp	r0, #0
 8014e90:	d067      	beq.n	8014f62 <rcl_timer_call+0xda>
 8014e92:	6803      	ldr	r3, [r0, #0]
 8014e94:	4604      	mov	r4, r0
 8014e96:	2b00      	cmp	r3, #0
 8014e98:	d068      	beq.n	8014f6c <rcl_timer_call+0xe4>
 8014e9a:	f3bf 8f5b 	dmb	ish
 8014e9e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8014ea2:	f3bf 8f5b 	dmb	ish
 8014ea6:	2b00      	cmp	r3, #0
 8014ea8:	d150      	bne.n	8014f4c <rcl_timer_call+0xc4>
 8014eaa:	6803      	ldr	r3, [r0, #0]
 8014eac:	a904      	add	r1, sp, #16
 8014eae:	6818      	ldr	r0, [r3, #0]
 8014eb0:	f7ff fda0 	bl	80149f4 <rcl_clock_get_now>
 8014eb4:	4605      	mov	r5, r0
 8014eb6:	2800      	cmp	r0, #0
 8014eb8:	d144      	bne.n	8014f44 <rcl_timer_call+0xbc>
 8014eba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014ebe:	2b00      	cmp	r3, #0
 8014ec0:	db4a      	blt.n	8014f58 <rcl_timer_call+0xd0>
 8014ec2:	6820      	ldr	r0, [r4, #0]
 8014ec4:	f04f 0a05 	mov.w	sl, #5
 8014ec8:	f8cd a000 	str.w	sl, [sp]
 8014ecc:	3020      	adds	r0, #32
 8014ece:	f001 fcfb 	bl	80168c8 <__atomic_exchange_8>
 8014ed2:	6823      	ldr	r3, [r4, #0]
 8014ed4:	f3bf 8f5b 	dmb	ish
 8014ed8:	4680      	mov	r8, r0
 8014eda:	f8d3 b010 	ldr.w	fp, [r3, #16]
 8014ede:	f3bf 8f5b 	dmb	ish
 8014ee2:	6820      	ldr	r0, [r4, #0]
 8014ee4:	4689      	mov	r9, r1
 8014ee6:	3028      	adds	r0, #40	@ 0x28
 8014ee8:	4651      	mov	r1, sl
 8014eea:	f001 fc81 	bl	80167f0 <__atomic_load_8>
 8014eee:	4606      	mov	r6, r0
 8014ef0:	6820      	ldr	r0, [r4, #0]
 8014ef2:	460f      	mov	r7, r1
 8014ef4:	3018      	adds	r0, #24
 8014ef6:	4651      	mov	r1, sl
 8014ef8:	f001 fc7a 	bl	80167f0 <__atomic_load_8>
 8014efc:	1836      	adds	r6, r6, r0
 8014efe:	eb41 0707 	adc.w	r7, r1, r7
 8014f02:	4602      	mov	r2, r0
 8014f04:	460b      	mov	r3, r1
 8014f06:	4682      	mov	sl, r0
 8014f08:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014f0c:	42b0      	cmp	r0, r6
 8014f0e:	eb71 0c07 	sbcs.w	ip, r1, r7
 8014f12:	db04      	blt.n	8014f1e <rcl_timer_call+0x96>
 8014f14:	ea53 0c02 	orrs.w	ip, r3, r2
 8014f18:	d12b      	bne.n	8014f72 <rcl_timer_call+0xea>
 8014f1a:	4606      	mov	r6, r0
 8014f1c:	460f      	mov	r7, r1
 8014f1e:	6820      	ldr	r0, [r4, #0]
 8014f20:	2105      	movs	r1, #5
 8014f22:	4632      	mov	r2, r6
 8014f24:	463b      	mov	r3, r7
 8014f26:	3028      	adds	r0, #40	@ 0x28
 8014f28:	9100      	str	r1, [sp, #0]
 8014f2a:	f001 fc97 	bl	801685c <__atomic_store_8>
 8014f2e:	f1bb 0f00 	cmp.w	fp, #0
 8014f32:	d007      	beq.n	8014f44 <rcl_timer_call+0xbc>
 8014f34:	9a04      	ldr	r2, [sp, #16]
 8014f36:	9b05      	ldr	r3, [sp, #20]
 8014f38:	ebb2 0208 	subs.w	r2, r2, r8
 8014f3c:	4620      	mov	r0, r4
 8014f3e:	eb63 0309 	sbc.w	r3, r3, r9
 8014f42:	47d8      	blx	fp
 8014f44:	4628      	mov	r0, r5
 8014f46:	b007      	add	sp, #28
 8014f48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014f4c:	f240 3521 	movw	r5, #801	@ 0x321
 8014f50:	4628      	mov	r0, r5
 8014f52:	b007      	add	sp, #28
 8014f54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014f58:	2501      	movs	r5, #1
 8014f5a:	4628      	mov	r0, r5
 8014f5c:	b007      	add	sp, #28
 8014f5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014f62:	250b      	movs	r5, #11
 8014f64:	4628      	mov	r0, r5
 8014f66:	b007      	add	sp, #28
 8014f68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014f6c:	f44f 7548 	mov.w	r5, #800	@ 0x320
 8014f70:	e7e8      	b.n	8014f44 <rcl_timer_call+0xbc>
 8014f72:	1b80      	subs	r0, r0, r6
 8014f74:	eb61 0107 	sbc.w	r1, r1, r7
 8014f78:	e9cd 3202 	strd	r3, r2, [sp, #8]
 8014f7c:	f7eb fe9c 	bl	8000cb8 <__aeabi_ldivmod>
 8014f80:	9b02      	ldr	r3, [sp, #8]
 8014f82:	3001      	adds	r0, #1
 8014f84:	f141 0100 	adc.w	r1, r1, #0
 8014f88:	fb00 f303 	mul.w	r3, r0, r3
 8014f8c:	fb01 330a 	mla	r3, r1, sl, r3
 8014f90:	fba0 0a0a 	umull	r0, sl, r0, sl
 8014f94:	1830      	adds	r0, r6, r0
 8014f96:	4453      	add	r3, sl
 8014f98:	eb43 0707 	adc.w	r7, r3, r7
 8014f9c:	4606      	mov	r6, r0
 8014f9e:	e7be      	b.n	8014f1e <rcl_timer_call+0x96>

08014fa0 <rcl_timer_is_ready>:
 8014fa0:	b398      	cbz	r0, 801500a <rcl_timer_is_ready+0x6a>
 8014fa2:	b530      	push	{r4, r5, lr}
 8014fa4:	6803      	ldr	r3, [r0, #0]
 8014fa6:	b083      	sub	sp, #12
 8014fa8:	4604      	mov	r4, r0
 8014faa:	b383      	cbz	r3, 801500e <rcl_timer_is_ready+0x6e>
 8014fac:	460d      	mov	r5, r1
 8014fae:	b349      	cbz	r1, 8015004 <rcl_timer_is_ready+0x64>
 8014fb0:	f3bf 8f5b 	dmb	ish
 8014fb4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8014fb8:	f3bf 8f5b 	dmb	ish
 8014fbc:	b9fb      	cbnz	r3, 8014ffe <rcl_timer_is_ready+0x5e>
 8014fbe:	6803      	ldr	r3, [r0, #0]
 8014fc0:	4669      	mov	r1, sp
 8014fc2:	6818      	ldr	r0, [r3, #0]
 8014fc4:	f7ff fd16 	bl	80149f4 <rcl_clock_get_now>
 8014fc8:	b128      	cbz	r0, 8014fd6 <rcl_timer_is_ready+0x36>
 8014fca:	f240 3321 	movw	r3, #801	@ 0x321
 8014fce:	4298      	cmp	r0, r3
 8014fd0:	d015      	beq.n	8014ffe <rcl_timer_is_ready+0x5e>
 8014fd2:	b003      	add	sp, #12
 8014fd4:	bd30      	pop	{r4, r5, pc}
 8014fd6:	6820      	ldr	r0, [r4, #0]
 8014fd8:	2105      	movs	r1, #5
 8014fda:	3028      	adds	r0, #40	@ 0x28
 8014fdc:	f001 fc08 	bl	80167f0 <__atomic_load_8>
 8014fe0:	e9dd 3200 	ldrd	r3, r2, [sp]
 8014fe4:	1ac0      	subs	r0, r0, r3
 8014fe6:	eb61 0102 	sbc.w	r1, r1, r2
 8014fea:	2801      	cmp	r0, #1
 8014fec:	f171 0100 	sbcs.w	r1, r1, #0
 8014ff0:	bfb4      	ite	lt
 8014ff2:	2301      	movlt	r3, #1
 8014ff4:	2300      	movge	r3, #0
 8014ff6:	702b      	strb	r3, [r5, #0]
 8014ff8:	2000      	movs	r0, #0
 8014ffa:	b003      	add	sp, #12
 8014ffc:	bd30      	pop	{r4, r5, pc}
 8014ffe:	2300      	movs	r3, #0
 8015000:	702b      	strb	r3, [r5, #0]
 8015002:	e7f9      	b.n	8014ff8 <rcl_timer_is_ready+0x58>
 8015004:	200b      	movs	r0, #11
 8015006:	b003      	add	sp, #12
 8015008:	bd30      	pop	{r4, r5, pc}
 801500a:	200b      	movs	r0, #11
 801500c:	4770      	bx	lr
 801500e:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8015012:	e7de      	b.n	8014fd2 <rcl_timer_is_ready+0x32>

08015014 <rcl_timer_get_next_call_time>:
 8015014:	b1d8      	cbz	r0, 801504e <rcl_timer_get_next_call_time+0x3a>
 8015016:	b538      	push	{r3, r4, r5, lr}
 8015018:	6803      	ldr	r3, [r0, #0]
 801501a:	b1d3      	cbz	r3, 8015052 <rcl_timer_get_next_call_time+0x3e>
 801501c:	460c      	mov	r4, r1
 801501e:	b1a1      	cbz	r1, 801504a <rcl_timer_get_next_call_time+0x36>
 8015020:	f3bf 8f5b 	dmb	ish
 8015024:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8015028:	f3bf 8f5b 	dmb	ish
 801502c:	f003 05ff 	and.w	r5, r3, #255	@ 0xff
 8015030:	b943      	cbnz	r3, 8015044 <rcl_timer_get_next_call_time+0x30>
 8015032:	6800      	ldr	r0, [r0, #0]
 8015034:	2105      	movs	r1, #5
 8015036:	3028      	adds	r0, #40	@ 0x28
 8015038:	f001 fbda 	bl	80167f0 <__atomic_load_8>
 801503c:	e9c4 0100 	strd	r0, r1, [r4]
 8015040:	4628      	mov	r0, r5
 8015042:	bd38      	pop	{r3, r4, r5, pc}
 8015044:	f240 3021 	movw	r0, #801	@ 0x321
 8015048:	bd38      	pop	{r3, r4, r5, pc}
 801504a:	200b      	movs	r0, #11
 801504c:	bd38      	pop	{r3, r4, r5, pc}
 801504e:	200b      	movs	r0, #11
 8015050:	4770      	bx	lr
 8015052:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8015056:	bd38      	pop	{r3, r4, r5, pc}

08015058 <rcl_timer_get_guard_condition>:
 8015058:	b130      	cbz	r0, 8015068 <rcl_timer_get_guard_condition+0x10>
 801505a:	6800      	ldr	r0, [r0, #0]
 801505c:	b120      	cbz	r0, 8015068 <rcl_timer_get_guard_condition+0x10>
 801505e:	68c3      	ldr	r3, [r0, #12]
 8015060:	b10b      	cbz	r3, 8015066 <rcl_timer_get_guard_condition+0xe>
 8015062:	3008      	adds	r0, #8
 8015064:	4770      	bx	lr
 8015066:	4618      	mov	r0, r3
 8015068:	4770      	bx	lr
 801506a:	bf00      	nop

0801506c <rcl_get_zero_initialized_wait_set>:
 801506c:	b510      	push	{r4, lr}
 801506e:	4c08      	ldr	r4, [pc, #32]	@ (8015090 <rcl_get_zero_initialized_wait_set+0x24>)
 8015070:	4686      	mov	lr, r0
 8015072:	4684      	mov	ip, r0
 8015074:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8015076:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801507a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801507c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8015080:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8015082:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8015086:	6823      	ldr	r3, [r4, #0]
 8015088:	f8cc 3000 	str.w	r3, [ip]
 801508c:	4670      	mov	r0, lr
 801508e:	bd10      	pop	{r4, pc}
 8015090:	0801fb9c 	.word	0x0801fb9c

08015094 <rcl_wait_set_is_valid>:
 8015094:	b118      	cbz	r0, 801509e <rcl_wait_set_is_valid+0xa>
 8015096:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 8015098:	3800      	subs	r0, #0
 801509a:	bf18      	it	ne
 801509c:	2001      	movne	r0, #1
 801509e:	4770      	bx	lr

080150a0 <rcl_wait_set_fini>:
 80150a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80150a4:	2800      	cmp	r0, #0
 80150a6:	f000 80ab 	beq.w	8015200 <rcl_wait_set_fini+0x160>
 80150aa:	4605      	mov	r5, r0
 80150ac:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 80150ae:	2800      	cmp	r0, #0
 80150b0:	f000 809c 	beq.w	80151ec <rcl_wait_set_fini+0x14c>
 80150b4:	6bc0      	ldr	r0, [r0, #60]	@ 0x3c
 80150b6:	f003 fa2f 	bl	8018518 <rmw_destroy_wait_set>
 80150ba:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80150bc:	4680      	mov	r8, r0
 80150be:	2800      	cmp	r0, #0
 80150c0:	f040 808e 	bne.w	80151e0 <rcl_wait_set_fini+0x140>
 80150c4:	2c00      	cmp	r4, #0
 80150c6:	f000 80a0 	beq.w	801520a <rcl_wait_set_fini+0x16a>
 80150ca:	6828      	ldr	r0, [r5, #0]
 80150cc:	6ce7      	ldr	r7, [r4, #76]	@ 0x4c
 80150ce:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 80150d2:	2600      	movs	r6, #0
 80150d4:	606e      	str	r6, [r5, #4]
 80150d6:	6026      	str	r6, [r4, #0]
 80150d8:	b118      	cbz	r0, 80150e2 <rcl_wait_set_fini+0x42>
 80150da:	4649      	mov	r1, r9
 80150dc:	47b8      	blx	r7
 80150de:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80150e0:	602e      	str	r6, [r5, #0]
 80150e2:	68a0      	ldr	r0, [r4, #8]
 80150e4:	b128      	cbz	r0, 80150f2 <rcl_wait_set_fini+0x52>
 80150e6:	4649      	mov	r1, r9
 80150e8:	47b8      	blx	r7
 80150ea:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80150ec:	2300      	movs	r3, #0
 80150ee:	e9c4 3301 	strd	r3, r3, [r4, #4]
 80150f2:	68a8      	ldr	r0, [r5, #8]
 80150f4:	6ce6      	ldr	r6, [r4, #76]	@ 0x4c
 80150f6:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 80150f8:	f04f 0900 	mov.w	r9, #0
 80150fc:	f8c5 900c 	str.w	r9, [r5, #12]
 8015100:	f8c4 900c 	str.w	r9, [r4, #12]
 8015104:	b130      	cbz	r0, 8015114 <rcl_wait_set_fini+0x74>
 8015106:	4639      	mov	r1, r7
 8015108:	47b0      	blx	r6
 801510a:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801510c:	f8c5 9008 	str.w	r9, [r5, #8]
 8015110:	6ce6      	ldr	r6, [r4, #76]	@ 0x4c
 8015112:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 8015114:	6960      	ldr	r0, [r4, #20]
 8015116:	f04f 0900 	mov.w	r9, #0
 801511a:	f8c4 9010 	str.w	r9, [r4, #16]
 801511e:	b130      	cbz	r0, 801512e <rcl_wait_set_fini+0x8e>
 8015120:	4639      	mov	r1, r7
 8015122:	47b0      	blx	r6
 8015124:	f8c4 9014 	str.w	r9, [r4, #20]
 8015128:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801512a:	6ce6      	ldr	r6, [r4, #76]	@ 0x4c
 801512c:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 801512e:	6928      	ldr	r0, [r5, #16]
 8015130:	f04f 0900 	mov.w	r9, #0
 8015134:	f8c5 9014 	str.w	r9, [r5, #20]
 8015138:	f8c4 9040 	str.w	r9, [r4, #64]	@ 0x40
 801513c:	b130      	cbz	r0, 801514c <rcl_wait_set_fini+0xac>
 801513e:	4639      	mov	r1, r7
 8015140:	47b0      	blx	r6
 8015142:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8015144:	f8c5 9010 	str.w	r9, [r5, #16]
 8015148:	6ce6      	ldr	r6, [r4, #76]	@ 0x4c
 801514a:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 801514c:	69a8      	ldr	r0, [r5, #24]
 801514e:	f04f 0900 	mov.w	r9, #0
 8015152:	f8c5 901c 	str.w	r9, [r5, #28]
 8015156:	f8c4 9018 	str.w	r9, [r4, #24]
 801515a:	b120      	cbz	r0, 8015166 <rcl_wait_set_fini+0xc6>
 801515c:	4639      	mov	r1, r7
 801515e:	47b0      	blx	r6
 8015160:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8015162:	f8c5 9018 	str.w	r9, [r5, #24]
 8015166:	6a20      	ldr	r0, [r4, #32]
 8015168:	b128      	cbz	r0, 8015176 <rcl_wait_set_fini+0xd6>
 801516a:	4639      	mov	r1, r7
 801516c:	47b0      	blx	r6
 801516e:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8015170:	2300      	movs	r3, #0
 8015172:	e9c4 3307 	strd	r3, r3, [r4, #28]
 8015176:	6a28      	ldr	r0, [r5, #32]
 8015178:	6ce7      	ldr	r7, [r4, #76]	@ 0x4c
 801517a:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 801517e:	2600      	movs	r6, #0
 8015180:	626e      	str	r6, [r5, #36]	@ 0x24
 8015182:	6266      	str	r6, [r4, #36]	@ 0x24
 8015184:	b118      	cbz	r0, 801518e <rcl_wait_set_fini+0xee>
 8015186:	4649      	mov	r1, r9
 8015188:	47b8      	blx	r7
 801518a:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801518c:	622e      	str	r6, [r5, #32]
 801518e:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8015190:	b128      	cbz	r0, 801519e <rcl_wait_set_fini+0xfe>
 8015192:	4649      	mov	r1, r9
 8015194:	47b8      	blx	r7
 8015196:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8015198:	2300      	movs	r3, #0
 801519a:	e9c4 330a 	strd	r3, r3, [r4, #40]	@ 0x28
 801519e:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 80151a0:	6ce7      	ldr	r7, [r4, #76]	@ 0x4c
 80151a2:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 80151a6:	2600      	movs	r6, #0
 80151a8:	62ee      	str	r6, [r5, #44]	@ 0x2c
 80151aa:	6326      	str	r6, [r4, #48]	@ 0x30
 80151ac:	b118      	cbz	r0, 80151b6 <rcl_wait_set_fini+0x116>
 80151ae:	4649      	mov	r1, r9
 80151b0:	47b8      	blx	r7
 80151b2:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80151b4:	62ae      	str	r6, [r5, #40]	@ 0x28
 80151b6:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80151b8:	b1e0      	cbz	r0, 80151f4 <rcl_wait_set_fini+0x154>
 80151ba:	4649      	mov	r1, r9
 80151bc:	47b8      	blx	r7
 80151be:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80151c0:	2300      	movs	r3, #0
 80151c2:	e9c4 330d 	strd	r3, r3, [r4, #52]	@ 0x34
 80151c6:	4598      	cmp	r8, r3
 80151c8:	bf18      	it	ne
 80151ca:	f44f 7861 	movne.w	r8, #900	@ 0x384
 80151ce:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80151d0:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 80151d2:	4620      	mov	r0, r4
 80151d4:	4798      	blx	r3
 80151d6:	2300      	movs	r3, #0
 80151d8:	632b      	str	r3, [r5, #48]	@ 0x30
 80151da:	4640      	mov	r0, r8
 80151dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80151e0:	f44f 7861 	mov.w	r8, #900	@ 0x384
 80151e4:	2c00      	cmp	r4, #0
 80151e6:	f47f af70 	bne.w	80150ca <rcl_wait_set_fini+0x2a>
 80151ea:	e7f6      	b.n	80151da <rcl_wait_set_fini+0x13a>
 80151ec:	4680      	mov	r8, r0
 80151ee:	4640      	mov	r0, r8
 80151f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80151f4:	f1b8 0f00 	cmp.w	r8, #0
 80151f8:	bf18      	it	ne
 80151fa:	f44f 7861 	movne.w	r8, #900	@ 0x384
 80151fe:	e7e6      	b.n	80151ce <rcl_wait_set_fini+0x12e>
 8015200:	f04f 080b 	mov.w	r8, #11
 8015204:	4640      	mov	r0, r8
 8015206:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801520a:	f44f 7861 	mov.w	r8, #900	@ 0x384
 801520e:	e7e4      	b.n	80151da <rcl_wait_set_fini+0x13a>

08015210 <rcl_wait_set_add_subscription>:
 8015210:	b318      	cbz	r0, 801525a <rcl_wait_set_add_subscription+0x4a>
 8015212:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8015214:	b570      	push	{r4, r5, r6, lr}
 8015216:	4604      	mov	r4, r0
 8015218:	b30b      	cbz	r3, 801525e <rcl_wait_set_add_subscription+0x4e>
 801521a:	b319      	cbz	r1, 8015264 <rcl_wait_set_add_subscription+0x54>
 801521c:	681d      	ldr	r5, [r3, #0]
 801521e:	6840      	ldr	r0, [r0, #4]
 8015220:	4285      	cmp	r5, r0
 8015222:	d217      	bcs.n	8015254 <rcl_wait_set_add_subscription+0x44>
 8015224:	6820      	ldr	r0, [r4, #0]
 8015226:	1c6e      	adds	r6, r5, #1
 8015228:	601e      	str	r6, [r3, #0]
 801522a:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 801522e:	b102      	cbz	r2, 8015232 <rcl_wait_set_add_subscription+0x22>
 8015230:	6015      	str	r5, [r2, #0]
 8015232:	4608      	mov	r0, r1
 8015234:	f7ff fb3c 	bl	80148b0 <rcl_subscription_get_rmw_handle>
 8015238:	b150      	cbz	r0, 8015250 <rcl_wait_set_add_subscription+0x40>
 801523a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801523c:	6842      	ldr	r2, [r0, #4]
 801523e:	689b      	ldr	r3, [r3, #8]
 8015240:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015244:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8015246:	6853      	ldr	r3, [r2, #4]
 8015248:	3301      	adds	r3, #1
 801524a:	2000      	movs	r0, #0
 801524c:	6053      	str	r3, [r2, #4]
 801524e:	bd70      	pop	{r4, r5, r6, pc}
 8015250:	2001      	movs	r0, #1
 8015252:	bd70      	pop	{r4, r5, r6, pc}
 8015254:	f240 3086 	movw	r0, #902	@ 0x386
 8015258:	bd70      	pop	{r4, r5, r6, pc}
 801525a:	200b      	movs	r0, #11
 801525c:	4770      	bx	lr
 801525e:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015262:	bd70      	pop	{r4, r5, r6, pc}
 8015264:	200b      	movs	r0, #11
 8015266:	bd70      	pop	{r4, r5, r6, pc}

08015268 <rcl_wait_set_clear>:
 8015268:	2800      	cmp	r0, #0
 801526a:	d074      	beq.n	8015356 <rcl_wait_set_clear+0xee>
 801526c:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 801526e:	b510      	push	{r4, lr}
 8015270:	4604      	mov	r4, r0
 8015272:	2b00      	cmp	r3, #0
 8015274:	d071      	beq.n	801535a <rcl_wait_set_clear+0xf2>
 8015276:	6800      	ldr	r0, [r0, #0]
 8015278:	b138      	cbz	r0, 801528a <rcl_wait_set_clear+0x22>
 801527a:	6862      	ldr	r2, [r4, #4]
 801527c:	2100      	movs	r1, #0
 801527e:	0092      	lsls	r2, r2, #2
 8015280:	f007 f8c6 	bl	801c410 <memset>
 8015284:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015286:	2200      	movs	r2, #0
 8015288:	601a      	str	r2, [r3, #0]
 801528a:	68a0      	ldr	r0, [r4, #8]
 801528c:	b138      	cbz	r0, 801529e <rcl_wait_set_clear+0x36>
 801528e:	68e2      	ldr	r2, [r4, #12]
 8015290:	2100      	movs	r1, #0
 8015292:	0092      	lsls	r2, r2, #2
 8015294:	f007 f8bc 	bl	801c410 <memset>
 8015298:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801529a:	2200      	movs	r2, #0
 801529c:	60da      	str	r2, [r3, #12]
 801529e:	69a0      	ldr	r0, [r4, #24]
 80152a0:	b138      	cbz	r0, 80152b2 <rcl_wait_set_clear+0x4a>
 80152a2:	69e2      	ldr	r2, [r4, #28]
 80152a4:	2100      	movs	r1, #0
 80152a6:	0092      	lsls	r2, r2, #2
 80152a8:	f007 f8b2 	bl	801c410 <memset>
 80152ac:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80152ae:	2200      	movs	r2, #0
 80152b0:	619a      	str	r2, [r3, #24]
 80152b2:	6a20      	ldr	r0, [r4, #32]
 80152b4:	b138      	cbz	r0, 80152c6 <rcl_wait_set_clear+0x5e>
 80152b6:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80152b8:	2100      	movs	r1, #0
 80152ba:	0092      	lsls	r2, r2, #2
 80152bc:	f007 f8a8 	bl	801c410 <memset>
 80152c0:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80152c2:	2200      	movs	r2, #0
 80152c4:	625a      	str	r2, [r3, #36]	@ 0x24
 80152c6:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 80152c8:	b138      	cbz	r0, 80152da <rcl_wait_set_clear+0x72>
 80152ca:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80152cc:	2100      	movs	r1, #0
 80152ce:	0092      	lsls	r2, r2, #2
 80152d0:	f007 f89e 	bl	801c410 <memset>
 80152d4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80152d6:	2200      	movs	r2, #0
 80152d8:	631a      	str	r2, [r3, #48]	@ 0x30
 80152da:	6920      	ldr	r0, [r4, #16]
 80152dc:	b138      	cbz	r0, 80152ee <rcl_wait_set_clear+0x86>
 80152de:	6962      	ldr	r2, [r4, #20]
 80152e0:	2100      	movs	r1, #0
 80152e2:	0092      	lsls	r2, r2, #2
 80152e4:	f007 f894 	bl	801c410 <memset>
 80152e8:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80152ea:	2200      	movs	r2, #0
 80152ec:	641a      	str	r2, [r3, #64]	@ 0x40
 80152ee:	6898      	ldr	r0, [r3, #8]
 80152f0:	b138      	cbz	r0, 8015302 <rcl_wait_set_clear+0x9a>
 80152f2:	685a      	ldr	r2, [r3, #4]
 80152f4:	2100      	movs	r1, #0
 80152f6:	0092      	lsls	r2, r2, #2
 80152f8:	f007 f88a 	bl	801c410 <memset>
 80152fc:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80152fe:	2200      	movs	r2, #0
 8015300:	605a      	str	r2, [r3, #4]
 8015302:	6958      	ldr	r0, [r3, #20]
 8015304:	b138      	cbz	r0, 8015316 <rcl_wait_set_clear+0xae>
 8015306:	691a      	ldr	r2, [r3, #16]
 8015308:	2100      	movs	r1, #0
 801530a:	0092      	lsls	r2, r2, #2
 801530c:	f007 f880 	bl	801c410 <memset>
 8015310:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015312:	2200      	movs	r2, #0
 8015314:	611a      	str	r2, [r3, #16]
 8015316:	6a18      	ldr	r0, [r3, #32]
 8015318:	b138      	cbz	r0, 801532a <rcl_wait_set_clear+0xc2>
 801531a:	69da      	ldr	r2, [r3, #28]
 801531c:	2100      	movs	r1, #0
 801531e:	0092      	lsls	r2, r2, #2
 8015320:	f007 f876 	bl	801c410 <memset>
 8015324:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015326:	2200      	movs	r2, #0
 8015328:	61da      	str	r2, [r3, #28]
 801532a:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 801532c:	b138      	cbz	r0, 801533e <rcl_wait_set_clear+0xd6>
 801532e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8015330:	2100      	movs	r1, #0
 8015332:	0092      	lsls	r2, r2, #2
 8015334:	f007 f86c 	bl	801c410 <memset>
 8015338:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801533a:	2200      	movs	r2, #0
 801533c:	629a      	str	r2, [r3, #40]	@ 0x28
 801533e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8015340:	b138      	cbz	r0, 8015352 <rcl_wait_set_clear+0xea>
 8015342:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8015344:	2100      	movs	r1, #0
 8015346:	0092      	lsls	r2, r2, #2
 8015348:	f007 f862 	bl	801c410 <memset>
 801534c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801534e:	2200      	movs	r2, #0
 8015350:	635a      	str	r2, [r3, #52]	@ 0x34
 8015352:	2000      	movs	r0, #0
 8015354:	bd10      	pop	{r4, pc}
 8015356:	200b      	movs	r0, #11
 8015358:	4770      	bx	lr
 801535a:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801535e:	bd10      	pop	{r4, pc}

08015360 <rcl_wait_set_resize>:
 8015360:	2800      	cmp	r0, #0
 8015362:	f000 81a1 	beq.w	80156a8 <rcl_wait_set_resize+0x348>
 8015366:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801536a:	f8d0 a030 	ldr.w	sl, [r0, #48]	@ 0x30
 801536e:	b083      	sub	sp, #12
 8015370:	4604      	mov	r4, r0
 8015372:	f1ba 0f00 	cmp.w	sl, #0
 8015376:	f000 8199 	beq.w	80156ac <rcl_wait_set_resize+0x34c>
 801537a:	f04f 0800 	mov.w	r8, #0
 801537e:	f8da 9058 	ldr.w	r9, [sl, #88]	@ 0x58
 8015382:	461e      	mov	r6, r3
 8015384:	460f      	mov	r7, r1
 8015386:	e9da b313 	ldrd	fp, r3, [sl, #76]	@ 0x4c
 801538a:	4615      	mov	r5, r2
 801538c:	f8c0 8004 	str.w	r8, [r0, #4]
 8015390:	6800      	ldr	r0, [r0, #0]
 8015392:	f8ca 8000 	str.w	r8, [sl]
 8015396:	2900      	cmp	r1, #0
 8015398:	f000 80cf 	beq.w	801553a <rcl_wait_set_resize+0x1da>
 801539c:	ea4f 0a81 	mov.w	sl, r1, lsl #2
 80153a0:	464a      	mov	r2, r9
 80153a2:	4651      	mov	r1, sl
 80153a4:	9301      	str	r3, [sp, #4]
 80153a6:	4798      	blx	r3
 80153a8:	9b01      	ldr	r3, [sp, #4]
 80153aa:	6020      	str	r0, [r4, #0]
 80153ac:	2800      	cmp	r0, #0
 80153ae:	f000 8109 	beq.w	80155c4 <rcl_wait_set_resize+0x264>
 80153b2:	4652      	mov	r2, sl
 80153b4:	4641      	mov	r1, r8
 80153b6:	9301      	str	r3, [sp, #4]
 80153b8:	f007 f82a 	bl	801c410 <memset>
 80153bc:	6067      	str	r7, [r4, #4]
 80153be:	6b27      	ldr	r7, [r4, #48]	@ 0x30
 80153c0:	9b01      	ldr	r3, [sp, #4]
 80153c2:	68b8      	ldr	r0, [r7, #8]
 80153c4:	f8c7 8004 	str.w	r8, [r7, #4]
 80153c8:	464a      	mov	r2, r9
 80153ca:	4651      	mov	r1, sl
 80153cc:	4798      	blx	r3
 80153ce:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80153d0:	60b8      	str	r0, [r7, #8]
 80153d2:	689f      	ldr	r7, [r3, #8]
 80153d4:	2f00      	cmp	r7, #0
 80153d6:	f000 80f0 	beq.w	80155ba <rcl_wait_set_resize+0x25a>
 80153da:	4652      	mov	r2, sl
 80153dc:	4641      	mov	r1, r8
 80153de:	4638      	mov	r0, r7
 80153e0:	f007 f816 	bl	801c410 <memset>
 80153e4:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 80153e8:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 80153ec:	68a0      	ldr	r0, [r4, #8]
 80153ee:	2700      	movs	r7, #0
 80153f0:	e9da 2313 	ldrd	r2, r3, [sl, #76]	@ 0x4c
 80153f4:	60e7      	str	r7, [r4, #12]
 80153f6:	f8ca 700c 	str.w	r7, [sl, #12]
 80153fa:	2d00      	cmp	r5, #0
 80153fc:	f040 80b0 	bne.w	8015560 <rcl_wait_set_resize+0x200>
 8015400:	b130      	cbz	r0, 8015410 <rcl_wait_set_resize+0xb0>
 8015402:	4641      	mov	r1, r8
 8015404:	4790      	blx	r2
 8015406:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 801540a:	60a5      	str	r5, [r4, #8]
 801540c:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8015410:	f8da 0014 	ldr.w	r0, [sl, #20]
 8015414:	2700      	movs	r7, #0
 8015416:	19ad      	adds	r5, r5, r6
 8015418:	f8ca 7010 	str.w	r7, [sl, #16]
 801541c:	f040 80b8 	bne.w	8015590 <rcl_wait_set_resize+0x230>
 8015420:	b148      	cbz	r0, 8015436 <rcl_wait_set_resize+0xd6>
 8015422:	f8da 304c 	ldr.w	r3, [sl, #76]	@ 0x4c
 8015426:	4641      	mov	r1, r8
 8015428:	4798      	blx	r3
 801542a:	f8ca 5014 	str.w	r5, [sl, #20]
 801542e:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015432:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8015436:	6920      	ldr	r0, [r4, #16]
 8015438:	2500      	movs	r5, #0
 801543a:	e9da 9713 	ldrd	r9, r7, [sl, #76]	@ 0x4c
 801543e:	6165      	str	r5, [r4, #20]
 8015440:	f8ca 5040 	str.w	r5, [sl, #64]	@ 0x40
 8015444:	2e00      	cmp	r6, #0
 8015446:	f040 80c1 	bne.w	80155cc <rcl_wait_set_resize+0x26c>
 801544a:	b140      	cbz	r0, 801545e <rcl_wait_set_resize+0xfe>
 801544c:	4641      	mov	r1, r8
 801544e:	47c8      	blx	r9
 8015450:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015454:	6126      	str	r6, [r4, #16]
 8015456:	e9da 9713 	ldrd	r9, r7, [sl, #76]	@ 0x4c
 801545a:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 801545e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015460:	69a0      	ldr	r0, [r4, #24]
 8015462:	2500      	movs	r5, #0
 8015464:	61e5      	str	r5, [r4, #28]
 8015466:	f8ca 5018 	str.w	r5, [sl, #24]
 801546a:	2b00      	cmp	r3, #0
 801546c:	f040 80c2 	bne.w	80155f4 <rcl_wait_set_resize+0x294>
 8015470:	b128      	cbz	r0, 801547e <rcl_wait_set_resize+0x11e>
 8015472:	4641      	mov	r1, r8
 8015474:	47c8      	blx	r9
 8015476:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015478:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 801547c:	61a3      	str	r3, [r4, #24]
 801547e:	f8da 0020 	ldr.w	r0, [sl, #32]
 8015482:	b130      	cbz	r0, 8015492 <rcl_wait_set_resize+0x132>
 8015484:	4641      	mov	r1, r8
 8015486:	47c8      	blx	r9
 8015488:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 801548c:	2300      	movs	r3, #0
 801548e:	e9ca 3307 	strd	r3, r3, [sl, #28]
 8015492:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015494:	f8da 6058 	ldr.w	r6, [sl, #88]	@ 0x58
 8015498:	6a20      	ldr	r0, [r4, #32]
 801549a:	2500      	movs	r5, #0
 801549c:	e9da 7813 	ldrd	r7, r8, [sl, #76]	@ 0x4c
 80154a0:	6265      	str	r5, [r4, #36]	@ 0x24
 80154a2:	f8ca 5024 	str.w	r5, [sl, #36]	@ 0x24
 80154a6:	2b00      	cmp	r3, #0
 80154a8:	f000 80c8 	beq.w	801563c <rcl_wait_set_resize+0x2dc>
 80154ac:	ea4f 0983 	mov.w	r9, r3, lsl #2
 80154b0:	4632      	mov	r2, r6
 80154b2:	4649      	mov	r1, r9
 80154b4:	47c0      	blx	r8
 80154b6:	6220      	str	r0, [r4, #32]
 80154b8:	2800      	cmp	r0, #0
 80154ba:	f000 8083 	beq.w	80155c4 <rcl_wait_set_resize+0x264>
 80154be:	464a      	mov	r2, r9
 80154c0:	4629      	mov	r1, r5
 80154c2:	f006 ffa5 	bl	801c410 <memset>
 80154c6:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 80154ca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80154cc:	6263      	str	r3, [r4, #36]	@ 0x24
 80154ce:	f8da 002c 	ldr.w	r0, [sl, #44]	@ 0x2c
 80154d2:	f8ca 5028 	str.w	r5, [sl, #40]	@ 0x28
 80154d6:	4632      	mov	r2, r6
 80154d8:	4649      	mov	r1, r9
 80154da:	47c0      	blx	r8
 80154dc:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80154de:	f8ca 002c 	str.w	r0, [sl, #44]	@ 0x2c
 80154e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80154e4:	2b00      	cmp	r3, #0
 80154e6:	f000 80fb 	beq.w	80156e0 <rcl_wait_set_resize+0x380>
 80154ea:	464a      	mov	r2, r9
 80154ec:	4629      	mov	r1, r5
 80154ee:	4618      	mov	r0, r3
 80154f0:	f006 ff8e 	bl	801c410 <memset>
 80154f4:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 80154f8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80154fa:	f8da 6058 	ldr.w	r6, [sl, #88]	@ 0x58
 80154fe:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8015500:	2500      	movs	r5, #0
 8015502:	e9da 7813 	ldrd	r7, r8, [sl, #76]	@ 0x4c
 8015506:	62e5      	str	r5, [r4, #44]	@ 0x2c
 8015508:	f8ca 5030 	str.w	r5, [sl, #48]	@ 0x30
 801550c:	2b00      	cmp	r3, #0
 801550e:	f040 80a9 	bne.w	8015664 <rcl_wait_set_resize+0x304>
 8015512:	b128      	cbz	r0, 8015520 <rcl_wait_set_resize+0x1c0>
 8015514:	4631      	mov	r1, r6
 8015516:	47b8      	blx	r7
 8015518:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801551a:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 801551e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8015520:	f8da 0038 	ldr.w	r0, [sl, #56]	@ 0x38
 8015524:	b128      	cbz	r0, 8015532 <rcl_wait_set_resize+0x1d2>
 8015526:	4631      	mov	r1, r6
 8015528:	47b8      	blx	r7
 801552a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801552c:	2200      	movs	r2, #0
 801552e:	e9c3 220d 	strd	r2, r2, [r3, #52]	@ 0x34
 8015532:	2000      	movs	r0, #0
 8015534:	b003      	add	sp, #12
 8015536:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801553a:	b120      	cbz	r0, 8015546 <rcl_wait_set_resize+0x1e6>
 801553c:	4649      	mov	r1, r9
 801553e:	47d8      	blx	fp
 8015540:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015544:	6027      	str	r7, [r4, #0]
 8015546:	f8da 0008 	ldr.w	r0, [sl, #8]
 801554a:	2800      	cmp	r0, #0
 801554c:	f43f af4c 	beq.w	80153e8 <rcl_wait_set_resize+0x88>
 8015550:	4649      	mov	r1, r9
 8015552:	47d8      	blx	fp
 8015554:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015558:	2300      	movs	r3, #0
 801555a:	e9ca 3301 	strd	r3, r3, [sl, #4]
 801555e:	e743      	b.n	80153e8 <rcl_wait_set_resize+0x88>
 8015560:	4642      	mov	r2, r8
 8015562:	ea4f 0885 	mov.w	r8, r5, lsl #2
 8015566:	4641      	mov	r1, r8
 8015568:	4798      	blx	r3
 801556a:	60a0      	str	r0, [r4, #8]
 801556c:	b350      	cbz	r0, 80155c4 <rcl_wait_set_resize+0x264>
 801556e:	4642      	mov	r2, r8
 8015570:	4639      	mov	r1, r7
 8015572:	f006 ff4d 	bl	801c410 <memset>
 8015576:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 801557a:	60e5      	str	r5, [r4, #12]
 801557c:	2700      	movs	r7, #0
 801557e:	19ad      	adds	r5, r5, r6
 8015580:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8015584:	f8da 0014 	ldr.w	r0, [sl, #20]
 8015588:	f8ca 7010 	str.w	r7, [sl, #16]
 801558c:	f43f af48 	beq.w	8015420 <rcl_wait_set_resize+0xc0>
 8015590:	00ad      	lsls	r5, r5, #2
 8015592:	4642      	mov	r2, r8
 8015594:	f8da 3050 	ldr.w	r3, [sl, #80]	@ 0x50
 8015598:	4629      	mov	r1, r5
 801559a:	4798      	blx	r3
 801559c:	4680      	mov	r8, r0
 801559e:	f8ca 0014 	str.w	r0, [sl, #20]
 80155a2:	2800      	cmp	r0, #0
 80155a4:	f000 8085 	beq.w	80156b2 <rcl_wait_set_resize+0x352>
 80155a8:	462a      	mov	r2, r5
 80155aa:	4639      	mov	r1, r7
 80155ac:	f006 ff30 	bl	801c410 <memset>
 80155b0:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 80155b4:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 80155b8:	e73d      	b.n	8015436 <rcl_wait_set_resize+0xd6>
 80155ba:	6820      	ldr	r0, [r4, #0]
 80155bc:	4649      	mov	r1, r9
 80155be:	47d8      	blx	fp
 80155c0:	e9c4 7700 	strd	r7, r7, [r4]
 80155c4:	200a      	movs	r0, #10
 80155c6:	b003      	add	sp, #12
 80155c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80155cc:	4642      	mov	r2, r8
 80155ce:	ea4f 0886 	mov.w	r8, r6, lsl #2
 80155d2:	4641      	mov	r1, r8
 80155d4:	47b8      	blx	r7
 80155d6:	6120      	str	r0, [r4, #16]
 80155d8:	2800      	cmp	r0, #0
 80155da:	d0f3      	beq.n	80155c4 <rcl_wait_set_resize+0x264>
 80155dc:	4642      	mov	r2, r8
 80155de:	4629      	mov	r1, r5
 80155e0:	f006 ff16 	bl	801c410 <memset>
 80155e4:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 80155e8:	6166      	str	r6, [r4, #20]
 80155ea:	e9da 9713 	ldrd	r9, r7, [sl, #76]	@ 0x4c
 80155ee:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 80155f2:	e734      	b.n	801545e <rcl_wait_set_resize+0xfe>
 80155f4:	009e      	lsls	r6, r3, #2
 80155f6:	4642      	mov	r2, r8
 80155f8:	4631      	mov	r1, r6
 80155fa:	47b8      	blx	r7
 80155fc:	61a0      	str	r0, [r4, #24]
 80155fe:	2800      	cmp	r0, #0
 8015600:	d0e0      	beq.n	80155c4 <rcl_wait_set_resize+0x264>
 8015602:	4632      	mov	r2, r6
 8015604:	4629      	mov	r1, r5
 8015606:	f006 ff03 	bl	801c410 <memset>
 801560a:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 801560e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015610:	61e3      	str	r3, [r4, #28]
 8015612:	f8da 0020 	ldr.w	r0, [sl, #32]
 8015616:	f8ca 501c 	str.w	r5, [sl, #28]
 801561a:	4642      	mov	r2, r8
 801561c:	4631      	mov	r1, r6
 801561e:	47b8      	blx	r7
 8015620:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015622:	f8ca 0020 	str.w	r0, [sl, #32]
 8015626:	6a1f      	ldr	r7, [r3, #32]
 8015628:	2f00      	cmp	r7, #0
 801562a:	d053      	beq.n	80156d4 <rcl_wait_set_resize+0x374>
 801562c:	4632      	mov	r2, r6
 801562e:	4629      	mov	r1, r5
 8015630:	4638      	mov	r0, r7
 8015632:	f006 feed 	bl	801c410 <memset>
 8015636:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 801563a:	e72a      	b.n	8015492 <rcl_wait_set_resize+0x132>
 801563c:	b128      	cbz	r0, 801564a <rcl_wait_set_resize+0x2ea>
 801563e:	4631      	mov	r1, r6
 8015640:	47b8      	blx	r7
 8015642:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015644:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015648:	6223      	str	r3, [r4, #32]
 801564a:	f8da 002c 	ldr.w	r0, [sl, #44]	@ 0x2c
 801564e:	2800      	cmp	r0, #0
 8015650:	f43f af52 	beq.w	80154f8 <rcl_wait_set_resize+0x198>
 8015654:	4631      	mov	r1, r6
 8015656:	47b8      	blx	r7
 8015658:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 801565c:	2300      	movs	r3, #0
 801565e:	e9ca 330a 	strd	r3, r3, [sl, #40]	@ 0x28
 8015662:	e749      	b.n	80154f8 <rcl_wait_set_resize+0x198>
 8015664:	ea4f 0983 	mov.w	r9, r3, lsl #2
 8015668:	4632      	mov	r2, r6
 801566a:	4649      	mov	r1, r9
 801566c:	47c0      	blx	r8
 801566e:	62a0      	str	r0, [r4, #40]	@ 0x28
 8015670:	2800      	cmp	r0, #0
 8015672:	d0a7      	beq.n	80155c4 <rcl_wait_set_resize+0x264>
 8015674:	464a      	mov	r2, r9
 8015676:	4629      	mov	r1, r5
 8015678:	f006 feca 	bl	801c410 <memset>
 801567c:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015680:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015682:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8015684:	f8da 0038 	ldr.w	r0, [sl, #56]	@ 0x38
 8015688:	f8ca 5034 	str.w	r5, [sl, #52]	@ 0x34
 801568c:	4632      	mov	r2, r6
 801568e:	4649      	mov	r1, r9
 8015690:	47c0      	blx	r8
 8015692:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015694:	f8ca 0038 	str.w	r0, [sl, #56]	@ 0x38
 8015698:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801569a:	b34b      	cbz	r3, 80156f0 <rcl_wait_set_resize+0x390>
 801569c:	464a      	mov	r2, r9
 801569e:	4629      	mov	r1, r5
 80156a0:	4618      	mov	r0, r3
 80156a2:	f006 feb5 	bl	801c410 <memset>
 80156a6:	e744      	b.n	8015532 <rcl_wait_set_resize+0x1d2>
 80156a8:	200b      	movs	r0, #11
 80156aa:	4770      	bx	lr
 80156ac:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80156b0:	e789      	b.n	80155c6 <rcl_wait_set_resize+0x266>
 80156b2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80156b4:	68a0      	ldr	r0, [r4, #8]
 80156b6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80156b8:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 80156ba:	4790      	blx	r2
 80156bc:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80156be:	6920      	ldr	r0, [r4, #16]
 80156c0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80156c2:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 80156c4:	f8c4 800c 	str.w	r8, [r4, #12]
 80156c8:	f8c4 8008 	str.w	r8, [r4, #8]
 80156cc:	4790      	blx	r2
 80156ce:	e9c4 8804 	strd	r8, r8, [r4, #16]
 80156d2:	e777      	b.n	80155c4 <rcl_wait_set_resize+0x264>
 80156d4:	69a0      	ldr	r0, [r4, #24]
 80156d6:	4641      	mov	r1, r8
 80156d8:	47c8      	blx	r9
 80156da:	e9c4 7706 	strd	r7, r7, [r4, #24]
 80156de:	e771      	b.n	80155c4 <rcl_wait_set_resize+0x264>
 80156e0:	6a20      	ldr	r0, [r4, #32]
 80156e2:	9301      	str	r3, [sp, #4]
 80156e4:	4631      	mov	r1, r6
 80156e6:	47b8      	blx	r7
 80156e8:	9b01      	ldr	r3, [sp, #4]
 80156ea:	e9c4 3308 	strd	r3, r3, [r4, #32]
 80156ee:	e769      	b.n	80155c4 <rcl_wait_set_resize+0x264>
 80156f0:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 80156f2:	9301      	str	r3, [sp, #4]
 80156f4:	4631      	mov	r1, r6
 80156f6:	47b8      	blx	r7
 80156f8:	9b01      	ldr	r3, [sp, #4]
 80156fa:	e9c4 330a 	strd	r3, r3, [r4, #40]	@ 0x28
 80156fe:	e761      	b.n	80155c4 <rcl_wait_set_resize+0x264>

08015700 <rcl_wait_set_init>:
 8015700:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015704:	b084      	sub	sp, #16
 8015706:	4604      	mov	r4, r0
 8015708:	a810      	add	r0, sp, #64	@ 0x40
 801570a:	460d      	mov	r5, r1
 801570c:	4690      	mov	r8, r2
 801570e:	461f      	mov	r7, r3
 8015710:	f7f9 fafa 	bl	800ed08 <rcutils_allocator_is_valid>
 8015714:	2800      	cmp	r0, #0
 8015716:	d068      	beq.n	80157ea <rcl_wait_set_init+0xea>
 8015718:	2c00      	cmp	r4, #0
 801571a:	d066      	beq.n	80157ea <rcl_wait_set_init+0xea>
 801571c:	6b26      	ldr	r6, [r4, #48]	@ 0x30
 801571e:	b126      	cbz	r6, 801572a <rcl_wait_set_init+0x2a>
 8015720:	2564      	movs	r5, #100	@ 0x64
 8015722:	4628      	mov	r0, r5
 8015724:	b004      	add	sp, #16
 8015726:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801572a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801572c:	2b00      	cmp	r3, #0
 801572e:	d05c      	beq.n	80157ea <rcl_wait_set_init+0xea>
 8015730:	4618      	mov	r0, r3
 8015732:	f7fe f9a5 	bl	8013a80 <rcl_context_is_valid>
 8015736:	2800      	cmp	r0, #0
 8015738:	d05c      	beq.n	80157f4 <rcl_wait_set_init+0xf4>
 801573a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801573c:	9914      	ldr	r1, [sp, #80]	@ 0x50
 801573e:	205c      	movs	r0, #92	@ 0x5c
 8015740:	4798      	blx	r3
 8015742:	6320      	str	r0, [r4, #48]	@ 0x30
 8015744:	2800      	cmp	r0, #0
 8015746:	d059      	beq.n	80157fc <rcl_wait_set_init+0xfc>
 8015748:	4631      	mov	r1, r6
 801574a:	225c      	movs	r2, #92	@ 0x5c
 801574c:	f006 fe60 	bl	801c410 <memset>
 8015750:	f8d4 9030 	ldr.w	r9, [r4, #48]	@ 0x30
 8015754:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015756:	f8c9 3044 	str.w	r3, [r9, #68]	@ 0x44
 801575a:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	@ 0x34
 801575e:	eb03 0e02 	add.w	lr, r3, r2
 8015762:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015764:	449e      	add	lr, r3
 8015766:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015768:	f10d 0c40 	add.w	ip, sp, #64	@ 0x40
 801576c:	f8d3 a000 	ldr.w	sl, [r3]
 8015770:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015774:	e9c9 6601 	strd	r6, r6, [r9, #4]
 8015778:	e9c9 6604 	strd	r6, r6, [r9, #16]
 801577c:	e9c9 6607 	strd	r6, r6, [r9, #28]
 8015780:	e9c9 660a 	strd	r6, r6, [r9, #40]	@ 0x28
 8015784:	e9c9 660d 	strd	r6, r6, [r9, #52]	@ 0x34
 8015788:	f109 0648 	add.w	r6, r9, #72	@ 0x48
 801578c:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 801578e:	44c6      	add	lr, r8
 8015790:	f8dc 3000 	ldr.w	r3, [ip]
 8015794:	6033      	str	r3, [r6, #0]
 8015796:	eb0e 0145 	add.w	r1, lr, r5, lsl #1
 801579a:	f10a 0028 	add.w	r0, sl, #40	@ 0x28
 801579e:	f002 feb1 	bl	8018504 <rmw_create_wait_set>
 80157a2:	f8c9 003c 	str.w	r0, [r9, #60]	@ 0x3c
 80157a6:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 80157a8:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 80157aa:	b32b      	cbz	r3, 80157f8 <rcl_wait_set_init+0xf8>
 80157ac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80157ae:	9302      	str	r3, [sp, #8]
 80157b0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80157b2:	9301      	str	r3, [sp, #4]
 80157b4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80157b6:	9300      	str	r3, [sp, #0]
 80157b8:	4629      	mov	r1, r5
 80157ba:	463b      	mov	r3, r7
 80157bc:	4642      	mov	r2, r8
 80157be:	4620      	mov	r0, r4
 80157c0:	f7ff fdce 	bl	8015360 <rcl_wait_set_resize>
 80157c4:	4605      	mov	r5, r0
 80157c6:	2800      	cmp	r0, #0
 80157c8:	d0ab      	beq.n	8015722 <rcl_wait_set_init+0x22>
 80157ca:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 80157cc:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 80157ce:	b133      	cbz	r3, 80157de <rcl_wait_set_init+0xde>
 80157d0:	4618      	mov	r0, r3
 80157d2:	f002 fea1 	bl	8018518 <rmw_destroy_wait_set>
 80157d6:	b198      	cbz	r0, 8015800 <rcl_wait_set_init+0x100>
 80157d8:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 80157da:	f44f 7561 	mov.w	r5, #900	@ 0x384
 80157de:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80157e0:	6d81      	ldr	r1, [r0, #88]	@ 0x58
 80157e2:	4798      	blx	r3
 80157e4:	2300      	movs	r3, #0
 80157e6:	6323      	str	r3, [r4, #48]	@ 0x30
 80157e8:	e79b      	b.n	8015722 <rcl_wait_set_init+0x22>
 80157ea:	250b      	movs	r5, #11
 80157ec:	4628      	mov	r0, r5
 80157ee:	b004      	add	sp, #16
 80157f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80157f4:	2565      	movs	r5, #101	@ 0x65
 80157f6:	e794      	b.n	8015722 <rcl_wait_set_init+0x22>
 80157f8:	250a      	movs	r5, #10
 80157fa:	e7f0      	b.n	80157de <rcl_wait_set_init+0xde>
 80157fc:	250a      	movs	r5, #10
 80157fe:	e790      	b.n	8015722 <rcl_wait_set_init+0x22>
 8015800:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8015802:	e7ec      	b.n	80157de <rcl_wait_set_init+0xde>

08015804 <rcl_wait_set_add_guard_condition>:
 8015804:	b318      	cbz	r0, 801584e <rcl_wait_set_add_guard_condition+0x4a>
 8015806:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8015808:	b570      	push	{r4, r5, r6, lr}
 801580a:	4604      	mov	r4, r0
 801580c:	b30b      	cbz	r3, 8015852 <rcl_wait_set_add_guard_condition+0x4e>
 801580e:	b319      	cbz	r1, 8015858 <rcl_wait_set_add_guard_condition+0x54>
 8015810:	68dd      	ldr	r5, [r3, #12]
 8015812:	68c0      	ldr	r0, [r0, #12]
 8015814:	4285      	cmp	r5, r0
 8015816:	d217      	bcs.n	8015848 <rcl_wait_set_add_guard_condition+0x44>
 8015818:	68a0      	ldr	r0, [r4, #8]
 801581a:	1c6e      	adds	r6, r5, #1
 801581c:	60de      	str	r6, [r3, #12]
 801581e:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 8015822:	b102      	cbz	r2, 8015826 <rcl_wait_set_add_guard_condition+0x22>
 8015824:	6015      	str	r5, [r2, #0]
 8015826:	4608      	mov	r0, r1
 8015828:	f005 fc36 	bl	801b098 <rcl_guard_condition_get_rmw_handle>
 801582c:	b150      	cbz	r0, 8015844 <rcl_wait_set_add_guard_condition+0x40>
 801582e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015830:	6842      	ldr	r2, [r0, #4]
 8015832:	695b      	ldr	r3, [r3, #20]
 8015834:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015838:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 801583a:	6913      	ldr	r3, [r2, #16]
 801583c:	3301      	adds	r3, #1
 801583e:	2000      	movs	r0, #0
 8015840:	6113      	str	r3, [r2, #16]
 8015842:	bd70      	pop	{r4, r5, r6, pc}
 8015844:	2001      	movs	r0, #1
 8015846:	bd70      	pop	{r4, r5, r6, pc}
 8015848:	f240 3086 	movw	r0, #902	@ 0x386
 801584c:	bd70      	pop	{r4, r5, r6, pc}
 801584e:	200b      	movs	r0, #11
 8015850:	4770      	bx	lr
 8015852:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015856:	bd70      	pop	{r4, r5, r6, pc}
 8015858:	200b      	movs	r0, #11
 801585a:	bd70      	pop	{r4, r5, r6, pc}

0801585c <rcl_wait_set_add_timer>:
 801585c:	b328      	cbz	r0, 80158aa <rcl_wait_set_add_timer+0x4e>
 801585e:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8015860:	b570      	push	{r4, r5, r6, lr}
 8015862:	4604      	mov	r4, r0
 8015864:	b31b      	cbz	r3, 80158ae <rcl_wait_set_add_timer+0x52>
 8015866:	b329      	cbz	r1, 80158b4 <rcl_wait_set_add_timer+0x58>
 8015868:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 801586a:	6965      	ldr	r5, [r4, #20]
 801586c:	42a8      	cmp	r0, r5
 801586e:	d219      	bcs.n	80158a4 <rcl_wait_set_add_timer+0x48>
 8015870:	6925      	ldr	r5, [r4, #16]
 8015872:	1c46      	adds	r6, r0, #1
 8015874:	641e      	str	r6, [r3, #64]	@ 0x40
 8015876:	f845 1020 	str.w	r1, [r5, r0, lsl #2]
 801587a:	b102      	cbz	r2, 801587e <rcl_wait_set_add_timer+0x22>
 801587c:	6010      	str	r0, [r2, #0]
 801587e:	4608      	mov	r0, r1
 8015880:	f7ff fbea 	bl	8015058 <rcl_timer_get_guard_condition>
 8015884:	b160      	cbz	r0, 80158a0 <rcl_wait_set_add_timer+0x44>
 8015886:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8015888:	68e3      	ldr	r3, [r4, #12]
 801588a:	6c15      	ldr	r5, [r2, #64]	@ 0x40
 801588c:	3b01      	subs	r3, #1
 801588e:	441d      	add	r5, r3
 8015890:	f005 fc02 	bl	801b098 <rcl_guard_condition_get_rmw_handle>
 8015894:	b180      	cbz	r0, 80158b8 <rcl_wait_set_add_timer+0x5c>
 8015896:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015898:	6842      	ldr	r2, [r0, #4]
 801589a:	695b      	ldr	r3, [r3, #20]
 801589c:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80158a0:	2000      	movs	r0, #0
 80158a2:	bd70      	pop	{r4, r5, r6, pc}
 80158a4:	f240 3086 	movw	r0, #902	@ 0x386
 80158a8:	bd70      	pop	{r4, r5, r6, pc}
 80158aa:	200b      	movs	r0, #11
 80158ac:	4770      	bx	lr
 80158ae:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80158b2:	bd70      	pop	{r4, r5, r6, pc}
 80158b4:	200b      	movs	r0, #11
 80158b6:	bd70      	pop	{r4, r5, r6, pc}
 80158b8:	2001      	movs	r0, #1
 80158ba:	bd70      	pop	{r4, r5, r6, pc}

080158bc <rcl_wait_set_add_client>:
 80158bc:	b318      	cbz	r0, 8015906 <rcl_wait_set_add_client+0x4a>
 80158be:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80158c0:	b570      	push	{r4, r5, r6, lr}
 80158c2:	4604      	mov	r4, r0
 80158c4:	b30b      	cbz	r3, 801590a <rcl_wait_set_add_client+0x4e>
 80158c6:	b319      	cbz	r1, 8015910 <rcl_wait_set_add_client+0x54>
 80158c8:	699d      	ldr	r5, [r3, #24]
 80158ca:	69c0      	ldr	r0, [r0, #28]
 80158cc:	4285      	cmp	r5, r0
 80158ce:	d217      	bcs.n	8015900 <rcl_wait_set_add_client+0x44>
 80158d0:	69a0      	ldr	r0, [r4, #24]
 80158d2:	1c6e      	adds	r6, r5, #1
 80158d4:	619e      	str	r6, [r3, #24]
 80158d6:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 80158da:	b102      	cbz	r2, 80158de <rcl_wait_set_add_client+0x22>
 80158dc:	6015      	str	r5, [r2, #0]
 80158de:	4608      	mov	r0, r1
 80158e0:	f7fd ffe6 	bl	80138b0 <rcl_client_get_rmw_handle>
 80158e4:	b150      	cbz	r0, 80158fc <rcl_wait_set_add_client+0x40>
 80158e6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80158e8:	6842      	ldr	r2, [r0, #4]
 80158ea:	6a1b      	ldr	r3, [r3, #32]
 80158ec:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80158f0:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80158f2:	69d3      	ldr	r3, [r2, #28]
 80158f4:	3301      	adds	r3, #1
 80158f6:	2000      	movs	r0, #0
 80158f8:	61d3      	str	r3, [r2, #28]
 80158fa:	bd70      	pop	{r4, r5, r6, pc}
 80158fc:	2001      	movs	r0, #1
 80158fe:	bd70      	pop	{r4, r5, r6, pc}
 8015900:	f240 3086 	movw	r0, #902	@ 0x386
 8015904:	bd70      	pop	{r4, r5, r6, pc}
 8015906:	200b      	movs	r0, #11
 8015908:	4770      	bx	lr
 801590a:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801590e:	bd70      	pop	{r4, r5, r6, pc}
 8015910:	200b      	movs	r0, #11
 8015912:	bd70      	pop	{r4, r5, r6, pc}

08015914 <rcl_wait_set_add_service>:
 8015914:	b318      	cbz	r0, 801595e <rcl_wait_set_add_service+0x4a>
 8015916:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8015918:	b570      	push	{r4, r5, r6, lr}
 801591a:	4604      	mov	r4, r0
 801591c:	b30b      	cbz	r3, 8015962 <rcl_wait_set_add_service+0x4e>
 801591e:	b319      	cbz	r1, 8015968 <rcl_wait_set_add_service+0x54>
 8015920:	6a5d      	ldr	r5, [r3, #36]	@ 0x24
 8015922:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8015924:	4285      	cmp	r5, r0
 8015926:	d217      	bcs.n	8015958 <rcl_wait_set_add_service+0x44>
 8015928:	6a20      	ldr	r0, [r4, #32]
 801592a:	1c6e      	adds	r6, r5, #1
 801592c:	625e      	str	r6, [r3, #36]	@ 0x24
 801592e:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 8015932:	b102      	cbz	r2, 8015936 <rcl_wait_set_add_service+0x22>
 8015934:	6015      	str	r5, [r2, #0]
 8015936:	4608      	mov	r0, r1
 8015938:	f7fe fd88 	bl	801444c <rcl_service_get_rmw_handle>
 801593c:	b150      	cbz	r0, 8015954 <rcl_wait_set_add_service+0x40>
 801593e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015940:	6842      	ldr	r2, [r0, #4]
 8015942:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015944:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015948:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 801594a:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 801594c:	3301      	adds	r3, #1
 801594e:	2000      	movs	r0, #0
 8015950:	6293      	str	r3, [r2, #40]	@ 0x28
 8015952:	bd70      	pop	{r4, r5, r6, pc}
 8015954:	2001      	movs	r0, #1
 8015956:	bd70      	pop	{r4, r5, r6, pc}
 8015958:	f240 3086 	movw	r0, #902	@ 0x386
 801595c:	bd70      	pop	{r4, r5, r6, pc}
 801595e:	200b      	movs	r0, #11
 8015960:	4770      	bx	lr
 8015962:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015966:	bd70      	pop	{r4, r5, r6, pc}
 8015968:	200b      	movs	r0, #11
 801596a:	bd70      	pop	{r4, r5, r6, pc}
 801596c:	0000      	movs	r0, r0
	...

08015970 <rcl_wait>:
 8015970:	2800      	cmp	r0, #0
 8015972:	f000 81d4 	beq.w	8015d1e <rcl_wait+0x3ae>
 8015976:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801597a:	ed2d 8b02 	vpush	{d8}
 801597e:	6b05      	ldr	r5, [r0, #48]	@ 0x30
 8015980:	b099      	sub	sp, #100	@ 0x64
 8015982:	4604      	mov	r4, r0
 8015984:	2d00      	cmp	r5, #0
 8015986:	f000 8178 	beq.w	8015c7a <rcl_wait+0x30a>
 801598a:	461f      	mov	r7, r3
 801598c:	6843      	ldr	r3, [r0, #4]
 801598e:	4690      	mov	r8, r2
 8015990:	2b00      	cmp	r3, #0
 8015992:	f000 809b 	beq.w	8015acc <rcl_wait+0x15c>
 8015996:	6c2e      	ldr	r6, [r5, #64]	@ 0x40
 8015998:	2e00      	cmp	r6, #0
 801599a:	f000 80b2 	beq.w	8015b02 <rcl_wait+0x192>
 801599e:	2100      	movs	r1, #0
 80159a0:	468c      	mov	ip, r1
 80159a2:	460a      	mov	r2, r1
 80159a4:	46a6      	mov	lr, r4
 80159a6:	f8de 3010 	ldr.w	r3, [lr, #16]
 80159aa:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80159ae:	b173      	cbz	r3, 80159ce <rcl_wait+0x5e>
 80159b0:	f8de 300c 	ldr.w	r3, [lr, #12]
 80159b4:	6968      	ldr	r0, [r5, #20]
 80159b6:	440b      	add	r3, r1
 80159b8:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
 80159bc:	b13c      	cbz	r4, 80159ce <rcl_wait+0x5e>
 80159be:	692b      	ldr	r3, [r5, #16]
 80159c0:	f840 4023 	str.w	r4, [r0, r3, lsl #2]
 80159c4:	3301      	adds	r3, #1
 80159c6:	612b      	str	r3, [r5, #16]
 80159c8:	f8de 5030 	ldr.w	r5, [lr, #48]	@ 0x30
 80159cc:	6c2e      	ldr	r6, [r5, #64]	@ 0x40
 80159ce:	3101      	adds	r1, #1
 80159d0:	f14c 0c00 	adc.w	ip, ip, #0
 80159d4:	42b1      	cmp	r1, r6
 80159d6:	f17c 0300 	sbcs.w	r3, ip, #0
 80159da:	d3e4      	bcc.n	80159a6 <rcl_wait+0x36>
 80159dc:	ed9f 8baa 	vldr	d8, [pc, #680]	@ 8015c88 <rcl_wait+0x318>
 80159e0:	ea58 0307 	orrs.w	r3, r8, r7
 80159e4:	e9cd 220c 	strd	r2, r2, [sp, #48]	@ 0x30
 80159e8:	e9cd 220e 	strd	r2, r2, [sp, #56]	@ 0x38
 80159ec:	ed8d 8b12 	vstr	d8, [sp, #72]	@ 0x48
 80159f0:	ed8d 8b14 	vstr	d8, [sp, #80]	@ 0x50
 80159f4:	ed8d 8b16 	vstr	d8, [sp, #88]	@ 0x58
 80159f8:	4674      	mov	r4, lr
 80159fa:	f10d 0a30 	add.w	sl, sp, #48	@ 0x30
 80159fe:	f000 8094 	beq.w	8015b2a <rcl_wait+0x1ba>
 8015a02:	2e00      	cmp	r6, #0
 8015a04:	f000 8145 	beq.w	8015c92 <rcl_wait+0x322>
 8015a08:	2500      	movs	r5, #0
 8015a0a:	46bb      	mov	fp, r7
 8015a0c:	e02c      	b.n	8015a68 <rcl_wait+0xf8>
 8015a0e:	6923      	ldr	r3, [r4, #16]
 8015a10:	f853 0009 	ldr.w	r0, [r3, r9]
 8015a14:	a908      	add	r1, sp, #32
 8015a16:	ed8d 8b08 	vstr	d8, [sp, #32]
 8015a1a:	f7ff fafb 	bl	8015014 <rcl_timer_get_next_call_time>
 8015a1e:	f240 3321 	movw	r3, #801	@ 0x321
 8015a22:	4298      	cmp	r0, r3
 8015a24:	f000 80bb 	beq.w	8015b9e <rcl_wait+0x22e>
 8015a28:	2800      	cmp	r0, #0
 8015a2a:	d165      	bne.n	8015af8 <rcl_wait+0x188>
 8015a2c:	e9dd 6707 	ldrd	r6, r7, [sp, #28]
 8015a30:	7830      	ldrb	r0, [r6, #0]
 8015a32:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8015a34:	ab18      	add	r3, sp, #96	@ 0x60
 8015a36:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 8015a3a:	f853 2c1c 	ldr.w	r2, [r3, #-28]
 8015a3e:	9205      	str	r2, [sp, #20]
 8015a40:	f853 2c20 	ldr.w	r2, [r3, #-32]
 8015a44:	4297      	cmp	r7, r2
 8015a46:	9a05      	ldr	r2, [sp, #20]
 8015a48:	eb71 0202 	sbcs.w	r2, r1, r2
 8015a4c:	da06      	bge.n	8015a5c <rcl_wait+0xec>
 8015a4e:	e943 7108 	strd	r7, r1, [r3, #-32]
 8015a52:	ab18      	add	r3, sp, #96	@ 0x60
 8015a54:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8015a58:	f840 6c30 	str.w	r6, [r0, #-48]
 8015a5c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015a5e:	6c1e      	ldr	r6, [r3, #64]	@ 0x40
 8015a60:	3501      	adds	r5, #1
 8015a62:	42b5      	cmp	r5, r6
 8015a64:	f080 8114 	bcs.w	8015c90 <rcl_wait+0x320>
 8015a68:	6923      	ldr	r3, [r4, #16]
 8015a6a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8015a6e:	ea4f 0985 	mov.w	r9, r5, lsl #2
 8015a72:	2800      	cmp	r0, #0
 8015a74:	d0f4      	beq.n	8015a60 <rcl_wait+0xf0>
 8015a76:	a907      	add	r1, sp, #28
 8015a78:	f7ff f9f8 	bl	8014e6c <rcl_timer_clock>
 8015a7c:	4603      	mov	r3, r0
 8015a7e:	2800      	cmp	r0, #0
 8015a80:	f040 8141 	bne.w	8015d06 <rcl_wait+0x396>
 8015a84:	9807      	ldr	r0, [sp, #28]
 8015a86:	7802      	ldrb	r2, [r0, #0]
 8015a88:	2a01      	cmp	r2, #1
 8015a8a:	d1c0      	bne.n	8015a0e <rcl_wait+0x9e>
 8015a8c:	f10d 011b 	add.w	r1, sp, #27
 8015a90:	f88d 301b 	strb.w	r3, [sp, #27]
 8015a94:	f7fe ffba 	bl	8014a0c <rcl_is_enabled_ros_time_override>
 8015a98:	4602      	mov	r2, r0
 8015a9a:	2800      	cmp	r0, #0
 8015a9c:	f040 8133 	bne.w	8015d06 <rcl_wait+0x396>
 8015aa0:	6923      	ldr	r3, [r4, #16]
 8015aa2:	f89d 101b 	ldrb.w	r1, [sp, #27]
 8015aa6:	f853 0009 	ldr.w	r0, [r3, r9]
 8015aaa:	2900      	cmp	r1, #0
 8015aac:	d0b0      	beq.n	8015a10 <rcl_wait+0xa0>
 8015aae:	ae08      	add	r6, sp, #32
 8015ab0:	4631      	mov	r1, r6
 8015ab2:	f88d 2020 	strb.w	r2, [sp, #32]
 8015ab6:	f7ff fa73 	bl	8014fa0 <rcl_timer_is_ready>
 8015aba:	2800      	cmp	r0, #0
 8015abc:	f040 8123 	bne.w	8015d06 <rcl_wait+0x396>
 8015ac0:	f89d 3020 	ldrb.w	r3, [sp, #32]
 8015ac4:	2b00      	cmp	r3, #0
 8015ac6:	d0c9      	beq.n	8015a5c <rcl_wait+0xec>
 8015ac8:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8015aca:	e02f      	b.n	8015b2c <rcl_wait+0x1bc>
 8015acc:	68c3      	ldr	r3, [r0, #12]
 8015ace:	2b00      	cmp	r3, #0
 8015ad0:	f47f af61 	bne.w	8015996 <rcl_wait+0x26>
 8015ad4:	6943      	ldr	r3, [r0, #20]
 8015ad6:	2b00      	cmp	r3, #0
 8015ad8:	f47f af5d 	bne.w	8015996 <rcl_wait+0x26>
 8015adc:	69c3      	ldr	r3, [r0, #28]
 8015ade:	2b00      	cmp	r3, #0
 8015ae0:	f47f af59 	bne.w	8015996 <rcl_wait+0x26>
 8015ae4:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8015ae6:	2b00      	cmp	r3, #0
 8015ae8:	f47f af55 	bne.w	8015996 <rcl_wait+0x26>
 8015aec:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8015aee:	2b00      	cmp	r3, #0
 8015af0:	f47f af51 	bne.w	8015996 <rcl_wait+0x26>
 8015af4:	f240 3085 	movw	r0, #901	@ 0x385
 8015af8:	b019      	add	sp, #100	@ 0x64
 8015afa:	ecbd 8b02 	vpop	{d8}
 8015afe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015b02:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8015b06:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8015b0a:	e9cd 2312 	strd	r2, r3, [sp, #72]	@ 0x48
 8015b0e:	e9cd 2314 	strd	r2, r3, [sp, #80]	@ 0x50
 8015b12:	e9cd 2316 	strd	r2, r3, [sp, #88]	@ 0x58
 8015b16:	ea58 0307 	orrs.w	r3, r8, r7
 8015b1a:	e9cd 660c 	strd	r6, r6, [sp, #48]	@ 0x30
 8015b1e:	e9cd 660e 	strd	r6, r6, [sp, #56]	@ 0x38
 8015b22:	f10d 0a30 	add.w	sl, sp, #48	@ 0x30
 8015b26:	f040 80b4 	bne.w	8015c92 <rcl_wait+0x322>
 8015b2a:	ae08      	add	r6, sp, #32
 8015b2c:	2200      	movs	r2, #0
 8015b2e:	2300      	movs	r3, #0
 8015b30:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8015b34:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 8015b38:	9602      	str	r6, [sp, #8]
 8015b3a:	6bea      	ldr	r2, [r5, #60]	@ 0x3c
 8015b3c:	f105 0334 	add.w	r3, r5, #52	@ 0x34
 8015b40:	e9cd 3200 	strd	r3, r2, [sp]
 8015b44:	f105 0110 	add.w	r1, r5, #16
 8015b48:	f105 031c 	add.w	r3, r5, #28
 8015b4c:	f105 0228 	add.w	r2, r5, #40	@ 0x28
 8015b50:	1d28      	adds	r0, r5, #4
 8015b52:	f002 fb55 	bl	8018200 <rmw_wait>
 8015b56:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015b58:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8015b5a:	4680      	mov	r8, r0
 8015b5c:	b332      	cbz	r2, 8015bac <rcl_wait+0x23c>
 8015b5e:	2500      	movs	r5, #0
 8015b60:	462f      	mov	r7, r5
 8015b62:	462e      	mov	r6, r5
 8015b64:	e007      	b.n	8015b76 <rcl_wait+0x206>
 8015b66:	6922      	ldr	r2, [r4, #16]
 8015b68:	f842 3009 	str.w	r3, [r2, r9]
 8015b6c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015b6e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8015b70:	3501      	adds	r5, #1
 8015b72:	4295      	cmp	r5, r2
 8015b74:	d21b      	bcs.n	8015bae <rcl_wait+0x23e>
 8015b76:	6920      	ldr	r0, [r4, #16]
 8015b78:	f850 0025 	ldr.w	r0, [r0, r5, lsl #2]
 8015b7c:	a907      	add	r1, sp, #28
 8015b7e:	ea4f 0985 	mov.w	r9, r5, lsl #2
 8015b82:	2800      	cmp	r0, #0
 8015b84:	d0f4      	beq.n	8015b70 <rcl_wait+0x200>
 8015b86:	f88d 601c 	strb.w	r6, [sp, #28]
 8015b8a:	f7ff fa09 	bl	8014fa0 <rcl_timer_is_ready>
 8015b8e:	2800      	cmp	r0, #0
 8015b90:	d1b2      	bne.n	8015af8 <rcl_wait+0x188>
 8015b92:	f89d 301c 	ldrb.w	r3, [sp, #28]
 8015b96:	2b00      	cmp	r3, #0
 8015b98:	d0e5      	beq.n	8015b66 <rcl_wait+0x1f6>
 8015b9a:	461f      	mov	r7, r3
 8015b9c:	e7e6      	b.n	8015b6c <rcl_wait+0x1fc>
 8015b9e:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8015ba0:	6923      	ldr	r3, [r4, #16]
 8015ba2:	6c16      	ldr	r6, [r2, #64]	@ 0x40
 8015ba4:	2200      	movs	r2, #0
 8015ba6:	f843 2009 	str.w	r2, [r3, r9]
 8015baa:	e759      	b.n	8015a60 <rcl_wait+0xf0>
 8015bac:	4617      	mov	r7, r2
 8015bae:	f038 0002 	bics.w	r0, r8, #2
 8015bb2:	f040 80a8 	bne.w	8015d06 <rcl_wait+0x396>
 8015bb6:	6866      	ldr	r6, [r4, #4]
 8015bb8:	4602      	mov	r2, r0
 8015bba:	b91e      	cbnz	r6, 8015bc4 <rcl_wait+0x254>
 8015bbc:	e00d      	b.n	8015bda <rcl_wait+0x26a>
 8015bbe:	3201      	adds	r2, #1
 8015bc0:	4296      	cmp	r6, r2
 8015bc2:	d00a      	beq.n	8015bda <rcl_wait+0x26a>
 8015bc4:	6899      	ldr	r1, [r3, #8]
 8015bc6:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8015bca:	2900      	cmp	r1, #0
 8015bcc:	d1f7      	bne.n	8015bbe <rcl_wait+0x24e>
 8015bce:	6825      	ldr	r5, [r4, #0]
 8015bd0:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 8015bd4:	3201      	adds	r2, #1
 8015bd6:	4296      	cmp	r6, r2
 8015bd8:	d1f4      	bne.n	8015bc4 <rcl_wait+0x254>
 8015bda:	68e6      	ldr	r6, [r4, #12]
 8015bdc:	2200      	movs	r2, #0
 8015bde:	b91e      	cbnz	r6, 8015be8 <rcl_wait+0x278>
 8015be0:	e00d      	b.n	8015bfe <rcl_wait+0x28e>
 8015be2:	3201      	adds	r2, #1
 8015be4:	42b2      	cmp	r2, r6
 8015be6:	d00a      	beq.n	8015bfe <rcl_wait+0x28e>
 8015be8:	6959      	ldr	r1, [r3, #20]
 8015bea:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8015bee:	2900      	cmp	r1, #0
 8015bf0:	d1f7      	bne.n	8015be2 <rcl_wait+0x272>
 8015bf2:	68a5      	ldr	r5, [r4, #8]
 8015bf4:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 8015bf8:	3201      	adds	r2, #1
 8015bfa:	42b2      	cmp	r2, r6
 8015bfc:	d1f4      	bne.n	8015be8 <rcl_wait+0x278>
 8015bfe:	69e6      	ldr	r6, [r4, #28]
 8015c00:	2200      	movs	r2, #0
 8015c02:	b91e      	cbnz	r6, 8015c0c <rcl_wait+0x29c>
 8015c04:	e00d      	b.n	8015c22 <rcl_wait+0x2b2>
 8015c06:	3201      	adds	r2, #1
 8015c08:	4296      	cmp	r6, r2
 8015c0a:	d00a      	beq.n	8015c22 <rcl_wait+0x2b2>
 8015c0c:	6a19      	ldr	r1, [r3, #32]
 8015c0e:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8015c12:	2900      	cmp	r1, #0
 8015c14:	d1f7      	bne.n	8015c06 <rcl_wait+0x296>
 8015c16:	69a5      	ldr	r5, [r4, #24]
 8015c18:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 8015c1c:	3201      	adds	r2, #1
 8015c1e:	4296      	cmp	r6, r2
 8015c20:	d1f4      	bne.n	8015c0c <rcl_wait+0x29c>
 8015c22:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 8015c24:	2200      	movs	r2, #0
 8015c26:	b91e      	cbnz	r6, 8015c30 <rcl_wait+0x2c0>
 8015c28:	e00d      	b.n	8015c46 <rcl_wait+0x2d6>
 8015c2a:	3201      	adds	r2, #1
 8015c2c:	42b2      	cmp	r2, r6
 8015c2e:	d00a      	beq.n	8015c46 <rcl_wait+0x2d6>
 8015c30:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8015c32:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8015c36:	2900      	cmp	r1, #0
 8015c38:	d1f7      	bne.n	8015c2a <rcl_wait+0x2ba>
 8015c3a:	6a25      	ldr	r5, [r4, #32]
 8015c3c:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 8015c40:	3201      	adds	r2, #1
 8015c42:	42b2      	cmp	r2, r6
 8015c44:	d1f4      	bne.n	8015c30 <rcl_wait+0x2c0>
 8015c46:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8015c48:	2200      	movs	r2, #0
 8015c4a:	b91e      	cbnz	r6, 8015c54 <rcl_wait+0x2e4>
 8015c4c:	e00d      	b.n	8015c6a <rcl_wait+0x2fa>
 8015c4e:	3201      	adds	r2, #1
 8015c50:	42b2      	cmp	r2, r6
 8015c52:	d00a      	beq.n	8015c6a <rcl_wait+0x2fa>
 8015c54:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8015c56:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8015c5a:	2900      	cmp	r1, #0
 8015c5c:	d1f7      	bne.n	8015c4e <rcl_wait+0x2de>
 8015c5e:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 8015c60:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 8015c64:	3201      	adds	r2, #1
 8015c66:	42b2      	cmp	r2, r6
 8015c68:	d1f4      	bne.n	8015c54 <rcl_wait+0x2e4>
 8015c6a:	f1b8 0f02 	cmp.w	r8, #2
 8015c6e:	f47f af43 	bne.w	8015af8 <rcl_wait+0x188>
 8015c72:	f087 0701 	eor.w	r7, r7, #1
 8015c76:	0078      	lsls	r0, r7, #1
 8015c78:	e73e      	b.n	8015af8 <rcl_wait+0x188>
 8015c7a:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015c7e:	b019      	add	sp, #100	@ 0x64
 8015c80:	ecbd 8b02 	vpop	{d8}
 8015c84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015c88:	ffffffff 	.word	0xffffffff
 8015c8c:	7fffffff 	.word	0x7fffffff
 8015c90:	465f      	mov	r7, fp
 8015c92:	f1b8 0f01 	cmp.w	r8, #1
 8015c96:	f177 0300 	sbcs.w	r3, r7, #0
 8015c9a:	db3a      	blt.n	8015d12 <rcl_wait+0x3a2>
 8015c9c:	2601      	movs	r6, #1
 8015c9e:	ad10      	add	r5, sp, #64	@ 0x40
 8015ca0:	f10d 0958 	add.w	r9, sp, #88	@ 0x58
 8015ca4:	f85a 0f04 	ldr.w	r0, [sl, #4]!
 8015ca8:	a908      	add	r1, sp, #32
 8015caa:	b1a0      	cbz	r0, 8015cd6 <rcl_wait+0x366>
 8015cac:	f7fe fea2 	bl	80149f4 <rcl_clock_get_now>
 8015cb0:	2800      	cmp	r0, #0
 8015cb2:	f47f af21 	bne.w	8015af8 <rcl_wait+0x188>
 8015cb6:	9a08      	ldr	r2, [sp, #32]
 8015cb8:	68ab      	ldr	r3, [r5, #8]
 8015cba:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8015cbc:	1a9b      	subs	r3, r3, r2
 8015cbe:	68ea      	ldr	r2, [r5, #12]
 8015cc0:	eb62 0201 	sbc.w	r2, r2, r1
 8015cc4:	4598      	cmp	r8, r3
 8015cc6:	eb77 0102 	sbcs.w	r1, r7, r2
 8015cca:	bfba      	itte	lt
 8015ccc:	4643      	movlt	r3, r8
 8015cce:	463a      	movlt	r2, r7
 8015cd0:	2601      	movge	r6, #1
 8015cd2:	4698      	mov	r8, r3
 8015cd4:	4617      	mov	r7, r2
 8015cd6:	3508      	adds	r5, #8
 8015cd8:	45a9      	cmp	r9, r5
 8015cda:	d1e3      	bne.n	8015ca4 <rcl_wait+0x334>
 8015cdc:	2f00      	cmp	r7, #0
 8015cde:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8015ce0:	bfab      	itete	ge
 8015ce2:	4640      	movge	r0, r8
 8015ce4:	2000      	movlt	r0, #0
 8015ce6:	4639      	movge	r1, r7
 8015ce8:	2100      	movlt	r1, #0
 8015cea:	2e00      	cmp	r6, #0
 8015cec:	f43f af24 	beq.w	8015b38 <rcl_wait+0x1c8>
 8015cf0:	a30d      	add	r3, pc, #52	@ (adr r3, 8015d28 <rcl_wait+0x3b8>)
 8015cf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015cf6:	f7ea ffdf 	bl	8000cb8 <__aeabi_ldivmod>
 8015cfa:	ae08      	add	r6, sp, #32
 8015cfc:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8015d00:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 8015d04:	e718      	b.n	8015b38 <rcl_wait+0x1c8>
 8015d06:	2001      	movs	r0, #1
 8015d08:	b019      	add	sp, #100	@ 0x64
 8015d0a:	ecbd 8b02 	vpop	{d8}
 8015d0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015d12:	2600      	movs	r6, #0
 8015d14:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 8015d18:	f06f 4700 	mvn.w	r7, #2147483648	@ 0x80000000
 8015d1c:	e7bf      	b.n	8015c9e <rcl_wait+0x32e>
 8015d1e:	200b      	movs	r0, #11
 8015d20:	4770      	bx	lr
 8015d22:	bf00      	nop
 8015d24:	f3af 8000 	nop.w
 8015d28:	3b9aca00 	.word	0x3b9aca00
 8015d2c:	00000000 	.word	0x00000000

08015d30 <rcl_action_take_goal_response>:
 8015d30:	b3b0      	cbz	r0, 8015da0 <rcl_action_take_goal_response+0x70>
 8015d32:	b570      	push	{r4, r5, r6, lr}
 8015d34:	4604      	mov	r4, r0
 8015d36:	6800      	ldr	r0, [r0, #0]
 8015d38:	b368      	cbz	r0, 8015d96 <rcl_action_take_goal_response+0x66>
 8015d3a:	460d      	mov	r5, r1
 8015d3c:	4616      	mov	r6, r2
 8015d3e:	f7fd fe7b 	bl	8013a38 <rcl_client_is_valid>
 8015d42:	b330      	cbz	r0, 8015d92 <rcl_action_take_goal_response+0x62>
 8015d44:	6820      	ldr	r0, [r4, #0]
 8015d46:	3004      	adds	r0, #4
 8015d48:	f7fd fe76 	bl	8013a38 <rcl_client_is_valid>
 8015d4c:	b308      	cbz	r0, 8015d92 <rcl_action_take_goal_response+0x62>
 8015d4e:	6820      	ldr	r0, [r4, #0]
 8015d50:	3008      	adds	r0, #8
 8015d52:	f7fd fe71 	bl	8013a38 <rcl_client_is_valid>
 8015d56:	b1e0      	cbz	r0, 8015d92 <rcl_action_take_goal_response+0x62>
 8015d58:	6820      	ldr	r0, [r4, #0]
 8015d5a:	300c      	adds	r0, #12
 8015d5c:	f7fe fdae 	bl	80148bc <rcl_subscription_is_valid>
 8015d60:	b1b8      	cbz	r0, 8015d92 <rcl_action_take_goal_response+0x62>
 8015d62:	6820      	ldr	r0, [r4, #0]
 8015d64:	3010      	adds	r0, #16
 8015d66:	f7fe fda9 	bl	80148bc <rcl_subscription_is_valid>
 8015d6a:	b190      	cbz	r0, 8015d92 <rcl_action_take_goal_response+0x62>
 8015d6c:	b1b5      	cbz	r5, 8015d9c <rcl_action_take_goal_response+0x6c>
 8015d6e:	b1ae      	cbz	r6, 8015d9c <rcl_action_take_goal_response+0x6c>
 8015d70:	6820      	ldr	r0, [r4, #0]
 8015d72:	4632      	mov	r2, r6
 8015d74:	4629      	mov	r1, r5
 8015d76:	f7fd fdf3 	bl	8013960 <rcl_take_response>
 8015d7a:	b148      	cbz	r0, 8015d90 <rcl_action_take_goal_response+0x60>
 8015d7c:	280a      	cmp	r0, #10
 8015d7e:	d007      	beq.n	8015d90 <rcl_action_take_goal_response+0x60>
 8015d80:	f240 12f5 	movw	r2, #501	@ 0x1f5
 8015d84:	f241 0307 	movw	r3, #4103	@ 0x1007
 8015d88:	4290      	cmp	r0, r2
 8015d8a:	bf0c      	ite	eq
 8015d8c:	4618      	moveq	r0, r3
 8015d8e:	2001      	movne	r0, #1
 8015d90:	bd70      	pop	{r4, r5, r6, pc}
 8015d92:	f7f8 ffe5 	bl	800ed60 <rcutils_reset_error>
 8015d96:	f241 0006 	movw	r0, #4102	@ 0x1006
 8015d9a:	bd70      	pop	{r4, r5, r6, pc}
 8015d9c:	200b      	movs	r0, #11
 8015d9e:	bd70      	pop	{r4, r5, r6, pc}
 8015da0:	f241 0006 	movw	r0, #4102	@ 0x1006
 8015da4:	4770      	bx	lr
 8015da6:	bf00      	nop

08015da8 <rcl_action_send_result_request>:
 8015da8:	b378      	cbz	r0, 8015e0a <rcl_action_send_result_request+0x62>
 8015daa:	b570      	push	{r4, r5, r6, lr}
 8015dac:	4604      	mov	r4, r0
 8015dae:	6800      	ldr	r0, [r0, #0]
 8015db0:	b330      	cbz	r0, 8015e00 <rcl_action_send_result_request+0x58>
 8015db2:	460d      	mov	r5, r1
 8015db4:	4616      	mov	r6, r2
 8015db6:	f7fd fe3f 	bl	8013a38 <rcl_client_is_valid>
 8015dba:	b1f8      	cbz	r0, 8015dfc <rcl_action_send_result_request+0x54>
 8015dbc:	6820      	ldr	r0, [r4, #0]
 8015dbe:	3004      	adds	r0, #4
 8015dc0:	f7fd fe3a 	bl	8013a38 <rcl_client_is_valid>
 8015dc4:	b1d0      	cbz	r0, 8015dfc <rcl_action_send_result_request+0x54>
 8015dc6:	6820      	ldr	r0, [r4, #0]
 8015dc8:	3008      	adds	r0, #8
 8015dca:	f7fd fe35 	bl	8013a38 <rcl_client_is_valid>
 8015dce:	b1a8      	cbz	r0, 8015dfc <rcl_action_send_result_request+0x54>
 8015dd0:	6820      	ldr	r0, [r4, #0]
 8015dd2:	300c      	adds	r0, #12
 8015dd4:	f7fe fd72 	bl	80148bc <rcl_subscription_is_valid>
 8015dd8:	b180      	cbz	r0, 8015dfc <rcl_action_send_result_request+0x54>
 8015dda:	6820      	ldr	r0, [r4, #0]
 8015ddc:	3010      	adds	r0, #16
 8015dde:	f7fe fd6d 	bl	80148bc <rcl_subscription_is_valid>
 8015de2:	b158      	cbz	r0, 8015dfc <rcl_action_send_result_request+0x54>
 8015de4:	b17d      	cbz	r5, 8015e06 <rcl_action_send_result_request+0x5e>
 8015de6:	b176      	cbz	r6, 8015e06 <rcl_action_send_result_request+0x5e>
 8015de8:	6820      	ldr	r0, [r4, #0]
 8015dea:	4632      	mov	r2, r6
 8015dec:	4629      	mov	r1, r5
 8015dee:	3008      	adds	r0, #8
 8015df0:	f7fd fd64 	bl	80138bc <rcl_send_request>
 8015df4:	3800      	subs	r0, #0
 8015df6:	bf18      	it	ne
 8015df8:	2001      	movne	r0, #1
 8015dfa:	bd70      	pop	{r4, r5, r6, pc}
 8015dfc:	f7f8 ffb0 	bl	800ed60 <rcutils_reset_error>
 8015e00:	f241 0006 	movw	r0, #4102	@ 0x1006
 8015e04:	bd70      	pop	{r4, r5, r6, pc}
 8015e06:	200b      	movs	r0, #11
 8015e08:	bd70      	pop	{r4, r5, r6, pc}
 8015e0a:	f241 0006 	movw	r0, #4102	@ 0x1006
 8015e0e:	4770      	bx	lr

08015e10 <rcl_action_take_result_response>:
 8015e10:	2800      	cmp	r0, #0
 8015e12:	d037      	beq.n	8015e84 <rcl_action_take_result_response+0x74>
 8015e14:	b570      	push	{r4, r5, r6, lr}
 8015e16:	4604      	mov	r4, r0
 8015e18:	6800      	ldr	r0, [r0, #0]
 8015e1a:	b370      	cbz	r0, 8015e7a <rcl_action_take_result_response+0x6a>
 8015e1c:	460d      	mov	r5, r1
 8015e1e:	4616      	mov	r6, r2
 8015e20:	f7fd fe0a 	bl	8013a38 <rcl_client_is_valid>
 8015e24:	b338      	cbz	r0, 8015e76 <rcl_action_take_result_response+0x66>
 8015e26:	6820      	ldr	r0, [r4, #0]
 8015e28:	3004      	adds	r0, #4
 8015e2a:	f7fd fe05 	bl	8013a38 <rcl_client_is_valid>
 8015e2e:	b310      	cbz	r0, 8015e76 <rcl_action_take_result_response+0x66>
 8015e30:	6820      	ldr	r0, [r4, #0]
 8015e32:	3008      	adds	r0, #8
 8015e34:	f7fd fe00 	bl	8013a38 <rcl_client_is_valid>
 8015e38:	b1e8      	cbz	r0, 8015e76 <rcl_action_take_result_response+0x66>
 8015e3a:	6820      	ldr	r0, [r4, #0]
 8015e3c:	300c      	adds	r0, #12
 8015e3e:	f7fe fd3d 	bl	80148bc <rcl_subscription_is_valid>
 8015e42:	b1c0      	cbz	r0, 8015e76 <rcl_action_take_result_response+0x66>
 8015e44:	6820      	ldr	r0, [r4, #0]
 8015e46:	3010      	adds	r0, #16
 8015e48:	f7fe fd38 	bl	80148bc <rcl_subscription_is_valid>
 8015e4c:	b198      	cbz	r0, 8015e76 <rcl_action_take_result_response+0x66>
 8015e4e:	b1bd      	cbz	r5, 8015e80 <rcl_action_take_result_response+0x70>
 8015e50:	b1b6      	cbz	r6, 8015e80 <rcl_action_take_result_response+0x70>
 8015e52:	6820      	ldr	r0, [r4, #0]
 8015e54:	4632      	mov	r2, r6
 8015e56:	4629      	mov	r1, r5
 8015e58:	3008      	adds	r0, #8
 8015e5a:	f7fd fd81 	bl	8013960 <rcl_take_response>
 8015e5e:	b148      	cbz	r0, 8015e74 <rcl_action_take_result_response+0x64>
 8015e60:	280a      	cmp	r0, #10
 8015e62:	d007      	beq.n	8015e74 <rcl_action_take_result_response+0x64>
 8015e64:	f240 12f5 	movw	r2, #501	@ 0x1f5
 8015e68:	f241 0307 	movw	r3, #4103	@ 0x1007
 8015e6c:	4290      	cmp	r0, r2
 8015e6e:	bf0c      	ite	eq
 8015e70:	4618      	moveq	r0, r3
 8015e72:	2001      	movne	r0, #1
 8015e74:	bd70      	pop	{r4, r5, r6, pc}
 8015e76:	f7f8 ff73 	bl	800ed60 <rcutils_reset_error>
 8015e7a:	f241 0006 	movw	r0, #4102	@ 0x1006
 8015e7e:	bd70      	pop	{r4, r5, r6, pc}
 8015e80:	200b      	movs	r0, #11
 8015e82:	bd70      	pop	{r4, r5, r6, pc}
 8015e84:	f241 0006 	movw	r0, #4102	@ 0x1006
 8015e88:	4770      	bx	lr
 8015e8a:	bf00      	nop

08015e8c <rcl_action_take_cancel_response>:
 8015e8c:	2800      	cmp	r0, #0
 8015e8e:	d037      	beq.n	8015f00 <rcl_action_take_cancel_response+0x74>
 8015e90:	b570      	push	{r4, r5, r6, lr}
 8015e92:	4604      	mov	r4, r0
 8015e94:	6800      	ldr	r0, [r0, #0]
 8015e96:	b370      	cbz	r0, 8015ef6 <rcl_action_take_cancel_response+0x6a>
 8015e98:	460d      	mov	r5, r1
 8015e9a:	4616      	mov	r6, r2
 8015e9c:	f7fd fdcc 	bl	8013a38 <rcl_client_is_valid>
 8015ea0:	b338      	cbz	r0, 8015ef2 <rcl_action_take_cancel_response+0x66>
 8015ea2:	6820      	ldr	r0, [r4, #0]
 8015ea4:	3004      	adds	r0, #4
 8015ea6:	f7fd fdc7 	bl	8013a38 <rcl_client_is_valid>
 8015eaa:	b310      	cbz	r0, 8015ef2 <rcl_action_take_cancel_response+0x66>
 8015eac:	6820      	ldr	r0, [r4, #0]
 8015eae:	3008      	adds	r0, #8
 8015eb0:	f7fd fdc2 	bl	8013a38 <rcl_client_is_valid>
 8015eb4:	b1e8      	cbz	r0, 8015ef2 <rcl_action_take_cancel_response+0x66>
 8015eb6:	6820      	ldr	r0, [r4, #0]
 8015eb8:	300c      	adds	r0, #12
 8015eba:	f7fe fcff 	bl	80148bc <rcl_subscription_is_valid>
 8015ebe:	b1c0      	cbz	r0, 8015ef2 <rcl_action_take_cancel_response+0x66>
 8015ec0:	6820      	ldr	r0, [r4, #0]
 8015ec2:	3010      	adds	r0, #16
 8015ec4:	f7fe fcfa 	bl	80148bc <rcl_subscription_is_valid>
 8015ec8:	b198      	cbz	r0, 8015ef2 <rcl_action_take_cancel_response+0x66>
 8015eca:	b1bd      	cbz	r5, 8015efc <rcl_action_take_cancel_response+0x70>
 8015ecc:	b1b6      	cbz	r6, 8015efc <rcl_action_take_cancel_response+0x70>
 8015ece:	6820      	ldr	r0, [r4, #0]
 8015ed0:	4632      	mov	r2, r6
 8015ed2:	4629      	mov	r1, r5
 8015ed4:	3004      	adds	r0, #4
 8015ed6:	f7fd fd43 	bl	8013960 <rcl_take_response>
 8015eda:	b148      	cbz	r0, 8015ef0 <rcl_action_take_cancel_response+0x64>
 8015edc:	280a      	cmp	r0, #10
 8015ede:	d007      	beq.n	8015ef0 <rcl_action_take_cancel_response+0x64>
 8015ee0:	f240 12f5 	movw	r2, #501	@ 0x1f5
 8015ee4:	f241 0307 	movw	r3, #4103	@ 0x1007
 8015ee8:	4290      	cmp	r0, r2
 8015eea:	bf0c      	ite	eq
 8015eec:	4618      	moveq	r0, r3
 8015eee:	2001      	movne	r0, #1
 8015ef0:	bd70      	pop	{r4, r5, r6, pc}
 8015ef2:	f7f8 ff35 	bl	800ed60 <rcutils_reset_error>
 8015ef6:	f241 0006 	movw	r0, #4102	@ 0x1006
 8015efa:	bd70      	pop	{r4, r5, r6, pc}
 8015efc:	200b      	movs	r0, #11
 8015efe:	bd70      	pop	{r4, r5, r6, pc}
 8015f00:	f241 0006 	movw	r0, #4102	@ 0x1006
 8015f04:	4770      	bx	lr
 8015f06:	bf00      	nop

08015f08 <rcl_action_take_feedback>:
 8015f08:	2800      	cmp	r0, #0
 8015f0a:	d037      	beq.n	8015f7c <rcl_action_take_feedback+0x74>
 8015f0c:	b530      	push	{r4, r5, lr}
 8015f0e:	4604      	mov	r4, r0
 8015f10:	6800      	ldr	r0, [r0, #0]
 8015f12:	b08f      	sub	sp, #60	@ 0x3c
 8015f14:	b358      	cbz	r0, 8015f6e <rcl_action_take_feedback+0x66>
 8015f16:	460d      	mov	r5, r1
 8015f18:	f7fd fd8e 	bl	8013a38 <rcl_client_is_valid>
 8015f1c:	b328      	cbz	r0, 8015f6a <rcl_action_take_feedback+0x62>
 8015f1e:	6820      	ldr	r0, [r4, #0]
 8015f20:	3004      	adds	r0, #4
 8015f22:	f7fd fd89 	bl	8013a38 <rcl_client_is_valid>
 8015f26:	b300      	cbz	r0, 8015f6a <rcl_action_take_feedback+0x62>
 8015f28:	6820      	ldr	r0, [r4, #0]
 8015f2a:	3008      	adds	r0, #8
 8015f2c:	f7fd fd84 	bl	8013a38 <rcl_client_is_valid>
 8015f30:	b1d8      	cbz	r0, 8015f6a <rcl_action_take_feedback+0x62>
 8015f32:	6820      	ldr	r0, [r4, #0]
 8015f34:	300c      	adds	r0, #12
 8015f36:	f7fe fcc1 	bl	80148bc <rcl_subscription_is_valid>
 8015f3a:	b1b0      	cbz	r0, 8015f6a <rcl_action_take_feedback+0x62>
 8015f3c:	6820      	ldr	r0, [r4, #0]
 8015f3e:	3010      	adds	r0, #16
 8015f40:	f7fe fcbc 	bl	80148bc <rcl_subscription_is_valid>
 8015f44:	b188      	cbz	r0, 8015f6a <rcl_action_take_feedback+0x62>
 8015f46:	b1b5      	cbz	r5, 8015f76 <rcl_action_take_feedback+0x6e>
 8015f48:	6820      	ldr	r0, [r4, #0]
 8015f4a:	2300      	movs	r3, #0
 8015f4c:	466a      	mov	r2, sp
 8015f4e:	4629      	mov	r1, r5
 8015f50:	300c      	adds	r0, #12
 8015f52:	f7fe fc55 	bl	8014800 <rcl_take>
 8015f56:	b160      	cbz	r0, 8015f72 <rcl_action_take_feedback+0x6a>
 8015f58:	f240 1391 	movw	r3, #401	@ 0x191
 8015f5c:	4298      	cmp	r0, r3
 8015f5e:	d010      	beq.n	8015f82 <rcl_action_take_feedback+0x7a>
 8015f60:	280a      	cmp	r0, #10
 8015f62:	bf18      	it	ne
 8015f64:	2001      	movne	r0, #1
 8015f66:	b00f      	add	sp, #60	@ 0x3c
 8015f68:	bd30      	pop	{r4, r5, pc}
 8015f6a:	f7f8 fef9 	bl	800ed60 <rcutils_reset_error>
 8015f6e:	f241 0006 	movw	r0, #4102	@ 0x1006
 8015f72:	b00f      	add	sp, #60	@ 0x3c
 8015f74:	bd30      	pop	{r4, r5, pc}
 8015f76:	200b      	movs	r0, #11
 8015f78:	b00f      	add	sp, #60	@ 0x3c
 8015f7a:	bd30      	pop	{r4, r5, pc}
 8015f7c:	f241 0006 	movw	r0, #4102	@ 0x1006
 8015f80:	4770      	bx	lr
 8015f82:	f241 0007 	movw	r0, #4103	@ 0x1007
 8015f86:	e7f4      	b.n	8015f72 <rcl_action_take_feedback+0x6a>

08015f88 <rcl_action_wait_set_add_action_client>:
 8015f88:	2800      	cmp	r0, #0
 8015f8a:	d045      	beq.n	8016018 <rcl_action_wait_set_add_action_client+0x90>
 8015f8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015f8e:	460c      	mov	r4, r1
 8015f90:	2900      	cmp	r1, #0
 8015f92:	d03e      	beq.n	8016012 <rcl_action_wait_set_add_action_client+0x8a>
 8015f94:	4605      	mov	r5, r0
 8015f96:	6808      	ldr	r0, [r1, #0]
 8015f98:	2800      	cmp	r0, #0
 8015f9a:	d03a      	beq.n	8016012 <rcl_action_wait_set_add_action_client+0x8a>
 8015f9c:	4617      	mov	r7, r2
 8015f9e:	461e      	mov	r6, r3
 8015fa0:	f7fd fd4a 	bl	8013a38 <rcl_client_is_valid>
 8015fa4:	b398      	cbz	r0, 801600e <rcl_action_wait_set_add_action_client+0x86>
 8015fa6:	6820      	ldr	r0, [r4, #0]
 8015fa8:	3004      	adds	r0, #4
 8015faa:	f7fd fd45 	bl	8013a38 <rcl_client_is_valid>
 8015fae:	b370      	cbz	r0, 801600e <rcl_action_wait_set_add_action_client+0x86>
 8015fb0:	6820      	ldr	r0, [r4, #0]
 8015fb2:	3008      	adds	r0, #8
 8015fb4:	f7fd fd40 	bl	8013a38 <rcl_client_is_valid>
 8015fb8:	b348      	cbz	r0, 801600e <rcl_action_wait_set_add_action_client+0x86>
 8015fba:	6820      	ldr	r0, [r4, #0]
 8015fbc:	300c      	adds	r0, #12
 8015fbe:	f7fe fc7d 	bl	80148bc <rcl_subscription_is_valid>
 8015fc2:	b320      	cbz	r0, 801600e <rcl_action_wait_set_add_action_client+0x86>
 8015fc4:	6820      	ldr	r0, [r4, #0]
 8015fc6:	3010      	adds	r0, #16
 8015fc8:	f7fe fc78 	bl	80148bc <rcl_subscription_is_valid>
 8015fcc:	b1f8      	cbz	r0, 801600e <rcl_action_wait_set_add_action_client+0x86>
 8015fce:	6821      	ldr	r1, [r4, #0]
 8015fd0:	4628      	mov	r0, r5
 8015fd2:	f501 72e2 	add.w	r2, r1, #452	@ 0x1c4
 8015fd6:	f7ff fc71 	bl	80158bc <rcl_wait_set_add_client>
 8015fda:	b9b8      	cbnz	r0, 801600c <rcl_action_wait_set_add_action_client+0x84>
 8015fdc:	6821      	ldr	r1, [r4, #0]
 8015fde:	4628      	mov	r0, r5
 8015fe0:	f501 72e4 	add.w	r2, r1, #456	@ 0x1c8
 8015fe4:	3104      	adds	r1, #4
 8015fe6:	f7ff fc69 	bl	80158bc <rcl_wait_set_add_client>
 8015fea:	b978      	cbnz	r0, 801600c <rcl_action_wait_set_add_action_client+0x84>
 8015fec:	6821      	ldr	r1, [r4, #0]
 8015fee:	4628      	mov	r0, r5
 8015ff0:	f501 72e6 	add.w	r2, r1, #460	@ 0x1cc
 8015ff4:	3108      	adds	r1, #8
 8015ff6:	f7ff fc61 	bl	80158bc <rcl_wait_set_add_client>
 8015ffa:	b938      	cbnz	r0, 801600c <rcl_action_wait_set_add_action_client+0x84>
 8015ffc:	6821      	ldr	r1, [r4, #0]
 8015ffe:	4628      	mov	r0, r5
 8016000:	f501 72e8 	add.w	r2, r1, #464	@ 0x1d0
 8016004:	310c      	adds	r1, #12
 8016006:	f7ff f903 	bl	8015210 <rcl_wait_set_add_subscription>
 801600a:	b140      	cbz	r0, 801601e <rcl_action_wait_set_add_action_client+0x96>
 801600c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801600e:	f7f8 fea7 	bl	800ed60 <rcutils_reset_error>
 8016012:	f241 0006 	movw	r0, #4102	@ 0x1006
 8016016:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016018:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801601c:	4770      	bx	lr
 801601e:	6821      	ldr	r1, [r4, #0]
 8016020:	4628      	mov	r0, r5
 8016022:	f501 72ea 	add.w	r2, r1, #468	@ 0x1d4
 8016026:	3110      	adds	r1, #16
 8016028:	f7ff f8f2 	bl	8015210 <rcl_wait_set_add_subscription>
 801602c:	2800      	cmp	r0, #0
 801602e:	d1ed      	bne.n	801600c <rcl_action_wait_set_add_action_client+0x84>
 8016030:	b11f      	cbz	r7, 801603a <rcl_action_wait_set_add_action_client+0xb2>
 8016032:	6823      	ldr	r3, [r4, #0]
 8016034:	f8d3 31c4 	ldr.w	r3, [r3, #452]	@ 0x1c4
 8016038:	603b      	str	r3, [r7, #0]
 801603a:	2e00      	cmp	r6, #0
 801603c:	d0e6      	beq.n	801600c <rcl_action_wait_set_add_action_client+0x84>
 801603e:	6823      	ldr	r3, [r4, #0]
 8016040:	f8d3 31d0 	ldr.w	r3, [r3, #464]	@ 0x1d0
 8016044:	6033      	str	r3, [r6, #0]
 8016046:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08016048 <rcl_action_client_wait_set_get_entities_ready>:
 8016048:	2800      	cmp	r0, #0
 801604a:	f000 8089 	beq.w	8016160 <rcl_action_client_wait_set_get_entities_ready+0x118>
 801604e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016052:	460c      	mov	r4, r1
 8016054:	2900      	cmp	r1, #0
 8016056:	d079      	beq.n	801614c <rcl_action_client_wait_set_get_entities_ready+0x104>
 8016058:	4605      	mov	r5, r0
 801605a:	6808      	ldr	r0, [r1, #0]
 801605c:	2800      	cmp	r0, #0
 801605e:	d075      	beq.n	801614c <rcl_action_client_wait_set_get_entities_ready+0x104>
 8016060:	4616      	mov	r6, r2
 8016062:	461f      	mov	r7, r3
 8016064:	f7fd fce8 	bl	8013a38 <rcl_client_is_valid>
 8016068:	2800      	cmp	r0, #0
 801606a:	d06d      	beq.n	8016148 <rcl_action_client_wait_set_get_entities_ready+0x100>
 801606c:	6820      	ldr	r0, [r4, #0]
 801606e:	3004      	adds	r0, #4
 8016070:	f7fd fce2 	bl	8013a38 <rcl_client_is_valid>
 8016074:	2800      	cmp	r0, #0
 8016076:	d067      	beq.n	8016148 <rcl_action_client_wait_set_get_entities_ready+0x100>
 8016078:	6820      	ldr	r0, [r4, #0]
 801607a:	3008      	adds	r0, #8
 801607c:	f7fd fcdc 	bl	8013a38 <rcl_client_is_valid>
 8016080:	2800      	cmp	r0, #0
 8016082:	d061      	beq.n	8016148 <rcl_action_client_wait_set_get_entities_ready+0x100>
 8016084:	6820      	ldr	r0, [r4, #0]
 8016086:	300c      	adds	r0, #12
 8016088:	f7fe fc18 	bl	80148bc <rcl_subscription_is_valid>
 801608c:	2800      	cmp	r0, #0
 801608e:	d05b      	beq.n	8016148 <rcl_action_client_wait_set_get_entities_ready+0x100>
 8016090:	6820      	ldr	r0, [r4, #0]
 8016092:	3010      	adds	r0, #16
 8016094:	f7fe fc12 	bl	80148bc <rcl_subscription_is_valid>
 8016098:	2800      	cmp	r0, #0
 801609a:	d055      	beq.n	8016148 <rcl_action_client_wait_set_get_entities_ready+0x100>
 801609c:	2e00      	cmp	r6, #0
 801609e:	d05c      	beq.n	801615a <rcl_action_client_wait_set_get_entities_ready+0x112>
 80160a0:	2f00      	cmp	r7, #0
 80160a2:	d05a      	beq.n	801615a <rcl_action_client_wait_set_get_entities_ready+0x112>
 80160a4:	9b06      	ldr	r3, [sp, #24]
 80160a6:	2b00      	cmp	r3, #0
 80160a8:	d057      	beq.n	801615a <rcl_action_client_wait_set_get_entities_ready+0x112>
 80160aa:	9b07      	ldr	r3, [sp, #28]
 80160ac:	2b00      	cmp	r3, #0
 80160ae:	d054      	beq.n	801615a <rcl_action_client_wait_set_get_entities_ready+0x112>
 80160b0:	9b08      	ldr	r3, [sp, #32]
 80160b2:	2b00      	cmp	r3, #0
 80160b4:	d051      	beq.n	801615a <rcl_action_client_wait_set_get_entities_ready+0x112>
 80160b6:	6823      	ldr	r3, [r4, #0]
 80160b8:	686a      	ldr	r2, [r5, #4]
 80160ba:	f8d3 11d0 	ldr.w	r1, [r3, #464]	@ 0x1d0
 80160be:	428a      	cmp	r2, r1
 80160c0:	d948      	bls.n	8016154 <rcl_action_client_wait_set_get_entities_ready+0x10c>
 80160c2:	f8d3 01d4 	ldr.w	r0, [r3, #468]	@ 0x1d4
 80160c6:	4282      	cmp	r2, r0
 80160c8:	d944      	bls.n	8016154 <rcl_action_client_wait_set_get_entities_ready+0x10c>
 80160ca:	f8d3 41c4 	ldr.w	r4, [r3, #452]	@ 0x1c4
 80160ce:	69ea      	ldr	r2, [r5, #28]
 80160d0:	42a2      	cmp	r2, r4
 80160d2:	d93f      	bls.n	8016154 <rcl_action_client_wait_set_get_entities_ready+0x10c>
 80160d4:	f8d3 c1c8 	ldr.w	ip, [r3, #456]	@ 0x1c8
 80160d8:	4562      	cmp	r2, ip
 80160da:	d93b      	bls.n	8016154 <rcl_action_client_wait_set_get_entities_ready+0x10c>
 80160dc:	f8d3 e1cc 	ldr.w	lr, [r3, #460]	@ 0x1cc
 80160e0:	4572      	cmp	r2, lr
 80160e2:	d937      	bls.n	8016154 <rcl_action_client_wait_set_get_entities_ready+0x10c>
 80160e4:	69aa      	ldr	r2, [r5, #24]
 80160e6:	682d      	ldr	r5, [r5, #0]
 80160e8:	f852 8024 	ldr.w	r8, [r2, r4, lsl #2]
 80160ec:	f855 4020 	ldr.w	r4, [r5, r0, lsl #2]
 80160f0:	f855 5021 	ldr.w	r5, [r5, r1, lsl #2]
 80160f4:	f852 102c 	ldr.w	r1, [r2, ip, lsl #2]
 80160f8:	f852 202e 	ldr.w	r2, [r2, lr, lsl #2]
 80160fc:	f103 0c0c 	add.w	ip, r3, #12
 8016100:	eba5 050c 	sub.w	r5, r5, ip
 8016104:	fab5 f585 	clz	r5, r5
 8016108:	096d      	lsrs	r5, r5, #5
 801610a:	7035      	strb	r5, [r6, #0]
 801610c:	f103 0510 	add.w	r5, r3, #16
 8016110:	1b64      	subs	r4, r4, r5
 8016112:	fab4 f484 	clz	r4, r4
 8016116:	0964      	lsrs	r4, r4, #5
 8016118:	703c      	strb	r4, [r7, #0]
 801611a:	eba3 0008 	sub.w	r0, r3, r8
 801611e:	1d1c      	adds	r4, r3, #4
 8016120:	3308      	adds	r3, #8
 8016122:	1ad3      	subs	r3, r2, r3
 8016124:	fab0 f080 	clz	r0, r0
 8016128:	9a06      	ldr	r2, [sp, #24]
 801612a:	0940      	lsrs	r0, r0, #5
 801612c:	1b09      	subs	r1, r1, r4
 801612e:	7010      	strb	r0, [r2, #0]
 8016130:	fab1 f181 	clz	r1, r1
 8016134:	9a07      	ldr	r2, [sp, #28]
 8016136:	0949      	lsrs	r1, r1, #5
 8016138:	7011      	strb	r1, [r2, #0]
 801613a:	fab3 f383 	clz	r3, r3
 801613e:	9a08      	ldr	r2, [sp, #32]
 8016140:	095b      	lsrs	r3, r3, #5
 8016142:	2000      	movs	r0, #0
 8016144:	7013      	strb	r3, [r2, #0]
 8016146:	e003      	b.n	8016150 <rcl_action_client_wait_set_get_entities_ready+0x108>
 8016148:	f7f8 fe0a 	bl	800ed60 <rcutils_reset_error>
 801614c:	f241 0006 	movw	r0, #4102	@ 0x1006
 8016150:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016154:	2001      	movs	r0, #1
 8016156:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801615a:	200b      	movs	r0, #11
 801615c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016160:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8016164:	4770      	bx	lr
 8016166:	bf00      	nop

08016168 <rcl_action_take_goal_request>:
 8016168:	b3b0      	cbz	r0, 80161d8 <rcl_action_take_goal_request+0x70>
 801616a:	b570      	push	{r4, r5, r6, lr}
 801616c:	4604      	mov	r4, r0
 801616e:	6800      	ldr	r0, [r0, #0]
 8016170:	b368      	cbz	r0, 80161ce <rcl_action_take_goal_request+0x66>
 8016172:	460d      	mov	r5, r1
 8016174:	4616      	mov	r6, r2
 8016176:	f7fe f9ef 	bl	8014558 <rcl_service_is_valid>
 801617a:	b330      	cbz	r0, 80161ca <rcl_action_take_goal_request+0x62>
 801617c:	6820      	ldr	r0, [r4, #0]
 801617e:	3004      	adds	r0, #4
 8016180:	f7fe f9ea 	bl	8014558 <rcl_service_is_valid>
 8016184:	b308      	cbz	r0, 80161ca <rcl_action_take_goal_request+0x62>
 8016186:	6820      	ldr	r0, [r4, #0]
 8016188:	3008      	adds	r0, #8
 801618a:	f7fe f9e5 	bl	8014558 <rcl_service_is_valid>
 801618e:	b1e0      	cbz	r0, 80161ca <rcl_action_take_goal_request+0x62>
 8016190:	6820      	ldr	r0, [r4, #0]
 8016192:	300c      	adds	r0, #12
 8016194:	f7f7 fe48 	bl	800de28 <rcl_publisher_is_valid>
 8016198:	b1b8      	cbz	r0, 80161ca <rcl_action_take_goal_request+0x62>
 801619a:	6820      	ldr	r0, [r4, #0]
 801619c:	3010      	adds	r0, #16
 801619e:	f7f7 fe43 	bl	800de28 <rcl_publisher_is_valid>
 80161a2:	b190      	cbz	r0, 80161ca <rcl_action_take_goal_request+0x62>
 80161a4:	b1b5      	cbz	r5, 80161d4 <rcl_action_take_goal_request+0x6c>
 80161a6:	b1ae      	cbz	r6, 80161d4 <rcl_action_take_goal_request+0x6c>
 80161a8:	6820      	ldr	r0, [r4, #0]
 80161aa:	4632      	mov	r2, r6
 80161ac:	4629      	mov	r1, r5
 80161ae:	f7fe f953 	bl	8014458 <rcl_take_request>
 80161b2:	b148      	cbz	r0, 80161c8 <rcl_action_take_goal_request+0x60>
 80161b4:	280a      	cmp	r0, #10
 80161b6:	d007      	beq.n	80161c8 <rcl_action_take_goal_request+0x60>
 80161b8:	f240 2259 	movw	r2, #601	@ 0x259
 80161bc:	f241 0369 	movw	r3, #4201	@ 0x1069
 80161c0:	4290      	cmp	r0, r2
 80161c2:	bf0c      	ite	eq
 80161c4:	4618      	moveq	r0, r3
 80161c6:	2001      	movne	r0, #1
 80161c8:	bd70      	pop	{r4, r5, r6, pc}
 80161ca:	f7f8 fdc9 	bl	800ed60 <rcutils_reset_error>
 80161ce:	f241 0068 	movw	r0, #4200	@ 0x1068
 80161d2:	bd70      	pop	{r4, r5, r6, pc}
 80161d4:	200b      	movs	r0, #11
 80161d6:	bd70      	pop	{r4, r5, r6, pc}
 80161d8:	f241 0068 	movw	r0, #4200	@ 0x1068
 80161dc:	4770      	bx	lr
 80161de:	bf00      	nop

080161e0 <rcl_action_send_goal_response>:
 80161e0:	b378      	cbz	r0, 8016242 <rcl_action_send_goal_response+0x62>
 80161e2:	b570      	push	{r4, r5, r6, lr}
 80161e4:	4604      	mov	r4, r0
 80161e6:	6800      	ldr	r0, [r0, #0]
 80161e8:	b330      	cbz	r0, 8016238 <rcl_action_send_goal_response+0x58>
 80161ea:	460d      	mov	r5, r1
 80161ec:	4616      	mov	r6, r2
 80161ee:	f7fe f9b3 	bl	8014558 <rcl_service_is_valid>
 80161f2:	b1f8      	cbz	r0, 8016234 <rcl_action_send_goal_response+0x54>
 80161f4:	6820      	ldr	r0, [r4, #0]
 80161f6:	3004      	adds	r0, #4
 80161f8:	f7fe f9ae 	bl	8014558 <rcl_service_is_valid>
 80161fc:	b1d0      	cbz	r0, 8016234 <rcl_action_send_goal_response+0x54>
 80161fe:	6820      	ldr	r0, [r4, #0]
 8016200:	3008      	adds	r0, #8
 8016202:	f7fe f9a9 	bl	8014558 <rcl_service_is_valid>
 8016206:	b1a8      	cbz	r0, 8016234 <rcl_action_send_goal_response+0x54>
 8016208:	6820      	ldr	r0, [r4, #0]
 801620a:	300c      	adds	r0, #12
 801620c:	f7f7 fe0c 	bl	800de28 <rcl_publisher_is_valid>
 8016210:	b180      	cbz	r0, 8016234 <rcl_action_send_goal_response+0x54>
 8016212:	6820      	ldr	r0, [r4, #0]
 8016214:	3010      	adds	r0, #16
 8016216:	f7f7 fe07 	bl	800de28 <rcl_publisher_is_valid>
 801621a:	b158      	cbz	r0, 8016234 <rcl_action_send_goal_response+0x54>
 801621c:	b17d      	cbz	r5, 801623e <rcl_action_send_goal_response+0x5e>
 801621e:	b176      	cbz	r6, 801623e <rcl_action_send_goal_response+0x5e>
 8016220:	6820      	ldr	r0, [r4, #0]
 8016222:	4632      	mov	r2, r6
 8016224:	4629      	mov	r1, r5
 8016226:	f7fe f967 	bl	80144f8 <rcl_send_response>
 801622a:	b110      	cbz	r0, 8016232 <rcl_action_send_goal_response+0x52>
 801622c:	2802      	cmp	r0, #2
 801622e:	bf18      	it	ne
 8016230:	2001      	movne	r0, #1
 8016232:	bd70      	pop	{r4, r5, r6, pc}
 8016234:	f7f8 fd94 	bl	800ed60 <rcutils_reset_error>
 8016238:	f241 0068 	movw	r0, #4200	@ 0x1068
 801623c:	bd70      	pop	{r4, r5, r6, pc}
 801623e:	200b      	movs	r0, #11
 8016240:	bd70      	pop	{r4, r5, r6, pc}
 8016242:	f241 0068 	movw	r0, #4200	@ 0x1068
 8016246:	4770      	bx	lr

08016248 <rcl_action_take_result_request>:
 8016248:	2800      	cmp	r0, #0
 801624a:	d037      	beq.n	80162bc <rcl_action_take_result_request+0x74>
 801624c:	b570      	push	{r4, r5, r6, lr}
 801624e:	4604      	mov	r4, r0
 8016250:	6800      	ldr	r0, [r0, #0]
 8016252:	b370      	cbz	r0, 80162b2 <rcl_action_take_result_request+0x6a>
 8016254:	460d      	mov	r5, r1
 8016256:	4616      	mov	r6, r2
 8016258:	f7fe f97e 	bl	8014558 <rcl_service_is_valid>
 801625c:	b338      	cbz	r0, 80162ae <rcl_action_take_result_request+0x66>
 801625e:	6820      	ldr	r0, [r4, #0]
 8016260:	3004      	adds	r0, #4
 8016262:	f7fe f979 	bl	8014558 <rcl_service_is_valid>
 8016266:	b310      	cbz	r0, 80162ae <rcl_action_take_result_request+0x66>
 8016268:	6820      	ldr	r0, [r4, #0]
 801626a:	3008      	adds	r0, #8
 801626c:	f7fe f974 	bl	8014558 <rcl_service_is_valid>
 8016270:	b1e8      	cbz	r0, 80162ae <rcl_action_take_result_request+0x66>
 8016272:	6820      	ldr	r0, [r4, #0]
 8016274:	300c      	adds	r0, #12
 8016276:	f7f7 fdd7 	bl	800de28 <rcl_publisher_is_valid>
 801627a:	b1c0      	cbz	r0, 80162ae <rcl_action_take_result_request+0x66>
 801627c:	6820      	ldr	r0, [r4, #0]
 801627e:	3010      	adds	r0, #16
 8016280:	f7f7 fdd2 	bl	800de28 <rcl_publisher_is_valid>
 8016284:	b198      	cbz	r0, 80162ae <rcl_action_take_result_request+0x66>
 8016286:	b1bd      	cbz	r5, 80162b8 <rcl_action_take_result_request+0x70>
 8016288:	b1b6      	cbz	r6, 80162b8 <rcl_action_take_result_request+0x70>
 801628a:	6820      	ldr	r0, [r4, #0]
 801628c:	4632      	mov	r2, r6
 801628e:	4629      	mov	r1, r5
 8016290:	3008      	adds	r0, #8
 8016292:	f7fe f8e1 	bl	8014458 <rcl_take_request>
 8016296:	b148      	cbz	r0, 80162ac <rcl_action_take_result_request+0x64>
 8016298:	280a      	cmp	r0, #10
 801629a:	d007      	beq.n	80162ac <rcl_action_take_result_request+0x64>
 801629c:	f240 2259 	movw	r2, #601	@ 0x259
 80162a0:	f241 0369 	movw	r3, #4201	@ 0x1069
 80162a4:	4290      	cmp	r0, r2
 80162a6:	bf0c      	ite	eq
 80162a8:	4618      	moveq	r0, r3
 80162aa:	2001      	movne	r0, #1
 80162ac:	bd70      	pop	{r4, r5, r6, pc}
 80162ae:	f7f8 fd57 	bl	800ed60 <rcutils_reset_error>
 80162b2:	f241 0068 	movw	r0, #4200	@ 0x1068
 80162b6:	bd70      	pop	{r4, r5, r6, pc}
 80162b8:	200b      	movs	r0, #11
 80162ba:	bd70      	pop	{r4, r5, r6, pc}
 80162bc:	f241 0068 	movw	r0, #4200	@ 0x1068
 80162c0:	4770      	bx	lr
 80162c2:	bf00      	nop

080162c4 <rcl_action_take_cancel_request>:
 80162c4:	2800      	cmp	r0, #0
 80162c6:	d037      	beq.n	8016338 <rcl_action_take_cancel_request+0x74>
 80162c8:	b570      	push	{r4, r5, r6, lr}
 80162ca:	4604      	mov	r4, r0
 80162cc:	6800      	ldr	r0, [r0, #0]
 80162ce:	b370      	cbz	r0, 801632e <rcl_action_take_cancel_request+0x6a>
 80162d0:	460d      	mov	r5, r1
 80162d2:	4616      	mov	r6, r2
 80162d4:	f7fe f940 	bl	8014558 <rcl_service_is_valid>
 80162d8:	b338      	cbz	r0, 801632a <rcl_action_take_cancel_request+0x66>
 80162da:	6820      	ldr	r0, [r4, #0]
 80162dc:	3004      	adds	r0, #4
 80162de:	f7fe f93b 	bl	8014558 <rcl_service_is_valid>
 80162e2:	b310      	cbz	r0, 801632a <rcl_action_take_cancel_request+0x66>
 80162e4:	6820      	ldr	r0, [r4, #0]
 80162e6:	3008      	adds	r0, #8
 80162e8:	f7fe f936 	bl	8014558 <rcl_service_is_valid>
 80162ec:	b1e8      	cbz	r0, 801632a <rcl_action_take_cancel_request+0x66>
 80162ee:	6820      	ldr	r0, [r4, #0]
 80162f0:	300c      	adds	r0, #12
 80162f2:	f7f7 fd99 	bl	800de28 <rcl_publisher_is_valid>
 80162f6:	b1c0      	cbz	r0, 801632a <rcl_action_take_cancel_request+0x66>
 80162f8:	6820      	ldr	r0, [r4, #0]
 80162fa:	3010      	adds	r0, #16
 80162fc:	f7f7 fd94 	bl	800de28 <rcl_publisher_is_valid>
 8016300:	b198      	cbz	r0, 801632a <rcl_action_take_cancel_request+0x66>
 8016302:	b1bd      	cbz	r5, 8016334 <rcl_action_take_cancel_request+0x70>
 8016304:	b1b6      	cbz	r6, 8016334 <rcl_action_take_cancel_request+0x70>
 8016306:	6820      	ldr	r0, [r4, #0]
 8016308:	4632      	mov	r2, r6
 801630a:	4629      	mov	r1, r5
 801630c:	3004      	adds	r0, #4
 801630e:	f7fe f8a3 	bl	8014458 <rcl_take_request>
 8016312:	b148      	cbz	r0, 8016328 <rcl_action_take_cancel_request+0x64>
 8016314:	280a      	cmp	r0, #10
 8016316:	d007      	beq.n	8016328 <rcl_action_take_cancel_request+0x64>
 8016318:	f240 2259 	movw	r2, #601	@ 0x259
 801631c:	f241 0369 	movw	r3, #4201	@ 0x1069
 8016320:	4290      	cmp	r0, r2
 8016322:	bf0c      	ite	eq
 8016324:	4618      	moveq	r0, r3
 8016326:	2001      	movne	r0, #1
 8016328:	bd70      	pop	{r4, r5, r6, pc}
 801632a:	f7f8 fd19 	bl	800ed60 <rcutils_reset_error>
 801632e:	f241 0068 	movw	r0, #4200	@ 0x1068
 8016332:	bd70      	pop	{r4, r5, r6, pc}
 8016334:	200b      	movs	r0, #11
 8016336:	bd70      	pop	{r4, r5, r6, pc}
 8016338:	f241 0068 	movw	r0, #4200	@ 0x1068
 801633c:	4770      	bx	lr
 801633e:	bf00      	nop

08016340 <rcl_action_send_cancel_response>:
 8016340:	b380      	cbz	r0, 80163a4 <rcl_action_send_cancel_response+0x64>
 8016342:	b570      	push	{r4, r5, r6, lr}
 8016344:	4604      	mov	r4, r0
 8016346:	6800      	ldr	r0, [r0, #0]
 8016348:	b338      	cbz	r0, 801639a <rcl_action_send_cancel_response+0x5a>
 801634a:	460d      	mov	r5, r1
 801634c:	4616      	mov	r6, r2
 801634e:	f7fe f903 	bl	8014558 <rcl_service_is_valid>
 8016352:	b300      	cbz	r0, 8016396 <rcl_action_send_cancel_response+0x56>
 8016354:	6820      	ldr	r0, [r4, #0]
 8016356:	3004      	adds	r0, #4
 8016358:	f7fe f8fe 	bl	8014558 <rcl_service_is_valid>
 801635c:	b1d8      	cbz	r0, 8016396 <rcl_action_send_cancel_response+0x56>
 801635e:	6820      	ldr	r0, [r4, #0]
 8016360:	3008      	adds	r0, #8
 8016362:	f7fe f8f9 	bl	8014558 <rcl_service_is_valid>
 8016366:	b1b0      	cbz	r0, 8016396 <rcl_action_send_cancel_response+0x56>
 8016368:	6820      	ldr	r0, [r4, #0]
 801636a:	300c      	adds	r0, #12
 801636c:	f7f7 fd5c 	bl	800de28 <rcl_publisher_is_valid>
 8016370:	b188      	cbz	r0, 8016396 <rcl_action_send_cancel_response+0x56>
 8016372:	6820      	ldr	r0, [r4, #0]
 8016374:	3010      	adds	r0, #16
 8016376:	f7f7 fd57 	bl	800de28 <rcl_publisher_is_valid>
 801637a:	b160      	cbz	r0, 8016396 <rcl_action_send_cancel_response+0x56>
 801637c:	b185      	cbz	r5, 80163a0 <rcl_action_send_cancel_response+0x60>
 801637e:	b17e      	cbz	r6, 80163a0 <rcl_action_send_cancel_response+0x60>
 8016380:	6820      	ldr	r0, [r4, #0]
 8016382:	4632      	mov	r2, r6
 8016384:	4629      	mov	r1, r5
 8016386:	3004      	adds	r0, #4
 8016388:	f7fe f8b6 	bl	80144f8 <rcl_send_response>
 801638c:	b110      	cbz	r0, 8016394 <rcl_action_send_cancel_response+0x54>
 801638e:	2802      	cmp	r0, #2
 8016390:	bf18      	it	ne
 8016392:	2001      	movne	r0, #1
 8016394:	bd70      	pop	{r4, r5, r6, pc}
 8016396:	f7f8 fce3 	bl	800ed60 <rcutils_reset_error>
 801639a:	f241 0068 	movw	r0, #4200	@ 0x1068
 801639e:	bd70      	pop	{r4, r5, r6, pc}
 80163a0:	200b      	movs	r0, #11
 80163a2:	bd70      	pop	{r4, r5, r6, pc}
 80163a4:	f241 0068 	movw	r0, #4200	@ 0x1068
 80163a8:	4770      	bx	lr
 80163aa:	bf00      	nop

080163ac <rcl_action_wait_set_add_action_server>:
 80163ac:	2800      	cmp	r0, #0
 80163ae:	d04a      	beq.n	8016446 <rcl_action_wait_set_add_action_server+0x9a>
 80163b0:	b570      	push	{r4, r5, r6, lr}
 80163b2:	460c      	mov	r4, r1
 80163b4:	2900      	cmp	r1, #0
 80163b6:	d043      	beq.n	8016440 <rcl_action_wait_set_add_action_server+0x94>
 80163b8:	4605      	mov	r5, r0
 80163ba:	6808      	ldr	r0, [r1, #0]
 80163bc:	2800      	cmp	r0, #0
 80163be:	d03f      	beq.n	8016440 <rcl_action_wait_set_add_action_server+0x94>
 80163c0:	4616      	mov	r6, r2
 80163c2:	f7fe f8c9 	bl	8014558 <rcl_service_is_valid>
 80163c6:	2800      	cmp	r0, #0
 80163c8:	d038      	beq.n	801643c <rcl_action_wait_set_add_action_server+0x90>
 80163ca:	6820      	ldr	r0, [r4, #0]
 80163cc:	3004      	adds	r0, #4
 80163ce:	f7fe f8c3 	bl	8014558 <rcl_service_is_valid>
 80163d2:	b398      	cbz	r0, 801643c <rcl_action_wait_set_add_action_server+0x90>
 80163d4:	6820      	ldr	r0, [r4, #0]
 80163d6:	3008      	adds	r0, #8
 80163d8:	f7fe f8be 	bl	8014558 <rcl_service_is_valid>
 80163dc:	b370      	cbz	r0, 801643c <rcl_action_wait_set_add_action_server+0x90>
 80163de:	6820      	ldr	r0, [r4, #0]
 80163e0:	300c      	adds	r0, #12
 80163e2:	f7f7 fd3b 	bl	800de5c <rcl_publisher_is_valid_except_context>
 80163e6:	b348      	cbz	r0, 801643c <rcl_action_wait_set_add_action_server+0x90>
 80163e8:	6820      	ldr	r0, [r4, #0]
 80163ea:	3010      	adds	r0, #16
 80163ec:	f7f7 fd36 	bl	800de5c <rcl_publisher_is_valid_except_context>
 80163f0:	b320      	cbz	r0, 801643c <rcl_action_wait_set_add_action_server+0x90>
 80163f2:	6821      	ldr	r1, [r4, #0]
 80163f4:	4628      	mov	r0, r5
 80163f6:	f501 72ee 	add.w	r2, r1, #476	@ 0x1dc
 80163fa:	f7ff fa8b 	bl	8015914 <rcl_wait_set_add_service>
 80163fe:	b9e0      	cbnz	r0, 801643a <rcl_action_wait_set_add_action_server+0x8e>
 8016400:	6821      	ldr	r1, [r4, #0]
 8016402:	4628      	mov	r0, r5
 8016404:	f501 72f0 	add.w	r2, r1, #480	@ 0x1e0
 8016408:	3104      	adds	r1, #4
 801640a:	f7ff fa83 	bl	8015914 <rcl_wait_set_add_service>
 801640e:	b9a0      	cbnz	r0, 801643a <rcl_action_wait_set_add_action_server+0x8e>
 8016410:	6821      	ldr	r1, [r4, #0]
 8016412:	4628      	mov	r0, r5
 8016414:	f501 72f2 	add.w	r2, r1, #484	@ 0x1e4
 8016418:	3108      	adds	r1, #8
 801641a:	f7ff fa7b 	bl	8015914 <rcl_wait_set_add_service>
 801641e:	b960      	cbnz	r0, 801643a <rcl_action_wait_set_add_action_server+0x8e>
 8016420:	6821      	ldr	r1, [r4, #0]
 8016422:	4628      	mov	r0, r5
 8016424:	f501 72f4 	add.w	r2, r1, #488	@ 0x1e8
 8016428:	3114      	adds	r1, #20
 801642a:	f7ff fa17 	bl	801585c <rcl_wait_set_add_timer>
 801642e:	b920      	cbnz	r0, 801643a <rcl_action_wait_set_add_action_server+0x8e>
 8016430:	b11e      	cbz	r6, 801643a <rcl_action_wait_set_add_action_server+0x8e>
 8016432:	6823      	ldr	r3, [r4, #0]
 8016434:	f8d3 31dc 	ldr.w	r3, [r3, #476]	@ 0x1dc
 8016438:	6033      	str	r3, [r6, #0]
 801643a:	bd70      	pop	{r4, r5, r6, pc}
 801643c:	f7f8 fc90 	bl	800ed60 <rcutils_reset_error>
 8016440:	f241 0068 	movw	r0, #4200	@ 0x1068
 8016444:	bd70      	pop	{r4, r5, r6, pc}
 8016446:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801644a:	4770      	bx	lr

0801644c <rcl_action_server_wait_set_get_entities_ready>:
 801644c:	2800      	cmp	r0, #0
 801644e:	d060      	beq.n	8016512 <rcl_action_server_wait_set_get_entities_ready+0xc6>
 8016450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016452:	460c      	mov	r4, r1
 8016454:	2900      	cmp	r1, #0
 8016456:	d057      	beq.n	8016508 <rcl_action_server_wait_set_get_entities_ready+0xbc>
 8016458:	4605      	mov	r5, r0
 801645a:	6808      	ldr	r0, [r1, #0]
 801645c:	2800      	cmp	r0, #0
 801645e:	d053      	beq.n	8016508 <rcl_action_server_wait_set_get_entities_ready+0xbc>
 8016460:	4616      	mov	r6, r2
 8016462:	461f      	mov	r7, r3
 8016464:	f7fe f878 	bl	8014558 <rcl_service_is_valid>
 8016468:	2800      	cmp	r0, #0
 801646a:	d04b      	beq.n	8016504 <rcl_action_server_wait_set_get_entities_ready+0xb8>
 801646c:	6820      	ldr	r0, [r4, #0]
 801646e:	3004      	adds	r0, #4
 8016470:	f7fe f872 	bl	8014558 <rcl_service_is_valid>
 8016474:	2800      	cmp	r0, #0
 8016476:	d045      	beq.n	8016504 <rcl_action_server_wait_set_get_entities_ready+0xb8>
 8016478:	6820      	ldr	r0, [r4, #0]
 801647a:	3008      	adds	r0, #8
 801647c:	f7fe f86c 	bl	8014558 <rcl_service_is_valid>
 8016480:	2800      	cmp	r0, #0
 8016482:	d03f      	beq.n	8016504 <rcl_action_server_wait_set_get_entities_ready+0xb8>
 8016484:	6820      	ldr	r0, [r4, #0]
 8016486:	300c      	adds	r0, #12
 8016488:	f7f7 fce8 	bl	800de5c <rcl_publisher_is_valid_except_context>
 801648c:	2800      	cmp	r0, #0
 801648e:	d039      	beq.n	8016504 <rcl_action_server_wait_set_get_entities_ready+0xb8>
 8016490:	6820      	ldr	r0, [r4, #0]
 8016492:	3010      	adds	r0, #16
 8016494:	f7f7 fce2 	bl	800de5c <rcl_publisher_is_valid_except_context>
 8016498:	b3a0      	cbz	r0, 8016504 <rcl_action_server_wait_set_get_entities_ready+0xb8>
 801649a:	b3c6      	cbz	r6, 801650e <rcl_action_server_wait_set_get_entities_ready+0xc2>
 801649c:	b3bf      	cbz	r7, 801650e <rcl_action_server_wait_set_get_entities_ready+0xc2>
 801649e:	9b06      	ldr	r3, [sp, #24]
 80164a0:	b3ab      	cbz	r3, 801650e <rcl_action_server_wait_set_get_entities_ready+0xc2>
 80164a2:	9b07      	ldr	r3, [sp, #28]
 80164a4:	b39b      	cbz	r3, 801650e <rcl_action_server_wait_set_get_entities_ready+0xc2>
 80164a6:	6823      	ldr	r3, [r4, #0]
 80164a8:	692a      	ldr	r2, [r5, #16]
 80164aa:	6a2c      	ldr	r4, [r5, #32]
 80164ac:	f8d3 11e0 	ldr.w	r1, [r3, #480]	@ 0x1e0
 80164b0:	f8d3 51e8 	ldr.w	r5, [r3, #488]	@ 0x1e8
 80164b4:	f854 0021 	ldr.w	r0, [r4, r1, lsl #2]
 80164b8:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
 80164bc:	f8d3 11e4 	ldr.w	r1, [r3, #484]	@ 0x1e4
 80164c0:	f8d3 51dc 	ldr.w	r5, [r3, #476]	@ 0x1dc
 80164c4:	f854 1021 	ldr.w	r1, [r4, r1, lsl #2]
 80164c8:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
 80164cc:	1ae4      	subs	r4, r4, r3
 80164ce:	fab4 f484 	clz	r4, r4
 80164d2:	0964      	lsrs	r4, r4, #5
 80164d4:	7034      	strb	r4, [r6, #0]
 80164d6:	1d1c      	adds	r4, r3, #4
 80164d8:	1b00      	subs	r0, r0, r4
 80164da:	fab0 f080 	clz	r0, r0
 80164de:	0940      	lsrs	r0, r0, #5
 80164e0:	7038      	strb	r0, [r7, #0]
 80164e2:	f103 0008 	add.w	r0, r3, #8
 80164e6:	1a09      	subs	r1, r1, r0
 80164e8:	3314      	adds	r3, #20
 80164ea:	1ad3      	subs	r3, r2, r3
 80164ec:	fab1 f181 	clz	r1, r1
 80164f0:	9a06      	ldr	r2, [sp, #24]
 80164f2:	0949      	lsrs	r1, r1, #5
 80164f4:	7011      	strb	r1, [r2, #0]
 80164f6:	fab3 f383 	clz	r3, r3
 80164fa:	9a07      	ldr	r2, [sp, #28]
 80164fc:	095b      	lsrs	r3, r3, #5
 80164fe:	2000      	movs	r0, #0
 8016500:	7013      	strb	r3, [r2, #0]
 8016502:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016504:	f7f8 fc2c 	bl	800ed60 <rcutils_reset_error>
 8016508:	f241 0068 	movw	r0, #4200	@ 0x1068
 801650c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801650e:	200b      	movs	r0, #11
 8016510:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016512:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8016516:	4770      	bx	lr

08016518 <_execute_event_handler>:
 8016518:	2002      	movs	r0, #2
 801651a:	4770      	bx	lr

0801651c <_cancel_goal_event_handler>:
 801651c:	2003      	movs	r0, #3
 801651e:	4770      	bx	lr

08016520 <_succeed_event_handler>:
 8016520:	2004      	movs	r0, #4
 8016522:	4770      	bx	lr

08016524 <_abort_event_handler>:
 8016524:	2006      	movs	r0, #6
 8016526:	4770      	bx	lr

08016528 <_canceled_event_handler>:
 8016528:	2005      	movs	r0, #5
 801652a:	4770      	bx	lr

0801652c <rcl_action_transition_goal_state>:
 801652c:	fa5f fc80 	uxtb.w	ip, r0
 8016530:	f1bc 0f06 	cmp.w	ip, #6
 8016534:	d80c      	bhi.n	8016550 <rcl_action_transition_goal_state+0x24>
 8016536:	2904      	cmp	r1, #4
 8016538:	d80a      	bhi.n	8016550 <rcl_action_transition_goal_state+0x24>
 801653a:	eb00 0380 	add.w	r3, r0, r0, lsl #2
 801653e:	b410      	push	{r4}
 8016540:	440b      	add	r3, r1
 8016542:	4c06      	ldr	r4, [pc, #24]	@ (801655c <rcl_action_transition_goal_state+0x30>)
 8016544:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8016548:	b123      	cbz	r3, 8016554 <rcl_action_transition_goal_state+0x28>
 801654a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801654e:	4718      	bx	r3
 8016550:	2000      	movs	r0, #0
 8016552:	4770      	bx	lr
 8016554:	2000      	movs	r0, #0
 8016556:	f85d 4b04 	ldr.w	r4, [sp], #4
 801655a:	4770      	bx	lr
 801655c:	0801fbd0 	.word	0x0801fbd0

08016560 <rcl_action_get_zero_initialized_cancel_response>:
 8016560:	b510      	push	{r4, lr}
 8016562:	4c07      	ldr	r4, [pc, #28]	@ (8016580 <rcl_action_get_zero_initialized_cancel_response+0x20>)
 8016564:	4686      	mov	lr, r0
 8016566:	4684      	mov	ip, r0
 8016568:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801656a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801656e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8016570:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016574:	6823      	ldr	r3, [r4, #0]
 8016576:	f8cc 3000 	str.w	r3, [ip]
 801657a:	4670      	mov	r0, lr
 801657c:	bd10      	pop	{r4, pc}
 801657e:	bf00      	nop
 8016580:	0801fc5c 	.word	0x0801fc5c

08016584 <rclc_action_send_result_request>:
 8016584:	b1d0      	cbz	r0, 80165bc <rclc_action_send_result_request+0x38>
 8016586:	b500      	push	{lr}
 8016588:	4684      	mov	ip, r0
 801658a:	b087      	sub	sp, #28
 801658c:	f8d0 0009 	ldr.w	r0, [r0, #9]
 8016590:	f8dc 100d 	ldr.w	r1, [ip, #13]
 8016594:	f8dc 2011 	ldr.w	r2, [ip, #17]
 8016598:	f8dc 3015 	ldr.w	r3, [ip, #21]
 801659c:	f10d 0e08 	add.w	lr, sp, #8
 80165a0:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80165a4:	f8dc 0004 	ldr.w	r0, [ip, #4]
 80165a8:	f10c 0240 	add.w	r2, ip, #64	@ 0x40
 80165ac:	a902      	add	r1, sp, #8
 80165ae:	3010      	adds	r0, #16
 80165b0:	f7ff fbfa 	bl	8015da8 <rcl_action_send_result_request>
 80165b4:	b920      	cbnz	r0, 80165c0 <rclc_action_send_result_request+0x3c>
 80165b6:	b007      	add	sp, #28
 80165b8:	f85d fb04 	ldr.w	pc, [sp], #4
 80165bc:	200b      	movs	r0, #11
 80165be:	4770      	bx	lr
 80165c0:	9001      	str	r0, [sp, #4]
 80165c2:	f7f8 fbcd 	bl	800ed60 <rcutils_reset_error>
 80165c6:	9801      	ldr	r0, [sp, #4]
 80165c8:	b007      	add	sp, #28
 80165ca:	f85d fb04 	ldr.w	pc, [sp], #4
 80165ce:	bf00      	nop

080165d0 <rclc_action_take_goal_handle>:
 80165d0:	4603      	mov	r3, r0
 80165d2:	b158      	cbz	r0, 80165ec <rclc_action_take_goal_handle+0x1c>
 80165d4:	6880      	ldr	r0, [r0, #8]
 80165d6:	b148      	cbz	r0, 80165ec <rclc_action_take_goal_handle+0x1c>
 80165d8:	6801      	ldr	r1, [r0, #0]
 80165da:	6099      	str	r1, [r3, #8]
 80165dc:	2200      	movs	r2, #0
 80165de:	7202      	strb	r2, [r0, #8]
 80165e0:	68d9      	ldr	r1, [r3, #12]
 80165e2:	6001      	str	r1, [r0, #0]
 80165e4:	6202      	str	r2, [r0, #32]
 80165e6:	8482      	strh	r2, [r0, #36]	@ 0x24
 80165e8:	60d8      	str	r0, [r3, #12]
 80165ea:	4770      	bx	lr
 80165ec:	4770      	bx	lr
 80165ee:	bf00      	nop

080165f0 <rclc_action_remove_used_goal_handle>:
 80165f0:	b180      	cbz	r0, 8016614 <rclc_action_remove_used_goal_handle+0x24>
 80165f2:	b179      	cbz	r1, 8016614 <rclc_action_remove_used_goal_handle+0x24>
 80165f4:	68c3      	ldr	r3, [r0, #12]
 80165f6:	4299      	cmp	r1, r3
 80165f8:	d00d      	beq.n	8016616 <rclc_action_remove_used_goal_handle+0x26>
 80165fa:	b12b      	cbz	r3, 8016608 <rclc_action_remove_used_goal_handle+0x18>
 80165fc:	681a      	ldr	r2, [r3, #0]
 80165fe:	4291      	cmp	r1, r2
 8016600:	d003      	beq.n	801660a <rclc_action_remove_used_goal_handle+0x1a>
 8016602:	4613      	mov	r3, r2
 8016604:	2b00      	cmp	r3, #0
 8016606:	d1f9      	bne.n	80165fc <rclc_action_remove_used_goal_handle+0xc>
 8016608:	4770      	bx	lr
 801660a:	680a      	ldr	r2, [r1, #0]
 801660c:	601a      	str	r2, [r3, #0]
 801660e:	6883      	ldr	r3, [r0, #8]
 8016610:	600b      	str	r3, [r1, #0]
 8016612:	6081      	str	r1, [r0, #8]
 8016614:	4770      	bx	lr
 8016616:	680b      	ldr	r3, [r1, #0]
 8016618:	60c3      	str	r3, [r0, #12]
 801661a:	e7f8      	b.n	801660e <rclc_action_remove_used_goal_handle+0x1e>

0801661c <rclc_action_find_goal_handle_by_uuid>:
 801661c:	b538      	push	{r3, r4, r5, lr}
 801661e:	b180      	cbz	r0, 8016642 <rclc_action_find_goal_handle_by_uuid+0x26>
 8016620:	460d      	mov	r5, r1
 8016622:	b181      	cbz	r1, 8016646 <rclc_action_find_goal_handle_by_uuid+0x2a>
 8016624:	68c4      	ldr	r4, [r0, #12]
 8016626:	b914      	cbnz	r4, 801662e <rclc_action_find_goal_handle_by_uuid+0x12>
 8016628:	e009      	b.n	801663e <rclc_action_find_goal_handle_by_uuid+0x22>
 801662a:	6824      	ldr	r4, [r4, #0]
 801662c:	b13c      	cbz	r4, 801663e <rclc_action_find_goal_handle_by_uuid+0x22>
 801662e:	2210      	movs	r2, #16
 8016630:	4629      	mov	r1, r5
 8016632:	f104 0009 	add.w	r0, r4, #9
 8016636:	f005 fec1 	bl	801c3bc <memcmp>
 801663a:	2800      	cmp	r0, #0
 801663c:	d1f5      	bne.n	801662a <rclc_action_find_goal_handle_by_uuid+0xe>
 801663e:	4620      	mov	r0, r4
 8016640:	bd38      	pop	{r3, r4, r5, pc}
 8016642:	4604      	mov	r4, r0
 8016644:	e7fb      	b.n	801663e <rclc_action_find_goal_handle_by_uuid+0x22>
 8016646:	460c      	mov	r4, r1
 8016648:	e7f9      	b.n	801663e <rclc_action_find_goal_handle_by_uuid+0x22>
 801664a:	bf00      	nop

0801664c <rclc_action_find_first_handle_by_status>:
 801664c:	b140      	cbz	r0, 8016660 <rclc_action_find_first_handle_by_status+0x14>
 801664e:	68c0      	ldr	r0, [r0, #12]
 8016650:	b910      	cbnz	r0, 8016658 <rclc_action_find_first_handle_by_status+0xc>
 8016652:	e005      	b.n	8016660 <rclc_action_find_first_handle_by_status+0x14>
 8016654:	6800      	ldr	r0, [r0, #0]
 8016656:	b118      	cbz	r0, 8016660 <rclc_action_find_first_handle_by_status+0x14>
 8016658:	f990 3008 	ldrsb.w	r3, [r0, #8]
 801665c:	428b      	cmp	r3, r1
 801665e:	d1f9      	bne.n	8016654 <rclc_action_find_first_handle_by_status+0x8>
 8016660:	4770      	bx	lr
 8016662:	bf00      	nop

08016664 <rclc_action_find_first_terminated_handle>:
 8016664:	b140      	cbz	r0, 8016678 <rclc_action_find_first_terminated_handle+0x14>
 8016666:	68c0      	ldr	r0, [r0, #12]
 8016668:	b910      	cbnz	r0, 8016670 <rclc_action_find_first_terminated_handle+0xc>
 801666a:	e005      	b.n	8016678 <rclc_action_find_first_terminated_handle+0x14>
 801666c:	6800      	ldr	r0, [r0, #0]
 801666e:	b118      	cbz	r0, 8016678 <rclc_action_find_first_terminated_handle+0x14>
 8016670:	f990 3008 	ldrsb.w	r3, [r0, #8]
 8016674:	2b03      	cmp	r3, #3
 8016676:	ddf9      	ble.n	801666c <rclc_action_find_first_terminated_handle+0x8>
 8016678:	4770      	bx	lr
 801667a:	bf00      	nop

0801667c <rclc_action_find_handle_by_goal_request_sequence_number>:
 801667c:	b170      	cbz	r0, 801669c <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 801667e:	68c0      	ldr	r0, [r0, #12]
 8016680:	b160      	cbz	r0, 801669c <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 8016682:	b410      	push	{r4}
 8016684:	e001      	b.n	801668a <rclc_action_find_handle_by_goal_request_sequence_number+0xe>
 8016686:	6800      	ldr	r0, [r0, #0]
 8016688:	b128      	cbz	r0, 8016696 <rclc_action_find_handle_by_goal_request_sequence_number+0x1a>
 801668a:	e9d0 410a 	ldrd	r4, r1, [r0, #40]	@ 0x28
 801668e:	4299      	cmp	r1, r3
 8016690:	bf08      	it	eq
 8016692:	4294      	cmpeq	r4, r2
 8016694:	d1f7      	bne.n	8016686 <rclc_action_find_handle_by_goal_request_sequence_number+0xa>
 8016696:	f85d 4b04 	ldr.w	r4, [sp], #4
 801669a:	4770      	bx	lr
 801669c:	4770      	bx	lr
 801669e:	bf00      	nop

080166a0 <rclc_action_find_handle_by_result_request_sequence_number>:
 80166a0:	b170      	cbz	r0, 80166c0 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 80166a2:	68c0      	ldr	r0, [r0, #12]
 80166a4:	b160      	cbz	r0, 80166c0 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 80166a6:	b410      	push	{r4}
 80166a8:	e001      	b.n	80166ae <rclc_action_find_handle_by_result_request_sequence_number+0xe>
 80166aa:	6800      	ldr	r0, [r0, #0]
 80166ac:	b128      	cbz	r0, 80166ba <rclc_action_find_handle_by_result_request_sequence_number+0x1a>
 80166ae:	e9d0 4110 	ldrd	r4, r1, [r0, #64]	@ 0x40
 80166b2:	4299      	cmp	r1, r3
 80166b4:	bf08      	it	eq
 80166b6:	4294      	cmpeq	r4, r2
 80166b8:	d1f7      	bne.n	80166aa <rclc_action_find_handle_by_result_request_sequence_number+0xa>
 80166ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 80166be:	4770      	bx	lr
 80166c0:	4770      	bx	lr
 80166c2:	bf00      	nop

080166c4 <rclc_action_find_handle_by_cancel_request_sequence_number>:
 80166c4:	b170      	cbz	r0, 80166e4 <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 80166c6:	68c0      	ldr	r0, [r0, #12]
 80166c8:	b160      	cbz	r0, 80166e4 <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 80166ca:	b410      	push	{r4}
 80166cc:	e001      	b.n	80166d2 <rclc_action_find_handle_by_cancel_request_sequence_number+0xe>
 80166ce:	6800      	ldr	r0, [r0, #0]
 80166d0:	b128      	cbz	r0, 80166de <rclc_action_find_handle_by_cancel_request_sequence_number+0x1a>
 80166d2:	e9d0 4116 	ldrd	r4, r1, [r0, #88]	@ 0x58
 80166d6:	4299      	cmp	r1, r3
 80166d8:	bf08      	it	eq
 80166da:	4294      	cmpeq	r4, r2
 80166dc:	d1f7      	bne.n	80166ce <rclc_action_find_handle_by_cancel_request_sequence_number+0xa>
 80166de:	f85d 4b04 	ldr.w	r4, [sp], #4
 80166e2:	4770      	bx	lr
 80166e4:	4770      	bx	lr
 80166e6:	bf00      	nop

080166e8 <rclc_action_find_first_handle_with_goal_response>:
 80166e8:	b140      	cbz	r0, 80166fc <rclc_action_find_first_handle_with_goal_response+0x14>
 80166ea:	68c0      	ldr	r0, [r0, #12]
 80166ec:	b910      	cbnz	r0, 80166f4 <rclc_action_find_first_handle_with_goal_response+0xc>
 80166ee:	e005      	b.n	80166fc <rclc_action_find_first_handle_with_goal_response+0x14>
 80166f0:	6800      	ldr	r0, [r0, #0]
 80166f2:	b118      	cbz	r0, 80166fc <rclc_action_find_first_handle_with_goal_response+0x14>
 80166f4:	f890 3020 	ldrb.w	r3, [r0, #32]
 80166f8:	2b00      	cmp	r3, #0
 80166fa:	d0f9      	beq.n	80166f0 <rclc_action_find_first_handle_with_goal_response+0x8>
 80166fc:	4770      	bx	lr
 80166fe:	bf00      	nop

08016700 <rclc_action_find_first_handle_with_result_response>:
 8016700:	b140      	cbz	r0, 8016714 <rclc_action_find_first_handle_with_result_response+0x14>
 8016702:	68c0      	ldr	r0, [r0, #12]
 8016704:	b910      	cbnz	r0, 801670c <rclc_action_find_first_handle_with_result_response+0xc>
 8016706:	e005      	b.n	8016714 <rclc_action_find_first_handle_with_result_response+0x14>
 8016708:	6800      	ldr	r0, [r0, #0]
 801670a:	b118      	cbz	r0, 8016714 <rclc_action_find_first_handle_with_result_response+0x14>
 801670c:	f890 3023 	ldrb.w	r3, [r0, #35]	@ 0x23
 8016710:	2b00      	cmp	r3, #0
 8016712:	d0f9      	beq.n	8016708 <rclc_action_find_first_handle_with_result_response+0x8>
 8016714:	4770      	bx	lr
 8016716:	bf00      	nop

08016718 <rclc_action_server_response_goal_request>:
 8016718:	b198      	cbz	r0, 8016742 <rclc_action_server_response_goal_request+0x2a>
 801671a:	b510      	push	{r4, lr}
 801671c:	6844      	ldr	r4, [r0, #4]
 801671e:	b086      	sub	sp, #24
 8016720:	2200      	movs	r2, #0
 8016722:	e9cd 2203 	strd	r2, r2, [sp, #12]
 8016726:	460b      	mov	r3, r1
 8016728:	9205      	str	r2, [sp, #20]
 801672a:	f100 0128 	add.w	r1, r0, #40	@ 0x28
 801672e:	aa03      	add	r2, sp, #12
 8016730:	f104 0010 	add.w	r0, r4, #16
 8016734:	f88d 300c 	strb.w	r3, [sp, #12]
 8016738:	f7ff fd52 	bl	80161e0 <rcl_action_send_goal_response>
 801673c:	b918      	cbnz	r0, 8016746 <rclc_action_server_response_goal_request+0x2e>
 801673e:	b006      	add	sp, #24
 8016740:	bd10      	pop	{r4, pc}
 8016742:	200b      	movs	r0, #11
 8016744:	4770      	bx	lr
 8016746:	9001      	str	r0, [sp, #4]
 8016748:	f7f8 fb0a 	bl	800ed60 <rcutils_reset_error>
 801674c:	9801      	ldr	r0, [sp, #4]
 801674e:	b006      	add	sp, #24
 8016750:	bd10      	pop	{r4, pc}
 8016752:	bf00      	nop
 8016754:	0000      	movs	r0, r0
	...

08016758 <rclc_action_server_goal_cancel_accept>:
 8016758:	b310      	cbz	r0, 80167a0 <rclc_action_server_goal_cancel_accept+0x48>
 801675a:	b510      	push	{r4, lr}
 801675c:	b090      	sub	sp, #64	@ 0x40
 801675e:	4604      	mov	r4, r0
 8016760:	a806      	add	r0, sp, #24
 8016762:	f7ff fefd 	bl	8016560 <rcl_action_get_zero_initialized_cancel_response>
 8016766:	2300      	movs	r3, #0
 8016768:	f8d4 0009 	ldr.w	r0, [r4, #9]
 801676c:	f8d4 100d 	ldr.w	r1, [r4, #13]
 8016770:	f8d4 2011 	ldr.w	r2, [r4, #17]
 8016774:	f88d 3018 	strb.w	r3, [sp, #24]
 8016778:	f8d4 3015 	ldr.w	r3, [r4, #21]
 801677c:	f8cd d01c 	str.w	sp, [sp, #28]
 8016780:	46ec      	mov	ip, sp
 8016782:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016786:	ed9f 7b08 	vldr	d7, [pc, #32]	@ 80167a8 <rclc_action_server_goal_cancel_accept+0x50>
 801678a:	6860      	ldr	r0, [r4, #4]
 801678c:	aa06      	add	r2, sp, #24
 801678e:	f104 0158 	add.w	r1, r4, #88	@ 0x58
 8016792:	3010      	adds	r0, #16
 8016794:	ed8d 7b08 	vstr	d7, [sp, #32]
 8016798:	f7ff fdd2 	bl	8016340 <rcl_action_send_cancel_response>
 801679c:	b010      	add	sp, #64	@ 0x40
 801679e:	bd10      	pop	{r4, pc}
 80167a0:	200b      	movs	r0, #11
 80167a2:	4770      	bx	lr
 80167a4:	f3af 8000 	nop.w
 80167a8:	00000001 	.word	0x00000001
 80167ac:	00000001 	.word	0x00000001

080167b0 <rclc_action_server_goal_cancel_reject>:
 80167b0:	b082      	sub	sp, #8
 80167b2:	b530      	push	{r4, r5, lr}
 80167b4:	b08b      	sub	sp, #44	@ 0x2c
 80167b6:	ac0e      	add	r4, sp, #56	@ 0x38
 80167b8:	e884 000c 	stmia.w	r4, {r2, r3}
 80167bc:	b188      	cbz	r0, 80167e2 <rclc_action_server_goal_cancel_reject+0x32>
 80167be:	4604      	mov	r4, r0
 80167c0:	a801      	add	r0, sp, #4
 80167c2:	460d      	mov	r5, r1
 80167c4:	f7ff fecc 	bl	8016560 <rcl_action_get_zero_initialized_cancel_response>
 80167c8:	aa01      	add	r2, sp, #4
 80167ca:	a90e      	add	r1, sp, #56	@ 0x38
 80167cc:	f104 0010 	add.w	r0, r4, #16
 80167d0:	f88d 5004 	strb.w	r5, [sp, #4]
 80167d4:	f7ff fdb4 	bl	8016340 <rcl_action_send_cancel_response>
 80167d8:	b00b      	add	sp, #44	@ 0x2c
 80167da:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80167de:	b002      	add	sp, #8
 80167e0:	4770      	bx	lr
 80167e2:	200b      	movs	r0, #11
 80167e4:	b00b      	add	sp, #44	@ 0x2c
 80167e6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80167ea:	b002      	add	sp, #8
 80167ec:	4770      	bx	lr
 80167ee:	bf00      	nop

080167f0 <__atomic_load_8>:
 80167f0:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 80167f4:	f081 013d 	eor.w	r1, r1, #61	@ 0x3d
 80167f8:	4a15      	ldr	r2, [pc, #84]	@ (8016850 <__atomic_load_8+0x60>)
 80167fa:	4b16      	ldr	r3, [pc, #88]	@ (8016854 <__atomic_load_8+0x64>)
 80167fc:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8016800:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 8016804:	fb02 f101 	mul.w	r1, r2, r1
 8016808:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 801680c:	fba3 2301 	umull	r2, r3, r3, r1
 8016810:	091b      	lsrs	r3, r3, #4
 8016812:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8016816:	ebc3 03c2 	rsb	r3, r3, r2, lsl #3
 801681a:	b4f0      	push	{r4, r5, r6, r7}
 801681c:	4d0e      	ldr	r5, [pc, #56]	@ (8016858 <__atomic_load_8+0x68>)
 801681e:	1ac9      	subs	r1, r1, r3
 8016820:	194a      	adds	r2, r1, r5
 8016822:	f04f 0c01 	mov.w	ip, #1
 8016826:	e8d2 3f4f 	ldrexb	r3, [r2]
 801682a:	e8c2 cf44 	strexb	r4, ip, [r2]
 801682e:	2c00      	cmp	r4, #0
 8016830:	d1f9      	bne.n	8016826 <__atomic_load_8+0x36>
 8016832:	f3bf 8f5b 	dmb	ish
 8016836:	b2dc      	uxtb	r4, r3
 8016838:	2c00      	cmp	r4, #0
 801683a:	d1f4      	bne.n	8016826 <__atomic_load_8+0x36>
 801683c:	e9d0 6700 	ldrd	r6, r7, [r0]
 8016840:	f3bf 8f5b 	dmb	ish
 8016844:	546b      	strb	r3, [r5, r1]
 8016846:	4630      	mov	r0, r6
 8016848:	4639      	mov	r1, r7
 801684a:	bcf0      	pop	{r4, r5, r6, r7}
 801684c:	4770      	bx	lr
 801684e:	bf00      	nop
 8016850:	27d4eb2d 	.word	0x27d4eb2d
 8016854:	b21642c9 	.word	0xb21642c9
 8016858:	20011114 	.word	0x20011114

0801685c <__atomic_store_8>:
 801685c:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 8016860:	f081 013d 	eor.w	r1, r1, #61	@ 0x3d
 8016864:	b570      	push	{r4, r5, r6, lr}
 8016866:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 801686a:	4c14      	ldr	r4, [pc, #80]	@ (80168bc <__atomic_store_8+0x60>)
 801686c:	4e14      	ldr	r6, [pc, #80]	@ (80168c0 <__atomic_store_8+0x64>)
 801686e:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 8016872:	fb04 f101 	mul.w	r1, r4, r1
 8016876:	4c13      	ldr	r4, [pc, #76]	@ (80168c4 <__atomic_store_8+0x68>)
 8016878:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 801687c:	fba4 5401 	umull	r5, r4, r4, r1
 8016880:	0924      	lsrs	r4, r4, #4
 8016882:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 8016886:	ebc4 04c5 	rsb	r4, r4, r5, lsl #3
 801688a:	eba1 0e04 	sub.w	lr, r1, r4
 801688e:	f04f 0501 	mov.w	r5, #1
 8016892:	eb0e 0c06 	add.w	ip, lr, r6
 8016896:	e8dc 1f4f 	ldrexb	r1, [ip]
 801689a:	e8cc 5f44 	strexb	r4, r5, [ip]
 801689e:	2c00      	cmp	r4, #0
 80168a0:	d1f9      	bne.n	8016896 <__atomic_store_8+0x3a>
 80168a2:	f3bf 8f5b 	dmb	ish
 80168a6:	b2cc      	uxtb	r4, r1
 80168a8:	2c00      	cmp	r4, #0
 80168aa:	d1f4      	bne.n	8016896 <__atomic_store_8+0x3a>
 80168ac:	e9c0 2300 	strd	r2, r3, [r0]
 80168b0:	f3bf 8f5b 	dmb	ish
 80168b4:	f806 100e 	strb.w	r1, [r6, lr]
 80168b8:	bd70      	pop	{r4, r5, r6, pc}
 80168ba:	bf00      	nop
 80168bc:	27d4eb2d 	.word	0x27d4eb2d
 80168c0:	20011114 	.word	0x20011114
 80168c4:	b21642c9 	.word	0xb21642c9

080168c8 <__atomic_exchange_8>:
 80168c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80168ca:	ea80 4e10 	eor.w	lr, r0, r0, lsr #16
 80168ce:	f08e 0e3d 	eor.w	lr, lr, #61	@ 0x3d
 80168d2:	4917      	ldr	r1, [pc, #92]	@ (8016930 <__atomic_exchange_8+0x68>)
 80168d4:	4f17      	ldr	r7, [pc, #92]	@ (8016934 <__atomic_exchange_8+0x6c>)
 80168d6:	eb0e 0ece 	add.w	lr, lr, lr, lsl #3
 80168da:	ea8e 1e1e 	eor.w	lr, lr, lr, lsr #4
 80168de:	fb01 fe0e 	mul.w	lr, r1, lr
 80168e2:	4915      	ldr	r1, [pc, #84]	@ (8016938 <__atomic_exchange_8+0x70>)
 80168e4:	ea8e 3ede 	eor.w	lr, lr, lr, lsr #15
 80168e8:	4606      	mov	r6, r0
 80168ea:	fba1 010e 	umull	r0, r1, r1, lr
 80168ee:	0909      	lsrs	r1, r1, #4
 80168f0:	eb01 0041 	add.w	r0, r1, r1, lsl #1
 80168f4:	ebc1 01c0 	rsb	r1, r1, r0, lsl #3
 80168f8:	ebae 0e01 	sub.w	lr, lr, r1
 80168fc:	f04f 0501 	mov.w	r5, #1
 8016900:	eb0e 0107 	add.w	r1, lr, r7
 8016904:	e8d1 cf4f 	ldrexb	ip, [r1]
 8016908:	e8c1 5f40 	strexb	r0, r5, [r1]
 801690c:	2800      	cmp	r0, #0
 801690e:	d1f9      	bne.n	8016904 <__atomic_exchange_8+0x3c>
 8016910:	f3bf 8f5b 	dmb	ish
 8016914:	fa5f f48c 	uxtb.w	r4, ip
 8016918:	2c00      	cmp	r4, #0
 801691a:	d1f3      	bne.n	8016904 <__atomic_exchange_8+0x3c>
 801691c:	e9d6 0100 	ldrd	r0, r1, [r6]
 8016920:	e9c6 2300 	strd	r2, r3, [r6]
 8016924:	f3bf 8f5b 	dmb	ish
 8016928:	f807 c00e 	strb.w	ip, [r7, lr]
 801692c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801692e:	bf00      	nop
 8016930:	27d4eb2d 	.word	0x27d4eb2d
 8016934:	20011114 	.word	0x20011114
 8016938:	b21642c9 	.word	0xb21642c9

0801693c <rcutils_get_env>:
 801693c:	b150      	cbz	r0, 8016954 <rcutils_get_env+0x18>
 801693e:	b510      	push	{r4, lr}
 8016940:	460c      	mov	r4, r1
 8016942:	b909      	cbnz	r1, 8016948 <rcutils_get_env+0xc>
 8016944:	4806      	ldr	r0, [pc, #24]	@ (8016960 <rcutils_get_env+0x24>)
 8016946:	bd10      	pop	{r4, pc}
 8016948:	f005 f842 	bl	801b9d0 <getenv>
 801694c:	b120      	cbz	r0, 8016958 <rcutils_get_env+0x1c>
 801694e:	6020      	str	r0, [r4, #0]
 8016950:	2000      	movs	r0, #0
 8016952:	bd10      	pop	{r4, pc}
 8016954:	4803      	ldr	r0, [pc, #12]	@ (8016964 <rcutils_get_env+0x28>)
 8016956:	4770      	bx	lr
 8016958:	4b03      	ldr	r3, [pc, #12]	@ (8016968 <rcutils_get_env+0x2c>)
 801695a:	6023      	str	r3, [r4, #0]
 801695c:	e7f8      	b.n	8016950 <rcutils_get_env+0x14>
 801695e:	bf00      	nop
 8016960:	0801f150 	.word	0x0801f150
 8016964:	0801f134 	.word	0x0801f134
 8016968:	0801f4b4 	.word	0x0801f4b4

0801696c <rcutils_format_string_limit>:
 801696c:	b40f      	push	{r0, r1, r2, r3}
 801696e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016970:	b083      	sub	sp, #12
 8016972:	ac08      	add	r4, sp, #32
 8016974:	9e0e      	ldr	r6, [sp, #56]	@ 0x38
 8016976:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 801697a:	b376      	cbz	r6, 80169da <rcutils_format_string_limit+0x6e>
 801697c:	4620      	mov	r0, r4
 801697e:	f7f8 f9c3 	bl	800ed08 <rcutils_allocator_is_valid>
 8016982:	b350      	cbz	r0, 80169da <rcutils_format_string_limit+0x6e>
 8016984:	2100      	movs	r1, #0
 8016986:	ab0f      	add	r3, sp, #60	@ 0x3c
 8016988:	4632      	mov	r2, r6
 801698a:	4608      	mov	r0, r1
 801698c:	e9cd 3300 	strd	r3, r3, [sp]
 8016990:	f000 f8f8 	bl	8016b84 <rcutils_vsnprintf>
 8016994:	1c43      	adds	r3, r0, #1
 8016996:	4605      	mov	r5, r0
 8016998:	d01f      	beq.n	80169da <rcutils_format_string_limit+0x6e>
 801699a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801699c:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801699e:	1c47      	adds	r7, r0, #1
 80169a0:	429f      	cmp	r7, r3
 80169a2:	bf84      	itt	hi
 80169a4:	461f      	movhi	r7, r3
 80169a6:	f103 35ff 	addhi.w	r5, r3, #4294967295	@ 0xffffffff
 80169aa:	4638      	mov	r0, r7
 80169ac:	9b08      	ldr	r3, [sp, #32]
 80169ae:	4798      	blx	r3
 80169b0:	4604      	mov	r4, r0
 80169b2:	b190      	cbz	r0, 80169da <rcutils_format_string_limit+0x6e>
 80169b4:	9b01      	ldr	r3, [sp, #4]
 80169b6:	4632      	mov	r2, r6
 80169b8:	4639      	mov	r1, r7
 80169ba:	f000 f8e3 	bl	8016b84 <rcutils_vsnprintf>
 80169be:	2800      	cmp	r0, #0
 80169c0:	db07      	blt.n	80169d2 <rcutils_format_string_limit+0x66>
 80169c2:	2300      	movs	r3, #0
 80169c4:	5563      	strb	r3, [r4, r5]
 80169c6:	4620      	mov	r0, r4
 80169c8:	b003      	add	sp, #12
 80169ca:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80169ce:	b004      	add	sp, #16
 80169d0:	4770      	bx	lr
 80169d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80169d4:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80169d6:	4620      	mov	r0, r4
 80169d8:	4798      	blx	r3
 80169da:	2400      	movs	r4, #0
 80169dc:	e7f3      	b.n	80169c6 <rcutils_format_string_limit+0x5a>
 80169de:	bf00      	nop

080169e0 <rcutils_repl_str>:
 80169e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80169e4:	4699      	mov	r9, r3
 80169e6:	b089      	sub	sp, #36	@ 0x24
 80169e8:	4603      	mov	r3, r0
 80169ea:	4648      	mov	r0, r9
 80169ec:	e9cd 1202 	strd	r1, r2, [sp, #8]
 80169f0:	4698      	mov	r8, r3
 80169f2:	9300      	str	r3, [sp, #0]
 80169f4:	460c      	mov	r4, r1
 80169f6:	f7f8 f987 	bl	800ed08 <rcutils_allocator_is_valid>
 80169fa:	2800      	cmp	r0, #0
 80169fc:	f000 80a3 	beq.w	8016b46 <rcutils_repl_str+0x166>
 8016a00:	4620      	mov	r0, r4
 8016a02:	f7e9 fc4d 	bl	80002a0 <strlen>
 8016a06:	f04f 0a00 	mov.w	sl, #0
 8016a0a:	f8d9 b010 	ldr.w	fp, [r9, #16]
 8016a0e:	9001      	str	r0, [sp, #4]
 8016a10:	4657      	mov	r7, sl
 8016a12:	4655      	mov	r5, sl
 8016a14:	2610      	movs	r6, #16
 8016a16:	e01e      	b.n	8016a56 <rcutils_repl_str+0x76>
 8016a18:	3501      	adds	r5, #1
 8016a1a:	45aa      	cmp	sl, r5
 8016a1c:	d212      	bcs.n	8016a44 <rcutils_repl_str+0x64>
 8016a1e:	44b2      	add	sl, r6
 8016a20:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8016a24:	ea4f 018a 	mov.w	r1, sl, lsl #2
 8016a28:	4798      	blx	r3
 8016a2a:	2800      	cmp	r0, #0
 8016a2c:	f000 8088 	beq.w	8016b40 <rcutils_repl_str+0x160>
 8016a30:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 8016a34:	f5b6 1f80 	cmp.w	r6, #1048576	@ 0x100000
 8016a38:	f8d9 b010 	ldr.w	fp, [r9, #16]
 8016a3c:	4607      	mov	r7, r0
 8016a3e:	bf28      	it	cs
 8016a40:	f44f 1680 	movcs.w	r6, #1048576	@ 0x100000
 8016a44:	9a00      	ldr	r2, [sp, #0]
 8016a46:	eb07 0385 	add.w	r3, r7, r5, lsl #2
 8016a4a:	1aa2      	subs	r2, r4, r2
 8016a4c:	f843 2c04 	str.w	r2, [r3, #-4]
 8016a50:	9b01      	ldr	r3, [sp, #4]
 8016a52:	eb04 0803 	add.w	r8, r4, r3
 8016a56:	9902      	ldr	r1, [sp, #8]
 8016a58:	4640      	mov	r0, r8
 8016a5a:	f005 fd13 	bl	801c484 <strstr>
 8016a5e:	4604      	mov	r4, r0
 8016a60:	465a      	mov	r2, fp
 8016a62:	4638      	mov	r0, r7
 8016a64:	2c00      	cmp	r4, #0
 8016a66:	d1d7      	bne.n	8016a18 <rcutils_repl_str+0x38>
 8016a68:	4640      	mov	r0, r8
 8016a6a:	f7e9 fc19 	bl	80002a0 <strlen>
 8016a6e:	9b00      	ldr	r3, [sp, #0]
 8016a70:	eba8 0803 	sub.w	r8, r8, r3
 8016a74:	eb08 0300 	add.w	r3, r8, r0
 8016a78:	9304      	str	r3, [sp, #16]
 8016a7a:	f8d9 8000 	ldr.w	r8, [r9]
 8016a7e:	2d00      	cmp	r5, #0
 8016a80:	d03f      	beq.n	8016b02 <rcutils_repl_str+0x122>
 8016a82:	9803      	ldr	r0, [sp, #12]
 8016a84:	f7e9 fc0c 	bl	80002a0 <strlen>
 8016a88:	4606      	mov	r6, r0
 8016a8a:	9801      	ldr	r0, [sp, #4]
 8016a8c:	9a04      	ldr	r2, [sp, #16]
 8016a8e:	1a33      	subs	r3, r6, r0
 8016a90:	fb05 2a03 	mla	sl, r5, r3, r2
 8016a94:	4659      	mov	r1, fp
 8016a96:	f10a 0001 	add.w	r0, sl, #1
 8016a9a:	47c0      	blx	r8
 8016a9c:	4683      	mov	fp, r0
 8016a9e:	2800      	cmp	r0, #0
 8016aa0:	d04e      	beq.n	8016b40 <rcutils_repl_str+0x160>
 8016aa2:	683a      	ldr	r2, [r7, #0]
 8016aa4:	9900      	ldr	r1, [sp, #0]
 8016aa6:	f005 fdec 	bl	801c682 <memcpy>
 8016aaa:	683b      	ldr	r3, [r7, #0]
 8016aac:	9706      	str	r7, [sp, #24]
 8016aae:	1e6a      	subs	r2, r5, #1
 8016ab0:	445b      	add	r3, fp
 8016ab2:	46a8      	mov	r8, r5
 8016ab4:	9202      	str	r2, [sp, #8]
 8016ab6:	4625      	mov	r5, r4
 8016ab8:	f8cd 901c 	str.w	r9, [sp, #28]
 8016abc:	461c      	mov	r4, r3
 8016abe:	9903      	ldr	r1, [sp, #12]
 8016ac0:	4632      	mov	r2, r6
 8016ac2:	4620      	mov	r0, r4
 8016ac4:	f005 fddd 	bl	801c682 <memcpy>
 8016ac8:	9b01      	ldr	r3, [sp, #4]
 8016aca:	f857 2b04 	ldr.w	r2, [r7], #4
 8016ace:	eb02 0c03 	add.w	ip, r2, r3
 8016ad2:	9b00      	ldr	r3, [sp, #0]
 8016ad4:	eb03 010c 	add.w	r1, r3, ip
 8016ad8:	9b02      	ldr	r3, [sp, #8]
 8016ada:	4434      	add	r4, r6
 8016adc:	429d      	cmp	r5, r3
 8016ade:	4620      	mov	r0, r4
 8016ae0:	d022      	beq.n	8016b28 <rcutils_repl_str+0x148>
 8016ae2:	683a      	ldr	r2, [r7, #0]
 8016ae4:	eba2 090c 	sub.w	r9, r2, ip
 8016ae8:	464a      	mov	r2, r9
 8016aea:	3501      	adds	r5, #1
 8016aec:	f005 fdc9 	bl	801c682 <memcpy>
 8016af0:	45a8      	cmp	r8, r5
 8016af2:	444c      	add	r4, r9
 8016af4:	d1e3      	bne.n	8016abe <rcutils_repl_str+0xde>
 8016af6:	2300      	movs	r3, #0
 8016af8:	e9dd 7906 	ldrd	r7, r9, [sp, #24]
 8016afc:	f80b 300a 	strb.w	r3, [fp, sl]
 8016b00:	e008      	b.n	8016b14 <rcutils_repl_str+0x134>
 8016b02:	4618      	mov	r0, r3
 8016b04:	4659      	mov	r1, fp
 8016b06:	3001      	adds	r0, #1
 8016b08:	47c0      	blx	r8
 8016b0a:	4683      	mov	fp, r0
 8016b0c:	b110      	cbz	r0, 8016b14 <rcutils_repl_str+0x134>
 8016b0e:	9900      	ldr	r1, [sp, #0]
 8016b10:	f005 fdaf 	bl	801c672 <strcpy>
 8016b14:	4638      	mov	r0, r7
 8016b16:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8016b1a:	f8d9 1010 	ldr.w	r1, [r9, #16]
 8016b1e:	4798      	blx	r3
 8016b20:	4658      	mov	r0, fp
 8016b22:	b009      	add	sp, #36	@ 0x24
 8016b24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016b28:	9b04      	ldr	r3, [sp, #16]
 8016b2a:	eba3 020c 	sub.w	r2, r3, ip
 8016b2e:	9205      	str	r2, [sp, #20]
 8016b30:	3501      	adds	r5, #1
 8016b32:	f005 fda6 	bl	801c682 <memcpy>
 8016b36:	9a05      	ldr	r2, [sp, #20]
 8016b38:	45a8      	cmp	r8, r5
 8016b3a:	4414      	add	r4, r2
 8016b3c:	d1bf      	bne.n	8016abe <rcutils_repl_str+0xde>
 8016b3e:	e7da      	b.n	8016af6 <rcutils_repl_str+0x116>
 8016b40:	f04f 0b00 	mov.w	fp, #0
 8016b44:	e7e6      	b.n	8016b14 <rcutils_repl_str+0x134>
 8016b46:	4683      	mov	fp, r0
 8016b48:	4658      	mov	r0, fp
 8016b4a:	b009      	add	sp, #36	@ 0x24
 8016b4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08016b50 <rcutils_snprintf>:
 8016b50:	b40c      	push	{r2, r3}
 8016b52:	b530      	push	{r4, r5, lr}
 8016b54:	b083      	sub	sp, #12
 8016b56:	ab06      	add	r3, sp, #24
 8016b58:	f853 2b04 	ldr.w	r2, [r3], #4
 8016b5c:	9301      	str	r3, [sp, #4]
 8016b5e:	b152      	cbz	r2, 8016b76 <rcutils_snprintf+0x26>
 8016b60:	b138      	cbz	r0, 8016b72 <rcutils_snprintf+0x22>
 8016b62:	b141      	cbz	r1, 8016b76 <rcutils_snprintf+0x26>
 8016b64:	f005 fb88 	bl	801c278 <vsniprintf>
 8016b68:	b003      	add	sp, #12
 8016b6a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8016b6e:	b002      	add	sp, #8
 8016b70:	4770      	bx	lr
 8016b72:	2900      	cmp	r1, #0
 8016b74:	d0f6      	beq.n	8016b64 <rcutils_snprintf+0x14>
 8016b76:	f005 fd4f 	bl	801c618 <__errno>
 8016b7a:	2316      	movs	r3, #22
 8016b7c:	6003      	str	r3, [r0, #0]
 8016b7e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8016b82:	e7f1      	b.n	8016b68 <rcutils_snprintf+0x18>

08016b84 <rcutils_vsnprintf>:
 8016b84:	b570      	push	{r4, r5, r6, lr}
 8016b86:	b13a      	cbz	r2, 8016b98 <rcutils_vsnprintf+0x14>
 8016b88:	b120      	cbz	r0, 8016b94 <rcutils_vsnprintf+0x10>
 8016b8a:	b129      	cbz	r1, 8016b98 <rcutils_vsnprintf+0x14>
 8016b8c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016b90:	f005 bb72 	b.w	801c278 <vsniprintf>
 8016b94:	2900      	cmp	r1, #0
 8016b96:	d0f9      	beq.n	8016b8c <rcutils_vsnprintf+0x8>
 8016b98:	f005 fd3e 	bl	801c618 <__errno>
 8016b9c:	2316      	movs	r3, #22
 8016b9e:	6003      	str	r3, [r0, #0]
 8016ba0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8016ba4:	bd70      	pop	{r4, r5, r6, pc}
 8016ba6:	bf00      	nop

08016ba8 <rcutils_strdup>:
 8016ba8:	b084      	sub	sp, #16
 8016baa:	b570      	push	{r4, r5, r6, lr}
 8016bac:	b086      	sub	sp, #24
 8016bae:	f10d 0c2c 	add.w	ip, sp, #44	@ 0x2c
 8016bb2:	e88c 000e 	stmia.w	ip, {r1, r2, r3}
 8016bb6:	4604      	mov	r4, r0
 8016bb8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016bbc:	f10d 0e04 	add.w	lr, sp, #4
 8016bc0:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8016bc4:	f8dc 3000 	ldr.w	r3, [ip]
 8016bc8:	f8ce 3000 	str.w	r3, [lr]
 8016bcc:	b304      	cbz	r4, 8016c10 <rcutils_strdup+0x68>
 8016bce:	a801      	add	r0, sp, #4
 8016bd0:	f7f8 f89a 	bl	800ed08 <rcutils_allocator_is_valid>
 8016bd4:	b1e0      	cbz	r0, 8016c10 <rcutils_strdup+0x68>
 8016bd6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8016bda:	2100      	movs	r1, #0
 8016bdc:	4620      	mov	r0, r4
 8016bde:	f7e9 fb0f 	bl	8000200 <memchr>
 8016be2:	b190      	cbz	r0, 8016c0a <rcutils_strdup+0x62>
 8016be4:	1b06      	subs	r6, r0, r4
 8016be6:	1c70      	adds	r0, r6, #1
 8016be8:	9b01      	ldr	r3, [sp, #4]
 8016bea:	9905      	ldr	r1, [sp, #20]
 8016bec:	4798      	blx	r3
 8016bee:	4605      	mov	r5, r0
 8016bf0:	b128      	cbz	r0, 8016bfe <rcutils_strdup+0x56>
 8016bf2:	4632      	mov	r2, r6
 8016bf4:	4621      	mov	r1, r4
 8016bf6:	f005 fd44 	bl	801c682 <memcpy>
 8016bfa:	2300      	movs	r3, #0
 8016bfc:	55ab      	strb	r3, [r5, r6]
 8016bfe:	4628      	mov	r0, r5
 8016c00:	b006      	add	sp, #24
 8016c02:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016c06:	b004      	add	sp, #16
 8016c08:	4770      	bx	lr
 8016c0a:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 8016c0e:	e7eb      	b.n	8016be8 <rcutils_strdup+0x40>
 8016c10:	2500      	movs	r5, #0
 8016c12:	e7f4      	b.n	8016bfe <rcutils_strdup+0x56>

08016c14 <rcutils_strndup>:
 8016c14:	b082      	sub	sp, #8
 8016c16:	b570      	push	{r4, r5, r6, lr}
 8016c18:	ac04      	add	r4, sp, #16
 8016c1a:	e884 000c 	stmia.w	r4, {r2, r3}
 8016c1e:	b1e8      	cbz	r0, 8016c5c <rcutils_strndup+0x48>
 8016c20:	4605      	mov	r5, r0
 8016c22:	a804      	add	r0, sp, #16
 8016c24:	460c      	mov	r4, r1
 8016c26:	f7f8 f86f 	bl	800ed08 <rcutils_allocator_is_valid>
 8016c2a:	b1b8      	cbz	r0, 8016c5c <rcutils_strndup+0x48>
 8016c2c:	4622      	mov	r2, r4
 8016c2e:	2100      	movs	r1, #0
 8016c30:	4628      	mov	r0, r5
 8016c32:	f7e9 fae5 	bl	8000200 <memchr>
 8016c36:	b100      	cbz	r0, 8016c3a <rcutils_strndup+0x26>
 8016c38:	1b44      	subs	r4, r0, r5
 8016c3a:	9b04      	ldr	r3, [sp, #16]
 8016c3c:	9908      	ldr	r1, [sp, #32]
 8016c3e:	1c60      	adds	r0, r4, #1
 8016c40:	4798      	blx	r3
 8016c42:	4606      	mov	r6, r0
 8016c44:	b128      	cbz	r0, 8016c52 <rcutils_strndup+0x3e>
 8016c46:	4622      	mov	r2, r4
 8016c48:	4629      	mov	r1, r5
 8016c4a:	f005 fd1a 	bl	801c682 <memcpy>
 8016c4e:	2300      	movs	r3, #0
 8016c50:	5533      	strb	r3, [r6, r4]
 8016c52:	4630      	mov	r0, r6
 8016c54:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016c58:	b002      	add	sp, #8
 8016c5a:	4770      	bx	lr
 8016c5c:	2600      	movs	r6, #0
 8016c5e:	4630      	mov	r0, r6
 8016c60:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016c64:	b002      	add	sp, #8
 8016c66:	4770      	bx	lr

08016c68 <rcutils_get_zero_initialized_string_map>:
 8016c68:	4b01      	ldr	r3, [pc, #4]	@ (8016c70 <rcutils_get_zero_initialized_string_map+0x8>)
 8016c6a:	6818      	ldr	r0, [r3, #0]
 8016c6c:	4770      	bx	lr
 8016c6e:	bf00      	nop
 8016c70:	0801fc80 	.word	0x0801fc80

08016c74 <rcutils_string_map_reserve>:
 8016c74:	2800      	cmp	r0, #0
 8016c76:	d04e      	beq.n	8016d16 <rcutils_string_map_reserve+0xa2>
 8016c78:	b530      	push	{r4, r5, lr}
 8016c7a:	6803      	ldr	r3, [r0, #0]
 8016c7c:	b087      	sub	sp, #28
 8016c7e:	4604      	mov	r4, r0
 8016c80:	2b00      	cmp	r3, #0
 8016c82:	d043      	beq.n	8016d0c <rcutils_string_map_reserve+0x98>
 8016c84:	f103 0c0c 	add.w	ip, r3, #12
 8016c88:	460d      	mov	r5, r1
 8016c8a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016c8e:	f10d 0e04 	add.w	lr, sp, #4
 8016c92:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8016c96:	f8dc 3000 	ldr.w	r3, [ip]
 8016c9a:	f8ce 3000 	str.w	r3, [lr]
 8016c9e:	a801      	add	r0, sp, #4
 8016ca0:	f7f8 f832 	bl	800ed08 <rcutils_allocator_is_valid>
 8016ca4:	b308      	cbz	r0, 8016cea <rcutils_string_map_reserve+0x76>
 8016ca6:	6823      	ldr	r3, [r4, #0]
 8016ca8:	6899      	ldr	r1, [r3, #8]
 8016caa:	42a9      	cmp	r1, r5
 8016cac:	d829      	bhi.n	8016d02 <rcutils_string_map_reserve+0x8e>
 8016cae:	685a      	ldr	r2, [r3, #4]
 8016cb0:	42aa      	cmp	r2, r5
 8016cb2:	d024      	beq.n	8016cfe <rcutils_string_map_reserve+0x8a>
 8016cb4:	b1e5      	cbz	r5, 8016cf0 <rcutils_string_map_reserve+0x7c>
 8016cb6:	f1b5 5f00 	cmp.w	r5, #536870912	@ 0x20000000
 8016cba:	d22a      	bcs.n	8016d12 <rcutils_string_map_reserve+0x9e>
 8016cbc:	6818      	ldr	r0, [r3, #0]
 8016cbe:	9a05      	ldr	r2, [sp, #20]
 8016cc0:	9b03      	ldr	r3, [sp, #12]
 8016cc2:	00e9      	lsls	r1, r5, #3
 8016cc4:	4798      	blx	r3
 8016cc6:	b320      	cbz	r0, 8016d12 <rcutils_string_map_reserve+0x9e>
 8016cc8:	6824      	ldr	r4, [r4, #0]
 8016cca:	6861      	ldr	r1, [r4, #4]
 8016ccc:	6020      	str	r0, [r4, #0]
 8016cce:	42a9      	cmp	r1, r5
 8016cd0:	d214      	bcs.n	8016cfc <rcutils_string_map_reserve+0x88>
 8016cd2:	eb00 03c1 	add.w	r3, r0, r1, lsl #3
 8016cd6:	1a69      	subs	r1, r5, r1
 8016cd8:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8016cdc:	2200      	movs	r2, #0
 8016cde:	e9c3 2200 	strd	r2, r2, [r3]
 8016ce2:	3308      	adds	r3, #8
 8016ce4:	428b      	cmp	r3, r1
 8016ce6:	d1fa      	bne.n	8016cde <rcutils_string_map_reserve+0x6a>
 8016ce8:	e008      	b.n	8016cfc <rcutils_string_map_reserve+0x88>
 8016cea:	200b      	movs	r0, #11
 8016cec:	b007      	add	sp, #28
 8016cee:	bd30      	pop	{r4, r5, pc}
 8016cf0:	9a02      	ldr	r2, [sp, #8]
 8016cf2:	9905      	ldr	r1, [sp, #20]
 8016cf4:	6818      	ldr	r0, [r3, #0]
 8016cf6:	4790      	blx	r2
 8016cf8:	6824      	ldr	r4, [r4, #0]
 8016cfa:	6025      	str	r5, [r4, #0]
 8016cfc:	6065      	str	r5, [r4, #4]
 8016cfe:	2000      	movs	r0, #0
 8016d00:	e7f4      	b.n	8016cec <rcutils_string_map_reserve+0x78>
 8016d02:	4620      	mov	r0, r4
 8016d04:	f7ff ffb6 	bl	8016c74 <rcutils_string_map_reserve>
 8016d08:	b007      	add	sp, #28
 8016d0a:	bd30      	pop	{r4, r5, pc}
 8016d0c:	201f      	movs	r0, #31
 8016d0e:	b007      	add	sp, #28
 8016d10:	bd30      	pop	{r4, r5, pc}
 8016d12:	200a      	movs	r0, #10
 8016d14:	e7ea      	b.n	8016cec <rcutils_string_map_reserve+0x78>
 8016d16:	200b      	movs	r0, #11
 8016d18:	4770      	bx	lr
 8016d1a:	bf00      	nop

08016d1c <rcutils_string_map_init>:
 8016d1c:	b082      	sub	sp, #8
 8016d1e:	b570      	push	{r4, r5, r6, lr}
 8016d20:	ac04      	add	r4, sp, #16
 8016d22:	e884 000c 	stmia.w	r4, {r2, r3}
 8016d26:	b378      	cbz	r0, 8016d88 <rcutils_string_map_init+0x6c>
 8016d28:	6806      	ldr	r6, [r0, #0]
 8016d2a:	4604      	mov	r4, r0
 8016d2c:	b12e      	cbz	r6, 8016d3a <rcutils_string_map_init+0x1e>
 8016d2e:	251e      	movs	r5, #30
 8016d30:	4628      	mov	r0, r5
 8016d32:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016d36:	b002      	add	sp, #8
 8016d38:	4770      	bx	lr
 8016d3a:	a804      	add	r0, sp, #16
 8016d3c:	460d      	mov	r5, r1
 8016d3e:	f7f7 ffe3 	bl	800ed08 <rcutils_allocator_is_valid>
 8016d42:	b308      	cbz	r0, 8016d88 <rcutils_string_map_init+0x6c>
 8016d44:	9b04      	ldr	r3, [sp, #16]
 8016d46:	9908      	ldr	r1, [sp, #32]
 8016d48:	2020      	movs	r0, #32
 8016d4a:	4798      	blx	r3
 8016d4c:	6020      	str	r0, [r4, #0]
 8016d4e:	b308      	cbz	r0, 8016d94 <rcutils_string_map_init+0x78>
 8016d50:	f10d 0e10 	add.w	lr, sp, #16
 8016d54:	e9c0 6600 	strd	r6, r6, [r0]
 8016d58:	6086      	str	r6, [r0, #8]
 8016d5a:	f100 0c0c 	add.w	ip, r0, #12
 8016d5e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8016d62:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016d66:	f8de 3000 	ldr.w	r3, [lr]
 8016d6a:	f8cc 3000 	str.w	r3, [ip]
 8016d6e:	4629      	mov	r1, r5
 8016d70:	4620      	mov	r0, r4
 8016d72:	f7ff ff7f 	bl	8016c74 <rcutils_string_map_reserve>
 8016d76:	4605      	mov	r5, r0
 8016d78:	2800      	cmp	r0, #0
 8016d7a:	d0d9      	beq.n	8016d30 <rcutils_string_map_init+0x14>
 8016d7c:	9b05      	ldr	r3, [sp, #20]
 8016d7e:	9908      	ldr	r1, [sp, #32]
 8016d80:	6820      	ldr	r0, [r4, #0]
 8016d82:	4798      	blx	r3
 8016d84:	6026      	str	r6, [r4, #0]
 8016d86:	e7d3      	b.n	8016d30 <rcutils_string_map_init+0x14>
 8016d88:	250b      	movs	r5, #11
 8016d8a:	4628      	mov	r0, r5
 8016d8c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016d90:	b002      	add	sp, #8
 8016d92:	4770      	bx	lr
 8016d94:	250a      	movs	r5, #10
 8016d96:	e7cb      	b.n	8016d30 <rcutils_string_map_init+0x14>

08016d98 <rcutils_string_map_fini>:
 8016d98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016d9c:	b086      	sub	sp, #24
 8016d9e:	2800      	cmp	r0, #0
 8016da0:	d04f      	beq.n	8016e42 <rcutils_string_map_fini+0xaa>
 8016da2:	6805      	ldr	r5, [r0, #0]
 8016da4:	4606      	mov	r6, r0
 8016da6:	2d00      	cmp	r5, #0
 8016da8:	d046      	beq.n	8016e38 <rcutils_string_map_fini+0xa0>
 8016daa:	686b      	ldr	r3, [r5, #4]
 8016dac:	b353      	cbz	r3, 8016e04 <rcutils_string_map_fini+0x6c>
 8016dae:	2400      	movs	r4, #0
 8016db0:	682a      	ldr	r2, [r5, #0]
 8016db2:	4627      	mov	r7, r4
 8016db4:	f852 0034 	ldr.w	r0, [r2, r4, lsl #3]
 8016db8:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 8016dbc:	b1f8      	cbz	r0, 8016dfe <rcutils_string_map_fini+0x66>
 8016dbe:	f8d5 a01c 	ldr.w	sl, [r5, #28]
 8016dc2:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8016dc6:	4651      	mov	r1, sl
 8016dc8:	47c8      	blx	r9
 8016dca:	682b      	ldr	r3, [r5, #0]
 8016dcc:	eb03 0208 	add.w	r2, r3, r8
 8016dd0:	f843 7034 	str.w	r7, [r3, r4, lsl #3]
 8016dd4:	6850      	ldr	r0, [r2, #4]
 8016dd6:	4651      	mov	r1, sl
 8016dd8:	47c8      	blx	r9
 8016dda:	682a      	ldr	r2, [r5, #0]
 8016ddc:	68ab      	ldr	r3, [r5, #8]
 8016dde:	4442      	add	r2, r8
 8016de0:	3b01      	subs	r3, #1
 8016de2:	6057      	str	r7, [r2, #4]
 8016de4:	60ab      	str	r3, [r5, #8]
 8016de6:	6835      	ldr	r5, [r6, #0]
 8016de8:	686b      	ldr	r3, [r5, #4]
 8016dea:	3401      	adds	r4, #1
 8016dec:	429c      	cmp	r4, r3
 8016dee:	d209      	bcs.n	8016e04 <rcutils_string_map_fini+0x6c>
 8016df0:	682a      	ldr	r2, [r5, #0]
 8016df2:	f852 0034 	ldr.w	r0, [r2, r4, lsl #3]
 8016df6:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 8016dfa:	2800      	cmp	r0, #0
 8016dfc:	d1df      	bne.n	8016dbe <rcutils_string_map_fini+0x26>
 8016dfe:	3401      	adds	r4, #1
 8016e00:	42a3      	cmp	r3, r4
 8016e02:	d8d7      	bhi.n	8016db4 <rcutils_string_map_fini+0x1c>
 8016e04:	2100      	movs	r1, #0
 8016e06:	4630      	mov	r0, r6
 8016e08:	f7ff ff34 	bl	8016c74 <rcutils_string_map_reserve>
 8016e0c:	4604      	mov	r4, r0
 8016e0e:	b118      	cbz	r0, 8016e18 <rcutils_string_map_fini+0x80>
 8016e10:	4620      	mov	r0, r4
 8016e12:	b006      	add	sp, #24
 8016e14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016e18:	6835      	ldr	r5, [r6, #0]
 8016e1a:	350c      	adds	r5, #12
 8016e1c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8016e1e:	af01      	add	r7, sp, #4
 8016e20:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8016e22:	682b      	ldr	r3, [r5, #0]
 8016e24:	603b      	str	r3, [r7, #0]
 8016e26:	a801      	add	r0, sp, #4
 8016e28:	f7f7 ff6e 	bl	800ed08 <rcutils_allocator_is_valid>
 8016e2c:	b148      	cbz	r0, 8016e42 <rcutils_string_map_fini+0xaa>
 8016e2e:	9b02      	ldr	r3, [sp, #8]
 8016e30:	9905      	ldr	r1, [sp, #20]
 8016e32:	6830      	ldr	r0, [r6, #0]
 8016e34:	4798      	blx	r3
 8016e36:	6034      	str	r4, [r6, #0]
 8016e38:	2400      	movs	r4, #0
 8016e3a:	4620      	mov	r0, r4
 8016e3c:	b006      	add	sp, #24
 8016e3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016e42:	240b      	movs	r4, #11
 8016e44:	4620      	mov	r0, r4
 8016e46:	b006      	add	sp, #24
 8016e48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08016e4c <rcutils_string_map_getn>:
 8016e4c:	b338      	cbz	r0, 8016e9e <rcutils_string_map_getn+0x52>
 8016e4e:	6800      	ldr	r0, [r0, #0]
 8016e50:	b328      	cbz	r0, 8016e9e <rcutils_string_map_getn+0x52>
 8016e52:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016e56:	460e      	mov	r6, r1
 8016e58:	b1c1      	cbz	r1, 8016e8c <rcutils_string_map_getn+0x40>
 8016e5a:	e9d0 9800 	ldrd	r9, r8, [r0]
 8016e5e:	f1b8 0f00 	cmp.w	r8, #0
 8016e62:	d013      	beq.n	8016e8c <rcutils_string_map_getn+0x40>
 8016e64:	4617      	mov	r7, r2
 8016e66:	2400      	movs	r4, #0
 8016e68:	f859 5034 	ldr.w	r5, [r9, r4, lsl #3]
 8016e6c:	4628      	mov	r0, r5
 8016e6e:	b155      	cbz	r5, 8016e86 <rcutils_string_map_getn+0x3a>
 8016e70:	f7e9 fa16 	bl	80002a0 <strlen>
 8016e74:	42b8      	cmp	r0, r7
 8016e76:	4602      	mov	r2, r0
 8016e78:	4629      	mov	r1, r5
 8016e7a:	bf38      	it	cc
 8016e7c:	463a      	movcc	r2, r7
 8016e7e:	4630      	mov	r0, r6
 8016e80:	f005 fadb 	bl	801c43a <strncmp>
 8016e84:	b128      	cbz	r0, 8016e92 <rcutils_string_map_getn+0x46>
 8016e86:	3401      	adds	r4, #1
 8016e88:	45a0      	cmp	r8, r4
 8016e8a:	d1ed      	bne.n	8016e68 <rcutils_string_map_getn+0x1c>
 8016e8c:	2000      	movs	r0, #0
 8016e8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016e92:	eb09 09c4 	add.w	r9, r9, r4, lsl #3
 8016e96:	f8d9 0004 	ldr.w	r0, [r9, #4]
 8016e9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016e9e:	4770      	bx	lr

08016ea0 <rmw_get_zero_initialized_context>:
 8016ea0:	b510      	push	{r4, lr}
 8016ea2:	4903      	ldr	r1, [pc, #12]	@ (8016eb0 <rmw_get_zero_initialized_context+0x10>)
 8016ea4:	4604      	mov	r4, r0
 8016ea6:	2270      	movs	r2, #112	@ 0x70
 8016ea8:	f005 fbeb 	bl	801c682 <memcpy>
 8016eac:	4620      	mov	r0, r4
 8016eae:	bd10      	pop	{r4, pc}
 8016eb0:	0801fc88 	.word	0x0801fc88

08016eb4 <rmw_get_zero_initialized_init_options>:
 8016eb4:	b510      	push	{r4, lr}
 8016eb6:	4903      	ldr	r1, [pc, #12]	@ (8016ec4 <rmw_get_zero_initialized_init_options+0x10>)
 8016eb8:	4604      	mov	r4, r0
 8016eba:	2258      	movs	r2, #88	@ 0x58
 8016ebc:	f005 fbe1 	bl	801c682 <memcpy>
 8016ec0:	4620      	mov	r0, r4
 8016ec2:	bd10      	pop	{r4, pc}
 8016ec4:	0801fcf8 	.word	0x0801fcf8

08016ec8 <rmw_subscription_content_filter_options_fini>:
 8016ec8:	b1b0      	cbz	r0, 8016ef8 <rmw_subscription_content_filter_options_fini+0x30>
 8016eca:	b538      	push	{r3, r4, r5, lr}
 8016ecc:	4604      	mov	r4, r0
 8016ece:	4608      	mov	r0, r1
 8016ed0:	460d      	mov	r5, r1
 8016ed2:	f7f7 ff19 	bl	800ed08 <rcutils_allocator_is_valid>
 8016ed6:	b168      	cbz	r0, 8016ef4 <rmw_subscription_content_filter_options_fini+0x2c>
 8016ed8:	6820      	ldr	r0, [r4, #0]
 8016eda:	b120      	cbz	r0, 8016ee6 <rmw_subscription_content_filter_options_fini+0x1e>
 8016edc:	686b      	ldr	r3, [r5, #4]
 8016ede:	6929      	ldr	r1, [r5, #16]
 8016ee0:	4798      	blx	r3
 8016ee2:	2300      	movs	r3, #0
 8016ee4:	6023      	str	r3, [r4, #0]
 8016ee6:	1d20      	adds	r0, r4, #4
 8016ee8:	f004 fab0 	bl	801b44c <rcutils_string_array_fini>
 8016eec:	3800      	subs	r0, #0
 8016eee:	bf18      	it	ne
 8016ef0:	2001      	movne	r0, #1
 8016ef2:	bd38      	pop	{r3, r4, r5, pc}
 8016ef4:	200b      	movs	r0, #11
 8016ef6:	bd38      	pop	{r3, r4, r5, pc}
 8016ef8:	200b      	movs	r0, #11
 8016efa:	4770      	bx	lr

08016efc <rmw_get_default_subscription_options>:
 8016efc:	2200      	movs	r2, #0
 8016efe:	e9c0 2200 	strd	r2, r2, [r0]
 8016f02:	6082      	str	r2, [r0, #8]
 8016f04:	4770      	bx	lr
 8016f06:	bf00      	nop

08016f08 <rmw_time_equal>:
 8016f08:	b570      	push	{r4, r5, r6, lr}
 8016f0a:	b084      	sub	sp, #16
 8016f0c:	ac04      	add	r4, sp, #16
 8016f0e:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 8016f12:	4925      	ldr	r1, [pc, #148]	@ (8016fa8 <rmw_time_equal+0xa0>)
 8016f14:	9c01      	ldr	r4, [sp, #4]
 8016f16:	2202      	movs	r2, #2
 8016f18:	4281      	cmp	r1, r0
 8016f1a:	41a2      	sbcs	r2, r4
 8016f1c:	d333      	bcc.n	8016f86 <rmw_time_equal+0x7e>
 8016f1e:	4603      	mov	r3, r0
 8016f20:	4822      	ldr	r0, [pc, #136]	@ (8016fac <rmw_time_equal+0xa4>)
 8016f22:	e9dd 1502 	ldrd	r1, r5, [sp, #8]
 8016f26:	fba3 3200 	umull	r3, r2, r3, r0
 8016f2a:	fb00 2204 	mla	r2, r0, r4, r2
 8016f2e:	43de      	mvns	r6, r3
 8016f30:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 8016f34:	1a84      	subs	r4, r0, r2
 8016f36:	428e      	cmp	r6, r1
 8016f38:	41ac      	sbcs	r4, r5
 8016f3a:	d332      	bcc.n	8016fa2 <rmw_time_equal+0x9a>
 8016f3c:	eb11 0e03 	adds.w	lr, r1, r3
 8016f40:	eb42 0005 	adc.w	r0, r2, r5
 8016f44:	9b08      	ldr	r3, [sp, #32]
 8016f46:	4918      	ldr	r1, [pc, #96]	@ (8016fa8 <rmw_time_equal+0xa0>)
 8016f48:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8016f4a:	2202      	movs	r2, #2
 8016f4c:	4299      	cmp	r1, r3
 8016f4e:	41aa      	sbcs	r2, r5
 8016f50:	d31e      	bcc.n	8016f90 <rmw_time_equal+0x88>
 8016f52:	4c16      	ldr	r4, [pc, #88]	@ (8016fac <rmw_time_equal+0xa4>)
 8016f54:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8016f56:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8016f58:	fba3 3104 	umull	r3, r1, r3, r4
 8016f5c:	fb04 1105 	mla	r1, r4, r5, r1
 8016f60:	f06f 4c00 	mvn.w	ip, #2147483648	@ 0x80000000
 8016f64:	43dd      	mvns	r5, r3
 8016f66:	ebac 0401 	sub.w	r4, ip, r1
 8016f6a:	4295      	cmp	r5, r2
 8016f6c:	41b4      	sbcs	r4, r6
 8016f6e:	d314      	bcc.n	8016f9a <rmw_time_equal+0x92>
 8016f70:	18d2      	adds	r2, r2, r3
 8016f72:	eb41 0306 	adc.w	r3, r1, r6
 8016f76:	4283      	cmp	r3, r0
 8016f78:	bf08      	it	eq
 8016f7a:	4572      	cmpeq	r2, lr
 8016f7c:	bf0c      	ite	eq
 8016f7e:	2001      	moveq	r0, #1
 8016f80:	2000      	movne	r0, #0
 8016f82:	b004      	add	sp, #16
 8016f84:	bd70      	pop	{r4, r5, r6, pc}
 8016f86:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 8016f8a:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 8016f8e:	e7d9      	b.n	8016f44 <rmw_time_equal+0x3c>
 8016f90:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8016f94:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8016f98:	e7ed      	b.n	8016f76 <rmw_time_equal+0x6e>
 8016f9a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8016f9e:	4663      	mov	r3, ip
 8016fa0:	e7e9      	b.n	8016f76 <rmw_time_equal+0x6e>
 8016fa2:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 8016fa6:	e7cd      	b.n	8016f44 <rmw_time_equal+0x3c>
 8016fa8:	25c17d04 	.word	0x25c17d04
 8016fac:	3b9aca00 	.word	0x3b9aca00

08016fb0 <rmw_time_total_nsec>:
 8016fb0:	b430      	push	{r4, r5}
 8016fb2:	b084      	sub	sp, #16
 8016fb4:	ac04      	add	r4, sp, #16
 8016fb6:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 8016fba:	4914      	ldr	r1, [pc, #80]	@ (801700c <rmw_time_total_nsec+0x5c>)
 8016fbc:	9c01      	ldr	r4, [sp, #4]
 8016fbe:	2202      	movs	r2, #2
 8016fc0:	4281      	cmp	r1, r0
 8016fc2:	41a2      	sbcs	r2, r4
 8016fc4:	d315      	bcc.n	8016ff2 <rmw_time_total_nsec+0x42>
 8016fc6:	4912      	ldr	r1, [pc, #72]	@ (8017010 <rmw_time_total_nsec+0x60>)
 8016fc8:	4603      	mov	r3, r0
 8016fca:	e9dd 0502 	ldrd	r0, r5, [sp, #8]
 8016fce:	fba3 3201 	umull	r3, r2, r3, r1
 8016fd2:	fb01 2204 	mla	r2, r1, r4, r2
 8016fd6:	ea6f 0c03 	mvn.w	ip, r3
 8016fda:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8016fde:	1a8c      	subs	r4, r1, r2
 8016fe0:	4584      	cmp	ip, r0
 8016fe2:	41ac      	sbcs	r4, r5
 8016fe4:	d30c      	bcc.n	8017000 <rmw_time_total_nsec+0x50>
 8016fe6:	1818      	adds	r0, r3, r0
 8016fe8:	eb42 0105 	adc.w	r1, r2, r5
 8016fec:	b004      	add	sp, #16
 8016fee:	bc30      	pop	{r4, r5}
 8016ff0:	4770      	bx	lr
 8016ff2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8016ff6:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8016ffa:	b004      	add	sp, #16
 8016ffc:	bc30      	pop	{r4, r5}
 8016ffe:	4770      	bx	lr
 8017000:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8017004:	b004      	add	sp, #16
 8017006:	bc30      	pop	{r4, r5}
 8017008:	4770      	bx	lr
 801700a:	bf00      	nop
 801700c:	25c17d04 	.word	0x25c17d04
 8017010:	3b9aca00 	.word	0x3b9aca00

08017014 <rmw_get_zero_initialized_message_info>:
 8017014:	b510      	push	{r4, lr}
 8017016:	4c09      	ldr	r4, [pc, #36]	@ (801703c <rmw_get_zero_initialized_message_info+0x28>)
 8017018:	4686      	mov	lr, r0
 801701a:	4684      	mov	ip, r0
 801701c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801701e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8017022:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8017024:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8017028:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801702a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801702e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8017032:	e88c 0003 	stmia.w	ip, {r0, r1}
 8017036:	4670      	mov	r0, lr
 8017038:	bd10      	pop	{r4, pc}
 801703a:	bf00      	nop
 801703c:	0801fd50 	.word	0x0801fd50

08017040 <rmw_validate_full_topic_name>:
 8017040:	2800      	cmp	r0, #0
 8017042:	d049      	beq.n	80170d8 <rmw_validate_full_topic_name+0x98>
 8017044:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017048:	460e      	mov	r6, r1
 801704a:	2900      	cmp	r1, #0
 801704c:	d056      	beq.n	80170fc <rmw_validate_full_topic_name+0xbc>
 801704e:	4615      	mov	r5, r2
 8017050:	4604      	mov	r4, r0
 8017052:	f7e9 f925 	bl	80002a0 <strlen>
 8017056:	b150      	cbz	r0, 801706e <rmw_validate_full_topic_name+0x2e>
 8017058:	7823      	ldrb	r3, [r4, #0]
 801705a:	2b2f      	cmp	r3, #47	@ 0x2f
 801705c:	d00c      	beq.n	8017078 <rmw_validate_full_topic_name+0x38>
 801705e:	2302      	movs	r3, #2
 8017060:	6033      	str	r3, [r6, #0]
 8017062:	b10d      	cbz	r5, 8017068 <rmw_validate_full_topic_name+0x28>
 8017064:	2300      	movs	r3, #0
 8017066:	602b      	str	r3, [r5, #0]
 8017068:	2000      	movs	r0, #0
 801706a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801706e:	2301      	movs	r3, #1
 8017070:	6033      	str	r3, [r6, #0]
 8017072:	2d00      	cmp	r5, #0
 8017074:	d1f6      	bne.n	8017064 <rmw_validate_full_topic_name+0x24>
 8017076:	e7f7      	b.n	8017068 <rmw_validate_full_topic_name+0x28>
 8017078:	1e47      	subs	r7, r0, #1
 801707a:	5de3      	ldrb	r3, [r4, r7]
 801707c:	2b2f      	cmp	r3, #47	@ 0x2f
 801707e:	d03f      	beq.n	8017100 <rmw_validate_full_topic_name+0xc0>
 8017080:	1e63      	subs	r3, r4, #1
 8017082:	4621      	mov	r1, r4
 8017084:	eb03 0e00 	add.w	lr, r3, r0
 8017088:	469c      	mov	ip, r3
 801708a:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 801708e:	2a5f      	cmp	r2, #95	@ 0x5f
 8017090:	d006      	beq.n	80170a0 <rmw_validate_full_topic_name+0x60>
 8017092:	d823      	bhi.n	80170dc <rmw_validate_full_topic_name+0x9c>
 8017094:	2a39      	cmp	r2, #57	@ 0x39
 8017096:	f1a2 0841 	sub.w	r8, r2, #65	@ 0x41
 801709a:	d82b      	bhi.n	80170f4 <rmw_validate_full_topic_name+0xb4>
 801709c:	2a2e      	cmp	r2, #46	@ 0x2e
 801709e:	d920      	bls.n	80170e2 <rmw_validate_full_topic_name+0xa2>
 80170a0:	4573      	cmp	r3, lr
 80170a2:	d1f1      	bne.n	8017088 <rmw_validate_full_topic_name+0x48>
 80170a4:	4c21      	ldr	r4, [pc, #132]	@ (801712c <rmw_validate_full_topic_name+0xec>)
 80170a6:	2300      	movs	r3, #0
 80170a8:	e003      	b.n	80170b2 <rmw_validate_full_topic_name+0x72>
 80170aa:	4298      	cmp	r0, r3
 80170ac:	f101 0101 	add.w	r1, r1, #1
 80170b0:	d02c      	beq.n	801710c <rmw_validate_full_topic_name+0xcc>
 80170b2:	429f      	cmp	r7, r3
 80170b4:	f103 0301 	add.w	r3, r3, #1
 80170b8:	d0f7      	beq.n	80170aa <rmw_validate_full_topic_name+0x6a>
 80170ba:	780a      	ldrb	r2, [r1, #0]
 80170bc:	2a2f      	cmp	r2, #47	@ 0x2f
 80170be:	d1f4      	bne.n	80170aa <rmw_validate_full_topic_name+0x6a>
 80170c0:	784a      	ldrb	r2, [r1, #1]
 80170c2:	2a2f      	cmp	r2, #47	@ 0x2f
 80170c4:	d02d      	beq.n	8017122 <rmw_validate_full_topic_name+0xe2>
 80170c6:	5ca2      	ldrb	r2, [r4, r2]
 80170c8:	0752      	lsls	r2, r2, #29
 80170ca:	d5ee      	bpl.n	80170aa <rmw_validate_full_topic_name+0x6a>
 80170cc:	2206      	movs	r2, #6
 80170ce:	6032      	str	r2, [r6, #0]
 80170d0:	2d00      	cmp	r5, #0
 80170d2:	d0c9      	beq.n	8017068 <rmw_validate_full_topic_name+0x28>
 80170d4:	602b      	str	r3, [r5, #0]
 80170d6:	e7c7      	b.n	8017068 <rmw_validate_full_topic_name+0x28>
 80170d8:	200b      	movs	r0, #11
 80170da:	4770      	bx	lr
 80170dc:	3a61      	subs	r2, #97	@ 0x61
 80170de:	2a19      	cmp	r2, #25
 80170e0:	d9de      	bls.n	80170a0 <rmw_validate_full_topic_name+0x60>
 80170e2:	2304      	movs	r3, #4
 80170e4:	6033      	str	r3, [r6, #0]
 80170e6:	2d00      	cmp	r5, #0
 80170e8:	d0be      	beq.n	8017068 <rmw_validate_full_topic_name+0x28>
 80170ea:	f1c4 0401 	rsb	r4, r4, #1
 80170ee:	4464      	add	r4, ip
 80170f0:	602c      	str	r4, [r5, #0]
 80170f2:	e7b9      	b.n	8017068 <rmw_validate_full_topic_name+0x28>
 80170f4:	f1b8 0f19 	cmp.w	r8, #25
 80170f8:	d9d2      	bls.n	80170a0 <rmw_validate_full_topic_name+0x60>
 80170fa:	e7f2      	b.n	80170e2 <rmw_validate_full_topic_name+0xa2>
 80170fc:	200b      	movs	r0, #11
 80170fe:	e7b4      	b.n	801706a <rmw_validate_full_topic_name+0x2a>
 8017100:	2303      	movs	r3, #3
 8017102:	6033      	str	r3, [r6, #0]
 8017104:	2d00      	cmp	r5, #0
 8017106:	d0af      	beq.n	8017068 <rmw_validate_full_topic_name+0x28>
 8017108:	602f      	str	r7, [r5, #0]
 801710a:	e7ad      	b.n	8017068 <rmw_validate_full_topic_name+0x28>
 801710c:	28f7      	cmp	r0, #247	@ 0xf7
 801710e:	d802      	bhi.n	8017116 <rmw_validate_full_topic_name+0xd6>
 8017110:	2300      	movs	r3, #0
 8017112:	6033      	str	r3, [r6, #0]
 8017114:	e7a8      	b.n	8017068 <rmw_validate_full_topic_name+0x28>
 8017116:	2307      	movs	r3, #7
 8017118:	6033      	str	r3, [r6, #0]
 801711a:	2d00      	cmp	r5, #0
 801711c:	d0a4      	beq.n	8017068 <rmw_validate_full_topic_name+0x28>
 801711e:	23f6      	movs	r3, #246	@ 0xf6
 8017120:	e7d8      	b.n	80170d4 <rmw_validate_full_topic_name+0x94>
 8017122:	2205      	movs	r2, #5
 8017124:	6032      	str	r2, [r6, #0]
 8017126:	2d00      	cmp	r5, #0
 8017128:	d1d4      	bne.n	80170d4 <rmw_validate_full_topic_name+0x94>
 801712a:	e79d      	b.n	8017068 <rmw_validate_full_topic_name+0x28>
 801712c:	0802049f 	.word	0x0802049f

08017130 <rmw_validate_namespace_with_size>:
 8017130:	2800      	cmp	r0, #0
 8017132:	d031      	beq.n	8017198 <rmw_validate_namespace_with_size+0x68>
 8017134:	b570      	push	{r4, r5, r6, lr}
 8017136:	4614      	mov	r4, r2
 8017138:	b0c2      	sub	sp, #264	@ 0x108
 801713a:	b1ba      	cbz	r2, 801716c <rmw_validate_namespace_with_size+0x3c>
 801713c:	2901      	cmp	r1, #1
 801713e:	460e      	mov	r6, r1
 8017140:	461d      	mov	r5, r3
 8017142:	d102      	bne.n	801714a <rmw_validate_namespace_with_size+0x1a>
 8017144:	7803      	ldrb	r3, [r0, #0]
 8017146:	2b2f      	cmp	r3, #47	@ 0x2f
 8017148:	d015      	beq.n	8017176 <rmw_validate_namespace_with_size+0x46>
 801714a:	aa01      	add	r2, sp, #4
 801714c:	4669      	mov	r1, sp
 801714e:	f7ff ff77 	bl	8017040 <rmw_validate_full_topic_name>
 8017152:	b960      	cbnz	r0, 801716e <rmw_validate_namespace_with_size+0x3e>
 8017154:	9b00      	ldr	r3, [sp, #0]
 8017156:	b163      	cbz	r3, 8017172 <rmw_validate_namespace_with_size+0x42>
 8017158:	2b07      	cmp	r3, #7
 801715a:	d00a      	beq.n	8017172 <rmw_validate_namespace_with_size+0x42>
 801715c:	1e5a      	subs	r2, r3, #1
 801715e:	2a05      	cmp	r2, #5
 8017160:	d81c      	bhi.n	801719c <rmw_validate_namespace_with_size+0x6c>
 8017162:	e8df f002 	tbb	[pc, r2]
 8017166:	0c0c      	.short	0x0c0c
 8017168:	0c0c0c0c 	.word	0x0c0c0c0c
 801716c:	200b      	movs	r0, #11
 801716e:	b042      	add	sp, #264	@ 0x108
 8017170:	bd70      	pop	{r4, r5, r6, pc}
 8017172:	2ef5      	cmp	r6, #245	@ 0xf5
 8017174:	d809      	bhi.n	801718a <rmw_validate_namespace_with_size+0x5a>
 8017176:	2300      	movs	r3, #0
 8017178:	6023      	str	r3, [r4, #0]
 801717a:	2000      	movs	r0, #0
 801717c:	e7f7      	b.n	801716e <rmw_validate_namespace_with_size+0x3e>
 801717e:	6023      	str	r3, [r4, #0]
 8017180:	2d00      	cmp	r5, #0
 8017182:	d0fa      	beq.n	801717a <rmw_validate_namespace_with_size+0x4a>
 8017184:	9b01      	ldr	r3, [sp, #4]
 8017186:	602b      	str	r3, [r5, #0]
 8017188:	e7f7      	b.n	801717a <rmw_validate_namespace_with_size+0x4a>
 801718a:	2307      	movs	r3, #7
 801718c:	6023      	str	r3, [r4, #0]
 801718e:	2d00      	cmp	r5, #0
 8017190:	d0f3      	beq.n	801717a <rmw_validate_namespace_with_size+0x4a>
 8017192:	23f4      	movs	r3, #244	@ 0xf4
 8017194:	602b      	str	r3, [r5, #0]
 8017196:	e7f0      	b.n	801717a <rmw_validate_namespace_with_size+0x4a>
 8017198:	200b      	movs	r0, #11
 801719a:	4770      	bx	lr
 801719c:	4a03      	ldr	r2, [pc, #12]	@ (80171ac <rmw_validate_namespace_with_size+0x7c>)
 801719e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80171a2:	a802      	add	r0, sp, #8
 80171a4:	f7ff fcd4 	bl	8016b50 <rcutils_snprintf>
 80171a8:	2001      	movs	r0, #1
 80171aa:	e7e0      	b.n	801716e <rmw_validate_namespace_with_size+0x3e>
 80171ac:	0801f16c 	.word	0x0801f16c

080171b0 <rmw_validate_namespace>:
 80171b0:	b168      	cbz	r0, 80171ce <rmw_validate_namespace+0x1e>
 80171b2:	b570      	push	{r4, r5, r6, lr}
 80171b4:	460d      	mov	r5, r1
 80171b6:	4616      	mov	r6, r2
 80171b8:	4604      	mov	r4, r0
 80171ba:	f7e9 f871 	bl	80002a0 <strlen>
 80171be:	4633      	mov	r3, r6
 80171c0:	4601      	mov	r1, r0
 80171c2:	462a      	mov	r2, r5
 80171c4:	4620      	mov	r0, r4
 80171c6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80171ca:	f7ff bfb1 	b.w	8017130 <rmw_validate_namespace_with_size>
 80171ce:	200b      	movs	r0, #11
 80171d0:	4770      	bx	lr
 80171d2:	bf00      	nop

080171d4 <rmw_namespace_validation_result_string>:
 80171d4:	2807      	cmp	r0, #7
 80171d6:	bf9a      	itte	ls
 80171d8:	4b02      	ldrls	r3, [pc, #8]	@ (80171e4 <rmw_namespace_validation_result_string+0x10>)
 80171da:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 80171de:	4802      	ldrhi	r0, [pc, #8]	@ (80171e8 <rmw_namespace_validation_result_string+0x14>)
 80171e0:	4770      	bx	lr
 80171e2:	bf00      	nop
 80171e4:	0801fd88 	.word	0x0801fd88
 80171e8:	0801f1bc 	.word	0x0801f1bc

080171ec <rmw_validate_node_name>:
 80171ec:	2800      	cmp	r0, #0
 80171ee:	d037      	beq.n	8017260 <rmw_validate_node_name+0x74>
 80171f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80171f2:	460e      	mov	r6, r1
 80171f4:	2900      	cmp	r1, #0
 80171f6:	d035      	beq.n	8017264 <rmw_validate_node_name+0x78>
 80171f8:	4617      	mov	r7, r2
 80171fa:	4604      	mov	r4, r0
 80171fc:	f7e9 f850 	bl	80002a0 <strlen>
 8017200:	b1d8      	cbz	r0, 801723a <rmw_validate_node_name+0x4e>
 8017202:	1e63      	subs	r3, r4, #1
 8017204:	1819      	adds	r1, r3, r0
 8017206:	461a      	mov	r2, r3
 8017208:	f813 ef01 	ldrb.w	lr, [r3, #1]!
 801720c:	f1ae 0530 	sub.w	r5, lr, #48	@ 0x30
 8017210:	f02e 0c20 	bic.w	ip, lr, #32
 8017214:	2d09      	cmp	r5, #9
 8017216:	f1ac 0c41 	sub.w	ip, ip, #65	@ 0x41
 801721a:	d915      	bls.n	8017248 <rmw_validate_node_name+0x5c>
 801721c:	f1bc 0f19 	cmp.w	ip, #25
 8017220:	d912      	bls.n	8017248 <rmw_validate_node_name+0x5c>
 8017222:	f1be 0f5f 	cmp.w	lr, #95	@ 0x5f
 8017226:	d00f      	beq.n	8017248 <rmw_validate_node_name+0x5c>
 8017228:	2302      	movs	r3, #2
 801722a:	6033      	str	r3, [r6, #0]
 801722c:	b11f      	cbz	r7, 8017236 <rmw_validate_node_name+0x4a>
 801722e:	f1c4 0401 	rsb	r4, r4, #1
 8017232:	4414      	add	r4, r2
 8017234:	603c      	str	r4, [r7, #0]
 8017236:	2000      	movs	r0, #0
 8017238:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801723a:	2301      	movs	r3, #1
 801723c:	6033      	str	r3, [r6, #0]
 801723e:	2f00      	cmp	r7, #0
 8017240:	d0f9      	beq.n	8017236 <rmw_validate_node_name+0x4a>
 8017242:	2300      	movs	r3, #0
 8017244:	603b      	str	r3, [r7, #0]
 8017246:	e7f6      	b.n	8017236 <rmw_validate_node_name+0x4a>
 8017248:	4299      	cmp	r1, r3
 801724a:	d1dc      	bne.n	8017206 <rmw_validate_node_name+0x1a>
 801724c:	7823      	ldrb	r3, [r4, #0]
 801724e:	4a0c      	ldr	r2, [pc, #48]	@ (8017280 <rmw_validate_node_name+0x94>)
 8017250:	5cd3      	ldrb	r3, [r2, r3]
 8017252:	f013 0304 	ands.w	r3, r3, #4
 8017256:	d10e      	bne.n	8017276 <rmw_validate_node_name+0x8a>
 8017258:	28ff      	cmp	r0, #255	@ 0xff
 801725a:	d805      	bhi.n	8017268 <rmw_validate_node_name+0x7c>
 801725c:	6033      	str	r3, [r6, #0]
 801725e:	e7ea      	b.n	8017236 <rmw_validate_node_name+0x4a>
 8017260:	200b      	movs	r0, #11
 8017262:	4770      	bx	lr
 8017264:	200b      	movs	r0, #11
 8017266:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017268:	2304      	movs	r3, #4
 801726a:	6033      	str	r3, [r6, #0]
 801726c:	2f00      	cmp	r7, #0
 801726e:	d0e2      	beq.n	8017236 <rmw_validate_node_name+0x4a>
 8017270:	23fe      	movs	r3, #254	@ 0xfe
 8017272:	603b      	str	r3, [r7, #0]
 8017274:	e7df      	b.n	8017236 <rmw_validate_node_name+0x4a>
 8017276:	2303      	movs	r3, #3
 8017278:	6033      	str	r3, [r6, #0]
 801727a:	2f00      	cmp	r7, #0
 801727c:	d1e1      	bne.n	8017242 <rmw_validate_node_name+0x56>
 801727e:	e7da      	b.n	8017236 <rmw_validate_node_name+0x4a>
 8017280:	0802049f 	.word	0x0802049f

08017284 <rmw_node_name_validation_result_string>:
 8017284:	2804      	cmp	r0, #4
 8017286:	bf9a      	itte	ls
 8017288:	4b02      	ldrls	r3, [pc, #8]	@ (8017294 <rmw_node_name_validation_result_string+0x10>)
 801728a:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 801728e:	4802      	ldrhi	r0, [pc, #8]	@ (8017298 <rmw_node_name_validation_result_string+0x14>)
 8017290:	4770      	bx	lr
 8017292:	bf00      	nop
 8017294:	0801fda8 	.word	0x0801fda8
 8017298:	0801f364 	.word	0x0801f364

0801729c <get_memory>:
 801729c:	4603      	mov	r3, r0
 801729e:	6840      	ldr	r0, [r0, #4]
 80172a0:	b158      	cbz	r0, 80172ba <get_memory+0x1e>
 80172a2:	6842      	ldr	r2, [r0, #4]
 80172a4:	605a      	str	r2, [r3, #4]
 80172a6:	b10a      	cbz	r2, 80172ac <get_memory+0x10>
 80172a8:	2100      	movs	r1, #0
 80172aa:	6011      	str	r1, [r2, #0]
 80172ac:	681a      	ldr	r2, [r3, #0]
 80172ae:	6042      	str	r2, [r0, #4]
 80172b0:	b102      	cbz	r2, 80172b4 <get_memory+0x18>
 80172b2:	6010      	str	r0, [r2, #0]
 80172b4:	2200      	movs	r2, #0
 80172b6:	6002      	str	r2, [r0, #0]
 80172b8:	6018      	str	r0, [r3, #0]
 80172ba:	4770      	bx	lr

080172bc <put_memory>:
 80172bc:	680b      	ldr	r3, [r1, #0]
 80172be:	b10b      	cbz	r3, 80172c4 <put_memory+0x8>
 80172c0:	684a      	ldr	r2, [r1, #4]
 80172c2:	605a      	str	r2, [r3, #4]
 80172c4:	684a      	ldr	r2, [r1, #4]
 80172c6:	b102      	cbz	r2, 80172ca <put_memory+0xe>
 80172c8:	6013      	str	r3, [r2, #0]
 80172ca:	6803      	ldr	r3, [r0, #0]
 80172cc:	428b      	cmp	r3, r1
 80172ce:	6843      	ldr	r3, [r0, #4]
 80172d0:	bf08      	it	eq
 80172d2:	6002      	streq	r2, [r0, #0]
 80172d4:	604b      	str	r3, [r1, #4]
 80172d6:	b103      	cbz	r3, 80172da <put_memory+0x1e>
 80172d8:	6019      	str	r1, [r3, #0]
 80172da:	2300      	movs	r3, #0
 80172dc:	600b      	str	r3, [r1, #0]
 80172de:	6041      	str	r1, [r0, #4]
 80172e0:	4770      	bx	lr
 80172e2:	bf00      	nop

080172e4 <rmw_destroy_client>:
 80172e4:	b570      	push	{r4, r5, r6, lr}
 80172e6:	b128      	cbz	r0, 80172f4 <rmw_destroy_client+0x10>
 80172e8:	4604      	mov	r4, r0
 80172ea:	6800      	ldr	r0, [r0, #0]
 80172ec:	460d      	mov	r5, r1
 80172ee:	f7f8 fae7 	bl	800f8c0 <is_uxrce_rmw_identifier_valid>
 80172f2:	b910      	cbnz	r0, 80172fa <rmw_destroy_client+0x16>
 80172f4:	2401      	movs	r4, #1
 80172f6:	4620      	mov	r0, r4
 80172f8:	bd70      	pop	{r4, r5, r6, pc}
 80172fa:	6863      	ldr	r3, [r4, #4]
 80172fc:	2b00      	cmp	r3, #0
 80172fe:	d0f9      	beq.n	80172f4 <rmw_destroy_client+0x10>
 8017300:	2d00      	cmp	r5, #0
 8017302:	d0f7      	beq.n	80172f4 <rmw_destroy_client+0x10>
 8017304:	6828      	ldr	r0, [r5, #0]
 8017306:	f7f8 fadb 	bl	800f8c0 <is_uxrce_rmw_identifier_valid>
 801730a:	2800      	cmp	r0, #0
 801730c:	d0f2      	beq.n	80172f4 <rmw_destroy_client+0x10>
 801730e:	686e      	ldr	r6, [r5, #4]
 8017310:	2e00      	cmp	r6, #0
 8017312:	d0ef      	beq.n	80172f4 <rmw_destroy_client+0x10>
 8017314:	6864      	ldr	r4, [r4, #4]
 8017316:	6932      	ldr	r2, [r6, #16]
 8017318:	6920      	ldr	r0, [r4, #16]
 801731a:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 801731e:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017322:	6819      	ldr	r1, [r3, #0]
 8017324:	f002 fdf8 	bl	8019f18 <uxr_buffer_cancel_data>
 8017328:	4602      	mov	r2, r0
 801732a:	6920      	ldr	r0, [r4, #16]
 801732c:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8017330:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8017334:	f7f8 fa3e 	bl	800f7b4 <run_xrce_session>
 8017338:	6920      	ldr	r0, [r4, #16]
 801733a:	6932      	ldr	r2, [r6, #16]
 801733c:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8017340:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017344:	6819      	ldr	r1, [r3, #0]
 8017346:	f7f9 fb11 	bl	801096c <uxr_buffer_delete_entity>
 801734a:	4602      	mov	r2, r0
 801734c:	6920      	ldr	r0, [r4, #16]
 801734e:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8017352:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8017356:	f7f8 fa2d 	bl	800f7b4 <run_xrce_session>
 801735a:	f080 0401 	eor.w	r4, r0, #1
 801735e:	b2e4      	uxtb	r4, r4
 8017360:	4628      	mov	r0, r5
 8017362:	0064      	lsls	r4, r4, #1
 8017364:	f7f8 f906 	bl	800f574 <rmw_uxrce_fini_client_memory>
 8017368:	e7c5      	b.n	80172f6 <rmw_destroy_client+0x12>
 801736a:	bf00      	nop

0801736c <rmw_get_gid_for_client>:
 801736c:	b1a8      	cbz	r0, 801739a <rmw_get_gid_for_client+0x2e>
 801736e:	b538      	push	{r3, r4, r5, lr}
 8017370:	460c      	mov	r4, r1
 8017372:	b1a1      	cbz	r1, 801739e <rmw_get_gid_for_client+0x32>
 8017374:	4605      	mov	r5, r0
 8017376:	6800      	ldr	r0, [r0, #0]
 8017378:	b120      	cbz	r0, 8017384 <rmw_get_gid_for_client+0x18>
 801737a:	4b0a      	ldr	r3, [pc, #40]	@ (80173a4 <rmw_get_gid_for_client+0x38>)
 801737c:	6819      	ldr	r1, [r3, #0]
 801737e:	f7e8 ff2f 	bl	80001e0 <strcmp>
 8017382:	b940      	cbnz	r0, 8017396 <rmw_get_gid_for_client+0x2a>
 8017384:	686b      	ldr	r3, [r5, #4]
 8017386:	2000      	movs	r0, #0
 8017388:	6060      	str	r0, [r4, #4]
 801738a:	60a0      	str	r0, [r4, #8]
 801738c:	60e0      	str	r0, [r4, #12]
 801738e:	6120      	str	r0, [r4, #16]
 8017390:	691b      	ldr	r3, [r3, #16]
 8017392:	6063      	str	r3, [r4, #4]
 8017394:	bd38      	pop	{r3, r4, r5, pc}
 8017396:	200c      	movs	r0, #12
 8017398:	bd38      	pop	{r3, r4, r5, pc}
 801739a:	200b      	movs	r0, #11
 801739c:	4770      	bx	lr
 801739e:	200b      	movs	r0, #11
 80173a0:	bd38      	pop	{r3, r4, r5, pc}
 80173a2:	bf00      	nop
 80173a4:	0801fdbc 	.word	0x0801fdbc

080173a8 <rmw_get_implementation_identifier>:
 80173a8:	4b01      	ldr	r3, [pc, #4]	@ (80173b0 <rmw_get_implementation_identifier+0x8>)
 80173aa:	6818      	ldr	r0, [r3, #0]
 80173ac:	4770      	bx	lr
 80173ae:	bf00      	nop
 80173b0:	0801fdbc 	.word	0x0801fdbc

080173b4 <rmw_init_options_init>:
 80173b4:	b084      	sub	sp, #16
 80173b6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80173b8:	b083      	sub	sp, #12
 80173ba:	ad09      	add	r5, sp, #36	@ 0x24
 80173bc:	e885 000e 	stmia.w	r5, {r1, r2, r3}
 80173c0:	b130      	cbz	r0, 80173d0 <rmw_init_options_init+0x1c>
 80173c2:	4604      	mov	r4, r0
 80173c4:	4628      	mov	r0, r5
 80173c6:	f7f7 fc9f 	bl	800ed08 <rcutils_allocator_is_valid>
 80173ca:	b108      	cbz	r0, 80173d0 <rmw_init_options_init+0x1c>
 80173cc:	68a6      	ldr	r6, [r4, #8]
 80173ce:	b12e      	cbz	r6, 80173dc <rmw_init_options_init+0x28>
 80173d0:	200b      	movs	r0, #11
 80173d2:	b003      	add	sp, #12
 80173d4:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80173d8:	b004      	add	sp, #16
 80173da:	4770      	bx	lr
 80173dc:	2200      	movs	r2, #0
 80173de:	2300      	movs	r3, #0
 80173e0:	e9c4 2300 	strd	r2, r3, [r4]
 80173e4:	4b20      	ldr	r3, [pc, #128]	@ (8017468 <rmw_init_options_init+0xb4>)
 80173e6:	681b      	ldr	r3, [r3, #0]
 80173e8:	60a3      	str	r3, [r4, #8]
 80173ea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80173ec:	f104 0c3c 	add.w	ip, r4, #60	@ 0x3c
 80173f0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80173f4:	466f      	mov	r7, sp
 80173f6:	682b      	ldr	r3, [r5, #0]
 80173f8:	f8cc 3000 	str.w	r3, [ip]
 80173fc:	4638      	mov	r0, r7
 80173fe:	63a6      	str	r6, [r4, #56]	@ 0x38
 8017400:	60e6      	str	r6, [r4, #12]
 8017402:	f004 f8a9 	bl	801b558 <rmw_get_default_security_options>
 8017406:	e897 0003 	ldmia.w	r7, {r0, r1}
 801740a:	f104 0310 	add.w	r3, r4, #16
 801740e:	e883 0003 	stmia.w	r3, {r0, r1}
 8017412:	2203      	movs	r2, #3
 8017414:	4815      	ldr	r0, [pc, #84]	@ (801746c <rmw_init_options_init+0xb8>)
 8017416:	4916      	ldr	r1, [pc, #88]	@ (8017470 <rmw_init_options_init+0xbc>)
 8017418:	f7f7 ffec 	bl	800f3f4 <rmw_uxrce_init_init_options_impl_memory>
 801741c:	4813      	ldr	r0, [pc, #76]	@ (801746c <rmw_init_options_init+0xb8>)
 801741e:	f7ff ff3d 	bl	801729c <get_memory>
 8017422:	b1f0      	cbz	r0, 8017462 <rmw_init_options_init+0xae>
 8017424:	4a13      	ldr	r2, [pc, #76]	@ (8017474 <rmw_init_options_init+0xc0>)
 8017426:	6883      	ldr	r3, [r0, #8]
 8017428:	6851      	ldr	r1, [r2, #4]
 801742a:	7810      	ldrb	r0, [r2, #0]
 801742c:	6523      	str	r3, [r4, #80]	@ 0x50
 801742e:	7418      	strb	r0, [r3, #16]
 8017430:	6159      	str	r1, [r3, #20]
 8017432:	68d1      	ldr	r1, [r2, #12]
 8017434:	61d9      	str	r1, [r3, #28]
 8017436:	6911      	ldr	r1, [r2, #16]
 8017438:	6219      	str	r1, [r3, #32]
 801743a:	6951      	ldr	r1, [r2, #20]
 801743c:	6892      	ldr	r2, [r2, #8]
 801743e:	619a      	str	r2, [r3, #24]
 8017440:	6259      	str	r1, [r3, #36]	@ 0x24
 8017442:	f7fa febf 	bl	80121c4 <uxr_nanos>
 8017446:	f004 fbc9 	bl	801bbdc <srand>
 801744a:	f004 fbf5 	bl	801bc38 <rand>
 801744e:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8017450:	6298      	str	r0, [r3, #40]	@ 0x28
 8017452:	2800      	cmp	r0, #0
 8017454:	d0f9      	beq.n	801744a <rmw_init_options_init+0x96>
 8017456:	2000      	movs	r0, #0
 8017458:	b003      	add	sp, #12
 801745a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 801745e:	b004      	add	sp, #16
 8017460:	4770      	bx	lr
 8017462:	2001      	movs	r0, #1
 8017464:	e7b5      	b.n	80173d2 <rmw_init_options_init+0x1e>
 8017466:	bf00      	nop
 8017468:	0801fdbc 	.word	0x0801fdbc
 801746c:	2000c770 	.word	0x2000c770
 8017470:	2000c6ec 	.word	0x2000c6ec
 8017474:	2000c5c0 	.word	0x2000c5c0

08017478 <rmw_init_options_copy>:
 8017478:	2800      	cmp	r0, #0
 801747a:	d03e      	beq.n	80174fa <rmw_init_options_copy+0x82>
 801747c:	b570      	push	{r4, r5, r6, lr}
 801747e:	460d      	mov	r5, r1
 8017480:	b149      	cbz	r1, 8017496 <rmw_init_options_copy+0x1e>
 8017482:	4604      	mov	r4, r0
 8017484:	6880      	ldr	r0, [r0, #8]
 8017486:	b120      	cbz	r0, 8017492 <rmw_init_options_copy+0x1a>
 8017488:	4b21      	ldr	r3, [pc, #132]	@ (8017510 <rmw_init_options_copy+0x98>)
 801748a:	6819      	ldr	r1, [r3, #0]
 801748c:	f7e8 fea8 	bl	80001e0 <strcmp>
 8017490:	bb78      	cbnz	r0, 80174f2 <rmw_init_options_copy+0x7a>
 8017492:	68ab      	ldr	r3, [r5, #8]
 8017494:	b11b      	cbz	r3, 801749e <rmw_init_options_copy+0x26>
 8017496:	f04f 0c0b 	mov.w	ip, #11
 801749a:	4660      	mov	r0, ip
 801749c:	bd70      	pop	{r4, r5, r6, pc}
 801749e:	2258      	movs	r2, #88	@ 0x58
 80174a0:	4621      	mov	r1, r4
 80174a2:	4628      	mov	r0, r5
 80174a4:	f104 063c 	add.w	r6, r4, #60	@ 0x3c
 80174a8:	f005 f8eb 	bl	801c682 <memcpy>
 80174ac:	4630      	mov	r0, r6
 80174ae:	f7f7 fc2b 	bl	800ed08 <rcutils_allocator_is_valid>
 80174b2:	2800      	cmp	r0, #0
 80174b4:	d0ef      	beq.n	8017496 <rmw_init_options_copy+0x1e>
 80174b6:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80174b8:	b138      	cbz	r0, 80174ca <rmw_init_options_copy+0x52>
 80174ba:	f105 0238 	add.w	r2, r5, #56	@ 0x38
 80174be:	4631      	mov	r1, r6
 80174c0:	f004 f816 	bl	801b4f0 <rmw_enclave_options_copy>
 80174c4:	4684      	mov	ip, r0
 80174c6:	2800      	cmp	r0, #0
 80174c8:	d1e7      	bne.n	801749a <rmw_init_options_copy+0x22>
 80174ca:	4812      	ldr	r0, [pc, #72]	@ (8017514 <rmw_init_options_copy+0x9c>)
 80174cc:	f7ff fee6 	bl	801729c <get_memory>
 80174d0:	b1b8      	cbz	r0, 8017502 <rmw_init_options_copy+0x8a>
 80174d2:	6883      	ldr	r3, [r0, #8]
 80174d4:	652b      	str	r3, [r5, #80]	@ 0x50
 80174d6:	6d25      	ldr	r5, [r4, #80]	@ 0x50
 80174d8:	3510      	adds	r5, #16
 80174da:	f103 0410 	add.w	r4, r3, #16
 80174de:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80174e0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80174e2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80174e6:	f04f 0c00 	mov.w	ip, #0
 80174ea:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80174ee:	4660      	mov	r0, ip
 80174f0:	bd70      	pop	{r4, r5, r6, pc}
 80174f2:	f04f 0c0c 	mov.w	ip, #12
 80174f6:	4660      	mov	r0, ip
 80174f8:	bd70      	pop	{r4, r5, r6, pc}
 80174fa:	f04f 0c0b 	mov.w	ip, #11
 80174fe:	4660      	mov	r0, ip
 8017500:	4770      	bx	lr
 8017502:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8017504:	4631      	mov	r1, r6
 8017506:	f004 f815 	bl	801b534 <rmw_enclave_options_fini>
 801750a:	f04f 0c01 	mov.w	ip, #1
 801750e:	e7c4      	b.n	801749a <rmw_init_options_copy+0x22>
 8017510:	0801fdbc 	.word	0x0801fdbc
 8017514:	2000c770 	.word	0x2000c770

08017518 <rmw_init_options_fini>:
 8017518:	2800      	cmp	r0, #0
 801751a:	d035      	beq.n	8017588 <rmw_init_options_fini+0x70>
 801751c:	b530      	push	{r4, r5, lr}
 801751e:	f100 053c 	add.w	r5, r0, #60	@ 0x3c
 8017522:	b097      	sub	sp, #92	@ 0x5c
 8017524:	4604      	mov	r4, r0
 8017526:	4628      	mov	r0, r5
 8017528:	f7f7 fbee 	bl	800ed08 <rcutils_allocator_is_valid>
 801752c:	b320      	cbz	r0, 8017578 <rmw_init_options_fini+0x60>
 801752e:	68a0      	ldr	r0, [r4, #8]
 8017530:	b120      	cbz	r0, 801753c <rmw_init_options_fini+0x24>
 8017532:	4b16      	ldr	r3, [pc, #88]	@ (801758c <rmw_init_options_fini+0x74>)
 8017534:	6819      	ldr	r1, [r3, #0]
 8017536:	f7e8 fe53 	bl	80001e0 <strcmp>
 801753a:	bb18      	cbnz	r0, 8017584 <rmw_init_options_fini+0x6c>
 801753c:	4b14      	ldr	r3, [pc, #80]	@ (8017590 <rmw_init_options_fini+0x78>)
 801753e:	6819      	ldr	r1, [r3, #0]
 8017540:	b1e9      	cbz	r1, 801757e <rmw_init_options_fini+0x66>
 8017542:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8017544:	e001      	b.n	801754a <rmw_init_options_fini+0x32>
 8017546:	6849      	ldr	r1, [r1, #4]
 8017548:	b1c9      	cbz	r1, 801757e <rmw_init_options_fini+0x66>
 801754a:	688b      	ldr	r3, [r1, #8]
 801754c:	429a      	cmp	r2, r3
 801754e:	d1fa      	bne.n	8017546 <rmw_init_options_fini+0x2e>
 8017550:	480f      	ldr	r0, [pc, #60]	@ (8017590 <rmw_init_options_fini+0x78>)
 8017552:	f7ff feb3 	bl	80172bc <put_memory>
 8017556:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8017558:	b118      	cbz	r0, 8017562 <rmw_init_options_fini+0x4a>
 801755a:	4629      	mov	r1, r5
 801755c:	f003 ffea 	bl	801b534 <rmw_enclave_options_fini>
 8017560:	b940      	cbnz	r0, 8017574 <rmw_init_options_fini+0x5c>
 8017562:	4668      	mov	r0, sp
 8017564:	f7ff fca6 	bl	8016eb4 <rmw_get_zero_initialized_init_options>
 8017568:	2258      	movs	r2, #88	@ 0x58
 801756a:	4669      	mov	r1, sp
 801756c:	4620      	mov	r0, r4
 801756e:	f005 f888 	bl	801c682 <memcpy>
 8017572:	2000      	movs	r0, #0
 8017574:	b017      	add	sp, #92	@ 0x5c
 8017576:	bd30      	pop	{r4, r5, pc}
 8017578:	200b      	movs	r0, #11
 801757a:	b017      	add	sp, #92	@ 0x5c
 801757c:	bd30      	pop	{r4, r5, pc}
 801757e:	2001      	movs	r0, #1
 8017580:	b017      	add	sp, #92	@ 0x5c
 8017582:	bd30      	pop	{r4, r5, pc}
 8017584:	200c      	movs	r0, #12
 8017586:	e7f5      	b.n	8017574 <rmw_init_options_fini+0x5c>
 8017588:	200b      	movs	r0, #11
 801758a:	4770      	bx	lr
 801758c:	0801fdbc 	.word	0x0801fdbc
 8017590:	2000c770 	.word	0x2000c770

08017594 <rmw_init>:
 8017594:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8017598:	b083      	sub	sp, #12
 801759a:	2800      	cmp	r0, #0
 801759c:	f000 80d4 	beq.w	8017748 <rmw_init+0x1b4>
 80175a0:	460e      	mov	r6, r1
 80175a2:	2900      	cmp	r1, #0
 80175a4:	f000 80d0 	beq.w	8017748 <rmw_init+0x1b4>
 80175a8:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 80175aa:	4605      	mov	r5, r0
 80175ac:	2b00      	cmp	r3, #0
 80175ae:	f000 80cb 	beq.w	8017748 <rmw_init+0x1b4>
 80175b2:	4b77      	ldr	r3, [pc, #476]	@ (8017790 <rmw_init+0x1fc>)
 80175b4:	6880      	ldr	r0, [r0, #8]
 80175b6:	681f      	ldr	r7, [r3, #0]
 80175b8:	b128      	cbz	r0, 80175c6 <rmw_init+0x32>
 80175ba:	4639      	mov	r1, r7
 80175bc:	f7e8 fe10 	bl	80001e0 <strcmp>
 80175c0:	2800      	cmp	r0, #0
 80175c2:	f040 80d3 	bne.w	801776c <rmw_init+0x1d8>
 80175c6:	e9d5 2300 	ldrd	r2, r3, [r5]
 80175ca:	4c72      	ldr	r4, [pc, #456]	@ (8017794 <rmw_init+0x200>)
 80175cc:	4972      	ldr	r1, [pc, #456]	@ (8017798 <rmw_init+0x204>)
 80175ce:	4873      	ldr	r0, [pc, #460]	@ (801779c <rmw_init+0x208>)
 80175d0:	60b7      	str	r7, [r6, #8]
 80175d2:	e9c6 2300 	strd	r2, r3, [r6]
 80175d6:	68eb      	ldr	r3, [r5, #12]
 80175d8:	66b3      	str	r3, [r6, #104]	@ 0x68
 80175da:	2201      	movs	r2, #1
 80175dc:	f7f7 feaa 	bl	800f334 <rmw_uxrce_init_session_memory>
 80175e0:	4620      	mov	r0, r4
 80175e2:	496f      	ldr	r1, [pc, #444]	@ (80177a0 <rmw_init+0x20c>)
 80175e4:	2204      	movs	r2, #4
 80175e6:	f7f7 fee5 	bl	800f3b4 <rmw_uxrce_init_static_input_buffer_memory>
 80175ea:	f04f 0800 	mov.w	r8, #0
 80175ee:	486b      	ldr	r0, [pc, #428]	@ (801779c <rmw_init+0x208>)
 80175f0:	f884 800d 	strb.w	r8, [r4, #13]
 80175f4:	f7ff fe52 	bl	801729c <get_memory>
 80175f8:	2800      	cmp	r0, #0
 80175fa:	f000 80b2 	beq.w	8017762 <rmw_init+0x1ce>
 80175fe:	6884      	ldr	r4, [r0, #8]
 8017600:	6d28      	ldr	r0, [r5, #80]	@ 0x50
 8017602:	6a41      	ldr	r1, [r0, #36]	@ 0x24
 8017604:	f890 c010 	ldrb.w	ip, [r0, #16]
 8017608:	e9d0 2306 	ldrd	r2, r3, [r0, #24]
 801760c:	9101      	str	r1, [sp, #4]
 801760e:	6a00      	ldr	r0, [r0, #32]
 8017610:	9000      	str	r0, [sp, #0]
 8017612:	f104 0910 	add.w	r9, r4, #16
 8017616:	4661      	mov	r1, ip
 8017618:	4648      	mov	r0, r9
 801761a:	f001 fed1 	bl	80193c0 <uxr_set_custom_transport_callbacks>
 801761e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8017622:	e9c4 33e3 	strd	r3, r3, [r4, #908]	@ 0x38c
 8017626:	f504 5380 	add.w	r3, r4, #4096	@ 0x1000
 801762a:	f504 725e 	add.w	r2, r4, #888	@ 0x378
 801762e:	e9c4 22e1 	strd	r2, r2, [r4, #900]	@ 0x384
 8017632:	495c      	ldr	r1, [pc, #368]	@ (80177a4 <rmw_init+0x210>)
 8017634:	f8c3 8594 	str.w	r8, [r3, #1428]	@ 0x594
 8017638:	f8c3 8598 	str.w	r8, [r3, #1432]	@ 0x598
 801763c:	f8c3 859c 	str.w	r8, [r3, #1436]	@ 0x59c
 8017640:	f8c3 85a0 	str.w	r8, [r3, #1440]	@ 0x5a0
 8017644:	4858      	ldr	r0, [pc, #352]	@ (80177a8 <rmw_init+0x214>)
 8017646:	e9c4 78da 	strd	r7, r8, [r4, #872]	@ 0x368
 801764a:	2201      	movs	r2, #1
 801764c:	66f4      	str	r4, [r6, #108]	@ 0x6c
 801764e:	f7f7 fe51 	bl	800f2f4 <rmw_uxrce_init_node_memory>
 8017652:	4956      	ldr	r1, [pc, #344]	@ (80177ac <rmw_init+0x218>)
 8017654:	4856      	ldr	r0, [pc, #344]	@ (80177b0 <rmw_init+0x21c>)
 8017656:	2205      	movs	r2, #5
 8017658:	f7f7 fe2c 	bl	800f2b4 <rmw_uxrce_init_subscription_memory>
 801765c:	4955      	ldr	r1, [pc, #340]	@ (80177b4 <rmw_init+0x220>)
 801765e:	4856      	ldr	r0, [pc, #344]	@ (80177b8 <rmw_init+0x224>)
 8017660:	220a      	movs	r2, #10
 8017662:	f7f7 fe07 	bl	800f274 <rmw_uxrce_init_publisher_memory>
 8017666:	4955      	ldr	r1, [pc, #340]	@ (80177bc <rmw_init+0x228>)
 8017668:	4855      	ldr	r0, [pc, #340]	@ (80177c0 <rmw_init+0x22c>)
 801766a:	2201      	movs	r2, #1
 801766c:	f7f7 fdc2 	bl	800f1f4 <rmw_uxrce_init_service_memory>
 8017670:	4954      	ldr	r1, [pc, #336]	@ (80177c4 <rmw_init+0x230>)
 8017672:	4855      	ldr	r0, [pc, #340]	@ (80177c8 <rmw_init+0x234>)
 8017674:	2201      	movs	r2, #1
 8017676:	f7f7 fddd 	bl	800f234 <rmw_uxrce_init_client_memory>
 801767a:	4954      	ldr	r1, [pc, #336]	@ (80177cc <rmw_init+0x238>)
 801767c:	4854      	ldr	r0, [pc, #336]	@ (80177d0 <rmw_init+0x23c>)
 801767e:	220f      	movs	r2, #15
 8017680:	f7f7 fe78 	bl	800f374 <rmw_uxrce_init_topic_memory>
 8017684:	4953      	ldr	r1, [pc, #332]	@ (80177d4 <rmw_init+0x240>)
 8017686:	4854      	ldr	r0, [pc, #336]	@ (80177d8 <rmw_init+0x244>)
 8017688:	2203      	movs	r2, #3
 801768a:	f7f7 feb3 	bl	800f3f4 <rmw_uxrce_init_init_options_impl_memory>
 801768e:	4953      	ldr	r1, [pc, #332]	@ (80177dc <rmw_init+0x248>)
 8017690:	4853      	ldr	r0, [pc, #332]	@ (80177e0 <rmw_init+0x24c>)
 8017692:	2204      	movs	r2, #4
 8017694:	f7f7 fece 	bl	800f434 <rmw_uxrce_init_wait_set_memory>
 8017698:	4952      	ldr	r1, [pc, #328]	@ (80177e4 <rmw_init+0x250>)
 801769a:	4853      	ldr	r0, [pc, #332]	@ (80177e8 <rmw_init+0x254>)
 801769c:	2204      	movs	r2, #4
 801769e:	f7f7 fee9 	bl	800f474 <rmw_uxrce_init_guard_condition_memory>
 80176a2:	6d29      	ldr	r1, [r5, #80]	@ 0x50
 80176a4:	6ef0      	ldr	r0, [r6, #108]	@ 0x6c
 80176a6:	4642      	mov	r2, r8
 80176a8:	f000 fd92 	bl	80181d0 <rmw_uxrce_transport_init>
 80176ac:	4607      	mov	r7, r0
 80176ae:	2800      	cmp	r0, #0
 80176b0:	d161      	bne.n	8017776 <rmw_init+0x1e2>
 80176b2:	6d2b      	ldr	r3, [r5, #80]	@ 0x50
 80176b4:	f504 7528 	add.w	r5, r4, #672	@ 0x2a0
 80176b8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80176ba:	4628      	mov	r0, r5
 80176bc:	f504 7122 	add.w	r1, r4, #648	@ 0x288
 80176c0:	f7f9 fbea 	bl	8010e98 <uxr_init_session>
 80176c4:	4628      	mov	r0, r5
 80176c6:	4949      	ldr	r1, [pc, #292]	@ (80177ec <rmw_init+0x258>)
 80176c8:	4622      	mov	r2, r4
 80176ca:	f7f9 fc09 	bl	8010ee0 <uxr_set_topic_callback>
 80176ce:	4628      	mov	r0, r5
 80176d0:	4947      	ldr	r1, [pc, #284]	@ (80177f0 <rmw_init+0x25c>)
 80176d2:	463a      	mov	r2, r7
 80176d4:	f7f9 fc00 	bl	8010ed8 <uxr_set_status_callback>
 80176d8:	4628      	mov	r0, r5
 80176da:	4946      	ldr	r1, [pc, #280]	@ (80177f4 <rmw_init+0x260>)
 80176dc:	463a      	mov	r2, r7
 80176de:	f7f9 fc03 	bl	8010ee8 <uxr_set_request_callback>
 80176e2:	4628      	mov	r0, r5
 80176e4:	4944      	ldr	r1, [pc, #272]	@ (80177f8 <rmw_init+0x264>)
 80176e6:	463a      	mov	r2, r7
 80176e8:	f7f9 fc02 	bl	8010ef0 <uxr_set_reply_callback>
 80176ec:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 80176f0:	2304      	movs	r3, #4
 80176f2:	0092      	lsls	r2, r2, #2
 80176f4:	f504 7165 	add.w	r1, r4, #916	@ 0x394
 80176f8:	4628      	mov	r0, r5
 80176fa:	f7f9 fc27 	bl	8010f4c <uxr_create_input_reliable_stream>
 80176fe:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 8017702:	f8c4 0374 	str.w	r0, [r4, #884]	@ 0x374
 8017706:	2304      	movs	r3, #4
 8017708:	0092      	lsls	r2, r2, #2
 801770a:	f604 3194 	addw	r1, r4, #2964	@ 0xb94
 801770e:	4628      	mov	r0, r5
 8017710:	f7f9 fc04 	bl	8010f1c <uxr_create_output_reliable_stream>
 8017714:	f8c4 0378 	str.w	r0, [r4, #888]	@ 0x378
 8017718:	4628      	mov	r0, r5
 801771a:	f7f9 fc11 	bl	8010f40 <uxr_create_input_best_effort_stream>
 801771e:	f504 519c 	add.w	r1, r4, #4992	@ 0x1380
 8017722:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 8017726:	f8c4 0380 	str.w	r0, [r4, #896]	@ 0x380
 801772a:	3114      	adds	r1, #20
 801772c:	4628      	mov	r0, r5
 801772e:	f7f9 fbe3 	bl	8010ef8 <uxr_create_output_best_effort_stream>
 8017732:	f8c4 037c 	str.w	r0, [r4, #892]	@ 0x37c
 8017736:	4628      	mov	r0, r5
 8017738:	f7fa f97a 	bl	8011a30 <uxr_create_session>
 801773c:	4605      	mov	r5, r0
 801773e:	b140      	cbz	r0, 8017752 <rmw_init+0x1be>
 8017740:	4638      	mov	r0, r7
 8017742:	b003      	add	sp, #12
 8017744:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017748:	270b      	movs	r7, #11
 801774a:	4638      	mov	r0, r7
 801774c:	b003      	add	sp, #12
 801774e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017752:	4648      	mov	r0, r9
 8017754:	f001 fe76 	bl	8019444 <uxr_close_custom_transport>
 8017758:	4810      	ldr	r0, [pc, #64]	@ (801779c <rmw_init+0x208>)
 801775a:	4621      	mov	r1, r4
 801775c:	f7ff fdae 	bl	80172bc <put_memory>
 8017760:	66f5      	str	r5, [r6, #108]	@ 0x6c
 8017762:	2701      	movs	r7, #1
 8017764:	4638      	mov	r0, r7
 8017766:	b003      	add	sp, #12
 8017768:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801776c:	270c      	movs	r7, #12
 801776e:	4638      	mov	r0, r7
 8017770:	b003      	add	sp, #12
 8017772:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017776:	4648      	mov	r0, r9
 8017778:	f001 fe64 	bl	8019444 <uxr_close_custom_transport>
 801777c:	4807      	ldr	r0, [pc, #28]	@ (801779c <rmw_init+0x208>)
 801777e:	4621      	mov	r1, r4
 8017780:	f7ff fd9c 	bl	80172bc <put_memory>
 8017784:	4638      	mov	r0, r7
 8017786:	f8c6 806c 	str.w	r8, [r6, #108]	@ 0x6c
 801778a:	b003      	add	sp, #12
 801778c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017790:	0801fdbc 	.word	0x0801fdbc
 8017794:	2000e880 	.word	0x2000e880
 8017798:	2000f978 	.word	0x2000f978
 801779c:	20010f20 	.word	0x20010f20
 80177a0:	2000c780 	.word	0x2000c780
 80177a4:	2000f8c0 	.word	0x2000f8c0
 80177a8:	2000f964 	.word	0x2000f964
 80177ac:	2000ebf8 	.word	0x2000ebf8
 80177b0:	2000f030 	.word	0x2000f030
 80177b4:	2000f040 	.word	0x2000f040
 80177b8:	2000f8b0 	.word	0x2000f8b0
 80177bc:	2000eb20 	.word	0x2000eb20
 80177c0:	2000ebe8 	.word	0x2000ebe8
 80177c4:	2000ea48 	.word	0x2000ea48
 80177c8:	2000eb10 	.word	0x2000eb10
 80177cc:	2000e890 	.word	0x2000e890
 80177d0:	2000ea34 	.word	0x2000ea34
 80177d4:	2000c6ec 	.word	0x2000c6ec
 80177d8:	2000c770 	.word	0x2000c770
 80177dc:	2000c66c 	.word	0x2000c66c
 80177e0:	2000c6dc 	.word	0x2000c6dc
 80177e4:	2000c5dc 	.word	0x2000c5dc
 80177e8:	2000c65c 	.word	0x2000c65c
 80177ec:	0801b569 	.word	0x0801b569
 80177f0:	0801b561 	.word	0x0801b561
 80177f4:	0801b601 	.word	0x0801b601
 80177f8:	0801b69d 	.word	0x0801b69d

080177fc <rmw_context_fini>:
 80177fc:	4b17      	ldr	r3, [pc, #92]	@ (801785c <rmw_context_fini+0x60>)
 80177fe:	b570      	push	{r4, r5, r6, lr}
 8017800:	681c      	ldr	r4, [r3, #0]
 8017802:	4605      	mov	r5, r0
 8017804:	6ec0      	ldr	r0, [r0, #108]	@ 0x6c
 8017806:	b33c      	cbz	r4, 8017858 <rmw_context_fini+0x5c>
 8017808:	2600      	movs	r6, #0
 801780a:	e9d4 4301 	ldrd	r4, r3, [r4, #4]
 801780e:	691a      	ldr	r2, [r3, #16]
 8017810:	4282      	cmp	r2, r0
 8017812:	d018      	beq.n	8017846 <rmw_context_fini+0x4a>
 8017814:	2c00      	cmp	r4, #0
 8017816:	d1f8      	bne.n	801780a <rmw_context_fini+0xe>
 8017818:	b188      	cbz	r0, 801783e <rmw_context_fini+0x42>
 801781a:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 801781e:	789b      	ldrb	r3, [r3, #2]
 8017820:	2b01      	cmp	r3, #1
 8017822:	bf14      	ite	ne
 8017824:	210a      	movne	r1, #10
 8017826:	2100      	moveq	r1, #0
 8017828:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801782c:	f7fa f8d8 	bl	80119e0 <uxr_delete_session_retries>
 8017830:	6ee8      	ldr	r0, [r5, #108]	@ 0x6c
 8017832:	f7f7 fe3f 	bl	800f4b4 <rmw_uxrce_fini_session_memory>
 8017836:	6ee8      	ldr	r0, [r5, #108]	@ 0x6c
 8017838:	3010      	adds	r0, #16
 801783a:	f001 fe03 	bl	8019444 <uxr_close_custom_transport>
 801783e:	2300      	movs	r3, #0
 8017840:	66eb      	str	r3, [r5, #108]	@ 0x6c
 8017842:	4630      	mov	r0, r6
 8017844:	bd70      	pop	{r4, r5, r6, pc}
 8017846:	f103 0018 	add.w	r0, r3, #24
 801784a:	f000 f911 	bl	8017a70 <rmw_destroy_node>
 801784e:	4606      	mov	r6, r0
 8017850:	6ee8      	ldr	r0, [r5, #108]	@ 0x6c
 8017852:	2c00      	cmp	r4, #0
 8017854:	d1d9      	bne.n	801780a <rmw_context_fini+0xe>
 8017856:	e7df      	b.n	8017818 <rmw_context_fini+0x1c>
 8017858:	4626      	mov	r6, r4
 801785a:	e7dd      	b.n	8017818 <rmw_context_fini+0x1c>
 801785c:	2000f964 	.word	0x2000f964

08017860 <create_topic>:
 8017860:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017864:	4604      	mov	r4, r0
 8017866:	b084      	sub	sp, #16
 8017868:	4824      	ldr	r0, [pc, #144]	@ (80178fc <create_topic+0x9c>)
 801786a:	460f      	mov	r7, r1
 801786c:	4616      	mov	r6, r2
 801786e:	f7ff fd15 	bl	801729c <get_memory>
 8017872:	2800      	cmp	r0, #0
 8017874:	d03c      	beq.n	80178f0 <create_topic+0x90>
 8017876:	6923      	ldr	r3, [r4, #16]
 8017878:	6885      	ldr	r5, [r0, #8]
 801787a:	f8df 8088 	ldr.w	r8, [pc, #136]	@ 8017904 <create_topic+0xa4>
 801787e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8017882:	e9c5 6405 	strd	r6, r4, [r5, #20]
 8017886:	f8b3 0596 	ldrh.w	r0, [r3, #1430]	@ 0x596
 801788a:	1c42      	adds	r2, r0, #1
 801788c:	2102      	movs	r1, #2
 801788e:	f8a3 2596 	strh.w	r2, [r3, #1430]	@ 0x596
 8017892:	f7f9 fa43 	bl	8010d1c <uxr_object_id>
 8017896:	223c      	movs	r2, #60	@ 0x3c
 8017898:	6128      	str	r0, [r5, #16]
 801789a:	4641      	mov	r1, r8
 801789c:	4638      	mov	r0, r7
 801789e:	f7f7 fff5 	bl	800f88c <generate_topic_name>
 80178a2:	b310      	cbz	r0, 80178ea <create_topic+0x8a>
 80178a4:	4f16      	ldr	r7, [pc, #88]	@ (8017900 <create_topic+0xa0>)
 80178a6:	4630      	mov	r0, r6
 80178a8:	2264      	movs	r2, #100	@ 0x64
 80178aa:	4639      	mov	r1, r7
 80178ac:	f7f7 ffbe 	bl	800f82c <generate_type_name>
 80178b0:	b1d8      	cbz	r0, 80178ea <create_topic+0x8a>
 80178b2:	6920      	ldr	r0, [r4, #16]
 80178b4:	2306      	movs	r3, #6
 80178b6:	f8d0 2384 	ldr.w	r2, [r0, #900]	@ 0x384
 80178ba:	f8cd 8000 	str.w	r8, [sp]
 80178be:	e9cd 7301 	strd	r7, r3, [sp, #4]
 80178c2:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80178c6:	6811      	ldr	r1, [r2, #0]
 80178c8:	6963      	ldr	r3, [r4, #20]
 80178ca:	692a      	ldr	r2, [r5, #16]
 80178cc:	f7f9 f8ca 	bl	8010a64 <uxr_buffer_create_topic_bin>
 80178d0:	4602      	mov	r2, r0
 80178d2:	6920      	ldr	r0, [r4, #16]
 80178d4:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 80178d8:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 80178dc:	f7f7 ff6a 	bl	800f7b4 <run_xrce_session>
 80178e0:	b118      	cbz	r0, 80178ea <create_topic+0x8a>
 80178e2:	4628      	mov	r0, r5
 80178e4:	b004      	add	sp, #16
 80178e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80178ea:	4628      	mov	r0, r5
 80178ec:	f7f7 fe58 	bl	800f5a0 <rmw_uxrce_fini_topic_memory>
 80178f0:	2500      	movs	r5, #0
 80178f2:	4628      	mov	r0, r5
 80178f4:	b004      	add	sp, #16
 80178f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80178fa:	bf00      	nop
 80178fc:	2000ea34 	.word	0x2000ea34
 8017900:	2001112c 	.word	0x2001112c
 8017904:	20011190 	.word	0x20011190

08017908 <destroy_topic>:
 8017908:	b538      	push	{r3, r4, r5, lr}
 801790a:	6984      	ldr	r4, [r0, #24]
 801790c:	b1d4      	cbz	r4, 8017944 <destroy_topic+0x3c>
 801790e:	4605      	mov	r5, r0
 8017910:	6920      	ldr	r0, [r4, #16]
 8017912:	692a      	ldr	r2, [r5, #16]
 8017914:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8017918:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801791c:	6819      	ldr	r1, [r3, #0]
 801791e:	f7f9 f825 	bl	801096c <uxr_buffer_delete_entity>
 8017922:	4602      	mov	r2, r0
 8017924:	6920      	ldr	r0, [r4, #16]
 8017926:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 801792a:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 801792e:	f7f7 ff41 	bl	800f7b4 <run_xrce_session>
 8017932:	f080 0401 	eor.w	r4, r0, #1
 8017936:	b2e4      	uxtb	r4, r4
 8017938:	4628      	mov	r0, r5
 801793a:	0064      	lsls	r4, r4, #1
 801793c:	f7f7 fe30 	bl	800f5a0 <rmw_uxrce_fini_topic_memory>
 8017940:	4620      	mov	r0, r4
 8017942:	bd38      	pop	{r3, r4, r5, pc}
 8017944:	2401      	movs	r4, #1
 8017946:	4620      	mov	r0, r4
 8017948:	bd38      	pop	{r3, r4, r5, pc}
 801794a:	bf00      	nop

0801794c <create_node>:
 801794c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8017950:	b083      	sub	sp, #12
 8017952:	2b00      	cmp	r3, #0
 8017954:	d063      	beq.n	8017a1e <create_node+0xd2>
 8017956:	4606      	mov	r6, r0
 8017958:	4836      	ldr	r0, [pc, #216]	@ (8017a34 <create_node+0xe8>)
 801795a:	460f      	mov	r7, r1
 801795c:	4690      	mov	r8, r2
 801795e:	461d      	mov	r5, r3
 8017960:	f7ff fc9c 	bl	801729c <get_memory>
 8017964:	2800      	cmp	r0, #0
 8017966:	d05a      	beq.n	8017a1e <create_node+0xd2>
 8017968:	6884      	ldr	r4, [r0, #8]
 801796a:	6eeb      	ldr	r3, [r5, #108]	@ 0x6c
 801796c:	6123      	str	r3, [r4, #16]
 801796e:	f7ff fd1b 	bl	80173a8 <rmw_get_implementation_identifier>
 8017972:	f104 092c 	add.w	r9, r4, #44	@ 0x2c
 8017976:	e9c4 0406 	strd	r0, r4, [r4, #24]
 801797a:	f8c4 9020 	str.w	r9, [r4, #32]
 801797e:	4630      	mov	r0, r6
 8017980:	f7e8 fc8e 	bl	80002a0 <strlen>
 8017984:	1c42      	adds	r2, r0, #1
 8017986:	2a3c      	cmp	r2, #60	@ 0x3c
 8017988:	f104 0518 	add.w	r5, r4, #24
 801798c:	d844      	bhi.n	8017a18 <create_node+0xcc>
 801798e:	4648      	mov	r0, r9
 8017990:	4631      	mov	r1, r6
 8017992:	f104 0968 	add.w	r9, r4, #104	@ 0x68
 8017996:	f004 fe74 	bl	801c682 <memcpy>
 801799a:	f8c4 9024 	str.w	r9, [r4, #36]	@ 0x24
 801799e:	4638      	mov	r0, r7
 80179a0:	f7e8 fc7e 	bl	80002a0 <strlen>
 80179a4:	1c42      	adds	r2, r0, #1
 80179a6:	2a3c      	cmp	r2, #60	@ 0x3c
 80179a8:	d836      	bhi.n	8017a18 <create_node+0xcc>
 80179aa:	4639      	mov	r1, r7
 80179ac:	4648      	mov	r0, r9
 80179ae:	f004 fe68 	bl	801c682 <memcpy>
 80179b2:	6923      	ldr	r3, [r4, #16]
 80179b4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80179b8:	2101      	movs	r1, #1
 80179ba:	f8b3 0594 	ldrh.w	r0, [r3, #1428]	@ 0x594
 80179be:	1842      	adds	r2, r0, r1
 80179c0:	f8a3 2594 	strh.w	r2, [r3, #1428]	@ 0x594
 80179c4:	f7f9 f9aa 	bl	8010d1c <uxr_object_id>
 80179c8:	6160      	str	r0, [r4, #20]
 80179ca:	783b      	ldrb	r3, [r7, #0]
 80179cc:	2b2f      	cmp	r3, #47	@ 0x2f
 80179ce:	d128      	bne.n	8017a22 <create_node+0xd6>
 80179d0:	787b      	ldrb	r3, [r7, #1]
 80179d2:	bb33      	cbnz	r3, 8017a22 <create_node+0xd6>
 80179d4:	4a18      	ldr	r2, [pc, #96]	@ (8017a38 <create_node+0xec>)
 80179d6:	4819      	ldr	r0, [pc, #100]	@ (8017a3c <create_node+0xf0>)
 80179d8:	4633      	mov	r3, r6
 80179da:	213c      	movs	r1, #60	@ 0x3c
 80179dc:	f004 fba4 	bl	801c128 <sniprintf>
 80179e0:	6920      	ldr	r0, [r4, #16]
 80179e2:	4916      	ldr	r1, [pc, #88]	@ (8017a3c <create_node+0xf0>)
 80179e4:	f8d0 2384 	ldr.w	r2, [r0, #900]	@ 0x384
 80179e8:	9100      	str	r1, [sp, #0]
 80179ea:	2106      	movs	r1, #6
 80179ec:	9101      	str	r1, [sp, #4]
 80179ee:	6811      	ldr	r1, [r2, #0]
 80179f0:	6962      	ldr	r2, [r4, #20]
 80179f2:	fa1f f388 	uxth.w	r3, r8
 80179f6:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80179fa:	f7f9 f801 	bl	8010a00 <uxr_buffer_create_participant_bin>
 80179fe:	4602      	mov	r2, r0
 8017a00:	6920      	ldr	r0, [r4, #16]
 8017a02:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 8017a06:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 8017a0a:	f7f7 fed3 	bl	800f7b4 <run_xrce_session>
 8017a0e:	b118      	cbz	r0, 8017a18 <create_node+0xcc>
 8017a10:	4628      	mov	r0, r5
 8017a12:	b003      	add	sp, #12
 8017a14:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017a18:	4628      	mov	r0, r5
 8017a1a:	f7f7 fd51 	bl	800f4c0 <rmw_uxrce_fini_node_memory>
 8017a1e:	2500      	movs	r5, #0
 8017a20:	e7f6      	b.n	8017a10 <create_node+0xc4>
 8017a22:	4a07      	ldr	r2, [pc, #28]	@ (8017a40 <create_node+0xf4>)
 8017a24:	9600      	str	r6, [sp, #0]
 8017a26:	463b      	mov	r3, r7
 8017a28:	213c      	movs	r1, #60	@ 0x3c
 8017a2a:	4804      	ldr	r0, [pc, #16]	@ (8017a3c <create_node+0xf0>)
 8017a2c:	f004 fb7c 	bl	801c128 <sniprintf>
 8017a30:	e7d6      	b.n	80179e0 <create_node+0x94>
 8017a32:	bf00      	nop
 8017a34:	2000f964 	.word	0x2000f964
 8017a38:	0801ef10 	.word	0x0801ef10
 8017a3c:	200111cc 	.word	0x200111cc
 8017a40:	0801f110 	.word	0x0801f110

08017a44 <rmw_create_node>:
 8017a44:	b191      	cbz	r1, 8017a6c <rmw_create_node+0x28>
 8017a46:	b410      	push	{r4}
 8017a48:	4614      	mov	r4, r2
 8017a4a:	780a      	ldrb	r2, [r1, #0]
 8017a4c:	4603      	mov	r3, r0
 8017a4e:	4608      	mov	r0, r1
 8017a50:	b142      	cbz	r2, 8017a64 <rmw_create_node+0x20>
 8017a52:	b13c      	cbz	r4, 8017a64 <rmw_create_node+0x20>
 8017a54:	7822      	ldrb	r2, [r4, #0]
 8017a56:	b12a      	cbz	r2, 8017a64 <rmw_create_node+0x20>
 8017a58:	4621      	mov	r1, r4
 8017a5a:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8017a5c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017a60:	f7ff bf74 	b.w	801794c <create_node>
 8017a64:	2000      	movs	r0, #0
 8017a66:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017a6a:	4770      	bx	lr
 8017a6c:	2000      	movs	r0, #0
 8017a6e:	4770      	bx	lr

08017a70 <rmw_destroy_node>:
 8017a70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017a72:	b328      	cbz	r0, 8017ac0 <rmw_destroy_node+0x50>
 8017a74:	4607      	mov	r7, r0
 8017a76:	6800      	ldr	r0, [r0, #0]
 8017a78:	b120      	cbz	r0, 8017a84 <rmw_destroy_node+0x14>
 8017a7a:	4b36      	ldr	r3, [pc, #216]	@ (8017b54 <rmw_destroy_node+0xe4>)
 8017a7c:	6819      	ldr	r1, [r3, #0]
 8017a7e:	f7e8 fbaf 	bl	80001e0 <strcmp>
 8017a82:	b9e8      	cbnz	r0, 8017ac0 <rmw_destroy_node+0x50>
 8017a84:	687d      	ldr	r5, [r7, #4]
 8017a86:	b1dd      	cbz	r5, 8017ac0 <rmw_destroy_node+0x50>
 8017a88:	4b33      	ldr	r3, [pc, #204]	@ (8017b58 <rmw_destroy_node+0xe8>)
 8017a8a:	681c      	ldr	r4, [r3, #0]
 8017a8c:	2c00      	cmp	r4, #0
 8017a8e:	d05f      	beq.n	8017b50 <rmw_destroy_node+0xe0>
 8017a90:	2600      	movs	r6, #0
 8017a92:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 8017a96:	f8d1 3080 	ldr.w	r3, [r1, #128]	@ 0x80
 8017a9a:	429d      	cmp	r5, r3
 8017a9c:	d013      	beq.n	8017ac6 <rmw_destroy_node+0x56>
 8017a9e:	2c00      	cmp	r4, #0
 8017aa0:	d1f7      	bne.n	8017a92 <rmw_destroy_node+0x22>
 8017aa2:	4b2e      	ldr	r3, [pc, #184]	@ (8017b5c <rmw_destroy_node+0xec>)
 8017aa4:	681c      	ldr	r4, [r3, #0]
 8017aa6:	b1c4      	cbz	r4, 8017ada <rmw_destroy_node+0x6a>
 8017aa8:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 8017aac:	6a0b      	ldr	r3, [r1, #32]
 8017aae:	429d      	cmp	r5, r3
 8017ab0:	d1f9      	bne.n	8017aa6 <rmw_destroy_node+0x36>
 8017ab2:	317c      	adds	r1, #124	@ 0x7c
 8017ab4:	4638      	mov	r0, r7
 8017ab6:	f000 fad9 	bl	801806c <rmw_destroy_subscription>
 8017aba:	2801      	cmp	r0, #1
 8017abc:	4606      	mov	r6, r0
 8017abe:	d1f2      	bne.n	8017aa6 <rmw_destroy_node+0x36>
 8017ac0:	2601      	movs	r6, #1
 8017ac2:	4630      	mov	r0, r6
 8017ac4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017ac6:	3184      	adds	r1, #132	@ 0x84
 8017ac8:	4638      	mov	r0, r7
 8017aca:	f7f7 fb21 	bl	800f110 <rmw_destroy_publisher>
 8017ace:	2801      	cmp	r0, #1
 8017ad0:	4606      	mov	r6, r0
 8017ad2:	d0f5      	beq.n	8017ac0 <rmw_destroy_node+0x50>
 8017ad4:	2c00      	cmp	r4, #0
 8017ad6:	d1dc      	bne.n	8017a92 <rmw_destroy_node+0x22>
 8017ad8:	e7e3      	b.n	8017aa2 <rmw_destroy_node+0x32>
 8017ada:	4b21      	ldr	r3, [pc, #132]	@ (8017b60 <rmw_destroy_node+0xf0>)
 8017adc:	681c      	ldr	r4, [r3, #0]
 8017ade:	b16c      	cbz	r4, 8017afc <rmw_destroy_node+0x8c>
 8017ae0:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 8017ae4:	6f8b      	ldr	r3, [r1, #120]	@ 0x78
 8017ae6:	429d      	cmp	r5, r3
 8017ae8:	d1f9      	bne.n	8017ade <rmw_destroy_node+0x6e>
 8017aea:	317c      	adds	r1, #124	@ 0x7c
 8017aec:	4638      	mov	r0, r7
 8017aee:	f000 f98b 	bl	8017e08 <rmw_destroy_service>
 8017af2:	2801      	cmp	r0, #1
 8017af4:	4606      	mov	r6, r0
 8017af6:	d0e3      	beq.n	8017ac0 <rmw_destroy_node+0x50>
 8017af8:	2c00      	cmp	r4, #0
 8017afa:	d1f1      	bne.n	8017ae0 <rmw_destroy_node+0x70>
 8017afc:	4b19      	ldr	r3, [pc, #100]	@ (8017b64 <rmw_destroy_node+0xf4>)
 8017afe:	681c      	ldr	r4, [r3, #0]
 8017b00:	b16c      	cbz	r4, 8017b1e <rmw_destroy_node+0xae>
 8017b02:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 8017b06:	6f8b      	ldr	r3, [r1, #120]	@ 0x78
 8017b08:	429d      	cmp	r5, r3
 8017b0a:	d1f9      	bne.n	8017b00 <rmw_destroy_node+0x90>
 8017b0c:	317c      	adds	r1, #124	@ 0x7c
 8017b0e:	4638      	mov	r0, r7
 8017b10:	f7ff fbe8 	bl	80172e4 <rmw_destroy_client>
 8017b14:	2801      	cmp	r0, #1
 8017b16:	4606      	mov	r6, r0
 8017b18:	d0d2      	beq.n	8017ac0 <rmw_destroy_node+0x50>
 8017b1a:	2c00      	cmp	r4, #0
 8017b1c:	d1f1      	bne.n	8017b02 <rmw_destroy_node+0x92>
 8017b1e:	6928      	ldr	r0, [r5, #16]
 8017b20:	696a      	ldr	r2, [r5, #20]
 8017b22:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8017b26:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017b2a:	6819      	ldr	r1, [r3, #0]
 8017b2c:	f7f8 ff1e 	bl	801096c <uxr_buffer_delete_entity>
 8017b30:	4602      	mov	r2, r0
 8017b32:	6928      	ldr	r0, [r5, #16]
 8017b34:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8017b38:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8017b3c:	f7f7 fe3a 	bl	800f7b4 <run_xrce_session>
 8017b40:	2800      	cmp	r0, #0
 8017b42:	bf08      	it	eq
 8017b44:	2602      	moveq	r6, #2
 8017b46:	4638      	mov	r0, r7
 8017b48:	f7f7 fcba 	bl	800f4c0 <rmw_uxrce_fini_node_memory>
 8017b4c:	4630      	mov	r0, r6
 8017b4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017b50:	4626      	mov	r6, r4
 8017b52:	e7a6      	b.n	8017aa2 <rmw_destroy_node+0x32>
 8017b54:	0801fdbc 	.word	0x0801fdbc
 8017b58:	2000f8b0 	.word	0x2000f8b0
 8017b5c:	2000f030 	.word	0x2000f030
 8017b60:	2000ebe8 	.word	0x2000ebe8
 8017b64:	2000eb10 	.word	0x2000eb10

08017b68 <rmw_node_get_graph_guard_condition>:
 8017b68:	6843      	ldr	r3, [r0, #4]
 8017b6a:	6918      	ldr	r0, [r3, #16]
 8017b6c:	f500 705a 	add.w	r0, r0, #872	@ 0x368
 8017b70:	4770      	bx	lr
 8017b72:	bf00      	nop

08017b74 <rmw_send_request>:
 8017b74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017b78:	4604      	mov	r4, r0
 8017b7a:	6800      	ldr	r0, [r0, #0]
 8017b7c:	b08a      	sub	sp, #40	@ 0x28
 8017b7e:	460e      	mov	r6, r1
 8017b80:	4615      	mov	r5, r2
 8017b82:	b128      	cbz	r0, 8017b90 <rmw_send_request+0x1c>
 8017b84:	4b1e      	ldr	r3, [pc, #120]	@ (8017c00 <rmw_send_request+0x8c>)
 8017b86:	6819      	ldr	r1, [r3, #0]
 8017b88:	f7e8 fb2a 	bl	80001e0 <strcmp>
 8017b8c:	2800      	cmp	r0, #0
 8017b8e:	d133      	bne.n	8017bf8 <rmw_send_request+0x84>
 8017b90:	6864      	ldr	r4, [r4, #4]
 8017b92:	6963      	ldr	r3, [r4, #20]
 8017b94:	6fa7      	ldr	r7, [r4, #120]	@ 0x78
 8017b96:	689b      	ldr	r3, [r3, #8]
 8017b98:	4798      	blx	r3
 8017b9a:	f8d0 8004 	ldr.w	r8, [r0, #4]
 8017b9e:	4630      	mov	r0, r6
 8017ba0:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8017ba4:	4798      	blx	r3
 8017ba6:	693b      	ldr	r3, [r7, #16]
 8017ba8:	9000      	str	r0, [sp, #0]
 8017baa:	6922      	ldr	r2, [r4, #16]
 8017bac:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 8017bae:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 8017bb2:	ab02      	add	r3, sp, #8
 8017bb4:	f7fa fba8 	bl	8012308 <uxr_prepare_output_stream>
 8017bb8:	2300      	movs	r3, #0
 8017bba:	6028      	str	r0, [r5, #0]
 8017bbc:	606b      	str	r3, [r5, #4]
 8017bbe:	b190      	cbz	r0, 8017be6 <rmw_send_request+0x72>
 8017bc0:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8017bc4:	a902      	add	r1, sp, #8
 8017bc6:	4630      	mov	r0, r6
 8017bc8:	4798      	blx	r3
 8017bca:	f894 3072 	ldrb.w	r3, [r4, #114]	@ 0x72
 8017bce:	6938      	ldr	r0, [r7, #16]
 8017bd0:	2b01      	cmp	r3, #1
 8017bd2:	d00c      	beq.n	8017bee <rmw_send_request+0x7a>
 8017bd4:	6f61      	ldr	r1, [r4, #116]	@ 0x74
 8017bd6:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017bda:	f7f9 fd65 	bl	80116a8 <uxr_run_session_until_confirm_delivery>
 8017bde:	2000      	movs	r0, #0
 8017be0:	b00a      	add	sp, #40	@ 0x28
 8017be2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017be6:	2001      	movs	r0, #1
 8017be8:	b00a      	add	sp, #40	@ 0x28
 8017bea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017bee:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017bf2:	f7f9 f9c1 	bl	8010f78 <uxr_flash_output_streams>
 8017bf6:	e7f2      	b.n	8017bde <rmw_send_request+0x6a>
 8017bf8:	200c      	movs	r0, #12
 8017bfa:	b00a      	add	sp, #40	@ 0x28
 8017bfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017c00:	0801fdbc 	.word	0x0801fdbc

08017c04 <rmw_take_request>:
 8017c04:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8017c08:	4605      	mov	r5, r0
 8017c0a:	6800      	ldr	r0, [r0, #0]
 8017c0c:	b089      	sub	sp, #36	@ 0x24
 8017c0e:	460c      	mov	r4, r1
 8017c10:	4690      	mov	r8, r2
 8017c12:	461e      	mov	r6, r3
 8017c14:	b128      	cbz	r0, 8017c22 <rmw_take_request+0x1e>
 8017c16:	4b28      	ldr	r3, [pc, #160]	@ (8017cb8 <rmw_take_request+0xb4>)
 8017c18:	6819      	ldr	r1, [r3, #0]
 8017c1a:	f7e8 fae1 	bl	80001e0 <strcmp>
 8017c1e:	2800      	cmp	r0, #0
 8017c20:	d146      	bne.n	8017cb0 <rmw_take_request+0xac>
 8017c22:	b10e      	cbz	r6, 8017c28 <rmw_take_request+0x24>
 8017c24:	2300      	movs	r3, #0
 8017c26:	7033      	strb	r3, [r6, #0]
 8017c28:	f8d5 9004 	ldr.w	r9, [r5, #4]
 8017c2c:	f7f7 fd44 	bl	800f6b8 <rmw_uxrce_clean_expired_static_input_buffer>
 8017c30:	4648      	mov	r0, r9
 8017c32:	f7f7 fd19 	bl	800f668 <rmw_uxrce_find_static_input_buffer_by_owner>
 8017c36:	4607      	mov	r7, r0
 8017c38:	b3b0      	cbz	r0, 8017ca8 <rmw_take_request+0xa4>
 8017c3a:	6885      	ldr	r5, [r0, #8]
 8017c3c:	f8d5 3838 	ldr.w	r3, [r5, #2104]	@ 0x838
 8017c40:	f8d5 283c 	ldr.w	r2, [r5, #2108]	@ 0x83c
 8017c44:	e9c4 2308 	strd	r2, r3, [r4, #32]
 8017c48:	f895 3837 	ldrb.w	r3, [r5, #2103]	@ 0x837
 8017c4c:	7423      	strb	r3, [r4, #16]
 8017c4e:	f8b5 3834 	ldrh.w	r3, [r5, #2100]	@ 0x834
 8017c52:	f895 2836 	ldrb.w	r2, [r5, #2102]	@ 0x836
 8017c56:	74e2      	strb	r2, [r4, #19]
 8017c58:	f8a4 3011 	strh.w	r3, [r4, #17]
 8017c5c:	f8d5 2828 	ldr.w	r2, [r5, #2088]	@ 0x828
 8017c60:	f8d5 382c 	ldr.w	r3, [r5, #2092]	@ 0x82c
 8017c64:	f8d5 1830 	ldr.w	r1, [r5, #2096]	@ 0x830
 8017c68:	61e1      	str	r1, [r4, #28]
 8017c6a:	6162      	str	r2, [r4, #20]
 8017c6c:	61a3      	str	r3, [r4, #24]
 8017c6e:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8017c72:	689b      	ldr	r3, [r3, #8]
 8017c74:	4798      	blx	r3
 8017c76:	6844      	ldr	r4, [r0, #4]
 8017c78:	f8d5 2810 	ldr.w	r2, [r5, #2064]	@ 0x810
 8017c7c:	f105 0110 	add.w	r1, r5, #16
 8017c80:	4668      	mov	r0, sp
 8017c82:	f7f5 fe77 	bl	800d974 <ucdr_init_buffer>
 8017c86:	68e3      	ldr	r3, [r4, #12]
 8017c88:	4641      	mov	r1, r8
 8017c8a:	4668      	mov	r0, sp
 8017c8c:	4798      	blx	r3
 8017c8e:	4639      	mov	r1, r7
 8017c90:	4604      	mov	r4, r0
 8017c92:	480a      	ldr	r0, [pc, #40]	@ (8017cbc <rmw_take_request+0xb8>)
 8017c94:	f7ff fb12 	bl	80172bc <put_memory>
 8017c98:	b106      	cbz	r6, 8017c9c <rmw_take_request+0x98>
 8017c9a:	7034      	strb	r4, [r6, #0]
 8017c9c:	f084 0001 	eor.w	r0, r4, #1
 8017ca0:	b2c0      	uxtb	r0, r0
 8017ca2:	b009      	add	sp, #36	@ 0x24
 8017ca4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017ca8:	2001      	movs	r0, #1
 8017caa:	b009      	add	sp, #36	@ 0x24
 8017cac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017cb0:	200c      	movs	r0, #12
 8017cb2:	b009      	add	sp, #36	@ 0x24
 8017cb4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017cb8:	0801fdbc 	.word	0x0801fdbc
 8017cbc:	2000e880 	.word	0x2000e880

08017cc0 <rmw_send_response>:
 8017cc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8017cc2:	4605      	mov	r5, r0
 8017cc4:	6800      	ldr	r0, [r0, #0]
 8017cc6:	b091      	sub	sp, #68	@ 0x44
 8017cc8:	460c      	mov	r4, r1
 8017cca:	4616      	mov	r6, r2
 8017ccc:	b128      	cbz	r0, 8017cda <rmw_send_response+0x1a>
 8017cce:	4b28      	ldr	r3, [pc, #160]	@ (8017d70 <rmw_send_response+0xb0>)
 8017cd0:	6819      	ldr	r1, [r3, #0]
 8017cd2:	f7e8 fa85 	bl	80001e0 <strcmp>
 8017cd6:	2800      	cmp	r0, #0
 8017cd8:	d141      	bne.n	8017d5e <rmw_send_response+0x9e>
 8017cda:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
 8017cde:	9306      	str	r3, [sp, #24]
 8017ce0:	4623      	mov	r3, r4
 8017ce2:	9207      	str	r2, [sp, #28]
 8017ce4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017ce8:	686d      	ldr	r5, [r5, #4]
 8017cea:	789b      	ldrb	r3, [r3, #2]
 8017cec:	68a1      	ldr	r1, [r4, #8]
 8017cee:	f88d 2017 	strb.w	r2, [sp, #23]
 8017cf2:	f88d 3016 	strb.w	r3, [sp, #22]
 8017cf6:	68e2      	ldr	r2, [r4, #12]
 8017cf8:	f8b4 3001 	ldrh.w	r3, [r4, #1]
 8017cfc:	6860      	ldr	r0, [r4, #4]
 8017cfe:	f8ad 3014 	strh.w	r3, [sp, #20]
 8017d02:	ab02      	add	r3, sp, #8
 8017d04:	c307      	stmia	r3!, {r0, r1, r2}
 8017d06:	696b      	ldr	r3, [r5, #20]
 8017d08:	6faf      	ldr	r7, [r5, #120]	@ 0x78
 8017d0a:	68db      	ldr	r3, [r3, #12]
 8017d0c:	4798      	blx	r3
 8017d0e:	6844      	ldr	r4, [r0, #4]
 8017d10:	4630      	mov	r0, r6
 8017d12:	6923      	ldr	r3, [r4, #16]
 8017d14:	4798      	blx	r3
 8017d16:	f100 0318 	add.w	r3, r0, #24
 8017d1a:	6938      	ldr	r0, [r7, #16]
 8017d1c:	9300      	str	r3, [sp, #0]
 8017d1e:	692a      	ldr	r2, [r5, #16]
 8017d20:	6f29      	ldr	r1, [r5, #112]	@ 0x70
 8017d22:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017d26:	ab08      	add	r3, sp, #32
 8017d28:	f7fa faee 	bl	8012308 <uxr_prepare_output_stream>
 8017d2c:	b910      	cbnz	r0, 8017d34 <rmw_send_response+0x74>
 8017d2e:	2001      	movs	r0, #1
 8017d30:	b011      	add	sp, #68	@ 0x44
 8017d32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017d34:	a902      	add	r1, sp, #8
 8017d36:	a808      	add	r0, sp, #32
 8017d38:	f7fb fc04 	bl	8013544 <uxr_serialize_SampleIdentity>
 8017d3c:	68a3      	ldr	r3, [r4, #8]
 8017d3e:	a908      	add	r1, sp, #32
 8017d40:	4630      	mov	r0, r6
 8017d42:	4798      	blx	r3
 8017d44:	f895 3072 	ldrb.w	r3, [r5, #114]	@ 0x72
 8017d48:	6938      	ldr	r0, [r7, #16]
 8017d4a:	2b01      	cmp	r3, #1
 8017d4c:	d00a      	beq.n	8017d64 <rmw_send_response+0xa4>
 8017d4e:	6f69      	ldr	r1, [r5, #116]	@ 0x74
 8017d50:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017d54:	f7f9 fca8 	bl	80116a8 <uxr_run_session_until_confirm_delivery>
 8017d58:	2000      	movs	r0, #0
 8017d5a:	b011      	add	sp, #68	@ 0x44
 8017d5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017d5e:	200c      	movs	r0, #12
 8017d60:	b011      	add	sp, #68	@ 0x44
 8017d62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017d64:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017d68:	f7f9 f906 	bl	8010f78 <uxr_flash_output_streams>
 8017d6c:	e7f4      	b.n	8017d58 <rmw_send_response+0x98>
 8017d6e:	bf00      	nop
 8017d70:	0801fdbc 	.word	0x0801fdbc

08017d74 <rmw_take_response>:
 8017d74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017d78:	4604      	mov	r4, r0
 8017d7a:	6800      	ldr	r0, [r0, #0]
 8017d7c:	b088      	sub	sp, #32
 8017d7e:	4688      	mov	r8, r1
 8017d80:	4617      	mov	r7, r2
 8017d82:	461d      	mov	r5, r3
 8017d84:	b120      	cbz	r0, 8017d90 <rmw_take_response+0x1c>
 8017d86:	4b1e      	ldr	r3, [pc, #120]	@ (8017e00 <rmw_take_response+0x8c>)
 8017d88:	6819      	ldr	r1, [r3, #0]
 8017d8a:	f7e8 fa29 	bl	80001e0 <strcmp>
 8017d8e:	bb78      	cbnz	r0, 8017df0 <rmw_take_response+0x7c>
 8017d90:	b10d      	cbz	r5, 8017d96 <rmw_take_response+0x22>
 8017d92:	2300      	movs	r3, #0
 8017d94:	702b      	strb	r3, [r5, #0]
 8017d96:	6864      	ldr	r4, [r4, #4]
 8017d98:	f7f7 fc8e 	bl	800f6b8 <rmw_uxrce_clean_expired_static_input_buffer>
 8017d9c:	4620      	mov	r0, r4
 8017d9e:	f7f7 fc63 	bl	800f668 <rmw_uxrce_find_static_input_buffer_by_owner>
 8017da2:	4606      	mov	r6, r0
 8017da4:	b340      	cbz	r0, 8017df8 <rmw_take_response+0x84>
 8017da6:	6963      	ldr	r3, [r4, #20]
 8017da8:	6884      	ldr	r4, [r0, #8]
 8017daa:	68db      	ldr	r3, [r3, #12]
 8017dac:	f504 6203 	add.w	r2, r4, #2096	@ 0x830
 8017db0:	e952 0102 	ldrd	r0, r1, [r2, #-8]
 8017db4:	e9c8 0108 	strd	r0, r1, [r8, #32]
 8017db8:	4798      	blx	r3
 8017dba:	f8d0 8004 	ldr.w	r8, [r0, #4]
 8017dbe:	f8d4 2810 	ldr.w	r2, [r4, #2064]	@ 0x810
 8017dc2:	f104 0110 	add.w	r1, r4, #16
 8017dc6:	4668      	mov	r0, sp
 8017dc8:	f7f5 fdd4 	bl	800d974 <ucdr_init_buffer>
 8017dcc:	4639      	mov	r1, r7
 8017dce:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8017dd2:	4668      	mov	r0, sp
 8017dd4:	4798      	blx	r3
 8017dd6:	4631      	mov	r1, r6
 8017dd8:	4604      	mov	r4, r0
 8017dda:	480a      	ldr	r0, [pc, #40]	@ (8017e04 <rmw_take_response+0x90>)
 8017ddc:	f7ff fa6e 	bl	80172bc <put_memory>
 8017de0:	b105      	cbz	r5, 8017de4 <rmw_take_response+0x70>
 8017de2:	702c      	strb	r4, [r5, #0]
 8017de4:	f084 0001 	eor.w	r0, r4, #1
 8017de8:	b2c0      	uxtb	r0, r0
 8017dea:	b008      	add	sp, #32
 8017dec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017df0:	200c      	movs	r0, #12
 8017df2:	b008      	add	sp, #32
 8017df4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017df8:	2001      	movs	r0, #1
 8017dfa:	b008      	add	sp, #32
 8017dfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017e00:	0801fdbc 	.word	0x0801fdbc
 8017e04:	2000e880 	.word	0x2000e880

08017e08 <rmw_destroy_service>:
 8017e08:	b570      	push	{r4, r5, r6, lr}
 8017e0a:	b128      	cbz	r0, 8017e18 <rmw_destroy_service+0x10>
 8017e0c:	4604      	mov	r4, r0
 8017e0e:	6800      	ldr	r0, [r0, #0]
 8017e10:	460d      	mov	r5, r1
 8017e12:	f7f7 fd55 	bl	800f8c0 <is_uxrce_rmw_identifier_valid>
 8017e16:	b910      	cbnz	r0, 8017e1e <rmw_destroy_service+0x16>
 8017e18:	2401      	movs	r4, #1
 8017e1a:	4620      	mov	r0, r4
 8017e1c:	bd70      	pop	{r4, r5, r6, pc}
 8017e1e:	6863      	ldr	r3, [r4, #4]
 8017e20:	2b00      	cmp	r3, #0
 8017e22:	d0f9      	beq.n	8017e18 <rmw_destroy_service+0x10>
 8017e24:	2d00      	cmp	r5, #0
 8017e26:	d0f7      	beq.n	8017e18 <rmw_destroy_service+0x10>
 8017e28:	6828      	ldr	r0, [r5, #0]
 8017e2a:	f7f7 fd49 	bl	800f8c0 <is_uxrce_rmw_identifier_valid>
 8017e2e:	2800      	cmp	r0, #0
 8017e30:	d0f2      	beq.n	8017e18 <rmw_destroy_service+0x10>
 8017e32:	686e      	ldr	r6, [r5, #4]
 8017e34:	2e00      	cmp	r6, #0
 8017e36:	d0ef      	beq.n	8017e18 <rmw_destroy_service+0x10>
 8017e38:	6864      	ldr	r4, [r4, #4]
 8017e3a:	6932      	ldr	r2, [r6, #16]
 8017e3c:	6920      	ldr	r0, [r4, #16]
 8017e3e:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8017e42:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017e46:	6819      	ldr	r1, [r3, #0]
 8017e48:	f002 f866 	bl	8019f18 <uxr_buffer_cancel_data>
 8017e4c:	4602      	mov	r2, r0
 8017e4e:	6920      	ldr	r0, [r4, #16]
 8017e50:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8017e54:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8017e58:	f7f7 fcac 	bl	800f7b4 <run_xrce_session>
 8017e5c:	6920      	ldr	r0, [r4, #16]
 8017e5e:	6932      	ldr	r2, [r6, #16]
 8017e60:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8017e64:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017e68:	6819      	ldr	r1, [r3, #0]
 8017e6a:	f7f8 fd7f 	bl	801096c <uxr_buffer_delete_entity>
 8017e6e:	4602      	mov	r2, r0
 8017e70:	6920      	ldr	r0, [r4, #16]
 8017e72:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8017e76:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8017e7a:	f7f7 fc9b 	bl	800f7b4 <run_xrce_session>
 8017e7e:	f080 0401 	eor.w	r4, r0, #1
 8017e82:	b2e4      	uxtb	r4, r4
 8017e84:	4628      	mov	r0, r5
 8017e86:	0064      	lsls	r4, r4, #1
 8017e88:	f7f7 fb5e 	bl	800f548 <rmw_uxrce_fini_service_memory>
 8017e8c:	e7c5      	b.n	8017e1a <rmw_destroy_service+0x12>
 8017e8e:	bf00      	nop

08017e90 <rmw_create_subscription>:
 8017e90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017e94:	b08d      	sub	sp, #52	@ 0x34
 8017e96:	2800      	cmp	r0, #0
 8017e98:	f000 80d1 	beq.w	801803e <rmw_create_subscription+0x1ae>
 8017e9c:	460f      	mov	r7, r1
 8017e9e:	2900      	cmp	r1, #0
 8017ea0:	f000 80cd 	beq.w	801803e <rmw_create_subscription+0x1ae>
 8017ea4:	4604      	mov	r4, r0
 8017ea6:	6800      	ldr	r0, [r0, #0]
 8017ea8:	4615      	mov	r5, r2
 8017eaa:	461e      	mov	r6, r3
 8017eac:	f7f7 fd08 	bl	800f8c0 <is_uxrce_rmw_identifier_valid>
 8017eb0:	2800      	cmp	r0, #0
 8017eb2:	f000 80c4 	beq.w	801803e <rmw_create_subscription+0x1ae>
 8017eb6:	2d00      	cmp	r5, #0
 8017eb8:	f000 80c1 	beq.w	801803e <rmw_create_subscription+0x1ae>
 8017ebc:	782b      	ldrb	r3, [r5, #0]
 8017ebe:	2b00      	cmp	r3, #0
 8017ec0:	f000 80bd 	beq.w	801803e <rmw_create_subscription+0x1ae>
 8017ec4:	2e00      	cmp	r6, #0
 8017ec6:	f000 80ba 	beq.w	801803e <rmw_create_subscription+0x1ae>
 8017eca:	485e      	ldr	r0, [pc, #376]	@ (8018044 <rmw_create_subscription+0x1b4>)
 8017ecc:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8017ed0:	f7ff f9e4 	bl	801729c <get_memory>
 8017ed4:	2800      	cmp	r0, #0
 8017ed6:	f000 80b2 	beq.w	801803e <rmw_create_subscription+0x1ae>
 8017eda:	6884      	ldr	r4, [r0, #8]
 8017edc:	f8c4 4080 	str.w	r4, [r4, #128]	@ 0x80
 8017ee0:	f7ff fa62 	bl	80173a8 <rmw_get_implementation_identifier>
 8017ee4:	f104 0a98 	add.w	sl, r4, #152	@ 0x98
 8017ee8:	67e0      	str	r0, [r4, #124]	@ 0x7c
 8017eea:	f8c4 a084 	str.w	sl, [r4, #132]	@ 0x84
 8017eee:	4628      	mov	r0, r5
 8017ef0:	f7e8 f9d6 	bl	80002a0 <strlen>
 8017ef4:	3001      	adds	r0, #1
 8017ef6:	283c      	cmp	r0, #60	@ 0x3c
 8017ef8:	f104 087c 	add.w	r8, r4, #124	@ 0x7c
 8017efc:	f200 8098 	bhi.w	8018030 <rmw_create_subscription+0x1a0>
 8017f00:	4a51      	ldr	r2, [pc, #324]	@ (8018048 <rmw_create_subscription+0x1b8>)
 8017f02:	462b      	mov	r3, r5
 8017f04:	213c      	movs	r1, #60	@ 0x3c
 8017f06:	4650      	mov	r0, sl
 8017f08:	f004 f90e 	bl	801c128 <sniprintf>
 8017f0c:	4631      	mov	r1, r6
 8017f0e:	f8c4 9020 	str.w	r9, [r4, #32]
 8017f12:	2250      	movs	r2, #80	@ 0x50
 8017f14:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8017f18:	f004 fbb3 	bl	801c682 <memcpy>
 8017f1c:	494b      	ldr	r1, [pc, #300]	@ (801804c <rmw_create_subscription+0x1bc>)
 8017f1e:	4638      	mov	r0, r7
 8017f20:	f7f7 fcdc 	bl	800f8dc <get_message_typesupport_handle>
 8017f24:	2800      	cmp	r0, #0
 8017f26:	f000 8083 	beq.w	8018030 <rmw_create_subscription+0x1a0>
 8017f2a:	6842      	ldr	r2, [r0, #4]
 8017f2c:	61a2      	str	r2, [r4, #24]
 8017f2e:	2a00      	cmp	r2, #0
 8017f30:	d07e      	beq.n	8018030 <rmw_create_subscription+0x1a0>
 8017f32:	4629      	mov	r1, r5
 8017f34:	4633      	mov	r3, r6
 8017f36:	4648      	mov	r0, r9
 8017f38:	f7ff fc92 	bl	8017860 <create_topic>
 8017f3c:	61e0      	str	r0, [r4, #28]
 8017f3e:	2800      	cmp	r0, #0
 8017f40:	d07a      	beq.n	8018038 <rmw_create_subscription+0x1a8>
 8017f42:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8017f46:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8017f4a:	2104      	movs	r1, #4
 8017f4c:	f8b3 059c 	ldrh.w	r0, [r3, #1436]	@ 0x59c
 8017f50:	1c42      	adds	r2, r0, #1
 8017f52:	f8a3 259c 	strh.w	r2, [r3, #1436]	@ 0x59c
 8017f56:	f7f8 fee1 	bl	8010d1c <uxr_object_id>
 8017f5a:	6120      	str	r0, [r4, #16]
 8017f5c:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8017f60:	2506      	movs	r5, #6
 8017f62:	f8d0 3384 	ldr.w	r3, [r0, #900]	@ 0x384
 8017f66:	9500      	str	r5, [sp, #0]
 8017f68:	6819      	ldr	r1, [r3, #0]
 8017f6a:	6922      	ldr	r2, [r4, #16]
 8017f6c:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8017f70:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017f74:	f7f8 fdd8 	bl	8010b28 <uxr_buffer_create_subscriber_bin>
 8017f78:	4602      	mov	r2, r0
 8017f7a:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8017f7e:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 8017f82:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 8017f86:	f7f7 fc15 	bl	800f7b4 <run_xrce_session>
 8017f8a:	2800      	cmp	r0, #0
 8017f8c:	d050      	beq.n	8018030 <rmw_create_subscription+0x1a0>
 8017f8e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8017f92:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8017f96:	4629      	mov	r1, r5
 8017f98:	f8b3 059e 	ldrh.w	r0, [r3, #1438]	@ 0x59e
 8017f9c:	1c42      	adds	r2, r0, #1
 8017f9e:	f8a3 259e 	strh.w	r2, [r3, #1438]	@ 0x59e
 8017fa2:	f7f8 febb 	bl	8010d1c <uxr_object_id>
 8017fa6:	af08      	add	r7, sp, #32
 8017fa8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8017fac:	69e3      	ldr	r3, [r4, #28]
 8017fae:	6160      	str	r0, [r4, #20]
 8017fb0:	4631      	mov	r1, r6
 8017fb2:	4638      	mov	r0, r7
 8017fb4:	f8da b384 	ldr.w	fp, [sl, #900]	@ 0x384
 8017fb8:	9305      	str	r3, [sp, #20]
 8017fba:	f7f7 fc1b 	bl	800f7f4 <convert_qos_profile>
 8017fbe:	9503      	str	r5, [sp, #12]
 8017fc0:	e897 0003 	ldmia.w	r7, {r0, r1}
 8017fc4:	9b05      	ldr	r3, [sp, #20]
 8017fc6:	9001      	str	r0, [sp, #4]
 8017fc8:	f8ad 1008 	strh.w	r1, [sp, #8]
 8017fcc:	691b      	ldr	r3, [r3, #16]
 8017fce:	9300      	str	r3, [sp, #0]
 8017fd0:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 8017fd4:	f8db 1000 	ldr.w	r1, [fp]
 8017fd8:	f50a 7028 	add.w	r0, sl, #672	@ 0x2a0
 8017fdc:	f7f8 fe38 	bl	8010c50 <uxr_buffer_create_datareader_bin>
 8017fe0:	4602      	mov	r2, r0
 8017fe2:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8017fe6:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 8017fea:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 8017fee:	f7f7 fbe1 	bl	800f7b4 <run_xrce_session>
 8017ff2:	b1e8      	cbz	r0, 8018030 <rmw_create_subscription+0x1a0>
 8017ff4:	7a33      	ldrb	r3, [r6, #8]
 8017ff6:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8017ffa:	2b02      	cmp	r3, #2
 8017ffc:	bf0c      	ite	eq
 8017ffe:	f8d0 3380 	ldreq.w	r3, [r0, #896]	@ 0x380
 8018002:	f8d0 3374 	ldrne.w	r3, [r0, #884]	@ 0x374
 8018006:	9307      	str	r3, [sp, #28]
 8018008:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 801800c:	2200      	movs	r2, #0
 801800e:	e9cd 120a 	strd	r1, r2, [sp, #40]	@ 0x28
 8018012:	ab0a      	add	r3, sp, #40	@ 0x28
 8018014:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 8018018:	9300      	str	r3, [sp, #0]
 801801a:	6962      	ldr	r2, [r4, #20]
 801801c:	9b07      	ldr	r3, [sp, #28]
 801801e:	6809      	ldr	r1, [r1, #0]
 8018020:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8018024:	f001 ff40 	bl	8019ea8 <uxr_buffer_request_data>
 8018028:	4640      	mov	r0, r8
 801802a:	b00d      	add	sp, #52	@ 0x34
 801802c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018030:	69e0      	ldr	r0, [r4, #28]
 8018032:	b108      	cbz	r0, 8018038 <rmw_create_subscription+0x1a8>
 8018034:	f7f7 fab4 	bl	800f5a0 <rmw_uxrce_fini_topic_memory>
 8018038:	4640      	mov	r0, r8
 801803a:	f7f7 fa6f 	bl	800f51c <rmw_uxrce_fini_subscription_memory>
 801803e:	f04f 0800 	mov.w	r8, #0
 8018042:	e7f1      	b.n	8018028 <rmw_create_subscription+0x198>
 8018044:	2000f030 	.word	0x2000f030
 8018048:	0801ef10 	.word	0x0801ef10
 801804c:	0801ed80 	.word	0x0801ed80

08018050 <rmw_subscription_get_actual_qos>:
 8018050:	b508      	push	{r3, lr}
 8018052:	4603      	mov	r3, r0
 8018054:	b140      	cbz	r0, 8018068 <rmw_subscription_get_actual_qos+0x18>
 8018056:	4608      	mov	r0, r1
 8018058:	b131      	cbz	r1, 8018068 <rmw_subscription_get_actual_qos+0x18>
 801805a:	6859      	ldr	r1, [r3, #4]
 801805c:	2250      	movs	r2, #80	@ 0x50
 801805e:	3128      	adds	r1, #40	@ 0x28
 8018060:	f004 fb0f 	bl	801c682 <memcpy>
 8018064:	2000      	movs	r0, #0
 8018066:	bd08      	pop	{r3, pc}
 8018068:	200b      	movs	r0, #11
 801806a:	bd08      	pop	{r3, pc}

0801806c <rmw_destroy_subscription>:
 801806c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018070:	b128      	cbz	r0, 801807e <rmw_destroy_subscription+0x12>
 8018072:	4604      	mov	r4, r0
 8018074:	6800      	ldr	r0, [r0, #0]
 8018076:	460d      	mov	r5, r1
 8018078:	f7f7 fc22 	bl	800f8c0 <is_uxrce_rmw_identifier_valid>
 801807c:	b918      	cbnz	r0, 8018086 <rmw_destroy_subscription+0x1a>
 801807e:	2401      	movs	r4, #1
 8018080:	4620      	mov	r0, r4
 8018082:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018086:	6863      	ldr	r3, [r4, #4]
 8018088:	2b00      	cmp	r3, #0
 801808a:	d0f8      	beq.n	801807e <rmw_destroy_subscription+0x12>
 801808c:	2d00      	cmp	r5, #0
 801808e:	d0f6      	beq.n	801807e <rmw_destroy_subscription+0x12>
 8018090:	6828      	ldr	r0, [r5, #0]
 8018092:	f7f7 fc15 	bl	800f8c0 <is_uxrce_rmw_identifier_valid>
 8018096:	2800      	cmp	r0, #0
 8018098:	d0f1      	beq.n	801807e <rmw_destroy_subscription+0x12>
 801809a:	686c      	ldr	r4, [r5, #4]
 801809c:	2c00      	cmp	r4, #0
 801809e:	d0ee      	beq.n	801807e <rmw_destroy_subscription+0x12>
 80180a0:	6a26      	ldr	r6, [r4, #32]
 80180a2:	6962      	ldr	r2, [r4, #20]
 80180a4:	6930      	ldr	r0, [r6, #16]
 80180a6:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 80180aa:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80180ae:	6819      	ldr	r1, [r3, #0]
 80180b0:	f001 ff32 	bl	8019f18 <uxr_buffer_cancel_data>
 80180b4:	4602      	mov	r2, r0
 80180b6:	6930      	ldr	r0, [r6, #16]
 80180b8:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 80180bc:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 80180c0:	f7f7 fb78 	bl	800f7b4 <run_xrce_session>
 80180c4:	69e0      	ldr	r0, [r4, #28]
 80180c6:	f7ff fc1f 	bl	8017908 <destroy_topic>
 80180ca:	6a23      	ldr	r3, [r4, #32]
 80180cc:	6962      	ldr	r2, [r4, #20]
 80180ce:	6918      	ldr	r0, [r3, #16]
 80180d0:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 80180d4:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80180d8:	6819      	ldr	r1, [r3, #0]
 80180da:	f7f8 fc47 	bl	801096c <uxr_buffer_delete_entity>
 80180de:	6a23      	ldr	r3, [r4, #32]
 80180e0:	6922      	ldr	r2, [r4, #16]
 80180e2:	4680      	mov	r8, r0
 80180e4:	6918      	ldr	r0, [r3, #16]
 80180e6:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 80180ea:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80180ee:	6819      	ldr	r1, [r3, #0]
 80180f0:	f7f8 fc3c 	bl	801096c <uxr_buffer_delete_entity>
 80180f4:	4607      	mov	r7, r0
 80180f6:	6930      	ldr	r0, [r6, #16]
 80180f8:	4642      	mov	r2, r8
 80180fa:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 80180fe:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8018102:	f7f7 fb57 	bl	800f7b4 <run_xrce_session>
 8018106:	4604      	mov	r4, r0
 8018108:	6930      	ldr	r0, [r6, #16]
 801810a:	463a      	mov	r2, r7
 801810c:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8018110:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8018114:	f7f7 fb4e 	bl	800f7b4 <run_xrce_session>
 8018118:	4004      	ands	r4, r0
 801811a:	f084 0401 	eor.w	r4, r4, #1
 801811e:	b2e4      	uxtb	r4, r4
 8018120:	4628      	mov	r0, r5
 8018122:	0064      	lsls	r4, r4, #1
 8018124:	f7f7 f9fa 	bl	800f51c <rmw_uxrce_fini_subscription_memory>
 8018128:	e7aa      	b.n	8018080 <rmw_destroy_subscription+0x14>
 801812a:	bf00      	nop

0801812c <rmw_take_with_info>:
 801812c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801812e:	4604      	mov	r4, r0
 8018130:	6800      	ldr	r0, [r0, #0]
 8018132:	b089      	sub	sp, #36	@ 0x24
 8018134:	460f      	mov	r7, r1
 8018136:	4615      	mov	r5, r2
 8018138:	b128      	cbz	r0, 8018146 <rmw_take_with_info+0x1a>
 801813a:	4b23      	ldr	r3, [pc, #140]	@ (80181c8 <rmw_take_with_info+0x9c>)
 801813c:	6819      	ldr	r1, [r3, #0]
 801813e:	f7e8 f84f 	bl	80001e0 <strcmp>
 8018142:	2800      	cmp	r0, #0
 8018144:	d13d      	bne.n	80181c2 <rmw_take_with_info+0x96>
 8018146:	6864      	ldr	r4, [r4, #4]
 8018148:	b1fd      	cbz	r5, 801818a <rmw_take_with_info+0x5e>
 801814a:	2300      	movs	r3, #0
 801814c:	702b      	strb	r3, [r5, #0]
 801814e:	f7f7 fab3 	bl	800f6b8 <rmw_uxrce_clean_expired_static_input_buffer>
 8018152:	4620      	mov	r0, r4
 8018154:	f7f7 fa88 	bl	800f668 <rmw_uxrce_find_static_input_buffer_by_owner>
 8018158:	4606      	mov	r6, r0
 801815a:	b1e8      	cbz	r0, 8018198 <rmw_take_with_info+0x6c>
 801815c:	6881      	ldr	r1, [r0, #8]
 801815e:	4668      	mov	r0, sp
 8018160:	f8d1 2810 	ldr.w	r2, [r1, #2064]	@ 0x810
 8018164:	3110      	adds	r1, #16
 8018166:	f7f5 fc05 	bl	800d974 <ucdr_init_buffer>
 801816a:	69a3      	ldr	r3, [r4, #24]
 801816c:	4639      	mov	r1, r7
 801816e:	68db      	ldr	r3, [r3, #12]
 8018170:	4668      	mov	r0, sp
 8018172:	4798      	blx	r3
 8018174:	4631      	mov	r1, r6
 8018176:	4604      	mov	r4, r0
 8018178:	4814      	ldr	r0, [pc, #80]	@ (80181cc <rmw_take_with_info+0xa0>)
 801817a:	f7ff f89f 	bl	80172bc <put_memory>
 801817e:	702c      	strb	r4, [r5, #0]
 8018180:	f084 0001 	eor.w	r0, r4, #1
 8018184:	b2c0      	uxtb	r0, r0
 8018186:	b009      	add	sp, #36	@ 0x24
 8018188:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801818a:	f7f7 fa95 	bl	800f6b8 <rmw_uxrce_clean_expired_static_input_buffer>
 801818e:	4620      	mov	r0, r4
 8018190:	f7f7 fa6a 	bl	800f668 <rmw_uxrce_find_static_input_buffer_by_owner>
 8018194:	4605      	mov	r5, r0
 8018196:	b910      	cbnz	r0, 801819e <rmw_take_with_info+0x72>
 8018198:	2001      	movs	r0, #1
 801819a:	b009      	add	sp, #36	@ 0x24
 801819c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801819e:	68a9      	ldr	r1, [r5, #8]
 80181a0:	4668      	mov	r0, sp
 80181a2:	f8d1 2810 	ldr.w	r2, [r1, #2064]	@ 0x810
 80181a6:	3110      	adds	r1, #16
 80181a8:	f7f5 fbe4 	bl	800d974 <ucdr_init_buffer>
 80181ac:	69a3      	ldr	r3, [r4, #24]
 80181ae:	4639      	mov	r1, r7
 80181b0:	68db      	ldr	r3, [r3, #12]
 80181b2:	4668      	mov	r0, sp
 80181b4:	4798      	blx	r3
 80181b6:	4629      	mov	r1, r5
 80181b8:	4604      	mov	r4, r0
 80181ba:	4804      	ldr	r0, [pc, #16]	@ (80181cc <rmw_take_with_info+0xa0>)
 80181bc:	f7ff f87e 	bl	80172bc <put_memory>
 80181c0:	e7de      	b.n	8018180 <rmw_take_with_info+0x54>
 80181c2:	200c      	movs	r0, #12
 80181c4:	b009      	add	sp, #36	@ 0x24
 80181c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80181c8:	0801fdbc 	.word	0x0801fdbc
 80181cc:	2000e880 	.word	0x2000e880

080181d0 <rmw_uxrce_transport_init>:
 80181d0:	b508      	push	{r3, lr}
 80181d2:	b108      	cbz	r0, 80181d8 <rmw_uxrce_transport_init+0x8>
 80181d4:	f100 0210 	add.w	r2, r0, #16
 80181d8:	b139      	cbz	r1, 80181ea <rmw_uxrce_transport_init+0x1a>
 80181da:	6949      	ldr	r1, [r1, #20]
 80181dc:	4610      	mov	r0, r2
 80181de:	f001 f8fd 	bl	80193dc <uxr_init_custom_transport>
 80181e2:	f080 0001 	eor.w	r0, r0, #1
 80181e6:	b2c0      	uxtb	r0, r0
 80181e8:	bd08      	pop	{r3, pc}
 80181ea:	4b04      	ldr	r3, [pc, #16]	@ (80181fc <rmw_uxrce_transport_init+0x2c>)
 80181ec:	4610      	mov	r0, r2
 80181ee:	6859      	ldr	r1, [r3, #4]
 80181f0:	f001 f8f4 	bl	80193dc <uxr_init_custom_transport>
 80181f4:	f080 0001 	eor.w	r0, r0, #1
 80181f8:	b2c0      	uxtb	r0, r0
 80181fa:	bd08      	pop	{r3, pc}
 80181fc:	2000c5c0 	.word	0x2000c5c0

08018200 <rmw_wait>:
 8018200:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8018204:	b089      	sub	sp, #36	@ 0x24
 8018206:	4607      	mov	r7, r0
 8018208:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 801820a:	460e      	mov	r6, r1
 801820c:	4698      	mov	r8, r3
 801820e:	4691      	mov	r9, r2
 8018210:	2a00      	cmp	r2, #0
 8018212:	f000 811e 	beq.w	8018452 <rmw_wait+0x252>
 8018216:	2c00      	cmp	r4, #0
 8018218:	f000 80ef 	beq.w	80183fa <rmw_wait+0x1fa>
 801821c:	4bb5      	ldr	r3, [pc, #724]	@ (80184f4 <rmw_wait+0x2f4>)
 801821e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8018220:	ad04      	add	r5, sp, #16
 8018222:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8018226:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 801822a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 801822e:	f7fe fe6b 	bl	8016f08 <rmw_time_equal>
 8018232:	2800      	cmp	r0, #0
 8018234:	f000 811b 	beq.w	801846e <rmw_wait+0x26e>
 8018238:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 801823c:	f7f7 fa3c 	bl	800f6b8 <rmw_uxrce_clean_expired_static_input_buffer>
 8018240:	4bad      	ldr	r3, [pc, #692]	@ (80184f8 <rmw_wait+0x2f8>)
 8018242:	681c      	ldr	r4, [r3, #0]
 8018244:	b14c      	cbz	r4, 801825a <rmw_wait+0x5a>
 8018246:	4623      	mov	r3, r4
 8018248:	2100      	movs	r1, #0
 801824a:	e9d3 3201 	ldrd	r3, r2, [r3, #4]
 801824e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8018252:	f882 15a4 	strb.w	r1, [r2, #1444]	@ 0x5a4
 8018256:	2b00      	cmp	r3, #0
 8018258:	d1f7      	bne.n	801824a <rmw_wait+0x4a>
 801825a:	f1b9 0f00 	cmp.w	r9, #0
 801825e:	d011      	beq.n	8018284 <rmw_wait+0x84>
 8018260:	f8d9 1000 	ldr.w	r1, [r9]
 8018264:	b171      	cbz	r1, 8018284 <rmw_wait+0x84>
 8018266:	f8d9 c004 	ldr.w	ip, [r9, #4]
 801826a:	2300      	movs	r3, #0
 801826c:	2001      	movs	r0, #1
 801826e:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 8018272:	6f92      	ldr	r2, [r2, #120]	@ 0x78
 8018274:	6912      	ldr	r2, [r2, #16]
 8018276:	3301      	adds	r3, #1
 8018278:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 801827c:	4299      	cmp	r1, r3
 801827e:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 8018282:	d1f4      	bne.n	801826e <rmw_wait+0x6e>
 8018284:	f1b8 0f00 	cmp.w	r8, #0
 8018288:	f000 8109 	beq.w	801849e <rmw_wait+0x29e>
 801828c:	f8d8 1000 	ldr.w	r1, [r8]
 8018290:	2900      	cmp	r1, #0
 8018292:	f000 8116 	beq.w	80184c2 <rmw_wait+0x2c2>
 8018296:	f8d8 c004 	ldr.w	ip, [r8, #4]
 801829a:	2300      	movs	r3, #0
 801829c:	2001      	movs	r0, #1
 801829e:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 80182a2:	6f92      	ldr	r2, [r2, #120]	@ 0x78
 80182a4:	6912      	ldr	r2, [r2, #16]
 80182a6:	3301      	adds	r3, #1
 80182a8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80182ac:	4299      	cmp	r1, r3
 80182ae:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 80182b2:	d1f4      	bne.n	801829e <rmw_wait+0x9e>
 80182b4:	2f00      	cmp	r7, #0
 80182b6:	f000 8114 	beq.w	80184e2 <rmw_wait+0x2e2>
 80182ba:	6839      	ldr	r1, [r7, #0]
 80182bc:	b171      	cbz	r1, 80182dc <rmw_wait+0xdc>
 80182be:	f8d7 c004 	ldr.w	ip, [r7, #4]
 80182c2:	2300      	movs	r3, #0
 80182c4:	2001      	movs	r0, #1
 80182c6:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 80182ca:	6a12      	ldr	r2, [r2, #32]
 80182cc:	6912      	ldr	r2, [r2, #16]
 80182ce:	3301      	adds	r3, #1
 80182d0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80182d4:	4299      	cmp	r1, r3
 80182d6:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 80182da:	d1f4      	bne.n	80182c6 <rmw_wait+0xc6>
 80182dc:	b344      	cbz	r4, 8018330 <rmw_wait+0x130>
 80182de:	4622      	mov	r2, r4
 80182e0:	2300      	movs	r3, #0
 80182e2:	e9d2 2101 	ldrd	r2, r1, [r2, #4]
 80182e6:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 80182ea:	f891 15a4 	ldrb.w	r1, [r1, #1444]	@ 0x5a4
 80182ee:	440b      	add	r3, r1
 80182f0:	b2db      	uxtb	r3, r3
 80182f2:	2a00      	cmp	r2, #0
 80182f4:	d1f5      	bne.n	80182e2 <rmw_wait+0xe2>
 80182f6:	2b00      	cmp	r3, #0
 80182f8:	d075      	beq.n	80183e6 <rmw_wait+0x1e6>
 80182fa:	1c6a      	adds	r2, r5, #1
 80182fc:	d00d      	beq.n	801831a <rmw_wait+0x11a>
 80182fe:	ee07 5a90 	vmov	s15, r5
 8018302:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8018306:	ee07 3a90 	vmov	s15, r3
 801830a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801830e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8018312:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 8018316:	ee17 5a90 	vmov	r5, s15
 801831a:	68a0      	ldr	r0, [r4, #8]
 801831c:	f500 5380 	add.w	r3, r0, #4096	@ 0x1000
 8018320:	f893 35a4 	ldrb.w	r3, [r3, #1444]	@ 0x5a4
 8018324:	2b00      	cmp	r3, #0
 8018326:	f040 808a 	bne.w	801843e <rmw_wait+0x23e>
 801832a:	6864      	ldr	r4, [r4, #4]
 801832c:	2c00      	cmp	r4, #0
 801832e:	d1f4      	bne.n	801831a <rmw_wait+0x11a>
 8018330:	f1b9 0f00 	cmp.w	r9, #0
 8018334:	f000 80c3 	beq.w	80184be <rmw_wait+0x2be>
 8018338:	f8d9 5000 	ldr.w	r5, [r9]
 801833c:	b185      	cbz	r5, 8018360 <rmw_wait+0x160>
 801833e:	2400      	movs	r4, #0
 8018340:	4625      	mov	r5, r4
 8018342:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8018346:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 801834a:	f7f7 f98d 	bl	800f668 <rmw_uxrce_find_static_input_buffer_by_owner>
 801834e:	2800      	cmp	r0, #0
 8018350:	d06d      	beq.n	801842e <rmw_wait+0x22e>
 8018352:	f8d9 3000 	ldr.w	r3, [r9]
 8018356:	3401      	adds	r4, #1
 8018358:	42a3      	cmp	r3, r4
 801835a:	f04f 0501 	mov.w	r5, #1
 801835e:	d8f0      	bhi.n	8018342 <rmw_wait+0x142>
 8018360:	f1b8 0f00 	cmp.w	r8, #0
 8018364:	d012      	beq.n	801838c <rmw_wait+0x18c>
 8018366:	f8d8 1000 	ldr.w	r1, [r8]
 801836a:	2400      	movs	r4, #0
 801836c:	b171      	cbz	r1, 801838c <rmw_wait+0x18c>
 801836e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8018372:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8018376:	f7f7 f977 	bl	800f668 <rmw_uxrce_find_static_input_buffer_by_owner>
 801837a:	2800      	cmp	r0, #0
 801837c:	d047      	beq.n	801840e <rmw_wait+0x20e>
 801837e:	f8d8 3000 	ldr.w	r3, [r8]
 8018382:	3401      	adds	r4, #1
 8018384:	42a3      	cmp	r3, r4
 8018386:	f04f 0501 	mov.w	r5, #1
 801838a:	d8f0      	bhi.n	801836e <rmw_wait+0x16e>
 801838c:	b17f      	cbz	r7, 80183ae <rmw_wait+0x1ae>
 801838e:	683b      	ldr	r3, [r7, #0]
 8018390:	2400      	movs	r4, #0
 8018392:	b163      	cbz	r3, 80183ae <rmw_wait+0x1ae>
 8018394:	687b      	ldr	r3, [r7, #4]
 8018396:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 801839a:	f7f7 f965 	bl	800f668 <rmw_uxrce_find_static_input_buffer_by_owner>
 801839e:	2800      	cmp	r0, #0
 80183a0:	d03d      	beq.n	801841e <rmw_wait+0x21e>
 80183a2:	683b      	ldr	r3, [r7, #0]
 80183a4:	3401      	adds	r4, #1
 80183a6:	42a3      	cmp	r3, r4
 80183a8:	f04f 0501 	mov.w	r5, #1
 80183ac:	d8f2      	bhi.n	8018394 <rmw_wait+0x194>
 80183ae:	b1a6      	cbz	r6, 80183da <rmw_wait+0x1da>
 80183b0:	6834      	ldr	r4, [r6, #0]
 80183b2:	b194      	cbz	r4, 80183da <rmw_wait+0x1da>
 80183b4:	2300      	movs	r3, #0
 80183b6:	461f      	mov	r7, r3
 80183b8:	e004      	b.n	80183c4 <rmw_wait+0x1c4>
 80183ba:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 80183be:	3301      	adds	r3, #1
 80183c0:	429c      	cmp	r4, r3
 80183c2:	d00a      	beq.n	80183da <rmw_wait+0x1da>
 80183c4:	6870      	ldr	r0, [r6, #4]
 80183c6:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 80183ca:	7c0a      	ldrb	r2, [r1, #16]
 80183cc:	2a00      	cmp	r2, #0
 80183ce:	d0f4      	beq.n	80183ba <rmw_wait+0x1ba>
 80183d0:	3301      	adds	r3, #1
 80183d2:	429c      	cmp	r4, r3
 80183d4:	740f      	strb	r7, [r1, #16]
 80183d6:	4615      	mov	r5, r2
 80183d8:	d1f4      	bne.n	80183c4 <rmw_wait+0x1c4>
 80183da:	f085 0001 	eor.w	r0, r5, #1
 80183de:	0040      	lsls	r0, r0, #1
 80183e0:	b009      	add	sp, #36	@ 0x24
 80183e2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80183e6:	68a0      	ldr	r0, [r4, #8]
 80183e8:	2100      	movs	r1, #0
 80183ea:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80183ee:	f7f9 f921 	bl	8011634 <uxr_run_session_timeout>
 80183f2:	6864      	ldr	r4, [r4, #4]
 80183f4:	2c00      	cmp	r4, #0
 80183f6:	d1f6      	bne.n	80183e6 <rmw_wait+0x1e6>
 80183f8:	e79a      	b.n	8018330 <rmw_wait+0x130>
 80183fa:	f7f7 f95d 	bl	800f6b8 <rmw_uxrce_clean_expired_static_input_buffer>
 80183fe:	4b3e      	ldr	r3, [pc, #248]	@ (80184f8 <rmw_wait+0x2f8>)
 8018400:	681c      	ldr	r4, [r3, #0]
 8018402:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8018406:	2c00      	cmp	r4, #0
 8018408:	f47f af1d 	bne.w	8018246 <rmw_wait+0x46>
 801840c:	e728      	b.n	8018260 <rmw_wait+0x60>
 801840e:	e9d8 3200 	ldrd	r3, r2, [r8]
 8018412:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8018416:	3401      	adds	r4, #1
 8018418:	429c      	cmp	r4, r3
 801841a:	d3a8      	bcc.n	801836e <rmw_wait+0x16e>
 801841c:	e7b6      	b.n	801838c <rmw_wait+0x18c>
 801841e:	e9d7 3200 	ldrd	r3, r2, [r7]
 8018422:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8018426:	3401      	adds	r4, #1
 8018428:	42a3      	cmp	r3, r4
 801842a:	d8b3      	bhi.n	8018394 <rmw_wait+0x194>
 801842c:	e7bf      	b.n	80183ae <rmw_wait+0x1ae>
 801842e:	e9d9 3200 	ldrd	r3, r2, [r9]
 8018432:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8018436:	3401      	adds	r4, #1
 8018438:	42a3      	cmp	r3, r4
 801843a:	d882      	bhi.n	8018342 <rmw_wait+0x142>
 801843c:	e790      	b.n	8018360 <rmw_wait+0x160>
 801843e:	4629      	mov	r1, r5
 8018440:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8018444:	f7f9 f910 	bl	8011668 <uxr_run_session_until_data>
 8018448:	6864      	ldr	r4, [r4, #4]
 801844a:	2c00      	cmp	r4, #0
 801844c:	f47f af65 	bne.w	801831a <rmw_wait+0x11a>
 8018450:	e76e      	b.n	8018330 <rmw_wait+0x130>
 8018452:	b1f3      	cbz	r3, 8018492 <rmw_wait+0x292>
 8018454:	2c00      	cmp	r4, #0
 8018456:	f47f aee1 	bne.w	801821c <rmw_wait+0x1c>
 801845a:	f7f7 f92d 	bl	800f6b8 <rmw_uxrce_clean_expired_static_input_buffer>
 801845e:	4b26      	ldr	r3, [pc, #152]	@ (80184f8 <rmw_wait+0x2f8>)
 8018460:	681c      	ldr	r4, [r3, #0]
 8018462:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8018466:	2c00      	cmp	r4, #0
 8018468:	f47f aeed 	bne.w	8018246 <rmw_wait+0x46>
 801846c:	e70a      	b.n	8018284 <rmw_wait+0x84>
 801846e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8018472:	f7fe fd9d 	bl	8016fb0 <rmw_time_total_nsec>
 8018476:	4a21      	ldr	r2, [pc, #132]	@ (80184fc <rmw_wait+0x2fc>)
 8018478:	2300      	movs	r3, #0
 801847a:	f7e8 fc6d 	bl	8000d58 <__aeabi_uldivmod>
 801847e:	f1b0 4f00 	cmp.w	r0, #2147483648	@ 0x80000000
 8018482:	f171 0100 	sbcs.w	r1, r1, #0
 8018486:	4605      	mov	r5, r0
 8018488:	f6ff aed8 	blt.w	801823c <rmw_wait+0x3c>
 801848c:	f06f 4500 	mvn.w	r5, #2147483648	@ 0x80000000
 8018490:	e6d4      	b.n	801823c <rmw_wait+0x3c>
 8018492:	2800      	cmp	r0, #0
 8018494:	d1de      	bne.n	8018454 <rmw_wait+0x254>
 8018496:	2900      	cmp	r1, #0
 8018498:	d1dc      	bne.n	8018454 <rmw_wait+0x254>
 801849a:	4608      	mov	r0, r1
 801849c:	e7a0      	b.n	80183e0 <rmw_wait+0x1e0>
 801849e:	2f00      	cmp	r7, #0
 80184a0:	f47f af0b 	bne.w	80182ba <rmw_wait+0xba>
 80184a4:	2c00      	cmp	r4, #0
 80184a6:	f47f af1a 	bne.w	80182de <rmw_wait+0xde>
 80184aa:	f1b9 0f00 	cmp.w	r9, #0
 80184ae:	d027      	beq.n	8018500 <rmw_wait+0x300>
 80184b0:	f8d9 3000 	ldr.w	r3, [r9]
 80184b4:	4625      	mov	r5, r4
 80184b6:	2b00      	cmp	r3, #0
 80184b8:	f47f af41 	bne.w	801833e <rmw_wait+0x13e>
 80184bc:	e777      	b.n	80183ae <rmw_wait+0x1ae>
 80184be:	464d      	mov	r5, r9
 80184c0:	e74e      	b.n	8018360 <rmw_wait+0x160>
 80184c2:	2f00      	cmp	r7, #0
 80184c4:	f47f aef9 	bne.w	80182ba <rmw_wait+0xba>
 80184c8:	2c00      	cmp	r4, #0
 80184ca:	f47f af08 	bne.w	80182de <rmw_wait+0xde>
 80184ce:	f1b9 0f00 	cmp.w	r9, #0
 80184d2:	d015      	beq.n	8018500 <rmw_wait+0x300>
 80184d4:	f8d9 3000 	ldr.w	r3, [r9]
 80184d8:	2b00      	cmp	r3, #0
 80184da:	f47f af30 	bne.w	801833e <rmw_wait+0x13e>
 80184de:	2500      	movs	r5, #0
 80184e0:	e743      	b.n	801836a <rmw_wait+0x16a>
 80184e2:	2c00      	cmp	r4, #0
 80184e4:	f47f aefb 	bne.w	80182de <rmw_wait+0xde>
 80184e8:	f1b9 0f00 	cmp.w	r9, #0
 80184ec:	f47f af24 	bne.w	8018338 <rmw_wait+0x138>
 80184f0:	e7f5      	b.n	80184de <rmw_wait+0x2de>
 80184f2:	bf00      	nop
 80184f4:	0801ebf0 	.word	0x0801ebf0
 80184f8:	20010f20 	.word	0x20010f20
 80184fc:	000f4240 	.word	0x000f4240
 8018500:	464d      	mov	r5, r9
 8018502:	e754      	b.n	80183ae <rmw_wait+0x1ae>

08018504 <rmw_create_wait_set>:
 8018504:	b508      	push	{r3, lr}
 8018506:	4803      	ldr	r0, [pc, #12]	@ (8018514 <rmw_create_wait_set+0x10>)
 8018508:	f7fe fec8 	bl	801729c <get_memory>
 801850c:	b108      	cbz	r0, 8018512 <rmw_create_wait_set+0xe>
 801850e:	6880      	ldr	r0, [r0, #8]
 8018510:	3010      	adds	r0, #16
 8018512:	bd08      	pop	{r3, pc}
 8018514:	2000c6dc 	.word	0x2000c6dc

08018518 <rmw_destroy_wait_set>:
 8018518:	b508      	push	{r3, lr}
 801851a:	4b08      	ldr	r3, [pc, #32]	@ (801853c <rmw_destroy_wait_set+0x24>)
 801851c:	6819      	ldr	r1, [r3, #0]
 801851e:	b911      	cbnz	r1, 8018526 <rmw_destroy_wait_set+0xe>
 8018520:	e00a      	b.n	8018538 <rmw_destroy_wait_set+0x20>
 8018522:	6849      	ldr	r1, [r1, #4]
 8018524:	b141      	cbz	r1, 8018538 <rmw_destroy_wait_set+0x20>
 8018526:	688b      	ldr	r3, [r1, #8]
 8018528:	3310      	adds	r3, #16
 801852a:	4298      	cmp	r0, r3
 801852c:	d1f9      	bne.n	8018522 <rmw_destroy_wait_set+0xa>
 801852e:	4803      	ldr	r0, [pc, #12]	@ (801853c <rmw_destroy_wait_set+0x24>)
 8018530:	f7fe fec4 	bl	80172bc <put_memory>
 8018534:	2000      	movs	r0, #0
 8018536:	bd08      	pop	{r3, pc}
 8018538:	2001      	movs	r0, #1
 801853a:	bd08      	pop	{r3, pc}
 801853c:	2000c6dc 	.word	0x2000c6dc

08018540 <rosidl_runtime_c__String__init>:
 8018540:	b1b0      	cbz	r0, 8018570 <rosidl_runtime_c__String__init+0x30>
 8018542:	b510      	push	{r4, lr}
 8018544:	b086      	sub	sp, #24
 8018546:	4604      	mov	r4, r0
 8018548:	a801      	add	r0, sp, #4
 801854a:	f7f6 fbb1 	bl	800ecb0 <rcutils_get_default_allocator>
 801854e:	9b01      	ldr	r3, [sp, #4]
 8018550:	9905      	ldr	r1, [sp, #20]
 8018552:	2001      	movs	r0, #1
 8018554:	4798      	blx	r3
 8018556:	6020      	str	r0, [r4, #0]
 8018558:	b138      	cbz	r0, 801856a <rosidl_runtime_c__String__init+0x2a>
 801855a:	2200      	movs	r2, #0
 801855c:	2301      	movs	r3, #1
 801855e:	7002      	strb	r2, [r0, #0]
 8018560:	4618      	mov	r0, r3
 8018562:	e9c4 2301 	strd	r2, r3, [r4, #4]
 8018566:	b006      	add	sp, #24
 8018568:	bd10      	pop	{r4, pc}
 801856a:	2000      	movs	r0, #0
 801856c:	b006      	add	sp, #24
 801856e:	bd10      	pop	{r4, pc}
 8018570:	2000      	movs	r0, #0
 8018572:	4770      	bx	lr

08018574 <rosidl_runtime_c__String__fini>:
 8018574:	b320      	cbz	r0, 80185c0 <rosidl_runtime_c__String__fini+0x4c>
 8018576:	b510      	push	{r4, lr}
 8018578:	6803      	ldr	r3, [r0, #0]
 801857a:	b086      	sub	sp, #24
 801857c:	4604      	mov	r4, r0
 801857e:	b173      	cbz	r3, 801859e <rosidl_runtime_c__String__fini+0x2a>
 8018580:	6883      	ldr	r3, [r0, #8]
 8018582:	b1f3      	cbz	r3, 80185c2 <rosidl_runtime_c__String__fini+0x4e>
 8018584:	a801      	add	r0, sp, #4
 8018586:	f7f6 fb93 	bl	800ecb0 <rcutils_get_default_allocator>
 801858a:	9b02      	ldr	r3, [sp, #8]
 801858c:	9905      	ldr	r1, [sp, #20]
 801858e:	6820      	ldr	r0, [r4, #0]
 8018590:	4798      	blx	r3
 8018592:	2300      	movs	r3, #0
 8018594:	e9c4 3300 	strd	r3, r3, [r4]
 8018598:	60a3      	str	r3, [r4, #8]
 801859a:	b006      	add	sp, #24
 801859c:	bd10      	pop	{r4, pc}
 801859e:	6843      	ldr	r3, [r0, #4]
 80185a0:	b9db      	cbnz	r3, 80185da <rosidl_runtime_c__String__fini+0x66>
 80185a2:	6883      	ldr	r3, [r0, #8]
 80185a4:	2b00      	cmp	r3, #0
 80185a6:	d0f8      	beq.n	801859a <rosidl_runtime_c__String__fini+0x26>
 80185a8:	4b12      	ldr	r3, [pc, #72]	@ (80185f4 <rosidl_runtime_c__String__fini+0x80>)
 80185aa:	4813      	ldr	r0, [pc, #76]	@ (80185f8 <rosidl_runtime_c__String__fini+0x84>)
 80185ac:	681b      	ldr	r3, [r3, #0]
 80185ae:	2251      	movs	r2, #81	@ 0x51
 80185b0:	68db      	ldr	r3, [r3, #12]
 80185b2:	2101      	movs	r1, #1
 80185b4:	f003 fd3a 	bl	801c02c <fwrite>
 80185b8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80185bc:	f003 f9f6 	bl	801b9ac <exit>
 80185c0:	4770      	bx	lr
 80185c2:	4b0c      	ldr	r3, [pc, #48]	@ (80185f4 <rosidl_runtime_c__String__fini+0x80>)
 80185c4:	480d      	ldr	r0, [pc, #52]	@ (80185fc <rosidl_runtime_c__String__fini+0x88>)
 80185c6:	681b      	ldr	r3, [r3, #0]
 80185c8:	224c      	movs	r2, #76	@ 0x4c
 80185ca:	68db      	ldr	r3, [r3, #12]
 80185cc:	2101      	movs	r1, #1
 80185ce:	f003 fd2d 	bl	801c02c <fwrite>
 80185d2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80185d6:	f003 f9e9 	bl	801b9ac <exit>
 80185da:	4b06      	ldr	r3, [pc, #24]	@ (80185f4 <rosidl_runtime_c__String__fini+0x80>)
 80185dc:	4808      	ldr	r0, [pc, #32]	@ (8018600 <rosidl_runtime_c__String__fini+0x8c>)
 80185de:	681b      	ldr	r3, [r3, #0]
 80185e0:	224e      	movs	r2, #78	@ 0x4e
 80185e2:	68db      	ldr	r3, [r3, #12]
 80185e4:	2101      	movs	r1, #1
 80185e6:	f003 fd21 	bl	801c02c <fwrite>
 80185ea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80185ee:	f003 f9dd 	bl	801b9ac <exit>
 80185f2:	bf00      	nop
 80185f4:	20002e40 	.word	0x20002e40
 80185f8:	0801f508 	.word	0x0801f508
 80185fc:	0801f468 	.word	0x0801f468
 8018600:	0801f4b8 	.word	0x0801f4b8

08018604 <std_msgs__msg__Header__get_type_hash>:
 8018604:	4800      	ldr	r0, [pc, #0]	@ (8018608 <std_msgs__msg__Header__get_type_hash+0x4>)
 8018606:	4770      	bx	lr
 8018608:	200011d4 	.word	0x200011d4

0801860c <std_msgs__msg__Header__get_type_description>:
 801860c:	b510      	push	{r4, lr}
 801860e:	4c08      	ldr	r4, [pc, #32]	@ (8018630 <std_msgs__msg__Header__get_type_description+0x24>)
 8018610:	7820      	ldrb	r0, [r4, #0]
 8018612:	b108      	cbz	r0, 8018618 <std_msgs__msg__Header__get_type_description+0xc>
 8018614:	4807      	ldr	r0, [pc, #28]	@ (8018634 <std_msgs__msg__Header__get_type_description+0x28>)
 8018616:	bd10      	pop	{r4, pc}
 8018618:	f000 f93c 	bl	8018894 <builtin_interfaces__msg__Time__get_type_description>
 801861c:	300c      	adds	r0, #12
 801861e:	c807      	ldmia	r0, {r0, r1, r2}
 8018620:	4b05      	ldr	r3, [pc, #20]	@ (8018638 <std_msgs__msg__Header__get_type_description+0x2c>)
 8018622:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8018626:	2301      	movs	r3, #1
 8018628:	4802      	ldr	r0, [pc, #8]	@ (8018634 <std_msgs__msg__Header__get_type_description+0x28>)
 801862a:	7023      	strb	r3, [r4, #0]
 801862c:	bd10      	pop	{r4, pc}
 801862e:	bf00      	nop
 8018630:	20011251 	.word	0x20011251
 8018634:	0801fdf0 	.word	0x0801fdf0
 8018638:	2000134c 	.word	0x2000134c

0801863c <std_msgs__msg__Header__get_individual_type_description_source>:
 801863c:	4800      	ldr	r0, [pc, #0]	@ (8018640 <std_msgs__msg__Header__get_individual_type_description_source+0x4>)
 801863e:	4770      	bx	lr
 8018640:	0801fdcc 	.word	0x0801fdcc

08018644 <std_msgs__msg__Header__get_type_description_sources>:
 8018644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018646:	4e0f      	ldr	r6, [pc, #60]	@ (8018684 <std_msgs__msg__Header__get_type_description_sources+0x40>)
 8018648:	7837      	ldrb	r7, [r6, #0]
 801864a:	b10f      	cbz	r7, 8018650 <std_msgs__msg__Header__get_type_description_sources+0xc>
 801864c:	480e      	ldr	r0, [pc, #56]	@ (8018688 <std_msgs__msg__Header__get_type_description_sources+0x44>)
 801864e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018650:	4d0e      	ldr	r5, [pc, #56]	@ (801868c <std_msgs__msg__Header__get_type_description_sources+0x48>)
 8018652:	4c0f      	ldr	r4, [pc, #60]	@ (8018690 <std_msgs__msg__Header__get_type_description_sources+0x4c>)
 8018654:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018656:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018658:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801865a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801865c:	682b      	ldr	r3, [r5, #0]
 801865e:	f844 3b04 	str.w	r3, [r4], #4
 8018662:	4638      	mov	r0, r7
 8018664:	f000 f922 	bl	80188ac <builtin_interfaces__msg__Time__get_individual_type_description_source>
 8018668:	2301      	movs	r3, #1
 801866a:	4684      	mov	ip, r0
 801866c:	7033      	strb	r3, [r6, #0]
 801866e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018672:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018674:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018678:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801867a:	f8dc 3000 	ldr.w	r3, [ip]
 801867e:	4802      	ldr	r0, [pc, #8]	@ (8018688 <std_msgs__msg__Header__get_type_description_sources+0x44>)
 8018680:	6023      	str	r3, [r4, #0]
 8018682:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018684:	20011250 	.word	0x20011250
 8018688:	0801fdc0 	.word	0x0801fdc0
 801868c:	0801fdcc 	.word	0x0801fdcc
 8018690:	20011208 	.word	0x20011208

08018694 <std_msgs__msg__Header__init>:
 8018694:	b1d8      	cbz	r0, 80186ce <std_msgs__msg__Header__init+0x3a>
 8018696:	b538      	push	{r3, r4, r5, lr}
 8018698:	4604      	mov	r4, r0
 801869a:	f000 f927 	bl	80188ec <builtin_interfaces__msg__Time__init>
 801869e:	b130      	cbz	r0, 80186ae <std_msgs__msg__Header__init+0x1a>
 80186a0:	f104 0508 	add.w	r5, r4, #8
 80186a4:	4628      	mov	r0, r5
 80186a6:	f7ff ff4b 	bl	8018540 <rosidl_runtime_c__String__init>
 80186aa:	b148      	cbz	r0, 80186c0 <std_msgs__msg__Header__init+0x2c>
 80186ac:	bd38      	pop	{r3, r4, r5, pc}
 80186ae:	4620      	mov	r0, r4
 80186b0:	f000 f920 	bl	80188f4 <builtin_interfaces__msg__Time__fini>
 80186b4:	f104 0008 	add.w	r0, r4, #8
 80186b8:	f7ff ff5c 	bl	8018574 <rosidl_runtime_c__String__fini>
 80186bc:	2000      	movs	r0, #0
 80186be:	bd38      	pop	{r3, r4, r5, pc}
 80186c0:	4620      	mov	r0, r4
 80186c2:	f000 f917 	bl	80188f4 <builtin_interfaces__msg__Time__fini>
 80186c6:	4628      	mov	r0, r5
 80186c8:	f7ff ff54 	bl	8018574 <rosidl_runtime_c__String__fini>
 80186cc:	e7f6      	b.n	80186bc <std_msgs__msg__Header__init+0x28>
 80186ce:	2000      	movs	r0, #0
 80186d0:	4770      	bx	lr
 80186d2:	bf00      	nop

080186d4 <std_msgs__msg__Header__fini>:
 80186d4:	b148      	cbz	r0, 80186ea <std_msgs__msg__Header__fini+0x16>
 80186d6:	b510      	push	{r4, lr}
 80186d8:	4604      	mov	r4, r0
 80186da:	f000 f90b 	bl	80188f4 <builtin_interfaces__msg__Time__fini>
 80186de:	f104 0008 	add.w	r0, r4, #8
 80186e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80186e6:	f7ff bf45 	b.w	8018574 <rosidl_runtime_c__String__fini>
 80186ea:	4770      	bx	lr

080186ec <tf2_msgs__msg__TFMessage__get_type_hash>:
 80186ec:	4800      	ldr	r0, [pc, #0]	@ (80186f0 <tf2_msgs__msg__TFMessage__get_type_hash+0x4>)
 80186ee:	4770      	bx	lr
 80186f0:	2000142c 	.word	0x2000142c

080186f4 <tf2_msgs__msg__TFMessage__get_type_description>:
 80186f4:	b570      	push	{r4, r5, r6, lr}
 80186f6:	4e1e      	ldr	r6, [pc, #120]	@ (8018770 <tf2_msgs__msg__TFMessage__get_type_description+0x7c>)
 80186f8:	7835      	ldrb	r5, [r6, #0]
 80186fa:	b10d      	cbz	r5, 8018700 <tf2_msgs__msg__TFMessage__get_type_description+0xc>
 80186fc:	481d      	ldr	r0, [pc, #116]	@ (8018774 <tf2_msgs__msg__TFMessage__get_type_description+0x80>)
 80186fe:	bd70      	pop	{r4, r5, r6, pc}
 8018700:	4628      	mov	r0, r5
 8018702:	f000 f8c7 	bl	8018894 <builtin_interfaces__msg__Time__get_type_description>
 8018706:	300c      	adds	r0, #12
 8018708:	c807      	ldmia	r0, {r0, r1, r2}
 801870a:	4c1b      	ldr	r4, [pc, #108]	@ (8018778 <tf2_msgs__msg__TFMessage__get_type_description+0x84>)
 801870c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8018710:	4628      	mov	r0, r5
 8018712:	f000 fa0f 	bl	8018b34 <geometry_msgs__msg__Quaternion__get_type_description>
 8018716:	300c      	adds	r0, #12
 8018718:	c807      	ldmia	r0, {r0, r1, r2}
 801871a:	f104 0318 	add.w	r3, r4, #24
 801871e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8018722:	4628      	mov	r0, r5
 8018724:	f000 fa36 	bl	8018b94 <geometry_msgs__msg__Transform__get_type_description>
 8018728:	300c      	adds	r0, #12
 801872a:	c807      	ldmia	r0, {r0, r1, r2}
 801872c:	f104 0330 	add.w	r3, r4, #48	@ 0x30
 8018730:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8018734:	4628      	mov	r0, r5
 8018736:	f000 fab9 	bl	8018cac <geometry_msgs__msg__TransformStamped__get_type_description>
 801873a:	300c      	adds	r0, #12
 801873c:	c807      	ldmia	r0, {r0, r1, r2}
 801873e:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 8018742:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8018746:	4628      	mov	r0, r5
 8018748:	f7f7 fca4 	bl	8010094 <geometry_msgs__msg__Vector3__get_type_description>
 801874c:	300c      	adds	r0, #12
 801874e:	c807      	ldmia	r0, {r0, r1, r2}
 8018750:	f104 0360 	add.w	r3, r4, #96	@ 0x60
 8018754:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8018758:	4628      	mov	r0, r5
 801875a:	f7ff ff57 	bl	801860c <std_msgs__msg__Header__get_type_description>
 801875e:	300c      	adds	r0, #12
 8018760:	c807      	ldmia	r0, {r0, r1, r2}
 8018762:	3478      	adds	r4, #120	@ 0x78
 8018764:	2301      	movs	r3, #1
 8018766:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 801876a:	7033      	strb	r3, [r6, #0]
 801876c:	4801      	ldr	r0, [pc, #4]	@ (8018774 <tf2_msgs__msg__TFMessage__get_type_description+0x80>)
 801876e:	bd70      	pop	{r4, r5, r6, pc}
 8018770:	20011351 	.word	0x20011351
 8018774:	0801fe44 	.word	0x0801fe44
 8018778:	2000148c 	.word	0x2000148c

0801877c <tf2_msgs__msg__TFMessage__get_type_description_sources>:
 801877c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801877e:	4d35      	ldr	r5, [pc, #212]	@ (8018854 <tf2_msgs__msg__TFMessage__get_type_description_sources+0xd8>)
 8018780:	782e      	ldrb	r6, [r5, #0]
 8018782:	b10e      	cbz	r6, 8018788 <tf2_msgs__msg__TFMessage__get_type_description_sources+0xc>
 8018784:	4834      	ldr	r0, [pc, #208]	@ (8018858 <tf2_msgs__msg__TFMessage__get_type_description_sources+0xdc>)
 8018786:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018788:	4f34      	ldr	r7, [pc, #208]	@ (801885c <tf2_msgs__msg__TFMessage__get_type_description_sources+0xe0>)
 801878a:	4c35      	ldr	r4, [pc, #212]	@ (8018860 <tf2_msgs__msg__TFMessage__get_type_description_sources+0xe4>)
 801878c:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 801878e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018790:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8018792:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018794:	683b      	ldr	r3, [r7, #0]
 8018796:	4627      	mov	r7, r4
 8018798:	4630      	mov	r0, r6
 801879a:	f847 3b04 	str.w	r3, [r7], #4
 801879e:	f000 f885 	bl	80188ac <builtin_interfaces__msg__Time__get_individual_type_description_source>
 80187a2:	4684      	mov	ip, r0
 80187a4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80187a8:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80187aa:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80187ae:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80187b0:	4630      	mov	r0, r6
 80187b2:	f8dc 3000 	ldr.w	r3, [ip]
 80187b6:	603b      	str	r3, [r7, #0]
 80187b8:	f000 f9c8 	bl	8018b4c <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 80187bc:	4684      	mov	ip, r0
 80187be:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80187c2:	f104 0728 	add.w	r7, r4, #40	@ 0x28
 80187c6:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80187c8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80187cc:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80187ce:	4630      	mov	r0, r6
 80187d0:	f8dc 3000 	ldr.w	r3, [ip]
 80187d4:	603b      	str	r3, [r7, #0]
 80187d6:	f000 f9fd 	bl	8018bd4 <geometry_msgs__msg__Transform__get_individual_type_description_source>
 80187da:	4684      	mov	ip, r0
 80187dc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80187e0:	f104 074c 	add.w	r7, r4, #76	@ 0x4c
 80187e4:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80187e6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80187ea:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80187ec:	4630      	mov	r0, r6
 80187ee:	f8dc 3000 	ldr.w	r3, [ip]
 80187f2:	603b      	str	r3, [r7, #0]
 80187f4:	f000 fa96 	bl	8018d24 <geometry_msgs__msg__TransformStamped__get_individual_type_description_source>
 80187f8:	4684      	mov	ip, r0
 80187fa:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80187fe:	f104 0770 	add.w	r7, r4, #112	@ 0x70
 8018802:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8018804:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018808:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801880a:	4630      	mov	r0, r6
 801880c:	f8dc 3000 	ldr.w	r3, [ip]
 8018810:	603b      	str	r3, [r7, #0]
 8018812:	f7f7 fc4b 	bl	80100ac <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 8018816:	4684      	mov	ip, r0
 8018818:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801881c:	f104 0794 	add.w	r7, r4, #148	@ 0x94
 8018820:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8018822:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018826:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8018828:	4630      	mov	r0, r6
 801882a:	f8dc 3000 	ldr.w	r3, [ip]
 801882e:	603b      	str	r3, [r7, #0]
 8018830:	f7ff ff04 	bl	801863c <std_msgs__msg__Header__get_individual_type_description_source>
 8018834:	2301      	movs	r3, #1
 8018836:	4684      	mov	ip, r0
 8018838:	702b      	strb	r3, [r5, #0]
 801883a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801883e:	34b8      	adds	r4, #184	@ 0xb8
 8018840:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018842:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018846:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018848:	f8dc 3000 	ldr.w	r3, [ip]
 801884c:	4802      	ldr	r0, [pc, #8]	@ (8018858 <tf2_msgs__msg__TFMessage__get_type_description_sources+0xdc>)
 801884e:	6023      	str	r3, [r4, #0]
 8018850:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018852:	bf00      	nop
 8018854:	20011350 	.word	0x20011350
 8018858:	0801fe14 	.word	0x0801fe14
 801885c:	0801fe20 	.word	0x0801fe20
 8018860:	20011254 	.word	0x20011254

08018864 <tf2_msgs__msg__TFMessage__init>:
 8018864:	b158      	cbz	r0, 801887e <tf2_msgs__msg__TFMessage__init+0x1a>
 8018866:	b510      	push	{r4, lr}
 8018868:	2100      	movs	r1, #0
 801886a:	4604      	mov	r4, r0
 801886c:	f7f7 faf2 	bl	800fe54 <geometry_msgs__msg__TransformStamped__Sequence__init>
 8018870:	b100      	cbz	r0, 8018874 <tf2_msgs__msg__TFMessage__init+0x10>
 8018872:	bd10      	pop	{r4, pc}
 8018874:	4620      	mov	r0, r4
 8018876:	f7f7 fb65 	bl	800ff44 <geometry_msgs__msg__TransformStamped__Sequence__fini>
 801887a:	2000      	movs	r0, #0
 801887c:	bd10      	pop	{r4, pc}
 801887e:	2000      	movs	r0, #0
 8018880:	4770      	bx	lr
 8018882:	bf00      	nop

08018884 <tf2_msgs__msg__TFMessage__fini>:
 8018884:	b108      	cbz	r0, 801888a <tf2_msgs__msg__TFMessage__fini+0x6>
 8018886:	f7f7 bb5d 	b.w	800ff44 <geometry_msgs__msg__TransformStamped__Sequence__fini>
 801888a:	4770      	bx	lr

0801888c <builtin_interfaces__msg__Time__get_type_hash>:
 801888c:	4800      	ldr	r0, [pc, #0]	@ (8018890 <builtin_interfaces__msg__Time__get_type_hash+0x4>)
 801888e:	4770      	bx	lr
 8018890:	20001628 	.word	0x20001628

08018894 <builtin_interfaces__msg__Time__get_type_description>:
 8018894:	4b03      	ldr	r3, [pc, #12]	@ (80188a4 <builtin_interfaces__msg__Time__get_type_description+0x10>)
 8018896:	781a      	ldrb	r2, [r3, #0]
 8018898:	b90a      	cbnz	r2, 801889e <builtin_interfaces__msg__Time__get_type_description+0xa>
 801889a:	2201      	movs	r2, #1
 801889c:	701a      	strb	r2, [r3, #0]
 801889e:	4802      	ldr	r0, [pc, #8]	@ (80188a8 <builtin_interfaces__msg__Time__get_type_description+0x14>)
 80188a0:	4770      	bx	lr
 80188a2:	bf00      	nop
 80188a4:	20011379 	.word	0x20011379
 80188a8:	0801fe98 	.word	0x0801fe98

080188ac <builtin_interfaces__msg__Time__get_individual_type_description_source>:
 80188ac:	4800      	ldr	r0, [pc, #0]	@ (80188b0 <builtin_interfaces__msg__Time__get_individual_type_description_source+0x4>)
 80188ae:	4770      	bx	lr
 80188b0:	0801fe74 	.word	0x0801fe74

080188b4 <builtin_interfaces__msg__Time__get_type_description_sources>:
 80188b4:	4b09      	ldr	r3, [pc, #36]	@ (80188dc <builtin_interfaces__msg__Time__get_type_description_sources+0x28>)
 80188b6:	781a      	ldrb	r2, [r3, #0]
 80188b8:	b96a      	cbnz	r2, 80188d6 <builtin_interfaces__msg__Time__get_type_description_sources+0x22>
 80188ba:	b430      	push	{r4, r5}
 80188bc:	4d08      	ldr	r5, [pc, #32]	@ (80188e0 <builtin_interfaces__msg__Time__get_type_description_sources+0x2c>)
 80188be:	4c09      	ldr	r4, [pc, #36]	@ (80188e4 <builtin_interfaces__msg__Time__get_type_description_sources+0x30>)
 80188c0:	2201      	movs	r2, #1
 80188c2:	701a      	strb	r2, [r3, #0]
 80188c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80188c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80188c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80188ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80188cc:	682b      	ldr	r3, [r5, #0]
 80188ce:	4806      	ldr	r0, [pc, #24]	@ (80188e8 <builtin_interfaces__msg__Time__get_type_description_sources+0x34>)
 80188d0:	6023      	str	r3, [r4, #0]
 80188d2:	bc30      	pop	{r4, r5}
 80188d4:	4770      	bx	lr
 80188d6:	4804      	ldr	r0, [pc, #16]	@ (80188e8 <builtin_interfaces__msg__Time__get_type_description_sources+0x34>)
 80188d8:	4770      	bx	lr
 80188da:	bf00      	nop
 80188dc:	20011378 	.word	0x20011378
 80188e0:	0801fe74 	.word	0x0801fe74
 80188e4:	20011354 	.word	0x20011354
 80188e8:	0801fe68 	.word	0x0801fe68

080188ec <builtin_interfaces__msg__Time__init>:
 80188ec:	3800      	subs	r0, #0
 80188ee:	bf18      	it	ne
 80188f0:	2001      	movne	r0, #1
 80188f2:	4770      	bx	lr

080188f4 <builtin_interfaces__msg__Time__fini>:
 80188f4:	4770      	bx	lr
 80188f6:	bf00      	nop

080188f8 <geometry_msgs__msg__Point__get_type_hash>:
 80188f8:	4800      	ldr	r0, [pc, #0]	@ (80188fc <geometry_msgs__msg__Point__get_type_hash+0x4>)
 80188fa:	4770      	bx	lr
 80188fc:	200018b0 	.word	0x200018b0

08018900 <geometry_msgs__msg__Point__get_type_description>:
 8018900:	4b03      	ldr	r3, [pc, #12]	@ (8018910 <geometry_msgs__msg__Point__get_type_description+0x10>)
 8018902:	781a      	ldrb	r2, [r3, #0]
 8018904:	b90a      	cbnz	r2, 801890a <geometry_msgs__msg__Point__get_type_description+0xa>
 8018906:	2201      	movs	r2, #1
 8018908:	701a      	strb	r2, [r3, #0]
 801890a:	4802      	ldr	r0, [pc, #8]	@ (8018914 <geometry_msgs__msg__Point__get_type_description+0x14>)
 801890c:	4770      	bx	lr
 801890e:	bf00      	nop
 8018910:	200113a1 	.word	0x200113a1
 8018914:	0801feec 	.word	0x0801feec

08018918 <geometry_msgs__msg__Point__get_individual_type_description_source>:
 8018918:	4800      	ldr	r0, [pc, #0]	@ (801891c <geometry_msgs__msg__Point__get_individual_type_description_source+0x4>)
 801891a:	4770      	bx	lr
 801891c:	0801fec8 	.word	0x0801fec8

08018920 <geometry_msgs__msg__Point__get_type_description_sources>:
 8018920:	4b09      	ldr	r3, [pc, #36]	@ (8018948 <geometry_msgs__msg__Point__get_type_description_sources+0x28>)
 8018922:	781a      	ldrb	r2, [r3, #0]
 8018924:	b96a      	cbnz	r2, 8018942 <geometry_msgs__msg__Point__get_type_description_sources+0x22>
 8018926:	b430      	push	{r4, r5}
 8018928:	4d08      	ldr	r5, [pc, #32]	@ (801894c <geometry_msgs__msg__Point__get_type_description_sources+0x2c>)
 801892a:	4c09      	ldr	r4, [pc, #36]	@ (8018950 <geometry_msgs__msg__Point__get_type_description_sources+0x30>)
 801892c:	2201      	movs	r2, #1
 801892e:	701a      	strb	r2, [r3, #0]
 8018930:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018932:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018934:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018936:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018938:	682b      	ldr	r3, [r5, #0]
 801893a:	4806      	ldr	r0, [pc, #24]	@ (8018954 <geometry_msgs__msg__Point__get_type_description_sources+0x34>)
 801893c:	6023      	str	r3, [r4, #0]
 801893e:	bc30      	pop	{r4, r5}
 8018940:	4770      	bx	lr
 8018942:	4804      	ldr	r0, [pc, #16]	@ (8018954 <geometry_msgs__msg__Point__get_type_description_sources+0x34>)
 8018944:	4770      	bx	lr
 8018946:	bf00      	nop
 8018948:	200113a0 	.word	0x200113a0
 801894c:	0801fec8 	.word	0x0801fec8
 8018950:	2001137c 	.word	0x2001137c
 8018954:	0801febc 	.word	0x0801febc

08018958 <geometry_msgs__msg__Pose__get_type_hash>:
 8018958:	4800      	ldr	r0, [pc, #0]	@ (801895c <geometry_msgs__msg__Pose__get_type_hash+0x4>)
 801895a:	4770      	bx	lr
 801895c:	20001a2c 	.word	0x20001a2c

08018960 <geometry_msgs__msg__Pose__get_type_description>:
 8018960:	b570      	push	{r4, r5, r6, lr}
 8018962:	4e0c      	ldr	r6, [pc, #48]	@ (8018994 <geometry_msgs__msg__Pose__get_type_description+0x34>)
 8018964:	7835      	ldrb	r5, [r6, #0]
 8018966:	b10d      	cbz	r5, 801896c <geometry_msgs__msg__Pose__get_type_description+0xc>
 8018968:	480b      	ldr	r0, [pc, #44]	@ (8018998 <geometry_msgs__msg__Pose__get_type_description+0x38>)
 801896a:	bd70      	pop	{r4, r5, r6, pc}
 801896c:	4628      	mov	r0, r5
 801896e:	f7ff ffc7 	bl	8018900 <geometry_msgs__msg__Point__get_type_description>
 8018972:	300c      	adds	r0, #12
 8018974:	c807      	ldmia	r0, {r0, r1, r2}
 8018976:	4c09      	ldr	r4, [pc, #36]	@ (801899c <geometry_msgs__msg__Pose__get_type_description+0x3c>)
 8018978:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 801897c:	4628      	mov	r0, r5
 801897e:	f000 f8d9 	bl	8018b34 <geometry_msgs__msg__Quaternion__get_type_description>
 8018982:	300c      	adds	r0, #12
 8018984:	c807      	ldmia	r0, {r0, r1, r2}
 8018986:	3418      	adds	r4, #24
 8018988:	2301      	movs	r3, #1
 801898a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 801898e:	7033      	strb	r3, [r6, #0]
 8018990:	4801      	ldr	r0, [pc, #4]	@ (8018998 <geometry_msgs__msg__Pose__get_type_description+0x38>)
 8018992:	bd70      	pop	{r4, r5, r6, pc}
 8018994:	20011411 	.word	0x20011411
 8018998:	0801ff40 	.word	0x0801ff40
 801899c:	20001ad8 	.word	0x20001ad8

080189a0 <geometry_msgs__msg__Pose__get_individual_type_description_source>:
 80189a0:	4800      	ldr	r0, [pc, #0]	@ (80189a4 <geometry_msgs__msg__Pose__get_individual_type_description_source+0x4>)
 80189a2:	4770      	bx	lr
 80189a4:	0801ff1c 	.word	0x0801ff1c

080189a8 <geometry_msgs__msg__Pose__get_type_description_sources>:
 80189a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80189aa:	4e17      	ldr	r6, [pc, #92]	@ (8018a08 <geometry_msgs__msg__Pose__get_type_description_sources+0x60>)
 80189ac:	7837      	ldrb	r7, [r6, #0]
 80189ae:	b10f      	cbz	r7, 80189b4 <geometry_msgs__msg__Pose__get_type_description_sources+0xc>
 80189b0:	4816      	ldr	r0, [pc, #88]	@ (8018a0c <geometry_msgs__msg__Pose__get_type_description_sources+0x64>)
 80189b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80189b4:	4d16      	ldr	r5, [pc, #88]	@ (8018a10 <geometry_msgs__msg__Pose__get_type_description_sources+0x68>)
 80189b6:	4c17      	ldr	r4, [pc, #92]	@ (8018a14 <geometry_msgs__msg__Pose__get_type_description_sources+0x6c>)
 80189b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80189ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80189bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80189be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80189c0:	682b      	ldr	r3, [r5, #0]
 80189c2:	4625      	mov	r5, r4
 80189c4:	4638      	mov	r0, r7
 80189c6:	f845 3b04 	str.w	r3, [r5], #4
 80189ca:	f7ff ffa5 	bl	8018918 <geometry_msgs__msg__Point__get_individual_type_description_source>
 80189ce:	4684      	mov	ip, r0
 80189d0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80189d4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80189d6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80189da:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80189dc:	4638      	mov	r0, r7
 80189de:	f8dc 3000 	ldr.w	r3, [ip]
 80189e2:	602b      	str	r3, [r5, #0]
 80189e4:	f000 f8b2 	bl	8018b4c <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 80189e8:	2301      	movs	r3, #1
 80189ea:	4684      	mov	ip, r0
 80189ec:	7033      	strb	r3, [r6, #0]
 80189ee:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80189f2:	3428      	adds	r4, #40	@ 0x28
 80189f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80189f6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80189fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80189fc:	f8dc 3000 	ldr.w	r3, [ip]
 8018a00:	4802      	ldr	r0, [pc, #8]	@ (8018a0c <geometry_msgs__msg__Pose__get_type_description_sources+0x64>)
 8018a02:	6023      	str	r3, [r4, #0]
 8018a04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018a06:	bf00      	nop
 8018a08:	20011410 	.word	0x20011410
 8018a0c:	0801ff10 	.word	0x0801ff10
 8018a10:	0801ff1c 	.word	0x0801ff1c
 8018a14:	200113a4 	.word	0x200113a4

08018a18 <geometry_msgs__msg__PoseWithCovariance__get_type_hash>:
 8018a18:	4800      	ldr	r0, [pc, #0]	@ (8018a1c <geometry_msgs__msg__PoseWithCovariance__get_type_hash+0x4>)
 8018a1a:	4770      	bx	lr
 8018a1c:	20001bf8 	.word	0x20001bf8

08018a20 <geometry_msgs__msg__PoseWithCovariance__get_type_description>:
 8018a20:	b570      	push	{r4, r5, r6, lr}
 8018a22:	4e11      	ldr	r6, [pc, #68]	@ (8018a68 <geometry_msgs__msg__PoseWithCovariance__get_type_description+0x48>)
 8018a24:	7835      	ldrb	r5, [r6, #0]
 8018a26:	b10d      	cbz	r5, 8018a2c <geometry_msgs__msg__PoseWithCovariance__get_type_description+0xc>
 8018a28:	4810      	ldr	r0, [pc, #64]	@ (8018a6c <geometry_msgs__msg__PoseWithCovariance__get_type_description+0x4c>)
 8018a2a:	bd70      	pop	{r4, r5, r6, pc}
 8018a2c:	4628      	mov	r0, r5
 8018a2e:	f7ff ff67 	bl	8018900 <geometry_msgs__msg__Point__get_type_description>
 8018a32:	300c      	adds	r0, #12
 8018a34:	c807      	ldmia	r0, {r0, r1, r2}
 8018a36:	4c0e      	ldr	r4, [pc, #56]	@ (8018a70 <geometry_msgs__msg__PoseWithCovariance__get_type_description+0x50>)
 8018a38:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8018a3c:	4628      	mov	r0, r5
 8018a3e:	f7ff ff8f 	bl	8018960 <geometry_msgs__msg__Pose__get_type_description>
 8018a42:	300c      	adds	r0, #12
 8018a44:	c807      	ldmia	r0, {r0, r1, r2}
 8018a46:	f104 0318 	add.w	r3, r4, #24
 8018a4a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8018a4e:	4628      	mov	r0, r5
 8018a50:	f000 f870 	bl	8018b34 <geometry_msgs__msg__Quaternion__get_type_description>
 8018a54:	300c      	adds	r0, #12
 8018a56:	c807      	ldmia	r0, {r0, r1, r2}
 8018a58:	3430      	adds	r4, #48	@ 0x30
 8018a5a:	2301      	movs	r3, #1
 8018a5c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8018a60:	7033      	strb	r3, [r6, #0]
 8018a62:	4802      	ldr	r0, [pc, #8]	@ (8018a6c <geometry_msgs__msg__PoseWithCovariance__get_type_description+0x4c>)
 8018a64:	bd70      	pop	{r4, r5, r6, pc}
 8018a66:	bf00      	nop
 8018a68:	200114a5 	.word	0x200114a5
 8018a6c:	0801ff94 	.word	0x0801ff94
 8018a70:	20001d70 	.word	0x20001d70

08018a74 <geometry_msgs__msg__PoseWithCovariance__get_individual_type_description_source>:
 8018a74:	4800      	ldr	r0, [pc, #0]	@ (8018a78 <geometry_msgs__msg__PoseWithCovariance__get_individual_type_description_source+0x4>)
 8018a76:	4770      	bx	lr
 8018a78:	0801ff70 	.word	0x0801ff70

08018a7c <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources>:
 8018a7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018a7e:	4e1e      	ldr	r6, [pc, #120]	@ (8018af8 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x7c>)
 8018a80:	7837      	ldrb	r7, [r6, #0]
 8018a82:	b10f      	cbz	r7, 8018a88 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0xc>
 8018a84:	481d      	ldr	r0, [pc, #116]	@ (8018afc <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x80>)
 8018a86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018a88:	4d1d      	ldr	r5, [pc, #116]	@ (8018b00 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x84>)
 8018a8a:	4c1e      	ldr	r4, [pc, #120]	@ (8018b04 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x88>)
 8018a8c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018a8e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018a90:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018a92:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018a94:	682b      	ldr	r3, [r5, #0]
 8018a96:	4625      	mov	r5, r4
 8018a98:	4638      	mov	r0, r7
 8018a9a:	f845 3b04 	str.w	r3, [r5], #4
 8018a9e:	f7ff ff3b 	bl	8018918 <geometry_msgs__msg__Point__get_individual_type_description_source>
 8018aa2:	4684      	mov	ip, r0
 8018aa4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018aa8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8018aaa:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018aae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8018ab0:	4638      	mov	r0, r7
 8018ab2:	f8dc 3000 	ldr.w	r3, [ip]
 8018ab6:	602b      	str	r3, [r5, #0]
 8018ab8:	f7ff ff72 	bl	80189a0 <geometry_msgs__msg__Pose__get_individual_type_description_source>
 8018abc:	4684      	mov	ip, r0
 8018abe:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018ac2:	f104 0528 	add.w	r5, r4, #40	@ 0x28
 8018ac6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8018ac8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018acc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8018ace:	4638      	mov	r0, r7
 8018ad0:	f8dc 3000 	ldr.w	r3, [ip]
 8018ad4:	602b      	str	r3, [r5, #0]
 8018ad6:	f000 f839 	bl	8018b4c <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 8018ada:	2301      	movs	r3, #1
 8018adc:	4684      	mov	ip, r0
 8018ade:	7033      	strb	r3, [r6, #0]
 8018ae0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018ae4:	344c      	adds	r4, #76	@ 0x4c
 8018ae6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018ae8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018aec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018aee:	f8dc 3000 	ldr.w	r3, [ip]
 8018af2:	4802      	ldr	r0, [pc, #8]	@ (8018afc <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x80>)
 8018af4:	6023      	str	r3, [r4, #0]
 8018af6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018af8:	200114a4 	.word	0x200114a4
 8018afc:	0801ff64 	.word	0x0801ff64
 8018b00:	0801ff70 	.word	0x0801ff70
 8018b04:	20011414 	.word	0x20011414

08018b08 <geometry_msgs__msg__PoseWithCovariance__init>:
 8018b08:	b150      	cbz	r0, 8018b20 <geometry_msgs__msg__PoseWithCovariance__init+0x18>
 8018b0a:	b510      	push	{r4, lr}
 8018b0c:	4604      	mov	r4, r0
 8018b0e:	f002 fe47 	bl	801b7a0 <geometry_msgs__msg__Pose__init>
 8018b12:	b100      	cbz	r0, 8018b16 <geometry_msgs__msg__PoseWithCovariance__init+0xe>
 8018b14:	bd10      	pop	{r4, pc}
 8018b16:	4620      	mov	r0, r4
 8018b18:	f002 fe62 	bl	801b7e0 <geometry_msgs__msg__Pose__fini>
 8018b1c:	2000      	movs	r0, #0
 8018b1e:	bd10      	pop	{r4, pc}
 8018b20:	2000      	movs	r0, #0
 8018b22:	4770      	bx	lr

08018b24 <geometry_msgs__msg__PoseWithCovariance__fini>:
 8018b24:	b108      	cbz	r0, 8018b2a <geometry_msgs__msg__PoseWithCovariance__fini+0x6>
 8018b26:	f002 be5b 	b.w	801b7e0 <geometry_msgs__msg__Pose__fini>
 8018b2a:	4770      	bx	lr

08018b2c <geometry_msgs__msg__Quaternion__get_type_hash>:
 8018b2c:	4800      	ldr	r0, [pc, #0]	@ (8018b30 <geometry_msgs__msg__Quaternion__get_type_hash+0x4>)
 8018b2e:	4770      	bx	lr
 8018b30:	20001ecc 	.word	0x20001ecc

08018b34 <geometry_msgs__msg__Quaternion__get_type_description>:
 8018b34:	4b03      	ldr	r3, [pc, #12]	@ (8018b44 <geometry_msgs__msg__Quaternion__get_type_description+0x10>)
 8018b36:	781a      	ldrb	r2, [r3, #0]
 8018b38:	b90a      	cbnz	r2, 8018b3e <geometry_msgs__msg__Quaternion__get_type_description+0xa>
 8018b3a:	2201      	movs	r2, #1
 8018b3c:	701a      	strb	r2, [r3, #0]
 8018b3e:	4802      	ldr	r0, [pc, #8]	@ (8018b48 <geometry_msgs__msg__Quaternion__get_type_description+0x14>)
 8018b40:	4770      	bx	lr
 8018b42:	bf00      	nop
 8018b44:	200114cd 	.word	0x200114cd
 8018b48:	0801ffe8 	.word	0x0801ffe8

08018b4c <geometry_msgs__msg__Quaternion__get_individual_type_description_source>:
 8018b4c:	4800      	ldr	r0, [pc, #0]	@ (8018b50 <geometry_msgs__msg__Quaternion__get_individual_type_description_source+0x4>)
 8018b4e:	4770      	bx	lr
 8018b50:	0801ffc4 	.word	0x0801ffc4

08018b54 <geometry_msgs__msg__Quaternion__get_type_description_sources>:
 8018b54:	4b09      	ldr	r3, [pc, #36]	@ (8018b7c <geometry_msgs__msg__Quaternion__get_type_description_sources+0x28>)
 8018b56:	781a      	ldrb	r2, [r3, #0]
 8018b58:	b96a      	cbnz	r2, 8018b76 <geometry_msgs__msg__Quaternion__get_type_description_sources+0x22>
 8018b5a:	b430      	push	{r4, r5}
 8018b5c:	4d08      	ldr	r5, [pc, #32]	@ (8018b80 <geometry_msgs__msg__Quaternion__get_type_description_sources+0x2c>)
 8018b5e:	4c09      	ldr	r4, [pc, #36]	@ (8018b84 <geometry_msgs__msg__Quaternion__get_type_description_sources+0x30>)
 8018b60:	2201      	movs	r2, #1
 8018b62:	701a      	strb	r2, [r3, #0]
 8018b64:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018b66:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018b68:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018b6a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018b6c:	682b      	ldr	r3, [r5, #0]
 8018b6e:	4806      	ldr	r0, [pc, #24]	@ (8018b88 <geometry_msgs__msg__Quaternion__get_type_description_sources+0x34>)
 8018b70:	6023      	str	r3, [r4, #0]
 8018b72:	bc30      	pop	{r4, r5}
 8018b74:	4770      	bx	lr
 8018b76:	4804      	ldr	r0, [pc, #16]	@ (8018b88 <geometry_msgs__msg__Quaternion__get_type_description_sources+0x34>)
 8018b78:	4770      	bx	lr
 8018b7a:	bf00      	nop
 8018b7c:	200114cc 	.word	0x200114cc
 8018b80:	0801ffc4 	.word	0x0801ffc4
 8018b84:	200114a8 	.word	0x200114a8
 8018b88:	0801ffb8 	.word	0x0801ffb8

08018b8c <geometry_msgs__msg__Transform__get_type_hash>:
 8018b8c:	4800      	ldr	r0, [pc, #0]	@ (8018b90 <geometry_msgs__msg__Transform__get_type_hash+0x4>)
 8018b8e:	4770      	bx	lr
 8018b90:	200020c8 	.word	0x200020c8

08018b94 <geometry_msgs__msg__Transform__get_type_description>:
 8018b94:	b570      	push	{r4, r5, r6, lr}
 8018b96:	4e0c      	ldr	r6, [pc, #48]	@ (8018bc8 <geometry_msgs__msg__Transform__get_type_description+0x34>)
 8018b98:	7835      	ldrb	r5, [r6, #0]
 8018b9a:	b10d      	cbz	r5, 8018ba0 <geometry_msgs__msg__Transform__get_type_description+0xc>
 8018b9c:	480b      	ldr	r0, [pc, #44]	@ (8018bcc <geometry_msgs__msg__Transform__get_type_description+0x38>)
 8018b9e:	bd70      	pop	{r4, r5, r6, pc}
 8018ba0:	4628      	mov	r0, r5
 8018ba2:	f7ff ffc7 	bl	8018b34 <geometry_msgs__msg__Quaternion__get_type_description>
 8018ba6:	300c      	adds	r0, #12
 8018ba8:	c807      	ldmia	r0, {r0, r1, r2}
 8018baa:	4c09      	ldr	r4, [pc, #36]	@ (8018bd0 <geometry_msgs__msg__Transform__get_type_description+0x3c>)
 8018bac:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8018bb0:	4628      	mov	r0, r5
 8018bb2:	f7f7 fa6f 	bl	8010094 <geometry_msgs__msg__Vector3__get_type_description>
 8018bb6:	300c      	adds	r0, #12
 8018bb8:	c807      	ldmia	r0, {r0, r1, r2}
 8018bba:	3418      	adds	r4, #24
 8018bbc:	2301      	movs	r3, #1
 8018bbe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8018bc2:	7033      	strb	r3, [r6, #0]
 8018bc4:	4801      	ldr	r0, [pc, #4]	@ (8018bcc <geometry_msgs__msg__Transform__get_type_description+0x38>)
 8018bc6:	bd70      	pop	{r4, r5, r6, pc}
 8018bc8:	2001153d 	.word	0x2001153d
 8018bcc:	0802003c 	.word	0x0802003c
 8018bd0:	20002174 	.word	0x20002174

08018bd4 <geometry_msgs__msg__Transform__get_individual_type_description_source>:
 8018bd4:	4800      	ldr	r0, [pc, #0]	@ (8018bd8 <geometry_msgs__msg__Transform__get_individual_type_description_source+0x4>)
 8018bd6:	4770      	bx	lr
 8018bd8:	08020018 	.word	0x08020018

08018bdc <geometry_msgs__msg__Transform__get_type_description_sources>:
 8018bdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018bde:	4e17      	ldr	r6, [pc, #92]	@ (8018c3c <geometry_msgs__msg__Transform__get_type_description_sources+0x60>)
 8018be0:	7837      	ldrb	r7, [r6, #0]
 8018be2:	b10f      	cbz	r7, 8018be8 <geometry_msgs__msg__Transform__get_type_description_sources+0xc>
 8018be4:	4816      	ldr	r0, [pc, #88]	@ (8018c40 <geometry_msgs__msg__Transform__get_type_description_sources+0x64>)
 8018be6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018be8:	4d16      	ldr	r5, [pc, #88]	@ (8018c44 <geometry_msgs__msg__Transform__get_type_description_sources+0x68>)
 8018bea:	4c17      	ldr	r4, [pc, #92]	@ (8018c48 <geometry_msgs__msg__Transform__get_type_description_sources+0x6c>)
 8018bec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018bee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018bf0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018bf2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018bf4:	682b      	ldr	r3, [r5, #0]
 8018bf6:	4625      	mov	r5, r4
 8018bf8:	4638      	mov	r0, r7
 8018bfa:	f845 3b04 	str.w	r3, [r5], #4
 8018bfe:	f7ff ffa5 	bl	8018b4c <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 8018c02:	4684      	mov	ip, r0
 8018c04:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018c08:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8018c0a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018c0e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8018c10:	4638      	mov	r0, r7
 8018c12:	f8dc 3000 	ldr.w	r3, [ip]
 8018c16:	602b      	str	r3, [r5, #0]
 8018c18:	f7f7 fa48 	bl	80100ac <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 8018c1c:	2301      	movs	r3, #1
 8018c1e:	4684      	mov	ip, r0
 8018c20:	7033      	strb	r3, [r6, #0]
 8018c22:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018c26:	3428      	adds	r4, #40	@ 0x28
 8018c28:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018c2a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018c2e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018c30:	f8dc 3000 	ldr.w	r3, [ip]
 8018c34:	4802      	ldr	r0, [pc, #8]	@ (8018c40 <geometry_msgs__msg__Transform__get_type_description_sources+0x64>)
 8018c36:	6023      	str	r3, [r4, #0]
 8018c38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018c3a:	bf00      	nop
 8018c3c:	2001153c 	.word	0x2001153c
 8018c40:	0802000c 	.word	0x0802000c
 8018c44:	08020018 	.word	0x08020018
 8018c48:	200114d0 	.word	0x200114d0

08018c4c <geometry_msgs__msg__Transform__init>:
 8018c4c:	b1d8      	cbz	r0, 8018c86 <geometry_msgs__msg__Transform__init+0x3a>
 8018c4e:	b538      	push	{r3, r4, r5, lr}
 8018c50:	4604      	mov	r4, r0
 8018c52:	f7f7 fa4b 	bl	80100ec <geometry_msgs__msg__Vector3__init>
 8018c56:	b130      	cbz	r0, 8018c66 <geometry_msgs__msg__Transform__init+0x1a>
 8018c58:	f104 0518 	add.w	r5, r4, #24
 8018c5c:	4628      	mov	r0, r5
 8018c5e:	f002 fdcb 	bl	801b7f8 <geometry_msgs__msg__Quaternion__init>
 8018c62:	b148      	cbz	r0, 8018c78 <geometry_msgs__msg__Transform__init+0x2c>
 8018c64:	bd38      	pop	{r3, r4, r5, pc}
 8018c66:	4620      	mov	r0, r4
 8018c68:	f7f7 fa44 	bl	80100f4 <geometry_msgs__msg__Vector3__fini>
 8018c6c:	f104 0018 	add.w	r0, r4, #24
 8018c70:	f002 fdd6 	bl	801b820 <geometry_msgs__msg__Quaternion__fini>
 8018c74:	2000      	movs	r0, #0
 8018c76:	bd38      	pop	{r3, r4, r5, pc}
 8018c78:	4620      	mov	r0, r4
 8018c7a:	f7f7 fa3b 	bl	80100f4 <geometry_msgs__msg__Vector3__fini>
 8018c7e:	4628      	mov	r0, r5
 8018c80:	f002 fdce 	bl	801b820 <geometry_msgs__msg__Quaternion__fini>
 8018c84:	e7f6      	b.n	8018c74 <geometry_msgs__msg__Transform__init+0x28>
 8018c86:	2000      	movs	r0, #0
 8018c88:	4770      	bx	lr
 8018c8a:	bf00      	nop

08018c8c <geometry_msgs__msg__Transform__fini>:
 8018c8c:	b148      	cbz	r0, 8018ca2 <geometry_msgs__msg__Transform__fini+0x16>
 8018c8e:	b510      	push	{r4, lr}
 8018c90:	4604      	mov	r4, r0
 8018c92:	f7f7 fa2f 	bl	80100f4 <geometry_msgs__msg__Vector3__fini>
 8018c96:	f104 0018 	add.w	r0, r4, #24
 8018c9a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018c9e:	f002 bdbf 	b.w	801b820 <geometry_msgs__msg__Quaternion__fini>
 8018ca2:	4770      	bx	lr

08018ca4 <geometry_msgs__msg__TransformStamped__get_type_hash>:
 8018ca4:	4800      	ldr	r0, [pc, #0]	@ (8018ca8 <geometry_msgs__msg__TransformStamped__get_type_hash+0x4>)
 8018ca6:	4770      	bx	lr
 8018ca8:	20002298 	.word	0x20002298

08018cac <geometry_msgs__msg__TransformStamped__get_type_description>:
 8018cac:	b570      	push	{r4, r5, r6, lr}
 8018cae:	4e1a      	ldr	r6, [pc, #104]	@ (8018d18 <geometry_msgs__msg__TransformStamped__get_type_description+0x6c>)
 8018cb0:	7835      	ldrb	r5, [r6, #0]
 8018cb2:	b10d      	cbz	r5, 8018cb8 <geometry_msgs__msg__TransformStamped__get_type_description+0xc>
 8018cb4:	4819      	ldr	r0, [pc, #100]	@ (8018d1c <geometry_msgs__msg__TransformStamped__get_type_description+0x70>)
 8018cb6:	bd70      	pop	{r4, r5, r6, pc}
 8018cb8:	4628      	mov	r0, r5
 8018cba:	f7ff fdeb 	bl	8018894 <builtin_interfaces__msg__Time__get_type_description>
 8018cbe:	300c      	adds	r0, #12
 8018cc0:	c807      	ldmia	r0, {r0, r1, r2}
 8018cc2:	4c17      	ldr	r4, [pc, #92]	@ (8018d20 <geometry_msgs__msg__TransformStamped__get_type_description+0x74>)
 8018cc4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8018cc8:	4628      	mov	r0, r5
 8018cca:	f7ff ff33 	bl	8018b34 <geometry_msgs__msg__Quaternion__get_type_description>
 8018cce:	300c      	adds	r0, #12
 8018cd0:	c807      	ldmia	r0, {r0, r1, r2}
 8018cd2:	f104 0318 	add.w	r3, r4, #24
 8018cd6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8018cda:	4628      	mov	r0, r5
 8018cdc:	f7ff ff5a 	bl	8018b94 <geometry_msgs__msg__Transform__get_type_description>
 8018ce0:	300c      	adds	r0, #12
 8018ce2:	c807      	ldmia	r0, {r0, r1, r2}
 8018ce4:	f104 0330 	add.w	r3, r4, #48	@ 0x30
 8018ce8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8018cec:	4628      	mov	r0, r5
 8018cee:	f7f7 f9d1 	bl	8010094 <geometry_msgs__msg__Vector3__get_type_description>
 8018cf2:	300c      	adds	r0, #12
 8018cf4:	c807      	ldmia	r0, {r0, r1, r2}
 8018cf6:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 8018cfa:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8018cfe:	4628      	mov	r0, r5
 8018d00:	f7ff fc84 	bl	801860c <std_msgs__msg__Header__get_type_description>
 8018d04:	300c      	adds	r0, #12
 8018d06:	c807      	ldmia	r0, {r0, r1, r2}
 8018d08:	3460      	adds	r4, #96	@ 0x60
 8018d0a:	2301      	movs	r3, #1
 8018d0c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8018d10:	7033      	strb	r3, [r6, #0]
 8018d12:	4802      	ldr	r0, [pc, #8]	@ (8018d1c <geometry_msgs__msg__TransformStamped__get_type_description+0x70>)
 8018d14:	bd70      	pop	{r4, r5, r6, pc}
 8018d16:	bf00      	nop
 8018d18:	20011619 	.word	0x20011619
 8018d1c:	08020090 	.word	0x08020090
 8018d20:	200025b8 	.word	0x200025b8

08018d24 <geometry_msgs__msg__TransformStamped__get_individual_type_description_source>:
 8018d24:	4800      	ldr	r0, [pc, #0]	@ (8018d28 <geometry_msgs__msg__TransformStamped__get_individual_type_description_source+0x4>)
 8018d26:	4770      	bx	lr
 8018d28:	0802006c 	.word	0x0802006c

08018d2c <geometry_msgs__msg__TransformStamped__get_type_description_sources>:
 8018d2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018d2e:	4d2d      	ldr	r5, [pc, #180]	@ (8018de4 <geometry_msgs__msg__TransformStamped__get_type_description_sources+0xb8>)
 8018d30:	782e      	ldrb	r6, [r5, #0]
 8018d32:	b10e      	cbz	r6, 8018d38 <geometry_msgs__msg__TransformStamped__get_type_description_sources+0xc>
 8018d34:	482c      	ldr	r0, [pc, #176]	@ (8018de8 <geometry_msgs__msg__TransformStamped__get_type_description_sources+0xbc>)
 8018d36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018d38:	4f2c      	ldr	r7, [pc, #176]	@ (8018dec <geometry_msgs__msg__TransformStamped__get_type_description_sources+0xc0>)
 8018d3a:	4c2d      	ldr	r4, [pc, #180]	@ (8018df0 <geometry_msgs__msg__TransformStamped__get_type_description_sources+0xc4>)
 8018d3c:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8018d3e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018d40:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8018d42:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018d44:	683b      	ldr	r3, [r7, #0]
 8018d46:	4627      	mov	r7, r4
 8018d48:	4630      	mov	r0, r6
 8018d4a:	f847 3b04 	str.w	r3, [r7], #4
 8018d4e:	f7ff fdad 	bl	80188ac <builtin_interfaces__msg__Time__get_individual_type_description_source>
 8018d52:	4684      	mov	ip, r0
 8018d54:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018d58:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8018d5a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018d5e:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8018d60:	4630      	mov	r0, r6
 8018d62:	f8dc 3000 	ldr.w	r3, [ip]
 8018d66:	603b      	str	r3, [r7, #0]
 8018d68:	f7ff fef0 	bl	8018b4c <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 8018d6c:	4684      	mov	ip, r0
 8018d6e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018d72:	f104 0728 	add.w	r7, r4, #40	@ 0x28
 8018d76:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8018d78:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018d7c:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8018d7e:	4630      	mov	r0, r6
 8018d80:	f8dc 3000 	ldr.w	r3, [ip]
 8018d84:	603b      	str	r3, [r7, #0]
 8018d86:	f7ff ff25 	bl	8018bd4 <geometry_msgs__msg__Transform__get_individual_type_description_source>
 8018d8a:	4684      	mov	ip, r0
 8018d8c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018d90:	f104 074c 	add.w	r7, r4, #76	@ 0x4c
 8018d94:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8018d96:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018d9a:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8018d9c:	4630      	mov	r0, r6
 8018d9e:	f8dc 3000 	ldr.w	r3, [ip]
 8018da2:	603b      	str	r3, [r7, #0]
 8018da4:	f7f7 f982 	bl	80100ac <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 8018da8:	4684      	mov	ip, r0
 8018daa:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018dae:	f104 0770 	add.w	r7, r4, #112	@ 0x70
 8018db2:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8018db4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018db8:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8018dba:	4630      	mov	r0, r6
 8018dbc:	f8dc 3000 	ldr.w	r3, [ip]
 8018dc0:	603b      	str	r3, [r7, #0]
 8018dc2:	f7ff fc3b 	bl	801863c <std_msgs__msg__Header__get_individual_type_description_source>
 8018dc6:	2301      	movs	r3, #1
 8018dc8:	4684      	mov	ip, r0
 8018dca:	702b      	strb	r3, [r5, #0]
 8018dcc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018dd0:	3494      	adds	r4, #148	@ 0x94
 8018dd2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018dd4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018dd8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018dda:	f8dc 3000 	ldr.w	r3, [ip]
 8018dde:	4802      	ldr	r0, [pc, #8]	@ (8018de8 <geometry_msgs__msg__TransformStamped__get_type_description_sources+0xbc>)
 8018de0:	6023      	str	r3, [r4, #0]
 8018de2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018de4:	20011618 	.word	0x20011618
 8018de8:	08020060 	.word	0x08020060
 8018dec:	0802006c 	.word	0x0802006c
 8018df0:	20011540 	.word	0x20011540

08018df4 <geometry_msgs__msg__TwistWithCovariance__get_type_hash>:
 8018df4:	4800      	ldr	r0, [pc, #0]	@ (8018df8 <geometry_msgs__msg__TwistWithCovariance__get_type_hash+0x4>)
 8018df6:	4770      	bx	lr
 8018df8:	200027d0 	.word	0x200027d0

08018dfc <geometry_msgs__msg__TwistWithCovariance__get_type_description>:
 8018dfc:	b570      	push	{r4, r5, r6, lr}
 8018dfe:	4e0c      	ldr	r6, [pc, #48]	@ (8018e30 <geometry_msgs__msg__TwistWithCovariance__get_type_description+0x34>)
 8018e00:	7835      	ldrb	r5, [r6, #0]
 8018e02:	b10d      	cbz	r5, 8018e08 <geometry_msgs__msg__TwistWithCovariance__get_type_description+0xc>
 8018e04:	480b      	ldr	r0, [pc, #44]	@ (8018e34 <geometry_msgs__msg__TwistWithCovariance__get_type_description+0x38>)
 8018e06:	bd70      	pop	{r4, r5, r6, pc}
 8018e08:	4628      	mov	r0, r5
 8018e0a:	f7f7 f8cf 	bl	800ffac <geometry_msgs__msg__Twist__get_type_description>
 8018e0e:	300c      	adds	r0, #12
 8018e10:	c807      	ldmia	r0, {r0, r1, r2}
 8018e12:	4c09      	ldr	r4, [pc, #36]	@ (8018e38 <geometry_msgs__msg__TwistWithCovariance__get_type_description+0x3c>)
 8018e14:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8018e18:	4628      	mov	r0, r5
 8018e1a:	f7f7 f93b 	bl	8010094 <geometry_msgs__msg__Vector3__get_type_description>
 8018e1e:	300c      	adds	r0, #12
 8018e20:	c807      	ldmia	r0, {r0, r1, r2}
 8018e22:	3418      	adds	r4, #24
 8018e24:	2301      	movs	r3, #1
 8018e26:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8018e2a:	7033      	strb	r3, [r6, #0]
 8018e2c:	4801      	ldr	r0, [pc, #4]	@ (8018e34 <geometry_msgs__msg__TwistWithCovariance__get_type_description+0x38>)
 8018e2e:	bd70      	pop	{r4, r5, r6, pc}
 8018e30:	20011689 	.word	0x20011689
 8018e34:	080200e4 	.word	0x080200e4
 8018e38:	2000294c 	.word	0x2000294c

08018e3c <geometry_msgs__msg__TwistWithCovariance__get_individual_type_description_source>:
 8018e3c:	4800      	ldr	r0, [pc, #0]	@ (8018e40 <geometry_msgs__msg__TwistWithCovariance__get_individual_type_description_source+0x4>)
 8018e3e:	4770      	bx	lr
 8018e40:	080200c0 	.word	0x080200c0

08018e44 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources>:
 8018e44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018e46:	4e17      	ldr	r6, [pc, #92]	@ (8018ea4 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x60>)
 8018e48:	7837      	ldrb	r7, [r6, #0]
 8018e4a:	b10f      	cbz	r7, 8018e50 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0xc>
 8018e4c:	4816      	ldr	r0, [pc, #88]	@ (8018ea8 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x64>)
 8018e4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018e50:	4d16      	ldr	r5, [pc, #88]	@ (8018eac <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x68>)
 8018e52:	4c17      	ldr	r4, [pc, #92]	@ (8018eb0 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x6c>)
 8018e54:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018e56:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018e58:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018e5a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018e5c:	682b      	ldr	r3, [r5, #0]
 8018e5e:	4625      	mov	r5, r4
 8018e60:	4638      	mov	r0, r7
 8018e62:	f845 3b04 	str.w	r3, [r5], #4
 8018e66:	f7f7 f8b9 	bl	800ffdc <geometry_msgs__msg__Twist__get_individual_type_description_source>
 8018e6a:	4684      	mov	ip, r0
 8018e6c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018e70:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8018e72:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018e76:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8018e78:	4638      	mov	r0, r7
 8018e7a:	f8dc 3000 	ldr.w	r3, [ip]
 8018e7e:	602b      	str	r3, [r5, #0]
 8018e80:	f7f7 f914 	bl	80100ac <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 8018e84:	2301      	movs	r3, #1
 8018e86:	4684      	mov	ip, r0
 8018e88:	7033      	strb	r3, [r6, #0]
 8018e8a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018e8e:	3428      	adds	r4, #40	@ 0x28
 8018e90:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018e92:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018e96:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018e98:	f8dc 3000 	ldr.w	r3, [ip]
 8018e9c:	4802      	ldr	r0, [pc, #8]	@ (8018ea8 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x64>)
 8018e9e:	6023      	str	r3, [r4, #0]
 8018ea0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018ea2:	bf00      	nop
 8018ea4:	20011688 	.word	0x20011688
 8018ea8:	080200b4 	.word	0x080200b4
 8018eac:	080200c0 	.word	0x080200c0
 8018eb0:	2001161c 	.word	0x2001161c

08018eb4 <geometry_msgs__msg__TwistWithCovariance__init>:
 8018eb4:	b150      	cbz	r0, 8018ecc <geometry_msgs__msg__TwistWithCovariance__init+0x18>
 8018eb6:	b510      	push	{r4, lr}
 8018eb8:	4604      	mov	r4, r0
 8018eba:	f7f7 f8bb 	bl	8010034 <geometry_msgs__msg__Twist__init>
 8018ebe:	b100      	cbz	r0, 8018ec2 <geometry_msgs__msg__TwistWithCovariance__init+0xe>
 8018ec0:	bd10      	pop	{r4, pc}
 8018ec2:	4620      	mov	r0, r4
 8018ec4:	f7f7 f8d6 	bl	8010074 <geometry_msgs__msg__Twist__fini>
 8018ec8:	2000      	movs	r0, #0
 8018eca:	bd10      	pop	{r4, pc}
 8018ecc:	2000      	movs	r0, #0
 8018ece:	4770      	bx	lr

08018ed0 <geometry_msgs__msg__TwistWithCovariance__fini>:
 8018ed0:	b108      	cbz	r0, 8018ed6 <geometry_msgs__msg__TwistWithCovariance__fini+0x6>
 8018ed2:	f7f7 b8cf 	b.w	8010074 <geometry_msgs__msg__Twist__fini>
 8018ed6:	4770      	bx	lr

08018ed8 <geometry_msgs__msg__Pose__rosidl_typesupport_introspection_c__Pose_init_function>:
 8018ed8:	f002 bc62 	b.w	801b7a0 <geometry_msgs__msg__Pose__init>

08018edc <geometry_msgs__msg__Pose__rosidl_typesupport_introspection_c__Pose_fini_function>:
 8018edc:	f002 bc80 	b.w	801b7e0 <geometry_msgs__msg__Pose__fini>

08018ee0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose>:
 8018ee0:	b510      	push	{r4, lr}
 8018ee2:	f002 fca3 	bl	801b82c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point>
 8018ee6:	4c07      	ldr	r4, [pc, #28]	@ (8018f04 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x24>)
 8018ee8:	60e0      	str	r0, [r4, #12]
 8018eea:	f000 f815 	bl	8018f18 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 8018eee:	4b06      	ldr	r3, [pc, #24]	@ (8018f08 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x28>)
 8018ef0:	64a0      	str	r0, [r4, #72]	@ 0x48
 8018ef2:	681a      	ldr	r2, [r3, #0]
 8018ef4:	b10a      	cbz	r2, 8018efa <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x1a>
 8018ef6:	4804      	ldr	r0, [pc, #16]	@ (8018f08 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x28>)
 8018ef8:	bd10      	pop	{r4, pc}
 8018efa:	4a04      	ldr	r2, [pc, #16]	@ (8018f0c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x2c>)
 8018efc:	4802      	ldr	r0, [pc, #8]	@ (8018f08 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x28>)
 8018efe:	6812      	ldr	r2, [r2, #0]
 8018f00:	601a      	str	r2, [r3, #0]
 8018f02:	bd10      	pop	{r4, pc}
 8018f04:	20002a88 	.word	0x20002a88
 8018f08:	20002a70 	.word	0x20002a70
 8018f0c:	2000037c 	.word	0x2000037c

08018f10 <geometry_msgs__msg__Quaternion__rosidl_typesupport_introspection_c__Quaternion_init_function>:
 8018f10:	f002 bc72 	b.w	801b7f8 <geometry_msgs__msg__Quaternion__init>

08018f14 <geometry_msgs__msg__Quaternion__rosidl_typesupport_introspection_c__Quaternion_fini_function>:
 8018f14:	f002 bc84 	b.w	801b820 <geometry_msgs__msg__Quaternion__fini>

08018f18 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>:
 8018f18:	4b04      	ldr	r3, [pc, #16]	@ (8018f2c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x14>)
 8018f1a:	681a      	ldr	r2, [r3, #0]
 8018f1c:	b10a      	cbz	r2, 8018f22 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0xa>
 8018f1e:	4803      	ldr	r0, [pc, #12]	@ (8018f2c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x14>)
 8018f20:	4770      	bx	lr
 8018f22:	4a03      	ldr	r2, [pc, #12]	@ (8018f30 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x18>)
 8018f24:	4801      	ldr	r0, [pc, #4]	@ (8018f2c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x14>)
 8018f26:	6812      	ldr	r2, [r2, #0]
 8018f28:	601a      	str	r2, [r3, #0]
 8018f2a:	4770      	bx	lr
 8018f2c:	20002b00 	.word	0x20002b00
 8018f30:	2000037c 	.word	0x2000037c

08018f34 <geometry_msgs__msg__Transform__rosidl_typesupport_introspection_c__Transform_init_function>:
 8018f34:	f7ff be8a 	b.w	8018c4c <geometry_msgs__msg__Transform__init>

08018f38 <geometry_msgs__msg__Transform__rosidl_typesupport_introspection_c__Transform_fini_function>:
 8018f38:	f7ff bea8 	b.w	8018c8c <geometry_msgs__msg__Transform__fini>

08018f3c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform>:
 8018f3c:	b510      	push	{r4, lr}
 8018f3e:	f7f3 f91d 	bl	800c17c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 8018f42:	4c07      	ldr	r4, [pc, #28]	@ (8018f60 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x24>)
 8018f44:	60e0      	str	r0, [r4, #12]
 8018f46:	f7ff ffe7 	bl	8018f18 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 8018f4a:	4b06      	ldr	r3, [pc, #24]	@ (8018f64 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x28>)
 8018f4c:	64a0      	str	r0, [r4, #72]	@ 0x48
 8018f4e:	681a      	ldr	r2, [r3, #0]
 8018f50:	b10a      	cbz	r2, 8018f56 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x1a>
 8018f52:	4804      	ldr	r0, [pc, #16]	@ (8018f64 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x28>)
 8018f54:	bd10      	pop	{r4, pc}
 8018f56:	4a04      	ldr	r2, [pc, #16]	@ (8018f68 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x2c>)
 8018f58:	4802      	ldr	r0, [pc, #8]	@ (8018f64 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x28>)
 8018f5a:	6812      	ldr	r2, [r2, #0]
 8018f5c:	601a      	str	r2, [r3, #0]
 8018f5e:	bd10      	pop	{r4, pc}
 8018f60:	20002c20 	.word	0x20002c20
 8018f64:	20002c08 	.word	0x20002c08
 8018f68:	2000037c 	.word	0x2000037c

08018f6c <get_serialized_size_geometry_msgs__msg__Pose>:
 8018f6c:	b570      	push	{r4, r5, r6, lr}
 8018f6e:	4604      	mov	r4, r0
 8018f70:	b148      	cbz	r0, 8018f86 <get_serialized_size_geometry_msgs__msg__Pose+0x1a>
 8018f72:	460d      	mov	r5, r1
 8018f74:	f002 fc68 	bl	801b848 <get_serialized_size_geometry_msgs__msg__Point>
 8018f78:	4606      	mov	r6, r0
 8018f7a:	1829      	adds	r1, r5, r0
 8018f7c:	f104 0018 	add.w	r0, r4, #24
 8018f80:	f000 f864 	bl	801904c <get_serialized_size_geometry_msgs__msg__Quaternion>
 8018f84:	4430      	add	r0, r6
 8018f86:	bd70      	pop	{r4, r5, r6, pc}

08018f88 <_Pose__cdr_deserialize>:
 8018f88:	b570      	push	{r4, r5, r6, lr}
 8018f8a:	460c      	mov	r4, r1
 8018f8c:	b189      	cbz	r1, 8018fb2 <_Pose__cdr_deserialize+0x2a>
 8018f8e:	4605      	mov	r5, r0
 8018f90:	f002 fce6 	bl	801b960 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point>
 8018f94:	6843      	ldr	r3, [r0, #4]
 8018f96:	4621      	mov	r1, r4
 8018f98:	68db      	ldr	r3, [r3, #12]
 8018f9a:	4628      	mov	r0, r5
 8018f9c:	4798      	blx	r3
 8018f9e:	f000 f909 	bl	80191b4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 8018fa2:	6843      	ldr	r3, [r0, #4]
 8018fa4:	f104 0118 	add.w	r1, r4, #24
 8018fa8:	4628      	mov	r0, r5
 8018faa:	68db      	ldr	r3, [r3, #12]
 8018fac:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8018fb0:	4718      	bx	r3
 8018fb2:	4608      	mov	r0, r1
 8018fb4:	bd70      	pop	{r4, r5, r6, pc}
 8018fb6:	bf00      	nop

08018fb8 <_Pose__cdr_serialize>:
 8018fb8:	b198      	cbz	r0, 8018fe2 <_Pose__cdr_serialize+0x2a>
 8018fba:	b570      	push	{r4, r5, r6, lr}
 8018fbc:	460d      	mov	r5, r1
 8018fbe:	4604      	mov	r4, r0
 8018fc0:	f002 fcce 	bl	801b960 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point>
 8018fc4:	6843      	ldr	r3, [r0, #4]
 8018fc6:	4629      	mov	r1, r5
 8018fc8:	689b      	ldr	r3, [r3, #8]
 8018fca:	4620      	mov	r0, r4
 8018fcc:	4798      	blx	r3
 8018fce:	f000 f8f1 	bl	80191b4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 8018fd2:	6843      	ldr	r3, [r0, #4]
 8018fd4:	4629      	mov	r1, r5
 8018fd6:	f104 0018 	add.w	r0, r4, #24
 8018fda:	689b      	ldr	r3, [r3, #8]
 8018fdc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8018fe0:	4718      	bx	r3
 8018fe2:	4770      	bx	lr

08018fe4 <_Pose__get_serialized_size>:
 8018fe4:	b538      	push	{r3, r4, r5, lr}
 8018fe6:	4604      	mov	r4, r0
 8018fe8:	b148      	cbz	r0, 8018ffe <_Pose__get_serialized_size+0x1a>
 8018fea:	2100      	movs	r1, #0
 8018fec:	f002 fc2c 	bl	801b848 <get_serialized_size_geometry_msgs__msg__Point>
 8018ff0:	4605      	mov	r5, r0
 8018ff2:	4601      	mov	r1, r0
 8018ff4:	f104 0018 	add.w	r0, r4, #24
 8018ff8:	f000 f828 	bl	801904c <get_serialized_size_geometry_msgs__msg__Quaternion>
 8018ffc:	4428      	add	r0, r5
 8018ffe:	bd38      	pop	{r3, r4, r5, pc}

08019000 <_Pose__max_serialized_size>:
 8019000:	b510      	push	{r4, lr}
 8019002:	b082      	sub	sp, #8
 8019004:	2301      	movs	r3, #1
 8019006:	2100      	movs	r1, #0
 8019008:	f10d 0007 	add.w	r0, sp, #7
 801900c:	f88d 3007 	strb.w	r3, [sp, #7]
 8019010:	f002 fc8c 	bl	801b92c <max_serialized_size_geometry_msgs__msg__Point>
 8019014:	4604      	mov	r4, r0
 8019016:	4601      	mov	r1, r0
 8019018:	f10d 0007 	add.w	r0, sp, #7
 801901c:	f000 f8a8 	bl	8019170 <max_serialized_size_geometry_msgs__msg__Quaternion>
 8019020:	4420      	add	r0, r4
 8019022:	b002      	add	sp, #8
 8019024:	bd10      	pop	{r4, pc}
 8019026:	bf00      	nop

08019028 <max_serialized_size_geometry_msgs__msg__Pose>:
 8019028:	2301      	movs	r3, #1
 801902a:	b570      	push	{r4, r5, r6, lr}
 801902c:	7003      	strb	r3, [r0, #0]
 801902e:	4605      	mov	r5, r0
 8019030:	460e      	mov	r6, r1
 8019032:	f002 fc7b 	bl	801b92c <max_serialized_size_geometry_msgs__msg__Point>
 8019036:	4604      	mov	r4, r0
 8019038:	1831      	adds	r1, r6, r0
 801903a:	4628      	mov	r0, r5
 801903c:	f000 f898 	bl	8019170 <max_serialized_size_geometry_msgs__msg__Quaternion>
 8019040:	4420      	add	r0, r4
 8019042:	bd70      	pop	{r4, r5, r6, pc}

08019044 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose>:
 8019044:	4800      	ldr	r0, [pc, #0]	@ (8019048 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x4>)
 8019046:	4770      	bx	lr
 8019048:	20002c98 	.word	0x20002c98

0801904c <get_serialized_size_geometry_msgs__msg__Quaternion>:
 801904c:	b1f0      	cbz	r0, 801908c <get_serialized_size_geometry_msgs__msg__Quaternion+0x40>
 801904e:	b570      	push	{r4, r5, r6, lr}
 8019050:	460d      	mov	r5, r1
 8019052:	4628      	mov	r0, r5
 8019054:	2108      	movs	r1, #8
 8019056:	f7f4 fc91 	bl	800d97c <ucdr_alignment>
 801905a:	2108      	movs	r1, #8
 801905c:	186c      	adds	r4, r5, r1
 801905e:	4404      	add	r4, r0
 8019060:	4620      	mov	r0, r4
 8019062:	f7f4 fc8b 	bl	800d97c <ucdr_alignment>
 8019066:	f100 0608 	add.w	r6, r0, #8
 801906a:	4426      	add	r6, r4
 801906c:	2108      	movs	r1, #8
 801906e:	4630      	mov	r0, r6
 8019070:	f7f4 fc84 	bl	800d97c <ucdr_alignment>
 8019074:	f100 0408 	add.w	r4, r0, #8
 8019078:	4434      	add	r4, r6
 801907a:	2108      	movs	r1, #8
 801907c:	4620      	mov	r0, r4
 801907e:	f7f4 fc7d 	bl	800d97c <ucdr_alignment>
 8019082:	f1c5 0508 	rsb	r5, r5, #8
 8019086:	4405      	add	r5, r0
 8019088:	1928      	adds	r0, r5, r4
 801908a:	bd70      	pop	{r4, r5, r6, pc}
 801908c:	4770      	bx	lr
 801908e:	bf00      	nop

08019090 <_Quaternion__cdr_deserialize>:
 8019090:	b538      	push	{r3, r4, r5, lr}
 8019092:	460c      	mov	r4, r1
 8019094:	b199      	cbz	r1, 80190be <_Quaternion__cdr_deserialize+0x2e>
 8019096:	4605      	mov	r5, r0
 8019098:	f7f4 fa92 	bl	800d5c0 <ucdr_deserialize_double>
 801909c:	f104 0108 	add.w	r1, r4, #8
 80190a0:	4628      	mov	r0, r5
 80190a2:	f7f4 fa8d 	bl	800d5c0 <ucdr_deserialize_double>
 80190a6:	f104 0110 	add.w	r1, r4, #16
 80190aa:	4628      	mov	r0, r5
 80190ac:	f7f4 fa88 	bl	800d5c0 <ucdr_deserialize_double>
 80190b0:	f104 0118 	add.w	r1, r4, #24
 80190b4:	4628      	mov	r0, r5
 80190b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80190ba:	f7f4 ba81 	b.w	800d5c0 <ucdr_deserialize_double>
 80190be:	4608      	mov	r0, r1
 80190c0:	bd38      	pop	{r3, r4, r5, pc}
 80190c2:	bf00      	nop

080190c4 <_Quaternion__cdr_serialize>:
 80190c4:	b1c0      	cbz	r0, 80190f8 <_Quaternion__cdr_serialize+0x34>
 80190c6:	b538      	push	{r3, r4, r5, lr}
 80190c8:	ed90 0b00 	vldr	d0, [r0]
 80190cc:	460d      	mov	r5, r1
 80190ce:	4604      	mov	r4, r0
 80190d0:	4608      	mov	r0, r1
 80190d2:	f7f4 f8e5 	bl	800d2a0 <ucdr_serialize_double>
 80190d6:	ed94 0b02 	vldr	d0, [r4, #8]
 80190da:	4628      	mov	r0, r5
 80190dc:	f7f4 f8e0 	bl	800d2a0 <ucdr_serialize_double>
 80190e0:	ed94 0b04 	vldr	d0, [r4, #16]
 80190e4:	4628      	mov	r0, r5
 80190e6:	f7f4 f8db 	bl	800d2a0 <ucdr_serialize_double>
 80190ea:	ed94 0b06 	vldr	d0, [r4, #24]
 80190ee:	4628      	mov	r0, r5
 80190f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80190f4:	f7f4 b8d4 	b.w	800d2a0 <ucdr_serialize_double>
 80190f8:	4770      	bx	lr
 80190fa:	bf00      	nop

080190fc <_Quaternion__get_serialized_size>:
 80190fc:	b1d8      	cbz	r0, 8019136 <_Quaternion__get_serialized_size+0x3a>
 80190fe:	b538      	push	{r3, r4, r5, lr}
 8019100:	2108      	movs	r1, #8
 8019102:	2000      	movs	r0, #0
 8019104:	f7f4 fc3a 	bl	800d97c <ucdr_alignment>
 8019108:	f100 0408 	add.w	r4, r0, #8
 801910c:	2108      	movs	r1, #8
 801910e:	4620      	mov	r0, r4
 8019110:	f7f4 fc34 	bl	800d97c <ucdr_alignment>
 8019114:	f100 0508 	add.w	r5, r0, #8
 8019118:	4425      	add	r5, r4
 801911a:	2108      	movs	r1, #8
 801911c:	4628      	mov	r0, r5
 801911e:	f7f4 fc2d 	bl	800d97c <ucdr_alignment>
 8019122:	f100 0408 	add.w	r4, r0, #8
 8019126:	442c      	add	r4, r5
 8019128:	2108      	movs	r1, #8
 801912a:	4620      	mov	r0, r4
 801912c:	f7f4 fc26 	bl	800d97c <ucdr_alignment>
 8019130:	3008      	adds	r0, #8
 8019132:	4420      	add	r0, r4
 8019134:	bd38      	pop	{r3, r4, r5, pc}
 8019136:	4770      	bx	lr

08019138 <_Quaternion__max_serialized_size>:
 8019138:	b538      	push	{r3, r4, r5, lr}
 801913a:	2108      	movs	r1, #8
 801913c:	2000      	movs	r0, #0
 801913e:	f7f4 fc1d 	bl	800d97c <ucdr_alignment>
 8019142:	f100 0408 	add.w	r4, r0, #8
 8019146:	2108      	movs	r1, #8
 8019148:	4620      	mov	r0, r4
 801914a:	f7f4 fc17 	bl	800d97c <ucdr_alignment>
 801914e:	f100 0508 	add.w	r5, r0, #8
 8019152:	4425      	add	r5, r4
 8019154:	2108      	movs	r1, #8
 8019156:	4628      	mov	r0, r5
 8019158:	f7f4 fc10 	bl	800d97c <ucdr_alignment>
 801915c:	f100 0408 	add.w	r4, r0, #8
 8019160:	442c      	add	r4, r5
 8019162:	2108      	movs	r1, #8
 8019164:	4620      	mov	r0, r4
 8019166:	f7f4 fc09 	bl	800d97c <ucdr_alignment>
 801916a:	3008      	adds	r0, #8
 801916c:	4420      	add	r0, r4
 801916e:	bd38      	pop	{r3, r4, r5, pc}

08019170 <max_serialized_size_geometry_msgs__msg__Quaternion>:
 8019170:	b570      	push	{r4, r5, r6, lr}
 8019172:	2301      	movs	r3, #1
 8019174:	460c      	mov	r4, r1
 8019176:	7003      	strb	r3, [r0, #0]
 8019178:	2108      	movs	r1, #8
 801917a:	4620      	mov	r0, r4
 801917c:	f7f4 fbfe 	bl	800d97c <ucdr_alignment>
 8019180:	2108      	movs	r1, #8
 8019182:	1863      	adds	r3, r4, r1
 8019184:	18c5      	adds	r5, r0, r3
 8019186:	4628      	mov	r0, r5
 8019188:	f7f4 fbf8 	bl	800d97c <ucdr_alignment>
 801918c:	f100 0608 	add.w	r6, r0, #8
 8019190:	442e      	add	r6, r5
 8019192:	2108      	movs	r1, #8
 8019194:	4630      	mov	r0, r6
 8019196:	f7f4 fbf1 	bl	800d97c <ucdr_alignment>
 801919a:	f100 0508 	add.w	r5, r0, #8
 801919e:	4435      	add	r5, r6
 80191a0:	2108      	movs	r1, #8
 80191a2:	4628      	mov	r0, r5
 80191a4:	f7f4 fbea 	bl	800d97c <ucdr_alignment>
 80191a8:	f1c4 0408 	rsb	r4, r4, #8
 80191ac:	4420      	add	r0, r4
 80191ae:	4428      	add	r0, r5
 80191b0:	bd70      	pop	{r4, r5, r6, pc}
 80191b2:	bf00      	nop

080191b4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>:
 80191b4:	4800      	ldr	r0, [pc, #0]	@ (80191b8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x4>)
 80191b6:	4770      	bx	lr
 80191b8:	20002ccc 	.word	0x20002ccc

080191bc <get_serialized_size_geometry_msgs__msg__Transform>:
 80191bc:	b570      	push	{r4, r5, r6, lr}
 80191be:	4604      	mov	r4, r0
 80191c0:	b148      	cbz	r0, 80191d6 <get_serialized_size_geometry_msgs__msg__Transform+0x1a>
 80191c2:	460d      	mov	r5, r1
 80191c4:	f7f3 f858 	bl	800c278 <get_serialized_size_geometry_msgs__msg__Vector3>
 80191c8:	4606      	mov	r6, r0
 80191ca:	1829      	adds	r1, r5, r0
 80191cc:	f104 0018 	add.w	r0, r4, #24
 80191d0:	f7ff ff3c 	bl	801904c <get_serialized_size_geometry_msgs__msg__Quaternion>
 80191d4:	4430      	add	r0, r6
 80191d6:	bd70      	pop	{r4, r5, r6, pc}

080191d8 <_Transform__cdr_deserialize>:
 80191d8:	b570      	push	{r4, r5, r6, lr}
 80191da:	460c      	mov	r4, r1
 80191dc:	b189      	cbz	r1, 8019202 <_Transform__cdr_deserialize+0x2a>
 80191de:	4605      	mov	r5, r0
 80191e0:	f7f3 f8d6 	bl	800c390 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 80191e4:	6843      	ldr	r3, [r0, #4]
 80191e6:	4621      	mov	r1, r4
 80191e8:	68db      	ldr	r3, [r3, #12]
 80191ea:	4628      	mov	r0, r5
 80191ec:	4798      	blx	r3
 80191ee:	f7ff ffe1 	bl	80191b4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 80191f2:	6843      	ldr	r3, [r0, #4]
 80191f4:	f104 0118 	add.w	r1, r4, #24
 80191f8:	4628      	mov	r0, r5
 80191fa:	68db      	ldr	r3, [r3, #12]
 80191fc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8019200:	4718      	bx	r3
 8019202:	4608      	mov	r0, r1
 8019204:	bd70      	pop	{r4, r5, r6, pc}
 8019206:	bf00      	nop

08019208 <_Transform__cdr_serialize>:
 8019208:	b198      	cbz	r0, 8019232 <_Transform__cdr_serialize+0x2a>
 801920a:	b570      	push	{r4, r5, r6, lr}
 801920c:	460d      	mov	r5, r1
 801920e:	4604      	mov	r4, r0
 8019210:	f7f3 f8be 	bl	800c390 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 8019214:	6843      	ldr	r3, [r0, #4]
 8019216:	4629      	mov	r1, r5
 8019218:	689b      	ldr	r3, [r3, #8]
 801921a:	4620      	mov	r0, r4
 801921c:	4798      	blx	r3
 801921e:	f7ff ffc9 	bl	80191b4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 8019222:	6843      	ldr	r3, [r0, #4]
 8019224:	4629      	mov	r1, r5
 8019226:	f104 0018 	add.w	r0, r4, #24
 801922a:	689b      	ldr	r3, [r3, #8]
 801922c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8019230:	4718      	bx	r3
 8019232:	4770      	bx	lr

08019234 <_Transform__get_serialized_size>:
 8019234:	b538      	push	{r3, r4, r5, lr}
 8019236:	4604      	mov	r4, r0
 8019238:	b148      	cbz	r0, 801924e <_Transform__get_serialized_size+0x1a>
 801923a:	2100      	movs	r1, #0
 801923c:	f7f3 f81c 	bl	800c278 <get_serialized_size_geometry_msgs__msg__Vector3>
 8019240:	4605      	mov	r5, r0
 8019242:	4601      	mov	r1, r0
 8019244:	f104 0018 	add.w	r0, r4, #24
 8019248:	f7ff ff00 	bl	801904c <get_serialized_size_geometry_msgs__msg__Quaternion>
 801924c:	4428      	add	r0, r5
 801924e:	bd38      	pop	{r3, r4, r5, pc}

08019250 <_Transform__max_serialized_size>:
 8019250:	b510      	push	{r4, lr}
 8019252:	b082      	sub	sp, #8
 8019254:	2301      	movs	r3, #1
 8019256:	2100      	movs	r1, #0
 8019258:	f10d 0007 	add.w	r0, sp, #7
 801925c:	f88d 3007 	strb.w	r3, [sp, #7]
 8019260:	f7f3 f87c 	bl	800c35c <max_serialized_size_geometry_msgs__msg__Vector3>
 8019264:	4604      	mov	r4, r0
 8019266:	4601      	mov	r1, r0
 8019268:	f10d 0007 	add.w	r0, sp, #7
 801926c:	f7ff ff80 	bl	8019170 <max_serialized_size_geometry_msgs__msg__Quaternion>
 8019270:	4420      	add	r0, r4
 8019272:	b002      	add	sp, #8
 8019274:	bd10      	pop	{r4, pc}
 8019276:	bf00      	nop

08019278 <max_serialized_size_geometry_msgs__msg__Transform>:
 8019278:	2301      	movs	r3, #1
 801927a:	b570      	push	{r4, r5, r6, lr}
 801927c:	7003      	strb	r3, [r0, #0]
 801927e:	4605      	mov	r5, r0
 8019280:	460e      	mov	r6, r1
 8019282:	f7f3 f86b 	bl	800c35c <max_serialized_size_geometry_msgs__msg__Vector3>
 8019286:	4604      	mov	r4, r0
 8019288:	1831      	adds	r1, r6, r0
 801928a:	4628      	mov	r0, r5
 801928c:	f7ff ff70 	bl	8019170 <max_serialized_size_geometry_msgs__msg__Quaternion>
 8019290:	4420      	add	r0, r4
 8019292:	bd70      	pop	{r4, r5, r6, pc}

08019294 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Transform>:
 8019294:	4800      	ldr	r0, [pc, #0]	@ (8019298 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x4>)
 8019296:	4770      	bx	lr
 8019298:	20002d00 	.word	0x20002d00

0801929c <ucdr_serialize_string>:
 801929c:	b538      	push	{r3, r4, r5, lr}
 801929e:	4605      	mov	r5, r0
 80192a0:	4608      	mov	r0, r1
 80192a2:	460c      	mov	r4, r1
 80192a4:	f7e6 fffc 	bl	80002a0 <strlen>
 80192a8:	4621      	mov	r1, r4
 80192aa:	1c42      	adds	r2, r0, #1
 80192ac:	4628      	mov	r0, r5
 80192ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80192b2:	f7f7 baff 	b.w	80108b4 <ucdr_serialize_sequence_char>
 80192b6:	bf00      	nop

080192b8 <ucdr_deserialize_string>:
 80192b8:	b500      	push	{lr}
 80192ba:	b083      	sub	sp, #12
 80192bc:	ab01      	add	r3, sp, #4
 80192be:	f7f7 fb0b 	bl	80108d8 <ucdr_deserialize_sequence_char>
 80192c2:	b003      	add	sp, #12
 80192c4:	f85d fb04 	ldr.w	pc, [sp], #4

080192c8 <get_custom_error>:
 80192c8:	4b01      	ldr	r3, [pc, #4]	@ (80192d0 <get_custom_error+0x8>)
 80192ca:	7818      	ldrb	r0, [r3, #0]
 80192cc:	4770      	bx	lr
 80192ce:	bf00      	nop
 80192d0:	2001168a 	.word	0x2001168a

080192d4 <recv_custom_msg>:
 80192d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80192d8:	b089      	sub	sp, #36	@ 0x24
 80192da:	4693      	mov	fp, r2
 80192dc:	f890 2200 	ldrb.w	r2, [r0, #512]	@ 0x200
 80192e0:	9104      	str	r1, [sp, #16]
 80192e2:	2100      	movs	r1, #0
 80192e4:	f8d0 5274 	ldr.w	r5, [r0, #628]	@ 0x274
 80192e8:	9305      	str	r3, [sp, #20]
 80192ea:	4604      	mov	r4, r0
 80192ec:	f88d 101e 	strb.w	r1, [sp, #30]
 80192f0:	b332      	cbz	r2, 8019340 <recv_custom_msg+0x6c>
 80192f2:	f200 2a02 	addw	sl, r0, #514	@ 0x202
 80192f6:	f10d 091f 	add.w	r9, sp, #31
 80192fa:	f10d 0814 	add.w	r8, sp, #20
 80192fe:	f10d 071e 	add.w	r7, sp, #30
 8019302:	f44f 7600 	mov.w	r6, #512	@ 0x200
 8019306:	e004      	b.n	8019312 <recv_custom_msg+0x3e>
 8019308:	9b05      	ldr	r3, [sp, #20]
 801930a:	2b00      	cmp	r3, #0
 801930c:	dd10      	ble.n	8019330 <recv_custom_msg+0x5c>
 801930e:	f8d4 5274 	ldr.w	r5, [r4, #628]	@ 0x274
 8019312:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8019316:	e9cd 6700 	strd	r6, r7, [sp]
 801931a:	4623      	mov	r3, r4
 801931c:	4622      	mov	r2, r4
 801931e:	4629      	mov	r1, r5
 8019320:	4650      	mov	r0, sl
 8019322:	f001 f8f9 	bl	801a518 <uxr_read_framed_msg>
 8019326:	2800      	cmp	r0, #0
 8019328:	d0ee      	beq.n	8019308 <recv_custom_msg+0x34>
 801932a:	f89d 301e 	ldrb.w	r3, [sp, #30]
 801932e:	b1a3      	cbz	r3, 801935a <recv_custom_msg+0x86>
 8019330:	4b0e      	ldr	r3, [pc, #56]	@ (801936c <recv_custom_msg+0x98>)
 8019332:	f89d 201f 	ldrb.w	r2, [sp, #31]
 8019336:	701a      	strb	r2, [r3, #0]
 8019338:	2000      	movs	r0, #0
 801933a:	b009      	add	sp, #36	@ 0x24
 801933c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019340:	f10d 021f 	add.w	r2, sp, #31
 8019344:	9200      	str	r2, [sp, #0]
 8019346:	4601      	mov	r1, r0
 8019348:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801934c:	47a8      	blx	r5
 801934e:	2800      	cmp	r0, #0
 8019350:	d0ee      	beq.n	8019330 <recv_custom_msg+0x5c>
 8019352:	f89d 301e 	ldrb.w	r3, [sp, #30]
 8019356:	2b00      	cmp	r3, #0
 8019358:	d1ea      	bne.n	8019330 <recv_custom_msg+0x5c>
 801935a:	9b04      	ldr	r3, [sp, #16]
 801935c:	f8cb 0000 	str.w	r0, [fp]
 8019360:	2001      	movs	r0, #1
 8019362:	601c      	str	r4, [r3, #0]
 8019364:	b009      	add	sp, #36	@ 0x24
 8019366:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801936a:	bf00      	nop
 801936c:	2001168a 	.word	0x2001168a

08019370 <send_custom_msg>:
 8019370:	b570      	push	{r4, r5, r6, lr}
 8019372:	f890 5200 	ldrb.w	r5, [r0, #512]	@ 0x200
 8019376:	f8d0 4270 	ldr.w	r4, [r0, #624]	@ 0x270
 801937a:	b086      	sub	sp, #24
 801937c:	4616      	mov	r6, r2
 801937e:	b965      	cbnz	r5, 801939a <send_custom_msg+0x2a>
 8019380:	f10d 0317 	add.w	r3, sp, #23
 8019384:	47a0      	blx	r4
 8019386:	b108      	cbz	r0, 801938c <send_custom_msg+0x1c>
 8019388:	42b0      	cmp	r0, r6
 801938a:	d014      	beq.n	80193b6 <send_custom_msg+0x46>
 801938c:	4b0b      	ldr	r3, [pc, #44]	@ (80193bc <send_custom_msg+0x4c>)
 801938e:	f89d 2017 	ldrb.w	r2, [sp, #23]
 8019392:	701a      	strb	r2, [r3, #0]
 8019394:	2000      	movs	r0, #0
 8019396:	b006      	add	sp, #24
 8019398:	bd70      	pop	{r4, r5, r6, pc}
 801939a:	f10d 0217 	add.w	r2, sp, #23
 801939e:	9202      	str	r2, [sp, #8]
 80193a0:	2200      	movs	r2, #0
 80193a2:	e9cd 6200 	strd	r6, r2, [sp]
 80193a6:	460b      	mov	r3, r1
 80193a8:	4602      	mov	r2, r0
 80193aa:	4621      	mov	r1, r4
 80193ac:	f200 2002 	addw	r0, r0, #514	@ 0x202
 80193b0:	f000 fed4 	bl	801a15c <uxr_write_framed_msg>
 80193b4:	e7e7      	b.n	8019386 <send_custom_msg+0x16>
 80193b6:	2001      	movs	r0, #1
 80193b8:	b006      	add	sp, #24
 80193ba:	bd70      	pop	{r4, r5, r6, pc}
 80193bc:	2001168a 	.word	0x2001168a

080193c0 <uxr_set_custom_transport_callbacks>:
 80193c0:	b410      	push	{r4}
 80193c2:	9c01      	ldr	r4, [sp, #4]
 80193c4:	f8c0 4270 	str.w	r4, [r0, #624]	@ 0x270
 80193c8:	e9c0 239a 	strd	r2, r3, [r0, #616]	@ 0x268
 80193cc:	9b02      	ldr	r3, [sp, #8]
 80193ce:	f880 1200 	strb.w	r1, [r0, #512]	@ 0x200
 80193d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80193d6:	f8c0 3274 	str.w	r3, [r0, #628]	@ 0x274
 80193da:	4770      	bx	lr

080193dc <uxr_init_custom_transport>:
 80193dc:	b538      	push	{r3, r4, r5, lr}
 80193de:	f8d0 3268 	ldr.w	r3, [r0, #616]	@ 0x268
 80193e2:	b303      	cbz	r3, 8019426 <uxr_init_custom_transport+0x4a>
 80193e4:	f8d0 226c 	ldr.w	r2, [r0, #620]	@ 0x26c
 80193e8:	4604      	mov	r4, r0
 80193ea:	b1e2      	cbz	r2, 8019426 <uxr_init_custom_transport+0x4a>
 80193ec:	f8d0 2270 	ldr.w	r2, [r0, #624]	@ 0x270
 80193f0:	b1ca      	cbz	r2, 8019426 <uxr_init_custom_transport+0x4a>
 80193f2:	f8d0 2274 	ldr.w	r2, [r0, #628]	@ 0x274
 80193f6:	b1b2      	cbz	r2, 8019426 <uxr_init_custom_transport+0x4a>
 80193f8:	f8c0 128c 	str.w	r1, [r0, #652]	@ 0x28c
 80193fc:	4798      	blx	r3
 80193fe:	4605      	mov	r5, r0
 8019400:	b188      	cbz	r0, 8019426 <uxr_init_custom_transport+0x4a>
 8019402:	f894 3200 	ldrb.w	r3, [r4, #512]	@ 0x200
 8019406:	b98b      	cbnz	r3, 801942c <uxr_init_custom_transport+0x50>
 8019408:	490b      	ldr	r1, [pc, #44]	@ (8019438 <uxr_init_custom_transport+0x5c>)
 801940a:	4b0c      	ldr	r3, [pc, #48]	@ (801943c <uxr_init_custom_transport+0x60>)
 801940c:	4a0c      	ldr	r2, [pc, #48]	@ (8019440 <uxr_init_custom_transport+0x64>)
 801940e:	f8c4 3280 	str.w	r3, [r4, #640]	@ 0x280
 8019412:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8019416:	e9c4 419e 	strd	r4, r1, [r4, #632]	@ 0x278
 801941a:	f8c4 2284 	str.w	r2, [r4, #644]	@ 0x284
 801941e:	f8a4 3288 	strh.w	r3, [r4, #648]	@ 0x288
 8019422:	4628      	mov	r0, r5
 8019424:	bd38      	pop	{r3, r4, r5, pc}
 8019426:	2500      	movs	r5, #0
 8019428:	4628      	mov	r0, r5
 801942a:	bd38      	pop	{r3, r4, r5, pc}
 801942c:	2100      	movs	r1, #0
 801942e:	f204 2002 	addw	r0, r4, #514	@ 0x202
 8019432:	f000 fe8d 	bl	801a150 <uxr_init_framing_io>
 8019436:	e7e7      	b.n	8019408 <uxr_init_custom_transport+0x2c>
 8019438:	08019371 	.word	0x08019371
 801943c:	080192d5 	.word	0x080192d5
 8019440:	080192c9 	.word	0x080192c9

08019444 <uxr_close_custom_transport>:
 8019444:	f8d0 326c 	ldr.w	r3, [r0, #620]	@ 0x26c
 8019448:	4718      	bx	r3
 801944a:	bf00      	nop

0801944c <uxr_init_input_best_effort_stream>:
 801944c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8019450:	8003      	strh	r3, [r0, #0]
 8019452:	4770      	bx	lr

08019454 <uxr_reset_input_best_effort_stream>:
 8019454:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8019458:	8003      	strh	r3, [r0, #0]
 801945a:	4770      	bx	lr

0801945c <uxr_receive_best_effort_message>:
 801945c:	b538      	push	{r3, r4, r5, lr}
 801945e:	4604      	mov	r4, r0
 8019460:	8800      	ldrh	r0, [r0, #0]
 8019462:	460d      	mov	r5, r1
 8019464:	f000 fe5e 	bl	801a124 <uxr_seq_num_cmp>
 8019468:	4603      	mov	r3, r0
 801946a:	2b00      	cmp	r3, #0
 801946c:	ea4f 70d0 	mov.w	r0, r0, lsr #31
 8019470:	bfb8      	it	lt
 8019472:	8025      	strhlt	r5, [r4, #0]
 8019474:	bd38      	pop	{r3, r4, r5, pc}
 8019476:	bf00      	nop

08019478 <on_full_input_buffer>:
 8019478:	b570      	push	{r4, r5, r6, lr}
 801947a:	4605      	mov	r5, r0
 801947c:	460c      	mov	r4, r1
 801947e:	682b      	ldr	r3, [r5, #0]
 8019480:	6809      	ldr	r1, [r1, #0]
 8019482:	8920      	ldrh	r0, [r4, #8]
 8019484:	6862      	ldr	r2, [r4, #4]
 8019486:	fbb2 f2f0 	udiv	r2, r2, r0
 801948a:	1a5b      	subs	r3, r3, r1
 801948c:	fbb3 f3f2 	udiv	r3, r3, r2
 8019490:	3301      	adds	r3, #1
 8019492:	b29b      	uxth	r3, r3
 8019494:	fbb3 f6f0 	udiv	r6, r3, r0
 8019498:	fb00 3316 	mls	r3, r0, r6, r3
 801949c:	b29b      	uxth	r3, r3
 801949e:	fb02 f303 	mul.w	r3, r2, r3
 80194a2:	1d18      	adds	r0, r3, #4
 80194a4:	4408      	add	r0, r1
 80194a6:	7d26      	ldrb	r6, [r4, #20]
 80194a8:	f850 2c04 	ldr.w	r2, [r0, #-4]
 80194ac:	b116      	cbz	r6, 80194b4 <on_full_input_buffer+0x3c>
 80194ae:	2600      	movs	r6, #0
 80194b0:	f840 6c04 	str.w	r6, [r0, #-4]
 80194b4:	2a03      	cmp	r2, #3
 80194b6:	d801      	bhi.n	80194bc <on_full_input_buffer+0x44>
 80194b8:	2001      	movs	r0, #1
 80194ba:	bd70      	pop	{r4, r5, r6, pc}
 80194bc:	3308      	adds	r3, #8
 80194be:	4419      	add	r1, r3
 80194c0:	4628      	mov	r0, r5
 80194c2:	692b      	ldr	r3, [r5, #16]
 80194c4:	3a04      	subs	r2, #4
 80194c6:	f7f4 fa4d 	bl	800d964 <ucdr_init_buffer_origin>
 80194ca:	4628      	mov	r0, r5
 80194cc:	4902      	ldr	r1, [pc, #8]	@ (80194d8 <on_full_input_buffer+0x60>)
 80194ce:	4622      	mov	r2, r4
 80194d0:	f7f4 fa24 	bl	800d91c <ucdr_set_on_full_buffer_callback>
 80194d4:	2000      	movs	r0, #0
 80194d6:	bd70      	pop	{r4, r5, r6, pc}
 80194d8:	08019479 	.word	0x08019479

080194dc <uxr_init_input_reliable_stream>:
 80194dc:	b500      	push	{lr}
 80194de:	e9c0 1200 	strd	r1, r2, [r0]
 80194e2:	f04f 0e00 	mov.w	lr, #0
 80194e6:	9a01      	ldr	r2, [sp, #4]
 80194e8:	8103      	strh	r3, [r0, #8]
 80194ea:	6102      	str	r2, [r0, #16]
 80194ec:	f880 e014 	strb.w	lr, [r0, #20]
 80194f0:	b1d3      	cbz	r3, 8019528 <uxr_init_input_reliable_stream+0x4c>
 80194f2:	f8c1 e000 	str.w	lr, [r1]
 80194f6:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 80194fa:	f1bc 0f01 	cmp.w	ip, #1
 80194fe:	d913      	bls.n	8019528 <uxr_init_input_reliable_stream+0x4c>
 8019500:	2301      	movs	r3, #1
 8019502:	fbb3 f1fc 	udiv	r1, r3, ip
 8019506:	fb0c 3111 	mls	r1, ip, r1, r3
 801950a:	b289      	uxth	r1, r1
 801950c:	6842      	ldr	r2, [r0, #4]
 801950e:	fbb2 f2fc 	udiv	r2, r2, ip
 8019512:	fb01 f202 	mul.w	r2, r1, r2
 8019516:	6801      	ldr	r1, [r0, #0]
 8019518:	f841 e002 	str.w	lr, [r1, r2]
 801951c:	3301      	adds	r3, #1
 801951e:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8019522:	b29b      	uxth	r3, r3
 8019524:	459c      	cmp	ip, r3
 8019526:	d8ec      	bhi.n	8019502 <uxr_init_input_reliable_stream+0x26>
 8019528:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801952c:	60c3      	str	r3, [r0, #12]
 801952e:	f85d fb04 	ldr.w	pc, [sp], #4
 8019532:	bf00      	nop

08019534 <uxr_reset_input_reliable_stream>:
 8019534:	8901      	ldrh	r1, [r0, #8]
 8019536:	b1e9      	cbz	r1, 8019574 <uxr_reset_input_reliable_stream+0x40>
 8019538:	f04f 0c00 	mov.w	ip, #0
 801953c:	b500      	push	{lr}
 801953e:	4663      	mov	r3, ip
 8019540:	46e6      	mov	lr, ip
 8019542:	fbb3 f2f1 	udiv	r2, r3, r1
 8019546:	fb01 3312 	mls	r3, r1, r2, r3
 801954a:	b29b      	uxth	r3, r3
 801954c:	6842      	ldr	r2, [r0, #4]
 801954e:	fbb2 f2f1 	udiv	r2, r2, r1
 8019552:	fb03 f202 	mul.w	r2, r3, r2
 8019556:	6803      	ldr	r3, [r0, #0]
 8019558:	f843 e002 	str.w	lr, [r3, r2]
 801955c:	f10c 0c01 	add.w	ip, ip, #1
 8019560:	8901      	ldrh	r1, [r0, #8]
 8019562:	fa1f f38c 	uxth.w	r3, ip
 8019566:	4299      	cmp	r1, r3
 8019568:	d8eb      	bhi.n	8019542 <uxr_reset_input_reliable_stream+0xe>
 801956a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801956e:	60c3      	str	r3, [r0, #12]
 8019570:	f85d fb04 	ldr.w	pc, [sp], #4
 8019574:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8019578:	60c3      	str	r3, [r0, #12]
 801957a:	4770      	bx	lr

0801957c <uxr_receive_reliable_message>:
 801957c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019580:	4604      	mov	r4, r0
 8019582:	460d      	mov	r5, r1
 8019584:	8901      	ldrh	r1, [r0, #8]
 8019586:	8980      	ldrh	r0, [r0, #12]
 8019588:	4690      	mov	r8, r2
 801958a:	461f      	mov	r7, r3
 801958c:	f000 fdc2 	bl	801a114 <uxr_seq_num_add>
 8019590:	4629      	mov	r1, r5
 8019592:	4606      	mov	r6, r0
 8019594:	89a0      	ldrh	r0, [r4, #12]
 8019596:	f000 fdc5 	bl	801a124 <uxr_seq_num_cmp>
 801959a:	2800      	cmp	r0, #0
 801959c:	db0a      	blt.n	80195b4 <uxr_receive_reliable_message+0x38>
 801959e:	2600      	movs	r6, #0
 80195a0:	89e0      	ldrh	r0, [r4, #14]
 80195a2:	4629      	mov	r1, r5
 80195a4:	f000 fdbe 	bl	801a124 <uxr_seq_num_cmp>
 80195a8:	2800      	cmp	r0, #0
 80195aa:	bfb8      	it	lt
 80195ac:	81e5      	strhlt	r5, [r4, #14]
 80195ae:	4630      	mov	r0, r6
 80195b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80195b4:	4630      	mov	r0, r6
 80195b6:	4629      	mov	r1, r5
 80195b8:	f000 fdb4 	bl	801a124 <uxr_seq_num_cmp>
 80195bc:	2800      	cmp	r0, #0
 80195be:	dbee      	blt.n	801959e <uxr_receive_reliable_message+0x22>
 80195c0:	6923      	ldr	r3, [r4, #16]
 80195c2:	4640      	mov	r0, r8
 80195c4:	4798      	blx	r3
 80195c6:	2101      	movs	r1, #1
 80195c8:	4606      	mov	r6, r0
 80195ca:	89a0      	ldrh	r0, [r4, #12]
 80195cc:	f000 fda2 	bl	801a114 <uxr_seq_num_add>
 80195d0:	b90e      	cbnz	r6, 80195d6 <uxr_receive_reliable_message+0x5a>
 80195d2:	4285      	cmp	r5, r0
 80195d4:	d046      	beq.n	8019664 <uxr_receive_reliable_message+0xe8>
 80195d6:	8921      	ldrh	r1, [r4, #8]
 80195d8:	fbb5 f2f1 	udiv	r2, r5, r1
 80195dc:	fb01 5212 	mls	r2, r1, r2, r5
 80195e0:	b292      	uxth	r2, r2
 80195e2:	6863      	ldr	r3, [r4, #4]
 80195e4:	6820      	ldr	r0, [r4, #0]
 80195e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80195ea:	fb02 f303 	mul.w	r3, r2, r3
 80195ee:	3304      	adds	r3, #4
 80195f0:	4418      	add	r0, r3
 80195f2:	f850 3c04 	ldr.w	r3, [r0, #-4]
 80195f6:	2b00      	cmp	r3, #0
 80195f8:	d1d1      	bne.n	801959e <uxr_receive_reliable_message+0x22>
 80195fa:	4641      	mov	r1, r8
 80195fc:	463a      	mov	r2, r7
 80195fe:	f003 f840 	bl	801c682 <memcpy>
 8019602:	8921      	ldrh	r1, [r4, #8]
 8019604:	fbb5 f2f1 	udiv	r2, r5, r1
 8019608:	fb01 5212 	mls	r2, r1, r2, r5
 801960c:	b292      	uxth	r2, r2
 801960e:	6863      	ldr	r3, [r4, #4]
 8019610:	fbb3 f3f1 	udiv	r3, r3, r1
 8019614:	fb02 f303 	mul.w	r3, r2, r3
 8019618:	6822      	ldr	r2, [r4, #0]
 801961a:	50d7      	str	r7, [r2, r3]
 801961c:	9a06      	ldr	r2, [sp, #24]
 801961e:	2301      	movs	r3, #1
 8019620:	7013      	strb	r3, [r2, #0]
 8019622:	2e00      	cmp	r6, #0
 8019624:	d0bb      	beq.n	801959e <uxr_receive_reliable_message+0x22>
 8019626:	89a6      	ldrh	r6, [r4, #12]
 8019628:	2101      	movs	r1, #1
 801962a:	4630      	mov	r0, r6
 801962c:	f000 fd72 	bl	801a114 <uxr_seq_num_add>
 8019630:	8921      	ldrh	r1, [r4, #8]
 8019632:	fbb0 f2f1 	udiv	r2, r0, r1
 8019636:	fb01 0212 	mls	r2, r1, r2, r0
 801963a:	b292      	uxth	r2, r2
 801963c:	6863      	ldr	r3, [r4, #4]
 801963e:	fbb3 f3f1 	udiv	r3, r3, r1
 8019642:	4606      	mov	r6, r0
 8019644:	fb02 f303 	mul.w	r3, r2, r3
 8019648:	6820      	ldr	r0, [r4, #0]
 801964a:	3304      	adds	r3, #4
 801964c:	4418      	add	r0, r3
 801964e:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8019652:	2b00      	cmp	r3, #0
 8019654:	d0a3      	beq.n	801959e <uxr_receive_reliable_message+0x22>
 8019656:	6923      	ldr	r3, [r4, #16]
 8019658:	4798      	blx	r3
 801965a:	2802      	cmp	r0, #2
 801965c:	d005      	beq.n	801966a <uxr_receive_reliable_message+0xee>
 801965e:	2801      	cmp	r0, #1
 8019660:	d0e2      	beq.n	8019628 <uxr_receive_reliable_message+0xac>
 8019662:	e79c      	b.n	801959e <uxr_receive_reliable_message+0x22>
 8019664:	9b06      	ldr	r3, [sp, #24]
 8019666:	81a5      	strh	r5, [r4, #12]
 8019668:	701e      	strb	r6, [r3, #0]
 801966a:	2601      	movs	r6, #1
 801966c:	e798      	b.n	80195a0 <uxr_receive_reliable_message+0x24>
 801966e:	bf00      	nop

08019670 <uxr_next_input_reliable_buffer_available>:
 8019670:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019674:	4604      	mov	r4, r0
 8019676:	460f      	mov	r7, r1
 8019678:	8980      	ldrh	r0, [r0, #12]
 801967a:	2101      	movs	r1, #1
 801967c:	4690      	mov	r8, r2
 801967e:	f000 fd49 	bl	801a114 <uxr_seq_num_add>
 8019682:	8921      	ldrh	r1, [r4, #8]
 8019684:	fbb0 f2f1 	udiv	r2, r0, r1
 8019688:	fb01 0212 	mls	r2, r1, r2, r0
 801968c:	b292      	uxth	r2, r2
 801968e:	6863      	ldr	r3, [r4, #4]
 8019690:	6826      	ldr	r6, [r4, #0]
 8019692:	fbb3 f3f1 	udiv	r3, r3, r1
 8019696:	fb02 f303 	mul.w	r3, r2, r3
 801969a:	3304      	adds	r3, #4
 801969c:	441e      	add	r6, r3
 801969e:	f856 9c04 	ldr.w	r9, [r6, #-4]
 80196a2:	f1b9 0f00 	cmp.w	r9, #0
 80196a6:	d023      	beq.n	80196f0 <uxr_next_input_reliable_buffer_available+0x80>
 80196a8:	6923      	ldr	r3, [r4, #16]
 80196aa:	4605      	mov	r5, r0
 80196ac:	4630      	mov	r0, r6
 80196ae:	4798      	blx	r3
 80196b0:	4682      	mov	sl, r0
 80196b2:	b300      	cbz	r0, 80196f6 <uxr_next_input_reliable_buffer_available+0x86>
 80196b4:	f8b4 a00c 	ldrh.w	sl, [r4, #12]
 80196b8:	2101      	movs	r1, #1
 80196ba:	4650      	mov	r0, sl
 80196bc:	f000 fd2a 	bl	801a114 <uxr_seq_num_add>
 80196c0:	8921      	ldrh	r1, [r4, #8]
 80196c2:	fbb0 f2f1 	udiv	r2, r0, r1
 80196c6:	4682      	mov	sl, r0
 80196c8:	fb01 0212 	mls	r2, r1, r2, r0
 80196cc:	e9d4 0300 	ldrd	r0, r3, [r4]
 80196d0:	b292      	uxth	r2, r2
 80196d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80196d6:	fb02 f303 	mul.w	r3, r2, r3
 80196da:	3304      	adds	r3, #4
 80196dc:	4418      	add	r0, r3
 80196de:	f850 3c04 	ldr.w	r3, [r0, #-4]
 80196e2:	b12b      	cbz	r3, 80196f0 <uxr_next_input_reliable_buffer_available+0x80>
 80196e4:	6923      	ldr	r3, [r4, #16]
 80196e6:	4798      	blx	r3
 80196e8:	2802      	cmp	r0, #2
 80196ea:	d01b      	beq.n	8019724 <uxr_next_input_reliable_buffer_available+0xb4>
 80196ec:	2801      	cmp	r0, #1
 80196ee:	d0e3      	beq.n	80196b8 <uxr_next_input_reliable_buffer_available+0x48>
 80196f0:	2000      	movs	r0, #0
 80196f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80196f6:	464a      	mov	r2, r9
 80196f8:	4631      	mov	r1, r6
 80196fa:	4638      	mov	r0, r7
 80196fc:	f7f4 f93a 	bl	800d974 <ucdr_init_buffer>
 8019700:	8921      	ldrh	r1, [r4, #8]
 8019702:	fbb5 f2f1 	udiv	r2, r5, r1
 8019706:	fb01 5212 	mls	r2, r1, r2, r5
 801970a:	b292      	uxth	r2, r2
 801970c:	6863      	ldr	r3, [r4, #4]
 801970e:	fbb3 f3f1 	udiv	r3, r3, r1
 8019712:	fb02 f303 	mul.w	r3, r2, r3
 8019716:	6822      	ldr	r2, [r4, #0]
 8019718:	f842 a003 	str.w	sl, [r2, r3]
 801971c:	81a5      	strh	r5, [r4, #12]
 801971e:	2001      	movs	r0, #1
 8019720:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019724:	eb06 0108 	add.w	r1, r6, r8
 8019728:	8926      	ldrh	r6, [r4, #8]
 801972a:	fbb5 f0f6 	udiv	r0, r5, r6
 801972e:	fb06 5010 	mls	r0, r6, r0, r5
 8019732:	b280      	uxth	r0, r0
 8019734:	6863      	ldr	r3, [r4, #4]
 8019736:	fbb3 f3f6 	udiv	r3, r3, r6
 801973a:	fb00 f303 	mul.w	r3, r0, r3
 801973e:	6820      	ldr	r0, [r4, #0]
 8019740:	2500      	movs	r5, #0
 8019742:	50c5      	str	r5, [r0, r3]
 8019744:	eba9 0208 	sub.w	r2, r9, r8
 8019748:	4638      	mov	r0, r7
 801974a:	f7f4 f913 	bl	800d974 <ucdr_init_buffer>
 801974e:	4903      	ldr	r1, [pc, #12]	@ (801975c <uxr_next_input_reliable_buffer_available+0xec>)
 8019750:	4622      	mov	r2, r4
 8019752:	4638      	mov	r0, r7
 8019754:	f7f4 f8e2 	bl	800d91c <ucdr_set_on_full_buffer_callback>
 8019758:	4655      	mov	r5, sl
 801975a:	e7df      	b.n	801971c <uxr_next_input_reliable_buffer_available+0xac>
 801975c:	08019479 	.word	0x08019479

08019760 <uxr_process_heartbeat>:
 8019760:	b538      	push	{r3, r4, r5, lr}
 8019762:	4611      	mov	r1, r2
 8019764:	4604      	mov	r4, r0
 8019766:	89c0      	ldrh	r0, [r0, #14]
 8019768:	4615      	mov	r5, r2
 801976a:	f000 fcdb 	bl	801a124 <uxr_seq_num_cmp>
 801976e:	2800      	cmp	r0, #0
 8019770:	bfb8      	it	lt
 8019772:	81e5      	strhlt	r5, [r4, #14]
 8019774:	bd38      	pop	{r3, r4, r5, pc}
 8019776:	bf00      	nop

08019778 <uxr_compute_acknack>:
 8019778:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801977c:	8903      	ldrh	r3, [r0, #8]
 801977e:	8985      	ldrh	r5, [r0, #12]
 8019780:	4604      	mov	r4, r0
 8019782:	460e      	mov	r6, r1
 8019784:	2b00      	cmp	r3, #0
 8019786:	d048      	beq.n	801981a <uxr_compute_acknack+0xa2>
 8019788:	4628      	mov	r0, r5
 801978a:	2701      	movs	r7, #1
 801978c:	e003      	b.n	8019796 <uxr_compute_acknack+0x1e>
 801978e:	4567      	cmp	r7, ip
 8019790:	d243      	bcs.n	801981a <uxr_compute_acknack+0xa2>
 8019792:	89a0      	ldrh	r0, [r4, #12]
 8019794:	3701      	adds	r7, #1
 8019796:	b2b9      	uxth	r1, r7
 8019798:	f000 fcbc 	bl	801a114 <uxr_seq_num_add>
 801979c:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 80197a0:	fbb0 f2fc 	udiv	r2, r0, ip
 80197a4:	e9d4 1300 	ldrd	r1, r3, [r4]
 80197a8:	fb0c 0212 	mls	r2, ip, r2, r0
 80197ac:	b292      	uxth	r2, r2
 80197ae:	fbb3 f3fc 	udiv	r3, r3, ip
 80197b2:	fb02 f303 	mul.w	r3, r2, r3
 80197b6:	58cb      	ldr	r3, [r1, r3]
 80197b8:	2b00      	cmp	r3, #0
 80197ba:	d1e8      	bne.n	801978e <uxr_compute_acknack+0x16>
 80197bc:	8030      	strh	r0, [r6, #0]
 80197be:	2101      	movs	r1, #1
 80197c0:	89e5      	ldrh	r5, [r4, #14]
 80197c2:	f000 fcab 	bl	801a11c <uxr_seq_num_sub>
 80197c6:	4601      	mov	r1, r0
 80197c8:	4628      	mov	r0, r5
 80197ca:	f000 fca7 	bl	801a11c <uxr_seq_num_sub>
 80197ce:	4605      	mov	r5, r0
 80197d0:	4607      	mov	r7, r0
 80197d2:	b1f8      	cbz	r0, 8019814 <uxr_compute_acknack+0x9c>
 80197d4:	f04f 0900 	mov.w	r9, #0
 80197d8:	464d      	mov	r5, r9
 80197da:	f04f 0801 	mov.w	r8, #1
 80197de:	fa1f f189 	uxth.w	r1, r9
 80197e2:	8830      	ldrh	r0, [r6, #0]
 80197e4:	f000 fc96 	bl	801a114 <uxr_seq_num_add>
 80197e8:	8921      	ldrh	r1, [r4, #8]
 80197ea:	fbb0 f3f1 	udiv	r3, r0, r1
 80197ee:	fb03 0011 	mls	r0, r3, r1, r0
 80197f2:	e9d4 2300 	ldrd	r2, r3, [r4]
 80197f6:	b280      	uxth	r0, r0
 80197f8:	fbb3 f3f1 	udiv	r3, r3, r1
 80197fc:	fb00 f303 	mul.w	r3, r0, r3
 8019800:	fa08 f109 	lsl.w	r1, r8, r9
 8019804:	58d3      	ldr	r3, [r2, r3]
 8019806:	f109 0901 	add.w	r9, r9, #1
 801980a:	b90b      	cbnz	r3, 8019810 <uxr_compute_acknack+0x98>
 801980c:	4329      	orrs	r1, r5
 801980e:	b28d      	uxth	r5, r1
 8019810:	454f      	cmp	r7, r9
 8019812:	d1e4      	bne.n	80197de <uxr_compute_acknack+0x66>
 8019814:	4628      	mov	r0, r5
 8019816:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801981a:	4628      	mov	r0, r5
 801981c:	e7ce      	b.n	80197bc <uxr_compute_acknack+0x44>
 801981e:	bf00      	nop

08019820 <uxr_init_output_best_effort_stream>:
 8019820:	f64f 7cff 	movw	ip, #65535	@ 0xffff
 8019824:	e9c0 3201 	strd	r3, r2, [r0, #4]
 8019828:	6001      	str	r1, [r0, #0]
 801982a:	7303      	strb	r3, [r0, #12]
 801982c:	f8a0 c00e 	strh.w	ip, [r0, #14]
 8019830:	4770      	bx	lr
 8019832:	bf00      	nop

08019834 <uxr_reset_output_best_effort_stream>:
 8019834:	7b02      	ldrb	r2, [r0, #12]
 8019836:	6042      	str	r2, [r0, #4]
 8019838:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801983c:	81c3      	strh	r3, [r0, #14]
 801983e:	4770      	bx	lr

08019840 <uxr_prepare_best_effort_buffer_to_write>:
 8019840:	b5f0      	push	{r4, r5, r6, r7, lr}
 8019842:	4604      	mov	r4, r0
 8019844:	b083      	sub	sp, #12
 8019846:	6840      	ldr	r0, [r0, #4]
 8019848:	460d      	mov	r5, r1
 801984a:	4616      	mov	r6, r2
 801984c:	f7f8 fc9a 	bl	8012184 <uxr_submessage_padding>
 8019850:	6863      	ldr	r3, [r4, #4]
 8019852:	4418      	add	r0, r3
 8019854:	68a3      	ldr	r3, [r4, #8]
 8019856:	1942      	adds	r2, r0, r5
 8019858:	4293      	cmp	r3, r2
 801985a:	bf2c      	ite	cs
 801985c:	2701      	movcs	r7, #1
 801985e:	2700      	movcc	r7, #0
 8019860:	d202      	bcs.n	8019868 <uxr_prepare_best_effort_buffer_to_write+0x28>
 8019862:	4638      	mov	r0, r7
 8019864:	b003      	add	sp, #12
 8019866:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019868:	9000      	str	r0, [sp, #0]
 801986a:	6821      	ldr	r1, [r4, #0]
 801986c:	4630      	mov	r0, r6
 801986e:	2300      	movs	r3, #0
 8019870:	f7f4 f86e 	bl	800d950 <ucdr_init_buffer_origin_offset>
 8019874:	6863      	ldr	r3, [r4, #4]
 8019876:	4638      	mov	r0, r7
 8019878:	442b      	add	r3, r5
 801987a:	6063      	str	r3, [r4, #4]
 801987c:	b003      	add	sp, #12
 801987e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08019880 <uxr_prepare_best_effort_buffer_to_send>:
 8019880:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019884:	4604      	mov	r4, r0
 8019886:	461d      	mov	r5, r3
 8019888:	6840      	ldr	r0, [r0, #4]
 801988a:	7b23      	ldrb	r3, [r4, #12]
 801988c:	4298      	cmp	r0, r3
 801988e:	bf8c      	ite	hi
 8019890:	2601      	movhi	r6, #1
 8019892:	2600      	movls	r6, #0
 8019894:	d802      	bhi.n	801989c <uxr_prepare_best_effort_buffer_to_send+0x1c>
 8019896:	4630      	mov	r0, r6
 8019898:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801989c:	4688      	mov	r8, r1
 801989e:	89e0      	ldrh	r0, [r4, #14]
 80198a0:	2101      	movs	r1, #1
 80198a2:	4617      	mov	r7, r2
 80198a4:	f000 fc36 	bl	801a114 <uxr_seq_num_add>
 80198a8:	6823      	ldr	r3, [r4, #0]
 80198aa:	81e0      	strh	r0, [r4, #14]
 80198ac:	8028      	strh	r0, [r5, #0]
 80198ae:	f8c8 3000 	str.w	r3, [r8]
 80198b2:	6863      	ldr	r3, [r4, #4]
 80198b4:	603b      	str	r3, [r7, #0]
 80198b6:	7b23      	ldrb	r3, [r4, #12]
 80198b8:	6063      	str	r3, [r4, #4]
 80198ba:	4630      	mov	r0, r6
 80198bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080198c0 <on_full_output_buffer>:
 80198c0:	b538      	push	{r3, r4, r5, lr}
 80198c2:	460c      	mov	r4, r1
 80198c4:	6803      	ldr	r3, [r0, #0]
 80198c6:	6809      	ldr	r1, [r1, #0]
 80198c8:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 80198cc:	6862      	ldr	r2, [r4, #4]
 80198ce:	fbb2 f2fc 	udiv	r2, r2, ip
 80198d2:	1a5b      	subs	r3, r3, r1
 80198d4:	fbb3 f3f2 	udiv	r3, r3, r2
 80198d8:	3301      	adds	r3, #1
 80198da:	b29b      	uxth	r3, r3
 80198dc:	fbb3 fefc 	udiv	lr, r3, ip
 80198e0:	fb0c 331e 	mls	r3, ip, lr, r3
 80198e4:	b29b      	uxth	r3, r3
 80198e6:	fb02 f303 	mul.w	r3, r2, r3
 80198ea:	f894 c00c 	ldrb.w	ip, [r4, #12]
 80198ee:	58ca      	ldr	r2, [r1, r3]
 80198f0:	4463      	add	r3, ip
 80198f2:	eba2 020c 	sub.w	r2, r2, ip
 80198f6:	3308      	adds	r3, #8
 80198f8:	4605      	mov	r5, r0
 80198fa:	4419      	add	r1, r3
 80198fc:	3a04      	subs	r2, #4
 80198fe:	6903      	ldr	r3, [r0, #16]
 8019900:	f7f4 f830 	bl	800d964 <ucdr_init_buffer_origin>
 8019904:	4628      	mov	r0, r5
 8019906:	4903      	ldr	r1, [pc, #12]	@ (8019914 <on_full_output_buffer+0x54>)
 8019908:	4622      	mov	r2, r4
 801990a:	f7f4 f807 	bl	800d91c <ucdr_set_on_full_buffer_callback>
 801990e:	2000      	movs	r0, #0
 8019910:	bd38      	pop	{r3, r4, r5, pc}
 8019912:	bf00      	nop
 8019914:	080198c1 	.word	0x080198c1

08019918 <uxr_init_output_reliable_stream>:
 8019918:	b410      	push	{r4}
 801991a:	f89d c004 	ldrb.w	ip, [sp, #4]
 801991e:	8103      	strh	r3, [r0, #8]
 8019920:	e9c0 1200 	strd	r1, r2, [r0]
 8019924:	f880 c00c 	strb.w	ip, [r0, #12]
 8019928:	b1d3      	cbz	r3, 8019960 <uxr_init_output_reliable_stream+0x48>
 801992a:	f8c1 c000 	str.w	ip, [r1]
 801992e:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8019932:	f1bc 0f01 	cmp.w	ip, #1
 8019936:	d913      	bls.n	8019960 <uxr_init_output_reliable_stream+0x48>
 8019938:	2301      	movs	r3, #1
 801993a:	fbb3 f1fc 	udiv	r1, r3, ip
 801993e:	fb0c 3111 	mls	r1, ip, r1, r3
 8019942:	b289      	uxth	r1, r1
 8019944:	6842      	ldr	r2, [r0, #4]
 8019946:	6804      	ldr	r4, [r0, #0]
 8019948:	fbb2 f2fc 	udiv	r2, r2, ip
 801994c:	fb01 f202 	mul.w	r2, r1, r2
 8019950:	7b01      	ldrb	r1, [r0, #12]
 8019952:	50a1      	str	r1, [r4, r2]
 8019954:	3301      	adds	r3, #1
 8019956:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 801995a:	b29b      	uxth	r3, r3
 801995c:	459c      	cmp	ip, r3
 801995e:	d8ec      	bhi.n	801993a <uxr_init_output_reliable_stream+0x22>
 8019960:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8019964:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8019968:	e9c0 2306 	strd	r2, r3, [r0, #24]
 801996c:	4905      	ldr	r1, [pc, #20]	@ (8019984 <uxr_init_output_reliable_stream+0x6c>)
 801996e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019972:	f8c0 100e 	str.w	r1, [r0, #14]
 8019976:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801997a:	2300      	movs	r3, #0
 801997c:	8242      	strh	r2, [r0, #18]
 801997e:	8403      	strh	r3, [r0, #32]
 8019980:	4770      	bx	lr
 8019982:	bf00      	nop
 8019984:	ffff0000 	.word	0xffff0000

08019988 <uxr_reset_output_reliable_stream>:
 8019988:	8901      	ldrh	r1, [r0, #8]
 801998a:	b1b1      	cbz	r1, 80199ba <uxr_reset_output_reliable_stream+0x32>
 801998c:	f04f 0c00 	mov.w	ip, #0
 8019990:	4663      	mov	r3, ip
 8019992:	fbb3 f2f1 	udiv	r2, r3, r1
 8019996:	fb01 3312 	mls	r3, r1, r2, r3
 801999a:	b29b      	uxth	r3, r3
 801999c:	6842      	ldr	r2, [r0, #4]
 801999e:	fbb2 f2f1 	udiv	r2, r2, r1
 80199a2:	6801      	ldr	r1, [r0, #0]
 80199a4:	fb03 f202 	mul.w	r2, r3, r2
 80199a8:	7b03      	ldrb	r3, [r0, #12]
 80199aa:	508b      	str	r3, [r1, r2]
 80199ac:	f10c 0c01 	add.w	ip, ip, #1
 80199b0:	8901      	ldrh	r1, [r0, #8]
 80199b2:	fa1f f38c 	uxth.w	r3, ip
 80199b6:	4299      	cmp	r1, r3
 80199b8:	d8eb      	bhi.n	8019992 <uxr_reset_output_reliable_stream+0xa>
 80199ba:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80199be:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80199c2:	e9c0 2306 	strd	r2, r3, [r0, #24]
 80199c6:	4904      	ldr	r1, [pc, #16]	@ (80199d8 <uxr_reset_output_reliable_stream+0x50>)
 80199c8:	f8c0 100e 	str.w	r1, [r0, #14]
 80199cc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80199d0:	2300      	movs	r3, #0
 80199d2:	8242      	strh	r2, [r0, #18]
 80199d4:	8403      	strh	r3, [r0, #32]
 80199d6:	4770      	bx	lr
 80199d8:	ffff0000 	.word	0xffff0000

080199dc <uxr_prepare_reliable_buffer_to_write>:
 80199dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80199e0:	4604      	mov	r4, r0
 80199e2:	b091      	sub	sp, #68	@ 0x44
 80199e4:	8900      	ldrh	r0, [r0, #8]
 80199e6:	89e7      	ldrh	r7, [r4, #14]
 80199e8:	6823      	ldr	r3, [r4, #0]
 80199ea:	9204      	str	r2, [sp, #16]
 80199ec:	fbb7 f2f0 	udiv	r2, r7, r0
 80199f0:	fb00 7212 	mls	r2, r0, r2, r7
 80199f4:	b292      	uxth	r2, r2
 80199f6:	6865      	ldr	r5, [r4, #4]
 80199f8:	fbb5 f5f0 	udiv	r5, r5, r0
 80199fc:	fb05 3202 	mla	r2, r5, r2, r3
 8019a00:	3204      	adds	r2, #4
 8019a02:	f852 ac04 	ldr.w	sl, [r2, #-4]
 8019a06:	f894 b00c 	ldrb.w	fp, [r4, #12]
 8019a0a:	9203      	str	r2, [sp, #12]
 8019a0c:	4688      	mov	r8, r1
 8019a0e:	f1a5 0904 	sub.w	r9, r5, #4
 8019a12:	2800      	cmp	r0, #0
 8019a14:	f000 8143 	beq.w	8019c9e <uxr_prepare_reliable_buffer_to_write+0x2c2>
 8019a18:	2100      	movs	r1, #0
 8019a1a:	460e      	mov	r6, r1
 8019a1c:	b28a      	uxth	r2, r1
 8019a1e:	fbb2 fcf0 	udiv	ip, r2, r0
 8019a22:	fb00 221c 	mls	r2, r0, ip, r2
 8019a26:	b292      	uxth	r2, r2
 8019a28:	fb05 f202 	mul.w	r2, r5, r2
 8019a2c:	3101      	adds	r1, #1
 8019a2e:	589a      	ldr	r2, [r3, r2]
 8019a30:	455a      	cmp	r2, fp
 8019a32:	bf04      	itt	eq
 8019a34:	3601      	addeq	r6, #1
 8019a36:	b2b6      	uxtheq	r6, r6
 8019a38:	4281      	cmp	r1, r0
 8019a3a:	d1ef      	bne.n	8019a1c <uxr_prepare_reliable_buffer_to_write+0x40>
 8019a3c:	4650      	mov	r0, sl
 8019a3e:	2104      	movs	r1, #4
 8019a40:	9605      	str	r6, [sp, #20]
 8019a42:	f7f3 ff9b 	bl	800d97c <ucdr_alignment>
 8019a46:	4482      	add	sl, r0
 8019a48:	eb0a 0208 	add.w	r2, sl, r8
 8019a4c:	454a      	cmp	r2, r9
 8019a4e:	f240 80ca 	bls.w	8019be6 <uxr_prepare_reliable_buffer_to_write+0x20a>
 8019a52:	7b22      	ldrb	r2, [r4, #12]
 8019a54:	4442      	add	r2, r8
 8019a56:	454a      	cmp	r2, r9
 8019a58:	f240 80b2 	bls.w	8019bc0 <uxr_prepare_reliable_buffer_to_write+0x1e4>
 8019a5c:	f5cb 427f 	rsb	r2, fp, #65280	@ 0xff00
 8019a60:	32fc      	adds	r2, #252	@ 0xfc
 8019a62:	fa1f f389 	uxth.w	r3, r9
 8019a66:	441a      	add	r2, r3
 8019a68:	b292      	uxth	r2, r2
 8019a6a:	fb06 fb02 	mul.w	fp, r6, r2
 8019a6e:	45c3      	cmp	fp, r8
 8019a70:	9205      	str	r2, [sp, #20]
 8019a72:	9206      	str	r2, [sp, #24]
 8019a74:	f0c0 80b3 	bcc.w	8019bde <uxr_prepare_reliable_buffer_to_write+0x202>
 8019a78:	f10a 0204 	add.w	r2, sl, #4
 8019a7c:	454a      	cmp	r2, r9
 8019a7e:	f080 80db 	bcs.w	8019c38 <uxr_prepare_reliable_buffer_to_write+0x25c>
 8019a82:	f1a3 0b04 	sub.w	fp, r3, #4
 8019a86:	ebab 0b0a 	sub.w	fp, fp, sl
 8019a8a:	9b05      	ldr	r3, [sp, #20]
 8019a8c:	fa1f fb8b 	uxth.w	fp, fp
 8019a90:	eba8 080b 	sub.w	r8, r8, fp
 8019a94:	fbb8 fcf3 	udiv	ip, r8, r3
 8019a98:	fb03 831c 	mls	r3, r3, ip, r8
 8019a9c:	fa1f fc8c 	uxth.w	ip, ip
 8019aa0:	2b00      	cmp	r3, #0
 8019aa2:	f040 80c1 	bne.w	8019c28 <uxr_prepare_reliable_buffer_to_write+0x24c>
 8019aa6:	45b4      	cmp	ip, r6
 8019aa8:	f200 8099 	bhi.w	8019bde <uxr_prepare_reliable_buffer_to_write+0x202>
 8019aac:	f10d 0820 	add.w	r8, sp, #32
 8019ab0:	f1bc 0f00 	cmp.w	ip, #0
 8019ab4:	d040      	beq.n	8019b38 <uxr_prepare_reliable_buffer_to_write+0x15c>
 8019ab6:	f8cd a01c 	str.w	sl, [sp, #28]
 8019aba:	2600      	movs	r6, #0
 8019abc:	f8dd a014 	ldr.w	sl, [sp, #20]
 8019ac0:	9505      	str	r5, [sp, #20]
 8019ac2:	f10d 0820 	add.w	r8, sp, #32
 8019ac6:	4665      	mov	r5, ip
 8019ac8:	e000      	b.n	8019acc <uxr_prepare_reliable_buffer_to_write+0xf0>
 8019aca:	46d3      	mov	fp, sl
 8019acc:	8921      	ldrh	r1, [r4, #8]
 8019ace:	fbb7 f2f1 	udiv	r2, r7, r1
 8019ad2:	fb01 7212 	mls	r2, r1, r2, r7
 8019ad6:	b292      	uxth	r2, r2
 8019ad8:	6863      	ldr	r3, [r4, #4]
 8019ada:	fbb3 f3f1 	udiv	r3, r3, r1
 8019ade:	6821      	ldr	r1, [r4, #0]
 8019ae0:	fb02 f303 	mul.w	r3, r2, r3
 8019ae4:	3304      	adds	r3, #4
 8019ae6:	4419      	add	r1, r3
 8019ae8:	4640      	mov	r0, r8
 8019aea:	f851 2c04 	ldr.w	r2, [r1, #-4]
 8019aee:	9200      	str	r2, [sp, #0]
 8019af0:	2300      	movs	r3, #0
 8019af2:	464a      	mov	r2, r9
 8019af4:	f7f3 ff2c 	bl	800d950 <ucdr_init_buffer_origin_offset>
 8019af8:	465a      	mov	r2, fp
 8019afa:	2300      	movs	r3, #0
 8019afc:	210d      	movs	r1, #13
 8019afe:	4640      	mov	r0, r8
 8019b00:	f7f8 fb00 	bl	8012104 <uxr_buffer_submessage_header>
 8019b04:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8019b08:	fbb7 f2fc 	udiv	r2, r7, ip
 8019b0c:	fb0c 7212 	mls	r2, ip, r2, r7
 8019b10:	b292      	uxth	r2, r2
 8019b12:	6863      	ldr	r3, [r4, #4]
 8019b14:	fbb3 f3fc 	udiv	r3, r3, ip
 8019b18:	fb02 f303 	mul.w	r3, r2, r3
 8019b1c:	6822      	ldr	r2, [r4, #0]
 8019b1e:	4638      	mov	r0, r7
 8019b20:	f842 9003 	str.w	r9, [r2, r3]
 8019b24:	2101      	movs	r1, #1
 8019b26:	f000 faf5 	bl	801a114 <uxr_seq_num_add>
 8019b2a:	3601      	adds	r6, #1
 8019b2c:	42ae      	cmp	r6, r5
 8019b2e:	4607      	mov	r7, r0
 8019b30:	d1cb      	bne.n	8019aca <uxr_prepare_reliable_buffer_to_write+0xee>
 8019b32:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8019b36:	9d05      	ldr	r5, [sp, #20]
 8019b38:	8920      	ldrh	r0, [r4, #8]
 8019b3a:	fbb7 f1f0 	udiv	r1, r7, r0
 8019b3e:	fb00 7111 	mls	r1, r0, r1, r7
 8019b42:	b289      	uxth	r1, r1
 8019b44:	6863      	ldr	r3, [r4, #4]
 8019b46:	fbb3 f3f0 	udiv	r3, r3, r0
 8019b4a:	fb01 f303 	mul.w	r3, r1, r3
 8019b4e:	6821      	ldr	r1, [r4, #0]
 8019b50:	3304      	adds	r3, #4
 8019b52:	4419      	add	r1, r3
 8019b54:	464a      	mov	r2, r9
 8019b56:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8019b5a:	9000      	str	r0, [sp, #0]
 8019b5c:	2300      	movs	r3, #0
 8019b5e:	4640      	mov	r0, r8
 8019b60:	f7f3 fef6 	bl	800d950 <ucdr_init_buffer_origin_offset>
 8019b64:	4640      	mov	r0, r8
 8019b66:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8019b6a:	2302      	movs	r3, #2
 8019b6c:	fa1f f288 	uxth.w	r2, r8
 8019b70:	210d      	movs	r1, #13
 8019b72:	f7f8 fac7 	bl	8012104 <uxr_buffer_submessage_header>
 8019b76:	8926      	ldrh	r6, [r4, #8]
 8019b78:	9b03      	ldr	r3, [sp, #12]
 8019b7a:	7b20      	ldrb	r0, [r4, #12]
 8019b7c:	f1a5 0208 	sub.w	r2, r5, #8
 8019b80:	f10a 0104 	add.w	r1, sl, #4
 8019b84:	fbb7 f5f6 	udiv	r5, r7, r6
 8019b88:	fb06 7515 	mls	r5, r6, r5, r7
 8019b8c:	440b      	add	r3, r1
 8019b8e:	b2ad      	uxth	r5, r5
 8019b90:	4619      	mov	r1, r3
 8019b92:	3004      	adds	r0, #4
 8019b94:	6863      	ldr	r3, [r4, #4]
 8019b96:	fbb3 f3f6 	udiv	r3, r3, r6
 8019b9a:	fb05 f303 	mul.w	r3, r5, r3
 8019b9e:	6825      	ldr	r5, [r4, #0]
 8019ba0:	4440      	add	r0, r8
 8019ba2:	50e8      	str	r0, [r5, r3]
 8019ba4:	9d04      	ldr	r5, [sp, #16]
 8019ba6:	eba2 020a 	sub.w	r2, r2, sl
 8019baa:	4628      	mov	r0, r5
 8019bac:	f7f3 fee2 	bl	800d974 <ucdr_init_buffer>
 8019bb0:	493c      	ldr	r1, [pc, #240]	@ (8019ca4 <uxr_prepare_reliable_buffer_to_write+0x2c8>)
 8019bb2:	4622      	mov	r2, r4
 8019bb4:	4628      	mov	r0, r5
 8019bb6:	f7f3 feb1 	bl	800d91c <ucdr_set_on_full_buffer_callback>
 8019bba:	81e7      	strh	r7, [r4, #14]
 8019bbc:	2001      	movs	r0, #1
 8019bbe:	e00f      	b.n	8019be0 <uxr_prepare_reliable_buffer_to_write+0x204>
 8019bc0:	2101      	movs	r1, #1
 8019bc2:	89e0      	ldrh	r0, [r4, #14]
 8019bc4:	f000 faa6 	bl	801a114 <uxr_seq_num_add>
 8019bc8:	8921      	ldrh	r1, [r4, #8]
 8019bca:	4605      	mov	r5, r0
 8019bcc:	8a60      	ldrh	r0, [r4, #18]
 8019bce:	f000 faa1 	bl	801a114 <uxr_seq_num_add>
 8019bd2:	4601      	mov	r1, r0
 8019bd4:	4628      	mov	r0, r5
 8019bd6:	f000 faa5 	bl	801a124 <uxr_seq_num_cmp>
 8019bda:	2800      	cmp	r0, #0
 8019bdc:	dd45      	ble.n	8019c6a <uxr_prepare_reliable_buffer_to_write+0x28e>
 8019bde:	2000      	movs	r0, #0
 8019be0:	b011      	add	sp, #68	@ 0x44
 8019be2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019be6:	8921      	ldrh	r1, [r4, #8]
 8019be8:	8a60      	ldrh	r0, [r4, #18]
 8019bea:	9205      	str	r2, [sp, #20]
 8019bec:	f000 fa92 	bl	801a114 <uxr_seq_num_add>
 8019bf0:	4601      	mov	r1, r0
 8019bf2:	4638      	mov	r0, r7
 8019bf4:	f000 fa96 	bl	801a124 <uxr_seq_num_cmp>
 8019bf8:	2800      	cmp	r0, #0
 8019bfa:	9a05      	ldr	r2, [sp, #20]
 8019bfc:	dcef      	bgt.n	8019bde <uxr_prepare_reliable_buffer_to_write+0x202>
 8019bfe:	8926      	ldrh	r6, [r4, #8]
 8019c00:	fbb7 f5f6 	udiv	r5, r7, r6
 8019c04:	fb06 7515 	mls	r5, r6, r5, r7
 8019c08:	b2ad      	uxth	r5, r5
 8019c0a:	6863      	ldr	r3, [r4, #4]
 8019c0c:	6824      	ldr	r4, [r4, #0]
 8019c0e:	fbb3 f3f6 	udiv	r3, r3, r6
 8019c12:	fb05 f303 	mul.w	r3, r5, r3
 8019c16:	e9dd 1003 	ldrd	r1, r0, [sp, #12]
 8019c1a:	50e2      	str	r2, [r4, r3]
 8019c1c:	2300      	movs	r3, #0
 8019c1e:	f8cd a000 	str.w	sl, [sp]
 8019c22:	f7f3 fe95 	bl	800d950 <ucdr_init_buffer_origin_offset>
 8019c26:	e7c9      	b.n	8019bbc <uxr_prepare_reliable_buffer_to_write+0x1e0>
 8019c28:	f10c 0c01 	add.w	ip, ip, #1
 8019c2c:	fa1f fc8c 	uxth.w	ip, ip
 8019c30:	45b4      	cmp	ip, r6
 8019c32:	9306      	str	r3, [sp, #24]
 8019c34:	d8d3      	bhi.n	8019bde <uxr_prepare_reliable_buffer_to_write+0x202>
 8019c36:	e739      	b.n	8019aac <uxr_prepare_reliable_buffer_to_write+0xd0>
 8019c38:	4638      	mov	r0, r7
 8019c3a:	2101      	movs	r1, #1
 8019c3c:	9307      	str	r3, [sp, #28]
 8019c3e:	f000 fa69 	bl	801a114 <uxr_seq_num_add>
 8019c42:	8921      	ldrh	r1, [r4, #8]
 8019c44:	6862      	ldr	r2, [r4, #4]
 8019c46:	4607      	mov	r7, r0
 8019c48:	fbb0 f0f1 	udiv	r0, r0, r1
 8019c4c:	fb01 7010 	mls	r0, r1, r0, r7
 8019c50:	b280      	uxth	r0, r0
 8019c52:	fbb2 f1f1 	udiv	r1, r2, r1
 8019c56:	6822      	ldr	r2, [r4, #0]
 8019c58:	fb00 f101 	mul.w	r1, r0, r1
 8019c5c:	3104      	adds	r1, #4
 8019c5e:	1853      	adds	r3, r2, r1
 8019c60:	9303      	str	r3, [sp, #12]
 8019c62:	f853 ac04 	ldr.w	sl, [r3, #-4]
 8019c66:	9b07      	ldr	r3, [sp, #28]
 8019c68:	e70b      	b.n	8019a82 <uxr_prepare_reliable_buffer_to_write+0xa6>
 8019c6a:	8921      	ldrh	r1, [r4, #8]
 8019c6c:	fbb5 f2f1 	udiv	r2, r5, r1
 8019c70:	fb01 5212 	mls	r2, r1, r2, r5
 8019c74:	b292      	uxth	r2, r2
 8019c76:	6863      	ldr	r3, [r4, #4]
 8019c78:	fbb3 f3f1 	udiv	r3, r3, r1
 8019c7c:	6821      	ldr	r1, [r4, #0]
 8019c7e:	9804      	ldr	r0, [sp, #16]
 8019c80:	fb02 f303 	mul.w	r3, r2, r3
 8019c84:	3304      	adds	r3, #4
 8019c86:	7b22      	ldrb	r2, [r4, #12]
 8019c88:	4419      	add	r1, r3
 8019c8a:	4442      	add	r2, r8
 8019c8c:	f841 2c04 	str.w	r2, [r1, #-4]
 8019c90:	7b23      	ldrb	r3, [r4, #12]
 8019c92:	9300      	str	r3, [sp, #0]
 8019c94:	2300      	movs	r3, #0
 8019c96:	f7f3 fe5b 	bl	800d950 <ucdr_init_buffer_origin_offset>
 8019c9a:	81e5      	strh	r5, [r4, #14]
 8019c9c:	e78e      	b.n	8019bbc <uxr_prepare_reliable_buffer_to_write+0x1e0>
 8019c9e:	4606      	mov	r6, r0
 8019ca0:	e6cc      	b.n	8019a3c <uxr_prepare_reliable_buffer_to_write+0x60>
 8019ca2:	bf00      	nop
 8019ca4:	080198c1 	.word	0x080198c1

08019ca8 <uxr_prepare_next_reliable_buffer_to_send>:
 8019ca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019caa:	4604      	mov	r4, r0
 8019cac:	460f      	mov	r7, r1
 8019cae:	8a00      	ldrh	r0, [r0, #16]
 8019cb0:	2101      	movs	r1, #1
 8019cb2:	4615      	mov	r5, r2
 8019cb4:	461e      	mov	r6, r3
 8019cb6:	f000 fa2d 	bl	801a114 <uxr_seq_num_add>
 8019cba:	8030      	strh	r0, [r6, #0]
 8019cbc:	8922      	ldrh	r2, [r4, #8]
 8019cbe:	fbb0 f3f2 	udiv	r3, r0, r2
 8019cc2:	fb02 0c13 	mls	ip, r2, r3, r0
 8019cc6:	fa1f fc8c 	uxth.w	ip, ip
 8019cca:	6863      	ldr	r3, [r4, #4]
 8019ccc:	fbb3 f3f2 	udiv	r3, r3, r2
 8019cd0:	fb0c fc03 	mul.w	ip, ip, r3
 8019cd4:	6823      	ldr	r3, [r4, #0]
 8019cd6:	89e1      	ldrh	r1, [r4, #14]
 8019cd8:	f10c 0c04 	add.w	ip, ip, #4
 8019cdc:	4463      	add	r3, ip
 8019cde:	603b      	str	r3, [r7, #0]
 8019ce0:	6823      	ldr	r3, [r4, #0]
 8019ce2:	4463      	add	r3, ip
 8019ce4:	f853 3c04 	ldr.w	r3, [r3, #-4]
 8019ce8:	602b      	str	r3, [r5, #0]
 8019cea:	f000 fa1b 	bl	801a124 <uxr_seq_num_cmp>
 8019cee:	2800      	cmp	r0, #0
 8019cf0:	dd01      	ble.n	8019cf6 <uxr_prepare_next_reliable_buffer_to_send+0x4e>
 8019cf2:	2000      	movs	r0, #0
 8019cf4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019cf6:	7b23      	ldrb	r3, [r4, #12]
 8019cf8:	682a      	ldr	r2, [r5, #0]
 8019cfa:	429a      	cmp	r2, r3
 8019cfc:	d9f9      	bls.n	8019cf2 <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 8019cfe:	8a61      	ldrh	r1, [r4, #18]
 8019d00:	8a20      	ldrh	r0, [r4, #16]
 8019d02:	f000 fa0b 	bl	801a11c <uxr_seq_num_sub>
 8019d06:	8923      	ldrh	r3, [r4, #8]
 8019d08:	4283      	cmp	r3, r0
 8019d0a:	d0f2      	beq.n	8019cf2 <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 8019d0c:	8830      	ldrh	r0, [r6, #0]
 8019d0e:	89e3      	ldrh	r3, [r4, #14]
 8019d10:	8220      	strh	r0, [r4, #16]
 8019d12:	4298      	cmp	r0, r3
 8019d14:	d001      	beq.n	8019d1a <uxr_prepare_next_reliable_buffer_to_send+0x72>
 8019d16:	2001      	movs	r0, #1
 8019d18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019d1a:	2101      	movs	r1, #1
 8019d1c:	f000 f9fa 	bl	801a114 <uxr_seq_num_add>
 8019d20:	81e0      	strh	r0, [r4, #14]
 8019d22:	e7f8      	b.n	8019d16 <uxr_prepare_next_reliable_buffer_to_send+0x6e>

08019d24 <uxr_update_output_stream_heartbeat_timestamp>:
 8019d24:	b570      	push	{r4, r5, r6, lr}
 8019d26:	8a01      	ldrh	r1, [r0, #16]
 8019d28:	4604      	mov	r4, r0
 8019d2a:	8a40      	ldrh	r0, [r0, #18]
 8019d2c:	4615      	mov	r5, r2
 8019d2e:	461e      	mov	r6, r3
 8019d30:	f000 f9f8 	bl	801a124 <uxr_seq_num_cmp>
 8019d34:	2800      	cmp	r0, #0
 8019d36:	db07      	blt.n	8019d48 <uxr_update_output_stream_heartbeat_timestamp+0x24>
 8019d38:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8019d3c:	f06f 4600 	mvn.w	r6, #2147483648	@ 0x80000000
 8019d40:	e9c4 5606 	strd	r5, r6, [r4, #24]
 8019d44:	2000      	movs	r0, #0
 8019d46:	bd70      	pop	{r4, r5, r6, pc}
 8019d48:	f894 3020 	ldrb.w	r3, [r4, #32]
 8019d4c:	b953      	cbnz	r3, 8019d64 <uxr_update_output_stream_heartbeat_timestamp+0x40>
 8019d4e:	2301      	movs	r3, #1
 8019d50:	f884 3020 	strb.w	r3, [r4, #32]
 8019d54:	3564      	adds	r5, #100	@ 0x64
 8019d56:	f04f 0000 	mov.w	r0, #0
 8019d5a:	f146 0600 	adc.w	r6, r6, #0
 8019d5e:	e9c4 5606 	strd	r5, r6, [r4, #24]
 8019d62:	bd70      	pop	{r4, r5, r6, pc}
 8019d64:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 8019d68:	428d      	cmp	r5, r1
 8019d6a:	eb76 0202 	sbcs.w	r2, r6, r2
 8019d6e:	dbf1      	blt.n	8019d54 <uxr_update_output_stream_heartbeat_timestamp+0x30>
 8019d70:	3301      	adds	r3, #1
 8019d72:	3564      	adds	r5, #100	@ 0x64
 8019d74:	f884 3020 	strb.w	r3, [r4, #32]
 8019d78:	f04f 0001 	mov.w	r0, #1
 8019d7c:	f146 0600 	adc.w	r6, r6, #0
 8019d80:	e7ed      	b.n	8019d5e <uxr_update_output_stream_heartbeat_timestamp+0x3a>
 8019d82:	bf00      	nop

08019d84 <uxr_begin_output_nack_buffer_it>:
 8019d84:	8a40      	ldrh	r0, [r0, #18]
 8019d86:	4770      	bx	lr

08019d88 <uxr_next_reliable_nack_buffer_to_send>:
 8019d88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019d8c:	f890 8021 	ldrb.w	r8, [r0, #33]	@ 0x21
 8019d90:	f1b8 0f00 	cmp.w	r8, #0
 8019d94:	d104      	bne.n	8019da0 <uxr_next_reliable_nack_buffer_to_send+0x18>
 8019d96:	f04f 0800 	mov.w	r8, #0
 8019d9a:	4640      	mov	r0, r8
 8019d9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019da0:	4604      	mov	r4, r0
 8019da2:	460e      	mov	r6, r1
 8019da4:	8818      	ldrh	r0, [r3, #0]
 8019da6:	4617      	mov	r7, r2
 8019da8:	461d      	mov	r5, r3
 8019daa:	e019      	b.n	8019de0 <uxr_next_reliable_nack_buffer_to_send+0x58>
 8019dac:	8921      	ldrh	r1, [r4, #8]
 8019dae:	8828      	ldrh	r0, [r5, #0]
 8019db0:	fbb0 fcf1 	udiv	ip, r0, r1
 8019db4:	e9d4 3200 	ldrd	r3, r2, [r4]
 8019db8:	fb01 0c1c 	mls	ip, r1, ip, r0
 8019dbc:	fa1f fc8c 	uxth.w	ip, ip
 8019dc0:	fbb2 f2f1 	udiv	r2, r2, r1
 8019dc4:	fb02 fc0c 	mul.w	ip, r2, ip
 8019dc8:	f10c 0c04 	add.w	ip, ip, #4
 8019dcc:	4463      	add	r3, ip
 8019dce:	6033      	str	r3, [r6, #0]
 8019dd0:	6823      	ldr	r3, [r4, #0]
 8019dd2:	4463      	add	r3, ip
 8019dd4:	f853 3c04 	ldr.w	r3, [r3, #-4]
 8019dd8:	603b      	str	r3, [r7, #0]
 8019dda:	7b22      	ldrb	r2, [r4, #12]
 8019ddc:	429a      	cmp	r2, r3
 8019dde:	d1dc      	bne.n	8019d9a <uxr_next_reliable_nack_buffer_to_send+0x12>
 8019de0:	2101      	movs	r1, #1
 8019de2:	f000 f997 	bl	801a114 <uxr_seq_num_add>
 8019de6:	8028      	strh	r0, [r5, #0]
 8019de8:	8a21      	ldrh	r1, [r4, #16]
 8019dea:	f000 f99b 	bl	801a124 <uxr_seq_num_cmp>
 8019dee:	2800      	cmp	r0, #0
 8019df0:	dddc      	ble.n	8019dac <uxr_next_reliable_nack_buffer_to_send+0x24>
 8019df2:	2300      	movs	r3, #0
 8019df4:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
 8019df8:	e7cd      	b.n	8019d96 <uxr_next_reliable_nack_buffer_to_send+0xe>
 8019dfa:	bf00      	nop

08019dfc <uxr_process_acknack>:
 8019dfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019dfe:	4604      	mov	r4, r0
 8019e00:	460e      	mov	r6, r1
 8019e02:	4610      	mov	r0, r2
 8019e04:	2101      	movs	r1, #1
 8019e06:	f000 f989 	bl	801a11c <uxr_seq_num_sub>
 8019e0a:	8a61      	ldrh	r1, [r4, #18]
 8019e0c:	f000 f986 	bl	801a11c <uxr_seq_num_sub>
 8019e10:	b1c0      	cbz	r0, 8019e44 <uxr_process_acknack+0x48>
 8019e12:	4605      	mov	r5, r0
 8019e14:	2700      	movs	r7, #0
 8019e16:	2101      	movs	r1, #1
 8019e18:	8a60      	ldrh	r0, [r4, #18]
 8019e1a:	f000 f97b 	bl	801a114 <uxr_seq_num_add>
 8019e1e:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8019e22:	fbb0 f1fc 	udiv	r1, r0, ip
 8019e26:	e9d4 2300 	ldrd	r2, r3, [r4]
 8019e2a:	fb0c 0111 	mls	r1, ip, r1, r0
 8019e2e:	b289      	uxth	r1, r1
 8019e30:	3701      	adds	r7, #1
 8019e32:	fbb3 f3fc 	udiv	r3, r3, ip
 8019e36:	fb01 f303 	mul.w	r3, r1, r3
 8019e3a:	42bd      	cmp	r5, r7
 8019e3c:	7b21      	ldrb	r1, [r4, #12]
 8019e3e:	8260      	strh	r0, [r4, #18]
 8019e40:	50d1      	str	r1, [r2, r3]
 8019e42:	d1e8      	bne.n	8019e16 <uxr_process_acknack+0x1a>
 8019e44:	3e00      	subs	r6, #0
 8019e46:	f04f 0300 	mov.w	r3, #0
 8019e4a:	bf18      	it	ne
 8019e4c:	2601      	movne	r6, #1
 8019e4e:	f884 3020 	strb.w	r3, [r4, #32]
 8019e52:	f884 6021 	strb.w	r6, [r4, #33]	@ 0x21
 8019e56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08019e58 <uxr_is_output_up_to_date>:
 8019e58:	8a01      	ldrh	r1, [r0, #16]
 8019e5a:	8a40      	ldrh	r0, [r0, #18]
 8019e5c:	b508      	push	{r3, lr}
 8019e5e:	f000 f961 	bl	801a124 <uxr_seq_num_cmp>
 8019e62:	fab0 f080 	clz	r0, r0
 8019e66:	0940      	lsrs	r0, r0, #5
 8019e68:	bd08      	pop	{r3, pc}
 8019e6a:	bf00      	nop

08019e6c <get_available_free_slots>:
 8019e6c:	8901      	ldrh	r1, [r0, #8]
 8019e6e:	b1c1      	cbz	r1, 8019ea2 <get_available_free_slots+0x36>
 8019e70:	b530      	push	{r4, r5, lr}
 8019e72:	2200      	movs	r2, #0
 8019e74:	6843      	ldr	r3, [r0, #4]
 8019e76:	6805      	ldr	r5, [r0, #0]
 8019e78:	7b04      	ldrb	r4, [r0, #12]
 8019e7a:	fbb3 fef1 	udiv	lr, r3, r1
 8019e7e:	4610      	mov	r0, r2
 8019e80:	b293      	uxth	r3, r2
 8019e82:	fbb3 fcf1 	udiv	ip, r3, r1
 8019e86:	fb01 331c 	mls	r3, r1, ip, r3
 8019e8a:	b29b      	uxth	r3, r3
 8019e8c:	fb0e f303 	mul.w	r3, lr, r3
 8019e90:	3201      	adds	r2, #1
 8019e92:	58eb      	ldr	r3, [r5, r3]
 8019e94:	429c      	cmp	r4, r3
 8019e96:	bf04      	itt	eq
 8019e98:	3001      	addeq	r0, #1
 8019e9a:	b280      	uxtheq	r0, r0
 8019e9c:	4291      	cmp	r1, r2
 8019e9e:	d1ef      	bne.n	8019e80 <get_available_free_slots+0x14>
 8019ea0:	bd30      	pop	{r4, r5, pc}
 8019ea2:	4608      	mov	r0, r1
 8019ea4:	4770      	bx	lr
 8019ea6:	bf00      	nop

08019ea8 <uxr_buffer_request_data>:
 8019ea8:	b530      	push	{r4, r5, lr}
 8019eaa:	b095      	sub	sp, #84	@ 0x54
 8019eac:	e9cd 2104 	strd	r2, r1, [sp, #16]
 8019eb0:	9d18      	ldr	r5, [sp, #96]	@ 0x60
 8019eb2:	f88d 301c 	strb.w	r3, [sp, #28]
 8019eb6:	2200      	movs	r2, #0
 8019eb8:	2d00      	cmp	r5, #0
 8019eba:	bf14      	ite	ne
 8019ebc:	2101      	movne	r1, #1
 8019ebe:	4611      	moveq	r1, r2
 8019ec0:	4604      	mov	r4, r0
 8019ec2:	f88d 201d 	strb.w	r2, [sp, #29]
 8019ec6:	f88d 201e 	strb.w	r2, [sp, #30]
 8019eca:	f88d 1024 	strb.w	r1, [sp, #36]	@ 0x24
 8019ece:	d021      	beq.n	8019f14 <uxr_buffer_request_data+0x6c>
 8019ed0:	682a      	ldr	r2, [r5, #0]
 8019ed2:	686b      	ldr	r3, [r5, #4]
 8019ed4:	f8cd 2026 	str.w	r2, [sp, #38]	@ 0x26
 8019ed8:	f8cd 302a 	str.w	r3, [sp, #42]	@ 0x2a
 8019edc:	2210      	movs	r2, #16
 8019ede:	2308      	movs	r3, #8
 8019ee0:	2100      	movs	r1, #0
 8019ee2:	e9cd 3100 	strd	r3, r1, [sp]
 8019ee6:	4620      	mov	r0, r4
 8019ee8:	9905      	ldr	r1, [sp, #20]
 8019eea:	ab0c      	add	r3, sp, #48	@ 0x30
 8019eec:	f7f7 fe86 	bl	8011bfc <uxr_prepare_stream_to_write_submessage>
 8019ef0:	b918      	cbnz	r0, 8019efa <uxr_buffer_request_data+0x52>
 8019ef2:	4604      	mov	r4, r0
 8019ef4:	4620      	mov	r0, r4
 8019ef6:	b015      	add	sp, #84	@ 0x54
 8019ef8:	bd30      	pop	{r4, r5, pc}
 8019efa:	9904      	ldr	r1, [sp, #16]
 8019efc:	aa06      	add	r2, sp, #24
 8019efe:	4620      	mov	r0, r4
 8019f00:	f7f7 ffb6 	bl	8011e70 <uxr_init_base_object_request>
 8019f04:	a906      	add	r1, sp, #24
 8019f06:	4604      	mov	r4, r0
 8019f08:	a80c      	add	r0, sp, #48	@ 0x30
 8019f0a:	f7f9 fa6d 	bl	80133e8 <uxr_serialize_READ_DATA_Payload>
 8019f0e:	4620      	mov	r0, r4
 8019f10:	b015      	add	sp, #84	@ 0x54
 8019f12:	bd30      	pop	{r4, r5, pc}
 8019f14:	2208      	movs	r2, #8
 8019f16:	e7e2      	b.n	8019ede <uxr_buffer_request_data+0x36>

08019f18 <uxr_buffer_cancel_data>:
 8019f18:	b510      	push	{r4, lr}
 8019f1a:	b094      	sub	sp, #80	@ 0x50
 8019f1c:	2300      	movs	r3, #0
 8019f1e:	9301      	str	r3, [sp, #4]
 8019f20:	9205      	str	r2, [sp, #20]
 8019f22:	f8ad 301c 	strh.w	r3, [sp, #28]
 8019f26:	2201      	movs	r2, #1
 8019f28:	f88d 301e 	strb.w	r3, [sp, #30]
 8019f2c:	f8cd 3026 	str.w	r3, [sp, #38]	@ 0x26
 8019f30:	f8cd 302a 	str.w	r3, [sp, #42]	@ 0x2a
 8019f34:	2308      	movs	r3, #8
 8019f36:	f88d 2024 	strb.w	r2, [sp, #36]	@ 0x24
 8019f3a:	9300      	str	r3, [sp, #0]
 8019f3c:	2210      	movs	r2, #16
 8019f3e:	ab0c      	add	r3, sp, #48	@ 0x30
 8019f40:	4604      	mov	r4, r0
 8019f42:	f7f7 fe5b 	bl	8011bfc <uxr_prepare_stream_to_write_submessage>
 8019f46:	b918      	cbnz	r0, 8019f50 <uxr_buffer_cancel_data+0x38>
 8019f48:	4604      	mov	r4, r0
 8019f4a:	4620      	mov	r0, r4
 8019f4c:	b014      	add	sp, #80	@ 0x50
 8019f4e:	bd10      	pop	{r4, pc}
 8019f50:	9905      	ldr	r1, [sp, #20]
 8019f52:	aa06      	add	r2, sp, #24
 8019f54:	4620      	mov	r0, r4
 8019f56:	f7f7 ff8b 	bl	8011e70 <uxr_init_base_object_request>
 8019f5a:	a906      	add	r1, sp, #24
 8019f5c:	4604      	mov	r4, r0
 8019f5e:	a80c      	add	r0, sp, #48	@ 0x30
 8019f60:	f7f9 fa42 	bl	80133e8 <uxr_serialize_READ_DATA_Payload>
 8019f64:	4620      	mov	r0, r4
 8019f66:	b014      	add	sp, #80	@ 0x50
 8019f68:	bd10      	pop	{r4, pc}
 8019f6a:	bf00      	nop

08019f6c <read_submessage_format>:
 8019f6c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8019f70:	b095      	sub	sp, #84	@ 0x54
 8019f72:	f8bd 7078 	ldrh.w	r7, [sp, #120]	@ 0x78
 8019f76:	b113      	cbz	r3, 8019f7e <read_submessage_format+0x12>
 8019f78:	b015      	add	sp, #84	@ 0x54
 8019f7a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8019f7e:	460c      	mov	r4, r1
 8019f80:	4616      	mov	r6, r2
 8019f82:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8019f86:	461d      	mov	r5, r3
 8019f88:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8019f8a:	9304      	str	r3, [sp, #16]
 8019f8c:	1a52      	subs	r2, r2, r1
 8019f8e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8019f90:	9305      	str	r3, [sp, #20]
 8019f92:	4680      	mov	r8, r0
 8019f94:	a80c      	add	r0, sp, #48	@ 0x30
 8019f96:	f89d 9076 	ldrb.w	r9, [sp, #118]	@ 0x76
 8019f9a:	f7f3 fceb 	bl	800d974 <ucdr_init_buffer>
 8019f9e:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 8019fa2:	a80c      	add	r0, sp, #48	@ 0x30
 8019fa4:	f7f3 fcba 	bl	800d91c <ucdr_set_on_full_buffer_callback>
 8019fa8:	69e3      	ldr	r3, [r4, #28]
 8019faa:	b35b      	cbz	r3, 801a004 <read_submessage_format+0x98>
 8019fac:	f1b9 0f07 	cmp.w	r9, #7
 8019fb0:	751d      	strb	r5, [r3, #20]
 8019fb2:	d043      	beq.n	801a03c <read_submessage_format+0xd0>
 8019fb4:	f1b9 0f08 	cmp.w	r9, #8
 8019fb8:	d032      	beq.n	801a020 <read_submessage_format+0xb4>
 8019fba:	f1b9 0f06 	cmp.w	r9, #6
 8019fbe:	d008      	beq.n	8019fd2 <read_submessage_format+0x66>
 8019fc0:	2201      	movs	r2, #1
 8019fc2:	751a      	strb	r2, [r3, #20]
 8019fc4:	4631      	mov	r1, r6
 8019fc6:	4620      	mov	r0, r4
 8019fc8:	f7f3 fd24 	bl	800da14 <ucdr_advance_buffer>
 8019fcc:	b015      	add	sp, #84	@ 0x54
 8019fce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8019fd2:	f8d8 5088 	ldr.w	r5, [r8, #136]	@ 0x88
 8019fd6:	2d00      	cmp	r5, #0
 8019fd8:	d0f2      	beq.n	8019fc0 <read_submessage_format+0x54>
 8019fda:	ab0c      	add	r3, sp, #48	@ 0x30
 8019fdc:	e9cd 3600 	strd	r3, r6, [sp]
 8019fe0:	2306      	movs	r3, #6
 8019fe2:	f88d 3016 	strb.w	r3, [sp, #22]
 8019fe6:	f8d8 308c 	ldr.w	r3, [r8, #140]	@ 0x8c
 8019fea:	9302      	str	r3, [sp, #8]
 8019fec:	463a      	mov	r2, r7
 8019fee:	e9dd 3104 	ldrd	r3, r1, [sp, #16]
 8019ff2:	4640      	mov	r0, r8
 8019ff4:	47a8      	blx	r5
 8019ff6:	69e3      	ldr	r3, [r4, #28]
 8019ff8:	2201      	movs	r2, #1
 8019ffa:	f888 20b4 	strb.w	r2, [r8, #180]	@ 0xb4
 8019ffe:	2b00      	cmp	r3, #0
 801a000:	d1de      	bne.n	8019fc0 <read_submessage_format+0x54>
 801a002:	e7df      	b.n	8019fc4 <read_submessage_format+0x58>
 801a004:	f1b9 0f07 	cmp.w	r9, #7
 801a008:	d032      	beq.n	801a070 <read_submessage_format+0x104>
 801a00a:	f1b9 0f08 	cmp.w	r9, #8
 801a00e:	d02a      	beq.n	801a066 <read_submessage_format+0xfa>
 801a010:	f1b9 0f06 	cmp.w	r9, #6
 801a014:	d1d6      	bne.n	8019fc4 <read_submessage_format+0x58>
 801a016:	f8d8 5088 	ldr.w	r5, [r8, #136]	@ 0x88
 801a01a:	2d00      	cmp	r5, #0
 801a01c:	d1dd      	bne.n	8019fda <read_submessage_format+0x6e>
 801a01e:	e7d1      	b.n	8019fc4 <read_submessage_format+0x58>
 801a020:	f8d8 20a4 	ldr.w	r2, [r8, #164]	@ 0xa4
 801a024:	2a00      	cmp	r2, #0
 801a026:	d0cb      	beq.n	8019fc0 <read_submessage_format+0x54>
 801a028:	a906      	add	r1, sp, #24
 801a02a:	a80c      	add	r0, sp, #48	@ 0x30
 801a02c:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 801a02e:	f7f9 faaf 	bl	8013590 <uxr_deserialize_SampleIdentity>
 801a032:	bb28      	cbnz	r0, 801a080 <read_submessage_format+0x114>
 801a034:	69e3      	ldr	r3, [r4, #28]
 801a036:	2b00      	cmp	r3, #0
 801a038:	d1c2      	bne.n	8019fc0 <read_submessage_format+0x54>
 801a03a:	e7c3      	b.n	8019fc4 <read_submessage_format+0x58>
 801a03c:	f8d8 20ac 	ldr.w	r2, [r8, #172]	@ 0xac
 801a040:	b16a      	cbz	r2, 801a05e <read_submessage_format+0xf2>
 801a042:	a906      	add	r1, sp, #24
 801a044:	a80c      	add	r0, sp, #48	@ 0x30
 801a046:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 801a048:	f7f8 ff82 	bl	8012f50 <uxr_deserialize_BaseObjectRequest>
 801a04c:	2800      	cmp	r0, #0
 801a04e:	d13a      	bne.n	801a0c6 <read_submessage_format+0x15a>
 801a050:	68a2      	ldr	r2, [r4, #8]
 801a052:	69e3      	ldr	r3, [r4, #28]
 801a054:	4432      	add	r2, r6
 801a056:	60a2      	str	r2, [r4, #8]
 801a058:	2b00      	cmp	r3, #0
 801a05a:	d1b1      	bne.n	8019fc0 <read_submessage_format+0x54>
 801a05c:	e7b2      	b.n	8019fc4 <read_submessage_format+0x58>
 801a05e:	68a2      	ldr	r2, [r4, #8]
 801a060:	4432      	add	r2, r6
 801a062:	60a2      	str	r2, [r4, #8]
 801a064:	e7ac      	b.n	8019fc0 <read_submessage_format+0x54>
 801a066:	f8d8 30a4 	ldr.w	r3, [r8, #164]	@ 0xa4
 801a06a:	2b00      	cmp	r3, #0
 801a06c:	d1dc      	bne.n	801a028 <read_submessage_format+0xbc>
 801a06e:	e7a9      	b.n	8019fc4 <read_submessage_format+0x58>
 801a070:	f8d8 30ac 	ldr.w	r3, [r8, #172]	@ 0xac
 801a074:	2b00      	cmp	r3, #0
 801a076:	d1e4      	bne.n	801a042 <read_submessage_format+0xd6>
 801a078:	68a3      	ldr	r3, [r4, #8]
 801a07a:	4433      	add	r3, r6
 801a07c:	60a3      	str	r3, [r4, #8]
 801a07e:	e7a1      	b.n	8019fc4 <read_submessage_format+0x58>
 801a080:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	@ 0x34
 801a084:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801a086:	1a52      	subs	r2, r2, r1
 801a088:	1aed      	subs	r5, r5, r3
 801a08a:	a80c      	add	r0, sp, #48	@ 0x30
 801a08c:	f7f3 fc72 	bl	800d974 <ucdr_init_buffer>
 801a090:	4435      	add	r5, r6
 801a092:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 801a096:	a80c      	add	r0, sp, #48	@ 0x30
 801a098:	f7f3 fc40 	bl	800d91c <ucdr_set_on_full_buffer_callback>
 801a09c:	b2ad      	uxth	r5, r5
 801a09e:	ab0c      	add	r3, sp, #48	@ 0x30
 801a0a0:	9300      	str	r3, [sp, #0]
 801a0a2:	9501      	str	r5, [sp, #4]
 801a0a4:	2108      	movs	r1, #8
 801a0a6:	f88d 1016 	strb.w	r1, [sp, #22]
 801a0aa:	f8d8 10a8 	ldr.w	r1, [r8, #168]	@ 0xa8
 801a0ae:	9102      	str	r1, [sp, #8]
 801a0b0:	ab06      	add	r3, sp, #24
 801a0b2:	f8d8 50a4 	ldr.w	r5, [r8, #164]	@ 0xa4
 801a0b6:	9905      	ldr	r1, [sp, #20]
 801a0b8:	463a      	mov	r2, r7
 801a0ba:	4640      	mov	r0, r8
 801a0bc:	47a8      	blx	r5
 801a0be:	2301      	movs	r3, #1
 801a0c0:	f888 30b4 	strb.w	r3, [r8, #180]	@ 0xb4
 801a0c4:	e7b6      	b.n	801a034 <read_submessage_format+0xc8>
 801a0c6:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	@ 0x34
 801a0ca:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801a0cc:	1a52      	subs	r2, r2, r1
 801a0ce:	1aed      	subs	r5, r5, r3
 801a0d0:	a80c      	add	r0, sp, #48	@ 0x30
 801a0d2:	f7f3 fc4f 	bl	800d974 <ucdr_init_buffer>
 801a0d6:	4435      	add	r5, r6
 801a0d8:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 801a0dc:	a80c      	add	r0, sp, #48	@ 0x30
 801a0de:	f7f3 fc1d 	bl	800d91c <ucdr_set_on_full_buffer_callback>
 801a0e2:	b2ad      	uxth	r5, r5
 801a0e4:	ab0c      	add	r3, sp, #48	@ 0x30
 801a0e6:	9300      	str	r3, [sp, #0]
 801a0e8:	9501      	str	r5, [sp, #4]
 801a0ea:	f8bd 3018 	ldrh.w	r3, [sp, #24]
 801a0ee:	2107      	movs	r1, #7
 801a0f0:	f88d 1016 	strb.w	r1, [sp, #22]
 801a0f4:	f8d8 10b0 	ldr.w	r1, [r8, #176]	@ 0xb0
 801a0f8:	9102      	str	r1, [sp, #8]
 801a0fa:	ba5b      	rev16	r3, r3
 801a0fc:	b29b      	uxth	r3, r3
 801a0fe:	f8d8 50ac 	ldr.w	r5, [r8, #172]	@ 0xac
 801a102:	9905      	ldr	r1, [sp, #20]
 801a104:	463a      	mov	r2, r7
 801a106:	4640      	mov	r0, r8
 801a108:	47a8      	blx	r5
 801a10a:	2301      	movs	r3, #1
 801a10c:	f888 30b4 	strb.w	r3, [r8, #180]	@ 0xb4
 801a110:	e79e      	b.n	801a050 <read_submessage_format+0xe4>
 801a112:	bf00      	nop

0801a114 <uxr_seq_num_add>:
 801a114:	4408      	add	r0, r1
 801a116:	b280      	uxth	r0, r0
 801a118:	4770      	bx	lr
 801a11a:	bf00      	nop

0801a11c <uxr_seq_num_sub>:
 801a11c:	1a40      	subs	r0, r0, r1
 801a11e:	b280      	uxth	r0, r0
 801a120:	4770      	bx	lr
 801a122:	bf00      	nop

0801a124 <uxr_seq_num_cmp>:
 801a124:	4288      	cmp	r0, r1
 801a126:	d010      	beq.n	801a14a <uxr_seq_num_cmp+0x26>
 801a128:	d207      	bcs.n	801a13a <uxr_seq_num_cmp+0x16>
 801a12a:	1a09      	subs	r1, r1, r0
 801a12c:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 801a130:	bfb4      	ite	lt
 801a132:	f04f 30ff 	movlt.w	r0, #4294967295	@ 0xffffffff
 801a136:	2001      	movge	r0, #1
 801a138:	4770      	bx	lr
 801a13a:	1a41      	subs	r1, r0, r1
 801a13c:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 801a140:	bfcc      	ite	gt
 801a142:	f04f 30ff 	movgt.w	r0, #4294967295	@ 0xffffffff
 801a146:	2001      	movle	r0, #1
 801a148:	4770      	bx	lr
 801a14a:	2000      	movs	r0, #0
 801a14c:	4770      	bx	lr
 801a14e:	bf00      	nop

0801a150 <uxr_init_framing_io>:
 801a150:	2300      	movs	r3, #0
 801a152:	7041      	strb	r1, [r0, #1]
 801a154:	7003      	strb	r3, [r0, #0]
 801a156:	8583      	strh	r3, [r0, #44]	@ 0x2c
 801a158:	4770      	bx	lr
 801a15a:	bf00      	nop

0801a15c <uxr_write_framed_msg>:
 801a15c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a160:	f890 c001 	ldrb.w	ip, [r0, #1]
 801a164:	4617      	mov	r7, r2
 801a166:	227e      	movs	r2, #126	@ 0x7e
 801a168:	b085      	sub	sp, #20
 801a16a:	f880 2038 	strb.w	r2, [r0, #56]	@ 0x38
 801a16e:	f1ac 027d 	sub.w	r2, ip, #125	@ 0x7d
 801a172:	2a01      	cmp	r2, #1
 801a174:	f8dd b038 	ldr.w	fp, [sp, #56]	@ 0x38
 801a178:	f89d 503c 	ldrb.w	r5, [sp, #60]	@ 0x3c
 801a17c:	f8dd 8040 	ldr.w	r8, [sp, #64]	@ 0x40
 801a180:	4604      	mov	r4, r0
 801a182:	460e      	mov	r6, r1
 801a184:	469a      	mov	sl, r3
 801a186:	f240 812e 	bls.w	801a3e6 <uxr_write_framed_msg+0x28a>
 801a18a:	2003      	movs	r0, #3
 801a18c:	2102      	movs	r1, #2
 801a18e:	f04f 0905 	mov.w	r9, #5
 801a192:	2204      	movs	r2, #4
 801a194:	4686      	mov	lr, r0
 801a196:	460b      	mov	r3, r1
 801a198:	f884 c039 	strb.w	ip, [r4, #57]	@ 0x39
 801a19c:	f1a5 0c7d 	sub.w	ip, r5, #125	@ 0x7d
 801a1a0:	f1bc 0f01 	cmp.w	ip, #1
 801a1a4:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 801a1a8:	4421      	add	r1, r4
 801a1aa:	f240 8110 	bls.w	801a3ce <uxr_write_framed_msg+0x272>
 801a1ae:	f881 5038 	strb.w	r5, [r1, #56]	@ 0x38
 801a1b2:	fa5f fc8b 	uxtb.w	ip, fp
 801a1b6:	f3cb 2107 	ubfx	r1, fp, #8, #8
 801a1ba:	f1ac 0e7d 	sub.w	lr, ip, #125	@ 0x7d
 801a1be:	f1a1 057d 	sub.w	r5, r1, #125	@ 0x7d
 801a1c2:	f1be 0f01 	cmp.w	lr, #1
 801a1c6:	f884 0062 	strb.w	r0, [r4, #98]	@ 0x62
 801a1ca:	b2ed      	uxtb	r5, r5
 801a1cc:	d94c      	bls.n	801a268 <uxr_write_framed_msg+0x10c>
 801a1ce:	4420      	add	r0, r4
 801a1d0:	2d01      	cmp	r5, #1
 801a1d2:	f880 c038 	strb.w	ip, [r0, #56]	@ 0x38
 801a1d6:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801a1da:	d95d      	bls.n	801a298 <uxr_write_framed_msg+0x13c>
 801a1dc:	18a0      	adds	r0, r4, r2
 801a1de:	3201      	adds	r2, #1
 801a1e0:	b2d2      	uxtb	r2, r2
 801a1e2:	f880 1038 	strb.w	r1, [r0, #56]	@ 0x38
 801a1e6:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801a1ea:	f1bb 0f00 	cmp.w	fp, #0
 801a1ee:	f000 8108 	beq.w	801a402 <uxr_write_framed_msg+0x2a6>
 801a1f2:	f04f 0c00 	mov.w	ip, #0
 801a1f6:	4661      	mov	r1, ip
 801a1f8:	46de      	mov	lr, fp
 801a1fa:	46e3      	mov	fp, ip
 801a1fc:	46d4      	mov	ip, sl
 801a1fe:	468a      	mov	sl, r1
 801a200:	f8df 9208 	ldr.w	r9, [pc, #520]	@ 801a40c <uxr_write_framed_msg+0x2b0>
 801a204:	f81c 300a 	ldrb.w	r3, [ip, sl]
 801a208:	f1a3 017d 	sub.w	r1, r3, #125	@ 0x7d
 801a20c:	2901      	cmp	r1, #1
 801a20e:	d91b      	bls.n	801a248 <uxr_write_framed_msg+0xec>
 801a210:	2a29      	cmp	r2, #41	@ 0x29
 801a212:	d84e      	bhi.n	801a2b2 <uxr_write_framed_msg+0x156>
 801a214:	18a1      	adds	r1, r4, r2
 801a216:	3201      	adds	r2, #1
 801a218:	f881 3038 	strb.w	r3, [r1, #56]	@ 0x38
 801a21c:	b2d2      	uxtb	r2, r2
 801a21e:	ea8b 0303 	eor.w	r3, fp, r3
 801a222:	b2db      	uxtb	r3, r3
 801a224:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801a228:	f839 3013 	ldrh.w	r3, [r9, r3, lsl #1]
 801a22c:	f10a 0a01 	add.w	sl, sl, #1
 801a230:	ea83 2b1b 	eor.w	fp, r3, fp, lsr #8
 801a234:	45d6      	cmp	lr, sl
 801a236:	d95a      	bls.n	801a2ee <uxr_write_framed_msg+0x192>
 801a238:	f81c 300a 	ldrb.w	r3, [ip, sl]
 801a23c:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 801a240:	f1a3 017d 	sub.w	r1, r3, #125	@ 0x7d
 801a244:	2901      	cmp	r1, #1
 801a246:	d8e3      	bhi.n	801a210 <uxr_write_framed_msg+0xb4>
 801a248:	1c51      	adds	r1, r2, #1
 801a24a:	b2c9      	uxtb	r1, r1
 801a24c:	2929      	cmp	r1, #41	@ 0x29
 801a24e:	d830      	bhi.n	801a2b2 <uxr_write_framed_msg+0x156>
 801a250:	18a1      	adds	r1, r4, r2
 801a252:	f04f 007d 	mov.w	r0, #125	@ 0x7d
 801a256:	3202      	adds	r2, #2
 801a258:	f881 0038 	strb.w	r0, [r1, #56]	@ 0x38
 801a25c:	f083 0020 	eor.w	r0, r3, #32
 801a260:	b2d2      	uxtb	r2, r2
 801a262:	f881 0039 	strb.w	r0, [r1, #57]	@ 0x39
 801a266:	e7da      	b.n	801a21e <uxr_write_framed_msg+0xc2>
 801a268:	eb04 0e00 	add.w	lr, r4, r0
 801a26c:	f08c 0c20 	eor.w	ip, ip, #32
 801a270:	1c82      	adds	r2, r0, #2
 801a272:	f88e c039 	strb.w	ip, [lr, #57]	@ 0x39
 801a276:	b2d2      	uxtb	r2, r2
 801a278:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 801a27c:	2d01      	cmp	r5, #1
 801a27e:	f88e c038 	strb.w	ip, [lr, #56]	@ 0x38
 801a282:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801a286:	d907      	bls.n	801a298 <uxr_write_framed_msg+0x13c>
 801a288:	4422      	add	r2, r4
 801a28a:	3003      	adds	r0, #3
 801a28c:	f882 1038 	strb.w	r1, [r2, #56]	@ 0x38
 801a290:	b2c2      	uxtb	r2, r0
 801a292:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801a296:	e7ac      	b.n	801a1f2 <uxr_write_framed_msg+0x96>
 801a298:	18a0      	adds	r0, r4, r2
 801a29a:	f081 0120 	eor.w	r1, r1, #32
 801a29e:	3202      	adds	r2, #2
 801a2a0:	f880 1039 	strb.w	r1, [r0, #57]	@ 0x39
 801a2a4:	b2d2      	uxtb	r2, r2
 801a2a6:	217d      	movs	r1, #125	@ 0x7d
 801a2a8:	f880 1038 	strb.w	r1, [r0, #56]	@ 0x38
 801a2ac:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801a2b0:	e79f      	b.n	801a1f2 <uxr_write_framed_msg+0x96>
 801a2b2:	e9cd ba00 	strd	fp, sl, [sp]
 801a2b6:	2500      	movs	r5, #0
 801a2b8:	46e2      	mov	sl, ip
 801a2ba:	46f3      	mov	fp, lr
 801a2bc:	e000      	b.n	801a2c0 <uxr_write_framed_msg+0x164>
 801a2be:	b190      	cbz	r0, 801a2e6 <uxr_write_framed_msg+0x18a>
 801a2c0:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 801a2c4:	1b52      	subs	r2, r2, r5
 801a2c6:	4643      	mov	r3, r8
 801a2c8:	4421      	add	r1, r4
 801a2ca:	4638      	mov	r0, r7
 801a2cc:	47b0      	blx	r6
 801a2ce:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 801a2d2:	4405      	add	r5, r0
 801a2d4:	4295      	cmp	r5, r2
 801a2d6:	d3f2      	bcc.n	801a2be <uxr_write_framed_msg+0x162>
 801a2d8:	46d4      	mov	ip, sl
 801a2da:	46de      	mov	lr, fp
 801a2dc:	f8dd a004 	ldr.w	sl, [sp, #4]
 801a2e0:	f8dd b000 	ldr.w	fp, [sp]
 801a2e4:	d06f      	beq.n	801a3c6 <uxr_write_framed_msg+0x26a>
 801a2e6:	2000      	movs	r0, #0
 801a2e8:	b005      	add	sp, #20
 801a2ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a2ee:	46dc      	mov	ip, fp
 801a2f0:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 801a2f4:	f8ad c00c 	strh.w	ip, [sp, #12]
 801a2f8:	46f3      	mov	fp, lr
 801a2fa:	fa5f fc8c 	uxtb.w	ip, ip
 801a2fe:	f1ac 037d 	sub.w	r3, ip, #125	@ 0x7d
 801a302:	2b01      	cmp	r3, #1
 801a304:	f04f 0900 	mov.w	r9, #0
 801a308:	f04f 0a7d 	mov.w	sl, #125	@ 0x7d
 801a30c:	d930      	bls.n	801a370 <uxr_write_framed_msg+0x214>
 801a30e:	2a29      	cmp	r2, #41	@ 0x29
 801a310:	d91c      	bls.n	801a34c <uxr_write_framed_msg+0x1f0>
 801a312:	2500      	movs	r5, #0
 801a314:	e001      	b.n	801a31a <uxr_write_framed_msg+0x1be>
 801a316:	2800      	cmp	r0, #0
 801a318:	d0e5      	beq.n	801a2e6 <uxr_write_framed_msg+0x18a>
 801a31a:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 801a31e:	1b52      	subs	r2, r2, r5
 801a320:	4643      	mov	r3, r8
 801a322:	4421      	add	r1, r4
 801a324:	4638      	mov	r0, r7
 801a326:	47b0      	blx	r6
 801a328:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 801a32c:	4405      	add	r5, r0
 801a32e:	4295      	cmp	r5, r2
 801a330:	d3f1      	bcc.n	801a316 <uxr_write_framed_msg+0x1ba>
 801a332:	d1d8      	bne.n	801a2e6 <uxr_write_framed_msg+0x18a>
 801a334:	f109 0310 	add.w	r3, r9, #16
 801a338:	446b      	add	r3, sp
 801a33a:	2200      	movs	r2, #0
 801a33c:	f813 cc04 	ldrb.w	ip, [r3, #-4]
 801a340:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801a344:	f1ac 037d 	sub.w	r3, ip, #125	@ 0x7d
 801a348:	2b01      	cmp	r3, #1
 801a34a:	d911      	bls.n	801a370 <uxr_write_framed_msg+0x214>
 801a34c:	18a3      	adds	r3, r4, r2
 801a34e:	3201      	adds	r2, #1
 801a350:	b2d2      	uxtb	r2, r2
 801a352:	f883 c038 	strb.w	ip, [r3, #56]	@ 0x38
 801a356:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801a35a:	f1b9 0f00 	cmp.w	r9, #0
 801a35e:	d119      	bne.n	801a394 <uxr_write_framed_msg+0x238>
 801a360:	f89d c00d 	ldrb.w	ip, [sp, #13]
 801a364:	f1ac 037d 	sub.w	r3, ip, #125	@ 0x7d
 801a368:	2b01      	cmp	r3, #1
 801a36a:	f04f 0901 	mov.w	r9, #1
 801a36e:	d8ce      	bhi.n	801a30e <uxr_write_framed_msg+0x1b2>
 801a370:	1c53      	adds	r3, r2, #1
 801a372:	b2db      	uxtb	r3, r3
 801a374:	2b29      	cmp	r3, #41	@ 0x29
 801a376:	d8cc      	bhi.n	801a312 <uxr_write_framed_msg+0x1b6>
 801a378:	18a3      	adds	r3, r4, r2
 801a37a:	3202      	adds	r2, #2
 801a37c:	f08c 0c20 	eor.w	ip, ip, #32
 801a380:	b2d2      	uxtb	r2, r2
 801a382:	f883 c039 	strb.w	ip, [r3, #57]	@ 0x39
 801a386:	f883 a038 	strb.w	sl, [r3, #56]	@ 0x38
 801a38a:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801a38e:	f1b9 0f00 	cmp.w	r9, #0
 801a392:	d0e5      	beq.n	801a360 <uxr_write_framed_msg+0x204>
 801a394:	2500      	movs	r5, #0
 801a396:	e001      	b.n	801a39c <uxr_write_framed_msg+0x240>
 801a398:	2800      	cmp	r0, #0
 801a39a:	d0a4      	beq.n	801a2e6 <uxr_write_framed_msg+0x18a>
 801a39c:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 801a3a0:	1b52      	subs	r2, r2, r5
 801a3a2:	4643      	mov	r3, r8
 801a3a4:	4421      	add	r1, r4
 801a3a6:	4638      	mov	r0, r7
 801a3a8:	47b0      	blx	r6
 801a3aa:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 801a3ae:	4405      	add	r5, r0
 801a3b0:	4295      	cmp	r5, r2
 801a3b2:	d3f1      	bcc.n	801a398 <uxr_write_framed_msg+0x23c>
 801a3b4:	d197      	bne.n	801a2e6 <uxr_write_framed_msg+0x18a>
 801a3b6:	2300      	movs	r3, #0
 801a3b8:	fa1f f08b 	uxth.w	r0, fp
 801a3bc:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 801a3c0:	b005      	add	sp, #20
 801a3c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a3c6:	2300      	movs	r3, #0
 801a3c8:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 801a3cc:	e732      	b.n	801a234 <uxr_write_framed_msg+0xd8>
 801a3ce:	44a6      	add	lr, r4
 801a3d0:	f085 0520 	eor.w	r5, r5, #32
 801a3d4:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 801a3d8:	4610      	mov	r0, r2
 801a3da:	f881 c038 	strb.w	ip, [r1, #56]	@ 0x38
 801a3de:	464a      	mov	r2, r9
 801a3e0:	f88e 5038 	strb.w	r5, [lr, #56]	@ 0x38
 801a3e4:	e6e5      	b.n	801a1b2 <uxr_write_framed_msg+0x56>
 801a3e6:	f08c 0c20 	eor.w	ip, ip, #32
 801a3ea:	f880 c03a 	strb.w	ip, [r0, #58]	@ 0x3a
 801a3ee:	2103      	movs	r1, #3
 801a3f0:	2004      	movs	r0, #4
 801a3f2:	f04f 0906 	mov.w	r9, #6
 801a3f6:	2205      	movs	r2, #5
 801a3f8:	4686      	mov	lr, r0
 801a3fa:	460b      	mov	r3, r1
 801a3fc:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 801a400:	e6ca      	b.n	801a198 <uxr_write_framed_msg+0x3c>
 801a402:	f8ad b00c 	strh.w	fp, [sp, #12]
 801a406:	46dc      	mov	ip, fp
 801a408:	e779      	b.n	801a2fe <uxr_write_framed_msg+0x1a2>
 801a40a:	bf00      	nop
 801a40c:	08020168 	.word	0x08020168

0801a410 <uxr_framing_read_transport>:
 801a410:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a414:	4604      	mov	r4, r0
 801a416:	b083      	sub	sp, #12
 801a418:	461f      	mov	r7, r3
 801a41a:	f8dd b034 	ldr.w	fp, [sp, #52]	@ 0x34
 801a41e:	4689      	mov	r9, r1
 801a420:	4692      	mov	sl, r2
 801a422:	f7f7 feb5 	bl	8012190 <uxr_millis>
 801a426:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 801a42a:	f894 602d 	ldrb.w	r6, [r4, #45]	@ 0x2d
 801a42e:	42b3      	cmp	r3, r6
 801a430:	4680      	mov	r8, r0
 801a432:	d062      	beq.n	801a4fa <uxr_framing_read_transport+0xea>
 801a434:	d81c      	bhi.n	801a470 <uxr_framing_read_transport+0x60>
 801a436:	1e75      	subs	r5, r6, #1
 801a438:	1aed      	subs	r5, r5, r3
 801a43a:	b2ed      	uxtb	r5, r5
 801a43c:	2600      	movs	r6, #0
 801a43e:	455d      	cmp	r5, fp
 801a440:	d81f      	bhi.n	801a482 <uxr_framing_read_transport+0x72>
 801a442:	19ab      	adds	r3, r5, r6
 801a444:	455b      	cmp	r3, fp
 801a446:	bf84      	itt	hi
 801a448:	ebab 0b05 	subhi.w	fp, fp, r5
 801a44c:	fa5f f68b 	uxtbhi.w	r6, fp
 801a450:	b9e5      	cbnz	r5, 801a48c <uxr_framing_read_transport+0x7c>
 801a452:	f04f 0b00 	mov.w	fp, #0
 801a456:	f7f7 fe9b 	bl	8012190 <uxr_millis>
 801a45a:	683b      	ldr	r3, [r7, #0]
 801a45c:	eba0 0108 	sub.w	r1, r0, r8
 801a460:	1a5b      	subs	r3, r3, r1
 801a462:	4658      	mov	r0, fp
 801a464:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 801a468:	603b      	str	r3, [r7, #0]
 801a46a:	b003      	add	sp, #12
 801a46c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a470:	2e00      	cmp	r6, #0
 801a472:	d04a      	beq.n	801a50a <uxr_framing_read_transport+0xfa>
 801a474:	f1c3 032a 	rsb	r3, r3, #42	@ 0x2a
 801a478:	b2dd      	uxtb	r5, r3
 801a47a:	3e01      	subs	r6, #1
 801a47c:	455d      	cmp	r5, fp
 801a47e:	b2f6      	uxtb	r6, r6
 801a480:	d9df      	bls.n	801a442 <uxr_framing_read_transport+0x32>
 801a482:	fa5f f58b 	uxtb.w	r5, fp
 801a486:	2600      	movs	r6, #0
 801a488:	2d00      	cmp	r5, #0
 801a48a:	d0e2      	beq.n	801a452 <uxr_framing_read_transport+0x42>
 801a48c:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 801a490:	3102      	adds	r1, #2
 801a492:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801a494:	9300      	str	r3, [sp, #0]
 801a496:	683b      	ldr	r3, [r7, #0]
 801a498:	4421      	add	r1, r4
 801a49a:	462a      	mov	r2, r5
 801a49c:	4650      	mov	r0, sl
 801a49e:	47c8      	blx	r9
 801a4a0:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 801a4a4:	4a1b      	ldr	r2, [pc, #108]	@ (801a514 <uxr_framing_read_transport+0x104>)
 801a4a6:	4403      	add	r3, r0
 801a4a8:	0859      	lsrs	r1, r3, #1
 801a4aa:	4683      	mov	fp, r0
 801a4ac:	fba2 0101 	umull	r0, r1, r2, r1
 801a4b0:	0889      	lsrs	r1, r1, #2
 801a4b2:	222a      	movs	r2, #42	@ 0x2a
 801a4b4:	fb02 3111 	mls	r1, r2, r1, r3
 801a4b8:	f884 102c 	strb.w	r1, [r4, #44]	@ 0x2c
 801a4bc:	f1bb 0f00 	cmp.w	fp, #0
 801a4c0:	d0c7      	beq.n	801a452 <uxr_framing_read_transport+0x42>
 801a4c2:	45ab      	cmp	fp, r5
 801a4c4:	d1c7      	bne.n	801a456 <uxr_framing_read_transport+0x46>
 801a4c6:	2e00      	cmp	r6, #0
 801a4c8:	d0c5      	beq.n	801a456 <uxr_framing_read_transport+0x46>
 801a4ca:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801a4cc:	9300      	str	r3, [sp, #0]
 801a4ce:	3102      	adds	r1, #2
 801a4d0:	4632      	mov	r2, r6
 801a4d2:	4421      	add	r1, r4
 801a4d4:	2300      	movs	r3, #0
 801a4d6:	4650      	mov	r0, sl
 801a4d8:	47c8      	blx	r9
 801a4da:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 801a4de:	4a0d      	ldr	r2, [pc, #52]	@ (801a514 <uxr_framing_read_transport+0x104>)
 801a4e0:	4403      	add	r3, r0
 801a4e2:	0859      	lsrs	r1, r3, #1
 801a4e4:	fba2 2101 	umull	r2, r1, r2, r1
 801a4e8:	0889      	lsrs	r1, r1, #2
 801a4ea:	222a      	movs	r2, #42	@ 0x2a
 801a4ec:	fb02 3311 	mls	r3, r2, r1, r3
 801a4f0:	eb00 0b05 	add.w	fp, r0, r5
 801a4f4:	f884 302c 	strb.w	r3, [r4, #44]	@ 0x2c
 801a4f8:	e7ad      	b.n	801a456 <uxr_framing_read_transport+0x46>
 801a4fa:	2600      	movs	r6, #0
 801a4fc:	f1bb 0f28 	cmp.w	fp, #40	@ 0x28
 801a500:	85a6      	strh	r6, [r4, #44]	@ 0x2c
 801a502:	d9be      	bls.n	801a482 <uxr_framing_read_transport+0x72>
 801a504:	2529      	movs	r5, #41	@ 0x29
 801a506:	2102      	movs	r1, #2
 801a508:	e7c3      	b.n	801a492 <uxr_framing_read_transport+0x82>
 801a50a:	f1c3 0329 	rsb	r3, r3, #41	@ 0x29
 801a50e:	b2dd      	uxtb	r5, r3
 801a510:	e795      	b.n	801a43e <uxr_framing_read_transport+0x2e>
 801a512:	bf00      	nop
 801a514:	30c30c31 	.word	0x30c30c31

0801a518 <uxr_read_framed_msg>:
 801a518:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a51c:	461d      	mov	r5, r3
 801a51e:	f890 c02c 	ldrb.w	ip, [r0, #44]	@ 0x2c
 801a522:	f890 302d 	ldrb.w	r3, [r0, #45]	@ 0x2d
 801a526:	b085      	sub	sp, #20
 801a528:	459c      	cmp	ip, r3
 801a52a:	f8dd b044 	ldr.w	fp, [sp, #68]	@ 0x44
 801a52e:	4604      	mov	r4, r0
 801a530:	460f      	mov	r7, r1
 801a532:	4616      	mov	r6, r2
 801a534:	f000 81ae 	beq.w	801a894 <uxr_read_framed_msg+0x37c>
 801a538:	2000      	movs	r0, #0
 801a53a:	4639      	mov	r1, r7
 801a53c:	2800      	cmp	r0, #0
 801a53e:	d138      	bne.n	801a5b2 <uxr_read_framed_msg+0x9a>
 801a540:	468a      	mov	sl, r1
 801a542:	7823      	ldrb	r3, [r4, #0]
 801a544:	2b07      	cmp	r3, #7
 801a546:	d8fd      	bhi.n	801a544 <uxr_read_framed_msg+0x2c>
 801a548:	e8df f013 	tbh	[pc, r3, lsl #1]
 801a54c:	0116013b 	.word	0x0116013b
 801a550:	00cd00f0 	.word	0x00cd00f0
 801a554:	005a00a0 	.word	0x005a00a0
 801a558:	00080037 	.word	0x00080037
 801a55c:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 801a560:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801a564:	4290      	cmp	r0, r2
 801a566:	f000 8167 	beq.w	801a838 <uxr_read_framed_msg+0x320>
 801a56a:	18a3      	adds	r3, r4, r2
 801a56c:	1c57      	adds	r7, r2, #1
 801a56e:	49c7      	ldr	r1, [pc, #796]	@ (801a88c <uxr_read_framed_msg+0x374>)
 801a570:	f893 c002 	ldrb.w	ip, [r3, #2]
 801a574:	087b      	lsrs	r3, r7, #1
 801a576:	fba1 8303 	umull	r8, r3, r1, r3
 801a57a:	089b      	lsrs	r3, r3, #2
 801a57c:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 801a580:	fb08 7313 	mls	r3, r8, r3, r7
 801a584:	f1bc 0f7d 	cmp.w	ip, #125	@ 0x7d
 801a588:	b2df      	uxtb	r7, r3
 801a58a:	f000 81b2 	beq.w	801a8f2 <uxr_read_framed_msg+0x3da>
 801a58e:	f1bc 0f7e 	cmp.w	ip, #126	@ 0x7e
 801a592:	f884 702d 	strb.w	r7, [r4, #45]	@ 0x2d
 801a596:	f000 8220 	beq.w	801a9da <uxr_read_framed_msg+0x4c2>
 801a59a:	4661      	mov	r1, ip
 801a59c:	8ea3      	ldrh	r3, [r4, #52]	@ 0x34
 801a59e:	8ee2      	ldrh	r2, [r4, #54]	@ 0x36
 801a5a0:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 801a5a4:	b29b      	uxth	r3, r3
 801a5a6:	2100      	movs	r1, #0
 801a5a8:	429a      	cmp	r2, r3
 801a5aa:	86a3      	strh	r3, [r4, #52]	@ 0x34
 801a5ac:	7021      	strb	r1, [r4, #0]
 801a5ae:	f000 8198 	beq.w	801a8e2 <uxr_read_framed_msg+0x3ca>
 801a5b2:	2000      	movs	r0, #0
 801a5b4:	b005      	add	sp, #20
 801a5b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a5ba:	f894 702c 	ldrb.w	r7, [r4, #44]	@ 0x2c
 801a5be:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801a5c2:	4297      	cmp	r7, r2
 801a5c4:	f000 8148 	beq.w	801a858 <uxr_read_framed_msg+0x340>
 801a5c8:	18a3      	adds	r3, r4, r2
 801a5ca:	f102 0c01 	add.w	ip, r2, #1
 801a5ce:	49af      	ldr	r1, [pc, #700]	@ (801a88c <uxr_read_framed_msg+0x374>)
 801a5d0:	7898      	ldrb	r0, [r3, #2]
 801a5d2:	ea4f 035c 	mov.w	r3, ip, lsr #1
 801a5d6:	fba1 8303 	umull	r8, r3, r1, r3
 801a5da:	089b      	lsrs	r3, r3, #2
 801a5dc:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 801a5e0:	fb08 c313 	mls	r3, r8, r3, ip
 801a5e4:	287d      	cmp	r0, #125	@ 0x7d
 801a5e6:	fa5f fc83 	uxtb.w	ip, r3
 801a5ea:	f000 8194 	beq.w	801a916 <uxr_read_framed_msg+0x3fe>
 801a5ee:	287e      	cmp	r0, #126	@ 0x7e
 801a5f0:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 801a5f4:	f000 8200 	beq.w	801a9f8 <uxr_read_framed_msg+0x4e0>
 801a5f8:	2307      	movs	r3, #7
 801a5fa:	86a0      	strh	r0, [r4, #52]	@ 0x34
 801a5fc:	7023      	strb	r3, [r4, #0]
 801a5fe:	e7a0      	b.n	801a542 <uxr_read_framed_msg+0x2a>
 801a600:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 801a602:	8e27      	ldrh	r7, [r4, #48]	@ 0x30
 801a604:	429f      	cmp	r7, r3
 801a606:	f240 8164 	bls.w	801a8d2 <uxr_read_framed_msg+0x3ba>
 801a60a:	f8df 9280 	ldr.w	r9, [pc, #640]	@ 801a88c <uxr_read_framed_msg+0x374>
 801a60e:	f8cd a00c 	str.w	sl, [sp, #12]
 801a612:	212a      	movs	r1, #42	@ 0x2a
 801a614:	e01f      	b.n	801a656 <uxr_read_framed_msg+0x13e>
 801a616:	f89a e002 	ldrb.w	lr, [sl, #2]
 801a61a:	f1be 0f7d 	cmp.w	lr, #125	@ 0x7d
 801a61e:	f000 80ea 	beq.w	801a7f6 <uxr_read_framed_msg+0x2de>
 801a622:	f1be 0f7e 	cmp.w	lr, #126	@ 0x7e
 801a626:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 801a62a:	f000 8142 	beq.w	801a8b2 <uxr_read_framed_msg+0x39a>
 801a62e:	f805 e003 	strb.w	lr, [r5, r3]
 801a632:	8ee0      	ldrh	r0, [r4, #54]	@ 0x36
 801a634:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 801a636:	4f96      	ldr	r7, [pc, #600]	@ (801a890 <uxr_read_framed_msg+0x378>)
 801a638:	ea80 020e 	eor.w	r2, r0, lr
 801a63c:	b2d2      	uxtb	r2, r2
 801a63e:	3301      	adds	r3, #1
 801a640:	f837 2012 	ldrh.w	r2, [r7, r2, lsl #1]
 801a644:	8e27      	ldrh	r7, [r4, #48]	@ 0x30
 801a646:	b29b      	uxth	r3, r3
 801a648:	ea82 2210 	eor.w	r2, r2, r0, lsr #8
 801a64c:	42bb      	cmp	r3, r7
 801a64e:	8663      	strh	r3, [r4, #50]	@ 0x32
 801a650:	86e2      	strh	r2, [r4, #54]	@ 0x36
 801a652:	f080 80e7 	bcs.w	801a824 <uxr_read_framed_msg+0x30c>
 801a656:	f894 002d 	ldrb.w	r0, [r4, #45]	@ 0x2d
 801a65a:	f894 802c 	ldrb.w	r8, [r4, #44]	@ 0x2c
 801a65e:	f100 0c01 	add.w	ip, r0, #1
 801a662:	ea4f 0e5c 	mov.w	lr, ip, lsr #1
 801a666:	fba9 e20e 	umull	lr, r2, r9, lr
 801a66a:	0892      	lsrs	r2, r2, #2
 801a66c:	fb01 c212 	mls	r2, r1, r2, ip
 801a670:	4580      	cmp	r8, r0
 801a672:	eb04 0a00 	add.w	sl, r4, r0
 801a676:	fa5f fc82 	uxtb.w	ip, r2
 801a67a:	d1cc      	bne.n	801a616 <uxr_read_framed_msg+0xfe>
 801a67c:	42bb      	cmp	r3, r7
 801a67e:	f8dd a00c 	ldr.w	sl, [sp, #12]
 801a682:	f040 8128 	bne.w	801a8d6 <uxr_read_framed_msg+0x3be>
 801a686:	2306      	movs	r3, #6
 801a688:	7023      	strb	r3, [r4, #0]
 801a68a:	e75a      	b.n	801a542 <uxr_read_framed_msg+0x2a>
 801a68c:	f894 702c 	ldrb.w	r7, [r4, #44]	@ 0x2c
 801a690:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801a694:	4297      	cmp	r7, r2
 801a696:	f000 80cf 	beq.w	801a838 <uxr_read_framed_msg+0x320>
 801a69a:	18a3      	adds	r3, r4, r2
 801a69c:	f102 0c01 	add.w	ip, r2, #1
 801a6a0:	497a      	ldr	r1, [pc, #488]	@ (801a88c <uxr_read_framed_msg+0x374>)
 801a6a2:	7898      	ldrb	r0, [r3, #2]
 801a6a4:	ea4f 035c 	mov.w	r3, ip, lsr #1
 801a6a8:	fba1 8303 	umull	r8, r3, r1, r3
 801a6ac:	089b      	lsrs	r3, r3, #2
 801a6ae:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 801a6b2:	fb08 c313 	mls	r3, r8, r3, ip
 801a6b6:	287d      	cmp	r0, #125	@ 0x7d
 801a6b8:	fa5f fc83 	uxtb.w	ip, r3
 801a6bc:	f000 813d 	beq.w	801a93a <uxr_read_framed_msg+0x422>
 801a6c0:	287e      	cmp	r0, #126	@ 0x7e
 801a6c2:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 801a6c6:	f000 8188 	beq.w	801a9da <uxr_read_framed_msg+0x4c2>
 801a6ca:	8e23      	ldrh	r3, [r4, #48]	@ 0x30
 801a6cc:	990e      	ldr	r1, [sp, #56]	@ 0x38
 801a6ce:	eb03 2300 	add.w	r3, r3, r0, lsl #8
 801a6d2:	b29b      	uxth	r3, r3
 801a6d4:	2200      	movs	r2, #0
 801a6d6:	428b      	cmp	r3, r1
 801a6d8:	8623      	strh	r3, [r4, #48]	@ 0x30
 801a6da:	8662      	strh	r2, [r4, #50]	@ 0x32
 801a6dc:	86e2      	strh	r2, [r4, #54]	@ 0x36
 801a6de:	f240 80f5 	bls.w	801a8cc <uxr_read_framed_msg+0x3b4>
 801a6e2:	7022      	strb	r2, [r4, #0]
 801a6e4:	e765      	b.n	801a5b2 <uxr_read_framed_msg+0x9a>
 801a6e6:	f894 702c 	ldrb.w	r7, [r4, #44]	@ 0x2c
 801a6ea:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801a6ee:	4297      	cmp	r7, r2
 801a6f0:	f000 80b2 	beq.w	801a858 <uxr_read_framed_msg+0x340>
 801a6f4:	18a3      	adds	r3, r4, r2
 801a6f6:	f102 0c01 	add.w	ip, r2, #1
 801a6fa:	4964      	ldr	r1, [pc, #400]	@ (801a88c <uxr_read_framed_msg+0x374>)
 801a6fc:	7898      	ldrb	r0, [r3, #2]
 801a6fe:	ea4f 035c 	mov.w	r3, ip, lsr #1
 801a702:	fba1 8303 	umull	r8, r3, r1, r3
 801a706:	089b      	lsrs	r3, r3, #2
 801a708:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 801a70c:	fb08 c313 	mls	r3, r8, r3, ip
 801a710:	287d      	cmp	r0, #125	@ 0x7d
 801a712:	fa5f fc83 	uxtb.w	ip, r3
 801a716:	f000 813b 	beq.w	801a990 <uxr_read_framed_msg+0x478>
 801a71a:	287e      	cmp	r0, #126	@ 0x7e
 801a71c:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 801a720:	f000 816a 	beq.w	801a9f8 <uxr_read_framed_msg+0x4e0>
 801a724:	2304      	movs	r3, #4
 801a726:	8620      	strh	r0, [r4, #48]	@ 0x30
 801a728:	7023      	strb	r3, [r4, #0]
 801a72a:	e70a      	b.n	801a542 <uxr_read_framed_msg+0x2a>
 801a72c:	f894 702c 	ldrb.w	r7, [r4, #44]	@ 0x2c
 801a730:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801a734:	4297      	cmp	r7, r2
 801a736:	f000 80c4 	beq.w	801a8c2 <uxr_read_framed_msg+0x3aa>
 801a73a:	18a3      	adds	r3, r4, r2
 801a73c:	f102 0c01 	add.w	ip, r2, #1
 801a740:	4952      	ldr	r1, [pc, #328]	@ (801a88c <uxr_read_framed_msg+0x374>)
 801a742:	7898      	ldrb	r0, [r3, #2]
 801a744:	ea4f 035c 	mov.w	r3, ip, lsr #1
 801a748:	fba1 8303 	umull	r8, r3, r1, r3
 801a74c:	089b      	lsrs	r3, r3, #2
 801a74e:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 801a752:	fb08 c313 	mls	r3, r8, r3, ip
 801a756:	287d      	cmp	r0, #125	@ 0x7d
 801a758:	fa5f fc83 	uxtb.w	ip, r3
 801a75c:	f000 812b 	beq.w	801a9b6 <uxr_read_framed_msg+0x49e>
 801a760:	287e      	cmp	r0, #126	@ 0x7e
 801a762:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 801a766:	f000 8155 	beq.w	801aa14 <uxr_read_framed_msg+0x4fc>
 801a76a:	7863      	ldrb	r3, [r4, #1]
 801a76c:	4283      	cmp	r3, r0
 801a76e:	bf0c      	ite	eq
 801a770:	2303      	moveq	r3, #3
 801a772:	2300      	movne	r3, #0
 801a774:	7023      	strb	r3, [r4, #0]
 801a776:	e6e4      	b.n	801a542 <uxr_read_framed_msg+0x2a>
 801a778:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 801a77c:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801a780:	2300      	movs	r3, #0
 801a782:	4290      	cmp	r0, r2
 801a784:	f884 302e 	strb.w	r3, [r4, #46]	@ 0x2e
 801a788:	d06b      	beq.n	801a862 <uxr_read_framed_msg+0x34a>
 801a78a:	18a3      	adds	r3, r4, r2
 801a78c:	f102 0c01 	add.w	ip, r2, #1
 801a790:	493e      	ldr	r1, [pc, #248]	@ (801a88c <uxr_read_framed_msg+0x374>)
 801a792:	789f      	ldrb	r7, [r3, #2]
 801a794:	ea4f 035c 	mov.w	r3, ip, lsr #1
 801a798:	fba1 8303 	umull	r8, r3, r1, r3
 801a79c:	089b      	lsrs	r3, r3, #2
 801a79e:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 801a7a2:	fb08 c313 	mls	r3, r8, r3, ip
 801a7a6:	2f7d      	cmp	r7, #125	@ 0x7d
 801a7a8:	fa5f fc83 	uxtb.w	ip, r3
 801a7ac:	f000 80d8 	beq.w	801a960 <uxr_read_framed_msg+0x448>
 801a7b0:	2f7e      	cmp	r7, #126	@ 0x7e
 801a7b2:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 801a7b6:	f884 702e 	strb.w	r7, [r4, #46]	@ 0x2e
 801a7ba:	d052      	beq.n	801a862 <uxr_read_framed_msg+0x34a>
 801a7bc:	2302      	movs	r3, #2
 801a7be:	7023      	strb	r3, [r4, #0]
 801a7c0:	e6bf      	b.n	801a542 <uxr_read_framed_msg+0x2a>
 801a7c2:	f894 802c 	ldrb.w	r8, [r4, #44]	@ 0x2c
 801a7c6:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801a7ca:	4930      	ldr	r1, [pc, #192]	@ (801a88c <uxr_read_framed_msg+0x374>)
 801a7cc:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 801a7d0:	e004      	b.n	801a7dc <uxr_read_framed_msg+0x2c4>
 801a7d2:	78bb      	ldrb	r3, [r7, #2]
 801a7d4:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 801a7d8:	2b7e      	cmp	r3, #126	@ 0x7e
 801a7da:	d02a      	beq.n	801a832 <uxr_read_framed_msg+0x31a>
 801a7dc:	1c50      	adds	r0, r2, #1
 801a7de:	0843      	lsrs	r3, r0, #1
 801a7e0:	fba1 e303 	umull	lr, r3, r1, r3
 801a7e4:	089b      	lsrs	r3, r3, #2
 801a7e6:	fb0c 0013 	mls	r0, ip, r3, r0
 801a7ea:	4590      	cmp	r8, r2
 801a7ec:	eb04 0702 	add.w	r7, r4, r2
 801a7f0:	b2c2      	uxtb	r2, r0
 801a7f2:	d1ee      	bne.n	801a7d2 <uxr_read_framed_msg+0x2ba>
 801a7f4:	e6dd      	b.n	801a5b2 <uxr_read_framed_msg+0x9a>
 801a7f6:	3002      	adds	r0, #2
 801a7f8:	ea4f 0e50 	mov.w	lr, r0, lsr #1
 801a7fc:	eb04 0a02 	add.w	sl, r4, r2
 801a800:	fba9 e20e 	umull	lr, r2, r9, lr
 801a804:	0892      	lsrs	r2, r2, #2
 801a806:	45e0      	cmp	r8, ip
 801a808:	fb01 0012 	mls	r0, r1, r2, r0
 801a80c:	f43f af36 	beq.w	801a67c <uxr_read_framed_msg+0x164>
 801a810:	f89a e002 	ldrb.w	lr, [sl, #2]
 801a814:	f884 002d 	strb.w	r0, [r4, #45]	@ 0x2d
 801a818:	f1be 0f7e 	cmp.w	lr, #126	@ 0x7e
 801a81c:	d049      	beq.n	801a8b2 <uxr_read_framed_msg+0x39a>
 801a81e:	f08e 0e20 	eor.w	lr, lr, #32
 801a822:	e704      	b.n	801a62e <uxr_read_framed_msg+0x116>
 801a824:	f8dd a00c 	ldr.w	sl, [sp, #12]
 801a828:	f43f af2d 	beq.w	801a686 <uxr_read_framed_msg+0x16e>
 801a82c:	f1be 0f7e 	cmp.w	lr, #126	@ 0x7e
 801a830:	d151      	bne.n	801a8d6 <uxr_read_framed_msg+0x3be>
 801a832:	2301      	movs	r3, #1
 801a834:	7023      	strb	r3, [r4, #0]
 801a836:	e684      	b.n	801a542 <uxr_read_framed_msg+0x2a>
 801a838:	4651      	mov	r1, sl
 801a83a:	f8cd b000 	str.w	fp, [sp]
 801a83e:	2301      	movs	r3, #1
 801a840:	9301      	str	r3, [sp, #4]
 801a842:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801a844:	9103      	str	r1, [sp, #12]
 801a846:	4632      	mov	r2, r6
 801a848:	4620      	mov	r0, r4
 801a84a:	f7ff fde1 	bl	801a410 <uxr_framing_read_transport>
 801a84e:	fab0 f080 	clz	r0, r0
 801a852:	9903      	ldr	r1, [sp, #12]
 801a854:	0940      	lsrs	r0, r0, #5
 801a856:	e671      	b.n	801a53c <uxr_read_framed_msg+0x24>
 801a858:	4651      	mov	r1, sl
 801a85a:	f8cd b000 	str.w	fp, [sp]
 801a85e:	2302      	movs	r3, #2
 801a860:	e7ee      	b.n	801a840 <uxr_read_framed_msg+0x328>
 801a862:	2304      	movs	r3, #4
 801a864:	9301      	str	r3, [sp, #4]
 801a866:	f8cd b000 	str.w	fp, [sp]
 801a86a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801a86c:	4632      	mov	r2, r6
 801a86e:	4651      	mov	r1, sl
 801a870:	4620      	mov	r0, r4
 801a872:	f7ff fdcd 	bl	801a410 <uxr_framing_read_transport>
 801a876:	2800      	cmp	r0, #0
 801a878:	f47f ae63 	bne.w	801a542 <uxr_read_framed_msg+0x2a>
 801a87c:	f894 002e 	ldrb.w	r0, [r4, #46]	@ 0x2e
 801a880:	387e      	subs	r0, #126	@ 0x7e
 801a882:	4651      	mov	r1, sl
 801a884:	bf18      	it	ne
 801a886:	2001      	movne	r0, #1
 801a888:	e658      	b.n	801a53c <uxr_read_framed_msg+0x24>
 801a88a:	bf00      	nop
 801a88c:	30c30c31 	.word	0x30c30c31
 801a890:	08020168 	.word	0x08020168
 801a894:	2305      	movs	r3, #5
 801a896:	9301      	str	r3, [sp, #4]
 801a898:	f8cd b000 	str.w	fp, [sp]
 801a89c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801a89e:	f7ff fdb7 	bl	801a410 <uxr_framing_read_transport>
 801a8a2:	f894 202c 	ldrb.w	r2, [r4, #44]	@ 0x2c
 801a8a6:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 801a8aa:	429a      	cmp	r2, r3
 801a8ac:	f43f ae81 	beq.w	801a5b2 <uxr_read_framed_msg+0x9a>
 801a8b0:	e642      	b.n	801a538 <uxr_read_framed_msg+0x20>
 801a8b2:	42bb      	cmp	r3, r7
 801a8b4:	f8dd a00c 	ldr.w	sl, [sp, #12]
 801a8b8:	f43f aee5 	beq.w	801a686 <uxr_read_framed_msg+0x16e>
 801a8bc:	2301      	movs	r3, #1
 801a8be:	7023      	strb	r3, [r4, #0]
 801a8c0:	e63f      	b.n	801a542 <uxr_read_framed_msg+0x2a>
 801a8c2:	4651      	mov	r1, sl
 801a8c4:	f8cd b000 	str.w	fp, [sp]
 801a8c8:	2303      	movs	r3, #3
 801a8ca:	e7b9      	b.n	801a840 <uxr_read_framed_msg+0x328>
 801a8cc:	2305      	movs	r3, #5
 801a8ce:	7023      	strb	r3, [r4, #0]
 801a8d0:	e637      	b.n	801a542 <uxr_read_framed_msg+0x2a>
 801a8d2:	f43f aed8 	beq.w	801a686 <uxr_read_framed_msg+0x16e>
 801a8d6:	1afb      	subs	r3, r7, r3
 801a8d8:	3302      	adds	r3, #2
 801a8da:	e9cd b300 	strd	fp, r3, [sp]
 801a8de:	4651      	mov	r1, sl
 801a8e0:	e7af      	b.n	801a842 <uxr_read_framed_msg+0x32a>
 801a8e2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801a8e4:	f894 302e 	ldrb.w	r3, [r4, #46]	@ 0x2e
 801a8e8:	7013      	strb	r3, [r2, #0]
 801a8ea:	8e20      	ldrh	r0, [r4, #48]	@ 0x30
 801a8ec:	b005      	add	sp, #20
 801a8ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a8f2:	4287      	cmp	r7, r0
 801a8f4:	d0a0      	beq.n	801a838 <uxr_read_framed_msg+0x320>
 801a8f6:	4423      	add	r3, r4
 801a8f8:	3202      	adds	r2, #2
 801a8fa:	7898      	ldrb	r0, [r3, #2]
 801a8fc:	0853      	lsrs	r3, r2, #1
 801a8fe:	fba1 e303 	umull	lr, r3, r1, r3
 801a902:	089b      	lsrs	r3, r3, #2
 801a904:	fb08 2213 	mls	r2, r8, r3, r2
 801a908:	287e      	cmp	r0, #126	@ 0x7e
 801a90a:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 801a90e:	d064      	beq.n	801a9da <uxr_read_framed_msg+0x4c2>
 801a910:	f080 0120 	eor.w	r1, r0, #32
 801a914:	e642      	b.n	801a59c <uxr_read_framed_msg+0x84>
 801a916:	45bc      	cmp	ip, r7
 801a918:	d09e      	beq.n	801a858 <uxr_read_framed_msg+0x340>
 801a91a:	4423      	add	r3, r4
 801a91c:	3202      	adds	r2, #2
 801a91e:	7898      	ldrb	r0, [r3, #2]
 801a920:	0853      	lsrs	r3, r2, #1
 801a922:	fba1 e303 	umull	lr, r3, r1, r3
 801a926:	089b      	lsrs	r3, r3, #2
 801a928:	fb08 2213 	mls	r2, r8, r3, r2
 801a92c:	287e      	cmp	r0, #126	@ 0x7e
 801a92e:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 801a932:	d061      	beq.n	801a9f8 <uxr_read_framed_msg+0x4e0>
 801a934:	f080 0020 	eor.w	r0, r0, #32
 801a938:	e65e      	b.n	801a5f8 <uxr_read_framed_msg+0xe0>
 801a93a:	4567      	cmp	r7, ip
 801a93c:	f43f af7c 	beq.w	801a838 <uxr_read_framed_msg+0x320>
 801a940:	4423      	add	r3, r4
 801a942:	3202      	adds	r2, #2
 801a944:	7898      	ldrb	r0, [r3, #2]
 801a946:	0853      	lsrs	r3, r2, #1
 801a948:	fba1 e303 	umull	lr, r3, r1, r3
 801a94c:	089b      	lsrs	r3, r3, #2
 801a94e:	fb08 2213 	mls	r2, r8, r3, r2
 801a952:	287e      	cmp	r0, #126	@ 0x7e
 801a954:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 801a958:	d03f      	beq.n	801a9da <uxr_read_framed_msg+0x4c2>
 801a95a:	f080 0020 	eor.w	r0, r0, #32
 801a95e:	e6b4      	b.n	801a6ca <uxr_read_framed_msg+0x1b2>
 801a960:	4560      	cmp	r0, ip
 801a962:	f43f af7e 	beq.w	801a862 <uxr_read_framed_msg+0x34a>
 801a966:	4423      	add	r3, r4
 801a968:	3202      	adds	r2, #2
 801a96a:	7898      	ldrb	r0, [r3, #2]
 801a96c:	f884 002e 	strb.w	r0, [r4, #46]	@ 0x2e
 801a970:	0853      	lsrs	r3, r2, #1
 801a972:	fba1 e303 	umull	lr, r3, r1, r3
 801a976:	089b      	lsrs	r3, r3, #2
 801a978:	fb08 2213 	mls	r2, r8, r3, r2
 801a97c:	287e      	cmp	r0, #126	@ 0x7e
 801a97e:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 801a982:	f43f af6e 	beq.w	801a862 <uxr_read_framed_msg+0x34a>
 801a986:	f080 0020 	eor.w	r0, r0, #32
 801a98a:	f884 002e 	strb.w	r0, [r4, #46]	@ 0x2e
 801a98e:	e715      	b.n	801a7bc <uxr_read_framed_msg+0x2a4>
 801a990:	4567      	cmp	r7, ip
 801a992:	f43f af61 	beq.w	801a858 <uxr_read_framed_msg+0x340>
 801a996:	4423      	add	r3, r4
 801a998:	3202      	adds	r2, #2
 801a99a:	7898      	ldrb	r0, [r3, #2]
 801a99c:	0853      	lsrs	r3, r2, #1
 801a99e:	fba1 e303 	umull	lr, r3, r1, r3
 801a9a2:	089b      	lsrs	r3, r3, #2
 801a9a4:	fb08 2213 	mls	r2, r8, r3, r2
 801a9a8:	287e      	cmp	r0, #126	@ 0x7e
 801a9aa:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 801a9ae:	d023      	beq.n	801a9f8 <uxr_read_framed_msg+0x4e0>
 801a9b0:	f080 0020 	eor.w	r0, r0, #32
 801a9b4:	e6b6      	b.n	801a724 <uxr_read_framed_msg+0x20c>
 801a9b6:	45bc      	cmp	ip, r7
 801a9b8:	d083      	beq.n	801a8c2 <uxr_read_framed_msg+0x3aa>
 801a9ba:	4423      	add	r3, r4
 801a9bc:	3202      	adds	r2, #2
 801a9be:	7898      	ldrb	r0, [r3, #2]
 801a9c0:	0853      	lsrs	r3, r2, #1
 801a9c2:	fba1 e303 	umull	lr, r3, r1, r3
 801a9c6:	089b      	lsrs	r3, r3, #2
 801a9c8:	fb08 2213 	mls	r2, r8, r3, r2
 801a9cc:	287e      	cmp	r0, #126	@ 0x7e
 801a9ce:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 801a9d2:	d01f      	beq.n	801aa14 <uxr_read_framed_msg+0x4fc>
 801a9d4:	f080 0020 	eor.w	r0, r0, #32
 801a9d8:	e6c7      	b.n	801a76a <uxr_read_framed_msg+0x252>
 801a9da:	2701      	movs	r7, #1
 801a9dc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801a9de:	f8cd b000 	str.w	fp, [sp]
 801a9e2:	9701      	str	r7, [sp, #4]
 801a9e4:	4632      	mov	r2, r6
 801a9e6:	4651      	mov	r1, sl
 801a9e8:	4620      	mov	r0, r4
 801a9ea:	f7ff fd11 	bl	801a410 <uxr_framing_read_transport>
 801a9ee:	2800      	cmp	r0, #0
 801a9f0:	f47f ada7 	bne.w	801a542 <uxr_read_framed_msg+0x2a>
 801a9f4:	7027      	strb	r7, [r4, #0]
 801a9f6:	e5a4      	b.n	801a542 <uxr_read_framed_msg+0x2a>
 801a9f8:	f8cd b000 	str.w	fp, [sp]
 801a9fc:	2302      	movs	r3, #2
 801a9fe:	9301      	str	r3, [sp, #4]
 801aa00:	4632      	mov	r2, r6
 801aa02:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801aa04:	4651      	mov	r1, sl
 801aa06:	4620      	mov	r0, r4
 801aa08:	f7ff fd02 	bl	801a410 <uxr_framing_read_transport>
 801aa0c:	2800      	cmp	r0, #0
 801aa0e:	f47f ad98 	bne.w	801a542 <uxr_read_framed_msg+0x2a>
 801aa12:	e70e      	b.n	801a832 <uxr_read_framed_msg+0x31a>
 801aa14:	f8cd b000 	str.w	fp, [sp]
 801aa18:	2303      	movs	r3, #3
 801aa1a:	e7f0      	b.n	801a9fe <uxr_read_framed_msg+0x4e6>

0801aa1c <rcl_get_automatic_discovery_range>:
 801aa1c:	b530      	push	{r4, r5, lr}
 801aa1e:	b083      	sub	sp, #12
 801aa20:	2300      	movs	r3, #0
 801aa22:	9301      	str	r3, [sp, #4]
 801aa24:	b1c0      	cbz	r0, 801aa58 <rcl_get_automatic_discovery_range+0x3c>
 801aa26:	4604      	mov	r4, r0
 801aa28:	a901      	add	r1, sp, #4
 801aa2a:	4818      	ldr	r0, [pc, #96]	@ (801aa8c <rcl_get_automatic_discovery_range+0x70>)
 801aa2c:	f7fb ff86 	bl	801693c <rcutils_get_env>
 801aa30:	b110      	cbz	r0, 801aa38 <rcl_get_automatic_discovery_range+0x1c>
 801aa32:	2001      	movs	r0, #1
 801aa34:	b003      	add	sp, #12
 801aa36:	bd30      	pop	{r4, r5, pc}
 801aa38:	9d01      	ldr	r5, [sp, #4]
 801aa3a:	782b      	ldrb	r3, [r5, #0]
 801aa3c:	b923      	cbnz	r3, 801aa48 <rcl_get_automatic_discovery_range+0x2c>
 801aa3e:	2303      	movs	r3, #3
 801aa40:	7023      	strb	r3, [r4, #0]
 801aa42:	2000      	movs	r0, #0
 801aa44:	b003      	add	sp, #12
 801aa46:	bd30      	pop	{r4, r5, pc}
 801aa48:	4911      	ldr	r1, [pc, #68]	@ (801aa90 <rcl_get_automatic_discovery_range+0x74>)
 801aa4a:	4628      	mov	r0, r5
 801aa4c:	f7e5 fbc8 	bl	80001e0 <strcmp>
 801aa50:	b928      	cbnz	r0, 801aa5e <rcl_get_automatic_discovery_range+0x42>
 801aa52:	2301      	movs	r3, #1
 801aa54:	7023      	strb	r3, [r4, #0]
 801aa56:	e7f4      	b.n	801aa42 <rcl_get_automatic_discovery_range+0x26>
 801aa58:	200b      	movs	r0, #11
 801aa5a:	b003      	add	sp, #12
 801aa5c:	bd30      	pop	{r4, r5, pc}
 801aa5e:	490d      	ldr	r1, [pc, #52]	@ (801aa94 <rcl_get_automatic_discovery_range+0x78>)
 801aa60:	4628      	mov	r0, r5
 801aa62:	f7e5 fbbd 	bl	80001e0 <strcmp>
 801aa66:	b168      	cbz	r0, 801aa84 <rcl_get_automatic_discovery_range+0x68>
 801aa68:	490b      	ldr	r1, [pc, #44]	@ (801aa98 <rcl_get_automatic_discovery_range+0x7c>)
 801aa6a:	4628      	mov	r0, r5
 801aa6c:	f7e5 fbb8 	bl	80001e0 <strcmp>
 801aa70:	2800      	cmp	r0, #0
 801aa72:	d0e4      	beq.n	801aa3e <rcl_get_automatic_discovery_range+0x22>
 801aa74:	4909      	ldr	r1, [pc, #36]	@ (801aa9c <rcl_get_automatic_discovery_range+0x80>)
 801aa76:	4628      	mov	r0, r5
 801aa78:	f7e5 fbb2 	bl	80001e0 <strcmp>
 801aa7c:	b910      	cbnz	r0, 801aa84 <rcl_get_automatic_discovery_range+0x68>
 801aa7e:	2304      	movs	r3, #4
 801aa80:	7023      	strb	r3, [r4, #0]
 801aa82:	e7de      	b.n	801aa42 <rcl_get_automatic_discovery_range+0x26>
 801aa84:	2302      	movs	r3, #2
 801aa86:	7023      	strb	r3, [r4, #0]
 801aa88:	e7db      	b.n	801aa42 <rcl_get_automatic_discovery_range+0x26>
 801aa8a:	bf00      	nop
 801aa8c:	0801f5b0 	.word	0x0801f5b0
 801aa90:	0801f5d0 	.word	0x0801f5d0
 801aa94:	0801f5d4 	.word	0x0801f5d4
 801aa98:	0801f5e0 	.word	0x0801f5e0
 801aa9c:	0801f5e8 	.word	0x0801f5e8

0801aaa0 <rcl_automatic_discovery_range_to_string>:
 801aaa0:	2804      	cmp	r0, #4
 801aaa2:	bf9a      	itte	ls
 801aaa4:	4b02      	ldrls	r3, [pc, #8]	@ (801aab0 <rcl_automatic_discovery_range_to_string+0x10>)
 801aaa6:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 801aaaa:	2000      	movhi	r0, #0
 801aaac:	4770      	bx	lr
 801aaae:	bf00      	nop
 801aab0:	08020368 	.word	0x08020368

0801aab4 <rcl_get_discovery_static_peers>:
 801aab4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801aab8:	b08c      	sub	sp, #48	@ 0x30
 801aaba:	2300      	movs	r3, #0
 801aabc:	9304      	str	r3, [sp, #16]
 801aabe:	2800      	cmp	r0, #0
 801aac0:	d04e      	beq.n	801ab60 <rcl_get_discovery_static_peers+0xac>
 801aac2:	460d      	mov	r5, r1
 801aac4:	2900      	cmp	r1, #0
 801aac6:	d04b      	beq.n	801ab60 <rcl_get_discovery_static_peers+0xac>
 801aac8:	4604      	mov	r4, r0
 801aaca:	a904      	add	r1, sp, #16
 801aacc:	482d      	ldr	r0, [pc, #180]	@ (801ab84 <rcl_get_discovery_static_peers+0xd0>)
 801aace:	f7fb ff35 	bl	801693c <rcutils_get_env>
 801aad2:	b118      	cbz	r0, 801aadc <rcl_get_discovery_static_peers+0x28>
 801aad4:	2001      	movs	r0, #1
 801aad6:	b00c      	add	sp, #48	@ 0x30
 801aad8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801aadc:	9b04      	ldr	r3, [sp, #16]
 801aade:	2b00      	cmp	r3, #0
 801aae0:	d0f8      	beq.n	801aad4 <rcl_get_discovery_static_peers+0x20>
 801aae2:	af05      	add	r7, sp, #20
 801aae4:	4638      	mov	r0, r7
 801aae6:	f000 fc7f 	bl	801b3e8 <rcutils_get_zero_initialized_string_array>
 801aaea:	f105 0308 	add.w	r3, r5, #8
 801aaee:	9703      	str	r7, [sp, #12]
 801aaf0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801aaf4:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801aaf8:	9804      	ldr	r0, [sp, #16]
 801aafa:	e895 000c 	ldmia.w	r5, {r2, r3}
 801aafe:	213b      	movs	r1, #59	@ 0x3b
 801ab00:	f000 fbc2 	bl	801b288 <rcutils_split>
 801ab04:	2800      	cmp	r0, #0
 801ab06:	d1e5      	bne.n	801aad4 <rcl_get_discovery_static_peers+0x20>
 801ab08:	9905      	ldr	r1, [sp, #20]
 801ab0a:	462a      	mov	r2, r5
 801ab0c:	4620      	mov	r0, r4
 801ab0e:	f000 fcc3 	bl	801b498 <rmw_discovery_options_init>
 801ab12:	4606      	mov	r6, r0
 801ab14:	bb90      	cbnz	r0, 801ab7c <rcl_get_discovery_static_peers+0xc8>
 801ab16:	f8dd 9014 	ldr.w	r9, [sp, #20]
 801ab1a:	f1b9 0f00 	cmp.w	r9, #0
 801ab1e:	d026      	beq.n	801ab6e <rcl_get_discovery_static_peers+0xba>
 801ab20:	f8dd a018 	ldr.w	sl, [sp, #24]
 801ab24:	4680      	mov	r8, r0
 801ab26:	f85a 5026 	ldr.w	r5, [sl, r6, lsl #2]
 801ab2a:	4628      	mov	r0, r5
 801ab2c:	f7e5 fbb8 	bl	80002a0 <strlen>
 801ab30:	28ff      	cmp	r0, #255	@ 0xff
 801ab32:	4629      	mov	r1, r5
 801ab34:	ea4f 2506 	mov.w	r5, r6, lsl #8
 801ab38:	d816      	bhi.n	801ab68 <rcl_get_discovery_static_peers+0xb4>
 801ab3a:	6860      	ldr	r0, [r4, #4]
 801ab3c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801ab40:	eb00 2006 	add.w	r0, r0, r6, lsl #8
 801ab44:	f001 fc8b 	bl	801c45e <strncpy>
 801ab48:	6863      	ldr	r3, [r4, #4]
 801ab4a:	f8dd 9014 	ldr.w	r9, [sp, #20]
 801ab4e:	3601      	adds	r6, #1
 801ab50:	442b      	add	r3, r5
 801ab52:	454e      	cmp	r6, r9
 801ab54:	f883 80ff 	strb.w	r8, [r3, #255]	@ 0xff
 801ab58:	d209      	bcs.n	801ab6e <rcl_get_discovery_static_peers+0xba>
 801ab5a:	f8dd a018 	ldr.w	sl, [sp, #24]
 801ab5e:	e7e2      	b.n	801ab26 <rcl_get_discovery_static_peers+0x72>
 801ab60:	200b      	movs	r0, #11
 801ab62:	b00c      	add	sp, #48	@ 0x30
 801ab64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ab68:	3601      	adds	r6, #1
 801ab6a:	454e      	cmp	r6, r9
 801ab6c:	d3db      	bcc.n	801ab26 <rcl_get_discovery_static_peers+0x72>
 801ab6e:	4638      	mov	r0, r7
 801ab70:	f000 fc6c 	bl	801b44c <rcutils_string_array_fini>
 801ab74:	3800      	subs	r0, #0
 801ab76:	bf18      	it	ne
 801ab78:	2001      	movne	r0, #1
 801ab7a:	e7ac      	b.n	801aad6 <rcl_get_discovery_static_peers+0x22>
 801ab7c:	f7f8 ff66 	bl	8013a4c <rcl_convert_rmw_ret_to_rcl_ret>
 801ab80:	e7a9      	b.n	801aad6 <rcl_get_discovery_static_peers+0x22>
 801ab82:	bf00      	nop
 801ab84:	0801f5f8 	.word	0x0801f5f8

0801ab88 <rcl_get_default_domain_id>:
 801ab88:	b530      	push	{r4, r5, lr}
 801ab8a:	b083      	sub	sp, #12
 801ab8c:	2300      	movs	r3, #0
 801ab8e:	9300      	str	r3, [sp, #0]
 801ab90:	b1f0      	cbz	r0, 801abd0 <rcl_get_default_domain_id+0x48>
 801ab92:	4604      	mov	r4, r0
 801ab94:	4669      	mov	r1, sp
 801ab96:	4812      	ldr	r0, [pc, #72]	@ (801abe0 <rcl_get_default_domain_id+0x58>)
 801ab98:	f7fb fed0 	bl	801693c <rcutils_get_env>
 801ab9c:	4602      	mov	r2, r0
 801ab9e:	b108      	cbz	r0, 801aba4 <rcl_get_default_domain_id+0x1c>
 801aba0:	2001      	movs	r0, #1
 801aba2:	e004      	b.n	801abae <rcl_get_default_domain_id+0x26>
 801aba4:	9800      	ldr	r0, [sp, #0]
 801aba6:	b108      	cbz	r0, 801abac <rcl_get_default_domain_id+0x24>
 801aba8:	7803      	ldrb	r3, [r0, #0]
 801abaa:	b913      	cbnz	r3, 801abb2 <rcl_get_default_domain_id+0x2a>
 801abac:	2000      	movs	r0, #0
 801abae:	b003      	add	sp, #12
 801abb0:	bd30      	pop	{r4, r5, pc}
 801abb2:	a901      	add	r1, sp, #4
 801abb4:	9201      	str	r2, [sp, #4]
 801abb6:	f001 f921 	bl	801bdfc <strtoul>
 801abba:	4605      	mov	r5, r0
 801abbc:	b158      	cbz	r0, 801abd6 <rcl_get_default_domain_id+0x4e>
 801abbe:	1c43      	adds	r3, r0, #1
 801abc0:	d104      	bne.n	801abcc <rcl_get_default_domain_id+0x44>
 801abc2:	f001 fd29 	bl	801c618 <__errno>
 801abc6:	6803      	ldr	r3, [r0, #0]
 801abc8:	2b22      	cmp	r3, #34	@ 0x22
 801abca:	d0e9      	beq.n	801aba0 <rcl_get_default_domain_id+0x18>
 801abcc:	6025      	str	r5, [r4, #0]
 801abce:	e7ed      	b.n	801abac <rcl_get_default_domain_id+0x24>
 801abd0:	200b      	movs	r0, #11
 801abd2:	b003      	add	sp, #12
 801abd4:	bd30      	pop	{r4, r5, pc}
 801abd6:	9b01      	ldr	r3, [sp, #4]
 801abd8:	781b      	ldrb	r3, [r3, #0]
 801abda:	2b00      	cmp	r3, #0
 801abdc:	d0f6      	beq.n	801abcc <rcl_get_default_domain_id+0x44>
 801abde:	e7df      	b.n	801aba0 <rcl_get_default_domain_id+0x18>
 801abe0:	0801f6d8 	.word	0x0801f6d8

0801abe4 <rcl_expand_topic_name>:
 801abe4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801abe8:	b08b      	sub	sp, #44	@ 0x2c
 801abea:	9306      	str	r3, [sp, #24]
 801abec:	2800      	cmp	r0, #0
 801abee:	f000 80ad 	beq.w	801ad4c <rcl_expand_topic_name+0x168>
 801abf2:	460e      	mov	r6, r1
 801abf4:	2900      	cmp	r1, #0
 801abf6:	f000 80a9 	beq.w	801ad4c <rcl_expand_topic_name+0x168>
 801abfa:	4617      	mov	r7, r2
 801abfc:	2a00      	cmp	r2, #0
 801abfe:	f000 80a5 	beq.w	801ad4c <rcl_expand_topic_name+0x168>
 801ac02:	2b00      	cmp	r3, #0
 801ac04:	f000 80a2 	beq.w	801ad4c <rcl_expand_topic_name+0x168>
 801ac08:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801ac0a:	2b00      	cmp	r3, #0
 801ac0c:	f000 809e 	beq.w	801ad4c <rcl_expand_topic_name+0x168>
 801ac10:	2200      	movs	r2, #0
 801ac12:	a909      	add	r1, sp, #36	@ 0x24
 801ac14:	4680      	mov	r8, r0
 801ac16:	f000 fa45 	bl	801b0a4 <rcl_validate_topic_name>
 801ac1a:	4605      	mov	r5, r0
 801ac1c:	2800      	cmp	r0, #0
 801ac1e:	f040 8096 	bne.w	801ad4e <rcl_expand_topic_name+0x16a>
 801ac22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ac24:	2b00      	cmp	r3, #0
 801ac26:	f040 809a 	bne.w	801ad5e <rcl_expand_topic_name+0x17a>
 801ac2a:	4602      	mov	r2, r0
 801ac2c:	a909      	add	r1, sp, #36	@ 0x24
 801ac2e:	4630      	mov	r0, r6
 801ac30:	f7fc fadc 	bl	80171ec <rmw_validate_node_name>
 801ac34:	2800      	cmp	r0, #0
 801ac36:	f040 808e 	bne.w	801ad56 <rcl_expand_topic_name+0x172>
 801ac3a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801ac3c:	2a00      	cmp	r2, #0
 801ac3e:	f040 8093 	bne.w	801ad68 <rcl_expand_topic_name+0x184>
 801ac42:	a909      	add	r1, sp, #36	@ 0x24
 801ac44:	4638      	mov	r0, r7
 801ac46:	f7fc fab3 	bl	80171b0 <rmw_validate_namespace>
 801ac4a:	2800      	cmp	r0, #0
 801ac4c:	f040 8083 	bne.w	801ad56 <rcl_expand_topic_name+0x172>
 801ac50:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 801ac52:	2d00      	cmp	r5, #0
 801ac54:	f040 80f5 	bne.w	801ae42 <rcl_expand_topic_name+0x25e>
 801ac58:	217b      	movs	r1, #123	@ 0x7b
 801ac5a:	4640      	mov	r0, r8
 801ac5c:	f001 fbe0 	bl	801c420 <strchr>
 801ac60:	f898 3000 	ldrb.w	r3, [r8]
 801ac64:	2b2f      	cmp	r3, #47	@ 0x2f
 801ac66:	4604      	mov	r4, r0
 801ac68:	f000 809f 	beq.w	801adaa <rcl_expand_topic_name+0x1c6>
 801ac6c:	2b7e      	cmp	r3, #126	@ 0x7e
 801ac6e:	f040 80ea 	bne.w	801ae46 <rcl_expand_topic_name+0x262>
 801ac72:	4638      	mov	r0, r7
 801ac74:	f7e5 fb14 	bl	80002a0 <strlen>
 801ac78:	4a86      	ldr	r2, [pc, #536]	@ (801ae94 <rcl_expand_topic_name+0x2b0>)
 801ac7a:	4b87      	ldr	r3, [pc, #540]	@ (801ae98 <rcl_expand_topic_name+0x2b4>)
 801ac7c:	2801      	cmp	r0, #1
 801ac7e:	bf08      	it	eq
 801ac80:	4613      	moveq	r3, r2
 801ac82:	9302      	str	r3, [sp, #8]
 801ac84:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 801ac86:	9300      	str	r3, [sp, #0]
 801ac88:	e9cd 7603 	strd	r7, r6, [sp, #12]
 801ac8c:	f108 0301 	add.w	r3, r8, #1
 801ac90:	9305      	str	r3, [sp, #20]
 801ac92:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801ac96:	9301      	str	r3, [sp, #4]
 801ac98:	ab14      	add	r3, sp, #80	@ 0x50
 801ac9a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801ac9c:	f7fb fe66 	bl	801696c <rcutils_format_string_limit>
 801aca0:	4682      	mov	sl, r0
 801aca2:	2800      	cmp	r0, #0
 801aca4:	f000 80e1 	beq.w	801ae6a <rcl_expand_topic_name+0x286>
 801aca8:	2c00      	cmp	r4, #0
 801acaa:	f000 8085 	beq.w	801adb8 <rcl_expand_topic_name+0x1d4>
 801acae:	217b      	movs	r1, #123	@ 0x7b
 801acb0:	f001 fbb6 	bl	801c420 <strchr>
 801acb4:	46d1      	mov	r9, sl
 801acb6:	4604      	mov	r4, r0
 801acb8:	9507      	str	r5, [sp, #28]
 801acba:	464d      	mov	r5, r9
 801acbc:	2c00      	cmp	r4, #0
 801acbe:	f000 80a1 	beq.w	801ae04 <rcl_expand_topic_name+0x220>
 801acc2:	217d      	movs	r1, #125	@ 0x7d
 801acc4:	4628      	mov	r0, r5
 801acc6:	f001 fbab 	bl	801c420 <strchr>
 801acca:	eba0 0904 	sub.w	r9, r0, r4
 801acce:	f109 0b01 	add.w	fp, r9, #1
 801acd2:	4872      	ldr	r0, [pc, #456]	@ (801ae9c <rcl_expand_topic_name+0x2b8>)
 801acd4:	465a      	mov	r2, fp
 801acd6:	4621      	mov	r1, r4
 801acd8:	f001 fbaf 	bl	801c43a <strncmp>
 801acdc:	2800      	cmp	r0, #0
 801acde:	d069      	beq.n	801adb4 <rcl_expand_topic_name+0x1d0>
 801ace0:	486f      	ldr	r0, [pc, #444]	@ (801aea0 <rcl_expand_topic_name+0x2bc>)
 801ace2:	465a      	mov	r2, fp
 801ace4:	4621      	mov	r1, r4
 801ace6:	f001 fba8 	bl	801c43a <strncmp>
 801acea:	b130      	cbz	r0, 801acfa <rcl_expand_topic_name+0x116>
 801acec:	486d      	ldr	r0, [pc, #436]	@ (801aea4 <rcl_expand_topic_name+0x2c0>)
 801acee:	465a      	mov	r2, fp
 801acf0:	4621      	mov	r1, r4
 801acf2:	f001 fba2 	bl	801c43a <strncmp>
 801acf6:	2800      	cmp	r0, #0
 801acf8:	d138      	bne.n	801ad6c <rcl_expand_topic_name+0x188>
 801acfa:	46b9      	mov	r9, r7
 801acfc:	ab16      	add	r3, sp, #88	@ 0x58
 801acfe:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801ad02:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801ad06:	ab14      	add	r3, sp, #80	@ 0x50
 801ad08:	4620      	mov	r0, r4
 801ad0a:	cb0c      	ldmia	r3, {r2, r3}
 801ad0c:	4659      	mov	r1, fp
 801ad0e:	f7fb ff81 	bl	8016c14 <rcutils_strndup>
 801ad12:	4604      	mov	r4, r0
 801ad14:	2800      	cmp	r0, #0
 801ad16:	f000 8099 	beq.w	801ae4c <rcl_expand_topic_name+0x268>
 801ad1a:	464a      	mov	r2, r9
 801ad1c:	4628      	mov	r0, r5
 801ad1e:	ab14      	add	r3, sp, #80	@ 0x50
 801ad20:	4621      	mov	r1, r4
 801ad22:	f7fb fe5d 	bl	80169e0 <rcutils_repl_str>
 801ad26:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801ad28:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801ad2a:	4605      	mov	r5, r0
 801ad2c:	4620      	mov	r0, r4
 801ad2e:	4798      	blx	r3
 801ad30:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801ad32:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801ad34:	4650      	mov	r0, sl
 801ad36:	4798      	blx	r3
 801ad38:	2d00      	cmp	r5, #0
 801ad3a:	f000 8091 	beq.w	801ae60 <rcl_expand_topic_name+0x27c>
 801ad3e:	217b      	movs	r1, #123	@ 0x7b
 801ad40:	4628      	mov	r0, r5
 801ad42:	f001 fb6d 	bl	801c420 <strchr>
 801ad46:	46aa      	mov	sl, r5
 801ad48:	4604      	mov	r4, r0
 801ad4a:	e7b7      	b.n	801acbc <rcl_expand_topic_name+0xd8>
 801ad4c:	250b      	movs	r5, #11
 801ad4e:	4628      	mov	r0, r5
 801ad50:	b00b      	add	sp, #44	@ 0x2c
 801ad52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ad56:	f7f8 fe79 	bl	8013a4c <rcl_convert_rmw_ret_to_rcl_ret>
 801ad5a:	4605      	mov	r5, r0
 801ad5c:	e7f7      	b.n	801ad4e <rcl_expand_topic_name+0x16a>
 801ad5e:	2567      	movs	r5, #103	@ 0x67
 801ad60:	4628      	mov	r0, r5
 801ad62:	b00b      	add	sp, #44	@ 0x2c
 801ad64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ad68:	25c9      	movs	r5, #201	@ 0xc9
 801ad6a:	e7f0      	b.n	801ad4e <rcl_expand_topic_name+0x16a>
 801ad6c:	f109 32ff 	add.w	r2, r9, #4294967295	@ 0xffffffff
 801ad70:	9806      	ldr	r0, [sp, #24]
 801ad72:	1c61      	adds	r1, r4, #1
 801ad74:	f7fc f86a 	bl	8016e4c <rcutils_string_map_getn>
 801ad78:	4681      	mov	r9, r0
 801ad7a:	2800      	cmp	r0, #0
 801ad7c:	d1be      	bne.n	801acfc <rcl_expand_topic_name+0x118>
 801ad7e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801ad80:	ab16      	add	r3, sp, #88	@ 0x58
 801ad82:	6010      	str	r0, [r2, #0]
 801ad84:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801ad88:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801ad8c:	ab14      	add	r3, sp, #80	@ 0x50
 801ad8e:	cb0c      	ldmia	r3, {r2, r3}
 801ad90:	4659      	mov	r1, fp
 801ad92:	4620      	mov	r0, r4
 801ad94:	f7fb ff3e 	bl	8016c14 <rcutils_strndup>
 801ad98:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801ad9a:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801ad9c:	4798      	blx	r3
 801ad9e:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801ada0:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801ada2:	4650      	mov	r0, sl
 801ada4:	4798      	blx	r3
 801ada6:	2569      	movs	r5, #105	@ 0x69
 801ada8:	e7d1      	b.n	801ad4e <rcl_expand_topic_name+0x16a>
 801adaa:	2800      	cmp	r0, #0
 801adac:	d061      	beq.n	801ae72 <rcl_expand_topic_name+0x28e>
 801adae:	46c1      	mov	r9, r8
 801adb0:	46aa      	mov	sl, r5
 801adb2:	e781      	b.n	801acb8 <rcl_expand_topic_name+0xd4>
 801adb4:	46b1      	mov	r9, r6
 801adb6:	e7a1      	b.n	801acfc <rcl_expand_topic_name+0x118>
 801adb8:	f89a 3000 	ldrb.w	r3, [sl]
 801adbc:	2b2f      	cmp	r3, #47	@ 0x2f
 801adbe:	d01d      	beq.n	801adfc <rcl_expand_topic_name+0x218>
 801adc0:	4638      	mov	r0, r7
 801adc2:	f7e5 fa6d 	bl	80002a0 <strlen>
 801adc6:	4a38      	ldr	r2, [pc, #224]	@ (801aea8 <rcl_expand_topic_name+0x2c4>)
 801adc8:	4b38      	ldr	r3, [pc, #224]	@ (801aeac <rcl_expand_topic_name+0x2c8>)
 801adca:	f8cd a010 	str.w	sl, [sp, #16]
 801adce:	2801      	cmp	r0, #1
 801add0:	bf18      	it	ne
 801add2:	4613      	movne	r3, r2
 801add4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 801add8:	e9cd 1301 	strd	r1, r3, [sp, #4]
 801addc:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 801adde:	9703      	str	r7, [sp, #12]
 801ade0:	9200      	str	r2, [sp, #0]
 801ade2:	ab14      	add	r3, sp, #80	@ 0x50
 801ade4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801ade6:	f7fb fdc1 	bl	801696c <rcutils_format_string_limit>
 801adea:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801adec:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801adee:	4604      	mov	r4, r0
 801adf0:	4650      	mov	r0, sl
 801adf2:	4798      	blx	r3
 801adf4:	46a2      	mov	sl, r4
 801adf6:	4653      	mov	r3, sl
 801adf8:	2b00      	cmp	r3, #0
 801adfa:	d036      	beq.n	801ae6a <rcl_expand_topic_name+0x286>
 801adfc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801adfe:	f8c3 a000 	str.w	sl, [r3]
 801ae02:	e7a4      	b.n	801ad4e <rcl_expand_topic_name+0x16a>
 801ae04:	4653      	mov	r3, sl
 801ae06:	9d07      	ldr	r5, [sp, #28]
 801ae08:	2b00      	cmp	r3, #0
 801ae0a:	d1d5      	bne.n	801adb8 <rcl_expand_topic_name+0x1d4>
 801ae0c:	f898 3000 	ldrb.w	r3, [r8]
 801ae10:	2b2f      	cmp	r3, #47	@ 0x2f
 801ae12:	d0f3      	beq.n	801adfc <rcl_expand_topic_name+0x218>
 801ae14:	4638      	mov	r0, r7
 801ae16:	f7e5 fa43 	bl	80002a0 <strlen>
 801ae1a:	4a23      	ldr	r2, [pc, #140]	@ (801aea8 <rcl_expand_topic_name+0x2c4>)
 801ae1c:	4b23      	ldr	r3, [pc, #140]	@ (801aeac <rcl_expand_topic_name+0x2c8>)
 801ae1e:	f8cd 8010 	str.w	r8, [sp, #16]
 801ae22:	2801      	cmp	r0, #1
 801ae24:	bf18      	it	ne
 801ae26:	4613      	movne	r3, r2
 801ae28:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 801ae2c:	e9cd 1301 	strd	r1, r3, [sp, #4]
 801ae30:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 801ae32:	9703      	str	r7, [sp, #12]
 801ae34:	9200      	str	r2, [sp, #0]
 801ae36:	ab14      	add	r3, sp, #80	@ 0x50
 801ae38:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801ae3a:	f7fb fd97 	bl	801696c <rcutils_format_string_limit>
 801ae3e:	4682      	mov	sl, r0
 801ae40:	e7d9      	b.n	801adf6 <rcl_expand_topic_name+0x212>
 801ae42:	25ca      	movs	r5, #202	@ 0xca
 801ae44:	e783      	b.n	801ad4e <rcl_expand_topic_name+0x16a>
 801ae46:	2800      	cmp	r0, #0
 801ae48:	d1b1      	bne.n	801adae <rcl_expand_topic_name+0x1ca>
 801ae4a:	e7e3      	b.n	801ae14 <rcl_expand_topic_name+0x230>
 801ae4c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801ae4e:	6018      	str	r0, [r3, #0]
 801ae50:	f7f3 ff86 	bl	800ed60 <rcutils_reset_error>
 801ae54:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801ae56:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801ae58:	4650      	mov	r0, sl
 801ae5a:	4798      	blx	r3
 801ae5c:	250a      	movs	r5, #10
 801ae5e:	e776      	b.n	801ad4e <rcl_expand_topic_name+0x16a>
 801ae60:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801ae62:	601d      	str	r5, [r3, #0]
 801ae64:	f7f3 ff7c 	bl	800ed60 <rcutils_reset_error>
 801ae68:	e7f8      	b.n	801ae5c <rcl_expand_topic_name+0x278>
 801ae6a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801ae6c:	2300      	movs	r3, #0
 801ae6e:	6013      	str	r3, [r2, #0]
 801ae70:	e7f4      	b.n	801ae5c <rcl_expand_topic_name+0x278>
 801ae72:	ab17      	add	r3, sp, #92	@ 0x5c
 801ae74:	e893 0003 	ldmia.w	r3, {r0, r1}
 801ae78:	e88d 0003 	stmia.w	sp, {r0, r1}
 801ae7c:	ab14      	add	r3, sp, #80	@ 0x50
 801ae7e:	cb0e      	ldmia	r3, {r1, r2, r3}
 801ae80:	4640      	mov	r0, r8
 801ae82:	f7fb fe91 	bl	8016ba8 <rcutils_strdup>
 801ae86:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801ae88:	6018      	str	r0, [r3, #0]
 801ae8a:	2800      	cmp	r0, #0
 801ae8c:	f47f af5f 	bne.w	801ad4e <rcl_expand_topic_name+0x16a>
 801ae90:	e7e8      	b.n	801ae64 <rcl_expand_topic_name+0x280>
 801ae92:	bf00      	nop
 801ae94:	0801ef0c 	.word	0x0801ef0c
 801ae98:	0801f6e8 	.word	0x0801f6e8
 801ae9c:	0801f6f0 	.word	0x0801f6f0
 801aea0:	0801f6f8 	.word	0x0801f6f8
 801aea4:	0801f700 	.word	0x0801f700
 801aea8:	0801f110 	.word	0x0801f110
 801aeac:	0801ef1c 	.word	0x0801ef1c

0801aeb0 <rcl_get_default_topic_name_substitutions>:
 801aeb0:	2800      	cmp	r0, #0
 801aeb2:	bf0c      	ite	eq
 801aeb4:	200b      	moveq	r0, #11
 801aeb6:	2000      	movne	r0, #0
 801aeb8:	4770      	bx	lr
 801aeba:	bf00      	nop

0801aebc <rcl_get_zero_initialized_guard_condition>:
 801aebc:	4a03      	ldr	r2, [pc, #12]	@ (801aecc <rcl_get_zero_initialized_guard_condition+0x10>)
 801aebe:	4603      	mov	r3, r0
 801aec0:	e892 0003 	ldmia.w	r2, {r0, r1}
 801aec4:	e883 0003 	stmia.w	r3, {r0, r1}
 801aec8:	4618      	mov	r0, r3
 801aeca:	4770      	bx	lr
 801aecc:	0802037c 	.word	0x0802037c

0801aed0 <rcl_guard_condition_init>:
 801aed0:	b082      	sub	sp, #8
 801aed2:	b5f0      	push	{r4, r5, r6, r7, lr}
 801aed4:	b087      	sub	sp, #28
 801aed6:	ac0c      	add	r4, sp, #48	@ 0x30
 801aed8:	e884 000c 	stmia.w	r4, {r2, r3}
 801aedc:	46a6      	mov	lr, r4
 801aede:	460d      	mov	r5, r1
 801aee0:	4604      	mov	r4, r0
 801aee2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801aee6:	f10d 0c04 	add.w	ip, sp, #4
 801aeea:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801aeee:	f8de 3000 	ldr.w	r3, [lr]
 801aef2:	f8cc 3000 	str.w	r3, [ip]
 801aef6:	a801      	add	r0, sp, #4
 801aef8:	f7f3 ff06 	bl	800ed08 <rcutils_allocator_is_valid>
 801aefc:	b338      	cbz	r0, 801af4e <rcl_guard_condition_init+0x7e>
 801aefe:	b334      	cbz	r4, 801af4e <rcl_guard_condition_init+0x7e>
 801af00:	6866      	ldr	r6, [r4, #4]
 801af02:	b9ee      	cbnz	r6, 801af40 <rcl_guard_condition_init+0x70>
 801af04:	b31d      	cbz	r5, 801af4e <rcl_guard_condition_init+0x7e>
 801af06:	4628      	mov	r0, r5
 801af08:	f7f8 fdba 	bl	8013a80 <rcl_context_is_valid>
 801af0c:	b308      	cbz	r0, 801af52 <rcl_guard_condition_init+0x82>
 801af0e:	9b01      	ldr	r3, [sp, #4]
 801af10:	9905      	ldr	r1, [sp, #20]
 801af12:	201c      	movs	r0, #28
 801af14:	4798      	blx	r3
 801af16:	4607      	mov	r7, r0
 801af18:	6060      	str	r0, [r4, #4]
 801af1a:	b310      	cbz	r0, 801af62 <rcl_guard_condition_init+0x92>
 801af1c:	6828      	ldr	r0, [r5, #0]
 801af1e:	3028      	adds	r0, #40	@ 0x28
 801af20:	f000 fc06 	bl	801b730 <rmw_create_guard_condition>
 801af24:	6038      	str	r0, [r7, #0]
 801af26:	6860      	ldr	r0, [r4, #4]
 801af28:	6807      	ldr	r7, [r0, #0]
 801af2a:	b1a7      	cbz	r7, 801af56 <rcl_guard_condition_init+0x86>
 801af2c:	2301      	movs	r3, #1
 801af2e:	ac01      	add	r4, sp, #4
 801af30:	7103      	strb	r3, [r0, #4]
 801af32:	f100 0708 	add.w	r7, r0, #8
 801af36:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801af38:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801af3a:	6823      	ldr	r3, [r4, #0]
 801af3c:	603b      	str	r3, [r7, #0]
 801af3e:	e000      	b.n	801af42 <rcl_guard_condition_init+0x72>
 801af40:	2664      	movs	r6, #100	@ 0x64
 801af42:	4630      	mov	r0, r6
 801af44:	b007      	add	sp, #28
 801af46:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 801af4a:	b002      	add	sp, #8
 801af4c:	4770      	bx	lr
 801af4e:	260b      	movs	r6, #11
 801af50:	e7f7      	b.n	801af42 <rcl_guard_condition_init+0x72>
 801af52:	2665      	movs	r6, #101	@ 0x65
 801af54:	e7f5      	b.n	801af42 <rcl_guard_condition_init+0x72>
 801af56:	9b02      	ldr	r3, [sp, #8]
 801af58:	9905      	ldr	r1, [sp, #20]
 801af5a:	4798      	blx	r3
 801af5c:	2601      	movs	r6, #1
 801af5e:	6067      	str	r7, [r4, #4]
 801af60:	e7ef      	b.n	801af42 <rcl_guard_condition_init+0x72>
 801af62:	260a      	movs	r6, #10
 801af64:	e7ed      	b.n	801af42 <rcl_guard_condition_init+0x72>
 801af66:	bf00      	nop

0801af68 <rcl_guard_condition_init_from_rmw>:
 801af68:	b082      	sub	sp, #8
 801af6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801af6e:	b086      	sub	sp, #24
 801af70:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 801af74:	4604      	mov	r4, r0
 801af76:	f84c 3f04 	str.w	r3, [ip, #4]!
 801af7a:	460e      	mov	r6, r1
 801af7c:	4617      	mov	r7, r2
 801af7e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801af82:	f10d 0e04 	add.w	lr, sp, #4
 801af86:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801af8a:	f8dc 3000 	ldr.w	r3, [ip]
 801af8e:	f8ce 3000 	str.w	r3, [lr]
 801af92:	a801      	add	r0, sp, #4
 801af94:	f7f3 feb8 	bl	800ed08 <rcutils_allocator_is_valid>
 801af98:	b350      	cbz	r0, 801aff0 <rcl_guard_condition_init_from_rmw+0x88>
 801af9a:	b34c      	cbz	r4, 801aff0 <rcl_guard_condition_init_from_rmw+0x88>
 801af9c:	f8d4 8004 	ldr.w	r8, [r4, #4]
 801afa0:	f1b8 0f00 	cmp.w	r8, #0
 801afa4:	d11e      	bne.n	801afe4 <rcl_guard_condition_init_from_rmw+0x7c>
 801afa6:	b31f      	cbz	r7, 801aff0 <rcl_guard_condition_init_from_rmw+0x88>
 801afa8:	4638      	mov	r0, r7
 801afaa:	f7f8 fd69 	bl	8013a80 <rcl_context_is_valid>
 801afae:	b328      	cbz	r0, 801affc <rcl_guard_condition_init_from_rmw+0x94>
 801afb0:	9b01      	ldr	r3, [sp, #4]
 801afb2:	9905      	ldr	r1, [sp, #20]
 801afb4:	201c      	movs	r0, #28
 801afb6:	4798      	blx	r3
 801afb8:	4605      	mov	r5, r0
 801afba:	6060      	str	r0, [r4, #4]
 801afbc:	b358      	cbz	r0, 801b016 <rcl_guard_condition_init_from_rmw+0xae>
 801afbe:	b1fe      	cbz	r6, 801b000 <rcl_guard_condition_init_from_rmw+0x98>
 801afc0:	6006      	str	r6, [r0, #0]
 801afc2:	f880 8004 	strb.w	r8, [r0, #4]
 801afc6:	ac01      	add	r4, sp, #4
 801afc8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801afca:	f105 0c08 	add.w	ip, r5, #8
 801afce:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801afd2:	6823      	ldr	r3, [r4, #0]
 801afd4:	f8cc 3000 	str.w	r3, [ip]
 801afd8:	2000      	movs	r0, #0
 801afda:	b006      	add	sp, #24
 801afdc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801afe0:	b002      	add	sp, #8
 801afe2:	4770      	bx	lr
 801afe4:	2064      	movs	r0, #100	@ 0x64
 801afe6:	b006      	add	sp, #24
 801afe8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801afec:	b002      	add	sp, #8
 801afee:	4770      	bx	lr
 801aff0:	200b      	movs	r0, #11
 801aff2:	b006      	add	sp, #24
 801aff4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801aff8:	b002      	add	sp, #8
 801affa:	4770      	bx	lr
 801affc:	2065      	movs	r0, #101	@ 0x65
 801affe:	e7f2      	b.n	801afe6 <rcl_guard_condition_init_from_rmw+0x7e>
 801b000:	6838      	ldr	r0, [r7, #0]
 801b002:	3028      	adds	r0, #40	@ 0x28
 801b004:	f000 fb94 	bl	801b730 <rmw_create_guard_condition>
 801b008:	6028      	str	r0, [r5, #0]
 801b00a:	6865      	ldr	r5, [r4, #4]
 801b00c:	682e      	ldr	r6, [r5, #0]
 801b00e:	b126      	cbz	r6, 801b01a <rcl_guard_condition_init_from_rmw+0xb2>
 801b010:	2301      	movs	r3, #1
 801b012:	712b      	strb	r3, [r5, #4]
 801b014:	e7d7      	b.n	801afc6 <rcl_guard_condition_init_from_rmw+0x5e>
 801b016:	200a      	movs	r0, #10
 801b018:	e7e5      	b.n	801afe6 <rcl_guard_condition_init_from_rmw+0x7e>
 801b01a:	4628      	mov	r0, r5
 801b01c:	9b02      	ldr	r3, [sp, #8]
 801b01e:	9905      	ldr	r1, [sp, #20]
 801b020:	4798      	blx	r3
 801b022:	2001      	movs	r0, #1
 801b024:	6066      	str	r6, [r4, #4]
 801b026:	e7de      	b.n	801afe6 <rcl_guard_condition_init_from_rmw+0x7e>

0801b028 <rcl_guard_condition_fini>:
 801b028:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b02a:	b1d8      	cbz	r0, 801b064 <rcl_guard_condition_fini+0x3c>
 801b02c:	4604      	mov	r4, r0
 801b02e:	6840      	ldr	r0, [r0, #4]
 801b030:	b158      	cbz	r0, 801b04a <rcl_guard_condition_fini+0x22>
 801b032:	6803      	ldr	r3, [r0, #0]
 801b034:	68c6      	ldr	r6, [r0, #12]
 801b036:	6987      	ldr	r7, [r0, #24]
 801b038:	b153      	cbz	r3, 801b050 <rcl_guard_condition_fini+0x28>
 801b03a:	7905      	ldrb	r5, [r0, #4]
 801b03c:	b955      	cbnz	r5, 801b054 <rcl_guard_condition_fini+0x2c>
 801b03e:	4639      	mov	r1, r7
 801b040:	47b0      	blx	r6
 801b042:	2300      	movs	r3, #0
 801b044:	6063      	str	r3, [r4, #4]
 801b046:	4628      	mov	r0, r5
 801b048:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b04a:	4605      	mov	r5, r0
 801b04c:	4628      	mov	r0, r5
 801b04e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b050:	461d      	mov	r5, r3
 801b052:	e7f4      	b.n	801b03e <rcl_guard_condition_fini+0x16>
 801b054:	4618      	mov	r0, r3
 801b056:	f000 fb7f 	bl	801b758 <rmw_destroy_guard_condition>
 801b05a:	1e05      	subs	r5, r0, #0
 801b05c:	bf18      	it	ne
 801b05e:	2501      	movne	r5, #1
 801b060:	6860      	ldr	r0, [r4, #4]
 801b062:	e7ec      	b.n	801b03e <rcl_guard_condition_fini+0x16>
 801b064:	250b      	movs	r5, #11
 801b066:	4628      	mov	r0, r5
 801b068:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b06a:	bf00      	nop

0801b06c <rcl_guard_condition_get_default_options>:
 801b06c:	b510      	push	{r4, lr}
 801b06e:	4604      	mov	r4, r0
 801b070:	f7f3 fe1e 	bl	800ecb0 <rcutils_get_default_allocator>
 801b074:	4620      	mov	r0, r4
 801b076:	bd10      	pop	{r4, pc}

0801b078 <rcl_trigger_guard_condition>:
 801b078:	b148      	cbz	r0, 801b08e <rcl_trigger_guard_condition+0x16>
 801b07a:	b508      	push	{r3, lr}
 801b07c:	6843      	ldr	r3, [r0, #4]
 801b07e:	b143      	cbz	r3, 801b092 <rcl_trigger_guard_condition+0x1a>
 801b080:	6818      	ldr	r0, [r3, #0]
 801b082:	f000 fb7d 	bl	801b780 <rmw_trigger_guard_condition>
 801b086:	3800      	subs	r0, #0
 801b088:	bf18      	it	ne
 801b08a:	2001      	movne	r0, #1
 801b08c:	bd08      	pop	{r3, pc}
 801b08e:	200b      	movs	r0, #11
 801b090:	4770      	bx	lr
 801b092:	200b      	movs	r0, #11
 801b094:	bd08      	pop	{r3, pc}
 801b096:	bf00      	nop

0801b098 <rcl_guard_condition_get_rmw_handle>:
 801b098:	b110      	cbz	r0, 801b0a0 <rcl_guard_condition_get_rmw_handle+0x8>
 801b09a:	6840      	ldr	r0, [r0, #4]
 801b09c:	b100      	cbz	r0, 801b0a0 <rcl_guard_condition_get_rmw_handle+0x8>
 801b09e:	6800      	ldr	r0, [r0, #0]
 801b0a0:	4770      	bx	lr
 801b0a2:	bf00      	nop

0801b0a4 <rcl_validate_topic_name>:
 801b0a4:	2800      	cmp	r0, #0
 801b0a6:	d06b      	beq.n	801b180 <rcl_validate_topic_name+0xdc>
 801b0a8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b0ac:	460d      	mov	r5, r1
 801b0ae:	2900      	cmp	r1, #0
 801b0b0:	d06d      	beq.n	801b18e <rcl_validate_topic_name+0xea>
 801b0b2:	4616      	mov	r6, r2
 801b0b4:	4604      	mov	r4, r0
 801b0b6:	f7e5 f8f3 	bl	80002a0 <strlen>
 801b0ba:	b190      	cbz	r0, 801b0e2 <rcl_validate_topic_name+0x3e>
 801b0bc:	7821      	ldrb	r1, [r4, #0]
 801b0be:	4a71      	ldr	r2, [pc, #452]	@ (801b284 <rcl_validate_topic_name+0x1e0>)
 801b0c0:	5c53      	ldrb	r3, [r2, r1]
 801b0c2:	f013 0304 	ands.w	r3, r3, #4
 801b0c6:	d15d      	bne.n	801b184 <rcl_validate_topic_name+0xe0>
 801b0c8:	1e47      	subs	r7, r0, #1
 801b0ca:	f814 c007 	ldrb.w	ip, [r4, r7]
 801b0ce:	f1bc 0f2f 	cmp.w	ip, #47	@ 0x2f
 801b0d2:	d10d      	bne.n	801b0f0 <rcl_validate_topic_name+0x4c>
 801b0d4:	2302      	movs	r3, #2
 801b0d6:	602b      	str	r3, [r5, #0]
 801b0d8:	b146      	cbz	r6, 801b0ec <rcl_validate_topic_name+0x48>
 801b0da:	6037      	str	r7, [r6, #0]
 801b0dc:	2000      	movs	r0, #0
 801b0de:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b0e2:	2301      	movs	r3, #1
 801b0e4:	602b      	str	r3, [r5, #0]
 801b0e6:	b10e      	cbz	r6, 801b0ec <rcl_validate_topic_name+0x48>
 801b0e8:	2300      	movs	r3, #0
 801b0ea:	6033      	str	r3, [r6, #0]
 801b0ec:	2000      	movs	r0, #0
 801b0ee:	e7f6      	b.n	801b0de <rcl_validate_topic_name+0x3a>
 801b0f0:	f104 38ff 	add.w	r8, r4, #4294967295	@ 0xffffffff
 801b0f4:	469a      	mov	sl, r3
 801b0f6:	469e      	mov	lr, r3
 801b0f8:	f818 9f01 	ldrb.w	r9, [r8, #1]!
 801b0fc:	f1a9 0c2f 	sub.w	ip, r9, #47	@ 0x2f
 801b100:	f1bc 0f4f 	cmp.w	ip, #79	@ 0x4f
 801b104:	d85b      	bhi.n	801b1be <rcl_validate_topic_name+0x11a>
 801b106:	e8df f00c 	tbb	[pc, ip]
 801b10a:	4463      	.short	0x4463
 801b10c:	44444444 	.word	0x44444444
 801b110:	44444444 	.word	0x44444444
 801b114:	5a5a5a44 	.word	0x5a5a5a44
 801b118:	5a5a5a5a 	.word	0x5a5a5a5a
 801b11c:	44444444 	.word	0x44444444
 801b120:	44444444 	.word	0x44444444
 801b124:	44444444 	.word	0x44444444
 801b128:	44444444 	.word	0x44444444
 801b12c:	44444444 	.word	0x44444444
 801b130:	44444444 	.word	0x44444444
 801b134:	5a5a4444 	.word	0x5a5a4444
 801b138:	5a2e5a5a 	.word	0x5a2e5a5a
 801b13c:	44444444 	.word	0x44444444
 801b140:	44444444 	.word	0x44444444
 801b144:	44444444 	.word	0x44444444
 801b148:	44444444 	.word	0x44444444
 801b14c:	44444444 	.word	0x44444444
 801b150:	44444444 	.word	0x44444444
 801b154:	5a284444 	.word	0x5a284444
 801b158:	6b73      	.short	0x6b73
 801b15a:	f1ba 0f00 	cmp.w	sl, #0
 801b15e:	d13a      	bne.n	801b1d6 <rcl_validate_topic_name+0x132>
 801b160:	4673      	mov	r3, lr
 801b162:	f04f 0a01 	mov.w	sl, #1
 801b166:	f10e 0e01 	add.w	lr, lr, #1
 801b16a:	4570      	cmp	r0, lr
 801b16c:	d1c4      	bne.n	801b0f8 <rcl_validate_topic_name+0x54>
 801b16e:	f1ba 0f00 	cmp.w	sl, #0
 801b172:	d048      	beq.n	801b206 <rcl_validate_topic_name+0x162>
 801b174:	2205      	movs	r2, #5
 801b176:	602a      	str	r2, [r5, #0]
 801b178:	2e00      	cmp	r6, #0
 801b17a:	d0b7      	beq.n	801b0ec <rcl_validate_topic_name+0x48>
 801b17c:	6033      	str	r3, [r6, #0]
 801b17e:	e7b5      	b.n	801b0ec <rcl_validate_topic_name+0x48>
 801b180:	200b      	movs	r0, #11
 801b182:	4770      	bx	lr
 801b184:	2304      	movs	r3, #4
 801b186:	602b      	str	r3, [r5, #0]
 801b188:	2e00      	cmp	r6, #0
 801b18a:	d1ad      	bne.n	801b0e8 <rcl_validate_topic_name+0x44>
 801b18c:	e7ae      	b.n	801b0ec <rcl_validate_topic_name+0x48>
 801b18e:	200b      	movs	r0, #11
 801b190:	e7a5      	b.n	801b0de <rcl_validate_topic_name+0x3a>
 801b192:	f812 c009 	ldrb.w	ip, [r2, r9]
 801b196:	f01c 0f04 	tst.w	ip, #4
 801b19a:	d0e4      	beq.n	801b166 <rcl_validate_topic_name+0xc2>
 801b19c:	f1ba 0f00 	cmp.w	sl, #0
 801b1a0:	d0e1      	beq.n	801b166 <rcl_validate_topic_name+0xc2>
 801b1a2:	f1be 0f00 	cmp.w	lr, #0
 801b1a6:	d0de      	beq.n	801b166 <rcl_validate_topic_name+0xc2>
 801b1a8:	f10e 3cff 	add.w	ip, lr, #4294967295	@ 0xffffffff
 801b1ac:	4563      	cmp	r3, ip
 801b1ae:	d1da      	bne.n	801b166 <rcl_validate_topic_name+0xc2>
 801b1b0:	2309      	movs	r3, #9
 801b1b2:	602b      	str	r3, [r5, #0]
 801b1b4:	2e00      	cmp	r6, #0
 801b1b6:	d099      	beq.n	801b0ec <rcl_validate_topic_name+0x48>
 801b1b8:	f8c6 e000 	str.w	lr, [r6]
 801b1bc:	e796      	b.n	801b0ec <rcl_validate_topic_name+0x48>
 801b1be:	f1ba 0f00 	cmp.w	sl, #0
 801b1c2:	bf0c      	ite	eq
 801b1c4:	2303      	moveq	r3, #3
 801b1c6:	2308      	movne	r3, #8
 801b1c8:	602b      	str	r3, [r5, #0]
 801b1ca:	2e00      	cmp	r6, #0
 801b1cc:	d1f4      	bne.n	801b1b8 <rcl_validate_topic_name+0x114>
 801b1ce:	e78d      	b.n	801b0ec <rcl_validate_topic_name+0x48>
 801b1d0:	f1ba 0f00 	cmp.w	sl, #0
 801b1d4:	d0c7      	beq.n	801b166 <rcl_validate_topic_name+0xc2>
 801b1d6:	2308      	movs	r3, #8
 801b1d8:	602b      	str	r3, [r5, #0]
 801b1da:	2e00      	cmp	r6, #0
 801b1dc:	d1ec      	bne.n	801b1b8 <rcl_validate_topic_name+0x114>
 801b1de:	e785      	b.n	801b0ec <rcl_validate_topic_name+0x48>
 801b1e0:	f1be 0f00 	cmp.w	lr, #0
 801b1e4:	d0bf      	beq.n	801b166 <rcl_validate_topic_name+0xc2>
 801b1e6:	2306      	movs	r3, #6
 801b1e8:	602b      	str	r3, [r5, #0]
 801b1ea:	2e00      	cmp	r6, #0
 801b1ec:	d1e4      	bne.n	801b1b8 <rcl_validate_topic_name+0x114>
 801b1ee:	e77d      	b.n	801b0ec <rcl_validate_topic_name+0x48>
 801b1f0:	f1ba 0f00 	cmp.w	sl, #0
 801b1f4:	d104      	bne.n	801b200 <rcl_validate_topic_name+0x15c>
 801b1f6:	2305      	movs	r3, #5
 801b1f8:	602b      	str	r3, [r5, #0]
 801b1fa:	2e00      	cmp	r6, #0
 801b1fc:	d1dc      	bne.n	801b1b8 <rcl_validate_topic_name+0x114>
 801b1fe:	e775      	b.n	801b0ec <rcl_validate_topic_name+0x48>
 801b200:	f04f 0a00 	mov.w	sl, #0
 801b204:	e7af      	b.n	801b166 <rcl_validate_topic_name+0xc2>
 801b206:	297e      	cmp	r1, #126	@ 0x7e
 801b208:	d01d      	beq.n	801b246 <rcl_validate_topic_name+0x1a2>
 801b20a:	2101      	movs	r1, #1
 801b20c:	e006      	b.n	801b21c <rcl_validate_topic_name+0x178>
 801b20e:	458e      	cmp	lr, r1
 801b210:	f104 0401 	add.w	r4, r4, #1
 801b214:	f101 0301 	add.w	r3, r1, #1
 801b218:	d912      	bls.n	801b240 <rcl_validate_topic_name+0x19c>
 801b21a:	4619      	mov	r1, r3
 801b21c:	4557      	cmp	r7, sl
 801b21e:	f10a 0a01 	add.w	sl, sl, #1
 801b222:	d0f4      	beq.n	801b20e <rcl_validate_topic_name+0x16a>
 801b224:	7823      	ldrb	r3, [r4, #0]
 801b226:	2b2f      	cmp	r3, #47	@ 0x2f
 801b228:	d1f1      	bne.n	801b20e <rcl_validate_topic_name+0x16a>
 801b22a:	7863      	ldrb	r3, [r4, #1]
 801b22c:	5cd3      	ldrb	r3, [r2, r3]
 801b22e:	075b      	lsls	r3, r3, #29
 801b230:	d5ed      	bpl.n	801b20e <rcl_validate_topic_name+0x16a>
 801b232:	2304      	movs	r3, #4
 801b234:	602b      	str	r3, [r5, #0]
 801b236:	2e00      	cmp	r6, #0
 801b238:	f43f af58 	beq.w	801b0ec <rcl_validate_topic_name+0x48>
 801b23c:	6031      	str	r1, [r6, #0]
 801b23e:	e755      	b.n	801b0ec <rcl_validate_topic_name+0x48>
 801b240:	2300      	movs	r3, #0
 801b242:	602b      	str	r3, [r5, #0]
 801b244:	e752      	b.n	801b0ec <rcl_validate_topic_name+0x48>
 801b246:	4653      	mov	r3, sl
 801b248:	2101      	movs	r1, #1
 801b24a:	e00a      	b.n	801b262 <rcl_validate_topic_name+0x1be>
 801b24c:	2b01      	cmp	r3, #1
 801b24e:	d012      	beq.n	801b276 <rcl_validate_topic_name+0x1d2>
 801b250:	458e      	cmp	lr, r1
 801b252:	f103 0301 	add.w	r3, r3, #1
 801b256:	f104 0401 	add.w	r4, r4, #1
 801b25a:	f101 0001 	add.w	r0, r1, #1
 801b25e:	d9ef      	bls.n	801b240 <rcl_validate_topic_name+0x19c>
 801b260:	4601      	mov	r1, r0
 801b262:	429f      	cmp	r7, r3
 801b264:	d0f4      	beq.n	801b250 <rcl_validate_topic_name+0x1ac>
 801b266:	7820      	ldrb	r0, [r4, #0]
 801b268:	282f      	cmp	r0, #47	@ 0x2f
 801b26a:	d1ef      	bne.n	801b24c <rcl_validate_topic_name+0x1a8>
 801b26c:	7860      	ldrb	r0, [r4, #1]
 801b26e:	5c10      	ldrb	r0, [r2, r0]
 801b270:	0740      	lsls	r0, r0, #29
 801b272:	d5ed      	bpl.n	801b250 <rcl_validate_topic_name+0x1ac>
 801b274:	e7dd      	b.n	801b232 <rcl_validate_topic_name+0x18e>
 801b276:	2207      	movs	r2, #7
 801b278:	602a      	str	r2, [r5, #0]
 801b27a:	2e00      	cmp	r6, #0
 801b27c:	f47f af7e 	bne.w	801b17c <rcl_validate_topic_name+0xd8>
 801b280:	e734      	b.n	801b0ec <rcl_validate_topic_name+0x48>
 801b282:	bf00      	nop
 801b284:	0802049f 	.word	0x0802049f

0801b288 <rcutils_split>:
 801b288:	b082      	sub	sp, #8
 801b28a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b28e:	b08b      	sub	sp, #44	@ 0x2c
 801b290:	ac14      	add	r4, sp, #80	@ 0x50
 801b292:	9f19      	ldr	r7, [sp, #100]	@ 0x64
 801b294:	e884 000c 	stmia.w	r4, {r2, r3}
 801b298:	2f00      	cmp	r7, #0
 801b29a:	f000 8091 	beq.w	801b3c0 <rcutils_split+0x138>
 801b29e:	4606      	mov	r6, r0
 801b2a0:	2800      	cmp	r0, #0
 801b2a2:	d072      	beq.n	801b38a <rcutils_split+0x102>
 801b2a4:	7804      	ldrb	r4, [r0, #0]
 801b2a6:	2c00      	cmp	r4, #0
 801b2a8:	d06f      	beq.n	801b38a <rcutils_split+0x102>
 801b2aa:	460d      	mov	r5, r1
 801b2ac:	f7e4 fff8 	bl	80002a0 <strlen>
 801b2b0:	1833      	adds	r3, r6, r0
 801b2b2:	1b64      	subs	r4, r4, r5
 801b2b4:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 801b2b8:	4681      	mov	r9, r0
 801b2ba:	fab4 f484 	clz	r4, r4
 801b2be:	0964      	lsrs	r4, r4, #5
 801b2c0:	42ab      	cmp	r3, r5
 801b2c2:	bf08      	it	eq
 801b2c4:	f1a9 0901 	subeq.w	r9, r9, #1
 801b2c8:	454c      	cmp	r4, r9
 801b2ca:	d26a      	bcs.n	801b3a2 <rcutils_split+0x11a>
 801b2cc:	1933      	adds	r3, r6, r4
 801b2ce:	eb06 0009 	add.w	r0, r6, r9
 801b2d2:	2101      	movs	r1, #1
 801b2d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 801b2d8:	42aa      	cmp	r2, r5
 801b2da:	bf08      	it	eq
 801b2dc:	3101      	addeq	r1, #1
 801b2de:	4283      	cmp	r3, r0
 801b2e0:	d1f8      	bne.n	801b2d4 <rcutils_split+0x4c>
 801b2e2:	aa14      	add	r2, sp, #80	@ 0x50
 801b2e4:	4638      	mov	r0, r7
 801b2e6:	f000 f88f 	bl	801b408 <rcutils_string_array_init>
 801b2ea:	2800      	cmp	r0, #0
 801b2ec:	d141      	bne.n	801b372 <rcutils_split+0xea>
 801b2ee:	687a      	ldr	r2, [r7, #4]
 801b2f0:	4680      	mov	r8, r0
 801b2f2:	46a2      	mov	sl, r4
 801b2f4:	e002      	b.n	801b2fc <rcutils_split+0x74>
 801b2f6:	3401      	adds	r4, #1
 801b2f8:	454c      	cmp	r4, r9
 801b2fa:	d222      	bcs.n	801b342 <rcutils_split+0xba>
 801b2fc:	5d33      	ldrb	r3, [r6, r4]
 801b2fe:	42ab      	cmp	r3, r5
 801b300:	d1f9      	bne.n	801b2f6 <rcutils_split+0x6e>
 801b302:	4554      	cmp	r4, sl
 801b304:	eba4 0b0a 	sub.w	fp, r4, sl
 801b308:	d038      	beq.n	801b37c <rcutils_split+0xf4>
 801b30a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801b30c:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801b30e:	9201      	str	r2, [sp, #4]
 801b310:	f10b 0002 	add.w	r0, fp, #2
 801b314:	4798      	blx	r3
 801b316:	9a01      	ldr	r2, [sp, #4]
 801b318:	f842 0028 	str.w	r0, [r2, r8, lsl #2]
 801b31c:	687a      	ldr	r2, [r7, #4]
 801b31e:	f852 0028 	ldr.w	r0, [r2, r8, lsl #2]
 801b322:	eb06 030a 	add.w	r3, r6, sl
 801b326:	f10b 0101 	add.w	r1, fp, #1
 801b32a:	2800      	cmp	r0, #0
 801b32c:	d04e      	beq.n	801b3cc <rcutils_split+0x144>
 801b32e:	4a2d      	ldr	r2, [pc, #180]	@ (801b3e4 <rcutils_split+0x15c>)
 801b330:	f000 fefa 	bl	801c128 <sniprintf>
 801b334:	687a      	ldr	r2, [r7, #4]
 801b336:	f108 0801 	add.w	r8, r8, #1
 801b33a:	3401      	adds	r4, #1
 801b33c:	454c      	cmp	r4, r9
 801b33e:	46a2      	mov	sl, r4
 801b340:	d3dc      	bcc.n	801b2fc <rcutils_split+0x74>
 801b342:	4554      	cmp	r4, sl
 801b344:	d035      	beq.n	801b3b2 <rcutils_split+0x12a>
 801b346:	eba4 040a 	sub.w	r4, r4, sl
 801b34a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801b34c:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801b34e:	9201      	str	r2, [sp, #4]
 801b350:	1ca0      	adds	r0, r4, #2
 801b352:	4798      	blx	r3
 801b354:	9a01      	ldr	r2, [sp, #4]
 801b356:	687b      	ldr	r3, [r7, #4]
 801b358:	f842 0028 	str.w	r0, [r2, r8, lsl #2]
 801b35c:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 801b360:	2800      	cmp	r0, #0
 801b362:	d035      	beq.n	801b3d0 <rcutils_split+0x148>
 801b364:	4a1f      	ldr	r2, [pc, #124]	@ (801b3e4 <rcutils_split+0x15c>)
 801b366:	eb06 030a 	add.w	r3, r6, sl
 801b36a:	1c61      	adds	r1, r4, #1
 801b36c:	f000 fedc 	bl	801c128 <sniprintf>
 801b370:	2000      	movs	r0, #0
 801b372:	b00b      	add	sp, #44	@ 0x2c
 801b374:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b378:	b002      	add	sp, #8
 801b37a:	4770      	bx	lr
 801b37c:	683b      	ldr	r3, [r7, #0]
 801b37e:	3b01      	subs	r3, #1
 801b380:	2100      	movs	r1, #0
 801b382:	603b      	str	r3, [r7, #0]
 801b384:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 801b388:	e7d7      	b.n	801b33a <rcutils_split+0xb2>
 801b38a:	a802      	add	r0, sp, #8
 801b38c:	ac02      	add	r4, sp, #8
 801b38e:	f000 f82b 	bl	801b3e8 <rcutils_get_zero_initialized_string_array>
 801b392:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801b394:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801b396:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 801b39a:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 801b39e:	2000      	movs	r0, #0
 801b3a0:	e7e7      	b.n	801b372 <rcutils_split+0xea>
 801b3a2:	aa14      	add	r2, sp, #80	@ 0x50
 801b3a4:	2101      	movs	r1, #1
 801b3a6:	4638      	mov	r0, r7
 801b3a8:	f000 f82e 	bl	801b408 <rcutils_string_array_init>
 801b3ac:	2800      	cmp	r0, #0
 801b3ae:	d1e0      	bne.n	801b372 <rcutils_split+0xea>
 801b3b0:	687a      	ldr	r2, [r7, #4]
 801b3b2:	683b      	ldr	r3, [r7, #0]
 801b3b4:	3b01      	subs	r3, #1
 801b3b6:	2100      	movs	r1, #0
 801b3b8:	603b      	str	r3, [r7, #0]
 801b3ba:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 801b3be:	e7ee      	b.n	801b39e <rcutils_split+0x116>
 801b3c0:	200b      	movs	r0, #11
 801b3c2:	b00b      	add	sp, #44	@ 0x2c
 801b3c4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b3c8:	b002      	add	sp, #8
 801b3ca:	4770      	bx	lr
 801b3cc:	f8c7 8000 	str.w	r8, [r7]
 801b3d0:	4638      	mov	r0, r7
 801b3d2:	f000 f83b 	bl	801b44c <rcutils_string_array_fini>
 801b3d6:	b908      	cbnz	r0, 801b3dc <rcutils_split+0x154>
 801b3d8:	200a      	movs	r0, #10
 801b3da:	e7ca      	b.n	801b372 <rcutils_split+0xea>
 801b3dc:	f7f3 fcc0 	bl	800ed60 <rcutils_reset_error>
 801b3e0:	e7fa      	b.n	801b3d8 <rcutils_split+0x150>
 801b3e2:	bf00      	nop
 801b3e4:	0801ef10 	.word	0x0801ef10

0801b3e8 <rcutils_get_zero_initialized_string_array>:
 801b3e8:	b510      	push	{r4, lr}
 801b3ea:	4c06      	ldr	r4, [pc, #24]	@ (801b404 <rcutils_get_zero_initialized_string_array+0x1c>)
 801b3ec:	4686      	mov	lr, r0
 801b3ee:	4684      	mov	ip, r0
 801b3f0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801b3f2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801b3f6:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 801b3fa:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
 801b3fe:	4670      	mov	r0, lr
 801b400:	bd10      	pop	{r4, pc}
 801b402:	bf00      	nop
 801b404:	08020384 	.word	0x08020384

0801b408 <rcutils_string_array_init>:
 801b408:	b1da      	cbz	r2, 801b442 <rcutils_string_array_init+0x3a>
 801b40a:	b570      	push	{r4, r5, r6, lr}
 801b40c:	4605      	mov	r5, r0
 801b40e:	b1d0      	cbz	r0, 801b446 <rcutils_string_array_init+0x3e>
 801b410:	460e      	mov	r6, r1
 801b412:	4614      	mov	r4, r2
 801b414:	e9d2 3203 	ldrd	r3, r2, [r2, #12]
 801b418:	6001      	str	r1, [r0, #0]
 801b41a:	2104      	movs	r1, #4
 801b41c:	4630      	mov	r0, r6
 801b41e:	4798      	blx	r3
 801b420:	6068      	str	r0, [r5, #4]
 801b422:	b150      	cbz	r0, 801b43a <rcutils_string_array_init+0x32>
 801b424:	46a4      	mov	ip, r4
 801b426:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801b42a:	f105 0408 	add.w	r4, r5, #8
 801b42e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801b430:	f8dc 3000 	ldr.w	r3, [ip]
 801b434:	6023      	str	r3, [r4, #0]
 801b436:	2000      	movs	r0, #0
 801b438:	bd70      	pop	{r4, r5, r6, pc}
 801b43a:	2e00      	cmp	r6, #0
 801b43c:	d0f2      	beq.n	801b424 <rcutils_string_array_init+0x1c>
 801b43e:	200a      	movs	r0, #10
 801b440:	bd70      	pop	{r4, r5, r6, pc}
 801b442:	200b      	movs	r0, #11
 801b444:	4770      	bx	lr
 801b446:	200b      	movs	r0, #11
 801b448:	bd70      	pop	{r4, r5, r6, pc}
 801b44a:	bf00      	nop

0801b44c <rcutils_string_array_fini>:
 801b44c:	b310      	cbz	r0, 801b494 <rcutils_string_array_fini+0x48>
 801b44e:	6843      	ldr	r3, [r0, #4]
 801b450:	b570      	push	{r4, r5, r6, lr}
 801b452:	4604      	mov	r4, r0
 801b454:	b1d3      	cbz	r3, 801b48c <rcutils_string_array_fini+0x40>
 801b456:	3008      	adds	r0, #8
 801b458:	f7f3 fc56 	bl	800ed08 <rcutils_allocator_is_valid>
 801b45c:	b1c0      	cbz	r0, 801b490 <rcutils_string_array_fini+0x44>
 801b45e:	e9d4 3000 	ldrd	r3, r0, [r4]
 801b462:	b16b      	cbz	r3, 801b480 <rcutils_string_array_fini+0x34>
 801b464:	2500      	movs	r5, #0
 801b466:	462e      	mov	r6, r5
 801b468:	f850 0025 	ldr.w	r0, [r0, r5, lsl #2]
 801b46c:	68e3      	ldr	r3, [r4, #12]
 801b46e:	69a1      	ldr	r1, [r4, #24]
 801b470:	4798      	blx	r3
 801b472:	e9d4 3000 	ldrd	r3, r0, [r4]
 801b476:	f840 6025 	str.w	r6, [r0, r5, lsl #2]
 801b47a:	3501      	adds	r5, #1
 801b47c:	42ab      	cmp	r3, r5
 801b47e:	d8f3      	bhi.n	801b468 <rcutils_string_array_fini+0x1c>
 801b480:	68e3      	ldr	r3, [r4, #12]
 801b482:	69a1      	ldr	r1, [r4, #24]
 801b484:	4798      	blx	r3
 801b486:	2300      	movs	r3, #0
 801b488:	e9c4 3300 	strd	r3, r3, [r4]
 801b48c:	2000      	movs	r0, #0
 801b48e:	bd70      	pop	{r4, r5, r6, pc}
 801b490:	200b      	movs	r0, #11
 801b492:	bd70      	pop	{r4, r5, r6, pc}
 801b494:	200b      	movs	r0, #11
 801b496:	4770      	bx	lr

0801b498 <rmw_discovery_options_init>:
 801b498:	b328      	cbz	r0, 801b4e6 <rmw_discovery_options_init+0x4e>
 801b49a:	b570      	push	{r4, r5, r6, lr}
 801b49c:	4604      	mov	r4, r0
 801b49e:	4610      	mov	r0, r2
 801b4a0:	460e      	mov	r6, r1
 801b4a2:	4615      	mov	r5, r2
 801b4a4:	f7f3 fc30 	bl	800ed08 <rcutils_allocator_is_valid>
 801b4a8:	b1d8      	cbz	r0, 801b4e2 <rmw_discovery_options_init+0x4a>
 801b4aa:	68a3      	ldr	r3, [r4, #8]
 801b4ac:	b9cb      	cbnz	r3, 801b4e2 <rmw_discovery_options_init+0x4a>
 801b4ae:	6863      	ldr	r3, [r4, #4]
 801b4b0:	b9bb      	cbnz	r3, 801b4e2 <rmw_discovery_options_init+0x4a>
 801b4b2:	7823      	ldrb	r3, [r4, #0]
 801b4b4:	b90b      	cbnz	r3, 801b4ba <rmw_discovery_options_init+0x22>
 801b4b6:	2302      	movs	r3, #2
 801b4b8:	7023      	strb	r3, [r4, #0]
 801b4ba:	b186      	cbz	r6, 801b4de <rmw_discovery_options_init+0x46>
 801b4bc:	e9d5 3203 	ldrd	r3, r2, [r5, #12]
 801b4c0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 801b4c4:	4630      	mov	r0, r6
 801b4c6:	4798      	blx	r3
 801b4c8:	6060      	str	r0, [r4, #4]
 801b4ca:	b170      	cbz	r0, 801b4ea <rmw_discovery_options_init+0x52>
 801b4cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801b4ce:	f104 0c0c 	add.w	ip, r4, #12
 801b4d2:	60a6      	str	r6, [r4, #8]
 801b4d4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801b4d8:	682b      	ldr	r3, [r5, #0]
 801b4da:	f8cc 3000 	str.w	r3, [ip]
 801b4de:	2000      	movs	r0, #0
 801b4e0:	bd70      	pop	{r4, r5, r6, pc}
 801b4e2:	200b      	movs	r0, #11
 801b4e4:	bd70      	pop	{r4, r5, r6, pc}
 801b4e6:	200b      	movs	r0, #11
 801b4e8:	4770      	bx	lr
 801b4ea:	200a      	movs	r0, #10
 801b4ec:	bd70      	pop	{r4, r5, r6, pc}
 801b4ee:	bf00      	nop

0801b4f0 <rmw_enclave_options_copy>:
 801b4f0:	b1e0      	cbz	r0, 801b52c <rmw_enclave_options_copy+0x3c>
 801b4f2:	b570      	push	{r4, r5, r6, lr}
 801b4f4:	4616      	mov	r6, r2
 801b4f6:	b082      	sub	sp, #8
 801b4f8:	b1aa      	cbz	r2, 801b526 <rmw_enclave_options_copy+0x36>
 801b4fa:	4605      	mov	r5, r0
 801b4fc:	4608      	mov	r0, r1
 801b4fe:	460c      	mov	r4, r1
 801b500:	f7f3 fc02 	bl	800ed08 <rcutils_allocator_is_valid>
 801b504:	b178      	cbz	r0, 801b526 <rmw_enclave_options_copy+0x36>
 801b506:	f104 030c 	add.w	r3, r4, #12
 801b50a:	e893 0003 	ldmia.w	r3, {r0, r1}
 801b50e:	e88d 0003 	stmia.w	sp, {r0, r1}
 801b512:	4628      	mov	r0, r5
 801b514:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 801b518:	f7fb fb46 	bl	8016ba8 <rcutils_strdup>
 801b51c:	b140      	cbz	r0, 801b530 <rmw_enclave_options_copy+0x40>
 801b51e:	6030      	str	r0, [r6, #0]
 801b520:	2000      	movs	r0, #0
 801b522:	b002      	add	sp, #8
 801b524:	bd70      	pop	{r4, r5, r6, pc}
 801b526:	200b      	movs	r0, #11
 801b528:	b002      	add	sp, #8
 801b52a:	bd70      	pop	{r4, r5, r6, pc}
 801b52c:	200b      	movs	r0, #11
 801b52e:	4770      	bx	lr
 801b530:	200a      	movs	r0, #10
 801b532:	e7f6      	b.n	801b522 <rmw_enclave_options_copy+0x32>

0801b534 <rmw_enclave_options_fini>:
 801b534:	b170      	cbz	r0, 801b554 <rmw_enclave_options_fini+0x20>
 801b536:	b538      	push	{r3, r4, r5, lr}
 801b538:	4605      	mov	r5, r0
 801b53a:	4608      	mov	r0, r1
 801b53c:	460c      	mov	r4, r1
 801b53e:	f7f3 fbe3 	bl	800ed08 <rcutils_allocator_is_valid>
 801b542:	b128      	cbz	r0, 801b550 <rmw_enclave_options_fini+0x1c>
 801b544:	4628      	mov	r0, r5
 801b546:	6863      	ldr	r3, [r4, #4]
 801b548:	6921      	ldr	r1, [r4, #16]
 801b54a:	4798      	blx	r3
 801b54c:	2000      	movs	r0, #0
 801b54e:	bd38      	pop	{r3, r4, r5, pc}
 801b550:	200b      	movs	r0, #11
 801b552:	bd38      	pop	{r3, r4, r5, pc}
 801b554:	200b      	movs	r0, #11
 801b556:	4770      	bx	lr

0801b558 <rmw_get_default_security_options>:
 801b558:	2200      	movs	r2, #0
 801b55a:	7002      	strb	r2, [r0, #0]
 801b55c:	6042      	str	r2, [r0, #4]
 801b55e:	4770      	bx	lr

0801b560 <on_status>:
 801b560:	b082      	sub	sp, #8
 801b562:	b002      	add	sp, #8
 801b564:	4770      	bx	lr
 801b566:	bf00      	nop

0801b568 <on_topic>:
 801b568:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b56c:	4a22      	ldr	r2, [pc, #136]	@ (801b5f8 <on_topic+0x90>)
 801b56e:	b094      	sub	sp, #80	@ 0x50
 801b570:	6812      	ldr	r2, [r2, #0]
 801b572:	9d1a      	ldr	r5, [sp, #104]	@ 0x68
 801b574:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 801b578:	e9cd 3112 	strd	r3, r1, [sp, #72]	@ 0x48
 801b57c:	b3c2      	cbz	r2, 801b5f0 <on_topic+0x88>
 801b57e:	f8bd 104c 	ldrh.w	r1, [sp, #76]	@ 0x4c
 801b582:	f89d 004e 	ldrb.w	r0, [sp, #78]	@ 0x4e
 801b586:	e001      	b.n	801b58c <on_topic+0x24>
 801b588:	6852      	ldr	r2, [r2, #4]
 801b58a:	b38a      	cbz	r2, 801b5f0 <on_topic+0x88>
 801b58c:	6894      	ldr	r4, [r2, #8]
 801b58e:	8aa3      	ldrh	r3, [r4, #20]
 801b590:	428b      	cmp	r3, r1
 801b592:	d1f9      	bne.n	801b588 <on_topic+0x20>
 801b594:	7da3      	ldrb	r3, [r4, #22]
 801b596:	4283      	cmp	r3, r0
 801b598:	d1f6      	bne.n	801b588 <on_topic+0x20>
 801b59a:	2248      	movs	r2, #72	@ 0x48
 801b59c:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 801b5a0:	4668      	mov	r0, sp
 801b5a2:	f001 f86e 	bl	801c682 <memcpy>
 801b5a6:	f104 0328 	add.w	r3, r4, #40	@ 0x28
 801b5aa:	cb0c      	ldmia	r3, {r2, r3}
 801b5ac:	4620      	mov	r0, r4
 801b5ae:	f7f4 f803 	bl	800f5b8 <rmw_uxrce_get_static_input_buffer_for_entity>
 801b5b2:	4607      	mov	r7, r0
 801b5b4:	b1e0      	cbz	r0, 801b5f0 <on_topic+0x88>
 801b5b6:	f8d0 8008 	ldr.w	r8, [r0, #8]
 801b5ba:	4632      	mov	r2, r6
 801b5bc:	4628      	mov	r0, r5
 801b5be:	f108 0110 	add.w	r1, r8, #16
 801b5c2:	f7f5 f869 	bl	8010698 <ucdr_deserialize_array_uint8_t>
 801b5c6:	b930      	cbnz	r0, 801b5d6 <on_topic+0x6e>
 801b5c8:	480c      	ldr	r0, [pc, #48]	@ (801b5fc <on_topic+0x94>)
 801b5ca:	4639      	mov	r1, r7
 801b5cc:	b014      	add	sp, #80	@ 0x50
 801b5ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b5d2:	f7fb be73 	b.w	80172bc <put_memory>
 801b5d6:	f8c8 4814 	str.w	r4, [r8, #2068]	@ 0x814
 801b5da:	f8c8 6810 	str.w	r6, [r8, #2064]	@ 0x810
 801b5de:	f7f3 fde9 	bl	800f1b4 <rmw_uros_epoch_nanos>
 801b5e2:	2305      	movs	r3, #5
 801b5e4:	f508 6202 	add.w	r2, r8, #2080	@ 0x820
 801b5e8:	e942 0102 	strd	r0, r1, [r2, #-8]
 801b5ec:	f888 3820 	strb.w	r3, [r8, #2080]	@ 0x820
 801b5f0:	b014      	add	sp, #80	@ 0x50
 801b5f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b5f6:	bf00      	nop
 801b5f8:	2000f030 	.word	0x2000f030
 801b5fc:	2000e880 	.word	0x2000e880

0801b600 <on_request>:
 801b600:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b604:	4823      	ldr	r0, [pc, #140]	@ (801b694 <on_request+0x94>)
 801b606:	b094      	sub	sp, #80	@ 0x50
 801b608:	6800      	ldr	r0, [r0, #0]
 801b60a:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 801b60c:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 801b610:	9113      	str	r1, [sp, #76]	@ 0x4c
 801b612:	2800      	cmp	r0, #0
 801b614:	d03b      	beq.n	801b68e <on_request+0x8e>
 801b616:	461d      	mov	r5, r3
 801b618:	e001      	b.n	801b61e <on_request+0x1e>
 801b61a:	6840      	ldr	r0, [r0, #4]
 801b61c:	b3b8      	cbz	r0, 801b68e <on_request+0x8e>
 801b61e:	6884      	ldr	r4, [r0, #8]
 801b620:	8b21      	ldrh	r1, [r4, #24]
 801b622:	4291      	cmp	r1, r2
 801b624:	d1f9      	bne.n	801b61a <on_request+0x1a>
 801b626:	2248      	movs	r2, #72	@ 0x48
 801b628:	f104 0128 	add.w	r1, r4, #40	@ 0x28
 801b62c:	4668      	mov	r0, sp
 801b62e:	f001 f828 	bl	801c682 <memcpy>
 801b632:	f104 0320 	add.w	r3, r4, #32
 801b636:	cb0c      	ldmia	r3, {r2, r3}
 801b638:	4620      	mov	r0, r4
 801b63a:	f7f3 ffbd 	bl	800f5b8 <rmw_uxrce_get_static_input_buffer_for_entity>
 801b63e:	4680      	mov	r8, r0
 801b640:	b328      	cbz	r0, 801b68e <on_request+0x8e>
 801b642:	4638      	mov	r0, r7
 801b644:	f8d8 7008 	ldr.w	r7, [r8, #8]
 801b648:	4632      	mov	r2, r6
 801b64a:	f107 0110 	add.w	r1, r7, #16
 801b64e:	f7f5 f823 	bl	8010698 <ucdr_deserialize_array_uint8_t>
 801b652:	b930      	cbnz	r0, 801b662 <on_request+0x62>
 801b654:	4810      	ldr	r0, [pc, #64]	@ (801b698 <on_request+0x98>)
 801b656:	4641      	mov	r1, r8
 801b658:	b014      	add	sp, #80	@ 0x50
 801b65a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b65e:	f7fb be2d 	b.w	80172bc <put_memory>
 801b662:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801b664:	f607 0c28 	addw	ip, r7, #2088	@ 0x828
 801b668:	f8c7 4814 	str.w	r4, [r7, #2068]	@ 0x814
 801b66c:	f8c7 6810 	str.w	r6, [r7, #2064]	@ 0x810
 801b670:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801b674:	e895 0003 	ldmia.w	r5, {r0, r1}
 801b678:	e88c 0003 	stmia.w	ip, {r0, r1}
 801b67c:	f7f3 fd9a 	bl	800f1b4 <rmw_uros_epoch_nanos>
 801b680:	2303      	movs	r3, #3
 801b682:	f507 6202 	add.w	r2, r7, #2080	@ 0x820
 801b686:	e942 0102 	strd	r0, r1, [r2, #-8]
 801b68a:	f887 3820 	strb.w	r3, [r7, #2080]	@ 0x820
 801b68e:	b014      	add	sp, #80	@ 0x50
 801b690:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b694:	2000ebe8 	.word	0x2000ebe8
 801b698:	2000e880 	.word	0x2000e880

0801b69c <on_reply>:
 801b69c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b6a0:	4821      	ldr	r0, [pc, #132]	@ (801b728 <on_reply+0x8c>)
 801b6a2:	b094      	sub	sp, #80	@ 0x50
 801b6a4:	6800      	ldr	r0, [r0, #0]
 801b6a6:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 801b6a8:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 801b6ac:	9113      	str	r1, [sp, #76]	@ 0x4c
 801b6ae:	b3b8      	cbz	r0, 801b720 <on_reply+0x84>
 801b6b0:	461d      	mov	r5, r3
 801b6b2:	e001      	b.n	801b6b8 <on_reply+0x1c>
 801b6b4:	6840      	ldr	r0, [r0, #4]
 801b6b6:	b398      	cbz	r0, 801b720 <on_reply+0x84>
 801b6b8:	6884      	ldr	r4, [r0, #8]
 801b6ba:	8b21      	ldrh	r1, [r4, #24]
 801b6bc:	4291      	cmp	r1, r2
 801b6be:	d1f9      	bne.n	801b6b4 <on_reply+0x18>
 801b6c0:	2248      	movs	r2, #72	@ 0x48
 801b6c2:	f104 0128 	add.w	r1, r4, #40	@ 0x28
 801b6c6:	4668      	mov	r0, sp
 801b6c8:	f000 ffdb 	bl	801c682 <memcpy>
 801b6cc:	f104 0320 	add.w	r3, r4, #32
 801b6d0:	cb0c      	ldmia	r3, {r2, r3}
 801b6d2:	4620      	mov	r0, r4
 801b6d4:	f7f3 ff70 	bl	800f5b8 <rmw_uxrce_get_static_input_buffer_for_entity>
 801b6d8:	4680      	mov	r8, r0
 801b6da:	b308      	cbz	r0, 801b720 <on_reply+0x84>
 801b6dc:	4638      	mov	r0, r7
 801b6de:	f8d8 7008 	ldr.w	r7, [r8, #8]
 801b6e2:	4632      	mov	r2, r6
 801b6e4:	f107 0110 	add.w	r1, r7, #16
 801b6e8:	f7f4 ffd6 	bl	8010698 <ucdr_deserialize_array_uint8_t>
 801b6ec:	b930      	cbnz	r0, 801b6fc <on_reply+0x60>
 801b6ee:	480f      	ldr	r0, [pc, #60]	@ (801b72c <on_reply+0x90>)
 801b6f0:	4641      	mov	r1, r8
 801b6f2:	b014      	add	sp, #80	@ 0x50
 801b6f4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b6f8:	f7fb bde0 	b.w	80172bc <put_memory>
 801b6fc:	2200      	movs	r2, #0
 801b6fe:	f8c7 282c 	str.w	r2, [r7, #2092]	@ 0x82c
 801b702:	f8c7 4814 	str.w	r4, [r7, #2068]	@ 0x814
 801b706:	f8c7 6810 	str.w	r6, [r7, #2064]	@ 0x810
 801b70a:	f8c7 5828 	str.w	r5, [r7, #2088]	@ 0x828
 801b70e:	f7f3 fd51 	bl	800f1b4 <rmw_uros_epoch_nanos>
 801b712:	2304      	movs	r3, #4
 801b714:	f507 6202 	add.w	r2, r7, #2080	@ 0x820
 801b718:	e942 0102 	strd	r0, r1, [r2, #-8]
 801b71c:	f887 3820 	strb.w	r3, [r7, #2080]	@ 0x820
 801b720:	b014      	add	sp, #80	@ 0x50
 801b722:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b726:	bf00      	nop
 801b728:	2000eb10 	.word	0x2000eb10
 801b72c:	2000e880 	.word	0x2000e880

0801b730 <rmw_create_guard_condition>:
 801b730:	b538      	push	{r3, r4, r5, lr}
 801b732:	4605      	mov	r5, r0
 801b734:	4807      	ldr	r0, [pc, #28]	@ (801b754 <rmw_create_guard_condition+0x24>)
 801b736:	f7fb fdb1 	bl	801729c <get_memory>
 801b73a:	b148      	cbz	r0, 801b750 <rmw_create_guard_condition+0x20>
 801b73c:	6884      	ldr	r4, [r0, #8]
 801b73e:	2300      	movs	r3, #0
 801b740:	7423      	strb	r3, [r4, #16]
 801b742:	61e5      	str	r5, [r4, #28]
 801b744:	f7fb fe30 	bl	80173a8 <rmw_get_implementation_identifier>
 801b748:	e9c4 0405 	strd	r0, r4, [r4, #20]
 801b74c:	f104 0014 	add.w	r0, r4, #20
 801b750:	bd38      	pop	{r3, r4, r5, pc}
 801b752:	bf00      	nop
 801b754:	2000c65c 	.word	0x2000c65c

0801b758 <rmw_destroy_guard_condition>:
 801b758:	b508      	push	{r3, lr}
 801b75a:	4b08      	ldr	r3, [pc, #32]	@ (801b77c <rmw_destroy_guard_condition+0x24>)
 801b75c:	6819      	ldr	r1, [r3, #0]
 801b75e:	b911      	cbnz	r1, 801b766 <rmw_destroy_guard_condition+0xe>
 801b760:	e00a      	b.n	801b778 <rmw_destroy_guard_condition+0x20>
 801b762:	6849      	ldr	r1, [r1, #4]
 801b764:	b141      	cbz	r1, 801b778 <rmw_destroy_guard_condition+0x20>
 801b766:	688b      	ldr	r3, [r1, #8]
 801b768:	3314      	adds	r3, #20
 801b76a:	4298      	cmp	r0, r3
 801b76c:	d1f9      	bne.n	801b762 <rmw_destroy_guard_condition+0xa>
 801b76e:	4803      	ldr	r0, [pc, #12]	@ (801b77c <rmw_destroy_guard_condition+0x24>)
 801b770:	f7fb fda4 	bl	80172bc <put_memory>
 801b774:	2000      	movs	r0, #0
 801b776:	bd08      	pop	{r3, pc}
 801b778:	2001      	movs	r0, #1
 801b77a:	bd08      	pop	{r3, pc}
 801b77c:	2000c65c 	.word	0x2000c65c

0801b780 <rmw_trigger_guard_condition>:
 801b780:	b160      	cbz	r0, 801b79c <rmw_trigger_guard_condition+0x1c>
 801b782:	b510      	push	{r4, lr}
 801b784:	4604      	mov	r4, r0
 801b786:	6800      	ldr	r0, [r0, #0]
 801b788:	f7f4 f89a 	bl	800f8c0 <is_uxrce_rmw_identifier_valid>
 801b78c:	b908      	cbnz	r0, 801b792 <rmw_trigger_guard_condition+0x12>
 801b78e:	2001      	movs	r0, #1
 801b790:	bd10      	pop	{r4, pc}
 801b792:	6863      	ldr	r3, [r4, #4]
 801b794:	2201      	movs	r2, #1
 801b796:	741a      	strb	r2, [r3, #16]
 801b798:	2000      	movs	r0, #0
 801b79a:	bd10      	pop	{r4, pc}
 801b79c:	2001      	movs	r0, #1
 801b79e:	4770      	bx	lr

0801b7a0 <geometry_msgs__msg__Pose__init>:
 801b7a0:	b1d8      	cbz	r0, 801b7da <geometry_msgs__msg__Pose__init+0x3a>
 801b7a2:	b538      	push	{r3, r4, r5, lr}
 801b7a4:	4604      	mov	r4, r0
 801b7a6:	f000 f8df 	bl	801b968 <geometry_msgs__msg__Point__init>
 801b7aa:	b130      	cbz	r0, 801b7ba <geometry_msgs__msg__Pose__init+0x1a>
 801b7ac:	f104 0518 	add.w	r5, r4, #24
 801b7b0:	4628      	mov	r0, r5
 801b7b2:	f000 f821 	bl	801b7f8 <geometry_msgs__msg__Quaternion__init>
 801b7b6:	b148      	cbz	r0, 801b7cc <geometry_msgs__msg__Pose__init+0x2c>
 801b7b8:	bd38      	pop	{r3, r4, r5, pc}
 801b7ba:	4620      	mov	r0, r4
 801b7bc:	f000 f8d8 	bl	801b970 <geometry_msgs__msg__Point__fini>
 801b7c0:	f104 0018 	add.w	r0, r4, #24
 801b7c4:	f000 f82c 	bl	801b820 <geometry_msgs__msg__Quaternion__fini>
 801b7c8:	2000      	movs	r0, #0
 801b7ca:	bd38      	pop	{r3, r4, r5, pc}
 801b7cc:	4620      	mov	r0, r4
 801b7ce:	f000 f8cf 	bl	801b970 <geometry_msgs__msg__Point__fini>
 801b7d2:	4628      	mov	r0, r5
 801b7d4:	f000 f824 	bl	801b820 <geometry_msgs__msg__Quaternion__fini>
 801b7d8:	e7f6      	b.n	801b7c8 <geometry_msgs__msg__Pose__init+0x28>
 801b7da:	2000      	movs	r0, #0
 801b7dc:	4770      	bx	lr
 801b7de:	bf00      	nop

0801b7e0 <geometry_msgs__msg__Pose__fini>:
 801b7e0:	b148      	cbz	r0, 801b7f6 <geometry_msgs__msg__Pose__fini+0x16>
 801b7e2:	b510      	push	{r4, lr}
 801b7e4:	4604      	mov	r4, r0
 801b7e6:	f000 f8c3 	bl	801b970 <geometry_msgs__msg__Point__fini>
 801b7ea:	f104 0018 	add.w	r0, r4, #24
 801b7ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b7f2:	f000 b815 	b.w	801b820 <geometry_msgs__msg__Quaternion__fini>
 801b7f6:	4770      	bx	lr

0801b7f8 <geometry_msgs__msg__Quaternion__init>:
 801b7f8:	b160      	cbz	r0, 801b814 <geometry_msgs__msg__Quaternion__init+0x1c>
 801b7fa:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 801b818 <geometry_msgs__msg__Quaternion__init+0x20>
 801b7fe:	2200      	movs	r2, #0
 801b800:	2300      	movs	r3, #0
 801b802:	e9c0 2300 	strd	r2, r3, [r0]
 801b806:	e9c0 2302 	strd	r2, r3, [r0, #8]
 801b80a:	e9c0 2304 	strd	r2, r3, [r0, #16]
 801b80e:	ed80 7b06 	vstr	d7, [r0, #24]
 801b812:	2001      	movs	r0, #1
 801b814:	4770      	bx	lr
 801b816:	bf00      	nop
 801b818:	00000000 	.word	0x00000000
 801b81c:	3ff00000 	.word	0x3ff00000

0801b820 <geometry_msgs__msg__Quaternion__fini>:
 801b820:	4770      	bx	lr
 801b822:	bf00      	nop

0801b824 <geometry_msgs__msg__Point__rosidl_typesupport_introspection_c__Point_init_function>:
 801b824:	f000 b8a0 	b.w	801b968 <geometry_msgs__msg__Point__init>

0801b828 <geometry_msgs__msg__Point__rosidl_typesupport_introspection_c__Point_fini_function>:
 801b828:	f000 b8a2 	b.w	801b970 <geometry_msgs__msg__Point__fini>

0801b82c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point>:
 801b82c:	4b04      	ldr	r3, [pc, #16]	@ (801b840 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x14>)
 801b82e:	681a      	ldr	r2, [r3, #0]
 801b830:	b10a      	cbz	r2, 801b836 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0xa>
 801b832:	4803      	ldr	r0, [pc, #12]	@ (801b840 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x14>)
 801b834:	4770      	bx	lr
 801b836:	4a03      	ldr	r2, [pc, #12]	@ (801b844 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x18>)
 801b838:	4801      	ldr	r0, [pc, #4]	@ (801b840 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x14>)
 801b83a:	6812      	ldr	r2, [r2, #0]
 801b83c:	601a      	str	r2, [r3, #0]
 801b83e:	4770      	bx	lr
 801b840:	20002d34 	.word	0x20002d34
 801b844:	2000037c 	.word	0x2000037c

0801b848 <get_serialized_size_geometry_msgs__msg__Point>:
 801b848:	b1b8      	cbz	r0, 801b87a <get_serialized_size_geometry_msgs__msg__Point+0x32>
 801b84a:	b570      	push	{r4, r5, r6, lr}
 801b84c:	460d      	mov	r5, r1
 801b84e:	4628      	mov	r0, r5
 801b850:	2108      	movs	r1, #8
 801b852:	f7f2 f893 	bl	800d97c <ucdr_alignment>
 801b856:	2108      	movs	r1, #8
 801b858:	186e      	adds	r6, r5, r1
 801b85a:	4406      	add	r6, r0
 801b85c:	4630      	mov	r0, r6
 801b85e:	f7f2 f88d 	bl	800d97c <ucdr_alignment>
 801b862:	f100 0408 	add.w	r4, r0, #8
 801b866:	4434      	add	r4, r6
 801b868:	2108      	movs	r1, #8
 801b86a:	4620      	mov	r0, r4
 801b86c:	f7f2 f886 	bl	800d97c <ucdr_alignment>
 801b870:	f1c5 0508 	rsb	r5, r5, #8
 801b874:	4405      	add	r5, r0
 801b876:	1928      	adds	r0, r5, r4
 801b878:	bd70      	pop	{r4, r5, r6, pc}
 801b87a:	4770      	bx	lr

0801b87c <_Point__cdr_deserialize>:
 801b87c:	b538      	push	{r3, r4, r5, lr}
 801b87e:	460c      	mov	r4, r1
 801b880:	b171      	cbz	r1, 801b8a0 <_Point__cdr_deserialize+0x24>
 801b882:	4605      	mov	r5, r0
 801b884:	f7f1 fe9c 	bl	800d5c0 <ucdr_deserialize_double>
 801b888:	f104 0108 	add.w	r1, r4, #8
 801b88c:	4628      	mov	r0, r5
 801b88e:	f7f1 fe97 	bl	800d5c0 <ucdr_deserialize_double>
 801b892:	f104 0110 	add.w	r1, r4, #16
 801b896:	4628      	mov	r0, r5
 801b898:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801b89c:	f7f1 be90 	b.w	800d5c0 <ucdr_deserialize_double>
 801b8a0:	4608      	mov	r0, r1
 801b8a2:	bd38      	pop	{r3, r4, r5, pc}

0801b8a4 <_Point__cdr_serialize>:
 801b8a4:	b198      	cbz	r0, 801b8ce <_Point__cdr_serialize+0x2a>
 801b8a6:	b538      	push	{r3, r4, r5, lr}
 801b8a8:	ed90 0b00 	vldr	d0, [r0]
 801b8ac:	460d      	mov	r5, r1
 801b8ae:	4604      	mov	r4, r0
 801b8b0:	4608      	mov	r0, r1
 801b8b2:	f7f1 fcf5 	bl	800d2a0 <ucdr_serialize_double>
 801b8b6:	ed94 0b02 	vldr	d0, [r4, #8]
 801b8ba:	4628      	mov	r0, r5
 801b8bc:	f7f1 fcf0 	bl	800d2a0 <ucdr_serialize_double>
 801b8c0:	ed94 0b04 	vldr	d0, [r4, #16]
 801b8c4:	4628      	mov	r0, r5
 801b8c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801b8ca:	f7f1 bce9 	b.w	800d2a0 <ucdr_serialize_double>
 801b8ce:	4770      	bx	lr

0801b8d0 <_Point__get_serialized_size>:
 801b8d0:	b1a0      	cbz	r0, 801b8fc <_Point__get_serialized_size+0x2c>
 801b8d2:	b538      	push	{r3, r4, r5, lr}
 801b8d4:	2108      	movs	r1, #8
 801b8d6:	2000      	movs	r0, #0
 801b8d8:	f7f2 f850 	bl	800d97c <ucdr_alignment>
 801b8dc:	f100 0508 	add.w	r5, r0, #8
 801b8e0:	2108      	movs	r1, #8
 801b8e2:	4628      	mov	r0, r5
 801b8e4:	f7f2 f84a 	bl	800d97c <ucdr_alignment>
 801b8e8:	f100 0408 	add.w	r4, r0, #8
 801b8ec:	442c      	add	r4, r5
 801b8ee:	2108      	movs	r1, #8
 801b8f0:	4620      	mov	r0, r4
 801b8f2:	f7f2 f843 	bl	800d97c <ucdr_alignment>
 801b8f6:	3008      	adds	r0, #8
 801b8f8:	4420      	add	r0, r4
 801b8fa:	bd38      	pop	{r3, r4, r5, pc}
 801b8fc:	4770      	bx	lr
 801b8fe:	bf00      	nop

0801b900 <_Point__max_serialized_size>:
 801b900:	b538      	push	{r3, r4, r5, lr}
 801b902:	2108      	movs	r1, #8
 801b904:	2000      	movs	r0, #0
 801b906:	f7f2 f839 	bl	800d97c <ucdr_alignment>
 801b90a:	f100 0508 	add.w	r5, r0, #8
 801b90e:	2108      	movs	r1, #8
 801b910:	4628      	mov	r0, r5
 801b912:	f7f2 f833 	bl	800d97c <ucdr_alignment>
 801b916:	f100 0408 	add.w	r4, r0, #8
 801b91a:	442c      	add	r4, r5
 801b91c:	2108      	movs	r1, #8
 801b91e:	4620      	mov	r0, r4
 801b920:	f7f2 f82c 	bl	800d97c <ucdr_alignment>
 801b924:	3008      	adds	r0, #8
 801b926:	4420      	add	r0, r4
 801b928:	bd38      	pop	{r3, r4, r5, pc}
 801b92a:	bf00      	nop

0801b92c <max_serialized_size_geometry_msgs__msg__Point>:
 801b92c:	b570      	push	{r4, r5, r6, lr}
 801b92e:	2301      	movs	r3, #1
 801b930:	460c      	mov	r4, r1
 801b932:	7003      	strb	r3, [r0, #0]
 801b934:	2108      	movs	r1, #8
 801b936:	4620      	mov	r0, r4
 801b938:	f7f2 f820 	bl	800d97c <ucdr_alignment>
 801b93c:	2108      	movs	r1, #8
 801b93e:	1863      	adds	r3, r4, r1
 801b940:	18c6      	adds	r6, r0, r3
 801b942:	4630      	mov	r0, r6
 801b944:	f7f2 f81a 	bl	800d97c <ucdr_alignment>
 801b948:	f100 0508 	add.w	r5, r0, #8
 801b94c:	4435      	add	r5, r6
 801b94e:	2108      	movs	r1, #8
 801b950:	4628      	mov	r0, r5
 801b952:	f7f2 f813 	bl	800d97c <ucdr_alignment>
 801b956:	f1c4 0408 	rsb	r4, r4, #8
 801b95a:	4420      	add	r0, r4
 801b95c:	4428      	add	r0, r5
 801b95e:	bd70      	pop	{r4, r5, r6, pc}

0801b960 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point>:
 801b960:	4800      	ldr	r0, [pc, #0]	@ (801b964 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x4>)
 801b962:	4770      	bx	lr
 801b964:	20002e00 	.word	0x20002e00

0801b968 <geometry_msgs__msg__Point__init>:
 801b968:	3800      	subs	r0, #0
 801b96a:	bf18      	it	ne
 801b96c:	2001      	movne	r0, #1
 801b96e:	4770      	bx	lr

0801b970 <geometry_msgs__msg__Point__fini>:
 801b970:	4770      	bx	lr
 801b972:	bf00      	nop

0801b974 <calloc>:
 801b974:	4b02      	ldr	r3, [pc, #8]	@ (801b980 <calloc+0xc>)
 801b976:	460a      	mov	r2, r1
 801b978:	4601      	mov	r1, r0
 801b97a:	6818      	ldr	r0, [r3, #0]
 801b97c:	f000 b802 	b.w	801b984 <_calloc_r>
 801b980:	20002e40 	.word	0x20002e40

0801b984 <_calloc_r>:
 801b984:	b570      	push	{r4, r5, r6, lr}
 801b986:	fba1 5402 	umull	r5, r4, r1, r2
 801b98a:	b934      	cbnz	r4, 801b99a <_calloc_r+0x16>
 801b98c:	4629      	mov	r1, r5
 801b98e:	f000 f899 	bl	801bac4 <_malloc_r>
 801b992:	4606      	mov	r6, r0
 801b994:	b928      	cbnz	r0, 801b9a2 <_calloc_r+0x1e>
 801b996:	4630      	mov	r0, r6
 801b998:	bd70      	pop	{r4, r5, r6, pc}
 801b99a:	220c      	movs	r2, #12
 801b99c:	6002      	str	r2, [r0, #0]
 801b99e:	2600      	movs	r6, #0
 801b9a0:	e7f9      	b.n	801b996 <_calloc_r+0x12>
 801b9a2:	462a      	mov	r2, r5
 801b9a4:	4621      	mov	r1, r4
 801b9a6:	f000 fd33 	bl	801c410 <memset>
 801b9aa:	e7f4      	b.n	801b996 <_calloc_r+0x12>

0801b9ac <exit>:
 801b9ac:	b508      	push	{r3, lr}
 801b9ae:	4b06      	ldr	r3, [pc, #24]	@ (801b9c8 <exit+0x1c>)
 801b9b0:	4604      	mov	r4, r0
 801b9b2:	b113      	cbz	r3, 801b9ba <exit+0xe>
 801b9b4:	2100      	movs	r1, #0
 801b9b6:	f3af 8000 	nop.w
 801b9ba:	4b04      	ldr	r3, [pc, #16]	@ (801b9cc <exit+0x20>)
 801b9bc:	681b      	ldr	r3, [r3, #0]
 801b9be:	b103      	cbz	r3, 801b9c2 <exit+0x16>
 801b9c0:	4798      	blx	r3
 801b9c2:	4620      	mov	r0, r4
 801b9c4:	f7e7 fc28 	bl	8003218 <_exit>
 801b9c8:	00000000 	.word	0x00000000
 801b9cc:	200117cc 	.word	0x200117cc

0801b9d0 <getenv>:
 801b9d0:	b507      	push	{r0, r1, r2, lr}
 801b9d2:	4b04      	ldr	r3, [pc, #16]	@ (801b9e4 <getenv+0x14>)
 801b9d4:	4601      	mov	r1, r0
 801b9d6:	aa01      	add	r2, sp, #4
 801b9d8:	6818      	ldr	r0, [r3, #0]
 801b9da:	f000 f805 	bl	801b9e8 <_findenv_r>
 801b9de:	b003      	add	sp, #12
 801b9e0:	f85d fb04 	ldr.w	pc, [sp], #4
 801b9e4:	20002e40 	.word	0x20002e40

0801b9e8 <_findenv_r>:
 801b9e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b9ec:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 801ba5c <_findenv_r+0x74>
 801b9f0:	4606      	mov	r6, r0
 801b9f2:	4689      	mov	r9, r1
 801b9f4:	4617      	mov	r7, r2
 801b9f6:	f000 fe71 	bl	801c6dc <__env_lock>
 801b9fa:	f8da 4000 	ldr.w	r4, [sl]
 801b9fe:	b134      	cbz	r4, 801ba0e <_findenv_r+0x26>
 801ba00:	464b      	mov	r3, r9
 801ba02:	4698      	mov	r8, r3
 801ba04:	f813 2b01 	ldrb.w	r2, [r3], #1
 801ba08:	b13a      	cbz	r2, 801ba1a <_findenv_r+0x32>
 801ba0a:	2a3d      	cmp	r2, #61	@ 0x3d
 801ba0c:	d1f9      	bne.n	801ba02 <_findenv_r+0x1a>
 801ba0e:	4630      	mov	r0, r6
 801ba10:	f000 fe6a 	bl	801c6e8 <__env_unlock>
 801ba14:	2000      	movs	r0, #0
 801ba16:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ba1a:	eba8 0809 	sub.w	r8, r8, r9
 801ba1e:	46a3      	mov	fp, r4
 801ba20:	f854 0b04 	ldr.w	r0, [r4], #4
 801ba24:	2800      	cmp	r0, #0
 801ba26:	d0f2      	beq.n	801ba0e <_findenv_r+0x26>
 801ba28:	4642      	mov	r2, r8
 801ba2a:	4649      	mov	r1, r9
 801ba2c:	f000 fd05 	bl	801c43a <strncmp>
 801ba30:	2800      	cmp	r0, #0
 801ba32:	d1f4      	bne.n	801ba1e <_findenv_r+0x36>
 801ba34:	f854 3c04 	ldr.w	r3, [r4, #-4]
 801ba38:	eb03 0508 	add.w	r5, r3, r8
 801ba3c:	f813 3008 	ldrb.w	r3, [r3, r8]
 801ba40:	2b3d      	cmp	r3, #61	@ 0x3d
 801ba42:	d1ec      	bne.n	801ba1e <_findenv_r+0x36>
 801ba44:	f8da 3000 	ldr.w	r3, [sl]
 801ba48:	ebab 0303 	sub.w	r3, fp, r3
 801ba4c:	109b      	asrs	r3, r3, #2
 801ba4e:	4630      	mov	r0, r6
 801ba50:	603b      	str	r3, [r7, #0]
 801ba52:	f000 fe49 	bl	801c6e8 <__env_unlock>
 801ba56:	1c68      	adds	r0, r5, #1
 801ba58:	e7dd      	b.n	801ba16 <_findenv_r+0x2e>
 801ba5a:	bf00      	nop
 801ba5c:	20000010 	.word	0x20000010

0801ba60 <malloc>:
 801ba60:	4b02      	ldr	r3, [pc, #8]	@ (801ba6c <malloc+0xc>)
 801ba62:	4601      	mov	r1, r0
 801ba64:	6818      	ldr	r0, [r3, #0]
 801ba66:	f000 b82d 	b.w	801bac4 <_malloc_r>
 801ba6a:	bf00      	nop
 801ba6c:	20002e40 	.word	0x20002e40

0801ba70 <free>:
 801ba70:	4b02      	ldr	r3, [pc, #8]	@ (801ba7c <free+0xc>)
 801ba72:	4601      	mov	r1, r0
 801ba74:	6818      	ldr	r0, [r3, #0]
 801ba76:	f000 be3d 	b.w	801c6f4 <_free_r>
 801ba7a:	bf00      	nop
 801ba7c:	20002e40 	.word	0x20002e40

0801ba80 <sbrk_aligned>:
 801ba80:	b570      	push	{r4, r5, r6, lr}
 801ba82:	4e0f      	ldr	r6, [pc, #60]	@ (801bac0 <sbrk_aligned+0x40>)
 801ba84:	460c      	mov	r4, r1
 801ba86:	6831      	ldr	r1, [r6, #0]
 801ba88:	4605      	mov	r5, r0
 801ba8a:	b911      	cbnz	r1, 801ba92 <sbrk_aligned+0x12>
 801ba8c:	f000 fda2 	bl	801c5d4 <_sbrk_r>
 801ba90:	6030      	str	r0, [r6, #0]
 801ba92:	4621      	mov	r1, r4
 801ba94:	4628      	mov	r0, r5
 801ba96:	f000 fd9d 	bl	801c5d4 <_sbrk_r>
 801ba9a:	1c43      	adds	r3, r0, #1
 801ba9c:	d103      	bne.n	801baa6 <sbrk_aligned+0x26>
 801ba9e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 801baa2:	4620      	mov	r0, r4
 801baa4:	bd70      	pop	{r4, r5, r6, pc}
 801baa6:	1cc4      	adds	r4, r0, #3
 801baa8:	f024 0403 	bic.w	r4, r4, #3
 801baac:	42a0      	cmp	r0, r4
 801baae:	d0f8      	beq.n	801baa2 <sbrk_aligned+0x22>
 801bab0:	1a21      	subs	r1, r4, r0
 801bab2:	4628      	mov	r0, r5
 801bab4:	f000 fd8e 	bl	801c5d4 <_sbrk_r>
 801bab8:	3001      	adds	r0, #1
 801baba:	d1f2      	bne.n	801baa2 <sbrk_aligned+0x22>
 801babc:	e7ef      	b.n	801ba9e <sbrk_aligned+0x1e>
 801babe:	bf00      	nop
 801bac0:	2001168c 	.word	0x2001168c

0801bac4 <_malloc_r>:
 801bac4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801bac8:	1ccd      	adds	r5, r1, #3
 801baca:	f025 0503 	bic.w	r5, r5, #3
 801bace:	3508      	adds	r5, #8
 801bad0:	2d0c      	cmp	r5, #12
 801bad2:	bf38      	it	cc
 801bad4:	250c      	movcc	r5, #12
 801bad6:	2d00      	cmp	r5, #0
 801bad8:	4606      	mov	r6, r0
 801bada:	db01      	blt.n	801bae0 <_malloc_r+0x1c>
 801badc:	42a9      	cmp	r1, r5
 801bade:	d904      	bls.n	801baea <_malloc_r+0x26>
 801bae0:	230c      	movs	r3, #12
 801bae2:	6033      	str	r3, [r6, #0]
 801bae4:	2000      	movs	r0, #0
 801bae6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801baea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801bbc0 <_malloc_r+0xfc>
 801baee:	f000 f869 	bl	801bbc4 <__malloc_lock>
 801baf2:	f8d8 3000 	ldr.w	r3, [r8]
 801baf6:	461c      	mov	r4, r3
 801baf8:	bb44      	cbnz	r4, 801bb4c <_malloc_r+0x88>
 801bafa:	4629      	mov	r1, r5
 801bafc:	4630      	mov	r0, r6
 801bafe:	f7ff ffbf 	bl	801ba80 <sbrk_aligned>
 801bb02:	1c43      	adds	r3, r0, #1
 801bb04:	4604      	mov	r4, r0
 801bb06:	d158      	bne.n	801bbba <_malloc_r+0xf6>
 801bb08:	f8d8 4000 	ldr.w	r4, [r8]
 801bb0c:	4627      	mov	r7, r4
 801bb0e:	2f00      	cmp	r7, #0
 801bb10:	d143      	bne.n	801bb9a <_malloc_r+0xd6>
 801bb12:	2c00      	cmp	r4, #0
 801bb14:	d04b      	beq.n	801bbae <_malloc_r+0xea>
 801bb16:	6823      	ldr	r3, [r4, #0]
 801bb18:	4639      	mov	r1, r7
 801bb1a:	4630      	mov	r0, r6
 801bb1c:	eb04 0903 	add.w	r9, r4, r3
 801bb20:	f000 fd58 	bl	801c5d4 <_sbrk_r>
 801bb24:	4581      	cmp	r9, r0
 801bb26:	d142      	bne.n	801bbae <_malloc_r+0xea>
 801bb28:	6821      	ldr	r1, [r4, #0]
 801bb2a:	1a6d      	subs	r5, r5, r1
 801bb2c:	4629      	mov	r1, r5
 801bb2e:	4630      	mov	r0, r6
 801bb30:	f7ff ffa6 	bl	801ba80 <sbrk_aligned>
 801bb34:	3001      	adds	r0, #1
 801bb36:	d03a      	beq.n	801bbae <_malloc_r+0xea>
 801bb38:	6823      	ldr	r3, [r4, #0]
 801bb3a:	442b      	add	r3, r5
 801bb3c:	6023      	str	r3, [r4, #0]
 801bb3e:	f8d8 3000 	ldr.w	r3, [r8]
 801bb42:	685a      	ldr	r2, [r3, #4]
 801bb44:	bb62      	cbnz	r2, 801bba0 <_malloc_r+0xdc>
 801bb46:	f8c8 7000 	str.w	r7, [r8]
 801bb4a:	e00f      	b.n	801bb6c <_malloc_r+0xa8>
 801bb4c:	6822      	ldr	r2, [r4, #0]
 801bb4e:	1b52      	subs	r2, r2, r5
 801bb50:	d420      	bmi.n	801bb94 <_malloc_r+0xd0>
 801bb52:	2a0b      	cmp	r2, #11
 801bb54:	d917      	bls.n	801bb86 <_malloc_r+0xc2>
 801bb56:	1961      	adds	r1, r4, r5
 801bb58:	42a3      	cmp	r3, r4
 801bb5a:	6025      	str	r5, [r4, #0]
 801bb5c:	bf18      	it	ne
 801bb5e:	6059      	strne	r1, [r3, #4]
 801bb60:	6863      	ldr	r3, [r4, #4]
 801bb62:	bf08      	it	eq
 801bb64:	f8c8 1000 	streq.w	r1, [r8]
 801bb68:	5162      	str	r2, [r4, r5]
 801bb6a:	604b      	str	r3, [r1, #4]
 801bb6c:	4630      	mov	r0, r6
 801bb6e:	f000 f82f 	bl	801bbd0 <__malloc_unlock>
 801bb72:	f104 000b 	add.w	r0, r4, #11
 801bb76:	1d23      	adds	r3, r4, #4
 801bb78:	f020 0007 	bic.w	r0, r0, #7
 801bb7c:	1ac2      	subs	r2, r0, r3
 801bb7e:	bf1c      	itt	ne
 801bb80:	1a1b      	subne	r3, r3, r0
 801bb82:	50a3      	strne	r3, [r4, r2]
 801bb84:	e7af      	b.n	801bae6 <_malloc_r+0x22>
 801bb86:	6862      	ldr	r2, [r4, #4]
 801bb88:	42a3      	cmp	r3, r4
 801bb8a:	bf0c      	ite	eq
 801bb8c:	f8c8 2000 	streq.w	r2, [r8]
 801bb90:	605a      	strne	r2, [r3, #4]
 801bb92:	e7eb      	b.n	801bb6c <_malloc_r+0xa8>
 801bb94:	4623      	mov	r3, r4
 801bb96:	6864      	ldr	r4, [r4, #4]
 801bb98:	e7ae      	b.n	801baf8 <_malloc_r+0x34>
 801bb9a:	463c      	mov	r4, r7
 801bb9c:	687f      	ldr	r7, [r7, #4]
 801bb9e:	e7b6      	b.n	801bb0e <_malloc_r+0x4a>
 801bba0:	461a      	mov	r2, r3
 801bba2:	685b      	ldr	r3, [r3, #4]
 801bba4:	42a3      	cmp	r3, r4
 801bba6:	d1fb      	bne.n	801bba0 <_malloc_r+0xdc>
 801bba8:	2300      	movs	r3, #0
 801bbaa:	6053      	str	r3, [r2, #4]
 801bbac:	e7de      	b.n	801bb6c <_malloc_r+0xa8>
 801bbae:	230c      	movs	r3, #12
 801bbb0:	6033      	str	r3, [r6, #0]
 801bbb2:	4630      	mov	r0, r6
 801bbb4:	f000 f80c 	bl	801bbd0 <__malloc_unlock>
 801bbb8:	e794      	b.n	801bae4 <_malloc_r+0x20>
 801bbba:	6005      	str	r5, [r0, #0]
 801bbbc:	e7d6      	b.n	801bb6c <_malloc_r+0xa8>
 801bbbe:	bf00      	nop
 801bbc0:	20011690 	.word	0x20011690

0801bbc4 <__malloc_lock>:
 801bbc4:	4801      	ldr	r0, [pc, #4]	@ (801bbcc <__malloc_lock+0x8>)
 801bbc6:	f000 bd52 	b.w	801c66e <__retarget_lock_acquire_recursive>
 801bbca:	bf00      	nop
 801bbcc:	200117d5 	.word	0x200117d5

0801bbd0 <__malloc_unlock>:
 801bbd0:	4801      	ldr	r0, [pc, #4]	@ (801bbd8 <__malloc_unlock+0x8>)
 801bbd2:	f000 bd4d 	b.w	801c670 <__retarget_lock_release_recursive>
 801bbd6:	bf00      	nop
 801bbd8:	200117d5 	.word	0x200117d5

0801bbdc <srand>:
 801bbdc:	b538      	push	{r3, r4, r5, lr}
 801bbde:	4b10      	ldr	r3, [pc, #64]	@ (801bc20 <srand+0x44>)
 801bbe0:	681d      	ldr	r5, [r3, #0]
 801bbe2:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 801bbe4:	4604      	mov	r4, r0
 801bbe6:	b9b3      	cbnz	r3, 801bc16 <srand+0x3a>
 801bbe8:	2018      	movs	r0, #24
 801bbea:	f7ff ff39 	bl	801ba60 <malloc>
 801bbee:	4602      	mov	r2, r0
 801bbf0:	6328      	str	r0, [r5, #48]	@ 0x30
 801bbf2:	b920      	cbnz	r0, 801bbfe <srand+0x22>
 801bbf4:	4b0b      	ldr	r3, [pc, #44]	@ (801bc24 <srand+0x48>)
 801bbf6:	480c      	ldr	r0, [pc, #48]	@ (801bc28 <srand+0x4c>)
 801bbf8:	2146      	movs	r1, #70	@ 0x46
 801bbfa:	f000 fd51 	bl	801c6a0 <__assert_func>
 801bbfe:	490b      	ldr	r1, [pc, #44]	@ (801bc2c <srand+0x50>)
 801bc00:	4b0b      	ldr	r3, [pc, #44]	@ (801bc30 <srand+0x54>)
 801bc02:	e9c0 1300 	strd	r1, r3, [r0]
 801bc06:	4b0b      	ldr	r3, [pc, #44]	@ (801bc34 <srand+0x58>)
 801bc08:	6083      	str	r3, [r0, #8]
 801bc0a:	230b      	movs	r3, #11
 801bc0c:	8183      	strh	r3, [r0, #12]
 801bc0e:	2100      	movs	r1, #0
 801bc10:	2001      	movs	r0, #1
 801bc12:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801bc16:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 801bc18:	2200      	movs	r2, #0
 801bc1a:	611c      	str	r4, [r3, #16]
 801bc1c:	615a      	str	r2, [r3, #20]
 801bc1e:	bd38      	pop	{r3, r4, r5, pc}
 801bc20:	20002e40 	.word	0x20002e40
 801bc24:	080203c0 	.word	0x080203c0
 801bc28:	080203d7 	.word	0x080203d7
 801bc2c:	abcd330e 	.word	0xabcd330e
 801bc30:	e66d1234 	.word	0xe66d1234
 801bc34:	0005deec 	.word	0x0005deec

0801bc38 <rand>:
 801bc38:	4b16      	ldr	r3, [pc, #88]	@ (801bc94 <rand+0x5c>)
 801bc3a:	b510      	push	{r4, lr}
 801bc3c:	681c      	ldr	r4, [r3, #0]
 801bc3e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801bc40:	b9b3      	cbnz	r3, 801bc70 <rand+0x38>
 801bc42:	2018      	movs	r0, #24
 801bc44:	f7ff ff0c 	bl	801ba60 <malloc>
 801bc48:	4602      	mov	r2, r0
 801bc4a:	6320      	str	r0, [r4, #48]	@ 0x30
 801bc4c:	b920      	cbnz	r0, 801bc58 <rand+0x20>
 801bc4e:	4b12      	ldr	r3, [pc, #72]	@ (801bc98 <rand+0x60>)
 801bc50:	4812      	ldr	r0, [pc, #72]	@ (801bc9c <rand+0x64>)
 801bc52:	2152      	movs	r1, #82	@ 0x52
 801bc54:	f000 fd24 	bl	801c6a0 <__assert_func>
 801bc58:	4911      	ldr	r1, [pc, #68]	@ (801bca0 <rand+0x68>)
 801bc5a:	4b12      	ldr	r3, [pc, #72]	@ (801bca4 <rand+0x6c>)
 801bc5c:	e9c0 1300 	strd	r1, r3, [r0]
 801bc60:	4b11      	ldr	r3, [pc, #68]	@ (801bca8 <rand+0x70>)
 801bc62:	6083      	str	r3, [r0, #8]
 801bc64:	230b      	movs	r3, #11
 801bc66:	8183      	strh	r3, [r0, #12]
 801bc68:	2100      	movs	r1, #0
 801bc6a:	2001      	movs	r0, #1
 801bc6c:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801bc70:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801bc72:	480e      	ldr	r0, [pc, #56]	@ (801bcac <rand+0x74>)
 801bc74:	690b      	ldr	r3, [r1, #16]
 801bc76:	694c      	ldr	r4, [r1, #20]
 801bc78:	4a0d      	ldr	r2, [pc, #52]	@ (801bcb0 <rand+0x78>)
 801bc7a:	4358      	muls	r0, r3
 801bc7c:	fb02 0004 	mla	r0, r2, r4, r0
 801bc80:	fba3 3202 	umull	r3, r2, r3, r2
 801bc84:	3301      	adds	r3, #1
 801bc86:	eb40 0002 	adc.w	r0, r0, r2
 801bc8a:	e9c1 3004 	strd	r3, r0, [r1, #16]
 801bc8e:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 801bc92:	bd10      	pop	{r4, pc}
 801bc94:	20002e40 	.word	0x20002e40
 801bc98:	080203c0 	.word	0x080203c0
 801bc9c:	080203d7 	.word	0x080203d7
 801bca0:	abcd330e 	.word	0xabcd330e
 801bca4:	e66d1234 	.word	0xe66d1234
 801bca8:	0005deec 	.word	0x0005deec
 801bcac:	5851f42d 	.word	0x5851f42d
 801bcb0:	4c957f2d 	.word	0x4c957f2d

0801bcb4 <realloc>:
 801bcb4:	4b02      	ldr	r3, [pc, #8]	@ (801bcc0 <realloc+0xc>)
 801bcb6:	460a      	mov	r2, r1
 801bcb8:	4601      	mov	r1, r0
 801bcba:	6818      	ldr	r0, [r3, #0]
 801bcbc:	f000 b802 	b.w	801bcc4 <_realloc_r>
 801bcc0:	20002e40 	.word	0x20002e40

0801bcc4 <_realloc_r>:
 801bcc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bcc8:	4607      	mov	r7, r0
 801bcca:	4614      	mov	r4, r2
 801bccc:	460d      	mov	r5, r1
 801bcce:	b921      	cbnz	r1, 801bcda <_realloc_r+0x16>
 801bcd0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801bcd4:	4611      	mov	r1, r2
 801bcd6:	f7ff bef5 	b.w	801bac4 <_malloc_r>
 801bcda:	b92a      	cbnz	r2, 801bce8 <_realloc_r+0x24>
 801bcdc:	f000 fd0a 	bl	801c6f4 <_free_r>
 801bce0:	4625      	mov	r5, r4
 801bce2:	4628      	mov	r0, r5
 801bce4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801bce8:	f000 fd4e 	bl	801c788 <_malloc_usable_size_r>
 801bcec:	4284      	cmp	r4, r0
 801bcee:	4606      	mov	r6, r0
 801bcf0:	d802      	bhi.n	801bcf8 <_realloc_r+0x34>
 801bcf2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801bcf6:	d8f4      	bhi.n	801bce2 <_realloc_r+0x1e>
 801bcf8:	4621      	mov	r1, r4
 801bcfa:	4638      	mov	r0, r7
 801bcfc:	f7ff fee2 	bl	801bac4 <_malloc_r>
 801bd00:	4680      	mov	r8, r0
 801bd02:	b908      	cbnz	r0, 801bd08 <_realloc_r+0x44>
 801bd04:	4645      	mov	r5, r8
 801bd06:	e7ec      	b.n	801bce2 <_realloc_r+0x1e>
 801bd08:	42b4      	cmp	r4, r6
 801bd0a:	4622      	mov	r2, r4
 801bd0c:	4629      	mov	r1, r5
 801bd0e:	bf28      	it	cs
 801bd10:	4632      	movcs	r2, r6
 801bd12:	f000 fcb6 	bl	801c682 <memcpy>
 801bd16:	4629      	mov	r1, r5
 801bd18:	4638      	mov	r0, r7
 801bd1a:	f000 fceb 	bl	801c6f4 <_free_r>
 801bd1e:	e7f1      	b.n	801bd04 <_realloc_r+0x40>

0801bd20 <_strtoul_l.isra.0>:
 801bd20:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801bd24:	4e34      	ldr	r6, [pc, #208]	@ (801bdf8 <_strtoul_l.isra.0+0xd8>)
 801bd26:	4686      	mov	lr, r0
 801bd28:	460d      	mov	r5, r1
 801bd2a:	4628      	mov	r0, r5
 801bd2c:	f815 4b01 	ldrb.w	r4, [r5], #1
 801bd30:	5d37      	ldrb	r7, [r6, r4]
 801bd32:	f017 0708 	ands.w	r7, r7, #8
 801bd36:	d1f8      	bne.n	801bd2a <_strtoul_l.isra.0+0xa>
 801bd38:	2c2d      	cmp	r4, #45	@ 0x2d
 801bd3a:	d110      	bne.n	801bd5e <_strtoul_l.isra.0+0x3e>
 801bd3c:	782c      	ldrb	r4, [r5, #0]
 801bd3e:	2701      	movs	r7, #1
 801bd40:	1c85      	adds	r5, r0, #2
 801bd42:	f033 0010 	bics.w	r0, r3, #16
 801bd46:	d115      	bne.n	801bd74 <_strtoul_l.isra.0+0x54>
 801bd48:	2c30      	cmp	r4, #48	@ 0x30
 801bd4a:	d10d      	bne.n	801bd68 <_strtoul_l.isra.0+0x48>
 801bd4c:	7828      	ldrb	r0, [r5, #0]
 801bd4e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 801bd52:	2858      	cmp	r0, #88	@ 0x58
 801bd54:	d108      	bne.n	801bd68 <_strtoul_l.isra.0+0x48>
 801bd56:	786c      	ldrb	r4, [r5, #1]
 801bd58:	3502      	adds	r5, #2
 801bd5a:	2310      	movs	r3, #16
 801bd5c:	e00a      	b.n	801bd74 <_strtoul_l.isra.0+0x54>
 801bd5e:	2c2b      	cmp	r4, #43	@ 0x2b
 801bd60:	bf04      	itt	eq
 801bd62:	782c      	ldrbeq	r4, [r5, #0]
 801bd64:	1c85      	addeq	r5, r0, #2
 801bd66:	e7ec      	b.n	801bd42 <_strtoul_l.isra.0+0x22>
 801bd68:	2b00      	cmp	r3, #0
 801bd6a:	d1f6      	bne.n	801bd5a <_strtoul_l.isra.0+0x3a>
 801bd6c:	2c30      	cmp	r4, #48	@ 0x30
 801bd6e:	bf14      	ite	ne
 801bd70:	230a      	movne	r3, #10
 801bd72:	2308      	moveq	r3, #8
 801bd74:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 801bd78:	2600      	movs	r6, #0
 801bd7a:	fbb8 f8f3 	udiv	r8, r8, r3
 801bd7e:	fb03 f908 	mul.w	r9, r3, r8
 801bd82:	ea6f 0909 	mvn.w	r9, r9
 801bd86:	4630      	mov	r0, r6
 801bd88:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 801bd8c:	f1bc 0f09 	cmp.w	ip, #9
 801bd90:	d810      	bhi.n	801bdb4 <_strtoul_l.isra.0+0x94>
 801bd92:	4664      	mov	r4, ip
 801bd94:	42a3      	cmp	r3, r4
 801bd96:	dd1e      	ble.n	801bdd6 <_strtoul_l.isra.0+0xb6>
 801bd98:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 801bd9c:	d007      	beq.n	801bdae <_strtoul_l.isra.0+0x8e>
 801bd9e:	4580      	cmp	r8, r0
 801bda0:	d316      	bcc.n	801bdd0 <_strtoul_l.isra.0+0xb0>
 801bda2:	d101      	bne.n	801bda8 <_strtoul_l.isra.0+0x88>
 801bda4:	45a1      	cmp	r9, r4
 801bda6:	db13      	blt.n	801bdd0 <_strtoul_l.isra.0+0xb0>
 801bda8:	fb00 4003 	mla	r0, r0, r3, r4
 801bdac:	2601      	movs	r6, #1
 801bdae:	f815 4b01 	ldrb.w	r4, [r5], #1
 801bdb2:	e7e9      	b.n	801bd88 <_strtoul_l.isra.0+0x68>
 801bdb4:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 801bdb8:	f1bc 0f19 	cmp.w	ip, #25
 801bdbc:	d801      	bhi.n	801bdc2 <_strtoul_l.isra.0+0xa2>
 801bdbe:	3c37      	subs	r4, #55	@ 0x37
 801bdc0:	e7e8      	b.n	801bd94 <_strtoul_l.isra.0+0x74>
 801bdc2:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 801bdc6:	f1bc 0f19 	cmp.w	ip, #25
 801bdca:	d804      	bhi.n	801bdd6 <_strtoul_l.isra.0+0xb6>
 801bdcc:	3c57      	subs	r4, #87	@ 0x57
 801bdce:	e7e1      	b.n	801bd94 <_strtoul_l.isra.0+0x74>
 801bdd0:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 801bdd4:	e7eb      	b.n	801bdae <_strtoul_l.isra.0+0x8e>
 801bdd6:	1c73      	adds	r3, r6, #1
 801bdd8:	d106      	bne.n	801bde8 <_strtoul_l.isra.0+0xc8>
 801bdda:	2322      	movs	r3, #34	@ 0x22
 801bddc:	f8ce 3000 	str.w	r3, [lr]
 801bde0:	4630      	mov	r0, r6
 801bde2:	b932      	cbnz	r2, 801bdf2 <_strtoul_l.isra.0+0xd2>
 801bde4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801bde8:	b107      	cbz	r7, 801bdec <_strtoul_l.isra.0+0xcc>
 801bdea:	4240      	negs	r0, r0
 801bdec:	2a00      	cmp	r2, #0
 801bdee:	d0f9      	beq.n	801bde4 <_strtoul_l.isra.0+0xc4>
 801bdf0:	b106      	cbz	r6, 801bdf4 <_strtoul_l.isra.0+0xd4>
 801bdf2:	1e69      	subs	r1, r5, #1
 801bdf4:	6011      	str	r1, [r2, #0]
 801bdf6:	e7f5      	b.n	801bde4 <_strtoul_l.isra.0+0xc4>
 801bdf8:	0802049f 	.word	0x0802049f

0801bdfc <strtoul>:
 801bdfc:	4613      	mov	r3, r2
 801bdfe:	460a      	mov	r2, r1
 801be00:	4601      	mov	r1, r0
 801be02:	4802      	ldr	r0, [pc, #8]	@ (801be0c <strtoul+0x10>)
 801be04:	6800      	ldr	r0, [r0, #0]
 801be06:	f7ff bf8b 	b.w	801bd20 <_strtoul_l.isra.0>
 801be0a:	bf00      	nop
 801be0c:	20002e40 	.word	0x20002e40

0801be10 <std>:
 801be10:	2300      	movs	r3, #0
 801be12:	b510      	push	{r4, lr}
 801be14:	4604      	mov	r4, r0
 801be16:	e9c0 3300 	strd	r3, r3, [r0]
 801be1a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801be1e:	6083      	str	r3, [r0, #8]
 801be20:	8181      	strh	r1, [r0, #12]
 801be22:	6643      	str	r3, [r0, #100]	@ 0x64
 801be24:	81c2      	strh	r2, [r0, #14]
 801be26:	6183      	str	r3, [r0, #24]
 801be28:	4619      	mov	r1, r3
 801be2a:	2208      	movs	r2, #8
 801be2c:	305c      	adds	r0, #92	@ 0x5c
 801be2e:	f000 faef 	bl	801c410 <memset>
 801be32:	4b0d      	ldr	r3, [pc, #52]	@ (801be68 <std+0x58>)
 801be34:	6263      	str	r3, [r4, #36]	@ 0x24
 801be36:	4b0d      	ldr	r3, [pc, #52]	@ (801be6c <std+0x5c>)
 801be38:	62a3      	str	r3, [r4, #40]	@ 0x28
 801be3a:	4b0d      	ldr	r3, [pc, #52]	@ (801be70 <std+0x60>)
 801be3c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801be3e:	4b0d      	ldr	r3, [pc, #52]	@ (801be74 <std+0x64>)
 801be40:	6323      	str	r3, [r4, #48]	@ 0x30
 801be42:	4b0d      	ldr	r3, [pc, #52]	@ (801be78 <std+0x68>)
 801be44:	6224      	str	r4, [r4, #32]
 801be46:	429c      	cmp	r4, r3
 801be48:	d006      	beq.n	801be58 <std+0x48>
 801be4a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801be4e:	4294      	cmp	r4, r2
 801be50:	d002      	beq.n	801be58 <std+0x48>
 801be52:	33d0      	adds	r3, #208	@ 0xd0
 801be54:	429c      	cmp	r4, r3
 801be56:	d105      	bne.n	801be64 <std+0x54>
 801be58:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801be5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801be60:	f000 bc04 	b.w	801c66c <__retarget_lock_init_recursive>
 801be64:	bd10      	pop	{r4, pc}
 801be66:	bf00      	nop
 801be68:	0801c195 	.word	0x0801c195
 801be6c:	0801c1b7 	.word	0x0801c1b7
 801be70:	0801c1ef 	.word	0x0801c1ef
 801be74:	0801c213 	.word	0x0801c213
 801be78:	20011694 	.word	0x20011694

0801be7c <stdio_exit_handler>:
 801be7c:	4a02      	ldr	r2, [pc, #8]	@ (801be88 <stdio_exit_handler+0xc>)
 801be7e:	4903      	ldr	r1, [pc, #12]	@ (801be8c <stdio_exit_handler+0x10>)
 801be80:	4803      	ldr	r0, [pc, #12]	@ (801be90 <stdio_exit_handler+0x14>)
 801be82:	f000 b869 	b.w	801bf58 <_fwalk_sglue>
 801be86:	bf00      	nop
 801be88:	20002e34 	.word	0x20002e34
 801be8c:	0801d0ed 	.word	0x0801d0ed
 801be90:	20002e44 	.word	0x20002e44

0801be94 <cleanup_stdio>:
 801be94:	6841      	ldr	r1, [r0, #4]
 801be96:	4b0c      	ldr	r3, [pc, #48]	@ (801bec8 <cleanup_stdio+0x34>)
 801be98:	4299      	cmp	r1, r3
 801be9a:	b510      	push	{r4, lr}
 801be9c:	4604      	mov	r4, r0
 801be9e:	d001      	beq.n	801bea4 <cleanup_stdio+0x10>
 801bea0:	f001 f924 	bl	801d0ec <_fflush_r>
 801bea4:	68a1      	ldr	r1, [r4, #8]
 801bea6:	4b09      	ldr	r3, [pc, #36]	@ (801becc <cleanup_stdio+0x38>)
 801bea8:	4299      	cmp	r1, r3
 801beaa:	d002      	beq.n	801beb2 <cleanup_stdio+0x1e>
 801beac:	4620      	mov	r0, r4
 801beae:	f001 f91d 	bl	801d0ec <_fflush_r>
 801beb2:	68e1      	ldr	r1, [r4, #12]
 801beb4:	4b06      	ldr	r3, [pc, #24]	@ (801bed0 <cleanup_stdio+0x3c>)
 801beb6:	4299      	cmp	r1, r3
 801beb8:	d004      	beq.n	801bec4 <cleanup_stdio+0x30>
 801beba:	4620      	mov	r0, r4
 801bebc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801bec0:	f001 b914 	b.w	801d0ec <_fflush_r>
 801bec4:	bd10      	pop	{r4, pc}
 801bec6:	bf00      	nop
 801bec8:	20011694 	.word	0x20011694
 801becc:	200116fc 	.word	0x200116fc
 801bed0:	20011764 	.word	0x20011764

0801bed4 <global_stdio_init.part.0>:
 801bed4:	b510      	push	{r4, lr}
 801bed6:	4b0b      	ldr	r3, [pc, #44]	@ (801bf04 <global_stdio_init.part.0+0x30>)
 801bed8:	4c0b      	ldr	r4, [pc, #44]	@ (801bf08 <global_stdio_init.part.0+0x34>)
 801beda:	4a0c      	ldr	r2, [pc, #48]	@ (801bf0c <global_stdio_init.part.0+0x38>)
 801bedc:	601a      	str	r2, [r3, #0]
 801bede:	4620      	mov	r0, r4
 801bee0:	2200      	movs	r2, #0
 801bee2:	2104      	movs	r1, #4
 801bee4:	f7ff ff94 	bl	801be10 <std>
 801bee8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801beec:	2201      	movs	r2, #1
 801beee:	2109      	movs	r1, #9
 801bef0:	f7ff ff8e 	bl	801be10 <std>
 801bef4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801bef8:	2202      	movs	r2, #2
 801befa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801befe:	2112      	movs	r1, #18
 801bf00:	f7ff bf86 	b.w	801be10 <std>
 801bf04:	200117cc 	.word	0x200117cc
 801bf08:	20011694 	.word	0x20011694
 801bf0c:	0801be7d 	.word	0x0801be7d

0801bf10 <__sfp_lock_acquire>:
 801bf10:	4801      	ldr	r0, [pc, #4]	@ (801bf18 <__sfp_lock_acquire+0x8>)
 801bf12:	f000 bbac 	b.w	801c66e <__retarget_lock_acquire_recursive>
 801bf16:	bf00      	nop
 801bf18:	200117d6 	.word	0x200117d6

0801bf1c <__sfp_lock_release>:
 801bf1c:	4801      	ldr	r0, [pc, #4]	@ (801bf24 <__sfp_lock_release+0x8>)
 801bf1e:	f000 bba7 	b.w	801c670 <__retarget_lock_release_recursive>
 801bf22:	bf00      	nop
 801bf24:	200117d6 	.word	0x200117d6

0801bf28 <__sinit>:
 801bf28:	b510      	push	{r4, lr}
 801bf2a:	4604      	mov	r4, r0
 801bf2c:	f7ff fff0 	bl	801bf10 <__sfp_lock_acquire>
 801bf30:	6a23      	ldr	r3, [r4, #32]
 801bf32:	b11b      	cbz	r3, 801bf3c <__sinit+0x14>
 801bf34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801bf38:	f7ff bff0 	b.w	801bf1c <__sfp_lock_release>
 801bf3c:	4b04      	ldr	r3, [pc, #16]	@ (801bf50 <__sinit+0x28>)
 801bf3e:	6223      	str	r3, [r4, #32]
 801bf40:	4b04      	ldr	r3, [pc, #16]	@ (801bf54 <__sinit+0x2c>)
 801bf42:	681b      	ldr	r3, [r3, #0]
 801bf44:	2b00      	cmp	r3, #0
 801bf46:	d1f5      	bne.n	801bf34 <__sinit+0xc>
 801bf48:	f7ff ffc4 	bl	801bed4 <global_stdio_init.part.0>
 801bf4c:	e7f2      	b.n	801bf34 <__sinit+0xc>
 801bf4e:	bf00      	nop
 801bf50:	0801be95 	.word	0x0801be95
 801bf54:	200117cc 	.word	0x200117cc

0801bf58 <_fwalk_sglue>:
 801bf58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801bf5c:	4607      	mov	r7, r0
 801bf5e:	4688      	mov	r8, r1
 801bf60:	4614      	mov	r4, r2
 801bf62:	2600      	movs	r6, #0
 801bf64:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801bf68:	f1b9 0901 	subs.w	r9, r9, #1
 801bf6c:	d505      	bpl.n	801bf7a <_fwalk_sglue+0x22>
 801bf6e:	6824      	ldr	r4, [r4, #0]
 801bf70:	2c00      	cmp	r4, #0
 801bf72:	d1f7      	bne.n	801bf64 <_fwalk_sglue+0xc>
 801bf74:	4630      	mov	r0, r6
 801bf76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801bf7a:	89ab      	ldrh	r3, [r5, #12]
 801bf7c:	2b01      	cmp	r3, #1
 801bf7e:	d907      	bls.n	801bf90 <_fwalk_sglue+0x38>
 801bf80:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801bf84:	3301      	adds	r3, #1
 801bf86:	d003      	beq.n	801bf90 <_fwalk_sglue+0x38>
 801bf88:	4629      	mov	r1, r5
 801bf8a:	4638      	mov	r0, r7
 801bf8c:	47c0      	blx	r8
 801bf8e:	4306      	orrs	r6, r0
 801bf90:	3568      	adds	r5, #104	@ 0x68
 801bf92:	e7e9      	b.n	801bf68 <_fwalk_sglue+0x10>

0801bf94 <_fwrite_r>:
 801bf94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801bf98:	9c08      	ldr	r4, [sp, #32]
 801bf9a:	468a      	mov	sl, r1
 801bf9c:	4690      	mov	r8, r2
 801bf9e:	fb02 f903 	mul.w	r9, r2, r3
 801bfa2:	4606      	mov	r6, r0
 801bfa4:	b118      	cbz	r0, 801bfae <_fwrite_r+0x1a>
 801bfa6:	6a03      	ldr	r3, [r0, #32]
 801bfa8:	b90b      	cbnz	r3, 801bfae <_fwrite_r+0x1a>
 801bfaa:	f7ff ffbd 	bl	801bf28 <__sinit>
 801bfae:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801bfb0:	07dd      	lsls	r5, r3, #31
 801bfb2:	d405      	bmi.n	801bfc0 <_fwrite_r+0x2c>
 801bfb4:	89a3      	ldrh	r3, [r4, #12]
 801bfb6:	0598      	lsls	r0, r3, #22
 801bfb8:	d402      	bmi.n	801bfc0 <_fwrite_r+0x2c>
 801bfba:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801bfbc:	f000 fb57 	bl	801c66e <__retarget_lock_acquire_recursive>
 801bfc0:	89a3      	ldrh	r3, [r4, #12]
 801bfc2:	0719      	lsls	r1, r3, #28
 801bfc4:	d516      	bpl.n	801bff4 <_fwrite_r+0x60>
 801bfc6:	6923      	ldr	r3, [r4, #16]
 801bfc8:	b1a3      	cbz	r3, 801bff4 <_fwrite_r+0x60>
 801bfca:	2500      	movs	r5, #0
 801bfcc:	454d      	cmp	r5, r9
 801bfce:	d01f      	beq.n	801c010 <_fwrite_r+0x7c>
 801bfd0:	68a7      	ldr	r7, [r4, #8]
 801bfd2:	f81a 1005 	ldrb.w	r1, [sl, r5]
 801bfd6:	3f01      	subs	r7, #1
 801bfd8:	2f00      	cmp	r7, #0
 801bfda:	60a7      	str	r7, [r4, #8]
 801bfdc:	da04      	bge.n	801bfe8 <_fwrite_r+0x54>
 801bfde:	69a3      	ldr	r3, [r4, #24]
 801bfe0:	429f      	cmp	r7, r3
 801bfe2:	db0f      	blt.n	801c004 <_fwrite_r+0x70>
 801bfe4:	290a      	cmp	r1, #10
 801bfe6:	d00d      	beq.n	801c004 <_fwrite_r+0x70>
 801bfe8:	6823      	ldr	r3, [r4, #0]
 801bfea:	1c5a      	adds	r2, r3, #1
 801bfec:	6022      	str	r2, [r4, #0]
 801bfee:	7019      	strb	r1, [r3, #0]
 801bff0:	3501      	adds	r5, #1
 801bff2:	e7eb      	b.n	801bfcc <_fwrite_r+0x38>
 801bff4:	4621      	mov	r1, r4
 801bff6:	4630      	mov	r0, r6
 801bff8:	f000 f98a 	bl	801c310 <__swsetup_r>
 801bffc:	2800      	cmp	r0, #0
 801bffe:	d0e4      	beq.n	801bfca <_fwrite_r+0x36>
 801c000:	2500      	movs	r5, #0
 801c002:	e005      	b.n	801c010 <_fwrite_r+0x7c>
 801c004:	4622      	mov	r2, r4
 801c006:	4630      	mov	r0, r6
 801c008:	f000 f944 	bl	801c294 <__swbuf_r>
 801c00c:	3001      	adds	r0, #1
 801c00e:	d1ef      	bne.n	801bff0 <_fwrite_r+0x5c>
 801c010:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801c012:	07da      	lsls	r2, r3, #31
 801c014:	d405      	bmi.n	801c022 <_fwrite_r+0x8e>
 801c016:	89a3      	ldrh	r3, [r4, #12]
 801c018:	059b      	lsls	r3, r3, #22
 801c01a:	d402      	bmi.n	801c022 <_fwrite_r+0x8e>
 801c01c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801c01e:	f000 fb27 	bl	801c670 <__retarget_lock_release_recursive>
 801c022:	fbb5 f0f8 	udiv	r0, r5, r8
 801c026:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

0801c02c <fwrite>:
 801c02c:	b507      	push	{r0, r1, r2, lr}
 801c02e:	9300      	str	r3, [sp, #0]
 801c030:	4613      	mov	r3, r2
 801c032:	460a      	mov	r2, r1
 801c034:	4601      	mov	r1, r0
 801c036:	4803      	ldr	r0, [pc, #12]	@ (801c044 <fwrite+0x18>)
 801c038:	6800      	ldr	r0, [r0, #0]
 801c03a:	f7ff ffab 	bl	801bf94 <_fwrite_r>
 801c03e:	b003      	add	sp, #12
 801c040:	f85d fb04 	ldr.w	pc, [sp], #4
 801c044:	20002e40 	.word	0x20002e40

0801c048 <iprintf>:
 801c048:	b40f      	push	{r0, r1, r2, r3}
 801c04a:	b507      	push	{r0, r1, r2, lr}
 801c04c:	4906      	ldr	r1, [pc, #24]	@ (801c068 <iprintf+0x20>)
 801c04e:	ab04      	add	r3, sp, #16
 801c050:	6808      	ldr	r0, [r1, #0]
 801c052:	f853 2b04 	ldr.w	r2, [r3], #4
 801c056:	6881      	ldr	r1, [r0, #8]
 801c058:	9301      	str	r3, [sp, #4]
 801c05a:	f000 fd1f 	bl	801ca9c <_vfiprintf_r>
 801c05e:	b003      	add	sp, #12
 801c060:	f85d eb04 	ldr.w	lr, [sp], #4
 801c064:	b004      	add	sp, #16
 801c066:	4770      	bx	lr
 801c068:	20002e40 	.word	0x20002e40

0801c06c <_puts_r>:
 801c06c:	6a03      	ldr	r3, [r0, #32]
 801c06e:	b570      	push	{r4, r5, r6, lr}
 801c070:	6884      	ldr	r4, [r0, #8]
 801c072:	4605      	mov	r5, r0
 801c074:	460e      	mov	r6, r1
 801c076:	b90b      	cbnz	r3, 801c07c <_puts_r+0x10>
 801c078:	f7ff ff56 	bl	801bf28 <__sinit>
 801c07c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801c07e:	07db      	lsls	r3, r3, #31
 801c080:	d405      	bmi.n	801c08e <_puts_r+0x22>
 801c082:	89a3      	ldrh	r3, [r4, #12]
 801c084:	0598      	lsls	r0, r3, #22
 801c086:	d402      	bmi.n	801c08e <_puts_r+0x22>
 801c088:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801c08a:	f000 faf0 	bl	801c66e <__retarget_lock_acquire_recursive>
 801c08e:	89a3      	ldrh	r3, [r4, #12]
 801c090:	0719      	lsls	r1, r3, #28
 801c092:	d502      	bpl.n	801c09a <_puts_r+0x2e>
 801c094:	6923      	ldr	r3, [r4, #16]
 801c096:	2b00      	cmp	r3, #0
 801c098:	d135      	bne.n	801c106 <_puts_r+0x9a>
 801c09a:	4621      	mov	r1, r4
 801c09c:	4628      	mov	r0, r5
 801c09e:	f000 f937 	bl	801c310 <__swsetup_r>
 801c0a2:	b380      	cbz	r0, 801c106 <_puts_r+0x9a>
 801c0a4:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 801c0a8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801c0aa:	07da      	lsls	r2, r3, #31
 801c0ac:	d405      	bmi.n	801c0ba <_puts_r+0x4e>
 801c0ae:	89a3      	ldrh	r3, [r4, #12]
 801c0b0:	059b      	lsls	r3, r3, #22
 801c0b2:	d402      	bmi.n	801c0ba <_puts_r+0x4e>
 801c0b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801c0b6:	f000 fadb 	bl	801c670 <__retarget_lock_release_recursive>
 801c0ba:	4628      	mov	r0, r5
 801c0bc:	bd70      	pop	{r4, r5, r6, pc}
 801c0be:	2b00      	cmp	r3, #0
 801c0c0:	da04      	bge.n	801c0cc <_puts_r+0x60>
 801c0c2:	69a2      	ldr	r2, [r4, #24]
 801c0c4:	429a      	cmp	r2, r3
 801c0c6:	dc17      	bgt.n	801c0f8 <_puts_r+0x8c>
 801c0c8:	290a      	cmp	r1, #10
 801c0ca:	d015      	beq.n	801c0f8 <_puts_r+0x8c>
 801c0cc:	6823      	ldr	r3, [r4, #0]
 801c0ce:	1c5a      	adds	r2, r3, #1
 801c0d0:	6022      	str	r2, [r4, #0]
 801c0d2:	7019      	strb	r1, [r3, #0]
 801c0d4:	68a3      	ldr	r3, [r4, #8]
 801c0d6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801c0da:	3b01      	subs	r3, #1
 801c0dc:	60a3      	str	r3, [r4, #8]
 801c0de:	2900      	cmp	r1, #0
 801c0e0:	d1ed      	bne.n	801c0be <_puts_r+0x52>
 801c0e2:	2b00      	cmp	r3, #0
 801c0e4:	da11      	bge.n	801c10a <_puts_r+0x9e>
 801c0e6:	4622      	mov	r2, r4
 801c0e8:	210a      	movs	r1, #10
 801c0ea:	4628      	mov	r0, r5
 801c0ec:	f000 f8d2 	bl	801c294 <__swbuf_r>
 801c0f0:	3001      	adds	r0, #1
 801c0f2:	d0d7      	beq.n	801c0a4 <_puts_r+0x38>
 801c0f4:	250a      	movs	r5, #10
 801c0f6:	e7d7      	b.n	801c0a8 <_puts_r+0x3c>
 801c0f8:	4622      	mov	r2, r4
 801c0fa:	4628      	mov	r0, r5
 801c0fc:	f000 f8ca 	bl	801c294 <__swbuf_r>
 801c100:	3001      	adds	r0, #1
 801c102:	d1e7      	bne.n	801c0d4 <_puts_r+0x68>
 801c104:	e7ce      	b.n	801c0a4 <_puts_r+0x38>
 801c106:	3e01      	subs	r6, #1
 801c108:	e7e4      	b.n	801c0d4 <_puts_r+0x68>
 801c10a:	6823      	ldr	r3, [r4, #0]
 801c10c:	1c5a      	adds	r2, r3, #1
 801c10e:	6022      	str	r2, [r4, #0]
 801c110:	220a      	movs	r2, #10
 801c112:	701a      	strb	r2, [r3, #0]
 801c114:	e7ee      	b.n	801c0f4 <_puts_r+0x88>
	...

0801c118 <puts>:
 801c118:	4b02      	ldr	r3, [pc, #8]	@ (801c124 <puts+0xc>)
 801c11a:	4601      	mov	r1, r0
 801c11c:	6818      	ldr	r0, [r3, #0]
 801c11e:	f7ff bfa5 	b.w	801c06c <_puts_r>
 801c122:	bf00      	nop
 801c124:	20002e40 	.word	0x20002e40

0801c128 <sniprintf>:
 801c128:	b40c      	push	{r2, r3}
 801c12a:	b530      	push	{r4, r5, lr}
 801c12c:	4b18      	ldr	r3, [pc, #96]	@ (801c190 <sniprintf+0x68>)
 801c12e:	1e0c      	subs	r4, r1, #0
 801c130:	681d      	ldr	r5, [r3, #0]
 801c132:	b09d      	sub	sp, #116	@ 0x74
 801c134:	da08      	bge.n	801c148 <sniprintf+0x20>
 801c136:	238b      	movs	r3, #139	@ 0x8b
 801c138:	602b      	str	r3, [r5, #0]
 801c13a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801c13e:	b01d      	add	sp, #116	@ 0x74
 801c140:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801c144:	b002      	add	sp, #8
 801c146:	4770      	bx	lr
 801c148:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801c14c:	f8ad 3014 	strh.w	r3, [sp, #20]
 801c150:	f04f 0300 	mov.w	r3, #0
 801c154:	931b      	str	r3, [sp, #108]	@ 0x6c
 801c156:	bf14      	ite	ne
 801c158:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 801c15c:	4623      	moveq	r3, r4
 801c15e:	9304      	str	r3, [sp, #16]
 801c160:	9307      	str	r3, [sp, #28]
 801c162:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801c166:	9002      	str	r0, [sp, #8]
 801c168:	9006      	str	r0, [sp, #24]
 801c16a:	f8ad 3016 	strh.w	r3, [sp, #22]
 801c16e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801c170:	ab21      	add	r3, sp, #132	@ 0x84
 801c172:	a902      	add	r1, sp, #8
 801c174:	4628      	mov	r0, r5
 801c176:	9301      	str	r3, [sp, #4]
 801c178:	f000 fb6a 	bl	801c850 <_svfiprintf_r>
 801c17c:	1c43      	adds	r3, r0, #1
 801c17e:	bfbc      	itt	lt
 801c180:	238b      	movlt	r3, #139	@ 0x8b
 801c182:	602b      	strlt	r3, [r5, #0]
 801c184:	2c00      	cmp	r4, #0
 801c186:	d0da      	beq.n	801c13e <sniprintf+0x16>
 801c188:	9b02      	ldr	r3, [sp, #8]
 801c18a:	2200      	movs	r2, #0
 801c18c:	701a      	strb	r2, [r3, #0]
 801c18e:	e7d6      	b.n	801c13e <sniprintf+0x16>
 801c190:	20002e40 	.word	0x20002e40

0801c194 <__sread>:
 801c194:	b510      	push	{r4, lr}
 801c196:	460c      	mov	r4, r1
 801c198:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c19c:	f000 fa08 	bl	801c5b0 <_read_r>
 801c1a0:	2800      	cmp	r0, #0
 801c1a2:	bfab      	itete	ge
 801c1a4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801c1a6:	89a3      	ldrhlt	r3, [r4, #12]
 801c1a8:	181b      	addge	r3, r3, r0
 801c1aa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801c1ae:	bfac      	ite	ge
 801c1b0:	6563      	strge	r3, [r4, #84]	@ 0x54
 801c1b2:	81a3      	strhlt	r3, [r4, #12]
 801c1b4:	bd10      	pop	{r4, pc}

0801c1b6 <__swrite>:
 801c1b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c1ba:	461f      	mov	r7, r3
 801c1bc:	898b      	ldrh	r3, [r1, #12]
 801c1be:	05db      	lsls	r3, r3, #23
 801c1c0:	4605      	mov	r5, r0
 801c1c2:	460c      	mov	r4, r1
 801c1c4:	4616      	mov	r6, r2
 801c1c6:	d505      	bpl.n	801c1d4 <__swrite+0x1e>
 801c1c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c1cc:	2302      	movs	r3, #2
 801c1ce:	2200      	movs	r2, #0
 801c1d0:	f000 f9dc 	bl	801c58c <_lseek_r>
 801c1d4:	89a3      	ldrh	r3, [r4, #12]
 801c1d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801c1da:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801c1de:	81a3      	strh	r3, [r4, #12]
 801c1e0:	4632      	mov	r2, r6
 801c1e2:	463b      	mov	r3, r7
 801c1e4:	4628      	mov	r0, r5
 801c1e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801c1ea:	f000 ba03 	b.w	801c5f4 <_write_r>

0801c1ee <__sseek>:
 801c1ee:	b510      	push	{r4, lr}
 801c1f0:	460c      	mov	r4, r1
 801c1f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c1f6:	f000 f9c9 	bl	801c58c <_lseek_r>
 801c1fa:	1c43      	adds	r3, r0, #1
 801c1fc:	89a3      	ldrh	r3, [r4, #12]
 801c1fe:	bf15      	itete	ne
 801c200:	6560      	strne	r0, [r4, #84]	@ 0x54
 801c202:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801c206:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801c20a:	81a3      	strheq	r3, [r4, #12]
 801c20c:	bf18      	it	ne
 801c20e:	81a3      	strhne	r3, [r4, #12]
 801c210:	bd10      	pop	{r4, pc}

0801c212 <__sclose>:
 801c212:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c216:	f000 b94b 	b.w	801c4b0 <_close_r>

0801c21a <_vsniprintf_r>:
 801c21a:	b530      	push	{r4, r5, lr}
 801c21c:	4614      	mov	r4, r2
 801c21e:	2c00      	cmp	r4, #0
 801c220:	b09b      	sub	sp, #108	@ 0x6c
 801c222:	4605      	mov	r5, r0
 801c224:	461a      	mov	r2, r3
 801c226:	da05      	bge.n	801c234 <_vsniprintf_r+0x1a>
 801c228:	238b      	movs	r3, #139	@ 0x8b
 801c22a:	6003      	str	r3, [r0, #0]
 801c22c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801c230:	b01b      	add	sp, #108	@ 0x6c
 801c232:	bd30      	pop	{r4, r5, pc}
 801c234:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801c238:	f8ad 300c 	strh.w	r3, [sp, #12]
 801c23c:	f04f 0300 	mov.w	r3, #0
 801c240:	9319      	str	r3, [sp, #100]	@ 0x64
 801c242:	bf14      	ite	ne
 801c244:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 801c248:	4623      	moveq	r3, r4
 801c24a:	9302      	str	r3, [sp, #8]
 801c24c:	9305      	str	r3, [sp, #20]
 801c24e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801c252:	9100      	str	r1, [sp, #0]
 801c254:	9104      	str	r1, [sp, #16]
 801c256:	f8ad 300e 	strh.w	r3, [sp, #14]
 801c25a:	4669      	mov	r1, sp
 801c25c:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 801c25e:	f000 faf7 	bl	801c850 <_svfiprintf_r>
 801c262:	1c43      	adds	r3, r0, #1
 801c264:	bfbc      	itt	lt
 801c266:	238b      	movlt	r3, #139	@ 0x8b
 801c268:	602b      	strlt	r3, [r5, #0]
 801c26a:	2c00      	cmp	r4, #0
 801c26c:	d0e0      	beq.n	801c230 <_vsniprintf_r+0x16>
 801c26e:	9b00      	ldr	r3, [sp, #0]
 801c270:	2200      	movs	r2, #0
 801c272:	701a      	strb	r2, [r3, #0]
 801c274:	e7dc      	b.n	801c230 <_vsniprintf_r+0x16>
	...

0801c278 <vsniprintf>:
 801c278:	b507      	push	{r0, r1, r2, lr}
 801c27a:	9300      	str	r3, [sp, #0]
 801c27c:	4613      	mov	r3, r2
 801c27e:	460a      	mov	r2, r1
 801c280:	4601      	mov	r1, r0
 801c282:	4803      	ldr	r0, [pc, #12]	@ (801c290 <vsniprintf+0x18>)
 801c284:	6800      	ldr	r0, [r0, #0]
 801c286:	f7ff ffc8 	bl	801c21a <_vsniprintf_r>
 801c28a:	b003      	add	sp, #12
 801c28c:	f85d fb04 	ldr.w	pc, [sp], #4
 801c290:	20002e40 	.word	0x20002e40

0801c294 <__swbuf_r>:
 801c294:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c296:	460e      	mov	r6, r1
 801c298:	4614      	mov	r4, r2
 801c29a:	4605      	mov	r5, r0
 801c29c:	b118      	cbz	r0, 801c2a6 <__swbuf_r+0x12>
 801c29e:	6a03      	ldr	r3, [r0, #32]
 801c2a0:	b90b      	cbnz	r3, 801c2a6 <__swbuf_r+0x12>
 801c2a2:	f7ff fe41 	bl	801bf28 <__sinit>
 801c2a6:	69a3      	ldr	r3, [r4, #24]
 801c2a8:	60a3      	str	r3, [r4, #8]
 801c2aa:	89a3      	ldrh	r3, [r4, #12]
 801c2ac:	071a      	lsls	r2, r3, #28
 801c2ae:	d501      	bpl.n	801c2b4 <__swbuf_r+0x20>
 801c2b0:	6923      	ldr	r3, [r4, #16]
 801c2b2:	b943      	cbnz	r3, 801c2c6 <__swbuf_r+0x32>
 801c2b4:	4621      	mov	r1, r4
 801c2b6:	4628      	mov	r0, r5
 801c2b8:	f000 f82a 	bl	801c310 <__swsetup_r>
 801c2bc:	b118      	cbz	r0, 801c2c6 <__swbuf_r+0x32>
 801c2be:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 801c2c2:	4638      	mov	r0, r7
 801c2c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801c2c6:	6823      	ldr	r3, [r4, #0]
 801c2c8:	6922      	ldr	r2, [r4, #16]
 801c2ca:	1a98      	subs	r0, r3, r2
 801c2cc:	6963      	ldr	r3, [r4, #20]
 801c2ce:	b2f6      	uxtb	r6, r6
 801c2d0:	4283      	cmp	r3, r0
 801c2d2:	4637      	mov	r7, r6
 801c2d4:	dc05      	bgt.n	801c2e2 <__swbuf_r+0x4e>
 801c2d6:	4621      	mov	r1, r4
 801c2d8:	4628      	mov	r0, r5
 801c2da:	f000 ff07 	bl	801d0ec <_fflush_r>
 801c2de:	2800      	cmp	r0, #0
 801c2e0:	d1ed      	bne.n	801c2be <__swbuf_r+0x2a>
 801c2e2:	68a3      	ldr	r3, [r4, #8]
 801c2e4:	3b01      	subs	r3, #1
 801c2e6:	60a3      	str	r3, [r4, #8]
 801c2e8:	6823      	ldr	r3, [r4, #0]
 801c2ea:	1c5a      	adds	r2, r3, #1
 801c2ec:	6022      	str	r2, [r4, #0]
 801c2ee:	701e      	strb	r6, [r3, #0]
 801c2f0:	6962      	ldr	r2, [r4, #20]
 801c2f2:	1c43      	adds	r3, r0, #1
 801c2f4:	429a      	cmp	r2, r3
 801c2f6:	d004      	beq.n	801c302 <__swbuf_r+0x6e>
 801c2f8:	89a3      	ldrh	r3, [r4, #12]
 801c2fa:	07db      	lsls	r3, r3, #31
 801c2fc:	d5e1      	bpl.n	801c2c2 <__swbuf_r+0x2e>
 801c2fe:	2e0a      	cmp	r6, #10
 801c300:	d1df      	bne.n	801c2c2 <__swbuf_r+0x2e>
 801c302:	4621      	mov	r1, r4
 801c304:	4628      	mov	r0, r5
 801c306:	f000 fef1 	bl	801d0ec <_fflush_r>
 801c30a:	2800      	cmp	r0, #0
 801c30c:	d0d9      	beq.n	801c2c2 <__swbuf_r+0x2e>
 801c30e:	e7d6      	b.n	801c2be <__swbuf_r+0x2a>

0801c310 <__swsetup_r>:
 801c310:	b538      	push	{r3, r4, r5, lr}
 801c312:	4b29      	ldr	r3, [pc, #164]	@ (801c3b8 <__swsetup_r+0xa8>)
 801c314:	4605      	mov	r5, r0
 801c316:	6818      	ldr	r0, [r3, #0]
 801c318:	460c      	mov	r4, r1
 801c31a:	b118      	cbz	r0, 801c324 <__swsetup_r+0x14>
 801c31c:	6a03      	ldr	r3, [r0, #32]
 801c31e:	b90b      	cbnz	r3, 801c324 <__swsetup_r+0x14>
 801c320:	f7ff fe02 	bl	801bf28 <__sinit>
 801c324:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c328:	0719      	lsls	r1, r3, #28
 801c32a:	d422      	bmi.n	801c372 <__swsetup_r+0x62>
 801c32c:	06da      	lsls	r2, r3, #27
 801c32e:	d407      	bmi.n	801c340 <__swsetup_r+0x30>
 801c330:	2209      	movs	r2, #9
 801c332:	602a      	str	r2, [r5, #0]
 801c334:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801c338:	81a3      	strh	r3, [r4, #12]
 801c33a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801c33e:	e033      	b.n	801c3a8 <__swsetup_r+0x98>
 801c340:	0758      	lsls	r0, r3, #29
 801c342:	d512      	bpl.n	801c36a <__swsetup_r+0x5a>
 801c344:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801c346:	b141      	cbz	r1, 801c35a <__swsetup_r+0x4a>
 801c348:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801c34c:	4299      	cmp	r1, r3
 801c34e:	d002      	beq.n	801c356 <__swsetup_r+0x46>
 801c350:	4628      	mov	r0, r5
 801c352:	f000 f9cf 	bl	801c6f4 <_free_r>
 801c356:	2300      	movs	r3, #0
 801c358:	6363      	str	r3, [r4, #52]	@ 0x34
 801c35a:	89a3      	ldrh	r3, [r4, #12]
 801c35c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801c360:	81a3      	strh	r3, [r4, #12]
 801c362:	2300      	movs	r3, #0
 801c364:	6063      	str	r3, [r4, #4]
 801c366:	6923      	ldr	r3, [r4, #16]
 801c368:	6023      	str	r3, [r4, #0]
 801c36a:	89a3      	ldrh	r3, [r4, #12]
 801c36c:	f043 0308 	orr.w	r3, r3, #8
 801c370:	81a3      	strh	r3, [r4, #12]
 801c372:	6923      	ldr	r3, [r4, #16]
 801c374:	b94b      	cbnz	r3, 801c38a <__swsetup_r+0x7a>
 801c376:	89a3      	ldrh	r3, [r4, #12]
 801c378:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801c37c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801c380:	d003      	beq.n	801c38a <__swsetup_r+0x7a>
 801c382:	4621      	mov	r1, r4
 801c384:	4628      	mov	r0, r5
 801c386:	f000 ff11 	bl	801d1ac <__smakebuf_r>
 801c38a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c38e:	f013 0201 	ands.w	r2, r3, #1
 801c392:	d00a      	beq.n	801c3aa <__swsetup_r+0x9a>
 801c394:	2200      	movs	r2, #0
 801c396:	60a2      	str	r2, [r4, #8]
 801c398:	6962      	ldr	r2, [r4, #20]
 801c39a:	4252      	negs	r2, r2
 801c39c:	61a2      	str	r2, [r4, #24]
 801c39e:	6922      	ldr	r2, [r4, #16]
 801c3a0:	b942      	cbnz	r2, 801c3b4 <__swsetup_r+0xa4>
 801c3a2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801c3a6:	d1c5      	bne.n	801c334 <__swsetup_r+0x24>
 801c3a8:	bd38      	pop	{r3, r4, r5, pc}
 801c3aa:	0799      	lsls	r1, r3, #30
 801c3ac:	bf58      	it	pl
 801c3ae:	6962      	ldrpl	r2, [r4, #20]
 801c3b0:	60a2      	str	r2, [r4, #8]
 801c3b2:	e7f4      	b.n	801c39e <__swsetup_r+0x8e>
 801c3b4:	2000      	movs	r0, #0
 801c3b6:	e7f7      	b.n	801c3a8 <__swsetup_r+0x98>
 801c3b8:	20002e40 	.word	0x20002e40

0801c3bc <memcmp>:
 801c3bc:	b510      	push	{r4, lr}
 801c3be:	3901      	subs	r1, #1
 801c3c0:	4402      	add	r2, r0
 801c3c2:	4290      	cmp	r0, r2
 801c3c4:	d101      	bne.n	801c3ca <memcmp+0xe>
 801c3c6:	2000      	movs	r0, #0
 801c3c8:	e005      	b.n	801c3d6 <memcmp+0x1a>
 801c3ca:	7803      	ldrb	r3, [r0, #0]
 801c3cc:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801c3d0:	42a3      	cmp	r3, r4
 801c3d2:	d001      	beq.n	801c3d8 <memcmp+0x1c>
 801c3d4:	1b18      	subs	r0, r3, r4
 801c3d6:	bd10      	pop	{r4, pc}
 801c3d8:	3001      	adds	r0, #1
 801c3da:	e7f2      	b.n	801c3c2 <memcmp+0x6>

0801c3dc <memmove>:
 801c3dc:	4288      	cmp	r0, r1
 801c3de:	b510      	push	{r4, lr}
 801c3e0:	eb01 0402 	add.w	r4, r1, r2
 801c3e4:	d902      	bls.n	801c3ec <memmove+0x10>
 801c3e6:	4284      	cmp	r4, r0
 801c3e8:	4623      	mov	r3, r4
 801c3ea:	d807      	bhi.n	801c3fc <memmove+0x20>
 801c3ec:	1e43      	subs	r3, r0, #1
 801c3ee:	42a1      	cmp	r1, r4
 801c3f0:	d008      	beq.n	801c404 <memmove+0x28>
 801c3f2:	f811 2b01 	ldrb.w	r2, [r1], #1
 801c3f6:	f803 2f01 	strb.w	r2, [r3, #1]!
 801c3fa:	e7f8      	b.n	801c3ee <memmove+0x12>
 801c3fc:	4402      	add	r2, r0
 801c3fe:	4601      	mov	r1, r0
 801c400:	428a      	cmp	r2, r1
 801c402:	d100      	bne.n	801c406 <memmove+0x2a>
 801c404:	bd10      	pop	{r4, pc}
 801c406:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801c40a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801c40e:	e7f7      	b.n	801c400 <memmove+0x24>

0801c410 <memset>:
 801c410:	4402      	add	r2, r0
 801c412:	4603      	mov	r3, r0
 801c414:	4293      	cmp	r3, r2
 801c416:	d100      	bne.n	801c41a <memset+0xa>
 801c418:	4770      	bx	lr
 801c41a:	f803 1b01 	strb.w	r1, [r3], #1
 801c41e:	e7f9      	b.n	801c414 <memset+0x4>

0801c420 <strchr>:
 801c420:	b2c9      	uxtb	r1, r1
 801c422:	4603      	mov	r3, r0
 801c424:	4618      	mov	r0, r3
 801c426:	f813 2b01 	ldrb.w	r2, [r3], #1
 801c42a:	b112      	cbz	r2, 801c432 <strchr+0x12>
 801c42c:	428a      	cmp	r2, r1
 801c42e:	d1f9      	bne.n	801c424 <strchr+0x4>
 801c430:	4770      	bx	lr
 801c432:	2900      	cmp	r1, #0
 801c434:	bf18      	it	ne
 801c436:	2000      	movne	r0, #0
 801c438:	4770      	bx	lr

0801c43a <strncmp>:
 801c43a:	b510      	push	{r4, lr}
 801c43c:	b16a      	cbz	r2, 801c45a <strncmp+0x20>
 801c43e:	3901      	subs	r1, #1
 801c440:	1884      	adds	r4, r0, r2
 801c442:	f810 2b01 	ldrb.w	r2, [r0], #1
 801c446:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801c44a:	429a      	cmp	r2, r3
 801c44c:	d103      	bne.n	801c456 <strncmp+0x1c>
 801c44e:	42a0      	cmp	r0, r4
 801c450:	d001      	beq.n	801c456 <strncmp+0x1c>
 801c452:	2a00      	cmp	r2, #0
 801c454:	d1f5      	bne.n	801c442 <strncmp+0x8>
 801c456:	1ad0      	subs	r0, r2, r3
 801c458:	bd10      	pop	{r4, pc}
 801c45a:	4610      	mov	r0, r2
 801c45c:	e7fc      	b.n	801c458 <strncmp+0x1e>

0801c45e <strncpy>:
 801c45e:	b510      	push	{r4, lr}
 801c460:	3901      	subs	r1, #1
 801c462:	4603      	mov	r3, r0
 801c464:	b132      	cbz	r2, 801c474 <strncpy+0x16>
 801c466:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801c46a:	f803 4b01 	strb.w	r4, [r3], #1
 801c46e:	3a01      	subs	r2, #1
 801c470:	2c00      	cmp	r4, #0
 801c472:	d1f7      	bne.n	801c464 <strncpy+0x6>
 801c474:	441a      	add	r2, r3
 801c476:	2100      	movs	r1, #0
 801c478:	4293      	cmp	r3, r2
 801c47a:	d100      	bne.n	801c47e <strncpy+0x20>
 801c47c:	bd10      	pop	{r4, pc}
 801c47e:	f803 1b01 	strb.w	r1, [r3], #1
 801c482:	e7f9      	b.n	801c478 <strncpy+0x1a>

0801c484 <strstr>:
 801c484:	780a      	ldrb	r2, [r1, #0]
 801c486:	b570      	push	{r4, r5, r6, lr}
 801c488:	b96a      	cbnz	r2, 801c4a6 <strstr+0x22>
 801c48a:	bd70      	pop	{r4, r5, r6, pc}
 801c48c:	429a      	cmp	r2, r3
 801c48e:	d109      	bne.n	801c4a4 <strstr+0x20>
 801c490:	460c      	mov	r4, r1
 801c492:	4605      	mov	r5, r0
 801c494:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 801c498:	2b00      	cmp	r3, #0
 801c49a:	d0f6      	beq.n	801c48a <strstr+0x6>
 801c49c:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 801c4a0:	429e      	cmp	r6, r3
 801c4a2:	d0f7      	beq.n	801c494 <strstr+0x10>
 801c4a4:	3001      	adds	r0, #1
 801c4a6:	7803      	ldrb	r3, [r0, #0]
 801c4a8:	2b00      	cmp	r3, #0
 801c4aa:	d1ef      	bne.n	801c48c <strstr+0x8>
 801c4ac:	4618      	mov	r0, r3
 801c4ae:	e7ec      	b.n	801c48a <strstr+0x6>

0801c4b0 <_close_r>:
 801c4b0:	b538      	push	{r3, r4, r5, lr}
 801c4b2:	4d06      	ldr	r5, [pc, #24]	@ (801c4cc <_close_r+0x1c>)
 801c4b4:	2300      	movs	r3, #0
 801c4b6:	4604      	mov	r4, r0
 801c4b8:	4608      	mov	r0, r1
 801c4ba:	602b      	str	r3, [r5, #0]
 801c4bc:	f7e6 fef0 	bl	80032a0 <_close>
 801c4c0:	1c43      	adds	r3, r0, #1
 801c4c2:	d102      	bne.n	801c4ca <_close_r+0x1a>
 801c4c4:	682b      	ldr	r3, [r5, #0]
 801c4c6:	b103      	cbz	r3, 801c4ca <_close_r+0x1a>
 801c4c8:	6023      	str	r3, [r4, #0]
 801c4ca:	bd38      	pop	{r3, r4, r5, pc}
 801c4cc:	200117d0 	.word	0x200117d0

0801c4d0 <_reclaim_reent>:
 801c4d0:	4b2d      	ldr	r3, [pc, #180]	@ (801c588 <_reclaim_reent+0xb8>)
 801c4d2:	681b      	ldr	r3, [r3, #0]
 801c4d4:	4283      	cmp	r3, r0
 801c4d6:	b570      	push	{r4, r5, r6, lr}
 801c4d8:	4604      	mov	r4, r0
 801c4da:	d053      	beq.n	801c584 <_reclaim_reent+0xb4>
 801c4dc:	69c3      	ldr	r3, [r0, #28]
 801c4de:	b31b      	cbz	r3, 801c528 <_reclaim_reent+0x58>
 801c4e0:	68db      	ldr	r3, [r3, #12]
 801c4e2:	b163      	cbz	r3, 801c4fe <_reclaim_reent+0x2e>
 801c4e4:	2500      	movs	r5, #0
 801c4e6:	69e3      	ldr	r3, [r4, #28]
 801c4e8:	68db      	ldr	r3, [r3, #12]
 801c4ea:	5959      	ldr	r1, [r3, r5]
 801c4ec:	b9b1      	cbnz	r1, 801c51c <_reclaim_reent+0x4c>
 801c4ee:	3504      	adds	r5, #4
 801c4f0:	2d80      	cmp	r5, #128	@ 0x80
 801c4f2:	d1f8      	bne.n	801c4e6 <_reclaim_reent+0x16>
 801c4f4:	69e3      	ldr	r3, [r4, #28]
 801c4f6:	4620      	mov	r0, r4
 801c4f8:	68d9      	ldr	r1, [r3, #12]
 801c4fa:	f000 f8fb 	bl	801c6f4 <_free_r>
 801c4fe:	69e3      	ldr	r3, [r4, #28]
 801c500:	6819      	ldr	r1, [r3, #0]
 801c502:	b111      	cbz	r1, 801c50a <_reclaim_reent+0x3a>
 801c504:	4620      	mov	r0, r4
 801c506:	f000 f8f5 	bl	801c6f4 <_free_r>
 801c50a:	69e3      	ldr	r3, [r4, #28]
 801c50c:	689d      	ldr	r5, [r3, #8]
 801c50e:	b15d      	cbz	r5, 801c528 <_reclaim_reent+0x58>
 801c510:	4629      	mov	r1, r5
 801c512:	4620      	mov	r0, r4
 801c514:	682d      	ldr	r5, [r5, #0]
 801c516:	f000 f8ed 	bl	801c6f4 <_free_r>
 801c51a:	e7f8      	b.n	801c50e <_reclaim_reent+0x3e>
 801c51c:	680e      	ldr	r6, [r1, #0]
 801c51e:	4620      	mov	r0, r4
 801c520:	f000 f8e8 	bl	801c6f4 <_free_r>
 801c524:	4631      	mov	r1, r6
 801c526:	e7e1      	b.n	801c4ec <_reclaim_reent+0x1c>
 801c528:	6961      	ldr	r1, [r4, #20]
 801c52a:	b111      	cbz	r1, 801c532 <_reclaim_reent+0x62>
 801c52c:	4620      	mov	r0, r4
 801c52e:	f000 f8e1 	bl	801c6f4 <_free_r>
 801c532:	69e1      	ldr	r1, [r4, #28]
 801c534:	b111      	cbz	r1, 801c53c <_reclaim_reent+0x6c>
 801c536:	4620      	mov	r0, r4
 801c538:	f000 f8dc 	bl	801c6f4 <_free_r>
 801c53c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801c53e:	b111      	cbz	r1, 801c546 <_reclaim_reent+0x76>
 801c540:	4620      	mov	r0, r4
 801c542:	f000 f8d7 	bl	801c6f4 <_free_r>
 801c546:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801c548:	b111      	cbz	r1, 801c550 <_reclaim_reent+0x80>
 801c54a:	4620      	mov	r0, r4
 801c54c:	f000 f8d2 	bl	801c6f4 <_free_r>
 801c550:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801c552:	b111      	cbz	r1, 801c55a <_reclaim_reent+0x8a>
 801c554:	4620      	mov	r0, r4
 801c556:	f000 f8cd 	bl	801c6f4 <_free_r>
 801c55a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 801c55c:	b111      	cbz	r1, 801c564 <_reclaim_reent+0x94>
 801c55e:	4620      	mov	r0, r4
 801c560:	f000 f8c8 	bl	801c6f4 <_free_r>
 801c564:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801c566:	b111      	cbz	r1, 801c56e <_reclaim_reent+0x9e>
 801c568:	4620      	mov	r0, r4
 801c56a:	f000 f8c3 	bl	801c6f4 <_free_r>
 801c56e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801c570:	b111      	cbz	r1, 801c578 <_reclaim_reent+0xa8>
 801c572:	4620      	mov	r0, r4
 801c574:	f000 f8be 	bl	801c6f4 <_free_r>
 801c578:	6a23      	ldr	r3, [r4, #32]
 801c57a:	b11b      	cbz	r3, 801c584 <_reclaim_reent+0xb4>
 801c57c:	4620      	mov	r0, r4
 801c57e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801c582:	4718      	bx	r3
 801c584:	bd70      	pop	{r4, r5, r6, pc}
 801c586:	bf00      	nop
 801c588:	20002e40 	.word	0x20002e40

0801c58c <_lseek_r>:
 801c58c:	b538      	push	{r3, r4, r5, lr}
 801c58e:	4d07      	ldr	r5, [pc, #28]	@ (801c5ac <_lseek_r+0x20>)
 801c590:	4604      	mov	r4, r0
 801c592:	4608      	mov	r0, r1
 801c594:	4611      	mov	r1, r2
 801c596:	2200      	movs	r2, #0
 801c598:	602a      	str	r2, [r5, #0]
 801c59a:	461a      	mov	r2, r3
 801c59c:	f7e6 fea7 	bl	80032ee <_lseek>
 801c5a0:	1c43      	adds	r3, r0, #1
 801c5a2:	d102      	bne.n	801c5aa <_lseek_r+0x1e>
 801c5a4:	682b      	ldr	r3, [r5, #0]
 801c5a6:	b103      	cbz	r3, 801c5aa <_lseek_r+0x1e>
 801c5a8:	6023      	str	r3, [r4, #0]
 801c5aa:	bd38      	pop	{r3, r4, r5, pc}
 801c5ac:	200117d0 	.word	0x200117d0

0801c5b0 <_read_r>:
 801c5b0:	b538      	push	{r3, r4, r5, lr}
 801c5b2:	4d07      	ldr	r5, [pc, #28]	@ (801c5d0 <_read_r+0x20>)
 801c5b4:	4604      	mov	r4, r0
 801c5b6:	4608      	mov	r0, r1
 801c5b8:	4611      	mov	r1, r2
 801c5ba:	2200      	movs	r2, #0
 801c5bc:	602a      	str	r2, [r5, #0]
 801c5be:	461a      	mov	r2, r3
 801c5c0:	f7e6 fe35 	bl	800322e <_read>
 801c5c4:	1c43      	adds	r3, r0, #1
 801c5c6:	d102      	bne.n	801c5ce <_read_r+0x1e>
 801c5c8:	682b      	ldr	r3, [r5, #0]
 801c5ca:	b103      	cbz	r3, 801c5ce <_read_r+0x1e>
 801c5cc:	6023      	str	r3, [r4, #0]
 801c5ce:	bd38      	pop	{r3, r4, r5, pc}
 801c5d0:	200117d0 	.word	0x200117d0

0801c5d4 <_sbrk_r>:
 801c5d4:	b538      	push	{r3, r4, r5, lr}
 801c5d6:	4d06      	ldr	r5, [pc, #24]	@ (801c5f0 <_sbrk_r+0x1c>)
 801c5d8:	2300      	movs	r3, #0
 801c5da:	4604      	mov	r4, r0
 801c5dc:	4608      	mov	r0, r1
 801c5de:	602b      	str	r3, [r5, #0]
 801c5e0:	f7e6 fe92 	bl	8003308 <_sbrk>
 801c5e4:	1c43      	adds	r3, r0, #1
 801c5e6:	d102      	bne.n	801c5ee <_sbrk_r+0x1a>
 801c5e8:	682b      	ldr	r3, [r5, #0]
 801c5ea:	b103      	cbz	r3, 801c5ee <_sbrk_r+0x1a>
 801c5ec:	6023      	str	r3, [r4, #0]
 801c5ee:	bd38      	pop	{r3, r4, r5, pc}
 801c5f0:	200117d0 	.word	0x200117d0

0801c5f4 <_write_r>:
 801c5f4:	b538      	push	{r3, r4, r5, lr}
 801c5f6:	4d07      	ldr	r5, [pc, #28]	@ (801c614 <_write_r+0x20>)
 801c5f8:	4604      	mov	r4, r0
 801c5fa:	4608      	mov	r0, r1
 801c5fc:	4611      	mov	r1, r2
 801c5fe:	2200      	movs	r2, #0
 801c600:	602a      	str	r2, [r5, #0]
 801c602:	461a      	mov	r2, r3
 801c604:	f7e6 fe30 	bl	8003268 <_write>
 801c608:	1c43      	adds	r3, r0, #1
 801c60a:	d102      	bne.n	801c612 <_write_r+0x1e>
 801c60c:	682b      	ldr	r3, [r5, #0]
 801c60e:	b103      	cbz	r3, 801c612 <_write_r+0x1e>
 801c610:	6023      	str	r3, [r4, #0]
 801c612:	bd38      	pop	{r3, r4, r5, pc}
 801c614:	200117d0 	.word	0x200117d0

0801c618 <__errno>:
 801c618:	4b01      	ldr	r3, [pc, #4]	@ (801c620 <__errno+0x8>)
 801c61a:	6818      	ldr	r0, [r3, #0]
 801c61c:	4770      	bx	lr
 801c61e:	bf00      	nop
 801c620:	20002e40 	.word	0x20002e40

0801c624 <__libc_init_array>:
 801c624:	b570      	push	{r4, r5, r6, lr}
 801c626:	4d0d      	ldr	r5, [pc, #52]	@ (801c65c <__libc_init_array+0x38>)
 801c628:	4c0d      	ldr	r4, [pc, #52]	@ (801c660 <__libc_init_array+0x3c>)
 801c62a:	1b64      	subs	r4, r4, r5
 801c62c:	10a4      	asrs	r4, r4, #2
 801c62e:	2600      	movs	r6, #0
 801c630:	42a6      	cmp	r6, r4
 801c632:	d109      	bne.n	801c648 <__libc_init_array+0x24>
 801c634:	4d0b      	ldr	r5, [pc, #44]	@ (801c664 <__libc_init_array+0x40>)
 801c636:	4c0c      	ldr	r4, [pc, #48]	@ (801c668 <__libc_init_array+0x44>)
 801c638:	f002 fa42 	bl	801eac0 <_init>
 801c63c:	1b64      	subs	r4, r4, r5
 801c63e:	10a4      	asrs	r4, r4, #2
 801c640:	2600      	movs	r6, #0
 801c642:	42a6      	cmp	r6, r4
 801c644:	d105      	bne.n	801c652 <__libc_init_array+0x2e>
 801c646:	bd70      	pop	{r4, r5, r6, pc}
 801c648:	f855 3b04 	ldr.w	r3, [r5], #4
 801c64c:	4798      	blx	r3
 801c64e:	3601      	adds	r6, #1
 801c650:	e7ee      	b.n	801c630 <__libc_init_array+0xc>
 801c652:	f855 3b04 	ldr.w	r3, [r5], #4
 801c656:	4798      	blx	r3
 801c658:	3601      	adds	r6, #1
 801c65a:	e7f2      	b.n	801c642 <__libc_init_array+0x1e>
 801c65c:	08020800 	.word	0x08020800
 801c660:	08020800 	.word	0x08020800
 801c664:	08020800 	.word	0x08020800
 801c668:	08020810 	.word	0x08020810

0801c66c <__retarget_lock_init_recursive>:
 801c66c:	4770      	bx	lr

0801c66e <__retarget_lock_acquire_recursive>:
 801c66e:	4770      	bx	lr

0801c670 <__retarget_lock_release_recursive>:
 801c670:	4770      	bx	lr

0801c672 <strcpy>:
 801c672:	4603      	mov	r3, r0
 801c674:	f811 2b01 	ldrb.w	r2, [r1], #1
 801c678:	f803 2b01 	strb.w	r2, [r3], #1
 801c67c:	2a00      	cmp	r2, #0
 801c67e:	d1f9      	bne.n	801c674 <strcpy+0x2>
 801c680:	4770      	bx	lr

0801c682 <memcpy>:
 801c682:	440a      	add	r2, r1
 801c684:	4291      	cmp	r1, r2
 801c686:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 801c68a:	d100      	bne.n	801c68e <memcpy+0xc>
 801c68c:	4770      	bx	lr
 801c68e:	b510      	push	{r4, lr}
 801c690:	f811 4b01 	ldrb.w	r4, [r1], #1
 801c694:	f803 4f01 	strb.w	r4, [r3, #1]!
 801c698:	4291      	cmp	r1, r2
 801c69a:	d1f9      	bne.n	801c690 <memcpy+0xe>
 801c69c:	bd10      	pop	{r4, pc}
	...

0801c6a0 <__assert_func>:
 801c6a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801c6a2:	4614      	mov	r4, r2
 801c6a4:	461a      	mov	r2, r3
 801c6a6:	4b09      	ldr	r3, [pc, #36]	@ (801c6cc <__assert_func+0x2c>)
 801c6a8:	681b      	ldr	r3, [r3, #0]
 801c6aa:	4605      	mov	r5, r0
 801c6ac:	68d8      	ldr	r0, [r3, #12]
 801c6ae:	b14c      	cbz	r4, 801c6c4 <__assert_func+0x24>
 801c6b0:	4b07      	ldr	r3, [pc, #28]	@ (801c6d0 <__assert_func+0x30>)
 801c6b2:	9100      	str	r1, [sp, #0]
 801c6b4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801c6b8:	4906      	ldr	r1, [pc, #24]	@ (801c6d4 <__assert_func+0x34>)
 801c6ba:	462b      	mov	r3, r5
 801c6bc:	f000 fd3e 	bl	801d13c <fiprintf>
 801c6c0:	f000 fdd2 	bl	801d268 <abort>
 801c6c4:	4b04      	ldr	r3, [pc, #16]	@ (801c6d8 <__assert_func+0x38>)
 801c6c6:	461c      	mov	r4, r3
 801c6c8:	e7f3      	b.n	801c6b2 <__assert_func+0x12>
 801c6ca:	bf00      	nop
 801c6cc:	20002e40 	.word	0x20002e40
 801c6d0:	0802042f 	.word	0x0802042f
 801c6d4:	0802043c 	.word	0x0802043c
 801c6d8:	0802046a 	.word	0x0802046a

0801c6dc <__env_lock>:
 801c6dc:	4801      	ldr	r0, [pc, #4]	@ (801c6e4 <__env_lock+0x8>)
 801c6de:	f7ff bfc6 	b.w	801c66e <__retarget_lock_acquire_recursive>
 801c6e2:	bf00      	nop
 801c6e4:	200117d4 	.word	0x200117d4

0801c6e8 <__env_unlock>:
 801c6e8:	4801      	ldr	r0, [pc, #4]	@ (801c6f0 <__env_unlock+0x8>)
 801c6ea:	f7ff bfc1 	b.w	801c670 <__retarget_lock_release_recursive>
 801c6ee:	bf00      	nop
 801c6f0:	200117d4 	.word	0x200117d4

0801c6f4 <_free_r>:
 801c6f4:	b538      	push	{r3, r4, r5, lr}
 801c6f6:	4605      	mov	r5, r0
 801c6f8:	2900      	cmp	r1, #0
 801c6fa:	d041      	beq.n	801c780 <_free_r+0x8c>
 801c6fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801c700:	1f0c      	subs	r4, r1, #4
 801c702:	2b00      	cmp	r3, #0
 801c704:	bfb8      	it	lt
 801c706:	18e4      	addlt	r4, r4, r3
 801c708:	f7ff fa5c 	bl	801bbc4 <__malloc_lock>
 801c70c:	4a1d      	ldr	r2, [pc, #116]	@ (801c784 <_free_r+0x90>)
 801c70e:	6813      	ldr	r3, [r2, #0]
 801c710:	b933      	cbnz	r3, 801c720 <_free_r+0x2c>
 801c712:	6063      	str	r3, [r4, #4]
 801c714:	6014      	str	r4, [r2, #0]
 801c716:	4628      	mov	r0, r5
 801c718:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801c71c:	f7ff ba58 	b.w	801bbd0 <__malloc_unlock>
 801c720:	42a3      	cmp	r3, r4
 801c722:	d908      	bls.n	801c736 <_free_r+0x42>
 801c724:	6820      	ldr	r0, [r4, #0]
 801c726:	1821      	adds	r1, r4, r0
 801c728:	428b      	cmp	r3, r1
 801c72a:	bf01      	itttt	eq
 801c72c:	6819      	ldreq	r1, [r3, #0]
 801c72e:	685b      	ldreq	r3, [r3, #4]
 801c730:	1809      	addeq	r1, r1, r0
 801c732:	6021      	streq	r1, [r4, #0]
 801c734:	e7ed      	b.n	801c712 <_free_r+0x1e>
 801c736:	461a      	mov	r2, r3
 801c738:	685b      	ldr	r3, [r3, #4]
 801c73a:	b10b      	cbz	r3, 801c740 <_free_r+0x4c>
 801c73c:	42a3      	cmp	r3, r4
 801c73e:	d9fa      	bls.n	801c736 <_free_r+0x42>
 801c740:	6811      	ldr	r1, [r2, #0]
 801c742:	1850      	adds	r0, r2, r1
 801c744:	42a0      	cmp	r0, r4
 801c746:	d10b      	bne.n	801c760 <_free_r+0x6c>
 801c748:	6820      	ldr	r0, [r4, #0]
 801c74a:	4401      	add	r1, r0
 801c74c:	1850      	adds	r0, r2, r1
 801c74e:	4283      	cmp	r3, r0
 801c750:	6011      	str	r1, [r2, #0]
 801c752:	d1e0      	bne.n	801c716 <_free_r+0x22>
 801c754:	6818      	ldr	r0, [r3, #0]
 801c756:	685b      	ldr	r3, [r3, #4]
 801c758:	6053      	str	r3, [r2, #4]
 801c75a:	4408      	add	r0, r1
 801c75c:	6010      	str	r0, [r2, #0]
 801c75e:	e7da      	b.n	801c716 <_free_r+0x22>
 801c760:	d902      	bls.n	801c768 <_free_r+0x74>
 801c762:	230c      	movs	r3, #12
 801c764:	602b      	str	r3, [r5, #0]
 801c766:	e7d6      	b.n	801c716 <_free_r+0x22>
 801c768:	6820      	ldr	r0, [r4, #0]
 801c76a:	1821      	adds	r1, r4, r0
 801c76c:	428b      	cmp	r3, r1
 801c76e:	bf04      	itt	eq
 801c770:	6819      	ldreq	r1, [r3, #0]
 801c772:	685b      	ldreq	r3, [r3, #4]
 801c774:	6063      	str	r3, [r4, #4]
 801c776:	bf04      	itt	eq
 801c778:	1809      	addeq	r1, r1, r0
 801c77a:	6021      	streq	r1, [r4, #0]
 801c77c:	6054      	str	r4, [r2, #4]
 801c77e:	e7ca      	b.n	801c716 <_free_r+0x22>
 801c780:	bd38      	pop	{r3, r4, r5, pc}
 801c782:	bf00      	nop
 801c784:	20011690 	.word	0x20011690

0801c788 <_malloc_usable_size_r>:
 801c788:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801c78c:	1f18      	subs	r0, r3, #4
 801c78e:	2b00      	cmp	r3, #0
 801c790:	bfbc      	itt	lt
 801c792:	580b      	ldrlt	r3, [r1, r0]
 801c794:	18c0      	addlt	r0, r0, r3
 801c796:	4770      	bx	lr

0801c798 <__ssputs_r>:
 801c798:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801c79c:	688e      	ldr	r6, [r1, #8]
 801c79e:	461f      	mov	r7, r3
 801c7a0:	42be      	cmp	r6, r7
 801c7a2:	680b      	ldr	r3, [r1, #0]
 801c7a4:	4682      	mov	sl, r0
 801c7a6:	460c      	mov	r4, r1
 801c7a8:	4690      	mov	r8, r2
 801c7aa:	d82d      	bhi.n	801c808 <__ssputs_r+0x70>
 801c7ac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801c7b0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801c7b4:	d026      	beq.n	801c804 <__ssputs_r+0x6c>
 801c7b6:	6965      	ldr	r5, [r4, #20]
 801c7b8:	6909      	ldr	r1, [r1, #16]
 801c7ba:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801c7be:	eba3 0901 	sub.w	r9, r3, r1
 801c7c2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801c7c6:	1c7b      	adds	r3, r7, #1
 801c7c8:	444b      	add	r3, r9
 801c7ca:	106d      	asrs	r5, r5, #1
 801c7cc:	429d      	cmp	r5, r3
 801c7ce:	bf38      	it	cc
 801c7d0:	461d      	movcc	r5, r3
 801c7d2:	0553      	lsls	r3, r2, #21
 801c7d4:	d527      	bpl.n	801c826 <__ssputs_r+0x8e>
 801c7d6:	4629      	mov	r1, r5
 801c7d8:	f7ff f974 	bl	801bac4 <_malloc_r>
 801c7dc:	4606      	mov	r6, r0
 801c7de:	b360      	cbz	r0, 801c83a <__ssputs_r+0xa2>
 801c7e0:	6921      	ldr	r1, [r4, #16]
 801c7e2:	464a      	mov	r2, r9
 801c7e4:	f7ff ff4d 	bl	801c682 <memcpy>
 801c7e8:	89a3      	ldrh	r3, [r4, #12]
 801c7ea:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801c7ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801c7f2:	81a3      	strh	r3, [r4, #12]
 801c7f4:	6126      	str	r6, [r4, #16]
 801c7f6:	6165      	str	r5, [r4, #20]
 801c7f8:	444e      	add	r6, r9
 801c7fa:	eba5 0509 	sub.w	r5, r5, r9
 801c7fe:	6026      	str	r6, [r4, #0]
 801c800:	60a5      	str	r5, [r4, #8]
 801c802:	463e      	mov	r6, r7
 801c804:	42be      	cmp	r6, r7
 801c806:	d900      	bls.n	801c80a <__ssputs_r+0x72>
 801c808:	463e      	mov	r6, r7
 801c80a:	6820      	ldr	r0, [r4, #0]
 801c80c:	4632      	mov	r2, r6
 801c80e:	4641      	mov	r1, r8
 801c810:	f7ff fde4 	bl	801c3dc <memmove>
 801c814:	68a3      	ldr	r3, [r4, #8]
 801c816:	1b9b      	subs	r3, r3, r6
 801c818:	60a3      	str	r3, [r4, #8]
 801c81a:	6823      	ldr	r3, [r4, #0]
 801c81c:	4433      	add	r3, r6
 801c81e:	6023      	str	r3, [r4, #0]
 801c820:	2000      	movs	r0, #0
 801c822:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c826:	462a      	mov	r2, r5
 801c828:	f7ff fa4c 	bl	801bcc4 <_realloc_r>
 801c82c:	4606      	mov	r6, r0
 801c82e:	2800      	cmp	r0, #0
 801c830:	d1e0      	bne.n	801c7f4 <__ssputs_r+0x5c>
 801c832:	6921      	ldr	r1, [r4, #16]
 801c834:	4650      	mov	r0, sl
 801c836:	f7ff ff5d 	bl	801c6f4 <_free_r>
 801c83a:	230c      	movs	r3, #12
 801c83c:	f8ca 3000 	str.w	r3, [sl]
 801c840:	89a3      	ldrh	r3, [r4, #12]
 801c842:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801c846:	81a3      	strh	r3, [r4, #12]
 801c848:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801c84c:	e7e9      	b.n	801c822 <__ssputs_r+0x8a>
	...

0801c850 <_svfiprintf_r>:
 801c850:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c854:	4698      	mov	r8, r3
 801c856:	898b      	ldrh	r3, [r1, #12]
 801c858:	061b      	lsls	r3, r3, #24
 801c85a:	b09d      	sub	sp, #116	@ 0x74
 801c85c:	4607      	mov	r7, r0
 801c85e:	460d      	mov	r5, r1
 801c860:	4614      	mov	r4, r2
 801c862:	d510      	bpl.n	801c886 <_svfiprintf_r+0x36>
 801c864:	690b      	ldr	r3, [r1, #16]
 801c866:	b973      	cbnz	r3, 801c886 <_svfiprintf_r+0x36>
 801c868:	2140      	movs	r1, #64	@ 0x40
 801c86a:	f7ff f92b 	bl	801bac4 <_malloc_r>
 801c86e:	6028      	str	r0, [r5, #0]
 801c870:	6128      	str	r0, [r5, #16]
 801c872:	b930      	cbnz	r0, 801c882 <_svfiprintf_r+0x32>
 801c874:	230c      	movs	r3, #12
 801c876:	603b      	str	r3, [r7, #0]
 801c878:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801c87c:	b01d      	add	sp, #116	@ 0x74
 801c87e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c882:	2340      	movs	r3, #64	@ 0x40
 801c884:	616b      	str	r3, [r5, #20]
 801c886:	2300      	movs	r3, #0
 801c888:	9309      	str	r3, [sp, #36]	@ 0x24
 801c88a:	2320      	movs	r3, #32
 801c88c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801c890:	f8cd 800c 	str.w	r8, [sp, #12]
 801c894:	2330      	movs	r3, #48	@ 0x30
 801c896:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801ca34 <_svfiprintf_r+0x1e4>
 801c89a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801c89e:	f04f 0901 	mov.w	r9, #1
 801c8a2:	4623      	mov	r3, r4
 801c8a4:	469a      	mov	sl, r3
 801c8a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 801c8aa:	b10a      	cbz	r2, 801c8b0 <_svfiprintf_r+0x60>
 801c8ac:	2a25      	cmp	r2, #37	@ 0x25
 801c8ae:	d1f9      	bne.n	801c8a4 <_svfiprintf_r+0x54>
 801c8b0:	ebba 0b04 	subs.w	fp, sl, r4
 801c8b4:	d00b      	beq.n	801c8ce <_svfiprintf_r+0x7e>
 801c8b6:	465b      	mov	r3, fp
 801c8b8:	4622      	mov	r2, r4
 801c8ba:	4629      	mov	r1, r5
 801c8bc:	4638      	mov	r0, r7
 801c8be:	f7ff ff6b 	bl	801c798 <__ssputs_r>
 801c8c2:	3001      	adds	r0, #1
 801c8c4:	f000 80a7 	beq.w	801ca16 <_svfiprintf_r+0x1c6>
 801c8c8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801c8ca:	445a      	add	r2, fp
 801c8cc:	9209      	str	r2, [sp, #36]	@ 0x24
 801c8ce:	f89a 3000 	ldrb.w	r3, [sl]
 801c8d2:	2b00      	cmp	r3, #0
 801c8d4:	f000 809f 	beq.w	801ca16 <_svfiprintf_r+0x1c6>
 801c8d8:	2300      	movs	r3, #0
 801c8da:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801c8de:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801c8e2:	f10a 0a01 	add.w	sl, sl, #1
 801c8e6:	9304      	str	r3, [sp, #16]
 801c8e8:	9307      	str	r3, [sp, #28]
 801c8ea:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801c8ee:	931a      	str	r3, [sp, #104]	@ 0x68
 801c8f0:	4654      	mov	r4, sl
 801c8f2:	2205      	movs	r2, #5
 801c8f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c8f8:	484e      	ldr	r0, [pc, #312]	@ (801ca34 <_svfiprintf_r+0x1e4>)
 801c8fa:	f7e3 fc81 	bl	8000200 <memchr>
 801c8fe:	9a04      	ldr	r2, [sp, #16]
 801c900:	b9d8      	cbnz	r0, 801c93a <_svfiprintf_r+0xea>
 801c902:	06d0      	lsls	r0, r2, #27
 801c904:	bf44      	itt	mi
 801c906:	2320      	movmi	r3, #32
 801c908:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801c90c:	0711      	lsls	r1, r2, #28
 801c90e:	bf44      	itt	mi
 801c910:	232b      	movmi	r3, #43	@ 0x2b
 801c912:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801c916:	f89a 3000 	ldrb.w	r3, [sl]
 801c91a:	2b2a      	cmp	r3, #42	@ 0x2a
 801c91c:	d015      	beq.n	801c94a <_svfiprintf_r+0xfa>
 801c91e:	9a07      	ldr	r2, [sp, #28]
 801c920:	4654      	mov	r4, sl
 801c922:	2000      	movs	r0, #0
 801c924:	f04f 0c0a 	mov.w	ip, #10
 801c928:	4621      	mov	r1, r4
 801c92a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801c92e:	3b30      	subs	r3, #48	@ 0x30
 801c930:	2b09      	cmp	r3, #9
 801c932:	d94b      	bls.n	801c9cc <_svfiprintf_r+0x17c>
 801c934:	b1b0      	cbz	r0, 801c964 <_svfiprintf_r+0x114>
 801c936:	9207      	str	r2, [sp, #28]
 801c938:	e014      	b.n	801c964 <_svfiprintf_r+0x114>
 801c93a:	eba0 0308 	sub.w	r3, r0, r8
 801c93e:	fa09 f303 	lsl.w	r3, r9, r3
 801c942:	4313      	orrs	r3, r2
 801c944:	9304      	str	r3, [sp, #16]
 801c946:	46a2      	mov	sl, r4
 801c948:	e7d2      	b.n	801c8f0 <_svfiprintf_r+0xa0>
 801c94a:	9b03      	ldr	r3, [sp, #12]
 801c94c:	1d19      	adds	r1, r3, #4
 801c94e:	681b      	ldr	r3, [r3, #0]
 801c950:	9103      	str	r1, [sp, #12]
 801c952:	2b00      	cmp	r3, #0
 801c954:	bfbb      	ittet	lt
 801c956:	425b      	neglt	r3, r3
 801c958:	f042 0202 	orrlt.w	r2, r2, #2
 801c95c:	9307      	strge	r3, [sp, #28]
 801c95e:	9307      	strlt	r3, [sp, #28]
 801c960:	bfb8      	it	lt
 801c962:	9204      	strlt	r2, [sp, #16]
 801c964:	7823      	ldrb	r3, [r4, #0]
 801c966:	2b2e      	cmp	r3, #46	@ 0x2e
 801c968:	d10a      	bne.n	801c980 <_svfiprintf_r+0x130>
 801c96a:	7863      	ldrb	r3, [r4, #1]
 801c96c:	2b2a      	cmp	r3, #42	@ 0x2a
 801c96e:	d132      	bne.n	801c9d6 <_svfiprintf_r+0x186>
 801c970:	9b03      	ldr	r3, [sp, #12]
 801c972:	1d1a      	adds	r2, r3, #4
 801c974:	681b      	ldr	r3, [r3, #0]
 801c976:	9203      	str	r2, [sp, #12]
 801c978:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801c97c:	3402      	adds	r4, #2
 801c97e:	9305      	str	r3, [sp, #20]
 801c980:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801ca44 <_svfiprintf_r+0x1f4>
 801c984:	7821      	ldrb	r1, [r4, #0]
 801c986:	2203      	movs	r2, #3
 801c988:	4650      	mov	r0, sl
 801c98a:	f7e3 fc39 	bl	8000200 <memchr>
 801c98e:	b138      	cbz	r0, 801c9a0 <_svfiprintf_r+0x150>
 801c990:	9b04      	ldr	r3, [sp, #16]
 801c992:	eba0 000a 	sub.w	r0, r0, sl
 801c996:	2240      	movs	r2, #64	@ 0x40
 801c998:	4082      	lsls	r2, r0
 801c99a:	4313      	orrs	r3, r2
 801c99c:	3401      	adds	r4, #1
 801c99e:	9304      	str	r3, [sp, #16]
 801c9a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c9a4:	4824      	ldr	r0, [pc, #144]	@ (801ca38 <_svfiprintf_r+0x1e8>)
 801c9a6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801c9aa:	2206      	movs	r2, #6
 801c9ac:	f7e3 fc28 	bl	8000200 <memchr>
 801c9b0:	2800      	cmp	r0, #0
 801c9b2:	d036      	beq.n	801ca22 <_svfiprintf_r+0x1d2>
 801c9b4:	4b21      	ldr	r3, [pc, #132]	@ (801ca3c <_svfiprintf_r+0x1ec>)
 801c9b6:	bb1b      	cbnz	r3, 801ca00 <_svfiprintf_r+0x1b0>
 801c9b8:	9b03      	ldr	r3, [sp, #12]
 801c9ba:	3307      	adds	r3, #7
 801c9bc:	f023 0307 	bic.w	r3, r3, #7
 801c9c0:	3308      	adds	r3, #8
 801c9c2:	9303      	str	r3, [sp, #12]
 801c9c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801c9c6:	4433      	add	r3, r6
 801c9c8:	9309      	str	r3, [sp, #36]	@ 0x24
 801c9ca:	e76a      	b.n	801c8a2 <_svfiprintf_r+0x52>
 801c9cc:	fb0c 3202 	mla	r2, ip, r2, r3
 801c9d0:	460c      	mov	r4, r1
 801c9d2:	2001      	movs	r0, #1
 801c9d4:	e7a8      	b.n	801c928 <_svfiprintf_r+0xd8>
 801c9d6:	2300      	movs	r3, #0
 801c9d8:	3401      	adds	r4, #1
 801c9da:	9305      	str	r3, [sp, #20]
 801c9dc:	4619      	mov	r1, r3
 801c9de:	f04f 0c0a 	mov.w	ip, #10
 801c9e2:	4620      	mov	r0, r4
 801c9e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 801c9e8:	3a30      	subs	r2, #48	@ 0x30
 801c9ea:	2a09      	cmp	r2, #9
 801c9ec:	d903      	bls.n	801c9f6 <_svfiprintf_r+0x1a6>
 801c9ee:	2b00      	cmp	r3, #0
 801c9f0:	d0c6      	beq.n	801c980 <_svfiprintf_r+0x130>
 801c9f2:	9105      	str	r1, [sp, #20]
 801c9f4:	e7c4      	b.n	801c980 <_svfiprintf_r+0x130>
 801c9f6:	fb0c 2101 	mla	r1, ip, r1, r2
 801c9fa:	4604      	mov	r4, r0
 801c9fc:	2301      	movs	r3, #1
 801c9fe:	e7f0      	b.n	801c9e2 <_svfiprintf_r+0x192>
 801ca00:	ab03      	add	r3, sp, #12
 801ca02:	9300      	str	r3, [sp, #0]
 801ca04:	462a      	mov	r2, r5
 801ca06:	4b0e      	ldr	r3, [pc, #56]	@ (801ca40 <_svfiprintf_r+0x1f0>)
 801ca08:	a904      	add	r1, sp, #16
 801ca0a:	4638      	mov	r0, r7
 801ca0c:	f3af 8000 	nop.w
 801ca10:	1c42      	adds	r2, r0, #1
 801ca12:	4606      	mov	r6, r0
 801ca14:	d1d6      	bne.n	801c9c4 <_svfiprintf_r+0x174>
 801ca16:	89ab      	ldrh	r3, [r5, #12]
 801ca18:	065b      	lsls	r3, r3, #25
 801ca1a:	f53f af2d 	bmi.w	801c878 <_svfiprintf_r+0x28>
 801ca1e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801ca20:	e72c      	b.n	801c87c <_svfiprintf_r+0x2c>
 801ca22:	ab03      	add	r3, sp, #12
 801ca24:	9300      	str	r3, [sp, #0]
 801ca26:	462a      	mov	r2, r5
 801ca28:	4b05      	ldr	r3, [pc, #20]	@ (801ca40 <_svfiprintf_r+0x1f0>)
 801ca2a:	a904      	add	r1, sp, #16
 801ca2c:	4638      	mov	r0, r7
 801ca2e:	f000 f9bb 	bl	801cda8 <_printf_i>
 801ca32:	e7ed      	b.n	801ca10 <_svfiprintf_r+0x1c0>
 801ca34:	0802046b 	.word	0x0802046b
 801ca38:	08020475 	.word	0x08020475
 801ca3c:	00000000 	.word	0x00000000
 801ca40:	0801c799 	.word	0x0801c799
 801ca44:	08020471 	.word	0x08020471

0801ca48 <__sfputc_r>:
 801ca48:	6893      	ldr	r3, [r2, #8]
 801ca4a:	3b01      	subs	r3, #1
 801ca4c:	2b00      	cmp	r3, #0
 801ca4e:	b410      	push	{r4}
 801ca50:	6093      	str	r3, [r2, #8]
 801ca52:	da08      	bge.n	801ca66 <__sfputc_r+0x1e>
 801ca54:	6994      	ldr	r4, [r2, #24]
 801ca56:	42a3      	cmp	r3, r4
 801ca58:	db01      	blt.n	801ca5e <__sfputc_r+0x16>
 801ca5a:	290a      	cmp	r1, #10
 801ca5c:	d103      	bne.n	801ca66 <__sfputc_r+0x1e>
 801ca5e:	f85d 4b04 	ldr.w	r4, [sp], #4
 801ca62:	f7ff bc17 	b.w	801c294 <__swbuf_r>
 801ca66:	6813      	ldr	r3, [r2, #0]
 801ca68:	1c58      	adds	r0, r3, #1
 801ca6a:	6010      	str	r0, [r2, #0]
 801ca6c:	7019      	strb	r1, [r3, #0]
 801ca6e:	4608      	mov	r0, r1
 801ca70:	f85d 4b04 	ldr.w	r4, [sp], #4
 801ca74:	4770      	bx	lr

0801ca76 <__sfputs_r>:
 801ca76:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ca78:	4606      	mov	r6, r0
 801ca7a:	460f      	mov	r7, r1
 801ca7c:	4614      	mov	r4, r2
 801ca7e:	18d5      	adds	r5, r2, r3
 801ca80:	42ac      	cmp	r4, r5
 801ca82:	d101      	bne.n	801ca88 <__sfputs_r+0x12>
 801ca84:	2000      	movs	r0, #0
 801ca86:	e007      	b.n	801ca98 <__sfputs_r+0x22>
 801ca88:	f814 1b01 	ldrb.w	r1, [r4], #1
 801ca8c:	463a      	mov	r2, r7
 801ca8e:	4630      	mov	r0, r6
 801ca90:	f7ff ffda 	bl	801ca48 <__sfputc_r>
 801ca94:	1c43      	adds	r3, r0, #1
 801ca96:	d1f3      	bne.n	801ca80 <__sfputs_r+0xa>
 801ca98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801ca9c <_vfiprintf_r>:
 801ca9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801caa0:	460d      	mov	r5, r1
 801caa2:	b09d      	sub	sp, #116	@ 0x74
 801caa4:	4614      	mov	r4, r2
 801caa6:	4698      	mov	r8, r3
 801caa8:	4606      	mov	r6, r0
 801caaa:	b118      	cbz	r0, 801cab4 <_vfiprintf_r+0x18>
 801caac:	6a03      	ldr	r3, [r0, #32]
 801caae:	b90b      	cbnz	r3, 801cab4 <_vfiprintf_r+0x18>
 801cab0:	f7ff fa3a 	bl	801bf28 <__sinit>
 801cab4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801cab6:	07d9      	lsls	r1, r3, #31
 801cab8:	d405      	bmi.n	801cac6 <_vfiprintf_r+0x2a>
 801caba:	89ab      	ldrh	r3, [r5, #12]
 801cabc:	059a      	lsls	r2, r3, #22
 801cabe:	d402      	bmi.n	801cac6 <_vfiprintf_r+0x2a>
 801cac0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801cac2:	f7ff fdd4 	bl	801c66e <__retarget_lock_acquire_recursive>
 801cac6:	89ab      	ldrh	r3, [r5, #12]
 801cac8:	071b      	lsls	r3, r3, #28
 801caca:	d501      	bpl.n	801cad0 <_vfiprintf_r+0x34>
 801cacc:	692b      	ldr	r3, [r5, #16]
 801cace:	b99b      	cbnz	r3, 801caf8 <_vfiprintf_r+0x5c>
 801cad0:	4629      	mov	r1, r5
 801cad2:	4630      	mov	r0, r6
 801cad4:	f7ff fc1c 	bl	801c310 <__swsetup_r>
 801cad8:	b170      	cbz	r0, 801caf8 <_vfiprintf_r+0x5c>
 801cada:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801cadc:	07dc      	lsls	r4, r3, #31
 801cade:	d504      	bpl.n	801caea <_vfiprintf_r+0x4e>
 801cae0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801cae4:	b01d      	add	sp, #116	@ 0x74
 801cae6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801caea:	89ab      	ldrh	r3, [r5, #12]
 801caec:	0598      	lsls	r0, r3, #22
 801caee:	d4f7      	bmi.n	801cae0 <_vfiprintf_r+0x44>
 801caf0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801caf2:	f7ff fdbd 	bl	801c670 <__retarget_lock_release_recursive>
 801caf6:	e7f3      	b.n	801cae0 <_vfiprintf_r+0x44>
 801caf8:	2300      	movs	r3, #0
 801cafa:	9309      	str	r3, [sp, #36]	@ 0x24
 801cafc:	2320      	movs	r3, #32
 801cafe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801cb02:	f8cd 800c 	str.w	r8, [sp, #12]
 801cb06:	2330      	movs	r3, #48	@ 0x30
 801cb08:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801ccb8 <_vfiprintf_r+0x21c>
 801cb0c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801cb10:	f04f 0901 	mov.w	r9, #1
 801cb14:	4623      	mov	r3, r4
 801cb16:	469a      	mov	sl, r3
 801cb18:	f813 2b01 	ldrb.w	r2, [r3], #1
 801cb1c:	b10a      	cbz	r2, 801cb22 <_vfiprintf_r+0x86>
 801cb1e:	2a25      	cmp	r2, #37	@ 0x25
 801cb20:	d1f9      	bne.n	801cb16 <_vfiprintf_r+0x7a>
 801cb22:	ebba 0b04 	subs.w	fp, sl, r4
 801cb26:	d00b      	beq.n	801cb40 <_vfiprintf_r+0xa4>
 801cb28:	465b      	mov	r3, fp
 801cb2a:	4622      	mov	r2, r4
 801cb2c:	4629      	mov	r1, r5
 801cb2e:	4630      	mov	r0, r6
 801cb30:	f7ff ffa1 	bl	801ca76 <__sfputs_r>
 801cb34:	3001      	adds	r0, #1
 801cb36:	f000 80a7 	beq.w	801cc88 <_vfiprintf_r+0x1ec>
 801cb3a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801cb3c:	445a      	add	r2, fp
 801cb3e:	9209      	str	r2, [sp, #36]	@ 0x24
 801cb40:	f89a 3000 	ldrb.w	r3, [sl]
 801cb44:	2b00      	cmp	r3, #0
 801cb46:	f000 809f 	beq.w	801cc88 <_vfiprintf_r+0x1ec>
 801cb4a:	2300      	movs	r3, #0
 801cb4c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801cb50:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801cb54:	f10a 0a01 	add.w	sl, sl, #1
 801cb58:	9304      	str	r3, [sp, #16]
 801cb5a:	9307      	str	r3, [sp, #28]
 801cb5c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801cb60:	931a      	str	r3, [sp, #104]	@ 0x68
 801cb62:	4654      	mov	r4, sl
 801cb64:	2205      	movs	r2, #5
 801cb66:	f814 1b01 	ldrb.w	r1, [r4], #1
 801cb6a:	4853      	ldr	r0, [pc, #332]	@ (801ccb8 <_vfiprintf_r+0x21c>)
 801cb6c:	f7e3 fb48 	bl	8000200 <memchr>
 801cb70:	9a04      	ldr	r2, [sp, #16]
 801cb72:	b9d8      	cbnz	r0, 801cbac <_vfiprintf_r+0x110>
 801cb74:	06d1      	lsls	r1, r2, #27
 801cb76:	bf44      	itt	mi
 801cb78:	2320      	movmi	r3, #32
 801cb7a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801cb7e:	0713      	lsls	r3, r2, #28
 801cb80:	bf44      	itt	mi
 801cb82:	232b      	movmi	r3, #43	@ 0x2b
 801cb84:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801cb88:	f89a 3000 	ldrb.w	r3, [sl]
 801cb8c:	2b2a      	cmp	r3, #42	@ 0x2a
 801cb8e:	d015      	beq.n	801cbbc <_vfiprintf_r+0x120>
 801cb90:	9a07      	ldr	r2, [sp, #28]
 801cb92:	4654      	mov	r4, sl
 801cb94:	2000      	movs	r0, #0
 801cb96:	f04f 0c0a 	mov.w	ip, #10
 801cb9a:	4621      	mov	r1, r4
 801cb9c:	f811 3b01 	ldrb.w	r3, [r1], #1
 801cba0:	3b30      	subs	r3, #48	@ 0x30
 801cba2:	2b09      	cmp	r3, #9
 801cba4:	d94b      	bls.n	801cc3e <_vfiprintf_r+0x1a2>
 801cba6:	b1b0      	cbz	r0, 801cbd6 <_vfiprintf_r+0x13a>
 801cba8:	9207      	str	r2, [sp, #28]
 801cbaa:	e014      	b.n	801cbd6 <_vfiprintf_r+0x13a>
 801cbac:	eba0 0308 	sub.w	r3, r0, r8
 801cbb0:	fa09 f303 	lsl.w	r3, r9, r3
 801cbb4:	4313      	orrs	r3, r2
 801cbb6:	9304      	str	r3, [sp, #16]
 801cbb8:	46a2      	mov	sl, r4
 801cbba:	e7d2      	b.n	801cb62 <_vfiprintf_r+0xc6>
 801cbbc:	9b03      	ldr	r3, [sp, #12]
 801cbbe:	1d19      	adds	r1, r3, #4
 801cbc0:	681b      	ldr	r3, [r3, #0]
 801cbc2:	9103      	str	r1, [sp, #12]
 801cbc4:	2b00      	cmp	r3, #0
 801cbc6:	bfbb      	ittet	lt
 801cbc8:	425b      	neglt	r3, r3
 801cbca:	f042 0202 	orrlt.w	r2, r2, #2
 801cbce:	9307      	strge	r3, [sp, #28]
 801cbd0:	9307      	strlt	r3, [sp, #28]
 801cbd2:	bfb8      	it	lt
 801cbd4:	9204      	strlt	r2, [sp, #16]
 801cbd6:	7823      	ldrb	r3, [r4, #0]
 801cbd8:	2b2e      	cmp	r3, #46	@ 0x2e
 801cbda:	d10a      	bne.n	801cbf2 <_vfiprintf_r+0x156>
 801cbdc:	7863      	ldrb	r3, [r4, #1]
 801cbde:	2b2a      	cmp	r3, #42	@ 0x2a
 801cbe0:	d132      	bne.n	801cc48 <_vfiprintf_r+0x1ac>
 801cbe2:	9b03      	ldr	r3, [sp, #12]
 801cbe4:	1d1a      	adds	r2, r3, #4
 801cbe6:	681b      	ldr	r3, [r3, #0]
 801cbe8:	9203      	str	r2, [sp, #12]
 801cbea:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801cbee:	3402      	adds	r4, #2
 801cbf0:	9305      	str	r3, [sp, #20]
 801cbf2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801ccc8 <_vfiprintf_r+0x22c>
 801cbf6:	7821      	ldrb	r1, [r4, #0]
 801cbf8:	2203      	movs	r2, #3
 801cbfa:	4650      	mov	r0, sl
 801cbfc:	f7e3 fb00 	bl	8000200 <memchr>
 801cc00:	b138      	cbz	r0, 801cc12 <_vfiprintf_r+0x176>
 801cc02:	9b04      	ldr	r3, [sp, #16]
 801cc04:	eba0 000a 	sub.w	r0, r0, sl
 801cc08:	2240      	movs	r2, #64	@ 0x40
 801cc0a:	4082      	lsls	r2, r0
 801cc0c:	4313      	orrs	r3, r2
 801cc0e:	3401      	adds	r4, #1
 801cc10:	9304      	str	r3, [sp, #16]
 801cc12:	f814 1b01 	ldrb.w	r1, [r4], #1
 801cc16:	4829      	ldr	r0, [pc, #164]	@ (801ccbc <_vfiprintf_r+0x220>)
 801cc18:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801cc1c:	2206      	movs	r2, #6
 801cc1e:	f7e3 faef 	bl	8000200 <memchr>
 801cc22:	2800      	cmp	r0, #0
 801cc24:	d03f      	beq.n	801cca6 <_vfiprintf_r+0x20a>
 801cc26:	4b26      	ldr	r3, [pc, #152]	@ (801ccc0 <_vfiprintf_r+0x224>)
 801cc28:	bb1b      	cbnz	r3, 801cc72 <_vfiprintf_r+0x1d6>
 801cc2a:	9b03      	ldr	r3, [sp, #12]
 801cc2c:	3307      	adds	r3, #7
 801cc2e:	f023 0307 	bic.w	r3, r3, #7
 801cc32:	3308      	adds	r3, #8
 801cc34:	9303      	str	r3, [sp, #12]
 801cc36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801cc38:	443b      	add	r3, r7
 801cc3a:	9309      	str	r3, [sp, #36]	@ 0x24
 801cc3c:	e76a      	b.n	801cb14 <_vfiprintf_r+0x78>
 801cc3e:	fb0c 3202 	mla	r2, ip, r2, r3
 801cc42:	460c      	mov	r4, r1
 801cc44:	2001      	movs	r0, #1
 801cc46:	e7a8      	b.n	801cb9a <_vfiprintf_r+0xfe>
 801cc48:	2300      	movs	r3, #0
 801cc4a:	3401      	adds	r4, #1
 801cc4c:	9305      	str	r3, [sp, #20]
 801cc4e:	4619      	mov	r1, r3
 801cc50:	f04f 0c0a 	mov.w	ip, #10
 801cc54:	4620      	mov	r0, r4
 801cc56:	f810 2b01 	ldrb.w	r2, [r0], #1
 801cc5a:	3a30      	subs	r2, #48	@ 0x30
 801cc5c:	2a09      	cmp	r2, #9
 801cc5e:	d903      	bls.n	801cc68 <_vfiprintf_r+0x1cc>
 801cc60:	2b00      	cmp	r3, #0
 801cc62:	d0c6      	beq.n	801cbf2 <_vfiprintf_r+0x156>
 801cc64:	9105      	str	r1, [sp, #20]
 801cc66:	e7c4      	b.n	801cbf2 <_vfiprintf_r+0x156>
 801cc68:	fb0c 2101 	mla	r1, ip, r1, r2
 801cc6c:	4604      	mov	r4, r0
 801cc6e:	2301      	movs	r3, #1
 801cc70:	e7f0      	b.n	801cc54 <_vfiprintf_r+0x1b8>
 801cc72:	ab03      	add	r3, sp, #12
 801cc74:	9300      	str	r3, [sp, #0]
 801cc76:	462a      	mov	r2, r5
 801cc78:	4b12      	ldr	r3, [pc, #72]	@ (801ccc4 <_vfiprintf_r+0x228>)
 801cc7a:	a904      	add	r1, sp, #16
 801cc7c:	4630      	mov	r0, r6
 801cc7e:	f3af 8000 	nop.w
 801cc82:	4607      	mov	r7, r0
 801cc84:	1c78      	adds	r0, r7, #1
 801cc86:	d1d6      	bne.n	801cc36 <_vfiprintf_r+0x19a>
 801cc88:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801cc8a:	07d9      	lsls	r1, r3, #31
 801cc8c:	d405      	bmi.n	801cc9a <_vfiprintf_r+0x1fe>
 801cc8e:	89ab      	ldrh	r3, [r5, #12]
 801cc90:	059a      	lsls	r2, r3, #22
 801cc92:	d402      	bmi.n	801cc9a <_vfiprintf_r+0x1fe>
 801cc94:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801cc96:	f7ff fceb 	bl	801c670 <__retarget_lock_release_recursive>
 801cc9a:	89ab      	ldrh	r3, [r5, #12]
 801cc9c:	065b      	lsls	r3, r3, #25
 801cc9e:	f53f af1f 	bmi.w	801cae0 <_vfiprintf_r+0x44>
 801cca2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801cca4:	e71e      	b.n	801cae4 <_vfiprintf_r+0x48>
 801cca6:	ab03      	add	r3, sp, #12
 801cca8:	9300      	str	r3, [sp, #0]
 801ccaa:	462a      	mov	r2, r5
 801ccac:	4b05      	ldr	r3, [pc, #20]	@ (801ccc4 <_vfiprintf_r+0x228>)
 801ccae:	a904      	add	r1, sp, #16
 801ccb0:	4630      	mov	r0, r6
 801ccb2:	f000 f879 	bl	801cda8 <_printf_i>
 801ccb6:	e7e4      	b.n	801cc82 <_vfiprintf_r+0x1e6>
 801ccb8:	0802046b 	.word	0x0802046b
 801ccbc:	08020475 	.word	0x08020475
 801ccc0:	00000000 	.word	0x00000000
 801ccc4:	0801ca77 	.word	0x0801ca77
 801ccc8:	08020471 	.word	0x08020471

0801cccc <_printf_common>:
 801cccc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801ccd0:	4616      	mov	r6, r2
 801ccd2:	4698      	mov	r8, r3
 801ccd4:	688a      	ldr	r2, [r1, #8]
 801ccd6:	690b      	ldr	r3, [r1, #16]
 801ccd8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801ccdc:	4293      	cmp	r3, r2
 801ccde:	bfb8      	it	lt
 801cce0:	4613      	movlt	r3, r2
 801cce2:	6033      	str	r3, [r6, #0]
 801cce4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801cce8:	4607      	mov	r7, r0
 801ccea:	460c      	mov	r4, r1
 801ccec:	b10a      	cbz	r2, 801ccf2 <_printf_common+0x26>
 801ccee:	3301      	adds	r3, #1
 801ccf0:	6033      	str	r3, [r6, #0]
 801ccf2:	6823      	ldr	r3, [r4, #0]
 801ccf4:	0699      	lsls	r1, r3, #26
 801ccf6:	bf42      	ittt	mi
 801ccf8:	6833      	ldrmi	r3, [r6, #0]
 801ccfa:	3302      	addmi	r3, #2
 801ccfc:	6033      	strmi	r3, [r6, #0]
 801ccfe:	6825      	ldr	r5, [r4, #0]
 801cd00:	f015 0506 	ands.w	r5, r5, #6
 801cd04:	d106      	bne.n	801cd14 <_printf_common+0x48>
 801cd06:	f104 0a19 	add.w	sl, r4, #25
 801cd0a:	68e3      	ldr	r3, [r4, #12]
 801cd0c:	6832      	ldr	r2, [r6, #0]
 801cd0e:	1a9b      	subs	r3, r3, r2
 801cd10:	42ab      	cmp	r3, r5
 801cd12:	dc26      	bgt.n	801cd62 <_printf_common+0x96>
 801cd14:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801cd18:	6822      	ldr	r2, [r4, #0]
 801cd1a:	3b00      	subs	r3, #0
 801cd1c:	bf18      	it	ne
 801cd1e:	2301      	movne	r3, #1
 801cd20:	0692      	lsls	r2, r2, #26
 801cd22:	d42b      	bmi.n	801cd7c <_printf_common+0xb0>
 801cd24:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801cd28:	4641      	mov	r1, r8
 801cd2a:	4638      	mov	r0, r7
 801cd2c:	47c8      	blx	r9
 801cd2e:	3001      	adds	r0, #1
 801cd30:	d01e      	beq.n	801cd70 <_printf_common+0xa4>
 801cd32:	6823      	ldr	r3, [r4, #0]
 801cd34:	6922      	ldr	r2, [r4, #16]
 801cd36:	f003 0306 	and.w	r3, r3, #6
 801cd3a:	2b04      	cmp	r3, #4
 801cd3c:	bf02      	ittt	eq
 801cd3e:	68e5      	ldreq	r5, [r4, #12]
 801cd40:	6833      	ldreq	r3, [r6, #0]
 801cd42:	1aed      	subeq	r5, r5, r3
 801cd44:	68a3      	ldr	r3, [r4, #8]
 801cd46:	bf0c      	ite	eq
 801cd48:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801cd4c:	2500      	movne	r5, #0
 801cd4e:	4293      	cmp	r3, r2
 801cd50:	bfc4      	itt	gt
 801cd52:	1a9b      	subgt	r3, r3, r2
 801cd54:	18ed      	addgt	r5, r5, r3
 801cd56:	2600      	movs	r6, #0
 801cd58:	341a      	adds	r4, #26
 801cd5a:	42b5      	cmp	r5, r6
 801cd5c:	d11a      	bne.n	801cd94 <_printf_common+0xc8>
 801cd5e:	2000      	movs	r0, #0
 801cd60:	e008      	b.n	801cd74 <_printf_common+0xa8>
 801cd62:	2301      	movs	r3, #1
 801cd64:	4652      	mov	r2, sl
 801cd66:	4641      	mov	r1, r8
 801cd68:	4638      	mov	r0, r7
 801cd6a:	47c8      	blx	r9
 801cd6c:	3001      	adds	r0, #1
 801cd6e:	d103      	bne.n	801cd78 <_printf_common+0xac>
 801cd70:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801cd74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801cd78:	3501      	adds	r5, #1
 801cd7a:	e7c6      	b.n	801cd0a <_printf_common+0x3e>
 801cd7c:	18e1      	adds	r1, r4, r3
 801cd7e:	1c5a      	adds	r2, r3, #1
 801cd80:	2030      	movs	r0, #48	@ 0x30
 801cd82:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801cd86:	4422      	add	r2, r4
 801cd88:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801cd8c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801cd90:	3302      	adds	r3, #2
 801cd92:	e7c7      	b.n	801cd24 <_printf_common+0x58>
 801cd94:	2301      	movs	r3, #1
 801cd96:	4622      	mov	r2, r4
 801cd98:	4641      	mov	r1, r8
 801cd9a:	4638      	mov	r0, r7
 801cd9c:	47c8      	blx	r9
 801cd9e:	3001      	adds	r0, #1
 801cda0:	d0e6      	beq.n	801cd70 <_printf_common+0xa4>
 801cda2:	3601      	adds	r6, #1
 801cda4:	e7d9      	b.n	801cd5a <_printf_common+0x8e>
	...

0801cda8 <_printf_i>:
 801cda8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801cdac:	7e0f      	ldrb	r7, [r1, #24]
 801cdae:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801cdb0:	2f78      	cmp	r7, #120	@ 0x78
 801cdb2:	4691      	mov	r9, r2
 801cdb4:	4680      	mov	r8, r0
 801cdb6:	460c      	mov	r4, r1
 801cdb8:	469a      	mov	sl, r3
 801cdba:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801cdbe:	d807      	bhi.n	801cdd0 <_printf_i+0x28>
 801cdc0:	2f62      	cmp	r7, #98	@ 0x62
 801cdc2:	d80a      	bhi.n	801cdda <_printf_i+0x32>
 801cdc4:	2f00      	cmp	r7, #0
 801cdc6:	f000 80d1 	beq.w	801cf6c <_printf_i+0x1c4>
 801cdca:	2f58      	cmp	r7, #88	@ 0x58
 801cdcc:	f000 80b8 	beq.w	801cf40 <_printf_i+0x198>
 801cdd0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801cdd4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801cdd8:	e03a      	b.n	801ce50 <_printf_i+0xa8>
 801cdda:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801cdde:	2b15      	cmp	r3, #21
 801cde0:	d8f6      	bhi.n	801cdd0 <_printf_i+0x28>
 801cde2:	a101      	add	r1, pc, #4	@ (adr r1, 801cde8 <_printf_i+0x40>)
 801cde4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801cde8:	0801ce41 	.word	0x0801ce41
 801cdec:	0801ce55 	.word	0x0801ce55
 801cdf0:	0801cdd1 	.word	0x0801cdd1
 801cdf4:	0801cdd1 	.word	0x0801cdd1
 801cdf8:	0801cdd1 	.word	0x0801cdd1
 801cdfc:	0801cdd1 	.word	0x0801cdd1
 801ce00:	0801ce55 	.word	0x0801ce55
 801ce04:	0801cdd1 	.word	0x0801cdd1
 801ce08:	0801cdd1 	.word	0x0801cdd1
 801ce0c:	0801cdd1 	.word	0x0801cdd1
 801ce10:	0801cdd1 	.word	0x0801cdd1
 801ce14:	0801cf53 	.word	0x0801cf53
 801ce18:	0801ce7f 	.word	0x0801ce7f
 801ce1c:	0801cf0d 	.word	0x0801cf0d
 801ce20:	0801cdd1 	.word	0x0801cdd1
 801ce24:	0801cdd1 	.word	0x0801cdd1
 801ce28:	0801cf75 	.word	0x0801cf75
 801ce2c:	0801cdd1 	.word	0x0801cdd1
 801ce30:	0801ce7f 	.word	0x0801ce7f
 801ce34:	0801cdd1 	.word	0x0801cdd1
 801ce38:	0801cdd1 	.word	0x0801cdd1
 801ce3c:	0801cf15 	.word	0x0801cf15
 801ce40:	6833      	ldr	r3, [r6, #0]
 801ce42:	1d1a      	adds	r2, r3, #4
 801ce44:	681b      	ldr	r3, [r3, #0]
 801ce46:	6032      	str	r2, [r6, #0]
 801ce48:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801ce4c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801ce50:	2301      	movs	r3, #1
 801ce52:	e09c      	b.n	801cf8e <_printf_i+0x1e6>
 801ce54:	6833      	ldr	r3, [r6, #0]
 801ce56:	6820      	ldr	r0, [r4, #0]
 801ce58:	1d19      	adds	r1, r3, #4
 801ce5a:	6031      	str	r1, [r6, #0]
 801ce5c:	0606      	lsls	r6, r0, #24
 801ce5e:	d501      	bpl.n	801ce64 <_printf_i+0xbc>
 801ce60:	681d      	ldr	r5, [r3, #0]
 801ce62:	e003      	b.n	801ce6c <_printf_i+0xc4>
 801ce64:	0645      	lsls	r5, r0, #25
 801ce66:	d5fb      	bpl.n	801ce60 <_printf_i+0xb8>
 801ce68:	f9b3 5000 	ldrsh.w	r5, [r3]
 801ce6c:	2d00      	cmp	r5, #0
 801ce6e:	da03      	bge.n	801ce78 <_printf_i+0xd0>
 801ce70:	232d      	movs	r3, #45	@ 0x2d
 801ce72:	426d      	negs	r5, r5
 801ce74:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801ce78:	4858      	ldr	r0, [pc, #352]	@ (801cfdc <_printf_i+0x234>)
 801ce7a:	230a      	movs	r3, #10
 801ce7c:	e011      	b.n	801cea2 <_printf_i+0xfa>
 801ce7e:	6821      	ldr	r1, [r4, #0]
 801ce80:	6833      	ldr	r3, [r6, #0]
 801ce82:	0608      	lsls	r0, r1, #24
 801ce84:	f853 5b04 	ldr.w	r5, [r3], #4
 801ce88:	d402      	bmi.n	801ce90 <_printf_i+0xe8>
 801ce8a:	0649      	lsls	r1, r1, #25
 801ce8c:	bf48      	it	mi
 801ce8e:	b2ad      	uxthmi	r5, r5
 801ce90:	2f6f      	cmp	r7, #111	@ 0x6f
 801ce92:	4852      	ldr	r0, [pc, #328]	@ (801cfdc <_printf_i+0x234>)
 801ce94:	6033      	str	r3, [r6, #0]
 801ce96:	bf14      	ite	ne
 801ce98:	230a      	movne	r3, #10
 801ce9a:	2308      	moveq	r3, #8
 801ce9c:	2100      	movs	r1, #0
 801ce9e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801cea2:	6866      	ldr	r6, [r4, #4]
 801cea4:	60a6      	str	r6, [r4, #8]
 801cea6:	2e00      	cmp	r6, #0
 801cea8:	db05      	blt.n	801ceb6 <_printf_i+0x10e>
 801ceaa:	6821      	ldr	r1, [r4, #0]
 801ceac:	432e      	orrs	r6, r5
 801ceae:	f021 0104 	bic.w	r1, r1, #4
 801ceb2:	6021      	str	r1, [r4, #0]
 801ceb4:	d04b      	beq.n	801cf4e <_printf_i+0x1a6>
 801ceb6:	4616      	mov	r6, r2
 801ceb8:	fbb5 f1f3 	udiv	r1, r5, r3
 801cebc:	fb03 5711 	mls	r7, r3, r1, r5
 801cec0:	5dc7      	ldrb	r7, [r0, r7]
 801cec2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801cec6:	462f      	mov	r7, r5
 801cec8:	42bb      	cmp	r3, r7
 801ceca:	460d      	mov	r5, r1
 801cecc:	d9f4      	bls.n	801ceb8 <_printf_i+0x110>
 801cece:	2b08      	cmp	r3, #8
 801ced0:	d10b      	bne.n	801ceea <_printf_i+0x142>
 801ced2:	6823      	ldr	r3, [r4, #0]
 801ced4:	07df      	lsls	r7, r3, #31
 801ced6:	d508      	bpl.n	801ceea <_printf_i+0x142>
 801ced8:	6923      	ldr	r3, [r4, #16]
 801ceda:	6861      	ldr	r1, [r4, #4]
 801cedc:	4299      	cmp	r1, r3
 801cede:	bfde      	ittt	le
 801cee0:	2330      	movle	r3, #48	@ 0x30
 801cee2:	f806 3c01 	strble.w	r3, [r6, #-1]
 801cee6:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 801ceea:	1b92      	subs	r2, r2, r6
 801ceec:	6122      	str	r2, [r4, #16]
 801ceee:	f8cd a000 	str.w	sl, [sp]
 801cef2:	464b      	mov	r3, r9
 801cef4:	aa03      	add	r2, sp, #12
 801cef6:	4621      	mov	r1, r4
 801cef8:	4640      	mov	r0, r8
 801cefa:	f7ff fee7 	bl	801cccc <_printf_common>
 801cefe:	3001      	adds	r0, #1
 801cf00:	d14a      	bne.n	801cf98 <_printf_i+0x1f0>
 801cf02:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801cf06:	b004      	add	sp, #16
 801cf08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801cf0c:	6823      	ldr	r3, [r4, #0]
 801cf0e:	f043 0320 	orr.w	r3, r3, #32
 801cf12:	6023      	str	r3, [r4, #0]
 801cf14:	4832      	ldr	r0, [pc, #200]	@ (801cfe0 <_printf_i+0x238>)
 801cf16:	2778      	movs	r7, #120	@ 0x78
 801cf18:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801cf1c:	6823      	ldr	r3, [r4, #0]
 801cf1e:	6831      	ldr	r1, [r6, #0]
 801cf20:	061f      	lsls	r7, r3, #24
 801cf22:	f851 5b04 	ldr.w	r5, [r1], #4
 801cf26:	d402      	bmi.n	801cf2e <_printf_i+0x186>
 801cf28:	065f      	lsls	r7, r3, #25
 801cf2a:	bf48      	it	mi
 801cf2c:	b2ad      	uxthmi	r5, r5
 801cf2e:	6031      	str	r1, [r6, #0]
 801cf30:	07d9      	lsls	r1, r3, #31
 801cf32:	bf44      	itt	mi
 801cf34:	f043 0320 	orrmi.w	r3, r3, #32
 801cf38:	6023      	strmi	r3, [r4, #0]
 801cf3a:	b11d      	cbz	r5, 801cf44 <_printf_i+0x19c>
 801cf3c:	2310      	movs	r3, #16
 801cf3e:	e7ad      	b.n	801ce9c <_printf_i+0xf4>
 801cf40:	4826      	ldr	r0, [pc, #152]	@ (801cfdc <_printf_i+0x234>)
 801cf42:	e7e9      	b.n	801cf18 <_printf_i+0x170>
 801cf44:	6823      	ldr	r3, [r4, #0]
 801cf46:	f023 0320 	bic.w	r3, r3, #32
 801cf4a:	6023      	str	r3, [r4, #0]
 801cf4c:	e7f6      	b.n	801cf3c <_printf_i+0x194>
 801cf4e:	4616      	mov	r6, r2
 801cf50:	e7bd      	b.n	801cece <_printf_i+0x126>
 801cf52:	6833      	ldr	r3, [r6, #0]
 801cf54:	6825      	ldr	r5, [r4, #0]
 801cf56:	6961      	ldr	r1, [r4, #20]
 801cf58:	1d18      	adds	r0, r3, #4
 801cf5a:	6030      	str	r0, [r6, #0]
 801cf5c:	062e      	lsls	r6, r5, #24
 801cf5e:	681b      	ldr	r3, [r3, #0]
 801cf60:	d501      	bpl.n	801cf66 <_printf_i+0x1be>
 801cf62:	6019      	str	r1, [r3, #0]
 801cf64:	e002      	b.n	801cf6c <_printf_i+0x1c4>
 801cf66:	0668      	lsls	r0, r5, #25
 801cf68:	d5fb      	bpl.n	801cf62 <_printf_i+0x1ba>
 801cf6a:	8019      	strh	r1, [r3, #0]
 801cf6c:	2300      	movs	r3, #0
 801cf6e:	6123      	str	r3, [r4, #16]
 801cf70:	4616      	mov	r6, r2
 801cf72:	e7bc      	b.n	801ceee <_printf_i+0x146>
 801cf74:	6833      	ldr	r3, [r6, #0]
 801cf76:	1d1a      	adds	r2, r3, #4
 801cf78:	6032      	str	r2, [r6, #0]
 801cf7a:	681e      	ldr	r6, [r3, #0]
 801cf7c:	6862      	ldr	r2, [r4, #4]
 801cf7e:	2100      	movs	r1, #0
 801cf80:	4630      	mov	r0, r6
 801cf82:	f7e3 f93d 	bl	8000200 <memchr>
 801cf86:	b108      	cbz	r0, 801cf8c <_printf_i+0x1e4>
 801cf88:	1b80      	subs	r0, r0, r6
 801cf8a:	6060      	str	r0, [r4, #4]
 801cf8c:	6863      	ldr	r3, [r4, #4]
 801cf8e:	6123      	str	r3, [r4, #16]
 801cf90:	2300      	movs	r3, #0
 801cf92:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801cf96:	e7aa      	b.n	801ceee <_printf_i+0x146>
 801cf98:	6923      	ldr	r3, [r4, #16]
 801cf9a:	4632      	mov	r2, r6
 801cf9c:	4649      	mov	r1, r9
 801cf9e:	4640      	mov	r0, r8
 801cfa0:	47d0      	blx	sl
 801cfa2:	3001      	adds	r0, #1
 801cfa4:	d0ad      	beq.n	801cf02 <_printf_i+0x15a>
 801cfa6:	6823      	ldr	r3, [r4, #0]
 801cfa8:	079b      	lsls	r3, r3, #30
 801cfaa:	d413      	bmi.n	801cfd4 <_printf_i+0x22c>
 801cfac:	68e0      	ldr	r0, [r4, #12]
 801cfae:	9b03      	ldr	r3, [sp, #12]
 801cfb0:	4298      	cmp	r0, r3
 801cfb2:	bfb8      	it	lt
 801cfb4:	4618      	movlt	r0, r3
 801cfb6:	e7a6      	b.n	801cf06 <_printf_i+0x15e>
 801cfb8:	2301      	movs	r3, #1
 801cfba:	4632      	mov	r2, r6
 801cfbc:	4649      	mov	r1, r9
 801cfbe:	4640      	mov	r0, r8
 801cfc0:	47d0      	blx	sl
 801cfc2:	3001      	adds	r0, #1
 801cfc4:	d09d      	beq.n	801cf02 <_printf_i+0x15a>
 801cfc6:	3501      	adds	r5, #1
 801cfc8:	68e3      	ldr	r3, [r4, #12]
 801cfca:	9903      	ldr	r1, [sp, #12]
 801cfcc:	1a5b      	subs	r3, r3, r1
 801cfce:	42ab      	cmp	r3, r5
 801cfd0:	dcf2      	bgt.n	801cfb8 <_printf_i+0x210>
 801cfd2:	e7eb      	b.n	801cfac <_printf_i+0x204>
 801cfd4:	2500      	movs	r5, #0
 801cfd6:	f104 0619 	add.w	r6, r4, #25
 801cfda:	e7f5      	b.n	801cfc8 <_printf_i+0x220>
 801cfdc:	0802047c 	.word	0x0802047c
 801cfe0:	0802048d 	.word	0x0802048d

0801cfe4 <__sflush_r>:
 801cfe4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801cfe8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801cfec:	0716      	lsls	r6, r2, #28
 801cfee:	4605      	mov	r5, r0
 801cff0:	460c      	mov	r4, r1
 801cff2:	d454      	bmi.n	801d09e <__sflush_r+0xba>
 801cff4:	684b      	ldr	r3, [r1, #4]
 801cff6:	2b00      	cmp	r3, #0
 801cff8:	dc02      	bgt.n	801d000 <__sflush_r+0x1c>
 801cffa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801cffc:	2b00      	cmp	r3, #0
 801cffe:	dd48      	ble.n	801d092 <__sflush_r+0xae>
 801d000:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801d002:	2e00      	cmp	r6, #0
 801d004:	d045      	beq.n	801d092 <__sflush_r+0xae>
 801d006:	2300      	movs	r3, #0
 801d008:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801d00c:	682f      	ldr	r7, [r5, #0]
 801d00e:	6a21      	ldr	r1, [r4, #32]
 801d010:	602b      	str	r3, [r5, #0]
 801d012:	d030      	beq.n	801d076 <__sflush_r+0x92>
 801d014:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801d016:	89a3      	ldrh	r3, [r4, #12]
 801d018:	0759      	lsls	r1, r3, #29
 801d01a:	d505      	bpl.n	801d028 <__sflush_r+0x44>
 801d01c:	6863      	ldr	r3, [r4, #4]
 801d01e:	1ad2      	subs	r2, r2, r3
 801d020:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801d022:	b10b      	cbz	r3, 801d028 <__sflush_r+0x44>
 801d024:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801d026:	1ad2      	subs	r2, r2, r3
 801d028:	2300      	movs	r3, #0
 801d02a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801d02c:	6a21      	ldr	r1, [r4, #32]
 801d02e:	4628      	mov	r0, r5
 801d030:	47b0      	blx	r6
 801d032:	1c43      	adds	r3, r0, #1
 801d034:	89a3      	ldrh	r3, [r4, #12]
 801d036:	d106      	bne.n	801d046 <__sflush_r+0x62>
 801d038:	6829      	ldr	r1, [r5, #0]
 801d03a:	291d      	cmp	r1, #29
 801d03c:	d82b      	bhi.n	801d096 <__sflush_r+0xb2>
 801d03e:	4a2a      	ldr	r2, [pc, #168]	@ (801d0e8 <__sflush_r+0x104>)
 801d040:	40ca      	lsrs	r2, r1
 801d042:	07d6      	lsls	r6, r2, #31
 801d044:	d527      	bpl.n	801d096 <__sflush_r+0xb2>
 801d046:	2200      	movs	r2, #0
 801d048:	6062      	str	r2, [r4, #4]
 801d04a:	04d9      	lsls	r1, r3, #19
 801d04c:	6922      	ldr	r2, [r4, #16]
 801d04e:	6022      	str	r2, [r4, #0]
 801d050:	d504      	bpl.n	801d05c <__sflush_r+0x78>
 801d052:	1c42      	adds	r2, r0, #1
 801d054:	d101      	bne.n	801d05a <__sflush_r+0x76>
 801d056:	682b      	ldr	r3, [r5, #0]
 801d058:	b903      	cbnz	r3, 801d05c <__sflush_r+0x78>
 801d05a:	6560      	str	r0, [r4, #84]	@ 0x54
 801d05c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801d05e:	602f      	str	r7, [r5, #0]
 801d060:	b1b9      	cbz	r1, 801d092 <__sflush_r+0xae>
 801d062:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801d066:	4299      	cmp	r1, r3
 801d068:	d002      	beq.n	801d070 <__sflush_r+0x8c>
 801d06a:	4628      	mov	r0, r5
 801d06c:	f7ff fb42 	bl	801c6f4 <_free_r>
 801d070:	2300      	movs	r3, #0
 801d072:	6363      	str	r3, [r4, #52]	@ 0x34
 801d074:	e00d      	b.n	801d092 <__sflush_r+0xae>
 801d076:	2301      	movs	r3, #1
 801d078:	4628      	mov	r0, r5
 801d07a:	47b0      	blx	r6
 801d07c:	4602      	mov	r2, r0
 801d07e:	1c50      	adds	r0, r2, #1
 801d080:	d1c9      	bne.n	801d016 <__sflush_r+0x32>
 801d082:	682b      	ldr	r3, [r5, #0]
 801d084:	2b00      	cmp	r3, #0
 801d086:	d0c6      	beq.n	801d016 <__sflush_r+0x32>
 801d088:	2b1d      	cmp	r3, #29
 801d08a:	d001      	beq.n	801d090 <__sflush_r+0xac>
 801d08c:	2b16      	cmp	r3, #22
 801d08e:	d11e      	bne.n	801d0ce <__sflush_r+0xea>
 801d090:	602f      	str	r7, [r5, #0]
 801d092:	2000      	movs	r0, #0
 801d094:	e022      	b.n	801d0dc <__sflush_r+0xf8>
 801d096:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801d09a:	b21b      	sxth	r3, r3
 801d09c:	e01b      	b.n	801d0d6 <__sflush_r+0xf2>
 801d09e:	690f      	ldr	r7, [r1, #16]
 801d0a0:	2f00      	cmp	r7, #0
 801d0a2:	d0f6      	beq.n	801d092 <__sflush_r+0xae>
 801d0a4:	0793      	lsls	r3, r2, #30
 801d0a6:	680e      	ldr	r6, [r1, #0]
 801d0a8:	bf08      	it	eq
 801d0aa:	694b      	ldreq	r3, [r1, #20]
 801d0ac:	600f      	str	r7, [r1, #0]
 801d0ae:	bf18      	it	ne
 801d0b0:	2300      	movne	r3, #0
 801d0b2:	eba6 0807 	sub.w	r8, r6, r7
 801d0b6:	608b      	str	r3, [r1, #8]
 801d0b8:	f1b8 0f00 	cmp.w	r8, #0
 801d0bc:	dde9      	ble.n	801d092 <__sflush_r+0xae>
 801d0be:	6a21      	ldr	r1, [r4, #32]
 801d0c0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801d0c2:	4643      	mov	r3, r8
 801d0c4:	463a      	mov	r2, r7
 801d0c6:	4628      	mov	r0, r5
 801d0c8:	47b0      	blx	r6
 801d0ca:	2800      	cmp	r0, #0
 801d0cc:	dc08      	bgt.n	801d0e0 <__sflush_r+0xfc>
 801d0ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801d0d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801d0d6:	81a3      	strh	r3, [r4, #12]
 801d0d8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801d0dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d0e0:	4407      	add	r7, r0
 801d0e2:	eba8 0800 	sub.w	r8, r8, r0
 801d0e6:	e7e7      	b.n	801d0b8 <__sflush_r+0xd4>
 801d0e8:	20400001 	.word	0x20400001

0801d0ec <_fflush_r>:
 801d0ec:	b538      	push	{r3, r4, r5, lr}
 801d0ee:	690b      	ldr	r3, [r1, #16]
 801d0f0:	4605      	mov	r5, r0
 801d0f2:	460c      	mov	r4, r1
 801d0f4:	b913      	cbnz	r3, 801d0fc <_fflush_r+0x10>
 801d0f6:	2500      	movs	r5, #0
 801d0f8:	4628      	mov	r0, r5
 801d0fa:	bd38      	pop	{r3, r4, r5, pc}
 801d0fc:	b118      	cbz	r0, 801d106 <_fflush_r+0x1a>
 801d0fe:	6a03      	ldr	r3, [r0, #32]
 801d100:	b90b      	cbnz	r3, 801d106 <_fflush_r+0x1a>
 801d102:	f7fe ff11 	bl	801bf28 <__sinit>
 801d106:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801d10a:	2b00      	cmp	r3, #0
 801d10c:	d0f3      	beq.n	801d0f6 <_fflush_r+0xa>
 801d10e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801d110:	07d0      	lsls	r0, r2, #31
 801d112:	d404      	bmi.n	801d11e <_fflush_r+0x32>
 801d114:	0599      	lsls	r1, r3, #22
 801d116:	d402      	bmi.n	801d11e <_fflush_r+0x32>
 801d118:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801d11a:	f7ff faa8 	bl	801c66e <__retarget_lock_acquire_recursive>
 801d11e:	4628      	mov	r0, r5
 801d120:	4621      	mov	r1, r4
 801d122:	f7ff ff5f 	bl	801cfe4 <__sflush_r>
 801d126:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801d128:	07da      	lsls	r2, r3, #31
 801d12a:	4605      	mov	r5, r0
 801d12c:	d4e4      	bmi.n	801d0f8 <_fflush_r+0xc>
 801d12e:	89a3      	ldrh	r3, [r4, #12]
 801d130:	059b      	lsls	r3, r3, #22
 801d132:	d4e1      	bmi.n	801d0f8 <_fflush_r+0xc>
 801d134:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801d136:	f7ff fa9b 	bl	801c670 <__retarget_lock_release_recursive>
 801d13a:	e7dd      	b.n	801d0f8 <_fflush_r+0xc>

0801d13c <fiprintf>:
 801d13c:	b40e      	push	{r1, r2, r3}
 801d13e:	b503      	push	{r0, r1, lr}
 801d140:	4601      	mov	r1, r0
 801d142:	ab03      	add	r3, sp, #12
 801d144:	4805      	ldr	r0, [pc, #20]	@ (801d15c <fiprintf+0x20>)
 801d146:	f853 2b04 	ldr.w	r2, [r3], #4
 801d14a:	6800      	ldr	r0, [r0, #0]
 801d14c:	9301      	str	r3, [sp, #4]
 801d14e:	f7ff fca5 	bl	801ca9c <_vfiprintf_r>
 801d152:	b002      	add	sp, #8
 801d154:	f85d eb04 	ldr.w	lr, [sp], #4
 801d158:	b003      	add	sp, #12
 801d15a:	4770      	bx	lr
 801d15c:	20002e40 	.word	0x20002e40

0801d160 <__swhatbuf_r>:
 801d160:	b570      	push	{r4, r5, r6, lr}
 801d162:	460c      	mov	r4, r1
 801d164:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801d168:	2900      	cmp	r1, #0
 801d16a:	b096      	sub	sp, #88	@ 0x58
 801d16c:	4615      	mov	r5, r2
 801d16e:	461e      	mov	r6, r3
 801d170:	da0d      	bge.n	801d18e <__swhatbuf_r+0x2e>
 801d172:	89a3      	ldrh	r3, [r4, #12]
 801d174:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801d178:	f04f 0100 	mov.w	r1, #0
 801d17c:	bf14      	ite	ne
 801d17e:	2340      	movne	r3, #64	@ 0x40
 801d180:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801d184:	2000      	movs	r0, #0
 801d186:	6031      	str	r1, [r6, #0]
 801d188:	602b      	str	r3, [r5, #0]
 801d18a:	b016      	add	sp, #88	@ 0x58
 801d18c:	bd70      	pop	{r4, r5, r6, pc}
 801d18e:	466a      	mov	r2, sp
 801d190:	f000 f848 	bl	801d224 <_fstat_r>
 801d194:	2800      	cmp	r0, #0
 801d196:	dbec      	blt.n	801d172 <__swhatbuf_r+0x12>
 801d198:	9901      	ldr	r1, [sp, #4]
 801d19a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801d19e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801d1a2:	4259      	negs	r1, r3
 801d1a4:	4159      	adcs	r1, r3
 801d1a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801d1aa:	e7eb      	b.n	801d184 <__swhatbuf_r+0x24>

0801d1ac <__smakebuf_r>:
 801d1ac:	898b      	ldrh	r3, [r1, #12]
 801d1ae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801d1b0:	079d      	lsls	r5, r3, #30
 801d1b2:	4606      	mov	r6, r0
 801d1b4:	460c      	mov	r4, r1
 801d1b6:	d507      	bpl.n	801d1c8 <__smakebuf_r+0x1c>
 801d1b8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801d1bc:	6023      	str	r3, [r4, #0]
 801d1be:	6123      	str	r3, [r4, #16]
 801d1c0:	2301      	movs	r3, #1
 801d1c2:	6163      	str	r3, [r4, #20]
 801d1c4:	b003      	add	sp, #12
 801d1c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801d1c8:	ab01      	add	r3, sp, #4
 801d1ca:	466a      	mov	r2, sp
 801d1cc:	f7ff ffc8 	bl	801d160 <__swhatbuf_r>
 801d1d0:	9f00      	ldr	r7, [sp, #0]
 801d1d2:	4605      	mov	r5, r0
 801d1d4:	4639      	mov	r1, r7
 801d1d6:	4630      	mov	r0, r6
 801d1d8:	f7fe fc74 	bl	801bac4 <_malloc_r>
 801d1dc:	b948      	cbnz	r0, 801d1f2 <__smakebuf_r+0x46>
 801d1de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801d1e2:	059a      	lsls	r2, r3, #22
 801d1e4:	d4ee      	bmi.n	801d1c4 <__smakebuf_r+0x18>
 801d1e6:	f023 0303 	bic.w	r3, r3, #3
 801d1ea:	f043 0302 	orr.w	r3, r3, #2
 801d1ee:	81a3      	strh	r3, [r4, #12]
 801d1f0:	e7e2      	b.n	801d1b8 <__smakebuf_r+0xc>
 801d1f2:	89a3      	ldrh	r3, [r4, #12]
 801d1f4:	6020      	str	r0, [r4, #0]
 801d1f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801d1fa:	81a3      	strh	r3, [r4, #12]
 801d1fc:	9b01      	ldr	r3, [sp, #4]
 801d1fe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801d202:	b15b      	cbz	r3, 801d21c <__smakebuf_r+0x70>
 801d204:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801d208:	4630      	mov	r0, r6
 801d20a:	f000 f81d 	bl	801d248 <_isatty_r>
 801d20e:	b128      	cbz	r0, 801d21c <__smakebuf_r+0x70>
 801d210:	89a3      	ldrh	r3, [r4, #12]
 801d212:	f023 0303 	bic.w	r3, r3, #3
 801d216:	f043 0301 	orr.w	r3, r3, #1
 801d21a:	81a3      	strh	r3, [r4, #12]
 801d21c:	89a3      	ldrh	r3, [r4, #12]
 801d21e:	431d      	orrs	r5, r3
 801d220:	81a5      	strh	r5, [r4, #12]
 801d222:	e7cf      	b.n	801d1c4 <__smakebuf_r+0x18>

0801d224 <_fstat_r>:
 801d224:	b538      	push	{r3, r4, r5, lr}
 801d226:	4d07      	ldr	r5, [pc, #28]	@ (801d244 <_fstat_r+0x20>)
 801d228:	2300      	movs	r3, #0
 801d22a:	4604      	mov	r4, r0
 801d22c:	4608      	mov	r0, r1
 801d22e:	4611      	mov	r1, r2
 801d230:	602b      	str	r3, [r5, #0]
 801d232:	f7e6 f841 	bl	80032b8 <_fstat>
 801d236:	1c43      	adds	r3, r0, #1
 801d238:	d102      	bne.n	801d240 <_fstat_r+0x1c>
 801d23a:	682b      	ldr	r3, [r5, #0]
 801d23c:	b103      	cbz	r3, 801d240 <_fstat_r+0x1c>
 801d23e:	6023      	str	r3, [r4, #0]
 801d240:	bd38      	pop	{r3, r4, r5, pc}
 801d242:	bf00      	nop
 801d244:	200117d0 	.word	0x200117d0

0801d248 <_isatty_r>:
 801d248:	b538      	push	{r3, r4, r5, lr}
 801d24a:	4d06      	ldr	r5, [pc, #24]	@ (801d264 <_isatty_r+0x1c>)
 801d24c:	2300      	movs	r3, #0
 801d24e:	4604      	mov	r4, r0
 801d250:	4608      	mov	r0, r1
 801d252:	602b      	str	r3, [r5, #0]
 801d254:	f7e6 f840 	bl	80032d8 <_isatty>
 801d258:	1c43      	adds	r3, r0, #1
 801d25a:	d102      	bne.n	801d262 <_isatty_r+0x1a>
 801d25c:	682b      	ldr	r3, [r5, #0]
 801d25e:	b103      	cbz	r3, 801d262 <_isatty_r+0x1a>
 801d260:	6023      	str	r3, [r4, #0]
 801d262:	bd38      	pop	{r3, r4, r5, pc}
 801d264:	200117d0 	.word	0x200117d0

0801d268 <abort>:
 801d268:	b508      	push	{r3, lr}
 801d26a:	2006      	movs	r0, #6
 801d26c:	f000 f82c 	bl	801d2c8 <raise>
 801d270:	2001      	movs	r0, #1
 801d272:	f7e5 ffd1 	bl	8003218 <_exit>

0801d276 <_raise_r>:
 801d276:	291f      	cmp	r1, #31
 801d278:	b538      	push	{r3, r4, r5, lr}
 801d27a:	4605      	mov	r5, r0
 801d27c:	460c      	mov	r4, r1
 801d27e:	d904      	bls.n	801d28a <_raise_r+0x14>
 801d280:	2316      	movs	r3, #22
 801d282:	6003      	str	r3, [r0, #0]
 801d284:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801d288:	bd38      	pop	{r3, r4, r5, pc}
 801d28a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801d28c:	b112      	cbz	r2, 801d294 <_raise_r+0x1e>
 801d28e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801d292:	b94b      	cbnz	r3, 801d2a8 <_raise_r+0x32>
 801d294:	4628      	mov	r0, r5
 801d296:	f000 f831 	bl	801d2fc <_getpid_r>
 801d29a:	4622      	mov	r2, r4
 801d29c:	4601      	mov	r1, r0
 801d29e:	4628      	mov	r0, r5
 801d2a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801d2a4:	f000 b818 	b.w	801d2d8 <_kill_r>
 801d2a8:	2b01      	cmp	r3, #1
 801d2aa:	d00a      	beq.n	801d2c2 <_raise_r+0x4c>
 801d2ac:	1c59      	adds	r1, r3, #1
 801d2ae:	d103      	bne.n	801d2b8 <_raise_r+0x42>
 801d2b0:	2316      	movs	r3, #22
 801d2b2:	6003      	str	r3, [r0, #0]
 801d2b4:	2001      	movs	r0, #1
 801d2b6:	e7e7      	b.n	801d288 <_raise_r+0x12>
 801d2b8:	2100      	movs	r1, #0
 801d2ba:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801d2be:	4620      	mov	r0, r4
 801d2c0:	4798      	blx	r3
 801d2c2:	2000      	movs	r0, #0
 801d2c4:	e7e0      	b.n	801d288 <_raise_r+0x12>
	...

0801d2c8 <raise>:
 801d2c8:	4b02      	ldr	r3, [pc, #8]	@ (801d2d4 <raise+0xc>)
 801d2ca:	4601      	mov	r1, r0
 801d2cc:	6818      	ldr	r0, [r3, #0]
 801d2ce:	f7ff bfd2 	b.w	801d276 <_raise_r>
 801d2d2:	bf00      	nop
 801d2d4:	20002e40 	.word	0x20002e40

0801d2d8 <_kill_r>:
 801d2d8:	b538      	push	{r3, r4, r5, lr}
 801d2da:	4d07      	ldr	r5, [pc, #28]	@ (801d2f8 <_kill_r+0x20>)
 801d2dc:	2300      	movs	r3, #0
 801d2de:	4604      	mov	r4, r0
 801d2e0:	4608      	mov	r0, r1
 801d2e2:	4611      	mov	r1, r2
 801d2e4:	602b      	str	r3, [r5, #0]
 801d2e6:	f7e5 ff87 	bl	80031f8 <_kill>
 801d2ea:	1c43      	adds	r3, r0, #1
 801d2ec:	d102      	bne.n	801d2f4 <_kill_r+0x1c>
 801d2ee:	682b      	ldr	r3, [r5, #0]
 801d2f0:	b103      	cbz	r3, 801d2f4 <_kill_r+0x1c>
 801d2f2:	6023      	str	r3, [r4, #0]
 801d2f4:	bd38      	pop	{r3, r4, r5, pc}
 801d2f6:	bf00      	nop
 801d2f8:	200117d0 	.word	0x200117d0

0801d2fc <_getpid_r>:
 801d2fc:	f7e5 bf74 	b.w	80031e8 <_getpid>

0801d300 <atan2>:
 801d300:	f000 bb32 	b.w	801d968 <__ieee754_atan2>

0801d304 <sqrt>:
 801d304:	b538      	push	{r3, r4, r5, lr}
 801d306:	ed2d 8b02 	vpush	{d8}
 801d30a:	ec55 4b10 	vmov	r4, r5, d0
 801d30e:	f000 f8cf 	bl	801d4b0 <__ieee754_sqrt>
 801d312:	4622      	mov	r2, r4
 801d314:	462b      	mov	r3, r5
 801d316:	4620      	mov	r0, r4
 801d318:	4629      	mov	r1, r5
 801d31a:	eeb0 8a40 	vmov.f32	s16, s0
 801d31e:	eef0 8a60 	vmov.f32	s17, s1
 801d322:	f7e3 fc1b 	bl	8000b5c <__aeabi_dcmpun>
 801d326:	b990      	cbnz	r0, 801d34e <sqrt+0x4a>
 801d328:	2200      	movs	r2, #0
 801d32a:	2300      	movs	r3, #0
 801d32c:	4620      	mov	r0, r4
 801d32e:	4629      	mov	r1, r5
 801d330:	f7e3 fbec 	bl	8000b0c <__aeabi_dcmplt>
 801d334:	b158      	cbz	r0, 801d34e <sqrt+0x4a>
 801d336:	f7ff f96f 	bl	801c618 <__errno>
 801d33a:	2321      	movs	r3, #33	@ 0x21
 801d33c:	6003      	str	r3, [r0, #0]
 801d33e:	2200      	movs	r2, #0
 801d340:	2300      	movs	r3, #0
 801d342:	4610      	mov	r0, r2
 801d344:	4619      	mov	r1, r3
 801d346:	f7e3 fa99 	bl	800087c <__aeabi_ddiv>
 801d34a:	ec41 0b18 	vmov	d8, r0, r1
 801d34e:	eeb0 0a48 	vmov.f32	s0, s16
 801d352:	eef0 0a68 	vmov.f32	s1, s17
 801d356:	ecbd 8b02 	vpop	{d8}
 801d35a:	bd38      	pop	{r3, r4, r5, pc}
 801d35c:	0000      	movs	r0, r0
	...

0801d360 <cos>:
 801d360:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801d362:	ec53 2b10 	vmov	r2, r3, d0
 801d366:	4826      	ldr	r0, [pc, #152]	@ (801d400 <cos+0xa0>)
 801d368:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 801d36c:	4281      	cmp	r1, r0
 801d36e:	d806      	bhi.n	801d37e <cos+0x1e>
 801d370:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 801d3f8 <cos+0x98>
 801d374:	b005      	add	sp, #20
 801d376:	f85d eb04 	ldr.w	lr, [sp], #4
 801d37a:	f000 b971 	b.w	801d660 <__kernel_cos>
 801d37e:	4821      	ldr	r0, [pc, #132]	@ (801d404 <cos+0xa4>)
 801d380:	4281      	cmp	r1, r0
 801d382:	d908      	bls.n	801d396 <cos+0x36>
 801d384:	4610      	mov	r0, r2
 801d386:	4619      	mov	r1, r3
 801d388:	f7e2 ff96 	bl	80002b8 <__aeabi_dsub>
 801d38c:	ec41 0b10 	vmov	d0, r0, r1
 801d390:	b005      	add	sp, #20
 801d392:	f85d fb04 	ldr.w	pc, [sp], #4
 801d396:	4668      	mov	r0, sp
 801d398:	f000 fbae 	bl	801daf8 <__ieee754_rem_pio2>
 801d39c:	f000 0003 	and.w	r0, r0, #3
 801d3a0:	2801      	cmp	r0, #1
 801d3a2:	d00b      	beq.n	801d3bc <cos+0x5c>
 801d3a4:	2802      	cmp	r0, #2
 801d3a6:	d015      	beq.n	801d3d4 <cos+0x74>
 801d3a8:	b9d8      	cbnz	r0, 801d3e2 <cos+0x82>
 801d3aa:	ed9d 1b02 	vldr	d1, [sp, #8]
 801d3ae:	ed9d 0b00 	vldr	d0, [sp]
 801d3b2:	f000 f955 	bl	801d660 <__kernel_cos>
 801d3b6:	ec51 0b10 	vmov	r0, r1, d0
 801d3ba:	e7e7      	b.n	801d38c <cos+0x2c>
 801d3bc:	ed9d 1b02 	vldr	d1, [sp, #8]
 801d3c0:	ed9d 0b00 	vldr	d0, [sp]
 801d3c4:	f000 fa14 	bl	801d7f0 <__kernel_sin>
 801d3c8:	ec53 2b10 	vmov	r2, r3, d0
 801d3cc:	4610      	mov	r0, r2
 801d3ce:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 801d3d2:	e7db      	b.n	801d38c <cos+0x2c>
 801d3d4:	ed9d 1b02 	vldr	d1, [sp, #8]
 801d3d8:	ed9d 0b00 	vldr	d0, [sp]
 801d3dc:	f000 f940 	bl	801d660 <__kernel_cos>
 801d3e0:	e7f2      	b.n	801d3c8 <cos+0x68>
 801d3e2:	ed9d 1b02 	vldr	d1, [sp, #8]
 801d3e6:	ed9d 0b00 	vldr	d0, [sp]
 801d3ea:	2001      	movs	r0, #1
 801d3ec:	f000 fa00 	bl	801d7f0 <__kernel_sin>
 801d3f0:	e7e1      	b.n	801d3b6 <cos+0x56>
 801d3f2:	bf00      	nop
 801d3f4:	f3af 8000 	nop.w
	...
 801d400:	3fe921fb 	.word	0x3fe921fb
 801d404:	7fefffff 	.word	0x7fefffff

0801d408 <sin>:
 801d408:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801d40a:	ec53 2b10 	vmov	r2, r3, d0
 801d40e:	4826      	ldr	r0, [pc, #152]	@ (801d4a8 <sin+0xa0>)
 801d410:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 801d414:	4281      	cmp	r1, r0
 801d416:	d807      	bhi.n	801d428 <sin+0x20>
 801d418:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 801d4a0 <sin+0x98>
 801d41c:	2000      	movs	r0, #0
 801d41e:	b005      	add	sp, #20
 801d420:	f85d eb04 	ldr.w	lr, [sp], #4
 801d424:	f000 b9e4 	b.w	801d7f0 <__kernel_sin>
 801d428:	4820      	ldr	r0, [pc, #128]	@ (801d4ac <sin+0xa4>)
 801d42a:	4281      	cmp	r1, r0
 801d42c:	d908      	bls.n	801d440 <sin+0x38>
 801d42e:	4610      	mov	r0, r2
 801d430:	4619      	mov	r1, r3
 801d432:	f7e2 ff41 	bl	80002b8 <__aeabi_dsub>
 801d436:	ec41 0b10 	vmov	d0, r0, r1
 801d43a:	b005      	add	sp, #20
 801d43c:	f85d fb04 	ldr.w	pc, [sp], #4
 801d440:	4668      	mov	r0, sp
 801d442:	f000 fb59 	bl	801daf8 <__ieee754_rem_pio2>
 801d446:	f000 0003 	and.w	r0, r0, #3
 801d44a:	2801      	cmp	r0, #1
 801d44c:	d00c      	beq.n	801d468 <sin+0x60>
 801d44e:	2802      	cmp	r0, #2
 801d450:	d011      	beq.n	801d476 <sin+0x6e>
 801d452:	b9e8      	cbnz	r0, 801d490 <sin+0x88>
 801d454:	ed9d 1b02 	vldr	d1, [sp, #8]
 801d458:	ed9d 0b00 	vldr	d0, [sp]
 801d45c:	2001      	movs	r0, #1
 801d45e:	f000 f9c7 	bl	801d7f0 <__kernel_sin>
 801d462:	ec51 0b10 	vmov	r0, r1, d0
 801d466:	e7e6      	b.n	801d436 <sin+0x2e>
 801d468:	ed9d 1b02 	vldr	d1, [sp, #8]
 801d46c:	ed9d 0b00 	vldr	d0, [sp]
 801d470:	f000 f8f6 	bl	801d660 <__kernel_cos>
 801d474:	e7f5      	b.n	801d462 <sin+0x5a>
 801d476:	ed9d 1b02 	vldr	d1, [sp, #8]
 801d47a:	ed9d 0b00 	vldr	d0, [sp]
 801d47e:	2001      	movs	r0, #1
 801d480:	f000 f9b6 	bl	801d7f0 <__kernel_sin>
 801d484:	ec53 2b10 	vmov	r2, r3, d0
 801d488:	4610      	mov	r0, r2
 801d48a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 801d48e:	e7d2      	b.n	801d436 <sin+0x2e>
 801d490:	ed9d 1b02 	vldr	d1, [sp, #8]
 801d494:	ed9d 0b00 	vldr	d0, [sp]
 801d498:	f000 f8e2 	bl	801d660 <__kernel_cos>
 801d49c:	e7f2      	b.n	801d484 <sin+0x7c>
 801d49e:	bf00      	nop
	...
 801d4a8:	3fe921fb 	.word	0x3fe921fb
 801d4ac:	7fefffff 	.word	0x7fefffff

0801d4b0 <__ieee754_sqrt>:
 801d4b0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d4b4:	4a66      	ldr	r2, [pc, #408]	@ (801d650 <__ieee754_sqrt+0x1a0>)
 801d4b6:	ec55 4b10 	vmov	r4, r5, d0
 801d4ba:	43aa      	bics	r2, r5
 801d4bc:	462b      	mov	r3, r5
 801d4be:	4621      	mov	r1, r4
 801d4c0:	d110      	bne.n	801d4e4 <__ieee754_sqrt+0x34>
 801d4c2:	4622      	mov	r2, r4
 801d4c4:	4620      	mov	r0, r4
 801d4c6:	4629      	mov	r1, r5
 801d4c8:	f7e3 f8ae 	bl	8000628 <__aeabi_dmul>
 801d4cc:	4602      	mov	r2, r0
 801d4ce:	460b      	mov	r3, r1
 801d4d0:	4620      	mov	r0, r4
 801d4d2:	4629      	mov	r1, r5
 801d4d4:	f7e2 fef2 	bl	80002bc <__adddf3>
 801d4d8:	4604      	mov	r4, r0
 801d4da:	460d      	mov	r5, r1
 801d4dc:	ec45 4b10 	vmov	d0, r4, r5
 801d4e0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d4e4:	2d00      	cmp	r5, #0
 801d4e6:	dc0e      	bgt.n	801d506 <__ieee754_sqrt+0x56>
 801d4e8:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 801d4ec:	4322      	orrs	r2, r4
 801d4ee:	d0f5      	beq.n	801d4dc <__ieee754_sqrt+0x2c>
 801d4f0:	b19d      	cbz	r5, 801d51a <__ieee754_sqrt+0x6a>
 801d4f2:	4622      	mov	r2, r4
 801d4f4:	4620      	mov	r0, r4
 801d4f6:	4629      	mov	r1, r5
 801d4f8:	f7e2 fede 	bl	80002b8 <__aeabi_dsub>
 801d4fc:	4602      	mov	r2, r0
 801d4fe:	460b      	mov	r3, r1
 801d500:	f7e3 f9bc 	bl	800087c <__aeabi_ddiv>
 801d504:	e7e8      	b.n	801d4d8 <__ieee754_sqrt+0x28>
 801d506:	152a      	asrs	r2, r5, #20
 801d508:	d115      	bne.n	801d536 <__ieee754_sqrt+0x86>
 801d50a:	2000      	movs	r0, #0
 801d50c:	e009      	b.n	801d522 <__ieee754_sqrt+0x72>
 801d50e:	0acb      	lsrs	r3, r1, #11
 801d510:	3a15      	subs	r2, #21
 801d512:	0549      	lsls	r1, r1, #21
 801d514:	2b00      	cmp	r3, #0
 801d516:	d0fa      	beq.n	801d50e <__ieee754_sqrt+0x5e>
 801d518:	e7f7      	b.n	801d50a <__ieee754_sqrt+0x5a>
 801d51a:	462a      	mov	r2, r5
 801d51c:	e7fa      	b.n	801d514 <__ieee754_sqrt+0x64>
 801d51e:	005b      	lsls	r3, r3, #1
 801d520:	3001      	adds	r0, #1
 801d522:	02dc      	lsls	r4, r3, #11
 801d524:	d5fb      	bpl.n	801d51e <__ieee754_sqrt+0x6e>
 801d526:	1e44      	subs	r4, r0, #1
 801d528:	1b12      	subs	r2, r2, r4
 801d52a:	f1c0 0420 	rsb	r4, r0, #32
 801d52e:	fa21 f404 	lsr.w	r4, r1, r4
 801d532:	4323      	orrs	r3, r4
 801d534:	4081      	lsls	r1, r0
 801d536:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801d53a:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 801d53e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801d542:	07d2      	lsls	r2, r2, #31
 801d544:	bf5c      	itt	pl
 801d546:	005b      	lslpl	r3, r3, #1
 801d548:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 801d54c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801d550:	bf58      	it	pl
 801d552:	0049      	lslpl	r1, r1, #1
 801d554:	2600      	movs	r6, #0
 801d556:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 801d55a:	107f      	asrs	r7, r7, #1
 801d55c:	0049      	lsls	r1, r1, #1
 801d55e:	2016      	movs	r0, #22
 801d560:	4632      	mov	r2, r6
 801d562:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 801d566:	1915      	adds	r5, r2, r4
 801d568:	429d      	cmp	r5, r3
 801d56a:	bfde      	ittt	le
 801d56c:	192a      	addle	r2, r5, r4
 801d56e:	1b5b      	suble	r3, r3, r5
 801d570:	1936      	addle	r6, r6, r4
 801d572:	0fcd      	lsrs	r5, r1, #31
 801d574:	3801      	subs	r0, #1
 801d576:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 801d57a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801d57e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 801d582:	d1f0      	bne.n	801d566 <__ieee754_sqrt+0xb6>
 801d584:	4605      	mov	r5, r0
 801d586:	2420      	movs	r4, #32
 801d588:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 801d58c:	4293      	cmp	r3, r2
 801d58e:	eb0c 0e00 	add.w	lr, ip, r0
 801d592:	dc02      	bgt.n	801d59a <__ieee754_sqrt+0xea>
 801d594:	d113      	bne.n	801d5be <__ieee754_sqrt+0x10e>
 801d596:	458e      	cmp	lr, r1
 801d598:	d811      	bhi.n	801d5be <__ieee754_sqrt+0x10e>
 801d59a:	f1be 0f00 	cmp.w	lr, #0
 801d59e:	eb0e 000c 	add.w	r0, lr, ip
 801d5a2:	da3f      	bge.n	801d624 <__ieee754_sqrt+0x174>
 801d5a4:	2800      	cmp	r0, #0
 801d5a6:	db3d      	blt.n	801d624 <__ieee754_sqrt+0x174>
 801d5a8:	f102 0801 	add.w	r8, r2, #1
 801d5ac:	1a9b      	subs	r3, r3, r2
 801d5ae:	458e      	cmp	lr, r1
 801d5b0:	bf88      	it	hi
 801d5b2:	f103 33ff 	addhi.w	r3, r3, #4294967295	@ 0xffffffff
 801d5b6:	eba1 010e 	sub.w	r1, r1, lr
 801d5ba:	4465      	add	r5, ip
 801d5bc:	4642      	mov	r2, r8
 801d5be:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 801d5c2:	3c01      	subs	r4, #1
 801d5c4:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 801d5c8:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801d5cc:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 801d5d0:	d1dc      	bne.n	801d58c <__ieee754_sqrt+0xdc>
 801d5d2:	4319      	orrs	r1, r3
 801d5d4:	d01b      	beq.n	801d60e <__ieee754_sqrt+0x15e>
 801d5d6:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 801d654 <__ieee754_sqrt+0x1a4>
 801d5da:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 801d658 <__ieee754_sqrt+0x1a8>
 801d5de:	e9da 0100 	ldrd	r0, r1, [sl]
 801d5e2:	e9db 2300 	ldrd	r2, r3, [fp]
 801d5e6:	f7e2 fe67 	bl	80002b8 <__aeabi_dsub>
 801d5ea:	e9da 8900 	ldrd	r8, r9, [sl]
 801d5ee:	4602      	mov	r2, r0
 801d5f0:	460b      	mov	r3, r1
 801d5f2:	4640      	mov	r0, r8
 801d5f4:	4649      	mov	r1, r9
 801d5f6:	f7e3 fa93 	bl	8000b20 <__aeabi_dcmple>
 801d5fa:	b140      	cbz	r0, 801d60e <__ieee754_sqrt+0x15e>
 801d5fc:	f1b5 3fff 	cmp.w	r5, #4294967295	@ 0xffffffff
 801d600:	e9da 0100 	ldrd	r0, r1, [sl]
 801d604:	e9db 2300 	ldrd	r2, r3, [fp]
 801d608:	d10e      	bne.n	801d628 <__ieee754_sqrt+0x178>
 801d60a:	3601      	adds	r6, #1
 801d60c:	4625      	mov	r5, r4
 801d60e:	1073      	asrs	r3, r6, #1
 801d610:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 801d614:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 801d618:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 801d61c:	086b      	lsrs	r3, r5, #1
 801d61e:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 801d622:	e759      	b.n	801d4d8 <__ieee754_sqrt+0x28>
 801d624:	4690      	mov	r8, r2
 801d626:	e7c1      	b.n	801d5ac <__ieee754_sqrt+0xfc>
 801d628:	f7e2 fe48 	bl	80002bc <__adddf3>
 801d62c:	e9da 8900 	ldrd	r8, r9, [sl]
 801d630:	4602      	mov	r2, r0
 801d632:	460b      	mov	r3, r1
 801d634:	4640      	mov	r0, r8
 801d636:	4649      	mov	r1, r9
 801d638:	f7e3 fa68 	bl	8000b0c <__aeabi_dcmplt>
 801d63c:	b120      	cbz	r0, 801d648 <__ieee754_sqrt+0x198>
 801d63e:	1cab      	adds	r3, r5, #2
 801d640:	bf08      	it	eq
 801d642:	3601      	addeq	r6, #1
 801d644:	3502      	adds	r5, #2
 801d646:	e7e2      	b.n	801d60e <__ieee754_sqrt+0x15e>
 801d648:	1c6b      	adds	r3, r5, #1
 801d64a:	f023 0501 	bic.w	r5, r3, #1
 801d64e:	e7de      	b.n	801d60e <__ieee754_sqrt+0x15e>
 801d650:	7ff00000 	.word	0x7ff00000
 801d654:	080205a8 	.word	0x080205a8
 801d658:	080205a0 	.word	0x080205a0
 801d65c:	00000000 	.word	0x00000000

0801d660 <__kernel_cos>:
 801d660:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d664:	ec57 6b10 	vmov	r6, r7, d0
 801d668:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 801d66c:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 801d670:	ed8d 1b00 	vstr	d1, [sp]
 801d674:	d206      	bcs.n	801d684 <__kernel_cos+0x24>
 801d676:	4630      	mov	r0, r6
 801d678:	4639      	mov	r1, r7
 801d67a:	f7e3 fa85 	bl	8000b88 <__aeabi_d2iz>
 801d67e:	2800      	cmp	r0, #0
 801d680:	f000 8088 	beq.w	801d794 <__kernel_cos+0x134>
 801d684:	4632      	mov	r2, r6
 801d686:	463b      	mov	r3, r7
 801d688:	4630      	mov	r0, r6
 801d68a:	4639      	mov	r1, r7
 801d68c:	f7e2 ffcc 	bl	8000628 <__aeabi_dmul>
 801d690:	4b51      	ldr	r3, [pc, #324]	@ (801d7d8 <__kernel_cos+0x178>)
 801d692:	2200      	movs	r2, #0
 801d694:	4604      	mov	r4, r0
 801d696:	460d      	mov	r5, r1
 801d698:	f7e2 ffc6 	bl	8000628 <__aeabi_dmul>
 801d69c:	a340      	add	r3, pc, #256	@ (adr r3, 801d7a0 <__kernel_cos+0x140>)
 801d69e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d6a2:	4682      	mov	sl, r0
 801d6a4:	468b      	mov	fp, r1
 801d6a6:	4620      	mov	r0, r4
 801d6a8:	4629      	mov	r1, r5
 801d6aa:	f7e2 ffbd 	bl	8000628 <__aeabi_dmul>
 801d6ae:	a33e      	add	r3, pc, #248	@ (adr r3, 801d7a8 <__kernel_cos+0x148>)
 801d6b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d6b4:	f7e2 fe02 	bl	80002bc <__adddf3>
 801d6b8:	4622      	mov	r2, r4
 801d6ba:	462b      	mov	r3, r5
 801d6bc:	f7e2 ffb4 	bl	8000628 <__aeabi_dmul>
 801d6c0:	a33b      	add	r3, pc, #236	@ (adr r3, 801d7b0 <__kernel_cos+0x150>)
 801d6c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d6c6:	f7e2 fdf7 	bl	80002b8 <__aeabi_dsub>
 801d6ca:	4622      	mov	r2, r4
 801d6cc:	462b      	mov	r3, r5
 801d6ce:	f7e2 ffab 	bl	8000628 <__aeabi_dmul>
 801d6d2:	a339      	add	r3, pc, #228	@ (adr r3, 801d7b8 <__kernel_cos+0x158>)
 801d6d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d6d8:	f7e2 fdf0 	bl	80002bc <__adddf3>
 801d6dc:	4622      	mov	r2, r4
 801d6de:	462b      	mov	r3, r5
 801d6e0:	f7e2 ffa2 	bl	8000628 <__aeabi_dmul>
 801d6e4:	a336      	add	r3, pc, #216	@ (adr r3, 801d7c0 <__kernel_cos+0x160>)
 801d6e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d6ea:	f7e2 fde5 	bl	80002b8 <__aeabi_dsub>
 801d6ee:	4622      	mov	r2, r4
 801d6f0:	462b      	mov	r3, r5
 801d6f2:	f7e2 ff99 	bl	8000628 <__aeabi_dmul>
 801d6f6:	a334      	add	r3, pc, #208	@ (adr r3, 801d7c8 <__kernel_cos+0x168>)
 801d6f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d6fc:	f7e2 fdde 	bl	80002bc <__adddf3>
 801d700:	4622      	mov	r2, r4
 801d702:	462b      	mov	r3, r5
 801d704:	f7e2 ff90 	bl	8000628 <__aeabi_dmul>
 801d708:	4622      	mov	r2, r4
 801d70a:	462b      	mov	r3, r5
 801d70c:	f7e2 ff8c 	bl	8000628 <__aeabi_dmul>
 801d710:	e9dd 2300 	ldrd	r2, r3, [sp]
 801d714:	4604      	mov	r4, r0
 801d716:	460d      	mov	r5, r1
 801d718:	4630      	mov	r0, r6
 801d71a:	4639      	mov	r1, r7
 801d71c:	f7e2 ff84 	bl	8000628 <__aeabi_dmul>
 801d720:	460b      	mov	r3, r1
 801d722:	4602      	mov	r2, r0
 801d724:	4629      	mov	r1, r5
 801d726:	4620      	mov	r0, r4
 801d728:	f7e2 fdc6 	bl	80002b8 <__aeabi_dsub>
 801d72c:	4b2b      	ldr	r3, [pc, #172]	@ (801d7dc <__kernel_cos+0x17c>)
 801d72e:	4598      	cmp	r8, r3
 801d730:	4606      	mov	r6, r0
 801d732:	460f      	mov	r7, r1
 801d734:	d810      	bhi.n	801d758 <__kernel_cos+0xf8>
 801d736:	4602      	mov	r2, r0
 801d738:	460b      	mov	r3, r1
 801d73a:	4650      	mov	r0, sl
 801d73c:	4659      	mov	r1, fp
 801d73e:	f7e2 fdbb 	bl	80002b8 <__aeabi_dsub>
 801d742:	460b      	mov	r3, r1
 801d744:	4926      	ldr	r1, [pc, #152]	@ (801d7e0 <__kernel_cos+0x180>)
 801d746:	4602      	mov	r2, r0
 801d748:	2000      	movs	r0, #0
 801d74a:	f7e2 fdb5 	bl	80002b8 <__aeabi_dsub>
 801d74e:	ec41 0b10 	vmov	d0, r0, r1
 801d752:	b003      	add	sp, #12
 801d754:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d758:	4b22      	ldr	r3, [pc, #136]	@ (801d7e4 <__kernel_cos+0x184>)
 801d75a:	4921      	ldr	r1, [pc, #132]	@ (801d7e0 <__kernel_cos+0x180>)
 801d75c:	4598      	cmp	r8, r3
 801d75e:	bf8c      	ite	hi
 801d760:	4d21      	ldrhi	r5, [pc, #132]	@ (801d7e8 <__kernel_cos+0x188>)
 801d762:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 801d766:	2400      	movs	r4, #0
 801d768:	4622      	mov	r2, r4
 801d76a:	462b      	mov	r3, r5
 801d76c:	2000      	movs	r0, #0
 801d76e:	f7e2 fda3 	bl	80002b8 <__aeabi_dsub>
 801d772:	4622      	mov	r2, r4
 801d774:	4680      	mov	r8, r0
 801d776:	4689      	mov	r9, r1
 801d778:	462b      	mov	r3, r5
 801d77a:	4650      	mov	r0, sl
 801d77c:	4659      	mov	r1, fp
 801d77e:	f7e2 fd9b 	bl	80002b8 <__aeabi_dsub>
 801d782:	4632      	mov	r2, r6
 801d784:	463b      	mov	r3, r7
 801d786:	f7e2 fd97 	bl	80002b8 <__aeabi_dsub>
 801d78a:	4602      	mov	r2, r0
 801d78c:	460b      	mov	r3, r1
 801d78e:	4640      	mov	r0, r8
 801d790:	4649      	mov	r1, r9
 801d792:	e7da      	b.n	801d74a <__kernel_cos+0xea>
 801d794:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 801d7d0 <__kernel_cos+0x170>
 801d798:	e7db      	b.n	801d752 <__kernel_cos+0xf2>
 801d79a:	bf00      	nop
 801d79c:	f3af 8000 	nop.w
 801d7a0:	be8838d4 	.word	0xbe8838d4
 801d7a4:	bda8fae9 	.word	0xbda8fae9
 801d7a8:	bdb4b1c4 	.word	0xbdb4b1c4
 801d7ac:	3e21ee9e 	.word	0x3e21ee9e
 801d7b0:	809c52ad 	.word	0x809c52ad
 801d7b4:	3e927e4f 	.word	0x3e927e4f
 801d7b8:	19cb1590 	.word	0x19cb1590
 801d7bc:	3efa01a0 	.word	0x3efa01a0
 801d7c0:	16c15177 	.word	0x16c15177
 801d7c4:	3f56c16c 	.word	0x3f56c16c
 801d7c8:	5555554c 	.word	0x5555554c
 801d7cc:	3fa55555 	.word	0x3fa55555
 801d7d0:	00000000 	.word	0x00000000
 801d7d4:	3ff00000 	.word	0x3ff00000
 801d7d8:	3fe00000 	.word	0x3fe00000
 801d7dc:	3fd33332 	.word	0x3fd33332
 801d7e0:	3ff00000 	.word	0x3ff00000
 801d7e4:	3fe90000 	.word	0x3fe90000
 801d7e8:	3fd20000 	.word	0x3fd20000
 801d7ec:	00000000 	.word	0x00000000

0801d7f0 <__kernel_sin>:
 801d7f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d7f4:	ec55 4b10 	vmov	r4, r5, d0
 801d7f8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801d7fc:	b085      	sub	sp, #20
 801d7fe:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 801d802:	ed8d 1b02 	vstr	d1, [sp, #8]
 801d806:	4680      	mov	r8, r0
 801d808:	d205      	bcs.n	801d816 <__kernel_sin+0x26>
 801d80a:	4620      	mov	r0, r4
 801d80c:	4629      	mov	r1, r5
 801d80e:	f7e3 f9bb 	bl	8000b88 <__aeabi_d2iz>
 801d812:	2800      	cmp	r0, #0
 801d814:	d052      	beq.n	801d8bc <__kernel_sin+0xcc>
 801d816:	4622      	mov	r2, r4
 801d818:	462b      	mov	r3, r5
 801d81a:	4620      	mov	r0, r4
 801d81c:	4629      	mov	r1, r5
 801d81e:	f7e2 ff03 	bl	8000628 <__aeabi_dmul>
 801d822:	4682      	mov	sl, r0
 801d824:	468b      	mov	fp, r1
 801d826:	4602      	mov	r2, r0
 801d828:	460b      	mov	r3, r1
 801d82a:	4620      	mov	r0, r4
 801d82c:	4629      	mov	r1, r5
 801d82e:	f7e2 fefb 	bl	8000628 <__aeabi_dmul>
 801d832:	a342      	add	r3, pc, #264	@ (adr r3, 801d93c <__kernel_sin+0x14c>)
 801d834:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d838:	e9cd 0100 	strd	r0, r1, [sp]
 801d83c:	4650      	mov	r0, sl
 801d83e:	4659      	mov	r1, fp
 801d840:	f7e2 fef2 	bl	8000628 <__aeabi_dmul>
 801d844:	a33f      	add	r3, pc, #252	@ (adr r3, 801d944 <__kernel_sin+0x154>)
 801d846:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d84a:	f7e2 fd35 	bl	80002b8 <__aeabi_dsub>
 801d84e:	4652      	mov	r2, sl
 801d850:	465b      	mov	r3, fp
 801d852:	f7e2 fee9 	bl	8000628 <__aeabi_dmul>
 801d856:	a33d      	add	r3, pc, #244	@ (adr r3, 801d94c <__kernel_sin+0x15c>)
 801d858:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d85c:	f7e2 fd2e 	bl	80002bc <__adddf3>
 801d860:	4652      	mov	r2, sl
 801d862:	465b      	mov	r3, fp
 801d864:	f7e2 fee0 	bl	8000628 <__aeabi_dmul>
 801d868:	a33a      	add	r3, pc, #232	@ (adr r3, 801d954 <__kernel_sin+0x164>)
 801d86a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d86e:	f7e2 fd23 	bl	80002b8 <__aeabi_dsub>
 801d872:	4652      	mov	r2, sl
 801d874:	465b      	mov	r3, fp
 801d876:	f7e2 fed7 	bl	8000628 <__aeabi_dmul>
 801d87a:	a338      	add	r3, pc, #224	@ (adr r3, 801d95c <__kernel_sin+0x16c>)
 801d87c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d880:	f7e2 fd1c 	bl	80002bc <__adddf3>
 801d884:	4606      	mov	r6, r0
 801d886:	460f      	mov	r7, r1
 801d888:	f1b8 0f00 	cmp.w	r8, #0
 801d88c:	d11b      	bne.n	801d8c6 <__kernel_sin+0xd6>
 801d88e:	4602      	mov	r2, r0
 801d890:	460b      	mov	r3, r1
 801d892:	4650      	mov	r0, sl
 801d894:	4659      	mov	r1, fp
 801d896:	f7e2 fec7 	bl	8000628 <__aeabi_dmul>
 801d89a:	a325      	add	r3, pc, #148	@ (adr r3, 801d930 <__kernel_sin+0x140>)
 801d89c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d8a0:	f7e2 fd0a 	bl	80002b8 <__aeabi_dsub>
 801d8a4:	e9dd 2300 	ldrd	r2, r3, [sp]
 801d8a8:	f7e2 febe 	bl	8000628 <__aeabi_dmul>
 801d8ac:	4602      	mov	r2, r0
 801d8ae:	460b      	mov	r3, r1
 801d8b0:	4620      	mov	r0, r4
 801d8b2:	4629      	mov	r1, r5
 801d8b4:	f7e2 fd02 	bl	80002bc <__adddf3>
 801d8b8:	4604      	mov	r4, r0
 801d8ba:	460d      	mov	r5, r1
 801d8bc:	ec45 4b10 	vmov	d0, r4, r5
 801d8c0:	b005      	add	sp, #20
 801d8c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d8c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801d8ca:	4b1b      	ldr	r3, [pc, #108]	@ (801d938 <__kernel_sin+0x148>)
 801d8cc:	2200      	movs	r2, #0
 801d8ce:	f7e2 feab 	bl	8000628 <__aeabi_dmul>
 801d8d2:	4632      	mov	r2, r6
 801d8d4:	4680      	mov	r8, r0
 801d8d6:	4689      	mov	r9, r1
 801d8d8:	463b      	mov	r3, r7
 801d8da:	e9dd 0100 	ldrd	r0, r1, [sp]
 801d8de:	f7e2 fea3 	bl	8000628 <__aeabi_dmul>
 801d8e2:	4602      	mov	r2, r0
 801d8e4:	460b      	mov	r3, r1
 801d8e6:	4640      	mov	r0, r8
 801d8e8:	4649      	mov	r1, r9
 801d8ea:	f7e2 fce5 	bl	80002b8 <__aeabi_dsub>
 801d8ee:	4652      	mov	r2, sl
 801d8f0:	465b      	mov	r3, fp
 801d8f2:	f7e2 fe99 	bl	8000628 <__aeabi_dmul>
 801d8f6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801d8fa:	f7e2 fcdd 	bl	80002b8 <__aeabi_dsub>
 801d8fe:	a30c      	add	r3, pc, #48	@ (adr r3, 801d930 <__kernel_sin+0x140>)
 801d900:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d904:	4606      	mov	r6, r0
 801d906:	460f      	mov	r7, r1
 801d908:	e9dd 0100 	ldrd	r0, r1, [sp]
 801d90c:	f7e2 fe8c 	bl	8000628 <__aeabi_dmul>
 801d910:	4602      	mov	r2, r0
 801d912:	460b      	mov	r3, r1
 801d914:	4630      	mov	r0, r6
 801d916:	4639      	mov	r1, r7
 801d918:	f7e2 fcd0 	bl	80002bc <__adddf3>
 801d91c:	4602      	mov	r2, r0
 801d91e:	460b      	mov	r3, r1
 801d920:	4620      	mov	r0, r4
 801d922:	4629      	mov	r1, r5
 801d924:	f7e2 fcc8 	bl	80002b8 <__aeabi_dsub>
 801d928:	e7c6      	b.n	801d8b8 <__kernel_sin+0xc8>
 801d92a:	bf00      	nop
 801d92c:	f3af 8000 	nop.w
 801d930:	55555549 	.word	0x55555549
 801d934:	3fc55555 	.word	0x3fc55555
 801d938:	3fe00000 	.word	0x3fe00000
 801d93c:	5acfd57c 	.word	0x5acfd57c
 801d940:	3de5d93a 	.word	0x3de5d93a
 801d944:	8a2b9ceb 	.word	0x8a2b9ceb
 801d948:	3e5ae5e6 	.word	0x3e5ae5e6
 801d94c:	57b1fe7d 	.word	0x57b1fe7d
 801d950:	3ec71de3 	.word	0x3ec71de3
 801d954:	19c161d5 	.word	0x19c161d5
 801d958:	3f2a01a0 	.word	0x3f2a01a0
 801d95c:	1110f8a6 	.word	0x1110f8a6
 801d960:	3f811111 	.word	0x3f811111
 801d964:	00000000 	.word	0x00000000

0801d968 <__ieee754_atan2>:
 801d968:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801d96c:	ec57 6b11 	vmov	r6, r7, d1
 801d970:	4273      	negs	r3, r6
 801d972:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 801daf0 <__ieee754_atan2+0x188>
 801d976:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 801d97a:	4333      	orrs	r3, r6
 801d97c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 801d980:	4543      	cmp	r3, r8
 801d982:	ec51 0b10 	vmov	r0, r1, d0
 801d986:	4635      	mov	r5, r6
 801d988:	d809      	bhi.n	801d99e <__ieee754_atan2+0x36>
 801d98a:	4244      	negs	r4, r0
 801d98c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801d990:	4304      	orrs	r4, r0
 801d992:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 801d996:	4544      	cmp	r4, r8
 801d998:	468e      	mov	lr, r1
 801d99a:	4681      	mov	r9, r0
 801d99c:	d907      	bls.n	801d9ae <__ieee754_atan2+0x46>
 801d99e:	4632      	mov	r2, r6
 801d9a0:	463b      	mov	r3, r7
 801d9a2:	f7e2 fc8b 	bl	80002bc <__adddf3>
 801d9a6:	ec41 0b10 	vmov	d0, r0, r1
 801d9aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801d9ae:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 801d9b2:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 801d9b6:	4334      	orrs	r4, r6
 801d9b8:	d103      	bne.n	801d9c2 <__ieee754_atan2+0x5a>
 801d9ba:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801d9be:	f000 ba97 	b.w	801def0 <atan>
 801d9c2:	17bc      	asrs	r4, r7, #30
 801d9c4:	f004 0402 	and.w	r4, r4, #2
 801d9c8:	ea53 0909 	orrs.w	r9, r3, r9
 801d9cc:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 801d9d0:	d107      	bne.n	801d9e2 <__ieee754_atan2+0x7a>
 801d9d2:	2c02      	cmp	r4, #2
 801d9d4:	d05f      	beq.n	801da96 <__ieee754_atan2+0x12e>
 801d9d6:	2c03      	cmp	r4, #3
 801d9d8:	d1e5      	bne.n	801d9a6 <__ieee754_atan2+0x3e>
 801d9da:	a143      	add	r1, pc, #268	@ (adr r1, 801dae8 <__ieee754_atan2+0x180>)
 801d9dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 801d9e0:	e7e1      	b.n	801d9a6 <__ieee754_atan2+0x3e>
 801d9e2:	4315      	orrs	r5, r2
 801d9e4:	d106      	bne.n	801d9f4 <__ieee754_atan2+0x8c>
 801d9e6:	f1be 0f00 	cmp.w	lr, #0
 801d9ea:	db5f      	blt.n	801daac <__ieee754_atan2+0x144>
 801d9ec:	a136      	add	r1, pc, #216	@ (adr r1, 801dac8 <__ieee754_atan2+0x160>)
 801d9ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 801d9f2:	e7d8      	b.n	801d9a6 <__ieee754_atan2+0x3e>
 801d9f4:	4542      	cmp	r2, r8
 801d9f6:	d10f      	bne.n	801da18 <__ieee754_atan2+0xb0>
 801d9f8:	4293      	cmp	r3, r2
 801d9fa:	f104 34ff 	add.w	r4, r4, #4294967295	@ 0xffffffff
 801d9fe:	d107      	bne.n	801da10 <__ieee754_atan2+0xa8>
 801da00:	2c02      	cmp	r4, #2
 801da02:	d84c      	bhi.n	801da9e <__ieee754_atan2+0x136>
 801da04:	4b36      	ldr	r3, [pc, #216]	@ (801dae0 <__ieee754_atan2+0x178>)
 801da06:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801da0a:	e9d3 0100 	ldrd	r0, r1, [r3]
 801da0e:	e7ca      	b.n	801d9a6 <__ieee754_atan2+0x3e>
 801da10:	2c02      	cmp	r4, #2
 801da12:	d848      	bhi.n	801daa6 <__ieee754_atan2+0x13e>
 801da14:	4b33      	ldr	r3, [pc, #204]	@ (801dae4 <__ieee754_atan2+0x17c>)
 801da16:	e7f6      	b.n	801da06 <__ieee754_atan2+0x9e>
 801da18:	4543      	cmp	r3, r8
 801da1a:	d0e4      	beq.n	801d9e6 <__ieee754_atan2+0x7e>
 801da1c:	1a9b      	subs	r3, r3, r2
 801da1e:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 801da22:	ea4f 5223 	mov.w	r2, r3, asr #20
 801da26:	da1e      	bge.n	801da66 <__ieee754_atan2+0xfe>
 801da28:	2f00      	cmp	r7, #0
 801da2a:	da01      	bge.n	801da30 <__ieee754_atan2+0xc8>
 801da2c:	323c      	adds	r2, #60	@ 0x3c
 801da2e:	db1e      	blt.n	801da6e <__ieee754_atan2+0x106>
 801da30:	4632      	mov	r2, r6
 801da32:	463b      	mov	r3, r7
 801da34:	f7e2 ff22 	bl	800087c <__aeabi_ddiv>
 801da38:	ec41 0b10 	vmov	d0, r0, r1
 801da3c:	f000 fbf0 	bl	801e220 <fabs>
 801da40:	f000 fa56 	bl	801def0 <atan>
 801da44:	ec51 0b10 	vmov	r0, r1, d0
 801da48:	2c01      	cmp	r4, #1
 801da4a:	d013      	beq.n	801da74 <__ieee754_atan2+0x10c>
 801da4c:	2c02      	cmp	r4, #2
 801da4e:	d015      	beq.n	801da7c <__ieee754_atan2+0x114>
 801da50:	2c00      	cmp	r4, #0
 801da52:	d0a8      	beq.n	801d9a6 <__ieee754_atan2+0x3e>
 801da54:	a318      	add	r3, pc, #96	@ (adr r3, 801dab8 <__ieee754_atan2+0x150>)
 801da56:	e9d3 2300 	ldrd	r2, r3, [r3]
 801da5a:	f7e2 fc2d 	bl	80002b8 <__aeabi_dsub>
 801da5e:	a318      	add	r3, pc, #96	@ (adr r3, 801dac0 <__ieee754_atan2+0x158>)
 801da60:	e9d3 2300 	ldrd	r2, r3, [r3]
 801da64:	e014      	b.n	801da90 <__ieee754_atan2+0x128>
 801da66:	a118      	add	r1, pc, #96	@ (adr r1, 801dac8 <__ieee754_atan2+0x160>)
 801da68:	e9d1 0100 	ldrd	r0, r1, [r1]
 801da6c:	e7ec      	b.n	801da48 <__ieee754_atan2+0xe0>
 801da6e:	2000      	movs	r0, #0
 801da70:	2100      	movs	r1, #0
 801da72:	e7e9      	b.n	801da48 <__ieee754_atan2+0xe0>
 801da74:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801da78:	4619      	mov	r1, r3
 801da7a:	e794      	b.n	801d9a6 <__ieee754_atan2+0x3e>
 801da7c:	a30e      	add	r3, pc, #56	@ (adr r3, 801dab8 <__ieee754_atan2+0x150>)
 801da7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801da82:	f7e2 fc19 	bl	80002b8 <__aeabi_dsub>
 801da86:	4602      	mov	r2, r0
 801da88:	460b      	mov	r3, r1
 801da8a:	a10d      	add	r1, pc, #52	@ (adr r1, 801dac0 <__ieee754_atan2+0x158>)
 801da8c:	e9d1 0100 	ldrd	r0, r1, [r1]
 801da90:	f7e2 fc12 	bl	80002b8 <__aeabi_dsub>
 801da94:	e787      	b.n	801d9a6 <__ieee754_atan2+0x3e>
 801da96:	a10a      	add	r1, pc, #40	@ (adr r1, 801dac0 <__ieee754_atan2+0x158>)
 801da98:	e9d1 0100 	ldrd	r0, r1, [r1]
 801da9c:	e783      	b.n	801d9a6 <__ieee754_atan2+0x3e>
 801da9e:	a10c      	add	r1, pc, #48	@ (adr r1, 801dad0 <__ieee754_atan2+0x168>)
 801daa0:	e9d1 0100 	ldrd	r0, r1, [r1]
 801daa4:	e77f      	b.n	801d9a6 <__ieee754_atan2+0x3e>
 801daa6:	2000      	movs	r0, #0
 801daa8:	2100      	movs	r1, #0
 801daaa:	e77c      	b.n	801d9a6 <__ieee754_atan2+0x3e>
 801daac:	a10a      	add	r1, pc, #40	@ (adr r1, 801dad8 <__ieee754_atan2+0x170>)
 801daae:	e9d1 0100 	ldrd	r0, r1, [r1]
 801dab2:	e778      	b.n	801d9a6 <__ieee754_atan2+0x3e>
 801dab4:	f3af 8000 	nop.w
 801dab8:	33145c07 	.word	0x33145c07
 801dabc:	3ca1a626 	.word	0x3ca1a626
 801dac0:	54442d18 	.word	0x54442d18
 801dac4:	400921fb 	.word	0x400921fb
 801dac8:	54442d18 	.word	0x54442d18
 801dacc:	3ff921fb 	.word	0x3ff921fb
 801dad0:	54442d18 	.word	0x54442d18
 801dad4:	3fe921fb 	.word	0x3fe921fb
 801dad8:	54442d18 	.word	0x54442d18
 801dadc:	bff921fb 	.word	0xbff921fb
 801dae0:	080205c8 	.word	0x080205c8
 801dae4:	080205b0 	.word	0x080205b0
 801dae8:	54442d18 	.word	0x54442d18
 801daec:	c00921fb 	.word	0xc00921fb
 801daf0:	7ff00000 	.word	0x7ff00000
 801daf4:	00000000 	.word	0x00000000

0801daf8 <__ieee754_rem_pio2>:
 801daf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801dafc:	ec57 6b10 	vmov	r6, r7, d0
 801db00:	4bc5      	ldr	r3, [pc, #788]	@ (801de18 <__ieee754_rem_pio2+0x320>)
 801db02:	b08d      	sub	sp, #52	@ 0x34
 801db04:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 801db08:	4598      	cmp	r8, r3
 801db0a:	4604      	mov	r4, r0
 801db0c:	9704      	str	r7, [sp, #16]
 801db0e:	d807      	bhi.n	801db20 <__ieee754_rem_pio2+0x28>
 801db10:	2200      	movs	r2, #0
 801db12:	2300      	movs	r3, #0
 801db14:	ed80 0b00 	vstr	d0, [r0]
 801db18:	e9c0 2302 	strd	r2, r3, [r0, #8]
 801db1c:	2500      	movs	r5, #0
 801db1e:	e028      	b.n	801db72 <__ieee754_rem_pio2+0x7a>
 801db20:	4bbe      	ldr	r3, [pc, #760]	@ (801de1c <__ieee754_rem_pio2+0x324>)
 801db22:	4598      	cmp	r8, r3
 801db24:	d878      	bhi.n	801dc18 <__ieee754_rem_pio2+0x120>
 801db26:	9b04      	ldr	r3, [sp, #16]
 801db28:	4dbd      	ldr	r5, [pc, #756]	@ (801de20 <__ieee754_rem_pio2+0x328>)
 801db2a:	2b00      	cmp	r3, #0
 801db2c:	4630      	mov	r0, r6
 801db2e:	a3ac      	add	r3, pc, #688	@ (adr r3, 801dde0 <__ieee754_rem_pio2+0x2e8>)
 801db30:	e9d3 2300 	ldrd	r2, r3, [r3]
 801db34:	4639      	mov	r1, r7
 801db36:	dd38      	ble.n	801dbaa <__ieee754_rem_pio2+0xb2>
 801db38:	f7e2 fbbe 	bl	80002b8 <__aeabi_dsub>
 801db3c:	45a8      	cmp	r8, r5
 801db3e:	4606      	mov	r6, r0
 801db40:	460f      	mov	r7, r1
 801db42:	d01a      	beq.n	801db7a <__ieee754_rem_pio2+0x82>
 801db44:	a3a8      	add	r3, pc, #672	@ (adr r3, 801dde8 <__ieee754_rem_pio2+0x2f0>)
 801db46:	e9d3 2300 	ldrd	r2, r3, [r3]
 801db4a:	f7e2 fbb5 	bl	80002b8 <__aeabi_dsub>
 801db4e:	4602      	mov	r2, r0
 801db50:	460b      	mov	r3, r1
 801db52:	4680      	mov	r8, r0
 801db54:	4689      	mov	r9, r1
 801db56:	4630      	mov	r0, r6
 801db58:	4639      	mov	r1, r7
 801db5a:	f7e2 fbad 	bl	80002b8 <__aeabi_dsub>
 801db5e:	a3a2      	add	r3, pc, #648	@ (adr r3, 801dde8 <__ieee754_rem_pio2+0x2f0>)
 801db60:	e9d3 2300 	ldrd	r2, r3, [r3]
 801db64:	f7e2 fba8 	bl	80002b8 <__aeabi_dsub>
 801db68:	e9c4 8900 	strd	r8, r9, [r4]
 801db6c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801db70:	2501      	movs	r5, #1
 801db72:	4628      	mov	r0, r5
 801db74:	b00d      	add	sp, #52	@ 0x34
 801db76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801db7a:	a39d      	add	r3, pc, #628	@ (adr r3, 801ddf0 <__ieee754_rem_pio2+0x2f8>)
 801db7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801db80:	f7e2 fb9a 	bl	80002b8 <__aeabi_dsub>
 801db84:	a39c      	add	r3, pc, #624	@ (adr r3, 801ddf8 <__ieee754_rem_pio2+0x300>)
 801db86:	e9d3 2300 	ldrd	r2, r3, [r3]
 801db8a:	4606      	mov	r6, r0
 801db8c:	460f      	mov	r7, r1
 801db8e:	f7e2 fb93 	bl	80002b8 <__aeabi_dsub>
 801db92:	4602      	mov	r2, r0
 801db94:	460b      	mov	r3, r1
 801db96:	4680      	mov	r8, r0
 801db98:	4689      	mov	r9, r1
 801db9a:	4630      	mov	r0, r6
 801db9c:	4639      	mov	r1, r7
 801db9e:	f7e2 fb8b 	bl	80002b8 <__aeabi_dsub>
 801dba2:	a395      	add	r3, pc, #596	@ (adr r3, 801ddf8 <__ieee754_rem_pio2+0x300>)
 801dba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dba8:	e7dc      	b.n	801db64 <__ieee754_rem_pio2+0x6c>
 801dbaa:	f7e2 fb87 	bl	80002bc <__adddf3>
 801dbae:	45a8      	cmp	r8, r5
 801dbb0:	4606      	mov	r6, r0
 801dbb2:	460f      	mov	r7, r1
 801dbb4:	d018      	beq.n	801dbe8 <__ieee754_rem_pio2+0xf0>
 801dbb6:	a38c      	add	r3, pc, #560	@ (adr r3, 801dde8 <__ieee754_rem_pio2+0x2f0>)
 801dbb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dbbc:	f7e2 fb7e 	bl	80002bc <__adddf3>
 801dbc0:	4602      	mov	r2, r0
 801dbc2:	460b      	mov	r3, r1
 801dbc4:	4680      	mov	r8, r0
 801dbc6:	4689      	mov	r9, r1
 801dbc8:	4630      	mov	r0, r6
 801dbca:	4639      	mov	r1, r7
 801dbcc:	f7e2 fb74 	bl	80002b8 <__aeabi_dsub>
 801dbd0:	a385      	add	r3, pc, #532	@ (adr r3, 801dde8 <__ieee754_rem_pio2+0x2f0>)
 801dbd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dbd6:	f7e2 fb71 	bl	80002bc <__adddf3>
 801dbda:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 801dbde:	e9c4 8900 	strd	r8, r9, [r4]
 801dbe2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801dbe6:	e7c4      	b.n	801db72 <__ieee754_rem_pio2+0x7a>
 801dbe8:	a381      	add	r3, pc, #516	@ (adr r3, 801ddf0 <__ieee754_rem_pio2+0x2f8>)
 801dbea:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dbee:	f7e2 fb65 	bl	80002bc <__adddf3>
 801dbf2:	a381      	add	r3, pc, #516	@ (adr r3, 801ddf8 <__ieee754_rem_pio2+0x300>)
 801dbf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dbf8:	4606      	mov	r6, r0
 801dbfa:	460f      	mov	r7, r1
 801dbfc:	f7e2 fb5e 	bl	80002bc <__adddf3>
 801dc00:	4602      	mov	r2, r0
 801dc02:	460b      	mov	r3, r1
 801dc04:	4680      	mov	r8, r0
 801dc06:	4689      	mov	r9, r1
 801dc08:	4630      	mov	r0, r6
 801dc0a:	4639      	mov	r1, r7
 801dc0c:	f7e2 fb54 	bl	80002b8 <__aeabi_dsub>
 801dc10:	a379      	add	r3, pc, #484	@ (adr r3, 801ddf8 <__ieee754_rem_pio2+0x300>)
 801dc12:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dc16:	e7de      	b.n	801dbd6 <__ieee754_rem_pio2+0xde>
 801dc18:	4b82      	ldr	r3, [pc, #520]	@ (801de24 <__ieee754_rem_pio2+0x32c>)
 801dc1a:	4598      	cmp	r8, r3
 801dc1c:	f200 80d1 	bhi.w	801ddc2 <__ieee754_rem_pio2+0x2ca>
 801dc20:	f000 fafe 	bl	801e220 <fabs>
 801dc24:	ec57 6b10 	vmov	r6, r7, d0
 801dc28:	a375      	add	r3, pc, #468	@ (adr r3, 801de00 <__ieee754_rem_pio2+0x308>)
 801dc2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dc2e:	4630      	mov	r0, r6
 801dc30:	4639      	mov	r1, r7
 801dc32:	f7e2 fcf9 	bl	8000628 <__aeabi_dmul>
 801dc36:	4b7c      	ldr	r3, [pc, #496]	@ (801de28 <__ieee754_rem_pio2+0x330>)
 801dc38:	2200      	movs	r2, #0
 801dc3a:	f7e2 fb3f 	bl	80002bc <__adddf3>
 801dc3e:	f7e2 ffa3 	bl	8000b88 <__aeabi_d2iz>
 801dc42:	4605      	mov	r5, r0
 801dc44:	f7e2 fc86 	bl	8000554 <__aeabi_i2d>
 801dc48:	4602      	mov	r2, r0
 801dc4a:	460b      	mov	r3, r1
 801dc4c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801dc50:	a363      	add	r3, pc, #396	@ (adr r3, 801dde0 <__ieee754_rem_pio2+0x2e8>)
 801dc52:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dc56:	f7e2 fce7 	bl	8000628 <__aeabi_dmul>
 801dc5a:	4602      	mov	r2, r0
 801dc5c:	460b      	mov	r3, r1
 801dc5e:	4630      	mov	r0, r6
 801dc60:	4639      	mov	r1, r7
 801dc62:	f7e2 fb29 	bl	80002b8 <__aeabi_dsub>
 801dc66:	a360      	add	r3, pc, #384	@ (adr r3, 801dde8 <__ieee754_rem_pio2+0x2f0>)
 801dc68:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dc6c:	4682      	mov	sl, r0
 801dc6e:	468b      	mov	fp, r1
 801dc70:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801dc74:	f7e2 fcd8 	bl	8000628 <__aeabi_dmul>
 801dc78:	2d1f      	cmp	r5, #31
 801dc7a:	4606      	mov	r6, r0
 801dc7c:	460f      	mov	r7, r1
 801dc7e:	dc0c      	bgt.n	801dc9a <__ieee754_rem_pio2+0x1a2>
 801dc80:	4b6a      	ldr	r3, [pc, #424]	@ (801de2c <__ieee754_rem_pio2+0x334>)
 801dc82:	1e6a      	subs	r2, r5, #1
 801dc84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801dc88:	4543      	cmp	r3, r8
 801dc8a:	d006      	beq.n	801dc9a <__ieee754_rem_pio2+0x1a2>
 801dc8c:	4632      	mov	r2, r6
 801dc8e:	463b      	mov	r3, r7
 801dc90:	4650      	mov	r0, sl
 801dc92:	4659      	mov	r1, fp
 801dc94:	f7e2 fb10 	bl	80002b8 <__aeabi_dsub>
 801dc98:	e00e      	b.n	801dcb8 <__ieee754_rem_pio2+0x1c0>
 801dc9a:	463b      	mov	r3, r7
 801dc9c:	4632      	mov	r2, r6
 801dc9e:	4650      	mov	r0, sl
 801dca0:	4659      	mov	r1, fp
 801dca2:	f7e2 fb09 	bl	80002b8 <__aeabi_dsub>
 801dca6:	ea4f 5328 	mov.w	r3, r8, asr #20
 801dcaa:	9305      	str	r3, [sp, #20]
 801dcac:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801dcb0:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 801dcb4:	2b10      	cmp	r3, #16
 801dcb6:	dc02      	bgt.n	801dcbe <__ieee754_rem_pio2+0x1c6>
 801dcb8:	e9c4 0100 	strd	r0, r1, [r4]
 801dcbc:	e039      	b.n	801dd32 <__ieee754_rem_pio2+0x23a>
 801dcbe:	a34c      	add	r3, pc, #304	@ (adr r3, 801ddf0 <__ieee754_rem_pio2+0x2f8>)
 801dcc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dcc4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801dcc8:	f7e2 fcae 	bl	8000628 <__aeabi_dmul>
 801dccc:	4606      	mov	r6, r0
 801dcce:	460f      	mov	r7, r1
 801dcd0:	4602      	mov	r2, r0
 801dcd2:	460b      	mov	r3, r1
 801dcd4:	4650      	mov	r0, sl
 801dcd6:	4659      	mov	r1, fp
 801dcd8:	f7e2 faee 	bl	80002b8 <__aeabi_dsub>
 801dcdc:	4602      	mov	r2, r0
 801dcde:	460b      	mov	r3, r1
 801dce0:	4680      	mov	r8, r0
 801dce2:	4689      	mov	r9, r1
 801dce4:	4650      	mov	r0, sl
 801dce6:	4659      	mov	r1, fp
 801dce8:	f7e2 fae6 	bl	80002b8 <__aeabi_dsub>
 801dcec:	4632      	mov	r2, r6
 801dcee:	463b      	mov	r3, r7
 801dcf0:	f7e2 fae2 	bl	80002b8 <__aeabi_dsub>
 801dcf4:	a340      	add	r3, pc, #256	@ (adr r3, 801ddf8 <__ieee754_rem_pio2+0x300>)
 801dcf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dcfa:	4606      	mov	r6, r0
 801dcfc:	460f      	mov	r7, r1
 801dcfe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801dd02:	f7e2 fc91 	bl	8000628 <__aeabi_dmul>
 801dd06:	4632      	mov	r2, r6
 801dd08:	463b      	mov	r3, r7
 801dd0a:	f7e2 fad5 	bl	80002b8 <__aeabi_dsub>
 801dd0e:	4602      	mov	r2, r0
 801dd10:	460b      	mov	r3, r1
 801dd12:	4606      	mov	r6, r0
 801dd14:	460f      	mov	r7, r1
 801dd16:	4640      	mov	r0, r8
 801dd18:	4649      	mov	r1, r9
 801dd1a:	f7e2 facd 	bl	80002b8 <__aeabi_dsub>
 801dd1e:	9a05      	ldr	r2, [sp, #20]
 801dd20:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801dd24:	1ad3      	subs	r3, r2, r3
 801dd26:	2b31      	cmp	r3, #49	@ 0x31
 801dd28:	dc20      	bgt.n	801dd6c <__ieee754_rem_pio2+0x274>
 801dd2a:	e9c4 0100 	strd	r0, r1, [r4]
 801dd2e:	46c2      	mov	sl, r8
 801dd30:	46cb      	mov	fp, r9
 801dd32:	e9d4 8900 	ldrd	r8, r9, [r4]
 801dd36:	4650      	mov	r0, sl
 801dd38:	4642      	mov	r2, r8
 801dd3a:	464b      	mov	r3, r9
 801dd3c:	4659      	mov	r1, fp
 801dd3e:	f7e2 fabb 	bl	80002b8 <__aeabi_dsub>
 801dd42:	463b      	mov	r3, r7
 801dd44:	4632      	mov	r2, r6
 801dd46:	f7e2 fab7 	bl	80002b8 <__aeabi_dsub>
 801dd4a:	9b04      	ldr	r3, [sp, #16]
 801dd4c:	2b00      	cmp	r3, #0
 801dd4e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801dd52:	f6bf af0e 	bge.w	801db72 <__ieee754_rem_pio2+0x7a>
 801dd56:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 801dd5a:	6063      	str	r3, [r4, #4]
 801dd5c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801dd60:	f8c4 8000 	str.w	r8, [r4]
 801dd64:	60a0      	str	r0, [r4, #8]
 801dd66:	60e3      	str	r3, [r4, #12]
 801dd68:	426d      	negs	r5, r5
 801dd6a:	e702      	b.n	801db72 <__ieee754_rem_pio2+0x7a>
 801dd6c:	a326      	add	r3, pc, #152	@ (adr r3, 801de08 <__ieee754_rem_pio2+0x310>)
 801dd6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dd72:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801dd76:	f7e2 fc57 	bl	8000628 <__aeabi_dmul>
 801dd7a:	4606      	mov	r6, r0
 801dd7c:	460f      	mov	r7, r1
 801dd7e:	4602      	mov	r2, r0
 801dd80:	460b      	mov	r3, r1
 801dd82:	4640      	mov	r0, r8
 801dd84:	4649      	mov	r1, r9
 801dd86:	f7e2 fa97 	bl	80002b8 <__aeabi_dsub>
 801dd8a:	4602      	mov	r2, r0
 801dd8c:	460b      	mov	r3, r1
 801dd8e:	4682      	mov	sl, r0
 801dd90:	468b      	mov	fp, r1
 801dd92:	4640      	mov	r0, r8
 801dd94:	4649      	mov	r1, r9
 801dd96:	f7e2 fa8f 	bl	80002b8 <__aeabi_dsub>
 801dd9a:	4632      	mov	r2, r6
 801dd9c:	463b      	mov	r3, r7
 801dd9e:	f7e2 fa8b 	bl	80002b8 <__aeabi_dsub>
 801dda2:	a31b      	add	r3, pc, #108	@ (adr r3, 801de10 <__ieee754_rem_pio2+0x318>)
 801dda4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dda8:	4606      	mov	r6, r0
 801ddaa:	460f      	mov	r7, r1
 801ddac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801ddb0:	f7e2 fc3a 	bl	8000628 <__aeabi_dmul>
 801ddb4:	4632      	mov	r2, r6
 801ddb6:	463b      	mov	r3, r7
 801ddb8:	f7e2 fa7e 	bl	80002b8 <__aeabi_dsub>
 801ddbc:	4606      	mov	r6, r0
 801ddbe:	460f      	mov	r7, r1
 801ddc0:	e764      	b.n	801dc8c <__ieee754_rem_pio2+0x194>
 801ddc2:	4b1b      	ldr	r3, [pc, #108]	@ (801de30 <__ieee754_rem_pio2+0x338>)
 801ddc4:	4598      	cmp	r8, r3
 801ddc6:	d935      	bls.n	801de34 <__ieee754_rem_pio2+0x33c>
 801ddc8:	4632      	mov	r2, r6
 801ddca:	463b      	mov	r3, r7
 801ddcc:	4630      	mov	r0, r6
 801ddce:	4639      	mov	r1, r7
 801ddd0:	f7e2 fa72 	bl	80002b8 <__aeabi_dsub>
 801ddd4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801ddd8:	e9c4 0100 	strd	r0, r1, [r4]
 801dddc:	e69e      	b.n	801db1c <__ieee754_rem_pio2+0x24>
 801ddde:	bf00      	nop
 801dde0:	54400000 	.word	0x54400000
 801dde4:	3ff921fb 	.word	0x3ff921fb
 801dde8:	1a626331 	.word	0x1a626331
 801ddec:	3dd0b461 	.word	0x3dd0b461
 801ddf0:	1a600000 	.word	0x1a600000
 801ddf4:	3dd0b461 	.word	0x3dd0b461
 801ddf8:	2e037073 	.word	0x2e037073
 801ddfc:	3ba3198a 	.word	0x3ba3198a
 801de00:	6dc9c883 	.word	0x6dc9c883
 801de04:	3fe45f30 	.word	0x3fe45f30
 801de08:	2e000000 	.word	0x2e000000
 801de0c:	3ba3198a 	.word	0x3ba3198a
 801de10:	252049c1 	.word	0x252049c1
 801de14:	397b839a 	.word	0x397b839a
 801de18:	3fe921fb 	.word	0x3fe921fb
 801de1c:	4002d97b 	.word	0x4002d97b
 801de20:	3ff921fb 	.word	0x3ff921fb
 801de24:	413921fb 	.word	0x413921fb
 801de28:	3fe00000 	.word	0x3fe00000
 801de2c:	080205e0 	.word	0x080205e0
 801de30:	7fefffff 	.word	0x7fefffff
 801de34:	ea4f 5528 	mov.w	r5, r8, asr #20
 801de38:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 801de3c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 801de40:	4630      	mov	r0, r6
 801de42:	460f      	mov	r7, r1
 801de44:	f7e2 fea0 	bl	8000b88 <__aeabi_d2iz>
 801de48:	f7e2 fb84 	bl	8000554 <__aeabi_i2d>
 801de4c:	4602      	mov	r2, r0
 801de4e:	460b      	mov	r3, r1
 801de50:	4630      	mov	r0, r6
 801de52:	4639      	mov	r1, r7
 801de54:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801de58:	f7e2 fa2e 	bl	80002b8 <__aeabi_dsub>
 801de5c:	4b22      	ldr	r3, [pc, #136]	@ (801dee8 <__ieee754_rem_pio2+0x3f0>)
 801de5e:	2200      	movs	r2, #0
 801de60:	f7e2 fbe2 	bl	8000628 <__aeabi_dmul>
 801de64:	460f      	mov	r7, r1
 801de66:	4606      	mov	r6, r0
 801de68:	f7e2 fe8e 	bl	8000b88 <__aeabi_d2iz>
 801de6c:	f7e2 fb72 	bl	8000554 <__aeabi_i2d>
 801de70:	4602      	mov	r2, r0
 801de72:	460b      	mov	r3, r1
 801de74:	4630      	mov	r0, r6
 801de76:	4639      	mov	r1, r7
 801de78:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801de7c:	f7e2 fa1c 	bl	80002b8 <__aeabi_dsub>
 801de80:	4b19      	ldr	r3, [pc, #100]	@ (801dee8 <__ieee754_rem_pio2+0x3f0>)
 801de82:	2200      	movs	r2, #0
 801de84:	f7e2 fbd0 	bl	8000628 <__aeabi_dmul>
 801de88:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 801de8c:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 801de90:	f04f 0803 	mov.w	r8, #3
 801de94:	2600      	movs	r6, #0
 801de96:	2700      	movs	r7, #0
 801de98:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 801de9c:	4632      	mov	r2, r6
 801de9e:	463b      	mov	r3, r7
 801dea0:	46c2      	mov	sl, r8
 801dea2:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801dea6:	f7e2 fe27 	bl	8000af8 <__aeabi_dcmpeq>
 801deaa:	2800      	cmp	r0, #0
 801deac:	d1f4      	bne.n	801de98 <__ieee754_rem_pio2+0x3a0>
 801deae:	4b0f      	ldr	r3, [pc, #60]	@ (801deec <__ieee754_rem_pio2+0x3f4>)
 801deb0:	9301      	str	r3, [sp, #4]
 801deb2:	2302      	movs	r3, #2
 801deb4:	9300      	str	r3, [sp, #0]
 801deb6:	462a      	mov	r2, r5
 801deb8:	4653      	mov	r3, sl
 801deba:	4621      	mov	r1, r4
 801debc:	a806      	add	r0, sp, #24
 801debe:	f000 f9b7 	bl	801e230 <__kernel_rem_pio2>
 801dec2:	9b04      	ldr	r3, [sp, #16]
 801dec4:	2b00      	cmp	r3, #0
 801dec6:	4605      	mov	r5, r0
 801dec8:	f6bf ae53 	bge.w	801db72 <__ieee754_rem_pio2+0x7a>
 801decc:	e9d4 2100 	ldrd	r2, r1, [r4]
 801ded0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801ded4:	e9c4 2300 	strd	r2, r3, [r4]
 801ded8:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 801dedc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801dee0:	e9c4 2302 	strd	r2, r3, [r4, #8]
 801dee4:	e740      	b.n	801dd68 <__ieee754_rem_pio2+0x270>
 801dee6:	bf00      	nop
 801dee8:	41700000 	.word	0x41700000
 801deec:	08020660 	.word	0x08020660

0801def0 <atan>:
 801def0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801def4:	ec55 4b10 	vmov	r4, r5, d0
 801def8:	4bbf      	ldr	r3, [pc, #764]	@ (801e1f8 <atan+0x308>)
 801defa:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 801defe:	429e      	cmp	r6, r3
 801df00:	46ab      	mov	fp, r5
 801df02:	d918      	bls.n	801df36 <atan+0x46>
 801df04:	4bbd      	ldr	r3, [pc, #756]	@ (801e1fc <atan+0x30c>)
 801df06:	429e      	cmp	r6, r3
 801df08:	d801      	bhi.n	801df0e <atan+0x1e>
 801df0a:	d109      	bne.n	801df20 <atan+0x30>
 801df0c:	b144      	cbz	r4, 801df20 <atan+0x30>
 801df0e:	4622      	mov	r2, r4
 801df10:	462b      	mov	r3, r5
 801df12:	4620      	mov	r0, r4
 801df14:	4629      	mov	r1, r5
 801df16:	f7e2 f9d1 	bl	80002bc <__adddf3>
 801df1a:	4604      	mov	r4, r0
 801df1c:	460d      	mov	r5, r1
 801df1e:	e006      	b.n	801df2e <atan+0x3e>
 801df20:	f1bb 0f00 	cmp.w	fp, #0
 801df24:	f340 812b 	ble.w	801e17e <atan+0x28e>
 801df28:	a597      	add	r5, pc, #604	@ (adr r5, 801e188 <atan+0x298>)
 801df2a:	e9d5 4500 	ldrd	r4, r5, [r5]
 801df2e:	ec45 4b10 	vmov	d0, r4, r5
 801df32:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801df36:	4bb2      	ldr	r3, [pc, #712]	@ (801e200 <atan+0x310>)
 801df38:	429e      	cmp	r6, r3
 801df3a:	d813      	bhi.n	801df64 <atan+0x74>
 801df3c:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 801df40:	429e      	cmp	r6, r3
 801df42:	d80c      	bhi.n	801df5e <atan+0x6e>
 801df44:	a392      	add	r3, pc, #584	@ (adr r3, 801e190 <atan+0x2a0>)
 801df46:	e9d3 2300 	ldrd	r2, r3, [r3]
 801df4a:	4620      	mov	r0, r4
 801df4c:	4629      	mov	r1, r5
 801df4e:	f7e2 f9b5 	bl	80002bc <__adddf3>
 801df52:	4bac      	ldr	r3, [pc, #688]	@ (801e204 <atan+0x314>)
 801df54:	2200      	movs	r2, #0
 801df56:	f7e2 fdf7 	bl	8000b48 <__aeabi_dcmpgt>
 801df5a:	2800      	cmp	r0, #0
 801df5c:	d1e7      	bne.n	801df2e <atan+0x3e>
 801df5e:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 801df62:	e029      	b.n	801dfb8 <atan+0xc8>
 801df64:	f000 f95c 	bl	801e220 <fabs>
 801df68:	4ba7      	ldr	r3, [pc, #668]	@ (801e208 <atan+0x318>)
 801df6a:	429e      	cmp	r6, r3
 801df6c:	ec55 4b10 	vmov	r4, r5, d0
 801df70:	f200 80bc 	bhi.w	801e0ec <atan+0x1fc>
 801df74:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 801df78:	429e      	cmp	r6, r3
 801df7a:	f200 809e 	bhi.w	801e0ba <atan+0x1ca>
 801df7e:	4622      	mov	r2, r4
 801df80:	462b      	mov	r3, r5
 801df82:	4620      	mov	r0, r4
 801df84:	4629      	mov	r1, r5
 801df86:	f7e2 f999 	bl	80002bc <__adddf3>
 801df8a:	4b9e      	ldr	r3, [pc, #632]	@ (801e204 <atan+0x314>)
 801df8c:	2200      	movs	r2, #0
 801df8e:	f7e2 f993 	bl	80002b8 <__aeabi_dsub>
 801df92:	2200      	movs	r2, #0
 801df94:	4606      	mov	r6, r0
 801df96:	460f      	mov	r7, r1
 801df98:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 801df9c:	4620      	mov	r0, r4
 801df9e:	4629      	mov	r1, r5
 801dfa0:	f7e2 f98c 	bl	80002bc <__adddf3>
 801dfa4:	4602      	mov	r2, r0
 801dfa6:	460b      	mov	r3, r1
 801dfa8:	4630      	mov	r0, r6
 801dfaa:	4639      	mov	r1, r7
 801dfac:	f7e2 fc66 	bl	800087c <__aeabi_ddiv>
 801dfb0:	f04f 0a00 	mov.w	sl, #0
 801dfb4:	4604      	mov	r4, r0
 801dfb6:	460d      	mov	r5, r1
 801dfb8:	4622      	mov	r2, r4
 801dfba:	462b      	mov	r3, r5
 801dfbc:	4620      	mov	r0, r4
 801dfbe:	4629      	mov	r1, r5
 801dfc0:	f7e2 fb32 	bl	8000628 <__aeabi_dmul>
 801dfc4:	4602      	mov	r2, r0
 801dfc6:	460b      	mov	r3, r1
 801dfc8:	4680      	mov	r8, r0
 801dfca:	4689      	mov	r9, r1
 801dfcc:	f7e2 fb2c 	bl	8000628 <__aeabi_dmul>
 801dfd0:	a371      	add	r3, pc, #452	@ (adr r3, 801e198 <atan+0x2a8>)
 801dfd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dfd6:	4606      	mov	r6, r0
 801dfd8:	460f      	mov	r7, r1
 801dfda:	f7e2 fb25 	bl	8000628 <__aeabi_dmul>
 801dfde:	a370      	add	r3, pc, #448	@ (adr r3, 801e1a0 <atan+0x2b0>)
 801dfe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dfe4:	f7e2 f96a 	bl	80002bc <__adddf3>
 801dfe8:	4632      	mov	r2, r6
 801dfea:	463b      	mov	r3, r7
 801dfec:	f7e2 fb1c 	bl	8000628 <__aeabi_dmul>
 801dff0:	a36d      	add	r3, pc, #436	@ (adr r3, 801e1a8 <atan+0x2b8>)
 801dff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dff6:	f7e2 f961 	bl	80002bc <__adddf3>
 801dffa:	4632      	mov	r2, r6
 801dffc:	463b      	mov	r3, r7
 801dffe:	f7e2 fb13 	bl	8000628 <__aeabi_dmul>
 801e002:	a36b      	add	r3, pc, #428	@ (adr r3, 801e1b0 <atan+0x2c0>)
 801e004:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e008:	f7e2 f958 	bl	80002bc <__adddf3>
 801e00c:	4632      	mov	r2, r6
 801e00e:	463b      	mov	r3, r7
 801e010:	f7e2 fb0a 	bl	8000628 <__aeabi_dmul>
 801e014:	a368      	add	r3, pc, #416	@ (adr r3, 801e1b8 <atan+0x2c8>)
 801e016:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e01a:	f7e2 f94f 	bl	80002bc <__adddf3>
 801e01e:	4632      	mov	r2, r6
 801e020:	463b      	mov	r3, r7
 801e022:	f7e2 fb01 	bl	8000628 <__aeabi_dmul>
 801e026:	a366      	add	r3, pc, #408	@ (adr r3, 801e1c0 <atan+0x2d0>)
 801e028:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e02c:	f7e2 f946 	bl	80002bc <__adddf3>
 801e030:	4642      	mov	r2, r8
 801e032:	464b      	mov	r3, r9
 801e034:	f7e2 faf8 	bl	8000628 <__aeabi_dmul>
 801e038:	a363      	add	r3, pc, #396	@ (adr r3, 801e1c8 <atan+0x2d8>)
 801e03a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e03e:	4680      	mov	r8, r0
 801e040:	4689      	mov	r9, r1
 801e042:	4630      	mov	r0, r6
 801e044:	4639      	mov	r1, r7
 801e046:	f7e2 faef 	bl	8000628 <__aeabi_dmul>
 801e04a:	a361      	add	r3, pc, #388	@ (adr r3, 801e1d0 <atan+0x2e0>)
 801e04c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e050:	f7e2 f932 	bl	80002b8 <__aeabi_dsub>
 801e054:	4632      	mov	r2, r6
 801e056:	463b      	mov	r3, r7
 801e058:	f7e2 fae6 	bl	8000628 <__aeabi_dmul>
 801e05c:	a35e      	add	r3, pc, #376	@ (adr r3, 801e1d8 <atan+0x2e8>)
 801e05e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e062:	f7e2 f929 	bl	80002b8 <__aeabi_dsub>
 801e066:	4632      	mov	r2, r6
 801e068:	463b      	mov	r3, r7
 801e06a:	f7e2 fadd 	bl	8000628 <__aeabi_dmul>
 801e06e:	a35c      	add	r3, pc, #368	@ (adr r3, 801e1e0 <atan+0x2f0>)
 801e070:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e074:	f7e2 f920 	bl	80002b8 <__aeabi_dsub>
 801e078:	4632      	mov	r2, r6
 801e07a:	463b      	mov	r3, r7
 801e07c:	f7e2 fad4 	bl	8000628 <__aeabi_dmul>
 801e080:	a359      	add	r3, pc, #356	@ (adr r3, 801e1e8 <atan+0x2f8>)
 801e082:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e086:	f7e2 f917 	bl	80002b8 <__aeabi_dsub>
 801e08a:	4632      	mov	r2, r6
 801e08c:	463b      	mov	r3, r7
 801e08e:	f7e2 facb 	bl	8000628 <__aeabi_dmul>
 801e092:	4602      	mov	r2, r0
 801e094:	460b      	mov	r3, r1
 801e096:	4640      	mov	r0, r8
 801e098:	4649      	mov	r1, r9
 801e09a:	f7e2 f90f 	bl	80002bc <__adddf3>
 801e09e:	4622      	mov	r2, r4
 801e0a0:	462b      	mov	r3, r5
 801e0a2:	f7e2 fac1 	bl	8000628 <__aeabi_dmul>
 801e0a6:	f1ba 3fff 	cmp.w	sl, #4294967295	@ 0xffffffff
 801e0aa:	4602      	mov	r2, r0
 801e0ac:	460b      	mov	r3, r1
 801e0ae:	d148      	bne.n	801e142 <atan+0x252>
 801e0b0:	4620      	mov	r0, r4
 801e0b2:	4629      	mov	r1, r5
 801e0b4:	f7e2 f900 	bl	80002b8 <__aeabi_dsub>
 801e0b8:	e72f      	b.n	801df1a <atan+0x2a>
 801e0ba:	4b52      	ldr	r3, [pc, #328]	@ (801e204 <atan+0x314>)
 801e0bc:	2200      	movs	r2, #0
 801e0be:	4620      	mov	r0, r4
 801e0c0:	4629      	mov	r1, r5
 801e0c2:	f7e2 f8f9 	bl	80002b8 <__aeabi_dsub>
 801e0c6:	4b4f      	ldr	r3, [pc, #316]	@ (801e204 <atan+0x314>)
 801e0c8:	4606      	mov	r6, r0
 801e0ca:	460f      	mov	r7, r1
 801e0cc:	2200      	movs	r2, #0
 801e0ce:	4620      	mov	r0, r4
 801e0d0:	4629      	mov	r1, r5
 801e0d2:	f7e2 f8f3 	bl	80002bc <__adddf3>
 801e0d6:	4602      	mov	r2, r0
 801e0d8:	460b      	mov	r3, r1
 801e0da:	4630      	mov	r0, r6
 801e0dc:	4639      	mov	r1, r7
 801e0de:	f7e2 fbcd 	bl	800087c <__aeabi_ddiv>
 801e0e2:	f04f 0a01 	mov.w	sl, #1
 801e0e6:	4604      	mov	r4, r0
 801e0e8:	460d      	mov	r5, r1
 801e0ea:	e765      	b.n	801dfb8 <atan+0xc8>
 801e0ec:	4b47      	ldr	r3, [pc, #284]	@ (801e20c <atan+0x31c>)
 801e0ee:	429e      	cmp	r6, r3
 801e0f0:	d21c      	bcs.n	801e12c <atan+0x23c>
 801e0f2:	4b47      	ldr	r3, [pc, #284]	@ (801e210 <atan+0x320>)
 801e0f4:	2200      	movs	r2, #0
 801e0f6:	4620      	mov	r0, r4
 801e0f8:	4629      	mov	r1, r5
 801e0fa:	f7e2 f8dd 	bl	80002b8 <__aeabi_dsub>
 801e0fe:	4b44      	ldr	r3, [pc, #272]	@ (801e210 <atan+0x320>)
 801e100:	4606      	mov	r6, r0
 801e102:	460f      	mov	r7, r1
 801e104:	2200      	movs	r2, #0
 801e106:	4620      	mov	r0, r4
 801e108:	4629      	mov	r1, r5
 801e10a:	f7e2 fa8d 	bl	8000628 <__aeabi_dmul>
 801e10e:	4b3d      	ldr	r3, [pc, #244]	@ (801e204 <atan+0x314>)
 801e110:	2200      	movs	r2, #0
 801e112:	f7e2 f8d3 	bl	80002bc <__adddf3>
 801e116:	4602      	mov	r2, r0
 801e118:	460b      	mov	r3, r1
 801e11a:	4630      	mov	r0, r6
 801e11c:	4639      	mov	r1, r7
 801e11e:	f7e2 fbad 	bl	800087c <__aeabi_ddiv>
 801e122:	f04f 0a02 	mov.w	sl, #2
 801e126:	4604      	mov	r4, r0
 801e128:	460d      	mov	r5, r1
 801e12a:	e745      	b.n	801dfb8 <atan+0xc8>
 801e12c:	4622      	mov	r2, r4
 801e12e:	462b      	mov	r3, r5
 801e130:	4938      	ldr	r1, [pc, #224]	@ (801e214 <atan+0x324>)
 801e132:	2000      	movs	r0, #0
 801e134:	f7e2 fba2 	bl	800087c <__aeabi_ddiv>
 801e138:	f04f 0a03 	mov.w	sl, #3
 801e13c:	4604      	mov	r4, r0
 801e13e:	460d      	mov	r5, r1
 801e140:	e73a      	b.n	801dfb8 <atan+0xc8>
 801e142:	4b35      	ldr	r3, [pc, #212]	@ (801e218 <atan+0x328>)
 801e144:	4e35      	ldr	r6, [pc, #212]	@ (801e21c <atan+0x32c>)
 801e146:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801e14a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e14e:	f7e2 f8b3 	bl	80002b8 <__aeabi_dsub>
 801e152:	4622      	mov	r2, r4
 801e154:	462b      	mov	r3, r5
 801e156:	f7e2 f8af 	bl	80002b8 <__aeabi_dsub>
 801e15a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 801e15e:	4602      	mov	r2, r0
 801e160:	460b      	mov	r3, r1
 801e162:	e9d6 0100 	ldrd	r0, r1, [r6]
 801e166:	f7e2 f8a7 	bl	80002b8 <__aeabi_dsub>
 801e16a:	f1bb 0f00 	cmp.w	fp, #0
 801e16e:	4604      	mov	r4, r0
 801e170:	460d      	mov	r5, r1
 801e172:	f6bf aedc 	bge.w	801df2e <atan+0x3e>
 801e176:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801e17a:	461d      	mov	r5, r3
 801e17c:	e6d7      	b.n	801df2e <atan+0x3e>
 801e17e:	a51c      	add	r5, pc, #112	@ (adr r5, 801e1f0 <atan+0x300>)
 801e180:	e9d5 4500 	ldrd	r4, r5, [r5]
 801e184:	e6d3      	b.n	801df2e <atan+0x3e>
 801e186:	bf00      	nop
 801e188:	54442d18 	.word	0x54442d18
 801e18c:	3ff921fb 	.word	0x3ff921fb
 801e190:	8800759c 	.word	0x8800759c
 801e194:	7e37e43c 	.word	0x7e37e43c
 801e198:	e322da11 	.word	0xe322da11
 801e19c:	3f90ad3a 	.word	0x3f90ad3a
 801e1a0:	24760deb 	.word	0x24760deb
 801e1a4:	3fa97b4b 	.word	0x3fa97b4b
 801e1a8:	a0d03d51 	.word	0xa0d03d51
 801e1ac:	3fb10d66 	.word	0x3fb10d66
 801e1b0:	c54c206e 	.word	0xc54c206e
 801e1b4:	3fb745cd 	.word	0x3fb745cd
 801e1b8:	920083ff 	.word	0x920083ff
 801e1bc:	3fc24924 	.word	0x3fc24924
 801e1c0:	5555550d 	.word	0x5555550d
 801e1c4:	3fd55555 	.word	0x3fd55555
 801e1c8:	2c6a6c2f 	.word	0x2c6a6c2f
 801e1cc:	bfa2b444 	.word	0xbfa2b444
 801e1d0:	52defd9a 	.word	0x52defd9a
 801e1d4:	3fadde2d 	.word	0x3fadde2d
 801e1d8:	af749a6d 	.word	0xaf749a6d
 801e1dc:	3fb3b0f2 	.word	0x3fb3b0f2
 801e1e0:	fe231671 	.word	0xfe231671
 801e1e4:	3fbc71c6 	.word	0x3fbc71c6
 801e1e8:	9998ebc4 	.word	0x9998ebc4
 801e1ec:	3fc99999 	.word	0x3fc99999
 801e1f0:	54442d18 	.word	0x54442d18
 801e1f4:	bff921fb 	.word	0xbff921fb
 801e1f8:	440fffff 	.word	0x440fffff
 801e1fc:	7ff00000 	.word	0x7ff00000
 801e200:	3fdbffff 	.word	0x3fdbffff
 801e204:	3ff00000 	.word	0x3ff00000
 801e208:	3ff2ffff 	.word	0x3ff2ffff
 801e20c:	40038000 	.word	0x40038000
 801e210:	3ff80000 	.word	0x3ff80000
 801e214:	bff00000 	.word	0xbff00000
 801e218:	08020768 	.word	0x08020768
 801e21c:	08020788 	.word	0x08020788

0801e220 <fabs>:
 801e220:	ec51 0b10 	vmov	r0, r1, d0
 801e224:	4602      	mov	r2, r0
 801e226:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801e22a:	ec43 2b10 	vmov	d0, r2, r3
 801e22e:	4770      	bx	lr

0801e230 <__kernel_rem_pio2>:
 801e230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e234:	ed2d 8b02 	vpush	{d8}
 801e238:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 801e23c:	f112 0f14 	cmn.w	r2, #20
 801e240:	9306      	str	r3, [sp, #24]
 801e242:	9104      	str	r1, [sp, #16]
 801e244:	4bc2      	ldr	r3, [pc, #776]	@ (801e550 <__kernel_rem_pio2+0x320>)
 801e246:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 801e248:	9008      	str	r0, [sp, #32]
 801e24a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801e24e:	9300      	str	r3, [sp, #0]
 801e250:	9b06      	ldr	r3, [sp, #24]
 801e252:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 801e256:	bfa8      	it	ge
 801e258:	1ed4      	subge	r4, r2, #3
 801e25a:	9305      	str	r3, [sp, #20]
 801e25c:	bfb2      	itee	lt
 801e25e:	2400      	movlt	r4, #0
 801e260:	2318      	movge	r3, #24
 801e262:	fb94 f4f3 	sdivge	r4, r4, r3
 801e266:	f06f 0317 	mvn.w	r3, #23
 801e26a:	fb04 3303 	mla	r3, r4, r3, r3
 801e26e:	eb03 0b02 	add.w	fp, r3, r2
 801e272:	9b00      	ldr	r3, [sp, #0]
 801e274:	9a05      	ldr	r2, [sp, #20]
 801e276:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 801e540 <__kernel_rem_pio2+0x310>
 801e27a:	eb03 0802 	add.w	r8, r3, r2
 801e27e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 801e280:	1aa7      	subs	r7, r4, r2
 801e282:	ae20      	add	r6, sp, #128	@ 0x80
 801e284:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 801e288:	2500      	movs	r5, #0
 801e28a:	4545      	cmp	r5, r8
 801e28c:	dd12      	ble.n	801e2b4 <__kernel_rem_pio2+0x84>
 801e28e:	9b06      	ldr	r3, [sp, #24]
 801e290:	aa20      	add	r2, sp, #128	@ 0x80
 801e292:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 801e296:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 801e29a:	2700      	movs	r7, #0
 801e29c:	9b00      	ldr	r3, [sp, #0]
 801e29e:	429f      	cmp	r7, r3
 801e2a0:	dc2e      	bgt.n	801e300 <__kernel_rem_pio2+0xd0>
 801e2a2:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 801e540 <__kernel_rem_pio2+0x310>
 801e2a6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801e2aa:	ed8d 7b02 	vstr	d7, [sp, #8]
 801e2ae:	46a8      	mov	r8, r5
 801e2b0:	2600      	movs	r6, #0
 801e2b2:	e01b      	b.n	801e2ec <__kernel_rem_pio2+0xbc>
 801e2b4:	42ef      	cmn	r7, r5
 801e2b6:	d407      	bmi.n	801e2c8 <__kernel_rem_pio2+0x98>
 801e2b8:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 801e2bc:	f7e2 f94a 	bl	8000554 <__aeabi_i2d>
 801e2c0:	e8e6 0102 	strd	r0, r1, [r6], #8
 801e2c4:	3501      	adds	r5, #1
 801e2c6:	e7e0      	b.n	801e28a <__kernel_rem_pio2+0x5a>
 801e2c8:	ec51 0b18 	vmov	r0, r1, d8
 801e2cc:	e7f8      	b.n	801e2c0 <__kernel_rem_pio2+0x90>
 801e2ce:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 801e2d2:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 801e2d6:	f7e2 f9a7 	bl	8000628 <__aeabi_dmul>
 801e2da:	4602      	mov	r2, r0
 801e2dc:	460b      	mov	r3, r1
 801e2de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e2e2:	f7e1 ffeb 	bl	80002bc <__adddf3>
 801e2e6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801e2ea:	3601      	adds	r6, #1
 801e2ec:	9b05      	ldr	r3, [sp, #20]
 801e2ee:	429e      	cmp	r6, r3
 801e2f0:	dded      	ble.n	801e2ce <__kernel_rem_pio2+0x9e>
 801e2f2:	ed9d 7b02 	vldr	d7, [sp, #8]
 801e2f6:	3701      	adds	r7, #1
 801e2f8:	ecaa 7b02 	vstmia	sl!, {d7}
 801e2fc:	3508      	adds	r5, #8
 801e2fe:	e7cd      	b.n	801e29c <__kernel_rem_pio2+0x6c>
 801e300:	9b00      	ldr	r3, [sp, #0]
 801e302:	f8dd 8000 	ldr.w	r8, [sp]
 801e306:	aa0c      	add	r2, sp, #48	@ 0x30
 801e308:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801e30c:	930a      	str	r3, [sp, #40]	@ 0x28
 801e30e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 801e310:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 801e314:	9309      	str	r3, [sp, #36]	@ 0x24
 801e316:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 801e31a:	930b      	str	r3, [sp, #44]	@ 0x2c
 801e31c:	ab98      	add	r3, sp, #608	@ 0x260
 801e31e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801e322:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 801e326:	ed8d 7b02 	vstr	d7, [sp, #8]
 801e32a:	ac0c      	add	r4, sp, #48	@ 0x30
 801e32c:	ab70      	add	r3, sp, #448	@ 0x1c0
 801e32e:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 801e332:	46a1      	mov	r9, r4
 801e334:	46c2      	mov	sl, r8
 801e336:	f1ba 0f00 	cmp.w	sl, #0
 801e33a:	dc77      	bgt.n	801e42c <__kernel_rem_pio2+0x1fc>
 801e33c:	4658      	mov	r0, fp
 801e33e:	ed9d 0b02 	vldr	d0, [sp, #8]
 801e342:	f000 fac5 	bl	801e8d0 <scalbn>
 801e346:	ec57 6b10 	vmov	r6, r7, d0
 801e34a:	2200      	movs	r2, #0
 801e34c:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 801e350:	4630      	mov	r0, r6
 801e352:	4639      	mov	r1, r7
 801e354:	f7e2 f968 	bl	8000628 <__aeabi_dmul>
 801e358:	ec41 0b10 	vmov	d0, r0, r1
 801e35c:	f000 fb34 	bl	801e9c8 <floor>
 801e360:	4b7c      	ldr	r3, [pc, #496]	@ (801e554 <__kernel_rem_pio2+0x324>)
 801e362:	ec51 0b10 	vmov	r0, r1, d0
 801e366:	2200      	movs	r2, #0
 801e368:	f7e2 f95e 	bl	8000628 <__aeabi_dmul>
 801e36c:	4602      	mov	r2, r0
 801e36e:	460b      	mov	r3, r1
 801e370:	4630      	mov	r0, r6
 801e372:	4639      	mov	r1, r7
 801e374:	f7e1 ffa0 	bl	80002b8 <__aeabi_dsub>
 801e378:	460f      	mov	r7, r1
 801e37a:	4606      	mov	r6, r0
 801e37c:	f7e2 fc04 	bl	8000b88 <__aeabi_d2iz>
 801e380:	9002      	str	r0, [sp, #8]
 801e382:	f7e2 f8e7 	bl	8000554 <__aeabi_i2d>
 801e386:	4602      	mov	r2, r0
 801e388:	460b      	mov	r3, r1
 801e38a:	4630      	mov	r0, r6
 801e38c:	4639      	mov	r1, r7
 801e38e:	f7e1 ff93 	bl	80002b8 <__aeabi_dsub>
 801e392:	f1bb 0f00 	cmp.w	fp, #0
 801e396:	4606      	mov	r6, r0
 801e398:	460f      	mov	r7, r1
 801e39a:	dd6c      	ble.n	801e476 <__kernel_rem_pio2+0x246>
 801e39c:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 801e3a0:	ab0c      	add	r3, sp, #48	@ 0x30
 801e3a2:	9d02      	ldr	r5, [sp, #8]
 801e3a4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801e3a8:	f1cb 0018 	rsb	r0, fp, #24
 801e3ac:	fa43 f200 	asr.w	r2, r3, r0
 801e3b0:	4415      	add	r5, r2
 801e3b2:	4082      	lsls	r2, r0
 801e3b4:	1a9b      	subs	r3, r3, r2
 801e3b6:	aa0c      	add	r2, sp, #48	@ 0x30
 801e3b8:	9502      	str	r5, [sp, #8]
 801e3ba:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 801e3be:	f1cb 0217 	rsb	r2, fp, #23
 801e3c2:	fa43 f902 	asr.w	r9, r3, r2
 801e3c6:	f1b9 0f00 	cmp.w	r9, #0
 801e3ca:	dd64      	ble.n	801e496 <__kernel_rem_pio2+0x266>
 801e3cc:	9b02      	ldr	r3, [sp, #8]
 801e3ce:	2200      	movs	r2, #0
 801e3d0:	3301      	adds	r3, #1
 801e3d2:	9302      	str	r3, [sp, #8]
 801e3d4:	4615      	mov	r5, r2
 801e3d6:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 801e3da:	4590      	cmp	r8, r2
 801e3dc:	f300 80a1 	bgt.w	801e522 <__kernel_rem_pio2+0x2f2>
 801e3e0:	f1bb 0f00 	cmp.w	fp, #0
 801e3e4:	dd07      	ble.n	801e3f6 <__kernel_rem_pio2+0x1c6>
 801e3e6:	f1bb 0f01 	cmp.w	fp, #1
 801e3ea:	f000 80c1 	beq.w	801e570 <__kernel_rem_pio2+0x340>
 801e3ee:	f1bb 0f02 	cmp.w	fp, #2
 801e3f2:	f000 80c8 	beq.w	801e586 <__kernel_rem_pio2+0x356>
 801e3f6:	f1b9 0f02 	cmp.w	r9, #2
 801e3fa:	d14c      	bne.n	801e496 <__kernel_rem_pio2+0x266>
 801e3fc:	4632      	mov	r2, r6
 801e3fe:	463b      	mov	r3, r7
 801e400:	4955      	ldr	r1, [pc, #340]	@ (801e558 <__kernel_rem_pio2+0x328>)
 801e402:	2000      	movs	r0, #0
 801e404:	f7e1 ff58 	bl	80002b8 <__aeabi_dsub>
 801e408:	4606      	mov	r6, r0
 801e40a:	460f      	mov	r7, r1
 801e40c:	2d00      	cmp	r5, #0
 801e40e:	d042      	beq.n	801e496 <__kernel_rem_pio2+0x266>
 801e410:	4658      	mov	r0, fp
 801e412:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 801e548 <__kernel_rem_pio2+0x318>
 801e416:	f000 fa5b 	bl	801e8d0 <scalbn>
 801e41a:	4630      	mov	r0, r6
 801e41c:	4639      	mov	r1, r7
 801e41e:	ec53 2b10 	vmov	r2, r3, d0
 801e422:	f7e1 ff49 	bl	80002b8 <__aeabi_dsub>
 801e426:	4606      	mov	r6, r0
 801e428:	460f      	mov	r7, r1
 801e42a:	e034      	b.n	801e496 <__kernel_rem_pio2+0x266>
 801e42c:	4b4b      	ldr	r3, [pc, #300]	@ (801e55c <__kernel_rem_pio2+0x32c>)
 801e42e:	2200      	movs	r2, #0
 801e430:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e434:	f7e2 f8f8 	bl	8000628 <__aeabi_dmul>
 801e438:	f7e2 fba6 	bl	8000b88 <__aeabi_d2iz>
 801e43c:	f7e2 f88a 	bl	8000554 <__aeabi_i2d>
 801e440:	4b47      	ldr	r3, [pc, #284]	@ (801e560 <__kernel_rem_pio2+0x330>)
 801e442:	2200      	movs	r2, #0
 801e444:	4606      	mov	r6, r0
 801e446:	460f      	mov	r7, r1
 801e448:	f7e2 f8ee 	bl	8000628 <__aeabi_dmul>
 801e44c:	4602      	mov	r2, r0
 801e44e:	460b      	mov	r3, r1
 801e450:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e454:	f7e1 ff30 	bl	80002b8 <__aeabi_dsub>
 801e458:	f7e2 fb96 	bl	8000b88 <__aeabi_d2iz>
 801e45c:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 801e460:	f849 0b04 	str.w	r0, [r9], #4
 801e464:	4639      	mov	r1, r7
 801e466:	4630      	mov	r0, r6
 801e468:	f7e1 ff28 	bl	80002bc <__adddf3>
 801e46c:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 801e470:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801e474:	e75f      	b.n	801e336 <__kernel_rem_pio2+0x106>
 801e476:	d107      	bne.n	801e488 <__kernel_rem_pio2+0x258>
 801e478:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 801e47c:	aa0c      	add	r2, sp, #48	@ 0x30
 801e47e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801e482:	ea4f 59e3 	mov.w	r9, r3, asr #23
 801e486:	e79e      	b.n	801e3c6 <__kernel_rem_pio2+0x196>
 801e488:	4b36      	ldr	r3, [pc, #216]	@ (801e564 <__kernel_rem_pio2+0x334>)
 801e48a:	2200      	movs	r2, #0
 801e48c:	f7e2 fb52 	bl	8000b34 <__aeabi_dcmpge>
 801e490:	2800      	cmp	r0, #0
 801e492:	d143      	bne.n	801e51c <__kernel_rem_pio2+0x2ec>
 801e494:	4681      	mov	r9, r0
 801e496:	2200      	movs	r2, #0
 801e498:	2300      	movs	r3, #0
 801e49a:	4630      	mov	r0, r6
 801e49c:	4639      	mov	r1, r7
 801e49e:	f7e2 fb2b 	bl	8000af8 <__aeabi_dcmpeq>
 801e4a2:	2800      	cmp	r0, #0
 801e4a4:	f000 80c1 	beq.w	801e62a <__kernel_rem_pio2+0x3fa>
 801e4a8:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 801e4ac:	2200      	movs	r2, #0
 801e4ae:	9900      	ldr	r1, [sp, #0]
 801e4b0:	428b      	cmp	r3, r1
 801e4b2:	da70      	bge.n	801e596 <__kernel_rem_pio2+0x366>
 801e4b4:	2a00      	cmp	r2, #0
 801e4b6:	f000 808b 	beq.w	801e5d0 <__kernel_rem_pio2+0x3a0>
 801e4ba:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801e4be:	ab0c      	add	r3, sp, #48	@ 0x30
 801e4c0:	f1ab 0b18 	sub.w	fp, fp, #24
 801e4c4:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 801e4c8:	2b00      	cmp	r3, #0
 801e4ca:	d0f6      	beq.n	801e4ba <__kernel_rem_pio2+0x28a>
 801e4cc:	4658      	mov	r0, fp
 801e4ce:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 801e548 <__kernel_rem_pio2+0x318>
 801e4d2:	f000 f9fd 	bl	801e8d0 <scalbn>
 801e4d6:	f108 0301 	add.w	r3, r8, #1
 801e4da:	00da      	lsls	r2, r3, #3
 801e4dc:	9205      	str	r2, [sp, #20]
 801e4de:	ec55 4b10 	vmov	r4, r5, d0
 801e4e2:	aa70      	add	r2, sp, #448	@ 0x1c0
 801e4e4:	f8df b074 	ldr.w	fp, [pc, #116]	@ 801e55c <__kernel_rem_pio2+0x32c>
 801e4e8:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 801e4ec:	4646      	mov	r6, r8
 801e4ee:	f04f 0a00 	mov.w	sl, #0
 801e4f2:	2e00      	cmp	r6, #0
 801e4f4:	f280 80d1 	bge.w	801e69a <__kernel_rem_pio2+0x46a>
 801e4f8:	4644      	mov	r4, r8
 801e4fa:	2c00      	cmp	r4, #0
 801e4fc:	f2c0 80ff 	blt.w	801e6fe <__kernel_rem_pio2+0x4ce>
 801e500:	4b19      	ldr	r3, [pc, #100]	@ (801e568 <__kernel_rem_pio2+0x338>)
 801e502:	461f      	mov	r7, r3
 801e504:	ab70      	add	r3, sp, #448	@ 0x1c0
 801e506:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801e50a:	9306      	str	r3, [sp, #24]
 801e50c:	f04f 0a00 	mov.w	sl, #0
 801e510:	f04f 0b00 	mov.w	fp, #0
 801e514:	2600      	movs	r6, #0
 801e516:	eba8 0504 	sub.w	r5, r8, r4
 801e51a:	e0e4      	b.n	801e6e6 <__kernel_rem_pio2+0x4b6>
 801e51c:	f04f 0902 	mov.w	r9, #2
 801e520:	e754      	b.n	801e3cc <__kernel_rem_pio2+0x19c>
 801e522:	f854 3b04 	ldr.w	r3, [r4], #4
 801e526:	bb0d      	cbnz	r5, 801e56c <__kernel_rem_pio2+0x33c>
 801e528:	b123      	cbz	r3, 801e534 <__kernel_rem_pio2+0x304>
 801e52a:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 801e52e:	f844 3c04 	str.w	r3, [r4, #-4]
 801e532:	2301      	movs	r3, #1
 801e534:	3201      	adds	r2, #1
 801e536:	461d      	mov	r5, r3
 801e538:	e74f      	b.n	801e3da <__kernel_rem_pio2+0x1aa>
 801e53a:	bf00      	nop
 801e53c:	f3af 8000 	nop.w
	...
 801e54c:	3ff00000 	.word	0x3ff00000
 801e550:	080207e8 	.word	0x080207e8
 801e554:	40200000 	.word	0x40200000
 801e558:	3ff00000 	.word	0x3ff00000
 801e55c:	3e700000 	.word	0x3e700000
 801e560:	41700000 	.word	0x41700000
 801e564:	3fe00000 	.word	0x3fe00000
 801e568:	080207a8 	.word	0x080207a8
 801e56c:	1acb      	subs	r3, r1, r3
 801e56e:	e7de      	b.n	801e52e <__kernel_rem_pio2+0x2fe>
 801e570:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 801e574:	ab0c      	add	r3, sp, #48	@ 0x30
 801e576:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801e57a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 801e57e:	a90c      	add	r1, sp, #48	@ 0x30
 801e580:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 801e584:	e737      	b.n	801e3f6 <__kernel_rem_pio2+0x1c6>
 801e586:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 801e58a:	ab0c      	add	r3, sp, #48	@ 0x30
 801e58c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801e590:	f3c3 0315 	ubfx	r3, r3, #0, #22
 801e594:	e7f3      	b.n	801e57e <__kernel_rem_pio2+0x34e>
 801e596:	a90c      	add	r1, sp, #48	@ 0x30
 801e598:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 801e59c:	3b01      	subs	r3, #1
 801e59e:	430a      	orrs	r2, r1
 801e5a0:	e785      	b.n	801e4ae <__kernel_rem_pio2+0x27e>
 801e5a2:	3401      	adds	r4, #1
 801e5a4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 801e5a8:	2a00      	cmp	r2, #0
 801e5aa:	d0fa      	beq.n	801e5a2 <__kernel_rem_pio2+0x372>
 801e5ac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801e5ae:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 801e5b2:	eb0d 0503 	add.w	r5, sp, r3
 801e5b6:	9b06      	ldr	r3, [sp, #24]
 801e5b8:	aa20      	add	r2, sp, #128	@ 0x80
 801e5ba:	4443      	add	r3, r8
 801e5bc:	f108 0701 	add.w	r7, r8, #1
 801e5c0:	3d98      	subs	r5, #152	@ 0x98
 801e5c2:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 801e5c6:	4444      	add	r4, r8
 801e5c8:	42bc      	cmp	r4, r7
 801e5ca:	da04      	bge.n	801e5d6 <__kernel_rem_pio2+0x3a6>
 801e5cc:	46a0      	mov	r8, r4
 801e5ce:	e6a2      	b.n	801e316 <__kernel_rem_pio2+0xe6>
 801e5d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801e5d2:	2401      	movs	r4, #1
 801e5d4:	e7e6      	b.n	801e5a4 <__kernel_rem_pio2+0x374>
 801e5d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e5d8:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 801e5dc:	f7e1 ffba 	bl	8000554 <__aeabi_i2d>
 801e5e0:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 801e8a0 <__kernel_rem_pio2+0x670>
 801e5e4:	e8e6 0102 	strd	r0, r1, [r6], #8
 801e5e8:	ed8d 7b02 	vstr	d7, [sp, #8]
 801e5ec:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801e5f0:	46b2      	mov	sl, r6
 801e5f2:	f04f 0800 	mov.w	r8, #0
 801e5f6:	9b05      	ldr	r3, [sp, #20]
 801e5f8:	4598      	cmp	r8, r3
 801e5fa:	dd05      	ble.n	801e608 <__kernel_rem_pio2+0x3d8>
 801e5fc:	ed9d 7b02 	vldr	d7, [sp, #8]
 801e600:	3701      	adds	r7, #1
 801e602:	eca5 7b02 	vstmia	r5!, {d7}
 801e606:	e7df      	b.n	801e5c8 <__kernel_rem_pio2+0x398>
 801e608:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 801e60c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 801e610:	f7e2 f80a 	bl	8000628 <__aeabi_dmul>
 801e614:	4602      	mov	r2, r0
 801e616:	460b      	mov	r3, r1
 801e618:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e61c:	f7e1 fe4e 	bl	80002bc <__adddf3>
 801e620:	f108 0801 	add.w	r8, r8, #1
 801e624:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801e628:	e7e5      	b.n	801e5f6 <__kernel_rem_pio2+0x3c6>
 801e62a:	f1cb 0000 	rsb	r0, fp, #0
 801e62e:	ec47 6b10 	vmov	d0, r6, r7
 801e632:	f000 f94d 	bl	801e8d0 <scalbn>
 801e636:	ec55 4b10 	vmov	r4, r5, d0
 801e63a:	4b9b      	ldr	r3, [pc, #620]	@ (801e8a8 <__kernel_rem_pio2+0x678>)
 801e63c:	2200      	movs	r2, #0
 801e63e:	4620      	mov	r0, r4
 801e640:	4629      	mov	r1, r5
 801e642:	f7e2 fa77 	bl	8000b34 <__aeabi_dcmpge>
 801e646:	b300      	cbz	r0, 801e68a <__kernel_rem_pio2+0x45a>
 801e648:	4b98      	ldr	r3, [pc, #608]	@ (801e8ac <__kernel_rem_pio2+0x67c>)
 801e64a:	2200      	movs	r2, #0
 801e64c:	4620      	mov	r0, r4
 801e64e:	4629      	mov	r1, r5
 801e650:	f7e1 ffea 	bl	8000628 <__aeabi_dmul>
 801e654:	f7e2 fa98 	bl	8000b88 <__aeabi_d2iz>
 801e658:	4606      	mov	r6, r0
 801e65a:	f7e1 ff7b 	bl	8000554 <__aeabi_i2d>
 801e65e:	4b92      	ldr	r3, [pc, #584]	@ (801e8a8 <__kernel_rem_pio2+0x678>)
 801e660:	2200      	movs	r2, #0
 801e662:	f7e1 ffe1 	bl	8000628 <__aeabi_dmul>
 801e666:	460b      	mov	r3, r1
 801e668:	4602      	mov	r2, r0
 801e66a:	4629      	mov	r1, r5
 801e66c:	4620      	mov	r0, r4
 801e66e:	f7e1 fe23 	bl	80002b8 <__aeabi_dsub>
 801e672:	f7e2 fa89 	bl	8000b88 <__aeabi_d2iz>
 801e676:	ab0c      	add	r3, sp, #48	@ 0x30
 801e678:	f10b 0b18 	add.w	fp, fp, #24
 801e67c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 801e680:	f108 0801 	add.w	r8, r8, #1
 801e684:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 801e688:	e720      	b.n	801e4cc <__kernel_rem_pio2+0x29c>
 801e68a:	4620      	mov	r0, r4
 801e68c:	4629      	mov	r1, r5
 801e68e:	f7e2 fa7b 	bl	8000b88 <__aeabi_d2iz>
 801e692:	ab0c      	add	r3, sp, #48	@ 0x30
 801e694:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 801e698:	e718      	b.n	801e4cc <__kernel_rem_pio2+0x29c>
 801e69a:	ab0c      	add	r3, sp, #48	@ 0x30
 801e69c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801e6a0:	f7e1 ff58 	bl	8000554 <__aeabi_i2d>
 801e6a4:	4622      	mov	r2, r4
 801e6a6:	462b      	mov	r3, r5
 801e6a8:	f7e1 ffbe 	bl	8000628 <__aeabi_dmul>
 801e6ac:	4652      	mov	r2, sl
 801e6ae:	e967 0102 	strd	r0, r1, [r7, #-8]!
 801e6b2:	465b      	mov	r3, fp
 801e6b4:	4620      	mov	r0, r4
 801e6b6:	4629      	mov	r1, r5
 801e6b8:	f7e1 ffb6 	bl	8000628 <__aeabi_dmul>
 801e6bc:	3e01      	subs	r6, #1
 801e6be:	4604      	mov	r4, r0
 801e6c0:	460d      	mov	r5, r1
 801e6c2:	e716      	b.n	801e4f2 <__kernel_rem_pio2+0x2c2>
 801e6c4:	9906      	ldr	r1, [sp, #24]
 801e6c6:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 801e6ca:	9106      	str	r1, [sp, #24]
 801e6cc:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 801e6d0:	f7e1 ffaa 	bl	8000628 <__aeabi_dmul>
 801e6d4:	4602      	mov	r2, r0
 801e6d6:	460b      	mov	r3, r1
 801e6d8:	4650      	mov	r0, sl
 801e6da:	4659      	mov	r1, fp
 801e6dc:	f7e1 fdee 	bl	80002bc <__adddf3>
 801e6e0:	3601      	adds	r6, #1
 801e6e2:	4682      	mov	sl, r0
 801e6e4:	468b      	mov	fp, r1
 801e6e6:	9b00      	ldr	r3, [sp, #0]
 801e6e8:	429e      	cmp	r6, r3
 801e6ea:	dc01      	bgt.n	801e6f0 <__kernel_rem_pio2+0x4c0>
 801e6ec:	42ae      	cmp	r6, r5
 801e6ee:	dde9      	ble.n	801e6c4 <__kernel_rem_pio2+0x494>
 801e6f0:	ab48      	add	r3, sp, #288	@ 0x120
 801e6f2:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 801e6f6:	e9c5 ab00 	strd	sl, fp, [r5]
 801e6fa:	3c01      	subs	r4, #1
 801e6fc:	e6fd      	b.n	801e4fa <__kernel_rem_pio2+0x2ca>
 801e6fe:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 801e700:	2b02      	cmp	r3, #2
 801e702:	dc0b      	bgt.n	801e71c <__kernel_rem_pio2+0x4ec>
 801e704:	2b00      	cmp	r3, #0
 801e706:	dc35      	bgt.n	801e774 <__kernel_rem_pio2+0x544>
 801e708:	d059      	beq.n	801e7be <__kernel_rem_pio2+0x58e>
 801e70a:	9b02      	ldr	r3, [sp, #8]
 801e70c:	f003 0007 	and.w	r0, r3, #7
 801e710:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 801e714:	ecbd 8b02 	vpop	{d8}
 801e718:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e71c:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 801e71e:	2b03      	cmp	r3, #3
 801e720:	d1f3      	bne.n	801e70a <__kernel_rem_pio2+0x4da>
 801e722:	9b05      	ldr	r3, [sp, #20]
 801e724:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 801e728:	eb0d 0403 	add.w	r4, sp, r3
 801e72c:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 801e730:	4625      	mov	r5, r4
 801e732:	46c2      	mov	sl, r8
 801e734:	f1ba 0f00 	cmp.w	sl, #0
 801e738:	dc69      	bgt.n	801e80e <__kernel_rem_pio2+0x5de>
 801e73a:	4645      	mov	r5, r8
 801e73c:	2d01      	cmp	r5, #1
 801e73e:	f300 8087 	bgt.w	801e850 <__kernel_rem_pio2+0x620>
 801e742:	9c05      	ldr	r4, [sp, #20]
 801e744:	ab48      	add	r3, sp, #288	@ 0x120
 801e746:	441c      	add	r4, r3
 801e748:	2000      	movs	r0, #0
 801e74a:	2100      	movs	r1, #0
 801e74c:	f1b8 0f01 	cmp.w	r8, #1
 801e750:	f300 809c 	bgt.w	801e88c <__kernel_rem_pio2+0x65c>
 801e754:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 801e758:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 801e75c:	f1b9 0f00 	cmp.w	r9, #0
 801e760:	f040 80a6 	bne.w	801e8b0 <__kernel_rem_pio2+0x680>
 801e764:	9b04      	ldr	r3, [sp, #16]
 801e766:	e9c3 5600 	strd	r5, r6, [r3]
 801e76a:	e9c3 7802 	strd	r7, r8, [r3, #8]
 801e76e:	e9c3 0104 	strd	r0, r1, [r3, #16]
 801e772:	e7ca      	b.n	801e70a <__kernel_rem_pio2+0x4da>
 801e774:	9d05      	ldr	r5, [sp, #20]
 801e776:	ab48      	add	r3, sp, #288	@ 0x120
 801e778:	441d      	add	r5, r3
 801e77a:	4644      	mov	r4, r8
 801e77c:	2000      	movs	r0, #0
 801e77e:	2100      	movs	r1, #0
 801e780:	2c00      	cmp	r4, #0
 801e782:	da35      	bge.n	801e7f0 <__kernel_rem_pio2+0x5c0>
 801e784:	f1b9 0f00 	cmp.w	r9, #0
 801e788:	d038      	beq.n	801e7fc <__kernel_rem_pio2+0x5cc>
 801e78a:	4602      	mov	r2, r0
 801e78c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801e790:	9c04      	ldr	r4, [sp, #16]
 801e792:	e9c4 2300 	strd	r2, r3, [r4]
 801e796:	4602      	mov	r2, r0
 801e798:	460b      	mov	r3, r1
 801e79a:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 801e79e:	f7e1 fd8b 	bl	80002b8 <__aeabi_dsub>
 801e7a2:	ad4a      	add	r5, sp, #296	@ 0x128
 801e7a4:	2401      	movs	r4, #1
 801e7a6:	45a0      	cmp	r8, r4
 801e7a8:	da2b      	bge.n	801e802 <__kernel_rem_pio2+0x5d2>
 801e7aa:	f1b9 0f00 	cmp.w	r9, #0
 801e7ae:	d002      	beq.n	801e7b6 <__kernel_rem_pio2+0x586>
 801e7b0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801e7b4:	4619      	mov	r1, r3
 801e7b6:	9b04      	ldr	r3, [sp, #16]
 801e7b8:	e9c3 0102 	strd	r0, r1, [r3, #8]
 801e7bc:	e7a5      	b.n	801e70a <__kernel_rem_pio2+0x4da>
 801e7be:	9c05      	ldr	r4, [sp, #20]
 801e7c0:	ab48      	add	r3, sp, #288	@ 0x120
 801e7c2:	441c      	add	r4, r3
 801e7c4:	2000      	movs	r0, #0
 801e7c6:	2100      	movs	r1, #0
 801e7c8:	f1b8 0f00 	cmp.w	r8, #0
 801e7cc:	da09      	bge.n	801e7e2 <__kernel_rem_pio2+0x5b2>
 801e7ce:	f1b9 0f00 	cmp.w	r9, #0
 801e7d2:	d002      	beq.n	801e7da <__kernel_rem_pio2+0x5aa>
 801e7d4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801e7d8:	4619      	mov	r1, r3
 801e7da:	9b04      	ldr	r3, [sp, #16]
 801e7dc:	e9c3 0100 	strd	r0, r1, [r3]
 801e7e0:	e793      	b.n	801e70a <__kernel_rem_pio2+0x4da>
 801e7e2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801e7e6:	f7e1 fd69 	bl	80002bc <__adddf3>
 801e7ea:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801e7ee:	e7eb      	b.n	801e7c8 <__kernel_rem_pio2+0x598>
 801e7f0:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 801e7f4:	f7e1 fd62 	bl	80002bc <__adddf3>
 801e7f8:	3c01      	subs	r4, #1
 801e7fa:	e7c1      	b.n	801e780 <__kernel_rem_pio2+0x550>
 801e7fc:	4602      	mov	r2, r0
 801e7fe:	460b      	mov	r3, r1
 801e800:	e7c6      	b.n	801e790 <__kernel_rem_pio2+0x560>
 801e802:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 801e806:	f7e1 fd59 	bl	80002bc <__adddf3>
 801e80a:	3401      	adds	r4, #1
 801e80c:	e7cb      	b.n	801e7a6 <__kernel_rem_pio2+0x576>
 801e80e:	ed35 7b02 	vldmdb	r5!, {d7}
 801e812:	ed8d 7b00 	vstr	d7, [sp]
 801e816:	ed95 7b02 	vldr	d7, [r5, #8]
 801e81a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801e81e:	ec53 2b17 	vmov	r2, r3, d7
 801e822:	ed8d 7b06 	vstr	d7, [sp, #24]
 801e826:	f7e1 fd49 	bl	80002bc <__adddf3>
 801e82a:	4602      	mov	r2, r0
 801e82c:	460b      	mov	r3, r1
 801e82e:	4606      	mov	r6, r0
 801e830:	460f      	mov	r7, r1
 801e832:	e9dd 0100 	ldrd	r0, r1, [sp]
 801e836:	f7e1 fd3f 	bl	80002b8 <__aeabi_dsub>
 801e83a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801e83e:	f7e1 fd3d 	bl	80002bc <__adddf3>
 801e842:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 801e846:	e9c5 0102 	strd	r0, r1, [r5, #8]
 801e84a:	e9c5 6700 	strd	r6, r7, [r5]
 801e84e:	e771      	b.n	801e734 <__kernel_rem_pio2+0x504>
 801e850:	ed34 7b02 	vldmdb	r4!, {d7}
 801e854:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 801e858:	ec51 0b17 	vmov	r0, r1, d7
 801e85c:	4652      	mov	r2, sl
 801e85e:	465b      	mov	r3, fp
 801e860:	ed8d 7b00 	vstr	d7, [sp]
 801e864:	f7e1 fd2a 	bl	80002bc <__adddf3>
 801e868:	4602      	mov	r2, r0
 801e86a:	460b      	mov	r3, r1
 801e86c:	4606      	mov	r6, r0
 801e86e:	460f      	mov	r7, r1
 801e870:	e9dd 0100 	ldrd	r0, r1, [sp]
 801e874:	f7e1 fd20 	bl	80002b8 <__aeabi_dsub>
 801e878:	4652      	mov	r2, sl
 801e87a:	465b      	mov	r3, fp
 801e87c:	f7e1 fd1e 	bl	80002bc <__adddf3>
 801e880:	3d01      	subs	r5, #1
 801e882:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801e886:	e9c4 6700 	strd	r6, r7, [r4]
 801e88a:	e757      	b.n	801e73c <__kernel_rem_pio2+0x50c>
 801e88c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801e890:	f7e1 fd14 	bl	80002bc <__adddf3>
 801e894:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801e898:	e758      	b.n	801e74c <__kernel_rem_pio2+0x51c>
 801e89a:	bf00      	nop
 801e89c:	f3af 8000 	nop.w
	...
 801e8a8:	41700000 	.word	0x41700000
 801e8ac:	3e700000 	.word	0x3e700000
 801e8b0:	9b04      	ldr	r3, [sp, #16]
 801e8b2:	9a04      	ldr	r2, [sp, #16]
 801e8b4:	601d      	str	r5, [r3, #0]
 801e8b6:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 801e8ba:	605c      	str	r4, [r3, #4]
 801e8bc:	609f      	str	r7, [r3, #8]
 801e8be:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 801e8c2:	60d3      	str	r3, [r2, #12]
 801e8c4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801e8c8:	6110      	str	r0, [r2, #16]
 801e8ca:	6153      	str	r3, [r2, #20]
 801e8cc:	e71d      	b.n	801e70a <__kernel_rem_pio2+0x4da>
 801e8ce:	bf00      	nop

0801e8d0 <scalbn>:
 801e8d0:	b570      	push	{r4, r5, r6, lr}
 801e8d2:	ec55 4b10 	vmov	r4, r5, d0
 801e8d6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 801e8da:	4606      	mov	r6, r0
 801e8dc:	462b      	mov	r3, r5
 801e8de:	b991      	cbnz	r1, 801e906 <scalbn+0x36>
 801e8e0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801e8e4:	4323      	orrs	r3, r4
 801e8e6:	d03b      	beq.n	801e960 <scalbn+0x90>
 801e8e8:	4b33      	ldr	r3, [pc, #204]	@ (801e9b8 <scalbn+0xe8>)
 801e8ea:	4620      	mov	r0, r4
 801e8ec:	4629      	mov	r1, r5
 801e8ee:	2200      	movs	r2, #0
 801e8f0:	f7e1 fe9a 	bl	8000628 <__aeabi_dmul>
 801e8f4:	4b31      	ldr	r3, [pc, #196]	@ (801e9bc <scalbn+0xec>)
 801e8f6:	429e      	cmp	r6, r3
 801e8f8:	4604      	mov	r4, r0
 801e8fa:	460d      	mov	r5, r1
 801e8fc:	da0f      	bge.n	801e91e <scalbn+0x4e>
 801e8fe:	a326      	add	r3, pc, #152	@ (adr r3, 801e998 <scalbn+0xc8>)
 801e900:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e904:	e01e      	b.n	801e944 <scalbn+0x74>
 801e906:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 801e90a:	4291      	cmp	r1, r2
 801e90c:	d10b      	bne.n	801e926 <scalbn+0x56>
 801e90e:	4622      	mov	r2, r4
 801e910:	4620      	mov	r0, r4
 801e912:	4629      	mov	r1, r5
 801e914:	f7e1 fcd2 	bl	80002bc <__adddf3>
 801e918:	4604      	mov	r4, r0
 801e91a:	460d      	mov	r5, r1
 801e91c:	e020      	b.n	801e960 <scalbn+0x90>
 801e91e:	460b      	mov	r3, r1
 801e920:	f3c1 510a 	ubfx	r1, r1, #20, #11
 801e924:	3936      	subs	r1, #54	@ 0x36
 801e926:	f24c 3250 	movw	r2, #50000	@ 0xc350
 801e92a:	4296      	cmp	r6, r2
 801e92c:	dd0d      	ble.n	801e94a <scalbn+0x7a>
 801e92e:	2d00      	cmp	r5, #0
 801e930:	a11b      	add	r1, pc, #108	@ (adr r1, 801e9a0 <scalbn+0xd0>)
 801e932:	e9d1 0100 	ldrd	r0, r1, [r1]
 801e936:	da02      	bge.n	801e93e <scalbn+0x6e>
 801e938:	a11b      	add	r1, pc, #108	@ (adr r1, 801e9a8 <scalbn+0xd8>)
 801e93a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801e93e:	a318      	add	r3, pc, #96	@ (adr r3, 801e9a0 <scalbn+0xd0>)
 801e940:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e944:	f7e1 fe70 	bl	8000628 <__aeabi_dmul>
 801e948:	e7e6      	b.n	801e918 <scalbn+0x48>
 801e94a:	1872      	adds	r2, r6, r1
 801e94c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 801e950:	428a      	cmp	r2, r1
 801e952:	dcec      	bgt.n	801e92e <scalbn+0x5e>
 801e954:	2a00      	cmp	r2, #0
 801e956:	dd06      	ble.n	801e966 <scalbn+0x96>
 801e958:	f36f 531e 	bfc	r3, #20, #11
 801e95c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801e960:	ec45 4b10 	vmov	d0, r4, r5
 801e964:	bd70      	pop	{r4, r5, r6, pc}
 801e966:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 801e96a:	da08      	bge.n	801e97e <scalbn+0xae>
 801e96c:	2d00      	cmp	r5, #0
 801e96e:	a10a      	add	r1, pc, #40	@ (adr r1, 801e998 <scalbn+0xc8>)
 801e970:	e9d1 0100 	ldrd	r0, r1, [r1]
 801e974:	dac3      	bge.n	801e8fe <scalbn+0x2e>
 801e976:	a10e      	add	r1, pc, #56	@ (adr r1, 801e9b0 <scalbn+0xe0>)
 801e978:	e9d1 0100 	ldrd	r0, r1, [r1]
 801e97c:	e7bf      	b.n	801e8fe <scalbn+0x2e>
 801e97e:	3236      	adds	r2, #54	@ 0x36
 801e980:	f36f 531e 	bfc	r3, #20, #11
 801e984:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801e988:	4620      	mov	r0, r4
 801e98a:	4b0d      	ldr	r3, [pc, #52]	@ (801e9c0 <scalbn+0xf0>)
 801e98c:	4629      	mov	r1, r5
 801e98e:	2200      	movs	r2, #0
 801e990:	e7d8      	b.n	801e944 <scalbn+0x74>
 801e992:	bf00      	nop
 801e994:	f3af 8000 	nop.w
 801e998:	c2f8f359 	.word	0xc2f8f359
 801e99c:	01a56e1f 	.word	0x01a56e1f
 801e9a0:	8800759c 	.word	0x8800759c
 801e9a4:	7e37e43c 	.word	0x7e37e43c
 801e9a8:	8800759c 	.word	0x8800759c
 801e9ac:	fe37e43c 	.word	0xfe37e43c
 801e9b0:	c2f8f359 	.word	0xc2f8f359
 801e9b4:	81a56e1f 	.word	0x81a56e1f
 801e9b8:	43500000 	.word	0x43500000
 801e9bc:	ffff3cb0 	.word	0xffff3cb0
 801e9c0:	3c900000 	.word	0x3c900000
 801e9c4:	00000000 	.word	0x00000000

0801e9c8 <floor>:
 801e9c8:	ec51 0b10 	vmov	r0, r1, d0
 801e9cc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801e9d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e9d4:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 801e9d8:	2e13      	cmp	r6, #19
 801e9da:	460c      	mov	r4, r1
 801e9dc:	4605      	mov	r5, r0
 801e9de:	4680      	mov	r8, r0
 801e9e0:	dc34      	bgt.n	801ea4c <floor+0x84>
 801e9e2:	2e00      	cmp	r6, #0
 801e9e4:	da17      	bge.n	801ea16 <floor+0x4e>
 801e9e6:	a332      	add	r3, pc, #200	@ (adr r3, 801eab0 <floor+0xe8>)
 801e9e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e9ec:	f7e1 fc66 	bl	80002bc <__adddf3>
 801e9f0:	2200      	movs	r2, #0
 801e9f2:	2300      	movs	r3, #0
 801e9f4:	f7e2 f8a8 	bl	8000b48 <__aeabi_dcmpgt>
 801e9f8:	b150      	cbz	r0, 801ea10 <floor+0x48>
 801e9fa:	2c00      	cmp	r4, #0
 801e9fc:	da55      	bge.n	801eaaa <floor+0xe2>
 801e9fe:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 801ea02:	432c      	orrs	r4, r5
 801ea04:	2500      	movs	r5, #0
 801ea06:	42ac      	cmp	r4, r5
 801ea08:	4c2b      	ldr	r4, [pc, #172]	@ (801eab8 <floor+0xf0>)
 801ea0a:	bf08      	it	eq
 801ea0c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 801ea10:	4621      	mov	r1, r4
 801ea12:	4628      	mov	r0, r5
 801ea14:	e023      	b.n	801ea5e <floor+0x96>
 801ea16:	4f29      	ldr	r7, [pc, #164]	@ (801eabc <floor+0xf4>)
 801ea18:	4137      	asrs	r7, r6
 801ea1a:	ea01 0307 	and.w	r3, r1, r7
 801ea1e:	4303      	orrs	r3, r0
 801ea20:	d01d      	beq.n	801ea5e <floor+0x96>
 801ea22:	a323      	add	r3, pc, #140	@ (adr r3, 801eab0 <floor+0xe8>)
 801ea24:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ea28:	f7e1 fc48 	bl	80002bc <__adddf3>
 801ea2c:	2200      	movs	r2, #0
 801ea2e:	2300      	movs	r3, #0
 801ea30:	f7e2 f88a 	bl	8000b48 <__aeabi_dcmpgt>
 801ea34:	2800      	cmp	r0, #0
 801ea36:	d0eb      	beq.n	801ea10 <floor+0x48>
 801ea38:	2c00      	cmp	r4, #0
 801ea3a:	bfbe      	ittt	lt
 801ea3c:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 801ea40:	4133      	asrlt	r3, r6
 801ea42:	18e4      	addlt	r4, r4, r3
 801ea44:	ea24 0407 	bic.w	r4, r4, r7
 801ea48:	2500      	movs	r5, #0
 801ea4a:	e7e1      	b.n	801ea10 <floor+0x48>
 801ea4c:	2e33      	cmp	r6, #51	@ 0x33
 801ea4e:	dd0a      	ble.n	801ea66 <floor+0x9e>
 801ea50:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 801ea54:	d103      	bne.n	801ea5e <floor+0x96>
 801ea56:	4602      	mov	r2, r0
 801ea58:	460b      	mov	r3, r1
 801ea5a:	f7e1 fc2f 	bl	80002bc <__adddf3>
 801ea5e:	ec41 0b10 	vmov	d0, r0, r1
 801ea62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ea66:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 801ea6a:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 801ea6e:	40df      	lsrs	r7, r3
 801ea70:	4207      	tst	r7, r0
 801ea72:	d0f4      	beq.n	801ea5e <floor+0x96>
 801ea74:	a30e      	add	r3, pc, #56	@ (adr r3, 801eab0 <floor+0xe8>)
 801ea76:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ea7a:	f7e1 fc1f 	bl	80002bc <__adddf3>
 801ea7e:	2200      	movs	r2, #0
 801ea80:	2300      	movs	r3, #0
 801ea82:	f7e2 f861 	bl	8000b48 <__aeabi_dcmpgt>
 801ea86:	2800      	cmp	r0, #0
 801ea88:	d0c2      	beq.n	801ea10 <floor+0x48>
 801ea8a:	2c00      	cmp	r4, #0
 801ea8c:	da0a      	bge.n	801eaa4 <floor+0xdc>
 801ea8e:	2e14      	cmp	r6, #20
 801ea90:	d101      	bne.n	801ea96 <floor+0xce>
 801ea92:	3401      	adds	r4, #1
 801ea94:	e006      	b.n	801eaa4 <floor+0xdc>
 801ea96:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 801ea9a:	2301      	movs	r3, #1
 801ea9c:	40b3      	lsls	r3, r6
 801ea9e:	441d      	add	r5, r3
 801eaa0:	4545      	cmp	r5, r8
 801eaa2:	d3f6      	bcc.n	801ea92 <floor+0xca>
 801eaa4:	ea25 0507 	bic.w	r5, r5, r7
 801eaa8:	e7b2      	b.n	801ea10 <floor+0x48>
 801eaaa:	2500      	movs	r5, #0
 801eaac:	462c      	mov	r4, r5
 801eaae:	e7af      	b.n	801ea10 <floor+0x48>
 801eab0:	8800759c 	.word	0x8800759c
 801eab4:	7e37e43c 	.word	0x7e37e43c
 801eab8:	bff00000 	.word	0xbff00000
 801eabc:	000fffff 	.word	0x000fffff

0801eac0 <_init>:
 801eac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801eac2:	bf00      	nop
 801eac4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801eac6:	bc08      	pop	{r3}
 801eac8:	469e      	mov	lr, r3
 801eaca:	4770      	bx	lr

0801eacc <_fini>:
 801eacc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801eace:	bf00      	nop
 801ead0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801ead2:	bc08      	pop	{r3}
 801ead4:	469e      	mov	lr, r3
 801ead6:	4770      	bx	lr
