// Seed: 4253959792
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    input wire id_2,
    output uwire id_3,
    input uwire id_4,
    output wor id_5,
    input tri0 id_6,
    output wor id_7
    , id_26,
    input tri1 id_8,
    input tri0 id_9,
    output uwire id_10,
    input wire id_11,
    input tri0 id_12,
    input uwire id_13,
    input tri0 id_14,
    output tri id_15,
    output uwire id_16,
    output tri1 id_17
    , id_27,
    input wor id_18,
    output supply0 id_19,
    output wand id_20,
    input tri0 id_21,
    output wor id_22,
    output tri0 id_23,
    input uwire id_24
);
  logic id_28;
  ;
  module_0 modCall_1 (
      id_28,
      id_26,
      id_26,
      id_26,
      id_26
  );
endmodule
