#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001a01a0bba30 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001a01a1b28d0_0 .net "PC", 31 0, v000001a01a0e1d90_0;  1 drivers
v000001a01a1b2970_0 .var "clk", 0 0;
v000001a01a1b2fb0_0 .net "clkout", 0 0, L_000001a01a1b4950;  1 drivers
v000001a01a1b3190_0 .net "cycles_consumed", 31 0, v000001a01a1b2bf0_0;  1 drivers
v000001a01a1b3050_0 .var "rst", 0 0;
S_000001a01a0520e0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001a01a0bba30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001a01a0a64f0 .param/l "RType" 0 4 2, C4<000000>;
P_000001a01a0a6528 .param/l "add" 0 4 5, C4<100000>;
P_000001a01a0a6560 .param/l "addi" 0 4 8, C4<001000>;
P_000001a01a0a6598 .param/l "addu" 0 4 5, C4<100001>;
P_000001a01a0a65d0 .param/l "and_" 0 4 5, C4<100100>;
P_000001a01a0a6608 .param/l "andi" 0 4 8, C4<001100>;
P_000001a01a0a6640 .param/l "beq" 0 4 10, C4<000100>;
P_000001a01a0a6678 .param/l "bne" 0 4 10, C4<000101>;
P_000001a01a0a66b0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001a01a0a66e8 .param/l "j" 0 4 12, C4<000010>;
P_000001a01a0a6720 .param/l "jal" 0 4 12, C4<000011>;
P_000001a01a0a6758 .param/l "jr" 0 4 6, C4<001000>;
P_000001a01a0a6790 .param/l "lw" 0 4 8, C4<100011>;
P_000001a01a0a67c8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001a01a0a6800 .param/l "or_" 0 4 5, C4<100101>;
P_000001a01a0a6838 .param/l "ori" 0 4 8, C4<001101>;
P_000001a01a0a6870 .param/l "sgt" 0 4 6, C4<101011>;
P_000001a01a0a68a8 .param/l "sll" 0 4 6, C4<000000>;
P_000001a01a0a68e0 .param/l "slt" 0 4 5, C4<101010>;
P_000001a01a0a6918 .param/l "slti" 0 4 8, C4<101010>;
P_000001a01a0a6950 .param/l "srl" 0 4 6, C4<000010>;
P_000001a01a0a6988 .param/l "sub" 0 4 5, C4<100010>;
P_000001a01a0a69c0 .param/l "subu" 0 4 5, C4<100011>;
P_000001a01a0a69f8 .param/l "sw" 0 4 8, C4<101011>;
P_000001a01a0a6a30 .param/l "xor_" 0 4 5, C4<100110>;
P_000001a01a0a6a68 .param/l "xori" 0 4 8, C4<001110>;
L_000001a01a1b44f0 .functor NOT 1, v000001a01a1b3050_0, C4<0>, C4<0>, C4<0>;
L_000001a01a1b4800 .functor NOT 1, v000001a01a1b3050_0, C4<0>, C4<0>, C4<0>;
L_000001a01a1b4100 .functor NOT 1, v000001a01a1b3050_0, C4<0>, C4<0>, C4<0>;
L_000001a01a1b4480 .functor NOT 1, v000001a01a1b3050_0, C4<0>, C4<0>, C4<0>;
L_000001a01a1b4d40 .functor NOT 1, v000001a01a1b3050_0, C4<0>, C4<0>, C4<0>;
L_000001a01a1b4170 .functor NOT 1, v000001a01a1b3050_0, C4<0>, C4<0>, C4<0>;
L_000001a01a1b4b10 .functor NOT 1, v000001a01a1b3050_0, C4<0>, C4<0>, C4<0>;
L_000001a01a1b4020 .functor NOT 1, v000001a01a1b3050_0, C4<0>, C4<0>, C4<0>;
L_000001a01a1b4950 .functor OR 1, v000001a01a1b2970_0, v000001a01a0b3150_0, C4<0>, C4<0>;
L_000001a01a1b4640 .functor OR 1, L_000001a01a201040, L_000001a01a202080, C4<0>, C4<0>;
L_000001a01a1b4720 .functor AND 1, L_000001a01a202440, L_000001a01a201ae0, C4<1>, C4<1>;
L_000001a01a1b4330 .functor NOT 1, v000001a01a1b3050_0, C4<0>, C4<0>, C4<0>;
L_000001a01a1b4790 .functor OR 1, L_000001a01a202c60, L_000001a01a201540, C4<0>, C4<0>;
L_000001a01a1b3f40 .functor OR 1, L_000001a01a1b4790, L_000001a01a2019a0, C4<0>, C4<0>;
L_000001a01a1b49c0 .functor OR 1, L_000001a01a2021c0, L_000001a01a214a00, C4<0>, C4<0>;
L_000001a01a1b48e0 .functor AND 1, L_000001a01a201fe0, L_000001a01a1b49c0, C4<1>, C4<1>;
L_000001a01a1b4c60 .functor OR 1, L_000001a01a214c80, L_000001a01a213600, C4<0>, C4<0>;
L_000001a01a1b3fb0 .functor AND 1, L_000001a01a213100, L_000001a01a1b4c60, C4<1>, C4<1>;
L_000001a01a1b4090 .functor NOT 1, L_000001a01a1b4950, C4<0>, C4<0>, C4<0>;
v000001a01a0e1a70_0 .net "ALUOp", 3 0, v000001a01a0b36f0_0;  1 drivers
v000001a01a0e1ed0_0 .net "ALUResult", 31 0, v000001a01a0e2150_0;  1 drivers
v000001a01a0e21f0_0 .net "ALUSrc", 0 0, v000001a01a0b3790_0;  1 drivers
v000001a01a0e4160_0 .net "ALUin2", 31 0, L_000001a01a212fc0;  1 drivers
v000001a01a0e4a20_0 .net "MemReadEn", 0 0, v000001a01a0b2ed0_0;  1 drivers
v000001a01a0e4b60_0 .net "MemWriteEn", 0 0, v000001a01a0b2d90_0;  1 drivers
v000001a01a0e4e80_0 .net "MemtoReg", 0 0, v000001a01a0b3330_0;  1 drivers
v000001a01a0e4980_0 .net "PC", 31 0, v000001a01a0e1d90_0;  alias, 1 drivers
v000001a01a0e3120_0 .net "PCPlus1", 31 0, L_000001a01a2023a0;  1 drivers
v000001a01a0e4de0_0 .net "PCsrc", 0 0, v000001a01a0e1430_0;  1 drivers
v000001a01a0e4d40_0 .net "RegDst", 0 0, v000001a01a0b1c10_0;  1 drivers
v000001a01a0e4200_0 .net "RegWriteEn", 0 0, v000001a01a0b1fd0_0;  1 drivers
v000001a01a0e4520_0 .net "WriteRegister", 4 0, L_000001a01a2012c0;  1 drivers
v000001a01a0e42a0_0 .net *"_ivl_0", 0 0, L_000001a01a1b44f0;  1 drivers
L_000001a01a1b4ee0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001a01a0e4660_0 .net/2u *"_ivl_10", 4 0, L_000001a01a1b4ee0;  1 drivers
L_000001a01a1b52d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a01a0e4ac0_0 .net *"_ivl_101", 15 0, L_000001a01a1b52d0;  1 drivers
v000001a01a0e2fe0_0 .net *"_ivl_102", 31 0, L_000001a01a201680;  1 drivers
L_000001a01a1b5318 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a01a0e4340_0 .net *"_ivl_105", 25 0, L_000001a01a1b5318;  1 drivers
L_000001a01a1b5360 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a01a0e39e0_0 .net/2u *"_ivl_106", 31 0, L_000001a01a1b5360;  1 drivers
v000001a01a0e4840_0 .net *"_ivl_108", 0 0, L_000001a01a202440;  1 drivers
L_000001a01a1b53a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001a01a0e3ee0_0 .net/2u *"_ivl_110", 5 0, L_000001a01a1b53a8;  1 drivers
v000001a01a0e3440_0 .net *"_ivl_112", 0 0, L_000001a01a201ae0;  1 drivers
v000001a01a0e3e40_0 .net *"_ivl_115", 0 0, L_000001a01a1b4720;  1 drivers
v000001a01a0e3620_0 .net *"_ivl_116", 47 0, L_000001a01a2014a0;  1 drivers
L_000001a01a1b53f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a01a0e43e0_0 .net *"_ivl_119", 15 0, L_000001a01a1b53f0;  1 drivers
L_000001a01a1b4f28 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001a01a0e3c60_0 .net/2u *"_ivl_12", 5 0, L_000001a01a1b4f28;  1 drivers
v000001a01a0e3080_0 .net *"_ivl_120", 47 0, L_000001a01a201720;  1 drivers
L_000001a01a1b5438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a01a0e4c00_0 .net *"_ivl_123", 15 0, L_000001a01a1b5438;  1 drivers
v000001a01a0e36c0_0 .net *"_ivl_125", 0 0, L_000001a01a201860;  1 drivers
v000001a01a0e31c0_0 .net *"_ivl_126", 31 0, L_000001a01a201b80;  1 drivers
v000001a01a0e3bc0_0 .net *"_ivl_128", 47 0, L_000001a01a2017c0;  1 drivers
v000001a01a0e4ca0_0 .net *"_ivl_130", 47 0, L_000001a01a201220;  1 drivers
v000001a01a0e3260_0 .net *"_ivl_132", 47 0, L_000001a01a202a80;  1 drivers
v000001a01a0e4480_0 .net *"_ivl_134", 47 0, L_000001a01a2024e0;  1 drivers
v000001a01a0e48e0_0 .net *"_ivl_14", 0 0, L_000001a01a1b1c50;  1 drivers
v000001a01a0e45c0_0 .net *"_ivl_140", 0 0, L_000001a01a1b4330;  1 drivers
L_000001a01a1b54c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a01a0e3760_0 .net/2u *"_ivl_142", 31 0, L_000001a01a1b54c8;  1 drivers
L_000001a01a1b55a0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001a01a0e3300_0 .net/2u *"_ivl_146", 5 0, L_000001a01a1b55a0;  1 drivers
v000001a01a0e4700_0 .net *"_ivl_148", 0 0, L_000001a01a202c60;  1 drivers
L_000001a01a1b55e8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001a01a0e33a0_0 .net/2u *"_ivl_150", 5 0, L_000001a01a1b55e8;  1 drivers
v000001a01a0e47a0_0 .net *"_ivl_152", 0 0, L_000001a01a201540;  1 drivers
v000001a01a0e34e0_0 .net *"_ivl_155", 0 0, L_000001a01a1b4790;  1 drivers
L_000001a01a1b5630 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001a01a0e3580_0 .net/2u *"_ivl_156", 5 0, L_000001a01a1b5630;  1 drivers
v000001a01a0e3d00_0 .net *"_ivl_158", 0 0, L_000001a01a2019a0;  1 drivers
L_000001a01a1b4f70 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001a01a0e3800_0 .net/2u *"_ivl_16", 4 0, L_000001a01a1b4f70;  1 drivers
v000001a01a0e38a0_0 .net *"_ivl_161", 0 0, L_000001a01a1b3f40;  1 drivers
L_000001a01a1b5678 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a01a0e3f80_0 .net/2u *"_ivl_162", 15 0, L_000001a01a1b5678;  1 drivers
v000001a01a0e3940_0 .net *"_ivl_164", 31 0, L_000001a01a200f00;  1 drivers
v000001a01a0e3a80_0 .net *"_ivl_167", 0 0, L_000001a01a2015e0;  1 drivers
v000001a01a0e3b20_0 .net *"_ivl_168", 15 0, L_000001a01a201a40;  1 drivers
v000001a01a0e3da0_0 .net *"_ivl_170", 31 0, L_000001a01a201cc0;  1 drivers
v000001a01a0e4020_0 .net *"_ivl_174", 31 0, L_000001a01a201f40;  1 drivers
L_000001a01a1b56c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a01a0e40c0_0 .net *"_ivl_177", 25 0, L_000001a01a1b56c0;  1 drivers
L_000001a01a1b5708 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a01a0ed780_0 .net/2u *"_ivl_178", 31 0, L_000001a01a1b5708;  1 drivers
v000001a01a0ed000_0 .net *"_ivl_180", 0 0, L_000001a01a201fe0;  1 drivers
L_000001a01a1b5750 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001a01a0eeb80_0 .net/2u *"_ivl_182", 5 0, L_000001a01a1b5750;  1 drivers
v000001a01a0ed460_0 .net *"_ivl_184", 0 0, L_000001a01a2021c0;  1 drivers
L_000001a01a1b5798 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001a01a0ed500_0 .net/2u *"_ivl_186", 5 0, L_000001a01a1b5798;  1 drivers
v000001a01a0eed60_0 .net *"_ivl_188", 0 0, L_000001a01a214a00;  1 drivers
v000001a01a0eee00_0 .net *"_ivl_19", 4 0, L_000001a01a1b23d0;  1 drivers
v000001a01a0eeae0_0 .net *"_ivl_191", 0 0, L_000001a01a1b49c0;  1 drivers
v000001a01a0ed320_0 .net *"_ivl_193", 0 0, L_000001a01a1b48e0;  1 drivers
L_000001a01a1b57e0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001a01a0ee860_0 .net/2u *"_ivl_194", 5 0, L_000001a01a1b57e0;  1 drivers
v000001a01a0ee4a0_0 .net *"_ivl_196", 0 0, L_000001a01a212f20;  1 drivers
L_000001a01a1b5828 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001a01a0ee400_0 .net/2u *"_ivl_198", 31 0, L_000001a01a1b5828;  1 drivers
L_000001a01a1b4e98 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001a01a0edd20_0 .net/2u *"_ivl_2", 5 0, L_000001a01a1b4e98;  1 drivers
v000001a01a0ee360_0 .net *"_ivl_20", 4 0, L_000001a01a1b1cf0;  1 drivers
v000001a01a0eea40_0 .net *"_ivl_200", 31 0, L_000001a01a214dc0;  1 drivers
v000001a01a0eddc0_0 .net *"_ivl_204", 31 0, L_000001a01a213240;  1 drivers
L_000001a01a1b5870 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a01a0ed280_0 .net *"_ivl_207", 25 0, L_000001a01a1b5870;  1 drivers
L_000001a01a1b58b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a01a0ee680_0 .net/2u *"_ivl_208", 31 0, L_000001a01a1b58b8;  1 drivers
v000001a01a0eec20_0 .net *"_ivl_210", 0 0, L_000001a01a213100;  1 drivers
L_000001a01a1b5900 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001a01a0eecc0_0 .net/2u *"_ivl_212", 5 0, L_000001a01a1b5900;  1 drivers
v000001a01a0ed0a0_0 .net *"_ivl_214", 0 0, L_000001a01a214c80;  1 drivers
L_000001a01a1b5948 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001a01a0ed960_0 .net/2u *"_ivl_216", 5 0, L_000001a01a1b5948;  1 drivers
v000001a01a0eda00_0 .net *"_ivl_218", 0 0, L_000001a01a213600;  1 drivers
v000001a01a0ed140_0 .net *"_ivl_221", 0 0, L_000001a01a1b4c60;  1 drivers
v000001a01a0ed6e0_0 .net *"_ivl_223", 0 0, L_000001a01a1b3fb0;  1 drivers
L_000001a01a1b5990 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001a01a0ed3c0_0 .net/2u *"_ivl_224", 5 0, L_000001a01a1b5990;  1 drivers
v000001a01a0ed1e0_0 .net *"_ivl_226", 0 0, L_000001a01a214960;  1 drivers
v000001a01a0ed5a0_0 .net *"_ivl_228", 31 0, L_000001a01a213f60;  1 drivers
v000001a01a0eeea0_0 .net *"_ivl_24", 0 0, L_000001a01a1b4100;  1 drivers
L_000001a01a1b4fb8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001a01a0ee7c0_0 .net/2u *"_ivl_26", 4 0, L_000001a01a1b4fb8;  1 drivers
v000001a01a0ee5e0_0 .net *"_ivl_29", 4 0, L_000001a01a1b1f70;  1 drivers
v000001a01a0ed820_0 .net *"_ivl_32", 0 0, L_000001a01a1b4480;  1 drivers
L_000001a01a1b5000 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001a01a0ed640_0 .net/2u *"_ivl_34", 4 0, L_000001a01a1b5000;  1 drivers
v000001a01a0ed8c0_0 .net *"_ivl_37", 4 0, L_000001a01a1b2510;  1 drivers
v000001a01a0ee220_0 .net *"_ivl_40", 0 0, L_000001a01a1b4d40;  1 drivers
L_000001a01a1b5048 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a01a0edaa0_0 .net/2u *"_ivl_42", 15 0, L_000001a01a1b5048;  1 drivers
v000001a01a0ee040_0 .net *"_ivl_45", 15 0, L_000001a01a2026c0;  1 drivers
v000001a01a0edb40_0 .net *"_ivl_48", 0 0, L_000001a01a1b4170;  1 drivers
v000001a01a0ee900_0 .net *"_ivl_5", 5 0, L_000001a01a1b30f0;  1 drivers
L_000001a01a1b5090 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a01a0edbe0_0 .net/2u *"_ivl_50", 36 0, L_000001a01a1b5090;  1 drivers
L_000001a01a1b50d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a01a0edc80_0 .net/2u *"_ivl_52", 31 0, L_000001a01a1b50d8;  1 drivers
v000001a01a0edfa0_0 .net *"_ivl_55", 4 0, L_000001a01a201400;  1 drivers
v000001a01a0ee9a0_0 .net *"_ivl_56", 36 0, L_000001a01a202760;  1 drivers
v000001a01a0ee720_0 .net *"_ivl_58", 36 0, L_000001a01a202da0;  1 drivers
v000001a01a0ede60_0 .net *"_ivl_62", 0 0, L_000001a01a1b4b10;  1 drivers
L_000001a01a1b5120 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001a01a0ee540_0 .net/2u *"_ivl_64", 5 0, L_000001a01a1b5120;  1 drivers
v000001a01a0edf00_0 .net *"_ivl_67", 5 0, L_000001a01a202120;  1 drivers
v000001a01a0ee0e0_0 .net *"_ivl_70", 0 0, L_000001a01a1b4020;  1 drivers
L_000001a01a1b5168 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a01a0ee180_0 .net/2u *"_ivl_72", 57 0, L_000001a01a1b5168;  1 drivers
L_000001a01a1b51b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a01a0ee2c0_0 .net/2u *"_ivl_74", 31 0, L_000001a01a1b51b0;  1 drivers
v000001a01a1b2010_0 .net *"_ivl_77", 25 0, L_000001a01a202300;  1 drivers
v000001a01a1b2a10_0 .net *"_ivl_78", 57 0, L_000001a01a2029e0;  1 drivers
v000001a01a1b3550_0 .net *"_ivl_8", 0 0, L_000001a01a1b4800;  1 drivers
v000001a01a1b1a70_0 .net *"_ivl_80", 57 0, L_000001a01a201d60;  1 drivers
L_000001a01a1b51f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001a01a1b2ab0_0 .net/2u *"_ivl_84", 31 0, L_000001a01a1b51f8;  1 drivers
L_000001a01a1b5240 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001a01a1b2290_0 .net/2u *"_ivl_88", 5 0, L_000001a01a1b5240;  1 drivers
v000001a01a1b1890_0 .net *"_ivl_90", 0 0, L_000001a01a201040;  1 drivers
L_000001a01a1b5288 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001a01a1b2150_0 .net/2u *"_ivl_92", 5 0, L_000001a01a1b5288;  1 drivers
v000001a01a1b1bb0_0 .net *"_ivl_94", 0 0, L_000001a01a202080;  1 drivers
v000001a01a1b32d0_0 .net *"_ivl_97", 0 0, L_000001a01a1b4640;  1 drivers
v000001a01a1b1b10_0 .net *"_ivl_98", 47 0, L_000001a01a202620;  1 drivers
v000001a01a1b16b0_0 .net "adderResult", 31 0, L_000001a01a202580;  1 drivers
v000001a01a1b2b50_0 .net "address", 31 0, L_000001a01a202bc0;  1 drivers
v000001a01a1b1750_0 .net "clk", 0 0, L_000001a01a1b4950;  alias, 1 drivers
v000001a01a1b2bf0_0 .var "cycles_consumed", 31 0;
v000001a01a1b20b0_0 .net "extImm", 31 0, L_000001a01a201e00;  1 drivers
v000001a01a1b2830_0 .net "funct", 5 0, L_000001a01a202260;  1 drivers
v000001a01a1b1930_0 .net "hlt", 0 0, v000001a01a0b3150_0;  1 drivers
v000001a01a1b3410_0 .net "imm", 15 0, L_000001a01a200fa0;  1 drivers
v000001a01a1b34b0_0 .net "immediate", 31 0, L_000001a01a213060;  1 drivers
v000001a01a1b2e70_0 .net "input_clk", 0 0, v000001a01a1b2970_0;  1 drivers
v000001a01a1b21f0_0 .net "instruction", 31 0, L_000001a01a201360;  1 drivers
v000001a01a1b2330_0 .net "memoryReadData", 31 0, v000001a01a0e2830_0;  1 drivers
v000001a01a1b2790_0 .net "nextPC", 31 0, L_000001a01a2010e0;  1 drivers
v000001a01a1b3230_0 .net "opcode", 5 0, L_000001a01a1b3370;  1 drivers
v000001a01a1b17f0_0 .net "rd", 4 0, L_000001a01a1b1ed0;  1 drivers
v000001a01a1b2c90_0 .net "readData1", 31 0, L_000001a01a1b41e0;  1 drivers
v000001a01a1b2d30_0 .net "readData1_w", 31 0, L_000001a01a214b40;  1 drivers
v000001a01a1b2650_0 .net "readData2", 31 0, L_000001a01a1b46b0;  1 drivers
v000001a01a1b2f10_0 .net "rs", 4 0, L_000001a01a1b2470;  1 drivers
v000001a01a1b1d90_0 .net "rst", 0 0, v000001a01a1b3050_0;  1 drivers
v000001a01a1b25b0_0 .net "rt", 4 0, L_000001a01a2028a0;  1 drivers
v000001a01a1b19d0_0 .net "shamt", 31 0, L_000001a01a202d00;  1 drivers
v000001a01a1b2dd0_0 .net "wire_instruction", 31 0, L_000001a01a1b3ed0;  1 drivers
v000001a01a1b1e30_0 .net "writeData", 31 0, L_000001a01a2132e0;  1 drivers
v000001a01a1b26f0_0 .net "zero", 0 0, L_000001a01a213420;  1 drivers
L_000001a01a1b30f0 .part L_000001a01a201360, 26, 6;
L_000001a01a1b3370 .functor MUXZ 6, L_000001a01a1b30f0, L_000001a01a1b4e98, L_000001a01a1b44f0, C4<>;
L_000001a01a1b1c50 .cmp/eq 6, L_000001a01a1b3370, L_000001a01a1b4f28;
L_000001a01a1b23d0 .part L_000001a01a201360, 11, 5;
L_000001a01a1b1cf0 .functor MUXZ 5, L_000001a01a1b23d0, L_000001a01a1b4f70, L_000001a01a1b1c50, C4<>;
L_000001a01a1b1ed0 .functor MUXZ 5, L_000001a01a1b1cf0, L_000001a01a1b4ee0, L_000001a01a1b4800, C4<>;
L_000001a01a1b1f70 .part L_000001a01a201360, 21, 5;
L_000001a01a1b2470 .functor MUXZ 5, L_000001a01a1b1f70, L_000001a01a1b4fb8, L_000001a01a1b4100, C4<>;
L_000001a01a1b2510 .part L_000001a01a201360, 16, 5;
L_000001a01a2028a0 .functor MUXZ 5, L_000001a01a1b2510, L_000001a01a1b5000, L_000001a01a1b4480, C4<>;
L_000001a01a2026c0 .part L_000001a01a201360, 0, 16;
L_000001a01a200fa0 .functor MUXZ 16, L_000001a01a2026c0, L_000001a01a1b5048, L_000001a01a1b4d40, C4<>;
L_000001a01a201400 .part L_000001a01a201360, 6, 5;
L_000001a01a202760 .concat [ 5 32 0 0], L_000001a01a201400, L_000001a01a1b50d8;
L_000001a01a202da0 .functor MUXZ 37, L_000001a01a202760, L_000001a01a1b5090, L_000001a01a1b4170, C4<>;
L_000001a01a202d00 .part L_000001a01a202da0, 0, 32;
L_000001a01a202120 .part L_000001a01a201360, 0, 6;
L_000001a01a202260 .functor MUXZ 6, L_000001a01a202120, L_000001a01a1b5120, L_000001a01a1b4b10, C4<>;
L_000001a01a202300 .part L_000001a01a201360, 0, 26;
L_000001a01a2029e0 .concat [ 26 32 0 0], L_000001a01a202300, L_000001a01a1b51b0;
L_000001a01a201d60 .functor MUXZ 58, L_000001a01a2029e0, L_000001a01a1b5168, L_000001a01a1b4020, C4<>;
L_000001a01a202bc0 .part L_000001a01a201d60, 0, 32;
L_000001a01a2023a0 .arith/sum 32, v000001a01a0e1d90_0, L_000001a01a1b51f8;
L_000001a01a201040 .cmp/eq 6, L_000001a01a1b3370, L_000001a01a1b5240;
L_000001a01a202080 .cmp/eq 6, L_000001a01a1b3370, L_000001a01a1b5288;
L_000001a01a202620 .concat [ 32 16 0 0], L_000001a01a202bc0, L_000001a01a1b52d0;
L_000001a01a201680 .concat [ 6 26 0 0], L_000001a01a1b3370, L_000001a01a1b5318;
L_000001a01a202440 .cmp/eq 32, L_000001a01a201680, L_000001a01a1b5360;
L_000001a01a201ae0 .cmp/eq 6, L_000001a01a202260, L_000001a01a1b53a8;
L_000001a01a2014a0 .concat [ 32 16 0 0], L_000001a01a1b41e0, L_000001a01a1b53f0;
L_000001a01a201720 .concat [ 32 16 0 0], v000001a01a0e1d90_0, L_000001a01a1b5438;
L_000001a01a201860 .part L_000001a01a200fa0, 15, 1;
LS_000001a01a201b80_0_0 .concat [ 1 1 1 1], L_000001a01a201860, L_000001a01a201860, L_000001a01a201860, L_000001a01a201860;
LS_000001a01a201b80_0_4 .concat [ 1 1 1 1], L_000001a01a201860, L_000001a01a201860, L_000001a01a201860, L_000001a01a201860;
LS_000001a01a201b80_0_8 .concat [ 1 1 1 1], L_000001a01a201860, L_000001a01a201860, L_000001a01a201860, L_000001a01a201860;
LS_000001a01a201b80_0_12 .concat [ 1 1 1 1], L_000001a01a201860, L_000001a01a201860, L_000001a01a201860, L_000001a01a201860;
LS_000001a01a201b80_0_16 .concat [ 1 1 1 1], L_000001a01a201860, L_000001a01a201860, L_000001a01a201860, L_000001a01a201860;
LS_000001a01a201b80_0_20 .concat [ 1 1 1 1], L_000001a01a201860, L_000001a01a201860, L_000001a01a201860, L_000001a01a201860;
LS_000001a01a201b80_0_24 .concat [ 1 1 1 1], L_000001a01a201860, L_000001a01a201860, L_000001a01a201860, L_000001a01a201860;
LS_000001a01a201b80_0_28 .concat [ 1 1 1 1], L_000001a01a201860, L_000001a01a201860, L_000001a01a201860, L_000001a01a201860;
LS_000001a01a201b80_1_0 .concat [ 4 4 4 4], LS_000001a01a201b80_0_0, LS_000001a01a201b80_0_4, LS_000001a01a201b80_0_8, LS_000001a01a201b80_0_12;
LS_000001a01a201b80_1_4 .concat [ 4 4 4 4], LS_000001a01a201b80_0_16, LS_000001a01a201b80_0_20, LS_000001a01a201b80_0_24, LS_000001a01a201b80_0_28;
L_000001a01a201b80 .concat [ 16 16 0 0], LS_000001a01a201b80_1_0, LS_000001a01a201b80_1_4;
L_000001a01a2017c0 .concat [ 16 32 0 0], L_000001a01a200fa0, L_000001a01a201b80;
L_000001a01a201220 .arith/sum 48, L_000001a01a201720, L_000001a01a2017c0;
L_000001a01a202a80 .functor MUXZ 48, L_000001a01a201220, L_000001a01a2014a0, L_000001a01a1b4720, C4<>;
L_000001a01a2024e0 .functor MUXZ 48, L_000001a01a202a80, L_000001a01a202620, L_000001a01a1b4640, C4<>;
L_000001a01a202580 .part L_000001a01a2024e0, 0, 32;
L_000001a01a2010e0 .functor MUXZ 32, L_000001a01a2023a0, L_000001a01a202580, v000001a01a0e1430_0, C4<>;
L_000001a01a201360 .functor MUXZ 32, L_000001a01a1b3ed0, L_000001a01a1b54c8, L_000001a01a1b4330, C4<>;
L_000001a01a202c60 .cmp/eq 6, L_000001a01a1b3370, L_000001a01a1b55a0;
L_000001a01a201540 .cmp/eq 6, L_000001a01a1b3370, L_000001a01a1b55e8;
L_000001a01a2019a0 .cmp/eq 6, L_000001a01a1b3370, L_000001a01a1b5630;
L_000001a01a200f00 .concat [ 16 16 0 0], L_000001a01a200fa0, L_000001a01a1b5678;
L_000001a01a2015e0 .part L_000001a01a200fa0, 15, 1;
LS_000001a01a201a40_0_0 .concat [ 1 1 1 1], L_000001a01a2015e0, L_000001a01a2015e0, L_000001a01a2015e0, L_000001a01a2015e0;
LS_000001a01a201a40_0_4 .concat [ 1 1 1 1], L_000001a01a2015e0, L_000001a01a2015e0, L_000001a01a2015e0, L_000001a01a2015e0;
LS_000001a01a201a40_0_8 .concat [ 1 1 1 1], L_000001a01a2015e0, L_000001a01a2015e0, L_000001a01a2015e0, L_000001a01a2015e0;
LS_000001a01a201a40_0_12 .concat [ 1 1 1 1], L_000001a01a2015e0, L_000001a01a2015e0, L_000001a01a2015e0, L_000001a01a2015e0;
L_000001a01a201a40 .concat [ 4 4 4 4], LS_000001a01a201a40_0_0, LS_000001a01a201a40_0_4, LS_000001a01a201a40_0_8, LS_000001a01a201a40_0_12;
L_000001a01a201cc0 .concat [ 16 16 0 0], L_000001a01a200fa0, L_000001a01a201a40;
L_000001a01a201e00 .functor MUXZ 32, L_000001a01a201cc0, L_000001a01a200f00, L_000001a01a1b3f40, C4<>;
L_000001a01a201f40 .concat [ 6 26 0 0], L_000001a01a1b3370, L_000001a01a1b56c0;
L_000001a01a201fe0 .cmp/eq 32, L_000001a01a201f40, L_000001a01a1b5708;
L_000001a01a2021c0 .cmp/eq 6, L_000001a01a202260, L_000001a01a1b5750;
L_000001a01a214a00 .cmp/eq 6, L_000001a01a202260, L_000001a01a1b5798;
L_000001a01a212f20 .cmp/eq 6, L_000001a01a1b3370, L_000001a01a1b57e0;
L_000001a01a214dc0 .functor MUXZ 32, L_000001a01a201e00, L_000001a01a1b5828, L_000001a01a212f20, C4<>;
L_000001a01a213060 .functor MUXZ 32, L_000001a01a214dc0, L_000001a01a202d00, L_000001a01a1b48e0, C4<>;
L_000001a01a213240 .concat [ 6 26 0 0], L_000001a01a1b3370, L_000001a01a1b5870;
L_000001a01a213100 .cmp/eq 32, L_000001a01a213240, L_000001a01a1b58b8;
L_000001a01a214c80 .cmp/eq 6, L_000001a01a202260, L_000001a01a1b5900;
L_000001a01a213600 .cmp/eq 6, L_000001a01a202260, L_000001a01a1b5948;
L_000001a01a214960 .cmp/eq 6, L_000001a01a1b3370, L_000001a01a1b5990;
L_000001a01a213f60 .functor MUXZ 32, L_000001a01a1b41e0, v000001a01a0e1d90_0, L_000001a01a214960, C4<>;
L_000001a01a214b40 .functor MUXZ 32, L_000001a01a213f60, L_000001a01a1b46b0, L_000001a01a1b3fb0, C4<>;
S_000001a01a052270 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001a01a0520e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001a01a0a9aa0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001a01a1b4b80 .functor NOT 1, v000001a01a0b3790_0, C4<0>, C4<0>, C4<0>;
v000001a01a0b1b70_0 .net *"_ivl_0", 0 0, L_000001a01a1b4b80;  1 drivers
v000001a01a0b2610_0 .net "in1", 31 0, L_000001a01a1b46b0;  alias, 1 drivers
v000001a01a0b1f30_0 .net "in2", 31 0, L_000001a01a213060;  alias, 1 drivers
v000001a01a0b35b0_0 .net "out", 31 0, L_000001a01a212fc0;  alias, 1 drivers
v000001a01a0b3010_0 .net "s", 0 0, v000001a01a0b3790_0;  alias, 1 drivers
L_000001a01a212fc0 .functor MUXZ 32, L_000001a01a213060, L_000001a01a1b46b0, L_000001a01a1b4b80, C4<>;
S_000001a01a0517a0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001a01a0520e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001a01a0de690 .param/l "RType" 0 4 2, C4<000000>;
P_000001a01a0de6c8 .param/l "add" 0 4 5, C4<100000>;
P_000001a01a0de700 .param/l "addi" 0 4 8, C4<001000>;
P_000001a01a0de738 .param/l "addu" 0 4 5, C4<100001>;
P_000001a01a0de770 .param/l "and_" 0 4 5, C4<100100>;
P_000001a01a0de7a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001a01a0de7e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001a01a0de818 .param/l "bne" 0 4 10, C4<000101>;
P_000001a01a0de850 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001a01a0de888 .param/l "j" 0 4 12, C4<000010>;
P_000001a01a0de8c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001a01a0de8f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001a01a0de930 .param/l "lw" 0 4 8, C4<100011>;
P_000001a01a0de968 .param/l "nor_" 0 4 5, C4<100111>;
P_000001a01a0de9a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001a01a0de9d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001a01a0dea10 .param/l "sgt" 0 4 6, C4<101011>;
P_000001a01a0dea48 .param/l "sll" 0 4 6, C4<000000>;
P_000001a01a0dea80 .param/l "slt" 0 4 5, C4<101010>;
P_000001a01a0deab8 .param/l "slti" 0 4 8, C4<101010>;
P_000001a01a0deaf0 .param/l "srl" 0 4 6, C4<000010>;
P_000001a01a0deb28 .param/l "sub" 0 4 5, C4<100010>;
P_000001a01a0deb60 .param/l "subu" 0 4 5, C4<100011>;
P_000001a01a0deb98 .param/l "sw" 0 4 8, C4<101011>;
P_000001a01a0debd0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001a01a0dec08 .param/l "xori" 0 4 8, C4<001110>;
v000001a01a0b36f0_0 .var "ALUOp", 3 0;
v000001a01a0b3790_0 .var "ALUSrc", 0 0;
v000001a01a0b2ed0_0 .var "MemReadEn", 0 0;
v000001a01a0b2d90_0 .var "MemWriteEn", 0 0;
v000001a01a0b3330_0 .var "MemtoReg", 0 0;
v000001a01a0b1c10_0 .var "RegDst", 0 0;
v000001a01a0b1fd0_0 .var "RegWriteEn", 0 0;
v000001a01a0b31f0_0 .net "funct", 5 0, L_000001a01a202260;  alias, 1 drivers
v000001a01a0b3150_0 .var "hlt", 0 0;
v000001a01a0b2070_0 .net "opcode", 5 0, L_000001a01a1b3370;  alias, 1 drivers
v000001a01a0b2110_0 .net "rst", 0 0, v000001a01a1b3050_0;  alias, 1 drivers
E_000001a01a0aa920 .event anyedge, v000001a01a0b2110_0, v000001a01a0b2070_0, v000001a01a0b31f0_0;
S_000001a01a051930 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001a01a0520e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001a01a0aa9a0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001a01a1b3ed0 .functor BUFZ 32, L_000001a01a202800, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a01a0b21b0_0 .net "Data_Out", 31 0, L_000001a01a1b3ed0;  alias, 1 drivers
v000001a01a0b2e30 .array "InstMem", 0 1023, 31 0;
v000001a01a0b2f70_0 .net *"_ivl_0", 31 0, L_000001a01a202800;  1 drivers
v000001a01a0b33d0_0 .net *"_ivl_3", 9 0, L_000001a01a201180;  1 drivers
v000001a01a0b2250_0 .net *"_ivl_4", 11 0, L_000001a01a201ea0;  1 drivers
L_000001a01a1b5480 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a01a0b22f0_0 .net *"_ivl_7", 1 0, L_000001a01a1b5480;  1 drivers
v000001a01a0b24d0_0 .net "addr", 31 0, v000001a01a0e1d90_0;  alias, 1 drivers
v000001a01a0b29d0_0 .var/i "i", 31 0;
L_000001a01a202800 .array/port v000001a01a0b2e30, L_000001a01a201ea0;
L_000001a01a201180 .part v000001a01a0e1d90_0, 0, 10;
L_000001a01a201ea0 .concat [ 10 2 0 0], L_000001a01a201180, L_000001a01a1b5480;
S_000001a01a03b7e0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001a01a0520e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001a01a1b41e0 .functor BUFZ 32, L_000001a01a202940, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a01a1b46b0 .functor BUFZ 32, L_000001a01a201900, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a01a0b2890_0 .net *"_ivl_0", 31 0, L_000001a01a202940;  1 drivers
v000001a01a0b2930_0 .net *"_ivl_10", 6 0, L_000001a01a202b20;  1 drivers
L_000001a01a1b5558 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a01a091050_0 .net *"_ivl_13", 1 0, L_000001a01a1b5558;  1 drivers
v000001a01a0919b0_0 .net *"_ivl_2", 6 0, L_000001a01a201c20;  1 drivers
L_000001a01a1b5510 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a01a0e1c50_0 .net *"_ivl_5", 1 0, L_000001a01a1b5510;  1 drivers
v000001a01a0e20b0_0 .net *"_ivl_8", 31 0, L_000001a01a201900;  1 drivers
v000001a01a0e0cb0_0 .net "clk", 0 0, L_000001a01a1b4950;  alias, 1 drivers
v000001a01a0e2010_0 .var/i "i", 31 0;
v000001a01a0e2b50_0 .net "readData1", 31 0, L_000001a01a1b41e0;  alias, 1 drivers
v000001a01a0e12f0_0 .net "readData2", 31 0, L_000001a01a1b46b0;  alias, 1 drivers
v000001a01a0e2a10_0 .net "readRegister1", 4 0, L_000001a01a1b2470;  alias, 1 drivers
v000001a01a0e26f0_0 .net "readRegister2", 4 0, L_000001a01a2028a0;  alias, 1 drivers
v000001a01a0e0e90 .array "registers", 31 0, 31 0;
v000001a01a0e1b10_0 .net "rst", 0 0, v000001a01a1b3050_0;  alias, 1 drivers
v000001a01a0e0d50_0 .net "we", 0 0, v000001a01a0b1fd0_0;  alias, 1 drivers
v000001a01a0e0df0_0 .net "writeData", 31 0, L_000001a01a2132e0;  alias, 1 drivers
v000001a01a0e1bb0_0 .net "writeRegister", 4 0, L_000001a01a2012c0;  alias, 1 drivers
E_000001a01a0aa5e0/0 .event negedge, v000001a01a0b2110_0;
E_000001a01a0aa5e0/1 .event posedge, v000001a01a0e0cb0_0;
E_000001a01a0aa5e0 .event/or E_000001a01a0aa5e0/0, E_000001a01a0aa5e0/1;
L_000001a01a202940 .array/port v000001a01a0e0e90, L_000001a01a201c20;
L_000001a01a201c20 .concat [ 5 2 0 0], L_000001a01a1b2470, L_000001a01a1b5510;
L_000001a01a201900 .array/port v000001a01a0e0e90, L_000001a01a202b20;
L_000001a01a202b20 .concat [ 5 2 0 0], L_000001a01a2028a0, L_000001a01a1b5558;
S_000001a01a03b970 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001a01a03b7e0;
 .timescale 0 0;
v000001a01a0b27f0_0 .var/i "i", 31 0;
S_000001a01a0e2c70 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001a01a0520e0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001a01a0a9b20 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001a01a1b4870 .functor NOT 1, v000001a01a0b1c10_0, C4<0>, C4<0>, C4<0>;
v000001a01a0e2790_0 .net *"_ivl_0", 0 0, L_000001a01a1b4870;  1 drivers
v000001a01a0e25b0_0 .net "in1", 4 0, L_000001a01a2028a0;  alias, 1 drivers
v000001a01a0e1cf0_0 .net "in2", 4 0, L_000001a01a1b1ed0;  alias, 1 drivers
v000001a01a0e23d0_0 .net "out", 4 0, L_000001a01a2012c0;  alias, 1 drivers
v000001a01a0e16b0_0 .net "s", 0 0, v000001a01a0b1c10_0;  alias, 1 drivers
L_000001a01a2012c0 .functor MUXZ 5, L_000001a01a1b1ed0, L_000001a01a2028a0, L_000001a01a1b4870, C4<>;
S_000001a01a0e2e00 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001a01a0520e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001a01a0a9be0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001a01a1b4250 .functor NOT 1, v000001a01a0b3330_0, C4<0>, C4<0>, C4<0>;
v000001a01a0e1750_0 .net *"_ivl_0", 0 0, L_000001a01a1b4250;  1 drivers
v000001a01a0e0f30_0 .net "in1", 31 0, v000001a01a0e2150_0;  alias, 1 drivers
v000001a01a0e2970_0 .net "in2", 31 0, v000001a01a0e2830_0;  alias, 1 drivers
v000001a01a0e1390_0 .net "out", 31 0, L_000001a01a2132e0;  alias, 1 drivers
v000001a01a0e0fd0_0 .net "s", 0 0, v000001a01a0b3330_0;  alias, 1 drivers
L_000001a01a2132e0 .functor MUXZ 32, v000001a01a0e2830_0, v000001a01a0e2150_0, L_000001a01a1b4250, C4<>;
S_000001a01a07dde0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001a01a0520e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001a01a07df70 .param/l "ADD" 0 9 12, C4<0000>;
P_000001a01a07dfa8 .param/l "AND" 0 9 12, C4<0010>;
P_000001a01a07dfe0 .param/l "NOR" 0 9 12, C4<0101>;
P_000001a01a07e018 .param/l "OR" 0 9 12, C4<0011>;
P_000001a01a07e050 .param/l "SGT" 0 9 12, C4<0111>;
P_000001a01a07e088 .param/l "SLL" 0 9 12, C4<1000>;
P_000001a01a07e0c0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001a01a07e0f8 .param/l "SRL" 0 9 12, C4<1001>;
P_000001a01a07e130 .param/l "SUB" 0 9 12, C4<0001>;
P_000001a01a07e168 .param/l "XOR" 0 9 12, C4<0100>;
P_000001a01a07e1a0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001a01a07e1d8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001a01a1b59d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a01a0e1110_0 .net/2u *"_ivl_0", 31 0, L_000001a01a1b59d8;  1 drivers
v000001a01a0e1070_0 .net "opSel", 3 0, v000001a01a0b36f0_0;  alias, 1 drivers
v000001a01a0e1250_0 .net "operand1", 31 0, L_000001a01a214b40;  alias, 1 drivers
v000001a01a0e2330_0 .net "operand2", 31 0, L_000001a01a212fc0;  alias, 1 drivers
v000001a01a0e2150_0 .var "result", 31 0;
v000001a01a0e2ab0_0 .net "zero", 0 0, L_000001a01a213420;  alias, 1 drivers
E_000001a01a0a9c60 .event anyedge, v000001a01a0b36f0_0, v000001a01a0e1250_0, v000001a01a0b35b0_0;
L_000001a01a213420 .cmp/eq 32, v000001a01a0e2150_0, L_000001a01a1b59d8;
S_000001a01a069c70 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001a01a0520e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001a01a1b10a0 .param/l "RType" 0 4 2, C4<000000>;
P_000001a01a1b10d8 .param/l "add" 0 4 5, C4<100000>;
P_000001a01a1b1110 .param/l "addi" 0 4 8, C4<001000>;
P_000001a01a1b1148 .param/l "addu" 0 4 5, C4<100001>;
P_000001a01a1b1180 .param/l "and_" 0 4 5, C4<100100>;
P_000001a01a1b11b8 .param/l "andi" 0 4 8, C4<001100>;
P_000001a01a1b11f0 .param/l "beq" 0 4 10, C4<000100>;
P_000001a01a1b1228 .param/l "bne" 0 4 10, C4<000101>;
P_000001a01a1b1260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001a01a1b1298 .param/l "j" 0 4 12, C4<000010>;
P_000001a01a1b12d0 .param/l "jal" 0 4 12, C4<000011>;
P_000001a01a1b1308 .param/l "jr" 0 4 6, C4<001000>;
P_000001a01a1b1340 .param/l "lw" 0 4 8, C4<100011>;
P_000001a01a1b1378 .param/l "nor_" 0 4 5, C4<100111>;
P_000001a01a1b13b0 .param/l "or_" 0 4 5, C4<100101>;
P_000001a01a1b13e8 .param/l "ori" 0 4 8, C4<001101>;
P_000001a01a1b1420 .param/l "sgt" 0 4 6, C4<101011>;
P_000001a01a1b1458 .param/l "sll" 0 4 6, C4<000000>;
P_000001a01a1b1490 .param/l "slt" 0 4 5, C4<101010>;
P_000001a01a1b14c8 .param/l "slti" 0 4 8, C4<101010>;
P_000001a01a1b1500 .param/l "srl" 0 4 6, C4<000010>;
P_000001a01a1b1538 .param/l "sub" 0 4 5, C4<100010>;
P_000001a01a1b1570 .param/l "subu" 0 4 5, C4<100011>;
P_000001a01a1b15a8 .param/l "sw" 0 4 8, C4<101011>;
P_000001a01a1b15e0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001a01a1b1618 .param/l "xori" 0 4 8, C4<001110>;
v000001a01a0e1430_0 .var "PCsrc", 0 0;
v000001a01a0e28d0_0 .net "funct", 5 0, L_000001a01a202260;  alias, 1 drivers
v000001a01a0e2650_0 .net "opcode", 5 0, L_000001a01a1b3370;  alias, 1 drivers
v000001a01a0e2510_0 .net "operand1", 31 0, L_000001a01a1b41e0;  alias, 1 drivers
v000001a01a0e1e30_0 .net "operand2", 31 0, L_000001a01a212fc0;  alias, 1 drivers
v000001a01a0e11b0_0 .net "rst", 0 0, v000001a01a1b3050_0;  alias, 1 drivers
E_000001a01a0aa260/0 .event anyedge, v000001a01a0b2110_0, v000001a01a0b2070_0, v000001a01a0e2b50_0, v000001a01a0b35b0_0;
E_000001a01a0aa260/1 .event anyedge, v000001a01a0b31f0_0;
E_000001a01a0aa260 .event/or E_000001a01a0aa260/0, E_000001a01a0aa260/1;
S_000001a01a069e00 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001a01a0520e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001a01a0e1570 .array "DataMem", 0 1023, 31 0;
v000001a01a0e14d0_0 .net "address", 31 0, v000001a01a0e2150_0;  alias, 1 drivers
v000001a01a0e1f70_0 .net "clock", 0 0, L_000001a01a1b4090;  1 drivers
v000001a01a0e2290_0 .net "data", 31 0, L_000001a01a1b46b0;  alias, 1 drivers
v000001a01a0e2470_0 .var/i "i", 31 0;
v000001a01a0e2830_0 .var "q", 31 0;
v000001a01a0e17f0_0 .net "rden", 0 0, v000001a01a0b2ed0_0;  alias, 1 drivers
v000001a01a0e1610_0 .net "wren", 0 0, v000001a01a0b2d90_0;  alias, 1 drivers
E_000001a01a0a9d60 .event posedge, v000001a01a0e1f70_0;
S_000001a01a036ac0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001a01a0520e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001a01a0a9e60 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001a01a0e1890_0 .net "PCin", 31 0, L_000001a01a2010e0;  alias, 1 drivers
v000001a01a0e1d90_0 .var "PCout", 31 0;
v000001a01a0e1930_0 .net "clk", 0 0, L_000001a01a1b4950;  alias, 1 drivers
v000001a01a0e19d0_0 .net "rst", 0 0, v000001a01a1b3050_0;  alias, 1 drivers
    .scope S_000001a01a069c70;
T_0 ;
    %wait E_000001a01a0aa260;
    %load/vec4 v000001a01a0e11b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a01a0e1430_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001a01a0e2650_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001a01a0e2510_0;
    %load/vec4 v000001a01a0e1e30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001a01a0e2650_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001a01a0e2510_0;
    %load/vec4 v000001a01a0e1e30_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001a01a0e2650_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001a01a0e2650_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001a01a0e2650_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001a01a0e28d0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001a01a0e1430_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001a01a036ac0;
T_1 ;
    %wait E_000001a01a0aa5e0;
    %load/vec4 v000001a01a0e19d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001a01a0e1d90_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001a01a0e1890_0;
    %assign/vec4 v000001a01a0e1d90_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001a01a051930;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a01a0b29d0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001a01a0b29d0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001a01a0b29d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a01a0b2e30, 0, 4;
    %load/vec4 v000001a01a0b29d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a01a0b29d0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a01a0b2e30, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a01a0b2e30, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a01a0b2e30, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a01a0b2e30, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a01a0b2e30, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a01a0b2e30, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a01a0b2e30, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a01a0b2e30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a01a0b2e30, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a01a0b2e30, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a01a0b2e30, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a01a0b2e30, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a01a0b2e30, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001a01a0517a0;
T_3 ;
    %wait E_000001a01a0aa920;
    %load/vec4 v000001a01a0b2110_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001a01a0b3150_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001a01a0b36f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a01a0b3790_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a01a0b1fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a01a0b2d90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a01a0b3330_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a01a0b2ed0_0, 0;
    %assign/vec4 v000001a01a0b1c10_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001a01a0b3150_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001a01a0b36f0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001a01a0b3790_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a01a0b1fd0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a01a0b2d90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a01a0b3330_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a01a0b2ed0_0, 0, 1;
    %store/vec4 v000001a01a0b1c10_0, 0, 1;
    %load/vec4 v000001a01a0b2070_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a01a0b3150_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a01a0b1c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a01a0b1fd0_0, 0;
    %load/vec4 v000001a01a0b31f0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a01a0b36f0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a01a0b36f0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001a01a0b36f0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001a01a0b36f0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001a01a0b36f0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001a01a0b36f0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001a01a0b36f0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001a01a0b36f0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001a01a0b36f0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001a01a0b36f0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a01a0b3790_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001a01a0b36f0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a01a0b3790_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001a01a0b36f0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a01a0b36f0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a01a0b1fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a01a0b1c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a01a0b3790_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a01a0b1fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a01a0b1c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a01a0b3790_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001a01a0b36f0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a01a0b1fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a01a0b3790_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001a01a0b36f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a01a0b1fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a01a0b3790_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001a01a0b36f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a01a0b1fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a01a0b3790_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001a01a0b36f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a01a0b1fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a01a0b3790_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a01a0b2ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a01a0b1fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a01a0b3790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a01a0b3330_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a01a0b2d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a01a0b3790_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001a01a0b36f0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001a01a0b36f0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001a01a03b7e0;
T_4 ;
    %wait E_000001a01a0aa5e0;
    %fork t_1, S_000001a01a03b970;
    %jmp t_0;
    .scope S_000001a01a03b970;
t_1 ;
    %load/vec4 v000001a01a0e1b10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a01a0b27f0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001a01a0b27f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001a01a0b27f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a01a0e0e90, 0, 4;
    %load/vec4 v000001a01a0b27f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a01a0b27f0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001a01a0e0d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001a01a0e0df0_0;
    %load/vec4 v000001a01a0e1bb0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a01a0e0e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a01a0e0e90, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001a01a03b7e0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001a01a03b7e0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a01a0e2010_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001a01a0e2010_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001a01a0e2010_0;
    %ix/getv/s 4, v000001a01a0e2010_0;
    %load/vec4a v000001a01a0e0e90, 4;
    %ix/getv/s 4, v000001a01a0e2010_0;
    %load/vec4a v000001a01a0e0e90, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001a01a0e2010_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a01a0e2010_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001a01a07dde0;
T_6 ;
    %wait E_000001a01a0a9c60;
    %load/vec4 v000001a01a0e1070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001a01a0e2150_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001a01a0e1250_0;
    %load/vec4 v000001a01a0e2330_0;
    %add;
    %assign/vec4 v000001a01a0e2150_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001a01a0e1250_0;
    %load/vec4 v000001a01a0e2330_0;
    %sub;
    %assign/vec4 v000001a01a0e2150_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001a01a0e1250_0;
    %load/vec4 v000001a01a0e2330_0;
    %and;
    %assign/vec4 v000001a01a0e2150_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001a01a0e1250_0;
    %load/vec4 v000001a01a0e2330_0;
    %or;
    %assign/vec4 v000001a01a0e2150_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001a01a0e1250_0;
    %load/vec4 v000001a01a0e2330_0;
    %xor;
    %assign/vec4 v000001a01a0e2150_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001a01a0e1250_0;
    %load/vec4 v000001a01a0e2330_0;
    %or;
    %inv;
    %assign/vec4 v000001a01a0e2150_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001a01a0e1250_0;
    %load/vec4 v000001a01a0e2330_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001a01a0e2150_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001a01a0e2330_0;
    %load/vec4 v000001a01a0e1250_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001a01a0e2150_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001a01a0e1250_0;
    %ix/getv 4, v000001a01a0e2330_0;
    %shiftl 4;
    %assign/vec4 v000001a01a0e2150_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001a01a0e1250_0;
    %ix/getv 4, v000001a01a0e2330_0;
    %shiftr 4;
    %assign/vec4 v000001a01a0e2150_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001a01a069e00;
T_7 ;
    %wait E_000001a01a0a9d60;
    %load/vec4 v000001a01a0e17f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001a01a0e14d0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001a01a0e1570, 4;
    %assign/vec4 v000001a01a0e2830_0, 0;
T_7.0 ;
    %load/vec4 v000001a01a0e1610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001a01a0e2290_0;
    %ix/getv 3, v000001a01a0e14d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a01a0e1570, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001a01a069e00;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a01a0e2470_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001a01a0e2470_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001a01a0e2470_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a01a0e1570, 0, 4;
    %load/vec4 v000001a01a0e2470_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a01a0e2470_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000001a01a069e00;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a01a0e2470_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001a01a0e2470_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001a01a0e2470_0;
    %load/vec4a v000001a01a0e1570, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001a01a0e2470_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001a01a0e2470_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a01a0e2470_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001a01a0520e0;
T_10 ;
    %wait E_000001a01a0aa5e0;
    %load/vec4 v000001a01a1b1d90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a01a1b2bf0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001a01a1b2bf0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001a01a1b2bf0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001a01a0bba30;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a01a1b2970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a01a1b3050_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001a01a0bba30;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001a01a1b2970_0;
    %inv;
    %assign/vec4 v000001a01a1b2970_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001a01a0bba30;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./SumOfNumbers/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a01a1b3050_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a01a1b3050_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001a01a1b3190_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
