// File: dff.v
// Generated by MyHDL 0.11
// Date: Fri Dec 15 14:55:06 2023


`timescale 1ns/10ps

module dff (
    q,
    d,
    clk
);


output q;
reg q;
input d;
input clk;




always @(posedge clk) begin: DFF_LOGIC
    q <= d;
end

endmodule
