// Seed: 3831241753
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  input logic [7:0] id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output reg id_6;
  output wire id_5;
  input wire id_4;
  inout logic [7:0] id_3;
  output wire id_2;
  inout logic [7:0] id_1;
  always @(posedge id_1) begin : LABEL_0
    `define pp_17 0
    id_6 <= #1 id_1;
  end
  module_0 modCall_1 (
      id_9,
      id_9,
      id_8,
      id_10,
      id_10,
      id_10,
      id_8,
      id_4,
      id_15,
      id_16,
      id_8,
      id_8,
      id_9,
      id_12,
      id_10
  );
  always @(posedge -1) begin : LABEL_1
    $signed(20);
    ;
  end
  assign id_1[1] = -1;
endmodule
