
<html>
<head>

  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
  <title>ahci_controller.cpp</title>

  <link rel="stylesheet" href="../style.css"/>
  <script src="../jquery-3.2.1.min.js"></script>
</head>
<body>

<pre><code class = "cpp">
<a name="ln1">/*</a>
<a name="ln2"> * Copyright 2007-2009, Marcus Overhagen. All rights reserved.</a>
<a name="ln3"> * Distributed under the terms of the MIT License.</a>
<a name="ln4"> */</a>
<a name="ln5"> </a>
<a name="ln6">#include &quot;ahci_controller.h&quot;</a>
<a name="ln7">#include &quot;util.h&quot;</a>
<a name="ln8"> </a>
<a name="ln9">#include &lt;algorithm&gt;</a>
<a name="ln10">#include &lt;KernelExport.h&gt;</a>
<a name="ln11">#include &lt;stdio.h&gt;</a>
<a name="ln12">#include &lt;string.h&gt;</a>
<a name="ln13">#include &lt;new&gt;</a>
<a name="ln14"> </a>
<a name="ln15">#define TRACE(a...) dprintf(&quot;ahci: &quot; a)</a>
<a name="ln16">#define FLOW(a...)	dprintf(&quot;ahci: &quot; a)</a>
<a name="ln17"> </a>
<a name="ln18"> </a>
<a name="ln19">AHCIController::AHCIController(device_node *node,</a>
<a name="ln20">		pci_device_module_info *pciModule, pci_device *device)</a>
<a name="ln21">	:</a>
<a name="ln22">	fNode(node),</a>
<a name="ln23">	fPCI(pciModule),</a>
<a name="ln24">	fPCIDevice(device),</a>
<a name="ln25">	fPCIVendorID(0xffff),</a>
<a name="ln26">	fPCIDeviceID(0xffff),</a>
<a name="ln27">	fFlags(0),</a>
<a name="ln28">	fCommandSlotCount(0),</a>
<a name="ln29">	fPortCount(0),</a>
<a name="ln30">	fPortImplementedMask(0),</a>
<a name="ln31">	fIRQ(0),</a>
<a name="ln32">	fUseMSI(false),</a>
<a name="ln33">	fInstanceCheck(-1)</a>
<a name="ln34">{</a>
<a name="ln35">	memset(fPort, 0, sizeof(fPort));</a>
<a name="ln36"> </a>
<a name="ln37">	ASSERT(sizeof(ahci_port) == 128);</a>
<a name="ln38">	ASSERT(sizeof(ahci_hba) == 4352);</a>
<a name="ln39">	ASSERT(sizeof(fis) == 256);</a>
<a name="ln40">	ASSERT(sizeof(command_list_entry) == 32);</a>
<a name="ln41">	ASSERT(sizeof(command_table) == 128);</a>
<a name="ln42">	ASSERT(sizeof(prd) == 16);</a>
<a name="ln43">}</a>
<a name="ln44"> </a>
<a name="ln45"> </a>
<a name="ln46">AHCIController::~AHCIController()</a>
<a name="ln47">{</a>
<a name="ln48">}</a>
<a name="ln49"> </a>
<a name="ln50"> </a>
<a name="ln51">status_t</a>
<a name="ln52">AHCIController::Init()</a>
<a name="ln53">{</a>
<a name="ln54">	pci_info pciInfo;</a>
<a name="ln55">	fPCI-&gt;get_pci_info(fPCIDevice, &amp;pciInfo);</a>
<a name="ln56"> </a>
<a name="ln57">	fPCIVendorID = pciInfo.vendor_id;</a>
<a name="ln58">	fPCIDeviceID = pciInfo.device_id;</a>
<a name="ln59"> </a>
<a name="ln60">	TRACE(&quot;AHCIController::Init %u:%u:%u vendor %04x, device %04x\n&quot;,</a>
<a name="ln61">		pciInfo.bus, pciInfo.device, pciInfo.function, fPCIVendorID, fPCIDeviceID);</a>
<a name="ln62"> </a>
<a name="ln63">// --- Instance check workaround begin</a>
<a name="ln64">	char sName[32];</a>
<a name="ln65">	snprintf(sName, sizeof(sName), &quot;ahci-inst-%u-%u-%u&quot;, pciInfo.bus, pciInfo.device, pciInfo.function);</a>
<a name="ln66">	if (find_port(sName) &gt;= 0) {</a>
<a name="ln67">		dprintf(&quot;AHCIController::Init ERROR: an instance for object %u:%u:%u already exists\n&quot;,</a>
<a name="ln68">			pciInfo.bus, pciInfo.device, pciInfo.function);</a>
<a name="ln69">		return B_ERROR;</a>
<a name="ln70">	}</a>
<a name="ln71">	fInstanceCheck = create_port(1, sName);</a>
<a name="ln72">// --- Instance check workaround end</a>
<a name="ln73"> </a>
<a name="ln74">	get_device_info(fPCIVendorID, fPCIDeviceID, NULL, &amp;fFlags);</a>
<a name="ln75"> </a>
<a name="ln76">	uchar capabilityOffset;</a>
<a name="ln77">	status_t res = fPCI-&gt;find_pci_capability(fPCIDevice, PCI_cap_id_sata, &amp;capabilityOffset);</a>
<a name="ln78">	if (res == B_OK) {</a>
<a name="ln79">		uint32 satacr0;</a>
<a name="ln80">		uint32 satacr1;</a>
<a name="ln81">		TRACE(&quot;PCI SATA capability found at offset 0x%x\n&quot;, capabilityOffset);</a>
<a name="ln82">		satacr0 = fPCI-&gt;read_pci_config(fPCIDevice, capabilityOffset, 4);</a>
<a name="ln83">		satacr1 = fPCI-&gt;read_pci_config(fPCIDevice, capabilityOffset + 4, 4);</a>
<a name="ln84">		TRACE(&quot;satacr0 = 0x%08&quot; B_PRIx32 &quot;, satacr1 = 0x%08&quot; B_PRIx32 &quot;\n&quot;,</a>
<a name="ln85">			satacr0, satacr1);</a>
<a name="ln86">	}</a>
<a name="ln87"> </a>
<a name="ln88">	uint16 pcicmd = fPCI-&gt;read_pci_config(fPCIDevice, PCI_command, 2);</a>
<a name="ln89">	TRACE(&quot;pcicmd old 0x%04x\n&quot;, pcicmd);</a>
<a name="ln90">	pcicmd &amp;= ~(PCI_command_io | PCI_command_int_disable);</a>
<a name="ln91">	pcicmd |= PCI_command_master | PCI_command_memory;</a>
<a name="ln92">	TRACE(&quot;pcicmd new 0x%04x\n&quot;, pcicmd);</a>
<a name="ln93">	fPCI-&gt;write_pci_config(fPCIDevice, PCI_command, 2, pcicmd);</a>
<a name="ln94"> </a>
<a name="ln95">	if (fPCIVendorID == PCI_VENDOR_JMICRON) {</a>
<a name="ln96">		uint32 ctrl = fPCI-&gt;read_pci_config(fPCIDevice, PCI_JMICRON_CONTROLLER_CONTROL_1, 4);</a>
<a name="ln97">		TRACE(&quot;Jmicron controller control 1 old 0x%08&quot; B_PRIx32 &quot;\n&quot;, ctrl);</a>
<a name="ln98">		ctrl &amp;= ~((1 &lt;&lt; 9) | (1 &lt;&lt; 12) | (1 &lt;&lt; 14));	// disable SFF 8038i emulation</a>
<a name="ln99">		ctrl |= (1 &lt;&lt; 8) | (1 &lt;&lt; 13) | (1 &lt;&lt; 15);		// enable AHCI controller</a>
<a name="ln100">		TRACE(&quot;Jmicron controller control 1 new 0x%08&quot; B_PRIx32 &quot;\n&quot;, ctrl);</a>
<a name="ln101">		fPCI-&gt;write_pci_config(fPCIDevice, PCI_JMICRON_CONTROLLER_CONTROL_1, 4, ctrl);</a>
<a name="ln102">	}</a>
<a name="ln103"> </a>
<a name="ln104">	fIRQ = pciInfo.u.h0.interrupt_line;</a>
<a name="ln105">	if (gPCIx86Module != NULL &amp;&amp; gPCIx86Module-&gt;get_msi_count(</a>
<a name="ln106">			pciInfo.bus, pciInfo.device, pciInfo.function) &gt;= 1) {</a>
<a name="ln107">		uint8 vector;</a>
<a name="ln108">		if (gPCIx86Module-&gt;configure_msi(pciInfo.bus, pciInfo.device,</a>
<a name="ln109">				pciInfo.function, 1, &amp;vector) == B_OK</a>
<a name="ln110">			&amp;&amp; gPCIx86Module-&gt;enable_msi(pciInfo.bus, pciInfo.device,</a>
<a name="ln111">				pciInfo.function) == B_OK) {</a>
<a name="ln112">			TRACE(&quot;using MSI vector %u\n&quot;, vector);</a>
<a name="ln113">			fIRQ = vector;</a>
<a name="ln114">			fUseMSI = true;</a>
<a name="ln115">		} else {</a>
<a name="ln116">			TRACE(&quot;couldn't use MSI\n&quot;);</a>
<a name="ln117">		}</a>
<a name="ln118">	}	</a>
<a name="ln119">	if (fIRQ == 0 || fIRQ == 0xff) {</a>
<a name="ln120">		TRACE(&quot;Error: PCI IRQ not assigned\n&quot;);</a>
<a name="ln121">		return B_ERROR;</a>
<a name="ln122">	}</a>
<a name="ln123"> </a>
<a name="ln124">	phys_addr_t addr = pciInfo.u.h0.base_registers[5];</a>
<a name="ln125">	size_t size = pciInfo.u.h0.base_register_sizes[5];</a>
<a name="ln126"> </a>
<a name="ln127">	TRACE(&quot;registers at %#&quot; B_PRIxPHYSADDR &quot;, size %#&quot; B_PRIxSIZE &quot;\n&quot;, addr,</a>
<a name="ln128">		size);</a>
<a name="ln129">	if (addr == 0) {</a>
<a name="ln130">		TRACE(&quot;PCI base address register 5 not assigned\n&quot;);</a>
<a name="ln131">		return B_ERROR;</a>
<a name="ln132">	}</a>
<a name="ln133"> </a>
<a name="ln134">	fRegsArea = map_mem((void **)&amp;fRegs, addr, size, 0, &quot;AHCI HBA regs&quot;);</a>
<a name="ln135">	if (fRegsArea &lt; B_OK) {</a>
<a name="ln136">		TRACE(&quot;mapping registers failed\n&quot;);</a>
<a name="ln137">		return B_ERROR;</a>
<a name="ln138">	}</a>
<a name="ln139"> </a>
<a name="ln140">	// make sure interrupts are disabled</a>
<a name="ln141">	fRegs-&gt;ghc &amp;= ~GHC_IE;</a>
<a name="ln142">	FlushPostedWrites();</a>
<a name="ln143"> </a>
<a name="ln144">	if (ResetController() &lt; B_OK) {</a>
<a name="ln145">		TRACE(&quot;controller reset failed\n&quot;);</a>
<a name="ln146">		goto err;</a>
<a name="ln147">	}</a>
<a name="ln148"> </a>
<a name="ln149">	fCommandSlotCount = 1 + ((fRegs-&gt;cap &gt;&gt; CAP_NCS_SHIFT) &amp; CAP_NCS_MASK);</a>
<a name="ln150">	fPortCount = 1 + ((fRegs-&gt;cap &gt;&gt; CAP_NP_SHIFT) &amp; CAP_NP_MASK);</a>
<a name="ln151"> </a>
<a name="ln152">	fPortImplementedMask = fRegs-&gt;pi;</a>
<a name="ln153">	// reported mask of implemented ports is sometimes empty</a>
<a name="ln154">	if (fPortImplementedMask == 0) {</a>
<a name="ln155">		fPortImplementedMask = 0xffffffff &gt;&gt; (32 - fPortCount);</a>
<a name="ln156">		TRACE(&quot;ports-implemented mask is zero, using 0x%&quot; B_PRIx32 &quot; instead.\n&quot;,</a>
<a name="ln157">			fPortImplementedMask);</a>
<a name="ln158">	}</a>
<a name="ln159"> </a>
<a name="ln160">	// reported number of ports is sometimes too small</a>
<a name="ln161">	int highestPort;</a>
<a name="ln162">	highestPort = fls(fPortImplementedMask); // 1-based, 1 to 32</a>
<a name="ln163">	if (fPortCount &lt; highestPort) {</a>
<a name="ln164">		TRACE(&quot;reported number of ports is wrong, using %d instead.\n&quot;, highestPort);</a>
<a name="ln165">		fPortCount = highestPort;</a>
<a name="ln166">	}</a>
<a name="ln167"> </a>
<a name="ln168">	TRACE(&quot;cap: Interface Speed Support: generation %&quot; B_PRIu32 &quot;\n&quot;,</a>
<a name="ln169">		(fRegs-&gt;cap &gt;&gt; CAP_ISS_SHIFT) &amp; CAP_ISS_MASK);</a>
<a name="ln170">	TRACE(&quot;cap: Number of Command Slots: %d (raw %#&quot; B_PRIx32 &quot;)\n&quot;,</a>
<a name="ln171">		fCommandSlotCount, (fRegs-&gt;cap &gt;&gt; CAP_NCS_SHIFT) &amp; CAP_NCS_MASK);</a>
<a name="ln172">	TRACE(&quot;cap: Number of Ports: %d (raw %#&quot; B_PRIx32 &quot;)\n&quot;, fPortCount,</a>
<a name="ln173">		(fRegs-&gt;cap &gt;&gt; CAP_NP_SHIFT) &amp; CAP_NP_MASK);</a>
<a name="ln174">	TRACE(&quot;cap: Supports Port Multiplier: %s\n&quot;,</a>
<a name="ln175">		(fRegs-&gt;cap &amp; CAP_SPM) ? &quot;yes&quot; : &quot;no&quot;);</a>
<a name="ln176">	TRACE(&quot;cap: Supports External SATA: %s\n&quot;,</a>
<a name="ln177">		(fRegs-&gt;cap &amp; CAP_SXS) ? &quot;yes&quot; : &quot;no&quot;);</a>
<a name="ln178">	TRACE(&quot;cap: Enclosure Management Supported: %s\n&quot;,</a>
<a name="ln179">		(fRegs-&gt;cap &amp; CAP_EMS) ? &quot;yes&quot; : &quot;no&quot;);</a>
<a name="ln180"> </a>
<a name="ln181">	TRACE(&quot;cap: FIS-based Switching Control: %s\n&quot;,</a>
<a name="ln182">		(fRegs-&gt;cap &amp; CAP_FBSS) ? &quot;yes&quot; : &quot;no&quot;);</a>
<a name="ln183"> </a>
<a name="ln184">	TRACE(&quot;cap: Supports Command List Override: %s\n&quot;,</a>
<a name="ln185">		(fRegs-&gt;cap &amp; CAP_SCLO) ? &quot;yes&quot; : &quot;no&quot;);</a>
<a name="ln186">	TRACE(&quot;cap: Supports Staggered Spin-up: %s\n&quot;,</a>
<a name="ln187">		(fRegs-&gt;cap &amp; CAP_SSS) ? &quot;yes&quot; : &quot;no&quot;);</a>
<a name="ln188">	TRACE(&quot;cap: Supports Mechanical Presence Switch: %s\n&quot;,</a>
<a name="ln189">		(fRegs-&gt;cap &amp; CAP_SMPS) ? &quot;yes&quot; : &quot;no&quot;);</a>
<a name="ln190"> </a>
<a name="ln191">	TRACE(&quot;cap: Supports 64-bit Addressing: %s\n&quot;,</a>
<a name="ln192">		(fRegs-&gt;cap &amp; CAP_S64A) ? &quot;yes&quot; : &quot;no&quot;);</a>
<a name="ln193">	TRACE(&quot;cap: Supports Native Command Queuing: %s\n&quot;,</a>
<a name="ln194">		(fRegs-&gt;cap &amp; CAP_SNCQ) ? &quot;yes&quot; : &quot;no&quot;);</a>
<a name="ln195">	TRACE(&quot;cap: Supports SNotification Register: %s\n&quot;,</a>
<a name="ln196">		(fRegs-&gt;cap &amp; CAP_SSNTF) ? &quot;yes&quot; : &quot;no&quot;);</a>
<a name="ln197">	TRACE(&quot;cap: Supports Command List Override: %s\n&quot;,</a>
<a name="ln198">		(fRegs-&gt;cap &amp; CAP_SCLO) ? &quot;yes&quot; : &quot;no&quot;);</a>
<a name="ln199"> </a>
<a name="ln200">	TRACE(&quot;cap: Supports AHCI mode only: %s\n&quot;,			(fRegs-&gt;cap &amp; CAP_SAM) ? &quot;yes&quot; : &quot;no&quot;);</a>
<a name="ln201"> </a>
<a name="ln202">	if (fRegs-&gt;vs &gt;= 0x00010200) {</a>
<a name="ln203">		TRACE(&quot;cap2: DevSleep Entrance from Slumber Only: %s\n&quot;,</a>
<a name="ln204">			(fRegs-&gt;cap2 &amp; CAP2_DESO) ? &quot;yes&quot; : &quot;no&quot;);</a>
<a name="ln205">		TRACE(&quot;cap2: Supports Aggressive Device Sleep Management: %s\n&quot;,</a>
<a name="ln206">			(fRegs-&gt;cap2 &amp; CAP2_SADM) ? &quot;yes&quot; : &quot;no&quot;);</a>
<a name="ln207">		TRACE(&quot;cap2: Supports Device Sleep: %s\n&quot;,</a>
<a name="ln208">			(fRegs-&gt;cap2 &amp; CAP2_SDS) ? &quot;yes&quot; : &quot;no&quot;);</a>
<a name="ln209">		TRACE(&quot;cap2: Automatic Partial to Slumber Transitions: %s\n&quot;,</a>
<a name="ln210">			(fRegs-&gt;cap2 &amp; CAP2_APST) ? &quot;yes&quot; : &quot;no&quot;);</a>
<a name="ln211">		TRACE(&quot;cap2: NVMHCI Present: %s\n&quot;,</a>
<a name="ln212">			(fRegs-&gt;cap2 &amp; CAP2_NVMP) ? &quot;yes&quot; : &quot;no&quot;);</a>
<a name="ln213">		TRACE(&quot;cap2: BIOS/OS Handoff: %s\n&quot;,</a>
<a name="ln214">			(fRegs-&gt;cap2 &amp; CAP2_BOH) ? &quot;yes&quot; : &quot;no&quot;);</a>
<a name="ln215">	}</a>
<a name="ln216">	TRACE(&quot;ghc: AHCI Enable: %s\n&quot;,	(fRegs-&gt;ghc &amp; GHC_AE) ? &quot;yes&quot; : &quot;no&quot;);</a>
<a name="ln217">	TRACE(&quot;Ports Implemented Mask: %#08&quot; B_PRIx32 &quot; Number of Available Ports:&quot;</a>
<a name="ln218">		&quot; %d\n&quot;, fPortImplementedMask, count_bits_set(fPortImplementedMask));</a>
<a name="ln219">	TRACE(&quot;AHCI Version %02&quot; B_PRIx32 &quot;%02&quot; B_PRIx32 &quot;.%02&quot; B_PRIx32 &quot;.%02&quot;</a>
<a name="ln220">		B_PRIx32 &quot; Interrupt %u\n&quot;, fRegs-&gt;vs &gt;&gt; 24, (fRegs-&gt;vs &gt;&gt; 16) &amp; 0xff,</a>
<a name="ln221">		(fRegs-&gt;vs &gt;&gt; 8) &amp; 0xff, fRegs-&gt;vs &amp; 0xff, fIRQ);</a>
<a name="ln222"> </a>
<a name="ln223">	// setup interrupt handler</a>
<a name="ln224">	if (install_io_interrupt_handler(fIRQ, Interrupt, this, 0) &lt; B_OK) {</a>
<a name="ln225">		TRACE(&quot;can't install interrupt handler\n&quot;);</a>
<a name="ln226">		goto err;</a>
<a name="ln227">	}</a>
<a name="ln228"> </a>
<a name="ln229">	for (int i = 0; i &lt; fPortCount; i++) {</a>
<a name="ln230">		if (fPortImplementedMask &amp; (1 &lt;&lt; i)) {</a>
<a name="ln231">			fPort[i] = new (std::nothrow)AHCIPort(this, i);</a>
<a name="ln232">			if (!fPort[i]) {</a>
<a name="ln233">				TRACE(&quot;out of memory creating port %d\n&quot;, i);</a>
<a name="ln234">				break;</a>
<a name="ln235">			}</a>
<a name="ln236">			status_t status = fPort[i]-&gt;Init1();</a>
<a name="ln237">			if (status &lt; B_OK) {</a>
<a name="ln238">				TRACE(&quot;init-1 port %d failed\n&quot;, i);</a>
<a name="ln239">				delete fPort[i];</a>
<a name="ln240">				fPort[i] = NULL;</a>
<a name="ln241">			}</a>
<a name="ln242">		}</a>
<a name="ln243">	}</a>
<a name="ln244"> </a>
<a name="ln245">	// clear any pending interrupts</a>
<a name="ln246">	uint32 interruptsPending;</a>
<a name="ln247">	interruptsPending = fRegs-&gt;is;</a>
<a name="ln248">	fRegs-&gt;is = interruptsPending; </a>
<a name="ln249">	FlushPostedWrites();</a>
<a name="ln250"> </a>
<a name="ln251">	// enable interrupts</a>
<a name="ln252">	fRegs-&gt;ghc |= GHC_IE;</a>
<a name="ln253">	FlushPostedWrites();</a>
<a name="ln254"> </a>
<a name="ln255">	for (int i = 0; i &lt; fPortCount; i++) {</a>
<a name="ln256">		if (fPort[i]) {</a>
<a name="ln257">			status_t status = fPort[i]-&gt;Init2();</a>
<a name="ln258">			if (status &lt; B_OK) {</a>
<a name="ln259">				TRACE(&quot;init-2 port %d failed\n&quot;, i);</a>
<a name="ln260">				fPort[i]-&gt;Uninit();</a>
<a name="ln261">				delete fPort[i];</a>
<a name="ln262">				fPort[i] = NULL;</a>
<a name="ln263">			}</a>
<a name="ln264">		}</a>
<a name="ln265">	}</a>
<a name="ln266"> </a>
<a name="ln267"> </a>
<a name="ln268">	return B_OK;</a>
<a name="ln269"> </a>
<a name="ln270">err:</a>
<a name="ln271">	delete_area(fRegsArea);</a>
<a name="ln272">	return B_ERROR;</a>
<a name="ln273">}</a>
<a name="ln274"> </a>
<a name="ln275"> </a>
<a name="ln276">void</a>
<a name="ln277">AHCIController::Uninit()</a>
<a name="ln278">{</a>
<a name="ln279">	TRACE(&quot;AHCIController::Uninit\n&quot;);</a>
<a name="ln280"> </a>
<a name="ln281">	for (int i = 0; i &lt; fPortCount; i++) {</a>
<a name="ln282">		if (fPort[i]) {</a>
<a name="ln283">			fPort[i]-&gt;Uninit();</a>
<a name="ln284">			delete fPort[i];</a>
<a name="ln285">		}</a>
<a name="ln286">	}</a>
<a name="ln287"> </a>
<a name="ln288">	// disable interrupts</a>
<a name="ln289">	fRegs-&gt;ghc &amp;= ~GHC_IE;</a>
<a name="ln290">	FlushPostedWrites();</a>
<a name="ln291"> </a>
<a name="ln292">	// clear pending interrupts</a>
<a name="ln293">	fRegs-&gt;is = 0xffffffff;</a>
<a name="ln294">	FlushPostedWrites();</a>
<a name="ln295"> </a>
<a name="ln296">  	// well...</a>
<a name="ln297">  	remove_io_interrupt_handler(fIRQ, Interrupt, this);</a>
<a name="ln298"> </a>
<a name="ln299">	if (fUseMSI &amp;&amp; gPCIx86Module != NULL) {</a>
<a name="ln300">		pci_info pciInfo;</a>
<a name="ln301">		fPCI-&gt;get_pci_info(fPCIDevice, &amp;pciInfo);</a>
<a name="ln302">		gPCIx86Module-&gt;disable_msi(pciInfo.bus,</a>
<a name="ln303">			pciInfo.device, pciInfo.function);</a>
<a name="ln304">		gPCIx86Module-&gt;unconfigure_msi(pciInfo.bus,</a>
<a name="ln305">			pciInfo.device, pciInfo.function);</a>
<a name="ln306">	}</a>
<a name="ln307"> </a>
<a name="ln308">	delete_area(fRegsArea);</a>
<a name="ln309"> </a>
<a name="ln310">// --- Instance check workaround begin</a>
<a name="ln311">	delete_port(fInstanceCheck);</a>
<a name="ln312">// --- Instance check workaround end</a>
<a name="ln313">}</a>
<a name="ln314"> </a>
<a name="ln315"> </a>
<a name="ln316">status_t</a>
<a name="ln317">AHCIController::ResetController()</a>
<a name="ln318">{</a>
<a name="ln319">	uint32 saveCaps = fRegs-&gt;cap &amp; (CAP_SMPS | CAP_SSS | CAP_SPM | CAP_EMS | CAP_SXS);</a>
<a name="ln320">	uint32 savePI = fRegs-&gt;pi;</a>
<a name="ln321"> </a>
<a name="ln322">	// AHCI 1.3: Software may perform an HBA reset prior to initializing the controller</a>
<a name="ln323">	//           by setting GHC.AE to ‘1’ and then setting GHC.HR to ‘1’ if desired.</a>
<a name="ln324">	fRegs-&gt;ghc |= GHC_AE;</a>
<a name="ln325">	FlushPostedWrites();</a>
<a name="ln326">	fRegs-&gt;ghc |= GHC_HR;</a>
<a name="ln327">	FlushPostedWrites();</a>
<a name="ln328">	if (wait_until_clear(&amp;fRegs-&gt;ghc, GHC_HR, 1000000) &lt; B_OK)</a>
<a name="ln329">		return B_TIMED_OUT;</a>
<a name="ln330"> </a>
<a name="ln331">	fRegs-&gt;ghc |= GHC_AE;</a>
<a name="ln332">	FlushPostedWrites();</a>
<a name="ln333">	fRegs-&gt;cap |= saveCaps;</a>
<a name="ln334">	fRegs-&gt;pi = savePI;</a>
<a name="ln335">	FlushPostedWrites();</a>
<a name="ln336"> </a>
<a name="ln337">	if (fPCIVendorID == PCI_VENDOR_INTEL) {</a>
<a name="ln338">		// Intel PCS—Port Control and Status</a>
<a name="ln339">		// SATA port enable bits must be set</a>
<a name="ln340">		int portCount = std::max(fls(fRegs-&gt;pi), 1 + (int)((fRegs-&gt;cap &gt;&gt; CAP_NP_SHIFT) &amp; CAP_NP_MASK));</a>
<a name="ln341">		if (portCount &gt; 8) {</a>
<a name="ln342">			// TODO: fix this when specification available</a>
<a name="ln343">			TRACE(&quot;don't know how to enable SATA ports 9 to %d\n&quot;, portCount);</a>
<a name="ln344">			portCount = 8;</a>
<a name="ln345">		}</a>
<a name="ln346">		uint16 pcs = fPCI-&gt;read_pci_config(fPCIDevice, 0x92, 2);</a>
<a name="ln347">		pcs |= (0xff &gt;&gt; (8 - portCount));</a>
<a name="ln348">		fPCI-&gt;write_pci_config(fPCIDevice, 0x92, 2, pcs);</a>
<a name="ln349">	}</a>
<a name="ln350">	return B_OK;</a>
<a name="ln351">}</a>
<a name="ln352"> </a>
<a name="ln353"> </a>
<a name="ln354">int32</a>
<a name="ln355">AHCIController::Interrupt(void *data)</a>
<a name="ln356">{</a>
<a name="ln357">	AHCIController *self = (AHCIController *)data;</a>
<a name="ln358">	uint32 interruptPending = self-&gt;fRegs-&gt;is &amp; self-&gt;fPortImplementedMask;</a>
<a name="ln359"> </a>
<a name="ln360">	if (interruptPending == 0)</a>
<a name="ln361">		return B_UNHANDLED_INTERRUPT;</a>
<a name="ln362"> </a>
<a name="ln363">	for (int i = 0; i &lt; self-&gt;fPortCount; i++) {</a>
<a name="ln364">		if (interruptPending &amp; (1 &lt;&lt; i)) {</a>
<a name="ln365">			if (self-&gt;fPort[i]) {</a>
<a name="ln366">				self-&gt;fPort[i]-&gt;Interrupt();</a>
<a name="ln367">			} else {</a>
<a name="ln368">				FLOW(&quot;interrupt on non-existent port %d\n&quot;, i);</a>
<a name="ln369">			}</a>
<a name="ln370">		}</a>
<a name="ln371">	}</a>
<a name="ln372"> </a>
<a name="ln373">	// clear pending interrupts</a>
<a name="ln374">	self-&gt;fRegs-&gt;is = interruptPending;</a>
<a name="ln375"> </a>
<a name="ln376">	return B_INVOKE_SCHEDULER;</a>
<a name="ln377">}</a>
<a name="ln378"> </a>
<a name="ln379"> </a>
<a name="ln380">void</a>
<a name="ln381">AHCIController::ExecuteRequest(scsi_ccb *request)</a>
<a name="ln382">{</a>
<a name="ln383">	if (request-&gt;target_lun || !fPort[request-&gt;target_id]) {</a>
<a name="ln384">		request-&gt;subsys_status = SCSI_DEV_NOT_THERE;</a>
<a name="ln385">		gSCSI-&gt;finished(request, 1);</a>
<a name="ln386">		return;</a>
<a name="ln387">	}</a>
<a name="ln388"> </a>
<a name="ln389">	fPort[request-&gt;target_id]-&gt;ScsiExecuteRequest(request);</a>
<a name="ln390">}</a>
<a name="ln391"> </a>
<a name="ln392"> </a>
<a name="ln393">uchar</a>
<a name="ln394">AHCIController::AbortRequest(scsi_ccb *request)</a>
<a name="ln395">{</a>
<a name="ln396">	if (request-&gt;target_lun || !fPort[request-&gt;target_id])</a>
<a name="ln397">		return SCSI_DEV_NOT_THERE;</a>
<a name="ln398"> </a>
<a name="ln399">	return fPort[request-&gt;target_id]-&gt;ScsiAbortRequest(request);</a>
<a name="ln400">}</a>
<a name="ln401"> </a>
<a name="ln402"> </a>
<a name="ln403">uchar</a>
<a name="ln404">AHCIController::TerminateRequest(scsi_ccb *request)</a>
<a name="ln405">{</a>
<a name="ln406">	if (request-&gt;target_lun || !fPort[request-&gt;target_id])</a>
<a name="ln407">		return SCSI_DEV_NOT_THERE;</a>
<a name="ln408"> </a>
<a name="ln409">	return fPort[request-&gt;target_id]-&gt;ScsiTerminateRequest(request);</a>
<a name="ln410">}</a>
<a name="ln411"> </a>
<a name="ln412"> </a>
<a name="ln413">uchar</a>
<a name="ln414">AHCIController::ResetDevice(uchar targetID, uchar targetLUN)</a>
<a name="ln415">{</a>
<a name="ln416">	if (targetLUN || !fPort[targetID])</a>
<a name="ln417">		return SCSI_DEV_NOT_THERE;</a>
<a name="ln418"> </a>
<a name="ln419">	return fPort[targetID]-&gt;ScsiResetDevice();</a>
<a name="ln420">}</a>
<a name="ln421"> </a>
<a name="ln422"> </a>
<a name="ln423">void</a>
<a name="ln424">AHCIController::GetRestrictions(uchar targetID, bool *isATAPI,</a>
<a name="ln425">	bool *noAutoSense, uint32 *maxBlocks)</a>
<a name="ln426">{</a>
<a name="ln427">	if (!fPort[targetID])</a>
<a name="ln428">		return;</a>
<a name="ln429"> </a>
<a name="ln430">	fPort[targetID]-&gt;ScsiGetRestrictions(isATAPI, noAutoSense, maxBlocks);</a>
<a name="ln431">}</a>

</code></pre>
<div class="balloon" rel="19"><p><span style="font-size:18px">&uarr;</span> <a href="https://www.viva64.com/en/w/v730/" target="_blank">V730</a> Not all members of a class are initialized inside the constructor. Consider inspecting: fRegs, fRegsArea.</p></div>

<link rel="stylesheet" href="highlight.css">
<script src="highlight.pack.js"></script>
<script src="highlightjs-line-numbers.js"></script>
<script>hljs.initHighlightingOnLoad();</script>
<script>hljs.initLineNumbersOnLoad();</script>
<script>
  $(document).ready(function() {
      $('.balloon').each(function () {
          var bl = $(this);
          var line = bl.attr('rel');
          var text = $('a[name="ln'+line+'"]').text();

          var space_count = 0;
          for(var i = 0; i<text.length; i++){
              var char = text[i];
              if((char !== ' ')&&(char !== '\t'))break;
              if(char === '\t')space_count++;
              space_count++;
          }

          bl.css('margin-left', space_count*8);
          $('a[name="ln'+line+'"]').after(bl);
      });

      window.location = window.location;
  });
</script>
</body>
</html>
