{
	"cts__timing__setup__tns__pre_repair": 0,
	"cts__timing__setup__ws__pre_repair": 28.2119,
	"cts__clock__skew__setup__pre_repair": 0.0728563,
	"cts__clock__skew__hold__pre_repair": 0.0728563,
	"cts__timing__drv__max_slew_limit__pre_repair": 0,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": -9.002,
	"cts__timing__drv__max_cap__pre_repair": 41,
	"cts__timing__drv__max_fanout_limit__pre_repair": 8,
	"cts__timing__drv__max_fanout__pre_repair": 692,
	"cts__timing__drv__setup_violation_count__pre_repair": 0,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__power__internal__total__pre_repair": 0.00679094,
	"cts__power__switching__total__pre_repair": 0.00310002,
	"cts__power__leakage__total__pre_repair": 9.26457e-06,
	"cts__power__total__pre_repair": 0.00990023,
	"cts__design__io__pre_repair": 34,
	"cts__design__die__area__pre_repair": 3.48307e+06,
	"cts__design__core__area__pre_repair": 1.44822e+06,
	"cts__design__instance__count__pre_repair": 51325,
	"cts__design__instance__area__pre_repair": 787049,
	"cts__design__instance__count__stdcell__pre_repair": 49445,
	"cts__design__instance__area__stdcell__pre_repair": 787049,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.54346,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.54346,
	"cts__timing__setup__tns__post_repair": 0,
	"cts__timing__setup__ws__post_repair": 28.2119,
	"cts__clock__skew__setup__post_repair": 0.0728563,
	"cts__clock__skew__hold__post_repair": 0.0728563,
	"cts__timing__drv__max_slew_limit__post_repair": 0,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": -9.002,
	"cts__timing__drv__max_cap__post_repair": 41,
	"cts__timing__drv__max_fanout_limit__post_repair": 8,
	"cts__timing__drv__max_fanout__post_repair": 692,
	"cts__timing__drv__setup_violation_count__post_repair": 0,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__power__internal__total__post_repair": 0.00679094,
	"cts__power__switching__total__post_repair": 0.00310002,
	"cts__power__leakage__total__post_repair": 9.26457e-06,
	"cts__power__total__post_repair": 0.00990023,
	"cts__design__io__post_repair": 34,
	"cts__design__die__area__post_repair": 3.48307e+06,
	"cts__design__core__area__post_repair": 1.44822e+06,
	"cts__design__instance__count__post_repair": 51325,
	"cts__design__instance__area__post_repair": 787049,
	"cts__design__instance__count__stdcell__post_repair": 49445,
	"cts__design__instance__area__stdcell__post_repair": 787049,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.54346,
	"cts__design__instance__utilization__stdcell__post_repair": 0.54346,
	"cts__design__instance__displacement__total": 10837.2,
	"cts__design__instance__displacement__mean": 0.219,
	"cts__design__instance__displacement__max": 21.06,
	"cts__route__wirelength__estimated": 1.79076e+06,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 0,
	"cts__design__instance__displacement__mean": 0,
	"cts__design__instance__displacement__max": 0,
	"cts__route__wirelength__estimated": 1.79076e+06,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 28.2118,
	"cts__clock__skew__setup": 0.0762569,
	"cts__clock__skew__hold": 0.0762569,
	"cts__timing__drv__max_slew_limit": 0,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": -9.002,
	"cts__timing__drv__max_cap": 41,
	"cts__timing__drv__max_fanout_limit": 8,
	"cts__timing__drv__max_fanout": 692,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.00679159,
	"cts__power__switching__total": 0.00310411,
	"cts__power__leakage__total": 9.26457e-06,
	"cts__power__total": 0.00990497,
	"cts__design__io": 34,
	"cts__design__die__area": 3.48307e+06,
	"cts__design__core__area": 1.44822e+06,
	"cts__design__instance__count": 51325,
	"cts__design__instance__area": 787049,
	"cts__design__instance__count__stdcell": 49445,
	"cts__design__instance__area__stdcell": 787049,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.54346,
	"cts__design__instance__utilization__stdcell": 0.54346,
	"cts__flow__warnings__count": 3,
	"cts__flow__errors__count": 0
}