
---------- Begin Simulation Statistics ----------
final_tick                                 1160314000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 181747                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406856                       # Number of bytes of host memory used
host_op_rate                                   322120                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.48                       # Real time elapsed on the host
host_tick_rate                               92946496                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2268861                       # Number of instructions simulated
sim_ops                                       4021238                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001160                       # Number of seconds simulated
sim_ticks                                  1160314000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               472993                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24249                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            496476                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             255191                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          472993                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           217802                       # Number of indirect misses.
system.cpu.branchPred.lookups                  529431                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14762                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        11971                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2607333                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2054759                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24397                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     383864                       # Number of branches committed
system.cpu.commit.bw_lim_events                674257                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             760                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          895284                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2268861                       # Number of instructions committed
system.cpu.commit.committedOps                4021238                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2491917                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.613713                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.734471                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1181904     47.43%     47.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       195575      7.85%     55.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       191908      7.70%     62.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       248273      9.96%     72.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       674257     27.06%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2491917                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     100121                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                12819                       # Number of function calls committed.
system.cpu.commit.int_insts                   3945327                       # Number of committed integer instructions.
system.cpu.commit.loads                        546498                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        22595      0.56%      0.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3137488     78.02%     78.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2424      0.06%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            38160      0.95%     79.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3924      0.10%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1248      0.03%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6274      0.16%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           15433      0.38%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           16358      0.41%     80.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          15879      0.39%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1218      0.03%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          524032     13.03%     94.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         200384      4.98%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        22466      0.56%     99.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        13355      0.33%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4021238                       # Class of committed instruction
system.cpu.commit.refs                         760237                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2268861                       # Number of Instructions Simulated
system.cpu.committedOps                       4021238                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.278521                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.278521                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         7781                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        32271                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        47220                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4384                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1039909                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                5131675                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   324598                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1256569                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24464                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 90525                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      632316                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2055                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      232826                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           160                       # TLB misses on write requests
system.cpu.fetch.Branches                      529431                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    265954                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2353241                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4705                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        3043629                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  184                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            8                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          1036                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   48928                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.182513                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             357132                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             269953                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.049243                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2736065                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.977476                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.929722                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1269218     46.39%     46.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    81377      2.97%     49.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    64071      2.34%     51.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    84611      3.09%     54.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1236788     45.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2736065                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    164198                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    89046                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    238313600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    238313200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    238313200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    238313200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    238313200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    238313200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8954400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8953600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       674800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       674800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       674400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       674400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      6300800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      6306800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      6245600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      6250800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     87854800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     87788400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     87864400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     87846400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1826944000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          164721                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28791                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   415378                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.572634                       # Inst execution rate
system.cpu.iew.exec_refs                       865757                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     232814                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  690270                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                663147                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                955                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               450                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               242781                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4916451                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                632943                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34185                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4561876                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3319                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 10903                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24464                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 17048                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           597                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            47333                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          267                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           79                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       116647                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29041                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             79                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20489                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8302                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6309143                       # num instructions consuming a value
system.cpu.iew.wb_count                       4539657                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.569245                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3591450                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.564975                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4546677                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  7043025                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3880164                       # number of integer regfile writes
system.cpu.ipc                               0.782154                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.782154                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             28701      0.62%      0.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3574701     77.78%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2451      0.05%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 42319      0.92%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5456      0.12%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1290      0.03%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6897      0.15%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                19081      0.42%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                18093      0.39%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               16447      0.36%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2242      0.05%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               614577     13.37%     94.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              220688      4.80%     99.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           28473      0.62%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          14649      0.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4596065                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  116758                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              234835                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       113137                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             158221                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4450606                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           11711426                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4426520                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5653509                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4915318                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4596065                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1133                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          895202                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18070                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            373                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1322949                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2736065                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.679808                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.671184                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1186747     43.37%     43.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              186649      6.82%     50.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              330704     12.09%     62.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              379852     13.88%     76.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              652113     23.83%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2736065                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.584421                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      266124                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           420                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             14151                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             7441                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               663147                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              242781                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1735702                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                          2900786                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  846275                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5386850                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               27                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  47689                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   375659                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  21905                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4672                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              13186288                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                5056887                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6795993                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1287132                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  74462                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24464                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                182676                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1409117                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            200515                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7987596                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19859                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                898                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    212983                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            948                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6734182                       # The number of ROB reads
system.cpu.rob.rob_writes                    10078126                       # The number of ROB writes
system.cpu.timesIdled                            1625                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18487                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          442                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38254                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              442                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          681                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            681                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              123                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9452                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23027                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1160314000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12216                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1358                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8094                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1359                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1359                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12216                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       955712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       955712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  955712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13575                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13575    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13575                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11409589                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29424311                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.5                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1160314000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17671                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4113                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23916                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                964                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2096                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2096                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17671                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8406                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49613                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58019                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       184704                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1256576                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1441280                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10508                       # Total snoops (count)
system.l2bus.snoopTraffic                       87040                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30273                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014832                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120881                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29824     98.52%     98.52% # Request fanout histogram
system.l2bus.snoop_fanout::1                      449      1.48%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30273                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20255598                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.7                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18884866                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3465600                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1160314000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1160314000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       262345                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           262345                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       262345                       # number of overall hits
system.cpu.icache.overall_hits::total          262345                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3608                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3608                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3608                       # number of overall misses
system.cpu.icache.overall_misses::total          3608                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    179134800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    179134800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    179134800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    179134800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       265953                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       265953                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       265953                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       265953                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013566                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013566                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013566                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013566                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49649.334812                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49649.334812                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49649.334812                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49649.334812                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           63                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           21                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          720                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          720                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          720                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          720                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2888                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2888                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2888                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2888                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    144267600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    144267600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    144267600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    144267600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010859                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010859                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010859                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010859                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49954.155125                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49954.155125                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49954.155125                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49954.155125                       # average overall mshr miss latency
system.cpu.icache.replacements                   2632                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       262345                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          262345                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3608                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3608                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    179134800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    179134800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       265953                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       265953                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013566                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013566                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49649.334812                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49649.334812                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          720                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          720                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2888                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2888                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    144267600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    144267600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010859                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010859                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49954.155125                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49954.155125                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1160314000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1160314000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.631287                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              245834                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2632                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             93.401976                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.631287                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990747                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990747                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            534794                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           534794                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1160314000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1160314000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1160314000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       762051                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           762051                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       762051                       # number of overall hits
system.cpu.dcache.overall_hits::total          762051                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35528                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35528                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35528                       # number of overall misses
system.cpu.dcache.overall_misses::total         35528                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1728059199                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1728059199                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1728059199                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1728059199                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       797579                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       797579                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       797579                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       797579                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.044545                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.044545                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.044545                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.044545                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48639.360476                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48639.360476                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48639.360476                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48639.360476                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28382                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          534                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               754                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.641910                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          178                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1739                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2755                       # number of writebacks
system.cpu.dcache.writebacks::total              2755                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22839                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22839                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22839                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22839                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12689                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12689                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12689                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4190                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16879                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    586100799                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    586100799                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    586100799                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    237960349                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    824061148                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015909                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015909                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015909                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021163                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46189.676019                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46189.676019                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46189.676019                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56792.446062                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48821.680668                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15855                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       550434                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          550434                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        33397                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33397                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1622096000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1622096000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       583831                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       583831                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057203                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057203                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48570.111088                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48570.111088                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22804                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22804                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10593                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10593                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    483115600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    483115600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018144                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018144                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45607.061267                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45607.061267                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       211617                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         211617                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2131                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2131                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    105963199                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    105963199                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       213748                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       213748                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009970                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009970                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49724.635852                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49724.635852                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           35                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           35                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2096                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2096                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    102985199                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    102985199                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009806                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009806                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49134.159828                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49134.159828                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4190                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4190                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    237960349                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    237960349                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56792.446062                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56792.446062                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1160314000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1160314000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           978.770245                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              637580                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15855                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.213182                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149200                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   756.350135                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   222.420109                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.738623                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.217207                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.955830                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          213                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          811                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          169                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          204                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          539                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.208008                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.791992                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1612037                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1612037                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1160314000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             913                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4917                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          908                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6738                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            913                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4917                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          908                       # number of overall hits
system.l2cache.overall_hits::total               6738                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1973                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7772                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3282                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13027                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1973                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7772                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3282                       # number of overall misses
system.l2cache.overall_misses::total            13027                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    133110000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    529292400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    227993428                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    890395828                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    133110000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    529292400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    227993428                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    890395828                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2886                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12689                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4190                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19765                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2886                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12689                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4190                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19765                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.683645                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.612499                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.783294                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.659094                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.683645                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.612499                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.783294                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.659094                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67465.788140                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68102.470407                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69467.833029                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68350.029017                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67465.788140                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68102.470407                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69467.833029                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68350.029017                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    9                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1358                       # number of writebacks
system.l2cache.writebacks::total                 1358                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            9                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           14                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             23                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            9                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           14                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            23                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1973                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7763                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3268                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13004                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1973                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7763                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3268                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          571                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13575                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    117326000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    466887200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    201318647                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    785531847                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    117326000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    466887200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    201318647                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     33710265                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    819242112                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.683645                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.611790                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.779952                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.657931                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.683645                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.611790                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.779952                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.686820                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59465.788140                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60142.625274                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61603.013158                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60406.939942                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59465.788140                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60142.625274                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61603.013158                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59037.241681                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60349.326851                       # average overall mshr miss latency
system.l2cache.replacements                      9542                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2755                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2755                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2755                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2755                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          352                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          352                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          571                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          571                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     33710265                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     33710265                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59037.241681                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59037.241681                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          736                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              736                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1360                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1360                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     94228800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     94228800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2096                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2096                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.648855                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.648855                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69285.882353                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69285.882353                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1359                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1359                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     83334000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     83334000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.648378                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.648378                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61320.088300                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61320.088300                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          913                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4181                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          908                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6002                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1973                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6412                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3282                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11667                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    133110000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    435063600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    227993428                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    796167028                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2886                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10593                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4190                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17669                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.683645                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.605305                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.783294                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.660309                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67465.788140                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67851.466001                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69467.833029                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68240.938373                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           14                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           22                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1973                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6404                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3268                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11645                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    117326000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    383553200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    201318647                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    702197847                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.683645                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.604550                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.779952                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.659064                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59465.788140                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59892.754528                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61603.013158                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60300.373293                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1160314000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1160314000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3728.204680                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26064                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9542                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.731503                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    13.947493                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   326.742603                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2391.892486                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   850.793968                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   144.828130                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003405                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.079771                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.583958                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.207713                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035358                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.910206                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1061                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3035                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           10                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           42                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1004                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          350                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2539                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.259033                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.740967                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               319606                       # Number of tag accesses
system.l2cache.tags.data_accesses              319606                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1160314000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          126272                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          496832                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       209152                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        36544                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              868800                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       126272                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         126272                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86912                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86912                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1973                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7763                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3268                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          571                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13575                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1358                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1358                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          108825714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          428187542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    180254655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     31494923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              748762835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     108825714                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         108825714                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        74903862                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              74903862                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        74903862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         108825714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         428187542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    180254655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     31494923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             823666697                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 8870580800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 332941                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407880                       # Number of bytes of host memory used
host_op_rate                                   589586                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    97.81                       # Real time elapsed on the host
host_tick_rate                               78827155                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    32565624                       # Number of instructions simulated
sim_ops                                      57668706                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007710                       # Number of seconds simulated
sim_ticks                                  7710266800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2804212                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6342                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2804180                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            2797625                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2804212                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             6587                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2804329                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      68                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          162                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 115825447                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 24998896                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              6342                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2790292                       # Number of branches committed
system.cpu.commit.bw_lim_events              11415775                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              28                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           68054                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             30296763                       # Number of instructions committed
system.cpu.commit.committedOps               53647468                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     19255470                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.786090                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.481937                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       276235      1.43%      1.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      7280430     37.81%     39.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       145152      0.75%     40.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       137878      0.72%     40.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     11415775     59.29%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     19255470                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        659                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   45                       # Number of function calls committed.
system.cpu.commit.int_insts                  53641357                       # Number of committed integer instructions.
system.cpu.commit.loads                       2797257                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         5861      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         50575022     94.27%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               60      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             29      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             48      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              44      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              65      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              88      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             44      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            35      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     94.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2797063      5.21%     99.50% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         268807      0.50%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          194      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          108      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          53647468                       # Class of committed instruction
system.cpu.commit.refs                        3066172                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    30296763                       # Number of Instructions Simulated
system.cpu.committedOps                      53647468                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.636229                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.636229                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           37                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           26                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           70                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             2                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               3298459                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               53788611                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  2104384                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  11258214                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   6351                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               2605739                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     2803805                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            17                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      269011                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                     2804329                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1339709                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      17924926                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    98                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       30459025                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   12702                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.145485                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1341870                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            2797693                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.580180                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           19273147                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.798390                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.638799                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4056959     21.05%     21.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   406017      2.11%     23.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2655309     13.78%     36.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   402296      2.09%     39.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 11752566     60.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             19273147                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1078                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      667                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)   3372998000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)   3372998400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)   3372998400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)   3372998400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)   3372998000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)   3372998000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        15200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        15600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        11200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        11200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        11200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        11200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        38800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        40400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        39600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        40800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    307287600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    307289200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    307288400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    307287600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total    21467377200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            2520                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 6384                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2790967                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.784502                       # Inst execution rate
system.cpu.iew.exec_refs                      3072811                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     269011                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   12669                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2804505                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 30                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2056                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               269088                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            53715521                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2803800                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1794                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              53673134                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     12                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   277                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   6351                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   297                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             1126                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         7248                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          174                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              9                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          209                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           6175                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 119316102                       # num instructions consuming a value
system.cpu.iew.wb_count                      53667363                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.400071                       # average fanout of values written-back
system.cpu.iew.wb_producers                  47734878                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.784203                       # insts written-back per cycle
system.cpu.iew.wb_sent                       53672015                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                106252944                       # number of integer regfile reads
system.cpu.int_regfile_writes                50605725                       # number of integer regfile writes
system.cpu.ipc                               1.571762                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.571762                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              6485      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              50594972     94.26%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    77      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  64      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  48      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   52      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  127      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  111      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  52      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     94.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 57      0.00%     94.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     94.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     94.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     94.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     94.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     94.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     94.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     94.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     94.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     94.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     94.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     94.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     94.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     94.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     94.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     94.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     94.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     94.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     94.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     94.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     94.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     94.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     94.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     94.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     94.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     94.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     94.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2803538      5.22%     99.50% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              268911      0.50%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             320      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            112      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               53674926                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     951                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1918                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          868                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1749                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               53667490                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          126621156                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     53666495                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          53781835                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   53715490                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  53674926                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  31                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           68054                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                73                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       217755                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      19273147                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.784959                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.099616                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              274008      1.42%      1.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2602066     13.50%     14.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             4719744     24.49%     39.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             5075944     26.34%     65.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             6601385     34.25%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        19273147                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.784595                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1339709                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads            267264                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           266223                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2804505                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              269088                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8654543                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     27                       # number of misc regfile writes
system.cpu.numCycles                         19275667                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                   13283                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              75568624                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                2134232                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  3401889                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     59                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     8                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             231101239                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               53760485                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            75733491                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  12562836                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1002                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   6351                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               3288110                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   164875                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1879                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        106429655                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            678                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 31                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   6755576                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             33                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     61555217                       # The number of ROB reads
system.cpu.rob.rob_writes                   107448719                       # The number of ROB writes
system.cpu.timesIdled                              29                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          121                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            5                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            244                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                5                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           63                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           131                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   7710266800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 56                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            6                       # Transaction distribution
system.membus.trans_dist::CleanEvict               57                       # Transaction distribution
system.membus.trans_dist::ReadExReq                10                       # Transaction distribution
system.membus.trans_dist::ReadExResp               10                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            58                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          197                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          197                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    197                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         4608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         4608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    4608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                68                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      68    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  68                       # Request fanout histogram
system.membus.reqLayer2.occupancy               62006                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy             143094                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   7710266800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 111                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            28                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               159                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 10                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                10                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            113                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          179                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          186                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     365                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         3776                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         5376                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     9152                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                66                       # Total snoops (count)
system.l2bus.snoopTraffic                         384                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                189                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.026455                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.160910                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      184     97.35%     97.35% # Request fanout histogram
system.l2bus.snoop_fanout::1                        5      2.65%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  189                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               74400                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               117589                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               70800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      7710266800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   7710266800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1339601                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1339601                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1339601                       # number of overall hits
system.cpu.icache.overall_hits::total         1339601                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          108                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            108                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          108                       # number of overall misses
system.cpu.icache.overall_misses::total           108                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      4068400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4068400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      4068400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4068400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1339709                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1339709                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1339709                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1339709                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000081                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000081                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000081                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000081                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 37670.370370                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 37670.370370                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 37670.370370                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 37670.370370                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           47                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           47                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           47                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           47                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      2494000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2494000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      2494000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2494000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000046                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000046                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 40885.245902                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 40885.245902                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 40885.245902                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 40885.245902                       # average overall mshr miss latency
system.cpu.icache.replacements                     59                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1339601                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1339601                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          108                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           108                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      4068400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4068400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1339709                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1339709                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000081                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000081                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 37670.370370                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 37670.370370                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           47                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           47                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      2494000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2494000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 40885.245902                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 40885.245902                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   7710266800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   7710266800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                1210                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                59                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.508475                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2679477                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2679477                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7710266800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   7710266800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   7710266800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3071472                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3071472                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3071472                       # number of overall hits
system.cpu.dcache.overall_hits::total         3071472                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          116                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            116                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          116                       # number of overall misses
system.cpu.dcache.overall_misses::total           116                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      4014400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      4014400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      4014400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      4014400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3071588                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3071588                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3071588                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3071588                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000038                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000038                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 34606.896552                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34606.896552                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 34606.896552                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34606.896552                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 6                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           22                       # number of writebacks
system.cpu.dcache.writebacks::total                22                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           62                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           62                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           62                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           62                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           54                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           54                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            8                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           62                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      2174400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      2174400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      2174400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       249989                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      2424389                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000018                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000018                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000018                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000020                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 40266.666667                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40266.666667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 40266.666667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 31248.625000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39103.048387                       # average overall mshr miss latency
system.cpu.dcache.replacements                     62                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2802567                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2802567                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          106                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           106                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      3344800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3344800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2802673                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2802673                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000038                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31554.716981                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31554.716981                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           62                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           62                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           44                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1512800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1512800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 34381.818182                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34381.818182                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       268905                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         268905                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           10                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       669600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       669600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       268915                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       268915                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000037                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000037                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        66960                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        66960                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           10                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       661600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       661600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        66160                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        66160                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            8                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            8                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       249989                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       249989                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 31248.625000                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 31248.625000                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   7710266800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   7710266800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               17003                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                62                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            274.241935                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   818.002366                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   205.997634                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.798830                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.201170                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          206                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          818                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          206                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          818                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.201172                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6143238                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6143238                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   7710266800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              25                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              25                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            5                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  55                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             25                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             25                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            5                       # number of overall hits
system.l2cache.overall_hits::total                 55                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            36                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            29                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                68                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           36                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           29                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            3                       # number of overall misses
system.l2cache.overall_misses::total               68                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      2212800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1897200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       202394                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      4312394                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      2212800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1897200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       202394                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      4312394                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           61                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           54                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            8                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             123                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           61                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           54                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            8                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            123                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.590164                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.537037                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.375000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.552846                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.590164                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.537037                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.375000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.552846                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 61466.666667                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65420.689655                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67464.666667                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 63417.558824                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 61466.666667                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65420.689655                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67464.666667                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 63417.558824                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              6                       # number of writebacks
system.l2cache.writebacks::total                    6                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           36                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           29                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           68                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           36                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           29                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            3                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           68                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1940800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1665200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       178394                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      3784394                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1940800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1665200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       178394                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      3784394                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.590164                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.537037                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.375000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.552846                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.590164                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.537037                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.375000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.552846                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 53911.111111                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 57420.689655                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59464.666667                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 55652.852941                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 53911.111111                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 57420.689655                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59464.666667                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 55652.852941                       # average overall mshr miss latency
system.l2cache.replacements                        66                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           22                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           22                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           22                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           22                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            2                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_misses::.cpu.data           10                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             10                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       649200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       649200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           10                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           10                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        64920                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        64920                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           10                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           10                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       569200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       569200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        56920                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        56920                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           25                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           25                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            5                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           55                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           36                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           19                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           58                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      2212800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1248000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       202394                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      3663194                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           61                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           44                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            8                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          113                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.590164                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.431818                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.375000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.513274                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 61466.666667                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 65684.210526                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67464.666667                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63158.517241                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           36                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           19                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           58                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1940800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1096000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       178394                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      3215194                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.590164                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.431818                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.375000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.513274                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 53911.111111                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 57684.210526                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59464.666667                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 55434.379310                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   7710266800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   7710266800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    192                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   66                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.909091                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    39.000305                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1061.975616                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1952.014368                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   893.008164                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   150.001547                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009522                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.259271                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.476566                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.218020                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.036621                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1045                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3051                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3         1045                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         3051                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.255127                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.744873                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 2018                       # Number of tag accesses
system.l2cache.tags.data_accesses                2018                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   7710266800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            2176                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1856                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                4224                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         2176                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           2176                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          384                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              384                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               34                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               29                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            3                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   66                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             6                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   6                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             282221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data             240718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher        24902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                 547841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        282221                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            282221                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           49804                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 49804                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           49804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            282221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data            240718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher        24902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                597645                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 8899199200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              101303389                       # Simulator instruction rate (inst/s)
host_mem_usage                                4413000                       # Number of bytes of host memory used
host_op_rate                                179368337                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.32                       # Real time elapsed on the host
host_tick_rate                               88936318                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    32588118                       # Number of instructions simulated
sim_ops                                      57714697                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000029                       # Number of seconds simulated
sim_ticks                                    28618400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 8150                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               966                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              7807                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2727                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8150                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             5423                       # Number of indirect misses.
system.cpu.branchPred.lookups                    8777                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     373                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          810                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     30492                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    20188                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               988                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       4901                       # Number of branches committed
system.cpu.commit.bw_lim_events                  7484                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             128                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           20544                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                22494                       # Number of instructions committed
system.cpu.commit.committedOps                  45991                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        43230                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.063868                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.570895                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        27173     62.86%     62.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3512      8.12%     70.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2640      6.11%     77.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2421      5.60%     82.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         7484     17.31%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        43230                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2780                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  226                       # Number of function calls committed.
system.cpu.commit.int_insts                     44840                       # Number of committed integer instructions.
system.cpu.commit.loads                          6506                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          284      0.62%      0.62% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            34417     74.83%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              20      0.04%     75.50% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              227      0.49%     75.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            141      0.31%     76.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     76.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.49%     76.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     76.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     76.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     76.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     76.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     76.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.23%     77.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             204      0.44%     77.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             308      0.67%     78.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            260      0.57%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            81      0.18%     78.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            5656     12.30%     91.17% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2649      5.76%     96.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          850      1.85%     98.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          562      1.22%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             45991                       # Class of committed instruction
system.cpu.commit.refs                           9717                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       22494                       # Number of Instructions Simulated
system.cpu.committedOps                         45991                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.180670                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.180670                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           75                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          170                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          308                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            24                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 17919                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  74044                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    10934                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     17888                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1002                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1374                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        8363                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            94                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        3988                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                        8777                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      4215                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         35389                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   356                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          39809                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           142                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2004                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.122676                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              12553                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               3100                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.556411                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              49117                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.655537                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.913583                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    27184     55.35%     55.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1051      2.14%     57.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1079      2.20%     59.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1106      2.25%     61.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    18697     38.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                49117                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      3898                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2367                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      2942800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      2942800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      2942800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      2942800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      2943200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      2942800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        60400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        60400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        44400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        44400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        44800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        44800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       130400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       130400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       129200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       130400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1282000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1273200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1280000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1280400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       23592400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           22429                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1207                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     5684                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.813155                       # Inst execution rate
system.cpu.iew.exec_refs                        12322                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       3979                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   11358                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  9365                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                201                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                24                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 4533                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               66522                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  8343                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1404                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 58178                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     52                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    98                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1002                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   180                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             3                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              355                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2861                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1322                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             17                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1063                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            144                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     67870                       # num instructions consuming a value
system.cpu.iew.wb_count                         57480                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.609680                       # average fanout of values written-back
system.cpu.iew.wb_producers                     41379                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.803399                       # insts written-back per cycle
system.cpu.iew.wb_sent                          57776                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    82737                       # number of integer regfile reads
system.cpu.int_regfile_writes                   45714                       # number of integer regfile writes
system.cpu.ipc                               0.314399                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.314399                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               601      1.01%      1.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 44142     74.09%     75.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   21      0.04%     75.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   281      0.47%     75.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 192      0.32%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 254      0.43%     76.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  137      0.23%     76.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  339      0.57%     77.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  407      0.68%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 288      0.48%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                130      0.22%     78.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 7507     12.60%     91.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3510      5.89%     97.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1140      1.91%     98.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            631      1.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  59580                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    3572                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                7181                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         3419                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               5400                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  55407                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             161519                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        54061                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             81679                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      66213                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     59580                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 309                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           20540                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               421                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            181                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        29059                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         49117                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.213022                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.610181                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               28586     58.20%     58.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3538      7.20%     65.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3849      7.84%     73.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                4232      8.62%     81.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                8912     18.14%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           49117                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.832751                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        4240                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            57                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                91                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              106                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 9365                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4533                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   24924                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                            71546                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                   12676                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 55675                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    380                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    11872                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    263                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    25                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                182158                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  71460                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               85348                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     18223                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1665                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1002                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2719                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    29691                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              5455                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           105505                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2625                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                147                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2607                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            160                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       102281                       # The number of ROB reads
system.cpu.rob.rob_writes                      139001                       # The number of ROB writes
system.cpu.timesIdled                             261                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          718                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           44                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1429                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               44                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          368                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           762                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     28618400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                389                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           22                       # Transaction distribution
system.membus.trans_dist::CleanEvict              346                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 7                       # Transaction distribution
system.membus.trans_dist::ReadExResp                7                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           387                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1158                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1158                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1158                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        26752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        26752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   26752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               394                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     394    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 394                       # Request fanout histogram
system.membus.reqLayer2.occupancy              340442                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             855058                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     28618400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 706                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           109                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1010                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  3                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  9                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 9                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            705                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1304                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          840                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2144                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        27840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        23488                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    51328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               407                       # Total snoops (count)
system.l2bus.snoopTraffic                        1408                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1121                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.042819                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.202539                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1073     95.72%     95.72% # Request fanout histogram
system.l2bus.snoop_fanout::1                       48      4.28%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1121                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              336000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               657948                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              522000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.8                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        28618400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     28618400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         3678                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3678                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3678                       # number of overall hits
system.cpu.icache.overall_hits::total            3678                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          537                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            537                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          537                       # number of overall misses
system.cpu.icache.overall_misses::total           537                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     22954400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     22954400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     22954400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     22954400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4215                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4215                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4215                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4215                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.127402                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.127402                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.127402                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.127402                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 42745.623836                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 42745.623836                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 42745.623836                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 42745.623836                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          103                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          103                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          103                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          103                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          434                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          434                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          434                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          434                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     17911200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     17911200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     17911200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     17911200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.102966                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.102966                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.102966                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.102966                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41270.046083                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41270.046083                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41270.046083                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41270.046083                       # average overall mshr miss latency
system.cpu.icache.replacements                    435                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3678                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3678                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          537                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           537                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     22954400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     22954400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4215                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4215                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.127402                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.127402                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 42745.623836                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 42745.623836                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          103                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          103                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          434                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          434                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     17911200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     17911200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.102966                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.102966                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41270.046083                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41270.046083                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     28618400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     28618400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1361962                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               691                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1971.001447                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           59                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              8865                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             8865                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     28618400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     28618400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     28618400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        10746                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            10746                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        10746                       # number of overall hits
system.cpu.dcache.overall_hits::total           10746                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          439                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            439                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          439                       # number of overall misses
system.cpu.dcache.overall_misses::total           439                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     18944400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     18944400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     18944400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     18944400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        11185                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        11185                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        11185                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        11185                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039249                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039249                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039249                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039249                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43153.530752                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43153.530752                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 43153.530752                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43153.530752                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          120                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           24                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                29                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           87                       # number of writebacks
system.cpu.dcache.writebacks::total                87                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          211                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          211                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          211                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          211                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          228                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          228                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          228                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           52                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          280                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      9301600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9301600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      9301600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3081548                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     12383148                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020384                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020384                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020384                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025034                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 40796.491228                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40796.491228                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 40796.491228                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59260.538462                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44225.528571                       # average overall mshr miss latency
system.cpu.dcache.replacements                    280                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         7537                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            7537                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          430                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           430                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     18413600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18413600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         7967                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         7967                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.053973                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.053973                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42822.325581                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42822.325581                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          211                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          211                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          219                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          219                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8778000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8778000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.027488                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027488                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40082.191781                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40082.191781                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3209                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3209                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            9                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            9                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       530800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       530800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3218                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3218                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002797                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002797                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58977.777778                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58977.777778                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            9                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       523600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       523600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002797                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002797                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58177.777778                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58177.777778                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           52                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           52                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      3081548                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      3081548                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59260.538462                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 59260.538462                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     28618400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     28618400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3206907                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1304                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           2459.284509                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   832.725017                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   191.274983                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.813208                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.186792                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          171                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          853                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          124                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          651                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.166992                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.833008                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             22650                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            22650                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     28618400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             204                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             109                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            8                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 321                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            204                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            109                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            8                       # number of overall hits
system.l2cache.overall_hits::total                321                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           230                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           119                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           44                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               393                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          230                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          119                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           44                       # number of overall misses
system.l2cache.overall_misses::total              393                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     15670800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      8099200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2986756                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     26756756                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     15670800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      8099200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2986756                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     26756756                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          434                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          228                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           52                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             714                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          434                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          228                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           52                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            714                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.529954                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.521930                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.846154                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.550420                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.529954                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.521930                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.846154                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.550420                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68133.913043                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68060.504202                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67880.818182                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68083.348601                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68133.913043                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68060.504202                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67880.818182                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68083.348601                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             22                       # number of writebacks
system.l2cache.writebacks::total                   22                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          230                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          119                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           44                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          393                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          230                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          119                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           44                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            2                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          395                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     13822800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      7147200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2634756                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     23604756                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     13822800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      7147200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2634756                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       123197                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     23727953                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.529954                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.521930                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.846154                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.550420                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.529954                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.521930                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.846154                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.553221                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60099.130435                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60060.504202                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59880.818182                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60062.992366                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60099.130435                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60060.504202                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59880.818182                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 61598.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60070.767089                       # average overall mshr miss latency
system.l2cache.replacements                       404                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           87                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           87                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           87                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           87                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            8                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            8                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       123197                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       123197                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 61598.500000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 61598.500000                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            2                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                2                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            7                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              7                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       496000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       496000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            9                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.777778                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.777778                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 70857.142857                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 70857.142857                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            7                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            7                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       440000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       440000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.777778                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.777778                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 62857.142857                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 62857.142857                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          204                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          107                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            8                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          319                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          230                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          112                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           44                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          386                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     15670800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      7603200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2986756                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     26260756                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          434                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          219                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           52                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          705                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.529954                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.511416                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.846154                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.547518                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68133.913043                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67885.714286                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67880.818182                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68033.046632                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          230                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          112                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           44                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          386                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     13822800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      6707200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2634756                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     23164756                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.529954                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.511416                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.846154                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.547518                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60099.130435                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59885.714286                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59880.818182                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60012.321244                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     28618400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     28618400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  13849                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4500                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.077556                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    41.895354                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1134.382066                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1910.088431                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   864.613198                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   145.020952                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010228                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.276949                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.466330                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.211087                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035406                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          951                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3145                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           35                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3          904                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          176                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          181                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2788                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.232178                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.767822                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                11828                       # Number of tag accesses
system.l2cache.tags.data_accesses               11828                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     28618400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           14784                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            7616                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2816                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               25344                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        14784                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          14784                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1408                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1408                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              231                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              119                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           44                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  396                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            22                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  22                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          516590725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          266122495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     98398233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      4472647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              885584100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     516590725                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         516590725                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        49199117                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              49199117                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        49199117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         516590725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         266122495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     98398233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      4472647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             934783216                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
