{"vcs1":{"timestamp_begin":1700274860.822881001, "rt":8.67, "ut":7.86, "st":0.56}}
{"vcselab":{"timestamp_begin":1700274869.569635210, "rt":1.13, "ut":0.37, "st":0.16}}
{"link":{"timestamp_begin":1700274870.774240168, "rt":0.39, "ut":0.15, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700274860.148807601}
{"VCS_COMP_START_TIME": 1700274860.148807601}
{"VCS_COMP_END_TIME": 1700274879.028527587}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 370196}}
{"stitch_vcselab": {"peak_mem": 240012}}
