{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1657795443258 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1657795443273 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 14 07:44:03 2022 " "Processing started: Thu Jul 14 07:44:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1657795443273 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657795443273 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off smart_cart -c smart_cart " "Command: quartus_map --read_settings_files=on --write_settings_files=off smart_cart -c smart_cart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657795443273 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1657795445023 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1657795445023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-somador " "Found design unit 1: somador-somador" {  } { { "somador.vhd" "" { Text "C:/projeto/somador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657795456626 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "C:/projeto/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657795456626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657795456626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_somador-teste " "Found design unit 1: tb_somador-teste" {  } { { "tb_somador.vhd" "" { Text "C:/projeto/tb_somador.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657795456641 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_somador " "Found entity 1: tb_somador" {  } { { "tb_somador.vhd" "" { Text "C:/projeto/tb_somador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657795456641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657795456641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtrator-subtrator " "Found design unit 1: subtrator-subtrator" {  } { { "subtrator.vhd" "" { Text "C:/projeto/subtrator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657795456657 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtrator " "Found entity 1: subtrator" {  } { { "subtrator.vhd" "" { Text "C:/projeto/subtrator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657795456657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657795456657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_subtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_subtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_subtrator-teste " "Found design unit 1: tb_subtrator-teste" {  } { { "tb_subtrator.vhd" "" { Text "C:/projeto/tb_subtrator.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657795456657 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_subtrator " "Found entity 1: tb_subtrator" {  } { { "tb_subtrator.vhd" "" { Text "C:/projeto/tb_subtrator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657795456657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657795456657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4_1-mux_4_1 " "Found design unit 1: mux_4_1-mux_4_1" {  } { { "mux_4_1.vhd" "" { Text "C:/projeto/mux_4_1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657795456657 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4_1 " "Found entity 1: mux_4_1" {  } { { "mux_4_1.vhd" "" { Text "C:/projeto/mux_4_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657795456657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657795456657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux_4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_mux_4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_mux_4_1-teste " "Found design unit 1: tb_mux_4_1-teste" {  } { { "tb_mux_4_1.vhd" "" { Text "C:/projeto/tb_mux_4_1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657795456673 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_mux_4_1 " "Found entity 1: tb_mux_4_1" {  } { { "tb_mux_4_1.vhd" "" { Text "C:/projeto/tb_mux_4_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657795456673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657795456673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "total_itens_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file total_itens_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 total_itens_reg-total_itens_reg " "Found design unit 1: total_itens_reg-total_itens_reg" {  } { { "total_itens_reg.vhd" "" { Text "C:/projeto/total_itens_reg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657795456673 ""} { "Info" "ISGN_ENTITY_NAME" "1 total_itens_reg " "Found entity 1: total_itens_reg" {  } { { "total_itens_reg.vhd" "" { Text "C:/projeto/total_itens_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657795456673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657795456673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_total_itens_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_total_itens_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_total_itens_reg-teste " "Found design unit 1: tb_total_itens_reg-teste" {  } { { "tb_total_itens_reg.vhd" "" { Text "C:/projeto/tb_total_itens_reg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657795456673 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_total_itens_reg " "Found entity 1: tb_total_itens_reg" {  } { { "tb_total_itens_reg.vhd" "" { Text "C:/projeto/tb_total_itens_reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657795456673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657795456673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "total_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file total_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 total_reg-total_reg " "Found design unit 1: total_reg-total_reg" {  } { { "total_reg.vhd" "" { Text "C:/projeto/total_reg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657795456688 ""} { "Info" "ISGN_ENTITY_NAME" "1 total_reg " "Found entity 1: total_reg" {  } { { "total_reg.vhd" "" { Text "C:/projeto/total_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657795456688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657795456688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file incrementador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incrementador-incrementador " "Found design unit 1: incrementador-incrementador" {  } { { "incrementador.vhd" "" { Text "C:/projeto/incrementador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657795456688 ""} { "Info" "ISGN_ENTITY_NAME" "1 incrementador " "Found entity 1: incrementador" {  } { { "incrementador.vhd" "" { Text "C:/projeto/incrementador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657795456688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657795456688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_incrementador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_incrementador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_incrementador-teste " "Found design unit 1: tb_incrementador-teste" {  } { { "tb_incrementador.vhd" "" { Text "C:/projeto/tb_incrementador.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657795456704 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_incrementador " "Found entity 1: tb_incrementador" {  } { { "tb_incrementador.vhd" "" { Text "C:/projeto/tb_incrementador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657795456704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657795456704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decrementador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decrementador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decrementador-decrementador " "Found design unit 1: decrementador-decrementador" {  } { { "decrementador.vhd" "" { Text "C:/projeto/decrementador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657795456704 ""} { "Info" "ISGN_ENTITY_NAME" "1 decrementador " "Found entity 1: decrementador" {  } { { "decrementador.vhd" "" { Text "C:/projeto/decrementador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657795456704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657795456704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_itens.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_itens.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_itens-comparador_itens " "Found design unit 1: comparador_itens-comparador_itens" {  } { { "comparador_itens.vhd" "" { Text "C:/projeto/comparador_itens.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657795456704 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_itens " "Found entity 1: comparador_itens" {  } { { "comparador_itens.vhd" "" { Text "C:/projeto/comparador_itens.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657795456704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657795456704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_comparador_itens.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_comparador_itens.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_comparador_itens-teste " "Found design unit 1: tb_comparador_itens-teste" {  } { { "tb_comparador_itens.vhd" "" { Text "C:/projeto/tb_comparador_itens.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657795456719 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_comparador_itens " "Found entity 1: tb_comparador_itens" {  } { { "tb_comparador_itens.vhd" "" { Text "C:/projeto/tb_comparador_itens.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657795456719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657795456719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_saldo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_saldo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_saldo-comparador_saldo " "Found design unit 1: comparador_saldo-comparador_saldo" {  } { { "comparador_saldo.vhd" "" { Text "C:/projeto/comparador_saldo.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657795456719 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_saldo " "Found entity 1: comparador_saldo" {  } { { "comparador_saldo.vhd" "" { Text "C:/projeto/comparador_saldo.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657795456719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657795456719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_comparador_saldo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_comparador_saldo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_comparador_saldo-teste " "Found design unit 1: tb_comparador_saldo-teste" {  } { { "tb_comparador_saldo.vhd" "" { Text "C:/projeto/tb_comparador_saldo.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657795456735 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_comparador_saldo " "Found entity 1: tb_comparador_saldo" {  } { { "tb_comparador_saldo.vhd" "" { Text "C:/projeto/tb_comparador_saldo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657795456735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657795456735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataPath-RTLDataPath " "Found design unit 1: DataPath-RTLDataPath" {  } { { "DataPath.vhd" "" { Text "C:/projeto/DataPath.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657795456735 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.vhd" "" { Text "C:/projeto/DataPath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657795456735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657795456735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladora.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controladora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controladora-RTLControladora " "Found design unit 1: Controladora-RTLControladora" {  } { { "Controladora.vhd" "" { Text "C:/projeto/Controladora.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657795456735 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controladora " "Found entity 1: Controladora" {  } { { "Controladora.vhd" "" { Text "C:/projeto/Controladora.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657795456735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657795456735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_decrementador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_decrementador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_decrementador-teste " "Found design unit 1: tb_decrementador-teste" {  } { { "tb_decrementador.vhd" "" { Text "C:/projeto/tb_decrementador.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657795456751 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_decrementador " "Found entity 1: tb_decrementador" {  } { { "tb_decrementador.vhd" "" { Text "C:/projeto/tb_decrementador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657795456751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657795456751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_total_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_total_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_total_reg-teste " "Found design unit 1: tb_total_reg-teste" {  } { { "tb_total_reg.vhd" "" { Text "C:/projeto/tb_total_reg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657795456751 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_total_reg " "Found entity 1: tb_total_reg" {  } { { "tb_total_reg.vhd" "" { Text "C:/projeto/tb_total_reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657795456751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657795456751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smart_cart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file smart_cart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 smart_cart-RTLsmart_cart " "Found design unit 1: smart_cart-RTLsmart_cart" {  } { { "smart_cart.vhd" "" { Text "C:/projeto/smart_cart.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657795456751 ""} { "Info" "ISGN_ENTITY_NAME" "1 smart_cart " "Found entity 1: smart_cart" {  } { { "smart_cart.vhd" "" { Text "C:/projeto/smart_cart.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657795456751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657795456751 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "smart_cart " "Elaborating entity \"smart_cart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1657795456970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controladora Controladora:A_Controladora " "Elaborating entity \"Controladora\" for hierarchy \"Controladora:A_Controladora\"" {  } { { "smart_cart.vhd" "A_Controladora" { Text "C:/projeto/smart_cart.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657795457189 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aux_inicia_compra Controladora.vhd(60) " "Verilog HDL or VHDL warning at Controladora.vhd(60): object \"aux_inicia_compra\" assigned a value but never read" {  } { { "Controladora.vhd" "" { Text "C:/projeto/Controladora.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1657795457189 "|smart_cart|Controladora:A_Controladora"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aux_finaliza_compra Controladora.vhd(61) " "Verilog HDL or VHDL warning at Controladora.vhd(61): object \"aux_finaliza_compra\" assigned a value but never read" {  } { { "Controladora.vhd" "" { Text "C:/projeto/Controladora.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1657795457189 "|smart_cart|Controladora:A_Controladora"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aux_cancelar Controladora.vhd(62) " "Verilog HDL or VHDL warning at Controladora.vhd(62): object \"aux_cancelar\" assigned a value but never read" {  } { { "Controladora.vhd" "" { Text "C:/projeto/Controladora.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1657795457189 "|smart_cart|Controladora:A_Controladora"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aux_pagar_compra Controladora.vhd(63) " "Verilog HDL or VHDL warning at Controladora.vhd(63): object \"aux_pagar_compra\" assigned a value but never read" {  } { { "Controladora.vhd" "" { Text "C:/projeto/Controladora.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1657795457189 "|smart_cart|Controladora:A_Controladora"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataPath DataPath:B_DataPath " "Elaborating entity \"DataPath\" for hierarchy \"DataPath:B_DataPath\"" {  } { { "smart_cart.vhd" "B_DataPath" { Text "C:/projeto/smart_cart.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657795457219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador DataPath:B_DataPath\|somador:A_Somador " "Elaborating entity \"somador\" for hierarchy \"DataPath:B_DataPath\|somador:A_Somador\"" {  } { { "DataPath.vhd" "A_Somador" { Text "C:/projeto/DataPath.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657795457235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtrator DataPath:B_DataPath\|subtrator:B_Subtrator_1 " "Elaborating entity \"subtrator\" for hierarchy \"DataPath:B_DataPath\|subtrator:B_Subtrator_1\"" {  } { { "DataPath.vhd" "B_Subtrator_1" { Text "C:/projeto/DataPath.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657795457251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_1 DataPath:B_DataPath\|mux_4_1:C_Mux_4_1_32_bits " "Elaborating entity \"mux_4_1\" for hierarchy \"DataPath:B_DataPath\|mux_4_1:C_Mux_4_1_32_bits\"" {  } { { "DataPath.vhd" "C_Mux_4_1_32_bits" { Text "C:/projeto/DataPath.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657795457251 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in0 mux_4_1.vhd(19) " "VHDL Process Statement warning at mux_4_1.vhd(19): signal \"in0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_4_1.vhd" "" { Text "C:/projeto/mux_4_1.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657795457266 "|DataPath|mux_4_1:C_Mux_4_1_32_bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in1 mux_4_1.vhd(21) " "VHDL Process Statement warning at mux_4_1.vhd(21): signal \"in1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_4_1.vhd" "" { Text "C:/projeto/mux_4_1.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657795457266 "|DataPath|mux_4_1:C_Mux_4_1_32_bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in2 mux_4_1.vhd(23) " "VHDL Process Statement warning at mux_4_1.vhd(23): signal \"in2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_4_1.vhd" "" { Text "C:/projeto/mux_4_1.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657795457266 "|DataPath|mux_4_1:C_Mux_4_1_32_bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in3 mux_4_1.vhd(25) " "VHDL Process Statement warning at mux_4_1.vhd(25): signal \"in3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_4_1.vhd" "" { Text "C:/projeto/mux_4_1.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657795457266 "|DataPath|mux_4_1:C_Mux_4_1_32_bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in0 mux_4_1.vhd(27) " "VHDL Process Statement warning at mux_4_1.vhd(27): signal \"in0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_4_1.vhd" "" { Text "C:/projeto/mux_4_1.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657795457266 "|DataPath|mux_4_1:C_Mux_4_1_32_bits"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "total_reg DataPath:B_DataPath\|total_reg:D_Total_Reg " "Elaborating entity \"total_reg\" for hierarchy \"DataPath:B_DataPath\|total_reg:D_Total_Reg\"" {  } { { "DataPath.vhd" "D_Total_Reg" { Text "C:/projeto/DataPath.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657795457266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_saldo DataPath:B_DataPath\|comparador_saldo:F_Comparador_Saldo " "Elaborating entity \"comparador_saldo\" for hierarchy \"DataPath:B_DataPath\|comparador_saldo:F_Comparador_Saldo\"" {  } { { "DataPath.vhd" "F_Comparador_Saldo" { Text "C:/projeto/DataPath.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657795457282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementador DataPath:B_DataPath\|incrementador:G_Incrementador " "Elaborating entity \"incrementador\" for hierarchy \"DataPath:B_DataPath\|incrementador:G_Incrementador\"" {  } { { "DataPath.vhd" "G_Incrementador" { Text "C:/projeto/DataPath.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657795457282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decrementador DataPath:B_DataPath\|decrementador:H_Decrementador " "Elaborating entity \"decrementador\" for hierarchy \"DataPath:B_DataPath\|decrementador:H_Decrementador\"" {  } { { "DataPath.vhd" "H_Decrementador" { Text "C:/projeto/DataPath.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657795457298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_1 DataPath:B_DataPath\|mux_4_1:I_Mux_4_1_7_bits " "Elaborating entity \"mux_4_1\" for hierarchy \"DataPath:B_DataPath\|mux_4_1:I_Mux_4_1_7_bits\"" {  } { { "DataPath.vhd" "I_Mux_4_1_7_bits" { Text "C:/projeto/DataPath.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657795457313 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in0 mux_4_1.vhd(19) " "VHDL Process Statement warning at mux_4_1.vhd(19): signal \"in0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_4_1.vhd" "" { Text "C:/projeto/mux_4_1.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657795457313 "|mux_4_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in1 mux_4_1.vhd(21) " "VHDL Process Statement warning at mux_4_1.vhd(21): signal \"in1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_4_1.vhd" "" { Text "C:/projeto/mux_4_1.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657795457313 "|mux_4_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in2 mux_4_1.vhd(23) " "VHDL Process Statement warning at mux_4_1.vhd(23): signal \"in2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_4_1.vhd" "" { Text "C:/projeto/mux_4_1.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657795457313 "|mux_4_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in3 mux_4_1.vhd(25) " "VHDL Process Statement warning at mux_4_1.vhd(25): signal \"in3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_4_1.vhd" "" { Text "C:/projeto/mux_4_1.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657795457313 "|mux_4_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in0 mux_4_1.vhd(27) " "VHDL Process Statement warning at mux_4_1.vhd(27): signal \"in0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_4_1.vhd" "" { Text "C:/projeto/mux_4_1.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657795457313 "|mux_4_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "total_itens_reg DataPath:B_DataPath\|total_itens_reg:J_Total_Itens_Reg " "Elaborating entity \"total_itens_reg\" for hierarchy \"DataPath:B_DataPath\|total_itens_reg:J_Total_Itens_Reg\"" {  } { { "DataPath.vhd" "J_Total_Itens_Reg" { Text "C:/projeto/DataPath.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657795457313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_itens DataPath:B_DataPath\|comparador_itens:K_Comparador_Itens " "Elaborating entity \"comparador_itens\" for hierarchy \"DataPath:B_DataPath\|comparador_itens:K_Comparador_Itens\"" {  } { { "DataPath.vhd" "K_Comparador_Itens" { Text "C:/projeto/DataPath.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657795457329 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1657795459751 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1657795461532 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657795461532 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "303 " "Implemented 303 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "73 " "Implemented 73 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1657795462205 ""} { "Info" "ICUT_CUT_TM_OPINS" "75 " "Implemented 75 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1657795462205 ""} { "Info" "ICUT_CUT_TM_LCELLS" "155 " "Implemented 155 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1657795462205 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1657795462205 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1657795462220 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 14 07:44:22 2022 " "Processing ended: Thu Jul 14 07:44:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1657795462220 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1657795462220 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1657795462220 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1657795462220 ""}
