<html>
<head>
<link rel="stylesheet" type="text/css" href="rtwreport.css" /><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>
Adaptive Pipelining Report for DUALportRAMinterface_v3
</title>

</head>
<body bgcolor="#ffffff" link="0033CC" vlink="#666666" onload="try {if (top) {if (top.rtwPageOnLoad) top.rtwPageOnLoad('rtwIdAdaptivePipelining'); else local_onload();}} catch(err) {};">
<font SIZE="+2" COLOR="#000066">
Adaptive Pipelining Report for DUALportRAMinterface_v3
</font>
<br /><br /><br /><b>
Subsystem: <a href="matlab:coder.internal.code2model('DUALportRAMinterface_v3:6811')" name="code2model" class="code2model">
D2
</a>

</b>
<br /><br /><table width="100%" border="1">
<tr style="background-color: #eeeeee">
<th align="left" valign="top" style="border-style: none">
<b>
Block Name
</b>

</th>
<th align="left" valign="top" style="border-style: none">
<b>
Number of pipelines inserted
</b>

</th>
<th align="left" valign="top" style="border-style: none">
<b>
Notes
</b>

</th>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
<a href="matlab:hilite_system('gm_DUALportRAMinterface_v3/PL/integration_block1/D2/Product3');hilite_system('DUALportRAMinterface_v3/PL/integration_block1/D2/Product3');">Product3</a>
</td>
<td align="left" valign="top" style="border-style: none">
0
</td>
<td align="left" valign="top" style="border-style: none">
Unable to insert required number of pipeline registers because the block, DUALportRAMinterface_v3/PL/integration_block1/D2/Product3, is in a feedback loop and there is not enough latency budget at the output of the block. Number of registers required: 2; number of registers inserted: 0. Consider increasing the latency budget by adding more design delays in the feedback loop or using clock-rate pipelining.
</td>

</tr>
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
<a href="matlab:hilite_system('gm_DUALportRAMinterface_v3/PL/integration_block1/D2/Product4');hilite_system('DUALportRAMinterface_v3/PL/integration_block1/D2/Product4');">Product4</a>
</td>
<td align="left" valign="top" style="border-style: none">
0
</td>
<td align="left" valign="top" style="border-style: none">
Unable to insert required number of pipeline registers because the block, DUALportRAMinterface_v3/PL/integration_block1/D2/Product4, is in a feedback loop and there is not enough latency budget at the output of the block. Number of registers required: 2; number of registers inserted: 0. Consider increasing the latency budget by adding more design delays in the feedback loop or using clock-rate pipelining.
</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
<a href="matlab:hilite_system('gm_DUALportRAMinterface_v3/PL/integration_block1/D2/Product5');hilite_system('DUALportRAMinterface_v3/PL/integration_block1/D2/Product5');">Product5</a>
</td>
<td align="left" valign="top" style="border-style: none">
0
</td>
<td align="left" valign="top" style="border-style: none">
Unable to insert required number of pipeline registers because the block, DUALportRAMinterface_v3/PL/integration_block1/D2/Product5, is in a feedback loop and there is not enough latency budget at the output of the block. Number of registers required: 2; number of registers inserted: 0. Consider increasing the latency budget by adding more design delays in the feedback loop or using clock-rate pipelining.
</td>

</tr>
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
<a href="matlab:hilite_system('gm_DUALportRAMinterface_v3/PL/integration_block1/D2/Product');hilite_system('DUALportRAMinterface_v3/PL/integration_block1/D2/Product');">Product</a>
</td>
<td align="left" valign="top" style="border-style: none">
0
</td>
<td align="left" valign="top" style="border-style: none">
Unable to insert required number of pipeline registers because the block, DUALportRAMinterface_v3/PL/integration_block1/D2/Product, is in a feedback loop and there is not enough latency budget at the output of the block. Number of registers required: 2; number of registers inserted: 0. Consider increasing the latency budget by adding more design delays in the feedback loop or using clock-rate pipelining.
</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
<a href="matlab:hilite_system('gm_DUALportRAMinterface_v3/PL/integration_block1/D2/Product1');hilite_system('DUALportRAMinterface_v3/PL/integration_block1/D2/Product1');">Product1</a>
</td>
<td align="left" valign="top" style="border-style: none">
0
</td>
<td align="left" valign="top" style="border-style: none">
Unable to insert required number of pipeline registers because the block, DUALportRAMinterface_v3/PL/integration_block1/D2/Product1, is in a feedback loop and there is not enough latency budget at the output of the block. Number of registers required: 2; number of registers inserted: 0. Consider increasing the latency budget by adding more design delays in the feedback loop or using clock-rate pipelining.
</td>

</tr>
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
<a href="matlab:hilite_system('gm_DUALportRAMinterface_v3/PL/integration_block1/D2/Product2');hilite_system('DUALportRAMinterface_v3/PL/integration_block1/D2/Product2');">Product2</a>
</td>
<td align="left" valign="top" style="border-style: none">
0
</td>
<td align="left" valign="top" style="border-style: none">
Unable to insert required number of pipeline registers because the block, DUALportRAMinterface_v3/PL/integration_block1/D2/Product2, is in a feedback loop and there is not enough latency budget at the output of the block. Number of registers required: 2; number of registers inserted: 0. Consider increasing the latency budget by adding more design delays in the feedback loop or using clock-rate pipelining.
</td>

</tr>

</table>
<br /><br /><b>
Subsystem: <a href="matlab:coder.internal.code2model('DUALportRAMinterface_v3:8168')" name="code2model" class="code2model">
accumulator_scorer
</a>

</b>
<br /><br /><table width="100%" border="1">
<tr style="background-color: #eeeeee">
<th align="left" valign="top" style="border-style: none">
<b>
Block Name
</b>

</th>
<th align="left" valign="top" style="border-style: none">
<b>
Number of pipelines inserted
</b>

</th>
<th align="left" valign="top" style="border-style: none">
<b>
Notes
</b>

</th>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
<a href="matlab:hilite_system('DUALportRAMinterface_v3/PL/integration_block1/accumulator_scorer/Magnitude Square1');">Magnitude Square1</a>
</td>
<td align="left" valign="top" style="border-style: none">
0
</td>
<td align="left" valign="top" style="border-style: none">
Unable to insert required number of pipeline registers because the block, DUALportRAMinterface_v3/PL/integration_block1/accumulator_scorer/Magnitude Square1, is in a feedback loop and there is not enough latency budget at the output of the block. Number of registers required: 2; number of registers inserted: 0. Consider increasing the latency budget by adding more design delays in the feedback loop or using clock-rate pipelining.
</td>

</tr>
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
<a href="matlab:hilite_system('DUALportRAMinterface_v3/PL/integration_block1/accumulator_scorer/Magnitude Square2');">Magnitude Square2</a>
</td>
<td align="left" valign="top" style="border-style: none">
0
</td>
<td align="left" valign="top" style="border-style: none">
Unable to insert required number of pipeline registers because the block, DUALportRAMinterface_v3/PL/integration_block1/accumulator_scorer/Magnitude Square2, is in a feedback loop and there is not enough latency budget at the output of the block. Number of registers required: 2; number of registers inserted: 0. Consider increasing the latency budget by adding more design delays in the feedback loop or using clock-rate pipelining.
</td>

</tr>

</table>
<br /><br /><br /><a name="Validation Model">
<font size="+1" color="#000066">
<b class="midprod">
Validation Model
</b>

</font>

</a>
<br /><br /><table width="100%" border="1">
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
Validation model to verify functional equivalence
</td>
<td align="left" valign="top" style="border-style: none">
<a href="matlab:open_system('C:\Users\Simon\Documents\Thesis_SDGA\matlab_backup\DUAL_port_RAM_and_GA3\hdlsrc\DUALportRAMinterface_v3\gm_DUALportRAMinterface_v3_vnl')" class="callMATLAB" name="callMATLAB">gm_DUALportRAMinterface_v3_vnl</a>
</td>

</tr>

</table>
<br /><a name="Generated Model">
<font size="+1" color="#000066">
<b class="midprod">
Generated Model
</b>

</font>

</a>
<br /><br /><table width="100%" border="1">
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
Generated model after the transformation
</td>
<td align="left" valign="top" style="border-style: none">
<a href="matlab:open_system('C:\Users\Simon\Documents\Thesis_SDGA\matlab_backup\DUAL_port_RAM_and_GA3\hdlsrc\DUALportRAMinterface_v3\gm_DUALportRAMinterface_v3')" class="callMATLAB" name="callMATLAB">gm_DUALportRAMinterface_v3</a>
</td>

</tr>

</table>
<br />
</body>

</html>
