// Seed: 485087134
module module_0 (
    output wor id_0,
    output tri id_1,
    output uwire id_2,
    output tri0 id_3,
    input tri1 id_4,
    input supply0 id_5,
    input wand id_6,
    input supply1 id_7,
    input wor id_8,
    input supply1 id_9,
    output uwire id_10
);
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output wire id_0,
    output supply1 id_1,
    output tri1 id_2,
    inout tri0 id_3,
    input supply0 id_4,
    output wire id_5
);
  logic id_7;
  ;
  xor primCall (id_3, id_7, id_4);
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5,
      id_2,
      id_3,
      id_3,
      id_4,
      id_4,
      id_3,
      id_4,
      id_3
  );
endmodule
