Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Oct  5 12:53:33 2024
| Host         : Rohan-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Led_Display_Controller_Test_timing_summary_routed.rpt -pb Led_Display_Controller_Test_timing_summary_routed.pb -rpx Led_Display_Controller_Test_timing_summary_routed.rpx -warn_on_violation
| Design       : Led_Display_Controller_Test
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  143         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (143)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (326)
5. checking no_input_delay (5)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (143)
--------------------------
 There are 36 register/latch pins with no clock driven by root clock pin: clock_100Mhz (HIGH)

 There are 77 register/latch pins with no clock driven by root clock pin: clock1s/clock_temp_reg/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: clock_3/clock_temp_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (326)
--------------------------------------------------
 There are 326 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  337          inf        0.000                      0                  337           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           337 Endpoints
Min Delay           337 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control1/pos_y_temp_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            snake_display/vga_g_reg[0]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.439ns  (logic 2.296ns (20.072%)  route 9.143ns (79.928%))
  Logic Levels:           9  (CARRY4=3 FDPE=1 LUT4=3 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDPE                         0.000     0.000 r  control1/pos_y_temp_reg[4]/C
    SLICE_X1Y93          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  control1/pos_y_temp_reg[4]/Q
                         net (fo=13, routed)          1.157     1.613    control1/pos_y[4]
    SLICE_X5Y95          LUT5 (Prop_lut5_I4_O)        0.152     1.765 r  control1/vga_r2_carry_i_9/O
                         net (fo=15, routed)          1.199     2.964    control1/vga_r2_carry_i_9_n_0
    SLICE_X3Y96          LUT4 (Prop_lut4_I0_O)        0.354     3.318 r  control1/vga_r2_carry__0_i_7/O
                         net (fo=2, routed)           0.825     4.143    control1/pos_y_temp_reg[6]_2
    SLICE_X4Y96          LUT4 (Prop_lut4_I0_O)        0.326     4.469 r  control1/vga_r2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.469    snake_display/vga_r2_carry__1_0[0]
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.001 r  snake_display/vga_r2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.001    snake_display/vga_r2_carry__0_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.115 r  snake_display/vga_r2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.115    snake_display/vga_r2_carry__1_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.229 r  snake_display/vga_r2_carry__2/CO[3]
                         net (fo=2, routed)           1.120     6.349    control1/CO[0]
    SLICE_X6Y99          LUT4 (Prop_lut4_I0_O)        0.124     6.473 f  control1/vga_g[0]_i_2/O
                         net (fo=1, routed)           0.670     7.143    snake_display/vga_g_reg[0]_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I0_O)        0.124     7.267 r  snake_display/vga_g[0]_i_1/O
                         net (fo=4, routed)           4.172    11.439    snake_display/vga_g[0]_i_1_n_0
    SLICE_X88Y144        FDCE                                         r  snake_display/vga_g_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control1/pos_y_temp_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            snake_display/vga_g_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.296ns  (logic 2.296ns (20.326%)  route 9.000ns (79.674%))
  Logic Levels:           9  (CARRY4=3 FDPE=1 LUT4=3 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDPE                         0.000     0.000 r  control1/pos_y_temp_reg[4]/C
    SLICE_X1Y93          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  control1/pos_y_temp_reg[4]/Q
                         net (fo=13, routed)          1.157     1.613    control1/pos_y[4]
    SLICE_X5Y95          LUT5 (Prop_lut5_I4_O)        0.152     1.765 r  control1/vga_r2_carry_i_9/O
                         net (fo=15, routed)          1.199     2.964    control1/vga_r2_carry_i_9_n_0
    SLICE_X3Y96          LUT4 (Prop_lut4_I0_O)        0.354     3.318 r  control1/vga_r2_carry__0_i_7/O
                         net (fo=2, routed)           0.825     4.143    control1/pos_y_temp_reg[6]_2
    SLICE_X4Y96          LUT4 (Prop_lut4_I0_O)        0.326     4.469 r  control1/vga_r2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.469    snake_display/vga_r2_carry__1_0[0]
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.001 r  snake_display/vga_r2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.001    snake_display/vga_r2_carry__0_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.115 r  snake_display/vga_r2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.115    snake_display/vga_r2_carry__1_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.229 r  snake_display/vga_r2_carry__2/CO[3]
                         net (fo=2, routed)           1.120     6.349    control1/CO[0]
    SLICE_X6Y99          LUT4 (Prop_lut4_I0_O)        0.124     6.473 f  control1/vga_g[0]_i_2/O
                         net (fo=1, routed)           0.670     7.143    snake_display/vga_g_reg[0]_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I0_O)        0.124     7.267 r  snake_display/vga_g[0]_i_1/O
                         net (fo=4, routed)           4.029    11.296    snake_display/vga_g[0]_i_1_n_0
    SLICE_X88Y143        FDCE                                         r  snake_display/vga_g_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control1/pos_y_temp_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            snake_display/vga_g_reg[0]_lopt_replica_3/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.256ns  (logic 2.296ns (20.397%)  route 8.960ns (79.603%))
  Logic Levels:           9  (CARRY4=3 FDPE=1 LUT4=3 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDPE                         0.000     0.000 r  control1/pos_y_temp_reg[4]/C
    SLICE_X1Y93          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  control1/pos_y_temp_reg[4]/Q
                         net (fo=13, routed)          1.157     1.613    control1/pos_y[4]
    SLICE_X5Y95          LUT5 (Prop_lut5_I4_O)        0.152     1.765 r  control1/vga_r2_carry_i_9/O
                         net (fo=15, routed)          1.199     2.964    control1/vga_r2_carry_i_9_n_0
    SLICE_X3Y96          LUT4 (Prop_lut4_I0_O)        0.354     3.318 r  control1/vga_r2_carry__0_i_7/O
                         net (fo=2, routed)           0.825     4.143    control1/pos_y_temp_reg[6]_2
    SLICE_X4Y96          LUT4 (Prop_lut4_I0_O)        0.326     4.469 r  control1/vga_r2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.469    snake_display/vga_r2_carry__1_0[0]
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.001 r  snake_display/vga_r2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.001    snake_display/vga_r2_carry__0_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.115 r  snake_display/vga_r2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.115    snake_display/vga_r2_carry__1_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.229 r  snake_display/vga_r2_carry__2/CO[3]
                         net (fo=2, routed)           1.120     6.349    control1/CO[0]
    SLICE_X6Y99          LUT4 (Prop_lut4_I0_O)        0.124     6.473 f  control1/vga_g[0]_i_2/O
                         net (fo=1, routed)           0.670     7.143    snake_display/vga_g_reg[0]_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I0_O)        0.124     7.267 r  snake_display/vga_g[0]_i_1/O
                         net (fo=4, routed)           3.990    11.256    snake_display/vga_g[0]_i_1_n_0
    SLICE_X88Y144        FDCE                                         r  snake_display/vga_g_reg[0]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control1/pos_y_temp_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            snake_display/vga_g_reg[0]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.107ns  (logic 2.296ns (20.672%)  route 8.811ns (79.328%))
  Logic Levels:           9  (CARRY4=3 FDPE=1 LUT4=3 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDPE                         0.000     0.000 r  control1/pos_y_temp_reg[4]/C
    SLICE_X1Y93          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  control1/pos_y_temp_reg[4]/Q
                         net (fo=13, routed)          1.157     1.613    control1/pos_y[4]
    SLICE_X5Y95          LUT5 (Prop_lut5_I4_O)        0.152     1.765 r  control1/vga_r2_carry_i_9/O
                         net (fo=15, routed)          1.199     2.964    control1/vga_r2_carry_i_9_n_0
    SLICE_X3Y96          LUT4 (Prop_lut4_I0_O)        0.354     3.318 r  control1/vga_r2_carry__0_i_7/O
                         net (fo=2, routed)           0.825     4.143    control1/pos_y_temp_reg[6]_2
    SLICE_X4Y96          LUT4 (Prop_lut4_I0_O)        0.326     4.469 r  control1/vga_r2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.469    snake_display/vga_r2_carry__1_0[0]
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.001 r  snake_display/vga_r2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.001    snake_display/vga_r2_carry__0_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.115 r  snake_display/vga_r2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.115    snake_display/vga_r2_carry__1_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.229 r  snake_display/vga_r2_carry__2/CO[3]
                         net (fo=2, routed)           1.120     6.349    control1/CO[0]
    SLICE_X6Y99          LUT4 (Prop_lut4_I0_O)        0.124     6.473 f  control1/vga_g[0]_i_2/O
                         net (fo=1, routed)           0.670     7.143    snake_display/vga_g_reg[0]_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I0_O)        0.124     7.267 r  snake_display/vga_g[0]_i_1/O
                         net (fo=4, routed)           3.840    11.107    snake_display/vga_g[0]_i_1_n_0
    SLICE_X88Y143        FDCE                                         r  snake_display/vga_g_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control1/pos_y_temp_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            snake_display/vga_r_reg[0]_lopt_replica_3/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.641ns  (logic 2.172ns (20.411%)  route 8.469ns (79.589%))
  Logic Levels:           8  (CARRY4=3 FDPE=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDPE                         0.000     0.000 r  control1/pos_y_temp_reg[4]/C
    SLICE_X1Y93          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  control1/pos_y_temp_reg[4]/Q
                         net (fo=13, routed)          1.157     1.613    control1/pos_y[4]
    SLICE_X5Y95          LUT5 (Prop_lut5_I4_O)        0.152     1.765 r  control1/vga_r2_carry_i_9/O
                         net (fo=15, routed)          1.199     2.964    control1/vga_r2_carry_i_9_n_0
    SLICE_X3Y96          LUT4 (Prop_lut4_I0_O)        0.354     3.318 r  control1/vga_r2_carry__0_i_7/O
                         net (fo=2, routed)           0.825     4.143    control1/pos_y_temp_reg[6]_2
    SLICE_X4Y96          LUT4 (Prop_lut4_I0_O)        0.326     4.469 r  control1/vga_r2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.469    snake_display/vga_r2_carry__1_0[0]
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.001 r  snake_display/vga_r2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.001    snake_display/vga_r2_carry__0_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.115 r  snake_display/vga_r2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.115    snake_display/vga_r2_carry__1_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.229 f  snake_display/vga_r2_carry__2/CO[3]
                         net (fo=2, routed)           1.125     6.354    control1/CO[0]
    SLICE_X6Y99          LUT6 (Prop_lut6_I0_O)        0.124     6.478 r  control1/vga_r[0]_i_1/O
                         net (fo=4, routed)           4.163    10.641    snake_display/vga_r_reg[0]_0
    SLICE_X88Y135        FDCE                                         r  snake_display/vga_r_reg[0]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control1/pos_y_temp_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            snake_display/vga_r_reg[0]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.452ns  (logic 2.172ns (20.781%)  route 8.280ns (79.219%))
  Logic Levels:           8  (CARRY4=3 FDPE=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDPE                         0.000     0.000 r  control1/pos_y_temp_reg[4]/C
    SLICE_X1Y93          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  control1/pos_y_temp_reg[4]/Q
                         net (fo=13, routed)          1.157     1.613    control1/pos_y[4]
    SLICE_X5Y95          LUT5 (Prop_lut5_I4_O)        0.152     1.765 r  control1/vga_r2_carry_i_9/O
                         net (fo=15, routed)          1.199     2.964    control1/vga_r2_carry_i_9_n_0
    SLICE_X3Y96          LUT4 (Prop_lut4_I0_O)        0.354     3.318 r  control1/vga_r2_carry__0_i_7/O
                         net (fo=2, routed)           0.825     4.143    control1/pos_y_temp_reg[6]_2
    SLICE_X4Y96          LUT4 (Prop_lut4_I0_O)        0.326     4.469 r  control1/vga_r2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.469    snake_display/vga_r2_carry__1_0[0]
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.001 r  snake_display/vga_r2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.001    snake_display/vga_r2_carry__0_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.115 r  snake_display/vga_r2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.115    snake_display/vga_r2_carry__1_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.229 f  snake_display/vga_r2_carry__2/CO[3]
                         net (fo=2, routed)           1.125     6.354    control1/CO[0]
    SLICE_X6Y99          LUT6 (Prop_lut6_I0_O)        0.124     6.478 r  control1/vga_r[0]_i_1/O
                         net (fo=4, routed)           3.974    10.452    snake_display/vga_r_reg[0]_0
    SLICE_X88Y135        FDCE                                         r  snake_display/vga_r_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control1/pos_y_temp_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            snake_display/vga_r_reg[0]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.358ns  (logic 2.172ns (20.968%)  route 8.186ns (79.032%))
  Logic Levels:           8  (CARRY4=3 FDPE=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDPE                         0.000     0.000 r  control1/pos_y_temp_reg[4]/C
    SLICE_X1Y93          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  control1/pos_y_temp_reg[4]/Q
                         net (fo=13, routed)          1.157     1.613    control1/pos_y[4]
    SLICE_X5Y95          LUT5 (Prop_lut5_I4_O)        0.152     1.765 r  control1/vga_r2_carry_i_9/O
                         net (fo=15, routed)          1.199     2.964    control1/vga_r2_carry_i_9_n_0
    SLICE_X3Y96          LUT4 (Prop_lut4_I0_O)        0.354     3.318 r  control1/vga_r2_carry__0_i_7/O
                         net (fo=2, routed)           0.825     4.143    control1/pos_y_temp_reg[6]_2
    SLICE_X4Y96          LUT4 (Prop_lut4_I0_O)        0.326     4.469 r  control1/vga_r2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.469    snake_display/vga_r2_carry__1_0[0]
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.001 r  snake_display/vga_r2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.001    snake_display/vga_r2_carry__0_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.115 r  snake_display/vga_r2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.115    snake_display/vga_r2_carry__1_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.229 f  snake_display/vga_r2_carry__2/CO[3]
                         net (fo=2, routed)           1.125     6.354    control1/CO[0]
    SLICE_X6Y99          LUT6 (Prop_lut6_I0_O)        0.124     6.478 r  control1/vga_r[0]_i_1/O
                         net (fo=4, routed)           3.880    10.358    snake_display/vga_r_reg[0]_0
    SLICE_X88Y133        FDCE                                         r  snake_display/vga_r_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control1/pos_y_temp_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            snake_display/vga_r_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.169ns  (logic 2.172ns (21.359%)  route 7.997ns (78.641%))
  Logic Levels:           8  (CARRY4=3 FDPE=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDPE                         0.000     0.000 r  control1/pos_y_temp_reg[4]/C
    SLICE_X1Y93          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  control1/pos_y_temp_reg[4]/Q
                         net (fo=13, routed)          1.157     1.613    control1/pos_y[4]
    SLICE_X5Y95          LUT5 (Prop_lut5_I4_O)        0.152     1.765 r  control1/vga_r2_carry_i_9/O
                         net (fo=15, routed)          1.199     2.964    control1/vga_r2_carry_i_9_n_0
    SLICE_X3Y96          LUT4 (Prop_lut4_I0_O)        0.354     3.318 r  control1/vga_r2_carry__0_i_7/O
                         net (fo=2, routed)           0.825     4.143    control1/pos_y_temp_reg[6]_2
    SLICE_X4Y96          LUT4 (Prop_lut4_I0_O)        0.326     4.469 r  control1/vga_r2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.469    snake_display/vga_r2_carry__1_0[0]
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.001 r  snake_display/vga_r2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.001    snake_display/vga_r2_carry__0_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.115 r  snake_display/vga_r2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.115    snake_display/vga_r2_carry__1_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.229 f  snake_display/vga_r2_carry__2/CO[3]
                         net (fo=2, routed)           1.125     6.354    control1/CO[0]
    SLICE_X6Y99          LUT6 (Prop_lut6_I0_O)        0.124     6.478 r  control1/vga_r[0]_i_1/O
                         net (fo=4, routed)           3.691    10.169    snake_display/vga_r_reg[0]_0
    SLICE_X88Y133        FDCE                                         r  snake_display/vga_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            snake_display/vga_g_reg[0]_lopt_replica/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.107ns  (logic 1.477ns (14.609%)  route 8.631ns (85.391%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=143, routed)         8.631    10.107    snake_display/reset_IBUF
    SLICE_X88Y144        FDCE                                         f  snake_display/vga_g_reg[0]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            snake_display/vga_g_reg[0]_lopt_replica_3/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.107ns  (logic 1.477ns (14.609%)  route 8.631ns (85.391%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=143, routed)         8.631    10.107    snake_display/reset_IBUF
    SLICE_X88Y144        FDCE                                         f  snake_display/vga_g_reg[0]_lopt_replica_3/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 apple_eaten_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            curr_apple_y_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.481%)  route 0.128ns (47.519%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE                         0.000     0.000 r  apple_eaten_reg/C
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  apple_eaten_reg/Q
                         net (fo=13, routed)          0.128     0.269    apple_eaten
    SLICE_X4Y102         FDPE                                         r  curr_apple_y_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_display/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snake_display/h_counter_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.186ns (64.937%)  route 0.100ns (35.063%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE                         0.000     0.000 r  snake_display/h_counter_reg[8]/C
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snake_display/h_counter_reg[8]/Q
                         net (fo=14, routed)          0.100     0.241    snake_display/h_counter_reg[9]_0[8]
    SLICE_X5Y99          LUT6 (Prop_lut6_I1_O)        0.045     0.286 r  snake_display/h_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     0.286    snake_display/h_counter[9]
    SLICE_X5Y99          FDCE                                         r  snake_display/h_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_3/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock_3/counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.227ns (74.785%)  route 0.077ns (25.215%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE                         0.000     0.000 r  clock_3/counter_reg[1]/C
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  clock_3/counter_reg[1]/Q
                         net (fo=3, routed)           0.077     0.205    clock_3/p_0_in
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.099     0.304 r  clock_3/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.304    clock_3/counter[0]_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clock_3/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_display/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snake_display/v_counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.011%)  route 0.158ns (45.989%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE                         0.000     0.000 r  snake_display/v_counter_reg[6]/C
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snake_display/v_counter_reg[6]/Q
                         net (fo=13, routed)          0.158     0.299    snake_display/Q[6]
    SLICE_X4Y94          LUT6 (Prop_lut6_I2_O)        0.045     0.344 r  snake_display/v_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.344    snake_display/v_counter[7]_i_1_n_0
    SLICE_X4Y94          FDCE                                         r  snake_display/v_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_display/v_counter_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snake_display/v_counter_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.186ns (53.178%)  route 0.164ns (46.822%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE                         0.000     0.000 r  snake_display/v_counter_reg[4]/C
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snake_display/v_counter_reg[4]/Q
                         net (fo=16, routed)          0.164     0.305    snake_display/Q[4]
    SLICE_X4Y94          LUT5 (Prop_lut5_I2_O)        0.045     0.350 r  snake_display/v_counter[9]_i_2/O
                         net (fo=1, routed)           0.000     0.350    snake_display/v_counter[9]_i_2_n_0
    SLICE_X4Y94          FDCE                                         r  snake_display/v_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock1s/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock1s/counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE                         0.000     0.000 r  clock1s/counter_reg[0]/C
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clock1s/counter_reg[0]/Q
                         net (fo=34, routed)          0.168     0.309    clock1s/counter_reg_n_0_[0]
    SLICE_X49Y92         LUT3 (Prop_lut3_I0_O)        0.042     0.351 r  clock1s/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.351    clock1s/counter[1]_i_1_n_0
    SLICE_X49Y92         FDRE                                         r  clock1s/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock1s/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock1s/counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.186ns (52.838%)  route 0.166ns (47.162%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE                         0.000     0.000 r  clock1s/counter_reg[0]/C
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clock1s/counter_reg[0]/Q
                         net (fo=34, routed)          0.166     0.307    clock1s/counter_reg_n_0_[0]
    SLICE_X49Y92         LUT3 (Prop_lut3_I0_O)        0.045     0.352 r  clock1s/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.352    clock1s/counter[4]_i_1_n_0
    SLICE_X49Y92         FDRE                                         r  clock1s/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock1s/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock1s/counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE                         0.000     0.000 r  clock1s/counter_reg[0]/C
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clock1s/counter_reg[0]/Q
                         net (fo=34, routed)          0.168     0.309    clock1s/counter_reg_n_0_[0]
    SLICE_X49Y92         LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  clock1s/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    clock1s/counter[0]_i_1_n_0
    SLICE_X49Y92         FDRE                                         r  clock1s/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control1/last_vel_x_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            control1/last_vel_x_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE                         0.000     0.000 r  control1/last_vel_x_reg[6]/C
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  control1/last_vel_x_reg[6]/Q
                         net (fo=2, routed)           0.168     0.309    control1/last_vel_x[6]
    SLICE_X1Y91          LUT5 (Prop_lut5_I0_O)        0.045     0.354 r  control1/last_vel_x[6]_i_1/O
                         net (fo=1, routed)           0.000     0.354    control1/vel_x[6]
    SLICE_X1Y91          FDCE                                         r  control1/last_vel_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control1/last_vel_x_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            control1/last_vel_x_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.209ns (58.509%)  route 0.148ns (41.491%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE                         0.000     0.000 r  control1/last_vel_x_reg[0]/C
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  control1/last_vel_x_reg[0]/Q
                         net (fo=2, routed)           0.148     0.312    control1/last_vel_x[0]
    SLICE_X2Y90          LUT5 (Prop_lut5_I3_O)        0.045     0.357 r  control1/last_vel_x[0]_i_1/O
                         net (fo=1, routed)           0.000     0.357    control1/vel_x[0]
    SLICE_X2Y90          FDCE                                         r  control1/last_vel_x_reg[0]/D
  -------------------------------------------------------------------    -------------------





