-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
-- Date        : Sat May  5 12:59:02 2018
-- Host        : idea-PC running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               f:/programs/verilog/fpga_group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0/gtx3g_bert_0_sim_netlist.vhdl
-- Design      : gtx3g_bert_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z100iffg900-2L
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_bram_gen is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \bram_reg_reg[12]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pattern_reg_reg[12]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    pattern_pause_reg : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    p_1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pattern_rst_reg : in STD_LOGIC;
    pattern_pause_reg_reg : in STD_LOGIC;
    GT0_TXUSRCLK_OUT : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_bram_gen : entity is "bram_gen";
end gtx3g_bert_0_bram_gen;

architecture STRUCTURE of gtx3g_bert_0_bram_gen is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal bram_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^bram_reg_reg[12]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal read_counter_i_d1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal read_counter_i_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \read_counter_i_rep[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \read_counter_i_rep[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \read_counter_i_rep[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \read_counter_i_rep[3]_i_2__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bram_reg[11]_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \bram_reg[12]_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \bram_reg[1]_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \bram_reg[9]_i_1__0\ : label is "soft_lutpair151";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \read_counter_i_reg_rep[0]\ : label is "no";
  attribute equivalent_register_removal of \read_counter_i_reg_rep[1]\ : label is "no";
  attribute equivalent_register_removal of \read_counter_i_reg_rep[2]\ : label is "no";
  attribute equivalent_register_removal of \read_counter_i_reg_rep[3]\ : label is "no";
  attribute SOFT_HLUTNM of \read_counter_i_rep[0]_i_1__1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \read_counter_i_rep[1]_i_1__1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \read_counter_i_rep[2]_i_1__1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \read_counter_i_rep[3]_i_2__1\ : label is "soft_lutpair152";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  \bram_reg_reg[12]_0\(3 downto 0) <= \^bram_reg_reg[12]_0\(3 downto 0);
\bram_reg[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => pattern_pause_reg,
      I4 => p_0_in(0),
      O => bram_reg(0)
    );
\bram_reg[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(0),
      I1 => pattern_pause_reg,
      I2 => \^bram_reg_reg[12]_0\(1),
      O => bram_reg(10)
    );
\bram_reg[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(1),
      I1 => pattern_pause_reg,
      I2 => \^bram_reg_reg[12]_0\(2),
      O => bram_reg(11)
    );
\bram_reg[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(2),
      I1 => pattern_pause_reg,
      I2 => \^bram_reg_reg[12]_0\(3),
      O => bram_reg(12)
    );
\bram_reg[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => p_1_in(0),
      I1 => read_counter_i_d1(0),
      I2 => pattern_pause_reg,
      I3 => p_0_in(0),
      I4 => \^bram_reg_reg[12]_0\(0),
      O => bram_reg(1)
    );
\bram_reg[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999AFFFF999A0000"
    )
        port map (
      I0 => read_counter_i_d1(0),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => pattern_pause_reg,
      I5 => p_0_in(1),
      O => bram_reg(2)
    );
\bram_reg[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC9AFFFFCC9A0000"
    )
        port map (
      I0 => read_counter_i_d1(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => pattern_pause_reg,
      I5 => p_0_in(2),
      O => bram_reg(3)
    );
\bram_reg[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8FFFFABA80000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => read_counter_i_d1(0),
      I4 => pattern_pause_reg,
      I5 => p_0_in(3),
      O => bram_reg(4)
    );
\bram_reg[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \^q\(2),
      I1 => read_counter_i_d1(0),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => pattern_pause_reg,
      I5 => p_0_in(4),
      O => bram_reg(7)
    );
\bram_reg[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFF00010000"
    )
        port map (
      I0 => \^q\(2),
      I1 => read_counter_i_d1(0),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => pattern_pause_reg,
      I5 => p_0_in(5),
      O => bram_reg(8)
    );
\bram_reg[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => read_counter_i_d1(0),
      I1 => pattern_pause_reg,
      I2 => \^bram_reg_reg[12]_0\(0),
      O => bram_reg(9)
    );
\bram_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => bram_reg(0),
      Q => \pattern_reg_reg[12]\(0),
      R => '0'
    );
\bram_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => bram_reg(10),
      Q => \pattern_reg_reg[12]\(8),
      R => '0'
    );
\bram_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => bram_reg(11),
      Q => \pattern_reg_reg[12]\(9),
      R => '0'
    );
\bram_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => bram_reg(12),
      Q => \pattern_reg_reg[12]\(10),
      R => '0'
    );
\bram_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => bram_reg(1),
      Q => \pattern_reg_reg[12]\(1),
      R => '0'
    );
\bram_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => bram_reg(2),
      Q => \pattern_reg_reg[12]\(2),
      R => '0'
    );
\bram_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => bram_reg(3),
      Q => \pattern_reg_reg[12]\(3),
      R => '0'
    );
\bram_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => bram_reg(4),
      Q => \pattern_reg_reg[12]\(4),
      R => '0'
    );
\bram_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => bram_reg(7),
      Q => \pattern_reg_reg[12]\(5),
      R => '0'
    );
\bram_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => bram_reg(8),
      Q => \pattern_reg_reg[12]\(6),
      R => '0'
    );
\bram_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => bram_reg(9),
      Q => \pattern_reg_reg[12]\(7),
      R => '0'
    );
\read_counter_i_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => read_counter_i_reg(0),
      Q => read_counter_i_d1(0),
      R => pattern_rst_reg
    );
\read_counter_i_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => read_counter_i_reg(1),
      Q => \^q\(0),
      R => pattern_rst_reg
    );
\read_counter_i_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => read_counter_i_reg(2),
      Q => \^q\(1),
      R => pattern_rst_reg
    );
\read_counter_i_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => read_counter_i_reg(3),
      Q => \^q\(2),
      R => pattern_rst_reg
    );
\read_counter_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \read_counter_i_rep[0]_i_1__1_n_0\,
      Q => read_counter_i_reg(0),
      R => pattern_rst_reg
    );
\read_counter_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \read_counter_i_rep[1]_i_1__1_n_0\,
      Q => read_counter_i_reg(1),
      R => pattern_rst_reg
    );
\read_counter_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \read_counter_i_rep[2]_i_1__1_n_0\,
      Q => read_counter_i_reg(2),
      R => pattern_rst_reg
    );
\read_counter_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \read_counter_i_rep[3]_i_2__1_n_0\,
      Q => read_counter_i_reg(3),
      R => pattern_rst_reg
    );
\read_counter_i_reg_rep[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \read_counter_i_rep[0]_i_1__1_n_0\,
      Q => \^bram_reg_reg[12]_0\(0),
      R => pattern_rst_reg
    );
\read_counter_i_reg_rep[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \read_counter_i_rep[1]_i_1__1_n_0\,
      Q => \^bram_reg_reg[12]_0\(1),
      R => pattern_rst_reg
    );
\read_counter_i_reg_rep[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \read_counter_i_rep[2]_i_1__1_n_0\,
      Q => \^bram_reg_reg[12]_0\(2),
      R => pattern_rst_reg
    );
\read_counter_i_reg_rep[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \read_counter_i_rep[3]_i_2__1_n_0\,
      Q => \^bram_reg_reg[12]_0\(3),
      R => pattern_rst_reg
    );
\read_counter_i_rep[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => read_counter_i_reg(0),
      O => \read_counter_i_rep[0]_i_1__1_n_0\
    );
\read_counter_i_rep[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => read_counter_i_reg(1),
      I1 => read_counter_i_reg(0),
      O => \read_counter_i_rep[1]_i_1__1_n_0\
    );
\read_counter_i_rep[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => read_counter_i_reg(2),
      I1 => read_counter_i_reg(0),
      I2 => read_counter_i_reg(1),
      O => \read_counter_i_rep[2]_i_1__1_n_0\
    );
\read_counter_i_rep[3]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => read_counter_i_reg(3),
      I1 => read_counter_i_reg(1),
      I2 => read_counter_i_reg(0),
      I3 => read_counter_i_reg(2),
      O => \read_counter_i_rep[3]_i_2__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_bram_gen_37 is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \bram_reg_reg[12]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pattern_reg_reg[12]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    pattern_pause_reg : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    p_1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pattern_rst_reg : in STD_LOGIC;
    pattern_pause_reg_reg : in STD_LOGIC;
    GT0_TXUSRCLK_OUT : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_bram_gen_37 : entity is "bram_gen";
end gtx3g_bert_0_bram_gen_37;

architecture STRUCTURE of gtx3g_bert_0_bram_gen_37 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal bram_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^bram_reg_reg[12]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal read_counter_i_d1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \read_counter_i_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \read_counter_i_rep[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \read_counter_i_rep[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \read_counter_i_rep[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \read_counter_i_rep[3]_i_2__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bram_reg[11]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \bram_reg[12]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \bram_reg[1]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \bram_reg[9]_i_1\ : label is "soft_lutpair86";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \read_counter_i_reg_rep[0]\ : label is "no";
  attribute equivalent_register_removal of \read_counter_i_reg_rep[1]\ : label is "no";
  attribute equivalent_register_removal of \read_counter_i_reg_rep[2]\ : label is "no";
  attribute equivalent_register_removal of \read_counter_i_reg_rep[3]\ : label is "no";
  attribute SOFT_HLUTNM of \read_counter_i_rep[0]_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \read_counter_i_rep[1]_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \read_counter_i_rep[2]_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \read_counter_i_rep[3]_i_2__0\ : label is "soft_lutpair87";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  \bram_reg_reg[12]_0\(3 downto 0) <= \^bram_reg_reg[12]_0\(3 downto 0);
\bram_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => pattern_pause_reg,
      I4 => p_0_in(0),
      O => bram_reg(0)
    );
\bram_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(0),
      I1 => pattern_pause_reg,
      I2 => \^bram_reg_reg[12]_0\(1),
      O => bram_reg(10)
    );
\bram_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(1),
      I1 => pattern_pause_reg,
      I2 => \^bram_reg_reg[12]_0\(2),
      O => bram_reg(11)
    );
\bram_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(2),
      I1 => pattern_pause_reg,
      I2 => \^bram_reg_reg[12]_0\(3),
      O => bram_reg(12)
    );
\bram_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => p_1_in(0),
      I1 => read_counter_i_d1(0),
      I2 => pattern_pause_reg,
      I3 => p_0_in(0),
      I4 => \^bram_reg_reg[12]_0\(0),
      O => bram_reg(1)
    );
\bram_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999AFFFF999A0000"
    )
        port map (
      I0 => read_counter_i_d1(0),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => pattern_pause_reg,
      I5 => p_0_in(1),
      O => bram_reg(2)
    );
\bram_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC9AFFFFCC9A0000"
    )
        port map (
      I0 => read_counter_i_d1(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => pattern_pause_reg,
      I5 => p_0_in(2),
      O => bram_reg(3)
    );
\bram_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8FFFFABA80000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => read_counter_i_d1(0),
      I4 => pattern_pause_reg,
      I5 => p_0_in(3),
      O => bram_reg(4)
    );
\bram_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \^q\(2),
      I1 => read_counter_i_d1(0),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => pattern_pause_reg,
      I5 => p_0_in(4),
      O => bram_reg(7)
    );
\bram_reg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFF00010000"
    )
        port map (
      I0 => \^q\(2),
      I1 => read_counter_i_d1(0),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => pattern_pause_reg,
      I5 => p_0_in(5),
      O => bram_reg(8)
    );
\bram_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => read_counter_i_d1(0),
      I1 => pattern_pause_reg,
      I2 => \^bram_reg_reg[12]_0\(0),
      O => bram_reg(9)
    );
\bram_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => bram_reg(0),
      Q => \pattern_reg_reg[12]\(0),
      R => '0'
    );
\bram_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => bram_reg(10),
      Q => \pattern_reg_reg[12]\(8),
      R => '0'
    );
\bram_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => bram_reg(11),
      Q => \pattern_reg_reg[12]\(9),
      R => '0'
    );
\bram_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => bram_reg(12),
      Q => \pattern_reg_reg[12]\(10),
      R => '0'
    );
\bram_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => bram_reg(1),
      Q => \pattern_reg_reg[12]\(1),
      R => '0'
    );
\bram_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => bram_reg(2),
      Q => \pattern_reg_reg[12]\(2),
      R => '0'
    );
\bram_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => bram_reg(3),
      Q => \pattern_reg_reg[12]\(3),
      R => '0'
    );
\bram_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => bram_reg(4),
      Q => \pattern_reg_reg[12]\(4),
      R => '0'
    );
\bram_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => bram_reg(7),
      Q => \pattern_reg_reg[12]\(5),
      R => '0'
    );
\bram_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => bram_reg(8),
      Q => \pattern_reg_reg[12]\(6),
      R => '0'
    );
\bram_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => bram_reg(9),
      Q => \pattern_reg_reg[12]\(7),
      R => '0'
    );
\read_counter_i_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \read_counter_i_reg__0\(0),
      Q => read_counter_i_d1(0),
      R => pattern_rst_reg
    );
\read_counter_i_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \read_counter_i_reg__0\(1),
      Q => \^q\(0),
      R => pattern_rst_reg
    );
\read_counter_i_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \read_counter_i_reg__0\(2),
      Q => \^q\(1),
      R => pattern_rst_reg
    );
\read_counter_i_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \read_counter_i_reg__0\(3),
      Q => \^q\(2),
      R => pattern_rst_reg
    );
\read_counter_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \read_counter_i_rep[0]_i_1__0_n_0\,
      Q => \read_counter_i_reg__0\(0),
      R => pattern_rst_reg
    );
\read_counter_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \read_counter_i_rep[1]_i_1__0_n_0\,
      Q => \read_counter_i_reg__0\(1),
      R => pattern_rst_reg
    );
\read_counter_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \read_counter_i_rep[2]_i_1__0_n_0\,
      Q => \read_counter_i_reg__0\(2),
      R => pattern_rst_reg
    );
\read_counter_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \read_counter_i_rep[3]_i_2__0_n_0\,
      Q => \read_counter_i_reg__0\(3),
      R => pattern_rst_reg
    );
\read_counter_i_reg_rep[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \read_counter_i_rep[0]_i_1__0_n_0\,
      Q => \^bram_reg_reg[12]_0\(0),
      R => pattern_rst_reg
    );
\read_counter_i_reg_rep[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \read_counter_i_rep[1]_i_1__0_n_0\,
      Q => \^bram_reg_reg[12]_0\(1),
      R => pattern_rst_reg
    );
\read_counter_i_reg_rep[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \read_counter_i_rep[2]_i_1__0_n_0\,
      Q => \^bram_reg_reg[12]_0\(2),
      R => pattern_rst_reg
    );
\read_counter_i_reg_rep[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \read_counter_i_rep[3]_i_2__0_n_0\,
      Q => \^bram_reg_reg[12]_0\(3),
      R => pattern_rst_reg
    );
\read_counter_i_rep[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \read_counter_i_reg__0\(0),
      O => \read_counter_i_rep[0]_i_1__0_n_0\
    );
\read_counter_i_rep[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \read_counter_i_reg__0\(1),
      I1 => \read_counter_i_reg__0\(0),
      O => \read_counter_i_rep[1]_i_1__0_n_0\
    );
\read_counter_i_rep[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \read_counter_i_reg__0\(2),
      I1 => \read_counter_i_reg__0\(0),
      I2 => \read_counter_i_reg__0\(1),
      O => \read_counter_i_rep[2]_i_1__0_n_0\
    );
\read_counter_i_rep[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \read_counter_i_reg__0\(3),
      I1 => \read_counter_i_reg__0\(1),
      I2 => \read_counter_i_reg__0\(0),
      I3 => \read_counter_i_reg__0\(2),
      O => \read_counter_i_rep[3]_i_2__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_bram_gen_47 is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    pattern_pause_reg_reg : in STD_LOGIC;
    rx_fifo_rst : in STD_LOGIC;
    pattern_pause_reg_reg_0 : in STD_LOGIC;
    GT0_TXUSRCLK_OUT : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_bram_gen_47 : entity is "bram_gen";
end gtx3g_bert_0_bram_gen_47;

architecture STRUCTURE of gtx3g_bert_0_bram_gen_47 is
  signal bram_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal read_counter_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal read_counter_i_d1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \read_counter_i_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \read_counter_i_rep[0]_i_1_n_0\ : STD_LOGIC;
  signal \read_counter_i_rep[1]_i_1_n_0\ : STD_LOGIC;
  signal \read_counter_i_rep[2]_i_1_n_0\ : STD_LOGIC;
  signal \read_counter_i_rep[3]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bram_reg[0]_i_1__1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \bram_reg[11]_i_1__1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \bram_reg[12]_i_1__1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \bram_reg[1]_i_1__1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \bram_reg[1]_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \bram_reg[1]_i_3\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \bram_reg[2]_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \bram_reg[3]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \bram_reg[4]_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \bram_reg[7]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \bram_reg[8]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \bram_reg[9]_i_1__1\ : label is "soft_lutpair28";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \read_counter_i_reg_rep[0]\ : label is "no";
  attribute equivalent_register_removal of \read_counter_i_reg_rep[1]\ : label is "no";
  attribute equivalent_register_removal of \read_counter_i_reg_rep[2]\ : label is "no";
  attribute equivalent_register_removal of \read_counter_i_reg_rep[3]\ : label is "no";
  attribute SOFT_HLUTNM of \read_counter_i_rep[0]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \read_counter_i_rep[1]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \read_counter_i_rep[2]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \read_counter_i_rep[3]_i_2\ : label is "soft_lutpair31";
begin
\bram_reg[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => read_counter_i_d1(2),
      I1 => read_counter_i_d1(3),
      I2 => read_counter_i_d1(1),
      I3 => pattern_pause_reg_reg,
      I4 => p_0_in(0),
      O => bram_reg(0)
    );
\bram_reg[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => read_counter_i_d1(1),
      I1 => pattern_pause_reg_reg,
      I2 => read_counter_i(1),
      O => bram_reg(10)
    );
\bram_reg[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => read_counter_i_d1(2),
      I1 => pattern_pause_reg_reg,
      I2 => read_counter_i(2),
      O => bram_reg(11)
    );
\bram_reg[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => read_counter_i_d1(3),
      I1 => pattern_pause_reg_reg,
      I2 => read_counter_i(3),
      O => bram_reg(12)
    );
\bram_reg[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => p_1_in(0),
      I1 => read_counter_i_d1(0),
      I2 => pattern_pause_reg_reg,
      I3 => p_0_in(0),
      I4 => read_counter_i(0),
      O => bram_reg(1)
    );
\bram_reg[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => read_counter_i_d1(2),
      I1 => read_counter_i_d1(3),
      I2 => read_counter_i_d1(1),
      O => p_1_in(0)
    );
\bram_reg[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => read_counter_i(2),
      I1 => read_counter_i(3),
      I2 => read_counter_i(1),
      O => p_0_in(0)
    );
\bram_reg[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999AFFFF999A0000"
    )
        port map (
      I0 => read_counter_i_d1(0),
      I1 => read_counter_i_d1(1),
      I2 => read_counter_i_d1(3),
      I3 => read_counter_i_d1(2),
      I4 => pattern_pause_reg_reg,
      I5 => p_0_in(2),
      O => bram_reg(2)
    );
\bram_reg[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"999A"
    )
        port map (
      I0 => read_counter_i(0),
      I1 => read_counter_i(1),
      I2 => read_counter_i(3),
      I3 => read_counter_i(2),
      O => p_0_in(2)
    );
\bram_reg[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC9AFFFFCC9A0000"
    )
        port map (
      I0 => read_counter_i_d1(0),
      I1 => read_counter_i_d1(2),
      I2 => read_counter_i_d1(3),
      I3 => read_counter_i_d1(1),
      I4 => pattern_pause_reg_reg,
      I5 => p_0_in(3),
      O => bram_reg(3)
    );
\bram_reg[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC9A"
    )
        port map (
      I0 => read_counter_i(0),
      I1 => read_counter_i(2),
      I2 => read_counter_i(3),
      I3 => read_counter_i(1),
      O => p_0_in(3)
    );
\bram_reg[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8FFFFABA80000"
    )
        port map (
      I0 => read_counter_i_d1(3),
      I1 => read_counter_i_d1(2),
      I2 => read_counter_i_d1(1),
      I3 => read_counter_i_d1(0),
      I4 => pattern_pause_reg_reg,
      I5 => p_0_in(4),
      O => bram_reg(4)
    );
\bram_reg[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => read_counter_i(3),
      I1 => read_counter_i(2),
      I2 => read_counter_i(1),
      I3 => read_counter_i(0),
      O => p_0_in(4)
    );
\bram_reg[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => read_counter_i_d1(3),
      I1 => read_counter_i_d1(0),
      I2 => read_counter_i_d1(1),
      I3 => read_counter_i_d1(2),
      I4 => pattern_pause_reg_reg,
      I5 => p_0_in(7),
      O => bram_reg(7)
    );
\bram_reg[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => read_counter_i(3),
      I1 => read_counter_i(0),
      I2 => read_counter_i(1),
      I3 => read_counter_i(2),
      O => p_0_in(7)
    );
\bram_reg[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFF00010000"
    )
        port map (
      I0 => read_counter_i_d1(3),
      I1 => read_counter_i_d1(0),
      I2 => read_counter_i_d1(1),
      I3 => read_counter_i_d1(2),
      I4 => pattern_pause_reg_reg,
      I5 => p_0_in(8),
      O => bram_reg(8)
    );
\bram_reg[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => read_counter_i(3),
      I1 => read_counter_i(0),
      I2 => read_counter_i(1),
      I3 => read_counter_i(2),
      O => p_0_in(8)
    );
\bram_reg[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => read_counter_i_d1(0),
      I1 => pattern_pause_reg_reg,
      I2 => read_counter_i(0),
      O => bram_reg(9)
    );
\bram_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => bram_reg(0),
      Q => Q(0),
      R => '0'
    );
\bram_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => bram_reg(10),
      Q => Q(8),
      R => '0'
    );
\bram_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => bram_reg(11),
      Q => Q(9),
      R => '0'
    );
\bram_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => bram_reg(12),
      Q => Q(10),
      R => '0'
    );
\bram_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => bram_reg(1),
      Q => Q(1),
      R => '0'
    );
\bram_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => bram_reg(2),
      Q => Q(2),
      R => '0'
    );
\bram_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => bram_reg(3),
      Q => Q(3),
      R => '0'
    );
\bram_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => bram_reg(4),
      Q => Q(4),
      R => '0'
    );
\bram_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => bram_reg(7),
      Q => Q(5),
      R => '0'
    );
\bram_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => bram_reg(8),
      Q => Q(6),
      R => '0'
    );
\bram_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => bram_reg(9),
      Q => Q(7),
      R => '0'
    );
\read_counter_i_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \read_counter_i_reg__0\(0),
      Q => read_counter_i_d1(0),
      R => rx_fifo_rst
    );
\read_counter_i_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \read_counter_i_reg__0\(1),
      Q => read_counter_i_d1(1),
      R => rx_fifo_rst
    );
\read_counter_i_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \read_counter_i_reg__0\(2),
      Q => read_counter_i_d1(2),
      R => rx_fifo_rst
    );
\read_counter_i_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \read_counter_i_reg__0\(3),
      Q => read_counter_i_d1(3),
      R => rx_fifo_rst
    );
\read_counter_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg_0,
      D => \read_counter_i_rep[0]_i_1_n_0\,
      Q => \read_counter_i_reg__0\(0),
      R => rx_fifo_rst
    );
\read_counter_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg_0,
      D => \read_counter_i_rep[1]_i_1_n_0\,
      Q => \read_counter_i_reg__0\(1),
      R => rx_fifo_rst
    );
\read_counter_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg_0,
      D => \read_counter_i_rep[2]_i_1_n_0\,
      Q => \read_counter_i_reg__0\(2),
      R => rx_fifo_rst
    );
\read_counter_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg_0,
      D => \read_counter_i_rep[3]_i_2_n_0\,
      Q => \read_counter_i_reg__0\(3),
      R => rx_fifo_rst
    );
\read_counter_i_reg_rep[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg_0,
      D => \read_counter_i_rep[0]_i_1_n_0\,
      Q => read_counter_i(0),
      R => rx_fifo_rst
    );
\read_counter_i_reg_rep[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg_0,
      D => \read_counter_i_rep[1]_i_1_n_0\,
      Q => read_counter_i(1),
      R => rx_fifo_rst
    );
\read_counter_i_reg_rep[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg_0,
      D => \read_counter_i_rep[2]_i_1_n_0\,
      Q => read_counter_i(2),
      R => rx_fifo_rst
    );
\read_counter_i_reg_rep[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg_0,
      D => \read_counter_i_rep[3]_i_2_n_0\,
      Q => read_counter_i(3),
      R => rx_fifo_rst
    );
\read_counter_i_rep[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \read_counter_i_reg__0\(0),
      O => \read_counter_i_rep[0]_i_1_n_0\
    );
\read_counter_i_rep[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \read_counter_i_reg__0\(1),
      I1 => \read_counter_i_reg__0\(0),
      O => \read_counter_i_rep[1]_i_1_n_0\
    );
\read_counter_i_rep[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \read_counter_i_reg__0\(2),
      I1 => \read_counter_i_reg__0\(0),
      I2 => \read_counter_i_reg__0\(1),
      O => \read_counter_i_rep[2]_i_1_n_0\
    );
\read_counter_i_rep[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \read_counter_i_reg__0\(3),
      I1 => \read_counter_i_reg__0\(1),
      I2 => \read_counter_i_reg__0\(0),
      I3 => \read_counter_i_reg__0\(2),
      O => \read_counter_i_rep[3]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_error_insertion is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    GT0_TXUSRCLK_OUT : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \txctrl_reg_reg[0]\ : in STD_LOGIC;
    \bit_pointer_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    TEST_RESET : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    word_cnt_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    error_insertion_rst_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_error_insertion : entity is "error_insertion";
end gtx3g_bert_0_error_insertion;

architecture STRUCTURE of gtx3g_bert_0_error_insertion is
  signal error_insert : STD_LOGIC;
  signal \error_insert_reg_i_10__0_n_0\ : STD_LOGIC;
  signal \error_insert_reg_i_11__0_n_0\ : STD_LOGIC;
  signal \error_insert_reg_i_12__0_n_0\ : STD_LOGIC;
  signal \error_insert_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \error_insert_reg_i_2__0_n_0\ : STD_LOGIC;
  signal \error_insert_reg_i_3__0_n_0\ : STD_LOGIC;
  signal \error_insert_reg_i_4__0_n_0\ : STD_LOGIC;
  signal \error_insert_reg_i_5__0_n_0\ : STD_LOGIC;
  signal \error_insert_reg_i_6__0_n_0\ : STD_LOGIC;
  signal \error_insert_reg_i_7__0_n_0\ : STD_LOGIC;
  signal \error_insert_reg_i_8__0_n_0\ : STD_LOGIC;
  signal \error_insert_reg_i_9__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \error_insert_reg_i_10__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \error_insert_reg_i_12__0\ : label is "soft_lutpair141";
begin
\TX_DATA_OUT[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA6AA"
    )
        port map (
      I0 => Q(0),
      I1 => error_insert,
      I2 => \txctrl_reg_reg[0]\,
      I3 => \bit_pointer_reg[15]\(0),
      I4 => TEST_RESET,
      I5 => \out\,
      O => D(0)
    );
\TX_DATA_OUT[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA6AA"
    )
        port map (
      I0 => Q(10),
      I1 => error_insert,
      I2 => \txctrl_reg_reg[0]\,
      I3 => \bit_pointer_reg[15]\(10),
      I4 => TEST_RESET,
      I5 => \out\,
      O => D(10)
    );
\TX_DATA_OUT[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA6AA"
    )
        port map (
      I0 => Q(11),
      I1 => error_insert,
      I2 => \txctrl_reg_reg[0]\,
      I3 => \bit_pointer_reg[15]\(11),
      I4 => TEST_RESET,
      I5 => \out\,
      O => D(11)
    );
\TX_DATA_OUT[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA6AA"
    )
        port map (
      I0 => Q(12),
      I1 => error_insert,
      I2 => \txctrl_reg_reg[0]\,
      I3 => \bit_pointer_reg[15]\(12),
      I4 => TEST_RESET,
      I5 => \out\,
      O => D(12)
    );
\TX_DATA_OUT[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA6AA"
    )
        port map (
      I0 => Q(13),
      I1 => error_insert,
      I2 => \txctrl_reg_reg[0]\,
      I3 => \bit_pointer_reg[15]\(13),
      I4 => TEST_RESET,
      I5 => \out\,
      O => D(13)
    );
\TX_DATA_OUT[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA6AA"
    )
        port map (
      I0 => Q(14),
      I1 => error_insert,
      I2 => \txctrl_reg_reg[0]\,
      I3 => \bit_pointer_reg[15]\(14),
      I4 => TEST_RESET,
      I5 => \out\,
      O => D(14)
    );
\TX_DATA_OUT[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA6AA"
    )
        port map (
      I0 => Q(15),
      I1 => error_insert,
      I2 => \txctrl_reg_reg[0]\,
      I3 => \bit_pointer_reg[15]\(15),
      I4 => TEST_RESET,
      I5 => \out\,
      O => D(15)
    );
\TX_DATA_OUT[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA6AA"
    )
        port map (
      I0 => Q(1),
      I1 => error_insert,
      I2 => \txctrl_reg_reg[0]\,
      I3 => \bit_pointer_reg[15]\(1),
      I4 => TEST_RESET,
      I5 => \out\,
      O => D(1)
    );
\TX_DATA_OUT[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA6AA"
    )
        port map (
      I0 => Q(2),
      I1 => error_insert,
      I2 => \txctrl_reg_reg[0]\,
      I3 => \bit_pointer_reg[15]\(2),
      I4 => TEST_RESET,
      I5 => \out\,
      O => D(2)
    );
\TX_DATA_OUT[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA6AA"
    )
        port map (
      I0 => Q(3),
      I1 => error_insert,
      I2 => \txctrl_reg_reg[0]\,
      I3 => \bit_pointer_reg[15]\(3),
      I4 => TEST_RESET,
      I5 => \out\,
      O => D(3)
    );
\TX_DATA_OUT[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA6AA"
    )
        port map (
      I0 => Q(4),
      I1 => error_insert,
      I2 => \txctrl_reg_reg[0]\,
      I3 => \bit_pointer_reg[15]\(4),
      I4 => TEST_RESET,
      I5 => \out\,
      O => D(4)
    );
\TX_DATA_OUT[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA6AA"
    )
        port map (
      I0 => Q(5),
      I1 => error_insert,
      I2 => \txctrl_reg_reg[0]\,
      I3 => \bit_pointer_reg[15]\(5),
      I4 => TEST_RESET,
      I5 => \out\,
      O => D(5)
    );
\TX_DATA_OUT[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA6AA"
    )
        port map (
      I0 => Q(6),
      I1 => error_insert,
      I2 => \txctrl_reg_reg[0]\,
      I3 => \bit_pointer_reg[15]\(6),
      I4 => TEST_RESET,
      I5 => \out\,
      O => D(6)
    );
\TX_DATA_OUT[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA6AA"
    )
        port map (
      I0 => Q(7),
      I1 => error_insert,
      I2 => \txctrl_reg_reg[0]\,
      I3 => \bit_pointer_reg[15]\(7),
      I4 => TEST_RESET,
      I5 => \out\,
      O => D(7)
    );
\TX_DATA_OUT[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA6AA"
    )
        port map (
      I0 => Q(8),
      I1 => error_insert,
      I2 => \txctrl_reg_reg[0]\,
      I3 => \bit_pointer_reg[15]\(8),
      I4 => TEST_RESET,
      I5 => \out\,
      O => D(8)
    );
\TX_DATA_OUT[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA6AA"
    )
        port map (
      I0 => Q(9),
      I1 => error_insert,
      I2 => \txctrl_reg_reg[0]\,
      I3 => \bit_pointer_reg[15]\(9),
      I4 => TEST_RESET,
      I5 => \out\,
      O => D(9)
    );
\error_insert_reg_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => word_cnt_reg(3),
      I1 => word_cnt_reg(9),
      I2 => word_cnt_reg(0),
      I3 => word_cnt_reg(7),
      O => \error_insert_reg_i_10__0_n_0\
    );
\error_insert_reg_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => word_cnt_reg(12),
      I1 => word_cnt_reg(10),
      I2 => word_cnt_reg(2),
      I3 => word_cnt_reg(5),
      O => \error_insert_reg_i_11__0_n_0\
    );
\error_insert_reg_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => word_cnt_reg(1),
      I1 => word_cnt_reg(9),
      I2 => word_cnt_reg(3),
      I3 => word_cnt_reg(0),
      O => \error_insert_reg_i_12__0_n_0\
    );
\error_insert_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001010100"
    )
        port map (
      I0 => \error_insert_reg_i_2__0_n_0\,
      I1 => \error_insert_reg_i_3__0_n_0\,
      I2 => \error_insert_reg_i_4__0_n_0\,
      I3 => \error_insert_reg_i_5__0_n_0\,
      I4 => \error_insert_reg_i_6__0_n_0\,
      I5 => error_insertion_rst_reg,
      O => \error_insert_reg_i_1__0_n_0\
    );
\error_insert_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFBFFFF"
    )
        port map (
      I0 => word_cnt_reg(18),
      I1 => word_cnt_reg(14),
      I2 => word_cnt_reg(29),
      I3 => word_cnt_reg(12),
      I4 => word_cnt_reg(13),
      I5 => word_cnt_reg(15),
      O => \error_insert_reg_i_2__0_n_0\
    );
\error_insert_reg_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => word_cnt_reg(28),
      I1 => word_cnt_reg(17),
      I2 => word_cnt_reg(19),
      I3 => word_cnt_reg(31),
      I4 => \error_insert_reg_i_7__0_n_0\,
      O => \error_insert_reg_i_3__0_n_0\
    );
\error_insert_reg_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => word_cnt_reg(26),
      I1 => word_cnt_reg(22),
      I2 => word_cnt_reg(23),
      I3 => word_cnt_reg(21),
      I4 => \error_insert_reg_i_8__0_n_0\,
      O => \error_insert_reg_i_4__0_n_0\
    );
\error_insert_reg_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => word_cnt_reg(12),
      I1 => word_cnt_reg(10),
      I2 => word_cnt_reg(2),
      I3 => \error_insert_reg_i_9__0_n_0\,
      I4 => \error_insert_reg_i_10__0_n_0\,
      O => \error_insert_reg_i_5__0_n_0\
    );
\error_insert_reg_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => word_cnt_reg(7),
      I1 => word_cnt_reg(4),
      I2 => word_cnt_reg(8),
      I3 => \error_insert_reg_i_11__0_n_0\,
      I4 => \error_insert_reg_i_12__0_n_0\,
      O => \error_insert_reg_i_6__0_n_0\
    );
\error_insert_reg_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => word_cnt_reg(25),
      I1 => word_cnt_reg(24),
      I2 => word_cnt_reg(27),
      I3 => word_cnt_reg(30),
      O => \error_insert_reg_i_7__0_n_0\
    );
\error_insert_reg_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => word_cnt_reg(6),
      I1 => word_cnt_reg(20),
      I2 => word_cnt_reg(11),
      I3 => word_cnt_reg(16),
      O => \error_insert_reg_i_8__0_n_0\
    );
\error_insert_reg_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => word_cnt_reg(5),
      I1 => word_cnt_reg(1),
      I2 => word_cnt_reg(4),
      I3 => word_cnt_reg(8),
      O => \error_insert_reg_i_9__0_n_0\
    );
error_insert_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \error_insert_reg_i_1__0_n_0\,
      Q => error_insert,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_error_insertion_34 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    GT0_TXUSRCLK_OUT : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \txctrl_reg_reg[0]\ : in STD_LOGIC;
    \bit_pointer_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    TEST_RESET : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    word_cnt_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    error_insertion_rst_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_error_insertion_34 : entity is "error_insertion";
end gtx3g_bert_0_error_insertion_34;

architecture STRUCTURE of gtx3g_bert_0_error_insertion_34 is
  signal error_insert : STD_LOGIC;
  signal error_insert_reg_i_10_n_0 : STD_LOGIC;
  signal error_insert_reg_i_11_n_0 : STD_LOGIC;
  signal error_insert_reg_i_12_n_0 : STD_LOGIC;
  signal error_insert_reg_i_1_n_0 : STD_LOGIC;
  signal error_insert_reg_i_2_n_0 : STD_LOGIC;
  signal error_insert_reg_i_3_n_0 : STD_LOGIC;
  signal error_insert_reg_i_4_n_0 : STD_LOGIC;
  signal error_insert_reg_i_5_n_0 : STD_LOGIC;
  signal error_insert_reg_i_6_n_0 : STD_LOGIC;
  signal error_insert_reg_i_7_n_0 : STD_LOGIC;
  signal error_insert_reg_i_8_n_0 : STD_LOGIC;
  signal error_insert_reg_i_9_n_0 : STD_LOGIC;
begin
\TX_DATA_OUT[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA6AA"
    )
        port map (
      I0 => Q(0),
      I1 => error_insert,
      I2 => \txctrl_reg_reg[0]\,
      I3 => \bit_pointer_reg[15]\(0),
      I4 => TEST_RESET,
      I5 => \out\,
      O => D(0)
    );
\TX_DATA_OUT[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA6AA"
    )
        port map (
      I0 => Q(10),
      I1 => error_insert,
      I2 => \txctrl_reg_reg[0]\,
      I3 => \bit_pointer_reg[15]\(10),
      I4 => TEST_RESET,
      I5 => \out\,
      O => D(10)
    );
\TX_DATA_OUT[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA6AA"
    )
        port map (
      I0 => Q(11),
      I1 => error_insert,
      I2 => \txctrl_reg_reg[0]\,
      I3 => \bit_pointer_reg[15]\(11),
      I4 => TEST_RESET,
      I5 => \out\,
      O => D(11)
    );
\TX_DATA_OUT[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA6AA"
    )
        port map (
      I0 => Q(12),
      I1 => error_insert,
      I2 => \txctrl_reg_reg[0]\,
      I3 => \bit_pointer_reg[15]\(12),
      I4 => TEST_RESET,
      I5 => \out\,
      O => D(12)
    );
\TX_DATA_OUT[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA6AA"
    )
        port map (
      I0 => Q(13),
      I1 => error_insert,
      I2 => \txctrl_reg_reg[0]\,
      I3 => \bit_pointer_reg[15]\(13),
      I4 => TEST_RESET,
      I5 => \out\,
      O => D(13)
    );
\TX_DATA_OUT[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA6AA"
    )
        port map (
      I0 => Q(14),
      I1 => error_insert,
      I2 => \txctrl_reg_reg[0]\,
      I3 => \bit_pointer_reg[15]\(14),
      I4 => TEST_RESET,
      I5 => \out\,
      O => D(14)
    );
\TX_DATA_OUT[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA6AA"
    )
        port map (
      I0 => Q(15),
      I1 => error_insert,
      I2 => \txctrl_reg_reg[0]\,
      I3 => \bit_pointer_reg[15]\(15),
      I4 => TEST_RESET,
      I5 => \out\,
      O => D(15)
    );
\TX_DATA_OUT[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA6AA"
    )
        port map (
      I0 => Q(1),
      I1 => error_insert,
      I2 => \txctrl_reg_reg[0]\,
      I3 => \bit_pointer_reg[15]\(1),
      I4 => TEST_RESET,
      I5 => \out\,
      O => D(1)
    );
\TX_DATA_OUT[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA6AA"
    )
        port map (
      I0 => Q(2),
      I1 => error_insert,
      I2 => \txctrl_reg_reg[0]\,
      I3 => \bit_pointer_reg[15]\(2),
      I4 => TEST_RESET,
      I5 => \out\,
      O => D(2)
    );
\TX_DATA_OUT[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA6AA"
    )
        port map (
      I0 => Q(3),
      I1 => error_insert,
      I2 => \txctrl_reg_reg[0]\,
      I3 => \bit_pointer_reg[15]\(3),
      I4 => TEST_RESET,
      I5 => \out\,
      O => D(3)
    );
\TX_DATA_OUT[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA6AA"
    )
        port map (
      I0 => Q(4),
      I1 => error_insert,
      I2 => \txctrl_reg_reg[0]\,
      I3 => \bit_pointer_reg[15]\(4),
      I4 => TEST_RESET,
      I5 => \out\,
      O => D(4)
    );
\TX_DATA_OUT[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA6AA"
    )
        port map (
      I0 => Q(5),
      I1 => error_insert,
      I2 => \txctrl_reg_reg[0]\,
      I3 => \bit_pointer_reg[15]\(5),
      I4 => TEST_RESET,
      I5 => \out\,
      O => D(5)
    );
\TX_DATA_OUT[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA6AA"
    )
        port map (
      I0 => Q(6),
      I1 => error_insert,
      I2 => \txctrl_reg_reg[0]\,
      I3 => \bit_pointer_reg[15]\(6),
      I4 => TEST_RESET,
      I5 => \out\,
      O => D(6)
    );
\TX_DATA_OUT[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA6AA"
    )
        port map (
      I0 => Q(7),
      I1 => error_insert,
      I2 => \txctrl_reg_reg[0]\,
      I3 => \bit_pointer_reg[15]\(7),
      I4 => TEST_RESET,
      I5 => \out\,
      O => D(7)
    );
\TX_DATA_OUT[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA6AA"
    )
        port map (
      I0 => Q(8),
      I1 => error_insert,
      I2 => \txctrl_reg_reg[0]\,
      I3 => \bit_pointer_reg[15]\(8),
      I4 => TEST_RESET,
      I5 => \out\,
      O => D(8)
    );
\TX_DATA_OUT[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA6AA"
    )
        port map (
      I0 => Q(9),
      I1 => error_insert,
      I2 => \txctrl_reg_reg[0]\,
      I3 => \bit_pointer_reg[15]\(9),
      I4 => TEST_RESET,
      I5 => \out\,
      O => D(9)
    );
error_insert_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001010100"
    )
        port map (
      I0 => error_insert_reg_i_2_n_0,
      I1 => error_insert_reg_i_3_n_0,
      I2 => error_insert_reg_i_4_n_0,
      I3 => error_insert_reg_i_5_n_0,
      I4 => error_insert_reg_i_6_n_0,
      I5 => error_insertion_rst_reg,
      O => error_insert_reg_i_1_n_0
    );
error_insert_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => word_cnt_reg(4),
      I1 => word_cnt_reg(10),
      I2 => word_cnt_reg(1),
      I3 => word_cnt_reg(2),
      O => error_insert_reg_i_10_n_0
    );
error_insert_reg_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => word_cnt_reg(0),
      I1 => word_cnt_reg(8),
      I2 => word_cnt_reg(5),
      I3 => word_cnt_reg(3),
      O => error_insert_reg_i_11_n_0
    );
error_insert_reg_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => word_cnt_reg(7),
      I1 => word_cnt_reg(12),
      I2 => word_cnt_reg(4),
      I3 => word_cnt_reg(1),
      O => error_insert_reg_i_12_n_0
    );
error_insert_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFBFFFF"
    )
        port map (
      I0 => word_cnt_reg(18),
      I1 => word_cnt_reg(14),
      I2 => word_cnt_reg(29),
      I3 => word_cnt_reg(12),
      I4 => word_cnt_reg(13),
      I5 => word_cnt_reg(15),
      O => error_insert_reg_i_2_n_0
    );
error_insert_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => word_cnt_reg(28),
      I1 => word_cnt_reg(17),
      I2 => word_cnt_reg(19),
      I3 => word_cnt_reg(31),
      I4 => error_insert_reg_i_7_n_0,
      O => error_insert_reg_i_3_n_0
    );
error_insert_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => word_cnt_reg(26),
      I1 => word_cnt_reg(22),
      I2 => word_cnt_reg(23),
      I3 => word_cnt_reg(21),
      I4 => error_insert_reg_i_8_n_0,
      O => error_insert_reg_i_4_n_0
    );
error_insert_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => word_cnt_reg(5),
      I1 => word_cnt_reg(8),
      I2 => word_cnt_reg(0),
      I3 => error_insert_reg_i_9_n_0,
      I4 => error_insert_reg_i_10_n_0,
      O => error_insert_reg_i_5_n_0
    );
error_insert_reg_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => word_cnt_reg(9),
      I1 => word_cnt_reg(2),
      I2 => word_cnt_reg(10),
      I3 => error_insert_reg_i_11_n_0,
      I4 => error_insert_reg_i_12_n_0,
      O => error_insert_reg_i_6_n_0
    );
error_insert_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => word_cnt_reg(25),
      I1 => word_cnt_reg(24),
      I2 => word_cnt_reg(27),
      I3 => word_cnt_reg(30),
      O => error_insert_reg_i_7_n_0
    );
error_insert_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => word_cnt_reg(6),
      I1 => word_cnt_reg(20),
      I2 => word_cnt_reg(11),
      I3 => word_cnt_reg(16),
      O => error_insert_reg_i_8_n_0
    );
error_insert_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => word_cnt_reg(3),
      I1 => word_cnt_reg(12),
      I2 => word_cnt_reg(9),
      I3 => word_cnt_reg(7),
      O => error_insert_reg_i_9_n_0
    );
error_insert_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => error_insert_reg_i_1_n_0,
      Q => error_insert,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_gtx3g_GT is
  port (
    gt0_drprdy_out : out STD_LOGIC;
    gt0_eyescandataerror_out : out STD_LOGIC;
    gt0_gtxtxn_out : out STD_LOGIC;
    gt0_gtxtxp_out : out STD_LOGIC;
    gt0_rxbyteisaligned_out : out STD_LOGIC;
    gt0_rxbyterealign_out : out STD_LOGIC;
    gt0_rxcommadet_out : out STD_LOGIC;
    gt0_rxoutclkfabric_out : out STD_LOGIC;
    gt0_rxprbserr_out : out STD_LOGIC;
    gt0_rxratedone_out : out STD_LOGIC;
    gt0_rxresetdone_out : out STD_LOGIC;
    U0_TXDLYSRESETDONE : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_txoutclk_out : out STD_LOGIC;
    gt0_txoutclkfabric_out : out STD_LOGIC;
    gt0_txoutclkpcs_out : out STD_LOGIC;
    U0_TXPHALIGNDONE : out STD_LOGIC_VECTOR ( 0 to 0 );
    U0_TXPHINITDONE : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_txresetdone_out : out STD_LOGIC;
    gt0_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxdata_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt0_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt0_rxchariscomma_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxcharisk_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxdisperr_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxnotintable_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_drpclk_in : in STD_LOGIC;
    gt0_drpen_in : in STD_LOGIC;
    gt0_drpwe_in : in STD_LOGIC;
    gt0_eyescanreset_in : in STD_LOGIC;
    gt0_eyescantrigger_in : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_gttxreset_in : in STD_LOGIC;
    gt0_gtxrxn_in : in STD_LOGIC;
    gt0_gtxrxp_in : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    gt0_rxbufreset_in : in STD_LOGIC;
    gt0_rxcdrhold_in : in STD_LOGIC;
    gt0_rxdfelpmreset_in : in STD_LOGIC;
    gt0_rxlpmen_in : in STD_LOGIC;
    gt0_rxmcommaalignen_in : in STD_LOGIC;
    gt0_rxpcommaalignen_in : in STD_LOGIC;
    gt0_rxpcsreset_in : in STD_LOGIC;
    gt0_rxpmareset_in : in STD_LOGIC;
    gt0_rxpolarity_in : in STD_LOGIC;
    gt0_rxprbscntreset_in : in STD_LOGIC;
    gt0_rxuserrdy_in : in STD_LOGIC;
    gt0_rxusrclk_in : in STD_LOGIC;
    gt0_rxusrclk2_in : in STD_LOGIC;
    gt0_txdlyen_in : in STD_LOGIC;
    U0_TXDLYSRESET : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_txelecidle_in : in STD_LOGIC;
    gt0_txpcsreset_in : in STD_LOGIC;
    U0_TXPHALIGN : in STD_LOGIC_VECTOR ( 0 to 0 );
    U0_TXPHINIT : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_txpmareset_in : in STD_LOGIC;
    gt0_txpolarity_in : in STD_LOGIC;
    gt0_txprbsforceerr_in : in STD_LOGIC;
    gt0_txuserrdy_in : in STD_LOGIC;
    gt0_txusrclk_in : in STD_LOGIC;
    gt0_txusrclk2_in : in STD_LOGIC;
    gt0_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt0_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt0_txdata_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_tx8b10bbypass_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_txcharisk_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_gtx3g_GT : entity is "gtx3g_GT";
end gtx3g_bert_0_gtx3g_GT;

architecture STRUCTURE of gtx3g_bert_0_gtx3g_GT is
  signal gtxe2_i_n_23 : STD_LOGIC;
  signal NLW_gtxe2_i_CPLLFBCLKLOST_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_CPLLLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_CPLLREFCLKLOST_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDATAVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_gtxe2_i_RXCHARISK_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_gtxe2_i_RXCHBONDO_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 16 );
  signal NLW_gtxe2_i_RXDISPERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_gtxe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_TSTOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_gtxe2_i_TXBUFSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gtxe2_i : label is "PRIMITIVE";
begin
gtxe2_i: unisim.vcomponents.GTXE2_CHANNEL
    generic map(
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"0001111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0101111100",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0100000000",
      CHAN_BOND_SEQ_2_2 => B"0100000000",
      CHAN_BOND_SEQ_2_3 => B"0100000000",
      CHAN_BOND_SEQ_2_4 => B"0100000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "TRUE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 13,
      CLK_COR_MIN_LAT => 11,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100011100",
      CLK_COR_SEQ_1_2 => B"0100000000",
      CLK_COR_SEQ_1_3 => B"0100000000",
      CLK_COR_SEQ_1_4 => B"0100000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0100000000",
      CLK_COR_SEQ_2_2 => B"0100000000",
      CLK_COR_SEQ_2_3 => B"0100000000",
      CLK_COR_SEQ_2_4 => B"0100000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG => X"BC07DC",
      CPLL_FBDIV => 4,
      CPLL_FBDIV_45 => 5,
      CPLL_INIT_CFG => X"00001E",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "TRUE",
      DMONITOR_CFG => X"000A00",
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "TRUE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"000",
      IS_CPLLLOCKDETCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000002",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_RSV => X"00018480",
      PMA_RSV2 => X"2050",
      PMA_RSV3 => B"00",
      PMA_RSV4 => X"00000000",
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FULL",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"03000023FF10200020",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDFELPMRESET_TIME => B"0001111",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_HF_CFG => B"00000011110000",
      RXLPM_LF_CFG => B"00000011110000",
      RXOOB_CFG => B"0000110",
      RXOUT_DIV => 2,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"000000",
      RXPH_MONITOR_SEL => B"00000",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RX_BIAS_CFG => B"000000000100",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 6,
      RX_CLKMUX_PD => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"010",
      RX_DATA_WIDTH => 20,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFE_GAIN_CFG => X"020FEA",
      RX_DFE_H2_CFG => B"000000000000",
      RX_DFE_H3_CFG => B"000001000000",
      RX_DFE_H4_CFG => B"00011110000",
      RX_DFE_H5_CFG => B"00011100000",
      RX_DFE_KL_CFG => B"0000011111110",
      RX_DFE_KL_CFG2 => X"301148AC",
      RX_DFE_LPM_CFG => X"0904",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DFE_UT_CFG => B"10001111000000000",
      RX_DFE_VP_CFG => B"00011111100000011",
      RX_DFE_XYD_CFG => B"0000000000000",
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_INT_DATAWIDTH => 0,
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"0101",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_CPLLREFCLK_SEL => B"001",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "4.0",
      TERM_RCAL_CFG => B"10000",
      TERM_RCAL_OVRD => '0',
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "FALSE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 2,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPMARESET_TIME => B"00001",
      TX_CLK25_DIV => 6,
      TX_CLKMUX_PD => '1',
      TX_DATA_WIDTH => 20,
      TX_DEEMPH0 => B"00000",
      TX_DEEMPH1 => B"00000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_INT_DATAWIDTH => 0,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PREDRIVER_MODE => '0',
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXUSR",
      UCODEER_CLR => '0'
    )
        port map (
      CFGRESET => '0',
      CLKRSVD(3 downto 0) => B"0000",
      CPLLFBCLKLOST => NLW_gtxe2_i_CPLLFBCLKLOST_UNCONNECTED,
      CPLLLOCK => NLW_gtxe2_i_CPLLLOCK_UNCONNECTED,
      CPLLLOCKDETCLK => '0',
      CPLLLOCKEN => '1',
      CPLLPD => '1',
      CPLLREFCLKLOST => NLW_gtxe2_i_CPLLREFCLKLOST_UNCONNECTED,
      CPLLREFCLKSEL(2 downto 0) => B"001",
      CPLLRESET => '0',
      DMONITOROUT(7 downto 0) => gt0_dmonitorout_out(7 downto 0),
      DRPADDR(8 downto 0) => gt0_drpaddr_in(8 downto 0),
      DRPCLK => gt0_drpclk_in,
      DRPDI(15 downto 0) => gt0_drpdi_in(15 downto 0),
      DRPDO(15 downto 0) => gt0_drpdo_out(15 downto 0),
      DRPEN => gt0_drpen_in,
      DRPRDY => gt0_drprdy_out,
      DRPWE => gt0_drpwe_in,
      EYESCANDATAERROR => gt0_eyescandataerror_out,
      EYESCANMODE => '0',
      EYESCANRESET => gt0_eyescanreset_in,
      EYESCANTRIGGER => gt0_eyescantrigger_in,
      GTGREFCLK => '0',
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => '0',
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED,
      GTRESETSEL => '0',
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => SR(0),
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => gt0_gttxreset_in,
      GTXRXN => gt0_gtxrxn_in,
      GTXRXP => gt0_gtxrxp_in,
      GTXTXN => gt0_gtxtxn_out,
      GTXTXP => gt0_gtxtxp_out,
      LOOPBACK(2 downto 0) => gt0_loopback_in(2 downto 0),
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDIN2(4 downto 0) => B"00000",
      PCSRSVDOUT(15 downto 0) => NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gtxe2_i_PHYSTATUS_UNCONNECTED,
      PMARSVDIN(4 downto 0) => B"00000",
      PMARSVDIN2(4 downto 0) => B"00000",
      QPLLCLK => gt0_qplloutclk_in,
      QPLLREFCLK => gt0_qplloutrefclk_in,
      RESETOVRD => '0',
      RX8B10BEN => '1',
      RXBUFRESET => gt0_rxbufreset_in,
      RXBUFSTATUS(2 downto 0) => gt0_rxbufstatus_out(2 downto 0),
      RXBYTEISALIGNED => gt0_rxbyteisaligned_out,
      RXBYTEREALIGN => gt0_rxbyterealign_out,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => gt0_rxcdrhold_in,
      RXCDRLOCK => NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED,
      RXCDROVRDEN => '0',
      RXCDRRESET => '0',
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED,
      RXCHANISALIGNED => NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED,
      RXCHANREALIGN => NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED,
      RXCHARISCOMMA(7 downto 2) => NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED(7 downto 2),
      RXCHARISCOMMA(1 downto 0) => gt0_rxchariscomma_out(1 downto 0),
      RXCHARISK(7 downto 2) => NLW_gtxe2_i_RXCHARISK_UNCONNECTED(7 downto 2),
      RXCHARISK(1 downto 0) => gt0_rxcharisk_out(1 downto 0),
      RXCHBONDEN => '0',
      RXCHBONDI(4 downto 0) => B"00000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(4 downto 0) => NLW_gtxe2_i_RXCHBONDO_UNCONNECTED(4 downto 0),
      RXCHBONDSLAVE => '0',
      RXCLKCORCNT(1 downto 0) => gt0_rxclkcorcnt_out(1 downto 0),
      RXCOMINITDET => NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => gt0_rxcommadet_out,
      RXCOMMADETEN => '1',
      RXCOMSASDET => NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(63 downto 16) => NLW_gtxe2_i_RXDATA_UNCONNECTED(63 downto 16),
      RXDATA(15 downto 0) => gt0_rxdata_out(15 downto 0),
      RXDATAVALID => NLW_gtxe2_i_RXDATAVALID_UNCONNECTED,
      RXDDIEN => '0',
      RXDFEAGCHOLD => '0',
      RXDFEAGCOVRDEN => '0',
      RXDFECM1EN => '0',
      RXDFELFHOLD => '0',
      RXDFELFOVRDEN => '0',
      RXDFELPMRESET => gt0_rxdfelpmreset_in,
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEVSEN => '0',
      RXDFEXYDEN => '1',
      RXDFEXYDHOLD => '0',
      RXDFEXYDOVRDEN => '0',
      RXDISPERR(7 downto 2) => NLW_gtxe2_i_RXDISPERR_UNCONNECTED(7 downto 2),
      RXDISPERR(1 downto 0) => gt0_rxdisperr_out(1 downto 0),
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gtxe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXGEARBOXSLIP => '0',
      RXHEADER(2 downto 0) => NLW_gtxe2_i_RXHEADER_UNCONNECTED(2 downto 0),
      RXHEADERVALID => NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED,
      RXLPMEN => gt0_rxlpmen_in,
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXMCOMMAALIGNEN => gt0_rxmcommaalignen_in,
      RXMONITOROUT(6 downto 0) => gt0_rxmonitorout_out(6 downto 0),
      RXMONITORSEL(1 downto 0) => gt0_rxmonitorsel_in(1 downto 0),
      RXNOTINTABLE(7 downto 2) => NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED(7 downto 2),
      RXNOTINTABLE(1 downto 0) => gt0_rxnotintable_out(1 downto 0),
      RXOOBRESET => '0',
      RXOSHOLD => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => gtxe2_i_n_23,
      RXOUTCLKFABRIC => gt0_rxoutclkfabric_out,
      RXOUTCLKPCS => NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => gt0_rxpcommaalignen_in,
      RXPCSRESET => gt0_rxpcsreset_in,
      RXPD(1 downto 0) => gt0_rxpd_in(1 downto 0),
      RXPHALIGN => '0',
      RXPHALIGNDONE => NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => gt0_rxpmareset_in,
      RXPOLARITY => gt0_rxpolarity_in,
      RXPRBSCNTRESET => gt0_rxprbscntreset_in,
      RXPRBSERR => gt0_rxprbserr_out,
      RXPRBSSEL(2 downto 0) => gt0_rxprbssel_in(2 downto 0),
      RXQPIEN => '0',
      RXQPISENN => NLW_gtxe2_i_RXQPISENN_UNCONNECTED,
      RXQPISENP => NLW_gtxe2_i_RXQPISENP_UNCONNECTED,
      RXRATE(2 downto 0) => gt0_rxrate_in(2 downto 0),
      RXRATEDONE => gt0_rxratedone_out,
      RXRESETDONE => gt0_rxresetdone_out,
      RXSLIDE => '0',
      RXSTARTOFSEQ => NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED,
      RXSTATUS(2 downto 0) => NLW_gtxe2_i_RXSTATUS_UNCONNECTED(2 downto 0),
      RXSYSCLKSEL(1 downto 0) => B"11",
      RXUSERRDY => gt0_rxuserrdy_in,
      RXUSRCLK => gt0_rxusrclk_in,
      RXUSRCLK2 => gt0_rxusrclk2_in,
      RXVALID => NLW_gtxe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => '0',
      TSTIN(19 downto 0) => B"11111111111111111111",
      TSTOUT(9 downto 0) => NLW_gtxe2_i_TSTOUT_UNCONNECTED(9 downto 0),
      TX8B10BBYPASS(7 downto 2) => B"000000",
      TX8B10BBYPASS(1 downto 0) => gt0_tx8b10bbypass_in(1 downto 0),
      TX8B10BEN => '1',
      TXBUFDIFFCTRL(2 downto 0) => B"100",
      TXBUFSTATUS(1 downto 0) => NLW_gtxe2_i_TXBUFSTATUS_UNCONNECTED(1 downto 0),
      TXCHARDISPMODE(7 downto 0) => B"00000000",
      TXCHARDISPVAL(7 downto 0) => B"00000000",
      TXCHARISK(7 downto 2) => B"000000",
      TXCHARISK(1 downto 0) => gt0_txcharisk_in(1 downto 0),
      TXCOMFINISH => NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(63 downto 16) => B"000000000000000000000000000000000000000000000000",
      TXDATA(15 downto 0) => gt0_txdata_in(15 downto 0),
      TXDEEMPH => '0',
      TXDETECTRX => '0',
      TXDIFFCTRL(3 downto 0) => gt0_txdiffctrl_in(3 downto 0),
      TXDIFFPD => '0',
      TXDLYBYPASS => '0',
      TXDLYEN => gt0_txdlyen_in,
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => U0_TXDLYSRESET(0),
      TXDLYSRESETDONE => U0_TXDLYSRESETDONE(0),
      TXDLYUPDOWN => '0',
      TXELECIDLE => gt0_txelecidle_in,
      TXGEARBOXREADY => NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2 downto 0) => B"000",
      TXINHIBIT => '0',
      TXMAINCURSOR(6 downto 0) => B"0000000",
      TXMARGIN(2 downto 0) => B"000",
      TXOUTCLK => gt0_txoutclk_out,
      TXOUTCLKFABRIC => gt0_txoutclkfabric_out,
      TXOUTCLKPCS => gt0_txoutclkpcs_out,
      TXOUTCLKSEL(2 downto 0) => B"011",
      TXPCSRESET => gt0_txpcsreset_in,
      TXPD(1 downto 0) => gt0_txpd_in(1 downto 0),
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => U0_TXPHALIGN(0),
      TXPHALIGNDONE => U0_TXPHALIGNDONE(0),
      TXPHALIGNEN => '1',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => U0_TXPHINIT(0),
      TXPHINITDONE => U0_TXPHINITDONE(0),
      TXPHOVRDEN => '0',
      TXPISOPD => '0',
      TXPMARESET => gt0_txpmareset_in,
      TXPOLARITY => gt0_txpolarity_in,
      TXPOSTCURSOR(4 downto 0) => gt0_txpostcursor_in(4 downto 0),
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => gt0_txprbsforceerr_in,
      TXPRBSSEL(2 downto 0) => gt0_txprbssel_in(2 downto 0),
      TXPRECURSOR(4 downto 0) => gt0_txprecursor_in(4 downto 0),
      TXPRECURSORINV => '0',
      TXQPIBIASEN => '0',
      TXQPISENN => NLW_gtxe2_i_TXQPISENN_UNCONNECTED,
      TXQPISENP => NLW_gtxe2_i_TXQPISENP_UNCONNECTED,
      TXQPISTRONGPDOWN => '0',
      TXQPIWEAKPUP => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => NLW_gtxe2_i_TXRATEDONE_UNCONNECTED,
      TXRESETDONE => gt0_txresetdone_out,
      TXSEQUENCE(6 downto 0) => B"0000000",
      TXSTARTSEQ => '0',
      TXSWING => '0',
      TXSYSCLKSEL(1 downto 0) => B"11",
      TXUSERRDY => gt0_txuserrdy_in,
      TXUSRCLK => gt0_txusrclk_in,
      TXUSRCLK2 => gt0_txusrclk2_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_gtx3g_GT_3 is
  port (
    gt1_drprdy_out : out STD_LOGIC;
    gt1_eyescandataerror_out : out STD_LOGIC;
    gt1_gtxtxn_out : out STD_LOGIC;
    gt1_gtxtxp_out : out STD_LOGIC;
    gt1_rxbyteisaligned_out : out STD_LOGIC;
    gt1_rxbyterealign_out : out STD_LOGIC;
    gt1_rxcommadet_out : out STD_LOGIC;
    gt1_rxoutclkfabric_out : out STD_LOGIC;
    gt1_rxprbserr_out : out STD_LOGIC;
    gt1_rxratedone_out : out STD_LOGIC;
    gt1_rxresetdone_out : out STD_LOGIC;
    U0_TXDLYSRESETDONE : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt1_txoutclk_out : out STD_LOGIC;
    gt1_txoutclkfabric_out : out STD_LOGIC;
    gt1_txoutclkpcs_out : out STD_LOGIC;
    U0_TXPHALIGNDONE : out STD_LOGIC_VECTOR ( 0 to 0 );
    U0_TXPHINITDONE : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt1_txresetdone_out : out STD_LOGIC;
    gt1_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt1_rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_rxdata_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt1_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt1_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt1_rxchariscomma_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_rxcharisk_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_rxdisperr_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_rxnotintable_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_drpclk_in : in STD_LOGIC;
    gt1_drpen_in : in STD_LOGIC;
    gt1_drpwe_in : in STD_LOGIC;
    gt1_eyescanreset_in : in STD_LOGIC;
    gt1_eyescantrigger_in : in STD_LOGIC;
    gtrxreset_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt1_gttxreset_in : in STD_LOGIC;
    gt1_gtxrxn_in : in STD_LOGIC;
    gt1_gtxrxp_in : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    gt1_rxbufreset_in : in STD_LOGIC;
    gt1_rxcdrhold_in : in STD_LOGIC;
    gt1_rxdfelpmreset_in : in STD_LOGIC;
    gt1_rxlpmen_in : in STD_LOGIC;
    gt1_rxmcommaalignen_in : in STD_LOGIC;
    gt1_rxpcommaalignen_in : in STD_LOGIC;
    gt1_rxpcsreset_in : in STD_LOGIC;
    gt1_rxpmareset_in : in STD_LOGIC;
    gt1_rxpolarity_in : in STD_LOGIC;
    gt1_rxprbscntreset_in : in STD_LOGIC;
    gt1_rxuserrdy_in : in STD_LOGIC;
    gt1_rxusrclk_in : in STD_LOGIC;
    gt1_rxusrclk2_in : in STD_LOGIC;
    U0_TXDLYSRESET : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt1_txelecidle_in : in STD_LOGIC;
    gt1_txpcsreset_in : in STD_LOGIC;
    U0_TXPHALIGN : in STD_LOGIC_VECTOR ( 0 to 0 );
    U0_TXPHINIT : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt1_txpmareset_in : in STD_LOGIC;
    gt1_txpolarity_in : in STD_LOGIC;
    gt1_txprbsforceerr_in : in STD_LOGIC;
    gt1_txuserrdy_in : in STD_LOGIC;
    gt1_txusrclk_in : in STD_LOGIC;
    gt1_txusrclk2_in : in STD_LOGIC;
    gt1_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt1_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt1_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt1_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt1_txdata_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt1_tx8b10bbypass_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_txcharisk_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_gtx3g_GT_3 : entity is "gtx3g_GT";
end gtx3g_bert_0_gtx3g_GT_3;

architecture STRUCTURE of gtx3g_bert_0_gtx3g_GT_3 is
  signal gtxe2_i_n_23 : STD_LOGIC;
  signal NLW_gtxe2_i_CPLLFBCLKLOST_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_CPLLLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_CPLLREFCLKLOST_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDATAVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_gtxe2_i_RXCHARISK_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_gtxe2_i_RXCHBONDO_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 16 );
  signal NLW_gtxe2_i_RXDISPERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_gtxe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_TSTOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_gtxe2_i_TXBUFSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gtxe2_i : label is "PRIMITIVE";
begin
gtxe2_i: unisim.vcomponents.GTXE2_CHANNEL
    generic map(
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"0001111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0101111100",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0100000000",
      CHAN_BOND_SEQ_2_2 => B"0100000000",
      CHAN_BOND_SEQ_2_3 => B"0100000000",
      CHAN_BOND_SEQ_2_4 => B"0100000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "TRUE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 13,
      CLK_COR_MIN_LAT => 11,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100011100",
      CLK_COR_SEQ_1_2 => B"0100000000",
      CLK_COR_SEQ_1_3 => B"0100000000",
      CLK_COR_SEQ_1_4 => B"0100000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0100000000",
      CLK_COR_SEQ_2_2 => B"0100000000",
      CLK_COR_SEQ_2_3 => B"0100000000",
      CLK_COR_SEQ_2_4 => B"0100000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG => X"BC07DC",
      CPLL_FBDIV => 4,
      CPLL_FBDIV_45 => 5,
      CPLL_INIT_CFG => X"00001E",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "TRUE",
      DMONITOR_CFG => X"000A00",
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "TRUE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"000",
      IS_CPLLLOCKDETCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000002",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_RSV => X"00018480",
      PMA_RSV2 => X"2050",
      PMA_RSV3 => B"00",
      PMA_RSV4 => X"00000000",
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FULL",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"03000023FF10200020",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDFELPMRESET_TIME => B"0001111",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_HF_CFG => B"00000011110000",
      RXLPM_LF_CFG => B"00000011110000",
      RXOOB_CFG => B"0000110",
      RXOUT_DIV => 2,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"000000",
      RXPH_MONITOR_SEL => B"00000",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RX_BIAS_CFG => B"000000000100",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 6,
      RX_CLKMUX_PD => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"010",
      RX_DATA_WIDTH => 20,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFE_GAIN_CFG => X"020FEA",
      RX_DFE_H2_CFG => B"000000000000",
      RX_DFE_H3_CFG => B"000001000000",
      RX_DFE_H4_CFG => B"00011110000",
      RX_DFE_H5_CFG => B"00011100000",
      RX_DFE_KL_CFG => B"0000011111110",
      RX_DFE_KL_CFG2 => X"301148AC",
      RX_DFE_LPM_CFG => X"0904",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DFE_UT_CFG => B"10001111000000000",
      RX_DFE_VP_CFG => B"00011111100000011",
      RX_DFE_XYD_CFG => B"0000000000000",
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_INT_DATAWIDTH => 0,
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"0101",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_CPLLREFCLK_SEL => B"001",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "4.0",
      TERM_RCAL_CFG => B"10000",
      TERM_RCAL_OVRD => '0',
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "FALSE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 2,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPMARESET_TIME => B"00001",
      TX_CLK25_DIV => 6,
      TX_CLKMUX_PD => '1',
      TX_DATA_WIDTH => 20,
      TX_DEEMPH0 => B"00000",
      TX_DEEMPH1 => B"00000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_INT_DATAWIDTH => 0,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PREDRIVER_MODE => '0',
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXUSR",
      UCODEER_CLR => '0'
    )
        port map (
      CFGRESET => '0',
      CLKRSVD(3 downto 0) => B"0000",
      CPLLFBCLKLOST => NLW_gtxe2_i_CPLLFBCLKLOST_UNCONNECTED,
      CPLLLOCK => NLW_gtxe2_i_CPLLLOCK_UNCONNECTED,
      CPLLLOCKDETCLK => '0',
      CPLLLOCKEN => '1',
      CPLLPD => '1',
      CPLLREFCLKLOST => NLW_gtxe2_i_CPLLREFCLKLOST_UNCONNECTED,
      CPLLREFCLKSEL(2 downto 0) => B"001",
      CPLLRESET => '0',
      DMONITOROUT(7 downto 0) => gt1_dmonitorout_out(7 downto 0),
      DRPADDR(8 downto 0) => gt1_drpaddr_in(8 downto 0),
      DRPCLK => gt1_drpclk_in,
      DRPDI(15 downto 0) => gt1_drpdi_in(15 downto 0),
      DRPDO(15 downto 0) => gt1_drpdo_out(15 downto 0),
      DRPEN => gt1_drpen_in,
      DRPRDY => gt1_drprdy_out,
      DRPWE => gt1_drpwe_in,
      EYESCANDATAERROR => gt1_eyescandataerror_out,
      EYESCANMODE => '0',
      EYESCANRESET => gt1_eyescanreset_in,
      EYESCANTRIGGER => gt1_eyescantrigger_in,
      GTGREFCLK => '0',
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => '0',
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED,
      GTRESETSEL => '0',
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => gtrxreset_i_reg(0),
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => gt1_gttxreset_in,
      GTXRXN => gt1_gtxrxn_in,
      GTXRXP => gt1_gtxrxp_in,
      GTXTXN => gt1_gtxtxn_out,
      GTXTXP => gt1_gtxtxp_out,
      LOOPBACK(2 downto 0) => gt1_loopback_in(2 downto 0),
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDIN2(4 downto 0) => B"00000",
      PCSRSVDOUT(15 downto 0) => NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gtxe2_i_PHYSTATUS_UNCONNECTED,
      PMARSVDIN(4 downto 0) => B"00000",
      PMARSVDIN2(4 downto 0) => B"00000",
      QPLLCLK => gt0_qplloutclk_in,
      QPLLREFCLK => gt0_qplloutrefclk_in,
      RESETOVRD => '0',
      RX8B10BEN => '1',
      RXBUFRESET => gt1_rxbufreset_in,
      RXBUFSTATUS(2 downto 0) => gt1_rxbufstatus_out(2 downto 0),
      RXBYTEISALIGNED => gt1_rxbyteisaligned_out,
      RXBYTEREALIGN => gt1_rxbyterealign_out,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => gt1_rxcdrhold_in,
      RXCDRLOCK => NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED,
      RXCDROVRDEN => '0',
      RXCDRRESET => '0',
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED,
      RXCHANISALIGNED => NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED,
      RXCHANREALIGN => NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED,
      RXCHARISCOMMA(7 downto 2) => NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED(7 downto 2),
      RXCHARISCOMMA(1 downto 0) => gt1_rxchariscomma_out(1 downto 0),
      RXCHARISK(7 downto 2) => NLW_gtxe2_i_RXCHARISK_UNCONNECTED(7 downto 2),
      RXCHARISK(1 downto 0) => gt1_rxcharisk_out(1 downto 0),
      RXCHBONDEN => '0',
      RXCHBONDI(4 downto 0) => B"00000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(4 downto 0) => NLW_gtxe2_i_RXCHBONDO_UNCONNECTED(4 downto 0),
      RXCHBONDSLAVE => '0',
      RXCLKCORCNT(1 downto 0) => gt1_rxclkcorcnt_out(1 downto 0),
      RXCOMINITDET => NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => gt1_rxcommadet_out,
      RXCOMMADETEN => '1',
      RXCOMSASDET => NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(63 downto 16) => NLW_gtxe2_i_RXDATA_UNCONNECTED(63 downto 16),
      RXDATA(15 downto 0) => gt1_rxdata_out(15 downto 0),
      RXDATAVALID => NLW_gtxe2_i_RXDATAVALID_UNCONNECTED,
      RXDDIEN => '0',
      RXDFEAGCHOLD => '0',
      RXDFEAGCOVRDEN => '0',
      RXDFECM1EN => '0',
      RXDFELFHOLD => '0',
      RXDFELFOVRDEN => '0',
      RXDFELPMRESET => gt1_rxdfelpmreset_in,
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEVSEN => '0',
      RXDFEXYDEN => '1',
      RXDFEXYDHOLD => '0',
      RXDFEXYDOVRDEN => '0',
      RXDISPERR(7 downto 2) => NLW_gtxe2_i_RXDISPERR_UNCONNECTED(7 downto 2),
      RXDISPERR(1 downto 0) => gt1_rxdisperr_out(1 downto 0),
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gtxe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXGEARBOXSLIP => '0',
      RXHEADER(2 downto 0) => NLW_gtxe2_i_RXHEADER_UNCONNECTED(2 downto 0),
      RXHEADERVALID => NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED,
      RXLPMEN => gt1_rxlpmen_in,
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXMCOMMAALIGNEN => gt1_rxmcommaalignen_in,
      RXMONITOROUT(6 downto 0) => gt1_rxmonitorout_out(6 downto 0),
      RXMONITORSEL(1 downto 0) => gt1_rxmonitorsel_in(1 downto 0),
      RXNOTINTABLE(7 downto 2) => NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED(7 downto 2),
      RXNOTINTABLE(1 downto 0) => gt1_rxnotintable_out(1 downto 0),
      RXOOBRESET => '0',
      RXOSHOLD => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => gtxe2_i_n_23,
      RXOUTCLKFABRIC => gt1_rxoutclkfabric_out,
      RXOUTCLKPCS => NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => gt1_rxpcommaalignen_in,
      RXPCSRESET => gt1_rxpcsreset_in,
      RXPD(1 downto 0) => gt1_rxpd_in(1 downto 0),
      RXPHALIGN => '0',
      RXPHALIGNDONE => NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => gt1_rxpmareset_in,
      RXPOLARITY => gt1_rxpolarity_in,
      RXPRBSCNTRESET => gt1_rxprbscntreset_in,
      RXPRBSERR => gt1_rxprbserr_out,
      RXPRBSSEL(2 downto 0) => gt1_rxprbssel_in(2 downto 0),
      RXQPIEN => '0',
      RXQPISENN => NLW_gtxe2_i_RXQPISENN_UNCONNECTED,
      RXQPISENP => NLW_gtxe2_i_RXQPISENP_UNCONNECTED,
      RXRATE(2 downto 0) => gt1_rxrate_in(2 downto 0),
      RXRATEDONE => gt1_rxratedone_out,
      RXRESETDONE => gt1_rxresetdone_out,
      RXSLIDE => '0',
      RXSTARTOFSEQ => NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED,
      RXSTATUS(2 downto 0) => NLW_gtxe2_i_RXSTATUS_UNCONNECTED(2 downto 0),
      RXSYSCLKSEL(1 downto 0) => B"11",
      RXUSERRDY => gt1_rxuserrdy_in,
      RXUSRCLK => gt1_rxusrclk_in,
      RXUSRCLK2 => gt1_rxusrclk2_in,
      RXVALID => NLW_gtxe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => '0',
      TSTIN(19 downto 0) => B"11111111111111111111",
      TSTOUT(9 downto 0) => NLW_gtxe2_i_TSTOUT_UNCONNECTED(9 downto 0),
      TX8B10BBYPASS(7 downto 2) => B"000000",
      TX8B10BBYPASS(1 downto 0) => gt1_tx8b10bbypass_in(1 downto 0),
      TX8B10BEN => '1',
      TXBUFDIFFCTRL(2 downto 0) => B"100",
      TXBUFSTATUS(1 downto 0) => NLW_gtxe2_i_TXBUFSTATUS_UNCONNECTED(1 downto 0),
      TXCHARDISPMODE(7 downto 0) => B"00000000",
      TXCHARDISPVAL(7 downto 0) => B"00000000",
      TXCHARISK(7 downto 2) => B"000000",
      TXCHARISK(1 downto 0) => gt1_txcharisk_in(1 downto 0),
      TXCOMFINISH => NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(63 downto 16) => B"000000000000000000000000000000000000000000000000",
      TXDATA(15 downto 0) => gt1_txdata_in(15 downto 0),
      TXDEEMPH => '0',
      TXDETECTRX => '0',
      TXDIFFCTRL(3 downto 0) => gt1_txdiffctrl_in(3 downto 0),
      TXDIFFPD => '0',
      TXDLYBYPASS => '0',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => U0_TXDLYSRESET(0),
      TXDLYSRESETDONE => U0_TXDLYSRESETDONE(0),
      TXDLYUPDOWN => '0',
      TXELECIDLE => gt1_txelecidle_in,
      TXGEARBOXREADY => NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2 downto 0) => B"000",
      TXINHIBIT => '0',
      TXMAINCURSOR(6 downto 0) => B"0000000",
      TXMARGIN(2 downto 0) => B"000",
      TXOUTCLK => gt1_txoutclk_out,
      TXOUTCLKFABRIC => gt1_txoutclkfabric_out,
      TXOUTCLKPCS => gt1_txoutclkpcs_out,
      TXOUTCLKSEL(2 downto 0) => B"011",
      TXPCSRESET => gt1_txpcsreset_in,
      TXPD(1 downto 0) => gt1_txpd_in(1 downto 0),
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => U0_TXPHALIGN(0),
      TXPHALIGNDONE => U0_TXPHALIGNDONE(0),
      TXPHALIGNEN => '1',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => U0_TXPHINIT(0),
      TXPHINITDONE => U0_TXPHINITDONE(0),
      TXPHOVRDEN => '0',
      TXPISOPD => '0',
      TXPMARESET => gt1_txpmareset_in,
      TXPOLARITY => gt1_txpolarity_in,
      TXPOSTCURSOR(4 downto 0) => gt1_txpostcursor_in(4 downto 0),
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => gt1_txprbsforceerr_in,
      TXPRBSSEL(2 downto 0) => gt1_txprbssel_in(2 downto 0),
      TXPRECURSOR(4 downto 0) => gt1_txprecursor_in(4 downto 0),
      TXPRECURSORINV => '0',
      TXQPIBIASEN => '0',
      TXQPISENN => NLW_gtxe2_i_TXQPISENN_UNCONNECTED,
      TXQPISENP => NLW_gtxe2_i_TXQPISENP_UNCONNECTED,
      TXQPISTRONGPDOWN => '0',
      TXQPIWEAKPUP => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => NLW_gtxe2_i_TXRATEDONE_UNCONNECTED,
      TXRESETDONE => gt1_txresetdone_out,
      TXSEQUENCE(6 downto 0) => B"0000000",
      TXSTARTSEQ => '0',
      TXSWING => '0',
      TXSYSCLKSEL(1 downto 0) => B"11",
      TXUSERRDY => gt1_txuserrdy_in,
      TXUSRCLK => gt1_txusrclk_in,
      TXUSRCLK2 => gt1_txusrclk2_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_gtx3g_GT_USRCLK_SOURCE is
  port (
    Q0_CLK1_GTREFCLK_OUT : out STD_LOGIC;
    GT0_TXUSRCLK_OUT : out STD_LOGIC;
    Q0_CLK1_GTREFCLK_PAD_P_IN : in STD_LOGIC;
    Q0_CLK1_GTREFCLK_PAD_N_IN : in STD_LOGIC;
    GT0_TXOUTCLK_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_gtx3g_GT_USRCLK_SOURCE : entity is "gtx3g_GT_USRCLK_SOURCE";
end gtx3g_bert_0_gtx3g_GT_USRCLK_SOURCE;

architecture STRUCTURE of gtx3g_bert_0_gtx3g_GT_USRCLK_SOURCE is
  signal NLW_ibufds_instQ0_CLK1_ODIV2_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of ibufds_instQ0_CLK1 : label is "PRIMITIVE";
  attribute BOX_TYPE of txoutclk_bufg0_i : label is "PRIMITIVE";
begin
ibufds_instQ0_CLK1: unisim.vcomponents.IBUFDS_GTE2
    generic map(
      CLKCM_CFG => true,
      CLKRCV_TRST => true,
      CLKSWING_CFG => B"11"
    )
        port map (
      CEB => '0',
      I => Q0_CLK1_GTREFCLK_PAD_P_IN,
      IB => Q0_CLK1_GTREFCLK_PAD_N_IN,
      O => Q0_CLK1_GTREFCLK_OUT,
      ODIV2 => NLW_ibufds_instQ0_CLK1_ODIV2_UNCONNECTED
    );
txoutclk_bufg0_i: unisim.vcomponents.BUFG
     port map (
      I => GT0_TXOUTCLK_IN,
      O => GT0_TXUSRCLK_OUT
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_gtx3g_common is
  port (
    gt0_qplllock_in : out STD_LOGIC;
    gt0_qplloutclk_in : out STD_LOGIC;
    gt0_qplloutrefclk_in : out STD_LOGIC;
    gt0_qpllrefclklost_in : out STD_LOGIC;
    Q0_CLK1_GTREFCLK_OUT : in STD_LOGIC;
    CLK : in STD_LOGIC;
    gt0_qpllreset_t : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_gtx3g_common : entity is "gtx3g_common";
end gtx3g_bert_0_gtx3g_common;

architecture STRUCTURE of gtx3g_bert_0_gtx3g_common is
  signal NLW_gtxe2_common_i_DRPRDY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_common_i_QPLLFBCLKLOST_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_common_i_REFCLKOUTMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_common_i_DRPDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtxe2_common_i_QPLLDMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gtxe2_common_i : label is "PRIMITIVE";
begin
gtxe2_common_i: unisim.vcomponents.GTXE2_COMMON
    generic map(
      BIAS_CFG => X"0000040000001000",
      COMMON_CFG => X"00000000",
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_QPLLLOCKDETCLK_INVERTED => '0',
      QPLL_CFG => X"06801C1",
      QPLL_CLKOUT_CFG => B"0000",
      QPLL_COARSE_FREQ_OVRD => B"010000",
      QPLL_COARSE_FREQ_OVRD_EN => '0',
      QPLL_CP => B"0000011111",
      QPLL_CP_MONITOR_EN => '0',
      QPLL_DMONITOR_SEL => '0',
      QPLL_FBDIV => B"0010000000",
      QPLL_FBDIV_MONITOR_EN => '0',
      QPLL_FBDIV_RATIO => '1',
      QPLL_INIT_CFG => X"000006",
      QPLL_LOCK_CFG => X"21E8",
      QPLL_LPF => B"1111",
      QPLL_REFCLK_DIV => 1,
      SIM_QPLLREFCLK_SEL => B"010",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_VERSION => "4.0"
    )
        port map (
      BGBYPASSB => '1',
      BGMONITORENB => '1',
      BGPDB => '1',
      BGRCALOVRD(4 downto 0) => B"11111",
      DRPADDR(7 downto 0) => B"00000000",
      DRPCLK => '0',
      DRPDI(15 downto 0) => B"0000000000000000",
      DRPDO(15 downto 0) => NLW_gtxe2_common_i_DRPDO_UNCONNECTED(15 downto 0),
      DRPEN => '0',
      DRPRDY => NLW_gtxe2_common_i_DRPRDY_UNCONNECTED,
      DRPWE => '0',
      GTGREFCLK => '0',
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => '0',
      GTREFCLK1 => Q0_CLK1_GTREFCLK_OUT,
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      PMARSVD(7 downto 0) => B"00000000",
      QPLLDMONITOR(7 downto 0) => NLW_gtxe2_common_i_QPLLDMONITOR_UNCONNECTED(7 downto 0),
      QPLLFBCLKLOST => NLW_gtxe2_common_i_QPLLFBCLKLOST_UNCONNECTED,
      QPLLLOCK => gt0_qplllock_in,
      QPLLLOCKDETCLK => CLK,
      QPLLLOCKEN => '1',
      QPLLOUTCLK => gt0_qplloutclk_in,
      QPLLOUTREFCLK => gt0_qplloutrefclk_in,
      QPLLOUTRESET => '0',
      QPLLPD => '0',
      QPLLREFCLKLOST => gt0_qpllrefclklost_in,
      QPLLREFCLKSEL(2 downto 0) => B"010",
      QPLLRESET => gt0_qpllreset_t,
      QPLLRSVD1(15 downto 0) => B"0000000000000000",
      QPLLRSVD2(4 downto 0) => B"11111",
      RCALENB => '1',
      REFCLKOUTMONITOR => NLW_gtxe2_common_i_REFCLKOUTMONITOR_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_gtx3g_common_reset is
  port (
    gt0_qpllreset_t : out STD_LOGIC;
    CLK : in STD_LOGIC;
    gt0_qpllreset_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_gtx3g_common_reset : entity is "gtx3g_common_reset";
end gtx3g_bert_0_gtx3g_common_reset;

architecture STRUCTURE of gtx3g_bert_0_gtx3g_common_reset is
  signal COMMON_RESET_i_1_n_0 : STD_LOGIC;
  signal common_reset_asserted : STD_LOGIC;
  signal common_reset_asserted_i_1_n_0 : STD_LOGIC;
  signal commonreset_i : STD_LOGIC;
  signal init_wait_count : STD_LOGIC;
  signal \init_wait_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \init_wait_count[6]_i_2_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_3_n_0\ : STD_LOGIC;
  signal \init_wait_count_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal init_wait_done_i_1_n_0 : STD_LOGIC;
  signal init_wait_done_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal state : STD_LOGIC;
  signal state_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of COMMON_RESET_i_1 : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of common_reset_asserted_i_1 : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \init_wait_count[6]_i_2\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_2\ : label is "soft_lutpair228";
begin
COMMON_RESET_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => common_reset_asserted,
      I1 => state,
      I2 => commonreset_i,
      O => COMMON_RESET_i_1_n_0
    );
COMMON_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => COMMON_RESET_i_1_n_0,
      Q => commonreset_i,
      R => '0'
    );
common_reset_asserted_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => state,
      I1 => common_reset_asserted,
      O => common_reset_asserted_i_1_n_0
    );
common_reset_asserted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => common_reset_asserted_i_1_n_0,
      Q => common_reset_asserted,
      R => '0'
    );
gtxe2_common_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => commonreset_i,
      I1 => gt0_qpllreset_out,
      O => gt0_qpllreset_t
    );
\init_wait_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_wait_count_reg__0\(0),
      O => \init_wait_count[0]_i_1_n_0\
    );
\init_wait_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \init_wait_count_reg__0\(0),
      I1 => \init_wait_count_reg__0\(1),
      O => p_0_in(1)
    );
\init_wait_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \init_wait_count_reg__0\(1),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(2),
      O => p_0_in(2)
    );
\init_wait_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \init_wait_count_reg__0\(2),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(1),
      I3 => \init_wait_count_reg__0\(3),
      O => p_0_in(3)
    );
\init_wait_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \init_wait_count_reg__0\(2),
      I1 => \init_wait_count_reg__0\(3),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count_reg__0\(1),
      I4 => \init_wait_count_reg__0\(4),
      O => p_0_in(4)
    );
\init_wait_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \init_wait_count_reg__0\(3),
      I1 => \init_wait_count_reg__0\(2),
      I2 => \init_wait_count_reg__0\(4),
      I3 => \init_wait_count_reg__0\(0),
      I4 => \init_wait_count_reg__0\(1),
      I5 => \init_wait_count_reg__0\(5),
      O => p_0_in(5)
    );
\init_wait_count[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \init_wait_count_reg__0\(4),
      I1 => \init_wait_count_reg__0\(2),
      I2 => \init_wait_count_reg__0\(3),
      I3 => \init_wait_count_reg__0\(5),
      I4 => \init_wait_count[6]_i_2_n_0\,
      I5 => \init_wait_count_reg__0\(6),
      O => p_0_in(6)
    );
\init_wait_count[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \init_wait_count_reg__0\(0),
      I1 => \init_wait_count_reg__0\(1),
      O => \init_wait_count[6]_i_2_n_0\
    );
\init_wait_count[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \init_wait_count_reg__0\(6),
      I1 => \init_wait_count_reg__0\(7),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count[7]_i_3_n_0\,
      I4 => \init_wait_count_reg__0\(1),
      O => init_wait_count
    );
\init_wait_count[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF4000"
    )
        port map (
      I0 => \init_wait_count[7]_i_3_n_0\,
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count_reg__0\(6),
      I4 => \init_wait_count_reg__0\(7),
      O => p_0_in(7)
    );
\init_wait_count[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \init_wait_count_reg__0\(4),
      I1 => \init_wait_count_reg__0\(2),
      I2 => \init_wait_count_reg__0\(3),
      I3 => \init_wait_count_reg__0\(5),
      O => \init_wait_count[7]_i_3_n_0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => init_wait_count,
      D => \init_wait_count[0]_i_1_n_0\,
      Q => \init_wait_count_reg__0\(0),
      R => '0'
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => init_wait_count,
      D => p_0_in(1),
      Q => \init_wait_count_reg__0\(1),
      R => '0'
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => init_wait_count,
      D => p_0_in(2),
      Q => \init_wait_count_reg__0\(2),
      R => '0'
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => init_wait_count,
      D => p_0_in(3),
      Q => \init_wait_count_reg__0\(3),
      R => '0'
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => init_wait_count,
      D => p_0_in(4),
      Q => \init_wait_count_reg__0\(4),
      R => '0'
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => init_wait_count,
      D => p_0_in(5),
      Q => \init_wait_count_reg__0\(5),
      R => '0'
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => init_wait_count,
      D => p_0_in(6),
      Q => \init_wait_count_reg__0\(6),
      R => '0'
    );
\init_wait_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => init_wait_count,
      D => p_0_in(7),
      Q => \init_wait_count_reg__0\(7),
      R => '0'
    );
init_wait_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
        port map (
      I0 => init_wait_done_reg_n_0,
      I1 => \init_wait_count[7]_i_3_n_0\,
      I2 => \init_wait_count_reg__0\(1),
      I3 => \init_wait_count_reg__0\(0),
      I4 => \init_wait_count_reg__0\(7),
      I5 => \init_wait_count_reg__0\(6),
      O => init_wait_done_i_1_n_0
    );
init_wait_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => init_wait_done_i_1_n_0,
      Q => init_wait_done_reg_n_0,
      R => '0'
    );
state_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => init_wait_done_reg_n_0,
      I1 => state,
      O => state_i_1_n_0
    );
state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => state_i_1_n_0,
      Q => state,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_gtx3g_sync_block is
  port (
    data_out : out STD_LOGIC;
    gt1_txresetdone_out : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_gtx3g_sync_block : entity is "gtx3g_sync_block";
end gtx3g_bert_0_gtx3g_sync_block;

architecture STRUCTURE of gtx3g_bert_0_gtx3g_sync_block is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_txresetdone_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_gtx3g_sync_block_10 is
  port (
    rx_fsm_reset_done_int_reg : out STD_LOGIC;
    reset_time_out_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    time_out_100us_reg : in STD_LOGIC;
    dont_reset_on_data_error_in : in STD_LOGIC;
    reset_time_out_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt1_rx_fsm_reset_done_out : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[3]\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[1]\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[1]_0\ : in STD_LOGIC;
    reset_time_out_reg_1 : in STD_LOGIC;
    rx_state15_out : in STD_LOGIC;
    time_out_1us_reg : in STD_LOGIC;
    rxresetdone_s3_reg : in STD_LOGIC;
    data_out : in STD_LOGIC;
    time_out_wait_bypass_s3 : in STD_LOGIC;
    rx_state16_out : in STD_LOGIC;
    gt1_data_valid_in : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_gtx3g_sync_block_10 : entity is "gtx3g_sync_block";
end gtx3g_bert_0_gtx3g_sync_block_10;

architecture STRUCTURE of gtx3g_bert_0_gtx3g_sync_block_10 is
  signal \FSM_sequential_rx_state[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_6__0_n_0\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_valid_sync : STD_LOGIC;
  signal reset_time_out : STD_LOGIC;
  signal \reset_time_out_i_4__0_n_0\ : STD_LOGIC;
  signal rx_fsm_reset_done_int : STD_LOGIC;
  signal \rx_fsm_reset_done_int_i_3__0_n_0\ : STD_LOGIC;
  signal \rx_fsm_reset_done_int_i_4__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[1]_i_2__0\ : label is "soft_lutpair204";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute SOFT_HLUTNM of \rx_fsm_reset_done_int_i_4__0\ : label is "soft_lutpair204";
begin
\FSM_sequential_rx_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001DFFFF001D0000"
    )
        port map (
      I0 => \FSM_sequential_rx_state[1]_i_2__0_n_0\,
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => \out\(2),
      I4 => \out\(3),
      I5 => reset_time_out_reg_1,
      O => D(0)
    );
\FSM_sequential_rx_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000003BB33330088"
    )
        port map (
      I0 => \FSM_sequential_rx_state[1]_i_2__0_n_0\,
      I1 => \out\(3),
      I2 => rx_state16_out,
      I3 => \out\(2),
      I4 => \out\(1),
      I5 => \out\(0),
      O => D(1)
    );
\FSM_sequential_rx_state[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \out\(0),
      I1 => data_valid_sync,
      I2 => reset_time_out_reg_0,
      I3 => time_out_100us_reg,
      I4 => dont_reset_on_data_error_in,
      O => \FSM_sequential_rx_state[1]_i_2__0_n_0\
    );
\FSM_sequential_rx_state[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_3__0_n_0\,
      I1 => \out\(3),
      I2 => \FSM_sequential_rx_state_reg[1]\,
      I3 => \out\(2),
      I4 => \FSM_sequential_rx_state_reg[1]_0\,
      O => E(0)
    );
\FSM_sequential_rx_state[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"030000000088CC88"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_6__0_n_0\,
      I1 => \out\(3),
      I2 => rx_state15_out,
      I3 => \out\(1),
      I4 => \out\(0),
      I5 => \out\(2),
      O => D(2)
    );
\FSM_sequential_rx_state[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6667666677777777"
    )
        port map (
      I0 => \out\(1),
      I1 => data_valid_sync,
      I2 => reset_time_out_reg_0,
      I3 => dont_reset_on_data_error_in,
      I4 => time_out_100us_reg,
      I5 => \out\(0),
      O => \FSM_sequential_rx_state[3]_i_3__0_n_0\
    );
\FSM_sequential_rx_state[3]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0000FFEFFFFF"
    )
        port map (
      I0 => data_valid_sync,
      I1 => reset_time_out_reg_0,
      I2 => time_out_100us_reg,
      I3 => dont_reset_on_data_error_in,
      I4 => \out\(0),
      I5 => time_out_wait_bypass_s3,
      O => \FSM_sequential_rx_state[3]_i_6__0_n_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_data_valid_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_valid_sync,
      R => '0'
    );
\reset_time_out_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reset_time_out,
      I1 => \FSM_sequential_rx_state_reg[3]\,
      I2 => reset_time_out_reg_0,
      O => reset_time_out_reg
    );
\reset_time_out_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B8BBB8BB"
    )
        port map (
      I0 => \reset_time_out_i_4__0_n_0\,
      I1 => \out\(3),
      I2 => rxresetdone_s3_reg,
      I3 => \out\(2),
      I4 => data_out,
      I5 => \out\(1),
      O => reset_time_out
    );
\reset_time_out_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"67"
    )
        port map (
      I0 => \out\(1),
      I1 => data_valid_sync,
      I2 => \out\(0),
      O => \reset_time_out_i_4__0_n_0\
    );
\rx_fsm_reset_done_int_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => rx_fsm_reset_done_int,
      I1 => \out\(2),
      I2 => \rx_fsm_reset_done_int_i_3__0_n_0\,
      I3 => \out\(3),
      I4 => gt1_rx_fsm_reset_done_out,
      O => rx_fsm_reset_done_int_reg
    );
\rx_fsm_reset_done_int_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => data_valid_sync,
      I3 => time_out_1us_reg,
      I4 => reset_time_out_reg_0,
      O => rx_fsm_reset_done_int
    );
\rx_fsm_reset_done_int_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00005D005D00"
    )
        port map (
      I0 => data_valid_sync,
      I1 => time_out_1us_reg,
      I2 => reset_time_out_reg_0,
      I3 => \out\(1),
      I4 => \rx_fsm_reset_done_int_i_4__0_n_0\,
      I5 => \out\(0),
      O => \rx_fsm_reset_done_int_i_3__0_n_0\
    );
\rx_fsm_reset_done_int_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF02"
    )
        port map (
      I0 => time_out_100us_reg,
      I1 => dont_reset_on_data_error_in,
      I2 => reset_time_out_reg_0,
      I3 => data_valid_sync,
      O => \rx_fsm_reset_done_int_i_4__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_gtx3g_sync_block_11 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    mmcm_lock_reclocked_reg : out STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mmcm_lock_count_reg[6]\ : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_gtx3g_sync_block_11 : entity is "gtx3g_sync_block";
end gtx3g_bert_0_gtx3g_sync_block_11;

architecture STRUCTURE of gtx3g_bert_0_gtx3g_sync_block_11 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal mmcm_lock_i : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mmcm_lock_count[9]_i_1__2\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \mmcm_lock_reclocked_i_1__2\ : label is "soft_lutpair205";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => '1',
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => mmcm_lock_i,
      R => '0'
    );
\mmcm_lock_count[9]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_i,
      O => SR(0)
    );
\mmcm_lock_reclocked_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0000"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \mmcm_lock_count_reg[6]\,
      I4 => mmcm_lock_i,
      O => mmcm_lock_reclocked_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_gtx3g_sync_block_12 is
  port (
    \FSM_sequential_rx_state_reg[0]\ : out STD_LOGIC;
    data_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    init_wait_done_reg : in STD_LOGIC;
    time_out_2ms_reg : in STD_LOGIC;
    \wait_time_cnt_reg[12]\ : in STD_LOGIC;
    \wait_time_cnt_reg[1]\ : in STD_LOGIC;
    \wait_time_cnt_reg[6]\ : in STD_LOGIC;
    gt0_qplllock_in : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_gtx3g_sync_block_12 : entity is "gtx3g_sync_block";
end gtx3g_bert_0_gtx3g_sync_block_12;

architecture STRUCTURE of gtx3g_bert_0_gtx3g_sync_block_12 is
  signal \FSM_sequential_rx_state[3]_i_11__0_n_0\ : STD_LOGIC;
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
  data_out <= \^data_out\;
\FSM_sequential_rx_state[3]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \^data_out\,
      I1 => time_out_2ms_reg,
      I2 => \out\(0),
      I3 => \wait_time_cnt_reg[12]\,
      I4 => \wait_time_cnt_reg[1]\,
      I5 => \wait_time_cnt_reg[6]\,
      O => \FSM_sequential_rx_state[3]_i_11__0_n_0\
    );
\FSM_sequential_rx_state_reg[3]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => init_wait_done_reg,
      I1 => \FSM_sequential_rx_state[3]_i_11__0_n_0\,
      O => \FSM_sequential_rx_state_reg[0]\,
      S => \out\(1)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_qplllock_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_gtx3g_sync_block_13 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    gt1_rxusrclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_gtx3g_sync_block_13 : entity is "gtx3g_sync_block";
end gtx3g_bert_0_gtx3g_sync_block_13;

architecture STRUCTURE of gtx3g_bert_0_gtx3g_sync_block_13 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_gtx3g_sync_block_14 is
  port (
    data_out : out STD_LOGIC;
    gt1_rx_fsm_reset_done_out : in STD_LOGIC;
    gt1_rxusrclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_gtx3g_sync_block_14 : entity is "gtx3g_sync_block";
end gtx3g_bert_0_gtx3g_sync_block_14;

architecture STRUCTURE of gtx3g_bert_0_gtx3g_sync_block_14 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => '1',
      D => gt1_rx_fsm_reset_done_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_gtx3g_sync_block_15 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_gtx3g_sync_block_15 : entity is "gtx3g_sync_block";
end gtx3g_bert_0_gtx3g_sync_block_15;

architecture STRUCTURE of gtx3g_bert_0_gtx3g_sync_block_15 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_gtx3g_sync_block_16 is
  port (
    data_out : out STD_LOGIC;
    gt0_txresetdone_out : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_gtx3g_sync_block_16 : entity is "gtx3g_sync_block";
end gtx3g_bert_0_gtx3g_sync_block_16;

architecture STRUCTURE of gtx3g_bert_0_gtx3g_sync_block_16 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_txresetdone_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_gtx3g_sync_block_17 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    mmcm_lock_reclocked_reg : out STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mmcm_lock_count_reg[6]\ : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_gtx3g_sync_block_17 : entity is "gtx3g_sync_block";
end gtx3g_bert_0_gtx3g_sync_block_17;

architecture STRUCTURE of gtx3g_bert_0_gtx3g_sync_block_17 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal mmcm_lock_i : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mmcm_lock_count[9]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of mmcm_lock_reclocked_i_1 : label is "soft_lutpair193";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => '1',
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => mmcm_lock_i,
      R => '0'
    );
\mmcm_lock_count[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_i,
      O => SR(0)
    );
mmcm_lock_reclocked_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0000"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \mmcm_lock_count_reg[6]\,
      I4 => mmcm_lock_i,
      O => mmcm_lock_reclocked_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_gtx3g_sync_block_18 is
  port (
    reset_time_out_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    reset_time_out : in STD_LOGIC;
    gt0_tx_phalignment_done_i : in STD_LOGIC;
    time_out_wait_bypass_s3 : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[1]\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]\ : in STD_LOGIC;
    pll_reset_asserted_reg : in STD_LOGIC;
    init_wait_done_reg : in STD_LOGIC;
    time_out_2ms_reg : in STD_LOGIC;
    \wait_time_cnt_reg[12]\ : in STD_LOGIC;
    \wait_time_cnt_reg[1]\ : in STD_LOGIC;
    \wait_time_cnt_reg[6]\ : in STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    txresetdone_s3 : in STD_LOGIC;
    gt0_qplllock_in : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_gtx3g_sync_block_18 : entity is "gtx3g_sync_block";
end gtx3g_bert_0_gtx3g_sync_block_18;

architecture STRUCTURE of gtx3g_bert_0_gtx3g_sync_block_18 is
  signal \FSM_sequential_tx_state[3]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal qplllock_sync : STD_LOGIC;
  signal reset_time_out_i_2_n_0 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
\FSM_sequential_tx_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00EFEF0F00E0E0"
    )
        port map (
      I0 => gt0_tx_phalignment_done_i,
      I1 => time_out_wait_bypass_s3,
      I2 => \out\(3),
      I3 => \FSM_sequential_tx_state_reg[1]\,
      I4 => \FSM_sequential_tx_state_reg[0]\,
      I5 => \FSM_sequential_tx_state_reg[3]_i_5_n_0\,
      O => E(0)
    );
\FSM_sequential_tx_state[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0E0E0E0E0E0E0"
    )
        port map (
      I0 => time_out_2ms_reg,
      I1 => qplllock_sync,
      I2 => \out\(0),
      I3 => \wait_time_cnt_reg[12]\,
      I4 => \wait_time_cnt_reg[1]\,
      I5 => \wait_time_cnt_reg[6]\,
      O => \FSM_sequential_tx_state[3]_i_10_n_0\
    );
\FSM_sequential_tx_state[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => pll_reset_asserted_reg,
      I1 => qplllock_sync,
      I2 => \out\(0),
      I3 => init_wait_done_reg,
      O => \FSM_sequential_tx_state[3]_i_9_n_0\
    );
\FSM_sequential_tx_state_reg[3]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_tx_state[3]_i_9_n_0\,
      I1 => \FSM_sequential_tx_state[3]_i_10_n_0\,
      O => \FSM_sequential_tx_state_reg[3]_i_5_n_0\,
      S => \out\(1)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_qplllock_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => qplllock_sync,
      R => '0'
    );
reset_time_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFA3202020A3"
    )
        port map (
      I0 => reset_time_out_i_2_n_0,
      I1 => \out\(3),
      I2 => \out\(0),
      I3 => \out\(2),
      I4 => \out\(1),
      I5 => reset_time_out,
      O => reset_time_out_reg
    );
reset_time_out_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4FF0F0404FF0F"
    )
        port map (
      I0 => \out\(3),
      I1 => qplllock_sync,
      I2 => \out\(2),
      I3 => mmcm_lock_reclocked,
      I4 => \out\(1),
      I5 => txresetdone_s3,
      O => reset_time_out_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_gtx3g_sync_block_19 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    gt0_txusrclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_gtx3g_sync_block_19 : entity is "gtx3g_sync_block";
end gtx3g_bert_0_gtx3g_sync_block_19;

architecture STRUCTURE of gtx3g_bert_0_gtx3g_sync_block_19 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_gtx3g_sync_block_20 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_gtx3g_sync_block_20 : entity is "gtx3g_sync_block";
end gtx3g_bert_0_gtx3g_sync_block_20;

architecture STRUCTURE of gtx3g_bert_0_gtx3g_sync_block_20 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_gtx3g_sync_block_21 is
  port (
    data_out : out STD_LOGIC;
    gt0_tx_fsm_reset_done_out : in STD_LOGIC;
    gt0_txusrclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_gtx3g_sync_block_21 : entity is "gtx3g_sync_block";
end gtx3g_bert_0_gtx3g_sync_block_21;

architecture STRUCTURE of gtx3g_bert_0_gtx3g_sync_block_21 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => '1',
      D => gt0_tx_fsm_reset_done_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_gtx3g_sync_block_22 is
  port (
    data_out : out STD_LOGIC;
    U0_TXDLYSRESETDONE : in STD_LOGIC_VECTOR ( 0 to 0 );
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_gtx3g_sync_block_22 : entity is "gtx3g_sync_block";
end gtx3g_bert_0_gtx3g_sync_block_22;

architecture STRUCTURE of gtx3g_bert_0_gtx3g_sync_block_22 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => U0_TXDLYSRESETDONE(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_gtx3g_sync_block_23 is
  port (
    \TXDLYEN_reg[0]\ : out STD_LOGIC;
    data_out : out STD_LOGIC;
    \FSM_onehot_tx_phalign_manual_state_reg[0]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txdlyen_in : in STD_LOGIC;
    U0_TXPHALIGNDONE : in STD_LOGIC_VECTOR ( 0 to 0 );
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_gtx3g_sync_block_23 : entity is "gtx3g_sync_block";
end gtx3g_bert_0_gtx3g_sync_block_23;

architecture STRUCTURE of gtx3g_bert_0_gtx3g_sync_block_23 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
  data_out <= \^data_out\;
\FSM_onehot_tx_phalign_manual_state[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_out\,
      I1 => Q(0),
      O => \FSM_onehot_tx_phalign_manual_state_reg[0]\
    );
\TXDLYEN[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFBF0"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \out\(2),
      I5 => gt0_txdlyen_in,
      O => \TXDLYEN_reg[0]\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => U0_TXPHALIGNDONE(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_gtx3g_sync_block_24 is
  port (
    data_out : out STD_LOGIC;
    U0_TXDLYSRESETDONE : in STD_LOGIC_VECTOR ( 0 to 0 );
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_gtx3g_sync_block_24 : entity is "gtx3g_sync_block";
end gtx3g_bert_0_gtx3g_sync_block_24;

architecture STRUCTURE of gtx3g_bert_0_gtx3g_sync_block_24 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => U0_TXDLYSRESETDONE(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_gtx3g_sync_block_25 is
  port (
    data_out : out STD_LOGIC;
    U0_TXPHALIGNDONE : in STD_LOGIC_VECTOR ( 0 to 0 );
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_gtx3g_sync_block_25 : entity is "gtx3g_sync_block";
end gtx3g_bert_0_gtx3g_sync_block_25;

architecture STRUCTURE of gtx3g_bert_0_gtx3g_sync_block_25 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => U0_TXPHALIGNDONE(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_gtx3g_sync_block_27 is
  port (
    data_out : out STD_LOGIC;
    gt0_rxresetdone_out : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_gtx3g_sync_block_27 : entity is "gtx3g_sync_block";
end gtx3g_bert_0_gtx3g_sync_block_27;

architecture STRUCTURE of gtx3g_bert_0_gtx3g_sync_block_27 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rxresetdone_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_gtx3g_sync_block_28 is
  port (
    rx_fsm_reset_done_int_reg : out STD_LOGIC;
    reset_time_out_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    time_out_100us_reg : in STD_LOGIC;
    dont_reset_on_data_error_in : in STD_LOGIC;
    reset_time_out_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rx_fsm_reset_done_out : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[3]\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[1]\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[1]_0\ : in STD_LOGIC;
    reset_time_out_reg_1 : in STD_LOGIC;
    rx_state15_out : in STD_LOGIC;
    time_out_1us_reg : in STD_LOGIC;
    rxresetdone_s3_reg : in STD_LOGIC;
    data_out : in STD_LOGIC;
    time_out_wait_bypass_s3 : in STD_LOGIC;
    rx_state16_out : in STD_LOGIC;
    gt0_data_valid_in : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_gtx3g_sync_block_28 : entity is "gtx3g_sync_block";
end gtx3g_bert_0_gtx3g_sync_block_28;

architecture STRUCTURE of gtx3g_bert_0_gtx3g_sync_block_28 is
  signal \FSM_sequential_rx_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_6_n_0\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_valid_sync : STD_LOGIC;
  signal reset_time_out : STD_LOGIC;
  signal reset_time_out_i_4_n_0 : STD_LOGIC;
  signal rx_fsm_reset_done_int : STD_LOGIC;
  signal rx_fsm_reset_done_int_i_3_n_0 : STD_LOGIC;
  signal rx_fsm_reset_done_int_i_4_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[1]_i_2\ : label is "soft_lutpair180";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute SOFT_HLUTNM of rx_fsm_reset_done_int_i_4 : label is "soft_lutpair180";
begin
\FSM_sequential_rx_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001DFFFF001D0000"
    )
        port map (
      I0 => \FSM_sequential_rx_state[1]_i_2_n_0\,
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => \out\(2),
      I4 => \out\(3),
      I5 => reset_time_out_reg_1,
      O => D(0)
    );
\FSM_sequential_rx_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000003BB33330088"
    )
        port map (
      I0 => \FSM_sequential_rx_state[1]_i_2_n_0\,
      I1 => \out\(3),
      I2 => rx_state16_out,
      I3 => \out\(2),
      I4 => \out\(1),
      I5 => \out\(0),
      O => D(1)
    );
\FSM_sequential_rx_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \out\(0),
      I1 => data_valid_sync,
      I2 => reset_time_out_reg_0,
      I3 => time_out_100us_reg,
      I4 => dont_reset_on_data_error_in,
      O => \FSM_sequential_rx_state[1]_i_2_n_0\
    );
\FSM_sequential_rx_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_3_n_0\,
      I1 => \out\(3),
      I2 => \FSM_sequential_rx_state_reg[1]\,
      I3 => \out\(2),
      I4 => \FSM_sequential_rx_state_reg[1]_0\,
      O => E(0)
    );
\FSM_sequential_rx_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"030000000088CC88"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_6_n_0\,
      I1 => \out\(3),
      I2 => rx_state15_out,
      I3 => \out\(1),
      I4 => \out\(0),
      I5 => \out\(2),
      O => D(2)
    );
\FSM_sequential_rx_state[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6667666677777777"
    )
        port map (
      I0 => \out\(1),
      I1 => data_valid_sync,
      I2 => reset_time_out_reg_0,
      I3 => dont_reset_on_data_error_in,
      I4 => time_out_100us_reg,
      I5 => \out\(0),
      O => \FSM_sequential_rx_state[3]_i_3_n_0\
    );
\FSM_sequential_rx_state[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0000FFEFFFFF"
    )
        port map (
      I0 => data_valid_sync,
      I1 => reset_time_out_reg_0,
      I2 => time_out_100us_reg,
      I3 => dont_reset_on_data_error_in,
      I4 => \out\(0),
      I5 => time_out_wait_bypass_s3,
      O => \FSM_sequential_rx_state[3]_i_6_n_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_data_valid_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_valid_sync,
      R => '0'
    );
\reset_time_out_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reset_time_out,
      I1 => \FSM_sequential_rx_state_reg[3]\,
      I2 => reset_time_out_reg_0,
      O => reset_time_out_reg
    );
\reset_time_out_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B8BBB8BB"
    )
        port map (
      I0 => reset_time_out_i_4_n_0,
      I1 => \out\(3),
      I2 => rxresetdone_s3_reg,
      I3 => \out\(2),
      I4 => data_out,
      I5 => \out\(1),
      O => reset_time_out
    );
reset_time_out_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"67"
    )
        port map (
      I0 => \out\(1),
      I1 => data_valid_sync,
      I2 => \out\(0),
      O => reset_time_out_i_4_n_0
    );
rx_fsm_reset_done_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => rx_fsm_reset_done_int,
      I1 => \out\(2),
      I2 => rx_fsm_reset_done_int_i_3_n_0,
      I3 => \out\(3),
      I4 => gt0_rx_fsm_reset_done_out,
      O => rx_fsm_reset_done_int_reg
    );
rx_fsm_reset_done_int_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => data_valid_sync,
      I3 => time_out_1us_reg,
      I4 => reset_time_out_reg_0,
      O => rx_fsm_reset_done_int
    );
rx_fsm_reset_done_int_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00005D005D00"
    )
        port map (
      I0 => data_valid_sync,
      I1 => time_out_1us_reg,
      I2 => reset_time_out_reg_0,
      I3 => \out\(1),
      I4 => rx_fsm_reset_done_int_i_4_n_0,
      I5 => \out\(0),
      O => rx_fsm_reset_done_int_i_3_n_0
    );
rx_fsm_reset_done_int_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF02"
    )
        port map (
      I0 => time_out_100us_reg,
      I1 => dont_reset_on_data_error_in,
      I2 => reset_time_out_reg_0,
      I3 => data_valid_sync,
      O => rx_fsm_reset_done_int_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_gtx3g_sync_block_29 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    mmcm_lock_reclocked_reg : out STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mmcm_lock_count_reg[6]\ : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_gtx3g_sync_block_29 : entity is "gtx3g_sync_block";
end gtx3g_bert_0_gtx3g_sync_block_29;

architecture STRUCTURE of gtx3g_bert_0_gtx3g_sync_block_29 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal mmcm_lock_i : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mmcm_lock_count[9]_i_1__1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \mmcm_lock_reclocked_i_1__1\ : label is "soft_lutpair181";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => '1',
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => mmcm_lock_i,
      R => '0'
    );
\mmcm_lock_count[9]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_i,
      O => SR(0)
    );
\mmcm_lock_reclocked_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0000"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \mmcm_lock_count_reg[6]\,
      I4 => mmcm_lock_i,
      O => mmcm_lock_reclocked_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_gtx3g_sync_block_30 is
  port (
    \FSM_sequential_rx_state_reg[0]\ : out STD_LOGIC;
    data_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    init_wait_done_reg : in STD_LOGIC;
    time_out_2ms_reg : in STD_LOGIC;
    \wait_time_cnt_reg[12]\ : in STD_LOGIC;
    \wait_time_cnt_reg[1]\ : in STD_LOGIC;
    \wait_time_cnt_reg[6]\ : in STD_LOGIC;
    gt0_qplllock_in : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_gtx3g_sync_block_30 : entity is "gtx3g_sync_block";
end gtx3g_bert_0_gtx3g_sync_block_30;

architecture STRUCTURE of gtx3g_bert_0_gtx3g_sync_block_30 is
  signal \FSM_sequential_rx_state[3]_i_11_n_0\ : STD_LOGIC;
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
  data_out <= \^data_out\;
\FSM_sequential_rx_state[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \^data_out\,
      I1 => time_out_2ms_reg,
      I2 => \out\(0),
      I3 => \wait_time_cnt_reg[12]\,
      I4 => \wait_time_cnt_reg[1]\,
      I5 => \wait_time_cnt_reg[6]\,
      O => \FSM_sequential_rx_state[3]_i_11_n_0\
    );
\FSM_sequential_rx_state_reg[3]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => init_wait_done_reg,
      I1 => \FSM_sequential_rx_state[3]_i_11_n_0\,
      O => \FSM_sequential_rx_state_reg[0]\,
      S => \out\(1)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_qplllock_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_gtx3g_sync_block_31 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    gt0_rxusrclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_gtx3g_sync_block_31 : entity is "gtx3g_sync_block";
end gtx3g_bert_0_gtx3g_sync_block_31;

architecture STRUCTURE of gtx3g_bert_0_gtx3g_sync_block_31 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_gtx3g_sync_block_32 is
  port (
    data_out : out STD_LOGIC;
    gt0_rx_fsm_reset_done_out : in STD_LOGIC;
    gt0_rxusrclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_gtx3g_sync_block_32 : entity is "gtx3g_sync_block";
end gtx3g_bert_0_gtx3g_sync_block_32;

architecture STRUCTURE of gtx3g_bert_0_gtx3g_sync_block_32 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => gt0_rx_fsm_reset_done_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_gtx3g_sync_block_33 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_gtx3g_sync_block_33 : entity is "gtx3g_sync_block";
end gtx3g_bert_0_gtx3g_sync_block_33;

architecture STRUCTURE of gtx3g_bert_0_gtx3g_sync_block_33 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_gtx3g_sync_block_4 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    mmcm_lock_reclocked_reg : out STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mmcm_lock_count_reg[6]\ : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_gtx3g_sync_block_4 : entity is "gtx3g_sync_block";
end gtx3g_bert_0_gtx3g_sync_block_4;

architecture STRUCTURE of gtx3g_bert_0_gtx3g_sync_block_4 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal mmcm_lock_i : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mmcm_lock_count[9]_i_1__0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \mmcm_lock_reclocked_i_1__0\ : label is "soft_lutpair217";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => '1',
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => mmcm_lock_i,
      R => '0'
    );
\mmcm_lock_count[9]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_i,
      O => SR(0)
    );
\mmcm_lock_reclocked_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0000"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \mmcm_lock_count_reg[6]\,
      I4 => mmcm_lock_i,
      O => mmcm_lock_reclocked_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_gtx3g_sync_block_5 is
  port (
    reset_time_out_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    reset_time_out_reg_0 : in STD_LOGIC;
    gt0_tx_phalignment_done_i : in STD_LOGIC;
    time_out_wait_bypass_s3 : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[1]\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]\ : in STD_LOGIC;
    pll_reset_asserted_reg : in STD_LOGIC;
    init_wait_done_reg : in STD_LOGIC;
    time_out_2ms_reg : in STD_LOGIC;
    \wait_time_cnt_reg[12]\ : in STD_LOGIC;
    \wait_time_cnt_reg[1]\ : in STD_LOGIC;
    \wait_time_cnt_reg[6]\ : in STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    txresetdone_s3 : in STD_LOGIC;
    gt0_qplllock_in : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_gtx3g_sync_block_5 : entity is "gtx3g_sync_block";
end gtx3g_bert_0_gtx3g_sync_block_5;

architecture STRUCTURE of gtx3g_bert_0_gtx3g_sync_block_5 is
  signal \FSM_sequential_tx_state[3]_i_10__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_9__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state_reg[3]_i_5__0_n_0\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal qplllock_sync : STD_LOGIC;
  signal \reset_time_out_i_2__0_n_0\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
\FSM_sequential_tx_state[3]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0E0E0E0E0E0E0"
    )
        port map (
      I0 => time_out_2ms_reg,
      I1 => qplllock_sync,
      I2 => \out\(0),
      I3 => \wait_time_cnt_reg[12]\,
      I4 => \wait_time_cnt_reg[1]\,
      I5 => \wait_time_cnt_reg[6]\,
      O => \FSM_sequential_tx_state[3]_i_10__0_n_0\
    );
\FSM_sequential_tx_state[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00EFEF0F00E0E0"
    )
        port map (
      I0 => gt0_tx_phalignment_done_i,
      I1 => time_out_wait_bypass_s3,
      I2 => \out\(3),
      I3 => \FSM_sequential_tx_state_reg[1]\,
      I4 => \FSM_sequential_tx_state_reg[0]\,
      I5 => \FSM_sequential_tx_state_reg[3]_i_5__0_n_0\,
      O => E(0)
    );
\FSM_sequential_tx_state[3]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => pll_reset_asserted_reg,
      I1 => qplllock_sync,
      I2 => \out\(0),
      I3 => init_wait_done_reg,
      O => \FSM_sequential_tx_state[3]_i_9__0_n_0\
    );
\FSM_sequential_tx_state_reg[3]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_tx_state[3]_i_9__0_n_0\,
      I1 => \FSM_sequential_tx_state[3]_i_10__0_n_0\,
      O => \FSM_sequential_tx_state_reg[3]_i_5__0_n_0\,
      S => \out\(1)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_qplllock_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => qplllock_sync,
      R => '0'
    );
\reset_time_out_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFA3202020A3"
    )
        port map (
      I0 => \reset_time_out_i_2__0_n_0\,
      I1 => \out\(3),
      I2 => \out\(0),
      I3 => \out\(2),
      I4 => \out\(1),
      I5 => reset_time_out_reg_0,
      O => reset_time_out_reg
    );
\reset_time_out_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4FF0F0404FF0F"
    )
        port map (
      I0 => \out\(3),
      I1 => qplllock_sync,
      I2 => \out\(2),
      I3 => mmcm_lock_reclocked,
      I4 => \out\(1),
      I5 => txresetdone_s3,
      O => \reset_time_out_i_2__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_gtx3g_sync_block_6 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    gt1_txusrclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_gtx3g_sync_block_6 : entity is "gtx3g_sync_block";
end gtx3g_bert_0_gtx3g_sync_block_6;

architecture STRUCTURE of gtx3g_bert_0_gtx3g_sync_block_6 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_txusrclk_in,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_txusrclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_txusrclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_txusrclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_txusrclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_txusrclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_gtx3g_sync_block_7 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_gtx3g_sync_block_7 : entity is "gtx3g_sync_block";
end gtx3g_bert_0_gtx3g_sync_block_7;

architecture STRUCTURE of gtx3g_bert_0_gtx3g_sync_block_7 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_gtx3g_sync_block_8 is
  port (
    data_out : out STD_LOGIC;
    gt1_tx_fsm_reset_done_out : in STD_LOGIC;
    gt1_txusrclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_gtx3g_sync_block_8 : entity is "gtx3g_sync_block";
end gtx3g_bert_0_gtx3g_sync_block_8;

architecture STRUCTURE of gtx3g_bert_0_gtx3g_sync_block_8 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_txusrclk_in,
      CE => '1',
      D => gt1_tx_fsm_reset_done_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_txusrclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_txusrclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_txusrclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_txusrclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_txusrclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_gtx3g_sync_block_9 is
  port (
    data_out : out STD_LOGIC;
    gt1_rxresetdone_out : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_gtx3g_sync_block_9 : entity is "gtx3g_sync_block";
end gtx3g_bert_0_gtx3g_sync_block_9;

architecture STRUCTURE of gtx3g_bert_0_gtx3g_sync_block_9 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rxresetdone_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_gtx3g_sync_pulse is
  port (
    p_3_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sysclk_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \txphaligndone_store_reg[0]\ : in STD_LOGIC;
    data_sync_reg6 : in STD_LOGIC;
    \FSM_onehot_tx_phalign_manual_state_reg[0]\ : in STD_LOGIC;
    txdlysresetdone_store : in STD_LOGIC_VECTOR ( 1 downto 0 );
    U0_TXPHINITDONE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_gtx3g_sync_pulse : entity is "gtx3g_sync_pulse";
end gtx3g_bert_0_gtx3g_sync_pulse;

architecture STRUCTURE of gtx3g_bert_0_gtx3g_sync_pulse is
  signal \FSM_onehot_tx_phalign_manual_state[8]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_tx_phalign_manual_state[8]_i_6_n_0\ : STD_LOGIC;
  signal USER_DONE_i_1_n_0 : STD_LOGIC;
  signal \^p_3_out\ : STD_LOGIC;
  signal stretch_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \stretch_r[2]_i_1_n_0\ : STD_LOGIC;
  signal sync1_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  signal sync2_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg of sync2_r : signal is "true";
  attribute shreg_extract of sync2_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync2_r_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync2_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync2_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync2_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync2_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync2_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync2_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync2_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync2_r_reg[2]\ : label is "no";
begin
  p_3_out <= \^p_3_out\;
\FSM_onehot_tx_phalign_manual_state[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFAFAFAFA"
    )
        port map (
      I0 => \FSM_onehot_tx_phalign_manual_state[8]_i_3_n_0\,
      I1 => D(3),
      I2 => \txphaligndone_store_reg[0]\,
      I3 => D(2),
      I4 => D(4),
      I5 => data_sync_reg6,
      O => E(0)
    );
\FSM_onehot_tx_phalign_manual_state[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F8F8F8F8F8F8"
    )
        port map (
      I0 => \FSM_onehot_tx_phalign_manual_state[8]_i_6_n_0\,
      I1 => D(1),
      I2 => \FSM_onehot_tx_phalign_manual_state_reg[0]\,
      I3 => D(0),
      I4 => txdlysresetdone_store(1),
      I5 => txdlysresetdone_store(0),
      O => \FSM_onehot_tx_phalign_manual_state[8]_i_3_n_0\
    );
\FSM_onehot_tx_phalign_manual_state[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^p_3_out\,
      I1 => Q(0),
      O => \FSM_onehot_tx_phalign_manual_state[8]_i_6_n_0\
    );
USER_DONE_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sync1_r(0),
      I1 => sync2_r(0),
      O => USER_DONE_i_1_n_0
    );
USER_DONE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => USER_DONE_i_1_n_0,
      Q => \^p_3_out\,
      R => '0'
    );
\stretch_r[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => U0_TXPHINITDONE(0),
      O => \stretch_r[2]_i_1_n_0\
    );
\stretch_r_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      CLR => \stretch_r[2]_i_1_n_0\,
      D => stretch_r(1),
      Q => stretch_r(0)
    );
\stretch_r_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      CLR => \stretch_r[2]_i_1_n_0\,
      D => stretch_r(2),
      Q => stretch_r(1)
    );
\stretch_r_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      CLR => \stretch_r[2]_i_1_n_0\,
      D => '1',
      Q => stretch_r(2)
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync1_r(1),
      Q => sync1_r(0),
      R => '0'
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync1_r(2),
      Q => sync1_r(1),
      R => '0'
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => stretch_r(0),
      Q => sync1_r(2),
      R => '0'
    );
\sync2_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync2_r(1),
      Q => sync2_r(0),
      R => '0'
    );
\sync2_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync2_r(2),
      Q => sync2_r(1),
      R => '0'
    );
\sync2_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => U0_TXPHINITDONE(0),
      Q => sync2_r(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_gtx3g_sync_pulse_26 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sysclk_in : in STD_LOGIC;
    U0_TXPHINITDONE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_gtx3g_sync_pulse_26 : entity is "gtx3g_sync_pulse";
end gtx3g_bert_0_gtx3g_sync_pulse_26;

architecture STRUCTURE of gtx3g_bert_0_gtx3g_sync_pulse_26 is
  signal \USER_DONE_i_1__0_n_0\ : STD_LOGIC;
  signal \stretch_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \stretch_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \stretch_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \stretch_r_reg_n_0_[2]\ : STD_LOGIC;
  signal sync1_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  signal sync2_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg of sync2_r : signal is "true";
  attribute shreg_extract of sync2_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync2_r_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync2_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync2_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync2_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync2_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync2_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync2_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync2_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync2_r_reg[2]\ : label is "no";
begin
\USER_DONE_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sync1_r(0),
      I1 => sync2_r(0),
      O => \USER_DONE_i_1__0_n_0\
    );
USER_DONE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \USER_DONE_i_1__0_n_0\,
      Q => D(0),
      R => '0'
    );
\stretch_r[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => U0_TXPHINITDONE(0),
      O => \stretch_r[2]_i_1_n_0\
    );
\stretch_r_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      CLR => \stretch_r[2]_i_1_n_0\,
      D => \stretch_r_reg_n_0_[1]\,
      Q => \stretch_r_reg_n_0_[0]\
    );
\stretch_r_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      CLR => \stretch_r[2]_i_1_n_0\,
      D => \stretch_r_reg_n_0_[2]\,
      Q => \stretch_r_reg_n_0_[1]\
    );
\stretch_r_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      CLR => \stretch_r[2]_i_1_n_0\,
      D => '1',
      Q => \stretch_r_reg_n_0_[2]\
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync1_r(1),
      Q => sync1_r(0),
      R => '0'
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync1_r(2),
      Q => sync1_r(1),
      R => '0'
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \stretch_r_reg_n_0_[0]\,
      Q => sync1_r(2),
      R => '0'
    );
\sync2_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync2_r(1),
      Q => sync2_r(0),
      R => '0'
    );
\sync2_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync2_r(2),
      Q => sync2_r(1),
      R => '0'
    );
\sync2_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => U0_TXPHINITDONE(0),
      Q => sync2_r(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_parity_encoder is
  port (
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \tx_data_reg_reg[5]\ : out STD_LOGIC;
    \tx_data_reg_reg[7]\ : out STD_LOGIC;
    \tx_data_reg_reg[9]\ : out STD_LOGIC;
    \tx_data_reg_reg[12]\ : out STD_LOGIC;
    \tx_data_reg_reg[2]\ : out STD_LOGIC;
    \tx_data_reg_reg[4]\ : out STD_LOGIC;
    \tx_data_reg_reg[6]\ : out STD_LOGIC;
    \tx_data_reg_reg[8]\ : out STD_LOGIC;
    \tx_data_reg_reg[13]\ : out STD_LOGIC;
    \tx_data_reg_reg[14]\ : out STD_LOGIC;
    \tx_data_reg_reg[15]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_word_valid : in STD_LOGIC;
    \block_word_cnt_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \block_word_cnt_reg[3]\ : in STD_LOGIC;
    \block_word_cnt_reg[4]_0\ : in STD_LOGIC;
    \pattern_reg_reg[10]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \test_init_cnt_reg_1__s_port_]\ : in STD_LOGIC;
    \block_word_cnt_reg[2]\ : in STD_LOGIC;
    \block_word_cnt_reg[4]_1\ : in STD_LOGIC;
    \block_word_cnt_reg[4]_2\ : in STD_LOGIC;
    \block_word_cnt_reg[4]_3\ : in STD_LOGIC;
    \block_word_cnt_reg[0]\ : in STD_LOGIC;
    test_init_cnt_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \block_word_cnt_reg[0]_0\ : in STD_LOGIC;
    \block_word_cnt_reg[4]_4\ : in STD_LOGIC;
    \block_word_cnt_reg[4]_5\ : in STD_LOGIC;
    \block_word_cnt_reg[2]_0\ : in STD_LOGIC;
    \block_word_cnt_reg[0]_1\ : in STD_LOGIC;
    \block_word_cnt_reg[2]_1\ : in STD_LOGIC;
    \block_word_cnt_reg[2]_2\ : in STD_LOGIC;
    \pattern_reg_reg[1]\ : in STD_LOGIC;
    \block_word_cnt_reg[4]_6\ : in STD_LOGIC;
    \block_word_cnt_reg[4]_7\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    GT0_TXUSRCLK_OUT : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_parity_encoder : entity is "parity_encoder";
end gtx3g_bert_0_parity_encoder;

architecture STRUCTURE of gtx3g_bert_0_parity_encoder is
  signal hor_parity_word : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal hor_parity_word_reg1 : STD_LOGIC;
  signal \hor_parity_word_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[9]_i_1__0_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \parity_word_cnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal parity_word_cnt_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \test_init_cnt_reg_1__s_net_1\ : STD_LOGIC;
  signal \tx_data_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \tx_data_reg[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \tx_data_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \tx_data_reg[3]_i_2__0_n_0\ : STD_LOGIC;
  signal ver_parity_word : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ver_parity_word_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \ver_parity_word_reg[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \ver_parity_word_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \ver_parity_word_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \ver_parity_word_reg[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \ver_parity_word_reg[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \ver_parity_word_reg[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \ver_parity_word_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \ver_parity_word_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \ver_parity_word_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \ver_parity_word_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \ver_parity_word_reg[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \ver_parity_word_reg[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \ver_parity_word_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \ver_parity_word_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \ver_parity_word_reg[9]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \hor_parity_word_reg[0]_i_1__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \hor_parity_word_reg[10]_i_2__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \hor_parity_word_reg[12]_i_2__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \hor_parity_word_reg[13]_i_2__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \hor_parity_word_reg[14]_i_2__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \hor_parity_word_reg[15]_i_3__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \hor_parity_word_reg[15]_i_4__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \hor_parity_word_reg[15]_i_6__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \hor_parity_word_reg[1]_i_1__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \hor_parity_word_reg[2]_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \hor_parity_word_reg[2]_i_2__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \hor_parity_word_reg[9]_i_1__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \parity_word_cnt[0]_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \parity_word_cnt[1]_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \parity_word_cnt[2]_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \parity_word_cnt[3]_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \ver_parity_word_reg[14]_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \ver_parity_word_reg[6]_i_1__0\ : label is "soft_lutpair146";
begin
  \test_init_cnt_reg_1__s_net_1\ <= \test_init_cnt_reg_1__s_port_]\;
\hor_parity_word_reg[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => hor_parity_word_reg1,
      I1 => parity_word_cnt_reg(1),
      I2 => parity_word_cnt_reg(0),
      I3 => \hor_parity_word_reg[2]_i_2__0_n_0\,
      I4 => hor_parity_word(0),
      O => \hor_parity_word_reg[0]_i_1__0_n_0\
    );
\hor_parity_word_reg[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => hor_parity_word_reg1,
      I1 => parity_word_cnt_reg(0),
      I2 => parity_word_cnt_reg(1),
      I3 => \hor_parity_word_reg[10]_i_2__0_n_0\,
      I4 => hor_parity_word(10),
      O => \hor_parity_word_reg[10]_i_1__0_n_0\
    );
\hor_parity_word_reg[10]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => parity_word_cnt_reg(2),
      I1 => data_word_valid,
      I2 => parity_word_cnt_reg(3),
      O => \hor_parity_word_reg[10]_i_2__0_n_0\
    );
\hor_parity_word_reg[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => hor_parity_word_reg1,
      I1 => \hor_parity_word_reg[15]_i_3__0_n_0\,
      I2 => parity_word_cnt_reg(3),
      I3 => data_word_valid,
      I4 => parity_word_cnt_reg(2),
      I5 => hor_parity_word(11),
      O => \hor_parity_word_reg[11]_i_1__0_n_0\
    );
\hor_parity_word_reg[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => hor_parity_word_reg1,
      I1 => parity_word_cnt_reg(3),
      I2 => data_word_valid,
      I3 => parity_word_cnt_reg(2),
      I4 => \hor_parity_word_reg[12]_i_2__0_n_0\,
      I5 => hor_parity_word(12),
      O => \hor_parity_word_reg[12]_i_1__0_n_0\
    );
\hor_parity_word_reg[12]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => parity_word_cnt_reg(0),
      I1 => parity_word_cnt_reg(1),
      O => \hor_parity_word_reg[12]_i_2__0_n_0\
    );
\hor_parity_word_reg[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => hor_parity_word_reg1,
      I1 => \hor_parity_word_reg[13]_i_2__0_n_0\,
      I2 => parity_word_cnt_reg(3),
      I3 => data_word_valid,
      I4 => parity_word_cnt_reg(2),
      I5 => hor_parity_word(13),
      O => \hor_parity_word_reg[13]_i_1__0_n_0\
    );
\hor_parity_word_reg[13]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_word_cnt_reg(0),
      I1 => parity_word_cnt_reg(1),
      O => \hor_parity_word_reg[13]_i_2__0_n_0\
    );
\hor_parity_word_reg[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => hor_parity_word_reg1,
      I1 => \hor_parity_word_reg[14]_i_2__0_n_0\,
      I2 => parity_word_cnt_reg(3),
      I3 => data_word_valid,
      I4 => parity_word_cnt_reg(2),
      I5 => hor_parity_word(14),
      O => \hor_parity_word_reg[14]_i_1__0_n_0\
    );
\hor_parity_word_reg[14]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_word_cnt_reg(1),
      I1 => parity_word_cnt_reg(0),
      O => \hor_parity_word_reg[14]_i_2__0_n_0\
    );
\hor_parity_word_reg[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => hor_parity_word_reg1,
      I1 => parity_word_cnt_reg(2),
      I2 => \hor_parity_word_reg[15]_i_3__0_n_0\,
      I3 => data_word_valid,
      I4 => parity_word_cnt_reg(3),
      I5 => hor_parity_word(15),
      O => \hor_parity_word_reg[15]_i_1__0_n_0\
    );
\hor_parity_word_reg[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \hor_parity_word_reg[15]_i_4__0_n_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \hor_parity_word_reg[15]_i_5__0_n_0\,
      O => hor_parity_word_reg1
    );
\hor_parity_word_reg[15]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => parity_word_cnt_reg(0),
      I1 => parity_word_cnt_reg(1),
      O => \hor_parity_word_reg[15]_i_3__0_n_0\
    );
\hor_parity_word_reg[15]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => Q(0),
      I3 => Q(1),
      O => \hor_parity_word_reg[15]_i_4__0_n_0\
    );
\hor_parity_word_reg[15]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => Q(13),
      I3 => Q(12),
      I4 => \hor_parity_word_reg[15]_i_6__0_n_0\,
      O => \hor_parity_word_reg[15]_i_5__0_n_0\
    );
\hor_parity_word_reg[15]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(14),
      I1 => Q(15),
      I2 => Q(8),
      I3 => Q(9),
      O => \hor_parity_word_reg[15]_i_6__0_n_0\
    );
\hor_parity_word_reg[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => hor_parity_word_reg1,
      I1 => parity_word_cnt_reg(1),
      I2 => parity_word_cnt_reg(0),
      I3 => \hor_parity_word_reg[2]_i_2__0_n_0\,
      I4 => hor_parity_word(1),
      O => \hor_parity_word_reg[1]_i_1__0_n_0\
    );
\hor_parity_word_reg[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => hor_parity_word_reg1,
      I1 => parity_word_cnt_reg(0),
      I2 => parity_word_cnt_reg(1),
      I3 => \hor_parity_word_reg[2]_i_2__0_n_0\,
      I4 => hor_parity_word(2),
      O => \hor_parity_word_reg[2]_i_1__0_n_0\
    );
\hor_parity_word_reg[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => parity_word_cnt_reg(2),
      I1 => data_word_valid,
      I2 => parity_word_cnt_reg(3),
      O => \hor_parity_word_reg[2]_i_2__0_n_0\
    );
\hor_parity_word_reg[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => hor_parity_word_reg1,
      I1 => \hor_parity_word_reg[15]_i_3__0_n_0\,
      I2 => parity_word_cnt_reg(3),
      I3 => data_word_valid,
      I4 => parity_word_cnt_reg(2),
      I5 => hor_parity_word(3),
      O => \hor_parity_word_reg[3]_i_1__0_n_0\
    );
\hor_parity_word_reg[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => hor_parity_word_reg1,
      I1 => parity_word_cnt_reg(1),
      I2 => parity_word_cnt_reg(0),
      I3 => \hor_parity_word_reg[6]_i_2__0_n_0\,
      I4 => hor_parity_word(4),
      O => \hor_parity_word_reg[4]_i_1__0_n_0\
    );
\hor_parity_word_reg[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => hor_parity_word_reg1,
      I1 => parity_word_cnt_reg(1),
      I2 => parity_word_cnt_reg(0),
      I3 => \hor_parity_word_reg[6]_i_2__0_n_0\,
      I4 => hor_parity_word(5),
      O => \hor_parity_word_reg[5]_i_1__0_n_0\
    );
\hor_parity_word_reg[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => hor_parity_word_reg1,
      I1 => parity_word_cnt_reg(0),
      I2 => parity_word_cnt_reg(1),
      I3 => \hor_parity_word_reg[6]_i_2__0_n_0\,
      I4 => hor_parity_word(6),
      O => \hor_parity_word_reg[6]_i_1__0_n_0\
    );
\hor_parity_word_reg[6]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => data_word_valid,
      I1 => parity_word_cnt_reg(3),
      I2 => parity_word_cnt_reg(2),
      O => \hor_parity_word_reg[6]_i_2__0_n_0\
    );
\hor_parity_word_reg[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => hor_parity_word_reg1,
      I1 => \hor_parity_word_reg[15]_i_3__0_n_0\,
      I2 => parity_word_cnt_reg(2),
      I3 => parity_word_cnt_reg(3),
      I4 => data_word_valid,
      I5 => hor_parity_word(7),
      O => \hor_parity_word_reg[7]_i_1__0_n_0\
    );
\hor_parity_word_reg[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => hor_parity_word_reg1,
      I1 => parity_word_cnt_reg(1),
      I2 => parity_word_cnt_reg(0),
      I3 => \hor_parity_word_reg[10]_i_2__0_n_0\,
      I4 => hor_parity_word(8),
      O => \hor_parity_word_reg[8]_i_1__0_n_0\
    );
\hor_parity_word_reg[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => hor_parity_word_reg1,
      I1 => parity_word_cnt_reg(1),
      I2 => parity_word_cnt_reg(0),
      I3 => \hor_parity_word_reg[10]_i_2__0_n_0\,
      I4 => hor_parity_word(9),
      O => \hor_parity_word_reg[9]_i_1__0_n_0\
    );
\hor_parity_word_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \hor_parity_word_reg[0]_i_1__0_n_0\,
      Q => hor_parity_word(0),
      R => SR(0)
    );
\hor_parity_word_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \hor_parity_word_reg[10]_i_1__0_n_0\,
      Q => hor_parity_word(10),
      R => SR(0)
    );
\hor_parity_word_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \hor_parity_word_reg[11]_i_1__0_n_0\,
      Q => hor_parity_word(11),
      R => SR(0)
    );
\hor_parity_word_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \hor_parity_word_reg[12]_i_1__0_n_0\,
      Q => hor_parity_word(12),
      R => SR(0)
    );
\hor_parity_word_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \hor_parity_word_reg[13]_i_1__0_n_0\,
      Q => hor_parity_word(13),
      R => SR(0)
    );
\hor_parity_word_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \hor_parity_word_reg[14]_i_1__0_n_0\,
      Q => hor_parity_word(14),
      R => SR(0)
    );
\hor_parity_word_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \hor_parity_word_reg[15]_i_1__0_n_0\,
      Q => hor_parity_word(15),
      R => SR(0)
    );
\hor_parity_word_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \hor_parity_word_reg[1]_i_1__0_n_0\,
      Q => hor_parity_word(1),
      R => SR(0)
    );
\hor_parity_word_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \hor_parity_word_reg[2]_i_1__0_n_0\,
      Q => hor_parity_word(2),
      R => SR(0)
    );
\hor_parity_word_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \hor_parity_word_reg[3]_i_1__0_n_0\,
      Q => hor_parity_word(3),
      R => SR(0)
    );
\hor_parity_word_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \hor_parity_word_reg[4]_i_1__0_n_0\,
      Q => hor_parity_word(4),
      R => SR(0)
    );
\hor_parity_word_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \hor_parity_word_reg[5]_i_1__0_n_0\,
      Q => hor_parity_word(5),
      R => SR(0)
    );
\hor_parity_word_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \hor_parity_word_reg[6]_i_1__0_n_0\,
      Q => hor_parity_word(6),
      R => SR(0)
    );
\hor_parity_word_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \hor_parity_word_reg[7]_i_1__0_n_0\,
      Q => hor_parity_word(7),
      R => SR(0)
    );
\hor_parity_word_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \hor_parity_word_reg[8]_i_1__0_n_0\,
      Q => hor_parity_word(8),
      R => SR(0)
    );
\hor_parity_word_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \hor_parity_word_reg[9]_i_1__0_n_0\,
      Q => hor_parity_word(9),
      R => SR(0)
    );
\parity_word_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => parity_word_cnt_reg(0),
      O => \parity_word_cnt[0]_i_1__0_n_0\
    );
\parity_word_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => parity_word_cnt_reg(0),
      I1 => parity_word_cnt_reg(1),
      O => p_0_in(1)
    );
\parity_word_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => parity_word_cnt_reg(2),
      I1 => parity_word_cnt_reg(1),
      I2 => parity_word_cnt_reg(0),
      O => p_0_in(2)
    );
\parity_word_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => parity_word_cnt_reg(3),
      I1 => parity_word_cnt_reg(2),
      I2 => parity_word_cnt_reg(0),
      I3 => parity_word_cnt_reg(1),
      O => p_0_in(3)
    );
\parity_word_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \parity_word_cnt[0]_i_1__0_n_0\,
      Q => parity_word_cnt_reg(0),
      R => SR(0)
    );
\parity_word_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => p_0_in(1),
      Q => parity_word_cnt_reg(1),
      R => SR(0)
    );
\parity_word_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => p_0_in(2),
      Q => parity_word_cnt_reg(2),
      R => SR(0)
    );
\parity_word_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => p_0_in(3),
      Q => parity_word_cnt_reg(3),
      R => SR(0)
    );
\tx_data_reg[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \tx_data_reg[0]_i_2__0_n_0\,
      I1 => \block_word_cnt_reg[3]\,
      I2 => \pattern_reg_reg[10]\(0),
      I3 => \block_word_cnt_reg[0]\,
      I4 => test_init_cnt_reg(0),
      I5 => \block_word_cnt_reg[0]_0\,
      O => D(0)
    );
\tx_data_reg[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3F5FFFF0FFFF"
    )
        port map (
      I0 => hor_parity_word(0),
      I1 => ver_parity_word(0),
      I2 => \block_word_cnt_reg[4]\(2),
      I3 => \block_word_cnt_reg[4]\(0),
      I4 => \block_word_cnt_reg[4]\(1),
      I5 => \block_word_cnt_reg[4]\(3),
      O => \tx_data_reg[0]_i_2__0_n_0\
    );
\tx_data_reg[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAEAEAEFFAEAE"
    )
        port map (
      I0 => \tx_data_reg[10]_i_2__0_n_0\,
      I1 => \pattern_reg_reg[10]\(7),
      I2 => \block_word_cnt_reg[2]_0\,
      I3 => \block_word_cnt_reg[0]_1\,
      I4 => test_init_cnt_reg(2),
      I5 => \block_word_cnt_reg[4]_4\,
      O => D(3)
    );
\tx_data_reg[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEEFAAAAA"
    )
        port map (
      I0 => \block_word_cnt_reg[2]_1\,
      I1 => hor_parity_word(10),
      I2 => ver_parity_word(10),
      I3 => \block_word_cnt_reg[4]_3\,
      I4 => \block_word_cnt_reg[3]\,
      I5 => \block_word_cnt_reg[2]_2\,
      O => \tx_data_reg[10]_i_2__0_n_0\
    );
\tx_data_reg[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFEEEFFEEEEEE"
    )
        port map (
      I0 => \block_word_cnt_reg[2]\,
      I1 => \block_word_cnt_reg[4]_1\,
      I2 => hor_parity_word(11),
      I3 => \block_word_cnt_reg[4]_2\,
      I4 => ver_parity_word(11),
      I5 => \block_word_cnt_reg[4]_3\,
      O => D(4)
    );
\tx_data_reg[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0DDDDDDD0DD"
    )
        port map (
      I0 => test_init_cnt_reg(3),
      I1 => \block_word_cnt_reg[4]_6\,
      I2 => \block_word_cnt_reg[2]_2\,
      I3 => ver_parity_word(12),
      I4 => \block_word_cnt_reg[4]_3\,
      I5 => hor_parity_word(12),
      O => \tx_data_reg_reg[12]\
    );
\tx_data_reg[13]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B00080000000000"
    )
        port map (
      I0 => ver_parity_word(13),
      I1 => \block_word_cnt_reg[4]\(0),
      I2 => \block_word_cnt_reg[4]\(1),
      I3 => \block_word_cnt_reg[4]\(3),
      I4 => hor_parity_word(13),
      I5 => \block_word_cnt_reg[4]\(2),
      O => \tx_data_reg_reg[13]\
    );
\tx_data_reg[14]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B00080000000000"
    )
        port map (
      I0 => ver_parity_word(14),
      I1 => \block_word_cnt_reg[4]\(0),
      I2 => \block_word_cnt_reg[4]\(1),
      I3 => \block_word_cnt_reg[4]\(3),
      I4 => hor_parity_word(14),
      I5 => \block_word_cnt_reg[4]\(2),
      O => \tx_data_reg_reg[14]\
    );
\tx_data_reg[15]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08000C0008000000"
    )
        port map (
      I0 => ver_parity_word(15),
      I1 => \block_word_cnt_reg[4]\(2),
      I2 => \block_word_cnt_reg[4]\(1),
      I3 => \block_word_cnt_reg[4]\(3),
      I4 => \block_word_cnt_reg[4]\(0),
      I5 => hor_parity_word(15),
      O => \tx_data_reg_reg[15]\
    );
\tx_data_reg[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FF10FF10FF1010"
    )
        port map (
      I0 => \block_word_cnt_reg[4]\(0),
      I1 => \block_word_cnt_reg[4]_4\,
      I2 => test_init_cnt_reg(1),
      I3 => \tx_data_reg[1]_i_2_n_0\,
      I4 => \pattern_reg_reg[10]\(1),
      I5 => \block_word_cnt_reg[3]\,
      O => D(1)
    );
\tx_data_reg[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BABF"
    )
        port map (
      I0 => \block_word_cnt_reg[2]_2\,
      I1 => hor_parity_word(1),
      I2 => \block_word_cnt_reg[4]_3\,
      I3 => ver_parity_word(1),
      I4 => \pattern_reg_reg[1]\,
      O => \tx_data_reg[1]_i_2_n_0\
    );
\tx_data_reg[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C08000800000000"
    )
        port map (
      I0 => hor_parity_word(2),
      I1 => \block_word_cnt_reg[4]\(3),
      I2 => \block_word_cnt_reg[4]\(1),
      I3 => \block_word_cnt_reg[4]\(0),
      I4 => ver_parity_word(2),
      I5 => \block_word_cnt_reg[4]\(2),
      O => \tx_data_reg_reg[2]\
    );
\tx_data_reg[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8F8080DFDFD080"
    )
        port map (
      I0 => \block_word_cnt_reg[4]\(2),
      I1 => \tx_data_reg[3]_i_2__0_n_0\,
      I2 => \block_word_cnt_reg[3]\,
      I3 => \block_word_cnt_reg[4]_0\,
      I4 => \pattern_reg_reg[10]\(2),
      I5 => \test_init_cnt_reg_1__s_net_1\,
      O => D(2)
    );
\tx_data_reg[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => ver_parity_word(3),
      I1 => \block_word_cnt_reg[4]\(0),
      I2 => hor_parity_word(3),
      I3 => \block_word_cnt_reg[4]\(3),
      I4 => \block_word_cnt_reg[4]\(1),
      I5 => \pattern_reg_reg[10]\(2),
      O => \tx_data_reg[3]_i_2__0_n_0\
    );
\tx_data_reg[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B00080000000000"
    )
        port map (
      I0 => ver_parity_word(4),
      I1 => \block_word_cnt_reg[4]\(0),
      I2 => \block_word_cnt_reg[4]\(1),
      I3 => \block_word_cnt_reg[4]\(3),
      I4 => hor_parity_word(4),
      I5 => \block_word_cnt_reg[4]\(2),
      O => \tx_data_reg_reg[4]\
    );
\tx_data_reg[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF44F4F444444444"
    )
        port map (
      I0 => \block_word_cnt_reg[4]_5\,
      I1 => \pattern_reg_reg[10]\(3),
      I2 => ver_parity_word(5),
      I3 => hor_parity_word(5),
      I4 => \block_word_cnt_reg[4]_3\,
      I5 => \block_word_cnt_reg[4]_2\,
      O => \tx_data_reg_reg[5]\
    );
\tx_data_reg[6]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0058000000580"
    )
        port map (
      I0 => \block_word_cnt_reg[4]\(2),
      I1 => hor_parity_word(6),
      I2 => \block_word_cnt_reg[4]\(3),
      I3 => \block_word_cnt_reg[4]\(1),
      I4 => \block_word_cnt_reg[4]\(0),
      I5 => ver_parity_word(6),
      O => \tx_data_reg_reg[6]\
    );
\tx_data_reg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF44F4F444444444"
    )
        port map (
      I0 => \block_word_cnt_reg[4]_5\,
      I1 => \pattern_reg_reg[10]\(4),
      I2 => ver_parity_word(7),
      I3 => hor_parity_word(7),
      I4 => \block_word_cnt_reg[4]_3\,
      I5 => \block_word_cnt_reg[4]_2\,
      O => \tx_data_reg_reg[7]\
    );
\tx_data_reg[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1F1FDFDFDF1FDF"
    )
        port map (
      I0 => \pattern_reg_reg[10]\(5),
      I1 => \block_word_cnt_reg[4]_7\,
      I2 => \block_word_cnt_reg[4]\(2),
      I3 => ver_parity_word(8),
      I4 => \block_word_cnt_reg[4]_3\,
      I5 => hor_parity_word(8),
      O => \tx_data_reg_reg[8]\
    );
\tx_data_reg[9]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF44F4F444444444"
    )
        port map (
      I0 => \block_word_cnt_reg[4]_5\,
      I1 => \pattern_reg_reg[10]\(6),
      I2 => ver_parity_word(9),
      I3 => hor_parity_word(9),
      I4 => \block_word_cnt_reg[4]_3\,
      I5 => \block_word_cnt_reg[4]_2\,
      O => \tx_data_reg_reg[9]\
    );
\ver_parity_word_reg[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ver_parity_word(0),
      I1 => Q(0),
      O => \ver_parity_word_reg[0]_i_1__0_n_0\
    );
\ver_parity_word_reg[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ver_parity_word(10),
      I1 => Q(10),
      O => \ver_parity_word_reg[10]_i_1__0_n_0\
    );
\ver_parity_word_reg[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ver_parity_word(11),
      I1 => Q(11),
      O => \ver_parity_word_reg[11]_i_1__0_n_0\
    );
\ver_parity_word_reg[12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ver_parity_word(12),
      I1 => Q(12),
      O => \ver_parity_word_reg[12]_i_1__0_n_0\
    );
\ver_parity_word_reg[13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ver_parity_word(13),
      I1 => Q(13),
      O => \ver_parity_word_reg[13]_i_1__0_n_0\
    );
\ver_parity_word_reg[14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ver_parity_word(14),
      I1 => Q(14),
      O => \ver_parity_word_reg[14]_i_1__0_n_0\
    );
\ver_parity_word_reg[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ver_parity_word(15),
      I1 => Q(15),
      O => \ver_parity_word_reg[15]_i_1__0_n_0\
    );
\ver_parity_word_reg[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ver_parity_word(1),
      I1 => Q(1),
      O => \ver_parity_word_reg[1]_i_1__0_n_0\
    );
\ver_parity_word_reg[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ver_parity_word(2),
      I1 => Q(2),
      O => \ver_parity_word_reg[2]_i_1__0_n_0\
    );
\ver_parity_word_reg[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ver_parity_word(3),
      I1 => Q(3),
      O => \ver_parity_word_reg[3]_i_1__0_n_0\
    );
\ver_parity_word_reg[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ver_parity_word(4),
      I1 => Q(4),
      O => \ver_parity_word_reg[4]_i_1__0_n_0\
    );
\ver_parity_word_reg[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ver_parity_word(5),
      I1 => Q(5),
      O => \ver_parity_word_reg[5]_i_1__0_n_0\
    );
\ver_parity_word_reg[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ver_parity_word(6),
      I1 => Q(6),
      O => \ver_parity_word_reg[6]_i_1__0_n_0\
    );
\ver_parity_word_reg[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ver_parity_word(7),
      I1 => Q(7),
      O => \ver_parity_word_reg[7]_i_1__0_n_0\
    );
\ver_parity_word_reg[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ver_parity_word(8),
      I1 => Q(8),
      O => \ver_parity_word_reg[8]_i_1__0_n_0\
    );
\ver_parity_word_reg[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ver_parity_word(9),
      I1 => Q(9),
      O => \ver_parity_word_reg[9]_i_1__0_n_0\
    );
\ver_parity_word_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \ver_parity_word_reg[0]_i_1__0_n_0\,
      Q => ver_parity_word(0),
      R => SR(0)
    );
\ver_parity_word_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \ver_parity_word_reg[10]_i_1__0_n_0\,
      Q => ver_parity_word(10),
      R => SR(0)
    );
\ver_parity_word_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \ver_parity_word_reg[11]_i_1__0_n_0\,
      Q => ver_parity_word(11),
      R => SR(0)
    );
\ver_parity_word_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \ver_parity_word_reg[12]_i_1__0_n_0\,
      Q => ver_parity_word(12),
      R => SR(0)
    );
\ver_parity_word_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \ver_parity_word_reg[13]_i_1__0_n_0\,
      Q => ver_parity_word(13),
      R => SR(0)
    );
\ver_parity_word_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \ver_parity_word_reg[14]_i_1__0_n_0\,
      Q => ver_parity_word(14),
      R => SR(0)
    );
\ver_parity_word_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \ver_parity_word_reg[15]_i_1__0_n_0\,
      Q => ver_parity_word(15),
      R => SR(0)
    );
\ver_parity_word_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \ver_parity_word_reg[1]_i_1__0_n_0\,
      Q => ver_parity_word(1),
      R => SR(0)
    );
\ver_parity_word_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \ver_parity_word_reg[2]_i_1__0_n_0\,
      Q => ver_parity_word(2),
      R => SR(0)
    );
\ver_parity_word_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \ver_parity_word_reg[3]_i_1__0_n_0\,
      Q => ver_parity_word(3),
      R => SR(0)
    );
\ver_parity_word_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \ver_parity_word_reg[4]_i_1__0_n_0\,
      Q => ver_parity_word(4),
      R => SR(0)
    );
\ver_parity_word_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \ver_parity_word_reg[5]_i_1__0_n_0\,
      Q => ver_parity_word(5),
      R => SR(0)
    );
\ver_parity_word_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \ver_parity_word_reg[6]_i_1__0_n_0\,
      Q => ver_parity_word(6),
      R => SR(0)
    );
\ver_parity_word_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \ver_parity_word_reg[7]_i_1__0_n_0\,
      Q => ver_parity_word(7),
      R => SR(0)
    );
\ver_parity_word_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \ver_parity_word_reg[8]_i_1__0_n_0\,
      Q => ver_parity_word(8),
      R => SR(0)
    );
\ver_parity_word_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \ver_parity_word_reg[9]_i_1__0_n_0\,
      Q => ver_parity_word(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_parity_encoder_35 is
  port (
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \tx_data_reg_reg[5]\ : out STD_LOGIC;
    \tx_data_reg_reg[7]\ : out STD_LOGIC;
    \tx_data_reg_reg[8]\ : out STD_LOGIC;
    \tx_data_reg_reg[9]\ : out STD_LOGIC;
    \tx_data_reg_reg[2]\ : out STD_LOGIC;
    \tx_data_reg_reg[3]\ : out STD_LOGIC;
    \tx_data_reg_reg[4]\ : out STD_LOGIC;
    \tx_data_reg_reg[6]\ : out STD_LOGIC;
    \tx_data_reg_reg[13]\ : out STD_LOGIC;
    \tx_data_reg_reg[14]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_word_valid : in STD_LOGIC;
    \block_word_cnt_reg[4]\ : in STD_LOGIC;
    test_init_cnt_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \block_word_cnt_reg[2]\ : in STD_LOGIC;
    \pattern_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \block_word_cnt_reg[2]_0\ : in STD_LOGIC;
    \block_word_cnt_reg[4]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \block_word_cnt_reg[3]\ : in STD_LOGIC;
    \pattern_reg_reg[12]\ : in STD_LOGIC;
    \block_word_cnt_reg[4]_1\ : in STD_LOGIC;
    \block_word_cnt_reg[4]_2\ : in STD_LOGIC;
    \block_word_cnt_reg[0]\ : in STD_LOGIC;
    \block_word_cnt_reg[4]_3\ : in STD_LOGIC;
    \pattern_reg_reg[0]\ : in STD_LOGIC;
    \block_word_cnt_reg[4]_4\ : in STD_LOGIC;
    \block_word_cnt_reg[1]\ : in STD_LOGIC;
    \block_word_cnt_reg[4]_5\ : in STD_LOGIC;
    \block_word_cnt_reg[4]_6\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    GT0_TXUSRCLK_OUT : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_parity_encoder_35 : entity is "parity_encoder";
end gtx3g_bert_0_parity_encoder_35;

architecture STRUCTURE of gtx3g_bert_0_parity_encoder_35 is
  signal hor_parity_word : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal hor_parity_word_reg1 : STD_LOGIC;
  signal \hor_parity_word_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \parity_word_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \parity_word_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \tx_data_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \tx_data_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \tx_data_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \tx_data_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \tx_data_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal ver_parity_word : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ver_parity_word_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \ver_parity_word_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \ver_parity_word_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \ver_parity_word_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \ver_parity_word_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \ver_parity_word_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \ver_parity_word_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \ver_parity_word_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \ver_parity_word_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \ver_parity_word_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \ver_parity_word_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \ver_parity_word_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \ver_parity_word_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \ver_parity_word_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \ver_parity_word_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \ver_parity_word_reg[9]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \hor_parity_word_reg[0]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \hor_parity_word_reg[10]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \hor_parity_word_reg[10]_i_2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \hor_parity_word_reg[12]_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \hor_parity_word_reg[13]_i_2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \hor_parity_word_reg[14]_i_2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \hor_parity_word_reg[15]_i_3\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \hor_parity_word_reg[15]_i_4\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \hor_parity_word_reg[15]_i_6\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \hor_parity_word_reg[2]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \hor_parity_word_reg[2]_i_2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \hor_parity_word_reg[4]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \parity_word_cnt[0]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \parity_word_cnt[1]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \parity_word_cnt[2]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \parity_word_cnt[3]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \ver_parity_word_reg[14]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \ver_parity_word_reg[6]_i_1\ : label is "soft_lutpair81";
begin
\hor_parity_word_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => hor_parity_word_reg1,
      I1 => \parity_word_cnt_reg__0\(1),
      I2 => \parity_word_cnt_reg__0\(0),
      I3 => \hor_parity_word_reg[2]_i_2_n_0\,
      I4 => hor_parity_word(0),
      O => \hor_parity_word_reg[0]_i_1_n_0\
    );
\hor_parity_word_reg[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => hor_parity_word_reg1,
      I1 => \parity_word_cnt_reg__0\(0),
      I2 => \parity_word_cnt_reg__0\(1),
      I3 => \hor_parity_word_reg[10]_i_2_n_0\,
      I4 => hor_parity_word(10),
      O => \hor_parity_word_reg[10]_i_1_n_0\
    );
\hor_parity_word_reg[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \parity_word_cnt_reg__0\(2),
      I1 => data_word_valid,
      I2 => \parity_word_cnt_reg__0\(3),
      O => \hor_parity_word_reg[10]_i_2_n_0\
    );
\hor_parity_word_reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => hor_parity_word_reg1,
      I1 => \hor_parity_word_reg[15]_i_3_n_0\,
      I2 => \parity_word_cnt_reg__0\(3),
      I3 => data_word_valid,
      I4 => \parity_word_cnt_reg__0\(2),
      I5 => hor_parity_word(11),
      O => \hor_parity_word_reg[11]_i_1_n_0\
    );
\hor_parity_word_reg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => hor_parity_word_reg1,
      I1 => \parity_word_cnt_reg__0\(3),
      I2 => data_word_valid,
      I3 => \parity_word_cnt_reg__0\(2),
      I4 => \hor_parity_word_reg[12]_i_2_n_0\,
      I5 => hor_parity_word(12),
      O => \hor_parity_word_reg[12]_i_1_n_0\
    );
\hor_parity_word_reg[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \parity_word_cnt_reg__0\(0),
      I1 => \parity_word_cnt_reg__0\(1),
      O => \hor_parity_word_reg[12]_i_2_n_0\
    );
\hor_parity_word_reg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => hor_parity_word_reg1,
      I1 => \hor_parity_word_reg[13]_i_2_n_0\,
      I2 => \parity_word_cnt_reg__0\(3),
      I3 => data_word_valid,
      I4 => \parity_word_cnt_reg__0\(2),
      I5 => hor_parity_word(13),
      O => \hor_parity_word_reg[13]_i_1_n_0\
    );
\hor_parity_word_reg[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \parity_word_cnt_reg__0\(0),
      I1 => \parity_word_cnt_reg__0\(1),
      O => \hor_parity_word_reg[13]_i_2_n_0\
    );
\hor_parity_word_reg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => hor_parity_word_reg1,
      I1 => \hor_parity_word_reg[14]_i_2_n_0\,
      I2 => \parity_word_cnt_reg__0\(3),
      I3 => data_word_valid,
      I4 => \parity_word_cnt_reg__0\(2),
      I5 => hor_parity_word(14),
      O => \hor_parity_word_reg[14]_i_1_n_0\
    );
\hor_parity_word_reg[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \parity_word_cnt_reg__0\(1),
      I1 => \parity_word_cnt_reg__0\(0),
      O => \hor_parity_word_reg[14]_i_2_n_0\
    );
\hor_parity_word_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => hor_parity_word_reg1,
      I1 => \parity_word_cnt_reg__0\(2),
      I2 => \hor_parity_word_reg[15]_i_3_n_0\,
      I3 => data_word_valid,
      I4 => \parity_word_cnt_reg__0\(3),
      I5 => hor_parity_word(15),
      O => \hor_parity_word_reg[15]_i_1_n_0\
    );
\hor_parity_word_reg[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \hor_parity_word_reg[15]_i_4_n_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \hor_parity_word_reg[15]_i_5_n_0\,
      O => hor_parity_word_reg1
    );
\hor_parity_word_reg[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \parity_word_cnt_reg__0\(0),
      I1 => \parity_word_cnt_reg__0\(1),
      O => \hor_parity_word_reg[15]_i_3_n_0\
    );
\hor_parity_word_reg[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => Q(0),
      I3 => Q(1),
      O => \hor_parity_word_reg[15]_i_4_n_0\
    );
\hor_parity_word_reg[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => Q(13),
      I3 => Q(12),
      I4 => \hor_parity_word_reg[15]_i_6_n_0\,
      O => \hor_parity_word_reg[15]_i_5_n_0\
    );
\hor_parity_word_reg[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(14),
      I1 => Q(15),
      I2 => Q(8),
      I3 => Q(9),
      O => \hor_parity_word_reg[15]_i_6_n_0\
    );
\hor_parity_word_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => hor_parity_word_reg1,
      I1 => \parity_word_cnt_reg__0\(1),
      I2 => \parity_word_cnt_reg__0\(0),
      I3 => \hor_parity_word_reg[2]_i_2_n_0\,
      I4 => hor_parity_word(1),
      O => \hor_parity_word_reg[1]_i_1_n_0\
    );
\hor_parity_word_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => hor_parity_word_reg1,
      I1 => \parity_word_cnt_reg__0\(0),
      I2 => \parity_word_cnt_reg__0\(1),
      I3 => \hor_parity_word_reg[2]_i_2_n_0\,
      I4 => hor_parity_word(2),
      O => \hor_parity_word_reg[2]_i_1_n_0\
    );
\hor_parity_word_reg[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \parity_word_cnt_reg__0\(2),
      I1 => data_word_valid,
      I2 => \parity_word_cnt_reg__0\(3),
      O => \hor_parity_word_reg[2]_i_2_n_0\
    );
\hor_parity_word_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => hor_parity_word_reg1,
      I1 => \hor_parity_word_reg[15]_i_3_n_0\,
      I2 => \parity_word_cnt_reg__0\(3),
      I3 => data_word_valid,
      I4 => \parity_word_cnt_reg__0\(2),
      I5 => hor_parity_word(3),
      O => \hor_parity_word_reg[3]_i_1_n_0\
    );
\hor_parity_word_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => hor_parity_word_reg1,
      I1 => \parity_word_cnt_reg__0\(1),
      I2 => \parity_word_cnt_reg__0\(0),
      I3 => \hor_parity_word_reg[6]_i_2_n_0\,
      I4 => hor_parity_word(4),
      O => \hor_parity_word_reg[4]_i_1_n_0\
    );
\hor_parity_word_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => hor_parity_word_reg1,
      I1 => \parity_word_cnt_reg__0\(1),
      I2 => \parity_word_cnt_reg__0\(0),
      I3 => \hor_parity_word_reg[6]_i_2_n_0\,
      I4 => hor_parity_word(5),
      O => \hor_parity_word_reg[5]_i_1_n_0\
    );
\hor_parity_word_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => hor_parity_word_reg1,
      I1 => \parity_word_cnt_reg__0\(0),
      I2 => \parity_word_cnt_reg__0\(1),
      I3 => \hor_parity_word_reg[6]_i_2_n_0\,
      I4 => hor_parity_word(6),
      O => \hor_parity_word_reg[6]_i_1_n_0\
    );
\hor_parity_word_reg[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => data_word_valid,
      I1 => \parity_word_cnt_reg__0\(3),
      I2 => \parity_word_cnt_reg__0\(2),
      O => \hor_parity_word_reg[6]_i_2_n_0\
    );
\hor_parity_word_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => hor_parity_word_reg1,
      I1 => \hor_parity_word_reg[15]_i_3_n_0\,
      I2 => \parity_word_cnt_reg__0\(2),
      I3 => \parity_word_cnt_reg__0\(3),
      I4 => data_word_valid,
      I5 => hor_parity_word(7),
      O => \hor_parity_word_reg[7]_i_1_n_0\
    );
\hor_parity_word_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => hor_parity_word_reg1,
      I1 => \parity_word_cnt_reg__0\(1),
      I2 => \parity_word_cnt_reg__0\(0),
      I3 => \hor_parity_word_reg[10]_i_2_n_0\,
      I4 => hor_parity_word(8),
      O => \hor_parity_word_reg[8]_i_1_n_0\
    );
\hor_parity_word_reg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => hor_parity_word_reg1,
      I1 => \parity_word_cnt_reg__0\(1),
      I2 => \parity_word_cnt_reg__0\(0),
      I3 => \hor_parity_word_reg[10]_i_2_n_0\,
      I4 => hor_parity_word(9),
      O => \hor_parity_word_reg[9]_i_1_n_0\
    );
\hor_parity_word_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \hor_parity_word_reg[0]_i_1_n_0\,
      Q => hor_parity_word(0),
      R => SR(0)
    );
\hor_parity_word_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \hor_parity_word_reg[10]_i_1_n_0\,
      Q => hor_parity_word(10),
      R => SR(0)
    );
\hor_parity_word_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \hor_parity_word_reg[11]_i_1_n_0\,
      Q => hor_parity_word(11),
      R => SR(0)
    );
\hor_parity_word_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \hor_parity_word_reg[12]_i_1_n_0\,
      Q => hor_parity_word(12),
      R => SR(0)
    );
\hor_parity_word_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \hor_parity_word_reg[13]_i_1_n_0\,
      Q => hor_parity_word(13),
      R => SR(0)
    );
\hor_parity_word_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \hor_parity_word_reg[14]_i_1_n_0\,
      Q => hor_parity_word(14),
      R => SR(0)
    );
\hor_parity_word_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \hor_parity_word_reg[15]_i_1_n_0\,
      Q => hor_parity_word(15),
      R => SR(0)
    );
\hor_parity_word_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \hor_parity_word_reg[1]_i_1_n_0\,
      Q => hor_parity_word(1),
      R => SR(0)
    );
\hor_parity_word_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \hor_parity_word_reg[2]_i_1_n_0\,
      Q => hor_parity_word(2),
      R => SR(0)
    );
\hor_parity_word_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \hor_parity_word_reg[3]_i_1_n_0\,
      Q => hor_parity_word(3),
      R => SR(0)
    );
\hor_parity_word_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \hor_parity_word_reg[4]_i_1_n_0\,
      Q => hor_parity_word(4),
      R => SR(0)
    );
\hor_parity_word_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \hor_parity_word_reg[5]_i_1_n_0\,
      Q => hor_parity_word(5),
      R => SR(0)
    );
\hor_parity_word_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \hor_parity_word_reg[6]_i_1_n_0\,
      Q => hor_parity_word(6),
      R => SR(0)
    );
\hor_parity_word_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \hor_parity_word_reg[7]_i_1_n_0\,
      Q => hor_parity_word(7),
      R => SR(0)
    );
\hor_parity_word_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \hor_parity_word_reg[8]_i_1_n_0\,
      Q => hor_parity_word(8),
      R => SR(0)
    );
\hor_parity_word_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \hor_parity_word_reg[9]_i_1_n_0\,
      Q => hor_parity_word(9),
      R => SR(0)
    );
\parity_word_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \parity_word_cnt_reg__0\(0),
      O => \parity_word_cnt[0]_i_1_n_0\
    );
\parity_word_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \parity_word_cnt_reg__0\(0),
      I1 => \parity_word_cnt_reg__0\(1),
      O => p_0_in(1)
    );
\parity_word_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \parity_word_cnt_reg__0\(2),
      I1 => \parity_word_cnt_reg__0\(1),
      I2 => \parity_word_cnt_reg__0\(0),
      O => p_0_in(2)
    );
\parity_word_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \parity_word_cnt_reg__0\(3),
      I1 => \parity_word_cnt_reg__0\(2),
      I2 => \parity_word_cnt_reg__0\(0),
      I3 => \parity_word_cnt_reg__0\(1),
      O => p_0_in(3)
    );
\parity_word_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \parity_word_cnt[0]_i_1_n_0\,
      Q => \parity_word_cnt_reg__0\(0),
      R => SR(0)
    );
\parity_word_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => p_0_in(1),
      Q => \parity_word_cnt_reg__0\(1),
      R => SR(0)
    );
\parity_word_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => p_0_in(2),
      Q => \parity_word_cnt_reg__0\(2),
      R => SR(0)
    );
\parity_word_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => p_0_in(3),
      Q => \parity_word_cnt_reg__0\(3),
      R => SR(0)
    );
\tx_data_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F4F4FFF4F4F4"
    )
        port map (
      I0 => \tx_data_reg[0]_i_2_n_0\,
      I1 => \block_word_cnt_reg[3]\,
      I2 => \pattern_reg_reg[0]\,
      I3 => \block_word_cnt_reg[4]_4\,
      I4 => test_init_cnt_reg(0),
      I5 => \block_word_cnt_reg[4]_0\(0),
      O => D(0)
    );
\tx_data_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5F3FFFF0FFFF"
    )
        port map (
      I0 => ver_parity_word(0),
      I1 => hor_parity_word(0),
      I2 => \block_word_cnt_reg[4]_0\(2),
      I3 => \block_word_cnt_reg[4]_0\(0),
      I4 => \block_word_cnt_reg[4]_0\(1),
      I5 => \block_word_cnt_reg[4]_0\(3),
      O => \tx_data_reg[0]_i_2_n_0\
    );
\tx_data_reg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04FF04FFFFFF04"
    )
        port map (
      I0 => \block_word_cnt_reg[4]\,
      I1 => test_init_cnt_reg(1),
      I2 => \block_word_cnt_reg[2]\,
      I3 => \tx_data_reg[10]_i_2_n_0\,
      I4 => \pattern_reg_reg[15]\(4),
      I5 => \block_word_cnt_reg[2]_0\,
      O => D(2)
    );
\tx_data_reg[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEAAEAA"
    )
        port map (
      I0 => \block_word_cnt_reg[1]\,
      I1 => \block_word_cnt_reg[4]_2\,
      I2 => \block_word_cnt_reg[4]_1\,
      I3 => ver_parity_word(10),
      I4 => hor_parity_word(10),
      O => \tx_data_reg[10]_i_2_n_0\
    );
\tx_data_reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF10FF10FFFFFF10"
    )
        port map (
      I0 => \block_word_cnt_reg[2]\,
      I1 => \block_word_cnt_reg[4]\,
      I2 => test_init_cnt_reg(2),
      I3 => \tx_data_reg[11]_i_3_n_0\,
      I4 => \pattern_reg_reg[15]\(5),
      I5 => \block_word_cnt_reg[2]_0\,
      O => D(3)
    );
\tx_data_reg[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEAAAAA"
    )
        port map (
      I0 => \block_word_cnt_reg[1]\,
      I1 => hor_parity_word(11),
      I2 => \block_word_cnt_reg[4]_1\,
      I3 => ver_parity_word(11),
      I4 => \block_word_cnt_reg[4]_2\,
      O => \tx_data_reg[11]_i_3_n_0\
    );
\tx_data_reg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF020000"
    )
        port map (
      I0 => test_init_cnt_reg(3),
      I1 => \block_word_cnt_reg[4]_0\(2),
      I2 => \block_word_cnt_reg[4]\,
      I3 => \tx_data_reg[12]_i_2_n_0\,
      I4 => \block_word_cnt_reg[3]\,
      I5 => \pattern_reg_reg[12]\,
      O => D(4)
    );
\tx_data_reg[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA000000000000"
    )
        port map (
      I0 => hor_parity_word(12),
      I1 => ver_parity_word(12),
      I2 => \block_word_cnt_reg[4]_0\(0),
      I3 => \block_word_cnt_reg[4]_0\(1),
      I4 => \block_word_cnt_reg[4]_0\(3),
      I5 => \block_word_cnt_reg[4]_0\(2),
      O => \tx_data_reg[12]_i_2_n_0\
    );
\tx_data_reg[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B00080000000000"
    )
        port map (
      I0 => ver_parity_word(13),
      I1 => \block_word_cnt_reg[4]_0\(0),
      I2 => \block_word_cnt_reg[4]_0\(1),
      I3 => \block_word_cnt_reg[4]_0\(3),
      I4 => hor_parity_word(13),
      I5 => \block_word_cnt_reg[4]_0\(2),
      O => \tx_data_reg_reg[13]\
    );
\tx_data_reg[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B00080000000000"
    )
        port map (
      I0 => ver_parity_word(14),
      I1 => \block_word_cnt_reg[4]_0\(0),
      I2 => \block_word_cnt_reg[4]_0\(1),
      I3 => \block_word_cnt_reg[4]_0\(3),
      I4 => hor_parity_word(14),
      I5 => \block_word_cnt_reg[4]_0\(2),
      O => \tx_data_reg_reg[14]\
    );
\tx_data_reg[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0200"
    )
        port map (
      I0 => \block_word_cnt_reg[3]\,
      I1 => \block_word_cnt_reg[4]_0\(2),
      I2 => \block_word_cnt_reg[4]\,
      I3 => test_init_cnt_reg(4),
      I4 => \tx_data_reg[15]_i_4_n_0\,
      O => D(5)
    );
\tx_data_reg[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF444444F444444"
    )
        port map (
      I0 => \block_word_cnt_reg[4]_6\,
      I1 => \pattern_reg_reg[15]\(6),
      I2 => \block_word_cnt_reg[4]_1\,
      I3 => ver_parity_word(15),
      I4 => \block_word_cnt_reg[4]_2\,
      I5 => hor_parity_word(15),
      O => \tx_data_reg[15]_i_4_n_0\
    );
\tx_data_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFB800"
    )
        port map (
      I0 => hor_parity_word(1),
      I1 => \block_word_cnt_reg[4]_1\,
      I2 => ver_parity_word(1),
      I3 => \block_word_cnt_reg[4]_2\,
      I4 => \block_word_cnt_reg[0]\,
      I5 => \block_word_cnt_reg[4]_3\,
      O => D(1)
    );
\tx_data_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B00080000000000"
    )
        port map (
      I0 => ver_parity_word(2),
      I1 => \block_word_cnt_reg[4]_0\(0),
      I2 => \block_word_cnt_reg[4]_0\(1),
      I3 => \block_word_cnt_reg[4]_0\(3),
      I4 => hor_parity_word(2),
      I5 => \block_word_cnt_reg[4]_0\(2),
      O => \tx_data_reg_reg[2]\
    );
\tx_data_reg[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF35FFFFFFFFFFFF"
    )
        port map (
      I0 => hor_parity_word(3),
      I1 => ver_parity_word(3),
      I2 => \block_word_cnt_reg[4]_0\(0),
      I3 => \block_word_cnt_reg[4]_0\(1),
      I4 => \block_word_cnt_reg[4]_0\(3),
      I5 => \block_word_cnt_reg[4]_0\(2),
      O => \tx_data_reg_reg[3]\
    );
\tx_data_reg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B00080000000000"
    )
        port map (
      I0 => ver_parity_word(4),
      I1 => \block_word_cnt_reg[4]_0\(0),
      I2 => \block_word_cnt_reg[4]_0\(1),
      I3 => \block_word_cnt_reg[4]_0\(3),
      I4 => hor_parity_word(4),
      I5 => \block_word_cnt_reg[4]_0\(2),
      O => \tx_data_reg_reg[4]\
    );
\tx_data_reg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \block_word_cnt_reg[4]_5\,
      I1 => \pattern_reg_reg[15]\(0),
      I2 => hor_parity_word(5),
      I3 => \block_word_cnt_reg[4]_1\,
      I4 => ver_parity_word(5),
      I5 => \block_word_cnt_reg[4]_2\,
      O => \tx_data_reg_reg[5]\
    );
\tx_data_reg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA000000000000"
    )
        port map (
      I0 => hor_parity_word(6),
      I1 => ver_parity_word(6),
      I2 => \block_word_cnt_reg[4]_0\(0),
      I3 => \block_word_cnt_reg[4]_0\(1),
      I4 => \block_word_cnt_reg[4]_0\(3),
      I5 => \block_word_cnt_reg[4]_0\(2),
      O => \tx_data_reg_reg[6]\
    );
\tx_data_reg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \block_word_cnt_reg[4]_5\,
      I1 => \pattern_reg_reg[15]\(1),
      I2 => hor_parity_word(7),
      I3 => \block_word_cnt_reg[4]_1\,
      I4 => ver_parity_word(7),
      I5 => \block_word_cnt_reg[4]_2\,
      O => \tx_data_reg_reg[7]\
    );
\tx_data_reg[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => hor_parity_word(8),
      I1 => \block_word_cnt_reg[4]_1\,
      I2 => ver_parity_word(8),
      I3 => \block_word_cnt_reg[4]_2\,
      I4 => \block_word_cnt_reg[4]_5\,
      I5 => \pattern_reg_reg[15]\(2),
      O => \tx_data_reg_reg[8]\
    );
\tx_data_reg[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \block_word_cnt_reg[4]_5\,
      I1 => \pattern_reg_reg[15]\(3),
      I2 => hor_parity_word(9),
      I3 => \block_word_cnt_reg[4]_1\,
      I4 => ver_parity_word(9),
      I5 => \block_word_cnt_reg[4]_2\,
      O => \tx_data_reg_reg[9]\
    );
\ver_parity_word_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ver_parity_word(0),
      I1 => Q(0),
      O => \ver_parity_word_reg[0]_i_1_n_0\
    );
\ver_parity_word_reg[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ver_parity_word(10),
      I1 => Q(10),
      O => \ver_parity_word_reg[10]_i_1_n_0\
    );
\ver_parity_word_reg[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ver_parity_word(11),
      I1 => Q(11),
      O => \ver_parity_word_reg[11]_i_1_n_0\
    );
\ver_parity_word_reg[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ver_parity_word(12),
      I1 => Q(12),
      O => \ver_parity_word_reg[12]_i_1_n_0\
    );
\ver_parity_word_reg[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ver_parity_word(13),
      I1 => Q(13),
      O => \ver_parity_word_reg[13]_i_1_n_0\
    );
\ver_parity_word_reg[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ver_parity_word(14),
      I1 => Q(14),
      O => \ver_parity_word_reg[14]_i_1_n_0\
    );
\ver_parity_word_reg[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ver_parity_word(15),
      I1 => Q(15),
      O => \ver_parity_word_reg[15]_i_1_n_0\
    );
\ver_parity_word_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ver_parity_word(1),
      I1 => Q(1),
      O => \ver_parity_word_reg[1]_i_1_n_0\
    );
\ver_parity_word_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ver_parity_word(2),
      I1 => Q(2),
      O => \ver_parity_word_reg[2]_i_1_n_0\
    );
\ver_parity_word_reg[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ver_parity_word(3),
      I1 => Q(3),
      O => \ver_parity_word_reg[3]_i_1_n_0\
    );
\ver_parity_word_reg[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ver_parity_word(4),
      I1 => Q(4),
      O => \ver_parity_word_reg[4]_i_1_n_0\
    );
\ver_parity_word_reg[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ver_parity_word(5),
      I1 => Q(5),
      O => \ver_parity_word_reg[5]_i_1_n_0\
    );
\ver_parity_word_reg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ver_parity_word(6),
      I1 => Q(6),
      O => \ver_parity_word_reg[6]_i_1_n_0\
    );
\ver_parity_word_reg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ver_parity_word(7),
      I1 => Q(7),
      O => \ver_parity_word_reg[7]_i_1_n_0\
    );
\ver_parity_word_reg[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ver_parity_word(8),
      I1 => Q(8),
      O => \ver_parity_word_reg[8]_i_1_n_0\
    );
\ver_parity_word_reg[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ver_parity_word(9),
      I1 => Q(9),
      O => \ver_parity_word_reg[9]_i_1_n_0\
    );
\ver_parity_word_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \ver_parity_word_reg[0]_i_1_n_0\,
      Q => ver_parity_word(0),
      R => SR(0)
    );
\ver_parity_word_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \ver_parity_word_reg[10]_i_1_n_0\,
      Q => ver_parity_word(10),
      R => SR(0)
    );
\ver_parity_word_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \ver_parity_word_reg[11]_i_1_n_0\,
      Q => ver_parity_word(11),
      R => SR(0)
    );
\ver_parity_word_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \ver_parity_word_reg[12]_i_1_n_0\,
      Q => ver_parity_word(12),
      R => SR(0)
    );
\ver_parity_word_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \ver_parity_word_reg[13]_i_1_n_0\,
      Q => ver_parity_word(13),
      R => SR(0)
    );
\ver_parity_word_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \ver_parity_word_reg[14]_i_1_n_0\,
      Q => ver_parity_word(14),
      R => SR(0)
    );
\ver_parity_word_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \ver_parity_word_reg[15]_i_1_n_0\,
      Q => ver_parity_word(15),
      R => SR(0)
    );
\ver_parity_word_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \ver_parity_word_reg[1]_i_1_n_0\,
      Q => ver_parity_word(1),
      R => SR(0)
    );
\ver_parity_word_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \ver_parity_word_reg[2]_i_1_n_0\,
      Q => ver_parity_word(2),
      R => SR(0)
    );
\ver_parity_word_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \ver_parity_word_reg[3]_i_1_n_0\,
      Q => ver_parity_word(3),
      R => SR(0)
    );
\ver_parity_word_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \ver_parity_word_reg[4]_i_1_n_0\,
      Q => ver_parity_word(4),
      R => SR(0)
    );
\ver_parity_word_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \ver_parity_word_reg[5]_i_1_n_0\,
      Q => ver_parity_word(5),
      R => SR(0)
    );
\ver_parity_word_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \ver_parity_word_reg[6]_i_1_n_0\,
      Q => ver_parity_word(6),
      R => SR(0)
    );
\ver_parity_word_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \ver_parity_word_reg[7]_i_1_n_0\,
      Q => ver_parity_word(7),
      R => SR(0)
    );
\ver_parity_word_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \ver_parity_word_reg[8]_i_1_n_0\,
      Q => ver_parity_word(8),
      R => SR(0)
    );
\ver_parity_word_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \ver_parity_word_reg[9]_i_1_n_0\,
      Q => ver_parity_word(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_parity_encoder_45 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ver_correct_mask_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rx_data_r_track : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_word_valid : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    GT0_TXUSRCLK_OUT : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_parity_encoder_45 : entity is "parity_encoder";
end gtx3g_bert_0_parity_encoder_45;

architecture STRUCTURE of gtx3g_bert_0_parity_encoder_45 is
  signal hor_parity_word : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal hor_parity_word_reg1 : STD_LOGIC;
  signal \hor_parity_word_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[10]_i_2__1_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[13]_i_2__1_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[14]_i_2__1_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[15]_i_3__1_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[15]_i_4__1_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[15]_i_5__1_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[15]_i_6__1_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \hor_parity_word_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \parity_word_cnt[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \parity_word_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ver_parity_word : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ver_parity_word_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \ver_parity_word_reg[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \ver_parity_word_reg[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \ver_parity_word_reg[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \ver_parity_word_reg[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \ver_parity_word_reg[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \ver_parity_word_reg[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \ver_parity_word_reg[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \ver_parity_word_reg[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \ver_parity_word_reg[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \ver_parity_word_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \ver_parity_word_reg[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \ver_parity_word_reg[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \ver_parity_word_reg[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \ver_parity_word_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \ver_parity_word_reg[9]_i_1__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \hor_correct_mask[14]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \hor_correct_mask[6]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \hor_parity_word_reg[10]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \hor_parity_word_reg[10]_i_2__1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \hor_parity_word_reg[12]_i_2__1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \hor_parity_word_reg[13]_i_2__1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \hor_parity_word_reg[14]_i_2__1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \hor_parity_word_reg[15]_i_3__1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \hor_parity_word_reg[15]_i_4__1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \hor_parity_word_reg[15]_i_6__1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \hor_parity_word_reg[2]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \hor_parity_word_reg[2]_i_2__1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \hor_parity_word_reg[8]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \hor_parity_word_reg[9]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \parity_word_cnt[0]_i_1__1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \parity_word_cnt[1]_i_1__1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \parity_word_cnt[2]_i_1__1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \parity_word_cnt[3]_i_1__1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \ver_correct_mask[0]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \ver_correct_mask[10]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \ver_correct_mask[11]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \ver_correct_mask[12]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \ver_correct_mask[13]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \ver_correct_mask[14]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \ver_correct_mask[15]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \ver_correct_mask[1]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \ver_correct_mask[2]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \ver_correct_mask[3]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \ver_correct_mask[4]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \ver_correct_mask[5]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \ver_correct_mask[6]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \ver_correct_mask[7]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \ver_correct_mask[8]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \ver_correct_mask[9]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \ver_parity_word_reg[0]_i_1__1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \ver_parity_word_reg[10]_i_1__1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \ver_parity_word_reg[11]_i_1__1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \ver_parity_word_reg[12]_i_1__1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \ver_parity_word_reg[13]_i_1__1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \ver_parity_word_reg[14]_i_1__1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \ver_parity_word_reg[15]_i_1__1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \ver_parity_word_reg[1]_i_1__1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \ver_parity_word_reg[2]_i_1__1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \ver_parity_word_reg[3]_i_1__1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \ver_parity_word_reg[4]_i_1__1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \ver_parity_word_reg[5]_i_1__1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \ver_parity_word_reg[6]_i_1__1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \ver_parity_word_reg[7]_i_1__1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \ver_parity_word_reg[8]_i_1__1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \ver_parity_word_reg[9]_i_1__1\ : label is "soft_lutpair18";
begin
\hor_correct_mask[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_data_r_track(0),
      I1 => hor_parity_word(0),
      O => D(0)
    );
\hor_correct_mask[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_data_r_track(10),
      I1 => hor_parity_word(10),
      O => D(10)
    );
\hor_correct_mask[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_data_r_track(11),
      I1 => hor_parity_word(11),
      O => D(11)
    );
\hor_correct_mask[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_data_r_track(12),
      I1 => hor_parity_word(12),
      O => D(12)
    );
\hor_correct_mask[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_data_r_track(13),
      I1 => hor_parity_word(13),
      O => D(13)
    );
\hor_correct_mask[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_data_r_track(14),
      I1 => hor_parity_word(14),
      O => D(14)
    );
\hor_correct_mask[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_data_r_track(15),
      I1 => hor_parity_word(15),
      O => D(15)
    );
\hor_correct_mask[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_data_r_track(1),
      I1 => hor_parity_word(1),
      O => D(1)
    );
\hor_correct_mask[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_data_r_track(2),
      I1 => hor_parity_word(2),
      O => D(2)
    );
\hor_correct_mask[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_data_r_track(3),
      I1 => hor_parity_word(3),
      O => D(3)
    );
\hor_correct_mask[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_data_r_track(4),
      I1 => hor_parity_word(4),
      O => D(4)
    );
\hor_correct_mask[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_data_r_track(5),
      I1 => hor_parity_word(5),
      O => D(5)
    );
\hor_correct_mask[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_data_r_track(6),
      I1 => hor_parity_word(6),
      O => D(6)
    );
\hor_correct_mask[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_data_r_track(7),
      I1 => hor_parity_word(7),
      O => D(7)
    );
\hor_correct_mask[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_data_r_track(8),
      I1 => hor_parity_word(8),
      O => D(8)
    );
\hor_correct_mask[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_data_r_track(9),
      I1 => hor_parity_word(9),
      O => D(9)
    );
\hor_parity_word_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => hor_parity_word_reg1,
      I1 => \parity_word_cnt_reg__0\(1),
      I2 => \parity_word_cnt_reg__0\(0),
      I3 => \hor_parity_word_reg[2]_i_2__1_n_0\,
      I4 => hor_parity_word(0),
      O => \hor_parity_word_reg[0]_i_1_n_0\
    );
\hor_parity_word_reg[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => hor_parity_word_reg1,
      I1 => \parity_word_cnt_reg__0\(0),
      I2 => \parity_word_cnt_reg__0\(1),
      I3 => \hor_parity_word_reg[10]_i_2__1_n_0\,
      I4 => hor_parity_word(10),
      O => \hor_parity_word_reg[10]_i_1_n_0\
    );
\hor_parity_word_reg[10]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \parity_word_cnt_reg__0\(2),
      I1 => data_word_valid,
      I2 => \parity_word_cnt_reg__0\(3),
      O => \hor_parity_word_reg[10]_i_2__1_n_0\
    );
\hor_parity_word_reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => hor_parity_word_reg1,
      I1 => \hor_parity_word_reg[15]_i_3__1_n_0\,
      I2 => \parity_word_cnt_reg__0\(3),
      I3 => data_word_valid,
      I4 => \parity_word_cnt_reg__0\(2),
      I5 => hor_parity_word(11),
      O => \hor_parity_word_reg[11]_i_1_n_0\
    );
\hor_parity_word_reg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => hor_parity_word_reg1,
      I1 => \parity_word_cnt_reg__0\(3),
      I2 => data_word_valid,
      I3 => \parity_word_cnt_reg__0\(2),
      I4 => \hor_parity_word_reg[12]_i_2__1_n_0\,
      I5 => hor_parity_word(12),
      O => \hor_parity_word_reg[12]_i_1_n_0\
    );
\hor_parity_word_reg[12]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \parity_word_cnt_reg__0\(0),
      I1 => \parity_word_cnt_reg__0\(1),
      O => \hor_parity_word_reg[12]_i_2__1_n_0\
    );
\hor_parity_word_reg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => hor_parity_word_reg1,
      I1 => \hor_parity_word_reg[13]_i_2__1_n_0\,
      I2 => \parity_word_cnt_reg__0\(3),
      I3 => data_word_valid,
      I4 => \parity_word_cnt_reg__0\(2),
      I5 => hor_parity_word(13),
      O => \hor_parity_word_reg[13]_i_1_n_0\
    );
\hor_parity_word_reg[13]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \parity_word_cnt_reg__0\(0),
      I1 => \parity_word_cnt_reg__0\(1),
      O => \hor_parity_word_reg[13]_i_2__1_n_0\
    );
\hor_parity_word_reg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => hor_parity_word_reg1,
      I1 => \hor_parity_word_reg[14]_i_2__1_n_0\,
      I2 => \parity_word_cnt_reg__0\(3),
      I3 => data_word_valid,
      I4 => \parity_word_cnt_reg__0\(2),
      I5 => hor_parity_word(14),
      O => \hor_parity_word_reg[14]_i_1_n_0\
    );
\hor_parity_word_reg[14]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \parity_word_cnt_reg__0\(1),
      I1 => \parity_word_cnt_reg__0\(0),
      O => \hor_parity_word_reg[14]_i_2__1_n_0\
    );
\hor_parity_word_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => hor_parity_word_reg1,
      I1 => \parity_word_cnt_reg__0\(2),
      I2 => \hor_parity_word_reg[15]_i_3__1_n_0\,
      I3 => data_word_valid,
      I4 => \parity_word_cnt_reg__0\(3),
      I5 => hor_parity_word(15),
      O => \hor_parity_word_reg[15]_i_1_n_0\
    );
\hor_parity_word_reg[15]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \hor_parity_word_reg[15]_i_4__1_n_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \hor_parity_word_reg[15]_i_5__1_n_0\,
      O => hor_parity_word_reg1
    );
\hor_parity_word_reg[15]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \parity_word_cnt_reg__0\(0),
      I1 => \parity_word_cnt_reg__0\(1),
      O => \hor_parity_word_reg[15]_i_3__1_n_0\
    );
\hor_parity_word_reg[15]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => Q(0),
      I3 => Q(1),
      O => \hor_parity_word_reg[15]_i_4__1_n_0\
    );
\hor_parity_word_reg[15]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => Q(13),
      I3 => Q(12),
      I4 => \hor_parity_word_reg[15]_i_6__1_n_0\,
      O => \hor_parity_word_reg[15]_i_5__1_n_0\
    );
\hor_parity_word_reg[15]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(14),
      I1 => Q(15),
      I2 => Q(8),
      I3 => Q(9),
      O => \hor_parity_word_reg[15]_i_6__1_n_0\
    );
\hor_parity_word_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => hor_parity_word_reg1,
      I1 => \parity_word_cnt_reg__0\(1),
      I2 => \parity_word_cnt_reg__0\(0),
      I3 => \hor_parity_word_reg[2]_i_2__1_n_0\,
      I4 => hor_parity_word(1),
      O => \hor_parity_word_reg[1]_i_1_n_0\
    );
\hor_parity_word_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => hor_parity_word_reg1,
      I1 => \parity_word_cnt_reg__0\(0),
      I2 => \parity_word_cnt_reg__0\(1),
      I3 => \hor_parity_word_reg[2]_i_2__1_n_0\,
      I4 => hor_parity_word(2),
      O => \hor_parity_word_reg[2]_i_1_n_0\
    );
\hor_parity_word_reg[2]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \parity_word_cnt_reg__0\(2),
      I1 => data_word_valid,
      I2 => \parity_word_cnt_reg__0\(3),
      O => \hor_parity_word_reg[2]_i_2__1_n_0\
    );
\hor_parity_word_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => hor_parity_word_reg1,
      I1 => \hor_parity_word_reg[15]_i_3__1_n_0\,
      I2 => \parity_word_cnt_reg__0\(3),
      I3 => data_word_valid,
      I4 => \parity_word_cnt_reg__0\(2),
      I5 => hor_parity_word(3),
      O => \hor_parity_word_reg[3]_i_1_n_0\
    );
\hor_parity_word_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => hor_parity_word_reg1,
      I1 => \parity_word_cnt_reg__0\(1),
      I2 => \parity_word_cnt_reg__0\(0),
      I3 => \hor_parity_word_reg[6]_i_2__1_n_0\,
      I4 => hor_parity_word(4),
      O => \hor_parity_word_reg[4]_i_1_n_0\
    );
\hor_parity_word_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => hor_parity_word_reg1,
      I1 => \parity_word_cnt_reg__0\(1),
      I2 => \parity_word_cnt_reg__0\(0),
      I3 => \hor_parity_word_reg[6]_i_2__1_n_0\,
      I4 => hor_parity_word(5),
      O => \hor_parity_word_reg[5]_i_1_n_0\
    );
\hor_parity_word_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => hor_parity_word_reg1,
      I1 => \parity_word_cnt_reg__0\(0),
      I2 => \parity_word_cnt_reg__0\(1),
      I3 => \hor_parity_word_reg[6]_i_2__1_n_0\,
      I4 => hor_parity_word(6),
      O => \hor_parity_word_reg[6]_i_1_n_0\
    );
\hor_parity_word_reg[6]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => data_word_valid,
      I1 => \parity_word_cnt_reg__0\(3),
      I2 => \parity_word_cnt_reg__0\(2),
      O => \hor_parity_word_reg[6]_i_2__1_n_0\
    );
\hor_parity_word_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => hor_parity_word_reg1,
      I1 => \hor_parity_word_reg[15]_i_3__1_n_0\,
      I2 => \parity_word_cnt_reg__0\(2),
      I3 => \parity_word_cnt_reg__0\(3),
      I4 => data_word_valid,
      I5 => hor_parity_word(7),
      O => \hor_parity_word_reg[7]_i_1_n_0\
    );
\hor_parity_word_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => hor_parity_word_reg1,
      I1 => \parity_word_cnt_reg__0\(1),
      I2 => \parity_word_cnt_reg__0\(0),
      I3 => \hor_parity_word_reg[10]_i_2__1_n_0\,
      I4 => hor_parity_word(8),
      O => \hor_parity_word_reg[8]_i_1_n_0\
    );
\hor_parity_word_reg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => hor_parity_word_reg1,
      I1 => \parity_word_cnt_reg__0\(1),
      I2 => \parity_word_cnt_reg__0\(0),
      I3 => \hor_parity_word_reg[10]_i_2__1_n_0\,
      I4 => hor_parity_word(9),
      O => \hor_parity_word_reg[9]_i_1_n_0\
    );
\hor_parity_word_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \hor_parity_word_reg[0]_i_1_n_0\,
      Q => hor_parity_word(0),
      R => SR(0)
    );
\hor_parity_word_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \hor_parity_word_reg[10]_i_1_n_0\,
      Q => hor_parity_word(10),
      R => SR(0)
    );
\hor_parity_word_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \hor_parity_word_reg[11]_i_1_n_0\,
      Q => hor_parity_word(11),
      R => SR(0)
    );
\hor_parity_word_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \hor_parity_word_reg[12]_i_1_n_0\,
      Q => hor_parity_word(12),
      R => SR(0)
    );
\hor_parity_word_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \hor_parity_word_reg[13]_i_1_n_0\,
      Q => hor_parity_word(13),
      R => SR(0)
    );
\hor_parity_word_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \hor_parity_word_reg[14]_i_1_n_0\,
      Q => hor_parity_word(14),
      R => SR(0)
    );
\hor_parity_word_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \hor_parity_word_reg[15]_i_1_n_0\,
      Q => hor_parity_word(15),
      R => SR(0)
    );
\hor_parity_word_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \hor_parity_word_reg[1]_i_1_n_0\,
      Q => hor_parity_word(1),
      R => SR(0)
    );
\hor_parity_word_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \hor_parity_word_reg[2]_i_1_n_0\,
      Q => hor_parity_word(2),
      R => SR(0)
    );
\hor_parity_word_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \hor_parity_word_reg[3]_i_1_n_0\,
      Q => hor_parity_word(3),
      R => SR(0)
    );
\hor_parity_word_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \hor_parity_word_reg[4]_i_1_n_0\,
      Q => hor_parity_word(4),
      R => SR(0)
    );
\hor_parity_word_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \hor_parity_word_reg[5]_i_1_n_0\,
      Q => hor_parity_word(5),
      R => SR(0)
    );
\hor_parity_word_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \hor_parity_word_reg[6]_i_1_n_0\,
      Q => hor_parity_word(6),
      R => SR(0)
    );
\hor_parity_word_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \hor_parity_word_reg[7]_i_1_n_0\,
      Q => hor_parity_word(7),
      R => SR(0)
    );
\hor_parity_word_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \hor_parity_word_reg[8]_i_1_n_0\,
      Q => hor_parity_word(8),
      R => SR(0)
    );
\hor_parity_word_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \hor_parity_word_reg[9]_i_1_n_0\,
      Q => hor_parity_word(9),
      R => SR(0)
    );
\parity_word_cnt[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \parity_word_cnt_reg__0\(0),
      O => \parity_word_cnt[0]_i_1__1_n_0\
    );
\parity_word_cnt[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \parity_word_cnt_reg__0\(0),
      I1 => \parity_word_cnt_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\parity_word_cnt[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \parity_word_cnt_reg__0\(2),
      I1 => \parity_word_cnt_reg__0\(1),
      I2 => \parity_word_cnt_reg__0\(0),
      O => \p_0_in__0\(2)
    );
\parity_word_cnt[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \parity_word_cnt_reg__0\(3),
      I1 => \parity_word_cnt_reg__0\(2),
      I2 => \parity_word_cnt_reg__0\(0),
      I3 => \parity_word_cnt_reg__0\(1),
      O => \p_0_in__0\(3)
    );
\parity_word_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \parity_word_cnt[0]_i_1__1_n_0\,
      Q => \parity_word_cnt_reg__0\(0),
      R => SR(0)
    );
\parity_word_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \p_0_in__0\(1),
      Q => \parity_word_cnt_reg__0\(1),
      R => SR(0)
    );
\parity_word_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \p_0_in__0\(2),
      Q => \parity_word_cnt_reg__0\(2),
      R => SR(0)
    );
\parity_word_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \p_0_in__0\(3),
      Q => \parity_word_cnt_reg__0\(3),
      R => SR(0)
    );
\ver_correct_mask[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_data_r_track(0),
      I1 => ver_parity_word(0),
      O => \ver_correct_mask_reg[15]\(0)
    );
\ver_correct_mask[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_data_r_track(10),
      I1 => ver_parity_word(10),
      O => \ver_correct_mask_reg[15]\(10)
    );
\ver_correct_mask[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_data_r_track(11),
      I1 => ver_parity_word(11),
      O => \ver_correct_mask_reg[15]\(11)
    );
\ver_correct_mask[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_data_r_track(12),
      I1 => ver_parity_word(12),
      O => \ver_correct_mask_reg[15]\(12)
    );
\ver_correct_mask[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_data_r_track(13),
      I1 => ver_parity_word(13),
      O => \ver_correct_mask_reg[15]\(13)
    );
\ver_correct_mask[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_data_r_track(14),
      I1 => ver_parity_word(14),
      O => \ver_correct_mask_reg[15]\(14)
    );
\ver_correct_mask[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_data_r_track(15),
      I1 => ver_parity_word(15),
      O => \ver_correct_mask_reg[15]\(15)
    );
\ver_correct_mask[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_data_r_track(1),
      I1 => ver_parity_word(1),
      O => \ver_correct_mask_reg[15]\(1)
    );
\ver_correct_mask[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_data_r_track(2),
      I1 => ver_parity_word(2),
      O => \ver_correct_mask_reg[15]\(2)
    );
\ver_correct_mask[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_data_r_track(3),
      I1 => ver_parity_word(3),
      O => \ver_correct_mask_reg[15]\(3)
    );
\ver_correct_mask[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_data_r_track(4),
      I1 => ver_parity_word(4),
      O => \ver_correct_mask_reg[15]\(4)
    );
\ver_correct_mask[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_data_r_track(5),
      I1 => ver_parity_word(5),
      O => \ver_correct_mask_reg[15]\(5)
    );
\ver_correct_mask[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_data_r_track(6),
      I1 => ver_parity_word(6),
      O => \ver_correct_mask_reg[15]\(6)
    );
\ver_correct_mask[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_data_r_track(7),
      I1 => ver_parity_word(7),
      O => \ver_correct_mask_reg[15]\(7)
    );
\ver_correct_mask[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_data_r_track(8),
      I1 => ver_parity_word(8),
      O => \ver_correct_mask_reg[15]\(8)
    );
\ver_correct_mask[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_data_r_track(9),
      I1 => ver_parity_word(9),
      O => \ver_correct_mask_reg[15]\(9)
    );
\ver_parity_word_reg[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ver_parity_word(0),
      I1 => Q(0),
      O => \ver_parity_word_reg[0]_i_1__1_n_0\
    );
\ver_parity_word_reg[10]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ver_parity_word(10),
      I1 => Q(10),
      O => \ver_parity_word_reg[10]_i_1__1_n_0\
    );
\ver_parity_word_reg[11]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ver_parity_word(11),
      I1 => Q(11),
      O => \ver_parity_word_reg[11]_i_1__1_n_0\
    );
\ver_parity_word_reg[12]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ver_parity_word(12),
      I1 => Q(12),
      O => \ver_parity_word_reg[12]_i_1__1_n_0\
    );
\ver_parity_word_reg[13]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ver_parity_word(13),
      I1 => Q(13),
      O => \ver_parity_word_reg[13]_i_1__1_n_0\
    );
\ver_parity_word_reg[14]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ver_parity_word(14),
      I1 => Q(14),
      O => \ver_parity_word_reg[14]_i_1__1_n_0\
    );
\ver_parity_word_reg[15]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ver_parity_word(15),
      I1 => Q(15),
      O => \ver_parity_word_reg[15]_i_1__1_n_0\
    );
\ver_parity_word_reg[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ver_parity_word(1),
      I1 => Q(1),
      O => \ver_parity_word_reg[1]_i_1__1_n_0\
    );
\ver_parity_word_reg[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ver_parity_word(2),
      I1 => Q(2),
      O => \ver_parity_word_reg[2]_i_1__1_n_0\
    );
\ver_parity_word_reg[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ver_parity_word(3),
      I1 => Q(3),
      O => \ver_parity_word_reg[3]_i_1__1_n_0\
    );
\ver_parity_word_reg[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ver_parity_word(4),
      I1 => Q(4),
      O => \ver_parity_word_reg[4]_i_1__1_n_0\
    );
\ver_parity_word_reg[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ver_parity_word(5),
      I1 => Q(5),
      O => \ver_parity_word_reg[5]_i_1__1_n_0\
    );
\ver_parity_word_reg[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ver_parity_word(6),
      I1 => Q(6),
      O => \ver_parity_word_reg[6]_i_1__1_n_0\
    );
\ver_parity_word_reg[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ver_parity_word(7),
      I1 => Q(7),
      O => \ver_parity_word_reg[7]_i_1__1_n_0\
    );
\ver_parity_word_reg[8]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ver_parity_word(8),
      I1 => Q(8),
      O => \ver_parity_word_reg[8]_i_1__1_n_0\
    );
\ver_parity_word_reg[9]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ver_parity_word(9),
      I1 => Q(9),
      O => \ver_parity_word_reg[9]_i_1__1_n_0\
    );
\ver_parity_word_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \ver_parity_word_reg[0]_i_1__1_n_0\,
      Q => ver_parity_word(0),
      R => SR(0)
    );
\ver_parity_word_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \ver_parity_word_reg[10]_i_1__1_n_0\,
      Q => ver_parity_word(10),
      R => SR(0)
    );
\ver_parity_word_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \ver_parity_word_reg[11]_i_1__1_n_0\,
      Q => ver_parity_word(11),
      R => SR(0)
    );
\ver_parity_word_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \ver_parity_word_reg[12]_i_1__1_n_0\,
      Q => ver_parity_word(12),
      R => SR(0)
    );
\ver_parity_word_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \ver_parity_word_reg[13]_i_1__1_n_0\,
      Q => ver_parity_word(13),
      R => SR(0)
    );
\ver_parity_word_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \ver_parity_word_reg[14]_i_1__1_n_0\,
      Q => ver_parity_word(14),
      R => SR(0)
    );
\ver_parity_word_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \ver_parity_word_reg[15]_i_1__1_n_0\,
      Q => ver_parity_word(15),
      R => SR(0)
    );
\ver_parity_word_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \ver_parity_word_reg[1]_i_1__1_n_0\,
      Q => ver_parity_word(1),
      R => SR(0)
    );
\ver_parity_word_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \ver_parity_word_reg[2]_i_1__1_n_0\,
      Q => ver_parity_word(2),
      R => SR(0)
    );
\ver_parity_word_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \ver_parity_word_reg[3]_i_1__1_n_0\,
      Q => ver_parity_word(3),
      R => SR(0)
    );
\ver_parity_word_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \ver_parity_word_reg[4]_i_1__1_n_0\,
      Q => ver_parity_word(4),
      R => SR(0)
    );
\ver_parity_word_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \ver_parity_word_reg[5]_i_1__1_n_0\,
      Q => ver_parity_word(5),
      R => SR(0)
    );
\ver_parity_word_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \ver_parity_word_reg[6]_i_1__1_n_0\,
      Q => ver_parity_word(6),
      R => SR(0)
    );
\ver_parity_word_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \ver_parity_word_reg[7]_i_1__1_n_0\,
      Q => ver_parity_word(7),
      R => SR(0)
    );
\ver_parity_word_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \ver_parity_word_reg[8]_i_1__1_n_0\,
      Q => ver_parity_word(8),
      R => SR(0)
    );
\ver_parity_word_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \ver_parity_word_reg[9]_i_1__1_n_0\,
      Q => ver_parity_word(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_prbs11_gen is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    PATTERN_MODE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \prbs31_reg_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \prbs7_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bram_reg_reg[12]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \prbs31_reg_reg[1]\ : in STD_LOGIC;
    \prbs31_reg_reg[2]\ : in STD_LOGIC;
    \prbs31_reg_reg[3]\ : in STD_LOGIC;
    \prbs31_reg_reg[4]\ : in STD_LOGIC;
    \prbs31_reg_reg[5]\ : in STD_LOGIC;
    \prbs31_reg_reg[6]\ : in STD_LOGIC;
    \prbs31_reg_reg[7]\ : in STD_LOGIC;
    \prbs31_reg_reg[8]\ : in STD_LOGIC;
    \prbs31_reg_reg[9]\ : in STD_LOGIC;
    \prbs31_reg_reg[10]\ : in STD_LOGIC;
    \prbs31_reg_reg[11]\ : in STD_LOGIC;
    \prbs31_reg_reg[12]\ : in STD_LOGIC;
    \prbs31_reg_reg[13]\ : in STD_LOGIC;
    \prbs31_reg_reg[14]\ : in STD_LOGIC;
    \prbs31_reg_reg[15]\ : in STD_LOGIC;
    pattern_rst_reg : in STD_LOGIC;
    pattern_pause_reg_reg : in STD_LOGIC;
    GT0_TXUSRCLK_OUT : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_prbs11_gen : entity is "prbs11_gen";
end gtx3g_bert_0_prbs11_gen;

architecture STRUCTURE of gtx3g_bert_0_prbs11_gen is
  signal \pattern_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \pattern_reg[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \pattern_reg[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \pattern_reg[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \pattern_reg[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \pattern_reg[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \pattern_reg[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \pattern_reg[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \pattern_reg[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \pattern_reg[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \pattern_reg[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \pattern_reg[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \pattern_reg[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \pattern_reg[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \pattern_reg[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \pattern_reg[9]_i_2__0_n_0\ : STD_LOGIC;
  signal prbs11_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \prbs11_reg[0]_i_1__0_n_0\ : STD_LOGIC;
begin
\pattern_reg[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs11_reg(0),
      I1 => Q(0),
      I2 => PATTERN_MODE(1),
      I3 => \prbs7_reg_reg[15]\(0),
      I4 => PATTERN_MODE(0),
      I5 => \bram_reg_reg[12]\(0),
      O => \pattern_reg[0]_i_2__0_n_0\
    );
\pattern_reg[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs11_reg(10),
      I1 => Q(10),
      I2 => PATTERN_MODE(1),
      I3 => \prbs7_reg_reg[15]\(10),
      I4 => PATTERN_MODE(0),
      I5 => \bram_reg_reg[12]\(8),
      O => \pattern_reg[10]_i_2__0_n_0\
    );
\pattern_reg[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs11_reg(11),
      I1 => Q(11),
      I2 => PATTERN_MODE(1),
      I3 => \prbs7_reg_reg[15]\(11),
      I4 => PATTERN_MODE(0),
      I5 => \bram_reg_reg[12]\(9),
      O => \pattern_reg[11]_i_2__0_n_0\
    );
\pattern_reg[12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs11_reg(12),
      I1 => Q(12),
      I2 => PATTERN_MODE(1),
      I3 => \prbs7_reg_reg[15]\(12),
      I4 => PATTERN_MODE(0),
      I5 => \bram_reg_reg[12]\(10),
      O => \pattern_reg[12]_i_2__0_n_0\
    );
\pattern_reg[13]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => prbs11_reg(13),
      I1 => Q(13),
      I2 => PATTERN_MODE(1),
      I3 => PATTERN_MODE(0),
      I4 => \prbs7_reg_reg[15]\(13),
      O => \pattern_reg[13]_i_2__0_n_0\
    );
\pattern_reg[14]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => prbs11_reg(14),
      I1 => Q(14),
      I2 => PATTERN_MODE(1),
      I3 => PATTERN_MODE(0),
      I4 => \prbs7_reg_reg[15]\(14),
      O => \pattern_reg[14]_i_2__0_n_0\
    );
\pattern_reg[15]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => prbs11_reg(15),
      I1 => Q(15),
      I2 => PATTERN_MODE(1),
      I3 => PATTERN_MODE(0),
      I4 => \prbs7_reg_reg[15]\(15),
      O => \pattern_reg[15]_i_2__0_n_0\
    );
\pattern_reg[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs11_reg(1),
      I1 => Q(1),
      I2 => PATTERN_MODE(1),
      I3 => \prbs7_reg_reg[15]\(1),
      I4 => PATTERN_MODE(0),
      I5 => \bram_reg_reg[12]\(1),
      O => \pattern_reg[1]_i_2__0_n_0\
    );
\pattern_reg[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs11_reg(2),
      I1 => Q(2),
      I2 => PATTERN_MODE(1),
      I3 => \prbs7_reg_reg[15]\(2),
      I4 => PATTERN_MODE(0),
      I5 => \bram_reg_reg[12]\(2),
      O => \pattern_reg[2]_i_2__0_n_0\
    );
\pattern_reg[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs11_reg(3),
      I1 => Q(3),
      I2 => PATTERN_MODE(1),
      I3 => \prbs7_reg_reg[15]\(3),
      I4 => PATTERN_MODE(0),
      I5 => \bram_reg_reg[12]\(3),
      O => \pattern_reg[3]_i_2__0_n_0\
    );
\pattern_reg[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs11_reg(4),
      I1 => Q(4),
      I2 => PATTERN_MODE(1),
      I3 => \prbs7_reg_reg[15]\(4),
      I4 => PATTERN_MODE(0),
      I5 => \bram_reg_reg[12]\(4),
      O => \pattern_reg[4]_i_2__0_n_0\
    );
\pattern_reg[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs11_reg(5),
      I1 => Q(5),
      I2 => PATTERN_MODE(1),
      I3 => \prbs7_reg_reg[15]\(5),
      I4 => PATTERN_MODE(0),
      I5 => \bram_reg_reg[12]\(5),
      O => \pattern_reg[5]_i_2__0_n_0\
    );
\pattern_reg[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => prbs11_reg(6),
      I1 => Q(6),
      I2 => PATTERN_MODE(1),
      I3 => PATTERN_MODE(0),
      I4 => \prbs7_reg_reg[15]\(6),
      O => \pattern_reg[6]_i_2__0_n_0\
    );
\pattern_reg[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs11_reg(7),
      I1 => Q(7),
      I2 => PATTERN_MODE(1),
      I3 => \prbs7_reg_reg[15]\(7),
      I4 => PATTERN_MODE(0),
      I5 => \bram_reg_reg[12]\(5),
      O => \pattern_reg[7]_i_2__0_n_0\
    );
\pattern_reg[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs11_reg(8),
      I1 => Q(8),
      I2 => PATTERN_MODE(1),
      I3 => \prbs7_reg_reg[15]\(8),
      I4 => PATTERN_MODE(0),
      I5 => \bram_reg_reg[12]\(6),
      O => \pattern_reg[8]_i_2__0_n_0\
    );
\pattern_reg[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs11_reg(9),
      I1 => Q(9),
      I2 => PATTERN_MODE(1),
      I3 => \prbs7_reg_reg[15]\(9),
      I4 => PATTERN_MODE(0),
      I5 => \bram_reg_reg[12]\(7),
      O => \pattern_reg[9]_i_2__0_n_0\
    );
\pattern_reg_reg[0]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pattern_reg[0]_i_2__0_n_0\,
      I1 => \prbs31_reg_reg[0]\,
      O => D(0),
      S => PATTERN_MODE(2)
    );
\pattern_reg_reg[10]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pattern_reg[10]_i_2__0_n_0\,
      I1 => \prbs31_reg_reg[10]\,
      O => D(10),
      S => PATTERN_MODE(2)
    );
\pattern_reg_reg[11]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pattern_reg[11]_i_2__0_n_0\,
      I1 => \prbs31_reg_reg[11]\,
      O => D(11),
      S => PATTERN_MODE(2)
    );
\pattern_reg_reg[12]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pattern_reg[12]_i_2__0_n_0\,
      I1 => \prbs31_reg_reg[12]\,
      O => D(12),
      S => PATTERN_MODE(2)
    );
\pattern_reg_reg[13]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pattern_reg[13]_i_2__0_n_0\,
      I1 => \prbs31_reg_reg[13]\,
      O => D(13),
      S => PATTERN_MODE(2)
    );
\pattern_reg_reg[14]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pattern_reg[14]_i_2__0_n_0\,
      I1 => \prbs31_reg_reg[14]\,
      O => D(14),
      S => PATTERN_MODE(2)
    );
\pattern_reg_reg[15]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pattern_reg[15]_i_2__0_n_0\,
      I1 => \prbs31_reg_reg[15]\,
      O => D(15),
      S => PATTERN_MODE(2)
    );
\pattern_reg_reg[1]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pattern_reg[1]_i_2__0_n_0\,
      I1 => \prbs31_reg_reg[1]\,
      O => D(1),
      S => PATTERN_MODE(2)
    );
\pattern_reg_reg[2]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pattern_reg[2]_i_2__0_n_0\,
      I1 => \prbs31_reg_reg[2]\,
      O => D(2),
      S => PATTERN_MODE(2)
    );
\pattern_reg_reg[3]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pattern_reg[3]_i_2__0_n_0\,
      I1 => \prbs31_reg_reg[3]\,
      O => D(3),
      S => PATTERN_MODE(2)
    );
\pattern_reg_reg[4]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pattern_reg[4]_i_2__0_n_0\,
      I1 => \prbs31_reg_reg[4]\,
      O => D(4),
      S => PATTERN_MODE(2)
    );
\pattern_reg_reg[5]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pattern_reg[5]_i_2__0_n_0\,
      I1 => \prbs31_reg_reg[5]\,
      O => D(5),
      S => PATTERN_MODE(2)
    );
\pattern_reg_reg[6]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pattern_reg[6]_i_2__0_n_0\,
      I1 => \prbs31_reg_reg[6]\,
      O => D(6),
      S => PATTERN_MODE(2)
    );
\pattern_reg_reg[7]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pattern_reg[7]_i_2__0_n_0\,
      I1 => \prbs31_reg_reg[7]\,
      O => D(7),
      S => PATTERN_MODE(2)
    );
\pattern_reg_reg[8]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pattern_reg[8]_i_2__0_n_0\,
      I1 => \prbs31_reg_reg[8]\,
      O => D(8),
      S => PATTERN_MODE(2)
    );
\pattern_reg_reg[9]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pattern_reg[9]_i_2__0_n_0\,
      I1 => \prbs31_reg_reg[9]\,
      O => D(9),
      S => PATTERN_MODE(2)
    );
\prbs11_reg[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => prbs11_reg(10),
      I1 => prbs11_reg(8),
      O => \prbs11_reg[0]_i_1__0_n_0\
    );
\prbs11_reg_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \prbs11_reg[0]_i_1__0_n_0\,
      Q => prbs11_reg(0),
      S => pattern_rst_reg
    );
\prbs11_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs11_reg(9),
      Q => prbs11_reg(10),
      R => pattern_rst_reg
    );
\prbs11_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs11_reg(10),
      Q => prbs11_reg(11),
      R => pattern_rst_reg
    );
\prbs11_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs11_reg(11),
      Q => prbs11_reg(12),
      R => pattern_rst_reg
    );
\prbs11_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs11_reg(12),
      Q => prbs11_reg(13),
      R => pattern_rst_reg
    );
\prbs11_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs11_reg(13),
      Q => prbs11_reg(14),
      R => pattern_rst_reg
    );
\prbs11_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs11_reg(14),
      Q => prbs11_reg(15),
      R => pattern_rst_reg
    );
\prbs11_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs11_reg(0),
      Q => prbs11_reg(1),
      R => pattern_rst_reg
    );
\prbs11_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs11_reg(1),
      Q => prbs11_reg(2),
      R => pattern_rst_reg
    );
\prbs11_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs11_reg(2),
      Q => prbs11_reg(3),
      R => pattern_rst_reg
    );
\prbs11_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs11_reg(3),
      Q => prbs11_reg(4),
      R => pattern_rst_reg
    );
\prbs11_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs11_reg(4),
      Q => prbs11_reg(5),
      R => pattern_rst_reg
    );
\prbs11_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs11_reg(5),
      Q => prbs11_reg(6),
      R => pattern_rst_reg
    );
\prbs11_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs11_reg(6),
      Q => prbs11_reg(7),
      R => pattern_rst_reg
    );
\prbs11_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs11_reg(7),
      Q => prbs11_reg(8),
      R => pattern_rst_reg
    );
\prbs11_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs11_reg(8),
      Q => prbs11_reg(9),
      R => pattern_rst_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_prbs11_gen_38 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    PATTERN_MODE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \prbs31_reg_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \prbs7_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bram_reg_reg[12]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \prbs31_reg_reg[1]\ : in STD_LOGIC;
    \prbs31_reg_reg[2]\ : in STD_LOGIC;
    \prbs31_reg_reg[3]\ : in STD_LOGIC;
    \prbs31_reg_reg[4]\ : in STD_LOGIC;
    \prbs31_reg_reg[5]\ : in STD_LOGIC;
    \prbs31_reg_reg[6]\ : in STD_LOGIC;
    \prbs31_reg_reg[7]\ : in STD_LOGIC;
    \prbs31_reg_reg[8]\ : in STD_LOGIC;
    \prbs31_reg_reg[9]\ : in STD_LOGIC;
    \prbs31_reg_reg[10]\ : in STD_LOGIC;
    \prbs31_reg_reg[11]\ : in STD_LOGIC;
    \prbs31_reg_reg[12]\ : in STD_LOGIC;
    \prbs31_reg_reg[13]\ : in STD_LOGIC;
    \prbs31_reg_reg[14]\ : in STD_LOGIC;
    \prbs31_reg_reg[15]\ : in STD_LOGIC;
    pattern_rst_reg : in STD_LOGIC;
    pattern_pause_reg_reg : in STD_LOGIC;
    GT0_TXUSRCLK_OUT : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_prbs11_gen_38 : entity is "prbs11_gen";
end gtx3g_bert_0_prbs11_gen_38;

architecture STRUCTURE of gtx3g_bert_0_prbs11_gen_38 is
  signal \pattern_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \pattern_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \pattern_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \pattern_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \pattern_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \pattern_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \pattern_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \pattern_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \pattern_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \pattern_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \pattern_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \pattern_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \pattern_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \pattern_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \pattern_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \pattern_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal prbs11_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \prbs11_reg[0]_i_1_n_0\ : STD_LOGIC;
begin
\pattern_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs11_reg(0),
      I1 => Q(0),
      I2 => PATTERN_MODE(1),
      I3 => \prbs7_reg_reg[15]\(0),
      I4 => PATTERN_MODE(0),
      I5 => \bram_reg_reg[12]\(0),
      O => \pattern_reg[0]_i_2_n_0\
    );
\pattern_reg[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs11_reg(10),
      I1 => Q(10),
      I2 => PATTERN_MODE(1),
      I3 => \prbs7_reg_reg[15]\(10),
      I4 => PATTERN_MODE(0),
      I5 => \bram_reg_reg[12]\(8),
      O => \pattern_reg[10]_i_2_n_0\
    );
\pattern_reg[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs11_reg(11),
      I1 => Q(11),
      I2 => PATTERN_MODE(1),
      I3 => \prbs7_reg_reg[15]\(11),
      I4 => PATTERN_MODE(0),
      I5 => \bram_reg_reg[12]\(9),
      O => \pattern_reg[11]_i_2_n_0\
    );
\pattern_reg[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs11_reg(12),
      I1 => Q(12),
      I2 => PATTERN_MODE(1),
      I3 => \prbs7_reg_reg[15]\(12),
      I4 => PATTERN_MODE(0),
      I5 => \bram_reg_reg[12]\(10),
      O => \pattern_reg[12]_i_2_n_0\
    );
\pattern_reg[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => prbs11_reg(13),
      I1 => Q(13),
      I2 => PATTERN_MODE(1),
      I3 => PATTERN_MODE(0),
      I4 => \prbs7_reg_reg[15]\(13),
      O => \pattern_reg[13]_i_2_n_0\
    );
\pattern_reg[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => prbs11_reg(14),
      I1 => Q(14),
      I2 => PATTERN_MODE(1),
      I3 => PATTERN_MODE(0),
      I4 => \prbs7_reg_reg[15]\(14),
      O => \pattern_reg[14]_i_2_n_0\
    );
\pattern_reg[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => prbs11_reg(15),
      I1 => Q(15),
      I2 => PATTERN_MODE(1),
      I3 => PATTERN_MODE(0),
      I4 => \prbs7_reg_reg[15]\(15),
      O => \pattern_reg[15]_i_2_n_0\
    );
\pattern_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs11_reg(1),
      I1 => Q(1),
      I2 => PATTERN_MODE(1),
      I3 => \prbs7_reg_reg[15]\(1),
      I4 => PATTERN_MODE(0),
      I5 => \bram_reg_reg[12]\(1),
      O => \pattern_reg[1]_i_2_n_0\
    );
\pattern_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs11_reg(2),
      I1 => Q(2),
      I2 => PATTERN_MODE(1),
      I3 => \prbs7_reg_reg[15]\(2),
      I4 => PATTERN_MODE(0),
      I5 => \bram_reg_reg[12]\(2),
      O => \pattern_reg[2]_i_2_n_0\
    );
\pattern_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs11_reg(3),
      I1 => Q(3),
      I2 => PATTERN_MODE(1),
      I3 => \prbs7_reg_reg[15]\(3),
      I4 => PATTERN_MODE(0),
      I5 => \bram_reg_reg[12]\(3),
      O => \pattern_reg[3]_i_2_n_0\
    );
\pattern_reg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs11_reg(4),
      I1 => Q(4),
      I2 => PATTERN_MODE(1),
      I3 => \prbs7_reg_reg[15]\(4),
      I4 => PATTERN_MODE(0),
      I5 => \bram_reg_reg[12]\(4),
      O => \pattern_reg[4]_i_2_n_0\
    );
\pattern_reg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs11_reg(5),
      I1 => Q(5),
      I2 => PATTERN_MODE(1),
      I3 => \prbs7_reg_reg[15]\(5),
      I4 => PATTERN_MODE(0),
      I5 => \bram_reg_reg[12]\(5),
      O => \pattern_reg[5]_i_2_n_0\
    );
\pattern_reg[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => prbs11_reg(6),
      I1 => Q(6),
      I2 => PATTERN_MODE(1),
      I3 => PATTERN_MODE(0),
      I4 => \prbs7_reg_reg[15]\(6),
      O => \pattern_reg[6]_i_2_n_0\
    );
\pattern_reg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs11_reg(7),
      I1 => Q(7),
      I2 => PATTERN_MODE(1),
      I3 => \prbs7_reg_reg[15]\(7),
      I4 => PATTERN_MODE(0),
      I5 => \bram_reg_reg[12]\(5),
      O => \pattern_reg[7]_i_2_n_0\
    );
\pattern_reg[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs11_reg(8),
      I1 => Q(8),
      I2 => PATTERN_MODE(1),
      I3 => \prbs7_reg_reg[15]\(8),
      I4 => PATTERN_MODE(0),
      I5 => \bram_reg_reg[12]\(6),
      O => \pattern_reg[8]_i_2_n_0\
    );
\pattern_reg[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs11_reg(9),
      I1 => Q(9),
      I2 => PATTERN_MODE(1),
      I3 => \prbs7_reg_reg[15]\(9),
      I4 => PATTERN_MODE(0),
      I5 => \bram_reg_reg[12]\(7),
      O => \pattern_reg[9]_i_2_n_0\
    );
\pattern_reg_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pattern_reg[0]_i_2_n_0\,
      I1 => \prbs31_reg_reg[0]\,
      O => D(0),
      S => PATTERN_MODE(2)
    );
\pattern_reg_reg[10]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pattern_reg[10]_i_2_n_0\,
      I1 => \prbs31_reg_reg[10]\,
      O => D(10),
      S => PATTERN_MODE(2)
    );
\pattern_reg_reg[11]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pattern_reg[11]_i_2_n_0\,
      I1 => \prbs31_reg_reg[11]\,
      O => D(11),
      S => PATTERN_MODE(2)
    );
\pattern_reg_reg[12]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pattern_reg[12]_i_2_n_0\,
      I1 => \prbs31_reg_reg[12]\,
      O => D(12),
      S => PATTERN_MODE(2)
    );
\pattern_reg_reg[13]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pattern_reg[13]_i_2_n_0\,
      I1 => \prbs31_reg_reg[13]\,
      O => D(13),
      S => PATTERN_MODE(2)
    );
\pattern_reg_reg[14]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pattern_reg[14]_i_2_n_0\,
      I1 => \prbs31_reg_reg[14]\,
      O => D(14),
      S => PATTERN_MODE(2)
    );
\pattern_reg_reg[15]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pattern_reg[15]_i_2_n_0\,
      I1 => \prbs31_reg_reg[15]\,
      O => D(15),
      S => PATTERN_MODE(2)
    );
\pattern_reg_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pattern_reg[1]_i_2_n_0\,
      I1 => \prbs31_reg_reg[1]\,
      O => D(1),
      S => PATTERN_MODE(2)
    );
\pattern_reg_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pattern_reg[2]_i_2_n_0\,
      I1 => \prbs31_reg_reg[2]\,
      O => D(2),
      S => PATTERN_MODE(2)
    );
\pattern_reg_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pattern_reg[3]_i_2_n_0\,
      I1 => \prbs31_reg_reg[3]\,
      O => D(3),
      S => PATTERN_MODE(2)
    );
\pattern_reg_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pattern_reg[4]_i_2_n_0\,
      I1 => \prbs31_reg_reg[4]\,
      O => D(4),
      S => PATTERN_MODE(2)
    );
\pattern_reg_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pattern_reg[5]_i_2_n_0\,
      I1 => \prbs31_reg_reg[5]\,
      O => D(5),
      S => PATTERN_MODE(2)
    );
\pattern_reg_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pattern_reg[6]_i_2_n_0\,
      I1 => \prbs31_reg_reg[6]\,
      O => D(6),
      S => PATTERN_MODE(2)
    );
\pattern_reg_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pattern_reg[7]_i_2_n_0\,
      I1 => \prbs31_reg_reg[7]\,
      O => D(7),
      S => PATTERN_MODE(2)
    );
\pattern_reg_reg[8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pattern_reg[8]_i_2_n_0\,
      I1 => \prbs31_reg_reg[8]\,
      O => D(8),
      S => PATTERN_MODE(2)
    );
\pattern_reg_reg[9]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pattern_reg[9]_i_2_n_0\,
      I1 => \prbs31_reg_reg[9]\,
      O => D(9),
      S => PATTERN_MODE(2)
    );
\prbs11_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => prbs11_reg(10),
      I1 => prbs11_reg(8),
      O => \prbs11_reg[0]_i_1_n_0\
    );
\prbs11_reg_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \prbs11_reg[0]_i_1_n_0\,
      Q => prbs11_reg(0),
      S => pattern_rst_reg
    );
\prbs11_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs11_reg(9),
      Q => prbs11_reg(10),
      R => pattern_rst_reg
    );
\prbs11_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs11_reg(10),
      Q => prbs11_reg(11),
      R => pattern_rst_reg
    );
\prbs11_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs11_reg(11),
      Q => prbs11_reg(12),
      R => pattern_rst_reg
    );
\prbs11_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs11_reg(12),
      Q => prbs11_reg(13),
      R => pattern_rst_reg
    );
\prbs11_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs11_reg(13),
      Q => prbs11_reg(14),
      R => pattern_rst_reg
    );
\prbs11_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs11_reg(14),
      Q => prbs11_reg(15),
      R => pattern_rst_reg
    );
\prbs11_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs11_reg(0),
      Q => prbs11_reg(1),
      R => pattern_rst_reg
    );
\prbs11_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs11_reg(1),
      Q => prbs11_reg(2),
      R => pattern_rst_reg
    );
\prbs11_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs11_reg(2),
      Q => prbs11_reg(3),
      R => pattern_rst_reg
    );
\prbs11_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs11_reg(3),
      Q => prbs11_reg(4),
      R => pattern_rst_reg
    );
\prbs11_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs11_reg(4),
      Q => prbs11_reg(5),
      R => pattern_rst_reg
    );
\prbs11_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs11_reg(5),
      Q => prbs11_reg(6),
      R => pattern_rst_reg
    );
\prbs11_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs11_reg(6),
      Q => prbs11_reg(7),
      R => pattern_rst_reg
    );
\prbs11_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs11_reg(7),
      Q => prbs11_reg(8),
      R => pattern_rst_reg
    );
\prbs11_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs11_reg(8),
      Q => prbs11_reg(9),
      R => pattern_rst_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_prbs11_gen_48 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    PATTERN_MODE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \prbs31_reg_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \prbs7_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bram_reg_reg[12]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \prbs31_reg_reg[1]\ : in STD_LOGIC;
    \prbs31_reg_reg[2]\ : in STD_LOGIC;
    \prbs31_reg_reg[3]\ : in STD_LOGIC;
    \prbs31_reg_reg[4]\ : in STD_LOGIC;
    \prbs31_reg_reg[5]\ : in STD_LOGIC;
    \prbs31_reg_reg[6]\ : in STD_LOGIC;
    \prbs31_reg_reg[7]\ : in STD_LOGIC;
    \prbs31_reg_reg[8]\ : in STD_LOGIC;
    \prbs31_reg_reg[9]\ : in STD_LOGIC;
    \prbs31_reg_reg[10]\ : in STD_LOGIC;
    \prbs31_reg_reg[11]\ : in STD_LOGIC;
    \prbs31_reg_reg[12]\ : in STD_LOGIC;
    \prbs31_reg_reg[13]\ : in STD_LOGIC;
    \prbs31_reg_reg[14]\ : in STD_LOGIC;
    \prbs31_reg_reg[15]\ : in STD_LOGIC;
    rx_fifo_rst : in STD_LOGIC;
    pattern_pause_reg_reg : in STD_LOGIC;
    GT0_TXUSRCLK_OUT : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_prbs11_gen_48 : entity is "prbs11_gen";
end gtx3g_bert_0_prbs11_gen_48;

architecture STRUCTURE of gtx3g_bert_0_prbs11_gen_48 is
  signal \pattern_reg[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \pattern_reg[10]_i_2__1_n_0\ : STD_LOGIC;
  signal \pattern_reg[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \pattern_reg[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \pattern_reg[13]_i_2__1_n_0\ : STD_LOGIC;
  signal \pattern_reg[14]_i_2__1_n_0\ : STD_LOGIC;
  signal \pattern_reg[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \pattern_reg[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \pattern_reg[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \pattern_reg[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \pattern_reg[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \pattern_reg[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \pattern_reg[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \pattern_reg[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \pattern_reg[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \pattern_reg[9]_i_2__1_n_0\ : STD_LOGIC;
  signal prbs11_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \prbs11_reg[0]_i_1__1_n_0\ : STD_LOGIC;
begin
\pattern_reg[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs11_reg(0),
      I1 => Q(0),
      I2 => PATTERN_MODE(1),
      I3 => \prbs7_reg_reg[15]\(0),
      I4 => PATTERN_MODE(0),
      I5 => \bram_reg_reg[12]\(0),
      O => \pattern_reg[0]_i_2__1_n_0\
    );
\pattern_reg[10]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs11_reg(10),
      I1 => Q(10),
      I2 => PATTERN_MODE(1),
      I3 => \prbs7_reg_reg[15]\(10),
      I4 => PATTERN_MODE(0),
      I5 => \bram_reg_reg[12]\(8),
      O => \pattern_reg[10]_i_2__1_n_0\
    );
\pattern_reg[11]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs11_reg(11),
      I1 => Q(11),
      I2 => PATTERN_MODE(1),
      I3 => \prbs7_reg_reg[15]\(11),
      I4 => PATTERN_MODE(0),
      I5 => \bram_reg_reg[12]\(9),
      O => \pattern_reg[11]_i_2__1_n_0\
    );
\pattern_reg[12]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs11_reg(12),
      I1 => Q(12),
      I2 => PATTERN_MODE(1),
      I3 => \prbs7_reg_reg[15]\(12),
      I4 => PATTERN_MODE(0),
      I5 => \bram_reg_reg[12]\(10),
      O => \pattern_reg[12]_i_2__1_n_0\
    );
\pattern_reg[13]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => prbs11_reg(13),
      I1 => Q(13),
      I2 => PATTERN_MODE(1),
      I3 => PATTERN_MODE(0),
      I4 => \prbs7_reg_reg[15]\(13),
      O => \pattern_reg[13]_i_2__1_n_0\
    );
\pattern_reg[14]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => prbs11_reg(14),
      I1 => Q(14),
      I2 => PATTERN_MODE(1),
      I3 => PATTERN_MODE(0),
      I4 => \prbs7_reg_reg[15]\(14),
      O => \pattern_reg[14]_i_2__1_n_0\
    );
\pattern_reg[15]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => prbs11_reg(15),
      I1 => Q(15),
      I2 => PATTERN_MODE(1),
      I3 => PATTERN_MODE(0),
      I4 => \prbs7_reg_reg[15]\(15),
      O => \pattern_reg[15]_i_2__1_n_0\
    );
\pattern_reg[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs11_reg(1),
      I1 => Q(1),
      I2 => PATTERN_MODE(1),
      I3 => \prbs7_reg_reg[15]\(1),
      I4 => PATTERN_MODE(0),
      I5 => \bram_reg_reg[12]\(1),
      O => \pattern_reg[1]_i_2__1_n_0\
    );
\pattern_reg[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs11_reg(2),
      I1 => Q(2),
      I2 => PATTERN_MODE(1),
      I3 => \prbs7_reg_reg[15]\(2),
      I4 => PATTERN_MODE(0),
      I5 => \bram_reg_reg[12]\(2),
      O => \pattern_reg[2]_i_2__1_n_0\
    );
\pattern_reg[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs11_reg(3),
      I1 => Q(3),
      I2 => PATTERN_MODE(1),
      I3 => \prbs7_reg_reg[15]\(3),
      I4 => PATTERN_MODE(0),
      I5 => \bram_reg_reg[12]\(3),
      O => \pattern_reg[3]_i_2__1_n_0\
    );
\pattern_reg[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs11_reg(4),
      I1 => Q(4),
      I2 => PATTERN_MODE(1),
      I3 => \prbs7_reg_reg[15]\(4),
      I4 => PATTERN_MODE(0),
      I5 => \bram_reg_reg[12]\(4),
      O => \pattern_reg[4]_i_2__1_n_0\
    );
\pattern_reg[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs11_reg(5),
      I1 => Q(5),
      I2 => PATTERN_MODE(1),
      I3 => \prbs7_reg_reg[15]\(5),
      I4 => PATTERN_MODE(0),
      I5 => \bram_reg_reg[12]\(5),
      O => \pattern_reg[5]_i_2__1_n_0\
    );
\pattern_reg[6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => prbs11_reg(6),
      I1 => Q(6),
      I2 => PATTERN_MODE(1),
      I3 => PATTERN_MODE(0),
      I4 => \prbs7_reg_reg[15]\(6),
      O => \pattern_reg[6]_i_2__1_n_0\
    );
\pattern_reg[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs11_reg(7),
      I1 => Q(7),
      I2 => PATTERN_MODE(1),
      I3 => \prbs7_reg_reg[15]\(7),
      I4 => PATTERN_MODE(0),
      I5 => \bram_reg_reg[12]\(5),
      O => \pattern_reg[7]_i_2__1_n_0\
    );
\pattern_reg[8]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs11_reg(8),
      I1 => Q(8),
      I2 => PATTERN_MODE(1),
      I3 => \prbs7_reg_reg[15]\(8),
      I4 => PATTERN_MODE(0),
      I5 => \bram_reg_reg[12]\(6),
      O => \pattern_reg[8]_i_2__1_n_0\
    );
\pattern_reg[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs11_reg(9),
      I1 => Q(9),
      I2 => PATTERN_MODE(1),
      I3 => \prbs7_reg_reg[15]\(9),
      I4 => PATTERN_MODE(0),
      I5 => \bram_reg_reg[12]\(7),
      O => \pattern_reg[9]_i_2__1_n_0\
    );
\pattern_reg_reg[0]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pattern_reg[0]_i_2__1_n_0\,
      I1 => \prbs31_reg_reg[0]\,
      O => D(0),
      S => PATTERN_MODE(2)
    );
\pattern_reg_reg[10]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pattern_reg[10]_i_2__1_n_0\,
      I1 => \prbs31_reg_reg[10]\,
      O => D(10),
      S => PATTERN_MODE(2)
    );
\pattern_reg_reg[11]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pattern_reg[11]_i_2__1_n_0\,
      I1 => \prbs31_reg_reg[11]\,
      O => D(11),
      S => PATTERN_MODE(2)
    );
\pattern_reg_reg[12]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pattern_reg[12]_i_2__1_n_0\,
      I1 => \prbs31_reg_reg[12]\,
      O => D(12),
      S => PATTERN_MODE(2)
    );
\pattern_reg_reg[13]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pattern_reg[13]_i_2__1_n_0\,
      I1 => \prbs31_reg_reg[13]\,
      O => D(13),
      S => PATTERN_MODE(2)
    );
\pattern_reg_reg[14]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pattern_reg[14]_i_2__1_n_0\,
      I1 => \prbs31_reg_reg[14]\,
      O => D(14),
      S => PATTERN_MODE(2)
    );
\pattern_reg_reg[15]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pattern_reg[15]_i_2__1_n_0\,
      I1 => \prbs31_reg_reg[15]\,
      O => D(15),
      S => PATTERN_MODE(2)
    );
\pattern_reg_reg[1]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pattern_reg[1]_i_2__1_n_0\,
      I1 => \prbs31_reg_reg[1]\,
      O => D(1),
      S => PATTERN_MODE(2)
    );
\pattern_reg_reg[2]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pattern_reg[2]_i_2__1_n_0\,
      I1 => \prbs31_reg_reg[2]\,
      O => D(2),
      S => PATTERN_MODE(2)
    );
\pattern_reg_reg[3]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pattern_reg[3]_i_2__1_n_0\,
      I1 => \prbs31_reg_reg[3]\,
      O => D(3),
      S => PATTERN_MODE(2)
    );
\pattern_reg_reg[4]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pattern_reg[4]_i_2__1_n_0\,
      I1 => \prbs31_reg_reg[4]\,
      O => D(4),
      S => PATTERN_MODE(2)
    );
\pattern_reg_reg[5]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pattern_reg[5]_i_2__1_n_0\,
      I1 => \prbs31_reg_reg[5]\,
      O => D(5),
      S => PATTERN_MODE(2)
    );
\pattern_reg_reg[6]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pattern_reg[6]_i_2__1_n_0\,
      I1 => \prbs31_reg_reg[6]\,
      O => D(6),
      S => PATTERN_MODE(2)
    );
\pattern_reg_reg[7]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pattern_reg[7]_i_2__1_n_0\,
      I1 => \prbs31_reg_reg[7]\,
      O => D(7),
      S => PATTERN_MODE(2)
    );
\pattern_reg_reg[8]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pattern_reg[8]_i_2__1_n_0\,
      I1 => \prbs31_reg_reg[8]\,
      O => D(8),
      S => PATTERN_MODE(2)
    );
\pattern_reg_reg[9]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pattern_reg[9]_i_2__1_n_0\,
      I1 => \prbs31_reg_reg[9]\,
      O => D(9),
      S => PATTERN_MODE(2)
    );
\prbs11_reg[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => prbs11_reg(10),
      I1 => prbs11_reg(8),
      O => \prbs11_reg[0]_i_1__1_n_0\
    );
\prbs11_reg_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \prbs11_reg[0]_i_1__1_n_0\,
      Q => prbs11_reg(0),
      S => rx_fifo_rst
    );
\prbs11_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs11_reg(9),
      Q => prbs11_reg(10),
      R => rx_fifo_rst
    );
\prbs11_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs11_reg(10),
      Q => prbs11_reg(11),
      R => rx_fifo_rst
    );
\prbs11_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs11_reg(11),
      Q => prbs11_reg(12),
      R => rx_fifo_rst
    );
\prbs11_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs11_reg(12),
      Q => prbs11_reg(13),
      R => rx_fifo_rst
    );
\prbs11_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs11_reg(13),
      Q => prbs11_reg(14),
      R => rx_fifo_rst
    );
\prbs11_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs11_reg(14),
      Q => prbs11_reg(15),
      R => rx_fifo_rst
    );
\prbs11_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs11_reg(0),
      Q => prbs11_reg(1),
      R => rx_fifo_rst
    );
\prbs11_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs11_reg(1),
      Q => prbs11_reg(2),
      R => rx_fifo_rst
    );
\prbs11_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs11_reg(2),
      Q => prbs11_reg(3),
      R => rx_fifo_rst
    );
\prbs11_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs11_reg(3),
      Q => prbs11_reg(4),
      R => rx_fifo_rst
    );
\prbs11_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs11_reg(4),
      Q => prbs11_reg(5),
      R => rx_fifo_rst
    );
\prbs11_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs11_reg(5),
      Q => prbs11_reg(6),
      R => rx_fifo_rst
    );
\prbs11_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs11_reg(6),
      Q => prbs11_reg(7),
      R => rx_fifo_rst
    );
\prbs11_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs11_reg(7),
      Q => prbs11_reg(8),
      R => rx_fifo_rst
    );
\prbs11_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs11_reg(8),
      Q => prbs11_reg(9),
      R => rx_fifo_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_prbs15_gen is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pattern_rst_reg : in STD_LOGIC;
    pattern_pause_reg_reg : in STD_LOGIC;
    GT0_TXUSRCLK_OUT : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_prbs15_gen : entity is "prbs15_gen";
end gtx3g_bert_0_prbs15_gen;

architecture STRUCTURE of gtx3g_bert_0_prbs15_gen is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \prbs15_reg[0]_i_1__0_n_0\ : STD_LOGIC;
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
\prbs15_reg[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(13),
      O => \prbs15_reg[0]_i_1__0_n_0\
    );
\prbs15_reg_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \prbs15_reg[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => pattern_rst_reg
    );
\prbs15_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(9),
      Q => \^q\(10),
      R => pattern_rst_reg
    );
\prbs15_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(10),
      Q => \^q\(11),
      R => pattern_rst_reg
    );
\prbs15_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(11),
      Q => \^q\(12),
      R => pattern_rst_reg
    );
\prbs15_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(12),
      Q => \^q\(13),
      R => pattern_rst_reg
    );
\prbs15_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(13),
      Q => \^q\(14),
      R => pattern_rst_reg
    );
\prbs15_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(14),
      Q => \^q\(15),
      R => pattern_rst_reg
    );
\prbs15_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(0),
      Q => \^q\(1),
      R => pattern_rst_reg
    );
\prbs15_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(1),
      Q => \^q\(2),
      R => pattern_rst_reg
    );
\prbs15_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(2),
      Q => \^q\(3),
      R => pattern_rst_reg
    );
\prbs15_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(3),
      Q => \^q\(4),
      R => pattern_rst_reg
    );
\prbs15_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(4),
      Q => \^q\(5),
      R => pattern_rst_reg
    );
\prbs15_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(5),
      Q => \^q\(6),
      R => pattern_rst_reg
    );
\prbs15_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(6),
      Q => \^q\(7),
      R => pattern_rst_reg
    );
\prbs15_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(7),
      Q => \^q\(8),
      R => pattern_rst_reg
    );
\prbs15_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(8),
      Q => \^q\(9),
      R => pattern_rst_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_prbs15_gen_39 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pattern_rst_reg : in STD_LOGIC;
    pattern_pause_reg_reg : in STD_LOGIC;
    GT0_TXUSRCLK_OUT : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_prbs15_gen_39 : entity is "prbs15_gen";
end gtx3g_bert_0_prbs15_gen_39;

architecture STRUCTURE of gtx3g_bert_0_prbs15_gen_39 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \prbs15_reg[0]_i_1_n_0\ : STD_LOGIC;
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
\prbs15_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(13),
      O => \prbs15_reg[0]_i_1_n_0\
    );
\prbs15_reg_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \prbs15_reg[0]_i_1_n_0\,
      Q => \^q\(0),
      S => pattern_rst_reg
    );
\prbs15_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(9),
      Q => \^q\(10),
      R => pattern_rst_reg
    );
\prbs15_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(10),
      Q => \^q\(11),
      R => pattern_rst_reg
    );
\prbs15_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(11),
      Q => \^q\(12),
      R => pattern_rst_reg
    );
\prbs15_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(12),
      Q => \^q\(13),
      R => pattern_rst_reg
    );
\prbs15_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(13),
      Q => \^q\(14),
      R => pattern_rst_reg
    );
\prbs15_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(14),
      Q => \^q\(15),
      R => pattern_rst_reg
    );
\prbs15_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(0),
      Q => \^q\(1),
      R => pattern_rst_reg
    );
\prbs15_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(1),
      Q => \^q\(2),
      R => pattern_rst_reg
    );
\prbs15_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(2),
      Q => \^q\(3),
      R => pattern_rst_reg
    );
\prbs15_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(3),
      Q => \^q\(4),
      R => pattern_rst_reg
    );
\prbs15_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(4),
      Q => \^q\(5),
      R => pattern_rst_reg
    );
\prbs15_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(5),
      Q => \^q\(6),
      R => pattern_rst_reg
    );
\prbs15_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(6),
      Q => \^q\(7),
      R => pattern_rst_reg
    );
\prbs15_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(7),
      Q => \^q\(8),
      R => pattern_rst_reg
    );
\prbs15_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(8),
      Q => \^q\(9),
      R => pattern_rst_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_prbs15_gen_49 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rx_fifo_rst : in STD_LOGIC;
    pattern_pause_reg_reg : in STD_LOGIC;
    GT0_TXUSRCLK_OUT : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_prbs15_gen_49 : entity is "prbs15_gen";
end gtx3g_bert_0_prbs15_gen_49;

architecture STRUCTURE of gtx3g_bert_0_prbs15_gen_49 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \prbs15_reg[0]_i_1__1_n_0\ : STD_LOGIC;
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
\prbs15_reg[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(13),
      O => \prbs15_reg[0]_i_1__1_n_0\
    );
\prbs15_reg_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \prbs15_reg[0]_i_1__1_n_0\,
      Q => \^q\(0),
      S => rx_fifo_rst
    );
\prbs15_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(9),
      Q => \^q\(10),
      R => rx_fifo_rst
    );
\prbs15_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(10),
      Q => \^q\(11),
      R => rx_fifo_rst
    );
\prbs15_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(11),
      Q => \^q\(12),
      R => rx_fifo_rst
    );
\prbs15_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(12),
      Q => \^q\(13),
      R => rx_fifo_rst
    );
\prbs15_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(13),
      Q => \^q\(14),
      R => rx_fifo_rst
    );
\prbs15_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(14),
      Q => \^q\(15),
      R => rx_fifo_rst
    );
\prbs15_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(0),
      Q => \^q\(1),
      R => rx_fifo_rst
    );
\prbs15_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(1),
      Q => \^q\(2),
      R => rx_fifo_rst
    );
\prbs15_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(2),
      Q => \^q\(3),
      R => rx_fifo_rst
    );
\prbs15_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(3),
      Q => \^q\(4),
      R => rx_fifo_rst
    );
\prbs15_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(4),
      Q => \^q\(5),
      R => rx_fifo_rst
    );
\prbs15_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(5),
      Q => \^q\(6),
      R => rx_fifo_rst
    );
\prbs15_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(6),
      Q => \^q\(7),
      R => rx_fifo_rst
    );
\prbs15_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(7),
      Q => \^q\(8),
      R => rx_fifo_rst
    );
\prbs15_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(8),
      Q => \^q\(9),
      R => rx_fifo_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_prbs20_gen is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pattern_pause_reg_reg : in STD_LOGIC;
    GT0_TXUSRCLK_OUT : in STD_LOGIC;
    prbs31_reg_reg_r_11 : in STD_LOGIC;
    pattern_rst_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_prbs20_gen : entity is "prbs20_gen";
end gtx3g_bert_0_prbs20_gen;

architecture STRUCTURE of gtx3g_bert_0_prbs20_gen is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal prbs20_reg : STD_LOGIC_VECTOR ( 19 to 19 );
  signal \prbs20_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \prbs20_reg_reg[17]_srl2___gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_10_n_0\ : STD_LOGIC;
  signal \prbs20_reg_reg[18]_gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_11_n_0\ : STD_LOGIC;
  signal prbs20_reg_reg_gate_n_0 : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \prbs20_reg_reg[17]_srl2___gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_10\ : label is "inst/\gt1_frame_gen/pattern_gen_inst_1/prbs20_gen_inst1/prbs20_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \prbs20_reg_reg[17]_srl2___gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_10\ : label is "inst/\gt1_frame_gen/pattern_gen_inst_1/prbs20_gen_inst1/prbs20_reg_reg[17]_srl2___gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_10 ";
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
\prbs20_reg[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => prbs20_reg(19),
      I1 => \^q\(2),
      O => \prbs20_reg[0]_i_1__0_n_0\
    );
\prbs20_reg_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \prbs20_reg[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => pattern_rst_reg
    );
\prbs20_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(9),
      Q => \^q\(10),
      R => pattern_rst_reg
    );
\prbs20_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(10),
      Q => \^q\(11),
      R => pattern_rst_reg
    );
\prbs20_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(11),
      Q => \^q\(12),
      R => pattern_rst_reg
    );
\prbs20_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(12),
      Q => \^q\(13),
      R => pattern_rst_reg
    );
\prbs20_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(13),
      Q => \^q\(14),
      R => pattern_rst_reg
    );
\prbs20_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(14),
      Q => \^q\(15),
      R => pattern_rst_reg
    );
\prbs20_reg_reg[17]_srl2___gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_10\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => pattern_pause_reg_reg,
      CLK => GT0_TXUSRCLK_OUT,
      D => \^q\(15),
      Q => \prbs20_reg_reg[17]_srl2___gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_10_n_0\
    );
\prbs20_reg_reg[18]_gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_11\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \prbs20_reg_reg[17]_srl2___gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_10_n_0\,
      Q => \prbs20_reg_reg[18]_gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_11_n_0\,
      R => '0'
    );
\prbs20_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs20_reg_reg_gate_n_0,
      Q => prbs20_reg(19),
      R => pattern_rst_reg
    );
\prbs20_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(0),
      Q => \^q\(1),
      R => pattern_rst_reg
    );
\prbs20_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(1),
      Q => \^q\(2),
      R => pattern_rst_reg
    );
\prbs20_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(2),
      Q => \^q\(3),
      R => pattern_rst_reg
    );
\prbs20_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(3),
      Q => \^q\(4),
      R => pattern_rst_reg
    );
\prbs20_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(4),
      Q => \^q\(5),
      R => pattern_rst_reg
    );
\prbs20_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(5),
      Q => \^q\(6),
      R => pattern_rst_reg
    );
\prbs20_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(6),
      Q => \^q\(7),
      R => pattern_rst_reg
    );
\prbs20_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(7),
      Q => \^q\(8),
      R => pattern_rst_reg
    );
\prbs20_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(8),
      Q => \^q\(9),
      R => pattern_rst_reg
    );
prbs20_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prbs20_reg_reg[18]_gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_11_n_0\,
      I1 => prbs31_reg_reg_r_11,
      O => prbs20_reg_reg_gate_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_prbs20_gen_40 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pattern_pause_reg_reg : in STD_LOGIC;
    GT0_TXUSRCLK_OUT : in STD_LOGIC;
    prbs31_reg_reg_r_1 : in STD_LOGIC;
    pattern_rst_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_prbs20_gen_40 : entity is "prbs20_gen";
end gtx3g_bert_0_prbs20_gen_40;

architecture STRUCTURE of gtx3g_bert_0_prbs20_gen_40 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal prbs20_reg : STD_LOGIC_VECTOR ( 19 to 19 );
  signal \prbs20_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \prbs20_reg_reg[17]_srl2___gt0_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_0_n_0\ : STD_LOGIC;
  signal \prbs20_reg_reg[18]_gt0_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_1_n_0\ : STD_LOGIC;
  signal prbs20_reg_reg_gate_n_0 : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \prbs20_reg_reg[17]_srl2___gt0_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_0\ : label is "inst/\gt0_frame_gen/pattern_gen_inst_1/prbs20_gen_inst1/prbs20_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \prbs20_reg_reg[17]_srl2___gt0_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_0\ : label is "inst/\gt0_frame_gen/pattern_gen_inst_1/prbs20_gen_inst1/prbs20_reg_reg[17]_srl2___gt0_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_0 ";
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
\prbs20_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => prbs20_reg(19),
      I1 => \^q\(2),
      O => \prbs20_reg[0]_i_1_n_0\
    );
\prbs20_reg_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \prbs20_reg[0]_i_1_n_0\,
      Q => \^q\(0),
      S => pattern_rst_reg
    );
\prbs20_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(9),
      Q => \^q\(10),
      R => pattern_rst_reg
    );
\prbs20_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(10),
      Q => \^q\(11),
      R => pattern_rst_reg
    );
\prbs20_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(11),
      Q => \^q\(12),
      R => pattern_rst_reg
    );
\prbs20_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(12),
      Q => \^q\(13),
      R => pattern_rst_reg
    );
\prbs20_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(13),
      Q => \^q\(14),
      R => pattern_rst_reg
    );
\prbs20_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(14),
      Q => \^q\(15),
      R => pattern_rst_reg
    );
\prbs20_reg_reg[17]_srl2___gt0_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => pattern_pause_reg_reg,
      CLK => GT0_TXUSRCLK_OUT,
      D => \^q\(15),
      Q => \prbs20_reg_reg[17]_srl2___gt0_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_0_n_0\
    );
\prbs20_reg_reg[18]_gt0_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_1\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \prbs20_reg_reg[17]_srl2___gt0_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_0_n_0\,
      Q => \prbs20_reg_reg[18]_gt0_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_1_n_0\,
      R => '0'
    );
\prbs20_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs20_reg_reg_gate_n_0,
      Q => prbs20_reg(19),
      R => pattern_rst_reg
    );
\prbs20_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(0),
      Q => \^q\(1),
      R => pattern_rst_reg
    );
\prbs20_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(1),
      Q => \^q\(2),
      R => pattern_rst_reg
    );
\prbs20_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(2),
      Q => \^q\(3),
      R => pattern_rst_reg
    );
\prbs20_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(3),
      Q => \^q\(4),
      R => pattern_rst_reg
    );
\prbs20_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(4),
      Q => \^q\(5),
      R => pattern_rst_reg
    );
\prbs20_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(5),
      Q => \^q\(6),
      R => pattern_rst_reg
    );
\prbs20_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(6),
      Q => \^q\(7),
      R => pattern_rst_reg
    );
\prbs20_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(7),
      Q => \^q\(8),
      R => pattern_rst_reg
    );
\prbs20_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(8),
      Q => \^q\(9),
      R => pattern_rst_reg
    );
prbs20_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prbs20_reg_reg[18]_gt0_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_1_n_0\,
      I1 => prbs31_reg_reg_r_1,
      O => prbs20_reg_reg_gate_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_prbs20_gen_50 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pattern_pause_reg_reg : in STD_LOGIC;
    GT0_TXUSRCLK_OUT : in STD_LOGIC;
    prbs31_reg_reg_r_21 : in STD_LOGIC;
    rx_fifo_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_prbs20_gen_50 : entity is "prbs20_gen";
end gtx3g_bert_0_prbs20_gen_50;

architecture STRUCTURE of gtx3g_bert_0_prbs20_gen_50 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal prbs20_reg : STD_LOGIC_VECTOR ( 19 to 19 );
  signal \prbs20_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \prbs20_reg_reg[17]_srl2___gt0_frame_check_pattern_gen_inst_2_prbs31_gen_inst1_prbs31_reg_reg_r_20_n_0\ : STD_LOGIC;
  signal \prbs20_reg_reg[18]_gt0_frame_check_pattern_gen_inst_2_prbs31_gen_inst1_prbs31_reg_reg_r_21_n_0\ : STD_LOGIC;
  signal prbs20_reg_reg_gate_n_0 : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \prbs20_reg_reg[17]_srl2___gt0_frame_check_pattern_gen_inst_2_prbs31_gen_inst1_prbs31_reg_reg_r_20\ : label is "inst/\gt0_frame_check/pattern_gen_inst_2/prbs20_gen_inst1/prbs20_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \prbs20_reg_reg[17]_srl2___gt0_frame_check_pattern_gen_inst_2_prbs31_gen_inst1_prbs31_reg_reg_r_20\ : label is "inst/\gt0_frame_check/pattern_gen_inst_2/prbs20_gen_inst1/prbs20_reg_reg[17]_srl2___gt0_frame_check_pattern_gen_inst_2_prbs31_gen_inst1_prbs31_reg_reg_r_20 ";
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
\prbs20_reg[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => prbs20_reg(19),
      I1 => \^q\(2),
      O => \prbs20_reg[0]_i_1__1_n_0\
    );
\prbs20_reg_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \prbs20_reg[0]_i_1__1_n_0\,
      Q => \^q\(0),
      S => rx_fifo_rst
    );
\prbs20_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(9),
      Q => \^q\(10),
      R => rx_fifo_rst
    );
\prbs20_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(10),
      Q => \^q\(11),
      R => rx_fifo_rst
    );
\prbs20_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(11),
      Q => \^q\(12),
      R => rx_fifo_rst
    );
\prbs20_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(12),
      Q => \^q\(13),
      R => rx_fifo_rst
    );
\prbs20_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(13),
      Q => \^q\(14),
      R => rx_fifo_rst
    );
\prbs20_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(14),
      Q => \^q\(15),
      R => rx_fifo_rst
    );
\prbs20_reg_reg[17]_srl2___gt0_frame_check_pattern_gen_inst_2_prbs31_gen_inst1_prbs31_reg_reg_r_20\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => pattern_pause_reg_reg,
      CLK => GT0_TXUSRCLK_OUT,
      D => \^q\(15),
      Q => \prbs20_reg_reg[17]_srl2___gt0_frame_check_pattern_gen_inst_2_prbs31_gen_inst1_prbs31_reg_reg_r_20_n_0\
    );
\prbs20_reg_reg[18]_gt0_frame_check_pattern_gen_inst_2_prbs31_gen_inst1_prbs31_reg_reg_r_21\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \prbs20_reg_reg[17]_srl2___gt0_frame_check_pattern_gen_inst_2_prbs31_gen_inst1_prbs31_reg_reg_r_20_n_0\,
      Q => \prbs20_reg_reg[18]_gt0_frame_check_pattern_gen_inst_2_prbs31_gen_inst1_prbs31_reg_reg_r_21_n_0\,
      R => '0'
    );
\prbs20_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs20_reg_reg_gate_n_0,
      Q => prbs20_reg(19),
      R => rx_fifo_rst
    );
\prbs20_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(0),
      Q => \^q\(1),
      R => rx_fifo_rst
    );
\prbs20_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(1),
      Q => \^q\(2),
      R => rx_fifo_rst
    );
\prbs20_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(2),
      Q => \^q\(3),
      R => rx_fifo_rst
    );
\prbs20_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(3),
      Q => \^q\(4),
      R => rx_fifo_rst
    );
\prbs20_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(4),
      Q => \^q\(5),
      R => rx_fifo_rst
    );
\prbs20_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(5),
      Q => \^q\(6),
      R => rx_fifo_rst
    );
\prbs20_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(6),
      Q => \^q\(7),
      R => rx_fifo_rst
    );
\prbs20_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(7),
      Q => \^q\(8),
      R => rx_fifo_rst
    );
\prbs20_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(8),
      Q => \^q\(9),
      R => rx_fifo_rst
    );
prbs20_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prbs20_reg_reg[18]_gt0_frame_check_pattern_gen_inst_2_prbs31_gen_inst1_prbs31_reg_reg_r_21_n_0\,
      I1 => prbs31_reg_reg_r_21,
      O => prbs20_reg_reg_gate_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_prbs23_gen is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pattern_pause_reg_reg : in STD_LOGIC;
    GT0_TXUSRCLK_OUT : in STD_LOGIC;
    prbs31_reg_reg_r_12 : in STD_LOGIC;
    pattern_rst_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_prbs23_gen : entity is "prbs23_gen";
end gtx3g_bert_0_prbs23_gen;

architecture STRUCTURE of gtx3g_bert_0_prbs23_gen is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal prbs23_reg : STD_LOGIC_VECTOR ( 22 downto 16 );
  signal \prbs23_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \prbs23_reg_reg[20]_srl3___gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_11_n_0\ : STD_LOGIC;
  signal \prbs23_reg_reg[21]_gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_12_n_0\ : STD_LOGIC;
  signal prbs23_reg_reg_gate_n_0 : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \prbs23_reg_reg[20]_srl3___gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_11\ : label is "inst/\gt1_frame_gen/pattern_gen_inst_1/prbs23_gen_inst1/prbs23_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \prbs23_reg_reg[20]_srl3___gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_11\ : label is "inst/\gt1_frame_gen/pattern_gen_inst_1/prbs23_gen_inst1/prbs23_reg_reg[20]_srl3___gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_11 ";
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
\prbs23_reg[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => prbs23_reg(22),
      I1 => prbs23_reg(17),
      O => \prbs23_reg[0]_i_1__0_n_0\
    );
\prbs23_reg_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \prbs23_reg[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => pattern_rst_reg
    );
\prbs23_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(9),
      Q => \^q\(10),
      R => pattern_rst_reg
    );
\prbs23_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(10),
      Q => \^q\(11),
      R => pattern_rst_reg
    );
\prbs23_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(11),
      Q => \^q\(12),
      R => pattern_rst_reg
    );
\prbs23_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(12),
      Q => \^q\(13),
      R => pattern_rst_reg
    );
\prbs23_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(13),
      Q => \^q\(14),
      R => pattern_rst_reg
    );
\prbs23_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(14),
      Q => \^q\(15),
      R => pattern_rst_reg
    );
\prbs23_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(15),
      Q => prbs23_reg(16),
      R => pattern_rst_reg
    );
\prbs23_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs23_reg(16),
      Q => prbs23_reg(17),
      R => pattern_rst_reg
    );
\prbs23_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(0),
      Q => \^q\(1),
      R => pattern_rst_reg
    );
\prbs23_reg_reg[20]_srl3___gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_11\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => pattern_pause_reg_reg,
      CLK => GT0_TXUSRCLK_OUT,
      D => prbs23_reg(17),
      Q => \prbs23_reg_reg[20]_srl3___gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_11_n_0\
    );
\prbs23_reg_reg[21]_gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_12\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \prbs23_reg_reg[20]_srl3___gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_11_n_0\,
      Q => \prbs23_reg_reg[21]_gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_12_n_0\,
      R => '0'
    );
\prbs23_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs23_reg_reg_gate_n_0,
      Q => prbs23_reg(22),
      R => pattern_rst_reg
    );
\prbs23_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(1),
      Q => \^q\(2),
      R => pattern_rst_reg
    );
\prbs23_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(2),
      Q => \^q\(3),
      R => pattern_rst_reg
    );
\prbs23_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(3),
      Q => \^q\(4),
      R => pattern_rst_reg
    );
\prbs23_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(4),
      Q => \^q\(5),
      R => pattern_rst_reg
    );
\prbs23_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(5),
      Q => \^q\(6),
      R => pattern_rst_reg
    );
\prbs23_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(6),
      Q => \^q\(7),
      R => pattern_rst_reg
    );
\prbs23_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(7),
      Q => \^q\(8),
      R => pattern_rst_reg
    );
\prbs23_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(8),
      Q => \^q\(9),
      R => pattern_rst_reg
    );
prbs23_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prbs23_reg_reg[21]_gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_12_n_0\,
      I1 => prbs31_reg_reg_r_12,
      O => prbs23_reg_reg_gate_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_prbs23_gen_41 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pattern_pause_reg_reg : in STD_LOGIC;
    GT0_TXUSRCLK_OUT : in STD_LOGIC;
    prbs31_reg_reg_r_2 : in STD_LOGIC;
    pattern_rst_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_prbs23_gen_41 : entity is "prbs23_gen";
end gtx3g_bert_0_prbs23_gen_41;

architecture STRUCTURE of gtx3g_bert_0_prbs23_gen_41 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal prbs23_reg : STD_LOGIC_VECTOR ( 22 downto 16 );
  signal \prbs23_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \prbs23_reg_reg[20]_srl3___gt0_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_1_n_0\ : STD_LOGIC;
  signal \prbs23_reg_reg[21]_gt0_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_2_n_0\ : STD_LOGIC;
  signal prbs23_reg_reg_gate_n_0 : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \prbs23_reg_reg[20]_srl3___gt0_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_1\ : label is "inst/\gt0_frame_gen/pattern_gen_inst_1/prbs23_gen_inst1/prbs23_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \prbs23_reg_reg[20]_srl3___gt0_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_1\ : label is "inst/\gt0_frame_gen/pattern_gen_inst_1/prbs23_gen_inst1/prbs23_reg_reg[20]_srl3___gt0_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_1 ";
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
\prbs23_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => prbs23_reg(22),
      I1 => prbs23_reg(17),
      O => \prbs23_reg[0]_i_1_n_0\
    );
\prbs23_reg_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \prbs23_reg[0]_i_1_n_0\,
      Q => \^q\(0),
      S => pattern_rst_reg
    );
\prbs23_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(9),
      Q => \^q\(10),
      R => pattern_rst_reg
    );
\prbs23_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(10),
      Q => \^q\(11),
      R => pattern_rst_reg
    );
\prbs23_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(11),
      Q => \^q\(12),
      R => pattern_rst_reg
    );
\prbs23_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(12),
      Q => \^q\(13),
      R => pattern_rst_reg
    );
\prbs23_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(13),
      Q => \^q\(14),
      R => pattern_rst_reg
    );
\prbs23_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(14),
      Q => \^q\(15),
      R => pattern_rst_reg
    );
\prbs23_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(15),
      Q => prbs23_reg(16),
      R => pattern_rst_reg
    );
\prbs23_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs23_reg(16),
      Q => prbs23_reg(17),
      R => pattern_rst_reg
    );
\prbs23_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(0),
      Q => \^q\(1),
      R => pattern_rst_reg
    );
\prbs23_reg_reg[20]_srl3___gt0_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_1\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => pattern_pause_reg_reg,
      CLK => GT0_TXUSRCLK_OUT,
      D => prbs23_reg(17),
      Q => \prbs23_reg_reg[20]_srl3___gt0_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_1_n_0\
    );
\prbs23_reg_reg[21]_gt0_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_2\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \prbs23_reg_reg[20]_srl3___gt0_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_1_n_0\,
      Q => \prbs23_reg_reg[21]_gt0_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_2_n_0\,
      R => '0'
    );
\prbs23_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs23_reg_reg_gate_n_0,
      Q => prbs23_reg(22),
      R => pattern_rst_reg
    );
\prbs23_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(1),
      Q => \^q\(2),
      R => pattern_rst_reg
    );
\prbs23_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(2),
      Q => \^q\(3),
      R => pattern_rst_reg
    );
\prbs23_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(3),
      Q => \^q\(4),
      R => pattern_rst_reg
    );
\prbs23_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(4),
      Q => \^q\(5),
      R => pattern_rst_reg
    );
\prbs23_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(5),
      Q => \^q\(6),
      R => pattern_rst_reg
    );
\prbs23_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(6),
      Q => \^q\(7),
      R => pattern_rst_reg
    );
\prbs23_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(7),
      Q => \^q\(8),
      R => pattern_rst_reg
    );
\prbs23_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(8),
      Q => \^q\(9),
      R => pattern_rst_reg
    );
prbs23_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prbs23_reg_reg[21]_gt0_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_2_n_0\,
      I1 => prbs31_reg_reg_r_2,
      O => prbs23_reg_reg_gate_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_prbs23_gen_51 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pattern_pause_reg_reg : in STD_LOGIC;
    GT0_TXUSRCLK_OUT : in STD_LOGIC;
    prbs31_reg_reg_r_22 : in STD_LOGIC;
    rx_fifo_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_prbs23_gen_51 : entity is "prbs23_gen";
end gtx3g_bert_0_prbs23_gen_51;

architecture STRUCTURE of gtx3g_bert_0_prbs23_gen_51 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal prbs23_reg : STD_LOGIC_VECTOR ( 22 downto 16 );
  signal \prbs23_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \prbs23_reg_reg[20]_srl3___gt0_frame_check_pattern_gen_inst_2_prbs31_gen_inst1_prbs31_reg_reg_r_21_n_0\ : STD_LOGIC;
  signal \prbs23_reg_reg[21]_gt0_frame_check_pattern_gen_inst_2_prbs31_gen_inst1_prbs31_reg_reg_r_22_n_0\ : STD_LOGIC;
  signal prbs23_reg_reg_gate_n_0 : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \prbs23_reg_reg[20]_srl3___gt0_frame_check_pattern_gen_inst_2_prbs31_gen_inst1_prbs31_reg_reg_r_21\ : label is "inst/\gt0_frame_check/pattern_gen_inst_2/prbs23_gen_inst1/prbs23_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \prbs23_reg_reg[20]_srl3___gt0_frame_check_pattern_gen_inst_2_prbs31_gen_inst1_prbs31_reg_reg_r_21\ : label is "inst/\gt0_frame_check/pattern_gen_inst_2/prbs23_gen_inst1/prbs23_reg_reg[20]_srl3___gt0_frame_check_pattern_gen_inst_2_prbs31_gen_inst1_prbs31_reg_reg_r_21 ";
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
\prbs23_reg[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => prbs23_reg(22),
      I1 => prbs23_reg(17),
      O => \prbs23_reg[0]_i_1__1_n_0\
    );
\prbs23_reg_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \prbs23_reg[0]_i_1__1_n_0\,
      Q => \^q\(0),
      S => rx_fifo_rst
    );
\prbs23_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(9),
      Q => \^q\(10),
      R => rx_fifo_rst
    );
\prbs23_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(10),
      Q => \^q\(11),
      R => rx_fifo_rst
    );
\prbs23_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(11),
      Q => \^q\(12),
      R => rx_fifo_rst
    );
\prbs23_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(12),
      Q => \^q\(13),
      R => rx_fifo_rst
    );
\prbs23_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(13),
      Q => \^q\(14),
      R => rx_fifo_rst
    );
\prbs23_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(14),
      Q => \^q\(15),
      R => rx_fifo_rst
    );
\prbs23_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(15),
      Q => prbs23_reg(16),
      R => rx_fifo_rst
    );
\prbs23_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs23_reg(16),
      Q => prbs23_reg(17),
      R => rx_fifo_rst
    );
\prbs23_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(0),
      Q => \^q\(1),
      R => rx_fifo_rst
    );
\prbs23_reg_reg[20]_srl3___gt0_frame_check_pattern_gen_inst_2_prbs31_gen_inst1_prbs31_reg_reg_r_21\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => pattern_pause_reg_reg,
      CLK => GT0_TXUSRCLK_OUT,
      D => prbs23_reg(17),
      Q => \prbs23_reg_reg[20]_srl3___gt0_frame_check_pattern_gen_inst_2_prbs31_gen_inst1_prbs31_reg_reg_r_21_n_0\
    );
\prbs23_reg_reg[21]_gt0_frame_check_pattern_gen_inst_2_prbs31_gen_inst1_prbs31_reg_reg_r_22\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \prbs23_reg_reg[20]_srl3___gt0_frame_check_pattern_gen_inst_2_prbs31_gen_inst1_prbs31_reg_reg_r_21_n_0\,
      Q => \prbs23_reg_reg[21]_gt0_frame_check_pattern_gen_inst_2_prbs31_gen_inst1_prbs31_reg_reg_r_22_n_0\,
      R => '0'
    );
\prbs23_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => prbs23_reg_reg_gate_n_0,
      Q => prbs23_reg(22),
      R => rx_fifo_rst
    );
\prbs23_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(1),
      Q => \^q\(2),
      R => rx_fifo_rst
    );
\prbs23_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(2),
      Q => \^q\(3),
      R => rx_fifo_rst
    );
\prbs23_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(3),
      Q => \^q\(4),
      R => rx_fifo_rst
    );
\prbs23_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(4),
      Q => \^q\(5),
      R => rx_fifo_rst
    );
\prbs23_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(5),
      Q => \^q\(6),
      R => rx_fifo_rst
    );
\prbs23_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(6),
      Q => \^q\(7),
      R => rx_fifo_rst
    );
\prbs23_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(7),
      Q => \^q\(8),
      R => rx_fifo_rst
    );
\prbs23_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(8),
      Q => \^q\(9),
      R => rx_fifo_rst
    );
prbs23_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prbs23_reg_reg[21]_gt0_frame_check_pattern_gen_inst_2_prbs31_gen_inst1_prbs31_reg_reg_r_22_n_0\,
      I1 => prbs31_reg_reg_r_22,
      O => prbs23_reg_reg_gate_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_prbs31_gen is
  port (
    \prbs31_reg_reg[30]_0\ : out STD_LOGIC;
    prbs31_reg_reg_r_12_0 : out STD_LOGIC;
    prbs31_reg_reg_r_13_0 : out STD_LOGIC;
    \pattern_reg_reg[0]\ : out STD_LOGIC;
    \pattern_reg_reg[1]\ : out STD_LOGIC;
    \pattern_reg_reg[2]\ : out STD_LOGIC;
    \pattern_reg_reg[3]\ : out STD_LOGIC;
    \pattern_reg_reg[4]\ : out STD_LOGIC;
    \pattern_reg_reg[5]\ : out STD_LOGIC;
    \pattern_reg_reg[6]\ : out STD_LOGIC;
    \pattern_reg_reg[7]\ : out STD_LOGIC;
    \pattern_reg_reg[8]\ : out STD_LOGIC;
    \pattern_reg_reg[9]\ : out STD_LOGIC;
    \pattern_reg_reg[10]\ : out STD_LOGIC;
    \pattern_reg_reg[11]\ : out STD_LOGIC;
    \pattern_reg_reg[12]\ : out STD_LOGIC;
    \pattern_reg_reg[13]\ : out STD_LOGIC;
    \pattern_reg_reg[14]\ : out STD_LOGIC;
    \pattern_reg_reg[15]\ : out STD_LOGIC;
    pattern_rst_reg : in STD_LOGIC;
    GT0_TXUSRCLK_OUT : in STD_LOGIC;
    pattern_pause_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PATTERN_MODE : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \prbs20_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \prbs15_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_prbs31_gen : entity is "prbs31_gen";
end gtx3g_bert_0_prbs31_gen;

architecture STRUCTURE of gtx3g_bert_0_prbs31_gen is
  signal prbs31_reg : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \prbs31_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \prbs31_reg_reg[25]_srl10___gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_18_n_0\ : STD_LOGIC;
  signal \prbs31_reg_reg[26]_gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_19_n_0\ : STD_LOGIC;
  signal \^prbs31_reg_reg[30]_0\ : STD_LOGIC;
  signal prbs31_reg_reg_gate_n_0 : STD_LOGIC;
  signal prbs31_reg_reg_r_10_n_0 : STD_LOGIC;
  signal \^prbs31_reg_reg_r_12_0\ : STD_LOGIC;
  signal \^prbs31_reg_reg_r_13_0\ : STD_LOGIC;
  signal prbs31_reg_reg_r_13_n_0 : STD_LOGIC;
  signal prbs31_reg_reg_r_14_n_0 : STD_LOGIC;
  signal prbs31_reg_reg_r_15_n_0 : STD_LOGIC;
  signal prbs31_reg_reg_r_16_n_0 : STD_LOGIC;
  signal prbs31_reg_reg_r_17_n_0 : STD_LOGIC;
  signal prbs31_reg_reg_r_18_n_0 : STD_LOGIC;
  signal prbs31_reg_reg_r_19_n_0 : STD_LOGIC;
  signal prbs31_reg_reg_r_n_0 : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \prbs31_reg_reg[25]_srl10___gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_18\ : label is "inst/\gt1_frame_gen/pattern_gen_inst_1/prbs31_gen_inst1/prbs31_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \prbs31_reg_reg[25]_srl10___gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_18\ : label is "inst/\gt1_frame_gen/pattern_gen_inst_1/prbs31_gen_inst1/prbs31_reg_reg[25]_srl10___gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_18 ";
begin
  \prbs31_reg_reg[30]_0\ <= \^prbs31_reg_reg[30]_0\;
  prbs31_reg_reg_r_12_0 <= \^prbs31_reg_reg_r_12_0\;
  prbs31_reg_reg_r_13_0 <= \^prbs31_reg_reg_r_13_0\;
\pattern_reg[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs31_reg(0),
      I1 => Q(0),
      I2 => PATTERN_MODE(1),
      I3 => \prbs20_reg_reg[15]\(0),
      I4 => PATTERN_MODE(0),
      I5 => \prbs15_reg_reg[15]\(0),
      O => \pattern_reg_reg[0]\
    );
\pattern_reg[10]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs31_reg(10),
      I1 => Q(10),
      I2 => PATTERN_MODE(1),
      I3 => \prbs20_reg_reg[15]\(10),
      I4 => PATTERN_MODE(0),
      I5 => \prbs15_reg_reg[15]\(10),
      O => \pattern_reg_reg[10]\
    );
\pattern_reg[11]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs31_reg(11),
      I1 => Q(11),
      I2 => PATTERN_MODE(1),
      I3 => \prbs20_reg_reg[15]\(11),
      I4 => PATTERN_MODE(0),
      I5 => \prbs15_reg_reg[15]\(11),
      O => \pattern_reg_reg[11]\
    );
\pattern_reg[12]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs31_reg(12),
      I1 => Q(12),
      I2 => PATTERN_MODE(1),
      I3 => \prbs20_reg_reg[15]\(12),
      I4 => PATTERN_MODE(0),
      I5 => \prbs15_reg_reg[15]\(12),
      O => \pattern_reg_reg[12]\
    );
\pattern_reg[13]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs31_reg(13),
      I1 => Q(13),
      I2 => PATTERN_MODE(1),
      I3 => \prbs20_reg_reg[15]\(13),
      I4 => PATTERN_MODE(0),
      I5 => \prbs15_reg_reg[15]\(13),
      O => \pattern_reg_reg[13]\
    );
\pattern_reg[14]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs31_reg(14),
      I1 => Q(14),
      I2 => PATTERN_MODE(1),
      I3 => \prbs20_reg_reg[15]\(14),
      I4 => PATTERN_MODE(0),
      I5 => \prbs15_reg_reg[15]\(14),
      O => \pattern_reg_reg[14]\
    );
\pattern_reg[15]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs31_reg(15),
      I1 => Q(15),
      I2 => PATTERN_MODE(1),
      I3 => \prbs20_reg_reg[15]\(15),
      I4 => PATTERN_MODE(0),
      I5 => \prbs15_reg_reg[15]\(15),
      O => \pattern_reg_reg[15]\
    );
\pattern_reg[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs31_reg(1),
      I1 => Q(1),
      I2 => PATTERN_MODE(1),
      I3 => \prbs20_reg_reg[15]\(1),
      I4 => PATTERN_MODE(0),
      I5 => \prbs15_reg_reg[15]\(1),
      O => \pattern_reg_reg[1]\
    );
\pattern_reg[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs31_reg(2),
      I1 => Q(2),
      I2 => PATTERN_MODE(1),
      I3 => \prbs20_reg_reg[15]\(2),
      I4 => PATTERN_MODE(0),
      I5 => \prbs15_reg_reg[15]\(2),
      O => \pattern_reg_reg[2]\
    );
\pattern_reg[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs31_reg(3),
      I1 => Q(3),
      I2 => PATTERN_MODE(1),
      I3 => \prbs20_reg_reg[15]\(3),
      I4 => PATTERN_MODE(0),
      I5 => \prbs15_reg_reg[15]\(3),
      O => \pattern_reg_reg[3]\
    );
\pattern_reg[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs31_reg(4),
      I1 => Q(4),
      I2 => PATTERN_MODE(1),
      I3 => \prbs20_reg_reg[15]\(4),
      I4 => PATTERN_MODE(0),
      I5 => \prbs15_reg_reg[15]\(4),
      O => \pattern_reg_reg[4]\
    );
\pattern_reg[5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs31_reg(5),
      I1 => Q(5),
      I2 => PATTERN_MODE(1),
      I3 => \prbs20_reg_reg[15]\(5),
      I4 => PATTERN_MODE(0),
      I5 => \prbs15_reg_reg[15]\(5),
      O => \pattern_reg_reg[5]\
    );
\pattern_reg[6]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs31_reg(6),
      I1 => Q(6),
      I2 => PATTERN_MODE(1),
      I3 => \prbs20_reg_reg[15]\(6),
      I4 => PATTERN_MODE(0),
      I5 => \prbs15_reg_reg[15]\(6),
      O => \pattern_reg_reg[6]\
    );
\pattern_reg[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs31_reg(7),
      I1 => Q(7),
      I2 => PATTERN_MODE(1),
      I3 => \prbs20_reg_reg[15]\(7),
      I4 => PATTERN_MODE(0),
      I5 => \prbs15_reg_reg[15]\(7),
      O => \pattern_reg_reg[7]\
    );
\pattern_reg[8]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs31_reg(8),
      I1 => Q(8),
      I2 => PATTERN_MODE(1),
      I3 => \prbs20_reg_reg[15]\(8),
      I4 => PATTERN_MODE(0),
      I5 => \prbs15_reg_reg[15]\(8),
      O => \pattern_reg_reg[8]\
    );
\pattern_reg[9]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs31_reg(9),
      I1 => Q(9),
      I2 => PATTERN_MODE(1),
      I3 => \prbs20_reg_reg[15]\(9),
      I4 => PATTERN_MODE(0),
      I5 => \prbs15_reg_reg[15]\(9),
      O => \pattern_reg_reg[9]\
    );
\prbs31_reg[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => prbs31_reg(30),
      I1 => prbs31_reg(27),
      O => \prbs31_reg[0]_i_1__0_n_0\
    );
\prbs31_reg_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => \prbs31_reg[0]_i_1__0_n_0\,
      Q => prbs31_reg(0),
      S => pattern_rst_reg
    );
\prbs31_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(9),
      Q => prbs31_reg(10),
      R => pattern_rst_reg
    );
\prbs31_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(10),
      Q => prbs31_reg(11),
      R => pattern_rst_reg
    );
\prbs31_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(11),
      Q => prbs31_reg(12),
      R => pattern_rst_reg
    );
\prbs31_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(12),
      Q => prbs31_reg(13),
      R => pattern_rst_reg
    );
\prbs31_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(13),
      Q => prbs31_reg(14),
      R => pattern_rst_reg
    );
\prbs31_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(14),
      Q => prbs31_reg(15),
      R => pattern_rst_reg
    );
\prbs31_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(0),
      Q => prbs31_reg(1),
      R => pattern_rst_reg
    );
\prbs31_reg_reg[25]_srl10___gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_18\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => \^prbs31_reg_reg[30]_0\,
      CLK => GT0_TXUSRCLK_OUT,
      D => prbs31_reg(15),
      Q => \prbs31_reg_reg[25]_srl10___gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_18_n_0\
    );
\prbs31_reg_reg[26]_gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_19\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => \prbs31_reg_reg[25]_srl10___gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_18_n_0\,
      Q => \prbs31_reg_reg[26]_gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_19_n_0\,
      R => '0'
    );
\prbs31_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg_reg_gate_n_0,
      Q => prbs31_reg(27),
      R => pattern_rst_reg
    );
\prbs31_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(27),
      Q => prbs31_reg(28),
      R => pattern_rst_reg
    );
\prbs31_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(28),
      Q => prbs31_reg(29),
      R => pattern_rst_reg
    );
\prbs31_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(1),
      Q => prbs31_reg(2),
      R => pattern_rst_reg
    );
\prbs31_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(29),
      Q => prbs31_reg(30),
      R => pattern_rst_reg
    );
\prbs31_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(2),
      Q => prbs31_reg(3),
      R => pattern_rst_reg
    );
\prbs31_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(3),
      Q => prbs31_reg(4),
      R => pattern_rst_reg
    );
\prbs31_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(4),
      Q => prbs31_reg(5),
      R => pattern_rst_reg
    );
\prbs31_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(5),
      Q => prbs31_reg(6),
      R => pattern_rst_reg
    );
\prbs31_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(6),
      Q => prbs31_reg(7),
      R => pattern_rst_reg
    );
\prbs31_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(7),
      Q => prbs31_reg(8),
      R => pattern_rst_reg
    );
\prbs31_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(8),
      Q => prbs31_reg(9),
      R => pattern_rst_reg
    );
prbs31_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prbs31_reg_reg[26]_gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_19_n_0\,
      I1 => prbs31_reg_reg_r_19_n_0,
      O => prbs31_reg_reg_gate_n_0
    );
prbs31_reg_reg_r: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => '1',
      Q => prbs31_reg_reg_r_n_0,
      R => pattern_rst_reg
    );
prbs31_reg_reg_r_10: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg_reg_r_n_0,
      Q => prbs31_reg_reg_r_10_n_0,
      R => pattern_rst_reg
    );
prbs31_reg_reg_r_11: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg_reg_r_10_n_0,
      Q => \^prbs31_reg_reg_r_12_0\,
      R => pattern_rst_reg
    );
prbs31_reg_reg_r_12: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => \^prbs31_reg_reg_r_12_0\,
      Q => \^prbs31_reg_reg_r_13_0\,
      R => pattern_rst_reg
    );
prbs31_reg_reg_r_13: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => \^prbs31_reg_reg_r_13_0\,
      Q => prbs31_reg_reg_r_13_n_0,
      R => pattern_rst_reg
    );
prbs31_reg_reg_r_14: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg_reg_r_13_n_0,
      Q => prbs31_reg_reg_r_14_n_0,
      R => pattern_rst_reg
    );
prbs31_reg_reg_r_15: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg_reg_r_14_n_0,
      Q => prbs31_reg_reg_r_15_n_0,
      R => pattern_rst_reg
    );
prbs31_reg_reg_r_16: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg_reg_r_15_n_0,
      Q => prbs31_reg_reg_r_16_n_0,
      R => pattern_rst_reg
    );
prbs31_reg_reg_r_17: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg_reg_r_16_n_0,
      Q => prbs31_reg_reg_r_17_n_0,
      R => pattern_rst_reg
    );
prbs31_reg_reg_r_18: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg_reg_r_17_n_0,
      Q => prbs31_reg_reg_r_18_n_0,
      R => pattern_rst_reg
    );
prbs31_reg_reg_r_19: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg_reg_r_18_n_0,
      Q => prbs31_reg_reg_r_19_n_0,
      R => pattern_rst_reg
    );
\read_counter_i_rep[3]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pattern_pause_reg,
      O => \^prbs31_reg_reg[30]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_prbs31_gen_42 is
  port (
    \prbs31_reg_reg[30]_0\ : out STD_LOGIC;
    prbs31_reg_reg_r_2_0 : out STD_LOGIC;
    prbs31_reg_reg_r_3_0 : out STD_LOGIC;
    \pattern_reg_reg[0]\ : out STD_LOGIC;
    \pattern_reg_reg[1]\ : out STD_LOGIC;
    \pattern_reg_reg[2]\ : out STD_LOGIC;
    \pattern_reg_reg[3]\ : out STD_LOGIC;
    \pattern_reg_reg[4]\ : out STD_LOGIC;
    \pattern_reg_reg[5]\ : out STD_LOGIC;
    \pattern_reg_reg[6]\ : out STD_LOGIC;
    \pattern_reg_reg[7]\ : out STD_LOGIC;
    \pattern_reg_reg[8]\ : out STD_LOGIC;
    \pattern_reg_reg[9]\ : out STD_LOGIC;
    \pattern_reg_reg[10]\ : out STD_LOGIC;
    \pattern_reg_reg[11]\ : out STD_LOGIC;
    \pattern_reg_reg[12]\ : out STD_LOGIC;
    \pattern_reg_reg[13]\ : out STD_LOGIC;
    \pattern_reg_reg[14]\ : out STD_LOGIC;
    \pattern_reg_reg[15]\ : out STD_LOGIC;
    pattern_rst_reg : in STD_LOGIC;
    GT0_TXUSRCLK_OUT : in STD_LOGIC;
    pattern_pause_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PATTERN_MODE : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \prbs20_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \prbs15_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_prbs31_gen_42 : entity is "prbs31_gen";
end gtx3g_bert_0_prbs31_gen_42;

architecture STRUCTURE of gtx3g_bert_0_prbs31_gen_42 is
  signal prbs31_reg : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \prbs31_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \prbs31_reg_reg[25]_srl10___gt0_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_8_n_0\ : STD_LOGIC;
  signal \prbs31_reg_reg[26]_gt0_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_9_n_0\ : STD_LOGIC;
  signal \^prbs31_reg_reg[30]_0\ : STD_LOGIC;
  signal prbs31_reg_reg_gate_n_0 : STD_LOGIC;
  signal prbs31_reg_reg_r_0_n_0 : STD_LOGIC;
  signal \^prbs31_reg_reg_r_2_0\ : STD_LOGIC;
  signal \^prbs31_reg_reg_r_3_0\ : STD_LOGIC;
  signal prbs31_reg_reg_r_3_n_0 : STD_LOGIC;
  signal prbs31_reg_reg_r_4_n_0 : STD_LOGIC;
  signal prbs31_reg_reg_r_5_n_0 : STD_LOGIC;
  signal prbs31_reg_reg_r_6_n_0 : STD_LOGIC;
  signal prbs31_reg_reg_r_7_n_0 : STD_LOGIC;
  signal prbs31_reg_reg_r_8_n_0 : STD_LOGIC;
  signal prbs31_reg_reg_r_9_n_0 : STD_LOGIC;
  signal prbs31_reg_reg_r_n_0 : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \prbs31_reg_reg[25]_srl10___gt0_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_8\ : label is "inst/\gt0_frame_gen/pattern_gen_inst_1/prbs31_gen_inst1/prbs31_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \prbs31_reg_reg[25]_srl10___gt0_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_8\ : label is "inst/\gt0_frame_gen/pattern_gen_inst_1/prbs31_gen_inst1/prbs31_reg_reg[25]_srl10___gt0_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_8 ";
begin
  \prbs31_reg_reg[30]_0\ <= \^prbs31_reg_reg[30]_0\;
  prbs31_reg_reg_r_2_0 <= \^prbs31_reg_reg_r_2_0\;
  prbs31_reg_reg_r_3_0 <= \^prbs31_reg_reg_r_3_0\;
\pattern_reg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs31_reg(0),
      I1 => Q(0),
      I2 => PATTERN_MODE(1),
      I3 => \prbs20_reg_reg[15]\(0),
      I4 => PATTERN_MODE(0),
      I5 => \prbs15_reg_reg[15]\(0),
      O => \pattern_reg_reg[0]\
    );
\pattern_reg[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs31_reg(10),
      I1 => Q(10),
      I2 => PATTERN_MODE(1),
      I3 => \prbs20_reg_reg[15]\(10),
      I4 => PATTERN_MODE(0),
      I5 => \prbs15_reg_reg[15]\(10),
      O => \pattern_reg_reg[10]\
    );
\pattern_reg[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs31_reg(11),
      I1 => Q(11),
      I2 => PATTERN_MODE(1),
      I3 => \prbs20_reg_reg[15]\(11),
      I4 => PATTERN_MODE(0),
      I5 => \prbs15_reg_reg[15]\(11),
      O => \pattern_reg_reg[11]\
    );
\pattern_reg[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs31_reg(12),
      I1 => Q(12),
      I2 => PATTERN_MODE(1),
      I3 => \prbs20_reg_reg[15]\(12),
      I4 => PATTERN_MODE(0),
      I5 => \prbs15_reg_reg[15]\(12),
      O => \pattern_reg_reg[12]\
    );
\pattern_reg[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs31_reg(13),
      I1 => Q(13),
      I2 => PATTERN_MODE(1),
      I3 => \prbs20_reg_reg[15]\(13),
      I4 => PATTERN_MODE(0),
      I5 => \prbs15_reg_reg[15]\(13),
      O => \pattern_reg_reg[13]\
    );
\pattern_reg[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs31_reg(14),
      I1 => Q(14),
      I2 => PATTERN_MODE(1),
      I3 => \prbs20_reg_reg[15]\(14),
      I4 => PATTERN_MODE(0),
      I5 => \prbs15_reg_reg[15]\(14),
      O => \pattern_reg_reg[14]\
    );
\pattern_reg[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs31_reg(15),
      I1 => Q(15),
      I2 => PATTERN_MODE(1),
      I3 => \prbs20_reg_reg[15]\(15),
      I4 => PATTERN_MODE(0),
      I5 => \prbs15_reg_reg[15]\(15),
      O => \pattern_reg_reg[15]\
    );
\pattern_reg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs31_reg(1),
      I1 => Q(1),
      I2 => PATTERN_MODE(1),
      I3 => \prbs20_reg_reg[15]\(1),
      I4 => PATTERN_MODE(0),
      I5 => \prbs15_reg_reg[15]\(1),
      O => \pattern_reg_reg[1]\
    );
\pattern_reg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs31_reg(2),
      I1 => Q(2),
      I2 => PATTERN_MODE(1),
      I3 => \prbs20_reg_reg[15]\(2),
      I4 => PATTERN_MODE(0),
      I5 => \prbs15_reg_reg[15]\(2),
      O => \pattern_reg_reg[2]\
    );
\pattern_reg[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs31_reg(3),
      I1 => Q(3),
      I2 => PATTERN_MODE(1),
      I3 => \prbs20_reg_reg[15]\(3),
      I4 => PATTERN_MODE(0),
      I5 => \prbs15_reg_reg[15]\(3),
      O => \pattern_reg_reg[3]\
    );
\pattern_reg[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs31_reg(4),
      I1 => Q(4),
      I2 => PATTERN_MODE(1),
      I3 => \prbs20_reg_reg[15]\(4),
      I4 => PATTERN_MODE(0),
      I5 => \prbs15_reg_reg[15]\(4),
      O => \pattern_reg_reg[4]\
    );
\pattern_reg[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs31_reg(5),
      I1 => Q(5),
      I2 => PATTERN_MODE(1),
      I3 => \prbs20_reg_reg[15]\(5),
      I4 => PATTERN_MODE(0),
      I5 => \prbs15_reg_reg[15]\(5),
      O => \pattern_reg_reg[5]\
    );
\pattern_reg[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs31_reg(6),
      I1 => Q(6),
      I2 => PATTERN_MODE(1),
      I3 => \prbs20_reg_reg[15]\(6),
      I4 => PATTERN_MODE(0),
      I5 => \prbs15_reg_reg[15]\(6),
      O => \pattern_reg_reg[6]\
    );
\pattern_reg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs31_reg(7),
      I1 => Q(7),
      I2 => PATTERN_MODE(1),
      I3 => \prbs20_reg_reg[15]\(7),
      I4 => PATTERN_MODE(0),
      I5 => \prbs15_reg_reg[15]\(7),
      O => \pattern_reg_reg[7]\
    );
\pattern_reg[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs31_reg(8),
      I1 => Q(8),
      I2 => PATTERN_MODE(1),
      I3 => \prbs20_reg_reg[15]\(8),
      I4 => PATTERN_MODE(0),
      I5 => \prbs15_reg_reg[15]\(8),
      O => \pattern_reg_reg[8]\
    );
\pattern_reg[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs31_reg(9),
      I1 => Q(9),
      I2 => PATTERN_MODE(1),
      I3 => \prbs20_reg_reg[15]\(9),
      I4 => PATTERN_MODE(0),
      I5 => \prbs15_reg_reg[15]\(9),
      O => \pattern_reg_reg[9]\
    );
\prbs31_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => prbs31_reg(30),
      I1 => prbs31_reg(27),
      O => \prbs31_reg[0]_i_1_n_0\
    );
\prbs31_reg_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => \prbs31_reg[0]_i_1_n_0\,
      Q => prbs31_reg(0),
      S => pattern_rst_reg
    );
\prbs31_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(9),
      Q => prbs31_reg(10),
      R => pattern_rst_reg
    );
\prbs31_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(10),
      Q => prbs31_reg(11),
      R => pattern_rst_reg
    );
\prbs31_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(11),
      Q => prbs31_reg(12),
      R => pattern_rst_reg
    );
\prbs31_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(12),
      Q => prbs31_reg(13),
      R => pattern_rst_reg
    );
\prbs31_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(13),
      Q => prbs31_reg(14),
      R => pattern_rst_reg
    );
\prbs31_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(14),
      Q => prbs31_reg(15),
      R => pattern_rst_reg
    );
\prbs31_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(0),
      Q => prbs31_reg(1),
      R => pattern_rst_reg
    );
\prbs31_reg_reg[25]_srl10___gt0_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => \^prbs31_reg_reg[30]_0\,
      CLK => GT0_TXUSRCLK_OUT,
      D => prbs31_reg(15),
      Q => \prbs31_reg_reg[25]_srl10___gt0_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_8_n_0\
    );
\prbs31_reg_reg[26]_gt0_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_9\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => \prbs31_reg_reg[25]_srl10___gt0_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_8_n_0\,
      Q => \prbs31_reg_reg[26]_gt0_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_9_n_0\,
      R => '0'
    );
\prbs31_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg_reg_gate_n_0,
      Q => prbs31_reg(27),
      R => pattern_rst_reg
    );
\prbs31_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(27),
      Q => prbs31_reg(28),
      R => pattern_rst_reg
    );
\prbs31_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(28),
      Q => prbs31_reg(29),
      R => pattern_rst_reg
    );
\prbs31_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(1),
      Q => prbs31_reg(2),
      R => pattern_rst_reg
    );
\prbs31_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(29),
      Q => prbs31_reg(30),
      R => pattern_rst_reg
    );
\prbs31_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(2),
      Q => prbs31_reg(3),
      R => pattern_rst_reg
    );
\prbs31_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(3),
      Q => prbs31_reg(4),
      R => pattern_rst_reg
    );
\prbs31_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(4),
      Q => prbs31_reg(5),
      R => pattern_rst_reg
    );
\prbs31_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(5),
      Q => prbs31_reg(6),
      R => pattern_rst_reg
    );
\prbs31_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(6),
      Q => prbs31_reg(7),
      R => pattern_rst_reg
    );
\prbs31_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(7),
      Q => prbs31_reg(8),
      R => pattern_rst_reg
    );
\prbs31_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(8),
      Q => prbs31_reg(9),
      R => pattern_rst_reg
    );
prbs31_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prbs31_reg_reg[26]_gt0_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_9_n_0\,
      I1 => prbs31_reg_reg_r_9_n_0,
      O => prbs31_reg_reg_gate_n_0
    );
prbs31_reg_reg_r: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => '1',
      Q => prbs31_reg_reg_r_n_0,
      R => pattern_rst_reg
    );
prbs31_reg_reg_r_0: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg_reg_r_n_0,
      Q => prbs31_reg_reg_r_0_n_0,
      R => pattern_rst_reg
    );
prbs31_reg_reg_r_1: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg_reg_r_0_n_0,
      Q => \^prbs31_reg_reg_r_2_0\,
      R => pattern_rst_reg
    );
prbs31_reg_reg_r_2: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => \^prbs31_reg_reg_r_2_0\,
      Q => \^prbs31_reg_reg_r_3_0\,
      R => pattern_rst_reg
    );
prbs31_reg_reg_r_3: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => \^prbs31_reg_reg_r_3_0\,
      Q => prbs31_reg_reg_r_3_n_0,
      R => pattern_rst_reg
    );
prbs31_reg_reg_r_4: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg_reg_r_3_n_0,
      Q => prbs31_reg_reg_r_4_n_0,
      R => pattern_rst_reg
    );
prbs31_reg_reg_r_5: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg_reg_r_4_n_0,
      Q => prbs31_reg_reg_r_5_n_0,
      R => pattern_rst_reg
    );
prbs31_reg_reg_r_6: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg_reg_r_5_n_0,
      Q => prbs31_reg_reg_r_6_n_0,
      R => pattern_rst_reg
    );
prbs31_reg_reg_r_7: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg_reg_r_6_n_0,
      Q => prbs31_reg_reg_r_7_n_0,
      R => pattern_rst_reg
    );
prbs31_reg_reg_r_8: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg_reg_r_7_n_0,
      Q => prbs31_reg_reg_r_8_n_0,
      R => pattern_rst_reg
    );
prbs31_reg_reg_r_9: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg_reg_r_8_n_0,
      Q => prbs31_reg_reg_r_9_n_0,
      R => pattern_rst_reg
    );
\read_counter_i_rep[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pattern_pause_reg,
      O => \^prbs31_reg_reg[30]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_prbs31_gen_52 is
  port (
    \prbs31_reg_reg[30]_0\ : out STD_LOGIC;
    prbs31_reg_reg_r_22_0 : out STD_LOGIC;
    prbs31_reg_reg_r_23_0 : out STD_LOGIC;
    \pattern_reg_reg[0]\ : out STD_LOGIC;
    \pattern_reg_reg[1]\ : out STD_LOGIC;
    \pattern_reg_reg[2]\ : out STD_LOGIC;
    \pattern_reg_reg[3]\ : out STD_LOGIC;
    \pattern_reg_reg[4]\ : out STD_LOGIC;
    \pattern_reg_reg[5]\ : out STD_LOGIC;
    \pattern_reg_reg[6]\ : out STD_LOGIC;
    \pattern_reg_reg[7]\ : out STD_LOGIC;
    \pattern_reg_reg[8]\ : out STD_LOGIC;
    \pattern_reg_reg[9]\ : out STD_LOGIC;
    \pattern_reg_reg[10]\ : out STD_LOGIC;
    \pattern_reg_reg[11]\ : out STD_LOGIC;
    \pattern_reg_reg[12]\ : out STD_LOGIC;
    \pattern_reg_reg[13]\ : out STD_LOGIC;
    \pattern_reg_reg[14]\ : out STD_LOGIC;
    \pattern_reg_reg[15]\ : out STD_LOGIC;
    rx_fifo_rst : in STD_LOGIC;
    GT0_TXUSRCLK_OUT : in STD_LOGIC;
    pattern_pause_reg_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PATTERN_MODE : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \prbs20_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \prbs15_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_prbs31_gen_52 : entity is "prbs31_gen";
end gtx3g_bert_0_prbs31_gen_52;

architecture STRUCTURE of gtx3g_bert_0_prbs31_gen_52 is
  signal prbs31_reg : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \prbs31_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \prbs31_reg_reg[25]_srl10___gt0_frame_check_pattern_gen_inst_2_prbs31_gen_inst1_prbs31_reg_reg_r_28_n_0\ : STD_LOGIC;
  signal \prbs31_reg_reg[26]_gt0_frame_check_pattern_gen_inst_2_prbs31_gen_inst1_prbs31_reg_reg_r_29_n_0\ : STD_LOGIC;
  signal \^prbs31_reg_reg[30]_0\ : STD_LOGIC;
  signal prbs31_reg_reg_gate_n_0 : STD_LOGIC;
  signal prbs31_reg_reg_r_20_n_0 : STD_LOGIC;
  signal \^prbs31_reg_reg_r_22_0\ : STD_LOGIC;
  signal \^prbs31_reg_reg_r_23_0\ : STD_LOGIC;
  signal prbs31_reg_reg_r_23_n_0 : STD_LOGIC;
  signal prbs31_reg_reg_r_24_n_0 : STD_LOGIC;
  signal prbs31_reg_reg_r_25_n_0 : STD_LOGIC;
  signal prbs31_reg_reg_r_26_n_0 : STD_LOGIC;
  signal prbs31_reg_reg_r_27_n_0 : STD_LOGIC;
  signal prbs31_reg_reg_r_28_n_0 : STD_LOGIC;
  signal prbs31_reg_reg_r_29_n_0 : STD_LOGIC;
  signal prbs31_reg_reg_r_n_0 : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \prbs31_reg_reg[25]_srl10___gt0_frame_check_pattern_gen_inst_2_prbs31_gen_inst1_prbs31_reg_reg_r_28\ : label is "inst/\gt0_frame_check/pattern_gen_inst_2/prbs31_gen_inst1/prbs31_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \prbs31_reg_reg[25]_srl10___gt0_frame_check_pattern_gen_inst_2_prbs31_gen_inst1_prbs31_reg_reg_r_28\ : label is "inst/\gt0_frame_check/pattern_gen_inst_2/prbs31_gen_inst1/prbs31_reg_reg[25]_srl10___gt0_frame_check_pattern_gen_inst_2_prbs31_gen_inst1_prbs31_reg_reg_r_28 ";
begin
  \prbs31_reg_reg[30]_0\ <= \^prbs31_reg_reg[30]_0\;
  prbs31_reg_reg_r_22_0 <= \^prbs31_reg_reg_r_22_0\;
  prbs31_reg_reg_r_23_0 <= \^prbs31_reg_reg_r_23_0\;
\pattern_reg[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs31_reg(0),
      I1 => Q(0),
      I2 => PATTERN_MODE(1),
      I3 => \prbs20_reg_reg[15]\(0),
      I4 => PATTERN_MODE(0),
      I5 => \prbs15_reg_reg[15]\(0),
      O => \pattern_reg_reg[0]\
    );
\pattern_reg[10]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs31_reg(10),
      I1 => Q(10),
      I2 => PATTERN_MODE(1),
      I3 => \prbs20_reg_reg[15]\(10),
      I4 => PATTERN_MODE(0),
      I5 => \prbs15_reg_reg[15]\(10),
      O => \pattern_reg_reg[10]\
    );
\pattern_reg[11]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs31_reg(11),
      I1 => Q(11),
      I2 => PATTERN_MODE(1),
      I3 => \prbs20_reg_reg[15]\(11),
      I4 => PATTERN_MODE(0),
      I5 => \prbs15_reg_reg[15]\(11),
      O => \pattern_reg_reg[11]\
    );
\pattern_reg[12]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs31_reg(12),
      I1 => Q(12),
      I2 => PATTERN_MODE(1),
      I3 => \prbs20_reg_reg[15]\(12),
      I4 => PATTERN_MODE(0),
      I5 => \prbs15_reg_reg[15]\(12),
      O => \pattern_reg_reg[12]\
    );
\pattern_reg[13]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs31_reg(13),
      I1 => Q(13),
      I2 => PATTERN_MODE(1),
      I3 => \prbs20_reg_reg[15]\(13),
      I4 => PATTERN_MODE(0),
      I5 => \prbs15_reg_reg[15]\(13),
      O => \pattern_reg_reg[13]\
    );
\pattern_reg[14]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs31_reg(14),
      I1 => Q(14),
      I2 => PATTERN_MODE(1),
      I3 => \prbs20_reg_reg[15]\(14),
      I4 => PATTERN_MODE(0),
      I5 => \prbs15_reg_reg[15]\(14),
      O => \pattern_reg_reg[14]\
    );
\pattern_reg[15]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs31_reg(15),
      I1 => Q(15),
      I2 => PATTERN_MODE(1),
      I3 => \prbs20_reg_reg[15]\(15),
      I4 => PATTERN_MODE(0),
      I5 => \prbs15_reg_reg[15]\(15),
      O => \pattern_reg_reg[15]\
    );
\pattern_reg[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs31_reg(1),
      I1 => Q(1),
      I2 => PATTERN_MODE(1),
      I3 => \prbs20_reg_reg[15]\(1),
      I4 => PATTERN_MODE(0),
      I5 => \prbs15_reg_reg[15]\(1),
      O => \pattern_reg_reg[1]\
    );
\pattern_reg[2]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs31_reg(2),
      I1 => Q(2),
      I2 => PATTERN_MODE(1),
      I3 => \prbs20_reg_reg[15]\(2),
      I4 => PATTERN_MODE(0),
      I5 => \prbs15_reg_reg[15]\(2),
      O => \pattern_reg_reg[2]\
    );
\pattern_reg[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs31_reg(3),
      I1 => Q(3),
      I2 => PATTERN_MODE(1),
      I3 => \prbs20_reg_reg[15]\(3),
      I4 => PATTERN_MODE(0),
      I5 => \prbs15_reg_reg[15]\(3),
      O => \pattern_reg_reg[3]\
    );
\pattern_reg[4]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs31_reg(4),
      I1 => Q(4),
      I2 => PATTERN_MODE(1),
      I3 => \prbs20_reg_reg[15]\(4),
      I4 => PATTERN_MODE(0),
      I5 => \prbs15_reg_reg[15]\(4),
      O => \pattern_reg_reg[4]\
    );
\pattern_reg[5]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs31_reg(5),
      I1 => Q(5),
      I2 => PATTERN_MODE(1),
      I3 => \prbs20_reg_reg[15]\(5),
      I4 => PATTERN_MODE(0),
      I5 => \prbs15_reg_reg[15]\(5),
      O => \pattern_reg_reg[5]\
    );
\pattern_reg[6]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs31_reg(6),
      I1 => Q(6),
      I2 => PATTERN_MODE(1),
      I3 => \prbs20_reg_reg[15]\(6),
      I4 => PATTERN_MODE(0),
      I5 => \prbs15_reg_reg[15]\(6),
      O => \pattern_reg_reg[6]\
    );
\pattern_reg[7]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs31_reg(7),
      I1 => Q(7),
      I2 => PATTERN_MODE(1),
      I3 => \prbs20_reg_reg[15]\(7),
      I4 => PATTERN_MODE(0),
      I5 => \prbs15_reg_reg[15]\(7),
      O => \pattern_reg_reg[7]\
    );
\pattern_reg[8]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs31_reg(8),
      I1 => Q(8),
      I2 => PATTERN_MODE(1),
      I3 => \prbs20_reg_reg[15]\(8),
      I4 => PATTERN_MODE(0),
      I5 => \prbs15_reg_reg[15]\(8),
      O => \pattern_reg_reg[8]\
    );
\pattern_reg[9]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => prbs31_reg(9),
      I1 => Q(9),
      I2 => PATTERN_MODE(1),
      I3 => \prbs20_reg_reg[15]\(9),
      I4 => PATTERN_MODE(0),
      I5 => \prbs15_reg_reg[15]\(9),
      O => \pattern_reg_reg[9]\
    );
\prbs31_reg[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => prbs31_reg(30),
      I1 => prbs31_reg(27),
      O => \prbs31_reg[0]_i_1__1_n_0\
    );
\prbs31_reg_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => \prbs31_reg[0]_i_1__1_n_0\,
      Q => prbs31_reg(0),
      S => rx_fifo_rst
    );
\prbs31_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(9),
      Q => prbs31_reg(10),
      R => rx_fifo_rst
    );
\prbs31_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(10),
      Q => prbs31_reg(11),
      R => rx_fifo_rst
    );
\prbs31_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(11),
      Q => prbs31_reg(12),
      R => rx_fifo_rst
    );
\prbs31_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(12),
      Q => prbs31_reg(13),
      R => rx_fifo_rst
    );
\prbs31_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(13),
      Q => prbs31_reg(14),
      R => rx_fifo_rst
    );
\prbs31_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(14),
      Q => prbs31_reg(15),
      R => rx_fifo_rst
    );
\prbs31_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(0),
      Q => prbs31_reg(1),
      R => rx_fifo_rst
    );
\prbs31_reg_reg[25]_srl10___gt0_frame_check_pattern_gen_inst_2_prbs31_gen_inst1_prbs31_reg_reg_r_28\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => \^prbs31_reg_reg[30]_0\,
      CLK => GT0_TXUSRCLK_OUT,
      D => prbs31_reg(15),
      Q => \prbs31_reg_reg[25]_srl10___gt0_frame_check_pattern_gen_inst_2_prbs31_gen_inst1_prbs31_reg_reg_r_28_n_0\
    );
\prbs31_reg_reg[26]_gt0_frame_check_pattern_gen_inst_2_prbs31_gen_inst1_prbs31_reg_reg_r_29\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => \prbs31_reg_reg[25]_srl10___gt0_frame_check_pattern_gen_inst_2_prbs31_gen_inst1_prbs31_reg_reg_r_28_n_0\,
      Q => \prbs31_reg_reg[26]_gt0_frame_check_pattern_gen_inst_2_prbs31_gen_inst1_prbs31_reg_reg_r_29_n_0\,
      R => '0'
    );
\prbs31_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg_reg_gate_n_0,
      Q => prbs31_reg(27),
      R => rx_fifo_rst
    );
\prbs31_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(27),
      Q => prbs31_reg(28),
      R => rx_fifo_rst
    );
\prbs31_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(28),
      Q => prbs31_reg(29),
      R => rx_fifo_rst
    );
\prbs31_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(1),
      Q => prbs31_reg(2),
      R => rx_fifo_rst
    );
\prbs31_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(29),
      Q => prbs31_reg(30),
      R => rx_fifo_rst
    );
\prbs31_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(2),
      Q => prbs31_reg(3),
      R => rx_fifo_rst
    );
\prbs31_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(3),
      Q => prbs31_reg(4),
      R => rx_fifo_rst
    );
\prbs31_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(4),
      Q => prbs31_reg(5),
      R => rx_fifo_rst
    );
\prbs31_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(5),
      Q => prbs31_reg(6),
      R => rx_fifo_rst
    );
\prbs31_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(6),
      Q => prbs31_reg(7),
      R => rx_fifo_rst
    );
\prbs31_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(7),
      Q => prbs31_reg(8),
      R => rx_fifo_rst
    );
\prbs31_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg(8),
      Q => prbs31_reg(9),
      R => rx_fifo_rst
    );
prbs31_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prbs31_reg_reg[26]_gt0_frame_check_pattern_gen_inst_2_prbs31_gen_inst1_prbs31_reg_reg_r_29_n_0\,
      I1 => prbs31_reg_reg_r_29_n_0,
      O => prbs31_reg_reg_gate_n_0
    );
prbs31_reg_reg_r: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => '1',
      Q => prbs31_reg_reg_r_n_0,
      R => rx_fifo_rst
    );
prbs31_reg_reg_r_20: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg_reg_r_n_0,
      Q => prbs31_reg_reg_r_20_n_0,
      R => rx_fifo_rst
    );
prbs31_reg_reg_r_21: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg_reg_r_20_n_0,
      Q => \^prbs31_reg_reg_r_22_0\,
      R => rx_fifo_rst
    );
prbs31_reg_reg_r_22: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => \^prbs31_reg_reg_r_22_0\,
      Q => \^prbs31_reg_reg_r_23_0\,
      R => rx_fifo_rst
    );
prbs31_reg_reg_r_23: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => \^prbs31_reg_reg_r_23_0\,
      Q => prbs31_reg_reg_r_23_n_0,
      R => rx_fifo_rst
    );
prbs31_reg_reg_r_24: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg_reg_r_23_n_0,
      Q => prbs31_reg_reg_r_24_n_0,
      R => rx_fifo_rst
    );
prbs31_reg_reg_r_25: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg_reg_r_24_n_0,
      Q => prbs31_reg_reg_r_25_n_0,
      R => rx_fifo_rst
    );
prbs31_reg_reg_r_26: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg_reg_r_25_n_0,
      Q => prbs31_reg_reg_r_26_n_0,
      R => rx_fifo_rst
    );
prbs31_reg_reg_r_27: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg_reg_r_26_n_0,
      Q => prbs31_reg_reg_r_27_n_0,
      R => rx_fifo_rst
    );
prbs31_reg_reg_r_28: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg_reg_r_27_n_0,
      Q => prbs31_reg_reg_r_28_n_0,
      R => rx_fifo_rst
    );
prbs31_reg_reg_r_29: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \^prbs31_reg_reg[30]_0\,
      D => prbs31_reg_reg_r_28_n_0,
      Q => prbs31_reg_reg_r_29_n_0,
      R => rx_fifo_rst
    );
\read_counter_i_rep[3]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pattern_pause_reg_reg,
      O => \^prbs31_reg_reg[30]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_prbs7_gen is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pattern_rst_reg : in STD_LOGIC;
    pattern_pause_reg_reg : in STD_LOGIC;
    GT0_TXUSRCLK_OUT : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_prbs7_gen : entity is "prbs7_gen";
end gtx3g_bert_0_prbs7_gen;

architecture STRUCTURE of gtx3g_bert_0_prbs7_gen is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
\prbs7_reg[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      O => p_0_out(0)
    );
\prbs7_reg_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => p_0_out(0),
      Q => \^q\(0),
      S => pattern_rst_reg
    );
\prbs7_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(9),
      Q => \^q\(10),
      R => pattern_rst_reg
    );
\prbs7_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(10),
      Q => \^q\(11),
      R => pattern_rst_reg
    );
\prbs7_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(11),
      Q => \^q\(12),
      R => pattern_rst_reg
    );
\prbs7_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(12),
      Q => \^q\(13),
      R => pattern_rst_reg
    );
\prbs7_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(13),
      Q => \^q\(14),
      R => pattern_rst_reg
    );
\prbs7_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(14),
      Q => \^q\(15),
      R => pattern_rst_reg
    );
\prbs7_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(0),
      Q => \^q\(1),
      R => pattern_rst_reg
    );
\prbs7_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(1),
      Q => \^q\(2),
      R => pattern_rst_reg
    );
\prbs7_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(2),
      Q => \^q\(3),
      R => pattern_rst_reg
    );
\prbs7_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(3),
      Q => \^q\(4),
      R => pattern_rst_reg
    );
\prbs7_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(4),
      Q => \^q\(5),
      R => pattern_rst_reg
    );
\prbs7_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(5),
      Q => \^q\(6),
      R => pattern_rst_reg
    );
\prbs7_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(6),
      Q => \^q\(7),
      R => pattern_rst_reg
    );
\prbs7_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(7),
      Q => \^q\(8),
      R => pattern_rst_reg
    );
\prbs7_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(8),
      Q => \^q\(9),
      R => pattern_rst_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_prbs7_gen_43 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pattern_rst_reg : in STD_LOGIC;
    pattern_pause_reg_reg : in STD_LOGIC;
    GT0_TXUSRCLK_OUT : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_prbs7_gen_43 : entity is "prbs7_gen";
end gtx3g_bert_0_prbs7_gen_43;

architecture STRUCTURE of gtx3g_bert_0_prbs7_gen_43 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
\prbs7_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      O => p_0_out(0)
    );
\prbs7_reg_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => p_0_out(0),
      Q => \^q\(0),
      S => pattern_rst_reg
    );
\prbs7_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(9),
      Q => \^q\(10),
      R => pattern_rst_reg
    );
\prbs7_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(10),
      Q => \^q\(11),
      R => pattern_rst_reg
    );
\prbs7_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(11),
      Q => \^q\(12),
      R => pattern_rst_reg
    );
\prbs7_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(12),
      Q => \^q\(13),
      R => pattern_rst_reg
    );
\prbs7_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(13),
      Q => \^q\(14),
      R => pattern_rst_reg
    );
\prbs7_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(14),
      Q => \^q\(15),
      R => pattern_rst_reg
    );
\prbs7_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(0),
      Q => \^q\(1),
      R => pattern_rst_reg
    );
\prbs7_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(1),
      Q => \^q\(2),
      R => pattern_rst_reg
    );
\prbs7_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(2),
      Q => \^q\(3),
      R => pattern_rst_reg
    );
\prbs7_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(3),
      Q => \^q\(4),
      R => pattern_rst_reg
    );
\prbs7_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(4),
      Q => \^q\(5),
      R => pattern_rst_reg
    );
\prbs7_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(5),
      Q => \^q\(6),
      R => pattern_rst_reg
    );
\prbs7_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(6),
      Q => \^q\(7),
      R => pattern_rst_reg
    );
\prbs7_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(7),
      Q => \^q\(8),
      R => pattern_rst_reg
    );
\prbs7_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(8),
      Q => \^q\(9),
      R => pattern_rst_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_prbs7_gen_53 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rx_fifo_rst : in STD_LOGIC;
    pattern_pause_reg_reg : in STD_LOGIC;
    GT0_TXUSRCLK_OUT : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_prbs7_gen_53 : entity is "prbs7_gen";
end gtx3g_bert_0_prbs7_gen_53;

architecture STRUCTURE of gtx3g_bert_0_prbs7_gen_53 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \prbs7_reg[0]_i_1__1_n_0\ : STD_LOGIC;
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
\prbs7_reg[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      O => \prbs7_reg[0]_i_1__1_n_0\
    );
\prbs7_reg_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \prbs7_reg[0]_i_1__1_n_0\,
      Q => \^q\(0),
      S => rx_fifo_rst
    );
\prbs7_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(9),
      Q => \^q\(10),
      R => rx_fifo_rst
    );
\prbs7_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(10),
      Q => \^q\(11),
      R => rx_fifo_rst
    );
\prbs7_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(11),
      Q => \^q\(12),
      R => rx_fifo_rst
    );
\prbs7_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(12),
      Q => \^q\(13),
      R => rx_fifo_rst
    );
\prbs7_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(13),
      Q => \^q\(14),
      R => rx_fifo_rst
    );
\prbs7_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(14),
      Q => \^q\(15),
      R => rx_fifo_rst
    );
\prbs7_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(0),
      Q => \^q\(1),
      R => rx_fifo_rst
    );
\prbs7_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(1),
      Q => \^q\(2),
      R => rx_fifo_rst
    );
\prbs7_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(2),
      Q => \^q\(3),
      R => rx_fifo_rst
    );
\prbs7_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(3),
      Q => \^q\(4),
      R => rx_fifo_rst
    );
\prbs7_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(4),
      Q => \^q\(5),
      R => rx_fifo_rst
    );
\prbs7_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(5),
      Q => \^q\(6),
      R => rx_fifo_rst
    );
\prbs7_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(6),
      Q => \^q\(7),
      R => rx_fifo_rst
    );
\prbs7_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(7),
      Q => \^q\(8),
      R => rx_fifo_rst
    );
\prbs7_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(8),
      Q => \^q\(9),
      R => rx_fifo_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_prbs9_gen is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pattern_rst_reg : in STD_LOGIC;
    pattern_pause_reg_reg : in STD_LOGIC;
    GT0_TXUSRCLK_OUT : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_prbs9_gen : entity is "prbs9_gen";
end gtx3g_bert_0_prbs9_gen;

architecture STRUCTURE of gtx3g_bert_0_prbs9_gen is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \prbs9_reg[0]_i_1__0_n_0\ : STD_LOGIC;
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
\prbs9_reg[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(4),
      O => \prbs9_reg[0]_i_1__0_n_0\
    );
\prbs9_reg_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \prbs9_reg[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => pattern_rst_reg
    );
\prbs9_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(9),
      Q => \^q\(10),
      R => pattern_rst_reg
    );
\prbs9_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(10),
      Q => \^q\(11),
      R => pattern_rst_reg
    );
\prbs9_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(11),
      Q => \^q\(12),
      R => pattern_rst_reg
    );
\prbs9_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(12),
      Q => \^q\(13),
      R => pattern_rst_reg
    );
\prbs9_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(13),
      Q => \^q\(14),
      R => pattern_rst_reg
    );
\prbs9_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(14),
      Q => \^q\(15),
      R => pattern_rst_reg
    );
\prbs9_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(0),
      Q => \^q\(1),
      R => pattern_rst_reg
    );
\prbs9_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(1),
      Q => \^q\(2),
      R => pattern_rst_reg
    );
\prbs9_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(2),
      Q => \^q\(3),
      R => pattern_rst_reg
    );
\prbs9_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(3),
      Q => \^q\(4),
      R => pattern_rst_reg
    );
\prbs9_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(4),
      Q => \^q\(5),
      R => pattern_rst_reg
    );
\prbs9_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(5),
      Q => \^q\(6),
      R => pattern_rst_reg
    );
\prbs9_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(6),
      Q => \^q\(7),
      R => pattern_rst_reg
    );
\prbs9_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(7),
      Q => \^q\(8),
      R => pattern_rst_reg
    );
\prbs9_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(8),
      Q => \^q\(9),
      R => pattern_rst_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_prbs9_gen_44 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pattern_rst_reg : in STD_LOGIC;
    pattern_pause_reg_reg : in STD_LOGIC;
    GT0_TXUSRCLK_OUT : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_prbs9_gen_44 : entity is "prbs9_gen";
end gtx3g_bert_0_prbs9_gen_44;

architecture STRUCTURE of gtx3g_bert_0_prbs9_gen_44 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \prbs9_reg[0]_i_1_n_0\ : STD_LOGIC;
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
\prbs9_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(4),
      O => \prbs9_reg[0]_i_1_n_0\
    );
\prbs9_reg_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \prbs9_reg[0]_i_1_n_0\,
      Q => \^q\(0),
      S => pattern_rst_reg
    );
\prbs9_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(9),
      Q => \^q\(10),
      R => pattern_rst_reg
    );
\prbs9_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(10),
      Q => \^q\(11),
      R => pattern_rst_reg
    );
\prbs9_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(11),
      Q => \^q\(12),
      R => pattern_rst_reg
    );
\prbs9_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(12),
      Q => \^q\(13),
      R => pattern_rst_reg
    );
\prbs9_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(13),
      Q => \^q\(14),
      R => pattern_rst_reg
    );
\prbs9_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(14),
      Q => \^q\(15),
      R => pattern_rst_reg
    );
\prbs9_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(0),
      Q => \^q\(1),
      R => pattern_rst_reg
    );
\prbs9_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(1),
      Q => \^q\(2),
      R => pattern_rst_reg
    );
\prbs9_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(2),
      Q => \^q\(3),
      R => pattern_rst_reg
    );
\prbs9_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(3),
      Q => \^q\(4),
      R => pattern_rst_reg
    );
\prbs9_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(4),
      Q => \^q\(5),
      R => pattern_rst_reg
    );
\prbs9_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(5),
      Q => \^q\(6),
      R => pattern_rst_reg
    );
\prbs9_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(6),
      Q => \^q\(7),
      R => pattern_rst_reg
    );
\prbs9_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(7),
      Q => \^q\(8),
      R => pattern_rst_reg
    );
\prbs9_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(8),
      Q => \^q\(9),
      R => pattern_rst_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_prbs9_gen_54 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rx_fifo_rst : in STD_LOGIC;
    pattern_pause_reg_reg : in STD_LOGIC;
    GT0_TXUSRCLK_OUT : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_prbs9_gen_54 : entity is "prbs9_gen";
end gtx3g_bert_0_prbs9_gen_54;

architecture STRUCTURE of gtx3g_bert_0_prbs9_gen_54 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \prbs9_reg[0]_i_1__1_n_0\ : STD_LOGIC;
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
\prbs9_reg[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(4),
      O => \prbs9_reg[0]_i_1__1_n_0\
    );
\prbs9_reg_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \prbs9_reg[0]_i_1__1_n_0\,
      Q => \^q\(0),
      S => rx_fifo_rst
    );
\prbs9_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(9),
      Q => \^q\(10),
      R => rx_fifo_rst
    );
\prbs9_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(10),
      Q => \^q\(11),
      R => rx_fifo_rst
    );
\prbs9_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(11),
      Q => \^q\(12),
      R => rx_fifo_rst
    );
\prbs9_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(12),
      Q => \^q\(13),
      R => rx_fifo_rst
    );
\prbs9_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(13),
      Q => \^q\(14),
      R => rx_fifo_rst
    );
\prbs9_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(14),
      Q => \^q\(15),
      R => rx_fifo_rst
    );
\prbs9_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(0),
      Q => \^q\(1),
      R => rx_fifo_rst
    );
\prbs9_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(1),
      Q => \^q\(2),
      R => rx_fifo_rst
    );
\prbs9_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(2),
      Q => \^q\(3),
      R => rx_fifo_rst
    );
\prbs9_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(3),
      Q => \^q\(4),
      R => rx_fifo_rst
    );
\prbs9_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(4),
      Q => \^q\(5),
      R => rx_fifo_rst
    );
\prbs9_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(5),
      Q => \^q\(6),
      R => rx_fifo_rst
    );
\prbs9_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(6),
      Q => \^q\(7),
      R => rx_fifo_rst
    );
\prbs9_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(7),
      Q => \^q\(8),
      R => rx_fifo_rst
    );
\prbs9_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_pause_reg_reg,
      D => \^q\(8),
      Q => \^q\(9),
      R => rx_fifo_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_blk_mem_gen_prim_wrapper is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_blk_mem_gen_prim_wrapper : entity is "blk_mem_gen_prim_wrapper";
end gtx3g_bert_0_blk_mem_gen_prim_wrapper;

architecture STRUCTURE of gtx3g_bert_0_blk_mem_gen_prim_wrapper is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 9) => B"00000",
      ADDRARDADDR(8 downto 5) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 9) => B"00000",
      ADDRBWRADDR(8 downto 5) => Q(3 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DIADI(15 downto 12) => B"0000",
      DIADI(11 downto 8) => din(7 downto 4),
      DIADI(7 downto 4) => B"0000",
      DIADI(3 downto 0) => din(3 downto 0),
      DIBDI(15 downto 12) => B"0000",
      DIBDI(11 downto 8) => din(15 downto 12),
      DIBDI(7 downto 4) => B"0000",
      DIBDI(3 downto 0) => din(11 downto 8),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0\,
      DOADO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1\,
      DOADO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2\,
      DOADO(12) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3\,
      DOADO(11 downto 8) => dout(7 downto 4),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9\,
      DOADO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10\,
      DOADO(4) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11\,
      DOADO(3 downto 0) => dout(3 downto 0),
      DOBDO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16\,
      DOBDO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17\,
      DOBDO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18\,
      DOBDO(12) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19\,
      DOBDO(11 downto 8) => dout(15 downto 12),
      DOBDO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24\,
      DOBDO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25\,
      DOBDO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26\,
      DOBDO(4) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27\,
      DOBDO(3 downto 0) => dout(11 downto 8),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\,
      ENARDEN => tmp_ram_rd_en,
      ENBWREN => E(0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => srst,
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_blk_mem_gen_prim_wrapper_66 is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_blk_mem_gen_prim_wrapper_66 : entity is "blk_mem_gen_prim_wrapper";
end gtx3g_bert_0_blk_mem_gen_prim_wrapper_66;

architecture STRUCTURE of gtx3g_bert_0_blk_mem_gen_prim_wrapper_66 is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 9) => B"00000",
      ADDRARDADDR(8 downto 5) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 9) => B"00000",
      ADDRBWRADDR(8 downto 5) => Q(3 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DIADI(15 downto 12) => B"0000",
      DIADI(11 downto 8) => din(7 downto 4),
      DIADI(7 downto 4) => B"0000",
      DIADI(3 downto 0) => din(3 downto 0),
      DIBDI(15 downto 12) => B"0000",
      DIBDI(11 downto 8) => din(15 downto 12),
      DIBDI(7 downto 4) => B"0000",
      DIBDI(3 downto 0) => din(11 downto 8),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0\,
      DOADO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1\,
      DOADO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2\,
      DOADO(12) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3\,
      DOADO(11 downto 8) => dout(7 downto 4),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9\,
      DOADO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10\,
      DOADO(4) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11\,
      DOADO(3 downto 0) => dout(3 downto 0),
      DOBDO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16\,
      DOBDO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17\,
      DOBDO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18\,
      DOBDO(12) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19\,
      DOBDO(11 downto 8) => dout(15 downto 12),
      DOBDO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24\,
      DOBDO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25\,
      DOBDO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26\,
      DOBDO(4) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27\,
      DOBDO(3 downto 0) => dout(11 downto 8),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\,
      ENARDEN => tmp_ram_rd_en,
      ENBWREN => E(0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => srst,
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_rd_bin_cntr is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    srst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_rd_bin_cntr : entity is "rd_bin_cntr";
end gtx3g_bert_0_rd_bin_cntr;

architecture STRUCTURE of gtx3g_bert_0_rd_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair112";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => plusOp(3)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(0),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0),
      R => srst
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(1),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(1),
      R => srst
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(2),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(2),
      R => srst
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(3),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3),
      R => srst
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(0),
      Q => \^q\(0),
      S => srst
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(1),
      Q => \^q\(1),
      R => srst
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(2),
      Q => \^q\(2),
      R => srst
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(3),
      Q => \^q\(3),
      R => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_rd_bin_cntr_70 is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    srst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_rd_bin_cntr_70 : entity is "rd_bin_cntr";
end gtx3g_bert_0_rd_bin_cntr_70;

architecture STRUCTURE of gtx3g_bert_0_rd_bin_cntr_70 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair0";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => plusOp(3)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(0),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0),
      R => srst
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(1),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(1),
      R => srst
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(2),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(2),
      R => srst
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(3),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3),
      R => srst
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(0),
      Q => \^q\(0),
      S => srst
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(1),
      Q => \^q\(1),
      R => srst
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(2),
      Q => \^q\(2),
      R => srst
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(3),
      Q => \^q\(3),
      R => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_rd_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_rd_status_flags_ss : entity is "rd_status_flags_ss";
end gtx3g_bert_0_rd_status_flags_ss;

architecture STRUCTURE of gtx3g_bert_0_rd_status_flags_ss is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  empty <= ram_empty_i;
  \out\ <= ram_empty_fb_i;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => ram_empty_fb_i,
      I1 => rd_en,
      I2 => srst,
      O => tmp_ram_rd_en
    );
\gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => ram_empty_fb_i,
      O => E(0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      Q => ram_empty_fb_i,
      S => srst
    );
ram_empty_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      Q => ram_empty_i,
      S => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_rd_status_flags_ss_69 is
  port (
    \out\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_rd_status_flags_ss_69 : entity is "rd_status_flags_ss";
end gtx3g_bert_0_rd_status_flags_ss_69;

architecture STRUCTURE of gtx3g_bert_0_rd_status_flags_ss_69 is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  empty <= ram_empty_i;
  \out\ <= ram_empty_fb_i;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => ram_empty_fb_i,
      I1 => rd_en,
      I2 => srst,
      O => tmp_ram_rd_en
    );
\gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => ram_empty_fb_i,
      O => E(0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      Q => ram_empty_fb_i,
      S => srst
    );
ram_empty_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      Q => ram_empty_i,
      S => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_wr_bin_cntr is
  port (
    ram_full_fb_i_reg : out STD_LOGIC;
    ram_empty_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    srst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_wr_bin_cntr : entity is "wr_bin_cntr";
end gtx3g_bert_0_wr_bin_cntr;

architecture STRUCTURE of gtx3g_bert_0_wr_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_empty_fb_i_i_2_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_3_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_2_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_3_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_4_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_5_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of ram_empty_fb_i_i_2 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of ram_full_fb_i_i_2 : label is "soft_lutpair114";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_12_out(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_12_out(1),
      I1 => p_12_out(0),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => p_12_out(2),
      I1 => p_12_out(1),
      I2 => p_12_out(0),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_12_out(3),
      I1 => p_12_out(1),
      I2 => p_12_out(0),
      I3 => p_12_out(2),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(0),
      Q => \^q\(0),
      R => srst
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(1),
      Q => \^q\(1),
      R => srst
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(2),
      Q => \^q\(2),
      R => srst
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(3),
      Q => \^q\(3),
      R => srst
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => p_12_out(0),
      S => srst
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => p_12_out(1),
      R => srst
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => p_12_out(2),
      R => srst
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => p_12_out(3),
      R => srst
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCC8F8CCCCC8C8C"
    )
        port map (
      I0 => ram_full_fb_i_i_2_n_0,
      I1 => \out\,
      I2 => wr_en,
      I3 => ram_empty_fb_i_i_2_n_0,
      I4 => ram_full_fb_i_reg_0,
      I5 => rd_en,
      O => ram_empty_i_reg
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"84"
    )
        port map (
      I0 => \^q\(3),
      I1 => ram_empty_fb_i_i_3_n_0,
      I2 => \gc0.count_reg[3]\(3),
      O => ram_empty_fb_i_i_2_n_0
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008200240041001"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_reg[3]\(1),
      I2 => \^q\(0),
      I3 => \gc0.count_reg[3]\(0),
      I4 => \^q\(1),
      I5 => \gc0.count_reg[3]\(2),
      O => ram_empty_fb_i_i_3_n_0
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF4000"
    )
        port map (
      I0 => \out\,
      I1 => ram_full_fb_i_i_2_n_0,
      I2 => ram_full_fb_i_reg_0,
      I3 => rd_en,
      I4 => ram_full_fb_i_i_3_n_0,
      O => ram_full_fb_i_reg
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DE"
    )
        port map (
      I0 => \^q\(3),
      I1 => ram_full_fb_i_i_4_n_0,
      I2 => \gc0.count_d1_reg[3]\(3),
      O => ram_full_fb_i_i_2_n_0
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8020"
    )
        port map (
      I0 => wr_en,
      I1 => \gc0.count_d1_reg[3]\(3),
      I2 => ram_full_fb_i_i_5_n_0,
      I3 => p_12_out(3),
      I4 => ram_full_fb_i_reg_0,
      O => ram_full_fb_i_i_3_n_0
    );
ram_full_fb_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF7DFFDBFFBEFFE"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[3]\(1),
      I2 => \^q\(0),
      I3 => \gc0.count_d1_reg[3]\(0),
      I4 => \^q\(1),
      I5 => \gc0.count_d1_reg[3]\(2),
      O => ram_full_fb_i_i_4_n_0
    );
ram_full_fb_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008200240041001"
    )
        port map (
      I0 => p_12_out(2),
      I1 => p_12_out(1),
      I2 => p_12_out(0),
      I3 => \gc0.count_d1_reg[3]\(0),
      I4 => \gc0.count_d1_reg[3]\(1),
      I5 => \gc0.count_d1_reg[3]\(2),
      O => ram_full_fb_i_i_5_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_wr_bin_cntr_68 is
  port (
    ram_full_fb_i_reg : out STD_LOGIC;
    ram_empty_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    srst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_wr_bin_cntr_68 : entity is "wr_bin_cntr";
end gtx3g_bert_0_wr_bin_cntr_68;

architecture STRUCTURE of gtx3g_bert_0_wr_bin_cntr_68 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_empty_fb_i_i_2_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_3_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_2_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_3_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_4_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_5_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of ram_empty_fb_i_i_2 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of ram_full_fb_i_i_2 : label is "soft_lutpair2";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_12_out(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_12_out(1),
      I1 => p_12_out(0),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => p_12_out(2),
      I1 => p_12_out(1),
      I2 => p_12_out(0),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_12_out(3),
      I1 => p_12_out(1),
      I2 => p_12_out(0),
      I3 => p_12_out(2),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(0),
      Q => \^q\(0),
      R => srst
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(1),
      Q => \^q\(1),
      R => srst
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(2),
      Q => \^q\(2),
      R => srst
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(3),
      Q => \^q\(3),
      R => srst
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => p_12_out(0),
      S => srst
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => p_12_out(1),
      R => srst
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => p_12_out(2),
      R => srst
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => p_12_out(3),
      R => srst
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCC8F8CCCCC8C8C"
    )
        port map (
      I0 => ram_full_fb_i_i_2_n_0,
      I1 => \out\,
      I2 => wr_en,
      I3 => ram_empty_fb_i_i_2_n_0,
      I4 => ram_full_fb_i_reg_0,
      I5 => rd_en,
      O => ram_empty_i_reg
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"84"
    )
        port map (
      I0 => \^q\(3),
      I1 => ram_empty_fb_i_i_3_n_0,
      I2 => \gc0.count_reg[3]\(3),
      O => ram_empty_fb_i_i_2_n_0
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008200240041001"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_reg[3]\(1),
      I2 => \^q\(0),
      I3 => \gc0.count_reg[3]\(0),
      I4 => \^q\(1),
      I5 => \gc0.count_reg[3]\(2),
      O => ram_empty_fb_i_i_3_n_0
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF4000"
    )
        port map (
      I0 => \out\,
      I1 => ram_full_fb_i_i_2_n_0,
      I2 => ram_full_fb_i_reg_0,
      I3 => rd_en,
      I4 => ram_full_fb_i_i_3_n_0,
      O => ram_full_fb_i_reg
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DE"
    )
        port map (
      I0 => \^q\(3),
      I1 => ram_full_fb_i_i_4_n_0,
      I2 => \gc0.count_d1_reg[3]\(3),
      O => ram_full_fb_i_i_2_n_0
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8020"
    )
        port map (
      I0 => wr_en,
      I1 => \gc0.count_d1_reg[3]\(3),
      I2 => ram_full_fb_i_i_5_n_0,
      I3 => p_12_out(3),
      I4 => ram_full_fb_i_reg_0,
      O => ram_full_fb_i_i_3_n_0
    );
ram_full_fb_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF7DFFDBFFBEFFE"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[3]\(1),
      I2 => \^q\(0),
      I3 => \gc0.count_d1_reg[3]\(0),
      I4 => \^q\(1),
      I5 => \gc0.count_d1_reg[3]\(2),
      O => ram_full_fb_i_i_4_n_0
    );
ram_full_fb_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008200240041001"
    )
        port map (
      I0 => p_12_out(2),
      I1 => p_12_out(1),
      I2 => p_12_out(0),
      I3 => \gc0.count_d1_reg[3]\(0),
      I4 => \gc0.count_d1_reg[3]\(1),
      I5 => \gc0.count_d1_reg[3]\(2),
      O => ram_full_fb_i_i_5_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_wr_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_wr_status_flags_ss : entity is "wr_status_flags_ss";
end gtx3g_bert_0_wr_status_flags_ss;

architecture STRUCTURE of gtx3g_bert_0_wr_status_flags_ss is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_fb_i_reg,
      Q => ram_full_fb_i,
      R => srst
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_fb_i_reg,
      Q => ram_full_i,
      R => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_wr_status_flags_ss_67 is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_wr_status_flags_ss_67 : entity is "wr_status_flags_ss";
end gtx3g_bert_0_wr_status_flags_ss_67;

architecture STRUCTURE of gtx3g_bert_0_wr_status_flags_ss_67 is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_fb_i_reg,
      Q => ram_full_fb_i,
      R => srst
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_fb_i_reg,
      Q => ram_full_i,
      R => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_gtx3g_RX_STARTUP_FSM is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_rx_fsm_reset_done_out : out STD_LOGIC;
    gt0_rxuserrdy_in : out STD_LOGIC;
    sysclk_in : in STD_LOGIC;
    gt0_rxusrclk_in : in STD_LOGIC;
    soft_reset_rx_in : in STD_LOGIC;
    dont_reset_on_data_error_in : in STD_LOGIC;
    gt0_txuserrdy_in : in STD_LOGIC;
    gt0_rxresetdone_out : in STD_LOGIC;
    gt0_data_valid_in : in STD_LOGIC;
    gt0_qplllock_in : in STD_LOGIC;
    gt0_rx_cdrlocked_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_gtx3g_RX_STARTUP_FSM : entity is "gtx3g_RX_STARTUP_FSM";
end gtx3g_bert_0_gtx3g_RX_STARTUP_FSM;

architecture STRUCTURE of gtx3g_bert_0_gtx3g_RX_STARTUP_FSM is
  signal \FSM_sequential_rx_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal RXUSERRDY_i_1_n_0 : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal check_tlock_max_i_1_n_0 : STD_LOGIC;
  signal check_tlock_max_reg_n_0 : STD_LOGIC;
  signal \^gt0_rx_fsm_reset_done_out\ : STD_LOGIC;
  signal \^gt0_rxuserrdy_in\ : STD_LOGIC;
  signal gtrxreset_i_i_1_n_0 : STD_LOGIC;
  signal init_wait_count : STD_LOGIC;
  signal \init_wait_count[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \init_wait_count[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \init_wait_count_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \init_wait_done_i_1__1_n_0\ : STD_LOGIC;
  signal init_wait_done_reg_n_0 : STD_LOGIC;
  signal \mmcm_lock_count[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[9]_i_4__1_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal \mmcm_lock_reclocked_i_2__1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal qplllock_sync : STD_LOGIC;
  signal reset_time_out_i_3_n_0 : STD_LOGIC;
  signal reset_time_out_i_5_n_0 : STD_LOGIC;
  signal reset_time_out_reg_n_0 : STD_LOGIC;
  signal \run_phase_alignment_int_i_1__1_n_0\ : STD_LOGIC;
  signal run_phase_alignment_int_reg_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_s2 : STD_LOGIC;
  signal run_phase_alignment_int_s3_reg_n_0 : STD_LOGIC;
  signal rx_fsm_reset_done_int_s2 : STD_LOGIC;
  signal rx_fsm_reset_done_int_s3 : STD_LOGIC;
  signal rx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of rx_state : signal is "yes";
  signal rx_state15_out : STD_LOGIC;
  signal rx_state16_out : STD_LOGIC;
  signal rxresetdone_s2 : STD_LOGIC;
  signal rxresetdone_s3 : STD_LOGIC;
  signal sync_data_valid_n_0 : STD_LOGIC;
  signal sync_data_valid_n_1 : STD_LOGIC;
  signal sync_data_valid_n_2 : STD_LOGIC;
  signal sync_data_valid_n_3 : STD_LOGIC;
  signal sync_data_valid_n_4 : STD_LOGIC;
  signal sync_data_valid_n_5 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_n_0 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_n_1 : STD_LOGIC;
  signal sync_qplllock_n_0 : STD_LOGIC;
  signal time_out_100us_i_1_n_0 : STD_LOGIC;
  signal time_out_100us_i_2_n_0 : STD_LOGIC;
  signal time_out_100us_reg_n_0 : STD_LOGIC;
  signal time_out_1us_i_1_n_0 : STD_LOGIC;
  signal time_out_1us_i_2_n_0 : STD_LOGIC;
  signal time_out_1us_i_3_n_0 : STD_LOGIC;
  signal time_out_1us_reg_n_0 : STD_LOGIC;
  signal time_out_2ms_i_1_n_0 : STD_LOGIC;
  signal \time_out_2ms_i_2__1_n_0\ : STD_LOGIC;
  signal time_out_2ms_i_3_n_0 : STD_LOGIC;
  signal time_out_2ms_i_4_n_0 : STD_LOGIC;
  signal time_out_2ms_reg_n_0 : STD_LOGIC;
  signal time_out_counter : STD_LOGIC;
  signal \time_out_counter[0]_i_3_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_5_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_6__1_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_7__1_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_8__1_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_9__1_n_0\ : STD_LOGIC;
  signal \time_out_counter[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \time_out_counter[12]_i_3__1_n_0\ : STD_LOGIC;
  signal \time_out_counter[12]_i_4__1_n_0\ : STD_LOGIC;
  signal \time_out_counter[12]_i_5__1_n_0\ : STD_LOGIC;
  signal \time_out_counter[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \time_out_counter[16]_i_3__1_n_0\ : STD_LOGIC;
  signal \time_out_counter[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \time_out_counter[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \time_out_counter[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \time_out_counter[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \time_out_counter[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \time_out_counter[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \time_out_counter[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \time_out_counter[8]_i_5__1_n_0\ : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \time_out_counter_reg[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal \time_out_wait_bypass_i_1__1_n_0\ : STD_LOGIC;
  signal time_out_wait_bypass_reg_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_s2 : STD_LOGIC;
  signal time_out_wait_bypass_s3 : STD_LOGIC;
  signal time_tlock_max : STD_LOGIC;
  signal time_tlock_max_i_1_n_0 : STD_LOGIC;
  signal time_tlock_max_i_2_n_0 : STD_LOGIC;
  signal time_tlock_max_i_3_n_0 : STD_LOGIC;
  signal time_tlock_max_i_4_n_0 : STD_LOGIC;
  signal time_tlock_max_i_5_n_0 : STD_LOGIC;
  signal time_tlock_max_i_6_n_0 : STD_LOGIC;
  signal \wait_bypass_count[0]_i_10__1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_6__1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_7__1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_8__1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_9__1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[8]_i_5__1_n_0\ : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \wait_bypass_count_reg[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1__1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_6__1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_7__1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_8__1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_9__1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_3__1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_4__1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_5__1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_5__1_n_0\ : STD_LOGIC;
  signal wait_time_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \wait_time_cnt_reg[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__1_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__1_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__1_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__1_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__1_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__1_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__1_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__1_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__1_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__1_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__1_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__1_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__1_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__1_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__1_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__1_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__1_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal \NLW_time_out_counter_reg[16]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_time_out_counter_reg[16]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_wait_time_cnt_reg[12]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[2]_i_2\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_7\ : label is "soft_lutpair192";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_rx_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_rx_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_rx_state_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_sequential_rx_state_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1__1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1__1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1__1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1__1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \init_wait_count[6]_i_2__1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_2__1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1__1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1__1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1__1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1__1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_1__1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \mmcm_lock_count[8]_i_1__1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \mmcm_lock_count[9]_i_3__1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \mmcm_lock_reclocked_i_2__1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of time_out_100us_i_2 : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of time_out_1us_i_3 : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \time_out_counter[0]_i_5\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of time_tlock_max_i_2 : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of time_tlock_max_i_4 : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of time_tlock_max_i_6 : label is "soft_lutpair188";
begin
  SR(0) <= \^sr\(0);
  gt0_rx_fsm_reset_done_out <= \^gt0_rx_fsm_reset_done_out\;
  gt0_rxuserrdy_in <= \^gt0_rxuserrdy_in\;
\FSM_sequential_rx_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F400040FFFFFFFF"
    )
        port map (
      I0 => reset_time_out_reg_n_0,
      I1 => time_tlock_max,
      I2 => rx_state(2),
      I3 => rx_state(1),
      I4 => time_out_2ms_reg_n_0,
      I5 => rx_state(0),
      O => \FSM_sequential_rx_state[0]_i_2_n_0\
    );
\FSM_sequential_rx_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F403F40"
    )
        port map (
      I0 => time_out_2ms_reg_n_0,
      I1 => rx_state(1),
      I2 => rx_state(0),
      I3 => rx_state(2),
      I4 => rx_state16_out,
      I5 => rx_state(3),
      O => \FSM_sequential_rx_state[2]_i_1_n_0\
    );
\FSM_sequential_rx_state[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_tlock_max,
      I1 => reset_time_out_reg_n_0,
      O => rx_state16_out
    );
\FSM_sequential_rx_state[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => init_wait_done_reg_n_0,
      I1 => rx_state(0),
      O => \FSM_sequential_rx_state[3]_i_10_n_0\
    );
\FSM_sequential_rx_state[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      I1 => wait_time_cnt_reg(13),
      I2 => wait_time_cnt_reg(10),
      I3 => wait_time_cnt_reg(11),
      I4 => wait_time_cnt_reg(15),
      I5 => wait_time_cnt_reg(14),
      O => \FSM_sequential_rx_state[3]_i_12_n_0\
    );
\FSM_sequential_rx_state[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      I1 => wait_time_cnt_reg(0),
      I2 => wait_time_cnt_reg(3),
      I3 => wait_time_cnt_reg(2),
      O => \FSM_sequential_rx_state[3]_i_13_n_0\
    );
\FSM_sequential_rx_state[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      I1 => wait_time_cnt_reg(7),
      I2 => wait_time_cnt_reg(4),
      I3 => wait_time_cnt_reg(5),
      I4 => wait_time_cnt_reg(9),
      I5 => wait_time_cnt_reg(8),
      O => \FSM_sequential_rx_state[3]_i_14_n_0\
    );
\FSM_sequential_rx_state[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_2ms_reg_n_0,
      I1 => reset_time_out_reg_n_0,
      O => rx_state15_out
    );
\FSM_sequential_rx_state[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4FFF400"
    )
        port map (
      I0 => reset_time_out_reg_n_0,
      I1 => time_tlock_max,
      I2 => mmcm_lock_reclocked,
      I3 => rx_state(0),
      I4 => gt0_rx_cdrlocked_reg,
      O => \FSM_sequential_rx_state[3]_i_8_n_0\
    );
\FSM_sequential_rx_state[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0E0E0E0E0E0E0"
    )
        port map (
      I0 => rx_state15_out,
      I1 => rxresetdone_s3,
      I2 => rx_state(0),
      I3 => \FSM_sequential_rx_state[3]_i_12_n_0\,
      I4 => \FSM_sequential_rx_state[3]_i_13_n_0\,
      I5 => \FSM_sequential_rx_state[3]_i_14_n_0\,
      O => \FSM_sequential_rx_state[3]_i_9_n_0\
    );
\FSM_sequential_rx_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sync_data_valid_n_2,
      D => sync_data_valid_n_5,
      Q => rx_state(0),
      R => soft_reset_rx_in
    );
\FSM_sequential_rx_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sync_data_valid_n_2,
      D => sync_data_valid_n_4,
      Q => rx_state(1),
      R => soft_reset_rx_in
    );
\FSM_sequential_rx_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sync_data_valid_n_2,
      D => \FSM_sequential_rx_state[2]_i_1_n_0\,
      Q => rx_state(2),
      R => soft_reset_rx_in
    );
\FSM_sequential_rx_state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sync_data_valid_n_2,
      D => sync_data_valid_n_3,
      Q => rx_state(3),
      R => soft_reset_rx_in
    );
\FSM_sequential_rx_state_reg[3]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_rx_state[3]_i_8_n_0\,
      I1 => \FSM_sequential_rx_state[3]_i_9_n_0\,
      O => \FSM_sequential_rx_state_reg[3]_i_4_n_0\,
      S => rx_state(1)
    );
RXUSERRDY_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFB00008000"
    )
        port map (
      I0 => rx_state(1),
      I1 => rx_state(0),
      I2 => rx_state(2),
      I3 => gt0_txuserrdy_in,
      I4 => rx_state(3),
      I5 => \^gt0_rxuserrdy_in\,
      O => RXUSERRDY_i_1_n_0
    );
RXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => RXUSERRDY_i_1_n_0,
      Q => \^gt0_rxuserrdy_in\,
      R => soft_reset_rx_in
    );
check_tlock_max_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(1),
      I2 => rx_state(0),
      I3 => rx_state(3),
      I4 => check_tlock_max_reg_n_0,
      O => check_tlock_max_i_1_n_0
    );
check_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => check_tlock_max_i_1_n_0,
      Q => check_tlock_max_reg_n_0,
      R => soft_reset_rx_in
    );
gtrxreset_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0004"
    )
        port map (
      I0 => rx_state(1),
      I1 => rx_state(0),
      I2 => rx_state(2),
      I3 => rx_state(3),
      I4 => \^sr\(0),
      O => gtrxreset_i_i_1_n_0
    );
gtrxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gtrxreset_i_i_1_n_0,
      Q => \^sr\(0),
      R => soft_reset_rx_in
    );
\init_wait_count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_wait_count_reg__0\(0),
      O => \init_wait_count[0]_i_1__1_n_0\
    );
\init_wait_count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \init_wait_count_reg__0\(0),
      I1 => \init_wait_count_reg__0\(1),
      O => p_0_in(1)
    );
\init_wait_count[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \init_wait_count_reg__0\(1),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(2),
      O => p_0_in(2)
    );
\init_wait_count[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \init_wait_count_reg__0\(2),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(1),
      I3 => \init_wait_count_reg__0\(3),
      O => p_0_in(3)
    );
\init_wait_count[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \init_wait_count_reg__0\(2),
      I1 => \init_wait_count_reg__0\(3),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count_reg__0\(1),
      I4 => \init_wait_count_reg__0\(4),
      O => p_0_in(4)
    );
\init_wait_count[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \init_wait_count_reg__0\(3),
      I1 => \init_wait_count_reg__0\(2),
      I2 => \init_wait_count_reg__0\(4),
      I3 => \init_wait_count_reg__0\(0),
      I4 => \init_wait_count_reg__0\(1),
      I5 => \init_wait_count_reg__0\(5),
      O => p_0_in(5)
    );
\init_wait_count[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \init_wait_count_reg__0\(4),
      I1 => \init_wait_count_reg__0\(2),
      I2 => \init_wait_count_reg__0\(3),
      I3 => \init_wait_count_reg__0\(5),
      I4 => \init_wait_count[6]_i_2__1_n_0\,
      I5 => \init_wait_count_reg__0\(6),
      O => p_0_in(6)
    );
\init_wait_count[6]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \init_wait_count_reg__0\(0),
      I1 => \init_wait_count_reg__0\(1),
      O => \init_wait_count[6]_i_2__1_n_0\
    );
\init_wait_count[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \init_wait_count_reg__0\(6),
      I1 => \init_wait_count_reg__0\(7),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count[7]_i_3__1_n_0\,
      I4 => \init_wait_count_reg__0\(1),
      O => init_wait_count
    );
\init_wait_count[7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF4000"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__1_n_0\,
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count_reg__0\(6),
      I4 => \init_wait_count_reg__0\(7),
      O => p_0_in(7)
    );
\init_wait_count[7]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \init_wait_count_reg__0\(4),
      I1 => \init_wait_count_reg__0\(2),
      I2 => \init_wait_count_reg__0\(3),
      I3 => \init_wait_count_reg__0\(5),
      O => \init_wait_count[7]_i_3__1_n_0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => \init_wait_count[0]_i_1__1_n_0\,
      Q => \init_wait_count_reg__0\(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(1),
      Q => \init_wait_count_reg__0\(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(2),
      Q => \init_wait_count_reg__0\(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(3),
      Q => \init_wait_count_reg__0\(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(4),
      Q => \init_wait_count_reg__0\(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(5),
      Q => \init_wait_count_reg__0\(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(6),
      Q => \init_wait_count_reg__0\(6)
    );
\init_wait_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(7),
      Q => \init_wait_count_reg__0\(7)
    );
\init_wait_done_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__1_n_0\,
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count_reg__0\(7),
      I4 => \init_wait_count_reg__0\(6),
      I5 => init_wait_done_reg_n_0,
      O => \init_wait_done_i_1__1_n_0\
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      CLR => soft_reset_rx_in,
      D => \init_wait_done_i_1__1_n_0\,
      Q => init_wait_done_reg_n_0
    );
\mmcm_lock_count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\mmcm_lock_count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      I1 => \mmcm_lock_count_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\mmcm_lock_count[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(1),
      I1 => \mmcm_lock_count_reg__0\(0),
      I2 => \mmcm_lock_count_reg__0\(2),
      O => \mmcm_lock_count[2]_i_1__1_n_0\
    );
\mmcm_lock_count[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(2),
      I1 => \mmcm_lock_count_reg__0\(0),
      I2 => \mmcm_lock_count_reg__0\(1),
      I3 => \mmcm_lock_count_reg__0\(3),
      O => \mmcm_lock_count[3]_i_1__1_n_0\
    );
\mmcm_lock_count[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(3),
      I1 => \mmcm_lock_count_reg__0\(1),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(2),
      I4 => \mmcm_lock_count_reg__0\(4),
      O => \mmcm_lock_count[4]_i_1__1_n_0\
    );
\mmcm_lock_count[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(4),
      I1 => \mmcm_lock_count_reg__0\(2),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(1),
      I4 => \mmcm_lock_count_reg__0\(3),
      I5 => \mmcm_lock_count_reg__0\(5),
      O => \mmcm_lock_count[5]_i_1__1_n_0\
    );
\mmcm_lock_count[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \mmcm_lock_count[9]_i_4__1_n_0\,
      I1 => \mmcm_lock_count_reg__0\(6),
      O => \mmcm_lock_count[6]_i_1__1_n_0\
    );
\mmcm_lock_count[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(6),
      I1 => \mmcm_lock_count[9]_i_4__1_n_0\,
      I2 => \mmcm_lock_count_reg__0\(7),
      O => \mmcm_lock_count[7]_i_1__1_n_0\
    );
\mmcm_lock_count[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(7),
      I1 => \mmcm_lock_count[9]_i_4__1_n_0\,
      I2 => \mmcm_lock_count_reg__0\(6),
      I3 => \mmcm_lock_count_reg__0\(8),
      O => \mmcm_lock_count[8]_i_1__1_n_0\
    );
\mmcm_lock_count[9]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000DF"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(6),
      I1 => \mmcm_lock_count[9]_i_4__1_n_0\,
      I2 => \mmcm_lock_count_reg__0\(7),
      I3 => \mmcm_lock_count_reg__0\(8),
      I4 => \mmcm_lock_count_reg__0\(9),
      O => \mmcm_lock_count[9]_i_2__1_n_0\
    );
\mmcm_lock_count[9]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(6),
      I1 => \mmcm_lock_count[9]_i_4__1_n_0\,
      I2 => \mmcm_lock_count_reg__0\(7),
      I3 => \mmcm_lock_count_reg__0\(8),
      I4 => \mmcm_lock_count_reg__0\(9),
      O => \p_0_in__0\(9)
    );
\mmcm_lock_count[9]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(4),
      I1 => \mmcm_lock_count_reg__0\(2),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(1),
      I4 => \mmcm_lock_count_reg__0\(3),
      I5 => \mmcm_lock_count_reg__0\(5),
      O => \mmcm_lock_count[9]_i_4__1_n_0\
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[9]_i_2__1_n_0\,
      D => \p_0_in__0\(0),
      Q => \mmcm_lock_count_reg__0\(0),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[9]_i_2__1_n_0\,
      D => \p_0_in__0\(1),
      Q => \mmcm_lock_count_reg__0\(1),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[9]_i_2__1_n_0\,
      D => \mmcm_lock_count[2]_i_1__1_n_0\,
      Q => \mmcm_lock_count_reg__0\(2),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[9]_i_2__1_n_0\,
      D => \mmcm_lock_count[3]_i_1__1_n_0\,
      Q => \mmcm_lock_count_reg__0\(3),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[9]_i_2__1_n_0\,
      D => \mmcm_lock_count[4]_i_1__1_n_0\,
      Q => \mmcm_lock_count_reg__0\(4),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[9]_i_2__1_n_0\,
      D => \mmcm_lock_count[5]_i_1__1_n_0\,
      Q => \mmcm_lock_count_reg__0\(5),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[9]_i_2__1_n_0\,
      D => \mmcm_lock_count[6]_i_1__1_n_0\,
      Q => \mmcm_lock_count_reg__0\(6),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[9]_i_2__1_n_0\,
      D => \mmcm_lock_count[7]_i_1__1_n_0\,
      Q => \mmcm_lock_count_reg__0\(7),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[9]_i_2__1_n_0\,
      D => \mmcm_lock_count[8]_i_1__1_n_0\,
      Q => \mmcm_lock_count_reg__0\(8),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[9]_i_2__1_n_0\,
      D => \p_0_in__0\(9),
      Q => \mmcm_lock_count_reg__0\(9),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_reclocked_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(6),
      I1 => \mmcm_lock_count[9]_i_4__1_n_0\,
      I2 => \mmcm_lock_count_reg__0\(7),
      O => \mmcm_lock_reclocked_i_2__1_n_0\
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_mmcm_lock_reclocked_n_1,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
reset_time_out_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"557710AA"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(1),
      I2 => gt0_rx_cdrlocked_reg,
      I3 => rx_state(2),
      I4 => rx_state(0),
      O => reset_time_out_i_3_n_0
    );
reset_time_out_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rxresetdone_s3,
      I1 => rx_state(1),
      I2 => mmcm_lock_reclocked,
      I3 => rx_state(0),
      I4 => gt0_rx_cdrlocked_reg,
      O => reset_time_out_i_5_n_0
    );
reset_time_out_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_data_valid_n_1,
      Q => reset_time_out_reg_n_0,
      S => soft_reset_rx_in
    );
\run_phase_alignment_int_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0002"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(1),
      I2 => rx_state(0),
      I3 => rx_state(2),
      I4 => run_phase_alignment_int_reg_n_0,
      O => \run_phase_alignment_int_i_1__1_n_0\
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \run_phase_alignment_int_i_1__1_n_0\,
      Q => run_phase_alignment_int_reg_n_0,
      R => soft_reset_rx_in
    );
run_phase_alignment_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => run_phase_alignment_int_s2,
      Q => run_phase_alignment_int_s3_reg_n_0,
      R => '0'
    );
rx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_data_valid_n_0,
      Q => \^gt0_rx_fsm_reset_done_out\,
      R => soft_reset_rx_in
    );
rx_fsm_reset_done_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => rx_fsm_reset_done_int_s2,
      Q => rx_fsm_reset_done_int_s3,
      R => '0'
    );
rxresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => rxresetdone_s2,
      Q => rxresetdone_s3,
      R => '0'
    );
sync_RXRESETDONE: entity work.gtx3g_bert_0_gtx3g_sync_block_27
     port map (
      data_out => rxresetdone_s2,
      gt0_rxresetdone_out => gt0_rxresetdone_out,
      sysclk_in => sysclk_in
    );
sync_data_valid: entity work.gtx3g_bert_0_gtx3g_sync_block_28
     port map (
      D(2) => sync_data_valid_n_3,
      D(1) => sync_data_valid_n_4,
      D(0) => sync_data_valid_n_5,
      E(0) => sync_data_valid_n_2,
      \FSM_sequential_rx_state_reg[1]\ => \FSM_sequential_rx_state_reg[3]_i_4_n_0\,
      \FSM_sequential_rx_state_reg[1]_0\ => sync_qplllock_n_0,
      \FSM_sequential_rx_state_reg[3]\ => reset_time_out_i_3_n_0,
      data_out => qplllock_sync,
      dont_reset_on_data_error_in => dont_reset_on_data_error_in,
      gt0_data_valid_in => gt0_data_valid_in,
      gt0_rx_fsm_reset_done_out => \^gt0_rx_fsm_reset_done_out\,
      \out\(3 downto 0) => rx_state(3 downto 0),
      reset_time_out_reg => sync_data_valid_n_1,
      reset_time_out_reg_0 => reset_time_out_reg_n_0,
      reset_time_out_reg_1 => \FSM_sequential_rx_state[0]_i_2_n_0\,
      rx_fsm_reset_done_int_reg => sync_data_valid_n_0,
      rx_state15_out => rx_state15_out,
      rx_state16_out => rx_state16_out,
      rxresetdone_s3_reg => reset_time_out_i_5_n_0,
      sysclk_in => sysclk_in,
      time_out_100us_reg => time_out_100us_reg_n_0,
      time_out_1us_reg => time_out_1us_reg_n_0,
      time_out_wait_bypass_s3 => time_out_wait_bypass_s3
    );
sync_mmcm_lock_reclocked: entity work.gtx3g_bert_0_gtx3g_sync_block_29
     port map (
      Q(1 downto 0) => \mmcm_lock_count_reg__0\(9 downto 8),
      SR(0) => sync_mmcm_lock_reclocked_n_0,
      \mmcm_lock_count_reg[6]\ => \mmcm_lock_reclocked_i_2__1_n_0\,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      mmcm_lock_reclocked_reg => sync_mmcm_lock_reclocked_n_1,
      sysclk_in => sysclk_in
    );
sync_qplllock: entity work.gtx3g_bert_0_gtx3g_sync_block_30
     port map (
      \FSM_sequential_rx_state_reg[0]\ => sync_qplllock_n_0,
      data_out => qplllock_sync,
      gt0_qplllock_in => gt0_qplllock_in,
      init_wait_done_reg => \FSM_sequential_rx_state[3]_i_10_n_0\,
      \out\(1 downto 0) => rx_state(1 downto 0),
      sysclk_in => sysclk_in,
      time_out_2ms_reg => time_out_2ms_reg_n_0,
      \wait_time_cnt_reg[12]\ => \FSM_sequential_rx_state[3]_i_12_n_0\,
      \wait_time_cnt_reg[1]\ => \FSM_sequential_rx_state[3]_i_13_n_0\,
      \wait_time_cnt_reg[6]\ => \FSM_sequential_rx_state[3]_i_14_n_0\
    );
sync_run_phase_alignment_int: entity work.gtx3g_bert_0_gtx3g_sync_block_31
     port map (
      data_in => run_phase_alignment_int_reg_n_0,
      data_out => run_phase_alignment_int_s2,
      gt0_rxusrclk_in => gt0_rxusrclk_in
    );
sync_rx_fsm_reset_done_int: entity work.gtx3g_bert_0_gtx3g_sync_block_32
     port map (
      data_out => rx_fsm_reset_done_int_s2,
      gt0_rx_fsm_reset_done_out => \^gt0_rx_fsm_reset_done_out\,
      gt0_rxusrclk_in => gt0_rxusrclk_in
    );
sync_time_out_wait_bypass: entity work.gtx3g_bert_0_gtx3g_sync_block_33
     port map (
      data_in => time_out_wait_bypass_reg_n_0,
      data_out => time_out_wait_bypass_s2,
      sysclk_in => sysclk_in
    );
time_out_100us_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \time_out_counter[0]_i_3_n_0\,
      I1 => time_tlock_max_i_4_n_0,
      I2 => time_out_2ms_i_3_n_0,
      I3 => time_out_counter_reg(6),
      I4 => time_out_100us_i_2_n_0,
      I5 => time_out_100us_reg_n_0,
      O => time_out_100us_i_1_n_0
    );
time_out_100us_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(9),
      I2 => time_out_counter_reg(13),
      I3 => time_out_counter_reg(12),
      I4 => time_out_counter_reg(11),
      O => time_out_100us_i_2_n_0
    );
time_out_100us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => time_out_100us_i_1_n_0,
      Q => time_out_100us_reg_n_0,
      R => reset_time_out_reg_n_0
    );
time_out_1us_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000002"
    )
        port map (
      I0 => time_out_1us_i_2_n_0,
      I1 => time_out_counter_reg(11),
      I2 => time_out_counter_reg(12),
      I3 => time_tlock_max_i_4_n_0,
      I4 => \time_out_counter[0]_i_4__1_n_0\,
      I5 => time_out_1us_reg_n_0,
      O => time_out_1us_i_1_n_0
    );
time_out_1us_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => time_out_counter_reg(8),
      I1 => time_out_counter_reg(10),
      I2 => time_out_counter_reg(7),
      I3 => time_out_counter_reg(5),
      I4 => time_out_counter_reg(2),
      I5 => time_out_1us_i_3_n_0,
      O => time_out_1us_i_2_n_0
    );
time_out_1us_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => time_out_counter_reg(3),
      I1 => time_out_counter_reg(1),
      I2 => time_out_counter_reg(0),
      O => time_out_1us_i_3_n_0
    );
time_out_1us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => time_out_1us_i_1_n_0,
      Q => time_out_1us_reg_n_0,
      R => reset_time_out_reg_n_0
    );
time_out_2ms_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000004"
    )
        port map (
      I0 => \time_out_counter[0]_i_3_n_0\,
      I1 => \time_out_2ms_i_2__1_n_0\,
      I2 => time_out_2ms_i_3_n_0,
      I3 => time_out_2ms_i_4_n_0,
      I4 => \time_out_counter[0]_i_4__1_n_0\,
      I5 => time_out_2ms_reg_n_0,
      O => time_out_2ms_i_1_n_0
    );
\time_out_2ms_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => time_out_counter_reg(12),
      I1 => time_out_counter_reg(11),
      I2 => time_out_counter_reg(17),
      I3 => time_out_counter_reg(16),
      O => \time_out_2ms_i_2__1_n_0\
    );
time_out_2ms_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(5),
      I1 => time_out_counter_reg(7),
      O => time_out_2ms_i_3_n_0
    );
time_out_2ms_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(15),
      O => time_out_2ms_i_4_n_0
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => time_out_2ms_i_1_n_0,
      Q => time_out_2ms_reg_n_0,
      R => reset_time_out_reg_n_0
    );
\time_out_counter[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => time_out_counter_reg(5),
      I1 => time_out_counter_reg(7),
      I2 => \time_out_counter[0]_i_3_n_0\,
      I3 => \time_out_counter[0]_i_4__1_n_0\,
      I4 => time_out_counter_reg(11),
      I5 => \time_out_counter[0]_i_5_n_0\,
      O => time_out_counter
    );
\time_out_counter[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => time_out_counter_reg(10),
      I1 => time_out_counter_reg(8),
      I2 => time_out_counter_reg(2),
      I3 => time_out_counter_reg(3),
      I4 => time_out_counter_reg(1),
      I5 => time_out_counter_reg(0),
      O => \time_out_counter[0]_i_3_n_0\
    );
\time_out_counter[0]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => time_out_counter_reg(6),
      I1 => time_out_counter_reg(4),
      I2 => time_out_counter_reg(13),
      I3 => time_out_counter_reg(9),
      O => \time_out_counter[0]_i_4__1_n_0\
    );
\time_out_counter[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(15),
      I2 => time_out_counter_reg(12),
      I3 => time_out_counter_reg(17),
      I4 => time_out_counter_reg(16),
      O => \time_out_counter[0]_i_5_n_0\
    );
\time_out_counter[0]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(3),
      O => \time_out_counter[0]_i_6__1_n_0\
    );
\time_out_counter[0]_i_7__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(2),
      O => \time_out_counter[0]_i_7__1_n_0\
    );
\time_out_counter[0]_i_8__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(1),
      O => \time_out_counter[0]_i_8__1_n_0\
    );
\time_out_counter[0]_i_9__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(0),
      O => \time_out_counter[0]_i_9__1_n_0\
    );
\time_out_counter[12]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(15),
      O => \time_out_counter[12]_i_2__1_n_0\
    );
\time_out_counter[12]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(14),
      O => \time_out_counter[12]_i_3__1_n_0\
    );
\time_out_counter[12]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(13),
      O => \time_out_counter[12]_i_4__1_n_0\
    );
\time_out_counter[12]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(12),
      O => \time_out_counter[12]_i_5__1_n_0\
    );
\time_out_counter[16]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(17),
      O => \time_out_counter[16]_i_2__1_n_0\
    );
\time_out_counter[16]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(16),
      O => \time_out_counter[16]_i_3__1_n_0\
    );
\time_out_counter[4]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(7),
      O => \time_out_counter[4]_i_2__1_n_0\
    );
\time_out_counter[4]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(6),
      O => \time_out_counter[4]_i_3__1_n_0\
    );
\time_out_counter[4]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(5),
      O => \time_out_counter[4]_i_4__1_n_0\
    );
\time_out_counter[4]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(4),
      O => \time_out_counter[4]_i_5__1_n_0\
    );
\time_out_counter[8]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(11),
      O => \time_out_counter[8]_i_2__1_n_0\
    );
\time_out_counter[8]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(10),
      O => \time_out_counter[8]_i_3__1_n_0\
    );
\time_out_counter[8]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(9),
      O => \time_out_counter[8]_i_4__1_n_0\
    );
\time_out_counter[8]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(8),
      O => \time_out_counter[8]_i_5__1_n_0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__1_n_7\,
      Q => time_out_counter_reg(0),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[0]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \time_out_counter_reg[0]_i_2__1_n_0\,
      CO(2) => \time_out_counter_reg[0]_i_2__1_n_1\,
      CO(1) => \time_out_counter_reg[0]_i_2__1_n_2\,
      CO(0) => \time_out_counter_reg[0]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \time_out_counter_reg[0]_i_2__1_n_4\,
      O(2) => \time_out_counter_reg[0]_i_2__1_n_5\,
      O(1) => \time_out_counter_reg[0]_i_2__1_n_6\,
      O(0) => \time_out_counter_reg[0]_i_2__1_n_7\,
      S(3) => \time_out_counter[0]_i_6__1_n_0\,
      S(2) => \time_out_counter[0]_i_7__1_n_0\,
      S(1) => \time_out_counter[0]_i_8__1_n_0\,
      S(0) => \time_out_counter[0]_i_9__1_n_0\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__1_n_5\,
      Q => time_out_counter_reg(10),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__1_n_4\,
      Q => time_out_counter_reg(11),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__1_n_7\,
      Q => time_out_counter_reg(12),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[8]_i_1__1_n_0\,
      CO(3) => \time_out_counter_reg[12]_i_1__1_n_0\,
      CO(2) => \time_out_counter_reg[12]_i_1__1_n_1\,
      CO(1) => \time_out_counter_reg[12]_i_1__1_n_2\,
      CO(0) => \time_out_counter_reg[12]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[12]_i_1__1_n_4\,
      O(2) => \time_out_counter_reg[12]_i_1__1_n_5\,
      O(1) => \time_out_counter_reg[12]_i_1__1_n_6\,
      O(0) => \time_out_counter_reg[12]_i_1__1_n_7\,
      S(3) => \time_out_counter[12]_i_2__1_n_0\,
      S(2) => \time_out_counter[12]_i_3__1_n_0\,
      S(1) => \time_out_counter[12]_i_4__1_n_0\,
      S(0) => \time_out_counter[12]_i_5__1_n_0\
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__1_n_6\,
      Q => time_out_counter_reg(13),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__1_n_5\,
      Q => time_out_counter_reg(14),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__1_n_4\,
      Q => time_out_counter_reg(15),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__1_n_7\,
      Q => time_out_counter_reg(16),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[12]_i_1__1_n_0\,
      CO(3 downto 1) => \NLW_time_out_counter_reg[16]_i_1__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \time_out_counter_reg[16]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \time_out_counter_reg[16]_i_1__1_n_6\,
      O(0) => \time_out_counter_reg[16]_i_1__1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \time_out_counter[16]_i_2__1_n_0\,
      S(0) => \time_out_counter[16]_i_3__1_n_0\
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__1_n_6\,
      Q => time_out_counter_reg(17),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__1_n_6\,
      Q => time_out_counter_reg(1),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__1_n_5\,
      Q => time_out_counter_reg(2),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__1_n_4\,
      Q => time_out_counter_reg(3),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__1_n_7\,
      Q => time_out_counter_reg(4),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[0]_i_2__1_n_0\,
      CO(3) => \time_out_counter_reg[4]_i_1__1_n_0\,
      CO(2) => \time_out_counter_reg[4]_i_1__1_n_1\,
      CO(1) => \time_out_counter_reg[4]_i_1__1_n_2\,
      CO(0) => \time_out_counter_reg[4]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[4]_i_1__1_n_4\,
      O(2) => \time_out_counter_reg[4]_i_1__1_n_5\,
      O(1) => \time_out_counter_reg[4]_i_1__1_n_6\,
      O(0) => \time_out_counter_reg[4]_i_1__1_n_7\,
      S(3) => \time_out_counter[4]_i_2__1_n_0\,
      S(2) => \time_out_counter[4]_i_3__1_n_0\,
      S(1) => \time_out_counter[4]_i_4__1_n_0\,
      S(0) => \time_out_counter[4]_i_5__1_n_0\
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__1_n_6\,
      Q => time_out_counter_reg(5),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__1_n_5\,
      Q => time_out_counter_reg(6),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__1_n_4\,
      Q => time_out_counter_reg(7),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__1_n_7\,
      Q => time_out_counter_reg(8),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[4]_i_1__1_n_0\,
      CO(3) => \time_out_counter_reg[8]_i_1__1_n_0\,
      CO(2) => \time_out_counter_reg[8]_i_1__1_n_1\,
      CO(1) => \time_out_counter_reg[8]_i_1__1_n_2\,
      CO(0) => \time_out_counter_reg[8]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[8]_i_1__1_n_4\,
      O(2) => \time_out_counter_reg[8]_i_1__1_n_5\,
      O(1) => \time_out_counter_reg[8]_i_1__1_n_6\,
      O(0) => \time_out_counter_reg[8]_i_1__1_n_7\,
      S(3) => \time_out_counter[8]_i_2__1_n_0\,
      S(2) => \time_out_counter[8]_i_3__1_n_0\,
      S(1) => \time_out_counter[8]_i_4__1_n_0\,
      S(0) => \time_out_counter[8]_i_5__1_n_0\
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__1_n_6\,
      Q => time_out_counter_reg(9),
      R => reset_time_out_reg_n_0
    );
\time_out_wait_bypass_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => time_out_wait_bypass_reg_n_0,
      I1 => rx_fsm_reset_done_int_s3,
      I2 => \wait_bypass_count[0]_i_4__1_n_0\,
      I3 => run_phase_alignment_int_s3_reg_n_0,
      O => \time_out_wait_bypass_i_1__1_n_0\
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => \time_out_wait_bypass_i_1__1_n_0\,
      Q => time_out_wait_bypass_reg_n_0,
      R => '0'
    );
time_out_wait_bypass_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => time_out_wait_bypass_s2,
      Q => time_out_wait_bypass_s3,
      R => '0'
    );
time_tlock_max_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFCCFF80"
    )
        port map (
      I0 => time_tlock_max_i_2_n_0,
      I1 => check_tlock_max_reg_n_0,
      I2 => time_out_counter_reg(13),
      I3 => time_tlock_max_i_3_n_0,
      I4 => time_tlock_max_i_4_n_0,
      I5 => time_tlock_max,
      O => time_tlock_max_i_1_n_0
    );
time_tlock_max_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(11),
      I1 => time_out_counter_reg(12),
      O => time_tlock_max_i_2_n_0
    );
time_tlock_max_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAA8AAA8"
    )
        port map (
      I0 => time_tlock_max_i_5_n_0,
      I1 => time_out_counter_reg(7),
      I2 => time_out_counter_reg(5),
      I3 => time_out_counter_reg(6),
      I4 => time_tlock_max_i_6_n_0,
      I5 => time_out_counter_reg(4),
      O => time_tlock_max_i_3_n_0
    );
time_tlock_max_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter_reg(17),
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(15),
      I3 => time_out_counter_reg(14),
      O => time_tlock_max_i_4_n_0
    );
time_tlock_max_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => check_tlock_max_reg_n_0,
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(9),
      I3 => time_out_counter_reg(10),
      I4 => time_out_counter_reg(8),
      O => time_tlock_max_i_5_n_0
    );
time_tlock_max_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter_reg(0),
      I1 => time_out_counter_reg(1),
      I2 => time_out_counter_reg(3),
      I3 => time_out_counter_reg(2),
      O => time_tlock_max_i_6_n_0
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => time_tlock_max_i_1_n_0,
      Q => time_tlock_max,
      R => reset_time_out_reg_n_0
    );
\wait_bypass_count[0]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => wait_bypass_count_reg(2),
      I1 => wait_bypass_count_reg(12),
      I2 => wait_bypass_count_reg(4),
      I3 => wait_bypass_count_reg(10),
      I4 => wait_bypass_count_reg(6),
      I5 => wait_bypass_count_reg(11),
      O => \wait_bypass_count[0]_i_10__1_n_0\
    );
\wait_bypass_count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => run_phase_alignment_int_s3_reg_n_0,
      O => \wait_bypass_count[0]_i_1__1_n_0\
    );
\wait_bypass_count[0]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wait_bypass_count[0]_i_4__1_n_0\,
      I1 => rx_fsm_reset_done_int_s3,
      O => \wait_bypass_count[0]_i_2__1_n_0\
    );
\wait_bypass_count[0]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => \wait_bypass_count[0]_i_9__1_n_0\,
      I1 => wait_bypass_count_reg(1),
      I2 => wait_bypass_count_reg(8),
      I3 => wait_bypass_count_reg(0),
      I4 => \wait_bypass_count[0]_i_10__1_n_0\,
      O => \wait_bypass_count[0]_i_4__1_n_0\
    );
\wait_bypass_count[0]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(3),
      O => \wait_bypass_count[0]_i_5__1_n_0\
    );
\wait_bypass_count[0]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(2),
      O => \wait_bypass_count[0]_i_6__1_n_0\
    );
\wait_bypass_count[0]_i_7__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(1),
      O => \wait_bypass_count[0]_i_7__1_n_0\
    );
\wait_bypass_count[0]_i_8__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      O => \wait_bypass_count[0]_i_8__1_n_0\
    );
\wait_bypass_count[0]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => wait_bypass_count_reg(3),
      I1 => wait_bypass_count_reg(5),
      I2 => wait_bypass_count_reg(9),
      I3 => wait_bypass_count_reg(7),
      O => \wait_bypass_count[0]_i_9__1_n_0\
    );
\wait_bypass_count[12]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(12),
      O => \wait_bypass_count[12]_i_2__1_n_0\
    );
\wait_bypass_count[4]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(7),
      O => \wait_bypass_count[4]_i_2__1_n_0\
    );
\wait_bypass_count[4]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(6),
      O => \wait_bypass_count[4]_i_3__1_n_0\
    );
\wait_bypass_count[4]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(5),
      O => \wait_bypass_count[4]_i_4__1_n_0\
    );
\wait_bypass_count[4]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(4),
      O => \wait_bypass_count[4]_i_5__1_n_0\
    );
\wait_bypass_count[8]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(11),
      O => \wait_bypass_count[8]_i_2__1_n_0\
    );
\wait_bypass_count[8]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(10),
      O => \wait_bypass_count[8]_i_3__1_n_0\
    );
\wait_bypass_count[8]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(9),
      O => \wait_bypass_count[8]_i_4__1_n_0\
    );
\wait_bypass_count[8]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(8),
      O => \wait_bypass_count[8]_i_5__1_n_0\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__1_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__1_n_7\,
      Q => wait_bypass_count_reg(0),
      R => \wait_bypass_count[0]_i_1__1_n_0\
    );
\wait_bypass_count_reg[0]_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_bypass_count_reg[0]_i_3__1_n_0\,
      CO(2) => \wait_bypass_count_reg[0]_i_3__1_n_1\,
      CO(1) => \wait_bypass_count_reg[0]_i_3__1_n_2\,
      CO(0) => \wait_bypass_count_reg[0]_i_3__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \wait_bypass_count_reg[0]_i_3__1_n_4\,
      O(2) => \wait_bypass_count_reg[0]_i_3__1_n_5\,
      O(1) => \wait_bypass_count_reg[0]_i_3__1_n_6\,
      O(0) => \wait_bypass_count_reg[0]_i_3__1_n_7\,
      S(3) => \wait_bypass_count[0]_i_5__1_n_0\,
      S(2) => \wait_bypass_count[0]_i_6__1_n_0\,
      S(1) => \wait_bypass_count[0]_i_7__1_n_0\,
      S(0) => \wait_bypass_count[0]_i_8__1_n_0\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__1_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__1_n_5\,
      Q => wait_bypass_count_reg(10),
      R => \wait_bypass_count[0]_i_1__1_n_0\
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__1_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__1_n_4\,
      Q => wait_bypass_count_reg(11),
      R => \wait_bypass_count[0]_i_1__1_n_0\
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__1_n_0\,
      D => \wait_bypass_count_reg[12]_i_1__1_n_7\,
      Q => wait_bypass_count_reg(12),
      R => \wait_bypass_count[0]_i_1__1_n_0\
    );
\wait_bypass_count_reg[12]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[8]_i_1__1_n_0\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[12]_i_1__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_wait_bypass_count_reg[12]_i_1__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \wait_bypass_count_reg[12]_i_1__1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \wait_bypass_count[12]_i_2__1_n_0\
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__1_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__1_n_6\,
      Q => wait_bypass_count_reg(1),
      R => \wait_bypass_count[0]_i_1__1_n_0\
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__1_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__1_n_5\,
      Q => wait_bypass_count_reg(2),
      R => \wait_bypass_count[0]_i_1__1_n_0\
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__1_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__1_n_4\,
      Q => wait_bypass_count_reg(3),
      R => \wait_bypass_count[0]_i_1__1_n_0\
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__1_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__1_n_7\,
      Q => wait_bypass_count_reg(4),
      R => \wait_bypass_count[0]_i_1__1_n_0\
    );
\wait_bypass_count_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[0]_i_3__1_n_0\,
      CO(3) => \wait_bypass_count_reg[4]_i_1__1_n_0\,
      CO(2) => \wait_bypass_count_reg[4]_i_1__1_n_1\,
      CO(1) => \wait_bypass_count_reg[4]_i_1__1_n_2\,
      CO(0) => \wait_bypass_count_reg[4]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[4]_i_1__1_n_4\,
      O(2) => \wait_bypass_count_reg[4]_i_1__1_n_5\,
      O(1) => \wait_bypass_count_reg[4]_i_1__1_n_6\,
      O(0) => \wait_bypass_count_reg[4]_i_1__1_n_7\,
      S(3) => \wait_bypass_count[4]_i_2__1_n_0\,
      S(2) => \wait_bypass_count[4]_i_3__1_n_0\,
      S(1) => \wait_bypass_count[4]_i_4__1_n_0\,
      S(0) => \wait_bypass_count[4]_i_5__1_n_0\
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__1_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__1_n_6\,
      Q => wait_bypass_count_reg(5),
      R => \wait_bypass_count[0]_i_1__1_n_0\
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__1_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__1_n_5\,
      Q => wait_bypass_count_reg(6),
      R => \wait_bypass_count[0]_i_1__1_n_0\
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__1_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__1_n_4\,
      Q => wait_bypass_count_reg(7),
      R => \wait_bypass_count[0]_i_1__1_n_0\
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__1_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__1_n_7\,
      Q => wait_bypass_count_reg(8),
      R => \wait_bypass_count[0]_i_1__1_n_0\
    );
\wait_bypass_count_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[4]_i_1__1_n_0\,
      CO(3) => \wait_bypass_count_reg[8]_i_1__1_n_0\,
      CO(2) => \wait_bypass_count_reg[8]_i_1__1_n_1\,
      CO(1) => \wait_bypass_count_reg[8]_i_1__1_n_2\,
      CO(0) => \wait_bypass_count_reg[8]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[8]_i_1__1_n_4\,
      O(2) => \wait_bypass_count_reg[8]_i_1__1_n_5\,
      O(1) => \wait_bypass_count_reg[8]_i_1__1_n_6\,
      O(0) => \wait_bypass_count_reg[8]_i_1__1_n_7\,
      S(3) => \wait_bypass_count[8]_i_2__1_n_0\,
      S(2) => \wait_bypass_count[8]_i_3__1_n_0\,
      S(1) => \wait_bypass_count[8]_i_4__1_n_0\,
      S(0) => \wait_bypass_count[8]_i_5__1_n_0\
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__1_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__1_n_6\,
      Q => wait_bypass_count_reg(9),
      R => \wait_bypass_count[0]_i_1__1_n_0\
    );
\wait_time_cnt[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(1),
      I2 => rx_state(0),
      O => \wait_time_cnt[0]_i_1__1_n_0\
    );
\wait_time_cnt[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      I1 => wait_time_cnt_reg(0),
      I2 => wait_time_cnt_reg(3),
      I3 => wait_time_cnt_reg(2),
      I4 => \wait_time_cnt[0]_i_4__1_n_0\,
      I5 => \wait_time_cnt[0]_i_5__1_n_0\,
      O => \wait_time_cnt[0]_i_2__1_n_0\
    );
\wait_time_cnt[0]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      I1 => wait_time_cnt_reg(15),
      I2 => wait_time_cnt_reg(12),
      I3 => wait_time_cnt_reg(13),
      I4 => wait_time_cnt_reg(11),
      I5 => wait_time_cnt_reg(10),
      O => \wait_time_cnt[0]_i_4__1_n_0\
    );
\wait_time_cnt[0]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      I1 => wait_time_cnt_reg(9),
      I2 => wait_time_cnt_reg(6),
      I3 => wait_time_cnt_reg(7),
      I4 => wait_time_cnt_reg(5),
      I5 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[0]_i_5__1_n_0\
    );
\wait_time_cnt[0]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[0]_i_6__1_n_0\
    );
\wait_time_cnt[0]_i_7__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(2),
      O => \wait_time_cnt[0]_i_7__1_n_0\
    );
\wait_time_cnt[0]_i_8__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      O => \wait_time_cnt[0]_i_8__1_n_0\
    );
\wait_time_cnt[0]_i_9__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      O => \wait_time_cnt[0]_i_9__1_n_0\
    );
\wait_time_cnt[12]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      O => \wait_time_cnt[12]_i_2__1_n_0\
    );
\wait_time_cnt[12]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      O => \wait_time_cnt[12]_i_3__1_n_0\
    );
\wait_time_cnt[12]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(13),
      O => \wait_time_cnt[12]_i_4__1_n_0\
    );
\wait_time_cnt[12]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      O => \wait_time_cnt[12]_i_5__1_n_0\
    );
\wait_time_cnt[4]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      O => \wait_time_cnt[4]_i_2__1_n_0\
    );
\wait_time_cnt[4]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[4]_i_3__1_n_0\
    );
\wait_time_cnt[4]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[4]_i_4__1_n_0\
    );
\wait_time_cnt[4]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[4]_i_5__1_n_0\
    );
\wait_time_cnt[8]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(11),
      O => \wait_time_cnt[8]_i_2__1_n_0\
    );
\wait_time_cnt[8]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(10),
      O => \wait_time_cnt[8]_i_3__1_n_0\
    );
\wait_time_cnt[8]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(9),
      O => \wait_time_cnt[8]_i_4__1_n_0\
    );
\wait_time_cnt[8]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      O => \wait_time_cnt[8]_i_5__1_n_0\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => \wait_time_cnt[0]_i_2__1_n_0\,
      D => \wait_time_cnt_reg[0]_i_3__1_n_7\,
      Q => wait_time_cnt_reg(0),
      R => \wait_time_cnt[0]_i_1__1_n_0\
    );
\wait_time_cnt_reg[0]_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_time_cnt_reg[0]_i_3__1_n_0\,
      CO(2) => \wait_time_cnt_reg[0]_i_3__1_n_1\,
      CO(1) => \wait_time_cnt_reg[0]_i_3__1_n_2\,
      CO(0) => \wait_time_cnt_reg[0]_i_3__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[0]_i_3__1_n_4\,
      O(2) => \wait_time_cnt_reg[0]_i_3__1_n_5\,
      O(1) => \wait_time_cnt_reg[0]_i_3__1_n_6\,
      O(0) => \wait_time_cnt_reg[0]_i_3__1_n_7\,
      S(3) => \wait_time_cnt[0]_i_6__1_n_0\,
      S(2) => \wait_time_cnt[0]_i_7__1_n_0\,
      S(1) => \wait_time_cnt[0]_i_8__1_n_0\,
      S(0) => \wait_time_cnt[0]_i_9__1_n_0\
    );
\wait_time_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => \wait_time_cnt[0]_i_2__1_n_0\,
      D => \wait_time_cnt_reg[8]_i_1__1_n_5\,
      Q => wait_time_cnt_reg(10),
      R => \wait_time_cnt[0]_i_1__1_n_0\
    );
\wait_time_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => \wait_time_cnt[0]_i_2__1_n_0\,
      D => \wait_time_cnt_reg[8]_i_1__1_n_4\,
      Q => wait_time_cnt_reg(11),
      R => \wait_time_cnt[0]_i_1__1_n_0\
    );
\wait_time_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => \wait_time_cnt[0]_i_2__1_n_0\,
      D => \wait_time_cnt_reg[12]_i_1__1_n_7\,
      Q => wait_time_cnt_reg(12),
      R => \wait_time_cnt[0]_i_1__1_n_0\
    );
\wait_time_cnt_reg[12]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[8]_i_1__1_n_0\,
      CO(3) => \NLW_wait_time_cnt_reg[12]_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => \wait_time_cnt_reg[12]_i_1__1_n_1\,
      CO(1) => \wait_time_cnt_reg[12]_i_1__1_n_2\,
      CO(0) => \wait_time_cnt_reg[12]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \wait_time_cnt_reg[12]_i_1__1_n_4\,
      O(2) => \wait_time_cnt_reg[12]_i_1__1_n_5\,
      O(1) => \wait_time_cnt_reg[12]_i_1__1_n_6\,
      O(0) => \wait_time_cnt_reg[12]_i_1__1_n_7\,
      S(3) => \wait_time_cnt[12]_i_2__1_n_0\,
      S(2) => \wait_time_cnt[12]_i_3__1_n_0\,
      S(1) => \wait_time_cnt[12]_i_4__1_n_0\,
      S(0) => \wait_time_cnt[12]_i_5__1_n_0\
    );
\wait_time_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => \wait_time_cnt[0]_i_2__1_n_0\,
      D => \wait_time_cnt_reg[12]_i_1__1_n_6\,
      Q => wait_time_cnt_reg(13),
      R => \wait_time_cnt[0]_i_1__1_n_0\
    );
\wait_time_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => \wait_time_cnt[0]_i_2__1_n_0\,
      D => \wait_time_cnt_reg[12]_i_1__1_n_5\,
      Q => wait_time_cnt_reg(14),
      R => \wait_time_cnt[0]_i_1__1_n_0\
    );
\wait_time_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => \wait_time_cnt[0]_i_2__1_n_0\,
      D => \wait_time_cnt_reg[12]_i_1__1_n_4\,
      Q => wait_time_cnt_reg(15),
      R => \wait_time_cnt[0]_i_1__1_n_0\
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => \wait_time_cnt[0]_i_2__1_n_0\,
      D => \wait_time_cnt_reg[0]_i_3__1_n_6\,
      Q => wait_time_cnt_reg(1),
      R => \wait_time_cnt[0]_i_1__1_n_0\
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => \wait_time_cnt[0]_i_2__1_n_0\,
      D => \wait_time_cnt_reg[0]_i_3__1_n_5\,
      Q => wait_time_cnt_reg(2),
      R => \wait_time_cnt[0]_i_1__1_n_0\
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => \wait_time_cnt[0]_i_2__1_n_0\,
      D => \wait_time_cnt_reg[0]_i_3__1_n_4\,
      Q => wait_time_cnt_reg(3),
      S => \wait_time_cnt[0]_i_1__1_n_0\
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => \wait_time_cnt[0]_i_2__1_n_0\,
      D => \wait_time_cnt_reg[4]_i_1__1_n_7\,
      Q => wait_time_cnt_reg(4),
      R => \wait_time_cnt[0]_i_1__1_n_0\
    );
\wait_time_cnt_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[0]_i_3__1_n_0\,
      CO(3) => \wait_time_cnt_reg[4]_i_1__1_n_0\,
      CO(2) => \wait_time_cnt_reg[4]_i_1__1_n_1\,
      CO(1) => \wait_time_cnt_reg[4]_i_1__1_n_2\,
      CO(0) => \wait_time_cnt_reg[4]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[4]_i_1__1_n_4\,
      O(2) => \wait_time_cnt_reg[4]_i_1__1_n_5\,
      O(1) => \wait_time_cnt_reg[4]_i_1__1_n_6\,
      O(0) => \wait_time_cnt_reg[4]_i_1__1_n_7\,
      S(3) => \wait_time_cnt[4]_i_2__1_n_0\,
      S(2) => \wait_time_cnt[4]_i_3__1_n_0\,
      S(1) => \wait_time_cnt[4]_i_4__1_n_0\,
      S(0) => \wait_time_cnt[4]_i_5__1_n_0\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => \wait_time_cnt[0]_i_2__1_n_0\,
      D => \wait_time_cnt_reg[4]_i_1__1_n_6\,
      Q => wait_time_cnt_reg(5),
      S => \wait_time_cnt[0]_i_1__1_n_0\
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => \wait_time_cnt[0]_i_2__1_n_0\,
      D => \wait_time_cnt_reg[4]_i_1__1_n_5\,
      Q => wait_time_cnt_reg(6),
      S => \wait_time_cnt[0]_i_1__1_n_0\
    );
\wait_time_cnt_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => \wait_time_cnt[0]_i_2__1_n_0\,
      D => \wait_time_cnt_reg[4]_i_1__1_n_4\,
      Q => wait_time_cnt_reg(7),
      S => \wait_time_cnt[0]_i_1__1_n_0\
    );
\wait_time_cnt_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => \wait_time_cnt[0]_i_2__1_n_0\,
      D => \wait_time_cnt_reg[8]_i_1__1_n_7\,
      Q => wait_time_cnt_reg(8),
      S => \wait_time_cnt[0]_i_1__1_n_0\
    );
\wait_time_cnt_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[4]_i_1__1_n_0\,
      CO(3) => \wait_time_cnt_reg[8]_i_1__1_n_0\,
      CO(2) => \wait_time_cnt_reg[8]_i_1__1_n_1\,
      CO(1) => \wait_time_cnt_reg[8]_i_1__1_n_2\,
      CO(0) => \wait_time_cnt_reg[8]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[8]_i_1__1_n_4\,
      O(2) => \wait_time_cnt_reg[8]_i_1__1_n_5\,
      O(1) => \wait_time_cnt_reg[8]_i_1__1_n_6\,
      O(0) => \wait_time_cnt_reg[8]_i_1__1_n_7\,
      S(3) => \wait_time_cnt[8]_i_2__1_n_0\,
      S(2) => \wait_time_cnt[8]_i_3__1_n_0\,
      S(1) => \wait_time_cnt[8]_i_4__1_n_0\,
      S(0) => \wait_time_cnt[8]_i_5__1_n_0\
    );
\wait_time_cnt_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => \wait_time_cnt[0]_i_2__1_n_0\,
      D => \wait_time_cnt_reg[8]_i_1__1_n_6\,
      Q => wait_time_cnt_reg(9),
      S => \wait_time_cnt[0]_i_1__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_gtx3g_RX_STARTUP_FSM_1 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt1_rx_fsm_reset_done_out : out STD_LOGIC;
    gt1_rxuserrdy_in : out STD_LOGIC;
    sysclk_in : in STD_LOGIC;
    gt1_rxusrclk_in : in STD_LOGIC;
    soft_reset_rx_in : in STD_LOGIC;
    dont_reset_on_data_error_in : in STD_LOGIC;
    gt1_txuserrdy_in : in STD_LOGIC;
    gt1_rxresetdone_out : in STD_LOGIC;
    gt1_data_valid_in : in STD_LOGIC;
    gt0_qplllock_in : in STD_LOGIC;
    gt1_rx_cdrlocked_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_gtx3g_RX_STARTUP_FSM_1 : entity is "gtx3g_RX_STARTUP_FSM";
end gtx3g_bert_0_gtx3g_RX_STARTUP_FSM_1;

architecture STRUCTURE of gtx3g_bert_0_gtx3g_RX_STARTUP_FSM_1 is
  signal \FSM_sequential_rx_state[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_10__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_12__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_13__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_14__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_8__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_9__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state_reg[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \RXUSERRDY_i_1__0_n_0\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check_tlock_max_i_1__0_n_0\ : STD_LOGIC;
  signal check_tlock_max_reg_n_0 : STD_LOGIC;
  signal \^gt1_rx_fsm_reset_done_out\ : STD_LOGIC;
  signal \^gt1_rxuserrdy_in\ : STD_LOGIC;
  signal \gtrxreset_i_i_1__0_n_0\ : STD_LOGIC;
  signal init_wait_count : STD_LOGIC;
  signal \init_wait_count[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \init_wait_count[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_3__2_n_0\ : STD_LOGIC;
  signal \init_wait_count_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \init_wait_done_i_1__2_n_0\ : STD_LOGIC;
  signal init_wait_done_reg_n_0 : STD_LOGIC;
  signal \mmcm_lock_count[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[9]_i_2__2_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[9]_i_4__2_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal \mmcm_lock_reclocked_i_2__2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal qplllock_sync : STD_LOGIC;
  signal \reset_time_out_i_3__0_n_0\ : STD_LOGIC;
  signal \reset_time_out_i_5__0_n_0\ : STD_LOGIC;
  signal reset_time_out_reg_n_0 : STD_LOGIC;
  signal \run_phase_alignment_int_i_1__2_n_0\ : STD_LOGIC;
  signal run_phase_alignment_int_reg_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_s2 : STD_LOGIC;
  signal run_phase_alignment_int_s3_reg_n_0 : STD_LOGIC;
  signal rx_fsm_reset_done_int_s2 : STD_LOGIC;
  signal rx_fsm_reset_done_int_s3_reg_n_0 : STD_LOGIC;
  signal rx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of rx_state : signal is "yes";
  signal rx_state15_out : STD_LOGIC;
  signal rx_state16_out : STD_LOGIC;
  signal rxresetdone_s2 : STD_LOGIC;
  signal rxresetdone_s3 : STD_LOGIC;
  signal sync_data_valid_n_0 : STD_LOGIC;
  signal sync_data_valid_n_1 : STD_LOGIC;
  signal sync_data_valid_n_2 : STD_LOGIC;
  signal sync_data_valid_n_3 : STD_LOGIC;
  signal sync_data_valid_n_4 : STD_LOGIC;
  signal sync_data_valid_n_5 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_n_0 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_n_1 : STD_LOGIC;
  signal sync_qplllock_n_0 : STD_LOGIC;
  signal \time_out_100us_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_100us_i_2__0_n_0\ : STD_LOGIC;
  signal time_out_100us_reg_n_0 : STD_LOGIC;
  signal \time_out_1us_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_1us_i_2__0_n_0\ : STD_LOGIC;
  signal \time_out_1us_i_3__0_n_0\ : STD_LOGIC;
  signal time_out_1us_reg_n_0 : STD_LOGIC;
  signal \time_out_2ms_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_2__2_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_3__0_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_4__0_n_0\ : STD_LOGIC;
  signal time_out_2ms_reg_n_0 : STD_LOGIC;
  signal time_out_counter : STD_LOGIC;
  signal \time_out_counter[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_6__2_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_7__2_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_8__2_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_9__2_n_0\ : STD_LOGIC;
  signal \time_out_counter[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \time_out_counter[12]_i_3__2_n_0\ : STD_LOGIC;
  signal \time_out_counter[12]_i_4__2_n_0\ : STD_LOGIC;
  signal \time_out_counter[12]_i_5__2_n_0\ : STD_LOGIC;
  signal \time_out_counter[16]_i_2__2_n_0\ : STD_LOGIC;
  signal \time_out_counter[16]_i_3__2_n_0\ : STD_LOGIC;
  signal \time_out_counter[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \time_out_counter[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \time_out_counter[4]_i_4__2_n_0\ : STD_LOGIC;
  signal \time_out_counter[4]_i_5__2_n_0\ : STD_LOGIC;
  signal \time_out_counter[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \time_out_counter[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \time_out_counter[8]_i_4__2_n_0\ : STD_LOGIC;
  signal \time_out_counter[8]_i_5__2_n_0\ : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \time_out_counter_reg[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__2_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__2_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__2_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__2_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__2_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__2_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__2_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__2_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__2_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__2_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__2_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__2_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__2_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__2_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__2_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__2_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__2_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__2_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__2_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__2_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__2_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__2_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__2_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__2_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal \time_out_wait_bypass_i_1__2_n_0\ : STD_LOGIC;
  signal time_out_wait_bypass_reg_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_s2 : STD_LOGIC;
  signal time_out_wait_bypass_s3 : STD_LOGIC;
  signal time_tlock_max : STD_LOGIC;
  signal \time_tlock_max_i_1__0_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_2__0_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_3__0_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_4__0_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_5__0_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_6__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_10__2_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_5__2_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_6__2_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_7__2_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_8__2_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_9__2_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[4]_i_4__2_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[4]_i_5__2_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[8]_i_4__2_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[8]_i_5__2_n_0\ : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \wait_bypass_count_reg[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__2_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__2_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__2_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__2_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__2_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__2_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__2_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1__2_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__2_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__2_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__2_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__2_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__2_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__2_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__2_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_5__2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_6__2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_7__2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_8__2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_9__2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_3__2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_4__2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_5__2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_4__2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_5__2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_4__2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_5__2_n_0\ : STD_LOGIC;
  signal wait_time_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \wait_time_cnt_reg[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__2_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__2_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__2_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__2_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__2_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__2_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__2_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__2_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__2_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__2_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__2_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__2_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__2_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__2_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__2_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__2_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__2_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__2_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__2_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__2_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__2_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal \NLW_time_out_counter_reg[16]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_time_out_counter_reg[16]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_wait_time_cnt_reg[12]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[2]_i_2__0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_7__0\ : label is "soft_lutpair216";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_rx_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_rx_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_rx_state_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_sequential_rx_state_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1__2\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1__2\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1__2\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1__2\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \init_wait_count[6]_i_2__2\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_2__2\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1__2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1__2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1__2\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1__2\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_1__2\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \mmcm_lock_count[8]_i_1__2\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \mmcm_lock_count[9]_i_3__2\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \mmcm_lock_reclocked_i_2__2\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \time_out_100us_i_2__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \time_out_1us_i_3__0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \time_out_counter[0]_i_5__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \time_tlock_max_i_2__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \time_tlock_max_i_4__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \time_tlock_max_i_6__0\ : label is "soft_lutpair212";
begin
  SR(0) <= \^sr\(0);
  gt1_rx_fsm_reset_done_out <= \^gt1_rx_fsm_reset_done_out\;
  gt1_rxuserrdy_in <= \^gt1_rxuserrdy_in\;
\FSM_sequential_rx_state[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F400040FFFFFFFF"
    )
        port map (
      I0 => reset_time_out_reg_n_0,
      I1 => time_tlock_max,
      I2 => rx_state(2),
      I3 => rx_state(1),
      I4 => time_out_2ms_reg_n_0,
      I5 => rx_state(0),
      O => \FSM_sequential_rx_state[0]_i_2__0_n_0\
    );
\FSM_sequential_rx_state[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F403F40"
    )
        port map (
      I0 => time_out_2ms_reg_n_0,
      I1 => rx_state(1),
      I2 => rx_state(0),
      I3 => rx_state(2),
      I4 => rx_state16_out,
      I5 => rx_state(3),
      O => \FSM_sequential_rx_state[2]_i_1__0_n_0\
    );
\FSM_sequential_rx_state[2]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_tlock_max,
      I1 => reset_time_out_reg_n_0,
      O => rx_state16_out
    );
\FSM_sequential_rx_state[3]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => init_wait_done_reg_n_0,
      I1 => rx_state(0),
      O => \FSM_sequential_rx_state[3]_i_10__0_n_0\
    );
\FSM_sequential_rx_state[3]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      I1 => wait_time_cnt_reg(13),
      I2 => wait_time_cnt_reg(10),
      I3 => wait_time_cnt_reg(11),
      I4 => wait_time_cnt_reg(15),
      I5 => wait_time_cnt_reg(14),
      O => \FSM_sequential_rx_state[3]_i_12__0_n_0\
    );
\FSM_sequential_rx_state[3]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      I1 => wait_time_cnt_reg(0),
      I2 => wait_time_cnt_reg(3),
      I3 => wait_time_cnt_reg(2),
      O => \FSM_sequential_rx_state[3]_i_13__0_n_0\
    );
\FSM_sequential_rx_state[3]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      I1 => wait_time_cnt_reg(7),
      I2 => wait_time_cnt_reg(4),
      I3 => wait_time_cnt_reg(5),
      I4 => wait_time_cnt_reg(9),
      I5 => wait_time_cnt_reg(8),
      O => \FSM_sequential_rx_state[3]_i_14__0_n_0\
    );
\FSM_sequential_rx_state[3]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_2ms_reg_n_0,
      I1 => reset_time_out_reg_n_0,
      O => rx_state15_out
    );
\FSM_sequential_rx_state[3]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4FFF400"
    )
        port map (
      I0 => reset_time_out_reg_n_0,
      I1 => time_tlock_max,
      I2 => mmcm_lock_reclocked,
      I3 => rx_state(0),
      I4 => gt1_rx_cdrlocked_reg,
      O => \FSM_sequential_rx_state[3]_i_8__0_n_0\
    );
\FSM_sequential_rx_state[3]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0E0E0E0E0E0E0"
    )
        port map (
      I0 => rx_state15_out,
      I1 => rxresetdone_s3,
      I2 => rx_state(0),
      I3 => \FSM_sequential_rx_state[3]_i_12__0_n_0\,
      I4 => \FSM_sequential_rx_state[3]_i_13__0_n_0\,
      I5 => \FSM_sequential_rx_state[3]_i_14__0_n_0\,
      O => \FSM_sequential_rx_state[3]_i_9__0_n_0\
    );
\FSM_sequential_rx_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sync_data_valid_n_2,
      D => sync_data_valid_n_5,
      Q => rx_state(0),
      R => soft_reset_rx_in
    );
\FSM_sequential_rx_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sync_data_valid_n_2,
      D => sync_data_valid_n_4,
      Q => rx_state(1),
      R => soft_reset_rx_in
    );
\FSM_sequential_rx_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sync_data_valid_n_2,
      D => \FSM_sequential_rx_state[2]_i_1__0_n_0\,
      Q => rx_state(2),
      R => soft_reset_rx_in
    );
\FSM_sequential_rx_state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sync_data_valid_n_2,
      D => sync_data_valid_n_3,
      Q => rx_state(3),
      R => soft_reset_rx_in
    );
\FSM_sequential_rx_state_reg[3]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_rx_state[3]_i_8__0_n_0\,
      I1 => \FSM_sequential_rx_state[3]_i_9__0_n_0\,
      O => \FSM_sequential_rx_state_reg[3]_i_4__0_n_0\,
      S => rx_state(1)
    );
\RXUSERRDY_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFB00008000"
    )
        port map (
      I0 => rx_state(1),
      I1 => rx_state(0),
      I2 => rx_state(2),
      I3 => gt1_txuserrdy_in,
      I4 => rx_state(3),
      I5 => \^gt1_rxuserrdy_in\,
      O => \RXUSERRDY_i_1__0_n_0\
    );
RXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \RXUSERRDY_i_1__0_n_0\,
      Q => \^gt1_rxuserrdy_in\,
      R => soft_reset_rx_in
    );
\check_tlock_max_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(1),
      I2 => rx_state(0),
      I3 => rx_state(3),
      I4 => check_tlock_max_reg_n_0,
      O => \check_tlock_max_i_1__0_n_0\
    );
check_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \check_tlock_max_i_1__0_n_0\,
      Q => check_tlock_max_reg_n_0,
      R => soft_reset_rx_in
    );
\gtrxreset_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0004"
    )
        port map (
      I0 => rx_state(1),
      I1 => rx_state(0),
      I2 => rx_state(2),
      I3 => rx_state(3),
      I4 => \^sr\(0),
      O => \gtrxreset_i_i_1__0_n_0\
    );
gtrxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \gtrxreset_i_i_1__0_n_0\,
      Q => \^sr\(0),
      R => soft_reset_rx_in
    );
\init_wait_count[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_wait_count_reg__0\(0),
      O => \init_wait_count[0]_i_1__2_n_0\
    );
\init_wait_count[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \init_wait_count_reg__0\(0),
      I1 => \init_wait_count_reg__0\(1),
      O => p_0_in(1)
    );
\init_wait_count[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \init_wait_count_reg__0\(1),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(2),
      O => p_0_in(2)
    );
\init_wait_count[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \init_wait_count_reg__0\(2),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(1),
      I3 => \init_wait_count_reg__0\(3),
      O => p_0_in(3)
    );
\init_wait_count[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \init_wait_count_reg__0\(2),
      I1 => \init_wait_count_reg__0\(3),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count_reg__0\(1),
      I4 => \init_wait_count_reg__0\(4),
      O => p_0_in(4)
    );
\init_wait_count[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \init_wait_count_reg__0\(3),
      I1 => \init_wait_count_reg__0\(2),
      I2 => \init_wait_count_reg__0\(4),
      I3 => \init_wait_count_reg__0\(0),
      I4 => \init_wait_count_reg__0\(1),
      I5 => \init_wait_count_reg__0\(5),
      O => p_0_in(5)
    );
\init_wait_count[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \init_wait_count_reg__0\(4),
      I1 => \init_wait_count_reg__0\(2),
      I2 => \init_wait_count_reg__0\(3),
      I3 => \init_wait_count_reg__0\(5),
      I4 => \init_wait_count[6]_i_2__2_n_0\,
      I5 => \init_wait_count_reg__0\(6),
      O => p_0_in(6)
    );
\init_wait_count[6]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \init_wait_count_reg__0\(0),
      I1 => \init_wait_count_reg__0\(1),
      O => \init_wait_count[6]_i_2__2_n_0\
    );
\init_wait_count[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \init_wait_count_reg__0\(6),
      I1 => \init_wait_count_reg__0\(7),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count[7]_i_3__2_n_0\,
      I4 => \init_wait_count_reg__0\(1),
      O => init_wait_count
    );
\init_wait_count[7]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF4000"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__2_n_0\,
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count_reg__0\(6),
      I4 => \init_wait_count_reg__0\(7),
      O => p_0_in(7)
    );
\init_wait_count[7]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \init_wait_count_reg__0\(4),
      I1 => \init_wait_count_reg__0\(2),
      I2 => \init_wait_count_reg__0\(3),
      I3 => \init_wait_count_reg__0\(5),
      O => \init_wait_count[7]_i_3__2_n_0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => \init_wait_count[0]_i_1__2_n_0\,
      Q => \init_wait_count_reg__0\(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(1),
      Q => \init_wait_count_reg__0\(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(2),
      Q => \init_wait_count_reg__0\(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(3),
      Q => \init_wait_count_reg__0\(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(4),
      Q => \init_wait_count_reg__0\(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(5),
      Q => \init_wait_count_reg__0\(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(6),
      Q => \init_wait_count_reg__0\(6)
    );
\init_wait_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(7),
      Q => \init_wait_count_reg__0\(7)
    );
\init_wait_done_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__2_n_0\,
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count_reg__0\(7),
      I4 => \init_wait_count_reg__0\(6),
      I5 => init_wait_done_reg_n_0,
      O => \init_wait_done_i_1__2_n_0\
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      CLR => soft_reset_rx_in,
      D => \init_wait_done_i_1__2_n_0\,
      Q => init_wait_done_reg_n_0
    );
\mmcm_lock_count[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\mmcm_lock_count[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      I1 => \mmcm_lock_count_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\mmcm_lock_count[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(1),
      I1 => \mmcm_lock_count_reg__0\(0),
      I2 => \mmcm_lock_count_reg__0\(2),
      O => \mmcm_lock_count[2]_i_1__2_n_0\
    );
\mmcm_lock_count[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(2),
      I1 => \mmcm_lock_count_reg__0\(0),
      I2 => \mmcm_lock_count_reg__0\(1),
      I3 => \mmcm_lock_count_reg__0\(3),
      O => \mmcm_lock_count[3]_i_1__2_n_0\
    );
\mmcm_lock_count[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(3),
      I1 => \mmcm_lock_count_reg__0\(1),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(2),
      I4 => \mmcm_lock_count_reg__0\(4),
      O => \mmcm_lock_count[4]_i_1__2_n_0\
    );
\mmcm_lock_count[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(4),
      I1 => \mmcm_lock_count_reg__0\(2),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(1),
      I4 => \mmcm_lock_count_reg__0\(3),
      I5 => \mmcm_lock_count_reg__0\(5),
      O => \mmcm_lock_count[5]_i_1__2_n_0\
    );
\mmcm_lock_count[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \mmcm_lock_count[9]_i_4__2_n_0\,
      I1 => \mmcm_lock_count_reg__0\(6),
      O => \mmcm_lock_count[6]_i_1__2_n_0\
    );
\mmcm_lock_count[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(6),
      I1 => \mmcm_lock_count[9]_i_4__2_n_0\,
      I2 => \mmcm_lock_count_reg__0\(7),
      O => \mmcm_lock_count[7]_i_1__2_n_0\
    );
\mmcm_lock_count[8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(7),
      I1 => \mmcm_lock_count[9]_i_4__2_n_0\,
      I2 => \mmcm_lock_count_reg__0\(6),
      I3 => \mmcm_lock_count_reg__0\(8),
      O => \mmcm_lock_count[8]_i_1__2_n_0\
    );
\mmcm_lock_count[9]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000DF"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(6),
      I1 => \mmcm_lock_count[9]_i_4__2_n_0\,
      I2 => \mmcm_lock_count_reg__0\(7),
      I3 => \mmcm_lock_count_reg__0\(8),
      I4 => \mmcm_lock_count_reg__0\(9),
      O => \mmcm_lock_count[9]_i_2__2_n_0\
    );
\mmcm_lock_count[9]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(6),
      I1 => \mmcm_lock_count[9]_i_4__2_n_0\,
      I2 => \mmcm_lock_count_reg__0\(7),
      I3 => \mmcm_lock_count_reg__0\(8),
      I4 => \mmcm_lock_count_reg__0\(9),
      O => \p_0_in__0\(9)
    );
\mmcm_lock_count[9]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(4),
      I1 => \mmcm_lock_count_reg__0\(2),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(1),
      I4 => \mmcm_lock_count_reg__0\(3),
      I5 => \mmcm_lock_count_reg__0\(5),
      O => \mmcm_lock_count[9]_i_4__2_n_0\
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[9]_i_2__2_n_0\,
      D => \p_0_in__0\(0),
      Q => \mmcm_lock_count_reg__0\(0),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[9]_i_2__2_n_0\,
      D => \p_0_in__0\(1),
      Q => \mmcm_lock_count_reg__0\(1),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[9]_i_2__2_n_0\,
      D => \mmcm_lock_count[2]_i_1__2_n_0\,
      Q => \mmcm_lock_count_reg__0\(2),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[9]_i_2__2_n_0\,
      D => \mmcm_lock_count[3]_i_1__2_n_0\,
      Q => \mmcm_lock_count_reg__0\(3),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[9]_i_2__2_n_0\,
      D => \mmcm_lock_count[4]_i_1__2_n_0\,
      Q => \mmcm_lock_count_reg__0\(4),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[9]_i_2__2_n_0\,
      D => \mmcm_lock_count[5]_i_1__2_n_0\,
      Q => \mmcm_lock_count_reg__0\(5),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[9]_i_2__2_n_0\,
      D => \mmcm_lock_count[6]_i_1__2_n_0\,
      Q => \mmcm_lock_count_reg__0\(6),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[9]_i_2__2_n_0\,
      D => \mmcm_lock_count[7]_i_1__2_n_0\,
      Q => \mmcm_lock_count_reg__0\(7),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[9]_i_2__2_n_0\,
      D => \mmcm_lock_count[8]_i_1__2_n_0\,
      Q => \mmcm_lock_count_reg__0\(8),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[9]_i_2__2_n_0\,
      D => \p_0_in__0\(9),
      Q => \mmcm_lock_count_reg__0\(9),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_reclocked_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(6),
      I1 => \mmcm_lock_count[9]_i_4__2_n_0\,
      I2 => \mmcm_lock_count_reg__0\(7),
      O => \mmcm_lock_reclocked_i_2__2_n_0\
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_mmcm_lock_reclocked_n_1,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
\reset_time_out_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"557710AA"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(1),
      I2 => gt1_rx_cdrlocked_reg,
      I3 => rx_state(2),
      I4 => rx_state(0),
      O => \reset_time_out_i_3__0_n_0\
    );
\reset_time_out_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rxresetdone_s3,
      I1 => rx_state(1),
      I2 => mmcm_lock_reclocked,
      I3 => rx_state(0),
      I4 => gt1_rx_cdrlocked_reg,
      O => \reset_time_out_i_5__0_n_0\
    );
reset_time_out_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_data_valid_n_1,
      Q => reset_time_out_reg_n_0,
      S => soft_reset_rx_in
    );
\run_phase_alignment_int_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0002"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(1),
      I2 => rx_state(0),
      I3 => rx_state(2),
      I4 => run_phase_alignment_int_reg_n_0,
      O => \run_phase_alignment_int_i_1__2_n_0\
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \run_phase_alignment_int_i_1__2_n_0\,
      Q => run_phase_alignment_int_reg_n_0,
      R => soft_reset_rx_in
    );
run_phase_alignment_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => '1',
      D => run_phase_alignment_int_s2,
      Q => run_phase_alignment_int_s3_reg_n_0,
      R => '0'
    );
rx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_data_valid_n_0,
      Q => \^gt1_rx_fsm_reset_done_out\,
      R => soft_reset_rx_in
    );
rx_fsm_reset_done_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => '1',
      D => rx_fsm_reset_done_int_s2,
      Q => rx_fsm_reset_done_int_s3_reg_n_0,
      R => '0'
    );
rxresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => rxresetdone_s2,
      Q => rxresetdone_s3,
      R => '0'
    );
sync_RXRESETDONE: entity work.gtx3g_bert_0_gtx3g_sync_block_9
     port map (
      data_out => rxresetdone_s2,
      gt1_rxresetdone_out => gt1_rxresetdone_out,
      sysclk_in => sysclk_in
    );
sync_data_valid: entity work.gtx3g_bert_0_gtx3g_sync_block_10
     port map (
      D(2) => sync_data_valid_n_3,
      D(1) => sync_data_valid_n_4,
      D(0) => sync_data_valid_n_5,
      E(0) => sync_data_valid_n_2,
      \FSM_sequential_rx_state_reg[1]\ => \FSM_sequential_rx_state_reg[3]_i_4__0_n_0\,
      \FSM_sequential_rx_state_reg[1]_0\ => sync_qplllock_n_0,
      \FSM_sequential_rx_state_reg[3]\ => \reset_time_out_i_3__0_n_0\,
      data_out => qplllock_sync,
      dont_reset_on_data_error_in => dont_reset_on_data_error_in,
      gt1_data_valid_in => gt1_data_valid_in,
      gt1_rx_fsm_reset_done_out => \^gt1_rx_fsm_reset_done_out\,
      \out\(3 downto 0) => rx_state(3 downto 0),
      reset_time_out_reg => sync_data_valid_n_1,
      reset_time_out_reg_0 => reset_time_out_reg_n_0,
      reset_time_out_reg_1 => \FSM_sequential_rx_state[0]_i_2__0_n_0\,
      rx_fsm_reset_done_int_reg => sync_data_valid_n_0,
      rx_state15_out => rx_state15_out,
      rx_state16_out => rx_state16_out,
      rxresetdone_s3_reg => \reset_time_out_i_5__0_n_0\,
      sysclk_in => sysclk_in,
      time_out_100us_reg => time_out_100us_reg_n_0,
      time_out_1us_reg => time_out_1us_reg_n_0,
      time_out_wait_bypass_s3 => time_out_wait_bypass_s3
    );
sync_mmcm_lock_reclocked: entity work.gtx3g_bert_0_gtx3g_sync_block_11
     port map (
      Q(1 downto 0) => \mmcm_lock_count_reg__0\(9 downto 8),
      SR(0) => sync_mmcm_lock_reclocked_n_0,
      \mmcm_lock_count_reg[6]\ => \mmcm_lock_reclocked_i_2__2_n_0\,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      mmcm_lock_reclocked_reg => sync_mmcm_lock_reclocked_n_1,
      sysclk_in => sysclk_in
    );
sync_qplllock: entity work.gtx3g_bert_0_gtx3g_sync_block_12
     port map (
      \FSM_sequential_rx_state_reg[0]\ => sync_qplllock_n_0,
      data_out => qplllock_sync,
      gt0_qplllock_in => gt0_qplllock_in,
      init_wait_done_reg => \FSM_sequential_rx_state[3]_i_10__0_n_0\,
      \out\(1 downto 0) => rx_state(1 downto 0),
      sysclk_in => sysclk_in,
      time_out_2ms_reg => time_out_2ms_reg_n_0,
      \wait_time_cnt_reg[12]\ => \FSM_sequential_rx_state[3]_i_12__0_n_0\,
      \wait_time_cnt_reg[1]\ => \FSM_sequential_rx_state[3]_i_13__0_n_0\,
      \wait_time_cnt_reg[6]\ => \FSM_sequential_rx_state[3]_i_14__0_n_0\
    );
sync_run_phase_alignment_int: entity work.gtx3g_bert_0_gtx3g_sync_block_13
     port map (
      data_in => run_phase_alignment_int_reg_n_0,
      data_out => run_phase_alignment_int_s2,
      gt1_rxusrclk_in => gt1_rxusrclk_in
    );
sync_rx_fsm_reset_done_int: entity work.gtx3g_bert_0_gtx3g_sync_block_14
     port map (
      data_out => rx_fsm_reset_done_int_s2,
      gt1_rx_fsm_reset_done_out => \^gt1_rx_fsm_reset_done_out\,
      gt1_rxusrclk_in => gt1_rxusrclk_in
    );
sync_time_out_wait_bypass: entity work.gtx3g_bert_0_gtx3g_sync_block_15
     port map (
      data_in => time_out_wait_bypass_reg_n_0,
      data_out => time_out_wait_bypass_s2,
      sysclk_in => sysclk_in
    );
\time_out_100us_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \time_out_counter[0]_i_3__0_n_0\,
      I1 => \time_tlock_max_i_4__0_n_0\,
      I2 => \time_out_2ms_i_3__0_n_0\,
      I3 => time_out_counter_reg(6),
      I4 => \time_out_100us_i_2__0_n_0\,
      I5 => time_out_100us_reg_n_0,
      O => \time_out_100us_i_1__0_n_0\
    );
\time_out_100us_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(9),
      I2 => time_out_counter_reg(13),
      I3 => time_out_counter_reg(12),
      I4 => time_out_counter_reg(11),
      O => \time_out_100us_i_2__0_n_0\
    );
time_out_100us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_out_100us_i_1__0_n_0\,
      Q => time_out_100us_reg_n_0,
      R => reset_time_out_reg_n_0
    );
\time_out_1us_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000002"
    )
        port map (
      I0 => \time_out_1us_i_2__0_n_0\,
      I1 => time_out_counter_reg(11),
      I2 => time_out_counter_reg(12),
      I3 => \time_tlock_max_i_4__0_n_0\,
      I4 => \time_out_counter[0]_i_4__2_n_0\,
      I5 => time_out_1us_reg_n_0,
      O => \time_out_1us_i_1__0_n_0\
    );
\time_out_1us_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => time_out_counter_reg(8),
      I1 => time_out_counter_reg(10),
      I2 => time_out_counter_reg(7),
      I3 => time_out_counter_reg(5),
      I4 => time_out_counter_reg(2),
      I5 => \time_out_1us_i_3__0_n_0\,
      O => \time_out_1us_i_2__0_n_0\
    );
\time_out_1us_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => time_out_counter_reg(3),
      I1 => time_out_counter_reg(1),
      I2 => time_out_counter_reg(0),
      O => \time_out_1us_i_3__0_n_0\
    );
time_out_1us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_out_1us_i_1__0_n_0\,
      Q => time_out_1us_reg_n_0,
      R => reset_time_out_reg_n_0
    );
\time_out_2ms_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000004"
    )
        port map (
      I0 => \time_out_counter[0]_i_3__0_n_0\,
      I1 => \time_out_2ms_i_2__2_n_0\,
      I2 => \time_out_2ms_i_3__0_n_0\,
      I3 => \time_out_2ms_i_4__0_n_0\,
      I4 => \time_out_counter[0]_i_4__2_n_0\,
      I5 => time_out_2ms_reg_n_0,
      O => \time_out_2ms_i_1__0_n_0\
    );
\time_out_2ms_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => time_out_counter_reg(12),
      I1 => time_out_counter_reg(11),
      I2 => time_out_counter_reg(17),
      I3 => time_out_counter_reg(16),
      O => \time_out_2ms_i_2__2_n_0\
    );
\time_out_2ms_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(5),
      I1 => time_out_counter_reg(7),
      O => \time_out_2ms_i_3__0_n_0\
    );
\time_out_2ms_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(15),
      O => \time_out_2ms_i_4__0_n_0\
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_out_2ms_i_1__0_n_0\,
      Q => time_out_2ms_reg_n_0,
      R => reset_time_out_reg_n_0
    );
\time_out_counter[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => time_out_counter_reg(5),
      I1 => time_out_counter_reg(7),
      I2 => \time_out_counter[0]_i_3__0_n_0\,
      I3 => \time_out_counter[0]_i_4__2_n_0\,
      I4 => time_out_counter_reg(11),
      I5 => \time_out_counter[0]_i_5__0_n_0\,
      O => time_out_counter
    );
\time_out_counter[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => time_out_counter_reg(10),
      I1 => time_out_counter_reg(8),
      I2 => time_out_counter_reg(2),
      I3 => time_out_counter_reg(3),
      I4 => time_out_counter_reg(1),
      I5 => time_out_counter_reg(0),
      O => \time_out_counter[0]_i_3__0_n_0\
    );
\time_out_counter[0]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => time_out_counter_reg(6),
      I1 => time_out_counter_reg(4),
      I2 => time_out_counter_reg(13),
      I3 => time_out_counter_reg(9),
      O => \time_out_counter[0]_i_4__2_n_0\
    );
\time_out_counter[0]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(15),
      I2 => time_out_counter_reg(12),
      I3 => time_out_counter_reg(17),
      I4 => time_out_counter_reg(16),
      O => \time_out_counter[0]_i_5__0_n_0\
    );
\time_out_counter[0]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(3),
      O => \time_out_counter[0]_i_6__2_n_0\
    );
\time_out_counter[0]_i_7__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(2),
      O => \time_out_counter[0]_i_7__2_n_0\
    );
\time_out_counter[0]_i_8__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(1),
      O => \time_out_counter[0]_i_8__2_n_0\
    );
\time_out_counter[0]_i_9__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(0),
      O => \time_out_counter[0]_i_9__2_n_0\
    );
\time_out_counter[12]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(15),
      O => \time_out_counter[12]_i_2__2_n_0\
    );
\time_out_counter[12]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(14),
      O => \time_out_counter[12]_i_3__2_n_0\
    );
\time_out_counter[12]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(13),
      O => \time_out_counter[12]_i_4__2_n_0\
    );
\time_out_counter[12]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(12),
      O => \time_out_counter[12]_i_5__2_n_0\
    );
\time_out_counter[16]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(17),
      O => \time_out_counter[16]_i_2__2_n_0\
    );
\time_out_counter[16]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(16),
      O => \time_out_counter[16]_i_3__2_n_0\
    );
\time_out_counter[4]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(7),
      O => \time_out_counter[4]_i_2__2_n_0\
    );
\time_out_counter[4]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(6),
      O => \time_out_counter[4]_i_3__2_n_0\
    );
\time_out_counter[4]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(5),
      O => \time_out_counter[4]_i_4__2_n_0\
    );
\time_out_counter[4]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(4),
      O => \time_out_counter[4]_i_5__2_n_0\
    );
\time_out_counter[8]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(11),
      O => \time_out_counter[8]_i_2__2_n_0\
    );
\time_out_counter[8]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(10),
      O => \time_out_counter[8]_i_3__2_n_0\
    );
\time_out_counter[8]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(9),
      O => \time_out_counter[8]_i_4__2_n_0\
    );
\time_out_counter[8]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(8),
      O => \time_out_counter[8]_i_5__2_n_0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__2_n_7\,
      Q => time_out_counter_reg(0),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[0]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \time_out_counter_reg[0]_i_2__2_n_0\,
      CO(2) => \time_out_counter_reg[0]_i_2__2_n_1\,
      CO(1) => \time_out_counter_reg[0]_i_2__2_n_2\,
      CO(0) => \time_out_counter_reg[0]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \time_out_counter_reg[0]_i_2__2_n_4\,
      O(2) => \time_out_counter_reg[0]_i_2__2_n_5\,
      O(1) => \time_out_counter_reg[0]_i_2__2_n_6\,
      O(0) => \time_out_counter_reg[0]_i_2__2_n_7\,
      S(3) => \time_out_counter[0]_i_6__2_n_0\,
      S(2) => \time_out_counter[0]_i_7__2_n_0\,
      S(1) => \time_out_counter[0]_i_8__2_n_0\,
      S(0) => \time_out_counter[0]_i_9__2_n_0\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__2_n_5\,
      Q => time_out_counter_reg(10),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__2_n_4\,
      Q => time_out_counter_reg(11),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__2_n_7\,
      Q => time_out_counter_reg(12),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[8]_i_1__2_n_0\,
      CO(3) => \time_out_counter_reg[12]_i_1__2_n_0\,
      CO(2) => \time_out_counter_reg[12]_i_1__2_n_1\,
      CO(1) => \time_out_counter_reg[12]_i_1__2_n_2\,
      CO(0) => \time_out_counter_reg[12]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[12]_i_1__2_n_4\,
      O(2) => \time_out_counter_reg[12]_i_1__2_n_5\,
      O(1) => \time_out_counter_reg[12]_i_1__2_n_6\,
      O(0) => \time_out_counter_reg[12]_i_1__2_n_7\,
      S(3) => \time_out_counter[12]_i_2__2_n_0\,
      S(2) => \time_out_counter[12]_i_3__2_n_0\,
      S(1) => \time_out_counter[12]_i_4__2_n_0\,
      S(0) => \time_out_counter[12]_i_5__2_n_0\
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__2_n_6\,
      Q => time_out_counter_reg(13),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__2_n_5\,
      Q => time_out_counter_reg(14),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__2_n_4\,
      Q => time_out_counter_reg(15),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__2_n_7\,
      Q => time_out_counter_reg(16),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[12]_i_1__2_n_0\,
      CO(3 downto 1) => \NLW_time_out_counter_reg[16]_i_1__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \time_out_counter_reg[16]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1__2_O_UNCONNECTED\(3 downto 2),
      O(1) => \time_out_counter_reg[16]_i_1__2_n_6\,
      O(0) => \time_out_counter_reg[16]_i_1__2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \time_out_counter[16]_i_2__2_n_0\,
      S(0) => \time_out_counter[16]_i_3__2_n_0\
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__2_n_6\,
      Q => time_out_counter_reg(17),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__2_n_6\,
      Q => time_out_counter_reg(1),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__2_n_5\,
      Q => time_out_counter_reg(2),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__2_n_4\,
      Q => time_out_counter_reg(3),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__2_n_7\,
      Q => time_out_counter_reg(4),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[0]_i_2__2_n_0\,
      CO(3) => \time_out_counter_reg[4]_i_1__2_n_0\,
      CO(2) => \time_out_counter_reg[4]_i_1__2_n_1\,
      CO(1) => \time_out_counter_reg[4]_i_1__2_n_2\,
      CO(0) => \time_out_counter_reg[4]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[4]_i_1__2_n_4\,
      O(2) => \time_out_counter_reg[4]_i_1__2_n_5\,
      O(1) => \time_out_counter_reg[4]_i_1__2_n_6\,
      O(0) => \time_out_counter_reg[4]_i_1__2_n_7\,
      S(3) => \time_out_counter[4]_i_2__2_n_0\,
      S(2) => \time_out_counter[4]_i_3__2_n_0\,
      S(1) => \time_out_counter[4]_i_4__2_n_0\,
      S(0) => \time_out_counter[4]_i_5__2_n_0\
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__2_n_6\,
      Q => time_out_counter_reg(5),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__2_n_5\,
      Q => time_out_counter_reg(6),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__2_n_4\,
      Q => time_out_counter_reg(7),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__2_n_7\,
      Q => time_out_counter_reg(8),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[4]_i_1__2_n_0\,
      CO(3) => \time_out_counter_reg[8]_i_1__2_n_0\,
      CO(2) => \time_out_counter_reg[8]_i_1__2_n_1\,
      CO(1) => \time_out_counter_reg[8]_i_1__2_n_2\,
      CO(0) => \time_out_counter_reg[8]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[8]_i_1__2_n_4\,
      O(2) => \time_out_counter_reg[8]_i_1__2_n_5\,
      O(1) => \time_out_counter_reg[8]_i_1__2_n_6\,
      O(0) => \time_out_counter_reg[8]_i_1__2_n_7\,
      S(3) => \time_out_counter[8]_i_2__2_n_0\,
      S(2) => \time_out_counter[8]_i_3__2_n_0\,
      S(1) => \time_out_counter[8]_i_4__2_n_0\,
      S(0) => \time_out_counter[8]_i_5__2_n_0\
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__2_n_6\,
      Q => time_out_counter_reg(9),
      R => reset_time_out_reg_n_0
    );
\time_out_wait_bypass_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => time_out_wait_bypass_reg_n_0,
      I1 => rx_fsm_reset_done_int_s3_reg_n_0,
      I2 => \wait_bypass_count[0]_i_4__2_n_0\,
      I3 => run_phase_alignment_int_s3_reg_n_0,
      O => \time_out_wait_bypass_i_1__2_n_0\
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => '1',
      D => \time_out_wait_bypass_i_1__2_n_0\,
      Q => time_out_wait_bypass_reg_n_0,
      R => '0'
    );
time_out_wait_bypass_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => time_out_wait_bypass_s2,
      Q => time_out_wait_bypass_s3,
      R => '0'
    );
\time_tlock_max_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFCCFF80"
    )
        port map (
      I0 => \time_tlock_max_i_2__0_n_0\,
      I1 => check_tlock_max_reg_n_0,
      I2 => time_out_counter_reg(13),
      I3 => \time_tlock_max_i_3__0_n_0\,
      I4 => \time_tlock_max_i_4__0_n_0\,
      I5 => time_tlock_max,
      O => \time_tlock_max_i_1__0_n_0\
    );
\time_tlock_max_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(11),
      I1 => time_out_counter_reg(12),
      O => \time_tlock_max_i_2__0_n_0\
    );
\time_tlock_max_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAA8AAA8"
    )
        port map (
      I0 => \time_tlock_max_i_5__0_n_0\,
      I1 => time_out_counter_reg(7),
      I2 => time_out_counter_reg(5),
      I3 => time_out_counter_reg(6),
      I4 => \time_tlock_max_i_6__0_n_0\,
      I5 => time_out_counter_reg(4),
      O => \time_tlock_max_i_3__0_n_0\
    );
\time_tlock_max_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter_reg(17),
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(15),
      I3 => time_out_counter_reg(14),
      O => \time_tlock_max_i_4__0_n_0\
    );
\time_tlock_max_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => check_tlock_max_reg_n_0,
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(9),
      I3 => time_out_counter_reg(10),
      I4 => time_out_counter_reg(8),
      O => \time_tlock_max_i_5__0_n_0\
    );
\time_tlock_max_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter_reg(0),
      I1 => time_out_counter_reg(1),
      I2 => time_out_counter_reg(3),
      I3 => time_out_counter_reg(2),
      O => \time_tlock_max_i_6__0_n_0\
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_tlock_max_i_1__0_n_0\,
      Q => time_tlock_max,
      R => reset_time_out_reg_n_0
    );
\wait_bypass_count[0]_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => wait_bypass_count_reg(2),
      I1 => wait_bypass_count_reg(12),
      I2 => wait_bypass_count_reg(4),
      I3 => wait_bypass_count_reg(10),
      I4 => wait_bypass_count_reg(6),
      I5 => wait_bypass_count_reg(11),
      O => \wait_bypass_count[0]_i_10__2_n_0\
    );
\wait_bypass_count[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => run_phase_alignment_int_s3_reg_n_0,
      O => \wait_bypass_count[0]_i_1__2_n_0\
    );
\wait_bypass_count[0]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wait_bypass_count[0]_i_4__2_n_0\,
      I1 => rx_fsm_reset_done_int_s3_reg_n_0,
      O => \wait_bypass_count[0]_i_2__2_n_0\
    );
\wait_bypass_count[0]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => \wait_bypass_count[0]_i_9__2_n_0\,
      I1 => wait_bypass_count_reg(1),
      I2 => wait_bypass_count_reg(8),
      I3 => wait_bypass_count_reg(0),
      I4 => \wait_bypass_count[0]_i_10__2_n_0\,
      O => \wait_bypass_count[0]_i_4__2_n_0\
    );
\wait_bypass_count[0]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(3),
      O => \wait_bypass_count[0]_i_5__2_n_0\
    );
\wait_bypass_count[0]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(2),
      O => \wait_bypass_count[0]_i_6__2_n_0\
    );
\wait_bypass_count[0]_i_7__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(1),
      O => \wait_bypass_count[0]_i_7__2_n_0\
    );
\wait_bypass_count[0]_i_8__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      O => \wait_bypass_count[0]_i_8__2_n_0\
    );
\wait_bypass_count[0]_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => wait_bypass_count_reg(3),
      I1 => wait_bypass_count_reg(5),
      I2 => wait_bypass_count_reg(9),
      I3 => wait_bypass_count_reg(7),
      O => \wait_bypass_count[0]_i_9__2_n_0\
    );
\wait_bypass_count[12]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(12),
      O => \wait_bypass_count[12]_i_2__2_n_0\
    );
\wait_bypass_count[4]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(7),
      O => \wait_bypass_count[4]_i_2__2_n_0\
    );
\wait_bypass_count[4]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(6),
      O => \wait_bypass_count[4]_i_3__2_n_0\
    );
\wait_bypass_count[4]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(5),
      O => \wait_bypass_count[4]_i_4__2_n_0\
    );
\wait_bypass_count[4]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(4),
      O => \wait_bypass_count[4]_i_5__2_n_0\
    );
\wait_bypass_count[8]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(11),
      O => \wait_bypass_count[8]_i_2__2_n_0\
    );
\wait_bypass_count[8]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(10),
      O => \wait_bypass_count[8]_i_3__2_n_0\
    );
\wait_bypass_count[8]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(9),
      O => \wait_bypass_count[8]_i_4__2_n_0\
    );
\wait_bypass_count[8]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(8),
      O => \wait_bypass_count[8]_i_5__2_n_0\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__2_n_7\,
      Q => wait_bypass_count_reg(0),
      R => \wait_bypass_count[0]_i_1__2_n_0\
    );
\wait_bypass_count_reg[0]_i_3__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_bypass_count_reg[0]_i_3__2_n_0\,
      CO(2) => \wait_bypass_count_reg[0]_i_3__2_n_1\,
      CO(1) => \wait_bypass_count_reg[0]_i_3__2_n_2\,
      CO(0) => \wait_bypass_count_reg[0]_i_3__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \wait_bypass_count_reg[0]_i_3__2_n_4\,
      O(2) => \wait_bypass_count_reg[0]_i_3__2_n_5\,
      O(1) => \wait_bypass_count_reg[0]_i_3__2_n_6\,
      O(0) => \wait_bypass_count_reg[0]_i_3__2_n_7\,
      S(3) => \wait_bypass_count[0]_i_5__2_n_0\,
      S(2) => \wait_bypass_count[0]_i_6__2_n_0\,
      S(1) => \wait_bypass_count[0]_i_7__2_n_0\,
      S(0) => \wait_bypass_count[0]_i_8__2_n_0\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__2_n_5\,
      Q => wait_bypass_count_reg(10),
      R => \wait_bypass_count[0]_i_1__2_n_0\
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__2_n_4\,
      Q => wait_bypass_count_reg(11),
      R => \wait_bypass_count[0]_i_1__2_n_0\
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__2_n_0\,
      D => \wait_bypass_count_reg[12]_i_1__2_n_7\,
      Q => wait_bypass_count_reg(12),
      R => \wait_bypass_count[0]_i_1__2_n_0\
    );
\wait_bypass_count_reg[12]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[8]_i_1__2_n_0\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[12]_i_1__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_wait_bypass_count_reg[12]_i_1__2_O_UNCONNECTED\(3 downto 1),
      O(0) => \wait_bypass_count_reg[12]_i_1__2_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \wait_bypass_count[12]_i_2__2_n_0\
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__2_n_6\,
      Q => wait_bypass_count_reg(1),
      R => \wait_bypass_count[0]_i_1__2_n_0\
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__2_n_5\,
      Q => wait_bypass_count_reg(2),
      R => \wait_bypass_count[0]_i_1__2_n_0\
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__2_n_4\,
      Q => wait_bypass_count_reg(3),
      R => \wait_bypass_count[0]_i_1__2_n_0\
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__2_n_7\,
      Q => wait_bypass_count_reg(4),
      R => \wait_bypass_count[0]_i_1__2_n_0\
    );
\wait_bypass_count_reg[4]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[0]_i_3__2_n_0\,
      CO(3) => \wait_bypass_count_reg[4]_i_1__2_n_0\,
      CO(2) => \wait_bypass_count_reg[4]_i_1__2_n_1\,
      CO(1) => \wait_bypass_count_reg[4]_i_1__2_n_2\,
      CO(0) => \wait_bypass_count_reg[4]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[4]_i_1__2_n_4\,
      O(2) => \wait_bypass_count_reg[4]_i_1__2_n_5\,
      O(1) => \wait_bypass_count_reg[4]_i_1__2_n_6\,
      O(0) => \wait_bypass_count_reg[4]_i_1__2_n_7\,
      S(3) => \wait_bypass_count[4]_i_2__2_n_0\,
      S(2) => \wait_bypass_count[4]_i_3__2_n_0\,
      S(1) => \wait_bypass_count[4]_i_4__2_n_0\,
      S(0) => \wait_bypass_count[4]_i_5__2_n_0\
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__2_n_6\,
      Q => wait_bypass_count_reg(5),
      R => \wait_bypass_count[0]_i_1__2_n_0\
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__2_n_5\,
      Q => wait_bypass_count_reg(6),
      R => \wait_bypass_count[0]_i_1__2_n_0\
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__2_n_4\,
      Q => wait_bypass_count_reg(7),
      R => \wait_bypass_count[0]_i_1__2_n_0\
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__2_n_7\,
      Q => wait_bypass_count_reg(8),
      R => \wait_bypass_count[0]_i_1__2_n_0\
    );
\wait_bypass_count_reg[8]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[4]_i_1__2_n_0\,
      CO(3) => \wait_bypass_count_reg[8]_i_1__2_n_0\,
      CO(2) => \wait_bypass_count_reg[8]_i_1__2_n_1\,
      CO(1) => \wait_bypass_count_reg[8]_i_1__2_n_2\,
      CO(0) => \wait_bypass_count_reg[8]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[8]_i_1__2_n_4\,
      O(2) => \wait_bypass_count_reg[8]_i_1__2_n_5\,
      O(1) => \wait_bypass_count_reg[8]_i_1__2_n_6\,
      O(0) => \wait_bypass_count_reg[8]_i_1__2_n_7\,
      S(3) => \wait_bypass_count[8]_i_2__2_n_0\,
      S(2) => \wait_bypass_count[8]_i_3__2_n_0\,
      S(1) => \wait_bypass_count[8]_i_4__2_n_0\,
      S(0) => \wait_bypass_count[8]_i_5__2_n_0\
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__2_n_6\,
      Q => wait_bypass_count_reg(9),
      R => \wait_bypass_count[0]_i_1__2_n_0\
    );
\wait_time_cnt[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(1),
      I2 => rx_state(0),
      O => \wait_time_cnt[0]_i_1__2_n_0\
    );
\wait_time_cnt[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      I1 => wait_time_cnt_reg(0),
      I2 => wait_time_cnt_reg(3),
      I3 => wait_time_cnt_reg(2),
      I4 => \wait_time_cnt[0]_i_4__2_n_0\,
      I5 => \wait_time_cnt[0]_i_5__2_n_0\,
      O => \wait_time_cnt[0]_i_2__2_n_0\
    );
\wait_time_cnt[0]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      I1 => wait_time_cnt_reg(15),
      I2 => wait_time_cnt_reg(12),
      I3 => wait_time_cnt_reg(13),
      I4 => wait_time_cnt_reg(11),
      I5 => wait_time_cnt_reg(10),
      O => \wait_time_cnt[0]_i_4__2_n_0\
    );
\wait_time_cnt[0]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      I1 => wait_time_cnt_reg(9),
      I2 => wait_time_cnt_reg(6),
      I3 => wait_time_cnt_reg(7),
      I4 => wait_time_cnt_reg(5),
      I5 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[0]_i_5__2_n_0\
    );
\wait_time_cnt[0]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[0]_i_6__2_n_0\
    );
\wait_time_cnt[0]_i_7__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(2),
      O => \wait_time_cnt[0]_i_7__2_n_0\
    );
\wait_time_cnt[0]_i_8__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      O => \wait_time_cnt[0]_i_8__2_n_0\
    );
\wait_time_cnt[0]_i_9__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      O => \wait_time_cnt[0]_i_9__2_n_0\
    );
\wait_time_cnt[12]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      O => \wait_time_cnt[12]_i_2__2_n_0\
    );
\wait_time_cnt[12]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      O => \wait_time_cnt[12]_i_3__2_n_0\
    );
\wait_time_cnt[12]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(13),
      O => \wait_time_cnt[12]_i_4__2_n_0\
    );
\wait_time_cnt[12]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      O => \wait_time_cnt[12]_i_5__2_n_0\
    );
\wait_time_cnt[4]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      O => \wait_time_cnt[4]_i_2__2_n_0\
    );
\wait_time_cnt[4]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[4]_i_3__2_n_0\
    );
\wait_time_cnt[4]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[4]_i_4__2_n_0\
    );
\wait_time_cnt[4]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[4]_i_5__2_n_0\
    );
\wait_time_cnt[8]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(11),
      O => \wait_time_cnt[8]_i_2__2_n_0\
    );
\wait_time_cnt[8]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(10),
      O => \wait_time_cnt[8]_i_3__2_n_0\
    );
\wait_time_cnt[8]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(9),
      O => \wait_time_cnt[8]_i_4__2_n_0\
    );
\wait_time_cnt[8]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      O => \wait_time_cnt[8]_i_5__2_n_0\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => \wait_time_cnt[0]_i_2__2_n_0\,
      D => \wait_time_cnt_reg[0]_i_3__2_n_7\,
      Q => wait_time_cnt_reg(0),
      R => \wait_time_cnt[0]_i_1__2_n_0\
    );
\wait_time_cnt_reg[0]_i_3__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_time_cnt_reg[0]_i_3__2_n_0\,
      CO(2) => \wait_time_cnt_reg[0]_i_3__2_n_1\,
      CO(1) => \wait_time_cnt_reg[0]_i_3__2_n_2\,
      CO(0) => \wait_time_cnt_reg[0]_i_3__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[0]_i_3__2_n_4\,
      O(2) => \wait_time_cnt_reg[0]_i_3__2_n_5\,
      O(1) => \wait_time_cnt_reg[0]_i_3__2_n_6\,
      O(0) => \wait_time_cnt_reg[0]_i_3__2_n_7\,
      S(3) => \wait_time_cnt[0]_i_6__2_n_0\,
      S(2) => \wait_time_cnt[0]_i_7__2_n_0\,
      S(1) => \wait_time_cnt[0]_i_8__2_n_0\,
      S(0) => \wait_time_cnt[0]_i_9__2_n_0\
    );
\wait_time_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => \wait_time_cnt[0]_i_2__2_n_0\,
      D => \wait_time_cnt_reg[8]_i_1__2_n_5\,
      Q => wait_time_cnt_reg(10),
      R => \wait_time_cnt[0]_i_1__2_n_0\
    );
\wait_time_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => \wait_time_cnt[0]_i_2__2_n_0\,
      D => \wait_time_cnt_reg[8]_i_1__2_n_4\,
      Q => wait_time_cnt_reg(11),
      R => \wait_time_cnt[0]_i_1__2_n_0\
    );
\wait_time_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => \wait_time_cnt[0]_i_2__2_n_0\,
      D => \wait_time_cnt_reg[12]_i_1__2_n_7\,
      Q => wait_time_cnt_reg(12),
      R => \wait_time_cnt[0]_i_1__2_n_0\
    );
\wait_time_cnt_reg[12]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[8]_i_1__2_n_0\,
      CO(3) => \NLW_wait_time_cnt_reg[12]_i_1__2_CO_UNCONNECTED\(3),
      CO(2) => \wait_time_cnt_reg[12]_i_1__2_n_1\,
      CO(1) => \wait_time_cnt_reg[12]_i_1__2_n_2\,
      CO(0) => \wait_time_cnt_reg[12]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \wait_time_cnt_reg[12]_i_1__2_n_4\,
      O(2) => \wait_time_cnt_reg[12]_i_1__2_n_5\,
      O(1) => \wait_time_cnt_reg[12]_i_1__2_n_6\,
      O(0) => \wait_time_cnt_reg[12]_i_1__2_n_7\,
      S(3) => \wait_time_cnt[12]_i_2__2_n_0\,
      S(2) => \wait_time_cnt[12]_i_3__2_n_0\,
      S(1) => \wait_time_cnt[12]_i_4__2_n_0\,
      S(0) => \wait_time_cnt[12]_i_5__2_n_0\
    );
\wait_time_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => \wait_time_cnt[0]_i_2__2_n_0\,
      D => \wait_time_cnt_reg[12]_i_1__2_n_6\,
      Q => wait_time_cnt_reg(13),
      R => \wait_time_cnt[0]_i_1__2_n_0\
    );
\wait_time_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => \wait_time_cnt[0]_i_2__2_n_0\,
      D => \wait_time_cnt_reg[12]_i_1__2_n_5\,
      Q => wait_time_cnt_reg(14),
      R => \wait_time_cnt[0]_i_1__2_n_0\
    );
\wait_time_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => \wait_time_cnt[0]_i_2__2_n_0\,
      D => \wait_time_cnt_reg[12]_i_1__2_n_4\,
      Q => wait_time_cnt_reg(15),
      R => \wait_time_cnt[0]_i_1__2_n_0\
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => \wait_time_cnt[0]_i_2__2_n_0\,
      D => \wait_time_cnt_reg[0]_i_3__2_n_6\,
      Q => wait_time_cnt_reg(1),
      R => \wait_time_cnt[0]_i_1__2_n_0\
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => \wait_time_cnt[0]_i_2__2_n_0\,
      D => \wait_time_cnt_reg[0]_i_3__2_n_5\,
      Q => wait_time_cnt_reg(2),
      R => \wait_time_cnt[0]_i_1__2_n_0\
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => \wait_time_cnt[0]_i_2__2_n_0\,
      D => \wait_time_cnt_reg[0]_i_3__2_n_4\,
      Q => wait_time_cnt_reg(3),
      S => \wait_time_cnt[0]_i_1__2_n_0\
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => \wait_time_cnt[0]_i_2__2_n_0\,
      D => \wait_time_cnt_reg[4]_i_1__2_n_7\,
      Q => wait_time_cnt_reg(4),
      R => \wait_time_cnt[0]_i_1__2_n_0\
    );
\wait_time_cnt_reg[4]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[0]_i_3__2_n_0\,
      CO(3) => \wait_time_cnt_reg[4]_i_1__2_n_0\,
      CO(2) => \wait_time_cnt_reg[4]_i_1__2_n_1\,
      CO(1) => \wait_time_cnt_reg[4]_i_1__2_n_2\,
      CO(0) => \wait_time_cnt_reg[4]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[4]_i_1__2_n_4\,
      O(2) => \wait_time_cnt_reg[4]_i_1__2_n_5\,
      O(1) => \wait_time_cnt_reg[4]_i_1__2_n_6\,
      O(0) => \wait_time_cnt_reg[4]_i_1__2_n_7\,
      S(3) => \wait_time_cnt[4]_i_2__2_n_0\,
      S(2) => \wait_time_cnt[4]_i_3__2_n_0\,
      S(1) => \wait_time_cnt[4]_i_4__2_n_0\,
      S(0) => \wait_time_cnt[4]_i_5__2_n_0\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => \wait_time_cnt[0]_i_2__2_n_0\,
      D => \wait_time_cnt_reg[4]_i_1__2_n_6\,
      Q => wait_time_cnt_reg(5),
      S => \wait_time_cnt[0]_i_1__2_n_0\
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => \wait_time_cnt[0]_i_2__2_n_0\,
      D => \wait_time_cnt_reg[4]_i_1__2_n_5\,
      Q => wait_time_cnt_reg(6),
      S => \wait_time_cnt[0]_i_1__2_n_0\
    );
\wait_time_cnt_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => \wait_time_cnt[0]_i_2__2_n_0\,
      D => \wait_time_cnt_reg[4]_i_1__2_n_4\,
      Q => wait_time_cnt_reg(7),
      S => \wait_time_cnt[0]_i_1__2_n_0\
    );
\wait_time_cnt_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => \wait_time_cnt[0]_i_2__2_n_0\,
      D => \wait_time_cnt_reg[8]_i_1__2_n_7\,
      Q => wait_time_cnt_reg(8),
      S => \wait_time_cnt[0]_i_1__2_n_0\
    );
\wait_time_cnt_reg[8]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[4]_i_1__2_n_0\,
      CO(3) => \wait_time_cnt_reg[8]_i_1__2_n_0\,
      CO(2) => \wait_time_cnt_reg[8]_i_1__2_n_1\,
      CO(1) => \wait_time_cnt_reg[8]_i_1__2_n_2\,
      CO(0) => \wait_time_cnt_reg[8]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[8]_i_1__2_n_4\,
      O(2) => \wait_time_cnt_reg[8]_i_1__2_n_5\,
      O(1) => \wait_time_cnt_reg[8]_i_1__2_n_6\,
      O(0) => \wait_time_cnt_reg[8]_i_1__2_n_7\,
      S(3) => \wait_time_cnt[8]_i_2__2_n_0\,
      S(2) => \wait_time_cnt[8]_i_3__2_n_0\,
      S(1) => \wait_time_cnt[8]_i_4__2_n_0\,
      S(0) => \wait_time_cnt[8]_i_5__2_n_0\
    );
\wait_time_cnt_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => \wait_time_cnt[0]_i_2__2_n_0\,
      D => \wait_time_cnt_reg[8]_i_1__2_n_6\,
      Q => wait_time_cnt_reg(9),
      S => \wait_time_cnt[0]_i_1__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_gtx3g_TX_MANUAL_PHASE_ALIGN is
  port (
    gt0_tx_phalignment_done_i : out STD_LOGIC;
    gt0_txdlyen_in : out STD_LOGIC;
    U0_TXDLYSRESET : out STD_LOGIC_VECTOR ( 1 downto 0 );
    U0_TXPHINIT : out STD_LOGIC_VECTOR ( 1 downto 0 );
    U0_TXPHALIGN : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sysclk_in : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt1_run_tx_phalignment_i : in STD_LOGIC;
    gt0_run_tx_phalignment_i : in STD_LOGIC;
    U0_TXPHALIGNDONE : in STD_LOGIC_VECTOR ( 1 downto 0 );
    U0_TXDLYSRESETDONE : in STD_LOGIC_VECTOR ( 1 downto 0 );
    U0_TXPHINITDONE : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_gtx3g_TX_MANUAL_PHASE_ALIGN : entity is "gtx3g_TX_MANUAL_PHASE_ALIGN";
end gtx3g_bert_0_gtx3g_TX_MANUAL_PHASE_ALIGN;

architecture STRUCTURE of gtx3g_bert_0_gtx3g_TX_MANUAL_PHASE_ALIGN is
  signal \FSM_onehot_tx_phalign_manual_state[8]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_tx_phalign_manual_state[8]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_onehot_tx_phalign_manual_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_tx_phalign_manual_state_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_tx_phalign_manual_state_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_tx_phalign_manual_state_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_tx_phalign_manual_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_tx_phalign_manual_state_reg_n_0_[3]\ : signal is "yes";
  signal \FSM_onehot_tx_phalign_manual_state_reg_n_0_[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_tx_phalign_manual_state_reg_n_0_[4]\ : signal is "yes";
  signal \FSM_onehot_tx_phalign_manual_state_reg_n_0_[5]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_tx_phalign_manual_state_reg_n_0_[5]\ : signal is "yes";
  signal \FSM_onehot_tx_phalign_manual_state_reg_n_0_[6]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_tx_phalign_manual_state_reg_n_0_[6]\ : signal is "yes";
  signal \FSM_onehot_tx_phalign_manual_state_reg_n_0_[7]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_tx_phalign_manual_state_reg_n_0_[7]\ : signal is "yes";
  signal \FSM_onehot_tx_phalign_manual_state_reg_n_0_[8]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_tx_phalign_manual_state_reg_n_0_[8]\ : signal is "yes";
  signal PHASE_ALIGNMENT_DONE_i_1_n_0 : STD_LOGIC;
  signal \TXDLYSRESET[0]_i_1_n_0\ : STD_LOGIC;
  signal \TXDLYSRESET[1]_i_1_n_0\ : STD_LOGIC;
  signal \TXPHALIGN[0]_i_1_n_0\ : STD_LOGIC;
  signal \TXPHALIGN[1]_i_1_n_0\ : STD_LOGIC;
  signal \TXPHINIT[0]_i_1_n_0\ : STD_LOGIC;
  signal \TXPHINIT[1]_i_1_n_0\ : STD_LOGIC;
  signal \^u0_txdlysreset\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^u0_txphalign\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^u0_txphinit\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \cdc[0].sync_TXPHALIGNDONE_n_0\ : STD_LOGIC;
  signal \cdc[0].sync_TXPHALIGNDONE_n_2\ : STD_LOGIC;
  signal \cdc[0].sync_TXPHINITDONE_n_1\ : STD_LOGIC;
  signal \^gt0_tx_phalignment_done_i\ : STD_LOGIC;
  signal \^gt0_txdlyen_in\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal txdlysresetdone_store : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \txdlysresetdone_store[0]_i_1_n_0\ : STD_LOGIC;
  signal \txdlysresetdone_store[1]_i_1_n_0\ : STD_LOGIC;
  signal txdlysresetdone_sync_0 : STD_LOGIC;
  signal txdlysresetdone_sync_1 : STD_LOGIC;
  signal txdone_clear_i_1_n_0 : STD_LOGIC;
  signal txdone_clear_reg_n_0 : STD_LOGIC;
  signal txphaligndone_prev : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txphaligndone_store : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \txphaligndone_store[0]_i_1_n_0\ : STD_LOGIC;
  signal \txphaligndone_store[1]_i_1_n_0\ : STD_LOGIC;
  signal txphinitdone_clear_slave : STD_LOGIC;
  attribute RTL_KEEP of txphinitdone_clear_slave : signal is "yes";
  signal txphinitdone_prev : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txphinitdone_store_edge : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \txphinitdone_store_edge[0]_i_1_n_0\ : STD_LOGIC;
  signal \txphinitdone_store_edge[1]_i_1_n_0\ : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_tx_phalign_manual_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_onehot_tx_phalign_manual_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_onehot_tx_phalign_manual_state_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_onehot_tx_phalign_manual_state_reg[3]\ : label is "yes";
  attribute KEEP of \FSM_onehot_tx_phalign_manual_state_reg[4]\ : label is "yes";
  attribute KEEP of \FSM_onehot_tx_phalign_manual_state_reg[5]\ : label is "yes";
  attribute KEEP of \FSM_onehot_tx_phalign_manual_state_reg[6]\ : label is "yes";
  attribute KEEP of \FSM_onehot_tx_phalign_manual_state_reg[7]\ : label is "yes";
  attribute KEEP of \FSM_onehot_tx_phalign_manual_state_reg[8]\ : label is "yes";
begin
  U0_TXDLYSRESET(1 downto 0) <= \^u0_txdlysreset\(1 downto 0);
  U0_TXPHALIGN(1 downto 0) <= \^u0_txphalign\(1 downto 0);
  U0_TXPHINIT(1 downto 0) <= \^u0_txphinit\(1 downto 0);
  gt0_tx_phalignment_done_i <= \^gt0_tx_phalignment_done_i\;
  gt0_txdlyen_in <= \^gt0_txdlyen_in\;
\FSM_onehot_tx_phalign_manual_state[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => txphaligndone_store(0),
      I1 => txphaligndone_store(1),
      I2 => \FSM_onehot_tx_phalign_manual_state_reg_n_0_[6]\,
      I3 => txphinitdone_store_edge(0),
      I4 => txphinitdone_store_edge(1),
      I5 => \FSM_onehot_tx_phalign_manual_state_reg_n_0_[5]\,
      O => \FSM_onehot_tx_phalign_manual_state[8]_i_4_n_0\
    );
\FSM_onehot_tx_phalign_manual_state[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => txphinitdone_clear_slave,
      I1 => gt1_run_tx_phalignment_i,
      I2 => gt0_run_tx_phalignment_i,
      O => \FSM_onehot_tx_phalign_manual_state[8]_i_7_n_0\
    );
\FSM_onehot_tx_phalign_manual_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => sysclk_in,
      CE => \cdc[0].sync_TXPHINITDONE_n_1\,
      D => '0',
      Q => txphinitdone_clear_slave,
      S => SR(0)
    );
\FSM_onehot_tx_phalign_manual_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \cdc[0].sync_TXPHINITDONE_n_1\,
      D => txphinitdone_clear_slave,
      Q => \FSM_onehot_tx_phalign_manual_state_reg_n_0_[1]\,
      R => SR(0)
    );
\FSM_onehot_tx_phalign_manual_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \cdc[0].sync_TXPHINITDONE_n_1\,
      D => \FSM_onehot_tx_phalign_manual_state_reg_n_0_[1]\,
      Q => \FSM_onehot_tx_phalign_manual_state_reg_n_0_[2]\,
      R => SR(0)
    );
\FSM_onehot_tx_phalign_manual_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \cdc[0].sync_TXPHINITDONE_n_1\,
      D => \FSM_onehot_tx_phalign_manual_state_reg_n_0_[2]\,
      Q => \FSM_onehot_tx_phalign_manual_state_reg_n_0_[3]\,
      R => SR(0)
    );
\FSM_onehot_tx_phalign_manual_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \cdc[0].sync_TXPHINITDONE_n_1\,
      D => \FSM_onehot_tx_phalign_manual_state_reg_n_0_[3]\,
      Q => \FSM_onehot_tx_phalign_manual_state_reg_n_0_[4]\,
      R => SR(0)
    );
\FSM_onehot_tx_phalign_manual_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \cdc[0].sync_TXPHINITDONE_n_1\,
      D => \FSM_onehot_tx_phalign_manual_state_reg_n_0_[4]\,
      Q => \FSM_onehot_tx_phalign_manual_state_reg_n_0_[5]\,
      R => SR(0)
    );
\FSM_onehot_tx_phalign_manual_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \cdc[0].sync_TXPHINITDONE_n_1\,
      D => \FSM_onehot_tx_phalign_manual_state_reg_n_0_[5]\,
      Q => \FSM_onehot_tx_phalign_manual_state_reg_n_0_[6]\,
      R => SR(0)
    );
\FSM_onehot_tx_phalign_manual_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \cdc[0].sync_TXPHINITDONE_n_1\,
      D => \FSM_onehot_tx_phalign_manual_state_reg_n_0_[6]\,
      Q => \FSM_onehot_tx_phalign_manual_state_reg_n_0_[7]\,
      R => SR(0)
    );
\FSM_onehot_tx_phalign_manual_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \cdc[0].sync_TXPHINITDONE_n_1\,
      D => \FSM_onehot_tx_phalign_manual_state_reg_n_0_[7]\,
      Q => \FSM_onehot_tx_phalign_manual_state_reg_n_0_[8]\,
      R => SR(0)
    );
PHASE_ALIGNMENT_DONE_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => txphinitdone_clear_slave,
      I1 => \FSM_onehot_tx_phalign_manual_state_reg_n_0_[8]\,
      I2 => \^gt0_tx_phalignment_done_i\,
      O => PHASE_ALIGNMENT_DONE_i_1_n_0
    );
PHASE_ALIGNMENT_DONE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => PHASE_ALIGNMENT_DONE_i_1_n_0,
      Q => \^gt0_tx_phalignment_done_i\,
      R => SR(0)
    );
\TXDLYEN_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \cdc[0].sync_TXPHALIGNDONE_n_0\,
      Q => \^gt0_txdlyen_in\,
      R => SR(0)
    );
\TXDLYSRESET[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FFFFFF80808080"
    )
        port map (
      I0 => gt0_run_tx_phalignment_i,
      I1 => gt1_run_tx_phalignment_i,
      I2 => txphinitdone_clear_slave,
      I3 => txdlysresetdone_store(0),
      I4 => \FSM_onehot_tx_phalign_manual_state_reg_n_0_[1]\,
      I5 => \^u0_txdlysreset\(0),
      O => \TXDLYSRESET[0]_i_1_n_0\
    );
\TXDLYSRESET[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FFFFFF80808080"
    )
        port map (
      I0 => gt0_run_tx_phalignment_i,
      I1 => gt1_run_tx_phalignment_i,
      I2 => txphinitdone_clear_slave,
      I3 => txdlysresetdone_store(1),
      I4 => \FSM_onehot_tx_phalign_manual_state_reg_n_0_[1]\,
      I5 => \^u0_txdlysreset\(1),
      O => \TXDLYSRESET[1]_i_1_n_0\
    );
\TXDLYSRESET_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \TXDLYSRESET[0]_i_1_n_0\,
      Q => \^u0_txdlysreset\(0),
      R => SR(0)
    );
\TXDLYSRESET_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \TXDLYSRESET[1]_i_1_n_0\,
      Q => \^u0_txdlysreset\(1),
      R => SR(0)
    );
\TXPHALIGN[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0BFB0B0"
    )
        port map (
      I0 => txphaligndone_prev(0),
      I1 => p_5_out,
      I2 => \FSM_onehot_tx_phalign_manual_state_reg_n_0_[3]\,
      I3 => \FSM_onehot_tx_phalign_manual_state_reg_n_0_[6]\,
      I4 => \^u0_txphalign\(0),
      O => \TXPHALIGN[0]_i_1_n_0\
    );
\TXPHALIGN[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => txphaligndone_store(1),
      I1 => \FSM_onehot_tx_phalign_manual_state_reg_n_0_[6]\,
      I2 => \^u0_txphalign\(1),
      O => \TXPHALIGN[1]_i_1_n_0\
    );
\TXPHALIGN_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \TXPHALIGN[0]_i_1_n_0\,
      Q => \^u0_txphalign\(0),
      R => SR(0)
    );
\TXPHALIGN_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \TXPHALIGN[1]_i_1_n_0\,
      Q => \^u0_txphalign\(1),
      R => SR(0)
    );
\TXPHINIT[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0BFB0B0"
    )
        port map (
      I0 => txphinitdone_prev(0),
      I1 => p_3_out,
      I2 => \FSM_onehot_tx_phalign_manual_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_tx_phalign_manual_state_reg_n_0_[5]\,
      I4 => \^u0_txphinit\(0),
      O => \TXPHINIT[0]_i_1_n_0\
    );
\TXPHINIT[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => txphinitdone_store_edge(1),
      I1 => \FSM_onehot_tx_phalign_manual_state_reg_n_0_[5]\,
      I2 => \^u0_txphinit\(1),
      O => \TXPHINIT[1]_i_1_n_0\
    );
\TXPHINIT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \TXPHINIT[0]_i_1_n_0\,
      Q => \^u0_txphinit\(0),
      R => SR(0)
    );
\TXPHINIT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \TXPHINIT[1]_i_1_n_0\,
      Q => \^u0_txphinit\(1),
      R => SR(0)
    );
\cdc[0].sync_TXDLYSRESETDONE\: entity work.gtx3g_bert_0_gtx3g_sync_block_22
     port map (
      U0_TXDLYSRESETDONE(0) => U0_TXDLYSRESETDONE(0),
      data_out => txdlysresetdone_sync_0,
      sysclk_in => sysclk_in
    );
\cdc[0].sync_TXPHALIGNDONE\: entity work.gtx3g_bert_0_gtx3g_sync_block_23
     port map (
      \FSM_onehot_tx_phalign_manual_state_reg[0]\ => \cdc[0].sync_TXPHALIGNDONE_n_2\,
      Q(0) => txphaligndone_prev(0),
      \TXDLYEN_reg[0]\ => \cdc[0].sync_TXPHALIGNDONE_n_0\,
      U0_TXPHALIGNDONE(0) => U0_TXPHALIGNDONE(0),
      data_out => p_5_out,
      gt0_txdlyen_in => \^gt0_txdlyen_in\,
      \out\(2) => \FSM_onehot_tx_phalign_manual_state_reg_n_0_[8]\,
      \out\(1) => \FSM_onehot_tx_phalign_manual_state_reg_n_0_[7]\,
      \out\(0) => \FSM_onehot_tx_phalign_manual_state_reg_n_0_[4]\,
      sysclk_in => sysclk_in
    );
\cdc[0].sync_TXPHINITDONE\: entity work.gtx3g_bert_0_gtx3g_sync_pulse
     port map (
      D(4) => \FSM_onehot_tx_phalign_manual_state_reg_n_0_[7]\,
      D(3) => \FSM_onehot_tx_phalign_manual_state_reg_n_0_[4]\,
      D(2) => \FSM_onehot_tx_phalign_manual_state_reg_n_0_[3]\,
      D(1) => \FSM_onehot_tx_phalign_manual_state_reg_n_0_[2]\,
      D(0) => \FSM_onehot_tx_phalign_manual_state_reg_n_0_[1]\,
      E(0) => \cdc[0].sync_TXPHINITDONE_n_1\,
      \FSM_onehot_tx_phalign_manual_state_reg[0]\ => \FSM_onehot_tx_phalign_manual_state[8]_i_7_n_0\,
      Q(0) => txphinitdone_prev(0),
      U0_TXPHINITDONE(0) => U0_TXPHINITDONE(0),
      data_sync_reg6 => \cdc[0].sync_TXPHALIGNDONE_n_2\,
      p_3_out => p_3_out,
      sysclk_in => sysclk_in,
      txdlysresetdone_store(1 downto 0) => txdlysresetdone_store(1 downto 0),
      \txphaligndone_store_reg[0]\ => \FSM_onehot_tx_phalign_manual_state[8]_i_4_n_0\
    );
\cdc[1].sync_TXDLYSRESETDONE\: entity work.gtx3g_bert_0_gtx3g_sync_block_24
     port map (
      U0_TXDLYSRESETDONE(0) => U0_TXDLYSRESETDONE(1),
      data_out => txdlysresetdone_sync_1,
      sysclk_in => sysclk_in
    );
\cdc[1].sync_TXPHALIGNDONE\: entity work.gtx3g_bert_0_gtx3g_sync_block_25
     port map (
      U0_TXPHALIGNDONE(0) => U0_TXPHALIGNDONE(1),
      data_out => p_2_out,
      sysclk_in => sysclk_in
    );
\cdc[1].sync_TXPHINITDONE\: entity work.gtx3g_bert_0_gtx3g_sync_pulse_26
     port map (
      D(0) => p_0_out,
      U0_TXPHINITDONE(0) => U0_TXPHINITDONE(1),
      sysclk_in => sysclk_in
    );
\txdlysresetdone_store[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => txdlysresetdone_sync_0,
      I1 => txdlysresetdone_store(0),
      O => \txdlysresetdone_store[0]_i_1_n_0\
    );
\txdlysresetdone_store[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => txdlysresetdone_sync_1,
      I1 => txdlysresetdone_store(1),
      O => \txdlysresetdone_store[1]_i_1_n_0\
    );
\txdlysresetdone_store_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \txdlysresetdone_store[0]_i_1_n_0\,
      Q => txdlysresetdone_store(0),
      R => txdone_clear_reg_n_0
    );
\txdlysresetdone_store_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \txdlysresetdone_store[1]_i_1_n_0\,
      Q => txdlysresetdone_store(1),
      R => txdone_clear_reg_n_0
    );
txdone_clear_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F70"
    )
        port map (
      I0 => gt1_run_tx_phalignment_i,
      I1 => gt0_run_tx_phalignment_i,
      I2 => txphinitdone_clear_slave,
      I3 => txdone_clear_reg_n_0,
      O => txdone_clear_i_1_n_0
    );
txdone_clear_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => txdone_clear_i_1_n_0,
      Q => txdone_clear_reg_n_0,
      S => SR(0)
    );
\txphaligndone_prev_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => p_5_out,
      Q => txphaligndone_prev(0),
      R => '0'
    );
\txphaligndone_prev_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => p_2_out,
      Q => txphaligndone_prev(1),
      R => '0'
    );
\txphaligndone_store[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => txphaligndone_prev(0),
      I1 => p_5_out,
      I2 => txphaligndone_store(0),
      O => \txphaligndone_store[0]_i_1_n_0\
    );
\txphaligndone_store[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => txphaligndone_prev(1),
      I1 => p_2_out,
      I2 => txphaligndone_store(1),
      O => \txphaligndone_store[1]_i_1_n_0\
    );
\txphaligndone_store_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \txphaligndone_store[0]_i_1_n_0\,
      Q => txphaligndone_store(0),
      R => txdone_clear_reg_n_0
    );
\txphaligndone_store_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \txphaligndone_store[1]_i_1_n_0\,
      Q => txphaligndone_store(1),
      R => txdone_clear_reg_n_0
    );
\txphinitdone_prev_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => p_3_out,
      Q => txphinitdone_prev(0),
      R => '0'
    );
\txphinitdone_prev_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => p_0_out,
      Q => txphinitdone_prev(1),
      R => '0'
    );
\txphinitdone_store_edge[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => txphinitdone_store_edge(0),
      I1 => p_3_out,
      I2 => txphinitdone_prev(0),
      I3 => txdone_clear_reg_n_0,
      O => \txphinitdone_store_edge[0]_i_1_n_0\
    );
\txphinitdone_store_edge[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => txphinitdone_prev(1),
      I1 => p_0_out,
      I2 => txphinitdone_store_edge(1),
      O => \txphinitdone_store_edge[1]_i_1_n_0\
    );
\txphinitdone_store_edge_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \txphinitdone_store_edge[0]_i_1_n_0\,
      Q => txphinitdone_store_edge(0),
      R => '0'
    );
\txphinitdone_store_edge_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \txphinitdone_store_edge[1]_i_1_n_0\,
      Q => txphinitdone_store_edge(1),
      R => txdone_clear_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_gtx3g_TX_STARTUP_FSM is
  port (
    gt0_gttxreset_in : out STD_LOGIC;
    gt0_qpllreset_out : out STD_LOGIC;
    gt0_tx_fsm_reset_done_out : out STD_LOGIC;
    gt0_txuserrdy_in : out STD_LOGIC;
    data_in : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sysclk_in : in STD_LOGIC;
    gt0_txusrclk_in : in STD_LOGIC;
    soft_reset_tx_in : in STD_LOGIC;
    gt0_qpllrefclklost_in : in STD_LOGIC;
    gt1_rst_tx_phalignment_i : in STD_LOGIC;
    gt0_txresetdone_out : in STD_LOGIC;
    gt0_qplllock_in : in STD_LOGIC;
    gt0_tx_phalignment_done_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_gtx3g_TX_STARTUP_FSM : entity is "gtx3g_TX_STARTUP_FSM";
end gtx3g_bert_0_gtx3g_TX_STARTUP_FSM;

architecture STRUCTURE of gtx3g_bert_0_gtx3g_TX_STARTUP_FSM is
  signal \FSM_sequential_tx_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal QPLL_RESET_i_1_n_0 : STD_LOGIC;
  signal QPLL_RESET_i_2_n_0 : STD_LOGIC;
  signal RESET_PHALIGNMENT_i_1_n_0 : STD_LOGIC;
  signal TXUSERRDY_i_1_n_0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \^data_in\ : STD_LOGIC;
  signal \^gt0_gttxreset_in\ : STD_LOGIC;
  signal \^gt0_qpllreset_out\ : STD_LOGIC;
  signal gt0_rst_tx_phalignment_i : STD_LOGIC;
  signal \^gt0_tx_fsm_reset_done_out\ : STD_LOGIC;
  signal \^gt0_txuserrdy_in\ : STD_LOGIC;
  signal gttxreset_i_i_1_n_0 : STD_LOGIC;
  signal init_wait_count : STD_LOGIC;
  signal \init_wait_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \init_wait_count[6]_i_2_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_3_n_0\ : STD_LOGIC;
  signal \init_wait_count_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal init_wait_done_i_1_n_0 : STD_LOGIC;
  signal init_wait_done_reg_n_0 : STD_LOGIC;
  signal \mmcm_lock_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[3]_i_1_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[4]_i_1_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[5]_i_1_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[6]_i_1_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_1_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[8]_i_1_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[9]_i_2_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[9]_i_4_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal mmcm_lock_reclocked_i_2_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal pll_reset_asserted_i_1_n_0 : STD_LOGIC;
  signal pll_reset_asserted_reg_n_0 : STD_LOGIC;
  signal reset_time_out : STD_LOGIC;
  signal run_phase_alignment_int_i_1_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_s2 : STD_LOGIC;
  signal run_phase_alignment_int_s3 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_n_0 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_n_1 : STD_LOGIC;
  signal sync_qplllock_n_0 : STD_LOGIC;
  signal sync_qplllock_n_1 : STD_LOGIC;
  signal \time_out_2ms_i_1__1_n_0\ : STD_LOGIC;
  signal time_out_2ms_i_2_n_0 : STD_LOGIC;
  signal time_out_2ms_reg_n_0 : STD_LOGIC;
  signal time_out_500us_i_1_n_0 : STD_LOGIC;
  signal time_out_500us_i_2_n_0 : STD_LOGIC;
  signal time_out_500us_reg_n_0 : STD_LOGIC;
  signal time_out_counter : STD_LOGIC;
  signal \time_out_counter[0]_i_10_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_11_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_6_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_7_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_8_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_9_n_0\ : STD_LOGIC;
  signal \time_out_counter[12]_i_2_n_0\ : STD_LOGIC;
  signal \time_out_counter[12]_i_3_n_0\ : STD_LOGIC;
  signal \time_out_counter[12]_i_4_n_0\ : STD_LOGIC;
  signal \time_out_counter[12]_i_5_n_0\ : STD_LOGIC;
  signal \time_out_counter[16]_i_2_n_0\ : STD_LOGIC;
  signal \time_out_counter[16]_i_3_n_0\ : STD_LOGIC;
  signal \time_out_counter[4]_i_2_n_0\ : STD_LOGIC;
  signal \time_out_counter[4]_i_3_n_0\ : STD_LOGIC;
  signal \time_out_counter[4]_i_4_n_0\ : STD_LOGIC;
  signal \time_out_counter[4]_i_5_n_0\ : STD_LOGIC;
  signal \time_out_counter[8]_i_2_n_0\ : STD_LOGIC;
  signal \time_out_counter[8]_i_3_n_0\ : STD_LOGIC;
  signal \time_out_counter[8]_i_4_n_0\ : STD_LOGIC;
  signal \time_out_counter[8]_i_5_n_0\ : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \time_out_counter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal time_out_wait_bypass_i_1_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_reg_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_s2 : STD_LOGIC;
  signal time_out_wait_bypass_s3 : STD_LOGIC;
  signal \time_tlock_max_i_1__1_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_2__1_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_3__1_n_0\ : STD_LOGIC;
  signal time_tlock_max_reg_n_0 : STD_LOGIC;
  signal tx_fsm_reset_done_int_i_1_n_0 : STD_LOGIC;
  signal tx_fsm_reset_done_int_s2 : STD_LOGIC;
  signal tx_fsm_reset_done_int_s3 : STD_LOGIC;
  signal tx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of tx_state : signal is "yes";
  signal tx_state1 : STD_LOGIC;
  signal tx_state13_out : STD_LOGIC;
  signal txresetdone_s2 : STD_LOGIC;
  signal txresetdone_s3 : STD_LOGIC;
  signal \wait_bypass_count[0]_i_10_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_11_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_12_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_2_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_4_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_5_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_6_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_7_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_8_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_9_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[12]_i_2_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[12]_i_3_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[12]_i_4_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[12]_i_5_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[16]_i_2_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[4]_i_2_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[4]_i_3_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[4]_i_4_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[4]_i_5_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[8]_i_2_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[8]_i_3_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[8]_i_4_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[8]_i_5_n_0\ : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \wait_bypass_count_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_6_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_7_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_8_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_9_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_5_n_0\ : STD_LOGIC;
  signal wait_time_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \wait_time_cnt_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_wait_time_cnt_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[1]_i_2\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[3]_i_11\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[3]_i_15\ : label is "soft_lutpair199";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_tx_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_tx_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_tx_state_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_sequential_tx_state_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \init_wait_count[6]_i_2\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_2\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \mmcm_lock_count[8]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \mmcm_lock_count[9]_i_3\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of mmcm_lock_reclocked_i_2 : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \time_out_2ms_i_1__1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \time_out_counter[0]_i_11\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \time_tlock_max_i_2__1\ : label is "soft_lutpair197";
begin
  data_in <= \^data_in\;
  gt0_gttxreset_in <= \^gt0_gttxreset_in\;
  gt0_qpllreset_out <= \^gt0_qpllreset_out\;
  gt0_tx_fsm_reset_done_out <= \^gt0_tx_fsm_reset_done_out\;
  gt0_txuserrdy_in <= \^gt0_txuserrdy_in\;
\FSM_onehot_tx_phalign_manual_state[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gt0_rst_tx_phalignment_i,
      I1 => gt1_rst_tx_phalignment_i,
      O => SR(0)
    );
\FSM_sequential_tx_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222220222220A0A"
    )
        port map (
      I0 => \FSM_sequential_tx_state[0]_i_2_n_0\,
      I1 => tx_state(3),
      I2 => tx_state(0),
      I3 => time_out_2ms_reg_n_0,
      I4 => tx_state(2),
      I5 => tx_state(1),
      O => \FSM_sequential_tx_state[0]_i_1_n_0\
    );
\FSM_sequential_tx_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B33BBBBBBBBBBBB"
    )
        port map (
      I0 => \FSM_sequential_tx_state[2]_i_2_n_0\,
      I1 => tx_state(0),
      I2 => reset_time_out,
      I3 => time_out_500us_reg_n_0,
      I4 => tx_state(1),
      I5 => tx_state(2),
      O => \FSM_sequential_tx_state[0]_i_2_n_0\
    );
\FSM_sequential_tx_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11110444"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(0),
      I2 => tx_state13_out,
      I3 => tx_state(2),
      I4 => tx_state(1),
      O => \FSM_sequential_tx_state[1]_i_1_n_0\
    );
\FSM_sequential_tx_state[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => reset_time_out,
      I2 => time_tlock_max_reg_n_0,
      O => tx_state13_out
    );
\FSM_sequential_tx_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111004055550040"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(0),
      I2 => tx_state(1),
      I3 => time_out_2ms_reg_n_0,
      I4 => tx_state(2),
      I5 => \FSM_sequential_tx_state[2]_i_2_n_0\,
      O => \FSM_sequential_tx_state[2]_i_1_n_0\
    );
\FSM_sequential_tx_state[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF02"
    )
        port map (
      I0 => time_tlock_max_reg_n_0,
      I1 => reset_time_out,
      I2 => mmcm_lock_reclocked,
      I3 => tx_state(1),
      O => \FSM_sequential_tx_state[2]_i_2_n_0\
    );
\FSM_sequential_tx_state[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => reset_time_out,
      I1 => time_tlock_max_reg_n_0,
      I2 => mmcm_lock_reclocked,
      O => \FSM_sequential_tx_state[3]_i_11_n_0\
    );
\FSM_sequential_tx_state[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      I1 => wait_time_cnt_reg(13),
      I2 => wait_time_cnt_reg(10),
      I3 => wait_time_cnt_reg(11),
      I4 => wait_time_cnt_reg(15),
      I5 => wait_time_cnt_reg(14),
      O => \FSM_sequential_tx_state[3]_i_12_n_0\
    );
\FSM_sequential_tx_state[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      I1 => wait_time_cnt_reg(0),
      I2 => wait_time_cnt_reg(3),
      I3 => wait_time_cnt_reg(2),
      O => \FSM_sequential_tx_state[3]_i_13_n_0\
    );
\FSM_sequential_tx_state[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      I1 => wait_time_cnt_reg(7),
      I2 => wait_time_cnt_reg(4),
      I3 => wait_time_cnt_reg(5),
      I4 => wait_time_cnt_reg(9),
      I5 => wait_time_cnt_reg(8),
      O => \FSM_sequential_tx_state[3]_i_14_n_0\
    );
\FSM_sequential_tx_state[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_500us_reg_n_0,
      I1 => reset_time_out,
      O => tx_state1
    );
\FSM_sequential_tx_state[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A00B00"
    )
        port map (
      I0 => \FSM_sequential_tx_state[3]_i_6_n_0\,
      I1 => time_out_wait_bypass_s3,
      I2 => tx_state(2),
      I3 => tx_state(3),
      I4 => tx_state(1),
      O => \FSM_sequential_tx_state[3]_i_2_n_0\
    );
\FSM_sequential_tx_state[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(3),
      I2 => tx_state(2),
      O => \FSM_sequential_tx_state[3]_i_4_n_0\
    );
\FSM_sequential_tx_state[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => tx_state(0),
      I1 => reset_time_out,
      I2 => time_out_500us_reg_n_0,
      O => \FSM_sequential_tx_state[3]_i_6_n_0\
    );
\FSM_sequential_tx_state[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => \FSM_sequential_tx_state[3]_i_11_n_0\,
      I1 => tx_state(0),
      I2 => \FSM_sequential_tx_state[3]_i_12_n_0\,
      I3 => \FSM_sequential_tx_state[3]_i_13_n_0\,
      I4 => \FSM_sequential_tx_state[3]_i_14_n_0\,
      O => \FSM_sequential_tx_state[3]_i_7_n_0\
    );
\FSM_sequential_tx_state[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0E0E0E0E0E0E0"
    )
        port map (
      I0 => tx_state1,
      I1 => txresetdone_s3,
      I2 => tx_state(0),
      I3 => \FSM_sequential_tx_state[3]_i_12_n_0\,
      I4 => \FSM_sequential_tx_state[3]_i_13_n_0\,
      I5 => \FSM_sequential_tx_state[3]_i_14_n_0\,
      O => \FSM_sequential_tx_state[3]_i_8_n_0\
    );
\FSM_sequential_tx_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sync_qplllock_n_1,
      D => \FSM_sequential_tx_state[0]_i_1_n_0\,
      Q => tx_state(0),
      R => soft_reset_tx_in
    );
\FSM_sequential_tx_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sync_qplllock_n_1,
      D => \FSM_sequential_tx_state[1]_i_1_n_0\,
      Q => tx_state(1),
      R => soft_reset_tx_in
    );
\FSM_sequential_tx_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sync_qplllock_n_1,
      D => \FSM_sequential_tx_state[2]_i_1_n_0\,
      Q => tx_state(2),
      R => soft_reset_tx_in
    );
\FSM_sequential_tx_state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sync_qplllock_n_1,
      D => \FSM_sequential_tx_state[3]_i_2_n_0\,
      Q => tx_state(3),
      R => soft_reset_tx_in
    );
\FSM_sequential_tx_state_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_tx_state[3]_i_7_n_0\,
      I1 => \FSM_sequential_tx_state[3]_i_8_n_0\,
      O => \FSM_sequential_tx_state_reg[3]_i_3_n_0\,
      S => tx_state(1)
    );
QPLL_RESET_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1FF00000100"
    )
        port map (
      I0 => pll_reset_asserted_reg_n_0,
      I1 => gt0_qpllrefclklost_in,
      I2 => QPLL_RESET_i_2_n_0,
      I3 => tx_state(0),
      I4 => tx_state(1),
      I5 => \^gt0_qpllreset_out\,
      O => QPLL_RESET_i_1_n_0
    );
QPLL_RESET_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(3),
      O => QPLL_RESET_i_2_n_0
    );
QPLL_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => QPLL_RESET_i_1_n_0,
      Q => \^gt0_qpllreset_out\,
      R => soft_reset_tx_in
    );
RESET_PHALIGNMENT_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0004"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(0),
      I2 => tx_state(2),
      I3 => tx_state(1),
      I4 => gt0_rst_tx_phalignment_i,
      O => RESET_PHALIGNMENT_i_1_n_0
    );
RESET_PHALIGNMENT_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => RESET_PHALIGNMENT_i_1_n_0,
      Q => gt0_rst_tx_phalignment_i,
      S => soft_reset_tx_in
    );
TXUSERRDY_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB4000"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(0),
      I2 => tx_state(1),
      I3 => tx_state(2),
      I4 => \^gt0_txuserrdy_in\,
      O => TXUSERRDY_i_1_n_0
    );
TXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => TXUSERRDY_i_1_n_0,
      Q => \^gt0_txuserrdy_in\,
      R => soft_reset_tx_in
    );
gttxreset_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0004"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(0),
      I2 => tx_state(3),
      I3 => tx_state(1),
      I4 => \^gt0_gttxreset_in\,
      O => gttxreset_i_i_1_n_0
    );
gttxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gttxreset_i_i_1_n_0,
      Q => \^gt0_gttxreset_in\,
      R => soft_reset_tx_in
    );
\init_wait_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_wait_count_reg__0\(0),
      O => \init_wait_count[0]_i_1_n_0\
    );
\init_wait_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \init_wait_count_reg__0\(0),
      I1 => \init_wait_count_reg__0\(1),
      O => p_0_in(1)
    );
\init_wait_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \init_wait_count_reg__0\(1),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(2),
      O => p_0_in(2)
    );
\init_wait_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \init_wait_count_reg__0\(2),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(1),
      I3 => \init_wait_count_reg__0\(3),
      O => p_0_in(3)
    );
\init_wait_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \init_wait_count_reg__0\(2),
      I1 => \init_wait_count_reg__0\(3),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count_reg__0\(1),
      I4 => \init_wait_count_reg__0\(4),
      O => p_0_in(4)
    );
\init_wait_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \init_wait_count_reg__0\(3),
      I1 => \init_wait_count_reg__0\(2),
      I2 => \init_wait_count_reg__0\(4),
      I3 => \init_wait_count_reg__0\(0),
      I4 => \init_wait_count_reg__0\(1),
      I5 => \init_wait_count_reg__0\(5),
      O => p_0_in(5)
    );
\init_wait_count[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \init_wait_count_reg__0\(4),
      I1 => \init_wait_count_reg__0\(2),
      I2 => \init_wait_count_reg__0\(3),
      I3 => \init_wait_count_reg__0\(5),
      I4 => \init_wait_count[6]_i_2_n_0\,
      I5 => \init_wait_count_reg__0\(6),
      O => p_0_in(6)
    );
\init_wait_count[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \init_wait_count_reg__0\(0),
      I1 => \init_wait_count_reg__0\(1),
      O => \init_wait_count[6]_i_2_n_0\
    );
\init_wait_count[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \init_wait_count_reg__0\(6),
      I1 => \init_wait_count_reg__0\(7),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count[7]_i_3_n_0\,
      I4 => \init_wait_count_reg__0\(1),
      O => init_wait_count
    );
\init_wait_count[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF4000"
    )
        port map (
      I0 => \init_wait_count[7]_i_3_n_0\,
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count_reg__0\(6),
      I4 => \init_wait_count_reg__0\(7),
      O => p_0_in(7)
    );
\init_wait_count[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \init_wait_count_reg__0\(4),
      I1 => \init_wait_count_reg__0\(2),
      I2 => \init_wait_count_reg__0\(3),
      I3 => \init_wait_count_reg__0\(5),
      O => \init_wait_count[7]_i_3_n_0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => \init_wait_count[0]_i_1_n_0\,
      Q => \init_wait_count_reg__0\(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(1),
      Q => \init_wait_count_reg__0\(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(2),
      Q => \init_wait_count_reg__0\(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(3),
      Q => \init_wait_count_reg__0\(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(4),
      Q => \init_wait_count_reg__0\(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(5),
      Q => \init_wait_count_reg__0\(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(6),
      Q => \init_wait_count_reg__0\(6)
    );
\init_wait_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(7),
      Q => \init_wait_count_reg__0\(7)
    );
init_wait_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
        port map (
      I0 => \init_wait_count[7]_i_3_n_0\,
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count_reg__0\(7),
      I4 => \init_wait_count_reg__0\(6),
      I5 => init_wait_done_reg_n_0,
      O => init_wait_done_i_1_n_0
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      CLR => soft_reset_tx_in,
      D => init_wait_done_i_1_n_0,
      Q => init_wait_done_reg_n_0
    );
\mmcm_lock_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\mmcm_lock_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      I1 => \mmcm_lock_count_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\mmcm_lock_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(1),
      I1 => \mmcm_lock_count_reg__0\(0),
      I2 => \mmcm_lock_count_reg__0\(2),
      O => \mmcm_lock_count[2]_i_1_n_0\
    );
\mmcm_lock_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(2),
      I1 => \mmcm_lock_count_reg__0\(0),
      I2 => \mmcm_lock_count_reg__0\(1),
      I3 => \mmcm_lock_count_reg__0\(3),
      O => \mmcm_lock_count[3]_i_1_n_0\
    );
\mmcm_lock_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(3),
      I1 => \mmcm_lock_count_reg__0\(1),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(2),
      I4 => \mmcm_lock_count_reg__0\(4),
      O => \mmcm_lock_count[4]_i_1_n_0\
    );
\mmcm_lock_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(4),
      I1 => \mmcm_lock_count_reg__0\(2),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(1),
      I4 => \mmcm_lock_count_reg__0\(3),
      I5 => \mmcm_lock_count_reg__0\(5),
      O => \mmcm_lock_count[5]_i_1_n_0\
    );
\mmcm_lock_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \mmcm_lock_count[9]_i_4_n_0\,
      I1 => \mmcm_lock_count_reg__0\(6),
      O => \mmcm_lock_count[6]_i_1_n_0\
    );
\mmcm_lock_count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(6),
      I1 => \mmcm_lock_count[9]_i_4_n_0\,
      I2 => \mmcm_lock_count_reg__0\(7),
      O => \mmcm_lock_count[7]_i_1_n_0\
    );
\mmcm_lock_count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(7),
      I1 => \mmcm_lock_count[9]_i_4_n_0\,
      I2 => \mmcm_lock_count_reg__0\(6),
      I3 => \mmcm_lock_count_reg__0\(8),
      O => \mmcm_lock_count[8]_i_1_n_0\
    );
\mmcm_lock_count[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000DF"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(6),
      I1 => \mmcm_lock_count[9]_i_4_n_0\,
      I2 => \mmcm_lock_count_reg__0\(7),
      I3 => \mmcm_lock_count_reg__0\(8),
      I4 => \mmcm_lock_count_reg__0\(9),
      O => \mmcm_lock_count[9]_i_2_n_0\
    );
\mmcm_lock_count[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(6),
      I1 => \mmcm_lock_count[9]_i_4_n_0\,
      I2 => \mmcm_lock_count_reg__0\(7),
      I3 => \mmcm_lock_count_reg__0\(8),
      I4 => \mmcm_lock_count_reg__0\(9),
      O => \p_0_in__0\(9)
    );
\mmcm_lock_count[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(4),
      I1 => \mmcm_lock_count_reg__0\(2),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(1),
      I4 => \mmcm_lock_count_reg__0\(3),
      I5 => \mmcm_lock_count_reg__0\(5),
      O => \mmcm_lock_count[9]_i_4_n_0\
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[9]_i_2_n_0\,
      D => \p_0_in__0\(0),
      Q => \mmcm_lock_count_reg__0\(0),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[9]_i_2_n_0\,
      D => \p_0_in__0\(1),
      Q => \mmcm_lock_count_reg__0\(1),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[9]_i_2_n_0\,
      D => \mmcm_lock_count[2]_i_1_n_0\,
      Q => \mmcm_lock_count_reg__0\(2),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[9]_i_2_n_0\,
      D => \mmcm_lock_count[3]_i_1_n_0\,
      Q => \mmcm_lock_count_reg__0\(3),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[9]_i_2_n_0\,
      D => \mmcm_lock_count[4]_i_1_n_0\,
      Q => \mmcm_lock_count_reg__0\(4),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[9]_i_2_n_0\,
      D => \mmcm_lock_count[5]_i_1_n_0\,
      Q => \mmcm_lock_count_reg__0\(5),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[9]_i_2_n_0\,
      D => \mmcm_lock_count[6]_i_1_n_0\,
      Q => \mmcm_lock_count_reg__0\(6),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[9]_i_2_n_0\,
      D => \mmcm_lock_count[7]_i_1_n_0\,
      Q => \mmcm_lock_count_reg__0\(7),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[9]_i_2_n_0\,
      D => \mmcm_lock_count[8]_i_1_n_0\,
      Q => \mmcm_lock_count_reg__0\(8),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[9]_i_2_n_0\,
      D => \p_0_in__0\(9),
      Q => \mmcm_lock_count_reg__0\(9),
      R => sync_mmcm_lock_reclocked_n_0
    );
mmcm_lock_reclocked_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(6),
      I1 => \mmcm_lock_count[9]_i_4_n_0\,
      I2 => \mmcm_lock_count_reg__0\(7),
      O => mmcm_lock_reclocked_i_2_n_0
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_mmcm_lock_reclocked_n_1,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
pll_reset_asserted_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFFF00000010"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(2),
      I2 => tx_state(0),
      I3 => tx_state(1),
      I4 => gt0_qpllrefclklost_in,
      I5 => pll_reset_asserted_reg_n_0,
      O => pll_reset_asserted_i_1_n_0
    );
pll_reset_asserted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => pll_reset_asserted_i_1_n_0,
      Q => pll_reset_asserted_reg_n_0,
      R => soft_reset_tx_in
    );
reset_time_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_qplllock_n_0,
      Q => reset_time_out,
      R => soft_reset_tx_in
    );
run_phase_alignment_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0002"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(0),
      I2 => tx_state(2),
      I3 => tx_state(1),
      I4 => \^data_in\,
      O => run_phase_alignment_int_i_1_n_0
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => run_phase_alignment_int_i_1_n_0,
      Q => \^data_in\,
      R => soft_reset_tx_in
    );
run_phase_alignment_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => '1',
      D => run_phase_alignment_int_s2,
      Q => run_phase_alignment_int_s3,
      R => '0'
    );
sync_TXRESETDONE: entity work.gtx3g_bert_0_gtx3g_sync_block_16
     port map (
      data_out => txresetdone_s2,
      gt0_txresetdone_out => gt0_txresetdone_out,
      sysclk_in => sysclk_in
    );
sync_mmcm_lock_reclocked: entity work.gtx3g_bert_0_gtx3g_sync_block_17
     port map (
      Q(1 downto 0) => \mmcm_lock_count_reg__0\(9 downto 8),
      SR(0) => sync_mmcm_lock_reclocked_n_0,
      \mmcm_lock_count_reg[6]\ => mmcm_lock_reclocked_i_2_n_0,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      mmcm_lock_reclocked_reg => sync_mmcm_lock_reclocked_n_1,
      sysclk_in => sysclk_in
    );
sync_qplllock: entity work.gtx3g_bert_0_gtx3g_sync_block_18
     port map (
      E(0) => sync_qplllock_n_1,
      \FSM_sequential_tx_state_reg[0]\ => \FSM_sequential_tx_state[3]_i_4_n_0\,
      \FSM_sequential_tx_state_reg[1]\ => \FSM_sequential_tx_state_reg[3]_i_3_n_0\,
      gt0_qplllock_in => gt0_qplllock_in,
      gt0_tx_phalignment_done_i => gt0_tx_phalignment_done_i,
      init_wait_done_reg => init_wait_done_reg_n_0,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      \out\(3 downto 0) => tx_state(3 downto 0),
      pll_reset_asserted_reg => pll_reset_asserted_reg_n_0,
      reset_time_out => reset_time_out,
      reset_time_out_reg => sync_qplllock_n_0,
      sysclk_in => sysclk_in,
      time_out_2ms_reg => time_out_2ms_reg_n_0,
      time_out_wait_bypass_s3 => time_out_wait_bypass_s3,
      txresetdone_s3 => txresetdone_s3,
      \wait_time_cnt_reg[12]\ => \FSM_sequential_tx_state[3]_i_12_n_0\,
      \wait_time_cnt_reg[1]\ => \FSM_sequential_tx_state[3]_i_13_n_0\,
      \wait_time_cnt_reg[6]\ => \FSM_sequential_tx_state[3]_i_14_n_0\
    );
sync_run_phase_alignment_int: entity work.gtx3g_bert_0_gtx3g_sync_block_19
     port map (
      data_in => \^data_in\,
      data_out => run_phase_alignment_int_s2,
      gt0_txusrclk_in => gt0_txusrclk_in
    );
sync_time_out_wait_bypass: entity work.gtx3g_bert_0_gtx3g_sync_block_20
     port map (
      data_in => time_out_wait_bypass_reg_n_0,
      data_out => time_out_wait_bypass_s2,
      sysclk_in => sysclk_in
    );
sync_tx_fsm_reset_done_int: entity work.gtx3g_bert_0_gtx3g_sync_block_21
     port map (
      data_out => tx_fsm_reset_done_int_s2,
      gt0_tx_fsm_reset_done_out => \^gt0_tx_fsm_reset_done_out\,
      gt0_txusrclk_in => gt0_txusrclk_in
    );
\time_out_2ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AE"
    )
        port map (
      I0 => time_out_2ms_reg_n_0,
      I1 => time_out_2ms_i_2_n_0,
      I2 => \time_out_counter[0]_i_3__1_n_0\,
      I3 => reset_time_out,
      O => \time_out_2ms_i_1__1_n_0\
    );
time_out_2ms_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(17),
      I2 => time_out_counter_reg(9),
      I3 => time_out_counter_reg(11),
      I4 => time_out_counter_reg(4),
      I5 => \time_out_counter[0]_i_4_n_0\,
      O => time_out_2ms_i_2_n_0
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_out_2ms_i_1__1_n_0\,
      Q => time_out_2ms_reg_n_0,
      R => '0'
    );
time_out_500us_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEAAA"
    )
        port map (
      I0 => time_out_500us_reg_n_0,
      I1 => time_out_500us_i_2_n_0,
      I2 => time_out_counter_reg(4),
      I3 => time_out_counter_reg(9),
      I4 => \time_out_counter[0]_i_3__1_n_0\,
      I5 => reset_time_out,
      O => time_out_500us_i_1_n_0
    );
time_out_500us_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(15),
      I2 => time_out_counter_reg(10),
      I3 => time_out_counter_reg(11),
      I4 => time_out_counter_reg(17),
      I5 => time_out_counter_reg(16),
      O => time_out_500us_i_2_n_0
    );
time_out_500us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => time_out_500us_i_1_n_0,
      Q => time_out_500us_reg_n_0,
      R => '0'
    );
\time_out_counter[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => time_out_counter_reg(7),
      I1 => time_out_counter_reg(5),
      I2 => time_out_counter_reg(8),
      I3 => time_out_counter_reg(12),
      O => \time_out_counter[0]_i_10_n_0\
    );
\time_out_counter[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter_reg(1),
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(3),
      I3 => time_out_counter_reg(2),
      O => \time_out_counter[0]_i_11_n_0\
    );
\time_out_counter[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
        port map (
      I0 => \time_out_counter[0]_i_3__1_n_0\,
      I1 => time_out_counter_reg(11),
      I2 => \time_out_counter[0]_i_4_n_0\,
      I3 => time_out_counter_reg(9),
      I4 => \time_out_counter[0]_i_5__1_n_0\,
      I5 => time_out_counter_reg(4),
      O => time_out_counter
    );
\time_out_counter[0]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => time_out_counter_reg(6),
      I1 => time_out_counter_reg(13),
      I2 => \time_out_counter[0]_i_10_n_0\,
      I3 => \time_out_counter[0]_i_11_n_0\,
      O => \time_out_counter[0]_i_3__1_n_0\
    );
\time_out_counter[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(14),
      I2 => time_out_counter_reg(10),
      O => \time_out_counter[0]_i_4_n_0\
    );
\time_out_counter[0]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(17),
      O => \time_out_counter[0]_i_5__1_n_0\
    );
\time_out_counter[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(3),
      O => \time_out_counter[0]_i_6_n_0\
    );
\time_out_counter[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(2),
      O => \time_out_counter[0]_i_7_n_0\
    );
\time_out_counter[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(1),
      O => \time_out_counter[0]_i_8_n_0\
    );
\time_out_counter[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(0),
      O => \time_out_counter[0]_i_9_n_0\
    );
\time_out_counter[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(15),
      O => \time_out_counter[12]_i_2_n_0\
    );
\time_out_counter[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(14),
      O => \time_out_counter[12]_i_3_n_0\
    );
\time_out_counter[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(13),
      O => \time_out_counter[12]_i_4_n_0\
    );
\time_out_counter[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(12),
      O => \time_out_counter[12]_i_5_n_0\
    );
\time_out_counter[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(17),
      O => \time_out_counter[16]_i_2_n_0\
    );
\time_out_counter[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(16),
      O => \time_out_counter[16]_i_3_n_0\
    );
\time_out_counter[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(7),
      O => \time_out_counter[4]_i_2_n_0\
    );
\time_out_counter[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(6),
      O => \time_out_counter[4]_i_3_n_0\
    );
\time_out_counter[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(5),
      O => \time_out_counter[4]_i_4_n_0\
    );
\time_out_counter[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(4),
      O => \time_out_counter[4]_i_5_n_0\
    );
\time_out_counter[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(11),
      O => \time_out_counter[8]_i_2_n_0\
    );
\time_out_counter[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(10),
      O => \time_out_counter[8]_i_3_n_0\
    );
\time_out_counter[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(9),
      O => \time_out_counter[8]_i_4_n_0\
    );
\time_out_counter[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(8),
      O => \time_out_counter[8]_i_5_n_0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_7\,
      Q => time_out_counter_reg(0),
      R => reset_time_out
    );
\time_out_counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \time_out_counter_reg[0]_i_2_n_0\,
      CO(2) => \time_out_counter_reg[0]_i_2_n_1\,
      CO(1) => \time_out_counter_reg[0]_i_2_n_2\,
      CO(0) => \time_out_counter_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \time_out_counter_reg[0]_i_2_n_4\,
      O(2) => \time_out_counter_reg[0]_i_2_n_5\,
      O(1) => \time_out_counter_reg[0]_i_2_n_6\,
      O(0) => \time_out_counter_reg[0]_i_2_n_7\,
      S(3) => \time_out_counter[0]_i_6_n_0\,
      S(2) => \time_out_counter[0]_i_7_n_0\,
      S(1) => \time_out_counter[0]_i_8_n_0\,
      S(0) => \time_out_counter[0]_i_9_n_0\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_5\,
      Q => time_out_counter_reg(10),
      R => reset_time_out
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_4\,
      Q => time_out_counter_reg(11),
      R => reset_time_out
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_7\,
      Q => time_out_counter_reg(12),
      R => reset_time_out
    );
\time_out_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[8]_i_1_n_0\,
      CO(3) => \time_out_counter_reg[12]_i_1_n_0\,
      CO(2) => \time_out_counter_reg[12]_i_1_n_1\,
      CO(1) => \time_out_counter_reg[12]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[12]_i_1_n_4\,
      O(2) => \time_out_counter_reg[12]_i_1_n_5\,
      O(1) => \time_out_counter_reg[12]_i_1_n_6\,
      O(0) => \time_out_counter_reg[12]_i_1_n_7\,
      S(3) => \time_out_counter[12]_i_2_n_0\,
      S(2) => \time_out_counter[12]_i_3_n_0\,
      S(1) => \time_out_counter[12]_i_4_n_0\,
      S(0) => \time_out_counter[12]_i_5_n_0\
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_6\,
      Q => time_out_counter_reg(13),
      R => reset_time_out
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_5\,
      Q => time_out_counter_reg(14),
      R => reset_time_out
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_4\,
      Q => time_out_counter_reg(15),
      R => reset_time_out
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1_n_7\,
      Q => time_out_counter_reg(16),
      R => reset_time_out
    );
\time_out_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[12]_i_1_n_0\,
      CO(3 downto 1) => \NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \time_out_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \time_out_counter_reg[16]_i_1_n_6\,
      O(0) => \time_out_counter_reg[16]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \time_out_counter[16]_i_2_n_0\,
      S(0) => \time_out_counter[16]_i_3_n_0\
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1_n_6\,
      Q => time_out_counter_reg(17),
      R => reset_time_out
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_6\,
      Q => time_out_counter_reg(1),
      R => reset_time_out
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_5\,
      Q => time_out_counter_reg(2),
      R => reset_time_out
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_4\,
      Q => time_out_counter_reg(3),
      R => reset_time_out
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_7\,
      Q => time_out_counter_reg(4),
      R => reset_time_out
    );
\time_out_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[0]_i_2_n_0\,
      CO(3) => \time_out_counter_reg[4]_i_1_n_0\,
      CO(2) => \time_out_counter_reg[4]_i_1_n_1\,
      CO(1) => \time_out_counter_reg[4]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[4]_i_1_n_4\,
      O(2) => \time_out_counter_reg[4]_i_1_n_5\,
      O(1) => \time_out_counter_reg[4]_i_1_n_6\,
      O(0) => \time_out_counter_reg[4]_i_1_n_7\,
      S(3) => \time_out_counter[4]_i_2_n_0\,
      S(2) => \time_out_counter[4]_i_3_n_0\,
      S(1) => \time_out_counter[4]_i_4_n_0\,
      S(0) => \time_out_counter[4]_i_5_n_0\
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_6\,
      Q => time_out_counter_reg(5),
      R => reset_time_out
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_5\,
      Q => time_out_counter_reg(6),
      R => reset_time_out
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_4\,
      Q => time_out_counter_reg(7),
      R => reset_time_out
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_7\,
      Q => time_out_counter_reg(8),
      R => reset_time_out
    );
\time_out_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[4]_i_1_n_0\,
      CO(3) => \time_out_counter_reg[8]_i_1_n_0\,
      CO(2) => \time_out_counter_reg[8]_i_1_n_1\,
      CO(1) => \time_out_counter_reg[8]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[8]_i_1_n_4\,
      O(2) => \time_out_counter_reg[8]_i_1_n_5\,
      O(1) => \time_out_counter_reg[8]_i_1_n_6\,
      O(0) => \time_out_counter_reg[8]_i_1_n_7\,
      S(3) => \time_out_counter[8]_i_2_n_0\,
      S(2) => \time_out_counter[8]_i_3_n_0\,
      S(1) => \time_out_counter[8]_i_4_n_0\,
      S(0) => \time_out_counter[8]_i_5_n_0\
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_6\,
      Q => time_out_counter_reg(9),
      R => reset_time_out
    );
time_out_wait_bypass_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => time_out_wait_bypass_reg_n_0,
      I1 => \wait_bypass_count[0]_i_4_n_0\,
      I2 => tx_fsm_reset_done_int_s3,
      I3 => run_phase_alignment_int_s3,
      O => time_out_wait_bypass_i_1_n_0
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => '1',
      D => time_out_wait_bypass_i_1_n_0,
      Q => time_out_wait_bypass_reg_n_0,
      R => '0'
    );
time_out_wait_bypass_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => time_out_wait_bypass_s2,
      Q => time_out_wait_bypass_s3,
      R => '0'
    );
\time_tlock_max_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AABAAAAA"
    )
        port map (
      I0 => time_tlock_max_reg_n_0,
      I1 => \time_tlock_max_i_2__1_n_0\,
      I2 => time_out_counter_reg(4),
      I3 => \time_out_counter[0]_i_4_n_0\,
      I4 => \time_tlock_max_i_3__1_n_0\,
      I5 => reset_time_out,
      O => \time_tlock_max_i_1__1_n_0\
    );
\time_tlock_max_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => time_out_counter_reg(2),
      I1 => time_out_counter_reg(3),
      I2 => time_out_counter_reg(0),
      I3 => time_out_counter_reg(1),
      I4 => \time_out_counter[0]_i_10_n_0\,
      O => \time_tlock_max_i_2__1_n_0\
    );
\time_tlock_max_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => time_out_counter_reg(13),
      I1 => time_out_counter_reg(11),
      I2 => time_out_counter_reg(9),
      I3 => time_out_counter_reg(6),
      I4 => time_out_counter_reg(17),
      I5 => time_out_counter_reg(16),
      O => \time_tlock_max_i_3__1_n_0\
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_tlock_max_i_1__1_n_0\,
      Q => time_tlock_max_reg_n_0,
      R => '0'
    );
tx_fsm_reset_done_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0008"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(0),
      I2 => tx_state(2),
      I3 => tx_state(1),
      I4 => \^gt0_tx_fsm_reset_done_out\,
      O => tx_fsm_reset_done_int_i_1_n_0
    );
tx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => tx_fsm_reset_done_int_i_1_n_0,
      Q => \^gt0_tx_fsm_reset_done_out\,
      R => soft_reset_tx_in
    );
tx_fsm_reset_done_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => '1',
      D => tx_fsm_reset_done_int_s2,
      Q => tx_fsm_reset_done_int_s3,
      R => '0'
    );
txresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => txresetdone_s2,
      Q => txresetdone_s3,
      R => '0'
    );
\wait_bypass_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => run_phase_alignment_int_s3,
      O => clear
    );
\wait_bypass_count[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      I1 => wait_bypass_count_reg(15),
      I2 => wait_bypass_count_reg(16),
      I3 => wait_bypass_count_reg(2),
      I4 => wait_bypass_count_reg(1),
      O => \wait_bypass_count[0]_i_10_n_0\
    );
\wait_bypass_count[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => wait_bypass_count_reg(12),
      I1 => wait_bypass_count_reg(11),
      I2 => wait_bypass_count_reg(14),
      I3 => wait_bypass_count_reg(13),
      O => \wait_bypass_count[0]_i_11_n_0\
    );
\wait_bypass_count[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => wait_bypass_count_reg(8),
      I1 => wait_bypass_count_reg(7),
      I2 => wait_bypass_count_reg(10),
      I3 => wait_bypass_count_reg(9),
      O => \wait_bypass_count[0]_i_12_n_0\
    );
\wait_bypass_count[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wait_bypass_count[0]_i_4_n_0\,
      I1 => tx_fsm_reset_done_int_s3,
      O => \wait_bypass_count[0]_i_2_n_0\
    );
\wait_bypass_count[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_bypass_count[0]_i_9_n_0\,
      I1 => \wait_bypass_count[0]_i_10_n_0\,
      I2 => \wait_bypass_count[0]_i_11_n_0\,
      I3 => \wait_bypass_count[0]_i_12_n_0\,
      O => \wait_bypass_count[0]_i_4_n_0\
    );
\wait_bypass_count[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(3),
      O => \wait_bypass_count[0]_i_5_n_0\
    );
\wait_bypass_count[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(2),
      O => \wait_bypass_count[0]_i_6_n_0\
    );
\wait_bypass_count[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(1),
      O => \wait_bypass_count[0]_i_7_n_0\
    );
\wait_bypass_count[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      O => \wait_bypass_count[0]_i_8_n_0\
    );
\wait_bypass_count[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => wait_bypass_count_reg(4),
      I1 => wait_bypass_count_reg(3),
      I2 => wait_bypass_count_reg(6),
      I3 => wait_bypass_count_reg(5),
      O => \wait_bypass_count[0]_i_9_n_0\
    );
\wait_bypass_count[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(15),
      O => \wait_bypass_count[12]_i_2_n_0\
    );
\wait_bypass_count[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(14),
      O => \wait_bypass_count[12]_i_3_n_0\
    );
\wait_bypass_count[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(13),
      O => \wait_bypass_count[12]_i_4_n_0\
    );
\wait_bypass_count[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(12),
      O => \wait_bypass_count[12]_i_5_n_0\
    );
\wait_bypass_count[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(16),
      O => \wait_bypass_count[16]_i_2_n_0\
    );
\wait_bypass_count[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(7),
      O => \wait_bypass_count[4]_i_2_n_0\
    );
\wait_bypass_count[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(6),
      O => \wait_bypass_count[4]_i_3_n_0\
    );
\wait_bypass_count[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(5),
      O => \wait_bypass_count[4]_i_4_n_0\
    );
\wait_bypass_count[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(4),
      O => \wait_bypass_count[4]_i_5_n_0\
    );
\wait_bypass_count[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(11),
      O => \wait_bypass_count[8]_i_2_n_0\
    );
\wait_bypass_count[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(10),
      O => \wait_bypass_count[8]_i_3_n_0\
    );
\wait_bypass_count[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(9),
      O => \wait_bypass_count[8]_i_4_n_0\
    );
\wait_bypass_count[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(8),
      O => \wait_bypass_count[8]_i_5_n_0\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_7\,
      Q => wait_bypass_count_reg(0),
      R => clear
    );
\wait_bypass_count_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_bypass_count_reg[0]_i_3_n_0\,
      CO(2) => \wait_bypass_count_reg[0]_i_3_n_1\,
      CO(1) => \wait_bypass_count_reg[0]_i_3_n_2\,
      CO(0) => \wait_bypass_count_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \wait_bypass_count_reg[0]_i_3_n_4\,
      O(2) => \wait_bypass_count_reg[0]_i_3_n_5\,
      O(1) => \wait_bypass_count_reg[0]_i_3_n_6\,
      O(0) => \wait_bypass_count_reg[0]_i_3_n_7\,
      S(3) => \wait_bypass_count[0]_i_5_n_0\,
      S(2) => \wait_bypass_count[0]_i_6_n_0\,
      S(1) => \wait_bypass_count[0]_i_7_n_0\,
      S(0) => \wait_bypass_count[0]_i_8_n_0\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_5\,
      Q => wait_bypass_count_reg(10),
      R => clear
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_4\,
      Q => wait_bypass_count_reg(11),
      R => clear
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[12]_i_1_n_7\,
      Q => wait_bypass_count_reg(12),
      R => clear
    );
\wait_bypass_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[8]_i_1_n_0\,
      CO(3) => \wait_bypass_count_reg[12]_i_1_n_0\,
      CO(2) => \wait_bypass_count_reg[12]_i_1_n_1\,
      CO(1) => \wait_bypass_count_reg[12]_i_1_n_2\,
      CO(0) => \wait_bypass_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[12]_i_1_n_4\,
      O(2) => \wait_bypass_count_reg[12]_i_1_n_5\,
      O(1) => \wait_bypass_count_reg[12]_i_1_n_6\,
      O(0) => \wait_bypass_count_reg[12]_i_1_n_7\,
      S(3) => \wait_bypass_count[12]_i_2_n_0\,
      S(2) => \wait_bypass_count[12]_i_3_n_0\,
      S(1) => \wait_bypass_count[12]_i_4_n_0\,
      S(0) => \wait_bypass_count[12]_i_5_n_0\
    );
\wait_bypass_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[12]_i_1_n_6\,
      Q => wait_bypass_count_reg(13),
      R => clear
    );
\wait_bypass_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[12]_i_1_n_5\,
      Q => wait_bypass_count_reg(14),
      R => clear
    );
\wait_bypass_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[12]_i_1_n_4\,
      Q => wait_bypass_count_reg(15),
      R => clear
    );
\wait_bypass_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[16]_i_1_n_7\,
      Q => wait_bypass_count_reg(16),
      R => clear
    );
\wait_bypass_count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[12]_i_1_n_0\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \wait_bypass_count_reg[16]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \wait_bypass_count[16]_i_2_n_0\
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_6\,
      Q => wait_bypass_count_reg(1),
      R => clear
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_5\,
      Q => wait_bypass_count_reg(2),
      R => clear
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_4\,
      Q => wait_bypass_count_reg(3),
      R => clear
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_7\,
      Q => wait_bypass_count_reg(4),
      R => clear
    );
\wait_bypass_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[0]_i_3_n_0\,
      CO(3) => \wait_bypass_count_reg[4]_i_1_n_0\,
      CO(2) => \wait_bypass_count_reg[4]_i_1_n_1\,
      CO(1) => \wait_bypass_count_reg[4]_i_1_n_2\,
      CO(0) => \wait_bypass_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[4]_i_1_n_4\,
      O(2) => \wait_bypass_count_reg[4]_i_1_n_5\,
      O(1) => \wait_bypass_count_reg[4]_i_1_n_6\,
      O(0) => \wait_bypass_count_reg[4]_i_1_n_7\,
      S(3) => \wait_bypass_count[4]_i_2_n_0\,
      S(2) => \wait_bypass_count[4]_i_3_n_0\,
      S(1) => \wait_bypass_count[4]_i_4_n_0\,
      S(0) => \wait_bypass_count[4]_i_5_n_0\
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_6\,
      Q => wait_bypass_count_reg(5),
      R => clear
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_5\,
      Q => wait_bypass_count_reg(6),
      R => clear
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_4\,
      Q => wait_bypass_count_reg(7),
      R => clear
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_7\,
      Q => wait_bypass_count_reg(8),
      R => clear
    );
\wait_bypass_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[4]_i_1_n_0\,
      CO(3) => \wait_bypass_count_reg[8]_i_1_n_0\,
      CO(2) => \wait_bypass_count_reg[8]_i_1_n_1\,
      CO(1) => \wait_bypass_count_reg[8]_i_1_n_2\,
      CO(0) => \wait_bypass_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[8]_i_1_n_4\,
      O(2) => \wait_bypass_count_reg[8]_i_1_n_5\,
      O(1) => \wait_bypass_count_reg[8]_i_1_n_6\,
      O(0) => \wait_bypass_count_reg[8]_i_1_n_7\,
      S(3) => \wait_bypass_count[8]_i_2_n_0\,
      S(2) => \wait_bypass_count[8]_i_3_n_0\,
      S(1) => \wait_bypass_count[8]_i_4_n_0\,
      S(0) => \wait_bypass_count[8]_i_5_n_0\
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_6\,
      Q => wait_bypass_count_reg(9),
      R => clear
    );
\wait_time_cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"040C"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(0),
      I2 => tx_state(3),
      I3 => tx_state(1),
      O => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      I1 => wait_time_cnt_reg(0),
      I2 => wait_time_cnt_reg(3),
      I3 => wait_time_cnt_reg(2),
      I4 => \wait_time_cnt[0]_i_4_n_0\,
      I5 => \wait_time_cnt[0]_i_5_n_0\,
      O => sel
    );
\wait_time_cnt[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      I1 => wait_time_cnt_reg(15),
      I2 => wait_time_cnt_reg(12),
      I3 => wait_time_cnt_reg(13),
      I4 => wait_time_cnt_reg(11),
      I5 => wait_time_cnt_reg(10),
      O => \wait_time_cnt[0]_i_4_n_0\
    );
\wait_time_cnt[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      I1 => wait_time_cnt_reg(9),
      I2 => wait_time_cnt_reg(6),
      I3 => wait_time_cnt_reg(7),
      I4 => wait_time_cnt_reg(5),
      I5 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[0]_i_5_n_0\
    );
\wait_time_cnt[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[0]_i_6_n_0\
    );
\wait_time_cnt[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(2),
      O => \wait_time_cnt[0]_i_7_n_0\
    );
\wait_time_cnt[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      O => \wait_time_cnt[0]_i_8_n_0\
    );
\wait_time_cnt[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      O => \wait_time_cnt[0]_i_9_n_0\
    );
\wait_time_cnt[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      O => \wait_time_cnt[12]_i_2_n_0\
    );
\wait_time_cnt[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      O => \wait_time_cnt[12]_i_3_n_0\
    );
\wait_time_cnt[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(13),
      O => \wait_time_cnt[12]_i_4_n_0\
    );
\wait_time_cnt[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      O => \wait_time_cnt[12]_i_5_n_0\
    );
\wait_time_cnt[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      O => \wait_time_cnt[4]_i_2_n_0\
    );
\wait_time_cnt[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[4]_i_3_n_0\
    );
\wait_time_cnt[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[4]_i_4_n_0\
    );
\wait_time_cnt[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[4]_i_5_n_0\
    );
\wait_time_cnt[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(11),
      O => \wait_time_cnt[8]_i_2_n_0\
    );
\wait_time_cnt[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(10),
      O => \wait_time_cnt[8]_i_3_n_0\
    );
\wait_time_cnt[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(9),
      O => \wait_time_cnt[8]_i_4_n_0\
    );
\wait_time_cnt[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      O => \wait_time_cnt[8]_i_5_n_0\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_7\,
      Q => wait_time_cnt_reg(0),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_time_cnt_reg[0]_i_3_n_0\,
      CO(2) => \wait_time_cnt_reg[0]_i_3_n_1\,
      CO(1) => \wait_time_cnt_reg[0]_i_3_n_2\,
      CO(0) => \wait_time_cnt_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[0]_i_3_n_4\,
      O(2) => \wait_time_cnt_reg[0]_i_3_n_5\,
      O(1) => \wait_time_cnt_reg[0]_i_3_n_6\,
      O(0) => \wait_time_cnt_reg[0]_i_3_n_7\,
      S(3) => \wait_time_cnt[0]_i_6_n_0\,
      S(2) => \wait_time_cnt[0]_i_7_n_0\,
      S(1) => \wait_time_cnt[0]_i_8_n_0\,
      S(0) => \wait_time_cnt[0]_i_9_n_0\
    );
\wait_time_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_5\,
      Q => wait_time_cnt_reg(10),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_4\,
      Q => wait_time_cnt_reg(11),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_7\,
      Q => wait_time_cnt_reg(12),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[8]_i_1_n_0\,
      CO(3) => \NLW_wait_time_cnt_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \wait_time_cnt_reg[12]_i_1_n_1\,
      CO(1) => \wait_time_cnt_reg[12]_i_1_n_2\,
      CO(0) => \wait_time_cnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \wait_time_cnt_reg[12]_i_1_n_4\,
      O(2) => \wait_time_cnt_reg[12]_i_1_n_5\,
      O(1) => \wait_time_cnt_reg[12]_i_1_n_6\,
      O(0) => \wait_time_cnt_reg[12]_i_1_n_7\,
      S(3) => \wait_time_cnt[12]_i_2_n_0\,
      S(2) => \wait_time_cnt[12]_i_3_n_0\,
      S(1) => \wait_time_cnt[12]_i_4_n_0\,
      S(0) => \wait_time_cnt[12]_i_5_n_0\
    );
\wait_time_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_6\,
      Q => wait_time_cnt_reg(13),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_5\,
      Q => wait_time_cnt_reg(14),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_4\,
      Q => wait_time_cnt_reg(15),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_6\,
      Q => wait_time_cnt_reg(1),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_5\,
      Q => wait_time_cnt_reg(2),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_4\,
      Q => wait_time_cnt_reg(3),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_7\,
      Q => wait_time_cnt_reg(4),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[0]_i_3_n_0\,
      CO(3) => \wait_time_cnt_reg[4]_i_1_n_0\,
      CO(2) => \wait_time_cnt_reg[4]_i_1_n_1\,
      CO(1) => \wait_time_cnt_reg[4]_i_1_n_2\,
      CO(0) => \wait_time_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[4]_i_1_n_4\,
      O(2) => \wait_time_cnt_reg[4]_i_1_n_5\,
      O(1) => \wait_time_cnt_reg[4]_i_1_n_6\,
      O(0) => \wait_time_cnt_reg[4]_i_1_n_7\,
      S(3) => \wait_time_cnt[4]_i_2_n_0\,
      S(2) => \wait_time_cnt[4]_i_3_n_0\,
      S(1) => \wait_time_cnt[4]_i_4_n_0\,
      S(0) => \wait_time_cnt[4]_i_5_n_0\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_6\,
      Q => wait_time_cnt_reg(5),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_5\,
      Q => wait_time_cnt_reg(6),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_4\,
      Q => wait_time_cnt_reg(7),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_7\,
      Q => wait_time_cnt_reg(8),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[4]_i_1_n_0\,
      CO(3) => \wait_time_cnt_reg[8]_i_1_n_0\,
      CO(2) => \wait_time_cnt_reg[8]_i_1_n_1\,
      CO(1) => \wait_time_cnt_reg[8]_i_1_n_2\,
      CO(0) => \wait_time_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[8]_i_1_n_4\,
      O(2) => \wait_time_cnt_reg[8]_i_1_n_5\,
      O(1) => \wait_time_cnt_reg[8]_i_1_n_6\,
      O(0) => \wait_time_cnt_reg[8]_i_1_n_7\,
      S(3) => \wait_time_cnt[8]_i_2_n_0\,
      S(2) => \wait_time_cnt[8]_i_3_n_0\,
      S(1) => \wait_time_cnt[8]_i_4_n_0\,
      S(0) => \wait_time_cnt[8]_i_5_n_0\
    );
\wait_time_cnt_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_6\,
      Q => wait_time_cnt_reg(9),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_gtx3g_TX_STARTUP_FSM_2 is
  port (
    gt1_gttxreset_in : out STD_LOGIC;
    gt1_tx_fsm_reset_done_out : out STD_LOGIC;
    gt1_txuserrdy_in : out STD_LOGIC;
    data_in : out STD_LOGIC;
    gt1_rst_tx_phalignment_i : out STD_LOGIC;
    sysclk_in : in STD_LOGIC;
    gt1_txusrclk_in : in STD_LOGIC;
    soft_reset_tx_in : in STD_LOGIC;
    gt0_qpllrefclklost_in : in STD_LOGIC;
    gt1_txresetdone_out : in STD_LOGIC;
    gt0_qplllock_in : in STD_LOGIC;
    gt0_tx_phalignment_done_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_gtx3g_TX_STARTUP_FSM_2 : entity is "gtx3g_TX_STARTUP_FSM";
end gtx3g_bert_0_gtx3g_TX_STARTUP_FSM_2;

architecture STRUCTURE of gtx3g_bert_0_gtx3g_TX_STARTUP_FSM_2 is
  signal \FSM_sequential_tx_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_11__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_12__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_13__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_14__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_7__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_8__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state_reg[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \RESET_PHALIGNMENT_i_1__0_n_0\ : STD_LOGIC;
  signal \TXUSERRDY_i_1__0_n_0\ : STD_LOGIC;
  signal \^data_in\ : STD_LOGIC;
  signal \^gt1_gttxreset_in\ : STD_LOGIC;
  signal \^gt1_rst_tx_phalignment_i\ : STD_LOGIC;
  signal \^gt1_tx_fsm_reset_done_out\ : STD_LOGIC;
  signal \^gt1_txuserrdy_in\ : STD_LOGIC;
  signal \gttxreset_i_i_1__0_n_0\ : STD_LOGIC;
  signal init_wait_count : STD_LOGIC;
  signal \init_wait_count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \init_wait_count[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \init_wait_count_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \init_wait_done_i_1__0_n_0\ : STD_LOGIC;
  signal init_wait_done_reg_n_0 : STD_LOGIC;
  signal \mmcm_lock_count[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[9]_i_4__0_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal \mmcm_lock_reclocked_i_2__0_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \pll_reset_asserted_i_1__0_n_0\ : STD_LOGIC;
  signal pll_reset_asserted_reg_n_0 : STD_LOGIC;
  signal reset_time_out_reg_n_0 : STD_LOGIC;
  signal \run_phase_alignment_int_i_1__0_n_0\ : STD_LOGIC;
  signal run_phase_alignment_int_s2 : STD_LOGIC;
  signal run_phase_alignment_int_s3_reg_n_0 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_n_0 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_n_1 : STD_LOGIC;
  signal sync_qplllock_n_0 : STD_LOGIC;
  signal sync_qplllock_n_1 : STD_LOGIC;
  signal \time_out_2ms_i_1__2_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_2__0_n_0\ : STD_LOGIC;
  signal time_out_2ms_reg_n_0 : STD_LOGIC;
  signal \time_out_500us_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_500us_i_2__0_n_0\ : STD_LOGIC;
  signal time_out_500us_reg_n_0 : STD_LOGIC;
  signal time_out_counter : STD_LOGIC;
  signal \time_out_counter[0]_i_10__0_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_11__0_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_5__2_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_9__0_n_0\ : STD_LOGIC;
  signal \time_out_counter[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \time_out_counter[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \time_out_counter[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \time_out_counter[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \time_out_counter[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \time_out_counter[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \time_out_counter[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \time_out_counter[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \time_out_counter[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \time_out_counter[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \time_out_counter[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \time_out_counter[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \time_out_counter[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \time_out_counter[8]_i_5__0_n_0\ : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \time_out_counter_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_out_wait_bypass_i_1__0_n_0\ : STD_LOGIC;
  signal time_out_wait_bypass_reg_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_s2 : STD_LOGIC;
  signal time_out_wait_bypass_s3 : STD_LOGIC;
  signal \time_tlock_max_i_1__2_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_2__2_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_3__2_n_0\ : STD_LOGIC;
  signal time_tlock_max_reg_n_0 : STD_LOGIC;
  signal \tx_fsm_reset_done_int_i_1__0_n_0\ : STD_LOGIC;
  signal tx_fsm_reset_done_int_s2 : STD_LOGIC;
  signal tx_fsm_reset_done_int_s3_reg_n_0 : STD_LOGIC;
  signal tx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of tx_state : signal is "yes";
  signal tx_state1 : STD_LOGIC;
  signal tx_state13_out : STD_LOGIC;
  signal txresetdone_s2 : STD_LOGIC;
  signal txresetdone_s3 : STD_LOGIC;
  signal \wait_bypass_count[0]_i_10__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_11__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_12__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_9__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[8]_i_5__0_n_0\ : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \wait_bypass_count_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_9__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_5__0_n_0\ : STD_LOGIC;
  signal wait_time_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \wait_time_cnt_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_time_out_counter_reg[16]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_wait_bypass_count_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[16]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_wait_time_cnt_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[1]_i_2__0\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[3]_i_11__0\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[3]_i_15__0\ : label is "soft_lutpair223";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_tx_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_tx_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_tx_state_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_sequential_tx_state_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1__0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1__0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \init_wait_count[6]_i_2__0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_2__0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1__0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1__0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1__0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1__0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_1__0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \mmcm_lock_count[8]_i_1__0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \mmcm_lock_count[9]_i_3__0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \mmcm_lock_reclocked_i_2__0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \time_out_2ms_i_1__2\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \time_out_counter[0]_i_11__0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \time_tlock_max_i_2__2\ : label is "soft_lutpair222";
begin
  data_in <= \^data_in\;
  gt1_gttxreset_in <= \^gt1_gttxreset_in\;
  gt1_rst_tx_phalignment_i <= \^gt1_rst_tx_phalignment_i\;
  gt1_tx_fsm_reset_done_out <= \^gt1_tx_fsm_reset_done_out\;
  gt1_txuserrdy_in <= \^gt1_txuserrdy_in\;
\FSM_sequential_tx_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222220222220A0A"
    )
        port map (
      I0 => \FSM_sequential_tx_state[0]_i_2__0_n_0\,
      I1 => tx_state(3),
      I2 => tx_state(0),
      I3 => time_out_2ms_reg_n_0,
      I4 => tx_state(2),
      I5 => tx_state(1),
      O => \FSM_sequential_tx_state[0]_i_1__0_n_0\
    );
\FSM_sequential_tx_state[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B33BBBBBBBBBBBB"
    )
        port map (
      I0 => \FSM_sequential_tx_state[2]_i_2__0_n_0\,
      I1 => tx_state(0),
      I2 => reset_time_out_reg_n_0,
      I3 => time_out_500us_reg_n_0,
      I4 => tx_state(1),
      I5 => tx_state(2),
      O => \FSM_sequential_tx_state[0]_i_2__0_n_0\
    );
\FSM_sequential_tx_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11110444"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(0),
      I2 => tx_state13_out,
      I3 => tx_state(2),
      I4 => tx_state(1),
      O => \FSM_sequential_tx_state[1]_i_1__0_n_0\
    );
\FSM_sequential_tx_state[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => reset_time_out_reg_n_0,
      I2 => time_tlock_max_reg_n_0,
      O => tx_state13_out
    );
\FSM_sequential_tx_state[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111004055550040"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(0),
      I2 => tx_state(1),
      I3 => time_out_2ms_reg_n_0,
      I4 => tx_state(2),
      I5 => \FSM_sequential_tx_state[2]_i_2__0_n_0\,
      O => \FSM_sequential_tx_state[2]_i_1__0_n_0\
    );
\FSM_sequential_tx_state[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF02"
    )
        port map (
      I0 => time_tlock_max_reg_n_0,
      I1 => reset_time_out_reg_n_0,
      I2 => mmcm_lock_reclocked,
      I3 => tx_state(1),
      O => \FSM_sequential_tx_state[2]_i_2__0_n_0\
    );
\FSM_sequential_tx_state[3]_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => reset_time_out_reg_n_0,
      I1 => time_tlock_max_reg_n_0,
      I2 => mmcm_lock_reclocked,
      O => \FSM_sequential_tx_state[3]_i_11__0_n_0\
    );
\FSM_sequential_tx_state[3]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      I1 => wait_time_cnt_reg(13),
      I2 => wait_time_cnt_reg(10),
      I3 => wait_time_cnt_reg(11),
      I4 => wait_time_cnt_reg(15),
      I5 => wait_time_cnt_reg(14),
      O => \FSM_sequential_tx_state[3]_i_12__0_n_0\
    );
\FSM_sequential_tx_state[3]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      I1 => wait_time_cnt_reg(0),
      I2 => wait_time_cnt_reg(3),
      I3 => wait_time_cnt_reg(2),
      O => \FSM_sequential_tx_state[3]_i_13__0_n_0\
    );
\FSM_sequential_tx_state[3]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      I1 => wait_time_cnt_reg(7),
      I2 => wait_time_cnt_reg(4),
      I3 => wait_time_cnt_reg(5),
      I4 => wait_time_cnt_reg(9),
      I5 => wait_time_cnt_reg(8),
      O => \FSM_sequential_tx_state[3]_i_14__0_n_0\
    );
\FSM_sequential_tx_state[3]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_500us_reg_n_0,
      I1 => reset_time_out_reg_n_0,
      O => tx_state1
    );
\FSM_sequential_tx_state[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A00B00"
    )
        port map (
      I0 => \FSM_sequential_tx_state[3]_i_6__0_n_0\,
      I1 => time_out_wait_bypass_s3,
      I2 => tx_state(2),
      I3 => tx_state(3),
      I4 => tx_state(1),
      O => \FSM_sequential_tx_state[3]_i_2__0_n_0\
    );
\FSM_sequential_tx_state[3]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(3),
      I2 => tx_state(2),
      O => \FSM_sequential_tx_state[3]_i_4__0_n_0\
    );
\FSM_sequential_tx_state[3]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => tx_state(0),
      I1 => reset_time_out_reg_n_0,
      I2 => time_out_500us_reg_n_0,
      O => \FSM_sequential_tx_state[3]_i_6__0_n_0\
    );
\FSM_sequential_tx_state[3]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => \FSM_sequential_tx_state[3]_i_11__0_n_0\,
      I1 => tx_state(0),
      I2 => \FSM_sequential_tx_state[3]_i_12__0_n_0\,
      I3 => \FSM_sequential_tx_state[3]_i_13__0_n_0\,
      I4 => \FSM_sequential_tx_state[3]_i_14__0_n_0\,
      O => \FSM_sequential_tx_state[3]_i_7__0_n_0\
    );
\FSM_sequential_tx_state[3]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0E0E0E0E0E0E0"
    )
        port map (
      I0 => tx_state1,
      I1 => txresetdone_s3,
      I2 => tx_state(0),
      I3 => \FSM_sequential_tx_state[3]_i_12__0_n_0\,
      I4 => \FSM_sequential_tx_state[3]_i_13__0_n_0\,
      I5 => \FSM_sequential_tx_state[3]_i_14__0_n_0\,
      O => \FSM_sequential_tx_state[3]_i_8__0_n_0\
    );
\FSM_sequential_tx_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sync_qplllock_n_1,
      D => \FSM_sequential_tx_state[0]_i_1__0_n_0\,
      Q => tx_state(0),
      R => soft_reset_tx_in
    );
\FSM_sequential_tx_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sync_qplllock_n_1,
      D => \FSM_sequential_tx_state[1]_i_1__0_n_0\,
      Q => tx_state(1),
      R => soft_reset_tx_in
    );
\FSM_sequential_tx_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sync_qplllock_n_1,
      D => \FSM_sequential_tx_state[2]_i_1__0_n_0\,
      Q => tx_state(2),
      R => soft_reset_tx_in
    );
\FSM_sequential_tx_state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sync_qplllock_n_1,
      D => \FSM_sequential_tx_state[3]_i_2__0_n_0\,
      Q => tx_state(3),
      R => soft_reset_tx_in
    );
\FSM_sequential_tx_state_reg[3]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_tx_state[3]_i_7__0_n_0\,
      I1 => \FSM_sequential_tx_state[3]_i_8__0_n_0\,
      O => \FSM_sequential_tx_state_reg[3]_i_3__0_n_0\,
      S => tx_state(1)
    );
\RESET_PHALIGNMENT_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0004"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(0),
      I2 => tx_state(2),
      I3 => tx_state(1),
      I4 => \^gt1_rst_tx_phalignment_i\,
      O => \RESET_PHALIGNMENT_i_1__0_n_0\
    );
RESET_PHALIGNMENT_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \RESET_PHALIGNMENT_i_1__0_n_0\,
      Q => \^gt1_rst_tx_phalignment_i\,
      S => soft_reset_tx_in
    );
\TXUSERRDY_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB4000"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(0),
      I2 => tx_state(1),
      I3 => tx_state(2),
      I4 => \^gt1_txuserrdy_in\,
      O => \TXUSERRDY_i_1__0_n_0\
    );
TXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \TXUSERRDY_i_1__0_n_0\,
      Q => \^gt1_txuserrdy_in\,
      R => soft_reset_tx_in
    );
\gttxreset_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0004"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(0),
      I2 => tx_state(3),
      I3 => tx_state(1),
      I4 => \^gt1_gttxreset_in\,
      O => \gttxreset_i_i_1__0_n_0\
    );
gttxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \gttxreset_i_i_1__0_n_0\,
      Q => \^gt1_gttxreset_in\,
      R => soft_reset_tx_in
    );
\init_wait_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_wait_count_reg__0\(0),
      O => \init_wait_count[0]_i_1__0_n_0\
    );
\init_wait_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \init_wait_count_reg__0\(0),
      I1 => \init_wait_count_reg__0\(1),
      O => p_0_in(1)
    );
\init_wait_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \init_wait_count_reg__0\(1),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(2),
      O => p_0_in(2)
    );
\init_wait_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \init_wait_count_reg__0\(2),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(1),
      I3 => \init_wait_count_reg__0\(3),
      O => p_0_in(3)
    );
\init_wait_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \init_wait_count_reg__0\(2),
      I1 => \init_wait_count_reg__0\(3),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count_reg__0\(1),
      I4 => \init_wait_count_reg__0\(4),
      O => p_0_in(4)
    );
\init_wait_count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \init_wait_count_reg__0\(3),
      I1 => \init_wait_count_reg__0\(2),
      I2 => \init_wait_count_reg__0\(4),
      I3 => \init_wait_count_reg__0\(0),
      I4 => \init_wait_count_reg__0\(1),
      I5 => \init_wait_count_reg__0\(5),
      O => p_0_in(5)
    );
\init_wait_count[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \init_wait_count_reg__0\(4),
      I1 => \init_wait_count_reg__0\(2),
      I2 => \init_wait_count_reg__0\(3),
      I3 => \init_wait_count_reg__0\(5),
      I4 => \init_wait_count[6]_i_2__0_n_0\,
      I5 => \init_wait_count_reg__0\(6),
      O => p_0_in(6)
    );
\init_wait_count[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \init_wait_count_reg__0\(0),
      I1 => \init_wait_count_reg__0\(1),
      O => \init_wait_count[6]_i_2__0_n_0\
    );
\init_wait_count[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \init_wait_count_reg__0\(6),
      I1 => \init_wait_count_reg__0\(7),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count[7]_i_3__0_n_0\,
      I4 => \init_wait_count_reg__0\(1),
      O => init_wait_count
    );
\init_wait_count[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF4000"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__0_n_0\,
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count_reg__0\(6),
      I4 => \init_wait_count_reg__0\(7),
      O => p_0_in(7)
    );
\init_wait_count[7]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \init_wait_count_reg__0\(4),
      I1 => \init_wait_count_reg__0\(2),
      I2 => \init_wait_count_reg__0\(3),
      I3 => \init_wait_count_reg__0\(5),
      O => \init_wait_count[7]_i_3__0_n_0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => \init_wait_count[0]_i_1__0_n_0\,
      Q => \init_wait_count_reg__0\(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(1),
      Q => \init_wait_count_reg__0\(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(2),
      Q => \init_wait_count_reg__0\(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(3),
      Q => \init_wait_count_reg__0\(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(4),
      Q => \init_wait_count_reg__0\(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(5),
      Q => \init_wait_count_reg__0\(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(6),
      Q => \init_wait_count_reg__0\(6)
    );
\init_wait_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(7),
      Q => \init_wait_count_reg__0\(7)
    );
\init_wait_done_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__0_n_0\,
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count_reg__0\(7),
      I4 => \init_wait_count_reg__0\(6),
      I5 => init_wait_done_reg_n_0,
      O => \init_wait_done_i_1__0_n_0\
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      CLR => soft_reset_tx_in,
      D => \init_wait_done_i_1__0_n_0\,
      Q => init_wait_done_reg_n_0
    );
\mmcm_lock_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\mmcm_lock_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      I1 => \mmcm_lock_count_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\mmcm_lock_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(1),
      I1 => \mmcm_lock_count_reg__0\(0),
      I2 => \mmcm_lock_count_reg__0\(2),
      O => \mmcm_lock_count[2]_i_1__0_n_0\
    );
\mmcm_lock_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(2),
      I1 => \mmcm_lock_count_reg__0\(0),
      I2 => \mmcm_lock_count_reg__0\(1),
      I3 => \mmcm_lock_count_reg__0\(3),
      O => \mmcm_lock_count[3]_i_1__0_n_0\
    );
\mmcm_lock_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(3),
      I1 => \mmcm_lock_count_reg__0\(1),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(2),
      I4 => \mmcm_lock_count_reg__0\(4),
      O => \mmcm_lock_count[4]_i_1__0_n_0\
    );
\mmcm_lock_count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(4),
      I1 => \mmcm_lock_count_reg__0\(2),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(1),
      I4 => \mmcm_lock_count_reg__0\(3),
      I5 => \mmcm_lock_count_reg__0\(5),
      O => \mmcm_lock_count[5]_i_1__0_n_0\
    );
\mmcm_lock_count[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \mmcm_lock_count[9]_i_4__0_n_0\,
      I1 => \mmcm_lock_count_reg__0\(6),
      O => \mmcm_lock_count[6]_i_1__0_n_0\
    );
\mmcm_lock_count[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(6),
      I1 => \mmcm_lock_count[9]_i_4__0_n_0\,
      I2 => \mmcm_lock_count_reg__0\(7),
      O => \mmcm_lock_count[7]_i_1__0_n_0\
    );
\mmcm_lock_count[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(7),
      I1 => \mmcm_lock_count[9]_i_4__0_n_0\,
      I2 => \mmcm_lock_count_reg__0\(6),
      I3 => \mmcm_lock_count_reg__0\(8),
      O => \mmcm_lock_count[8]_i_1__0_n_0\
    );
\mmcm_lock_count[9]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000DF"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(6),
      I1 => \mmcm_lock_count[9]_i_4__0_n_0\,
      I2 => \mmcm_lock_count_reg__0\(7),
      I3 => \mmcm_lock_count_reg__0\(8),
      I4 => \mmcm_lock_count_reg__0\(9),
      O => \mmcm_lock_count[9]_i_2__0_n_0\
    );
\mmcm_lock_count[9]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(6),
      I1 => \mmcm_lock_count[9]_i_4__0_n_0\,
      I2 => \mmcm_lock_count_reg__0\(7),
      I3 => \mmcm_lock_count_reg__0\(8),
      I4 => \mmcm_lock_count_reg__0\(9),
      O => \p_0_in__0\(9)
    );
\mmcm_lock_count[9]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(4),
      I1 => \mmcm_lock_count_reg__0\(2),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(1),
      I4 => \mmcm_lock_count_reg__0\(3),
      I5 => \mmcm_lock_count_reg__0\(5),
      O => \mmcm_lock_count[9]_i_4__0_n_0\
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[9]_i_2__0_n_0\,
      D => \p_0_in__0\(0),
      Q => \mmcm_lock_count_reg__0\(0),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[9]_i_2__0_n_0\,
      D => \p_0_in__0\(1),
      Q => \mmcm_lock_count_reg__0\(1),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[9]_i_2__0_n_0\,
      D => \mmcm_lock_count[2]_i_1__0_n_0\,
      Q => \mmcm_lock_count_reg__0\(2),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[9]_i_2__0_n_0\,
      D => \mmcm_lock_count[3]_i_1__0_n_0\,
      Q => \mmcm_lock_count_reg__0\(3),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[9]_i_2__0_n_0\,
      D => \mmcm_lock_count[4]_i_1__0_n_0\,
      Q => \mmcm_lock_count_reg__0\(4),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[9]_i_2__0_n_0\,
      D => \mmcm_lock_count[5]_i_1__0_n_0\,
      Q => \mmcm_lock_count_reg__0\(5),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[9]_i_2__0_n_0\,
      D => \mmcm_lock_count[6]_i_1__0_n_0\,
      Q => \mmcm_lock_count_reg__0\(6),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[9]_i_2__0_n_0\,
      D => \mmcm_lock_count[7]_i_1__0_n_0\,
      Q => \mmcm_lock_count_reg__0\(7),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[9]_i_2__0_n_0\,
      D => \mmcm_lock_count[8]_i_1__0_n_0\,
      Q => \mmcm_lock_count_reg__0\(8),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[9]_i_2__0_n_0\,
      D => \p_0_in__0\(9),
      Q => \mmcm_lock_count_reg__0\(9),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_reclocked_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(6),
      I1 => \mmcm_lock_count[9]_i_4__0_n_0\,
      I2 => \mmcm_lock_count_reg__0\(7),
      O => \mmcm_lock_reclocked_i_2__0_n_0\
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_mmcm_lock_reclocked_n_1,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
\pll_reset_asserted_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFFF00000010"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(2),
      I2 => tx_state(0),
      I3 => tx_state(1),
      I4 => gt0_qpllrefclklost_in,
      I5 => pll_reset_asserted_reg_n_0,
      O => \pll_reset_asserted_i_1__0_n_0\
    );
pll_reset_asserted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \pll_reset_asserted_i_1__0_n_0\,
      Q => pll_reset_asserted_reg_n_0,
      R => soft_reset_tx_in
    );
reset_time_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_qplllock_n_0,
      Q => reset_time_out_reg_n_0,
      R => soft_reset_tx_in
    );
\run_phase_alignment_int_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0002"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(0),
      I2 => tx_state(2),
      I3 => tx_state(1),
      I4 => \^data_in\,
      O => \run_phase_alignment_int_i_1__0_n_0\
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \run_phase_alignment_int_i_1__0_n_0\,
      Q => \^data_in\,
      R => soft_reset_tx_in
    );
run_phase_alignment_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_txusrclk_in,
      CE => '1',
      D => run_phase_alignment_int_s2,
      Q => run_phase_alignment_int_s3_reg_n_0,
      R => '0'
    );
sync_TXRESETDONE: entity work.gtx3g_bert_0_gtx3g_sync_block
     port map (
      data_out => txresetdone_s2,
      gt1_txresetdone_out => gt1_txresetdone_out,
      sysclk_in => sysclk_in
    );
sync_mmcm_lock_reclocked: entity work.gtx3g_bert_0_gtx3g_sync_block_4
     port map (
      Q(1 downto 0) => \mmcm_lock_count_reg__0\(9 downto 8),
      SR(0) => sync_mmcm_lock_reclocked_n_0,
      \mmcm_lock_count_reg[6]\ => \mmcm_lock_reclocked_i_2__0_n_0\,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      mmcm_lock_reclocked_reg => sync_mmcm_lock_reclocked_n_1,
      sysclk_in => sysclk_in
    );
sync_qplllock: entity work.gtx3g_bert_0_gtx3g_sync_block_5
     port map (
      E(0) => sync_qplllock_n_1,
      \FSM_sequential_tx_state_reg[0]\ => \FSM_sequential_tx_state[3]_i_4__0_n_0\,
      \FSM_sequential_tx_state_reg[1]\ => \FSM_sequential_tx_state_reg[3]_i_3__0_n_0\,
      gt0_qplllock_in => gt0_qplllock_in,
      gt0_tx_phalignment_done_i => gt0_tx_phalignment_done_i,
      init_wait_done_reg => init_wait_done_reg_n_0,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      \out\(3 downto 0) => tx_state(3 downto 0),
      pll_reset_asserted_reg => pll_reset_asserted_reg_n_0,
      reset_time_out_reg => sync_qplllock_n_0,
      reset_time_out_reg_0 => reset_time_out_reg_n_0,
      sysclk_in => sysclk_in,
      time_out_2ms_reg => time_out_2ms_reg_n_0,
      time_out_wait_bypass_s3 => time_out_wait_bypass_s3,
      txresetdone_s3 => txresetdone_s3,
      \wait_time_cnt_reg[12]\ => \FSM_sequential_tx_state[3]_i_12__0_n_0\,
      \wait_time_cnt_reg[1]\ => \FSM_sequential_tx_state[3]_i_13__0_n_0\,
      \wait_time_cnt_reg[6]\ => \FSM_sequential_tx_state[3]_i_14__0_n_0\
    );
sync_run_phase_alignment_int: entity work.gtx3g_bert_0_gtx3g_sync_block_6
     port map (
      data_in => \^data_in\,
      data_out => run_phase_alignment_int_s2,
      gt1_txusrclk_in => gt1_txusrclk_in
    );
sync_time_out_wait_bypass: entity work.gtx3g_bert_0_gtx3g_sync_block_7
     port map (
      data_in => time_out_wait_bypass_reg_n_0,
      data_out => time_out_wait_bypass_s2,
      sysclk_in => sysclk_in
    );
sync_tx_fsm_reset_done_int: entity work.gtx3g_bert_0_gtx3g_sync_block_8
     port map (
      data_out => tx_fsm_reset_done_int_s2,
      gt1_tx_fsm_reset_done_out => \^gt1_tx_fsm_reset_done_out\,
      gt1_txusrclk_in => gt1_txusrclk_in
    );
\time_out_2ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AE"
    )
        port map (
      I0 => time_out_2ms_reg_n_0,
      I1 => \time_out_2ms_i_2__0_n_0\,
      I2 => \time_out_counter[0]_i_3__2_n_0\,
      I3 => reset_time_out_reg_n_0,
      O => \time_out_2ms_i_1__2_n_0\
    );
\time_out_2ms_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(17),
      I2 => time_out_counter_reg(9),
      I3 => time_out_counter_reg(11),
      I4 => time_out_counter_reg(4),
      I5 => \time_out_counter[0]_i_4__0_n_0\,
      O => \time_out_2ms_i_2__0_n_0\
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_out_2ms_i_1__2_n_0\,
      Q => time_out_2ms_reg_n_0,
      R => '0'
    );
\time_out_500us_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEAAA"
    )
        port map (
      I0 => time_out_500us_reg_n_0,
      I1 => \time_out_500us_i_2__0_n_0\,
      I2 => time_out_counter_reg(4),
      I3 => time_out_counter_reg(9),
      I4 => \time_out_counter[0]_i_3__2_n_0\,
      I5 => reset_time_out_reg_n_0,
      O => \time_out_500us_i_1__0_n_0\
    );
\time_out_500us_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(15),
      I2 => time_out_counter_reg(10),
      I3 => time_out_counter_reg(11),
      I4 => time_out_counter_reg(17),
      I5 => time_out_counter_reg(16),
      O => \time_out_500us_i_2__0_n_0\
    );
time_out_500us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_out_500us_i_1__0_n_0\,
      Q => time_out_500us_reg_n_0,
      R => '0'
    );
\time_out_counter[0]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => time_out_counter_reg(7),
      I1 => time_out_counter_reg(5),
      I2 => time_out_counter_reg(8),
      I3 => time_out_counter_reg(12),
      O => \time_out_counter[0]_i_10__0_n_0\
    );
\time_out_counter[0]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter_reg(1),
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(3),
      I3 => time_out_counter_reg(2),
      O => \time_out_counter[0]_i_11__0_n_0\
    );
\time_out_counter[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
        port map (
      I0 => \time_out_counter[0]_i_3__2_n_0\,
      I1 => time_out_counter_reg(11),
      I2 => \time_out_counter[0]_i_4__0_n_0\,
      I3 => time_out_counter_reg(9),
      I4 => \time_out_counter[0]_i_5__2_n_0\,
      I5 => time_out_counter_reg(4),
      O => time_out_counter
    );
\time_out_counter[0]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => time_out_counter_reg(6),
      I1 => time_out_counter_reg(13),
      I2 => \time_out_counter[0]_i_10__0_n_0\,
      I3 => \time_out_counter[0]_i_11__0_n_0\,
      O => \time_out_counter[0]_i_3__2_n_0\
    );
\time_out_counter[0]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(14),
      I2 => time_out_counter_reg(10),
      O => \time_out_counter[0]_i_4__0_n_0\
    );
\time_out_counter[0]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(17),
      O => \time_out_counter[0]_i_5__2_n_0\
    );
\time_out_counter[0]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(3),
      O => \time_out_counter[0]_i_6__0_n_0\
    );
\time_out_counter[0]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(2),
      O => \time_out_counter[0]_i_7__0_n_0\
    );
\time_out_counter[0]_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(1),
      O => \time_out_counter[0]_i_8__0_n_0\
    );
\time_out_counter[0]_i_9__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(0),
      O => \time_out_counter[0]_i_9__0_n_0\
    );
\time_out_counter[12]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(15),
      O => \time_out_counter[12]_i_2__0_n_0\
    );
\time_out_counter[12]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(14),
      O => \time_out_counter[12]_i_3__0_n_0\
    );
\time_out_counter[12]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(13),
      O => \time_out_counter[12]_i_4__0_n_0\
    );
\time_out_counter[12]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(12),
      O => \time_out_counter[12]_i_5__0_n_0\
    );
\time_out_counter[16]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(17),
      O => \time_out_counter[16]_i_2__0_n_0\
    );
\time_out_counter[16]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(16),
      O => \time_out_counter[16]_i_3__0_n_0\
    );
\time_out_counter[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(7),
      O => \time_out_counter[4]_i_2__0_n_0\
    );
\time_out_counter[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(6),
      O => \time_out_counter[4]_i_3__0_n_0\
    );
\time_out_counter[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(5),
      O => \time_out_counter[4]_i_4__0_n_0\
    );
\time_out_counter[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(4),
      O => \time_out_counter[4]_i_5__0_n_0\
    );
\time_out_counter[8]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(11),
      O => \time_out_counter[8]_i_2__0_n_0\
    );
\time_out_counter[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(10),
      O => \time_out_counter[8]_i_3__0_n_0\
    );
\time_out_counter[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(9),
      O => \time_out_counter[8]_i_4__0_n_0\
    );
\time_out_counter[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(8),
      O => \time_out_counter[8]_i_5__0_n_0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_7\,
      Q => time_out_counter_reg(0),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \time_out_counter_reg[0]_i_2__0_n_0\,
      CO(2) => \time_out_counter_reg[0]_i_2__0_n_1\,
      CO(1) => \time_out_counter_reg[0]_i_2__0_n_2\,
      CO(0) => \time_out_counter_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \time_out_counter_reg[0]_i_2__0_n_4\,
      O(2) => \time_out_counter_reg[0]_i_2__0_n_5\,
      O(1) => \time_out_counter_reg[0]_i_2__0_n_6\,
      O(0) => \time_out_counter_reg[0]_i_2__0_n_7\,
      S(3) => \time_out_counter[0]_i_6__0_n_0\,
      S(2) => \time_out_counter[0]_i_7__0_n_0\,
      S(1) => \time_out_counter[0]_i_8__0_n_0\,
      S(0) => \time_out_counter[0]_i_9__0_n_0\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_5\,
      Q => time_out_counter_reg(10),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_4\,
      Q => time_out_counter_reg(11),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_7\,
      Q => time_out_counter_reg(12),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[8]_i_1__0_n_0\,
      CO(3) => \time_out_counter_reg[12]_i_1__0_n_0\,
      CO(2) => \time_out_counter_reg[12]_i_1__0_n_1\,
      CO(1) => \time_out_counter_reg[12]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[12]_i_1__0_n_4\,
      O(2) => \time_out_counter_reg[12]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[12]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[12]_i_1__0_n_7\,
      S(3) => \time_out_counter[12]_i_2__0_n_0\,
      S(2) => \time_out_counter[12]_i_3__0_n_0\,
      S(1) => \time_out_counter[12]_i_4__0_n_0\,
      S(0) => \time_out_counter[12]_i_5__0_n_0\
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_6\,
      Q => time_out_counter_reg(13),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_5\,
      Q => time_out_counter_reg(14),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_4\,
      Q => time_out_counter_reg(15),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__0_n_7\,
      Q => time_out_counter_reg(16),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[12]_i_1__0_n_0\,
      CO(3 downto 1) => \NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \time_out_counter_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1__0_O_UNCONNECTED\(3 downto 2),
      O(1) => \time_out_counter_reg[16]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[16]_i_1__0_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \time_out_counter[16]_i_2__0_n_0\,
      S(0) => \time_out_counter[16]_i_3__0_n_0\
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__0_n_6\,
      Q => time_out_counter_reg(17),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_6\,
      Q => time_out_counter_reg(1),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_5\,
      Q => time_out_counter_reg(2),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_4\,
      Q => time_out_counter_reg(3),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_7\,
      Q => time_out_counter_reg(4),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[0]_i_2__0_n_0\,
      CO(3) => \time_out_counter_reg[4]_i_1__0_n_0\,
      CO(2) => \time_out_counter_reg[4]_i_1__0_n_1\,
      CO(1) => \time_out_counter_reg[4]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[4]_i_1__0_n_4\,
      O(2) => \time_out_counter_reg[4]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[4]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[4]_i_1__0_n_7\,
      S(3) => \time_out_counter[4]_i_2__0_n_0\,
      S(2) => \time_out_counter[4]_i_3__0_n_0\,
      S(1) => \time_out_counter[4]_i_4__0_n_0\,
      S(0) => \time_out_counter[4]_i_5__0_n_0\
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_6\,
      Q => time_out_counter_reg(5),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_5\,
      Q => time_out_counter_reg(6),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_4\,
      Q => time_out_counter_reg(7),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_7\,
      Q => time_out_counter_reg(8),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[4]_i_1__0_n_0\,
      CO(3) => \time_out_counter_reg[8]_i_1__0_n_0\,
      CO(2) => \time_out_counter_reg[8]_i_1__0_n_1\,
      CO(1) => \time_out_counter_reg[8]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[8]_i_1__0_n_4\,
      O(2) => \time_out_counter_reg[8]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[8]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[8]_i_1__0_n_7\,
      S(3) => \time_out_counter[8]_i_2__0_n_0\,
      S(2) => \time_out_counter[8]_i_3__0_n_0\,
      S(1) => \time_out_counter[8]_i_4__0_n_0\,
      S(0) => \time_out_counter[8]_i_5__0_n_0\
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_6\,
      Q => time_out_counter_reg(9),
      R => reset_time_out_reg_n_0
    );
\time_out_wait_bypass_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => time_out_wait_bypass_reg_n_0,
      I1 => \wait_bypass_count[0]_i_4__0_n_0\,
      I2 => tx_fsm_reset_done_int_s3_reg_n_0,
      I3 => run_phase_alignment_int_s3_reg_n_0,
      O => \time_out_wait_bypass_i_1__0_n_0\
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_txusrclk_in,
      CE => '1',
      D => \time_out_wait_bypass_i_1__0_n_0\,
      Q => time_out_wait_bypass_reg_n_0,
      R => '0'
    );
time_out_wait_bypass_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => time_out_wait_bypass_s2,
      Q => time_out_wait_bypass_s3,
      R => '0'
    );
\time_tlock_max_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AABAAAAA"
    )
        port map (
      I0 => time_tlock_max_reg_n_0,
      I1 => \time_tlock_max_i_2__2_n_0\,
      I2 => time_out_counter_reg(4),
      I3 => \time_out_counter[0]_i_4__0_n_0\,
      I4 => \time_tlock_max_i_3__2_n_0\,
      I5 => reset_time_out_reg_n_0,
      O => \time_tlock_max_i_1__2_n_0\
    );
\time_tlock_max_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => time_out_counter_reg(2),
      I1 => time_out_counter_reg(3),
      I2 => time_out_counter_reg(0),
      I3 => time_out_counter_reg(1),
      I4 => \time_out_counter[0]_i_10__0_n_0\,
      O => \time_tlock_max_i_2__2_n_0\
    );
\time_tlock_max_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => time_out_counter_reg(13),
      I1 => time_out_counter_reg(11),
      I2 => time_out_counter_reg(9),
      I3 => time_out_counter_reg(6),
      I4 => time_out_counter_reg(17),
      I5 => time_out_counter_reg(16),
      O => \time_tlock_max_i_3__2_n_0\
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_tlock_max_i_1__2_n_0\,
      Q => time_tlock_max_reg_n_0,
      R => '0'
    );
\tx_fsm_reset_done_int_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0008"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(0),
      I2 => tx_state(2),
      I3 => tx_state(1),
      I4 => \^gt1_tx_fsm_reset_done_out\,
      O => \tx_fsm_reset_done_int_i_1__0_n_0\
    );
tx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \tx_fsm_reset_done_int_i_1__0_n_0\,
      Q => \^gt1_tx_fsm_reset_done_out\,
      R => soft_reset_tx_in
    );
tx_fsm_reset_done_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_txusrclk_in,
      CE => '1',
      D => tx_fsm_reset_done_int_s2,
      Q => tx_fsm_reset_done_int_s3_reg_n_0,
      R => '0'
    );
txresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => txresetdone_s2,
      Q => txresetdone_s3,
      R => '0'
    );
\wait_bypass_count[0]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      I1 => wait_bypass_count_reg(15),
      I2 => wait_bypass_count_reg(16),
      I3 => wait_bypass_count_reg(2),
      I4 => wait_bypass_count_reg(1),
      O => \wait_bypass_count[0]_i_10__0_n_0\
    );
\wait_bypass_count[0]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => wait_bypass_count_reg(12),
      I1 => wait_bypass_count_reg(11),
      I2 => wait_bypass_count_reg(14),
      I3 => wait_bypass_count_reg(13),
      O => \wait_bypass_count[0]_i_11__0_n_0\
    );
\wait_bypass_count[0]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => wait_bypass_count_reg(8),
      I1 => wait_bypass_count_reg(7),
      I2 => wait_bypass_count_reg(10),
      I3 => wait_bypass_count_reg(9),
      O => \wait_bypass_count[0]_i_12__0_n_0\
    );
\wait_bypass_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => run_phase_alignment_int_s3_reg_n_0,
      O => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wait_bypass_count[0]_i_4__0_n_0\,
      I1 => tx_fsm_reset_done_int_s3_reg_n_0,
      O => \wait_bypass_count[0]_i_2__0_n_0\
    );
\wait_bypass_count[0]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_bypass_count[0]_i_9__0_n_0\,
      I1 => \wait_bypass_count[0]_i_10__0_n_0\,
      I2 => \wait_bypass_count[0]_i_11__0_n_0\,
      I3 => \wait_bypass_count[0]_i_12__0_n_0\,
      O => \wait_bypass_count[0]_i_4__0_n_0\
    );
\wait_bypass_count[0]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(3),
      O => \wait_bypass_count[0]_i_5__0_n_0\
    );
\wait_bypass_count[0]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(2),
      O => \wait_bypass_count[0]_i_6__0_n_0\
    );
\wait_bypass_count[0]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(1),
      O => \wait_bypass_count[0]_i_7__0_n_0\
    );
\wait_bypass_count[0]_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      O => \wait_bypass_count[0]_i_8__0_n_0\
    );
\wait_bypass_count[0]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => wait_bypass_count_reg(4),
      I1 => wait_bypass_count_reg(3),
      I2 => wait_bypass_count_reg(6),
      I3 => wait_bypass_count_reg(5),
      O => \wait_bypass_count[0]_i_9__0_n_0\
    );
\wait_bypass_count[12]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(15),
      O => \wait_bypass_count[12]_i_2__0_n_0\
    );
\wait_bypass_count[12]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(14),
      O => \wait_bypass_count[12]_i_3__0_n_0\
    );
\wait_bypass_count[12]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(13),
      O => \wait_bypass_count[12]_i_4__0_n_0\
    );
\wait_bypass_count[12]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(12),
      O => \wait_bypass_count[12]_i_5__0_n_0\
    );
\wait_bypass_count[16]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(16),
      O => \wait_bypass_count[16]_i_2__0_n_0\
    );
\wait_bypass_count[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(7),
      O => \wait_bypass_count[4]_i_2__0_n_0\
    );
\wait_bypass_count[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(6),
      O => \wait_bypass_count[4]_i_3__0_n_0\
    );
\wait_bypass_count[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(5),
      O => \wait_bypass_count[4]_i_4__0_n_0\
    );
\wait_bypass_count[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(4),
      O => \wait_bypass_count[4]_i_5__0_n_0\
    );
\wait_bypass_count[8]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(11),
      O => \wait_bypass_count[8]_i_2__0_n_0\
    );
\wait_bypass_count[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(10),
      O => \wait_bypass_count[8]_i_3__0_n_0\
    );
\wait_bypass_count[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(9),
      O => \wait_bypass_count[8]_i_4__0_n_0\
    );
\wait_bypass_count[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_bypass_count_reg(8),
      O => \wait_bypass_count[8]_i_5__0_n_0\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_txusrclk_in,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_7\,
      Q => wait_bypass_count_reg(0),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[0]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_bypass_count_reg[0]_i_3__0_n_0\,
      CO(2) => \wait_bypass_count_reg[0]_i_3__0_n_1\,
      CO(1) => \wait_bypass_count_reg[0]_i_3__0_n_2\,
      CO(0) => \wait_bypass_count_reg[0]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \wait_bypass_count_reg[0]_i_3__0_n_4\,
      O(2) => \wait_bypass_count_reg[0]_i_3__0_n_5\,
      O(1) => \wait_bypass_count_reg[0]_i_3__0_n_6\,
      O(0) => \wait_bypass_count_reg[0]_i_3__0_n_7\,
      S(3) => \wait_bypass_count[0]_i_5__0_n_0\,
      S(2) => \wait_bypass_count[0]_i_6__0_n_0\,
      S(1) => \wait_bypass_count[0]_i_7__0_n_0\,
      S(0) => \wait_bypass_count[0]_i_8__0_n_0\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_txusrclk_in,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_5\,
      Q => wait_bypass_count_reg(10),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_txusrclk_in,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_4\,
      Q => wait_bypass_count_reg(11),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_txusrclk_in,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[12]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(12),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[8]_i_1__0_n_0\,
      CO(3) => \wait_bypass_count_reg[12]_i_1__0_n_0\,
      CO(2) => \wait_bypass_count_reg[12]_i_1__0_n_1\,
      CO(1) => \wait_bypass_count_reg[12]_i_1__0_n_2\,
      CO(0) => \wait_bypass_count_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[12]_i_1__0_n_4\,
      O(2) => \wait_bypass_count_reg[12]_i_1__0_n_5\,
      O(1) => \wait_bypass_count_reg[12]_i_1__0_n_6\,
      O(0) => \wait_bypass_count_reg[12]_i_1__0_n_7\,
      S(3) => \wait_bypass_count[12]_i_2__0_n_0\,
      S(2) => \wait_bypass_count[12]_i_3__0_n_0\,
      S(1) => \wait_bypass_count[12]_i_4__0_n_0\,
      S(0) => \wait_bypass_count[12]_i_5__0_n_0\
    );
\wait_bypass_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_txusrclk_in,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[12]_i_1__0_n_6\,
      Q => wait_bypass_count_reg(13),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_txusrclk_in,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[12]_i_1__0_n_5\,
      Q => wait_bypass_count_reg(14),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_txusrclk_in,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[12]_i_1__0_n_4\,
      Q => wait_bypass_count_reg(15),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_txusrclk_in,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[16]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(16),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[12]_i_1__0_n_0\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[16]_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_wait_bypass_count_reg[16]_i_1__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \wait_bypass_count_reg[16]_i_1__0_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \wait_bypass_count[16]_i_2__0_n_0\
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_txusrclk_in,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_6\,
      Q => wait_bypass_count_reg(1),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_txusrclk_in,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_5\,
      Q => wait_bypass_count_reg(2),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_txusrclk_in,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_4\,
      Q => wait_bypass_count_reg(3),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_txusrclk_in,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(4),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[0]_i_3__0_n_0\,
      CO(3) => \wait_bypass_count_reg[4]_i_1__0_n_0\,
      CO(2) => \wait_bypass_count_reg[4]_i_1__0_n_1\,
      CO(1) => \wait_bypass_count_reg[4]_i_1__0_n_2\,
      CO(0) => \wait_bypass_count_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[4]_i_1__0_n_4\,
      O(2) => \wait_bypass_count_reg[4]_i_1__0_n_5\,
      O(1) => \wait_bypass_count_reg[4]_i_1__0_n_6\,
      O(0) => \wait_bypass_count_reg[4]_i_1__0_n_7\,
      S(3) => \wait_bypass_count[4]_i_2__0_n_0\,
      S(2) => \wait_bypass_count[4]_i_3__0_n_0\,
      S(1) => \wait_bypass_count[4]_i_4__0_n_0\,
      S(0) => \wait_bypass_count[4]_i_5__0_n_0\
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_txusrclk_in,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_6\,
      Q => wait_bypass_count_reg(5),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_txusrclk_in,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_5\,
      Q => wait_bypass_count_reg(6),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_txusrclk_in,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_4\,
      Q => wait_bypass_count_reg(7),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_txusrclk_in,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(8),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[4]_i_1__0_n_0\,
      CO(3) => \wait_bypass_count_reg[8]_i_1__0_n_0\,
      CO(2) => \wait_bypass_count_reg[8]_i_1__0_n_1\,
      CO(1) => \wait_bypass_count_reg[8]_i_1__0_n_2\,
      CO(0) => \wait_bypass_count_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[8]_i_1__0_n_4\,
      O(2) => \wait_bypass_count_reg[8]_i_1__0_n_5\,
      O(1) => \wait_bypass_count_reg[8]_i_1__0_n_6\,
      O(0) => \wait_bypass_count_reg[8]_i_1__0_n_7\,
      S(3) => \wait_bypass_count[8]_i_2__0_n_0\,
      S(2) => \wait_bypass_count[8]_i_3__0_n_0\,
      S(1) => \wait_bypass_count[8]_i_4__0_n_0\,
      S(0) => \wait_bypass_count[8]_i_5__0_n_0\
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_txusrclk_in,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_6\,
      Q => wait_bypass_count_reg(9),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_time_cnt[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"040C"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(0),
      I2 => tx_state(3),
      I3 => tx_state(1),
      O => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      I1 => wait_time_cnt_reg(0),
      I2 => wait_time_cnt_reg(3),
      I3 => wait_time_cnt_reg(2),
      I4 => \wait_time_cnt[0]_i_4__0_n_0\,
      I5 => \wait_time_cnt[0]_i_5__0_n_0\,
      O => \wait_time_cnt[0]_i_2__0_n_0\
    );
\wait_time_cnt[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      I1 => wait_time_cnt_reg(15),
      I2 => wait_time_cnt_reg(12),
      I3 => wait_time_cnt_reg(13),
      I4 => wait_time_cnt_reg(11),
      I5 => wait_time_cnt_reg(10),
      O => \wait_time_cnt[0]_i_4__0_n_0\
    );
\wait_time_cnt[0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      I1 => wait_time_cnt_reg(9),
      I2 => wait_time_cnt_reg(6),
      I3 => wait_time_cnt_reg(7),
      I4 => wait_time_cnt_reg(5),
      I5 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[0]_i_5__0_n_0\
    );
\wait_time_cnt[0]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[0]_i_6__0_n_0\
    );
\wait_time_cnt[0]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(2),
      O => \wait_time_cnt[0]_i_7__0_n_0\
    );
\wait_time_cnt[0]_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      O => \wait_time_cnt[0]_i_8__0_n_0\
    );
\wait_time_cnt[0]_i_9__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      O => \wait_time_cnt[0]_i_9__0_n_0\
    );
\wait_time_cnt[12]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      O => \wait_time_cnt[12]_i_2__0_n_0\
    );
\wait_time_cnt[12]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      O => \wait_time_cnt[12]_i_3__0_n_0\
    );
\wait_time_cnt[12]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(13),
      O => \wait_time_cnt[12]_i_4__0_n_0\
    );
\wait_time_cnt[12]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      O => \wait_time_cnt[12]_i_5__0_n_0\
    );
\wait_time_cnt[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      O => \wait_time_cnt[4]_i_2__0_n_0\
    );
\wait_time_cnt[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[4]_i_3__0_n_0\
    );
\wait_time_cnt[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[4]_i_4__0_n_0\
    );
\wait_time_cnt[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[4]_i_5__0_n_0\
    );
\wait_time_cnt[8]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(11),
      O => \wait_time_cnt[8]_i_2__0_n_0\
    );
\wait_time_cnt[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(10),
      O => \wait_time_cnt[8]_i_3__0_n_0\
    );
\wait_time_cnt[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(9),
      O => \wait_time_cnt[8]_i_4__0_n_0\
    );
\wait_time_cnt[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      O => \wait_time_cnt[8]_i_5__0_n_0\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[0]_i_3__0_n_7\,
      Q => wait_time_cnt_reg(0),
      R => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[0]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_time_cnt_reg[0]_i_3__0_n_0\,
      CO(2) => \wait_time_cnt_reg[0]_i_3__0_n_1\,
      CO(1) => \wait_time_cnt_reg[0]_i_3__0_n_2\,
      CO(0) => \wait_time_cnt_reg[0]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[0]_i_3__0_n_4\,
      O(2) => \wait_time_cnt_reg[0]_i_3__0_n_5\,
      O(1) => \wait_time_cnt_reg[0]_i_3__0_n_6\,
      O(0) => \wait_time_cnt_reg[0]_i_3__0_n_7\,
      S(3) => \wait_time_cnt[0]_i_6__0_n_0\,
      S(2) => \wait_time_cnt[0]_i_7__0_n_0\,
      S(1) => \wait_time_cnt[0]_i_8__0_n_0\,
      S(0) => \wait_time_cnt[0]_i_9__0_n_0\
    );
\wait_time_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[8]_i_1__0_n_5\,
      Q => wait_time_cnt_reg(10),
      R => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[8]_i_1__0_n_4\,
      Q => wait_time_cnt_reg(11),
      R => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[12]_i_1__0_n_7\,
      Q => wait_time_cnt_reg(12),
      R => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[8]_i_1__0_n_0\,
      CO(3) => \NLW_wait_time_cnt_reg[12]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \wait_time_cnt_reg[12]_i_1__0_n_1\,
      CO(1) => \wait_time_cnt_reg[12]_i_1__0_n_2\,
      CO(0) => \wait_time_cnt_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \wait_time_cnt_reg[12]_i_1__0_n_4\,
      O(2) => \wait_time_cnt_reg[12]_i_1__0_n_5\,
      O(1) => \wait_time_cnt_reg[12]_i_1__0_n_6\,
      O(0) => \wait_time_cnt_reg[12]_i_1__0_n_7\,
      S(3) => \wait_time_cnt[12]_i_2__0_n_0\,
      S(2) => \wait_time_cnt[12]_i_3__0_n_0\,
      S(1) => \wait_time_cnt[12]_i_4__0_n_0\,
      S(0) => \wait_time_cnt[12]_i_5__0_n_0\
    );
\wait_time_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[12]_i_1__0_n_6\,
      Q => wait_time_cnt_reg(13),
      R => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[12]_i_1__0_n_5\,
      Q => wait_time_cnt_reg(14),
      R => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[12]_i_1__0_n_4\,
      Q => wait_time_cnt_reg(15),
      R => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[0]_i_3__0_n_6\,
      Q => wait_time_cnt_reg(1),
      R => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[0]_i_3__0_n_5\,
      Q => wait_time_cnt_reg(2),
      R => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[0]_i_3__0_n_4\,
      Q => wait_time_cnt_reg(3),
      S => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[4]_i_1__0_n_7\,
      Q => wait_time_cnt_reg(4),
      R => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[0]_i_3__0_n_0\,
      CO(3) => \wait_time_cnt_reg[4]_i_1__0_n_0\,
      CO(2) => \wait_time_cnt_reg[4]_i_1__0_n_1\,
      CO(1) => \wait_time_cnt_reg[4]_i_1__0_n_2\,
      CO(0) => \wait_time_cnt_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[4]_i_1__0_n_4\,
      O(2) => \wait_time_cnt_reg[4]_i_1__0_n_5\,
      O(1) => \wait_time_cnt_reg[4]_i_1__0_n_6\,
      O(0) => \wait_time_cnt_reg[4]_i_1__0_n_7\,
      S(3) => \wait_time_cnt[4]_i_2__0_n_0\,
      S(2) => \wait_time_cnt[4]_i_3__0_n_0\,
      S(1) => \wait_time_cnt[4]_i_4__0_n_0\,
      S(0) => \wait_time_cnt[4]_i_5__0_n_0\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[4]_i_1__0_n_6\,
      Q => wait_time_cnt_reg(5),
      S => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[4]_i_1__0_n_5\,
      Q => wait_time_cnt_reg(6),
      S => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[4]_i_1__0_n_4\,
      Q => wait_time_cnt_reg(7),
      S => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[8]_i_1__0_n_7\,
      Q => wait_time_cnt_reg(8),
      S => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[4]_i_1__0_n_0\,
      CO(3) => \wait_time_cnt_reg[8]_i_1__0_n_0\,
      CO(2) => \wait_time_cnt_reg[8]_i_1__0_n_1\,
      CO(1) => \wait_time_cnt_reg[8]_i_1__0_n_2\,
      CO(0) => \wait_time_cnt_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[8]_i_1__0_n_4\,
      O(2) => \wait_time_cnt_reg[8]_i_1__0_n_5\,
      O(1) => \wait_time_cnt_reg[8]_i_1__0_n_6\,
      O(0) => \wait_time_cnt_reg[8]_i_1__0_n_7\,
      S(3) => \wait_time_cnt[8]_i_2__0_n_0\,
      S(2) => \wait_time_cnt[8]_i_3__0_n_0\,
      S(1) => \wait_time_cnt[8]_i_4__0_n_0\,
      S(0) => \wait_time_cnt[8]_i_5__0_n_0\
    );
\wait_time_cnt_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[8]_i_1__0_n_6\,
      Q => wait_time_cnt_reg(9),
      S => \wait_time_cnt[0]_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_gtx3g_multi_gt is
  port (
    gt0_drprdy_out : out STD_LOGIC;
    gt0_eyescandataerror_out : out STD_LOGIC;
    gt0_gtxtxn_out : out STD_LOGIC;
    gt0_gtxtxp_out : out STD_LOGIC;
    gt0_rxbyteisaligned_out : out STD_LOGIC;
    gt0_rxbyterealign_out : out STD_LOGIC;
    gt0_rxcommadet_out : out STD_LOGIC;
    gt0_rxoutclkfabric_out : out STD_LOGIC;
    gt0_rxprbserr_out : out STD_LOGIC;
    gt0_rxratedone_out : out STD_LOGIC;
    gt0_rxresetdone_out : out STD_LOGIC;
    U0_TXDLYSRESETDONE : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_txoutclk_out : out STD_LOGIC;
    gt0_txoutclkfabric_out : out STD_LOGIC;
    gt0_txoutclkpcs_out : out STD_LOGIC;
    U0_TXPHALIGNDONE : out STD_LOGIC_VECTOR ( 1 downto 0 );
    U0_TXPHINITDONE : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_txresetdone_out : out STD_LOGIC;
    gt0_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxdata_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt0_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt0_rxchariscomma_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxcharisk_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxdisperr_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxnotintable_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_drprdy_out : out STD_LOGIC;
    gt1_eyescandataerror_out : out STD_LOGIC;
    gt1_gtxtxn_out : out STD_LOGIC;
    gt1_gtxtxp_out : out STD_LOGIC;
    gt1_rxbyteisaligned_out : out STD_LOGIC;
    gt1_rxbyterealign_out : out STD_LOGIC;
    gt1_rxcommadet_out : out STD_LOGIC;
    gt1_rxoutclkfabric_out : out STD_LOGIC;
    gt1_rxprbserr_out : out STD_LOGIC;
    gt1_rxratedone_out : out STD_LOGIC;
    gt1_rxresetdone_out : out STD_LOGIC;
    gt1_txoutclk_out : out STD_LOGIC;
    gt1_txoutclkfabric_out : out STD_LOGIC;
    gt1_txoutclkpcs_out : out STD_LOGIC;
    gt1_txresetdone_out : out STD_LOGIC;
    gt1_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt1_rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_rxdata_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt1_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt1_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt1_rxchariscomma_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_rxcharisk_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_rxdisperr_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_rxnotintable_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_drpclk_in : in STD_LOGIC;
    gt0_drpen_in : in STD_LOGIC;
    gt0_drpwe_in : in STD_LOGIC;
    gt0_eyescanreset_in : in STD_LOGIC;
    gt0_eyescantrigger_in : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_gttxreset_in : in STD_LOGIC;
    gt0_gtxrxn_in : in STD_LOGIC;
    gt0_gtxrxp_in : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    gt0_rxbufreset_in : in STD_LOGIC;
    gt0_rxcdrhold_in : in STD_LOGIC;
    gt0_rxdfelpmreset_in : in STD_LOGIC;
    gt0_rxlpmen_in : in STD_LOGIC;
    gt0_rxmcommaalignen_in : in STD_LOGIC;
    gt0_rxpcommaalignen_in : in STD_LOGIC;
    gt0_rxpcsreset_in : in STD_LOGIC;
    gt0_rxpmareset_in : in STD_LOGIC;
    gt0_rxpolarity_in : in STD_LOGIC;
    gt0_rxprbscntreset_in : in STD_LOGIC;
    gt0_rxuserrdy_in : in STD_LOGIC;
    gt0_rxusrclk_in : in STD_LOGIC;
    gt0_rxusrclk2_in : in STD_LOGIC;
    gt0_txdlyen_in : in STD_LOGIC;
    U0_TXDLYSRESET : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_txelecidle_in : in STD_LOGIC;
    gt0_txpcsreset_in : in STD_LOGIC;
    U0_TXPHALIGN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    U0_TXPHINIT : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_txpmareset_in : in STD_LOGIC;
    gt0_txpolarity_in : in STD_LOGIC;
    gt0_txprbsforceerr_in : in STD_LOGIC;
    gt0_txuserrdy_in : in STD_LOGIC;
    gt0_txusrclk_in : in STD_LOGIC;
    gt0_txusrclk2_in : in STD_LOGIC;
    gt0_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt0_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt0_txdata_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_tx8b10bbypass_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_txcharisk_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt1_drpclk_in : in STD_LOGIC;
    gt1_drpen_in : in STD_LOGIC;
    gt1_drpwe_in : in STD_LOGIC;
    gt1_eyescanreset_in : in STD_LOGIC;
    gt1_eyescantrigger_in : in STD_LOGIC;
    gtrxreset_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt1_gttxreset_in : in STD_LOGIC;
    gt1_gtxrxn_in : in STD_LOGIC;
    gt1_gtxrxp_in : in STD_LOGIC;
    gt1_rxbufreset_in : in STD_LOGIC;
    gt1_rxcdrhold_in : in STD_LOGIC;
    gt1_rxdfelpmreset_in : in STD_LOGIC;
    gt1_rxlpmen_in : in STD_LOGIC;
    gt1_rxmcommaalignen_in : in STD_LOGIC;
    gt1_rxpcommaalignen_in : in STD_LOGIC;
    gt1_rxpcsreset_in : in STD_LOGIC;
    gt1_rxpmareset_in : in STD_LOGIC;
    gt1_rxpolarity_in : in STD_LOGIC;
    gt1_rxprbscntreset_in : in STD_LOGIC;
    gt1_rxuserrdy_in : in STD_LOGIC;
    gt1_rxusrclk_in : in STD_LOGIC;
    gt1_rxusrclk2_in : in STD_LOGIC;
    gt1_txelecidle_in : in STD_LOGIC;
    gt1_txpcsreset_in : in STD_LOGIC;
    gt1_txpmareset_in : in STD_LOGIC;
    gt1_txpolarity_in : in STD_LOGIC;
    gt1_txprbsforceerr_in : in STD_LOGIC;
    gt1_txuserrdy_in : in STD_LOGIC;
    gt1_txusrclk_in : in STD_LOGIC;
    gt1_txusrclk2_in : in STD_LOGIC;
    gt1_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt1_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt1_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt1_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt1_txdata_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt1_tx8b10bbypass_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_txcharisk_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_gtx3g_multi_gt : entity is "gtx3g_multi_gt";
end gtx3g_bert_0_gtx3g_multi_gt;

architecture STRUCTURE of gtx3g_bert_0_gtx3g_multi_gt is
begin
gt0_gtx3g_i: entity work.gtx3g_bert_0_gtx3g_GT
     port map (
      SR(0) => SR(0),
      U0_TXDLYSRESET(0) => U0_TXDLYSRESET(0),
      U0_TXDLYSRESETDONE(0) => U0_TXDLYSRESETDONE(0),
      U0_TXPHALIGN(0) => U0_TXPHALIGN(0),
      U0_TXPHALIGNDONE(0) => U0_TXPHALIGNDONE(0),
      U0_TXPHINIT(0) => U0_TXPHINIT(0),
      U0_TXPHINITDONE(0) => U0_TXPHINITDONE(0),
      gt0_dmonitorout_out(7 downto 0) => gt0_dmonitorout_out(7 downto 0),
      gt0_drpaddr_in(8 downto 0) => gt0_drpaddr_in(8 downto 0),
      gt0_drpclk_in => gt0_drpclk_in,
      gt0_drpdi_in(15 downto 0) => gt0_drpdi_in(15 downto 0),
      gt0_drpdo_out(15 downto 0) => gt0_drpdo_out(15 downto 0),
      gt0_drpen_in => gt0_drpen_in,
      gt0_drprdy_out => gt0_drprdy_out,
      gt0_drpwe_in => gt0_drpwe_in,
      gt0_eyescandataerror_out => gt0_eyescandataerror_out,
      gt0_eyescanreset_in => gt0_eyescanreset_in,
      gt0_eyescantrigger_in => gt0_eyescantrigger_in,
      gt0_gttxreset_in => gt0_gttxreset_in,
      gt0_gtxrxn_in => gt0_gtxrxn_in,
      gt0_gtxrxp_in => gt0_gtxrxp_in,
      gt0_gtxtxn_out => gt0_gtxtxn_out,
      gt0_gtxtxp_out => gt0_gtxtxp_out,
      gt0_loopback_in(2 downto 0) => gt0_loopback_in(2 downto 0),
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gt0_rxbufreset_in => gt0_rxbufreset_in,
      gt0_rxbufstatus_out(2 downto 0) => gt0_rxbufstatus_out(2 downto 0),
      gt0_rxbyteisaligned_out => gt0_rxbyteisaligned_out,
      gt0_rxbyterealign_out => gt0_rxbyterealign_out,
      gt0_rxcdrhold_in => gt0_rxcdrhold_in,
      gt0_rxchariscomma_out(1 downto 0) => gt0_rxchariscomma_out(1 downto 0),
      gt0_rxcharisk_out(1 downto 0) => gt0_rxcharisk_out(1 downto 0),
      gt0_rxclkcorcnt_out(1 downto 0) => gt0_rxclkcorcnt_out(1 downto 0),
      gt0_rxcommadet_out => gt0_rxcommadet_out,
      gt0_rxdata_out(15 downto 0) => gt0_rxdata_out(15 downto 0),
      gt0_rxdfelpmreset_in => gt0_rxdfelpmreset_in,
      gt0_rxdisperr_out(1 downto 0) => gt0_rxdisperr_out(1 downto 0),
      gt0_rxlpmen_in => gt0_rxlpmen_in,
      gt0_rxmcommaalignen_in => gt0_rxmcommaalignen_in,
      gt0_rxmonitorout_out(6 downto 0) => gt0_rxmonitorout_out(6 downto 0),
      gt0_rxmonitorsel_in(1 downto 0) => gt0_rxmonitorsel_in(1 downto 0),
      gt0_rxnotintable_out(1 downto 0) => gt0_rxnotintable_out(1 downto 0),
      gt0_rxoutclkfabric_out => gt0_rxoutclkfabric_out,
      gt0_rxpcommaalignen_in => gt0_rxpcommaalignen_in,
      gt0_rxpcsreset_in => gt0_rxpcsreset_in,
      gt0_rxpd_in(1 downto 0) => gt0_rxpd_in(1 downto 0),
      gt0_rxpmareset_in => gt0_rxpmareset_in,
      gt0_rxpolarity_in => gt0_rxpolarity_in,
      gt0_rxprbscntreset_in => gt0_rxprbscntreset_in,
      gt0_rxprbserr_out => gt0_rxprbserr_out,
      gt0_rxprbssel_in(2 downto 0) => gt0_rxprbssel_in(2 downto 0),
      gt0_rxrate_in(2 downto 0) => gt0_rxrate_in(2 downto 0),
      gt0_rxratedone_out => gt0_rxratedone_out,
      gt0_rxresetdone_out => gt0_rxresetdone_out,
      gt0_rxuserrdy_in => gt0_rxuserrdy_in,
      gt0_rxusrclk2_in => gt0_rxusrclk2_in,
      gt0_rxusrclk_in => gt0_rxusrclk_in,
      gt0_tx8b10bbypass_in(1 downto 0) => gt0_tx8b10bbypass_in(1 downto 0),
      gt0_txcharisk_in(1 downto 0) => gt0_txcharisk_in(1 downto 0),
      gt0_txdata_in(15 downto 0) => gt0_txdata_in(15 downto 0),
      gt0_txdiffctrl_in(3 downto 0) => gt0_txdiffctrl_in(3 downto 0),
      gt0_txdlyen_in => gt0_txdlyen_in,
      gt0_txelecidle_in => gt0_txelecidle_in,
      gt0_txoutclk_out => gt0_txoutclk_out,
      gt0_txoutclkfabric_out => gt0_txoutclkfabric_out,
      gt0_txoutclkpcs_out => gt0_txoutclkpcs_out,
      gt0_txpcsreset_in => gt0_txpcsreset_in,
      gt0_txpd_in(1 downto 0) => gt0_txpd_in(1 downto 0),
      gt0_txpmareset_in => gt0_txpmareset_in,
      gt0_txpolarity_in => gt0_txpolarity_in,
      gt0_txpostcursor_in(4 downto 0) => gt0_txpostcursor_in(4 downto 0),
      gt0_txprbsforceerr_in => gt0_txprbsforceerr_in,
      gt0_txprbssel_in(2 downto 0) => gt0_txprbssel_in(2 downto 0),
      gt0_txprecursor_in(4 downto 0) => gt0_txprecursor_in(4 downto 0),
      gt0_txresetdone_out => gt0_txresetdone_out,
      gt0_txuserrdy_in => gt0_txuserrdy_in,
      gt0_txusrclk2_in => gt0_txusrclk2_in,
      gt0_txusrclk_in => gt0_txusrclk_in
    );
gt1_gtx3g_i: entity work.gtx3g_bert_0_gtx3g_GT_3
     port map (
      U0_TXDLYSRESET(0) => U0_TXDLYSRESET(1),
      U0_TXDLYSRESETDONE(0) => U0_TXDLYSRESETDONE(1),
      U0_TXPHALIGN(0) => U0_TXPHALIGN(1),
      U0_TXPHALIGNDONE(0) => U0_TXPHALIGNDONE(1),
      U0_TXPHINIT(0) => U0_TXPHINIT(1),
      U0_TXPHINITDONE(0) => U0_TXPHINITDONE(1),
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gt1_dmonitorout_out(7 downto 0) => gt1_dmonitorout_out(7 downto 0),
      gt1_drpaddr_in(8 downto 0) => gt1_drpaddr_in(8 downto 0),
      gt1_drpclk_in => gt1_drpclk_in,
      gt1_drpdi_in(15 downto 0) => gt1_drpdi_in(15 downto 0),
      gt1_drpdo_out(15 downto 0) => gt1_drpdo_out(15 downto 0),
      gt1_drpen_in => gt1_drpen_in,
      gt1_drprdy_out => gt1_drprdy_out,
      gt1_drpwe_in => gt1_drpwe_in,
      gt1_eyescandataerror_out => gt1_eyescandataerror_out,
      gt1_eyescanreset_in => gt1_eyescanreset_in,
      gt1_eyescantrigger_in => gt1_eyescantrigger_in,
      gt1_gttxreset_in => gt1_gttxreset_in,
      gt1_gtxrxn_in => gt1_gtxrxn_in,
      gt1_gtxrxp_in => gt1_gtxrxp_in,
      gt1_gtxtxn_out => gt1_gtxtxn_out,
      gt1_gtxtxp_out => gt1_gtxtxp_out,
      gt1_loopback_in(2 downto 0) => gt1_loopback_in(2 downto 0),
      gt1_rxbufreset_in => gt1_rxbufreset_in,
      gt1_rxbufstatus_out(2 downto 0) => gt1_rxbufstatus_out(2 downto 0),
      gt1_rxbyteisaligned_out => gt1_rxbyteisaligned_out,
      gt1_rxbyterealign_out => gt1_rxbyterealign_out,
      gt1_rxcdrhold_in => gt1_rxcdrhold_in,
      gt1_rxchariscomma_out(1 downto 0) => gt1_rxchariscomma_out(1 downto 0),
      gt1_rxcharisk_out(1 downto 0) => gt1_rxcharisk_out(1 downto 0),
      gt1_rxclkcorcnt_out(1 downto 0) => gt1_rxclkcorcnt_out(1 downto 0),
      gt1_rxcommadet_out => gt1_rxcommadet_out,
      gt1_rxdata_out(15 downto 0) => gt1_rxdata_out(15 downto 0),
      gt1_rxdfelpmreset_in => gt1_rxdfelpmreset_in,
      gt1_rxdisperr_out(1 downto 0) => gt1_rxdisperr_out(1 downto 0),
      gt1_rxlpmen_in => gt1_rxlpmen_in,
      gt1_rxmcommaalignen_in => gt1_rxmcommaalignen_in,
      gt1_rxmonitorout_out(6 downto 0) => gt1_rxmonitorout_out(6 downto 0),
      gt1_rxmonitorsel_in(1 downto 0) => gt1_rxmonitorsel_in(1 downto 0),
      gt1_rxnotintable_out(1 downto 0) => gt1_rxnotintable_out(1 downto 0),
      gt1_rxoutclkfabric_out => gt1_rxoutclkfabric_out,
      gt1_rxpcommaalignen_in => gt1_rxpcommaalignen_in,
      gt1_rxpcsreset_in => gt1_rxpcsreset_in,
      gt1_rxpd_in(1 downto 0) => gt1_rxpd_in(1 downto 0),
      gt1_rxpmareset_in => gt1_rxpmareset_in,
      gt1_rxpolarity_in => gt1_rxpolarity_in,
      gt1_rxprbscntreset_in => gt1_rxprbscntreset_in,
      gt1_rxprbserr_out => gt1_rxprbserr_out,
      gt1_rxprbssel_in(2 downto 0) => gt1_rxprbssel_in(2 downto 0),
      gt1_rxrate_in(2 downto 0) => gt1_rxrate_in(2 downto 0),
      gt1_rxratedone_out => gt1_rxratedone_out,
      gt1_rxresetdone_out => gt1_rxresetdone_out,
      gt1_rxuserrdy_in => gt1_rxuserrdy_in,
      gt1_rxusrclk2_in => gt1_rxusrclk2_in,
      gt1_rxusrclk_in => gt1_rxusrclk_in,
      gt1_tx8b10bbypass_in(1 downto 0) => gt1_tx8b10bbypass_in(1 downto 0),
      gt1_txcharisk_in(1 downto 0) => gt1_txcharisk_in(1 downto 0),
      gt1_txdata_in(15 downto 0) => gt1_txdata_in(15 downto 0),
      gt1_txdiffctrl_in(3 downto 0) => gt1_txdiffctrl_in(3 downto 0),
      gt1_txelecidle_in => gt1_txelecidle_in,
      gt1_txoutclk_out => gt1_txoutclk_out,
      gt1_txoutclkfabric_out => gt1_txoutclkfabric_out,
      gt1_txoutclkpcs_out => gt1_txoutclkpcs_out,
      gt1_txpcsreset_in => gt1_txpcsreset_in,
      gt1_txpd_in(1 downto 0) => gt1_txpd_in(1 downto 0),
      gt1_txpmareset_in => gt1_txpmareset_in,
      gt1_txpolarity_in => gt1_txpolarity_in,
      gt1_txpostcursor_in(4 downto 0) => gt1_txpostcursor_in(4 downto 0),
      gt1_txprbsforceerr_in => gt1_txprbsforceerr_in,
      gt1_txprbssel_in(2 downto 0) => gt1_txprbssel_in(2 downto 0),
      gt1_txprecursor_in(4 downto 0) => gt1_txprecursor_in(4 downto 0),
      gt1_txresetdone_out => gt1_txresetdone_out,
      gt1_txuserrdy_in => gt1_txuserrdy_in,
      gt1_txusrclk2_in => gt1_txusrclk2_in,
      gt1_txusrclk_in => gt1_txusrclk_in,
      gtrxreset_i_reg(0) => gtrxreset_i_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_pattern_gen is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tx_data_reg_reg[1]\ : out STD_LOGIC;
    \tx_data_reg_reg[11]\ : out STD_LOGIC;
    pattern_rst_reg : in STD_LOGIC;
    GT0_TXUSRCLK_OUT : in STD_LOGIC;
    pattern_pause_reg : in STD_LOGIC;
    \hor_parity_word_reg_reg[2]\ : in STD_LOGIC;
    \block_word_cnt_reg[3]\ : in STD_LOGIC;
    \block_word_cnt_reg[2]\ : in STD_LOGIC;
    \pattern_reg_reg[8]_0\ : in STD_LOGIC;
    \block_word_cnt_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \block_word_cnt_reg[0]\ : in STD_LOGIC;
    \ver_parity_word_reg_reg[4]\ : in STD_LOGIC;
    \block_word_cnt_reg[4]_0\ : in STD_LOGIC;
    \block_word_cnt_reg[0]_0\ : in STD_LOGIC;
    test_init_cnt_reg : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \block_word_cnt_reg[4]_1\ : in STD_LOGIC;
    \block_word_cnt_reg[2]_0\ : in STD_LOGIC;
    \block_word_cnt_reg[0]_1\ : in STD_LOGIC;
    \pattern_reg_reg[5]_0\ : in STD_LOGIC;
    \pattern_reg_reg[7]_0\ : in STD_LOGIC;
    \pattern_reg_reg[9]_0\ : in STD_LOGIC;
    \block_word_cnt_reg[2]_1\ : in STD_LOGIC;
    \block_word_cnt_reg[2]_2\ : in STD_LOGIC;
    \test_init_cnt_reg[12]\ : in STD_LOGIC;
    \block_word_cnt_reg[0]_2\ : in STD_LOGIC;
    \ver_parity_word_reg_reg[13]\ : in STD_LOGIC;
    \ver_parity_word_reg_reg[14]\ : in STD_LOGIC;
    \ver_parity_word_reg_reg[15]\ : in STD_LOGIC;
    \block_word_cnt_reg[1]\ : in STD_LOGIC;
    \block_word_cnt_reg[1]_0\ : in STD_LOGIC;
    \test_init_cnt_reg_3__s_port_\ : in STD_LOGIC;
    PATTERN_MODE : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_pattern_gen : entity is "pattern_gen";
end gtx3g_bert_0_pattern_gen;

architecture STRUCTURE of gtx3g_bert_0_pattern_gen is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal bram_gen_inst1_n_10 : STD_LOGIC;
  signal bram_gen_inst1_n_11 : STD_LOGIC;
  signal bram_gen_inst1_n_12 : STD_LOGIC;
  signal bram_gen_inst1_n_13 : STD_LOGIC;
  signal bram_gen_inst1_n_14 : STD_LOGIC;
  signal bram_gen_inst1_n_15 : STD_LOGIC;
  signal bram_gen_inst1_n_16 : STD_LOGIC;
  signal bram_gen_inst1_n_17 : STD_LOGIC;
  signal bram_gen_inst1_n_7 : STD_LOGIC;
  signal bram_gen_inst1_n_8 : STD_LOGIC;
  signal bram_gen_inst1_n_9 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pattern_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pattern_word : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal prbs15_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal prbs20_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal prbs23_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal prbs31_gen_inst1_n_0 : STD_LOGIC;
  signal prbs31_gen_inst1_n_1 : STD_LOGIC;
  signal prbs31_gen_inst1_n_10 : STD_LOGIC;
  signal prbs31_gen_inst1_n_11 : STD_LOGIC;
  signal prbs31_gen_inst1_n_12 : STD_LOGIC;
  signal prbs31_gen_inst1_n_13 : STD_LOGIC;
  signal prbs31_gen_inst1_n_14 : STD_LOGIC;
  signal prbs31_gen_inst1_n_15 : STD_LOGIC;
  signal prbs31_gen_inst1_n_16 : STD_LOGIC;
  signal prbs31_gen_inst1_n_17 : STD_LOGIC;
  signal prbs31_gen_inst1_n_18 : STD_LOGIC;
  signal prbs31_gen_inst1_n_2 : STD_LOGIC;
  signal prbs31_gen_inst1_n_3 : STD_LOGIC;
  signal prbs31_gen_inst1_n_4 : STD_LOGIC;
  signal prbs31_gen_inst1_n_5 : STD_LOGIC;
  signal prbs31_gen_inst1_n_6 : STD_LOGIC;
  signal prbs31_gen_inst1_n_7 : STD_LOGIC;
  signal prbs31_gen_inst1_n_8 : STD_LOGIC;
  signal prbs31_gen_inst1_n_9 : STD_LOGIC;
  signal prbs7_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal prbs9_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal read_counter_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal read_counter_i_d1 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \test_init_cnt_reg_3__s_net_1\ : STD_LOGIC;
  signal \tx_data_reg[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \tx_data_reg[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \tx_data_reg[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \tx_data_reg[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \tx_data_reg[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \tx_data_reg[9]_i_2__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bram_reg[1]_i_2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \bram_reg[2]_i_2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \bram_reg[3]_i_2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \bram_reg[4]_i_2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \bram_reg[7]_i_2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \bram_reg[8]_i_2\ : label is "soft_lutpair157";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \test_init_cnt_reg_3__s_net_1\ <= \test_init_cnt_reg_3__s_port_\;
bram_gen_inst1: entity work.gtx3g_bert_0_bram_gen
     port map (
      GT0_TXUSRCLK_OUT => GT0_TXUSRCLK_OUT,
      Q(2 downto 0) => read_counter_i_d1(3 downto 1),
      \bram_reg_reg[12]_0\(3 downto 0) => read_counter_i(3 downto 0),
      p_0_in(5 downto 4) => p_0_in(8 downto 7),
      p_0_in(3 downto 1) => p_0_in(4 downto 2),
      p_0_in(0) => p_0_in(0),
      p_1_in(0) => p_1_in(0),
      pattern_pause_reg => pattern_pause_reg,
      pattern_pause_reg_reg => prbs31_gen_inst1_n_0,
      \pattern_reg_reg[12]\(10) => bram_gen_inst1_n_7,
      \pattern_reg_reg[12]\(9) => bram_gen_inst1_n_8,
      \pattern_reg_reg[12]\(8) => bram_gen_inst1_n_9,
      \pattern_reg_reg[12]\(7) => bram_gen_inst1_n_10,
      \pattern_reg_reg[12]\(6) => bram_gen_inst1_n_11,
      \pattern_reg_reg[12]\(5) => bram_gen_inst1_n_12,
      \pattern_reg_reg[12]\(4) => bram_gen_inst1_n_13,
      \pattern_reg_reg[12]\(3) => bram_gen_inst1_n_14,
      \pattern_reg_reg[12]\(2) => bram_gen_inst1_n_15,
      \pattern_reg_reg[12]\(1) => bram_gen_inst1_n_16,
      \pattern_reg_reg[12]\(0) => bram_gen_inst1_n_17,
      pattern_rst_reg => pattern_rst_reg
    );
\bram_reg[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => read_counter_i(2),
      I1 => read_counter_i(3),
      I2 => read_counter_i(1),
      O => p_0_in(0)
    );
\bram_reg[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"999A"
    )
        port map (
      I0 => read_counter_i(0),
      I1 => read_counter_i(1),
      I2 => read_counter_i(3),
      I3 => read_counter_i(2),
      O => p_0_in(2)
    );
\bram_reg[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC9A"
    )
        port map (
      I0 => read_counter_i(0),
      I1 => read_counter_i(2),
      I2 => read_counter_i(3),
      I3 => read_counter_i(1),
      O => p_0_in(3)
    );
\bram_reg[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => read_counter_i(3),
      I1 => read_counter_i(2),
      I2 => read_counter_i(1),
      I3 => read_counter_i(0),
      O => p_0_in(4)
    );
\bram_reg[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => read_counter_i(3),
      I1 => read_counter_i(0),
      I2 => read_counter_i(1),
      I3 => read_counter_i(2),
      O => p_0_in(7)
    );
\bram_reg[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => read_counter_i(3),
      I1 => read_counter_i(0),
      I2 => read_counter_i(1),
      I3 => read_counter_i(2),
      O => p_0_in(8)
    );
\i___0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => read_counter_i_d1(2),
      I1 => read_counter_i_d1(3),
      I2 => read_counter_i_d1(1),
      O => p_1_in(0)
    );
\pattern_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_reg(0),
      Q => \^q\(0),
      R => pattern_rst_reg
    );
\pattern_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_reg(10),
      Q => \^q\(7),
      R => pattern_rst_reg
    );
\pattern_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_reg(11),
      Q => pattern_word(11),
      R => pattern_rst_reg
    );
\pattern_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_reg(12),
      Q => pattern_word(12),
      R => pattern_rst_reg
    );
\pattern_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_reg(13),
      Q => pattern_word(13),
      R => pattern_rst_reg
    );
\pattern_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_reg(14),
      Q => pattern_word(14),
      R => pattern_rst_reg
    );
\pattern_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_reg(15),
      Q => pattern_word(15),
      R => pattern_rst_reg
    );
\pattern_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_reg(1),
      Q => \^q\(1),
      R => pattern_rst_reg
    );
\pattern_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_reg(2),
      Q => pattern_word(2),
      R => pattern_rst_reg
    );
\pattern_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_reg(3),
      Q => \^q\(2),
      R => pattern_rst_reg
    );
\pattern_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_reg(4),
      Q => pattern_word(4),
      R => pattern_rst_reg
    );
\pattern_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_reg(5),
      Q => \^q\(3),
      R => pattern_rst_reg
    );
\pattern_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_reg(6),
      Q => pattern_word(6),
      R => pattern_rst_reg
    );
\pattern_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_reg(7),
      Q => \^q\(4),
      R => pattern_rst_reg
    );
\pattern_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_reg(8),
      Q => \^q\(5),
      R => pattern_rst_reg
    );
\pattern_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_reg(9),
      Q => \^q\(6),
      R => pattern_rst_reg
    );
prbs11_gen_inst1: entity work.gtx3g_bert_0_prbs11_gen
     port map (
      D(15 downto 0) => pattern_reg(15 downto 0),
      GT0_TXUSRCLK_OUT => GT0_TXUSRCLK_OUT,
      PATTERN_MODE(2 downto 0) => PATTERN_MODE(2 downto 0),
      Q(15 downto 0) => prbs9_reg(15 downto 0),
      \bram_reg_reg[12]\(10) => bram_gen_inst1_n_7,
      \bram_reg_reg[12]\(9) => bram_gen_inst1_n_8,
      \bram_reg_reg[12]\(8) => bram_gen_inst1_n_9,
      \bram_reg_reg[12]\(7) => bram_gen_inst1_n_10,
      \bram_reg_reg[12]\(6) => bram_gen_inst1_n_11,
      \bram_reg_reg[12]\(5) => bram_gen_inst1_n_12,
      \bram_reg_reg[12]\(4) => bram_gen_inst1_n_13,
      \bram_reg_reg[12]\(3) => bram_gen_inst1_n_14,
      \bram_reg_reg[12]\(2) => bram_gen_inst1_n_15,
      \bram_reg_reg[12]\(1) => bram_gen_inst1_n_16,
      \bram_reg_reg[12]\(0) => bram_gen_inst1_n_17,
      pattern_pause_reg_reg => prbs31_gen_inst1_n_0,
      pattern_rst_reg => pattern_rst_reg,
      \prbs31_reg_reg[0]\ => prbs31_gen_inst1_n_3,
      \prbs31_reg_reg[10]\ => prbs31_gen_inst1_n_13,
      \prbs31_reg_reg[11]\ => prbs31_gen_inst1_n_14,
      \prbs31_reg_reg[12]\ => prbs31_gen_inst1_n_15,
      \prbs31_reg_reg[13]\ => prbs31_gen_inst1_n_16,
      \prbs31_reg_reg[14]\ => prbs31_gen_inst1_n_17,
      \prbs31_reg_reg[15]\ => prbs31_gen_inst1_n_18,
      \prbs31_reg_reg[1]\ => prbs31_gen_inst1_n_4,
      \prbs31_reg_reg[2]\ => prbs31_gen_inst1_n_5,
      \prbs31_reg_reg[3]\ => prbs31_gen_inst1_n_6,
      \prbs31_reg_reg[4]\ => prbs31_gen_inst1_n_7,
      \prbs31_reg_reg[5]\ => prbs31_gen_inst1_n_8,
      \prbs31_reg_reg[6]\ => prbs31_gen_inst1_n_9,
      \prbs31_reg_reg[7]\ => prbs31_gen_inst1_n_10,
      \prbs31_reg_reg[8]\ => prbs31_gen_inst1_n_11,
      \prbs31_reg_reg[9]\ => prbs31_gen_inst1_n_12,
      \prbs7_reg_reg[15]\(15 downto 0) => prbs7_reg(15 downto 0)
    );
prbs15_gen_inst1: entity work.gtx3g_bert_0_prbs15_gen
     port map (
      GT0_TXUSRCLK_OUT => GT0_TXUSRCLK_OUT,
      Q(15 downto 0) => prbs15_reg(15 downto 0),
      pattern_pause_reg_reg => prbs31_gen_inst1_n_0,
      pattern_rst_reg => pattern_rst_reg
    );
prbs20_gen_inst1: entity work.gtx3g_bert_0_prbs20_gen
     port map (
      GT0_TXUSRCLK_OUT => GT0_TXUSRCLK_OUT,
      Q(15 downto 0) => prbs20_reg(15 downto 0),
      pattern_pause_reg_reg => prbs31_gen_inst1_n_0,
      pattern_rst_reg => pattern_rst_reg,
      prbs31_reg_reg_r_11 => prbs31_gen_inst1_n_1
    );
prbs23_gen_inst1: entity work.gtx3g_bert_0_prbs23_gen
     port map (
      GT0_TXUSRCLK_OUT => GT0_TXUSRCLK_OUT,
      Q(15 downto 0) => prbs23_reg(15 downto 0),
      pattern_pause_reg_reg => prbs31_gen_inst1_n_0,
      pattern_rst_reg => pattern_rst_reg,
      prbs31_reg_reg_r_12 => prbs31_gen_inst1_n_2
    );
prbs31_gen_inst1: entity work.gtx3g_bert_0_prbs31_gen
     port map (
      GT0_TXUSRCLK_OUT => GT0_TXUSRCLK_OUT,
      PATTERN_MODE(1 downto 0) => PATTERN_MODE(1 downto 0),
      Q(15 downto 0) => prbs23_reg(15 downto 0),
      pattern_pause_reg => pattern_pause_reg,
      \pattern_reg_reg[0]\ => prbs31_gen_inst1_n_3,
      \pattern_reg_reg[10]\ => prbs31_gen_inst1_n_13,
      \pattern_reg_reg[11]\ => prbs31_gen_inst1_n_14,
      \pattern_reg_reg[12]\ => prbs31_gen_inst1_n_15,
      \pattern_reg_reg[13]\ => prbs31_gen_inst1_n_16,
      \pattern_reg_reg[14]\ => prbs31_gen_inst1_n_17,
      \pattern_reg_reg[15]\ => prbs31_gen_inst1_n_18,
      \pattern_reg_reg[1]\ => prbs31_gen_inst1_n_4,
      \pattern_reg_reg[2]\ => prbs31_gen_inst1_n_5,
      \pattern_reg_reg[3]\ => prbs31_gen_inst1_n_6,
      \pattern_reg_reg[4]\ => prbs31_gen_inst1_n_7,
      \pattern_reg_reg[5]\ => prbs31_gen_inst1_n_8,
      \pattern_reg_reg[6]\ => prbs31_gen_inst1_n_9,
      \pattern_reg_reg[7]\ => prbs31_gen_inst1_n_10,
      \pattern_reg_reg[8]\ => prbs31_gen_inst1_n_11,
      \pattern_reg_reg[9]\ => prbs31_gen_inst1_n_12,
      pattern_rst_reg => pattern_rst_reg,
      \prbs15_reg_reg[15]\(15 downto 0) => prbs15_reg(15 downto 0),
      \prbs20_reg_reg[15]\(15 downto 0) => prbs20_reg(15 downto 0),
      \prbs31_reg_reg[30]_0\ => prbs31_gen_inst1_n_0,
      prbs31_reg_reg_r_12_0 => prbs31_gen_inst1_n_1,
      prbs31_reg_reg_r_13_0 => prbs31_gen_inst1_n_2
    );
prbs7_gen_inst1: entity work.gtx3g_bert_0_prbs7_gen
     port map (
      GT0_TXUSRCLK_OUT => GT0_TXUSRCLK_OUT,
      Q(15 downto 0) => prbs7_reg(15 downto 0),
      pattern_pause_reg_reg => prbs31_gen_inst1_n_0,
      pattern_rst_reg => pattern_rst_reg
    );
prbs9_gen_inst1: entity work.gtx3g_bert_0_prbs9_gen
     port map (
      GT0_TXUSRCLK_OUT => GT0_TXUSRCLK_OUT,
      Q(15 downto 0) => prbs9_reg(15 downto 0),
      pattern_pause_reg_reg => prbs31_gen_inst1_n_0,
      pattern_rst_reg => pattern_rst_reg
    );
\tx_data_reg[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFD7D7D20000000"
    )
        port map (
      I0 => \block_word_cnt_reg[3]\,
      I1 => \block_word_cnt_reg[4]\(2),
      I2 => \block_word_cnt_reg[4]\(3),
      I3 => \block_word_cnt_reg[4]\(0),
      I4 => \block_word_cnt_reg[4]\(1),
      I5 => pattern_word(11),
      O => \tx_data_reg_reg[11]\
    );
\tx_data_reg[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54FF5454"
    )
        port map (
      I0 => \block_word_cnt_reg[2]_1\,
      I1 => pattern_word(12),
      I2 => \block_word_cnt_reg[2]_2\,
      I3 => \test_init_cnt_reg[12]\,
      I4 => \block_word_cnt_reg[3]\,
      O => D(7)
    );
\tx_data_reg[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444444444"
    )
        port map (
      I0 => \block_word_cnt_reg[0]_2\,
      I1 => pattern_word(13),
      I2 => test_init_cnt_reg(6),
      I3 => \block_word_cnt_reg[4]_1\,
      I4 => \ver_parity_word_reg_reg[13]\,
      I5 => \block_word_cnt_reg[3]\,
      O => D(8)
    );
\tx_data_reg[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444444444"
    )
        port map (
      I0 => \block_word_cnt_reg[0]_2\,
      I1 => pattern_word(14),
      I2 => test_init_cnt_reg(7),
      I3 => \block_word_cnt_reg[4]_1\,
      I4 => \ver_parity_word_reg_reg[14]\,
      I5 => \block_word_cnt_reg[3]\,
      O => D(9)
    );
\tx_data_reg[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444444444"
    )
        port map (
      I0 => \block_word_cnt_reg[0]_2\,
      I1 => pattern_word(15),
      I2 => test_init_cnt_reg(8),
      I3 => \block_word_cnt_reg[4]_1\,
      I4 => \ver_parity_word_reg_reg[15]\,
      I5 => \block_word_cnt_reg[3]\,
      O => D(10)
    );
\tx_data_reg[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82A8A2B8AAAAAABA"
    )
        port map (
      I0 => \^q\(1),
      I1 => \block_word_cnt_reg[4]\(2),
      I2 => \block_word_cnt_reg[4]\(1),
      I3 => \block_word_cnt_reg[4]\(3),
      I4 => \block_word_cnt_reg[4]\(0),
      I5 => \block_word_cnt_reg[3]\,
      O => \tx_data_reg_reg[1]\
    );
\tx_data_reg[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8B8FCFC"
    )
        port map (
      I0 => \hor_parity_word_reg_reg[2]\,
      I1 => \block_word_cnt_reg[3]\,
      I2 => pattern_word(2),
      I3 => \block_word_cnt_reg[2]\,
      I4 => \tx_data_reg[2]_i_4__0_n_0\,
      O => D(0)
    );
\tx_data_reg[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF023A3A3A"
    )
        port map (
      I0 => \block_word_cnt_reg[1]_0\,
      I1 => pattern_word(2),
      I2 => \block_word_cnt_reg[4]\(3),
      I3 => \block_word_cnt_reg[4]\(1),
      I4 => \block_word_cnt_reg[4]\(0),
      I5 => \block_word_cnt_reg[4]\(2),
      O => \tx_data_reg[2]_i_4__0_n_0\
    );
\tx_data_reg[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF88FFAA"
    )
        port map (
      I0 => \block_word_cnt_reg[3]\,
      I1 => \ver_parity_word_reg_reg[4]\,
      I2 => \block_word_cnt_reg[4]_0\,
      I3 => pattern_word(4),
      I4 => \tx_data_reg[4]_i_4__0_n_0\,
      O => D(1)
    );
\tx_data_reg[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1122112F"
    )
        port map (
      I0 => \block_word_cnt_reg[1]\,
      I1 => pattern_word(4),
      I2 => \block_word_cnt_reg[0]_1\,
      I3 => \block_word_cnt_reg[4]\(3),
      I4 => test_init_cnt_reg(0),
      I5 => \block_word_cnt_reg[4]\(2),
      O => \tx_data_reg[4]_i_4__0_n_0\
    );
\tx_data_reg[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5554"
    )
        port map (
      I0 => \tx_data_reg[5]_i_2__0_n_0\,
      I1 => \block_word_cnt_reg[0]_1\,
      I2 => \block_word_cnt_reg[4]\(3),
      I3 => test_init_cnt_reg(1),
      I4 => \pattern_reg_reg[5]_0\,
      O => D(2)
    );
\tx_data_reg[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAAAAAAFFFFFBBB"
    )
        port map (
      I0 => \block_word_cnt_reg[4]\(2),
      I1 => \block_word_cnt_reg[3]\,
      I2 => \block_word_cnt_reg[4]\(1),
      I3 => \block_word_cnt_reg[4]\(0),
      I4 => \block_word_cnt_reg[4]\(3),
      I5 => \^q\(3),
      O => \tx_data_reg[5]_i_2__0_n_0\
    );
\tx_data_reg[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444444444"
    )
        port map (
      I0 => \block_word_cnt_reg[0]_0\,
      I1 => pattern_word(6),
      I2 => test_init_cnt_reg(2),
      I3 => \block_word_cnt_reg[4]_1\,
      I4 => \block_word_cnt_reg[2]_0\,
      I5 => \block_word_cnt_reg[3]\,
      O => D(3)
    );
\tx_data_reg[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5554"
    )
        port map (
      I0 => \tx_data_reg[7]_i_2__0_n_0\,
      I1 => \block_word_cnt_reg[0]_1\,
      I2 => \block_word_cnt_reg[4]\(3),
      I3 => test_init_cnt_reg(3),
      I4 => \pattern_reg_reg[7]_0\,
      O => D(4)
    );
\tx_data_reg[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAAAAAAFFFFFBBB"
    )
        port map (
      I0 => \block_word_cnt_reg[4]\(2),
      I1 => \block_word_cnt_reg[3]\,
      I2 => \block_word_cnt_reg[4]\(1),
      I3 => \block_word_cnt_reg[4]\(0),
      I4 => \block_word_cnt_reg[4]\(3),
      I5 => \^q\(4),
      O => \tx_data_reg[7]_i_2__0_n_0\
    );
\tx_data_reg[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DFF5D005DFF5500"
    )
        port map (
      I0 => \pattern_reg_reg[8]_0\,
      I1 => \tx_data_reg[8]_i_3__0_n_0\,
      I2 => \block_word_cnt_reg[4]\(2),
      I3 => \block_word_cnt_reg[3]\,
      I4 => \^q\(5),
      I5 => \block_word_cnt_reg[0]\,
      O => D(5)
    );
\tx_data_reg[8]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0F8F0FFF0F8"
    )
        port map (
      I0 => test_init_cnt_reg(4),
      I1 => \test_init_cnt_reg_3__s_net_1\,
      I2 => \block_word_cnt_reg[4]\(3),
      I3 => \block_word_cnt_reg[4]\(0),
      I4 => \block_word_cnt_reg[4]\(1),
      I5 => \^q\(5),
      O => \tx_data_reg[8]_i_3__0_n_0\
    );
\tx_data_reg[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5554"
    )
        port map (
      I0 => \tx_data_reg[9]_i_2__0_n_0\,
      I1 => \block_word_cnt_reg[0]_1\,
      I2 => \block_word_cnt_reg[4]\(3),
      I3 => test_init_cnt_reg(5),
      I4 => \pattern_reg_reg[9]_0\,
      O => D(6)
    );
\tx_data_reg[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF3333111"
    )
        port map (
      I0 => \block_word_cnt_reg[3]\,
      I1 => \^q\(6),
      I2 => \block_word_cnt_reg[4]\(0),
      I3 => \block_word_cnt_reg[4]\(1),
      I4 => \block_word_cnt_reg[4]\(3),
      I5 => \block_word_cnt_reg[4]\(2),
      O => \tx_data_reg[9]_i_2__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_pattern_gen_36 is
  port (
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tx_data_reg_reg[1]\ : out STD_LOGIC;
    \tx_data_reg_reg[12]\ : out STD_LOGIC;
    \tx_data_reg_reg[1]_0\ : out STD_LOGIC;
    \tx_data_reg_reg[0]\ : out STD_LOGIC;
    pattern_rst_reg : in STD_LOGIC;
    GT0_TXUSRCLK_OUT : in STD_LOGIC;
    pattern_pause_reg : in STD_LOGIC;
    \ver_parity_word_reg_reg[2]\ : in STD_LOGIC;
    \block_word_cnt_reg[3]\ : in STD_LOGIC;
    \block_word_cnt_reg[2]\ : in STD_LOGIC;
    \block_word_cnt_reg[1]\ : in STD_LOGIC;
    \block_word_cnt_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ver_parity_word_reg_reg[4]\ : in STD_LOGIC;
    \block_word_cnt_reg[4]_0\ : in STD_LOGIC;
    test_init_cnt_reg : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \block_word_cnt_reg[1]_0\ : in STD_LOGIC;
    \block_word_cnt_reg[2]_0\ : in STD_LOGIC;
    \block_word_cnt_reg[1]_1\ : in STD_LOGIC;
    \pattern_reg_reg[5]_0\ : in STD_LOGIC;
    \pattern_reg_reg[7]_0\ : in STD_LOGIC;
    \pattern_reg_reg[9]_0\ : in STD_LOGIC;
    \block_word_cnt_reg[4]_1\ : in STD_LOGIC;
    \block_word_cnt_reg[2]_1\ : in STD_LOGIC;
    \ver_parity_word_reg_reg[13]\ : in STD_LOGIC;
    \ver_parity_word_reg_reg[14]\ : in STD_LOGIC;
    \hor_parity_word_reg_reg[6]\ : in STD_LOGIC;
    \block_word_cnt_reg[2]_2\ : in STD_LOGIC;
    \hor_parity_word_reg_reg[8]\ : in STD_LOGIC;
    \test_init_cnt_reg_3__s_port_\ : in STD_LOGIC;
    \block_word_cnt_reg[2]_3\ : in STD_LOGIC;
    \block_word_cnt_reg[4]_2\ : in STD_LOGIC;
    \hor_parity_word_reg_reg[3]\ : in STD_LOGIC;
    PATTERN_MODE : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_pattern_gen_36 : entity is "pattern_gen";
end gtx3g_bert_0_pattern_gen_36;

architecture STRUCTURE of gtx3g_bert_0_pattern_gen_36 is
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal bram_gen_inst1_n_10 : STD_LOGIC;
  signal bram_gen_inst1_n_11 : STD_LOGIC;
  signal bram_gen_inst1_n_12 : STD_LOGIC;
  signal bram_gen_inst1_n_13 : STD_LOGIC;
  signal bram_gen_inst1_n_14 : STD_LOGIC;
  signal bram_gen_inst1_n_15 : STD_LOGIC;
  signal bram_gen_inst1_n_16 : STD_LOGIC;
  signal bram_gen_inst1_n_17 : STD_LOGIC;
  signal bram_gen_inst1_n_7 : STD_LOGIC;
  signal bram_gen_inst1_n_8 : STD_LOGIC;
  signal bram_gen_inst1_n_9 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pattern_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pattern_word : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal prbs15_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal prbs20_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal prbs23_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal prbs31_gen_inst1_n_0 : STD_LOGIC;
  signal prbs31_gen_inst1_n_1 : STD_LOGIC;
  signal prbs31_gen_inst1_n_10 : STD_LOGIC;
  signal prbs31_gen_inst1_n_11 : STD_LOGIC;
  signal prbs31_gen_inst1_n_12 : STD_LOGIC;
  signal prbs31_gen_inst1_n_13 : STD_LOGIC;
  signal prbs31_gen_inst1_n_14 : STD_LOGIC;
  signal prbs31_gen_inst1_n_15 : STD_LOGIC;
  signal prbs31_gen_inst1_n_16 : STD_LOGIC;
  signal prbs31_gen_inst1_n_17 : STD_LOGIC;
  signal prbs31_gen_inst1_n_18 : STD_LOGIC;
  signal prbs31_gen_inst1_n_2 : STD_LOGIC;
  signal prbs31_gen_inst1_n_3 : STD_LOGIC;
  signal prbs31_gen_inst1_n_4 : STD_LOGIC;
  signal prbs31_gen_inst1_n_5 : STD_LOGIC;
  signal prbs31_gen_inst1_n_6 : STD_LOGIC;
  signal prbs31_gen_inst1_n_7 : STD_LOGIC;
  signal prbs31_gen_inst1_n_8 : STD_LOGIC;
  signal prbs31_gen_inst1_n_9 : STD_LOGIC;
  signal prbs7_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal prbs9_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal read_counter_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal read_counter_i_d1 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \test_init_cnt_reg_3__s_net_1\ : STD_LOGIC;
  signal \tx_data_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \tx_data_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \tx_data_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \tx_data_reg[8]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bram_reg[1]_i_2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \bram_reg[2]_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \bram_reg[3]_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \bram_reg[4]_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \bram_reg[7]_i_2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \bram_reg[8]_i_2\ : label is "soft_lutpair90";
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
  \test_init_cnt_reg_3__s_net_1\ <= \test_init_cnt_reg_3__s_port_\;
bram_gen_inst1: entity work.gtx3g_bert_0_bram_gen_37
     port map (
      GT0_TXUSRCLK_OUT => GT0_TXUSRCLK_OUT,
      Q(2 downto 0) => read_counter_i_d1(3 downto 1),
      \bram_reg_reg[12]_0\(3 downto 0) => read_counter_i(3 downto 0),
      p_0_in(5 downto 4) => p_0_in(8 downto 7),
      p_0_in(3 downto 1) => p_0_in(4 downto 2),
      p_0_in(0) => p_0_in(0),
      p_1_in(0) => p_1_in(0),
      pattern_pause_reg => pattern_pause_reg,
      pattern_pause_reg_reg => prbs31_gen_inst1_n_0,
      \pattern_reg_reg[12]\(10) => bram_gen_inst1_n_7,
      \pattern_reg_reg[12]\(9) => bram_gen_inst1_n_8,
      \pattern_reg_reg[12]\(8) => bram_gen_inst1_n_9,
      \pattern_reg_reg[12]\(7) => bram_gen_inst1_n_10,
      \pattern_reg_reg[12]\(6) => bram_gen_inst1_n_11,
      \pattern_reg_reg[12]\(5) => bram_gen_inst1_n_12,
      \pattern_reg_reg[12]\(4) => bram_gen_inst1_n_13,
      \pattern_reg_reg[12]\(3) => bram_gen_inst1_n_14,
      \pattern_reg_reg[12]\(2) => bram_gen_inst1_n_15,
      \pattern_reg_reg[12]\(1) => bram_gen_inst1_n_16,
      \pattern_reg_reg[12]\(0) => bram_gen_inst1_n_17,
      pattern_rst_reg => pattern_rst_reg
    );
\bram_reg[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => read_counter_i(2),
      I1 => read_counter_i(3),
      I2 => read_counter_i(1),
      O => p_0_in(0)
    );
\bram_reg[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"999A"
    )
        port map (
      I0 => read_counter_i(0),
      I1 => read_counter_i(1),
      I2 => read_counter_i(3),
      I3 => read_counter_i(2),
      O => p_0_in(2)
    );
\bram_reg[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC9A"
    )
        port map (
      I0 => read_counter_i(0),
      I1 => read_counter_i(2),
      I2 => read_counter_i(3),
      I3 => read_counter_i(1),
      O => p_0_in(3)
    );
\bram_reg[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => read_counter_i(3),
      I1 => read_counter_i(2),
      I2 => read_counter_i(1),
      I3 => read_counter_i(0),
      O => p_0_in(4)
    );
\bram_reg[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => read_counter_i(3),
      I1 => read_counter_i(0),
      I2 => read_counter_i(1),
      I3 => read_counter_i(2),
      O => p_0_in(7)
    );
\bram_reg[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => read_counter_i(3),
      I1 => read_counter_i(0),
      I2 => read_counter_i(1),
      I3 => read_counter_i(2),
      O => p_0_in(8)
    );
\i___0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => read_counter_i_d1(2),
      I1 => read_counter_i_d1(3),
      I2 => read_counter_i_d1(1),
      O => p_1_in(0)
    );
\pattern_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_reg(0),
      Q => pattern_word(0),
      R => pattern_rst_reg
    );
\pattern_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_reg(10),
      Q => \^q\(4),
      R => pattern_rst_reg
    );
\pattern_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_reg(11),
      Q => \^q\(5),
      R => pattern_rst_reg
    );
\pattern_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_reg(12),
      Q => pattern_word(12),
      R => pattern_rst_reg
    );
\pattern_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_reg(13),
      Q => pattern_word(13),
      R => pattern_rst_reg
    );
\pattern_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_reg(14),
      Q => pattern_word(14),
      R => pattern_rst_reg
    );
\pattern_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_reg(15),
      Q => \^q\(6),
      R => pattern_rst_reg
    );
\pattern_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_reg(1),
      Q => pattern_word(1),
      R => pattern_rst_reg
    );
\pattern_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_reg(2),
      Q => pattern_word(2),
      R => pattern_rst_reg
    );
\pattern_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_reg(3),
      Q => pattern_word(3),
      R => pattern_rst_reg
    );
\pattern_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_reg(4),
      Q => pattern_word(4),
      R => pattern_rst_reg
    );
\pattern_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_reg(5),
      Q => \^q\(0),
      R => pattern_rst_reg
    );
\pattern_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_reg(6),
      Q => pattern_word(6),
      R => pattern_rst_reg
    );
\pattern_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_reg(7),
      Q => \^q\(1),
      R => pattern_rst_reg
    );
\pattern_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_reg(8),
      Q => \^q\(2),
      R => pattern_rst_reg
    );
\pattern_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_reg(9),
      Q => \^q\(3),
      R => pattern_rst_reg
    );
prbs11_gen_inst1: entity work.gtx3g_bert_0_prbs11_gen_38
     port map (
      D(15 downto 0) => pattern_reg(15 downto 0),
      GT0_TXUSRCLK_OUT => GT0_TXUSRCLK_OUT,
      PATTERN_MODE(2 downto 0) => PATTERN_MODE(2 downto 0),
      Q(15 downto 0) => prbs9_reg(15 downto 0),
      \bram_reg_reg[12]\(10) => bram_gen_inst1_n_7,
      \bram_reg_reg[12]\(9) => bram_gen_inst1_n_8,
      \bram_reg_reg[12]\(8) => bram_gen_inst1_n_9,
      \bram_reg_reg[12]\(7) => bram_gen_inst1_n_10,
      \bram_reg_reg[12]\(6) => bram_gen_inst1_n_11,
      \bram_reg_reg[12]\(5) => bram_gen_inst1_n_12,
      \bram_reg_reg[12]\(4) => bram_gen_inst1_n_13,
      \bram_reg_reg[12]\(3) => bram_gen_inst1_n_14,
      \bram_reg_reg[12]\(2) => bram_gen_inst1_n_15,
      \bram_reg_reg[12]\(1) => bram_gen_inst1_n_16,
      \bram_reg_reg[12]\(0) => bram_gen_inst1_n_17,
      pattern_pause_reg_reg => prbs31_gen_inst1_n_0,
      pattern_rst_reg => pattern_rst_reg,
      \prbs31_reg_reg[0]\ => prbs31_gen_inst1_n_3,
      \prbs31_reg_reg[10]\ => prbs31_gen_inst1_n_13,
      \prbs31_reg_reg[11]\ => prbs31_gen_inst1_n_14,
      \prbs31_reg_reg[12]\ => prbs31_gen_inst1_n_15,
      \prbs31_reg_reg[13]\ => prbs31_gen_inst1_n_16,
      \prbs31_reg_reg[14]\ => prbs31_gen_inst1_n_17,
      \prbs31_reg_reg[15]\ => prbs31_gen_inst1_n_18,
      \prbs31_reg_reg[1]\ => prbs31_gen_inst1_n_4,
      \prbs31_reg_reg[2]\ => prbs31_gen_inst1_n_5,
      \prbs31_reg_reg[3]\ => prbs31_gen_inst1_n_6,
      \prbs31_reg_reg[4]\ => prbs31_gen_inst1_n_7,
      \prbs31_reg_reg[5]\ => prbs31_gen_inst1_n_8,
      \prbs31_reg_reg[6]\ => prbs31_gen_inst1_n_9,
      \prbs31_reg_reg[7]\ => prbs31_gen_inst1_n_10,
      \prbs31_reg_reg[8]\ => prbs31_gen_inst1_n_11,
      \prbs31_reg_reg[9]\ => prbs31_gen_inst1_n_12,
      \prbs7_reg_reg[15]\(15 downto 0) => prbs7_reg(15 downto 0)
    );
prbs15_gen_inst1: entity work.gtx3g_bert_0_prbs15_gen_39
     port map (
      GT0_TXUSRCLK_OUT => GT0_TXUSRCLK_OUT,
      Q(15 downto 0) => prbs15_reg(15 downto 0),
      pattern_pause_reg_reg => prbs31_gen_inst1_n_0,
      pattern_rst_reg => pattern_rst_reg
    );
prbs20_gen_inst1: entity work.gtx3g_bert_0_prbs20_gen_40
     port map (
      GT0_TXUSRCLK_OUT => GT0_TXUSRCLK_OUT,
      Q(15 downto 0) => prbs20_reg(15 downto 0),
      pattern_pause_reg_reg => prbs31_gen_inst1_n_0,
      pattern_rst_reg => pattern_rst_reg,
      prbs31_reg_reg_r_1 => prbs31_gen_inst1_n_1
    );
prbs23_gen_inst1: entity work.gtx3g_bert_0_prbs23_gen_41
     port map (
      GT0_TXUSRCLK_OUT => GT0_TXUSRCLK_OUT,
      Q(15 downto 0) => prbs23_reg(15 downto 0),
      pattern_pause_reg_reg => prbs31_gen_inst1_n_0,
      pattern_rst_reg => pattern_rst_reg,
      prbs31_reg_reg_r_2 => prbs31_gen_inst1_n_2
    );
prbs31_gen_inst1: entity work.gtx3g_bert_0_prbs31_gen_42
     port map (
      GT0_TXUSRCLK_OUT => GT0_TXUSRCLK_OUT,
      PATTERN_MODE(1 downto 0) => PATTERN_MODE(1 downto 0),
      Q(15 downto 0) => prbs23_reg(15 downto 0),
      pattern_pause_reg => pattern_pause_reg,
      \pattern_reg_reg[0]\ => prbs31_gen_inst1_n_3,
      \pattern_reg_reg[10]\ => prbs31_gen_inst1_n_13,
      \pattern_reg_reg[11]\ => prbs31_gen_inst1_n_14,
      \pattern_reg_reg[12]\ => prbs31_gen_inst1_n_15,
      \pattern_reg_reg[13]\ => prbs31_gen_inst1_n_16,
      \pattern_reg_reg[14]\ => prbs31_gen_inst1_n_17,
      \pattern_reg_reg[15]\ => prbs31_gen_inst1_n_18,
      \pattern_reg_reg[1]\ => prbs31_gen_inst1_n_4,
      \pattern_reg_reg[2]\ => prbs31_gen_inst1_n_5,
      \pattern_reg_reg[3]\ => prbs31_gen_inst1_n_6,
      \pattern_reg_reg[4]\ => prbs31_gen_inst1_n_7,
      \pattern_reg_reg[5]\ => prbs31_gen_inst1_n_8,
      \pattern_reg_reg[6]\ => prbs31_gen_inst1_n_9,
      \pattern_reg_reg[7]\ => prbs31_gen_inst1_n_10,
      \pattern_reg_reg[8]\ => prbs31_gen_inst1_n_11,
      \pattern_reg_reg[9]\ => prbs31_gen_inst1_n_12,
      pattern_rst_reg => pattern_rst_reg,
      \prbs15_reg_reg[15]\(15 downto 0) => prbs15_reg(15 downto 0),
      \prbs20_reg_reg[15]\(15 downto 0) => prbs20_reg(15 downto 0),
      \prbs31_reg_reg[30]_0\ => prbs31_gen_inst1_n_0,
      prbs31_reg_reg_r_2_0 => prbs31_gen_inst1_n_1,
      prbs31_reg_reg_r_3_0 => prbs31_gen_inst1_n_2
    );
prbs7_gen_inst1: entity work.gtx3g_bert_0_prbs7_gen_43
     port map (
      GT0_TXUSRCLK_OUT => GT0_TXUSRCLK_OUT,
      Q(15 downto 0) => prbs7_reg(15 downto 0),
      pattern_pause_reg_reg => prbs31_gen_inst1_n_0,
      pattern_rst_reg => pattern_rst_reg
    );
prbs9_gen_inst1: entity work.gtx3g_bert_0_prbs9_gen_44
     port map (
      GT0_TXUSRCLK_OUT => GT0_TXUSRCLK_OUT,
      Q(15 downto 0) => prbs9_reg(15 downto 0),
      pattern_pause_reg_reg => prbs31_gen_inst1_n_0,
      pattern_rst_reg => pattern_rst_reg
    );
\tx_data_reg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA222A88AAAAAAAA"
    )
        port map (
      I0 => pattern_word(0),
      I1 => \block_word_cnt_reg[4]\(3),
      I2 => \block_word_cnt_reg[4]\(0),
      I3 => \block_word_cnt_reg[4]\(1),
      I4 => \block_word_cnt_reg[4]\(2),
      I5 => \block_word_cnt_reg[3]\,
      O => \tx_data_reg_reg[0]\
    );
\tx_data_reg[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88AAEA80AAAAAAAA"
    )
        port map (
      I0 => pattern_word(12),
      I1 => \block_word_cnt_reg[4]\(1),
      I2 => \block_word_cnt_reg[4]\(0),
      I3 => \block_word_cnt_reg[4]\(3),
      I4 => \block_word_cnt_reg[4]\(2),
      I5 => \block_word_cnt_reg[3]\,
      O => \tx_data_reg_reg[12]\
    );
\tx_data_reg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444444444"
    )
        port map (
      I0 => \block_word_cnt_reg[4]_1\,
      I1 => pattern_word(13),
      I2 => test_init_cnt_reg(7),
      I3 => \block_word_cnt_reg[2]_1\,
      I4 => \ver_parity_word_reg_reg[13]\,
      I5 => \block_word_cnt_reg[3]\,
      O => D(8)
    );
\tx_data_reg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444444444"
    )
        port map (
      I0 => \block_word_cnt_reg[4]_1\,
      I1 => pattern_word(14),
      I2 => test_init_cnt_reg(8),
      I3 => \block_word_cnt_reg[2]_1\,
      I4 => \ver_parity_word_reg_reg[14]\,
      I5 => \block_word_cnt_reg[3]\,
      O => D(9)
    );
\tx_data_reg[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC0CCC4C0CCC0C"
    )
        port map (
      I0 => \block_word_cnt_reg[4]\(0),
      I1 => pattern_word(1),
      I2 => \block_word_cnt_reg[3]\,
      I3 => \block_word_cnt_reg[4]\(3),
      I4 => \block_word_cnt_reg[4]\(1),
      I5 => \block_word_cnt_reg[4]\(2),
      O => \tx_data_reg_reg[1]_0\
    );
\tx_data_reg[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011101000110010"
    )
        port map (
      I0 => \block_word_cnt_reg[2]_2\,
      I1 => \block_word_cnt_reg[4]\(3),
      I2 => \block_word_cnt_reg[4]\(1),
      I3 => \block_word_cnt_reg[4]\(0),
      I4 => test_init_cnt_reg(0),
      I5 => pattern_word(1),
      O => \tx_data_reg_reg[1]\
    );
\tx_data_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8B8FCFC"
    )
        port map (
      I0 => \ver_parity_word_reg_reg[2]\,
      I1 => \block_word_cnt_reg[3]\,
      I2 => pattern_word(2),
      I3 => \block_word_cnt_reg[2]\,
      I4 => \tx_data_reg[2]_i_3_n_0\,
      O => D(0)
    );
\tx_data_reg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF03332AAA"
    )
        port map (
      I0 => \block_word_cnt_reg[1]\,
      I1 => pattern_word(2),
      I2 => \block_word_cnt_reg[4]\(1),
      I3 => \block_word_cnt_reg[4]\(0),
      I4 => \block_word_cnt_reg[4]\(3),
      I5 => \block_word_cnt_reg[4]\(2),
      O => \tx_data_reg[2]_i_3_n_0\
    );
\tx_data_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF405F40FFF0FFF0"
    )
        port map (
      I0 => \block_word_cnt_reg[2]_3\,
      I1 => \block_word_cnt_reg[4]_2\,
      I2 => \block_word_cnt_reg[3]\,
      I3 => pattern_word(3),
      I4 => \block_word_cnt_reg[2]\,
      I5 => \hor_parity_word_reg_reg[3]\,
      O => D(1)
    );
\tx_data_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8B8FCFC"
    )
        port map (
      I0 => \ver_parity_word_reg_reg[4]\,
      I1 => \block_word_cnt_reg[3]\,
      I2 => pattern_word(4),
      I3 => \block_word_cnt_reg[2]\,
      I4 => \tx_data_reg[4]_i_4_n_0\,
      O => D(2)
    );
\tx_data_reg[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1F11111F"
    )
        port map (
      I0 => \block_word_cnt_reg[4]_0\,
      I1 => test_init_cnt_reg(1),
      I2 => pattern_word(4),
      I3 => \block_word_cnt_reg[1]_0\,
      I4 => \block_word_cnt_reg[4]\(3),
      I5 => \block_word_cnt_reg[4]\(2),
      O => \tx_data_reg[4]_i_4_n_0\
    );
\tx_data_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF54545400"
    )
        port map (
      I0 => \block_word_cnt_reg[2]_0\,
      I1 => \block_word_cnt_reg[1]_1\,
      I2 => \^q\(0),
      I3 => test_init_cnt_reg(2),
      I4 => \block_word_cnt_reg[4]_0\,
      I5 => \pattern_reg_reg[5]_0\,
      O => D(3)
    );
\tx_data_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0EEEEEEE0EEE0"
    )
        port map (
      I0 => \block_word_cnt_reg[3]\,
      I1 => pattern_word(6),
      I2 => \hor_parity_word_reg_reg[6]\,
      I3 => \tx_data_reg[6]_i_3_n_0\,
      I4 => \block_word_cnt_reg[2]_1\,
      I5 => test_init_cnt_reg(3),
      O => D(4)
    );
\tx_data_reg[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA222B88AAAAABAA"
    )
        port map (
      I0 => pattern_word(6),
      I1 => \block_word_cnt_reg[4]\(3),
      I2 => \block_word_cnt_reg[4]\(0),
      I3 => \block_word_cnt_reg[4]\(1),
      I4 => \block_word_cnt_reg[4]\(2),
      I5 => \block_word_cnt_reg[3]\,
      O => \tx_data_reg[6]_i_3_n_0\
    );
\tx_data_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF54545400"
    )
        port map (
      I0 => \block_word_cnt_reg[2]_0\,
      I1 => \block_word_cnt_reg[1]_1\,
      I2 => \^q\(1),
      I3 => test_init_cnt_reg(4),
      I4 => \block_word_cnt_reg[4]_0\,
      I5 => \pattern_reg_reg[7]_0\,
      O => D(5)
    );
\tx_data_reg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55150000"
    )
        port map (
      I0 => \block_word_cnt_reg[2]_2\,
      I1 => \block_word_cnt_reg[4]\(3),
      I2 => \block_word_cnt_reg[1]_0\,
      I3 => \^q\(2),
      I4 => \tx_data_reg[8]_i_2_n_0\,
      I5 => \hor_parity_word_reg_reg[8]\,
      O => D(6)
    );
\tx_data_reg[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF000F4F4"
    )
        port map (
      I0 => \test_init_cnt_reg_3__s_net_1\,
      I1 => test_init_cnt_reg(5),
      I2 => \block_word_cnt_reg[4]\(1),
      I3 => \^q\(2),
      I4 => \block_word_cnt_reg[4]\(0),
      I5 => \block_word_cnt_reg[4]\(3),
      O => \tx_data_reg[8]_i_2_n_0\
    );
\tx_data_reg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF54545400"
    )
        port map (
      I0 => \block_word_cnt_reg[2]_0\,
      I1 => \block_word_cnt_reg[1]_1\,
      I2 => \^q\(3),
      I3 => test_init_cnt_reg(6),
      I4 => \block_word_cnt_reg[4]_0\,
      I5 => \pattern_reg_reg[9]_0\,
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_pattern_gen_46 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pattern_error_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_fifo_rst : in STD_LOGIC;
    GT0_TXUSRCLK_OUT : in STD_LOGIC;
    pattern_pause_reg_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PATTERN_MODE : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_pattern_gen_46 : entity is "pattern_gen";
end gtx3g_bert_0_pattern_gen_46;

architecture STRUCTURE of gtx3g_bert_0_pattern_gen_46 is
  signal bram_gen_inst1_n_0 : STD_LOGIC;
  signal bram_gen_inst1_n_1 : STD_LOGIC;
  signal bram_gen_inst1_n_10 : STD_LOGIC;
  signal bram_gen_inst1_n_2 : STD_LOGIC;
  signal bram_gen_inst1_n_3 : STD_LOGIC;
  signal bram_gen_inst1_n_4 : STD_LOGIC;
  signal bram_gen_inst1_n_5 : STD_LOGIC;
  signal bram_gen_inst1_n_6 : STD_LOGIC;
  signal bram_gen_inst1_n_7 : STD_LOGIC;
  signal bram_gen_inst1_n_8 : STD_LOGIC;
  signal bram_gen_inst1_n_9 : STD_LOGIC;
  signal pattern_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pattern_reg_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal prbs15_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal prbs20_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal prbs23_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal prbs31_gen_inst1_n_0 : STD_LOGIC;
  signal prbs31_gen_inst1_n_1 : STD_LOGIC;
  signal prbs31_gen_inst1_n_10 : STD_LOGIC;
  signal prbs31_gen_inst1_n_11 : STD_LOGIC;
  signal prbs31_gen_inst1_n_12 : STD_LOGIC;
  signal prbs31_gen_inst1_n_13 : STD_LOGIC;
  signal prbs31_gen_inst1_n_14 : STD_LOGIC;
  signal prbs31_gen_inst1_n_15 : STD_LOGIC;
  signal prbs31_gen_inst1_n_16 : STD_LOGIC;
  signal prbs31_gen_inst1_n_17 : STD_LOGIC;
  signal prbs31_gen_inst1_n_18 : STD_LOGIC;
  signal prbs31_gen_inst1_n_2 : STD_LOGIC;
  signal prbs31_gen_inst1_n_3 : STD_LOGIC;
  signal prbs31_gen_inst1_n_4 : STD_LOGIC;
  signal prbs31_gen_inst1_n_5 : STD_LOGIC;
  signal prbs31_gen_inst1_n_6 : STD_LOGIC;
  signal prbs31_gen_inst1_n_7 : STD_LOGIC;
  signal prbs31_gen_inst1_n_8 : STD_LOGIC;
  signal prbs31_gen_inst1_n_9 : STD_LOGIC;
  signal prbs7_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal prbs9_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
bram_gen_inst1: entity work.gtx3g_bert_0_bram_gen_47
     port map (
      GT0_TXUSRCLK_OUT => GT0_TXUSRCLK_OUT,
      Q(10) => bram_gen_inst1_n_0,
      Q(9) => bram_gen_inst1_n_1,
      Q(8) => bram_gen_inst1_n_2,
      Q(7) => bram_gen_inst1_n_3,
      Q(6) => bram_gen_inst1_n_4,
      Q(5) => bram_gen_inst1_n_5,
      Q(4) => bram_gen_inst1_n_6,
      Q(3) => bram_gen_inst1_n_7,
      Q(2) => bram_gen_inst1_n_8,
      Q(1) => bram_gen_inst1_n_9,
      Q(0) => bram_gen_inst1_n_10,
      pattern_pause_reg_reg => pattern_pause_reg_reg,
      pattern_pause_reg_reg_0 => prbs31_gen_inst1_n_0,
      rx_fifo_rst => rx_fifo_rst
    );
\pattern_error_reg0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pattern_reg(15),
      I1 => Q(15),
      O => \pattern_error_cnt_reg[0]\(1)
    );
\pattern_error_reg0_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => pattern_reg(12),
      I1 => Q(12),
      I2 => pattern_reg(14),
      I3 => Q(14),
      I4 => Q(13),
      I5 => pattern_reg(13),
      O => \pattern_error_cnt_reg[0]\(0)
    );
pattern_error_reg0_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => pattern_reg(10),
      I1 => Q(10),
      I2 => pattern_reg(11),
      I3 => Q(11),
      I4 => Q(9),
      I5 => pattern_reg(9),
      O => S(3)
    );
pattern_error_reg0_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => pattern_reg(7),
      I1 => Q(7),
      I2 => pattern_reg(8),
      I3 => Q(8),
      I4 => Q(6),
      I5 => pattern_reg(6),
      O => S(2)
    );
pattern_error_reg0_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => pattern_reg(4),
      I1 => Q(4),
      I2 => pattern_reg(5),
      I3 => Q(5),
      I4 => Q(3),
      I5 => pattern_reg(3),
      O => S(1)
    );
pattern_error_reg0_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => pattern_reg(1),
      I1 => Q(1),
      I2 => pattern_reg(2),
      I3 => Q(2),
      I4 => Q(0),
      I5 => pattern_reg(0),
      O => S(0)
    );
\pattern_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_reg_0(0),
      Q => pattern_reg(0),
      R => rx_fifo_rst
    );
\pattern_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_reg_0(10),
      Q => pattern_reg(10),
      R => rx_fifo_rst
    );
\pattern_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_reg_0(11),
      Q => pattern_reg(11),
      R => rx_fifo_rst
    );
\pattern_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_reg_0(12),
      Q => pattern_reg(12),
      R => rx_fifo_rst
    );
\pattern_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_reg_0(13),
      Q => pattern_reg(13),
      R => rx_fifo_rst
    );
\pattern_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_reg_0(14),
      Q => pattern_reg(14),
      R => rx_fifo_rst
    );
\pattern_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_reg_0(15),
      Q => pattern_reg(15),
      R => rx_fifo_rst
    );
\pattern_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_reg_0(1),
      Q => pattern_reg(1),
      R => rx_fifo_rst
    );
\pattern_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_reg_0(2),
      Q => pattern_reg(2),
      R => rx_fifo_rst
    );
\pattern_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_reg_0(3),
      Q => pattern_reg(3),
      R => rx_fifo_rst
    );
\pattern_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_reg_0(4),
      Q => pattern_reg(4),
      R => rx_fifo_rst
    );
\pattern_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_reg_0(5),
      Q => pattern_reg(5),
      R => rx_fifo_rst
    );
\pattern_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_reg_0(6),
      Q => pattern_reg(6),
      R => rx_fifo_rst
    );
\pattern_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_reg_0(7),
      Q => pattern_reg(7),
      R => rx_fifo_rst
    );
\pattern_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_reg_0(8),
      Q => pattern_reg(8),
      R => rx_fifo_rst
    );
\pattern_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_reg_0(9),
      Q => pattern_reg(9),
      R => rx_fifo_rst
    );
prbs11_gen_inst1: entity work.gtx3g_bert_0_prbs11_gen_48
     port map (
      D(15 downto 0) => pattern_reg_0(15 downto 0),
      GT0_TXUSRCLK_OUT => GT0_TXUSRCLK_OUT,
      PATTERN_MODE(2 downto 0) => PATTERN_MODE(2 downto 0),
      Q(15 downto 0) => prbs9_reg(15 downto 0),
      \bram_reg_reg[12]\(10) => bram_gen_inst1_n_0,
      \bram_reg_reg[12]\(9) => bram_gen_inst1_n_1,
      \bram_reg_reg[12]\(8) => bram_gen_inst1_n_2,
      \bram_reg_reg[12]\(7) => bram_gen_inst1_n_3,
      \bram_reg_reg[12]\(6) => bram_gen_inst1_n_4,
      \bram_reg_reg[12]\(5) => bram_gen_inst1_n_5,
      \bram_reg_reg[12]\(4) => bram_gen_inst1_n_6,
      \bram_reg_reg[12]\(3) => bram_gen_inst1_n_7,
      \bram_reg_reg[12]\(2) => bram_gen_inst1_n_8,
      \bram_reg_reg[12]\(1) => bram_gen_inst1_n_9,
      \bram_reg_reg[12]\(0) => bram_gen_inst1_n_10,
      pattern_pause_reg_reg => prbs31_gen_inst1_n_0,
      \prbs31_reg_reg[0]\ => prbs31_gen_inst1_n_3,
      \prbs31_reg_reg[10]\ => prbs31_gen_inst1_n_13,
      \prbs31_reg_reg[11]\ => prbs31_gen_inst1_n_14,
      \prbs31_reg_reg[12]\ => prbs31_gen_inst1_n_15,
      \prbs31_reg_reg[13]\ => prbs31_gen_inst1_n_16,
      \prbs31_reg_reg[14]\ => prbs31_gen_inst1_n_17,
      \prbs31_reg_reg[15]\ => prbs31_gen_inst1_n_18,
      \prbs31_reg_reg[1]\ => prbs31_gen_inst1_n_4,
      \prbs31_reg_reg[2]\ => prbs31_gen_inst1_n_5,
      \prbs31_reg_reg[3]\ => prbs31_gen_inst1_n_6,
      \prbs31_reg_reg[4]\ => prbs31_gen_inst1_n_7,
      \prbs31_reg_reg[5]\ => prbs31_gen_inst1_n_8,
      \prbs31_reg_reg[6]\ => prbs31_gen_inst1_n_9,
      \prbs31_reg_reg[7]\ => prbs31_gen_inst1_n_10,
      \prbs31_reg_reg[8]\ => prbs31_gen_inst1_n_11,
      \prbs31_reg_reg[9]\ => prbs31_gen_inst1_n_12,
      \prbs7_reg_reg[15]\(15 downto 0) => prbs7_reg(15 downto 0),
      rx_fifo_rst => rx_fifo_rst
    );
prbs15_gen_inst1: entity work.gtx3g_bert_0_prbs15_gen_49
     port map (
      GT0_TXUSRCLK_OUT => GT0_TXUSRCLK_OUT,
      Q(15 downto 0) => prbs15_reg(15 downto 0),
      pattern_pause_reg_reg => prbs31_gen_inst1_n_0,
      rx_fifo_rst => rx_fifo_rst
    );
prbs20_gen_inst1: entity work.gtx3g_bert_0_prbs20_gen_50
     port map (
      GT0_TXUSRCLK_OUT => GT0_TXUSRCLK_OUT,
      Q(15 downto 0) => prbs20_reg(15 downto 0),
      pattern_pause_reg_reg => prbs31_gen_inst1_n_0,
      prbs31_reg_reg_r_21 => prbs31_gen_inst1_n_1,
      rx_fifo_rst => rx_fifo_rst
    );
prbs23_gen_inst1: entity work.gtx3g_bert_0_prbs23_gen_51
     port map (
      GT0_TXUSRCLK_OUT => GT0_TXUSRCLK_OUT,
      Q(15 downto 0) => prbs23_reg(15 downto 0),
      pattern_pause_reg_reg => prbs31_gen_inst1_n_0,
      prbs31_reg_reg_r_22 => prbs31_gen_inst1_n_2,
      rx_fifo_rst => rx_fifo_rst
    );
prbs31_gen_inst1: entity work.gtx3g_bert_0_prbs31_gen_52
     port map (
      GT0_TXUSRCLK_OUT => GT0_TXUSRCLK_OUT,
      PATTERN_MODE(1 downto 0) => PATTERN_MODE(1 downto 0),
      Q(15 downto 0) => prbs23_reg(15 downto 0),
      pattern_pause_reg_reg => pattern_pause_reg_reg,
      \pattern_reg_reg[0]\ => prbs31_gen_inst1_n_3,
      \pattern_reg_reg[10]\ => prbs31_gen_inst1_n_13,
      \pattern_reg_reg[11]\ => prbs31_gen_inst1_n_14,
      \pattern_reg_reg[12]\ => prbs31_gen_inst1_n_15,
      \pattern_reg_reg[13]\ => prbs31_gen_inst1_n_16,
      \pattern_reg_reg[14]\ => prbs31_gen_inst1_n_17,
      \pattern_reg_reg[15]\ => prbs31_gen_inst1_n_18,
      \pattern_reg_reg[1]\ => prbs31_gen_inst1_n_4,
      \pattern_reg_reg[2]\ => prbs31_gen_inst1_n_5,
      \pattern_reg_reg[3]\ => prbs31_gen_inst1_n_6,
      \pattern_reg_reg[4]\ => prbs31_gen_inst1_n_7,
      \pattern_reg_reg[5]\ => prbs31_gen_inst1_n_8,
      \pattern_reg_reg[6]\ => prbs31_gen_inst1_n_9,
      \pattern_reg_reg[7]\ => prbs31_gen_inst1_n_10,
      \pattern_reg_reg[8]\ => prbs31_gen_inst1_n_11,
      \pattern_reg_reg[9]\ => prbs31_gen_inst1_n_12,
      \prbs15_reg_reg[15]\(15 downto 0) => prbs15_reg(15 downto 0),
      \prbs20_reg_reg[15]\(15 downto 0) => prbs20_reg(15 downto 0),
      \prbs31_reg_reg[30]_0\ => prbs31_gen_inst1_n_0,
      prbs31_reg_reg_r_22_0 => prbs31_gen_inst1_n_1,
      prbs31_reg_reg_r_23_0 => prbs31_gen_inst1_n_2,
      rx_fifo_rst => rx_fifo_rst
    );
prbs7_gen_inst1: entity work.gtx3g_bert_0_prbs7_gen_53
     port map (
      GT0_TXUSRCLK_OUT => GT0_TXUSRCLK_OUT,
      Q(15 downto 0) => prbs7_reg(15 downto 0),
      pattern_pause_reg_reg => prbs31_gen_inst1_n_0,
      rx_fifo_rst => rx_fifo_rst
    );
prbs9_gen_inst1: entity work.gtx3g_bert_0_prbs9_gen_54
     port map (
      GT0_TXUSRCLK_OUT => GT0_TXUSRCLK_OUT,
      Q(15 downto 0) => prbs9_reg(15 downto 0),
      pattern_pause_reg_reg => prbs31_gen_inst1_n_0,
      rx_fifo_rst => rx_fifo_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_blk_mem_gen_prim_width is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end gtx3g_bert_0_blk_mem_gen_prim_width;

architecture STRUCTURE of gtx3g_bert_0_blk_mem_gen_prim_width is
begin
\prim_noinit.ram\: entity work.gtx3g_bert_0_blk_mem_gen_prim_wrapper
     port map (
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_blk_mem_gen_prim_width_65 is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_blk_mem_gen_prim_width_65 : entity is "blk_mem_gen_prim_width";
end gtx3g_bert_0_blk_mem_gen_prim_width_65;

architecture STRUCTURE of gtx3g_bert_0_blk_mem_gen_prim_width_65 is
begin
\prim_noinit.ram\: entity work.gtx3g_bert_0_blk_mem_gen_prim_wrapper_66
     port map (
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_rd_logic is
  port (
    \out\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    tmp_ram_rd_en : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    srst : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_rd_logic : entity is "rd_logic";
end gtx3g_bert_0_rd_logic;

architecture STRUCTURE of gtx3g_bert_0_rd_logic is
  signal p_7_out : STD_LOGIC;
begin
\grss.rsts\: entity work.gtx3g_bert_0_rd_status_flags_ss
     port map (
      E(0) => p_7_out,
      clk => clk,
      empty => empty,
      \out\ => \out\,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg,
      rd_en => rd_en,
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
rpntr: entity work.gtx3g_bert_0_rd_bin_cntr
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3 downto 0),
      E(0) => p_7_out,
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_rd_logic_58 is
  port (
    \out\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    tmp_ram_rd_en : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    srst : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_rd_logic_58 : entity is "rd_logic";
end gtx3g_bert_0_rd_logic_58;

architecture STRUCTURE of gtx3g_bert_0_rd_logic_58 is
  signal p_7_out : STD_LOGIC;
begin
\grss.rsts\: entity work.gtx3g_bert_0_rd_status_flags_ss_69
     port map (
      E(0) => p_7_out,
      clk => clk,
      empty => empty,
      \out\ => \out\,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg,
      rd_en => rd_en,
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
rpntr: entity work.gtx3g_bert_0_rd_bin_cntr_70
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3 downto 0),
      E(0) => p_7_out,
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_wr_logic is
  port (
    full : out STD_LOGIC;
    ram_empty_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_wr_logic : entity is "wr_logic";
end gtx3g_bert_0_wr_logic;

architecture STRUCTURE of gtx3g_bert_0_wr_logic is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gwss.wsts_n_0\ : STD_LOGIC;
  signal wpntr_n_0 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gwss.wsts\: entity work.gtx3g_bert_0_wr_status_flags_ss
     port map (
      E(0) => \^e\(0),
      clk => clk,
      full => full,
      \out\ => \gwss.wsts_n_0\,
      ram_empty_fb_i_reg => wpntr_n_0,
      srst => srst,
      wr_en => wr_en
    );
wpntr: entity work.gtx3g_bert_0_wr_bin_cntr
     port map (
      E(0) => \^e\(0),
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gc0.count_reg[3]\(3 downto 0) => \gc0.count_reg[3]\(3 downto 0),
      \out\ => \out\,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_full_fb_i_reg => wpntr_n_0,
      ram_full_fb_i_reg_0 => \gwss.wsts_n_0\,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_wr_logic_59 is
  port (
    full : out STD_LOGIC;
    ram_empty_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_wr_logic_59 : entity is "wr_logic";
end gtx3g_bert_0_wr_logic_59;

architecture STRUCTURE of gtx3g_bert_0_wr_logic_59 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gwss.wsts_n_0\ : STD_LOGIC;
  signal wpntr_n_0 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gwss.wsts\: entity work.gtx3g_bert_0_wr_status_flags_ss_67
     port map (
      E(0) => \^e\(0),
      clk => clk,
      full => full,
      \out\ => \gwss.wsts_n_0\,
      ram_empty_fb_i_reg => wpntr_n_0,
      srst => srst,
      wr_en => wr_en
    );
wpntr: entity work.gtx3g_bert_0_wr_bin_cntr_68
     port map (
      E(0) => \^e\(0),
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gc0.count_reg[3]\(3 downto 0) => \gc0.count_reg[3]\(3 downto 0),
      \out\ => \out\,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_full_fb_i_reg => wpntr_n_0,
      ram_full_fb_i_reg_0 => \gwss.wsts_n_0\,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_gtx3g_GT_FRAME_GEN is
  port (
    gt0_txcharisk_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    GT0_TXUSRCLK_OUT : in STD_LOGIC;
    TEST_RESET : in STD_LOGIC;
    ECC_CODE_EN : in STD_LOGIC;
    PATTERN_MODE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_gtx3g_GT_FRAME_GEN : entity is "gtx3g_GT_FRAME_GEN";
end gtx3g_bert_0_gtx3g_GT_FRAME_GEN;

architecture STRUCTURE of gtx3g_bert_0_gtx3g_GT_FRAME_GEN is
  signal bit_pointer : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bit_pointer[10]_i_1_n_0\ : STD_LOGIC;
  signal \bit_pointer[11]_i_1_n_0\ : STD_LOGIC;
  signal \bit_pointer[12]_i_1_n_0\ : STD_LOGIC;
  signal \bit_pointer[13]_i_1_n_0\ : STD_LOGIC;
  signal \bit_pointer[14]_i_1_n_0\ : STD_LOGIC;
  signal \bit_pointer[15]_i_1_n_0\ : STD_LOGIC;
  signal \bit_pointer[1]_i_1_n_0\ : STD_LOGIC;
  signal \bit_pointer[2]_i_1_n_0\ : STD_LOGIC;
  signal \bit_pointer[3]_i_1_n_0\ : STD_LOGIC;
  signal \bit_pointer[4]_i_1_n_0\ : STD_LOGIC;
  signal \bit_pointer[5]_i_1_n_0\ : STD_LOGIC;
  signal \bit_pointer[6]_i_1_n_0\ : STD_LOGIC;
  signal \bit_pointer[7]_i_1_n_0\ : STD_LOGIC;
  signal \bit_pointer[8]_i_1_n_0\ : STD_LOGIC;
  signal \bit_pointer[9]_i_1_n_0\ : STD_LOGIC;
  signal \block_word_cnt[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \block_word_cnt[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \block_word_cnt[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \block_word_cnt[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \block_word_cnt[1]_i_4__1_n_0\ : STD_LOGIC;
  signal \block_word_cnt[1]_i_5_n_0\ : STD_LOGIC;
  signal \block_word_cnt[1]_i_6__0_n_0\ : STD_LOGIC;
  signal \block_word_cnt[1]_i_7__0_n_0\ : STD_LOGIC;
  signal \block_word_cnt[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \block_word_cnt[2]_i_2_n_0\ : STD_LOGIC;
  signal \block_word_cnt[2]_i_3_n_0\ : STD_LOGIC;
  signal \block_word_cnt[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \block_word_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \block_word_cnt[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \block_word_cnt[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \block_word_cnt[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \block_word_cnt[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \block_word_cnt[6]_i_2_n_0\ : STD_LOGIC;
  signal \block_word_cnt[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \block_word_cnt[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \block_word_cnt_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \block_word_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \block_word_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \block_word_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \block_word_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \block_word_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \block_word_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \block_word_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \block_word_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal data_word_valid : STD_LOGIC;
  signal \data_word_valid_i_1__0_n_0\ : STD_LOGIC;
  signal encoder_rst_reg : STD_LOGIC;
  signal encoder_rst_reg_i_1_n_0 : STD_LOGIC;
  signal error_insertion_inst_1_n_0 : STD_LOGIC;
  signal error_insertion_inst_1_n_1 : STD_LOGIC;
  signal error_insertion_inst_1_n_10 : STD_LOGIC;
  signal error_insertion_inst_1_n_11 : STD_LOGIC;
  signal error_insertion_inst_1_n_12 : STD_LOGIC;
  signal error_insertion_inst_1_n_13 : STD_LOGIC;
  signal error_insertion_inst_1_n_14 : STD_LOGIC;
  signal error_insertion_inst_1_n_15 : STD_LOGIC;
  signal error_insertion_inst_1_n_2 : STD_LOGIC;
  signal error_insertion_inst_1_n_3 : STD_LOGIC;
  signal error_insertion_inst_1_n_4 : STD_LOGIC;
  signal error_insertion_inst_1_n_5 : STD_LOGIC;
  signal error_insertion_inst_1_n_6 : STD_LOGIC;
  signal error_insertion_inst_1_n_7 : STD_LOGIC;
  signal error_insertion_inst_1_n_8 : STD_LOGIC;
  signal error_insertion_inst_1_n_9 : STD_LOGIC;
  signal error_insertion_rst_reg : STD_LOGIC;
  signal error_insertion_rst_reg_i_1_n_0 : STD_LOGIC;
  signal gt0_tx_system_reset_c : STD_LOGIC;
  signal parity_encoder_inst_1_n_0 : STD_LOGIC;
  signal parity_encoder_inst_1_n_1 : STD_LOGIC;
  signal parity_encoder_inst_1_n_10 : STD_LOGIC;
  signal parity_encoder_inst_1_n_11 : STD_LOGIC;
  signal parity_encoder_inst_1_n_12 : STD_LOGIC;
  signal parity_encoder_inst_1_n_13 : STD_LOGIC;
  signal parity_encoder_inst_1_n_14 : STD_LOGIC;
  signal parity_encoder_inst_1_n_15 : STD_LOGIC;
  signal parity_encoder_inst_1_n_2 : STD_LOGIC;
  signal parity_encoder_inst_1_n_3 : STD_LOGIC;
  signal parity_encoder_inst_1_n_4 : STD_LOGIC;
  signal parity_encoder_inst_1_n_5 : STD_LOGIC;
  signal parity_encoder_inst_1_n_6 : STD_LOGIC;
  signal parity_encoder_inst_1_n_7 : STD_LOGIC;
  signal parity_encoder_inst_1_n_8 : STD_LOGIC;
  signal parity_encoder_inst_1_n_9 : STD_LOGIC;
  signal pattern_gen_inst_1_n_0 : STD_LOGIC;
  signal pattern_gen_inst_1_n_1 : STD_LOGIC;
  signal pattern_gen_inst_1_n_17 : STD_LOGIC;
  signal pattern_gen_inst_1_n_18 : STD_LOGIC;
  signal pattern_gen_inst_1_n_19 : STD_LOGIC;
  signal pattern_gen_inst_1_n_2 : STD_LOGIC;
  signal pattern_gen_inst_1_n_20 : STD_LOGIC;
  signal pattern_gen_inst_1_n_3 : STD_LOGIC;
  signal pattern_gen_inst_1_n_4 : STD_LOGIC;
  signal pattern_gen_inst_1_n_5 : STD_LOGIC;
  signal pattern_gen_inst_1_n_6 : STD_LOGIC;
  signal pattern_gen_inst_1_n_7 : STD_LOGIC;
  signal pattern_gen_inst_1_n_8 : STD_LOGIC;
  signal pattern_gen_inst_1_n_9 : STD_LOGIC;
  signal pattern_pause_reg : STD_LOGIC;
  signal \pattern_pause_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \pattern_pause_reg_i_2__0_n_0\ : STD_LOGIC;
  signal pattern_rst_reg : STD_LOGIC;
  signal pattern_word : STD_LOGIC_VECTOR ( 15 downto 5 );
  signal sel : STD_LOGIC;
  signal system_reset_r : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of system_reset_r : signal is "true";
  attribute async_reg : string;
  attribute async_reg of system_reset_r : signal is "true";
  signal system_reset_r2 : STD_LOGIC;
  attribute RTL_KEEP of system_reset_r2 : signal is "true";
  attribute async_reg of system_reset_r2 : signal is "true";
  signal \test_init_cnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \test_init_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \test_init_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \test_init_cnt[0]_i_6_n_0\ : STD_LOGIC;
  signal \test_init_cnt[0]_i_7_n_0\ : STD_LOGIC;
  signal \test_init_cnt[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \test_init_cnt[0]_i_9_n_0\ : STD_LOGIC;
  signal \test_init_cnt[12]_i_2_n_0\ : STD_LOGIC;
  signal \test_init_cnt[12]_i_3_n_0\ : STD_LOGIC;
  signal \test_init_cnt[12]_i_4_n_0\ : STD_LOGIC;
  signal \test_init_cnt[12]_i_5_n_0\ : STD_LOGIC;
  signal \test_init_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \test_init_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \test_init_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \test_init_cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \test_init_cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \test_init_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \test_init_cnt[8]_i_4_n_0\ : STD_LOGIC;
  signal \test_init_cnt[8]_i_5_n_0\ : STD_LOGIC;
  signal test_init_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \test_init_cnt_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \test_init_cnt_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \test_init_cnt_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \test_init_cnt_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \test_init_cnt_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \test_init_cnt_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \test_init_cnt_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \test_init_cnt_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \test_init_cnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \test_init_cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \test_init_cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \test_init_cnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \test_init_cnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \test_init_cnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \test_init_cnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \test_init_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \test_init_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \test_init_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \test_init_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \test_init_cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \test_init_cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \test_init_cnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \test_init_cnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \test_init_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \test_init_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \test_init_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \test_init_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \test_init_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \test_init_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \test_init_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \test_init_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal tx_data_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tx_data_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \tx_data_reg[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \tx_data_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \tx_data_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \tx_data_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \tx_data_reg[14]_i_3_n_0\ : STD_LOGIC;
  signal \tx_data_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \tx_data_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \tx_data_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \tx_data_reg[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \tx_data_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \tx_data_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \tx_data_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \tx_data_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \tx_data_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \tx_data_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \tx_data_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \tx_data_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal \tx_data_reg[9]_i_5_n_0\ : STD_LOGIC;
  signal txctrl_reg0 : STD_LOGIC;
  signal \txctrl_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \txctrl_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \word_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \word_cnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \word_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \word_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \word_cnt[12]_i_2_n_0\ : STD_LOGIC;
  signal \word_cnt[12]_i_3_n_0\ : STD_LOGIC;
  signal \word_cnt[12]_i_4_n_0\ : STD_LOGIC;
  signal \word_cnt[12]_i_5_n_0\ : STD_LOGIC;
  signal \word_cnt[16]_i_2_n_0\ : STD_LOGIC;
  signal \word_cnt[16]_i_3_n_0\ : STD_LOGIC;
  signal \word_cnt[16]_i_4_n_0\ : STD_LOGIC;
  signal \word_cnt[16]_i_5_n_0\ : STD_LOGIC;
  signal \word_cnt[20]_i_2_n_0\ : STD_LOGIC;
  signal \word_cnt[20]_i_3_n_0\ : STD_LOGIC;
  signal \word_cnt[20]_i_4_n_0\ : STD_LOGIC;
  signal \word_cnt[20]_i_5_n_0\ : STD_LOGIC;
  signal \word_cnt[24]_i_2_n_0\ : STD_LOGIC;
  signal \word_cnt[24]_i_3_n_0\ : STD_LOGIC;
  signal \word_cnt[24]_i_4_n_0\ : STD_LOGIC;
  signal \word_cnt[24]_i_5_n_0\ : STD_LOGIC;
  signal \word_cnt[28]_i_2_n_0\ : STD_LOGIC;
  signal \word_cnt[28]_i_3_n_0\ : STD_LOGIC;
  signal \word_cnt[28]_i_4_n_0\ : STD_LOGIC;
  signal \word_cnt[28]_i_5_n_0\ : STD_LOGIC;
  signal \word_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \word_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \word_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \word_cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \word_cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \word_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \word_cnt[8]_i_4_n_0\ : STD_LOGIC;
  signal \word_cnt[8]_i_5_n_0\ : STD_LOGIC;
  signal word_cnt_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \word_cnt_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \word_cnt_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \word_cnt_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \word_cnt_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \word_cnt_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \word_cnt_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \word_cnt_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \word_cnt_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \word_cnt_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \word_cnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \word_cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \word_cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \word_cnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \word_cnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \word_cnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \word_cnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \word_cnt_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \word_cnt_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \word_cnt_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \word_cnt_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \word_cnt_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \word_cnt_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \word_cnt_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \word_cnt_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \word_cnt_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \word_cnt_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \word_cnt_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \word_cnt_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \word_cnt_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \word_cnt_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \word_cnt_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \word_cnt_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \word_cnt_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \word_cnt_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \word_cnt_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \word_cnt_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \word_cnt_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \word_cnt_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \word_cnt_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \word_cnt_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \word_cnt_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \word_cnt_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \word_cnt_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \word_cnt_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \word_cnt_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \word_cnt_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \word_cnt_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \word_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \word_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \word_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \word_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \word_cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \word_cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \word_cnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \word_cnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \word_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \word_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \word_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \word_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \word_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \word_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \word_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \word_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_test_init_cnt_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_word_cnt_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bit_pointer[10]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \bit_pointer[11]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \bit_pointer[12]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \bit_pointer[13]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \bit_pointer[14]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \bit_pointer[15]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \bit_pointer[2]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \bit_pointer[3]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \bit_pointer[4]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \bit_pointer[5]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \bit_pointer[6]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \bit_pointer[7]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \bit_pointer[8]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \bit_pointer[9]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \block_word_cnt[1]_i_3__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \block_word_cnt[1]_i_4__1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \block_word_cnt[1]_i_5\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \block_word_cnt[1]_i_6__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \block_word_cnt[1]_i_7__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \block_word_cnt[2]_i_3\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \block_word_cnt[3]_i_1__1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \pattern_pause_reg_i_2__0\ : label is "soft_lutpair93";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of system_reset_r2_reg : label is std.standard.true;
  attribute ASYNC_REG_boolean of system_reset_r_reg : label is std.standard.true;
  attribute SOFT_HLUTNM of \test_init_cnt[0]_i_9\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \tx_data_reg[11]_i_2__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \tx_data_reg[11]_i_4\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \tx_data_reg[11]_i_5\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \tx_data_reg[14]_i_2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \tx_data_reg[15]_i_2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \tx_data_reg[15]_i_5\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \tx_data_reg[1]_i_2__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \tx_data_reg[1]_i_3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \tx_data_reg[3]_i_3\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \tx_data_reg[3]_i_5\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \tx_data_reg[4]_i_3\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \tx_data_reg[9]_i_2\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \tx_data_reg[9]_i_3\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \tx_data_reg[9]_i_5\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \txctrl_reg[0]_i_2\ : label is "soft_lutpair100";
begin
\SYSTEM_RESET_inferred_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\,
      O => gt0_tx_system_reset_c
    );
\TXCTRL_OUT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \txctrl_reg_reg_n_0_[0]\,
      Q => gt0_txcharisk_in(0),
      R => '0'
    );
\TX_DATA_OUT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => error_insertion_inst_1_n_15,
      Q => Q(0),
      R => '0'
    );
\TX_DATA_OUT_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => error_insertion_inst_1_n_5,
      Q => Q(10),
      R => '0'
    );
\TX_DATA_OUT_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => error_insertion_inst_1_n_4,
      Q => Q(11),
      R => '0'
    );
\TX_DATA_OUT_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => error_insertion_inst_1_n_3,
      Q => Q(12),
      R => '0'
    );
\TX_DATA_OUT_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => error_insertion_inst_1_n_2,
      Q => Q(13),
      R => '0'
    );
\TX_DATA_OUT_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => error_insertion_inst_1_n_1,
      Q => Q(14),
      R => '0'
    );
\TX_DATA_OUT_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => error_insertion_inst_1_n_0,
      Q => Q(15),
      R => '0'
    );
\TX_DATA_OUT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => error_insertion_inst_1_n_14,
      Q => Q(1),
      R => '0'
    );
\TX_DATA_OUT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => error_insertion_inst_1_n_13,
      Q => Q(2),
      R => '0'
    );
\TX_DATA_OUT_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => error_insertion_inst_1_n_12,
      Q => Q(3),
      R => '0'
    );
\TX_DATA_OUT_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => error_insertion_inst_1_n_11,
      Q => Q(4),
      R => '0'
    );
\TX_DATA_OUT_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => error_insertion_inst_1_n_10,
      Q => Q(5),
      R => '0'
    );
\TX_DATA_OUT_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => error_insertion_inst_1_n_9,
      Q => Q(6),
      R => '0'
    );
\TX_DATA_OUT_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => error_insertion_inst_1_n_8,
      Q => Q(7),
      R => '0'
    );
\TX_DATA_OUT_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => error_insertion_inst_1_n_7,
      Q => Q(8),
      R => '0'
    );
\TX_DATA_OUT_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => error_insertion_inst_1_n_6,
      Q => Q(9),
      R => '0'
    );
\bit_pointer[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => bit_pointer(9),
      I1 => bit_pointer(15),
      O => \bit_pointer[10]_i_1_n_0\
    );
\bit_pointer[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => bit_pointer(10),
      I1 => bit_pointer(15),
      O => \bit_pointer[11]_i_1_n_0\
    );
\bit_pointer[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => bit_pointer(11),
      I1 => bit_pointer(15),
      O => \bit_pointer[12]_i_1_n_0\
    );
\bit_pointer[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => bit_pointer(12),
      I1 => bit_pointer(15),
      O => \bit_pointer[13]_i_1_n_0\
    );
\bit_pointer[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => bit_pointer(13),
      I1 => bit_pointer(15),
      O => \bit_pointer[14]_i_1_n_0\
    );
\bit_pointer[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => bit_pointer(14),
      I1 => bit_pointer(15),
      O => \bit_pointer[15]_i_1_n_0\
    );
\bit_pointer[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => bit_pointer(0),
      I1 => bit_pointer(15),
      O => \bit_pointer[1]_i_1_n_0\
    );
\bit_pointer[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => bit_pointer(1),
      I1 => bit_pointer(15),
      O => \bit_pointer[2]_i_1_n_0\
    );
\bit_pointer[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => bit_pointer(2),
      I1 => bit_pointer(15),
      O => \bit_pointer[3]_i_1_n_0\
    );
\bit_pointer[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => bit_pointer(3),
      I1 => bit_pointer(15),
      O => \bit_pointer[4]_i_1_n_0\
    );
\bit_pointer[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => bit_pointer(4),
      I1 => bit_pointer(15),
      O => \bit_pointer[5]_i_1_n_0\
    );
\bit_pointer[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => bit_pointer(5),
      I1 => bit_pointer(15),
      O => \bit_pointer[6]_i_1_n_0\
    );
\bit_pointer[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => bit_pointer(6),
      I1 => bit_pointer(15),
      O => \bit_pointer[7]_i_1_n_0\
    );
\bit_pointer[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => bit_pointer(7),
      I1 => bit_pointer(15),
      O => \bit_pointer[8]_i_1_n_0\
    );
\bit_pointer[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => bit_pointer(8),
      I1 => bit_pointer(15),
      O => \bit_pointer[9]_i_1_n_0\
    );
\bit_pointer_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => bit_pointer(15),
      Q => bit_pointer(0),
      S => clear
    );
\bit_pointer_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \bit_pointer[10]_i_1_n_0\,
      Q => bit_pointer(10),
      R => clear
    );
\bit_pointer_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \bit_pointer[11]_i_1_n_0\,
      Q => bit_pointer(11),
      R => clear
    );
\bit_pointer_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \bit_pointer[12]_i_1_n_0\,
      Q => bit_pointer(12),
      R => clear
    );
\bit_pointer_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \bit_pointer[13]_i_1_n_0\,
      Q => bit_pointer(13),
      R => clear
    );
\bit_pointer_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \bit_pointer[14]_i_1_n_0\,
      Q => bit_pointer(14),
      R => clear
    );
\bit_pointer_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \bit_pointer[15]_i_1_n_0\,
      Q => bit_pointer(15),
      R => clear
    );
\bit_pointer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \bit_pointer[1]_i_1_n_0\,
      Q => bit_pointer(1),
      R => clear
    );
\bit_pointer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \bit_pointer[2]_i_1_n_0\,
      Q => bit_pointer(2),
      R => clear
    );
\bit_pointer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \bit_pointer[3]_i_1_n_0\,
      Q => bit_pointer(3),
      R => clear
    );
\bit_pointer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \bit_pointer[4]_i_1_n_0\,
      Q => bit_pointer(4),
      R => clear
    );
\bit_pointer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \bit_pointer[5]_i_1_n_0\,
      Q => bit_pointer(5),
      R => clear
    );
\bit_pointer_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \bit_pointer[6]_i_1_n_0\,
      Q => bit_pointer(6),
      R => clear
    );
\bit_pointer_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \bit_pointer[7]_i_1_n_0\,
      Q => bit_pointer(7),
      R => clear
    );
\bit_pointer_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \bit_pointer[8]_i_1_n_0\,
      Q => bit_pointer(8),
      R => clear
    );
\bit_pointer_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \bit_pointer[9]_i_1_n_0\,
      Q => bit_pointer(9),
      R => clear
    );
\block_word_cnt[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF00CCCC55555555"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[0]\,
      I1 => \block_word_cnt[1]_i_3__0_n_0\,
      I2 => ECC_CODE_EN,
      I3 => \block_word_cnt[1]_i_5_n_0\,
      I4 => \block_word_cnt[1]_i_4__1_n_0\,
      I5 => \block_word_cnt[4]_i_2_n_0\,
      O => \block_word_cnt[0]_i_1__1_n_0\
    );
\block_word_cnt[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0BFFFFFC0BF0000"
    )
        port map (
      I0 => \block_word_cnt[1]_i_2__1_n_0\,
      I1 => \block_word_cnt[1]_i_3__0_n_0\,
      I2 => \block_word_cnt[1]_i_4__1_n_0\,
      I3 => \block_word_cnt[1]_i_5_n_0\,
      I4 => \block_word_cnt[4]_i_2_n_0\,
      I5 => \block_word_cnt[1]_i_6__0_n_0\,
      O => \block_word_cnt[1]_i_1__1_n_0\
    );
\block_word_cnt[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \txctrl_reg[0]_i_2_n_0\,
      I1 => \block_word_cnt[1]_i_7__0_n_0\,
      I2 => test_init_cnt_reg(7),
      I3 => test_init_cnt_reg(9),
      I4 => test_init_cnt_reg(15),
      I5 => test_init_cnt_reg(10),
      O => \block_word_cnt[1]_i_2__1_n_0\
    );
\block_word_cnt[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFCFFFEF"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[2]\,
      I1 => \block_word_cnt_reg_n_0_[3]\,
      I2 => \block_word_cnt_reg_n_0_[0]\,
      I3 => \block_word_cnt_reg_n_0_[1]\,
      I4 => \block_word_cnt_reg_n_0_[4]\,
      O => \block_word_cnt[1]_i_3__0_n_0\
    );
\block_word_cnt[1]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFBFBEF"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[3]\,
      I1 => \block_word_cnt_reg_n_0_[4]\,
      I2 => \block_word_cnt_reg_n_0_[1]\,
      I3 => \block_word_cnt_reg_n_0_[0]\,
      I4 => \block_word_cnt_reg_n_0_[2]\,
      O => \block_word_cnt[1]_i_4__1_n_0\
    );
\block_word_cnt[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0440"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[3]\,
      I1 => \block_word_cnt_reg_n_0_[4]\,
      I2 => \block_word_cnt_reg_n_0_[1]\,
      I3 => \block_word_cnt_reg_n_0_[2]\,
      O => \block_word_cnt[1]_i_5_n_0\
    );
\block_word_cnt[1]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[1]\,
      I1 => \block_word_cnt_reg_n_0_[0]\,
      O => \block_word_cnt[1]_i_6__0_n_0\
    );
\block_word_cnt[1]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => test_init_cnt_reg(8),
      I1 => test_init_cnt_reg(14),
      I2 => test_init_cnt_reg(4),
      I3 => test_init_cnt_reg(13),
      I4 => \test_init_cnt[0]_i_8__0_n_0\,
      O => \block_word_cnt[1]_i_7__0_n_0\
    );
\block_word_cnt[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404F4F404F404F40"
    )
        port map (
      I0 => \block_word_cnt[2]_i_2_n_0\,
      I1 => \block_word_cnt[2]_i_3_n_0\,
      I2 => \block_word_cnt[4]_i_2_n_0\,
      I3 => \block_word_cnt_reg_n_0_[2]\,
      I4 => \block_word_cnt_reg_n_0_[0]\,
      I5 => \block_word_cnt_reg_n_0_[1]\,
      O => \block_word_cnt[2]_i_1__1_n_0\
    );
\block_word_cnt[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF70FFFFF"
    )
        port map (
      I0 => ECC_CODE_EN,
      I1 => \block_word_cnt_reg_n_0_[0]\,
      I2 => \block_word_cnt_reg_n_0_[2]\,
      I3 => \block_word_cnt_reg_n_0_[1]\,
      I4 => \block_word_cnt_reg_n_0_[4]\,
      I5 => \block_word_cnt_reg_n_0_[3]\,
      O => \block_word_cnt[2]_i_2_n_0\
    );
\block_word_cnt[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[0]\,
      I1 => \block_word_cnt_reg_n_0_[1]\,
      I2 => \block_word_cnt_reg_n_0_[4]\,
      I3 => \block_word_cnt_reg_n_0_[3]\,
      O => \block_word_cnt[2]_i_3_n_0\
    );
\block_word_cnt[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[3]\,
      I1 => \block_word_cnt_reg_n_0_[2]\,
      I2 => \block_word_cnt_reg_n_0_[1]\,
      I3 => \block_word_cnt_reg_n_0_[0]\,
      O => \block_word_cnt[3]_i_1__1_n_0\
    );
\block_word_cnt[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22A80222"
    )
        port map (
      I0 => \tx_data_reg[15]_i_2_n_0\,
      I1 => \block_word_cnt_reg_n_0_[2]\,
      I2 => \block_word_cnt_reg_n_0_[0]\,
      I3 => \block_word_cnt_reg_n_0_[1]\,
      I4 => \block_word_cnt_reg_n_0_[4]\,
      O => \block_word_cnt[4]_i_2_n_0\
    );
\block_word_cnt[4]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[4]\,
      I1 => \block_word_cnt_reg_n_0_[3]\,
      I2 => \block_word_cnt_reg_n_0_[0]\,
      I3 => \block_word_cnt_reg_n_0_[1]\,
      I4 => \block_word_cnt_reg_n_0_[2]\,
      O => \block_word_cnt[4]_i_3__1_n_0\
    );
\block_word_cnt[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000360000001600"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[0]\,
      I1 => \block_word_cnt_reg_n_0_[2]\,
      I2 => \block_word_cnt_reg_n_0_[1]\,
      I3 => \block_word_cnt_reg_n_0_[4]\,
      I4 => \block_word_cnt_reg_n_0_[3]\,
      I5 => ECC_CODE_EN,
      O => \block_word_cnt[4]_i_4__0_n_0\
    );
\block_word_cnt[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[3]\,
      I1 => \block_word_cnt_reg_n_0_[0]\,
      I2 => \block_word_cnt_reg_n_0_[1]\,
      I3 => \block_word_cnt_reg_n_0_[2]\,
      I4 => \block_word_cnt_reg_n_0_[4]\,
      I5 => \block_word_cnt_reg_n_0_[5]\,
      O => \block_word_cnt[5]_i_1__0_n_0\
    );
\block_word_cnt[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAAAAAAAAAA"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[6]\,
      I1 => \block_word_cnt_reg_n_0_[3]\,
      I2 => \block_word_cnt[6]_i_2_n_0\,
      I3 => \block_word_cnt_reg_n_0_[2]\,
      I4 => \block_word_cnt_reg_n_0_[4]\,
      I5 => \block_word_cnt_reg_n_0_[5]\,
      O => \block_word_cnt[6]_i_1__1_n_0\
    );
\block_word_cnt[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[1]\,
      I1 => \block_word_cnt_reg_n_0_[0]\,
      O => \block_word_cnt[6]_i_2_n_0\
    );
\block_word_cnt[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => system_reset_r2,
      I1 => TEST_RESET,
      O => clear
    );
\block_word_cnt[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[7]\,
      I1 => \block_word_cnt[7]_i_3__0_n_0\,
      I2 => \block_word_cnt_reg_n_0_[6]\,
      O => \block_word_cnt[7]_i_2__0_n_0\
    );
\block_word_cnt[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[5]\,
      I1 => \block_word_cnt_reg_n_0_[4]\,
      I2 => \block_word_cnt_reg_n_0_[2]\,
      I3 => \block_word_cnt_reg_n_0_[1]\,
      I4 => \block_word_cnt_reg_n_0_[0]\,
      I5 => \block_word_cnt_reg_n_0_[3]\,
      O => \block_word_cnt[7]_i_3__0_n_0\
    );
\block_word_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \block_word_cnt[0]_i_1__1_n_0\,
      Q => \block_word_cnt_reg_n_0_[0]\,
      R => clear
    );
\block_word_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \block_word_cnt[1]_i_1__1_n_0\,
      Q => \block_word_cnt_reg_n_0_[1]\,
      R => clear
    );
\block_word_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \block_word_cnt[2]_i_1__1_n_0\,
      Q => \block_word_cnt_reg_n_0_[2]\,
      R => clear
    );
\block_word_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \block_word_cnt[3]_i_1__1_n_0\,
      Q => \block_word_cnt_reg_n_0_[3]\,
      R => clear
    );
\block_word_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \block_word_cnt_reg[4]_i_1__0_n_0\,
      Q => \block_word_cnt_reg_n_0_[4]\,
      R => clear
    );
\block_word_cnt_reg[4]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \block_word_cnt[4]_i_3__1_n_0\,
      I1 => \block_word_cnt[4]_i_4__0_n_0\,
      O => \block_word_cnt_reg[4]_i_1__0_n_0\,
      S => \block_word_cnt[4]_i_2_n_0\
    );
\block_word_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \block_word_cnt[5]_i_1__0_n_0\,
      Q => \block_word_cnt_reg_n_0_[5]\,
      R => clear
    );
\block_word_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \block_word_cnt[6]_i_1__1_n_0\,
      Q => \block_word_cnt_reg_n_0_[6]\,
      R => clear
    );
\block_word_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \block_word_cnt[7]_i_2__0_n_0\,
      Q => \block_word_cnt_reg_n_0_[7]\,
      R => clear
    );
\data_word_valid_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \tx_data_reg[14]_i_2_n_0\,
      I1 => sel,
      I2 => data_word_valid,
      O => \data_word_valid_i_1__0_n_0\
    );
data_word_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \data_word_valid_i_1__0_n_0\,
      Q => data_word_valid,
      R => clear
    );
encoder_rst_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF33FF00003200"
    )
        port map (
      I0 => \block_word_cnt[1]_i_2__1_n_0\,
      I1 => \block_word_cnt_reg_n_0_[1]\,
      I2 => \block_word_cnt_reg_n_0_[0]\,
      I3 => \tx_data_reg[9]_i_3_n_0\,
      I4 => \block_word_cnt_reg_n_0_[2]\,
      I5 => encoder_rst_reg,
      O => encoder_rst_reg_i_1_n_0
    );
encoder_rst_reg_reg: unisim.vcomponents.FDSE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => encoder_rst_reg_i_1_n_0,
      Q => encoder_rst_reg,
      S => clear
    );
error_insertion_inst_1: entity work.gtx3g_bert_0_error_insertion_34
     port map (
      D(15) => error_insertion_inst_1_n_0,
      D(14) => error_insertion_inst_1_n_1,
      D(13) => error_insertion_inst_1_n_2,
      D(12) => error_insertion_inst_1_n_3,
      D(11) => error_insertion_inst_1_n_4,
      D(10) => error_insertion_inst_1_n_5,
      D(9) => error_insertion_inst_1_n_6,
      D(8) => error_insertion_inst_1_n_7,
      D(7) => error_insertion_inst_1_n_8,
      D(6) => error_insertion_inst_1_n_9,
      D(5) => error_insertion_inst_1_n_10,
      D(4) => error_insertion_inst_1_n_11,
      D(3) => error_insertion_inst_1_n_12,
      D(2) => error_insertion_inst_1_n_13,
      D(1) => error_insertion_inst_1_n_14,
      D(0) => error_insertion_inst_1_n_15,
      GT0_TXUSRCLK_OUT => GT0_TXUSRCLK_OUT,
      Q(15 downto 0) => tx_data_reg(15 downto 0),
      TEST_RESET => TEST_RESET,
      \bit_pointer_reg[15]\(15 downto 0) => bit_pointer(15 downto 0),
      error_insertion_rst_reg => error_insertion_rst_reg,
      \out\ => system_reset_r2,
      \txctrl_reg_reg[0]\ => \txctrl_reg_reg_n_0_[0]\,
      word_cnt_reg(31 downto 0) => word_cnt_reg(31 downto 0)
    );
error_insertion_rst_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => error_insertion_rst_reg,
      I1 => \block_word_cnt_reg_n_0_[0]\,
      I2 => \block_word_cnt_reg_n_0_[1]\,
      I3 => \tx_data_reg[11]_i_2__0_n_0\,
      I4 => \block_word_cnt_reg_n_0_[4]\,
      I5 => \block_word_cnt[1]_i_2__1_n_0\,
      O => error_insertion_rst_reg_i_1_n_0
    );
error_insertion_rst_reg_reg: unisim.vcomponents.FDSE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => error_insertion_rst_reg_i_1_n_0,
      Q => error_insertion_rst_reg,
      S => clear
    );
parity_encoder_inst_1: entity work.gtx3g_bert_0_parity_encoder_35
     port map (
      D(5) => parity_encoder_inst_1_n_0,
      D(4) => parity_encoder_inst_1_n_1,
      D(3) => parity_encoder_inst_1_n_2,
      D(2) => parity_encoder_inst_1_n_3,
      D(1) => parity_encoder_inst_1_n_4,
      D(0) => parity_encoder_inst_1_n_5,
      GT0_TXUSRCLK_OUT => GT0_TXUSRCLK_OUT,
      Q(15 downto 0) => tx_data_reg(15 downto 0),
      SR(0) => encoder_rst_reg,
      \block_word_cnt_reg[0]\ => pattern_gen_inst_1_n_19,
      \block_word_cnt_reg[1]\ => \tx_data_reg[11]_i_5_n_0\,
      \block_word_cnt_reg[2]\ => \tx_data_reg[11]_i_2__0_n_0\,
      \block_word_cnt_reg[2]_0\ => \tx_data_reg[11]_i_4_n_0\,
      \block_word_cnt_reg[3]\ => \tx_data_reg[15]_i_2_n_0\,
      \block_word_cnt_reg[4]\ => \tx_data_reg[15]_i_3_n_0\,
      \block_word_cnt_reg[4]_0\(3) => \block_word_cnt_reg_n_0_[4]\,
      \block_word_cnt_reg[4]_0\(2) => \block_word_cnt_reg_n_0_[2]\,
      \block_word_cnt_reg[4]_0\(1) => \block_word_cnt_reg_n_0_[1]\,
      \block_word_cnt_reg[4]_0\(0) => \block_word_cnt_reg_n_0_[0]\,
      \block_word_cnt_reg[4]_1\ => \tx_data_reg[1]_i_2__0_n_0\,
      \block_word_cnt_reg[4]_2\ => \tx_data_reg[1]_i_3_n_0\,
      \block_word_cnt_reg[4]_3\ => pattern_gen_inst_1_n_17,
      \block_word_cnt_reg[4]_4\ => \tx_data_reg[0]_i_4_n_0\,
      \block_word_cnt_reg[4]_5\ => \tx_data_reg[9]_i_5_n_0\,
      \block_word_cnt_reg[4]_6\ => \tx_data_reg[14]_i_2_n_0\,
      data_word_valid => data_word_valid,
      \pattern_reg_reg[0]\ => pattern_gen_inst_1_n_20,
      \pattern_reg_reg[12]\ => pattern_gen_inst_1_n_18,
      \pattern_reg_reg[15]\(6) => pattern_word(15),
      \pattern_reg_reg[15]\(5 downto 1) => pattern_word(11 downto 7),
      \pattern_reg_reg[15]\(0) => pattern_word(5),
      test_init_cnt_reg(4) => test_init_cnt_reg(15),
      test_init_cnt_reg(3 downto 1) => test_init_cnt_reg(12 downto 10),
      test_init_cnt_reg(0) => test_init_cnt_reg(0),
      \tx_data_reg_reg[13]\ => parity_encoder_inst_1_n_14,
      \tx_data_reg_reg[14]\ => parity_encoder_inst_1_n_15,
      \tx_data_reg_reg[2]\ => parity_encoder_inst_1_n_10,
      \tx_data_reg_reg[3]\ => parity_encoder_inst_1_n_11,
      \tx_data_reg_reg[4]\ => parity_encoder_inst_1_n_12,
      \tx_data_reg_reg[5]\ => parity_encoder_inst_1_n_6,
      \tx_data_reg_reg[6]\ => parity_encoder_inst_1_n_13,
      \tx_data_reg_reg[7]\ => parity_encoder_inst_1_n_7,
      \tx_data_reg_reg[8]\ => parity_encoder_inst_1_n_8,
      \tx_data_reg_reg[9]\ => parity_encoder_inst_1_n_9
    );
pattern_gen_inst_1: entity work.gtx3g_bert_0_pattern_gen_36
     port map (
      D(9) => pattern_gen_inst_1_n_0,
      D(8) => pattern_gen_inst_1_n_1,
      D(7) => pattern_gen_inst_1_n_2,
      D(6) => pattern_gen_inst_1_n_3,
      D(5) => pattern_gen_inst_1_n_4,
      D(4) => pattern_gen_inst_1_n_5,
      D(3) => pattern_gen_inst_1_n_6,
      D(2) => pattern_gen_inst_1_n_7,
      D(1) => pattern_gen_inst_1_n_8,
      D(0) => pattern_gen_inst_1_n_9,
      GT0_TXUSRCLK_OUT => GT0_TXUSRCLK_OUT,
      PATTERN_MODE(2 downto 0) => PATTERN_MODE(2 downto 0),
      Q(6) => pattern_word(15),
      Q(5 downto 1) => pattern_word(11 downto 7),
      Q(0) => pattern_word(5),
      \block_word_cnt_reg[1]\ => \tx_data_reg[2]_i_4_n_0\,
      \block_word_cnt_reg[1]_0\ => \block_word_cnt[6]_i_2_n_0\,
      \block_word_cnt_reg[1]_1\ => \tx_data_reg[9]_i_3_n_0\,
      \block_word_cnt_reg[2]\ => \tx_data_reg[4]_i_3_n_0\,
      \block_word_cnt_reg[2]_0\ => \tx_data_reg[9]_i_2_n_0\,
      \block_word_cnt_reg[2]_1\ => \tx_data_reg[14]_i_3_n_0\,
      \block_word_cnt_reg[2]_2\ => \tx_data_reg[11]_i_2__0_n_0\,
      \block_word_cnt_reg[2]_3\ => \tx_data_reg[3]_i_2_n_0\,
      \block_word_cnt_reg[3]\ => \tx_data_reg[15]_i_2_n_0\,
      \block_word_cnt_reg[4]\(3) => \block_word_cnt_reg_n_0_[4]\,
      \block_word_cnt_reg[4]\(2) => \block_word_cnt_reg_n_0_[2]\,
      \block_word_cnt_reg[4]\(1) => \block_word_cnt_reg_n_0_[1]\,
      \block_word_cnt_reg[4]\(0) => \block_word_cnt_reg_n_0_[0]\,
      \block_word_cnt_reg[4]_0\ => \tx_data_reg[15]_i_3_n_0\,
      \block_word_cnt_reg[4]_1\ => \tx_data_reg[14]_i_2_n_0\,
      \block_word_cnt_reg[4]_2\ => \tx_data_reg[3]_i_3_n_0\,
      \hor_parity_word_reg_reg[3]\ => parity_encoder_inst_1_n_11,
      \hor_parity_word_reg_reg[6]\ => parity_encoder_inst_1_n_13,
      \hor_parity_word_reg_reg[8]\ => parity_encoder_inst_1_n_8,
      pattern_pause_reg => pattern_pause_reg,
      \pattern_reg_reg[5]_0\ => parity_encoder_inst_1_n_6,
      \pattern_reg_reg[7]_0\ => parity_encoder_inst_1_n_7,
      \pattern_reg_reg[9]_0\ => parity_encoder_inst_1_n_9,
      pattern_rst_reg => pattern_rst_reg,
      test_init_cnt_reg(8 downto 7) => test_init_cnt_reg(14 downto 13),
      test_init_cnt_reg(6 downto 1) => test_init_cnt_reg(9 downto 4),
      test_init_cnt_reg(0) => test_init_cnt_reg(1),
      \test_init_cnt_reg_3__s_port_\ => \txctrl_reg[0]_i_2_n_0\,
      \tx_data_reg_reg[0]\ => pattern_gen_inst_1_n_20,
      \tx_data_reg_reg[12]\ => pattern_gen_inst_1_n_18,
      \tx_data_reg_reg[1]\ => pattern_gen_inst_1_n_17,
      \tx_data_reg_reg[1]_0\ => pattern_gen_inst_1_n_19,
      \ver_parity_word_reg_reg[13]\ => parity_encoder_inst_1_n_14,
      \ver_parity_word_reg_reg[14]\ => parity_encoder_inst_1_n_15,
      \ver_parity_word_reg_reg[2]\ => parity_encoder_inst_1_n_10,
      \ver_parity_word_reg_reg[4]\ => parity_encoder_inst_1_n_12
    );
\pattern_pause_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \pattern_pause_reg_i_2__0_n_0\,
      I1 => \block_word_cnt[4]_i_2_n_0\,
      I2 => sel,
      I3 => pattern_pause_reg,
      O => \pattern_pause_reg_i_1__0_n_0\
    );
\pattern_pause_reg_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04044440"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[3]\,
      I1 => \block_word_cnt_reg_n_0_[4]\,
      I2 => \block_word_cnt_reg_n_0_[1]\,
      I3 => \block_word_cnt_reg_n_0_[0]\,
      I4 => \block_word_cnt_reg_n_0_[2]\,
      O => \pattern_pause_reg_i_2__0_n_0\
    );
pattern_pause_reg_reg: unisim.vcomponents.FDSE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \pattern_pause_reg_i_1__0_n_0\,
      Q => pattern_pause_reg,
      S => clear
    );
pattern_rst_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => clear,
      Q => pattern_rst_reg,
      R => '0'
    );
system_reset_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => system_reset_r,
      Q => system_reset_r2,
      R => '0'
    );
system_reset_r_reg: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => gt0_tx_system_reset_c,
      Q => system_reset_r,
      R => '0'
    );
\test_init_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001101"
    )
        port map (
      I0 => \tx_data_reg[11]_i_2__0_n_0\,
      I1 => \block_word_cnt_reg_n_0_[4]\,
      I2 => \txctrl_reg[0]_i_2_n_0\,
      I3 => \test_init_cnt[0]_i_3_n_0\,
      I4 => \block_word_cnt_reg_n_0_[1]\,
      I5 => \block_word_cnt_reg_n_0_[0]\,
      O => sel
    );
\test_init_cnt[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_init_cnt_reg(10),
      I1 => test_init_cnt_reg(15),
      I2 => test_init_cnt_reg(9),
      I3 => test_init_cnt_reg(7),
      I4 => \test_init_cnt[0]_i_8__0_n_0\,
      I5 => \test_init_cnt[0]_i_9_n_0\,
      O => \test_init_cnt[0]_i_3_n_0\
    );
\test_init_cnt[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => test_init_cnt_reg(3),
      O => \test_init_cnt[0]_i_4_n_0\
    );
\test_init_cnt[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => test_init_cnt_reg(2),
      O => \test_init_cnt[0]_i_5_n_0\
    );
\test_init_cnt[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => test_init_cnt_reg(1),
      O => \test_init_cnt[0]_i_6_n_0\
    );
\test_init_cnt[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => test_init_cnt_reg(0),
      O => \test_init_cnt[0]_i_7_n_0\
    );
\test_init_cnt[0]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_init_cnt_reg(12),
      I1 => test_init_cnt_reg(6),
      I2 => test_init_cnt_reg(5),
      I3 => test_init_cnt_reg(11),
      O => \test_init_cnt[0]_i_8__0_n_0\
    );
\test_init_cnt[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_init_cnt_reg(13),
      I1 => test_init_cnt_reg(4),
      I2 => test_init_cnt_reg(14),
      I3 => test_init_cnt_reg(8),
      O => \test_init_cnt[0]_i_9_n_0\
    );
\test_init_cnt[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => test_init_cnt_reg(15),
      O => \test_init_cnt[12]_i_2_n_0\
    );
\test_init_cnt[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => test_init_cnt_reg(14),
      O => \test_init_cnt[12]_i_3_n_0\
    );
\test_init_cnt[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => test_init_cnt_reg(13),
      O => \test_init_cnt[12]_i_4_n_0\
    );
\test_init_cnt[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => test_init_cnt_reg(12),
      O => \test_init_cnt[12]_i_5_n_0\
    );
\test_init_cnt[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => test_init_cnt_reg(7),
      O => \test_init_cnt[4]_i_2_n_0\
    );
\test_init_cnt[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => test_init_cnt_reg(6),
      O => \test_init_cnt[4]_i_3_n_0\
    );
\test_init_cnt[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => test_init_cnt_reg(5),
      O => \test_init_cnt[4]_i_4_n_0\
    );
\test_init_cnt[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => test_init_cnt_reg(4),
      O => \test_init_cnt[4]_i_5_n_0\
    );
\test_init_cnt[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => test_init_cnt_reg(11),
      O => \test_init_cnt[8]_i_2_n_0\
    );
\test_init_cnt[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => test_init_cnt_reg(10),
      O => \test_init_cnt[8]_i_3_n_0\
    );
\test_init_cnt[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => test_init_cnt_reg(9),
      O => \test_init_cnt[8]_i_4_n_0\
    );
\test_init_cnt[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => test_init_cnt_reg(8),
      O => \test_init_cnt[8]_i_5_n_0\
    );
\test_init_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => sel,
      D => \test_init_cnt_reg[0]_i_2_n_7\,
      Q => test_init_cnt_reg(0),
      R => clear
    );
\test_init_cnt_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \test_init_cnt_reg[0]_i_2_n_0\,
      CO(2) => \test_init_cnt_reg[0]_i_2_n_1\,
      CO(1) => \test_init_cnt_reg[0]_i_2_n_2\,
      CO(0) => \test_init_cnt_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \test_init_cnt_reg[0]_i_2_n_4\,
      O(2) => \test_init_cnt_reg[0]_i_2_n_5\,
      O(1) => \test_init_cnt_reg[0]_i_2_n_6\,
      O(0) => \test_init_cnt_reg[0]_i_2_n_7\,
      S(3) => \test_init_cnt[0]_i_4_n_0\,
      S(2) => \test_init_cnt[0]_i_5_n_0\,
      S(1) => \test_init_cnt[0]_i_6_n_0\,
      S(0) => \test_init_cnt[0]_i_7_n_0\
    );
\test_init_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => sel,
      D => \test_init_cnt_reg[8]_i_1_n_5\,
      Q => test_init_cnt_reg(10),
      R => clear
    );
\test_init_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => sel,
      D => \test_init_cnt_reg[8]_i_1_n_4\,
      Q => test_init_cnt_reg(11),
      R => clear
    );
\test_init_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => sel,
      D => \test_init_cnt_reg[12]_i_1_n_7\,
      Q => test_init_cnt_reg(12),
      R => clear
    );
\test_init_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_init_cnt_reg[8]_i_1_n_0\,
      CO(3) => \NLW_test_init_cnt_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \test_init_cnt_reg[12]_i_1_n_1\,
      CO(1) => \test_init_cnt_reg[12]_i_1_n_2\,
      CO(0) => \test_init_cnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \test_init_cnt_reg[12]_i_1_n_4\,
      O(2) => \test_init_cnt_reg[12]_i_1_n_5\,
      O(1) => \test_init_cnt_reg[12]_i_1_n_6\,
      O(0) => \test_init_cnt_reg[12]_i_1_n_7\,
      S(3) => \test_init_cnt[12]_i_2_n_0\,
      S(2) => \test_init_cnt[12]_i_3_n_0\,
      S(1) => \test_init_cnt[12]_i_4_n_0\,
      S(0) => \test_init_cnt[12]_i_5_n_0\
    );
\test_init_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => sel,
      D => \test_init_cnt_reg[12]_i_1_n_6\,
      Q => test_init_cnt_reg(13),
      R => clear
    );
\test_init_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => sel,
      D => \test_init_cnt_reg[12]_i_1_n_5\,
      Q => test_init_cnt_reg(14),
      R => clear
    );
\test_init_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => sel,
      D => \test_init_cnt_reg[12]_i_1_n_4\,
      Q => test_init_cnt_reg(15),
      R => clear
    );
\test_init_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => sel,
      D => \test_init_cnt_reg[0]_i_2_n_6\,
      Q => test_init_cnt_reg(1),
      R => clear
    );
\test_init_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => sel,
      D => \test_init_cnt_reg[0]_i_2_n_5\,
      Q => test_init_cnt_reg(2),
      R => clear
    );
\test_init_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => sel,
      D => \test_init_cnt_reg[0]_i_2_n_4\,
      Q => test_init_cnt_reg(3),
      R => clear
    );
\test_init_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => sel,
      D => \test_init_cnt_reg[4]_i_1_n_7\,
      Q => test_init_cnt_reg(4),
      R => clear
    );
\test_init_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_init_cnt_reg[0]_i_2_n_0\,
      CO(3) => \test_init_cnt_reg[4]_i_1_n_0\,
      CO(2) => \test_init_cnt_reg[4]_i_1_n_1\,
      CO(1) => \test_init_cnt_reg[4]_i_1_n_2\,
      CO(0) => \test_init_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \test_init_cnt_reg[4]_i_1_n_4\,
      O(2) => \test_init_cnt_reg[4]_i_1_n_5\,
      O(1) => \test_init_cnt_reg[4]_i_1_n_6\,
      O(0) => \test_init_cnt_reg[4]_i_1_n_7\,
      S(3) => \test_init_cnt[4]_i_2_n_0\,
      S(2) => \test_init_cnt[4]_i_3_n_0\,
      S(1) => \test_init_cnt[4]_i_4_n_0\,
      S(0) => \test_init_cnt[4]_i_5_n_0\
    );
\test_init_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => sel,
      D => \test_init_cnt_reg[4]_i_1_n_6\,
      Q => test_init_cnt_reg(5),
      R => clear
    );
\test_init_cnt_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => sel,
      D => \test_init_cnt_reg[4]_i_1_n_5\,
      Q => test_init_cnt_reg(6),
      S => clear
    );
\test_init_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => sel,
      D => \test_init_cnt_reg[4]_i_1_n_4\,
      Q => test_init_cnt_reg(7),
      R => clear
    );
\test_init_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => sel,
      D => \test_init_cnt_reg[8]_i_1_n_7\,
      Q => test_init_cnt_reg(8),
      R => clear
    );
\test_init_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_init_cnt_reg[4]_i_1_n_0\,
      CO(3) => \test_init_cnt_reg[8]_i_1_n_0\,
      CO(2) => \test_init_cnt_reg[8]_i_1_n_1\,
      CO(1) => \test_init_cnt_reg[8]_i_1_n_2\,
      CO(0) => \test_init_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \test_init_cnt_reg[8]_i_1_n_4\,
      O(2) => \test_init_cnt_reg[8]_i_1_n_5\,
      O(1) => \test_init_cnt_reg[8]_i_1_n_6\,
      O(0) => \test_init_cnt_reg[8]_i_1_n_7\,
      S(3) => \test_init_cnt[8]_i_2_n_0\,
      S(2) => \test_init_cnt[8]_i_3_n_0\,
      S(1) => \test_init_cnt[8]_i_4_n_0\,
      S(0) => \test_init_cnt[8]_i_5_n_0\
    );
\test_init_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => sel,
      D => \test_init_cnt_reg[8]_i_1_n_6\,
      Q => test_init_cnt_reg(9),
      R => clear
    );
\tx_data_reg[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[4]\,
      I1 => \block_word_cnt_reg_n_0_[3]\,
      I2 => \block_word_cnt_reg_n_0_[6]\,
      I3 => \block_word_cnt_reg_n_0_[7]\,
      I4 => \block_word_cnt_reg_n_0_[5]\,
      I5 => \block_word_cnt_reg_n_0_[2]\,
      O => \tx_data_reg[0]_i_4_n_0\
    );
\tx_data_reg[11]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[2]\,
      I1 => \block_word_cnt_reg_n_0_[5]\,
      I2 => \block_word_cnt_reg_n_0_[7]\,
      I3 => \block_word_cnt_reg_n_0_[6]\,
      I4 => \block_word_cnt_reg_n_0_[3]\,
      O => \tx_data_reg[11]_i_2__0_n_0\
    );
\tx_data_reg[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00028282"
    )
        port map (
      I0 => \tx_data_reg[15]_i_2_n_0\,
      I1 => \block_word_cnt_reg_n_0_[2]\,
      I2 => \block_word_cnt_reg_n_0_[4]\,
      I3 => \block_word_cnt_reg_n_0_[0]\,
      I4 => \block_word_cnt_reg_n_0_[1]\,
      O => \tx_data_reg[11]_i_4_n_0\
    );
\tx_data_reg[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[1]\,
      I1 => \block_word_cnt_reg_n_0_[0]\,
      I2 => \block_word_cnt_reg_n_0_[4]\,
      I3 => \tx_data_reg[15]_i_2_n_0\,
      I4 => \block_word_cnt_reg_n_0_[2]\,
      O => \tx_data_reg[11]_i_5_n_0\
    );
\tx_data_reg[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00888222"
    )
        port map (
      I0 => \tx_data_reg[15]_i_2_n_0\,
      I1 => \block_word_cnt_reg_n_0_[4]\,
      I2 => \block_word_cnt_reg_n_0_[0]\,
      I3 => \block_word_cnt_reg_n_0_[1]\,
      I4 => \block_word_cnt_reg_n_0_[2]\,
      O => \tx_data_reg[14]_i_2_n_0\
    );
\tx_data_reg[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[2]\,
      I1 => \tx_data_reg[15]_i_3_n_0\,
      O => \tx_data_reg[14]_i_3_n_0\
    );
\tx_data_reg[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[3]\,
      I1 => \block_word_cnt_reg_n_0_[6]\,
      I2 => \block_word_cnt_reg_n_0_[7]\,
      I3 => \block_word_cnt_reg_n_0_[5]\,
      O => \tx_data_reg[15]_i_2_n_0\
    );
\tx_data_reg[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAAB"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[4]\,
      I1 => test_init_cnt_reg(3),
      I2 => test_init_cnt_reg(1),
      I3 => test_init_cnt_reg(0),
      I4 => test_init_cnt_reg(2),
      I5 => \tx_data_reg[15]_i_5_n_0\,
      O => \tx_data_reg[15]_i_3_n_0\
    );
\tx_data_reg[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[1]\,
      I1 => \block_word_cnt_reg_n_0_[0]\,
      O => \tx_data_reg[15]_i_5_n_0\
    );
\tx_data_reg[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[4]\,
      I1 => \block_word_cnt_reg_n_0_[1]\,
      I2 => \block_word_cnt_reg_n_0_[0]\,
      O => \tx_data_reg[1]_i_2__0_n_0\
    );
\tx_data_reg[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \tx_data_reg[15]_i_2_n_0\,
      I1 => \block_word_cnt_reg_n_0_[4]\,
      I2 => \block_word_cnt_reg_n_0_[1]\,
      I3 => \block_word_cnt_reg_n_0_[2]\,
      O => \tx_data_reg[1]_i_3_n_0\
    );
\tx_data_reg[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABABABABABAA"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[1]\,
      I1 => test_init_cnt_reg(2),
      I2 => \block_word_cnt_reg_n_0_[0]\,
      I3 => test_init_cnt_reg(3),
      I4 => test_init_cnt_reg(0),
      I5 => test_init_cnt_reg(1),
      O => \tx_data_reg[2]_i_4_n_0\
    );
\tx_data_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAAA"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[2]\,
      I1 => \block_word_cnt_reg_n_0_[0]\,
      I2 => \block_word_cnt_reg_n_0_[1]\,
      I3 => \block_word_cnt_reg_n_0_[4]\,
      I4 => test_init_cnt_reg(3),
      I5 => \tx_data_reg[3]_i_5_n_0\,
      O => \tx_data_reg[3]_i_2_n_0\
    );
\tx_data_reg[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[4]\,
      I1 => \block_word_cnt_reg_n_0_[0]\,
      I2 => \block_word_cnt_reg_n_0_[1]\,
      O => \tx_data_reg[3]_i_3_n_0\
    );
\tx_data_reg[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => test_init_cnt_reg(2),
      I1 => test_init_cnt_reg(0),
      I2 => test_init_cnt_reg(1),
      O => \tx_data_reg[3]_i_5_n_0\
    );
\tx_data_reg[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[2]\,
      I1 => \block_word_cnt_reg_n_0_[1]\,
      I2 => \block_word_cnt_reg_n_0_[4]\,
      O => \tx_data_reg[4]_i_3_n_0\
    );
\tx_data_reg[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[2]\,
      I1 => \block_word_cnt_reg_n_0_[1]\,
      I2 => \block_word_cnt_reg_n_0_[0]\,
      I3 => \block_word_cnt_reg_n_0_[4]\,
      O => \tx_data_reg[9]_i_2_n_0\
    );
\tx_data_reg[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \tx_data_reg[15]_i_2_n_0\,
      I1 => \block_word_cnt_reg_n_0_[1]\,
      I2 => \block_word_cnt_reg_n_0_[0]\,
      I3 => \block_word_cnt_reg_n_0_[4]\,
      O => \tx_data_reg[9]_i_3_n_0\
    );
\tx_data_reg[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08AA"
    )
        port map (
      I0 => \tx_data_reg[15]_i_2_n_0\,
      I1 => \block_word_cnt_reg_n_0_[4]\,
      I2 => \block_word_cnt_reg_n_0_[1]\,
      I3 => \block_word_cnt_reg_n_0_[2]\,
      O => \tx_data_reg[9]_i_5_n_0\
    );
\tx_data_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => parity_encoder_inst_1_n_5,
      Q => tx_data_reg(0),
      R => clear
    );
\tx_data_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => parity_encoder_inst_1_n_3,
      Q => tx_data_reg(10),
      R => clear
    );
\tx_data_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => parity_encoder_inst_1_n_2,
      Q => tx_data_reg(11),
      R => clear
    );
\tx_data_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => parity_encoder_inst_1_n_1,
      Q => tx_data_reg(12),
      R => clear
    );
\tx_data_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_gen_inst_1_n_1,
      Q => tx_data_reg(13),
      R => clear
    );
\tx_data_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_gen_inst_1_n_0,
      Q => tx_data_reg(14),
      R => clear
    );
\tx_data_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => parity_encoder_inst_1_n_0,
      Q => tx_data_reg(15),
      R => clear
    );
\tx_data_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => parity_encoder_inst_1_n_4,
      Q => tx_data_reg(1),
      R => clear
    );
\tx_data_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_gen_inst_1_n_9,
      Q => tx_data_reg(2),
      R => clear
    );
\tx_data_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_gen_inst_1_n_8,
      Q => tx_data_reg(3),
      R => clear
    );
\tx_data_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_gen_inst_1_n_7,
      Q => tx_data_reg(4),
      R => clear
    );
\tx_data_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_gen_inst_1_n_6,
      Q => tx_data_reg(5),
      R => clear
    );
\tx_data_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_gen_inst_1_n_5,
      Q => tx_data_reg(6),
      R => clear
    );
\tx_data_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_gen_inst_1_n_4,
      Q => tx_data_reg(7),
      R => clear
    );
\tx_data_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_gen_inst_1_n_3,
      Q => tx_data_reg(8),
      R => clear
    );
\tx_data_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_gen_inst_1_n_2,
      Q => tx_data_reg(9),
      R => clear
    );
\txctrl_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C33200000000"
    )
        port map (
      I0 => \txctrl_reg[0]_i_2_n_0\,
      I1 => \block_word_cnt_reg_n_0_[4]\,
      I2 => \block_word_cnt_reg_n_0_[0]\,
      I3 => \block_word_cnt_reg_n_0_[1]\,
      I4 => \block_word_cnt_reg_n_0_[2]\,
      I5 => \tx_data_reg[15]_i_2_n_0\,
      O => txctrl_reg0
    );
\txctrl_reg[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => test_init_cnt_reg(3),
      I1 => test_init_cnt_reg(1),
      I2 => test_init_cnt_reg(0),
      I3 => test_init_cnt_reg(2),
      O => \txctrl_reg[0]_i_2_n_0\
    );
\txctrl_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => txctrl_reg0,
      Q => \txctrl_reg_reg_n_0_[0]\,
      R => clear
    );
\word_cnt[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(3),
      O => \word_cnt[0]_i_2_n_0\
    );
\word_cnt[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(2),
      O => \word_cnt[0]_i_3_n_0\
    );
\word_cnt[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(1),
      O => \word_cnt[0]_i_4_n_0\
    );
\word_cnt[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => word_cnt_reg(0),
      O => \word_cnt[0]_i_5_n_0\
    );
\word_cnt[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(15),
      O => \word_cnt[12]_i_2_n_0\
    );
\word_cnt[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(14),
      O => \word_cnt[12]_i_3_n_0\
    );
\word_cnt[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(13),
      O => \word_cnt[12]_i_4_n_0\
    );
\word_cnt[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(12),
      O => \word_cnt[12]_i_5_n_0\
    );
\word_cnt[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(19),
      O => \word_cnt[16]_i_2_n_0\
    );
\word_cnt[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(18),
      O => \word_cnt[16]_i_3_n_0\
    );
\word_cnt[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(17),
      O => \word_cnt[16]_i_4_n_0\
    );
\word_cnt[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(16),
      O => \word_cnt[16]_i_5_n_0\
    );
\word_cnt[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(23),
      O => \word_cnt[20]_i_2_n_0\
    );
\word_cnt[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(22),
      O => \word_cnt[20]_i_3_n_0\
    );
\word_cnt[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(21),
      O => \word_cnt[20]_i_4_n_0\
    );
\word_cnt[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(20),
      O => \word_cnt[20]_i_5_n_0\
    );
\word_cnt[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(27),
      O => \word_cnt[24]_i_2_n_0\
    );
\word_cnt[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(26),
      O => \word_cnt[24]_i_3_n_0\
    );
\word_cnt[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(25),
      O => \word_cnt[24]_i_4_n_0\
    );
\word_cnt[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(24),
      O => \word_cnt[24]_i_5_n_0\
    );
\word_cnt[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(31),
      O => \word_cnt[28]_i_2_n_0\
    );
\word_cnt[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(30),
      O => \word_cnt[28]_i_3_n_0\
    );
\word_cnt[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(29),
      O => \word_cnt[28]_i_4_n_0\
    );
\word_cnt[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(28),
      O => \word_cnt[28]_i_5_n_0\
    );
\word_cnt[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(7),
      O => \word_cnt[4]_i_2_n_0\
    );
\word_cnt[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(6),
      O => \word_cnt[4]_i_3_n_0\
    );
\word_cnt[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(5),
      O => \word_cnt[4]_i_4_n_0\
    );
\word_cnt[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(4),
      O => \word_cnt[4]_i_5_n_0\
    );
\word_cnt[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(11),
      O => \word_cnt[8]_i_2_n_0\
    );
\word_cnt[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(10),
      O => \word_cnt[8]_i_3_n_0\
    );
\word_cnt[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(9),
      O => \word_cnt[8]_i_4_n_0\
    );
\word_cnt[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(8),
      O => \word_cnt[8]_i_5_n_0\
    );
\word_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[0]_i_1_n_7\,
      Q => word_cnt_reg(0),
      R => clear
    );
\word_cnt_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \word_cnt_reg[0]_i_1_n_0\,
      CO(2) => \word_cnt_reg[0]_i_1_n_1\,
      CO(1) => \word_cnt_reg[0]_i_1_n_2\,
      CO(0) => \word_cnt_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \word_cnt_reg[0]_i_1_n_4\,
      O(2) => \word_cnt_reg[0]_i_1_n_5\,
      O(1) => \word_cnt_reg[0]_i_1_n_6\,
      O(0) => \word_cnt_reg[0]_i_1_n_7\,
      S(3) => \word_cnt[0]_i_2_n_0\,
      S(2) => \word_cnt[0]_i_3_n_0\,
      S(1) => \word_cnt[0]_i_4_n_0\,
      S(0) => \word_cnt[0]_i_5_n_0\
    );
\word_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[8]_i_1_n_5\,
      Q => word_cnt_reg(10),
      R => clear
    );
\word_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[8]_i_1_n_4\,
      Q => word_cnt_reg(11),
      R => clear
    );
\word_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[12]_i_1_n_7\,
      Q => word_cnt_reg(12),
      R => clear
    );
\word_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \word_cnt_reg[8]_i_1_n_0\,
      CO(3) => \word_cnt_reg[12]_i_1_n_0\,
      CO(2) => \word_cnt_reg[12]_i_1_n_1\,
      CO(1) => \word_cnt_reg[12]_i_1_n_2\,
      CO(0) => \word_cnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \word_cnt_reg[12]_i_1_n_4\,
      O(2) => \word_cnt_reg[12]_i_1_n_5\,
      O(1) => \word_cnt_reg[12]_i_1_n_6\,
      O(0) => \word_cnt_reg[12]_i_1_n_7\,
      S(3) => \word_cnt[12]_i_2_n_0\,
      S(2) => \word_cnt[12]_i_3_n_0\,
      S(1) => \word_cnt[12]_i_4_n_0\,
      S(0) => \word_cnt[12]_i_5_n_0\
    );
\word_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[12]_i_1_n_6\,
      Q => word_cnt_reg(13),
      R => clear
    );
\word_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[12]_i_1_n_5\,
      Q => word_cnt_reg(14),
      R => clear
    );
\word_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[12]_i_1_n_4\,
      Q => word_cnt_reg(15),
      R => clear
    );
\word_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[16]_i_1_n_7\,
      Q => word_cnt_reg(16),
      R => clear
    );
\word_cnt_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \word_cnt_reg[12]_i_1_n_0\,
      CO(3) => \word_cnt_reg[16]_i_1_n_0\,
      CO(2) => \word_cnt_reg[16]_i_1_n_1\,
      CO(1) => \word_cnt_reg[16]_i_1_n_2\,
      CO(0) => \word_cnt_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \word_cnt_reg[16]_i_1_n_4\,
      O(2) => \word_cnt_reg[16]_i_1_n_5\,
      O(1) => \word_cnt_reg[16]_i_1_n_6\,
      O(0) => \word_cnt_reg[16]_i_1_n_7\,
      S(3) => \word_cnt[16]_i_2_n_0\,
      S(2) => \word_cnt[16]_i_3_n_0\,
      S(1) => \word_cnt[16]_i_4_n_0\,
      S(0) => \word_cnt[16]_i_5_n_0\
    );
\word_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[16]_i_1_n_6\,
      Q => word_cnt_reg(17),
      R => clear
    );
\word_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[16]_i_1_n_5\,
      Q => word_cnt_reg(18),
      R => clear
    );
\word_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[16]_i_1_n_4\,
      Q => word_cnt_reg(19),
      R => clear
    );
\word_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[0]_i_1_n_6\,
      Q => word_cnt_reg(1),
      R => clear
    );
\word_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[20]_i_1_n_7\,
      Q => word_cnt_reg(20),
      R => clear
    );
\word_cnt_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \word_cnt_reg[16]_i_1_n_0\,
      CO(3) => \word_cnt_reg[20]_i_1_n_0\,
      CO(2) => \word_cnt_reg[20]_i_1_n_1\,
      CO(1) => \word_cnt_reg[20]_i_1_n_2\,
      CO(0) => \word_cnt_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \word_cnt_reg[20]_i_1_n_4\,
      O(2) => \word_cnt_reg[20]_i_1_n_5\,
      O(1) => \word_cnt_reg[20]_i_1_n_6\,
      O(0) => \word_cnt_reg[20]_i_1_n_7\,
      S(3) => \word_cnt[20]_i_2_n_0\,
      S(2) => \word_cnt[20]_i_3_n_0\,
      S(1) => \word_cnt[20]_i_4_n_0\,
      S(0) => \word_cnt[20]_i_5_n_0\
    );
\word_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[20]_i_1_n_6\,
      Q => word_cnt_reg(21),
      R => clear
    );
\word_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[20]_i_1_n_5\,
      Q => word_cnt_reg(22),
      R => clear
    );
\word_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[20]_i_1_n_4\,
      Q => word_cnt_reg(23),
      R => clear
    );
\word_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[24]_i_1_n_7\,
      Q => word_cnt_reg(24),
      R => clear
    );
\word_cnt_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \word_cnt_reg[20]_i_1_n_0\,
      CO(3) => \word_cnt_reg[24]_i_1_n_0\,
      CO(2) => \word_cnt_reg[24]_i_1_n_1\,
      CO(1) => \word_cnt_reg[24]_i_1_n_2\,
      CO(0) => \word_cnt_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \word_cnt_reg[24]_i_1_n_4\,
      O(2) => \word_cnt_reg[24]_i_1_n_5\,
      O(1) => \word_cnt_reg[24]_i_1_n_6\,
      O(0) => \word_cnt_reg[24]_i_1_n_7\,
      S(3) => \word_cnt[24]_i_2_n_0\,
      S(2) => \word_cnt[24]_i_3_n_0\,
      S(1) => \word_cnt[24]_i_4_n_0\,
      S(0) => \word_cnt[24]_i_5_n_0\
    );
\word_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[24]_i_1_n_6\,
      Q => word_cnt_reg(25),
      R => clear
    );
\word_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[24]_i_1_n_5\,
      Q => word_cnt_reg(26),
      R => clear
    );
\word_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[24]_i_1_n_4\,
      Q => word_cnt_reg(27),
      R => clear
    );
\word_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[28]_i_1_n_7\,
      Q => word_cnt_reg(28),
      R => clear
    );
\word_cnt_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \word_cnt_reg[24]_i_1_n_0\,
      CO(3) => \NLW_word_cnt_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \word_cnt_reg[28]_i_1_n_1\,
      CO(1) => \word_cnt_reg[28]_i_1_n_2\,
      CO(0) => \word_cnt_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \word_cnt_reg[28]_i_1_n_4\,
      O(2) => \word_cnt_reg[28]_i_1_n_5\,
      O(1) => \word_cnt_reg[28]_i_1_n_6\,
      O(0) => \word_cnt_reg[28]_i_1_n_7\,
      S(3) => \word_cnt[28]_i_2_n_0\,
      S(2) => \word_cnt[28]_i_3_n_0\,
      S(1) => \word_cnt[28]_i_4_n_0\,
      S(0) => \word_cnt[28]_i_5_n_0\
    );
\word_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[28]_i_1_n_6\,
      Q => word_cnt_reg(29),
      R => clear
    );
\word_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[0]_i_1_n_5\,
      Q => word_cnt_reg(2),
      R => clear
    );
\word_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[28]_i_1_n_5\,
      Q => word_cnt_reg(30),
      R => clear
    );
\word_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[28]_i_1_n_4\,
      Q => word_cnt_reg(31),
      R => clear
    );
\word_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[0]_i_1_n_4\,
      Q => word_cnt_reg(3),
      R => clear
    );
\word_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[4]_i_1_n_7\,
      Q => word_cnt_reg(4),
      R => clear
    );
\word_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \word_cnt_reg[0]_i_1_n_0\,
      CO(3) => \word_cnt_reg[4]_i_1_n_0\,
      CO(2) => \word_cnt_reg[4]_i_1_n_1\,
      CO(1) => \word_cnt_reg[4]_i_1_n_2\,
      CO(0) => \word_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \word_cnt_reg[4]_i_1_n_4\,
      O(2) => \word_cnt_reg[4]_i_1_n_5\,
      O(1) => \word_cnt_reg[4]_i_1_n_6\,
      O(0) => \word_cnt_reg[4]_i_1_n_7\,
      S(3) => \word_cnt[4]_i_2_n_0\,
      S(2) => \word_cnt[4]_i_3_n_0\,
      S(1) => \word_cnt[4]_i_4_n_0\,
      S(0) => \word_cnt[4]_i_5_n_0\
    );
\word_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[4]_i_1_n_6\,
      Q => word_cnt_reg(5),
      R => clear
    );
\word_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[4]_i_1_n_5\,
      Q => word_cnt_reg(6),
      R => clear
    );
\word_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[4]_i_1_n_4\,
      Q => word_cnt_reg(7),
      R => clear
    );
\word_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[8]_i_1_n_7\,
      Q => word_cnt_reg(8),
      R => clear
    );
\word_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \word_cnt_reg[4]_i_1_n_0\,
      CO(3) => \word_cnt_reg[8]_i_1_n_0\,
      CO(2) => \word_cnt_reg[8]_i_1_n_1\,
      CO(1) => \word_cnt_reg[8]_i_1_n_2\,
      CO(0) => \word_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \word_cnt_reg[8]_i_1_n_4\,
      O(2) => \word_cnt_reg[8]_i_1_n_5\,
      O(1) => \word_cnt_reg[8]_i_1_n_6\,
      O(0) => \word_cnt_reg[8]_i_1_n_7\,
      S(3) => \word_cnt[8]_i_2_n_0\,
      S(2) => \word_cnt[8]_i_3_n_0\,
      S(1) => \word_cnt[8]_i_4_n_0\,
      S(0) => \word_cnt[8]_i_5_n_0\
    );
\word_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[8]_i_1_n_6\,
      Q => word_cnt_reg(9),
      R => clear
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_gtx3g_GT_FRAME_GEN_0 is
  port (
    gt1_txcharisk_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    GT0_TXUSRCLK_OUT : in STD_LOGIC;
    TEST_RESET : in STD_LOGIC;
    ECC_CODE_EN : in STD_LOGIC;
    PATTERN_MODE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_gtx3g_GT_FRAME_GEN_0 : entity is "gtx3g_GT_FRAME_GEN";
end gtx3g_bert_0_gtx3g_GT_FRAME_GEN_0;

architecture STRUCTURE of gtx3g_bert_0_gtx3g_GT_FRAME_GEN_0 is
  signal \bit_pointer[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \bit_pointer[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \bit_pointer[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \bit_pointer[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \bit_pointer[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \bit_pointer[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bit_pointer[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \bit_pointer[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \bit_pointer[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \bit_pointer[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \bit_pointer[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \bit_pointer[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \bit_pointer[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \bit_pointer[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \bit_pointer[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \bit_pointer_reg_n_0_[0]\ : STD_LOGIC;
  signal \bit_pointer_reg_n_0_[10]\ : STD_LOGIC;
  signal \bit_pointer_reg_n_0_[11]\ : STD_LOGIC;
  signal \bit_pointer_reg_n_0_[12]\ : STD_LOGIC;
  signal \bit_pointer_reg_n_0_[13]\ : STD_LOGIC;
  signal \bit_pointer_reg_n_0_[14]\ : STD_LOGIC;
  signal \bit_pointer_reg_n_0_[15]\ : STD_LOGIC;
  signal \bit_pointer_reg_n_0_[1]\ : STD_LOGIC;
  signal \bit_pointer_reg_n_0_[2]\ : STD_LOGIC;
  signal \bit_pointer_reg_n_0_[3]\ : STD_LOGIC;
  signal \bit_pointer_reg_n_0_[4]\ : STD_LOGIC;
  signal \bit_pointer_reg_n_0_[5]\ : STD_LOGIC;
  signal \bit_pointer_reg_n_0_[6]\ : STD_LOGIC;
  signal \bit_pointer_reg_n_0_[7]\ : STD_LOGIC;
  signal \bit_pointer_reg_n_0_[8]\ : STD_LOGIC;
  signal \bit_pointer_reg_n_0_[9]\ : STD_LOGIC;
  signal \block_word_cnt[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \block_word_cnt[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \block_word_cnt[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \block_word_cnt[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \block_word_cnt[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \block_word_cnt[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \block_word_cnt[1]_i_4_n_0\ : STD_LOGIC;
  signal \block_word_cnt[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \block_word_cnt[1]_i_6__1_n_0\ : STD_LOGIC;
  signal \block_word_cnt[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \block_word_cnt[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \block_word_cnt[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \block_word_cnt[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \block_word_cnt[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \block_word_cnt[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \block_word_cnt[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \block_word_cnt[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \block_word_cnt[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \block_word_cnt[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \block_word_cnt[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \block_word_cnt[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \block_word_cnt_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \block_word_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \block_word_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \block_word_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \block_word_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \block_word_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \block_word_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \block_word_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \block_word_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal data_word_valid : STD_LOGIC;
  signal \data_word_valid_i_1__1_n_0\ : STD_LOGIC;
  signal encoder_rst_reg : STD_LOGIC;
  signal \encoder_rst_reg_i_1__0_n_0\ : STD_LOGIC;
  signal error_insertion_inst_1_n_0 : STD_LOGIC;
  signal error_insertion_inst_1_n_1 : STD_LOGIC;
  signal error_insertion_inst_1_n_10 : STD_LOGIC;
  signal error_insertion_inst_1_n_11 : STD_LOGIC;
  signal error_insertion_inst_1_n_12 : STD_LOGIC;
  signal error_insertion_inst_1_n_13 : STD_LOGIC;
  signal error_insertion_inst_1_n_14 : STD_LOGIC;
  signal error_insertion_inst_1_n_15 : STD_LOGIC;
  signal error_insertion_inst_1_n_2 : STD_LOGIC;
  signal error_insertion_inst_1_n_3 : STD_LOGIC;
  signal error_insertion_inst_1_n_4 : STD_LOGIC;
  signal error_insertion_inst_1_n_5 : STD_LOGIC;
  signal error_insertion_inst_1_n_6 : STD_LOGIC;
  signal error_insertion_inst_1_n_7 : STD_LOGIC;
  signal error_insertion_inst_1_n_8 : STD_LOGIC;
  signal error_insertion_inst_1_n_9 : STD_LOGIC;
  signal error_insertion_rst_reg : STD_LOGIC;
  signal \error_insertion_rst_reg_i_1__0_n_0\ : STD_LOGIC;
  signal gt1_tx_system_reset_c : STD_LOGIC;
  signal parity_encoder_inst_1_n_0 : STD_LOGIC;
  signal parity_encoder_inst_1_n_1 : STD_LOGIC;
  signal parity_encoder_inst_1_n_10 : STD_LOGIC;
  signal parity_encoder_inst_1_n_11 : STD_LOGIC;
  signal parity_encoder_inst_1_n_12 : STD_LOGIC;
  signal parity_encoder_inst_1_n_13 : STD_LOGIC;
  signal parity_encoder_inst_1_n_14 : STD_LOGIC;
  signal parity_encoder_inst_1_n_15 : STD_LOGIC;
  signal parity_encoder_inst_1_n_2 : STD_LOGIC;
  signal parity_encoder_inst_1_n_3 : STD_LOGIC;
  signal parity_encoder_inst_1_n_4 : STD_LOGIC;
  signal parity_encoder_inst_1_n_5 : STD_LOGIC;
  signal parity_encoder_inst_1_n_6 : STD_LOGIC;
  signal parity_encoder_inst_1_n_7 : STD_LOGIC;
  signal parity_encoder_inst_1_n_8 : STD_LOGIC;
  signal parity_encoder_inst_1_n_9 : STD_LOGIC;
  signal pattern_gen_inst_1_n_0 : STD_LOGIC;
  signal pattern_gen_inst_1_n_1 : STD_LOGIC;
  signal pattern_gen_inst_1_n_10 : STD_LOGIC;
  signal pattern_gen_inst_1_n_19 : STD_LOGIC;
  signal pattern_gen_inst_1_n_2 : STD_LOGIC;
  signal pattern_gen_inst_1_n_20 : STD_LOGIC;
  signal pattern_gen_inst_1_n_3 : STD_LOGIC;
  signal pattern_gen_inst_1_n_4 : STD_LOGIC;
  signal pattern_gen_inst_1_n_5 : STD_LOGIC;
  signal pattern_gen_inst_1_n_6 : STD_LOGIC;
  signal pattern_gen_inst_1_n_7 : STD_LOGIC;
  signal pattern_gen_inst_1_n_8 : STD_LOGIC;
  signal pattern_gen_inst_1_n_9 : STD_LOGIC;
  signal pattern_pause_reg : STD_LOGIC;
  signal \pattern_pause_reg_i_1__1_n_0\ : STD_LOGIC;
  signal \pattern_pause_reg_i_2__1_n_0\ : STD_LOGIC;
  signal pattern_rst_reg : STD_LOGIC;
  signal pattern_word : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal system_reset_r : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of system_reset_r : signal is "true";
  attribute async_reg : string;
  attribute async_reg of system_reset_r : signal is "true";
  signal system_reset_r2 : STD_LOGIC;
  attribute RTL_KEEP of system_reset_r2 : signal is "true";
  attribute async_reg of system_reset_r2 : signal is "true";
  signal \test_init_cnt[0]_i_10_n_0\ : STD_LOGIC;
  signal \test_init_cnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \test_init_cnt[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \test_init_cnt[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \test_init_cnt[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \test_init_cnt[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \test_init_cnt[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \test_init_cnt[0]_i_8_n_0\ : STD_LOGIC;
  signal \test_init_cnt[0]_i_9__0_n_0\ : STD_LOGIC;
  signal \test_init_cnt[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \test_init_cnt[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \test_init_cnt[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \test_init_cnt[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \test_init_cnt[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \test_init_cnt[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \test_init_cnt[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \test_init_cnt[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \test_init_cnt[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \test_init_cnt[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \test_init_cnt[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \test_init_cnt[8]_i_5__0_n_0\ : STD_LOGIC;
  signal test_init_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \test_init_cnt_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \test_init_cnt_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \test_init_cnt_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \test_init_cnt_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \test_init_cnt_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \test_init_cnt_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \test_init_cnt_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \test_init_cnt_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \test_init_cnt_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \test_init_cnt_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \test_init_cnt_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \test_init_cnt_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \test_init_cnt_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \test_init_cnt_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \test_init_cnt_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \test_init_cnt_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \test_init_cnt_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \test_init_cnt_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \test_init_cnt_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \test_init_cnt_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \test_init_cnt_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \test_init_cnt_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \test_init_cnt_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \test_init_cnt_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \test_init_cnt_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \test_init_cnt_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \test_init_cnt_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \test_init_cnt_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \test_init_cnt_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \test_init_cnt_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \test_init_cnt_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal tx_data_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tx_data_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \tx_data_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \tx_data_reg[10]_i_4_n_0\ : STD_LOGIC;
  signal \tx_data_reg[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \tx_data_reg[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \tx_data_reg[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \tx_data_reg[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \tx_data_reg[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \tx_data_reg[12]_i_5_n_0\ : STD_LOGIC;
  signal \tx_data_reg[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \tx_data_reg[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \tx_data_reg[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \tx_data_reg[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \tx_data_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \tx_data_reg[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \tx_data_reg[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \tx_data_reg[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \tx_data_reg[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \tx_data_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \tx_data_reg[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \tx_data_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \tx_data_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \txctrl_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \txctrl_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \word_cnt[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \word_cnt[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \word_cnt[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \word_cnt[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \word_cnt[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \word_cnt[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \word_cnt[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \word_cnt[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \word_cnt[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \word_cnt[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \word_cnt[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \word_cnt[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \word_cnt[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \word_cnt[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \word_cnt[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \word_cnt[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \word_cnt[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \word_cnt[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \word_cnt[24]_i_4__0_n_0\ : STD_LOGIC;
  signal \word_cnt[24]_i_5__0_n_0\ : STD_LOGIC;
  signal \word_cnt[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \word_cnt[28]_i_3__0_n_0\ : STD_LOGIC;
  signal \word_cnt[28]_i_4__0_n_0\ : STD_LOGIC;
  signal \word_cnt[28]_i_5__0_n_0\ : STD_LOGIC;
  signal \word_cnt[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \word_cnt[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \word_cnt[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \word_cnt[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \word_cnt[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \word_cnt[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \word_cnt[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \word_cnt[8]_i_5__0_n_0\ : STD_LOGIC;
  signal word_cnt_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \word_cnt_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \word_cnt_reg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \word_cnt_reg[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \word_cnt_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \word_cnt_reg[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \word_cnt_reg[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \word_cnt_reg[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \word_cnt_reg[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \word_cnt_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \word_cnt_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \word_cnt_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \word_cnt_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \word_cnt_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \word_cnt_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \word_cnt_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \word_cnt_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \word_cnt_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \word_cnt_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \word_cnt_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \word_cnt_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \word_cnt_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \word_cnt_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \word_cnt_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \word_cnt_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \word_cnt_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \word_cnt_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \word_cnt_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \word_cnt_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \word_cnt_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \word_cnt_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \word_cnt_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \word_cnt_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \word_cnt_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \word_cnt_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \word_cnt_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \word_cnt_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \word_cnt_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \word_cnt_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \word_cnt_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \word_cnt_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \word_cnt_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \word_cnt_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \word_cnt_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \word_cnt_reg[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \word_cnt_reg[28]_i_1__0_n_5\ : STD_LOGIC;
  signal \word_cnt_reg[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \word_cnt_reg[28]_i_1__0_n_7\ : STD_LOGIC;
  signal \word_cnt_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \word_cnt_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \word_cnt_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \word_cnt_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \word_cnt_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \word_cnt_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \word_cnt_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \word_cnt_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \word_cnt_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \word_cnt_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \word_cnt_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \word_cnt_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \word_cnt_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \word_cnt_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \word_cnt_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \word_cnt_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \NLW_test_init_cnt_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_word_cnt_reg[28]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bit_pointer[10]_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \bit_pointer[11]_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \bit_pointer[12]_i_1__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \bit_pointer[13]_i_1__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \bit_pointer[14]_i_1__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \bit_pointer[15]_i_1__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \bit_pointer[2]_i_1__0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \bit_pointer[3]_i_1__0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \bit_pointer[4]_i_1__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \bit_pointer[5]_i_1__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \bit_pointer[6]_i_1__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \bit_pointer[7]_i_1__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \bit_pointer[8]_i_1__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \bit_pointer[9]_i_1__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \block_word_cnt[0]_i_2__1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \block_word_cnt[0]_i_3__1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \block_word_cnt[1]_i_2__2\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \block_word_cnt[1]_i_3__1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \block_word_cnt[1]_i_6__1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \block_word_cnt[2]_i_3__0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \block_word_cnt[3]_i_1__2\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \block_word_cnt[7]_i_2__1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \encoder_rst_reg_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \error_insertion_rst_reg_i_1__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \pattern_pause_reg_i_2__1\ : label is "soft_lutpair160";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of system_reset_r2_reg : label is std.standard.true;
  attribute ASYNC_REG_boolean of system_reset_r_reg : label is std.standard.true;
  attribute SOFT_HLUTNM of \test_init_cnt[0]_i_10\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \test_init_cnt[0]_i_4__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \tx_data_reg[0]_i_3__0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \tx_data_reg[11]_i_3__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \tx_data_reg[11]_i_4__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \tx_data_reg[11]_i_5__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \tx_data_reg[12]_i_2__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \tx_data_reg[12]_i_3__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \tx_data_reg[12]_i_5\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \tx_data_reg[15]_i_2__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \tx_data_reg[15]_i_3__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \tx_data_reg[15]_i_5__0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \tx_data_reg[2]_i_3__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \tx_data_reg[3]_i_3__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \tx_data_reg[3]_i_5__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \tx_data_reg[4]_i_3__0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \tx_data_reg[4]_i_5\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \tx_data_reg[6]_i_2__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \tx_data_reg[8]_i_4\ : label is "soft_lutpair172";
begin
\SYSTEM_RESET_inferred_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\,
      O => gt1_tx_system_reset_c
    );
\TXCTRL_OUT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \txctrl_reg_reg_n_0_[0]\,
      Q => gt1_txcharisk_in(0),
      R => '0'
    );
\TX_DATA_OUT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => error_insertion_inst_1_n_15,
      Q => Q(0),
      R => '0'
    );
\TX_DATA_OUT_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => error_insertion_inst_1_n_5,
      Q => Q(10),
      R => '0'
    );
\TX_DATA_OUT_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => error_insertion_inst_1_n_4,
      Q => Q(11),
      R => '0'
    );
\TX_DATA_OUT_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => error_insertion_inst_1_n_3,
      Q => Q(12),
      R => '0'
    );
\TX_DATA_OUT_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => error_insertion_inst_1_n_2,
      Q => Q(13),
      R => '0'
    );
\TX_DATA_OUT_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => error_insertion_inst_1_n_1,
      Q => Q(14),
      R => '0'
    );
\TX_DATA_OUT_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => error_insertion_inst_1_n_0,
      Q => Q(15),
      R => '0'
    );
\TX_DATA_OUT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => error_insertion_inst_1_n_14,
      Q => Q(1),
      R => '0'
    );
\TX_DATA_OUT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => error_insertion_inst_1_n_13,
      Q => Q(2),
      R => '0'
    );
\TX_DATA_OUT_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => error_insertion_inst_1_n_12,
      Q => Q(3),
      R => '0'
    );
\TX_DATA_OUT_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => error_insertion_inst_1_n_11,
      Q => Q(4),
      R => '0'
    );
\TX_DATA_OUT_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => error_insertion_inst_1_n_10,
      Q => Q(5),
      R => '0'
    );
\TX_DATA_OUT_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => error_insertion_inst_1_n_9,
      Q => Q(6),
      R => '0'
    );
\TX_DATA_OUT_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => error_insertion_inst_1_n_8,
      Q => Q(7),
      R => '0'
    );
\TX_DATA_OUT_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => error_insertion_inst_1_n_7,
      Q => Q(8),
      R => '0'
    );
\TX_DATA_OUT_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => error_insertion_inst_1_n_6,
      Q => Q(9),
      R => '0'
    );
\bit_pointer[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bit_pointer_reg_n_0_[9]\,
      I1 => \bit_pointer_reg_n_0_[15]\,
      O => \bit_pointer[10]_i_1__0_n_0\
    );
\bit_pointer[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bit_pointer_reg_n_0_[10]\,
      I1 => \bit_pointer_reg_n_0_[15]\,
      O => \bit_pointer[11]_i_1__0_n_0\
    );
\bit_pointer[12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bit_pointer_reg_n_0_[11]\,
      I1 => \bit_pointer_reg_n_0_[15]\,
      O => \bit_pointer[12]_i_1__0_n_0\
    );
\bit_pointer[13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bit_pointer_reg_n_0_[12]\,
      I1 => \bit_pointer_reg_n_0_[15]\,
      O => \bit_pointer[13]_i_1__0_n_0\
    );
\bit_pointer[14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bit_pointer_reg_n_0_[13]\,
      I1 => \bit_pointer_reg_n_0_[15]\,
      O => \bit_pointer[14]_i_1__0_n_0\
    );
\bit_pointer[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bit_pointer_reg_n_0_[14]\,
      I1 => \bit_pointer_reg_n_0_[15]\,
      O => \bit_pointer[15]_i_1__0_n_0\
    );
\bit_pointer[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bit_pointer_reg_n_0_[0]\,
      I1 => \bit_pointer_reg_n_0_[15]\,
      O => \bit_pointer[1]_i_1__0_n_0\
    );
\bit_pointer[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bit_pointer_reg_n_0_[1]\,
      I1 => \bit_pointer_reg_n_0_[15]\,
      O => \bit_pointer[2]_i_1__0_n_0\
    );
\bit_pointer[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bit_pointer_reg_n_0_[2]\,
      I1 => \bit_pointer_reg_n_0_[15]\,
      O => \bit_pointer[3]_i_1__0_n_0\
    );
\bit_pointer[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bit_pointer_reg_n_0_[3]\,
      I1 => \bit_pointer_reg_n_0_[15]\,
      O => \bit_pointer[4]_i_1__0_n_0\
    );
\bit_pointer[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bit_pointer_reg_n_0_[4]\,
      I1 => \bit_pointer_reg_n_0_[15]\,
      O => \bit_pointer[5]_i_1__0_n_0\
    );
\bit_pointer[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bit_pointer_reg_n_0_[5]\,
      I1 => \bit_pointer_reg_n_0_[15]\,
      O => \bit_pointer[6]_i_1__0_n_0\
    );
\bit_pointer[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bit_pointer_reg_n_0_[6]\,
      I1 => \bit_pointer_reg_n_0_[15]\,
      O => \bit_pointer[7]_i_1__0_n_0\
    );
\bit_pointer[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bit_pointer_reg_n_0_[7]\,
      I1 => \bit_pointer_reg_n_0_[15]\,
      O => \bit_pointer[8]_i_1__0_n_0\
    );
\bit_pointer[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bit_pointer_reg_n_0_[8]\,
      I1 => \bit_pointer_reg_n_0_[15]\,
      O => \bit_pointer[9]_i_1__0_n_0\
    );
\bit_pointer_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \bit_pointer_reg_n_0_[15]\,
      Q => \bit_pointer_reg_n_0_[0]\,
      S => \block_word_cnt[7]_i_1__2_n_0\
    );
\bit_pointer_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \bit_pointer[10]_i_1__0_n_0\,
      Q => \bit_pointer_reg_n_0_[10]\,
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\bit_pointer_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \bit_pointer[11]_i_1__0_n_0\,
      Q => \bit_pointer_reg_n_0_[11]\,
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\bit_pointer_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \bit_pointer[12]_i_1__0_n_0\,
      Q => \bit_pointer_reg_n_0_[12]\,
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\bit_pointer_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \bit_pointer[13]_i_1__0_n_0\,
      Q => \bit_pointer_reg_n_0_[13]\,
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\bit_pointer_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \bit_pointer[14]_i_1__0_n_0\,
      Q => \bit_pointer_reg_n_0_[14]\,
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\bit_pointer_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \bit_pointer[15]_i_1__0_n_0\,
      Q => \bit_pointer_reg_n_0_[15]\,
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\bit_pointer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \bit_pointer[1]_i_1__0_n_0\,
      Q => \bit_pointer_reg_n_0_[1]\,
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\bit_pointer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \bit_pointer[2]_i_1__0_n_0\,
      Q => \bit_pointer_reg_n_0_[2]\,
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\bit_pointer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \bit_pointer[3]_i_1__0_n_0\,
      Q => \bit_pointer_reg_n_0_[3]\,
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\bit_pointer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \bit_pointer[4]_i_1__0_n_0\,
      Q => \bit_pointer_reg_n_0_[4]\,
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\bit_pointer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \bit_pointer[5]_i_1__0_n_0\,
      Q => \bit_pointer_reg_n_0_[5]\,
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\bit_pointer_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \bit_pointer[6]_i_1__0_n_0\,
      Q => \bit_pointer_reg_n_0_[6]\,
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\bit_pointer_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \bit_pointer[7]_i_1__0_n_0\,
      Q => \bit_pointer_reg_n_0_[7]\,
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\bit_pointer_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \bit_pointer[8]_i_1__0_n_0\,
      Q => \bit_pointer_reg_n_0_[8]\,
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\bit_pointer_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \bit_pointer[9]_i_1__0_n_0\,
      Q => \bit_pointer_reg_n_0_[9]\,
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\block_word_cnt[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF00CCCC55555555"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[0]\,
      I1 => \block_word_cnt[0]_i_2__1_n_0\,
      I2 => ECC_CODE_EN,
      I3 => \block_word_cnt[1]_i_3__1_n_0\,
      I4 => \block_word_cnt[0]_i_3__1_n_0\,
      I5 => \block_word_cnt[4]_i_2__0_n_0\,
      O => \block_word_cnt[0]_i_1__2_n_0\
    );
\block_word_cnt[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFCFFFEF"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[2]\,
      I1 => \block_word_cnt_reg_n_0_[3]\,
      I2 => \block_word_cnt_reg_n_0_[0]\,
      I3 => \block_word_cnt_reg_n_0_[1]\,
      I4 => \block_word_cnt_reg_n_0_[4]\,
      O => \block_word_cnt[0]_i_2__1_n_0\
    );
\block_word_cnt[0]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFBFBEF"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[3]\,
      I1 => \block_word_cnt_reg_n_0_[4]\,
      I2 => \block_word_cnt_reg_n_0_[1]\,
      I3 => \block_word_cnt_reg_n_0_[0]\,
      I4 => \block_word_cnt_reg_n_0_[2]\,
      O => \block_word_cnt[0]_i_3__1_n_0\
    );
\block_word_cnt[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF66660FF06666"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[1]\,
      I1 => \block_word_cnt_reg_n_0_[0]\,
      I2 => \block_word_cnt[1]_i_2__2_n_0\,
      I3 => \block_word_cnt[1]_i_3__1_n_0\,
      I4 => \block_word_cnt[4]_i_2__0_n_0\,
      I5 => \block_word_cnt[1]_i_4_n_0\,
      O => \block_word_cnt[1]_i_1__2_n_0\
    );
\block_word_cnt[1]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004E14"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[2]\,
      I1 => \block_word_cnt_reg_n_0_[0]\,
      I2 => \block_word_cnt_reg_n_0_[1]\,
      I3 => \block_word_cnt_reg_n_0_[4]\,
      I4 => \block_word_cnt_reg_n_0_[3]\,
      O => \block_word_cnt[1]_i_2__2_n_0\
    );
\block_word_cnt[1]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[4]\,
      I1 => \block_word_cnt_reg_n_0_[3]\,
      I2 => \block_word_cnt_reg_n_0_[1]\,
      I3 => \block_word_cnt_reg_n_0_[2]\,
      O => \block_word_cnt[1]_i_3__1_n_0\
    );
\block_word_cnt[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \block_word_cnt[1]_i_5__0_n_0\,
      I1 => \block_word_cnt[1]_i_6__1_n_0\,
      I2 => test_init_cnt_reg(9),
      I3 => test_init_cnt_reg(10),
      I4 => test_init_cnt_reg(7),
      I5 => test_init_cnt_reg(8),
      O => \block_word_cnt[1]_i_4_n_0\
    );
\block_word_cnt[1]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_init_cnt_reg(3),
      I1 => test_init_cnt_reg(1),
      I2 => test_init_cnt_reg(0),
      I3 => test_init_cnt_reg(2),
      O => \block_word_cnt[1]_i_5__0_n_0\
    );
\block_word_cnt[1]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => test_init_cnt_reg(6),
      I1 => test_init_cnt_reg(12),
      I2 => test_init_cnt_reg(5),
      I3 => test_init_cnt_reg(4),
      I4 => \test_init_cnt[0]_i_9__0_n_0\,
      O => \block_word_cnt[1]_i_6__1_n_0\
    );
\block_word_cnt[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00006A6A6A6A"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[2]\,
      I1 => \block_word_cnt_reg_n_0_[0]\,
      I2 => \block_word_cnt_reg_n_0_[1]\,
      I3 => \block_word_cnt[2]_i_2__0_n_0\,
      I4 => \block_word_cnt[2]_i_3__0_n_0\,
      I5 => \block_word_cnt[4]_i_2__0_n_0\,
      O => \block_word_cnt[2]_i_1__2_n_0\
    );
\block_word_cnt[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF70FFFFFFFFF"
    )
        port map (
      I0 => ECC_CODE_EN,
      I1 => \block_word_cnt_reg_n_0_[0]\,
      I2 => \block_word_cnt_reg_n_0_[2]\,
      I3 => \block_word_cnt_reg_n_0_[1]\,
      I4 => \block_word_cnt_reg_n_0_[3]\,
      I5 => \block_word_cnt_reg_n_0_[4]\,
      O => \block_word_cnt[2]_i_2__0_n_0\
    );
\block_word_cnt[2]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[0]\,
      I1 => \block_word_cnt_reg_n_0_[1]\,
      I2 => \block_word_cnt_reg_n_0_[4]\,
      I3 => \block_word_cnt_reg_n_0_[3]\,
      O => \block_word_cnt[2]_i_3__0_n_0\
    );
\block_word_cnt[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[3]\,
      I1 => \block_word_cnt_reg_n_0_[0]\,
      I2 => \block_word_cnt_reg_n_0_[1]\,
      I3 => \block_word_cnt_reg_n_0_[2]\,
      O => \block_word_cnt[3]_i_1__2_n_0\
    );
\block_word_cnt[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22A80222"
    )
        port map (
      I0 => \tx_data_reg[15]_i_5__0_n_0\,
      I1 => \block_word_cnt_reg_n_0_[2]\,
      I2 => \block_word_cnt_reg_n_0_[0]\,
      I3 => \block_word_cnt_reg_n_0_[1]\,
      I4 => \block_word_cnt_reg_n_0_[4]\,
      O => \block_word_cnt[4]_i_2__0_n_0\
    );
\block_word_cnt[4]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[4]\,
      I1 => \block_word_cnt_reg_n_0_[3]\,
      I2 => \block_word_cnt_reg_n_0_[2]\,
      I3 => \block_word_cnt_reg_n_0_[1]\,
      I4 => \block_word_cnt_reg_n_0_[0]\,
      O => \block_word_cnt[4]_i_3__2_n_0\
    );
\block_word_cnt[4]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0036000000160000"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[0]\,
      I1 => \block_word_cnt_reg_n_0_[2]\,
      I2 => \block_word_cnt_reg_n_0_[1]\,
      I3 => \block_word_cnt_reg_n_0_[3]\,
      I4 => \block_word_cnt_reg_n_0_[4]\,
      I5 => ECC_CODE_EN,
      O => \block_word_cnt[4]_i_4__1_n_0\
    );
\block_word_cnt[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[3]\,
      I1 => \block_word_cnt_reg_n_0_[2]\,
      I2 => \block_word_cnt_reg_n_0_[1]\,
      I3 => \block_word_cnt_reg_n_0_[0]\,
      I4 => \block_word_cnt_reg_n_0_[4]\,
      I5 => \block_word_cnt_reg_n_0_[5]\,
      O => \block_word_cnt[5]_i_1__1_n_0\
    );
\block_word_cnt[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[6]\,
      I1 => \block_word_cnt[7]_i_3__1_n_0\,
      O => \block_word_cnt[6]_i_1__2_n_0\
    );
\block_word_cnt[7]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => system_reset_r2,
      I1 => TEST_RESET,
      O => \block_word_cnt[7]_i_1__2_n_0\
    );
\block_word_cnt[7]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[7]\,
      I1 => \block_word_cnt[7]_i_3__1_n_0\,
      I2 => \block_word_cnt_reg_n_0_[6]\,
      O => \block_word_cnt[7]_i_2__1_n_0\
    );
\block_word_cnt[7]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[5]\,
      I1 => \block_word_cnt_reg_n_0_[4]\,
      I2 => \block_word_cnt_reg_n_0_[0]\,
      I3 => \block_word_cnt_reg_n_0_[1]\,
      I4 => \block_word_cnt_reg_n_0_[2]\,
      I5 => \block_word_cnt_reg_n_0_[3]\,
      O => \block_word_cnt[7]_i_3__1_n_0\
    );
\block_word_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \block_word_cnt[0]_i_1__2_n_0\,
      Q => \block_word_cnt_reg_n_0_[0]\,
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\block_word_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \block_word_cnt[1]_i_1__2_n_0\,
      Q => \block_word_cnt_reg_n_0_[1]\,
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\block_word_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \block_word_cnt[2]_i_1__2_n_0\,
      Q => \block_word_cnt_reg_n_0_[2]\,
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\block_word_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \block_word_cnt[3]_i_1__2_n_0\,
      Q => \block_word_cnt_reg_n_0_[3]\,
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\block_word_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \block_word_cnt_reg[4]_i_1__1_n_0\,
      Q => \block_word_cnt_reg_n_0_[4]\,
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\block_word_cnt_reg[4]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \block_word_cnt[4]_i_3__2_n_0\,
      I1 => \block_word_cnt[4]_i_4__1_n_0\,
      O => \block_word_cnt_reg[4]_i_1__1_n_0\,
      S => \block_word_cnt[4]_i_2__0_n_0\
    );
\block_word_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \block_word_cnt[5]_i_1__1_n_0\,
      Q => \block_word_cnt_reg_n_0_[5]\,
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\block_word_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \block_word_cnt[6]_i_1__2_n_0\,
      Q => \block_word_cnt_reg_n_0_[6]\,
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\block_word_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \block_word_cnt[7]_i_2__1_n_0\,
      Q => \block_word_cnt_reg_n_0_[7]\,
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\data_word_valid_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \tx_data_reg[15]_i_2__0_n_0\,
      I1 => \test_init_cnt[0]_i_1__0_n_0\,
      I2 => data_word_valid,
      O => \data_word_valid_i_1__1_n_0\
    );
data_word_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \data_word_valid_i_1__1_n_0\,
      Q => data_word_valid,
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\encoder_rst_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF30032"
    )
        port map (
      I0 => \block_word_cnt[1]_i_4_n_0\,
      I1 => \block_word_cnt_reg_n_0_[1]\,
      I2 => \block_word_cnt_reg_n_0_[0]\,
      I3 => \tx_data_reg[10]_i_4_n_0\,
      I4 => encoder_rst_reg,
      O => \encoder_rst_reg_i_1__0_n_0\
    );
encoder_rst_reg_reg: unisim.vcomponents.FDSE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \encoder_rst_reg_i_1__0_n_0\,
      Q => encoder_rst_reg,
      S => \block_word_cnt[7]_i_1__2_n_0\
    );
error_insertion_inst_1: entity work.gtx3g_bert_0_error_insertion
     port map (
      D(15) => error_insertion_inst_1_n_0,
      D(14) => error_insertion_inst_1_n_1,
      D(13) => error_insertion_inst_1_n_2,
      D(12) => error_insertion_inst_1_n_3,
      D(11) => error_insertion_inst_1_n_4,
      D(10) => error_insertion_inst_1_n_5,
      D(9) => error_insertion_inst_1_n_6,
      D(8) => error_insertion_inst_1_n_7,
      D(7) => error_insertion_inst_1_n_8,
      D(6) => error_insertion_inst_1_n_9,
      D(5) => error_insertion_inst_1_n_10,
      D(4) => error_insertion_inst_1_n_11,
      D(3) => error_insertion_inst_1_n_12,
      D(2) => error_insertion_inst_1_n_13,
      D(1) => error_insertion_inst_1_n_14,
      D(0) => error_insertion_inst_1_n_15,
      GT0_TXUSRCLK_OUT => GT0_TXUSRCLK_OUT,
      Q(15 downto 0) => tx_data_reg(15 downto 0),
      TEST_RESET => TEST_RESET,
      \bit_pointer_reg[15]\(15) => \bit_pointer_reg_n_0_[15]\,
      \bit_pointer_reg[15]\(14) => \bit_pointer_reg_n_0_[14]\,
      \bit_pointer_reg[15]\(13) => \bit_pointer_reg_n_0_[13]\,
      \bit_pointer_reg[15]\(12) => \bit_pointer_reg_n_0_[12]\,
      \bit_pointer_reg[15]\(11) => \bit_pointer_reg_n_0_[11]\,
      \bit_pointer_reg[15]\(10) => \bit_pointer_reg_n_0_[10]\,
      \bit_pointer_reg[15]\(9) => \bit_pointer_reg_n_0_[9]\,
      \bit_pointer_reg[15]\(8) => \bit_pointer_reg_n_0_[8]\,
      \bit_pointer_reg[15]\(7) => \bit_pointer_reg_n_0_[7]\,
      \bit_pointer_reg[15]\(6) => \bit_pointer_reg_n_0_[6]\,
      \bit_pointer_reg[15]\(5) => \bit_pointer_reg_n_0_[5]\,
      \bit_pointer_reg[15]\(4) => \bit_pointer_reg_n_0_[4]\,
      \bit_pointer_reg[15]\(3) => \bit_pointer_reg_n_0_[3]\,
      \bit_pointer_reg[15]\(2) => \bit_pointer_reg_n_0_[2]\,
      \bit_pointer_reg[15]\(1) => \bit_pointer_reg_n_0_[1]\,
      \bit_pointer_reg[15]\(0) => \bit_pointer_reg_n_0_[0]\,
      error_insertion_rst_reg => error_insertion_rst_reg,
      \out\ => system_reset_r2,
      \txctrl_reg_reg[0]\ => \txctrl_reg_reg_n_0_[0]\,
      word_cnt_reg(31 downto 0) => word_cnt_reg(31 downto 0)
    );
\error_insertion_rst_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8AAAA"
    )
        port map (
      I0 => error_insertion_rst_reg,
      I1 => \block_word_cnt_reg_n_0_[0]\,
      I2 => \block_word_cnt_reg_n_0_[1]\,
      I3 => \tx_data_reg[10]_i_4_n_0\,
      I4 => \block_word_cnt[1]_i_4_n_0\,
      O => \error_insertion_rst_reg_i_1__0_n_0\
    );
error_insertion_rst_reg_reg: unisim.vcomponents.FDSE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \error_insertion_rst_reg_i_1__0_n_0\,
      Q => error_insertion_rst_reg,
      S => \block_word_cnt[7]_i_1__2_n_0\
    );
parity_encoder_inst_1: entity work.gtx3g_bert_0_parity_encoder
     port map (
      D(4) => parity_encoder_inst_1_n_0,
      D(3) => parity_encoder_inst_1_n_1,
      D(2) => parity_encoder_inst_1_n_2,
      D(1) => parity_encoder_inst_1_n_3,
      D(0) => parity_encoder_inst_1_n_4,
      GT0_TXUSRCLK_OUT => GT0_TXUSRCLK_OUT,
      Q(15 downto 0) => tx_data_reg(15 downto 0),
      SR(0) => encoder_rst_reg,
      \block_word_cnt_reg[0]\ => \tx_data_reg[6]_i_2__0_n_0\,
      \block_word_cnt_reg[0]_0\ => \tx_data_reg[0]_i_3__0_n_0\,
      \block_word_cnt_reg[0]_1\ => \tx_data_reg[10]_i_3_n_0\,
      \block_word_cnt_reg[2]\ => pattern_gen_inst_1_n_20,
      \block_word_cnt_reg[2]_0\ => \tx_data_reg[12]_i_2__0_n_0\,
      \block_word_cnt_reg[2]_1\ => \tx_data_reg[12]_i_3__0_n_0\,
      \block_word_cnt_reg[2]_2\ => \tx_data_reg[12]_i_5_n_0\,
      \block_word_cnt_reg[3]\ => \tx_data_reg[15]_i_5__0_n_0\,
      \block_word_cnt_reg[4]\(3) => \block_word_cnt_reg_n_0_[4]\,
      \block_word_cnt_reg[4]\(2) => \block_word_cnt_reg_n_0_[2]\,
      \block_word_cnt_reg[4]\(1) => \block_word_cnt_reg_n_0_[1]\,
      \block_word_cnt_reg[4]\(0) => \block_word_cnt_reg_n_0_[0]\,
      \block_word_cnt_reg[4]_0\ => \tx_data_reg[3]_i_3__0_n_0\,
      \block_word_cnt_reg[4]_1\ => \tx_data_reg[11]_i_3__0_n_0\,
      \block_word_cnt_reg[4]_2\ => \tx_data_reg[11]_i_4__0_n_0\,
      \block_word_cnt_reg[4]_3\ => \tx_data_reg[11]_i_5__0_n_0\,
      \block_word_cnt_reg[4]_4\ => \tx_data_reg[10]_i_4_n_0\,
      \block_word_cnt_reg[4]_5\ => \tx_data_reg[4]_i_3__0_n_0\,
      \block_word_cnt_reg[4]_6\ => \tx_data_reg[15]_i_3__0_n_0\,
      \block_word_cnt_reg[4]_7\ => \tx_data_reg[8]_i_5_n_0\,
      data_word_valid => data_word_valid,
      \pattern_reg_reg[10]\(7 downto 4) => pattern_word(10 downto 7),
      \pattern_reg_reg[10]\(3) => pattern_word(5),
      \pattern_reg_reg[10]\(2) => pattern_word(3),
      \pattern_reg_reg[10]\(1 downto 0) => pattern_word(1 downto 0),
      \pattern_reg_reg[1]\ => pattern_gen_inst_1_n_19,
      test_init_cnt_reg(3) => test_init_cnt_reg(12),
      test_init_cnt_reg(2) => test_init_cnt_reg(10),
      test_init_cnt_reg(1 downto 0) => test_init_cnt_reg(1 downto 0),
      \test_init_cnt_reg_1__s_port_]\ => \tx_data_reg[3]_i_4__0_n_0\,
      \tx_data_reg_reg[12]\ => parity_encoder_inst_1_n_8,
      \tx_data_reg_reg[13]\ => parity_encoder_inst_1_n_13,
      \tx_data_reg_reg[14]\ => parity_encoder_inst_1_n_14,
      \tx_data_reg_reg[15]\ => parity_encoder_inst_1_n_15,
      \tx_data_reg_reg[2]\ => parity_encoder_inst_1_n_9,
      \tx_data_reg_reg[4]\ => parity_encoder_inst_1_n_10,
      \tx_data_reg_reg[5]\ => parity_encoder_inst_1_n_5,
      \tx_data_reg_reg[6]\ => parity_encoder_inst_1_n_11,
      \tx_data_reg_reg[7]\ => parity_encoder_inst_1_n_6,
      \tx_data_reg_reg[8]\ => parity_encoder_inst_1_n_12,
      \tx_data_reg_reg[9]\ => parity_encoder_inst_1_n_7
    );
pattern_gen_inst_1: entity work.gtx3g_bert_0_pattern_gen
     port map (
      D(10) => pattern_gen_inst_1_n_0,
      D(9) => pattern_gen_inst_1_n_1,
      D(8) => pattern_gen_inst_1_n_2,
      D(7) => pattern_gen_inst_1_n_3,
      D(6) => pattern_gen_inst_1_n_4,
      D(5) => pattern_gen_inst_1_n_5,
      D(4) => pattern_gen_inst_1_n_6,
      D(3) => pattern_gen_inst_1_n_7,
      D(2) => pattern_gen_inst_1_n_8,
      D(1) => pattern_gen_inst_1_n_9,
      D(0) => pattern_gen_inst_1_n_10,
      GT0_TXUSRCLK_OUT => GT0_TXUSRCLK_OUT,
      PATTERN_MODE(2 downto 0) => PATTERN_MODE(2 downto 0),
      Q(7 downto 4) => pattern_word(10 downto 7),
      Q(3) => pattern_word(5),
      Q(2) => pattern_word(3),
      Q(1 downto 0) => pattern_word(1 downto 0),
      \block_word_cnt_reg[0]\ => \tx_data_reg[8]_i_4_n_0\,
      \block_word_cnt_reg[0]_0\ => \tx_data_reg[6]_i_2__0_n_0\,
      \block_word_cnt_reg[0]_1\ => \tx_data_reg[10]_i_3_n_0\,
      \block_word_cnt_reg[0]_2\ => \tx_data_reg[15]_i_2__0_n_0\,
      \block_word_cnt_reg[1]\ => \tx_data_reg[4]_i_5_n_0\,
      \block_word_cnt_reg[1]_0\ => \tx_data_reg[2]_i_5_n_0\,
      \block_word_cnt_reg[2]\ => \tx_data_reg[2]_i_3__0_n_0\,
      \block_word_cnt_reg[2]_0\ => parity_encoder_inst_1_n_11,
      \block_word_cnt_reg[2]_1\ => \tx_data_reg[12]_i_2__0_n_0\,
      \block_word_cnt_reg[2]_2\ => \tx_data_reg[12]_i_3__0_n_0\,
      \block_word_cnt_reg[3]\ => \tx_data_reg[15]_i_5__0_n_0\,
      \block_word_cnt_reg[4]\(3) => \block_word_cnt_reg_n_0_[4]\,
      \block_word_cnt_reg[4]\(2) => \block_word_cnt_reg_n_0_[2]\,
      \block_word_cnt_reg[4]\(1) => \block_word_cnt_reg_n_0_[1]\,
      \block_word_cnt_reg[4]\(0) => \block_word_cnt_reg_n_0_[0]\,
      \block_word_cnt_reg[4]_0\ => \tx_data_reg[4]_i_3__0_n_0\,
      \block_word_cnt_reg[4]_1\ => \tx_data_reg[15]_i_3__0_n_0\,
      \hor_parity_word_reg_reg[2]\ => parity_encoder_inst_1_n_9,
      pattern_pause_reg => pattern_pause_reg,
      \pattern_reg_reg[5]_0\ => parity_encoder_inst_1_n_5,
      \pattern_reg_reg[7]_0\ => parity_encoder_inst_1_n_6,
      \pattern_reg_reg[8]_0\ => parity_encoder_inst_1_n_12,
      \pattern_reg_reg[9]_0\ => parity_encoder_inst_1_n_7,
      pattern_rst_reg => pattern_rst_reg,
      test_init_cnt_reg(8 downto 6) => test_init_cnt_reg(15 downto 13),
      test_init_cnt_reg(5 downto 0) => test_init_cnt_reg(9 downto 4),
      \test_init_cnt_reg[12]\ => parity_encoder_inst_1_n_8,
      \test_init_cnt_reg_3__s_port_\ => \block_word_cnt[1]_i_5__0_n_0\,
      \tx_data_reg_reg[11]\ => pattern_gen_inst_1_n_20,
      \tx_data_reg_reg[1]\ => pattern_gen_inst_1_n_19,
      \ver_parity_word_reg_reg[13]\ => parity_encoder_inst_1_n_13,
      \ver_parity_word_reg_reg[14]\ => parity_encoder_inst_1_n_14,
      \ver_parity_word_reg_reg[15]\ => parity_encoder_inst_1_n_15,
      \ver_parity_word_reg_reg[4]\ => parity_encoder_inst_1_n_10
    );
\pattern_pause_reg_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \pattern_pause_reg_i_2__1_n_0\,
      I1 => \block_word_cnt[4]_i_2__0_n_0\,
      I2 => \test_init_cnt[0]_i_1__0_n_0\,
      I3 => pattern_pause_reg,
      O => \pattern_pause_reg_i_1__1_n_0\
    );
\pattern_pause_reg_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04044440"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[3]\,
      I1 => \block_word_cnt_reg_n_0_[4]\,
      I2 => \block_word_cnt_reg_n_0_[1]\,
      I3 => \block_word_cnt_reg_n_0_[0]\,
      I4 => \block_word_cnt_reg_n_0_[2]\,
      O => \pattern_pause_reg_i_2__1_n_0\
    );
pattern_pause_reg_reg: unisim.vcomponents.FDSE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \pattern_pause_reg_i_1__1_n_0\,
      Q => pattern_pause_reg,
      S => \block_word_cnt[7]_i_1__2_n_0\
    );
pattern_rst_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \block_word_cnt[7]_i_1__2_n_0\,
      Q => pattern_rst_reg,
      R => '0'
    );
system_reset_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => system_reset_r,
      Q => system_reset_r2,
      R => '0'
    );
system_reset_r_reg: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => gt1_tx_system_reset_c,
      Q => system_reset_r,
      R => '0'
    );
\test_init_cnt[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_init_cnt_reg(4),
      I1 => test_init_cnt_reg(5),
      I2 => test_init_cnt_reg(12),
      I3 => test_init_cnt_reg(6),
      O => \test_init_cnt[0]_i_10_n_0\
    );
\test_init_cnt[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \test_init_cnt[0]_i_3__0_n_0\,
      I1 => test_init_cnt_reg(3),
      I2 => test_init_cnt_reg(1),
      I3 => test_init_cnt_reg(0),
      I4 => test_init_cnt_reg(2),
      I5 => \test_init_cnt[0]_i_4__0_n_0\,
      O => \test_init_cnt[0]_i_1__0_n_0\
    );
\test_init_cnt[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_init_cnt_reg(8),
      I1 => test_init_cnt_reg(7),
      I2 => test_init_cnt_reg(10),
      I3 => test_init_cnt_reg(9),
      I4 => \test_init_cnt[0]_i_9__0_n_0\,
      I5 => \test_init_cnt[0]_i_10_n_0\,
      O => \test_init_cnt[0]_i_3__0_n_0\
    );
\test_init_cnt[0]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[0]\,
      I1 => \block_word_cnt_reg_n_0_[1]\,
      I2 => \tx_data_reg[15]_i_5__0_n_0\,
      I3 => \block_word_cnt_reg_n_0_[2]\,
      I4 => \block_word_cnt_reg_n_0_[4]\,
      O => \test_init_cnt[0]_i_4__0_n_0\
    );
\test_init_cnt[0]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => test_init_cnt_reg(3),
      O => \test_init_cnt[0]_i_5__0_n_0\
    );
\test_init_cnt[0]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => test_init_cnt_reg(2),
      O => \test_init_cnt[0]_i_6__0_n_0\
    );
\test_init_cnt[0]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => test_init_cnt_reg(1),
      O => \test_init_cnt[0]_i_7__0_n_0\
    );
\test_init_cnt[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => test_init_cnt_reg(0),
      O => \test_init_cnt[0]_i_8_n_0\
    );
\test_init_cnt[0]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_init_cnt_reg(14),
      I1 => test_init_cnt_reg(13),
      I2 => test_init_cnt_reg(15),
      I3 => test_init_cnt_reg(11),
      O => \test_init_cnt[0]_i_9__0_n_0\
    );
\test_init_cnt[12]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => test_init_cnt_reg(15),
      O => \test_init_cnt[12]_i_2__0_n_0\
    );
\test_init_cnt[12]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => test_init_cnt_reg(14),
      O => \test_init_cnt[12]_i_3__0_n_0\
    );
\test_init_cnt[12]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => test_init_cnt_reg(13),
      O => \test_init_cnt[12]_i_4__0_n_0\
    );
\test_init_cnt[12]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => test_init_cnt_reg(12),
      O => \test_init_cnt[12]_i_5__0_n_0\
    );
\test_init_cnt[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => test_init_cnt_reg(7),
      O => \test_init_cnt[4]_i_2__0_n_0\
    );
\test_init_cnt[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => test_init_cnt_reg(6),
      O => \test_init_cnt[4]_i_3__0_n_0\
    );
\test_init_cnt[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => test_init_cnt_reg(5),
      O => \test_init_cnt[4]_i_4__0_n_0\
    );
\test_init_cnt[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => test_init_cnt_reg(4),
      O => \test_init_cnt[4]_i_5__0_n_0\
    );
\test_init_cnt[8]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => test_init_cnt_reg(11),
      O => \test_init_cnt[8]_i_2__0_n_0\
    );
\test_init_cnt[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => test_init_cnt_reg(10),
      O => \test_init_cnt[8]_i_3__0_n_0\
    );
\test_init_cnt[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => test_init_cnt_reg(9),
      O => \test_init_cnt[8]_i_4__0_n_0\
    );
\test_init_cnt[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => test_init_cnt_reg(8),
      O => \test_init_cnt[8]_i_5__0_n_0\
    );
\test_init_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \test_init_cnt[0]_i_1__0_n_0\,
      D => \test_init_cnt_reg[0]_i_2__0_n_7\,
      Q => test_init_cnt_reg(0),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\test_init_cnt_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \test_init_cnt_reg[0]_i_2__0_n_0\,
      CO(2) => \test_init_cnt_reg[0]_i_2__0_n_1\,
      CO(1) => \test_init_cnt_reg[0]_i_2__0_n_2\,
      CO(0) => \test_init_cnt_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \test_init_cnt_reg[0]_i_2__0_n_4\,
      O(2) => \test_init_cnt_reg[0]_i_2__0_n_5\,
      O(1) => \test_init_cnt_reg[0]_i_2__0_n_6\,
      O(0) => \test_init_cnt_reg[0]_i_2__0_n_7\,
      S(3) => \test_init_cnt[0]_i_5__0_n_0\,
      S(2) => \test_init_cnt[0]_i_6__0_n_0\,
      S(1) => \test_init_cnt[0]_i_7__0_n_0\,
      S(0) => \test_init_cnt[0]_i_8_n_0\
    );
\test_init_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \test_init_cnt[0]_i_1__0_n_0\,
      D => \test_init_cnt_reg[8]_i_1__0_n_5\,
      Q => test_init_cnt_reg(10),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\test_init_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \test_init_cnt[0]_i_1__0_n_0\,
      D => \test_init_cnt_reg[8]_i_1__0_n_4\,
      Q => test_init_cnt_reg(11),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\test_init_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \test_init_cnt[0]_i_1__0_n_0\,
      D => \test_init_cnt_reg[12]_i_1__0_n_7\,
      Q => test_init_cnt_reg(12),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\test_init_cnt_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_init_cnt_reg[8]_i_1__0_n_0\,
      CO(3) => \NLW_test_init_cnt_reg[12]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \test_init_cnt_reg[12]_i_1__0_n_1\,
      CO(1) => \test_init_cnt_reg[12]_i_1__0_n_2\,
      CO(0) => \test_init_cnt_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \test_init_cnt_reg[12]_i_1__0_n_4\,
      O(2) => \test_init_cnt_reg[12]_i_1__0_n_5\,
      O(1) => \test_init_cnt_reg[12]_i_1__0_n_6\,
      O(0) => \test_init_cnt_reg[12]_i_1__0_n_7\,
      S(3) => \test_init_cnt[12]_i_2__0_n_0\,
      S(2) => \test_init_cnt[12]_i_3__0_n_0\,
      S(1) => \test_init_cnt[12]_i_4__0_n_0\,
      S(0) => \test_init_cnt[12]_i_5__0_n_0\
    );
\test_init_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \test_init_cnt[0]_i_1__0_n_0\,
      D => \test_init_cnt_reg[12]_i_1__0_n_6\,
      Q => test_init_cnt_reg(13),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\test_init_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \test_init_cnt[0]_i_1__0_n_0\,
      D => \test_init_cnt_reg[12]_i_1__0_n_5\,
      Q => test_init_cnt_reg(14),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\test_init_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \test_init_cnt[0]_i_1__0_n_0\,
      D => \test_init_cnt_reg[12]_i_1__0_n_4\,
      Q => test_init_cnt_reg(15),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\test_init_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \test_init_cnt[0]_i_1__0_n_0\,
      D => \test_init_cnt_reg[0]_i_2__0_n_6\,
      Q => test_init_cnt_reg(1),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\test_init_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \test_init_cnt[0]_i_1__0_n_0\,
      D => \test_init_cnt_reg[0]_i_2__0_n_5\,
      Q => test_init_cnt_reg(2),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\test_init_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \test_init_cnt[0]_i_1__0_n_0\,
      D => \test_init_cnt_reg[0]_i_2__0_n_4\,
      Q => test_init_cnt_reg(3),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\test_init_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \test_init_cnt[0]_i_1__0_n_0\,
      D => \test_init_cnt_reg[4]_i_1__0_n_7\,
      Q => test_init_cnt_reg(4),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\test_init_cnt_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_init_cnt_reg[0]_i_2__0_n_0\,
      CO(3) => \test_init_cnt_reg[4]_i_1__0_n_0\,
      CO(2) => \test_init_cnt_reg[4]_i_1__0_n_1\,
      CO(1) => \test_init_cnt_reg[4]_i_1__0_n_2\,
      CO(0) => \test_init_cnt_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \test_init_cnt_reg[4]_i_1__0_n_4\,
      O(2) => \test_init_cnt_reg[4]_i_1__0_n_5\,
      O(1) => \test_init_cnt_reg[4]_i_1__0_n_6\,
      O(0) => \test_init_cnt_reg[4]_i_1__0_n_7\,
      S(3) => \test_init_cnt[4]_i_2__0_n_0\,
      S(2) => \test_init_cnt[4]_i_3__0_n_0\,
      S(1) => \test_init_cnt[4]_i_4__0_n_0\,
      S(0) => \test_init_cnt[4]_i_5__0_n_0\
    );
\test_init_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \test_init_cnt[0]_i_1__0_n_0\,
      D => \test_init_cnt_reg[4]_i_1__0_n_6\,
      Q => test_init_cnt_reg(5),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\test_init_cnt_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \test_init_cnt[0]_i_1__0_n_0\,
      D => \test_init_cnt_reg[4]_i_1__0_n_5\,
      Q => test_init_cnt_reg(6),
      S => \block_word_cnt[7]_i_1__2_n_0\
    );
\test_init_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \test_init_cnt[0]_i_1__0_n_0\,
      D => \test_init_cnt_reg[4]_i_1__0_n_4\,
      Q => test_init_cnt_reg(7),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\test_init_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \test_init_cnt[0]_i_1__0_n_0\,
      D => \test_init_cnt_reg[8]_i_1__0_n_7\,
      Q => test_init_cnt_reg(8),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\test_init_cnt_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_init_cnt_reg[4]_i_1__0_n_0\,
      CO(3) => \test_init_cnt_reg[8]_i_1__0_n_0\,
      CO(2) => \test_init_cnt_reg[8]_i_1__0_n_1\,
      CO(1) => \test_init_cnt_reg[8]_i_1__0_n_2\,
      CO(0) => \test_init_cnt_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \test_init_cnt_reg[8]_i_1__0_n_4\,
      O(2) => \test_init_cnt_reg[8]_i_1__0_n_5\,
      O(1) => \test_init_cnt_reg[8]_i_1__0_n_6\,
      O(0) => \test_init_cnt_reg[8]_i_1__0_n_7\,
      S(3) => \test_init_cnt[8]_i_2__0_n_0\,
      S(2) => \test_init_cnt[8]_i_3__0_n_0\,
      S(1) => \test_init_cnt[8]_i_4__0_n_0\,
      S(0) => \test_init_cnt[8]_i_5__0_n_0\
    );
\test_init_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \test_init_cnt[0]_i_1__0_n_0\,
      D => \test_init_cnt_reg[8]_i_1__0_n_6\,
      Q => test_init_cnt_reg(9),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\tx_data_reg[0]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[0]\,
      I1 => \tx_data_reg[15]_i_5__0_n_0\,
      I2 => \block_word_cnt_reg_n_0_[2]\,
      I3 => \block_word_cnt_reg_n_0_[4]\,
      O => \tx_data_reg[0]_i_3__0_n_0\
    );
\tx_data_reg[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEEEF"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[0]\,
      I1 => \block_word_cnt_reg_n_0_[1]\,
      I2 => test_init_cnt_reg(2),
      I3 => test_init_cnt_reg(0),
      I4 => test_init_cnt_reg(1),
      I5 => test_init_cnt_reg(3),
      O => \tx_data_reg[10]_i_3_n_0\
    );
\tx_data_reg[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[4]\,
      I1 => \block_word_cnt_reg_n_0_[2]\,
      I2 => \block_word_cnt_reg_n_0_[5]\,
      I3 => \block_word_cnt_reg_n_0_[7]\,
      I4 => \block_word_cnt_reg_n_0_[6]\,
      I5 => \block_word_cnt_reg_n_0_[3]\,
      O => \tx_data_reg[10]_i_4_n_0\
    );
\tx_data_reg[11]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \tx_data_reg[10]_i_3_n_0\,
      I1 => \block_word_cnt_reg_n_0_[4]\,
      I2 => test_init_cnt_reg(11),
      I3 => \block_word_cnt_reg_n_0_[2]\,
      I4 => \tx_data_reg[15]_i_5__0_n_0\,
      O => \tx_data_reg[11]_i_3__0_n_0\
    );
\tx_data_reg[11]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \tx_data_reg[15]_i_5__0_n_0\,
      I1 => \block_word_cnt_reg_n_0_[4]\,
      I2 => \block_word_cnt_reg_n_0_[1]\,
      I3 => \block_word_cnt_reg_n_0_[2]\,
      O => \tx_data_reg[11]_i_4__0_n_0\
    );
\tx_data_reg[11]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[4]\,
      I1 => \block_word_cnt_reg_n_0_[1]\,
      I2 => \block_word_cnt_reg_n_0_[0]\,
      O => \tx_data_reg[11]_i_5__0_n_0\
    );
\tx_data_reg[12]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00028282"
    )
        port map (
      I0 => \tx_data_reg[15]_i_5__0_n_0\,
      I1 => \block_word_cnt_reg_n_0_[2]\,
      I2 => \block_word_cnt_reg_n_0_[4]\,
      I3 => \block_word_cnt_reg_n_0_[0]\,
      I4 => \block_word_cnt_reg_n_0_[1]\,
      O => \tx_data_reg[12]_i_2__0_n_0\
    );
\tx_data_reg[12]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[2]\,
      I1 => \tx_data_reg[15]_i_5__0_n_0\,
      I2 => \block_word_cnt_reg_n_0_[4]\,
      I3 => \block_word_cnt_reg_n_0_[1]\,
      I4 => \block_word_cnt_reg_n_0_[0]\,
      O => \tx_data_reg[12]_i_3__0_n_0\
    );
\tx_data_reg[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[2]\,
      I1 => \block_word_cnt_reg_n_0_[1]\,
      I2 => \block_word_cnt_reg_n_0_[4]\,
      O => \tx_data_reg[12]_i_5_n_0\
    );
\tx_data_reg[15]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30008700"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[0]\,
      I1 => \block_word_cnt_reg_n_0_[1]\,
      I2 => \block_word_cnt_reg_n_0_[4]\,
      I3 => \tx_data_reg[15]_i_5__0_n_0\,
      I4 => \block_word_cnt_reg_n_0_[2]\,
      O => \tx_data_reg[15]_i_2__0_n_0\
    );
\tx_data_reg[15]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[4]\,
      I1 => \block_word_cnt_reg_n_0_[2]\,
      I2 => \tx_data_reg[10]_i_3_n_0\,
      O => \tx_data_reg[15]_i_3__0_n_0\
    );
\tx_data_reg[15]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[3]\,
      I1 => \block_word_cnt_reg_n_0_[6]\,
      I2 => \block_word_cnt_reg_n_0_[7]\,
      I3 => \block_word_cnt_reg_n_0_[5]\,
      O => \tx_data_reg[15]_i_5__0_n_0\
    );
\tx_data_reg[2]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[2]\,
      I1 => \block_word_cnt_reg_n_0_[1]\,
      I2 => \block_word_cnt_reg_n_0_[4]\,
      O => \tx_data_reg[2]_i_3__0_n_0\
    );
\tx_data_reg[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABABABABABAA"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[1]\,
      I1 => test_init_cnt_reg(2),
      I2 => \block_word_cnt_reg_n_0_[0]\,
      I3 => test_init_cnt_reg(3),
      I4 => test_init_cnt_reg(0),
      I5 => test_init_cnt_reg(1),
      O => \tx_data_reg[2]_i_5_n_0\
    );
\tx_data_reg[3]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[4]\,
      I1 => \block_word_cnt_reg_n_0_[0]\,
      I2 => \block_word_cnt_reg_n_0_[1]\,
      O => \tx_data_reg[3]_i_3__0_n_0\
    );
\tx_data_reg[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000FE"
    )
        port map (
      I0 => test_init_cnt_reg(1),
      I1 => test_init_cnt_reg(0),
      I2 => test_init_cnt_reg(2),
      I3 => test_init_cnt_reg(3),
      I4 => \block_word_cnt_reg_n_0_[4]\,
      I5 => \tx_data_reg[3]_i_5__0_n_0\,
      O => \tx_data_reg[3]_i_4__0_n_0\
    );
\tx_data_reg[3]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[1]\,
      I1 => \block_word_cnt_reg_n_0_[0]\,
      O => \tx_data_reg[3]_i_5__0_n_0\
    );
\tx_data_reg[4]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08AA"
    )
        port map (
      I0 => \tx_data_reg[15]_i_5__0_n_0\,
      I1 => \block_word_cnt_reg_n_0_[4]\,
      I2 => \block_word_cnt_reg_n_0_[1]\,
      I3 => \block_word_cnt_reg_n_0_[2]\,
      O => \tx_data_reg[4]_i_3__0_n_0\
    );
\tx_data_reg[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[1]\,
      I1 => \block_word_cnt_reg_n_0_[0]\,
      O => \tx_data_reg[4]_i_5_n_0\
    );
\tx_data_reg[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0800A"
    )
        port map (
      I0 => \tx_data_reg[15]_i_5__0_n_0\,
      I1 => \block_word_cnt_reg_n_0_[0]\,
      I2 => \block_word_cnt_reg_n_0_[4]\,
      I3 => \block_word_cnt_reg_n_0_[1]\,
      I4 => \block_word_cnt_reg_n_0_[2]\,
      O => \tx_data_reg[6]_i_2__0_n_0\
    );
\tx_data_reg[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[0]\,
      I1 => \block_word_cnt_reg_n_0_[1]\,
      I2 => \block_word_cnt_reg_n_0_[4]\,
      O => \tx_data_reg[8]_i_4_n_0\
    );
\tx_data_reg[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[4]\,
      I1 => \block_word_cnt_reg_n_0_[1]\,
      O => \tx_data_reg[8]_i_5_n_0\
    );
\tx_data_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => parity_encoder_inst_1_n_4,
      Q => tx_data_reg(0),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\tx_data_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => parity_encoder_inst_1_n_1,
      Q => tx_data_reg(10),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\tx_data_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => parity_encoder_inst_1_n_0,
      Q => tx_data_reg(11),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\tx_data_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_gen_inst_1_n_3,
      Q => tx_data_reg(12),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\tx_data_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_gen_inst_1_n_2,
      Q => tx_data_reg(13),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\tx_data_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_gen_inst_1_n_1,
      Q => tx_data_reg(14),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\tx_data_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_gen_inst_1_n_0,
      Q => tx_data_reg(15),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\tx_data_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => parity_encoder_inst_1_n_3,
      Q => tx_data_reg(1),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\tx_data_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_gen_inst_1_n_10,
      Q => tx_data_reg(2),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\tx_data_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => parity_encoder_inst_1_n_2,
      Q => tx_data_reg(3),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\tx_data_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_gen_inst_1_n_9,
      Q => tx_data_reg(4),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\tx_data_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_gen_inst_1_n_8,
      Q => tx_data_reg(5),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\tx_data_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_gen_inst_1_n_7,
      Q => tx_data_reg(6),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\tx_data_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_gen_inst_1_n_6,
      Q => tx_data_reg(7),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\tx_data_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_gen_inst_1_n_5,
      Q => tx_data_reg(8),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\tx_data_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_gen_inst_1_n_4,
      Q => tx_data_reg(9),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\txctrl_reg[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000822200000000"
    )
        port map (
      I0 => \tx_data_reg[10]_i_3_n_0\,
      I1 => \block_word_cnt_reg_n_0_[4]\,
      I2 => \block_word_cnt_reg_n_0_[0]\,
      I3 => \block_word_cnt_reg_n_0_[1]\,
      I4 => \block_word_cnt_reg_n_0_[2]\,
      I5 => \tx_data_reg[15]_i_5__0_n_0\,
      O => \txctrl_reg[0]_i_1__0_n_0\
    );
\txctrl_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \txctrl_reg[0]_i_1__0_n_0\,
      Q => \txctrl_reg_reg_n_0_[0]\,
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\word_cnt[0]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(3),
      O => \word_cnt[0]_i_2__0_n_0\
    );
\word_cnt[0]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(2),
      O => \word_cnt[0]_i_3__0_n_0\
    );
\word_cnt[0]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(1),
      O => \word_cnt[0]_i_4__0_n_0\
    );
\word_cnt[0]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => word_cnt_reg(0),
      O => \word_cnt[0]_i_5__0_n_0\
    );
\word_cnt[12]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(15),
      O => \word_cnt[12]_i_2__0_n_0\
    );
\word_cnt[12]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(14),
      O => \word_cnt[12]_i_3__0_n_0\
    );
\word_cnt[12]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(13),
      O => \word_cnt[12]_i_4__0_n_0\
    );
\word_cnt[12]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(12),
      O => \word_cnt[12]_i_5__0_n_0\
    );
\word_cnt[16]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(19),
      O => \word_cnt[16]_i_2__0_n_0\
    );
\word_cnt[16]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(18),
      O => \word_cnt[16]_i_3__0_n_0\
    );
\word_cnt[16]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(17),
      O => \word_cnt[16]_i_4__0_n_0\
    );
\word_cnt[16]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(16),
      O => \word_cnt[16]_i_5__0_n_0\
    );
\word_cnt[20]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(23),
      O => \word_cnt[20]_i_2__0_n_0\
    );
\word_cnt[20]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(22),
      O => \word_cnt[20]_i_3__0_n_0\
    );
\word_cnt[20]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(21),
      O => \word_cnt[20]_i_4__0_n_0\
    );
\word_cnt[20]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(20),
      O => \word_cnt[20]_i_5__0_n_0\
    );
\word_cnt[24]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(27),
      O => \word_cnt[24]_i_2__0_n_0\
    );
\word_cnt[24]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(26),
      O => \word_cnt[24]_i_3__0_n_0\
    );
\word_cnt[24]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(25),
      O => \word_cnt[24]_i_4__0_n_0\
    );
\word_cnt[24]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(24),
      O => \word_cnt[24]_i_5__0_n_0\
    );
\word_cnt[28]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(31),
      O => \word_cnt[28]_i_2__0_n_0\
    );
\word_cnt[28]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(30),
      O => \word_cnt[28]_i_3__0_n_0\
    );
\word_cnt[28]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(29),
      O => \word_cnt[28]_i_4__0_n_0\
    );
\word_cnt[28]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(28),
      O => \word_cnt[28]_i_5__0_n_0\
    );
\word_cnt[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(7),
      O => \word_cnt[4]_i_2__0_n_0\
    );
\word_cnt[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(6),
      O => \word_cnt[4]_i_3__0_n_0\
    );
\word_cnt[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(5),
      O => \word_cnt[4]_i_4__0_n_0\
    );
\word_cnt[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(4),
      O => \word_cnt[4]_i_5__0_n_0\
    );
\word_cnt[8]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(11),
      O => \word_cnt[8]_i_2__0_n_0\
    );
\word_cnt[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(10),
      O => \word_cnt[8]_i_3__0_n_0\
    );
\word_cnt[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(9),
      O => \word_cnt[8]_i_4__0_n_0\
    );
\word_cnt[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => word_cnt_reg(8),
      O => \word_cnt[8]_i_5__0_n_0\
    );
\word_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[0]_i_1__0_n_7\,
      Q => word_cnt_reg(0),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\word_cnt_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \word_cnt_reg[0]_i_1__0_n_0\,
      CO(2) => \word_cnt_reg[0]_i_1__0_n_1\,
      CO(1) => \word_cnt_reg[0]_i_1__0_n_2\,
      CO(0) => \word_cnt_reg[0]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \word_cnt_reg[0]_i_1__0_n_4\,
      O(2) => \word_cnt_reg[0]_i_1__0_n_5\,
      O(1) => \word_cnt_reg[0]_i_1__0_n_6\,
      O(0) => \word_cnt_reg[0]_i_1__0_n_7\,
      S(3) => \word_cnt[0]_i_2__0_n_0\,
      S(2) => \word_cnt[0]_i_3__0_n_0\,
      S(1) => \word_cnt[0]_i_4__0_n_0\,
      S(0) => \word_cnt[0]_i_5__0_n_0\
    );
\word_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[8]_i_1__0_n_5\,
      Q => word_cnt_reg(10),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\word_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[8]_i_1__0_n_4\,
      Q => word_cnt_reg(11),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\word_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[12]_i_1__0_n_7\,
      Q => word_cnt_reg(12),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\word_cnt_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \word_cnt_reg[8]_i_1__0_n_0\,
      CO(3) => \word_cnt_reg[12]_i_1__0_n_0\,
      CO(2) => \word_cnt_reg[12]_i_1__0_n_1\,
      CO(1) => \word_cnt_reg[12]_i_1__0_n_2\,
      CO(0) => \word_cnt_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \word_cnt_reg[12]_i_1__0_n_4\,
      O(2) => \word_cnt_reg[12]_i_1__0_n_5\,
      O(1) => \word_cnt_reg[12]_i_1__0_n_6\,
      O(0) => \word_cnt_reg[12]_i_1__0_n_7\,
      S(3) => \word_cnt[12]_i_2__0_n_0\,
      S(2) => \word_cnt[12]_i_3__0_n_0\,
      S(1) => \word_cnt[12]_i_4__0_n_0\,
      S(0) => \word_cnt[12]_i_5__0_n_0\
    );
\word_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[12]_i_1__0_n_6\,
      Q => word_cnt_reg(13),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\word_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[12]_i_1__0_n_5\,
      Q => word_cnt_reg(14),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\word_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[12]_i_1__0_n_4\,
      Q => word_cnt_reg(15),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\word_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[16]_i_1__0_n_7\,
      Q => word_cnt_reg(16),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\word_cnt_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \word_cnt_reg[12]_i_1__0_n_0\,
      CO(3) => \word_cnt_reg[16]_i_1__0_n_0\,
      CO(2) => \word_cnt_reg[16]_i_1__0_n_1\,
      CO(1) => \word_cnt_reg[16]_i_1__0_n_2\,
      CO(0) => \word_cnt_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \word_cnt_reg[16]_i_1__0_n_4\,
      O(2) => \word_cnt_reg[16]_i_1__0_n_5\,
      O(1) => \word_cnt_reg[16]_i_1__0_n_6\,
      O(0) => \word_cnt_reg[16]_i_1__0_n_7\,
      S(3) => \word_cnt[16]_i_2__0_n_0\,
      S(2) => \word_cnt[16]_i_3__0_n_0\,
      S(1) => \word_cnt[16]_i_4__0_n_0\,
      S(0) => \word_cnt[16]_i_5__0_n_0\
    );
\word_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[16]_i_1__0_n_6\,
      Q => word_cnt_reg(17),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\word_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[16]_i_1__0_n_5\,
      Q => word_cnt_reg(18),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\word_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[16]_i_1__0_n_4\,
      Q => word_cnt_reg(19),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\word_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[0]_i_1__0_n_6\,
      Q => word_cnt_reg(1),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\word_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[20]_i_1__0_n_7\,
      Q => word_cnt_reg(20),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\word_cnt_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \word_cnt_reg[16]_i_1__0_n_0\,
      CO(3) => \word_cnt_reg[20]_i_1__0_n_0\,
      CO(2) => \word_cnt_reg[20]_i_1__0_n_1\,
      CO(1) => \word_cnt_reg[20]_i_1__0_n_2\,
      CO(0) => \word_cnt_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \word_cnt_reg[20]_i_1__0_n_4\,
      O(2) => \word_cnt_reg[20]_i_1__0_n_5\,
      O(1) => \word_cnt_reg[20]_i_1__0_n_6\,
      O(0) => \word_cnt_reg[20]_i_1__0_n_7\,
      S(3) => \word_cnt[20]_i_2__0_n_0\,
      S(2) => \word_cnt[20]_i_3__0_n_0\,
      S(1) => \word_cnt[20]_i_4__0_n_0\,
      S(0) => \word_cnt[20]_i_5__0_n_0\
    );
\word_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[20]_i_1__0_n_6\,
      Q => word_cnt_reg(21),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\word_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[20]_i_1__0_n_5\,
      Q => word_cnt_reg(22),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\word_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[20]_i_1__0_n_4\,
      Q => word_cnt_reg(23),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\word_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[24]_i_1__0_n_7\,
      Q => word_cnt_reg(24),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\word_cnt_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \word_cnt_reg[20]_i_1__0_n_0\,
      CO(3) => \word_cnt_reg[24]_i_1__0_n_0\,
      CO(2) => \word_cnt_reg[24]_i_1__0_n_1\,
      CO(1) => \word_cnt_reg[24]_i_1__0_n_2\,
      CO(0) => \word_cnt_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \word_cnt_reg[24]_i_1__0_n_4\,
      O(2) => \word_cnt_reg[24]_i_1__0_n_5\,
      O(1) => \word_cnt_reg[24]_i_1__0_n_6\,
      O(0) => \word_cnt_reg[24]_i_1__0_n_7\,
      S(3) => \word_cnt[24]_i_2__0_n_0\,
      S(2) => \word_cnt[24]_i_3__0_n_0\,
      S(1) => \word_cnt[24]_i_4__0_n_0\,
      S(0) => \word_cnt[24]_i_5__0_n_0\
    );
\word_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[24]_i_1__0_n_6\,
      Q => word_cnt_reg(25),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\word_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[24]_i_1__0_n_5\,
      Q => word_cnt_reg(26),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\word_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[24]_i_1__0_n_4\,
      Q => word_cnt_reg(27),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\word_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[28]_i_1__0_n_7\,
      Q => word_cnt_reg(28),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\word_cnt_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \word_cnt_reg[24]_i_1__0_n_0\,
      CO(3) => \NLW_word_cnt_reg[28]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \word_cnt_reg[28]_i_1__0_n_1\,
      CO(1) => \word_cnt_reg[28]_i_1__0_n_2\,
      CO(0) => \word_cnt_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \word_cnt_reg[28]_i_1__0_n_4\,
      O(2) => \word_cnt_reg[28]_i_1__0_n_5\,
      O(1) => \word_cnt_reg[28]_i_1__0_n_6\,
      O(0) => \word_cnt_reg[28]_i_1__0_n_7\,
      S(3) => \word_cnt[28]_i_2__0_n_0\,
      S(2) => \word_cnt[28]_i_3__0_n_0\,
      S(1) => \word_cnt[28]_i_4__0_n_0\,
      S(0) => \word_cnt[28]_i_5__0_n_0\
    );
\word_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[28]_i_1__0_n_6\,
      Q => word_cnt_reg(29),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\word_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[0]_i_1__0_n_5\,
      Q => word_cnt_reg(2),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\word_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[28]_i_1__0_n_5\,
      Q => word_cnt_reg(30),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\word_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[28]_i_1__0_n_4\,
      Q => word_cnt_reg(31),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\word_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[0]_i_1__0_n_4\,
      Q => word_cnt_reg(3),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\word_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[4]_i_1__0_n_7\,
      Q => word_cnt_reg(4),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\word_cnt_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \word_cnt_reg[0]_i_1__0_n_0\,
      CO(3) => \word_cnt_reg[4]_i_1__0_n_0\,
      CO(2) => \word_cnt_reg[4]_i_1__0_n_1\,
      CO(1) => \word_cnt_reg[4]_i_1__0_n_2\,
      CO(0) => \word_cnt_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \word_cnt_reg[4]_i_1__0_n_4\,
      O(2) => \word_cnt_reg[4]_i_1__0_n_5\,
      O(1) => \word_cnt_reg[4]_i_1__0_n_6\,
      O(0) => \word_cnt_reg[4]_i_1__0_n_7\,
      S(3) => \word_cnt[4]_i_2__0_n_0\,
      S(2) => \word_cnt[4]_i_3__0_n_0\,
      S(1) => \word_cnt[4]_i_4__0_n_0\,
      S(0) => \word_cnt[4]_i_5__0_n_0\
    );
\word_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[4]_i_1__0_n_6\,
      Q => word_cnt_reg(5),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\word_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[4]_i_1__0_n_5\,
      Q => word_cnt_reg(6),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\word_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[4]_i_1__0_n_4\,
      Q => word_cnt_reg(7),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\word_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[8]_i_1__0_n_7\,
      Q => word_cnt_reg(8),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
\word_cnt_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \word_cnt_reg[4]_i_1__0_n_0\,
      CO(3) => \word_cnt_reg[8]_i_1__0_n_0\,
      CO(2) => \word_cnt_reg[8]_i_1__0_n_1\,
      CO(1) => \word_cnt_reg[8]_i_1__0_n_2\,
      CO(0) => \word_cnt_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \word_cnt_reg[8]_i_1__0_n_4\,
      O(2) => \word_cnt_reg[8]_i_1__0_n_5\,
      O(1) => \word_cnt_reg[8]_i_1__0_n_6\,
      O(0) => \word_cnt_reg[8]_i_1__0_n_7\,
      S(3) => \word_cnt[8]_i_2__0_n_0\,
      S(2) => \word_cnt[8]_i_3__0_n_0\,
      S(1) => \word_cnt[8]_i_4__0_n_0\,
      S(0) => \word_cnt[8]_i_5__0_n_0\
    );
\word_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_valid,
      D => \word_cnt_reg[8]_i_1__0_n_6\,
      Q => word_cnt_reg(9),
      R => \block_word_cnt[7]_i_1__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_gtx3g_init is
  port (
    sysclk_in : in STD_LOGIC;
    soft_reset_tx_in : in STD_LOGIC;
    soft_reset_rx_in : in STD_LOGIC;
    dont_reset_on_data_error_in : in STD_LOGIC;
    gt0_tx_fsm_reset_done_out : out STD_LOGIC;
    gt0_rx_fsm_reset_done_out : out STD_LOGIC;
    gt0_data_valid_in : in STD_LOGIC;
    gt1_tx_fsm_reset_done_out : out STD_LOGIC;
    gt1_rx_fsm_reset_done_out : out STD_LOGIC;
    gt1_data_valid_in : in STD_LOGIC;
    gt0_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt0_drpclk_in : in STD_LOGIC;
    gt0_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpen_in : in STD_LOGIC;
    gt0_drprdy_out : out STD_LOGIC;
    gt0_drpwe_in : in STD_LOGIC;
    gt0_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt0_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_eyescanreset_in : in STD_LOGIC;
    gt0_rxuserrdy_in : in STD_LOGIC;
    gt0_eyescandataerror_out : out STD_LOGIC;
    gt0_eyescantrigger_in : in STD_LOGIC;
    gt0_rxcdrhold_in : in STD_LOGIC;
    gt0_rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxusrclk_in : in STD_LOGIC;
    gt0_rxusrclk2_in : in STD_LOGIC;
    gt0_rxdata_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_rxprbserr_out : out STD_LOGIC;
    gt0_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxprbscntreset_in : in STD_LOGIC;
    gt0_rxdisperr_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxnotintable_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_gtxrxp_in : in STD_LOGIC;
    gt0_gtxrxn_in : in STD_LOGIC;
    gt0_rxbufreset_in : in STD_LOGIC;
    gt0_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxbyteisaligned_out : out STD_LOGIC;
    gt0_rxbyterealign_out : out STD_LOGIC;
    gt0_rxcommadet_out : out STD_LOGIC;
    gt0_rxmcommaalignen_in : in STD_LOGIC;
    gt0_rxpcommaalignen_in : in STD_LOGIC;
    gt0_rxdfelpmreset_in : in STD_LOGIC;
    gt0_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt0_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxratedone_out : out STD_LOGIC;
    gt0_rxoutclkfabric_out : out STD_LOGIC;
    gt0_gtrxreset_in : in STD_LOGIC;
    gt0_rxpcsreset_in : in STD_LOGIC;
    gt0_rxpmareset_in : in STD_LOGIC;
    gt0_rxlpmen_in : in STD_LOGIC;
    gt0_rxpolarity_in : in STD_LOGIC;
    gt0_rxchariscomma_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxcharisk_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxresetdone_out : out STD_LOGIC;
    gt0_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt0_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt0_gttxreset_in : in STD_LOGIC;
    gt0_txuserrdy_in : in STD_LOGIC;
    gt0_txusrclk_in : in STD_LOGIC;
    gt0_txusrclk2_in : in STD_LOGIC;
    gt0_txelecidle_in : in STD_LOGIC;
    gt0_txprbsforceerr_in : in STD_LOGIC;
    gt0_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_txdata_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_gtxtxn_out : out STD_LOGIC;
    gt0_gtxtxp_out : out STD_LOGIC;
    gt0_txoutclk_out : out STD_LOGIC;
    gt0_txoutclkfabric_out : out STD_LOGIC;
    gt0_txoutclkpcs_out : out STD_LOGIC;
    gt0_txcharisk_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_txpcsreset_in : in STD_LOGIC;
    gt0_txpmareset_in : in STD_LOGIC;
    gt0_txresetdone_out : out STD_LOGIC;
    gt0_txpolarity_in : in STD_LOGIC;
    gt0_tx8b10bbypass_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt1_drpclk_in : in STD_LOGIC;
    gt1_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt1_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt1_drpen_in : in STD_LOGIC;
    gt1_drprdy_out : out STD_LOGIC;
    gt1_drpwe_in : in STD_LOGIC;
    gt1_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt1_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_eyescanreset_in : in STD_LOGIC;
    gt1_rxuserrdy_in : in STD_LOGIC;
    gt1_eyescandataerror_out : out STD_LOGIC;
    gt1_eyescantrigger_in : in STD_LOGIC;
    gt1_rxcdrhold_in : in STD_LOGIC;
    gt1_rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_rxusrclk_in : in STD_LOGIC;
    gt1_rxusrclk2_in : in STD_LOGIC;
    gt1_rxdata_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt1_rxprbserr_out : out STD_LOGIC;
    gt1_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_rxprbscntreset_in : in STD_LOGIC;
    gt1_rxdisperr_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_rxnotintable_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_gtxrxp_in : in STD_LOGIC;
    gt1_gtxrxn_in : in STD_LOGIC;
    gt1_rxbufreset_in : in STD_LOGIC;
    gt1_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_rxbyteisaligned_out : out STD_LOGIC;
    gt1_rxbyterealign_out : out STD_LOGIC;
    gt1_rxcommadet_out : out STD_LOGIC;
    gt1_rxmcommaalignen_in : in STD_LOGIC;
    gt1_rxpcommaalignen_in : in STD_LOGIC;
    gt1_rxdfelpmreset_in : in STD_LOGIC;
    gt1_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt1_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_rxratedone_out : out STD_LOGIC;
    gt1_rxoutclkfabric_out : out STD_LOGIC;
    gt1_gtrxreset_in : in STD_LOGIC;
    gt1_rxpcsreset_in : in STD_LOGIC;
    gt1_rxpmareset_in : in STD_LOGIC;
    gt1_rxlpmen_in : in STD_LOGIC;
    gt1_rxpolarity_in : in STD_LOGIC;
    gt1_rxchariscomma_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_rxcharisk_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_rxresetdone_out : out STD_LOGIC;
    gt1_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt1_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt1_gttxreset_in : in STD_LOGIC;
    gt1_txuserrdy_in : in STD_LOGIC;
    gt1_txusrclk_in : in STD_LOGIC;
    gt1_txusrclk2_in : in STD_LOGIC;
    gt1_txelecidle_in : in STD_LOGIC;
    gt1_txprbsforceerr_in : in STD_LOGIC;
    gt1_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt1_txdata_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt1_gtxtxn_out : out STD_LOGIC;
    gt1_gtxtxp_out : out STD_LOGIC;
    gt1_txoutclk_out : out STD_LOGIC;
    gt1_txoutclkfabric_out : out STD_LOGIC;
    gt1_txoutclkpcs_out : out STD_LOGIC;
    gt1_txcharisk_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_txpcsreset_in : in STD_LOGIC;
    gt1_txpmareset_in : in STD_LOGIC;
    gt1_txresetdone_out : out STD_LOGIC;
    gt1_txpolarity_in : in STD_LOGIC;
    gt1_tx8b10bbypass_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_qplllock_in : in STD_LOGIC;
    gt0_qpllrefclklost_in : in STD_LOGIC;
    gt0_qpllreset_out : out STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of gtx3g_bert_0_gtx3g_init : entity is "yes";
  attribute EXAMPLE_SIMULATION : integer;
  attribute EXAMPLE_SIMULATION of gtx3g_bert_0_gtx3g_init : entity is 0;
  attribute EXAMPLE_SIM_GTRESET_SPEEDUP : string;
  attribute EXAMPLE_SIM_GTRESET_SPEEDUP of gtx3g_bert_0_gtx3g_init : entity is "TRUE";
  attribute EXAMPLE_USE_CHIPSCOPE : integer;
  attribute EXAMPLE_USE_CHIPSCOPE of gtx3g_bert_0_gtx3g_init : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_gtx3g_init : entity is "gtx3g_init";
  attribute RX_CDRLOCK_TIME : integer;
  attribute RX_CDRLOCK_TIME of gtx3g_bert_0_gtx3g_init : entity is 33333;
  attribute STABLE_CLOCK_PERIOD : integer;
  attribute STABLE_CLOCK_PERIOD of gtx3g_bert_0_gtx3g_init : entity is 10;
  attribute WAIT_TIME_CDRLOCK : integer;
  attribute WAIT_TIME_CDRLOCK of gtx3g_bert_0_gtx3g_init : entity is 3333;
end gtx3g_bert_0_gtx3g_init;

architecture STRUCTURE of gtx3g_bert_0_gtx3g_init is
  signal U0_TXDLYEN : STD_LOGIC;
  signal U0_TXDLYSRESET : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal U0_TXDLYSRESETDONE : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal U0_TXPHALIGN : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal U0_TXPHALIGNDONE : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal U0_TXPHINIT : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal U0_TXPHINITDONE : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal U0_rst_tx_phalignment_i : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal gt0_gtrxreset_i : STD_LOGIC;
  signal gt0_gttxreset_i : STD_LOGIC;
  signal gt0_run_tx_phalignment_i : STD_LOGIC;
  signal gt0_rx_cdrlock_counter : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \gt0_rx_cdrlock_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[12]_i_3_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[12]_i_4_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[12]_i_5_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[12]_i_6_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[16]_i_3_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[16]_i_4_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[16]_i_5_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[16]_i_6_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[20]_i_3_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[20]_i_4_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[20]_i_5_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[20]_i_6_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[24]_i_3_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[24]_i_4_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[24]_i_5_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[24]_i_6_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[28]_i_3_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[28]_i_4_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[28]_i_5_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[28]_i_6_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_10_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_11_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_12_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_13_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_2_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_3_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_4_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_5_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_7_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_8_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_9_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[4]_i_3_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[4]_i_4_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[4]_i_5_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[4]_i_6_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[8]_i_3_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[8]_i_4_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[8]_i_5_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[8]_i_6_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[31]_i_6_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[31]_i_6_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[15]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[16]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[17]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[18]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[19]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[20]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[21]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[22]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[23]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[24]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[25]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[26]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[27]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[28]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[29]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[30]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[31]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[9]\ : STD_LOGIC;
  signal gt0_rx_cdrlocked_i_1_n_0 : STD_LOGIC;
  signal gt0_rx_cdrlocked_reg_n_0 : STD_LOGIC;
  signal \^gt0_rxresetdone_out\ : STD_LOGIC;
  signal gt0_rxuserrdy_i : STD_LOGIC;
  signal gt0_tx_phalignment_done_i : STD_LOGIC;
  signal \^gt0_txresetdone_out\ : STD_LOGIC;
  signal gt0_txuserrdy_i : STD_LOGIC;
  signal gt1_gtrxreset_i : STD_LOGIC;
  signal gt1_gttxreset_i : STD_LOGIC;
  signal gt1_rst_tx_phalignment_i : STD_LOGIC;
  signal gt1_run_tx_phalignment_i : STD_LOGIC;
  signal gt1_rx_cdrlock_counter : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \gt1_rx_cdrlock_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[12]_i_3_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[12]_i_4_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[12]_i_5_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[12]_i_6_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[16]_i_3_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[16]_i_4_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[16]_i_5_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[16]_i_6_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[20]_i_3_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[20]_i_4_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[20]_i_5_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[20]_i_6_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[24]_i_3_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[24]_i_4_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[24]_i_5_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[24]_i_6_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[28]_i_3_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[28]_i_4_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[28]_i_5_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[28]_i_6_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[31]_i_10_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[31]_i_11_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[31]_i_12_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[31]_i_13_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[31]_i_2_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[31]_i_3_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[31]_i_4_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[31]_i_5_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[31]_i_7_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[31]_i_8_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[31]_i_9_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[4]_i_3_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[4]_i_4_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[4]_i_5_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[4]_i_6_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[8]_i_3_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[8]_i_4_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[8]_i_5_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[8]_i_6_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[31]_i_6_n_2\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[31]_i_6_n_3\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[31]_i_6_n_5\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[31]_i_6_n_6\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[31]_i_6_n_7\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[15]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[16]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[17]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[18]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[19]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[20]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[21]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[22]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[23]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[24]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[25]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[26]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[27]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[28]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[29]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[30]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[31]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[9]\ : STD_LOGIC;
  signal gt1_rx_cdrlocked_i_1_n_0 : STD_LOGIC;
  signal gt1_rx_cdrlocked_reg_n_0 : STD_LOGIC;
  signal \^gt1_rxresetdone_out\ : STD_LOGIC;
  signal gt1_rxuserrdy_i : STD_LOGIC;
  signal \^gt1_txresetdone_out\ : STD_LOGIC;
  signal gt1_txuserrdy_i : STD_LOGIC;
  signal \NLW_gt0_rx_cdrlock_counter_reg[31]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gt0_rx_cdrlock_counter_reg[31]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gt1_rx_cdrlock_counter_reg[31]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gt1_rx_cdrlock_counter_reg[31]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  gt0_rxresetdone_out <= \^gt0_rxresetdone_out\;
  gt0_txresetdone_out <= \^gt0_txresetdone_out\;
  gt1_rxresetdone_out <= \^gt1_rxresetdone_out\;
  gt1_txresetdone_out <= \^gt1_txresetdone_out\;
\gt0_rx_cdrlock_counter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt0_rx_cdrlock_counter_reg_n_0_[0]\,
      O => \gt0_rx_cdrlock_counter[0]_i_1_n_0\
    );
\gt0_rx_cdrlock_counter[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(10),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt0_rx_cdrlock_counter(10)
    );
\gt0_rx_cdrlock_counter[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(11),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt0_rx_cdrlock_counter(11)
    );
\gt0_rx_cdrlock_counter[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(12),
      O => gt0_rx_cdrlock_counter(12)
    );
\gt0_rx_cdrlock_counter[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[12]\,
      O => \gt0_rx_cdrlock_counter[12]_i_3_n_0\
    );
\gt0_rx_cdrlock_counter[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[11]\,
      O => \gt0_rx_cdrlock_counter[12]_i_4_n_0\
    );
\gt0_rx_cdrlock_counter[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[10]\,
      O => \gt0_rx_cdrlock_counter[12]_i_5_n_0\
    );
\gt0_rx_cdrlock_counter[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[9]\,
      O => \gt0_rx_cdrlock_counter[12]_i_6_n_0\
    );
\gt0_rx_cdrlock_counter[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(13),
      O => gt0_rx_cdrlock_counter(13)
    );
\gt0_rx_cdrlock_counter[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(14),
      O => gt0_rx_cdrlock_counter(14)
    );
\gt0_rx_cdrlock_counter[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(15),
      O => gt0_rx_cdrlock_counter(15)
    );
\gt0_rx_cdrlock_counter[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(16),
      O => gt0_rx_cdrlock_counter(16)
    );
\gt0_rx_cdrlock_counter[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[16]\,
      O => \gt0_rx_cdrlock_counter[16]_i_3_n_0\
    );
\gt0_rx_cdrlock_counter[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[15]\,
      O => \gt0_rx_cdrlock_counter[16]_i_4_n_0\
    );
\gt0_rx_cdrlock_counter[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[14]\,
      O => \gt0_rx_cdrlock_counter[16]_i_5_n_0\
    );
\gt0_rx_cdrlock_counter[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[13]\,
      O => \gt0_rx_cdrlock_counter[16]_i_6_n_0\
    );
\gt0_rx_cdrlock_counter[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(17),
      O => gt0_rx_cdrlock_counter(17)
    );
\gt0_rx_cdrlock_counter[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(18),
      O => gt0_rx_cdrlock_counter(18)
    );
\gt0_rx_cdrlock_counter[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(19),
      O => gt0_rx_cdrlock_counter(19)
    );
\gt0_rx_cdrlock_counter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(1),
      O => gt0_rx_cdrlock_counter(1)
    );
\gt0_rx_cdrlock_counter[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(20),
      O => gt0_rx_cdrlock_counter(20)
    );
\gt0_rx_cdrlock_counter[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[20]\,
      O => \gt0_rx_cdrlock_counter[20]_i_3_n_0\
    );
\gt0_rx_cdrlock_counter[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[19]\,
      O => \gt0_rx_cdrlock_counter[20]_i_4_n_0\
    );
\gt0_rx_cdrlock_counter[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[18]\,
      O => \gt0_rx_cdrlock_counter[20]_i_5_n_0\
    );
\gt0_rx_cdrlock_counter[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[17]\,
      O => \gt0_rx_cdrlock_counter[20]_i_6_n_0\
    );
\gt0_rx_cdrlock_counter[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(21),
      O => gt0_rx_cdrlock_counter(21)
    );
\gt0_rx_cdrlock_counter[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(22),
      O => gt0_rx_cdrlock_counter(22)
    );
\gt0_rx_cdrlock_counter[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(23),
      O => gt0_rx_cdrlock_counter(23)
    );
\gt0_rx_cdrlock_counter[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(24),
      O => gt0_rx_cdrlock_counter(24)
    );
\gt0_rx_cdrlock_counter[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[24]\,
      O => \gt0_rx_cdrlock_counter[24]_i_3_n_0\
    );
\gt0_rx_cdrlock_counter[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[23]\,
      O => \gt0_rx_cdrlock_counter[24]_i_4_n_0\
    );
\gt0_rx_cdrlock_counter[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[22]\,
      O => \gt0_rx_cdrlock_counter[24]_i_5_n_0\
    );
\gt0_rx_cdrlock_counter[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[21]\,
      O => \gt0_rx_cdrlock_counter[24]_i_6_n_0\
    );
\gt0_rx_cdrlock_counter[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(25),
      O => gt0_rx_cdrlock_counter(25)
    );
\gt0_rx_cdrlock_counter[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(26),
      O => gt0_rx_cdrlock_counter(26)
    );
\gt0_rx_cdrlock_counter[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(27),
      O => gt0_rx_cdrlock_counter(27)
    );
\gt0_rx_cdrlock_counter[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(28),
      O => gt0_rx_cdrlock_counter(28)
    );
\gt0_rx_cdrlock_counter[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[28]\,
      O => \gt0_rx_cdrlock_counter[28]_i_3_n_0\
    );
\gt0_rx_cdrlock_counter[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[27]\,
      O => \gt0_rx_cdrlock_counter[28]_i_4_n_0\
    );
\gt0_rx_cdrlock_counter[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[26]\,
      O => \gt0_rx_cdrlock_counter[28]_i_5_n_0\
    );
\gt0_rx_cdrlock_counter[28]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[25]\,
      O => \gt0_rx_cdrlock_counter[28]_i_6_n_0\
    );
\gt0_rx_cdrlock_counter[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(29),
      O => gt0_rx_cdrlock_counter(29)
    );
\gt0_rx_cdrlock_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(2),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt0_rx_cdrlock_counter(2)
    );
\gt0_rx_cdrlock_counter[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(30),
      O => gt0_rx_cdrlock_counter(30)
    );
\gt0_rx_cdrlock_counter[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(31),
      O => gt0_rx_cdrlock_counter(31)
    );
\gt0_rx_cdrlock_counter[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[13]\,
      I1 => \gt0_rx_cdrlock_counter_reg_n_0_[12]\,
      I2 => \gt0_rx_cdrlock_counter_reg_n_0_[15]\,
      I3 => \gt0_rx_cdrlock_counter_reg_n_0_[14]\,
      O => \gt0_rx_cdrlock_counter[31]_i_10_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[31]\,
      O => \gt0_rx_cdrlock_counter[31]_i_11_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[30]\,
      O => \gt0_rx_cdrlock_counter[31]_i_12_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[29]\,
      O => \gt0_rx_cdrlock_counter[31]_i_13_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[18]\,
      I1 => \gt0_rx_cdrlock_counter_reg_n_0_[19]\,
      I2 => \gt0_rx_cdrlock_counter_reg_n_0_[16]\,
      I3 => \gt0_rx_cdrlock_counter_reg_n_0_[17]\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_7_n_0\,
      O => \gt0_rx_cdrlock_counter[31]_i_2_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[26]\,
      I1 => \gt0_rx_cdrlock_counter_reg_n_0_[27]\,
      I2 => \gt0_rx_cdrlock_counter_reg_n_0_[24]\,
      I3 => \gt0_rx_cdrlock_counter_reg_n_0_[25]\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_8_n_0\,
      O => \gt0_rx_cdrlock_counter[31]_i_3_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[3]\,
      I1 => \gt0_rx_cdrlock_counter_reg_n_0_[2]\,
      I2 => \gt0_rx_cdrlock_counter_reg_n_0_[1]\,
      I3 => \gt0_rx_cdrlock_counter_reg_n_0_[0]\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_9_n_0\,
      O => \gt0_rx_cdrlock_counter[31]_i_4_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[10]\,
      I1 => \gt0_rx_cdrlock_counter_reg_n_0_[11]\,
      I2 => \gt0_rx_cdrlock_counter_reg_n_0_[9]\,
      I3 => \gt0_rx_cdrlock_counter_reg_n_0_[8]\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_10_n_0\,
      O => \gt0_rx_cdrlock_counter[31]_i_5_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[21]\,
      I1 => \gt0_rx_cdrlock_counter_reg_n_0_[20]\,
      I2 => \gt0_rx_cdrlock_counter_reg_n_0_[23]\,
      I3 => \gt0_rx_cdrlock_counter_reg_n_0_[22]\,
      O => \gt0_rx_cdrlock_counter[31]_i_7_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[29]\,
      I1 => \gt0_rx_cdrlock_counter_reg_n_0_[28]\,
      I2 => \gt0_rx_cdrlock_counter_reg_n_0_[31]\,
      I3 => \gt0_rx_cdrlock_counter_reg_n_0_[30]\,
      O => \gt0_rx_cdrlock_counter[31]_i_8_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[5]\,
      I1 => \gt0_rx_cdrlock_counter_reg_n_0_[4]\,
      I2 => \gt0_rx_cdrlock_counter_reg_n_0_[7]\,
      I3 => \gt0_rx_cdrlock_counter_reg_n_0_[6]\,
      O => \gt0_rx_cdrlock_counter[31]_i_9_n_0\
    );
\gt0_rx_cdrlock_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(3),
      O => gt0_rx_cdrlock_counter(3)
    );
\gt0_rx_cdrlock_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(4),
      O => gt0_rx_cdrlock_counter(4)
    );
\gt0_rx_cdrlock_counter[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[4]\,
      O => \gt0_rx_cdrlock_counter[4]_i_3_n_0\
    );
\gt0_rx_cdrlock_counter[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[3]\,
      O => \gt0_rx_cdrlock_counter[4]_i_4_n_0\
    );
\gt0_rx_cdrlock_counter[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[2]\,
      O => \gt0_rx_cdrlock_counter[4]_i_5_n_0\
    );
\gt0_rx_cdrlock_counter[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[1]\,
      O => \gt0_rx_cdrlock_counter[4]_i_6_n_0\
    );
\gt0_rx_cdrlock_counter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(5),
      O => gt0_rx_cdrlock_counter(5)
    );
\gt0_rx_cdrlock_counter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(6),
      O => gt0_rx_cdrlock_counter(6)
    );
\gt0_rx_cdrlock_counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(7),
      O => gt0_rx_cdrlock_counter(7)
    );
\gt0_rx_cdrlock_counter[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(8),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt0_rx_cdrlock_counter(8)
    );
\gt0_rx_cdrlock_counter[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[8]\,
      O => \gt0_rx_cdrlock_counter[8]_i_3_n_0\
    );
\gt0_rx_cdrlock_counter[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[7]\,
      O => \gt0_rx_cdrlock_counter[8]_i_4_n_0\
    );
\gt0_rx_cdrlock_counter[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[6]\,
      O => \gt0_rx_cdrlock_counter[8]_i_5_n_0\
    );
\gt0_rx_cdrlock_counter[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[5]\,
      O => \gt0_rx_cdrlock_counter[8]_i_6_n_0\
    );
\gt0_rx_cdrlock_counter[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(9),
      O => gt0_rx_cdrlock_counter(9)
    );
\gt0_rx_cdrlock_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \gt0_rx_cdrlock_counter[0]_i_1_n_0\,
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[0]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(10),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[10]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(11),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[11]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(12),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[12]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter_reg[8]_i_2_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter_reg[12]_i_2_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter_reg[12]_i_2_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter_reg[12]_i_2_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(12 downto 9),
      S(3) => \gt0_rx_cdrlock_counter[12]_i_3_n_0\,
      S(2) => \gt0_rx_cdrlock_counter[12]_i_4_n_0\,
      S(1) => \gt0_rx_cdrlock_counter[12]_i_5_n_0\,
      S(0) => \gt0_rx_cdrlock_counter[12]_i_6_n_0\
    );
\gt0_rx_cdrlock_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(13),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[13]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(14),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[14]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(15),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[15]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(16),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[16]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter_reg[12]_i_2_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter_reg[16]_i_2_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter_reg[16]_i_2_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter_reg[16]_i_2_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(16 downto 13),
      S(3) => \gt0_rx_cdrlock_counter[16]_i_3_n_0\,
      S(2) => \gt0_rx_cdrlock_counter[16]_i_4_n_0\,
      S(1) => \gt0_rx_cdrlock_counter[16]_i_5_n_0\,
      S(0) => \gt0_rx_cdrlock_counter[16]_i_6_n_0\
    );
\gt0_rx_cdrlock_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(17),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[17]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(18),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[18]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(19),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[19]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(1),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[1]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(20),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[20]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter_reg[16]_i_2_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter_reg[20]_i_2_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter_reg[20]_i_2_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter_reg[20]_i_2_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(20 downto 17),
      S(3) => \gt0_rx_cdrlock_counter[20]_i_3_n_0\,
      S(2) => \gt0_rx_cdrlock_counter[20]_i_4_n_0\,
      S(1) => \gt0_rx_cdrlock_counter[20]_i_5_n_0\,
      S(0) => \gt0_rx_cdrlock_counter[20]_i_6_n_0\
    );
\gt0_rx_cdrlock_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(21),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[21]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(22),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[22]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(23),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[23]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(24),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[24]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter_reg[20]_i_2_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter_reg[24]_i_2_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter_reg[24]_i_2_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter_reg[24]_i_2_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(24 downto 21),
      S(3) => \gt0_rx_cdrlock_counter[24]_i_3_n_0\,
      S(2) => \gt0_rx_cdrlock_counter[24]_i_4_n_0\,
      S(1) => \gt0_rx_cdrlock_counter[24]_i_5_n_0\,
      S(0) => \gt0_rx_cdrlock_counter[24]_i_6_n_0\
    );
\gt0_rx_cdrlock_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(25),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[25]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(26),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[26]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(27),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[27]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(28),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[28]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter_reg[24]_i_2_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter_reg[28]_i_2_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter_reg[28]_i_2_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter_reg[28]_i_2_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(28 downto 25),
      S(3) => \gt0_rx_cdrlock_counter[28]_i_3_n_0\,
      S(2) => \gt0_rx_cdrlock_counter[28]_i_4_n_0\,
      S(1) => \gt0_rx_cdrlock_counter[28]_i_5_n_0\,
      S(0) => \gt0_rx_cdrlock_counter[28]_i_6_n_0\
    );
\gt0_rx_cdrlock_counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(29),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[29]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(2),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[2]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(30),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[30]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(31),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[31]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[31]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_gt0_rx_cdrlock_counter_reg[31]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gt0_rx_cdrlock_counter_reg[31]_i_6_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter_reg[31]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_gt0_rx_cdrlock_counter_reg[31]_i_6_O_UNCONNECTED\(3),
      O(2 downto 0) => data0(31 downto 29),
      S(3) => '0',
      S(2) => \gt0_rx_cdrlock_counter[31]_i_11_n_0\,
      S(1) => \gt0_rx_cdrlock_counter[31]_i_12_n_0\,
      S(0) => \gt0_rx_cdrlock_counter[31]_i_13_n_0\
    );
\gt0_rx_cdrlock_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(3),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[3]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(4),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[4]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gt0_rx_cdrlock_counter_reg[4]_i_2_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter_reg[4]_i_2_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter_reg[4]_i_2_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter_reg[4]_i_2_n_3\,
      CYINIT => \gt0_rx_cdrlock_counter_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(4 downto 1),
      S(3) => \gt0_rx_cdrlock_counter[4]_i_3_n_0\,
      S(2) => \gt0_rx_cdrlock_counter[4]_i_4_n_0\,
      S(1) => \gt0_rx_cdrlock_counter[4]_i_5_n_0\,
      S(0) => \gt0_rx_cdrlock_counter[4]_i_6_n_0\
    );
\gt0_rx_cdrlock_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(5),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[5]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(6),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[6]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(7),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[7]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(8),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[8]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter_reg[4]_i_2_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter_reg[8]_i_2_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter_reg[8]_i_2_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter_reg[8]_i_2_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(8 downto 5),
      S(3) => \gt0_rx_cdrlock_counter[8]_i_3_n_0\,
      S(2) => \gt0_rx_cdrlock_counter[8]_i_4_n_0\,
      S(1) => \gt0_rx_cdrlock_counter[8]_i_5_n_0\,
      S(0) => \gt0_rx_cdrlock_counter[8]_i_6_n_0\
    );
\gt0_rx_cdrlock_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(9),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[9]\,
      R => gt0_gtrxreset_i
    );
gt0_rx_cdrlocked_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => gt0_rx_cdrlocked_reg_n_0,
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt0_rx_cdrlocked_i_1_n_0
    );
gt0_rx_cdrlocked_reg: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlocked_i_1_n_0,
      Q => gt0_rx_cdrlocked_reg_n_0,
      R => gt0_gtrxreset_i
    );
gt0_rxresetfsm_i: entity work.gtx3g_bert_0_gtx3g_RX_STARTUP_FSM
     port map (
      SR(0) => gt0_gtrxreset_i,
      dont_reset_on_data_error_in => dont_reset_on_data_error_in,
      gt0_data_valid_in => gt0_data_valid_in,
      gt0_qplllock_in => gt0_qplllock_in,
      gt0_rx_cdrlocked_reg => gt0_rx_cdrlocked_reg_n_0,
      gt0_rx_fsm_reset_done_out => gt0_rx_fsm_reset_done_out,
      gt0_rxresetdone_out => \^gt0_rxresetdone_out\,
      gt0_rxuserrdy_in => gt0_rxuserrdy_i,
      gt0_rxusrclk_in => gt0_rxusrclk_in,
      gt0_txuserrdy_in => gt0_txuserrdy_i,
      soft_reset_rx_in => soft_reset_rx_in,
      sysclk_in => sysclk_in
    );
gt0_tx_manual_phase_i: entity work.gtx3g_bert_0_gtx3g_TX_MANUAL_PHASE_ALIGN
     port map (
      SR(0) => U0_rst_tx_phalignment_i,
      U0_TXDLYSRESET(1 downto 0) => U0_TXDLYSRESET(1 downto 0),
      U0_TXDLYSRESETDONE(1 downto 0) => U0_TXDLYSRESETDONE(1 downto 0),
      U0_TXPHALIGN(1 downto 0) => U0_TXPHALIGN(1 downto 0),
      U0_TXPHALIGNDONE(1 downto 0) => U0_TXPHALIGNDONE(1 downto 0),
      U0_TXPHINIT(1 downto 0) => U0_TXPHINIT(1 downto 0),
      U0_TXPHINITDONE(1 downto 0) => U0_TXPHINITDONE(1 downto 0),
      gt0_run_tx_phalignment_i => gt0_run_tx_phalignment_i,
      gt0_tx_phalignment_done_i => gt0_tx_phalignment_done_i,
      gt0_txdlyen_in => U0_TXDLYEN,
      gt1_run_tx_phalignment_i => gt1_run_tx_phalignment_i,
      sysclk_in => sysclk_in
    );
gt0_txresetfsm_i: entity work.gtx3g_bert_0_gtx3g_TX_STARTUP_FSM
     port map (
      SR(0) => U0_rst_tx_phalignment_i,
      data_in => gt0_run_tx_phalignment_i,
      gt0_gttxreset_in => gt0_gttxreset_i,
      gt0_qplllock_in => gt0_qplllock_in,
      gt0_qpllrefclklost_in => gt0_qpllrefclklost_in,
      gt0_qpllreset_out => gt0_qpllreset_out,
      gt0_tx_fsm_reset_done_out => gt0_tx_fsm_reset_done_out,
      gt0_tx_phalignment_done_i => gt0_tx_phalignment_done_i,
      gt0_txresetdone_out => \^gt0_txresetdone_out\,
      gt0_txuserrdy_in => gt0_txuserrdy_i,
      gt0_txusrclk_in => gt0_txusrclk_in,
      gt1_rst_tx_phalignment_i => gt1_rst_tx_phalignment_i,
      soft_reset_tx_in => soft_reset_tx_in,
      sysclk_in => sysclk_in
    );
\gt1_rx_cdrlock_counter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg_n_0_[0]\,
      O => \gt1_rx_cdrlock_counter[0]_i_1_n_0\
    );
\gt1_rx_cdrlock_counter[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg[12]_i_2_n_6\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt1_rx_cdrlock_counter(10)
    );
\gt1_rx_cdrlock_counter[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg[12]_i_2_n_5\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt1_rx_cdrlock_counter(11)
    );
\gt1_rx_cdrlock_counter[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[12]_i_2_n_4\,
      O => gt1_rx_cdrlock_counter(12)
    );
\gt1_rx_cdrlock_counter[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[12]\,
      O => \gt1_rx_cdrlock_counter[12]_i_3_n_0\
    );
\gt1_rx_cdrlock_counter[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[11]\,
      O => \gt1_rx_cdrlock_counter[12]_i_4_n_0\
    );
\gt1_rx_cdrlock_counter[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[10]\,
      O => \gt1_rx_cdrlock_counter[12]_i_5_n_0\
    );
\gt1_rx_cdrlock_counter[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[9]\,
      O => \gt1_rx_cdrlock_counter[12]_i_6_n_0\
    );
\gt1_rx_cdrlock_counter[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[16]_i_2_n_7\,
      O => gt1_rx_cdrlock_counter(13)
    );
\gt1_rx_cdrlock_counter[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[16]_i_2_n_6\,
      O => gt1_rx_cdrlock_counter(14)
    );
\gt1_rx_cdrlock_counter[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[16]_i_2_n_5\,
      O => gt1_rx_cdrlock_counter(15)
    );
\gt1_rx_cdrlock_counter[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[16]_i_2_n_4\,
      O => gt1_rx_cdrlock_counter(16)
    );
\gt1_rx_cdrlock_counter[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[16]\,
      O => \gt1_rx_cdrlock_counter[16]_i_3_n_0\
    );
\gt1_rx_cdrlock_counter[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[15]\,
      O => \gt1_rx_cdrlock_counter[16]_i_4_n_0\
    );
\gt1_rx_cdrlock_counter[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[14]\,
      O => \gt1_rx_cdrlock_counter[16]_i_5_n_0\
    );
\gt1_rx_cdrlock_counter[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[13]\,
      O => \gt1_rx_cdrlock_counter[16]_i_6_n_0\
    );
\gt1_rx_cdrlock_counter[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[20]_i_2_n_7\,
      O => gt1_rx_cdrlock_counter(17)
    );
\gt1_rx_cdrlock_counter[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[20]_i_2_n_6\,
      O => gt1_rx_cdrlock_counter(18)
    );
\gt1_rx_cdrlock_counter[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[20]_i_2_n_5\,
      O => gt1_rx_cdrlock_counter(19)
    );
\gt1_rx_cdrlock_counter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[4]_i_2_n_7\,
      O => gt1_rx_cdrlock_counter(1)
    );
\gt1_rx_cdrlock_counter[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[20]_i_2_n_4\,
      O => gt1_rx_cdrlock_counter(20)
    );
\gt1_rx_cdrlock_counter[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[20]\,
      O => \gt1_rx_cdrlock_counter[20]_i_3_n_0\
    );
\gt1_rx_cdrlock_counter[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[19]\,
      O => \gt1_rx_cdrlock_counter[20]_i_4_n_0\
    );
\gt1_rx_cdrlock_counter[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[18]\,
      O => \gt1_rx_cdrlock_counter[20]_i_5_n_0\
    );
\gt1_rx_cdrlock_counter[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[17]\,
      O => \gt1_rx_cdrlock_counter[20]_i_6_n_0\
    );
\gt1_rx_cdrlock_counter[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[24]_i_2_n_7\,
      O => gt1_rx_cdrlock_counter(21)
    );
\gt1_rx_cdrlock_counter[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[24]_i_2_n_6\,
      O => gt1_rx_cdrlock_counter(22)
    );
\gt1_rx_cdrlock_counter[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[24]_i_2_n_5\,
      O => gt1_rx_cdrlock_counter(23)
    );
\gt1_rx_cdrlock_counter[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[24]_i_2_n_4\,
      O => gt1_rx_cdrlock_counter(24)
    );
\gt1_rx_cdrlock_counter[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[24]\,
      O => \gt1_rx_cdrlock_counter[24]_i_3_n_0\
    );
\gt1_rx_cdrlock_counter[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[23]\,
      O => \gt1_rx_cdrlock_counter[24]_i_4_n_0\
    );
\gt1_rx_cdrlock_counter[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[22]\,
      O => \gt1_rx_cdrlock_counter[24]_i_5_n_0\
    );
\gt1_rx_cdrlock_counter[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[21]\,
      O => \gt1_rx_cdrlock_counter[24]_i_6_n_0\
    );
\gt1_rx_cdrlock_counter[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[28]_i_2_n_7\,
      O => gt1_rx_cdrlock_counter(25)
    );
\gt1_rx_cdrlock_counter[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[28]_i_2_n_6\,
      O => gt1_rx_cdrlock_counter(26)
    );
\gt1_rx_cdrlock_counter[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[28]_i_2_n_5\,
      O => gt1_rx_cdrlock_counter(27)
    );
\gt1_rx_cdrlock_counter[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[28]_i_2_n_4\,
      O => gt1_rx_cdrlock_counter(28)
    );
\gt1_rx_cdrlock_counter[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[28]\,
      O => \gt1_rx_cdrlock_counter[28]_i_3_n_0\
    );
\gt1_rx_cdrlock_counter[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[27]\,
      O => \gt1_rx_cdrlock_counter[28]_i_4_n_0\
    );
\gt1_rx_cdrlock_counter[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[26]\,
      O => \gt1_rx_cdrlock_counter[28]_i_5_n_0\
    );
\gt1_rx_cdrlock_counter[28]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[25]\,
      O => \gt1_rx_cdrlock_counter[28]_i_6_n_0\
    );
\gt1_rx_cdrlock_counter[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[31]_i_6_n_7\,
      O => gt1_rx_cdrlock_counter(29)
    );
\gt1_rx_cdrlock_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg[4]_i_2_n_6\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt1_rx_cdrlock_counter(2)
    );
\gt1_rx_cdrlock_counter[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[31]_i_6_n_6\,
      O => gt1_rx_cdrlock_counter(30)
    );
\gt1_rx_cdrlock_counter[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[31]_i_6_n_5\,
      O => gt1_rx_cdrlock_counter(31)
    );
\gt1_rx_cdrlock_counter[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[13]\,
      I1 => \gt1_rx_cdrlock_counter_reg_n_0_[12]\,
      I2 => \gt1_rx_cdrlock_counter_reg_n_0_[15]\,
      I3 => \gt1_rx_cdrlock_counter_reg_n_0_[14]\,
      O => \gt1_rx_cdrlock_counter[31]_i_10_n_0\
    );
\gt1_rx_cdrlock_counter[31]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[31]\,
      O => \gt1_rx_cdrlock_counter[31]_i_11_n_0\
    );
\gt1_rx_cdrlock_counter[31]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[30]\,
      O => \gt1_rx_cdrlock_counter[31]_i_12_n_0\
    );
\gt1_rx_cdrlock_counter[31]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[29]\,
      O => \gt1_rx_cdrlock_counter[31]_i_13_n_0\
    );
\gt1_rx_cdrlock_counter[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[18]\,
      I1 => \gt1_rx_cdrlock_counter_reg_n_0_[19]\,
      I2 => \gt1_rx_cdrlock_counter_reg_n_0_[16]\,
      I3 => \gt1_rx_cdrlock_counter_reg_n_0_[17]\,
      I4 => \gt1_rx_cdrlock_counter[31]_i_7_n_0\,
      O => \gt1_rx_cdrlock_counter[31]_i_2_n_0\
    );
\gt1_rx_cdrlock_counter[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[26]\,
      I1 => \gt1_rx_cdrlock_counter_reg_n_0_[27]\,
      I2 => \gt1_rx_cdrlock_counter_reg_n_0_[24]\,
      I3 => \gt1_rx_cdrlock_counter_reg_n_0_[25]\,
      I4 => \gt1_rx_cdrlock_counter[31]_i_8_n_0\,
      O => \gt1_rx_cdrlock_counter[31]_i_3_n_0\
    );
\gt1_rx_cdrlock_counter[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[3]\,
      I1 => \gt1_rx_cdrlock_counter_reg_n_0_[2]\,
      I2 => \gt1_rx_cdrlock_counter_reg_n_0_[1]\,
      I3 => \gt1_rx_cdrlock_counter_reg_n_0_[0]\,
      I4 => \gt1_rx_cdrlock_counter[31]_i_9_n_0\,
      O => \gt1_rx_cdrlock_counter[31]_i_4_n_0\
    );
\gt1_rx_cdrlock_counter[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[10]\,
      I1 => \gt1_rx_cdrlock_counter_reg_n_0_[11]\,
      I2 => \gt1_rx_cdrlock_counter_reg_n_0_[9]\,
      I3 => \gt1_rx_cdrlock_counter_reg_n_0_[8]\,
      I4 => \gt1_rx_cdrlock_counter[31]_i_10_n_0\,
      O => \gt1_rx_cdrlock_counter[31]_i_5_n_0\
    );
\gt1_rx_cdrlock_counter[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[21]\,
      I1 => \gt1_rx_cdrlock_counter_reg_n_0_[20]\,
      I2 => \gt1_rx_cdrlock_counter_reg_n_0_[23]\,
      I3 => \gt1_rx_cdrlock_counter_reg_n_0_[22]\,
      O => \gt1_rx_cdrlock_counter[31]_i_7_n_0\
    );
\gt1_rx_cdrlock_counter[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[29]\,
      I1 => \gt1_rx_cdrlock_counter_reg_n_0_[28]\,
      I2 => \gt1_rx_cdrlock_counter_reg_n_0_[31]\,
      I3 => \gt1_rx_cdrlock_counter_reg_n_0_[30]\,
      O => \gt1_rx_cdrlock_counter[31]_i_8_n_0\
    );
\gt1_rx_cdrlock_counter[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[5]\,
      I1 => \gt1_rx_cdrlock_counter_reg_n_0_[4]\,
      I2 => \gt1_rx_cdrlock_counter_reg_n_0_[7]\,
      I3 => \gt1_rx_cdrlock_counter_reg_n_0_[6]\,
      O => \gt1_rx_cdrlock_counter[31]_i_9_n_0\
    );
\gt1_rx_cdrlock_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[4]_i_2_n_5\,
      O => gt1_rx_cdrlock_counter(3)
    );
\gt1_rx_cdrlock_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[4]_i_2_n_4\,
      O => gt1_rx_cdrlock_counter(4)
    );
\gt1_rx_cdrlock_counter[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[4]\,
      O => \gt1_rx_cdrlock_counter[4]_i_3_n_0\
    );
\gt1_rx_cdrlock_counter[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[3]\,
      O => \gt1_rx_cdrlock_counter[4]_i_4_n_0\
    );
\gt1_rx_cdrlock_counter[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[2]\,
      O => \gt1_rx_cdrlock_counter[4]_i_5_n_0\
    );
\gt1_rx_cdrlock_counter[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[1]\,
      O => \gt1_rx_cdrlock_counter[4]_i_6_n_0\
    );
\gt1_rx_cdrlock_counter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[8]_i_2_n_7\,
      O => gt1_rx_cdrlock_counter(5)
    );
\gt1_rx_cdrlock_counter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[8]_i_2_n_6\,
      O => gt1_rx_cdrlock_counter(6)
    );
\gt1_rx_cdrlock_counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[8]_i_2_n_5\,
      O => gt1_rx_cdrlock_counter(7)
    );
\gt1_rx_cdrlock_counter[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg[8]_i_2_n_4\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt1_rx_cdrlock_counter(8)
    );
\gt1_rx_cdrlock_counter[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[8]\,
      O => \gt1_rx_cdrlock_counter[8]_i_3_n_0\
    );
\gt1_rx_cdrlock_counter[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[7]\,
      O => \gt1_rx_cdrlock_counter[8]_i_4_n_0\
    );
\gt1_rx_cdrlock_counter[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[6]\,
      O => \gt1_rx_cdrlock_counter[8]_i_5_n_0\
    );
\gt1_rx_cdrlock_counter[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[5]\,
      O => \gt1_rx_cdrlock_counter[8]_i_6_n_0\
    );
\gt1_rx_cdrlock_counter[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[12]_i_2_n_7\,
      O => gt1_rx_cdrlock_counter(9)
    );
\gt1_rx_cdrlock_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \gt1_rx_cdrlock_counter[0]_i_1_n_0\,
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[0]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(10),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[10]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(11),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[11]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(12),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[12]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt1_rx_cdrlock_counter_reg[8]_i_2_n_0\,
      CO(3) => \gt1_rx_cdrlock_counter_reg[12]_i_2_n_0\,
      CO(2) => \gt1_rx_cdrlock_counter_reg[12]_i_2_n_1\,
      CO(1) => \gt1_rx_cdrlock_counter_reg[12]_i_2_n_2\,
      CO(0) => \gt1_rx_cdrlock_counter_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt1_rx_cdrlock_counter_reg[12]_i_2_n_4\,
      O(2) => \gt1_rx_cdrlock_counter_reg[12]_i_2_n_5\,
      O(1) => \gt1_rx_cdrlock_counter_reg[12]_i_2_n_6\,
      O(0) => \gt1_rx_cdrlock_counter_reg[12]_i_2_n_7\,
      S(3) => \gt1_rx_cdrlock_counter[12]_i_3_n_0\,
      S(2) => \gt1_rx_cdrlock_counter[12]_i_4_n_0\,
      S(1) => \gt1_rx_cdrlock_counter[12]_i_5_n_0\,
      S(0) => \gt1_rx_cdrlock_counter[12]_i_6_n_0\
    );
\gt1_rx_cdrlock_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(13),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[13]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(14),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[14]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(15),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[15]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(16),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[16]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt1_rx_cdrlock_counter_reg[12]_i_2_n_0\,
      CO(3) => \gt1_rx_cdrlock_counter_reg[16]_i_2_n_0\,
      CO(2) => \gt1_rx_cdrlock_counter_reg[16]_i_2_n_1\,
      CO(1) => \gt1_rx_cdrlock_counter_reg[16]_i_2_n_2\,
      CO(0) => \gt1_rx_cdrlock_counter_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt1_rx_cdrlock_counter_reg[16]_i_2_n_4\,
      O(2) => \gt1_rx_cdrlock_counter_reg[16]_i_2_n_5\,
      O(1) => \gt1_rx_cdrlock_counter_reg[16]_i_2_n_6\,
      O(0) => \gt1_rx_cdrlock_counter_reg[16]_i_2_n_7\,
      S(3) => \gt1_rx_cdrlock_counter[16]_i_3_n_0\,
      S(2) => \gt1_rx_cdrlock_counter[16]_i_4_n_0\,
      S(1) => \gt1_rx_cdrlock_counter[16]_i_5_n_0\,
      S(0) => \gt1_rx_cdrlock_counter[16]_i_6_n_0\
    );
\gt1_rx_cdrlock_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(17),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[17]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(18),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[18]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(19),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[19]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(1),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[1]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(20),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[20]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt1_rx_cdrlock_counter_reg[16]_i_2_n_0\,
      CO(3) => \gt1_rx_cdrlock_counter_reg[20]_i_2_n_0\,
      CO(2) => \gt1_rx_cdrlock_counter_reg[20]_i_2_n_1\,
      CO(1) => \gt1_rx_cdrlock_counter_reg[20]_i_2_n_2\,
      CO(0) => \gt1_rx_cdrlock_counter_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt1_rx_cdrlock_counter_reg[20]_i_2_n_4\,
      O(2) => \gt1_rx_cdrlock_counter_reg[20]_i_2_n_5\,
      O(1) => \gt1_rx_cdrlock_counter_reg[20]_i_2_n_6\,
      O(0) => \gt1_rx_cdrlock_counter_reg[20]_i_2_n_7\,
      S(3) => \gt1_rx_cdrlock_counter[20]_i_3_n_0\,
      S(2) => \gt1_rx_cdrlock_counter[20]_i_4_n_0\,
      S(1) => \gt1_rx_cdrlock_counter[20]_i_5_n_0\,
      S(0) => \gt1_rx_cdrlock_counter[20]_i_6_n_0\
    );
\gt1_rx_cdrlock_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(21),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[21]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(22),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[22]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(23),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[23]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(24),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[24]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt1_rx_cdrlock_counter_reg[20]_i_2_n_0\,
      CO(3) => \gt1_rx_cdrlock_counter_reg[24]_i_2_n_0\,
      CO(2) => \gt1_rx_cdrlock_counter_reg[24]_i_2_n_1\,
      CO(1) => \gt1_rx_cdrlock_counter_reg[24]_i_2_n_2\,
      CO(0) => \gt1_rx_cdrlock_counter_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt1_rx_cdrlock_counter_reg[24]_i_2_n_4\,
      O(2) => \gt1_rx_cdrlock_counter_reg[24]_i_2_n_5\,
      O(1) => \gt1_rx_cdrlock_counter_reg[24]_i_2_n_6\,
      O(0) => \gt1_rx_cdrlock_counter_reg[24]_i_2_n_7\,
      S(3) => \gt1_rx_cdrlock_counter[24]_i_3_n_0\,
      S(2) => \gt1_rx_cdrlock_counter[24]_i_4_n_0\,
      S(1) => \gt1_rx_cdrlock_counter[24]_i_5_n_0\,
      S(0) => \gt1_rx_cdrlock_counter[24]_i_6_n_0\
    );
\gt1_rx_cdrlock_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(25),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[25]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(26),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[26]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(27),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[27]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(28),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[28]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt1_rx_cdrlock_counter_reg[24]_i_2_n_0\,
      CO(3) => \gt1_rx_cdrlock_counter_reg[28]_i_2_n_0\,
      CO(2) => \gt1_rx_cdrlock_counter_reg[28]_i_2_n_1\,
      CO(1) => \gt1_rx_cdrlock_counter_reg[28]_i_2_n_2\,
      CO(0) => \gt1_rx_cdrlock_counter_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt1_rx_cdrlock_counter_reg[28]_i_2_n_4\,
      O(2) => \gt1_rx_cdrlock_counter_reg[28]_i_2_n_5\,
      O(1) => \gt1_rx_cdrlock_counter_reg[28]_i_2_n_6\,
      O(0) => \gt1_rx_cdrlock_counter_reg[28]_i_2_n_7\,
      S(3) => \gt1_rx_cdrlock_counter[28]_i_3_n_0\,
      S(2) => \gt1_rx_cdrlock_counter[28]_i_4_n_0\,
      S(1) => \gt1_rx_cdrlock_counter[28]_i_5_n_0\,
      S(0) => \gt1_rx_cdrlock_counter[28]_i_6_n_0\
    );
\gt1_rx_cdrlock_counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(29),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[29]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(2),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[2]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(30),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[30]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(31),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[31]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[31]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt1_rx_cdrlock_counter_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_gt1_rx_cdrlock_counter_reg[31]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gt1_rx_cdrlock_counter_reg[31]_i_6_n_2\,
      CO(0) => \gt1_rx_cdrlock_counter_reg[31]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_gt1_rx_cdrlock_counter_reg[31]_i_6_O_UNCONNECTED\(3),
      O(2) => \gt1_rx_cdrlock_counter_reg[31]_i_6_n_5\,
      O(1) => \gt1_rx_cdrlock_counter_reg[31]_i_6_n_6\,
      O(0) => \gt1_rx_cdrlock_counter_reg[31]_i_6_n_7\,
      S(3) => '0',
      S(2) => \gt1_rx_cdrlock_counter[31]_i_11_n_0\,
      S(1) => \gt1_rx_cdrlock_counter[31]_i_12_n_0\,
      S(0) => \gt1_rx_cdrlock_counter[31]_i_13_n_0\
    );
\gt1_rx_cdrlock_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(3),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[3]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(4),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[4]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gt1_rx_cdrlock_counter_reg[4]_i_2_n_0\,
      CO(2) => \gt1_rx_cdrlock_counter_reg[4]_i_2_n_1\,
      CO(1) => \gt1_rx_cdrlock_counter_reg[4]_i_2_n_2\,
      CO(0) => \gt1_rx_cdrlock_counter_reg[4]_i_2_n_3\,
      CYINIT => \gt1_rx_cdrlock_counter_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \gt1_rx_cdrlock_counter_reg[4]_i_2_n_4\,
      O(2) => \gt1_rx_cdrlock_counter_reg[4]_i_2_n_5\,
      O(1) => \gt1_rx_cdrlock_counter_reg[4]_i_2_n_6\,
      O(0) => \gt1_rx_cdrlock_counter_reg[4]_i_2_n_7\,
      S(3) => \gt1_rx_cdrlock_counter[4]_i_3_n_0\,
      S(2) => \gt1_rx_cdrlock_counter[4]_i_4_n_0\,
      S(1) => \gt1_rx_cdrlock_counter[4]_i_5_n_0\,
      S(0) => \gt1_rx_cdrlock_counter[4]_i_6_n_0\
    );
\gt1_rx_cdrlock_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(5),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[5]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(6),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[6]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(7),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[7]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(8),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[8]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt1_rx_cdrlock_counter_reg[4]_i_2_n_0\,
      CO(3) => \gt1_rx_cdrlock_counter_reg[8]_i_2_n_0\,
      CO(2) => \gt1_rx_cdrlock_counter_reg[8]_i_2_n_1\,
      CO(1) => \gt1_rx_cdrlock_counter_reg[8]_i_2_n_2\,
      CO(0) => \gt1_rx_cdrlock_counter_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt1_rx_cdrlock_counter_reg[8]_i_2_n_4\,
      O(2) => \gt1_rx_cdrlock_counter_reg[8]_i_2_n_5\,
      O(1) => \gt1_rx_cdrlock_counter_reg[8]_i_2_n_6\,
      O(0) => \gt1_rx_cdrlock_counter_reg[8]_i_2_n_7\,
      S(3) => \gt1_rx_cdrlock_counter[8]_i_3_n_0\,
      S(2) => \gt1_rx_cdrlock_counter[8]_i_4_n_0\,
      S(1) => \gt1_rx_cdrlock_counter[8]_i_5_n_0\,
      S(0) => \gt1_rx_cdrlock_counter[8]_i_6_n_0\
    );
\gt1_rx_cdrlock_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(9),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[9]\,
      R => gt1_gtrxreset_i
    );
gt1_rx_cdrlocked_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => gt1_rx_cdrlocked_reg_n_0,
      I1 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt1_rx_cdrlocked_i_1_n_0
    );
gt1_rx_cdrlocked_reg: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlocked_i_1_n_0,
      Q => gt1_rx_cdrlocked_reg_n_0,
      R => gt1_gtrxreset_i
    );
gt1_rxresetfsm_i: entity work.gtx3g_bert_0_gtx3g_RX_STARTUP_FSM_1
     port map (
      SR(0) => gt1_gtrxreset_i,
      dont_reset_on_data_error_in => dont_reset_on_data_error_in,
      gt0_qplllock_in => gt0_qplllock_in,
      gt1_data_valid_in => gt1_data_valid_in,
      gt1_rx_cdrlocked_reg => gt1_rx_cdrlocked_reg_n_0,
      gt1_rx_fsm_reset_done_out => gt1_rx_fsm_reset_done_out,
      gt1_rxresetdone_out => \^gt1_rxresetdone_out\,
      gt1_rxuserrdy_in => gt1_rxuserrdy_i,
      gt1_rxusrclk_in => gt1_rxusrclk_in,
      gt1_txuserrdy_in => gt1_txuserrdy_i,
      soft_reset_rx_in => soft_reset_rx_in,
      sysclk_in => sysclk_in
    );
gt1_txresetfsm_i: entity work.gtx3g_bert_0_gtx3g_TX_STARTUP_FSM_2
     port map (
      data_in => gt1_run_tx_phalignment_i,
      gt0_qplllock_in => gt0_qplllock_in,
      gt0_qpllrefclklost_in => gt0_qpllrefclklost_in,
      gt0_tx_phalignment_done_i => gt0_tx_phalignment_done_i,
      gt1_gttxreset_in => gt1_gttxreset_i,
      gt1_rst_tx_phalignment_i => gt1_rst_tx_phalignment_i,
      gt1_tx_fsm_reset_done_out => gt1_tx_fsm_reset_done_out,
      gt1_txresetdone_out => \^gt1_txresetdone_out\,
      gt1_txuserrdy_in => gt1_txuserrdy_i,
      gt1_txusrclk_in => gt1_txusrclk_in,
      soft_reset_tx_in => soft_reset_tx_in,
      sysclk_in => sysclk_in
    );
gtx3g_i: entity work.gtx3g_bert_0_gtx3g_multi_gt
     port map (
      SR(0) => gt0_gtrxreset_i,
      U0_TXDLYSRESET(1 downto 0) => U0_TXDLYSRESET(1 downto 0),
      U0_TXDLYSRESETDONE(1 downto 0) => U0_TXDLYSRESETDONE(1 downto 0),
      U0_TXPHALIGN(1 downto 0) => U0_TXPHALIGN(1 downto 0),
      U0_TXPHALIGNDONE(1 downto 0) => U0_TXPHALIGNDONE(1 downto 0),
      U0_TXPHINIT(1 downto 0) => U0_TXPHINIT(1 downto 0),
      U0_TXPHINITDONE(1 downto 0) => U0_TXPHINITDONE(1 downto 0),
      gt0_dmonitorout_out(7 downto 0) => gt0_dmonitorout_out(7 downto 0),
      gt0_drpaddr_in(8 downto 0) => gt0_drpaddr_in(8 downto 0),
      gt0_drpclk_in => gt0_drpclk_in,
      gt0_drpdi_in(15 downto 0) => gt0_drpdi_in(15 downto 0),
      gt0_drpdo_out(15 downto 0) => gt0_drpdo_out(15 downto 0),
      gt0_drpen_in => gt0_drpen_in,
      gt0_drprdy_out => gt0_drprdy_out,
      gt0_drpwe_in => gt0_drpwe_in,
      gt0_eyescandataerror_out => gt0_eyescandataerror_out,
      gt0_eyescanreset_in => gt0_eyescanreset_in,
      gt0_eyescantrigger_in => gt0_eyescantrigger_in,
      gt0_gttxreset_in => gt0_gttxreset_i,
      gt0_gtxrxn_in => gt0_gtxrxn_in,
      gt0_gtxrxp_in => gt0_gtxrxp_in,
      gt0_gtxtxn_out => gt0_gtxtxn_out,
      gt0_gtxtxp_out => gt0_gtxtxp_out,
      gt0_loopback_in(2 downto 0) => gt0_loopback_in(2 downto 0),
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gt0_rxbufreset_in => gt0_rxbufreset_in,
      gt0_rxbufstatus_out(2 downto 0) => gt0_rxbufstatus_out(2 downto 0),
      gt0_rxbyteisaligned_out => gt0_rxbyteisaligned_out,
      gt0_rxbyterealign_out => gt0_rxbyterealign_out,
      gt0_rxcdrhold_in => gt0_rxcdrhold_in,
      gt0_rxchariscomma_out(1 downto 0) => gt0_rxchariscomma_out(1 downto 0),
      gt0_rxcharisk_out(1 downto 0) => gt0_rxcharisk_out(1 downto 0),
      gt0_rxclkcorcnt_out(1 downto 0) => gt0_rxclkcorcnt_out(1 downto 0),
      gt0_rxcommadet_out => gt0_rxcommadet_out,
      gt0_rxdata_out(15 downto 0) => gt0_rxdata_out(15 downto 0),
      gt0_rxdfelpmreset_in => gt0_rxdfelpmreset_in,
      gt0_rxdisperr_out(1 downto 0) => gt0_rxdisperr_out(1 downto 0),
      gt0_rxlpmen_in => gt0_rxlpmen_in,
      gt0_rxmcommaalignen_in => gt0_rxmcommaalignen_in,
      gt0_rxmonitorout_out(6 downto 0) => gt0_rxmonitorout_out(6 downto 0),
      gt0_rxmonitorsel_in(1 downto 0) => gt0_rxmonitorsel_in(1 downto 0),
      gt0_rxnotintable_out(1 downto 0) => gt0_rxnotintable_out(1 downto 0),
      gt0_rxoutclkfabric_out => gt0_rxoutclkfabric_out,
      gt0_rxpcommaalignen_in => gt0_rxpcommaalignen_in,
      gt0_rxpcsreset_in => gt0_rxpcsreset_in,
      gt0_rxpd_in(1 downto 0) => gt0_rxpd_in(1 downto 0),
      gt0_rxpmareset_in => gt0_rxpmareset_in,
      gt0_rxpolarity_in => gt0_rxpolarity_in,
      gt0_rxprbscntreset_in => gt0_rxprbscntreset_in,
      gt0_rxprbserr_out => gt0_rxprbserr_out,
      gt0_rxprbssel_in(2 downto 0) => gt0_rxprbssel_in(2 downto 0),
      gt0_rxrate_in(2 downto 0) => gt0_rxrate_in(2 downto 0),
      gt0_rxratedone_out => gt0_rxratedone_out,
      gt0_rxresetdone_out => \^gt0_rxresetdone_out\,
      gt0_rxuserrdy_in => gt0_rxuserrdy_i,
      gt0_rxusrclk2_in => gt0_rxusrclk2_in,
      gt0_rxusrclk_in => gt0_rxusrclk_in,
      gt0_tx8b10bbypass_in(1 downto 0) => gt0_tx8b10bbypass_in(1 downto 0),
      gt0_txcharisk_in(1 downto 0) => gt0_txcharisk_in(1 downto 0),
      gt0_txdata_in(15 downto 0) => gt0_txdata_in(15 downto 0),
      gt0_txdiffctrl_in(3 downto 0) => gt0_txdiffctrl_in(3 downto 0),
      gt0_txdlyen_in => U0_TXDLYEN,
      gt0_txelecidle_in => gt0_txelecidle_in,
      gt0_txoutclk_out => gt0_txoutclk_out,
      gt0_txoutclkfabric_out => gt0_txoutclkfabric_out,
      gt0_txoutclkpcs_out => gt0_txoutclkpcs_out,
      gt0_txpcsreset_in => gt0_txpcsreset_in,
      gt0_txpd_in(1 downto 0) => gt0_txpd_in(1 downto 0),
      gt0_txpmareset_in => gt0_txpmareset_in,
      gt0_txpolarity_in => gt0_txpolarity_in,
      gt0_txpostcursor_in(4 downto 0) => gt0_txpostcursor_in(4 downto 0),
      gt0_txprbsforceerr_in => gt0_txprbsforceerr_in,
      gt0_txprbssel_in(2 downto 0) => gt0_txprbssel_in(2 downto 0),
      gt0_txprecursor_in(4 downto 0) => gt0_txprecursor_in(4 downto 0),
      gt0_txresetdone_out => \^gt0_txresetdone_out\,
      gt0_txuserrdy_in => gt0_txuserrdy_i,
      gt0_txusrclk2_in => gt0_txusrclk2_in,
      gt0_txusrclk_in => gt0_txusrclk_in,
      gt1_dmonitorout_out(7 downto 0) => gt1_dmonitorout_out(7 downto 0),
      gt1_drpaddr_in(8 downto 0) => gt1_drpaddr_in(8 downto 0),
      gt1_drpclk_in => gt1_drpclk_in,
      gt1_drpdi_in(15 downto 0) => gt1_drpdi_in(15 downto 0),
      gt1_drpdo_out(15 downto 0) => gt1_drpdo_out(15 downto 0),
      gt1_drpen_in => gt1_drpen_in,
      gt1_drprdy_out => gt1_drprdy_out,
      gt1_drpwe_in => gt1_drpwe_in,
      gt1_eyescandataerror_out => gt1_eyescandataerror_out,
      gt1_eyescanreset_in => gt1_eyescanreset_in,
      gt1_eyescantrigger_in => gt1_eyescantrigger_in,
      gt1_gttxreset_in => gt1_gttxreset_i,
      gt1_gtxrxn_in => gt1_gtxrxn_in,
      gt1_gtxrxp_in => gt1_gtxrxp_in,
      gt1_gtxtxn_out => gt1_gtxtxn_out,
      gt1_gtxtxp_out => gt1_gtxtxp_out,
      gt1_loopback_in(2 downto 0) => gt1_loopback_in(2 downto 0),
      gt1_rxbufreset_in => gt1_rxbufreset_in,
      gt1_rxbufstatus_out(2 downto 0) => gt1_rxbufstatus_out(2 downto 0),
      gt1_rxbyteisaligned_out => gt1_rxbyteisaligned_out,
      gt1_rxbyterealign_out => gt1_rxbyterealign_out,
      gt1_rxcdrhold_in => gt1_rxcdrhold_in,
      gt1_rxchariscomma_out(1 downto 0) => gt1_rxchariscomma_out(1 downto 0),
      gt1_rxcharisk_out(1 downto 0) => gt1_rxcharisk_out(1 downto 0),
      gt1_rxclkcorcnt_out(1 downto 0) => gt1_rxclkcorcnt_out(1 downto 0),
      gt1_rxcommadet_out => gt1_rxcommadet_out,
      gt1_rxdata_out(15 downto 0) => gt1_rxdata_out(15 downto 0),
      gt1_rxdfelpmreset_in => gt1_rxdfelpmreset_in,
      gt1_rxdisperr_out(1 downto 0) => gt1_rxdisperr_out(1 downto 0),
      gt1_rxlpmen_in => gt1_rxlpmen_in,
      gt1_rxmcommaalignen_in => gt1_rxmcommaalignen_in,
      gt1_rxmonitorout_out(6 downto 0) => gt1_rxmonitorout_out(6 downto 0),
      gt1_rxmonitorsel_in(1 downto 0) => gt1_rxmonitorsel_in(1 downto 0),
      gt1_rxnotintable_out(1 downto 0) => gt1_rxnotintable_out(1 downto 0),
      gt1_rxoutclkfabric_out => gt1_rxoutclkfabric_out,
      gt1_rxpcommaalignen_in => gt1_rxpcommaalignen_in,
      gt1_rxpcsreset_in => gt1_rxpcsreset_in,
      gt1_rxpd_in(1 downto 0) => gt1_rxpd_in(1 downto 0),
      gt1_rxpmareset_in => gt1_rxpmareset_in,
      gt1_rxpolarity_in => gt1_rxpolarity_in,
      gt1_rxprbscntreset_in => gt1_rxprbscntreset_in,
      gt1_rxprbserr_out => gt1_rxprbserr_out,
      gt1_rxprbssel_in(2 downto 0) => gt1_rxprbssel_in(2 downto 0),
      gt1_rxrate_in(2 downto 0) => gt1_rxrate_in(2 downto 0),
      gt1_rxratedone_out => gt1_rxratedone_out,
      gt1_rxresetdone_out => \^gt1_rxresetdone_out\,
      gt1_rxuserrdy_in => gt1_rxuserrdy_i,
      gt1_rxusrclk2_in => gt1_rxusrclk2_in,
      gt1_rxusrclk_in => gt1_rxusrclk_in,
      gt1_tx8b10bbypass_in(1 downto 0) => gt1_tx8b10bbypass_in(1 downto 0),
      gt1_txcharisk_in(1 downto 0) => gt1_txcharisk_in(1 downto 0),
      gt1_txdata_in(15 downto 0) => gt1_txdata_in(15 downto 0),
      gt1_txdiffctrl_in(3 downto 0) => gt1_txdiffctrl_in(3 downto 0),
      gt1_txelecidle_in => gt1_txelecidle_in,
      gt1_txoutclk_out => gt1_txoutclk_out,
      gt1_txoutclkfabric_out => gt1_txoutclkfabric_out,
      gt1_txoutclkpcs_out => gt1_txoutclkpcs_out,
      gt1_txpcsreset_in => gt1_txpcsreset_in,
      gt1_txpd_in(1 downto 0) => gt1_txpd_in(1 downto 0),
      gt1_txpmareset_in => gt1_txpmareset_in,
      gt1_txpolarity_in => gt1_txpolarity_in,
      gt1_txpostcursor_in(4 downto 0) => gt1_txpostcursor_in(4 downto 0),
      gt1_txprbsforceerr_in => gt1_txprbsforceerr_in,
      gt1_txprbssel_in(2 downto 0) => gt1_txprbssel_in(2 downto 0),
      gt1_txprecursor_in(4 downto 0) => gt1_txprecursor_in(4 downto 0),
      gt1_txresetdone_out => \^gt1_txresetdone_out\,
      gt1_txuserrdy_in => gt1_txuserrdy_i,
      gt1_txusrclk2_in => gt1_txusrclk2_in,
      gt1_txusrclk_in => gt1_txusrclk_in,
      gtrxreset_i_reg(0) => gt1_gtrxreset_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_blk_mem_gen_generic_cstr is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end gtx3g_bert_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of gtx3g_bert_0_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.gtx3g_bert_0_blk_mem_gen_prim_width
     port map (
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_blk_mem_gen_generic_cstr_64 is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_blk_mem_gen_generic_cstr_64 : entity is "blk_mem_gen_generic_cstr";
end gtx3g_bert_0_blk_mem_gen_generic_cstr_64;

architecture STRUCTURE of gtx3g_bert_0_blk_mem_gen_generic_cstr_64 is
begin
\ramloop[0].ram.r\: entity work.gtx3g_bert_0_blk_mem_gen_prim_width_65
     port map (
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_gtx3g is
  port (
    sysclk_in : in STD_LOGIC;
    soft_reset_tx_in : in STD_LOGIC;
    soft_reset_rx_in : in STD_LOGIC;
    dont_reset_on_data_error_in : in STD_LOGIC;
    gt0_tx_fsm_reset_done_out : out STD_LOGIC;
    gt0_rx_fsm_reset_done_out : out STD_LOGIC;
    gt0_data_valid_in : in STD_LOGIC;
    gt1_tx_fsm_reset_done_out : out STD_LOGIC;
    gt1_rx_fsm_reset_done_out : out STD_LOGIC;
    gt1_data_valid_in : in STD_LOGIC;
    gt0_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt0_drpclk_in : in STD_LOGIC;
    gt0_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpen_in : in STD_LOGIC;
    gt0_drprdy_out : out STD_LOGIC;
    gt0_drpwe_in : in STD_LOGIC;
    gt0_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt0_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_eyescanreset_in : in STD_LOGIC;
    gt0_rxuserrdy_in : in STD_LOGIC;
    gt0_eyescandataerror_out : out STD_LOGIC;
    gt0_eyescantrigger_in : in STD_LOGIC;
    gt0_rxcdrhold_in : in STD_LOGIC;
    gt0_rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxusrclk_in : in STD_LOGIC;
    gt0_rxusrclk2_in : in STD_LOGIC;
    gt0_rxdata_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_rxprbserr_out : out STD_LOGIC;
    gt0_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxprbscntreset_in : in STD_LOGIC;
    gt0_rxdisperr_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxnotintable_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_gtxrxp_in : in STD_LOGIC;
    gt0_gtxrxn_in : in STD_LOGIC;
    gt0_rxbufreset_in : in STD_LOGIC;
    gt0_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxbyteisaligned_out : out STD_LOGIC;
    gt0_rxbyterealign_out : out STD_LOGIC;
    gt0_rxcommadet_out : out STD_LOGIC;
    gt0_rxmcommaalignen_in : in STD_LOGIC;
    gt0_rxpcommaalignen_in : in STD_LOGIC;
    gt0_rxdfelpmreset_in : in STD_LOGIC;
    gt0_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt0_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxratedone_out : out STD_LOGIC;
    gt0_rxoutclkfabric_out : out STD_LOGIC;
    gt0_gtrxreset_in : in STD_LOGIC;
    gt0_rxpcsreset_in : in STD_LOGIC;
    gt0_rxpmareset_in : in STD_LOGIC;
    gt0_rxlpmen_in : in STD_LOGIC;
    gt0_rxpolarity_in : in STD_LOGIC;
    gt0_rxchariscomma_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxcharisk_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxresetdone_out : out STD_LOGIC;
    gt0_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt0_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt0_gttxreset_in : in STD_LOGIC;
    gt0_txuserrdy_in : in STD_LOGIC;
    gt0_txusrclk_in : in STD_LOGIC;
    gt0_txusrclk2_in : in STD_LOGIC;
    gt0_txelecidle_in : in STD_LOGIC;
    gt0_txprbsforceerr_in : in STD_LOGIC;
    gt0_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_txdata_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_gtxtxn_out : out STD_LOGIC;
    gt0_gtxtxp_out : out STD_LOGIC;
    gt0_txoutclk_out : out STD_LOGIC;
    gt0_txoutclkfabric_out : out STD_LOGIC;
    gt0_txoutclkpcs_out : out STD_LOGIC;
    gt0_txcharisk_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_txpcsreset_in : in STD_LOGIC;
    gt0_txpmareset_in : in STD_LOGIC;
    gt0_txresetdone_out : out STD_LOGIC;
    gt0_txpolarity_in : in STD_LOGIC;
    gt0_tx8b10bbypass_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt1_drpclk_in : in STD_LOGIC;
    gt1_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt1_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt1_drpen_in : in STD_LOGIC;
    gt1_drprdy_out : out STD_LOGIC;
    gt1_drpwe_in : in STD_LOGIC;
    gt1_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt1_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_eyescanreset_in : in STD_LOGIC;
    gt1_rxuserrdy_in : in STD_LOGIC;
    gt1_eyescandataerror_out : out STD_LOGIC;
    gt1_eyescantrigger_in : in STD_LOGIC;
    gt1_rxcdrhold_in : in STD_LOGIC;
    gt1_rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_rxusrclk_in : in STD_LOGIC;
    gt1_rxusrclk2_in : in STD_LOGIC;
    gt1_rxdata_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt1_rxprbserr_out : out STD_LOGIC;
    gt1_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_rxprbscntreset_in : in STD_LOGIC;
    gt1_rxdisperr_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_rxnotintable_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_gtxrxp_in : in STD_LOGIC;
    gt1_gtxrxn_in : in STD_LOGIC;
    gt1_rxbufreset_in : in STD_LOGIC;
    gt1_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_rxbyteisaligned_out : out STD_LOGIC;
    gt1_rxbyterealign_out : out STD_LOGIC;
    gt1_rxcommadet_out : out STD_LOGIC;
    gt1_rxmcommaalignen_in : in STD_LOGIC;
    gt1_rxpcommaalignen_in : in STD_LOGIC;
    gt1_rxdfelpmreset_in : in STD_LOGIC;
    gt1_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt1_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_rxratedone_out : out STD_LOGIC;
    gt1_rxoutclkfabric_out : out STD_LOGIC;
    gt1_gtrxreset_in : in STD_LOGIC;
    gt1_rxpcsreset_in : in STD_LOGIC;
    gt1_rxpmareset_in : in STD_LOGIC;
    gt1_rxlpmen_in : in STD_LOGIC;
    gt1_rxpolarity_in : in STD_LOGIC;
    gt1_rxchariscomma_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_rxcharisk_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_rxresetdone_out : out STD_LOGIC;
    gt1_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt1_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt1_gttxreset_in : in STD_LOGIC;
    gt1_txuserrdy_in : in STD_LOGIC;
    gt1_txusrclk_in : in STD_LOGIC;
    gt1_txusrclk2_in : in STD_LOGIC;
    gt1_txelecidle_in : in STD_LOGIC;
    gt1_txprbsforceerr_in : in STD_LOGIC;
    gt1_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt1_txdata_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt1_gtxtxn_out : out STD_LOGIC;
    gt1_gtxtxp_out : out STD_LOGIC;
    gt1_txoutclk_out : out STD_LOGIC;
    gt1_txoutclkfabric_out : out STD_LOGIC;
    gt1_txoutclkpcs_out : out STD_LOGIC;
    gt1_txcharisk_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_txpcsreset_in : in STD_LOGIC;
    gt1_txpmareset_in : in STD_LOGIC;
    gt1_txresetdone_out : out STD_LOGIC;
    gt1_txpolarity_in : in STD_LOGIC;
    gt1_tx8b10bbypass_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_qplllock_in : in STD_LOGIC;
    gt0_qpllrefclklost_in : in STD_LOGIC;
    gt0_qpllreset_out : out STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of gtx3g_bert_0_gtx3g : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_gtx3g : entity is "gtx3g";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of gtx3g_bert_0_gtx3g : entity is "gtx3g,gtwizard_v3_6_7,{protocol_file=xaui}";
end gtx3g_bert_0_gtx3g;

architecture STRUCTURE of gtx3g_bert_0_gtx3g is
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute EXAMPLE_SIMULATION : integer;
  attribute EXAMPLE_SIMULATION of inst : label is 0;
  attribute EXAMPLE_SIM_GTRESET_SPEEDUP : string;
  attribute EXAMPLE_SIM_GTRESET_SPEEDUP of inst : label is "TRUE";
  attribute EXAMPLE_USE_CHIPSCOPE : integer;
  attribute EXAMPLE_USE_CHIPSCOPE of inst : label is 0;
  attribute RX_CDRLOCK_TIME : integer;
  attribute RX_CDRLOCK_TIME of inst : label is 33333;
  attribute STABLE_CLOCK_PERIOD : integer;
  attribute STABLE_CLOCK_PERIOD of inst : label is 10;
  attribute WAIT_TIME_CDRLOCK : integer;
  attribute WAIT_TIME_CDRLOCK of inst : label is 3333;
begin
inst: entity work.gtx3g_bert_0_gtx3g_init
     port map (
      dont_reset_on_data_error_in => dont_reset_on_data_error_in,
      gt0_data_valid_in => gt0_data_valid_in,
      gt0_dmonitorout_out(7 downto 0) => gt0_dmonitorout_out(7 downto 0),
      gt0_drpaddr_in(8 downto 0) => gt0_drpaddr_in(8 downto 0),
      gt0_drpclk_in => gt0_drpclk_in,
      gt0_drpdi_in(15 downto 0) => gt0_drpdi_in(15 downto 0),
      gt0_drpdo_out(15 downto 0) => gt0_drpdo_out(15 downto 0),
      gt0_drpen_in => gt0_drpen_in,
      gt0_drprdy_out => gt0_drprdy_out,
      gt0_drpwe_in => gt0_drpwe_in,
      gt0_eyescandataerror_out => gt0_eyescandataerror_out,
      gt0_eyescanreset_in => gt0_eyescanreset_in,
      gt0_eyescantrigger_in => gt0_eyescantrigger_in,
      gt0_gtrxreset_in => gt0_gtrxreset_in,
      gt0_gttxreset_in => gt0_gttxreset_in,
      gt0_gtxrxn_in => gt0_gtxrxn_in,
      gt0_gtxrxp_in => gt0_gtxrxp_in,
      gt0_gtxtxn_out => gt0_gtxtxn_out,
      gt0_gtxtxp_out => gt0_gtxtxp_out,
      gt0_loopback_in(2 downto 0) => gt0_loopback_in(2 downto 0),
      gt0_qplllock_in => gt0_qplllock_in,
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gt0_qpllrefclklost_in => gt0_qpllrefclklost_in,
      gt0_qpllreset_out => gt0_qpllreset_out,
      gt0_rx_fsm_reset_done_out => gt0_rx_fsm_reset_done_out,
      gt0_rxbufreset_in => gt0_rxbufreset_in,
      gt0_rxbufstatus_out(2 downto 0) => gt0_rxbufstatus_out(2 downto 0),
      gt0_rxbyteisaligned_out => gt0_rxbyteisaligned_out,
      gt0_rxbyterealign_out => gt0_rxbyterealign_out,
      gt0_rxcdrhold_in => gt0_rxcdrhold_in,
      gt0_rxchariscomma_out(1 downto 0) => gt0_rxchariscomma_out(1 downto 0),
      gt0_rxcharisk_out(1 downto 0) => gt0_rxcharisk_out(1 downto 0),
      gt0_rxclkcorcnt_out(1 downto 0) => gt0_rxclkcorcnt_out(1 downto 0),
      gt0_rxcommadet_out => gt0_rxcommadet_out,
      gt0_rxdata_out(15 downto 0) => gt0_rxdata_out(15 downto 0),
      gt0_rxdfelpmreset_in => gt0_rxdfelpmreset_in,
      gt0_rxdisperr_out(1 downto 0) => gt0_rxdisperr_out(1 downto 0),
      gt0_rxlpmen_in => gt0_rxlpmen_in,
      gt0_rxmcommaalignen_in => gt0_rxmcommaalignen_in,
      gt0_rxmonitorout_out(6 downto 0) => gt0_rxmonitorout_out(6 downto 0),
      gt0_rxmonitorsel_in(1 downto 0) => gt0_rxmonitorsel_in(1 downto 0),
      gt0_rxnotintable_out(1 downto 0) => gt0_rxnotintable_out(1 downto 0),
      gt0_rxoutclkfabric_out => gt0_rxoutclkfabric_out,
      gt0_rxpcommaalignen_in => gt0_rxpcommaalignen_in,
      gt0_rxpcsreset_in => gt0_rxpcsreset_in,
      gt0_rxpd_in(1 downto 0) => gt0_rxpd_in(1 downto 0),
      gt0_rxpmareset_in => gt0_rxpmareset_in,
      gt0_rxpolarity_in => gt0_rxpolarity_in,
      gt0_rxprbscntreset_in => gt0_rxprbscntreset_in,
      gt0_rxprbserr_out => gt0_rxprbserr_out,
      gt0_rxprbssel_in(2 downto 0) => gt0_rxprbssel_in(2 downto 0),
      gt0_rxrate_in(2 downto 0) => gt0_rxrate_in(2 downto 0),
      gt0_rxratedone_out => gt0_rxratedone_out,
      gt0_rxresetdone_out => gt0_rxresetdone_out,
      gt0_rxuserrdy_in => gt0_rxuserrdy_in,
      gt0_rxusrclk2_in => gt0_rxusrclk2_in,
      gt0_rxusrclk_in => gt0_rxusrclk_in,
      gt0_tx8b10bbypass_in(1 downto 0) => gt0_tx8b10bbypass_in(1 downto 0),
      gt0_tx_fsm_reset_done_out => gt0_tx_fsm_reset_done_out,
      gt0_txcharisk_in(1 downto 0) => gt0_txcharisk_in(1 downto 0),
      gt0_txdata_in(15 downto 0) => gt0_txdata_in(15 downto 0),
      gt0_txdiffctrl_in(3 downto 0) => gt0_txdiffctrl_in(3 downto 0),
      gt0_txelecidle_in => gt0_txelecidle_in,
      gt0_txoutclk_out => gt0_txoutclk_out,
      gt0_txoutclkfabric_out => gt0_txoutclkfabric_out,
      gt0_txoutclkpcs_out => gt0_txoutclkpcs_out,
      gt0_txpcsreset_in => gt0_txpcsreset_in,
      gt0_txpd_in(1 downto 0) => gt0_txpd_in(1 downto 0),
      gt0_txpmareset_in => gt0_txpmareset_in,
      gt0_txpolarity_in => gt0_txpolarity_in,
      gt0_txpostcursor_in(4 downto 0) => gt0_txpostcursor_in(4 downto 0),
      gt0_txprbsforceerr_in => gt0_txprbsforceerr_in,
      gt0_txprbssel_in(2 downto 0) => gt0_txprbssel_in(2 downto 0),
      gt0_txprecursor_in(4 downto 0) => gt0_txprecursor_in(4 downto 0),
      gt0_txresetdone_out => gt0_txresetdone_out,
      gt0_txuserrdy_in => gt0_txuserrdy_in,
      gt0_txusrclk2_in => gt0_txusrclk2_in,
      gt0_txusrclk_in => gt0_txusrclk_in,
      gt1_data_valid_in => gt1_data_valid_in,
      gt1_dmonitorout_out(7 downto 0) => gt1_dmonitorout_out(7 downto 0),
      gt1_drpaddr_in(8 downto 0) => gt1_drpaddr_in(8 downto 0),
      gt1_drpclk_in => gt1_drpclk_in,
      gt1_drpdi_in(15 downto 0) => gt1_drpdi_in(15 downto 0),
      gt1_drpdo_out(15 downto 0) => gt1_drpdo_out(15 downto 0),
      gt1_drpen_in => gt1_drpen_in,
      gt1_drprdy_out => gt1_drprdy_out,
      gt1_drpwe_in => gt1_drpwe_in,
      gt1_eyescandataerror_out => gt1_eyescandataerror_out,
      gt1_eyescanreset_in => gt1_eyescanreset_in,
      gt1_eyescantrigger_in => gt1_eyescantrigger_in,
      gt1_gtrxreset_in => gt1_gtrxreset_in,
      gt1_gttxreset_in => gt1_gttxreset_in,
      gt1_gtxrxn_in => gt1_gtxrxn_in,
      gt1_gtxrxp_in => gt1_gtxrxp_in,
      gt1_gtxtxn_out => gt1_gtxtxn_out,
      gt1_gtxtxp_out => gt1_gtxtxp_out,
      gt1_loopback_in(2 downto 0) => gt1_loopback_in(2 downto 0),
      gt1_rx_fsm_reset_done_out => gt1_rx_fsm_reset_done_out,
      gt1_rxbufreset_in => gt1_rxbufreset_in,
      gt1_rxbufstatus_out(2 downto 0) => gt1_rxbufstatus_out(2 downto 0),
      gt1_rxbyteisaligned_out => gt1_rxbyteisaligned_out,
      gt1_rxbyterealign_out => gt1_rxbyterealign_out,
      gt1_rxcdrhold_in => gt1_rxcdrhold_in,
      gt1_rxchariscomma_out(1 downto 0) => gt1_rxchariscomma_out(1 downto 0),
      gt1_rxcharisk_out(1 downto 0) => gt1_rxcharisk_out(1 downto 0),
      gt1_rxclkcorcnt_out(1 downto 0) => gt1_rxclkcorcnt_out(1 downto 0),
      gt1_rxcommadet_out => gt1_rxcommadet_out,
      gt1_rxdata_out(15 downto 0) => gt1_rxdata_out(15 downto 0),
      gt1_rxdfelpmreset_in => gt1_rxdfelpmreset_in,
      gt1_rxdisperr_out(1 downto 0) => gt1_rxdisperr_out(1 downto 0),
      gt1_rxlpmen_in => gt1_rxlpmen_in,
      gt1_rxmcommaalignen_in => gt1_rxmcommaalignen_in,
      gt1_rxmonitorout_out(6 downto 0) => gt1_rxmonitorout_out(6 downto 0),
      gt1_rxmonitorsel_in(1 downto 0) => gt1_rxmonitorsel_in(1 downto 0),
      gt1_rxnotintable_out(1 downto 0) => gt1_rxnotintable_out(1 downto 0),
      gt1_rxoutclkfabric_out => gt1_rxoutclkfabric_out,
      gt1_rxpcommaalignen_in => gt1_rxpcommaalignen_in,
      gt1_rxpcsreset_in => gt1_rxpcsreset_in,
      gt1_rxpd_in(1 downto 0) => gt1_rxpd_in(1 downto 0),
      gt1_rxpmareset_in => gt1_rxpmareset_in,
      gt1_rxpolarity_in => gt1_rxpolarity_in,
      gt1_rxprbscntreset_in => gt1_rxprbscntreset_in,
      gt1_rxprbserr_out => gt1_rxprbserr_out,
      gt1_rxprbssel_in(2 downto 0) => gt1_rxprbssel_in(2 downto 0),
      gt1_rxrate_in(2 downto 0) => gt1_rxrate_in(2 downto 0),
      gt1_rxratedone_out => gt1_rxratedone_out,
      gt1_rxresetdone_out => gt1_rxresetdone_out,
      gt1_rxuserrdy_in => gt1_rxuserrdy_in,
      gt1_rxusrclk2_in => gt1_rxusrclk2_in,
      gt1_rxusrclk_in => gt1_rxusrclk_in,
      gt1_tx8b10bbypass_in(1 downto 0) => gt1_tx8b10bbypass_in(1 downto 0),
      gt1_tx_fsm_reset_done_out => gt1_tx_fsm_reset_done_out,
      gt1_txcharisk_in(1 downto 0) => gt1_txcharisk_in(1 downto 0),
      gt1_txdata_in(15 downto 0) => gt1_txdata_in(15 downto 0),
      gt1_txdiffctrl_in(3 downto 0) => gt1_txdiffctrl_in(3 downto 0),
      gt1_txelecidle_in => gt1_txelecidle_in,
      gt1_txoutclk_out => gt1_txoutclk_out,
      gt1_txoutclkfabric_out => gt1_txoutclkfabric_out,
      gt1_txoutclkpcs_out => gt1_txoutclkpcs_out,
      gt1_txpcsreset_in => gt1_txpcsreset_in,
      gt1_txpd_in(1 downto 0) => gt1_txpd_in(1 downto 0),
      gt1_txpmareset_in => gt1_txpmareset_in,
      gt1_txpolarity_in => gt1_txpolarity_in,
      gt1_txpostcursor_in(4 downto 0) => gt1_txpostcursor_in(4 downto 0),
      gt1_txprbsforceerr_in => gt1_txprbsforceerr_in,
      gt1_txprbssel_in(2 downto 0) => gt1_txprbssel_in(2 downto 0),
      gt1_txprecursor_in(4 downto 0) => gt1_txprecursor_in(4 downto 0),
      gt1_txresetdone_out => gt1_txresetdone_out,
      gt1_txuserrdy_in => gt1_txuserrdy_in,
      gt1_txusrclk2_in => gt1_txusrclk2_in,
      gt1_txusrclk_in => gt1_txusrclk_in,
      soft_reset_rx_in => soft_reset_rx_in,
      soft_reset_tx_in => soft_reset_tx_in,
      sysclk_in => sysclk_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_blk_mem_gen_top is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_blk_mem_gen_top : entity is "blk_mem_gen_top";
end gtx3g_bert_0_blk_mem_gen_top;

architecture STRUCTURE of gtx3g_bert_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.gtx3g_bert_0_blk_mem_gen_generic_cstr
     port map (
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_blk_mem_gen_top_63 is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_blk_mem_gen_top_63 : entity is "blk_mem_gen_top";
end gtx3g_bert_0_blk_mem_gen_top_63;

architecture STRUCTURE of gtx3g_bert_0_blk_mem_gen_top_63 is
begin
\valid.cstr\: entity work.gtx3g_bert_0_blk_mem_gen_generic_cstr_64
     port map (
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_gtx3g_support is
  port (
    RXDATA_OUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_rxcharisk_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    TXN_OUT : out STD_LOGIC_VECTOR ( 1 downto 0 );
    TXP_OUT : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_rxdata_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt1_rxcharisk_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GT1_RXUSRCLK2_OUT : out STD_LOGIC;
    gt1_txfsmresetdone_r_reg : out STD_LOGIC;
    gt0_txfsmresetdone_r_reg : out STD_LOGIC;
    gt0_rxresetdone_r_reg : out STD_LOGIC;
    gt1_rxresetdone_r_reg : out STD_LOGIC;
    CLK : in STD_LOGIC;
    gt0_track_data_i : in STD_LOGIC;
    gt1_track_data_i : in STD_LOGIC;
    RXP_IN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RXN_IN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxpcommaalignen_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_txcharisk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt1_rxpcommaalignen_in : in STD_LOGIC;
    \TX_DATA_OUT_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt1_txcharisk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q0_CLK1_GTREFCLK_PAD_P_IN : in STD_LOGIC;
    Q0_CLK1_GTREFCLK_PAD_N_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_gtx3g_support : entity is "gtx3g_support";
end gtx3g_bert_0_gtx3g_support;

architecture STRUCTURE of gtx3g_bert_0_gtx3g_support is
  signal \^gt1_rxusrclk2_out\ : STD_LOGIC;
  signal common0_i_n_0 : STD_LOGIC;
  signal common0_i_n_1 : STD_LOGIC;
  signal common0_i_n_2 : STD_LOGIC;
  signal common0_i_n_3 : STD_LOGIC;
  signal gt0_qpllreset_i : STD_LOGIC;
  signal gt0_qpllreset_t : STD_LOGIC;
  signal gt0_rxresetdone_i : STD_LOGIC;
  signal gt0_txfsmresetdone_i : STD_LOGIC;
  signal gt0_txoutclk_i : STD_LOGIC;
  signal gt1_rxresetdone_i : STD_LOGIC;
  signal gt1_txfsmresetdone_i : STD_LOGIC;
  signal gt1_txoutclk_i : STD_LOGIC;
  signal gtx3g_init_i_n_1 : STD_LOGIC;
  signal gtx3g_init_i_n_10 : STD_LOGIC;
  signal gtx3g_init_i_n_100 : STD_LOGIC;
  signal gtx3g_init_i_n_101 : STD_LOGIC;
  signal gtx3g_init_i_n_102 : STD_LOGIC;
  signal gtx3g_init_i_n_103 : STD_LOGIC;
  signal gtx3g_init_i_n_104 : STD_LOGIC;
  signal gtx3g_init_i_n_105 : STD_LOGIC;
  signal gtx3g_init_i_n_106 : STD_LOGIC;
  signal gtx3g_init_i_n_11 : STD_LOGIC;
  signal gtx3g_init_i_n_12 : STD_LOGIC;
  signal gtx3g_init_i_n_123 : STD_LOGIC;
  signal gtx3g_init_i_n_124 : STD_LOGIC;
  signal gtx3g_init_i_n_125 : STD_LOGIC;
  signal gtx3g_init_i_n_126 : STD_LOGIC;
  signal gtx3g_init_i_n_127 : STD_LOGIC;
  signal gtx3g_init_i_n_128 : STD_LOGIC;
  signal gtx3g_init_i_n_129 : STD_LOGIC;
  signal gtx3g_init_i_n_13 : STD_LOGIC;
  signal gtx3g_init_i_n_130 : STD_LOGIC;
  signal gtx3g_init_i_n_131 : STD_LOGIC;
  signal gtx3g_init_i_n_132 : STD_LOGIC;
  signal gtx3g_init_i_n_133 : STD_LOGIC;
  signal gtx3g_init_i_n_134 : STD_LOGIC;
  signal gtx3g_init_i_n_135 : STD_LOGIC;
  signal gtx3g_init_i_n_136 : STD_LOGIC;
  signal gtx3g_init_i_n_137 : STD_LOGIC;
  signal gtx3g_init_i_n_138 : STD_LOGIC;
  signal gtx3g_init_i_n_139 : STD_LOGIC;
  signal gtx3g_init_i_n_14 : STD_LOGIC;
  signal gtx3g_init_i_n_140 : STD_LOGIC;
  signal gtx3g_init_i_n_141 : STD_LOGIC;
  signal gtx3g_init_i_n_142 : STD_LOGIC;
  signal gtx3g_init_i_n_143 : STD_LOGIC;
  signal gtx3g_init_i_n_144 : STD_LOGIC;
  signal gtx3g_init_i_n_15 : STD_LOGIC;
  signal gtx3g_init_i_n_151 : STD_LOGIC;
  signal gtx3g_init_i_n_152 : STD_LOGIC;
  signal gtx3g_init_i_n_153 : STD_LOGIC;
  signal gtx3g_init_i_n_16 : STD_LOGIC;
  signal gtx3g_init_i_n_17 : STD_LOGIC;
  signal gtx3g_init_i_n_18 : STD_LOGIC;
  signal gtx3g_init_i_n_19 : STD_LOGIC;
  signal gtx3g_init_i_n_20 : STD_LOGIC;
  signal gtx3g_init_i_n_21 : STD_LOGIC;
  signal gtx3g_init_i_n_22 : STD_LOGIC;
  signal gtx3g_init_i_n_23 : STD_LOGIC;
  signal gtx3g_init_i_n_24 : STD_LOGIC;
  signal gtx3g_init_i_n_25 : STD_LOGIC;
  signal gtx3g_init_i_n_26 : STD_LOGIC;
  signal gtx3g_init_i_n_27 : STD_LOGIC;
  signal gtx3g_init_i_n_28 : STD_LOGIC;
  signal gtx3g_init_i_n_29 : STD_LOGIC;
  signal gtx3g_init_i_n_3 : STD_LOGIC;
  signal gtx3g_init_i_n_30 : STD_LOGIC;
  signal gtx3g_init_i_n_31 : STD_LOGIC;
  signal gtx3g_init_i_n_4 : STD_LOGIC;
  signal gtx3g_init_i_n_48 : STD_LOGIC;
  signal gtx3g_init_i_n_49 : STD_LOGIC;
  signal gtx3g_init_i_n_5 : STD_LOGIC;
  signal gtx3g_init_i_n_50 : STD_LOGIC;
  signal gtx3g_init_i_n_51 : STD_LOGIC;
  signal gtx3g_init_i_n_52 : STD_LOGIC;
  signal gtx3g_init_i_n_53 : STD_LOGIC;
  signal gtx3g_init_i_n_54 : STD_LOGIC;
  signal gtx3g_init_i_n_55 : STD_LOGIC;
  signal gtx3g_init_i_n_56 : STD_LOGIC;
  signal gtx3g_init_i_n_57 : STD_LOGIC;
  signal gtx3g_init_i_n_58 : STD_LOGIC;
  signal gtx3g_init_i_n_59 : STD_LOGIC;
  signal gtx3g_init_i_n_6 : STD_LOGIC;
  signal gtx3g_init_i_n_60 : STD_LOGIC;
  signal gtx3g_init_i_n_61 : STD_LOGIC;
  signal gtx3g_init_i_n_62 : STD_LOGIC;
  signal gtx3g_init_i_n_63 : STD_LOGIC;
  signal gtx3g_init_i_n_64 : STD_LOGIC;
  signal gtx3g_init_i_n_65 : STD_LOGIC;
  signal gtx3g_init_i_n_66 : STD_LOGIC;
  signal gtx3g_init_i_n_67 : STD_LOGIC;
  signal gtx3g_init_i_n_68 : STD_LOGIC;
  signal gtx3g_init_i_n_69 : STD_LOGIC;
  signal gtx3g_init_i_n_7 : STD_LOGIC;
  signal gtx3g_init_i_n_76 : STD_LOGIC;
  signal gtx3g_init_i_n_77 : STD_LOGIC;
  signal gtx3g_init_i_n_78 : STD_LOGIC;
  signal gtx3g_init_i_n_79 : STD_LOGIC;
  signal gtx3g_init_i_n_8 : STD_LOGIC;
  signal gtx3g_init_i_n_80 : STD_LOGIC;
  signal gtx3g_init_i_n_81 : STD_LOGIC;
  signal gtx3g_init_i_n_82 : STD_LOGIC;
  signal gtx3g_init_i_n_83 : STD_LOGIC;
  signal gtx3g_init_i_n_84 : STD_LOGIC;
  signal gtx3g_init_i_n_85 : STD_LOGIC;
  signal gtx3g_init_i_n_86 : STD_LOGIC;
  signal gtx3g_init_i_n_87 : STD_LOGIC;
  signal gtx3g_init_i_n_88 : STD_LOGIC;
  signal gtx3g_init_i_n_89 : STD_LOGIC;
  signal gtx3g_init_i_n_9 : STD_LOGIC;
  signal gtx3g_init_i_n_90 : STD_LOGIC;
  signal gtx3g_init_i_n_91 : STD_LOGIC;
  signal gtx3g_init_i_n_92 : STD_LOGIC;
  signal gtx3g_init_i_n_93 : STD_LOGIC;
  signal gtx3g_init_i_n_94 : STD_LOGIC;
  signal gtx3g_init_i_n_95 : STD_LOGIC;
  signal gtx3g_init_i_n_96 : STD_LOGIC;
  signal gtx3g_init_i_n_97 : STD_LOGIC;
  signal gtx3g_init_i_n_98 : STD_LOGIC;
  signal gtx3g_init_i_n_99 : STD_LOGIC;
  signal q0_clk1_refclk_i : STD_LOGIC;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of gtx3g_init_i : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of gtx3g_init_i : label is "gtx3g,gtwizard_v3_6_7,{protocol_file=xaui}";
begin
  GT1_RXUSRCLK2_OUT <= \^gt1_rxusrclk2_out\;
common0_i: entity work.gtx3g_bert_0_gtx3g_common
     port map (
      CLK => CLK,
      Q0_CLK1_GTREFCLK_OUT => q0_clk1_refclk_i,
      gt0_qplllock_in => common0_i_n_0,
      gt0_qplloutclk_in => common0_i_n_1,
      gt0_qplloutrefclk_in => common0_i_n_2,
      gt0_qpllrefclklost_in => common0_i_n_3,
      gt0_qpllreset_t => gt0_qpllreset_t
    );
common_reset_i: entity work.gtx3g_bert_0_gtx3g_common_reset
     port map (
      CLK => CLK,
      gt0_qpllreset_out => gt0_qpllreset_i,
      gt0_qpllreset_t => gt0_qpllreset_t
    );
gt0_rxresetdone_r_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gt0_rxresetdone_i,
      O => gt0_rxresetdone_r_reg
    );
gt0_txfsmresetdone_r_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gt0_txfsmresetdone_i,
      O => gt0_txfsmresetdone_r_reg
    );
gt1_rxresetdone_r_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gt1_rxresetdone_i,
      O => gt1_rxresetdone_r_reg
    );
gt1_txfsmresetdone_r_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gt1_txfsmresetdone_i,
      O => gt1_txfsmresetdone_r_reg
    );
gt_usrclk_source: entity work.gtx3g_bert_0_gtx3g_GT_USRCLK_SOURCE
     port map (
      GT0_TXOUTCLK_IN => gt0_txoutclk_i,
      GT0_TXUSRCLK_OUT => \^gt1_rxusrclk2_out\,
      Q0_CLK1_GTREFCLK_OUT => q0_clk1_refclk_i,
      Q0_CLK1_GTREFCLK_PAD_N_IN => Q0_CLK1_GTREFCLK_PAD_N_IN,
      Q0_CLK1_GTREFCLK_PAD_P_IN => Q0_CLK1_GTREFCLK_PAD_P_IN
    );
gtx3g_init_i: entity work.gtx3g_bert_0_gtx3g
     port map (
      dont_reset_on_data_error_in => '1',
      gt0_data_valid_in => gt0_track_data_i,
      gt0_dmonitorout_out(7) => gtx3g_init_i_n_21,
      gt0_dmonitorout_out(6) => gtx3g_init_i_n_22,
      gt0_dmonitorout_out(5) => gtx3g_init_i_n_23,
      gt0_dmonitorout_out(4) => gtx3g_init_i_n_24,
      gt0_dmonitorout_out(3) => gtx3g_init_i_n_25,
      gt0_dmonitorout_out(2) => gtx3g_init_i_n_26,
      gt0_dmonitorout_out(1) => gtx3g_init_i_n_27,
      gt0_dmonitorout_out(0) => gtx3g_init_i_n_28,
      gt0_drpaddr_in(8 downto 0) => B"000000000",
      gt0_drpclk_in => CLK,
      gt0_drpdi_in(15 downto 0) => B"0000000000000000",
      gt0_drpdo_out(15) => gtx3g_init_i_n_4,
      gt0_drpdo_out(14) => gtx3g_init_i_n_5,
      gt0_drpdo_out(13) => gtx3g_init_i_n_6,
      gt0_drpdo_out(12) => gtx3g_init_i_n_7,
      gt0_drpdo_out(11) => gtx3g_init_i_n_8,
      gt0_drpdo_out(10) => gtx3g_init_i_n_9,
      gt0_drpdo_out(9) => gtx3g_init_i_n_10,
      gt0_drpdo_out(8) => gtx3g_init_i_n_11,
      gt0_drpdo_out(7) => gtx3g_init_i_n_12,
      gt0_drpdo_out(6) => gtx3g_init_i_n_13,
      gt0_drpdo_out(5) => gtx3g_init_i_n_14,
      gt0_drpdo_out(4) => gtx3g_init_i_n_15,
      gt0_drpdo_out(3) => gtx3g_init_i_n_16,
      gt0_drpdo_out(2) => gtx3g_init_i_n_17,
      gt0_drpdo_out(1) => gtx3g_init_i_n_18,
      gt0_drpdo_out(0) => gtx3g_init_i_n_19,
      gt0_drpen_in => '0',
      gt0_drprdy_out => gtx3g_init_i_n_20,
      gt0_drpwe_in => '0',
      gt0_eyescandataerror_out => gtx3g_init_i_n_29,
      gt0_eyescanreset_in => '0',
      gt0_eyescantrigger_in => '0',
      gt0_gtrxreset_in => '0',
      gt0_gttxreset_in => '0',
      gt0_gtxrxn_in => RXN_IN(0),
      gt0_gtxrxp_in => RXP_IN(0),
      gt0_gtxtxn_out => TXN_OUT(0),
      gt0_gtxtxp_out => TXP_OUT(0),
      gt0_loopback_in(2 downto 0) => B"010",
      gt0_qplllock_in => common0_i_n_0,
      gt0_qplloutclk_in => common0_i_n_1,
      gt0_qplloutrefclk_in => common0_i_n_2,
      gt0_qpllrefclklost_in => common0_i_n_3,
      gt0_qpllreset_out => gt0_qpllreset_i,
      gt0_rx_fsm_reset_done_out => gtx3g_init_i_n_1,
      gt0_rxbufreset_in => '0',
      gt0_rxbufstatus_out(2) => gtx3g_init_i_n_53,
      gt0_rxbufstatus_out(1) => gtx3g_init_i_n_54,
      gt0_rxbufstatus_out(0) => gtx3g_init_i_n_55,
      gt0_rxbyteisaligned_out => gtx3g_init_i_n_56,
      gt0_rxbyterealign_out => gtx3g_init_i_n_57,
      gt0_rxcdrhold_in => '0',
      gt0_rxchariscomma_out(1) => gtx3g_init_i_n_68,
      gt0_rxchariscomma_out(0) => gtx3g_init_i_n_69,
      gt0_rxcharisk_out(1 downto 0) => gt0_rxcharisk_out(1 downto 0),
      gt0_rxclkcorcnt_out(1) => gtx3g_init_i_n_30,
      gt0_rxclkcorcnt_out(0) => gtx3g_init_i_n_31,
      gt0_rxcommadet_out => gtx3g_init_i_n_58,
      gt0_rxdata_out(15 downto 0) => RXDATA_OUT(15 downto 0),
      gt0_rxdfelpmreset_in => '0',
      gt0_rxdisperr_out(1) => gtx3g_init_i_n_49,
      gt0_rxdisperr_out(0) => gtx3g_init_i_n_50,
      gt0_rxlpmen_in => '1',
      gt0_rxmcommaalignen_in => gt0_rxpcommaalignen_in,
      gt0_rxmonitorout_out(6) => gtx3g_init_i_n_59,
      gt0_rxmonitorout_out(5) => gtx3g_init_i_n_60,
      gt0_rxmonitorout_out(4) => gtx3g_init_i_n_61,
      gt0_rxmonitorout_out(3) => gtx3g_init_i_n_62,
      gt0_rxmonitorout_out(2) => gtx3g_init_i_n_63,
      gt0_rxmonitorout_out(1) => gtx3g_init_i_n_64,
      gt0_rxmonitorout_out(0) => gtx3g_init_i_n_65,
      gt0_rxmonitorsel_in(1 downto 0) => B"00",
      gt0_rxnotintable_out(1) => gtx3g_init_i_n_51,
      gt0_rxnotintable_out(0) => gtx3g_init_i_n_52,
      gt0_rxoutclkfabric_out => gtx3g_init_i_n_67,
      gt0_rxpcommaalignen_in => gt0_rxpcommaalignen_in,
      gt0_rxpcsreset_in => '0',
      gt0_rxpd_in(1 downto 0) => B"00",
      gt0_rxpmareset_in => '0',
      gt0_rxpolarity_in => '0',
      gt0_rxprbscntreset_in => '0',
      gt0_rxprbserr_out => gtx3g_init_i_n_48,
      gt0_rxprbssel_in(2 downto 0) => B"000",
      gt0_rxrate_in(2 downto 0) => B"000",
      gt0_rxratedone_out => gtx3g_init_i_n_66,
      gt0_rxresetdone_out => gt0_rxresetdone_i,
      gt0_rxuserrdy_in => '1',
      gt0_rxusrclk2_in => \^gt1_rxusrclk2_out\,
      gt0_rxusrclk_in => \^gt1_rxusrclk2_out\,
      gt0_tx8b10bbypass_in(1 downto 0) => B"00",
      gt0_tx_fsm_reset_done_out => gt0_txfsmresetdone_i,
      gt0_txcharisk_in(1) => '0',
      gt0_txcharisk_in(0) => gt0_txcharisk_in(0),
      gt0_txdata_in(15 downto 0) => Q(15 downto 0),
      gt0_txdiffctrl_in(3 downto 0) => B"0000",
      gt0_txelecidle_in => '0',
      gt0_txoutclk_out => gt0_txoutclk_i,
      gt0_txoutclkfabric_out => gtx3g_init_i_n_76,
      gt0_txoutclkpcs_out => gtx3g_init_i_n_77,
      gt0_txpcsreset_in => '0',
      gt0_txpd_in(1 downto 0) => B"00",
      gt0_txpmareset_in => '0',
      gt0_txpolarity_in => '0',
      gt0_txpostcursor_in(4 downto 0) => B"00000",
      gt0_txprbsforceerr_in => '0',
      gt0_txprbssel_in(2 downto 0) => B"000",
      gt0_txprecursor_in(4 downto 0) => B"00000",
      gt0_txresetdone_out => gtx3g_init_i_n_78,
      gt0_txuserrdy_in => '1',
      gt0_txusrclk2_in => \^gt1_rxusrclk2_out\,
      gt0_txusrclk_in => \^gt1_rxusrclk2_out\,
      gt1_data_valid_in => gt1_track_data_i,
      gt1_dmonitorout_out(7) => gtx3g_init_i_n_96,
      gt1_dmonitorout_out(6) => gtx3g_init_i_n_97,
      gt1_dmonitorout_out(5) => gtx3g_init_i_n_98,
      gt1_dmonitorout_out(4) => gtx3g_init_i_n_99,
      gt1_dmonitorout_out(3) => gtx3g_init_i_n_100,
      gt1_dmonitorout_out(2) => gtx3g_init_i_n_101,
      gt1_dmonitorout_out(1) => gtx3g_init_i_n_102,
      gt1_dmonitorout_out(0) => gtx3g_init_i_n_103,
      gt1_drpaddr_in(8 downto 0) => B"000000000",
      gt1_drpclk_in => CLK,
      gt1_drpdi_in(15 downto 0) => B"0000000000000000",
      gt1_drpdo_out(15) => gtx3g_init_i_n_79,
      gt1_drpdo_out(14) => gtx3g_init_i_n_80,
      gt1_drpdo_out(13) => gtx3g_init_i_n_81,
      gt1_drpdo_out(12) => gtx3g_init_i_n_82,
      gt1_drpdo_out(11) => gtx3g_init_i_n_83,
      gt1_drpdo_out(10) => gtx3g_init_i_n_84,
      gt1_drpdo_out(9) => gtx3g_init_i_n_85,
      gt1_drpdo_out(8) => gtx3g_init_i_n_86,
      gt1_drpdo_out(7) => gtx3g_init_i_n_87,
      gt1_drpdo_out(6) => gtx3g_init_i_n_88,
      gt1_drpdo_out(5) => gtx3g_init_i_n_89,
      gt1_drpdo_out(4) => gtx3g_init_i_n_90,
      gt1_drpdo_out(3) => gtx3g_init_i_n_91,
      gt1_drpdo_out(2) => gtx3g_init_i_n_92,
      gt1_drpdo_out(1) => gtx3g_init_i_n_93,
      gt1_drpdo_out(0) => gtx3g_init_i_n_94,
      gt1_drpen_in => '0',
      gt1_drprdy_out => gtx3g_init_i_n_95,
      gt1_drpwe_in => '0',
      gt1_eyescandataerror_out => gtx3g_init_i_n_104,
      gt1_eyescanreset_in => '0',
      gt1_eyescantrigger_in => '0',
      gt1_gtrxreset_in => '0',
      gt1_gttxreset_in => '0',
      gt1_gtxrxn_in => RXN_IN(1),
      gt1_gtxrxp_in => RXP_IN(1),
      gt1_gtxtxn_out => TXN_OUT(1),
      gt1_gtxtxp_out => TXP_OUT(1),
      gt1_loopback_in(2 downto 0) => B"010",
      gt1_rx_fsm_reset_done_out => gtx3g_init_i_n_3,
      gt1_rxbufreset_in => '0',
      gt1_rxbufstatus_out(2) => gtx3g_init_i_n_128,
      gt1_rxbufstatus_out(1) => gtx3g_init_i_n_129,
      gt1_rxbufstatus_out(0) => gtx3g_init_i_n_130,
      gt1_rxbyteisaligned_out => gtx3g_init_i_n_131,
      gt1_rxbyterealign_out => gtx3g_init_i_n_132,
      gt1_rxcdrhold_in => '0',
      gt1_rxchariscomma_out(1) => gtx3g_init_i_n_143,
      gt1_rxchariscomma_out(0) => gtx3g_init_i_n_144,
      gt1_rxcharisk_out(1 downto 0) => gt1_rxcharisk_out(1 downto 0),
      gt1_rxclkcorcnt_out(1) => gtx3g_init_i_n_105,
      gt1_rxclkcorcnt_out(0) => gtx3g_init_i_n_106,
      gt1_rxcommadet_out => gtx3g_init_i_n_133,
      gt1_rxdata_out(15 downto 0) => gt1_rxdata_out(15 downto 0),
      gt1_rxdfelpmreset_in => '0',
      gt1_rxdisperr_out(1) => gtx3g_init_i_n_124,
      gt1_rxdisperr_out(0) => gtx3g_init_i_n_125,
      gt1_rxlpmen_in => '1',
      gt1_rxmcommaalignen_in => gt1_rxpcommaalignen_in,
      gt1_rxmonitorout_out(6) => gtx3g_init_i_n_134,
      gt1_rxmonitorout_out(5) => gtx3g_init_i_n_135,
      gt1_rxmonitorout_out(4) => gtx3g_init_i_n_136,
      gt1_rxmonitorout_out(3) => gtx3g_init_i_n_137,
      gt1_rxmonitorout_out(2) => gtx3g_init_i_n_138,
      gt1_rxmonitorout_out(1) => gtx3g_init_i_n_139,
      gt1_rxmonitorout_out(0) => gtx3g_init_i_n_140,
      gt1_rxmonitorsel_in(1 downto 0) => B"00",
      gt1_rxnotintable_out(1) => gtx3g_init_i_n_126,
      gt1_rxnotintable_out(0) => gtx3g_init_i_n_127,
      gt1_rxoutclkfabric_out => gtx3g_init_i_n_142,
      gt1_rxpcommaalignen_in => gt1_rxpcommaalignen_in,
      gt1_rxpcsreset_in => '0',
      gt1_rxpd_in(1 downto 0) => B"00",
      gt1_rxpmareset_in => '0',
      gt1_rxpolarity_in => '0',
      gt1_rxprbscntreset_in => '0',
      gt1_rxprbserr_out => gtx3g_init_i_n_123,
      gt1_rxprbssel_in(2 downto 0) => B"000",
      gt1_rxrate_in(2 downto 0) => B"000",
      gt1_rxratedone_out => gtx3g_init_i_n_141,
      gt1_rxresetdone_out => gt1_rxresetdone_i,
      gt1_rxuserrdy_in => '1',
      gt1_rxusrclk2_in => \^gt1_rxusrclk2_out\,
      gt1_rxusrclk_in => \^gt1_rxusrclk2_out\,
      gt1_tx8b10bbypass_in(1 downto 0) => B"00",
      gt1_tx_fsm_reset_done_out => gt1_txfsmresetdone_i,
      gt1_txcharisk_in(1) => '0',
      gt1_txcharisk_in(0) => gt1_txcharisk_in(0),
      gt1_txdata_in(15 downto 0) => \TX_DATA_OUT_reg[15]\(15 downto 0),
      gt1_txdiffctrl_in(3 downto 0) => B"0000",
      gt1_txelecidle_in => '0',
      gt1_txoutclk_out => gt1_txoutclk_i,
      gt1_txoutclkfabric_out => gtx3g_init_i_n_151,
      gt1_txoutclkpcs_out => gtx3g_init_i_n_152,
      gt1_txpcsreset_in => '0',
      gt1_txpd_in(1 downto 0) => B"00",
      gt1_txpmareset_in => '0',
      gt1_txpolarity_in => '0',
      gt1_txpostcursor_in(4 downto 0) => B"00000",
      gt1_txprbsforceerr_in => '0',
      gt1_txprbssel_in(2 downto 0) => B"000",
      gt1_txprecursor_in(4 downto 0) => B"00000",
      gt1_txresetdone_out => gtx3g_init_i_n_153,
      gt1_txuserrdy_in => '1',
      gt1_txusrclk2_in => \^gt1_rxusrclk2_out\,
      gt1_txusrclk_in => \^gt1_rxusrclk2_out\,
      soft_reset_rx_in => '0',
      soft_reset_tx_in => '0',
      sysclk_in => CLK
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_blk_mem_gen_v8_3_6_synth is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_blk_mem_gen_v8_3_6_synth : entity is "blk_mem_gen_v8_3_6_synth";
end gtx3g_bert_0_blk_mem_gen_v8_3_6_synth;

architecture STRUCTURE of gtx3g_bert_0_blk_mem_gen_v8_3_6_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.gtx3g_bert_0_blk_mem_gen_top
     port map (
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_blk_mem_gen_v8_3_6_synth_62 is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_blk_mem_gen_v8_3_6_synth_62 : entity is "blk_mem_gen_v8_3_6_synth";
end gtx3g_bert_0_blk_mem_gen_v8_3_6_synth_62;

architecture STRUCTURE of gtx3g_bert_0_blk_mem_gen_v8_3_6_synth_62 is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.gtx3g_bert_0_blk_mem_gen_top_63
     port map (
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_blk_mem_gen_v8_3_6 is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_blk_mem_gen_v8_3_6 : entity is "blk_mem_gen_v8_3_6";
end gtx3g_bert_0_blk_mem_gen_v8_3_6;

architecture STRUCTURE of gtx3g_bert_0_blk_mem_gen_v8_3_6 is
begin
inst_blk_mem_gen: entity work.gtx3g_bert_0_blk_mem_gen_v8_3_6_synth
     port map (
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_blk_mem_gen_v8_3_6_61 is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_blk_mem_gen_v8_3_6_61 : entity is "blk_mem_gen_v8_3_6";
end gtx3g_bert_0_blk_mem_gen_v8_3_6_61;

architecture STRUCTURE of gtx3g_bert_0_blk_mem_gen_v8_3_6_61 is
begin
inst_blk_mem_gen: entity work.gtx3g_bert_0_blk_mem_gen_v8_3_6_synth_62
     port map (
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_memory is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_memory : entity is "memory";
end gtx3g_bert_0_memory;

architecture STRUCTURE of gtx3g_bert_0_memory is
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.gtx3g_bert_0_blk_mem_gen_v8_3_6
     port map (
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_memory_60 is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_memory_60 : entity is "memory";
end gtx3g_bert_0_memory_60;

architecture STRUCTURE of gtx3g_bert_0_memory_60 is
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.gtx3g_bert_0_blk_mem_gen_v8_3_6_61
     port map (
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_fifo_generator_ramfifo is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_fifo_generator_ramfifo : entity is "fifo_generator_ramfifo";
end gtx3g_bert_0_fifo_generator_ramfifo;

architecture STRUCTURE of gtx3g_bert_0_fifo_generator_ramfifo is
  signal \gntv_or_sync_fifo.gl0.wr_n_1\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_17_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tmp_ram_rd_en : STD_LOGIC;
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.gtx3g_bert_0_rd_logic
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3 downto 0) => p_0_out(3 downto 0),
      Q(3 downto 0) => rd_pntr_plus1(3 downto 0),
      clk => clk,
      empty => empty,
      \out\ => p_2_out,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_1\,
      rd_en => rd_en,
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.gtx3g_bert_0_wr_logic
     port map (
      E(0) => p_17_out,
      Q(3 downto 0) => p_11_out(3 downto 0),
      clk => clk,
      full => full,
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out(3 downto 0),
      \gc0.count_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \out\ => p_2_out,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_1\,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.gtx3g_bert_0_memory
     port map (
      E(0) => p_17_out,
      Q(3 downto 0) => p_11_out(3 downto 0),
      clk => clk,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out(3 downto 0),
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_fifo_generator_ramfifo_57 is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_fifo_generator_ramfifo_57 : entity is "fifo_generator_ramfifo";
end gtx3g_bert_0_fifo_generator_ramfifo_57;

architecture STRUCTURE of gtx3g_bert_0_fifo_generator_ramfifo_57 is
  signal \gntv_or_sync_fifo.gl0.wr_n_1\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_17_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tmp_ram_rd_en : STD_LOGIC;
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.gtx3g_bert_0_rd_logic_58
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3 downto 0) => p_0_out(3 downto 0),
      Q(3 downto 0) => rd_pntr_plus1(3 downto 0),
      clk => clk,
      empty => empty,
      \out\ => p_2_out,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_1\,
      rd_en => rd_en,
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.gtx3g_bert_0_wr_logic_59
     port map (
      E(0) => p_17_out,
      Q(3 downto 0) => p_11_out(3 downto 0),
      clk => clk,
      full => full,
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out(3 downto 0),
      \gc0.count_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \out\ => p_2_out,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_1\,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.gtx3g_bert_0_memory_60
     port map (
      E(0) => p_17_out,
      Q(3 downto 0) => p_11_out(3 downto 0),
      clk => clk,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out(3 downto 0),
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_fifo_generator_top is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_fifo_generator_top : entity is "fifo_generator_top";
end gtx3g_bert_0_fifo_generator_top;

architecture STRUCTURE of gtx3g_bert_0_fifo_generator_top is
begin
\grf.rf\: entity work.gtx3g_bert_0_fifo_generator_ramfifo
     port map (
      clk => clk,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_fifo_generator_top_56 is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_fifo_generator_top_56 : entity is "fifo_generator_top";
end gtx3g_bert_0_fifo_generator_top_56;

architecture STRUCTURE of gtx3g_bert_0_fifo_generator_top_56 is
begin
\grf.rf\: entity work.gtx3g_bert_0_fifo_generator_ramfifo_57
     port map (
      clk => clk,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_fifo_generator_v13_1_4_synth is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_fifo_generator_v13_1_4_synth : entity is "fifo_generator_v13_1_4_synth";
end gtx3g_bert_0_fifo_generator_v13_1_4_synth;

architecture STRUCTURE of gtx3g_bert_0_fifo_generator_v13_1_4_synth is
begin
\gconvfifo.rf\: entity work.gtx3g_bert_0_fifo_generator_top
     port map (
      clk => clk,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_fifo_generator_v13_1_4_synth_55 is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_fifo_generator_v13_1_4_synth_55 : entity is "fifo_generator_v13_1_4_synth";
end gtx3g_bert_0_fifo_generator_v13_1_4_synth_55;

architecture STRUCTURE of gtx3g_bert_0_fifo_generator_v13_1_4_synth_55 is
begin
\gconvfifo.rf\: entity work.gtx3g_bert_0_fifo_generator_top_56
     port map (
      clk => clk,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_fifo_generator_v13_1_4 is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 4;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 16;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 16;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 14;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 13;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 4;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 4;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_fifo_generator_v13_1_4 : entity is "fifo_generator_v13_1_4";
end gtx3g_bert_0_fifo_generator_v13_1_4;

architecture STRUCTURE of gtx3g_bert_0_fifo_generator_v13_1_4 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.gtx3g_bert_0_fifo_generator_v13_1_4_synth
     port map (
      clk => clk,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \gtx3g_bert_0_fifo_generator_v13_1_4__2\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 4;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 16;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 16;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 14;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 13;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 4;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 4;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ : entity is "fifo_generator_v13_1_4";
end \gtx3g_bert_0_fifo_generator_v13_1_4__2\;

architecture STRUCTURE of \gtx3g_bert_0_fifo_generator_v13_1_4__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.gtx3g_bert_0_fifo_generator_v13_1_4_synth_55
     port map (
      clk => clk,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_rx_word_fifo is
  port (
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of gtx3g_bert_0_rx_word_fifo : entity is "rx_word_fifo,fifo_generator_v13_1_4,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of gtx3g_bert_0_rx_word_fifo : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_rx_word_fifo : entity is "rx_word_fifo";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of gtx3g_bert_0_rx_word_fifo : entity is "fifo_generator_v13_1_4,Vivado 2017.2";
end gtx3g_bert_0_rx_word_fifo;

architecture STRUCTURE of gtx3g_bert_0_rx_word_fifo is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 4;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 16;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 16;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 14;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 13;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 4;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 4;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
begin
U0: entity work.gtx3g_bert_0_fifo_generator_v13_1_4
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(3 downto 0) => NLW_U0_data_count_UNCONNECTED(3 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(3 downto 0) => B"0000",
      prog_empty_thresh_assert(3 downto 0) => B"0000",
      prog_empty_thresh_negate(3 downto 0) => B"0000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(3 downto 0) => B"0000",
      prog_full_thresh_assert(3 downto 0) => B"0000",
      prog_full_thresh_negate(3 downto 0) => B"0000",
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(3 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \gtx3g_bert_0_rx_word_fifo__xdcDup__1\ is
  port (
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \gtx3g_bert_0_rx_word_fifo__xdcDup__1\ : entity is "rx_word_fifo,fifo_generator_v13_1_4,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \gtx3g_bert_0_rx_word_fifo__xdcDup__1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \gtx3g_bert_0_rx_word_fifo__xdcDup__1\ : entity is "rx_word_fifo";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \gtx3g_bert_0_rx_word_fifo__xdcDup__1\ : entity is "fifo_generator_v13_1_4,Vivado 2017.2";
end \gtx3g_bert_0_rx_word_fifo__xdcDup__1\;

architecture STRUCTURE of \gtx3g_bert_0_rx_word_fifo__xdcDup__1\ is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 4;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 16;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 16;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 14;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 13;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 4;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 4;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
begin
U0: entity work.\gtx3g_bert_0_fifo_generator_v13_1_4__2\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(3 downto 0) => NLW_U0_data_count_UNCONNECTED(3 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(3 downto 0) => B"0000",
      prog_empty_thresh_assert(3 downto 0) => B"0000",
      prog_empty_thresh_negate(3 downto 0) => B"0000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(3 downto 0) => B"0000",
      prog_full_thresh_assert(3 downto 0) => B"0000",
      prog_full_thresh_negate(3 downto 0) => B"0000",
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(3 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_gtx3g_GT_FRAME_CHECK is
  port (
    gt1_rxpcommaalignen_in : out STD_LOGIC;
    gt1_track_data_i : out STD_LOGIC;
    GT0_TXUSRCLK_OUT : in STD_LOGIC;
    TEST_RESET : in STD_LOGIC;
    ECC_CODE_EN : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtrxreset_i_reg : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_gtx3g_GT_FRAME_CHECK : entity is "gtx3g_GT_FRAME_CHECK";
end gtx3g_bert_0_gtx3g_GT_FRAME_CHECK;

architecture STRUCTURE of gtx3g_bert_0_gtx3g_GT_FRAME_CHECK is
  signal begin_r : STD_LOGIC;
  signal block_word_cnt : STD_LOGIC_VECTOR ( 1 to 1 );
  signal block_word_cnt0 : STD_LOGIC;
  signal \block_word_cnt[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \block_word_cnt[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \block_word_cnt[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \block_word_cnt[1]_i_3_n_0\ : STD_LOGIC;
  signal \block_word_cnt[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \block_word_cnt[1]_i_5__1_n_0\ : STD_LOGIC;
  signal \block_word_cnt[1]_i_7_n_0\ : STD_LOGIC;
  signal \block_word_cnt[1]_i_8_n_0\ : STD_LOGIC;
  signal \block_word_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \block_word_cnt[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \block_word_cnt[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \block_word_cnt[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \block_word_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \block_word_cnt[5]_i_3_n_0\ : STD_LOGIC;
  signal \block_word_cnt[7]_i_10_n_0\ : STD_LOGIC;
  signal \block_word_cnt[7]_i_11_n_0\ : STD_LOGIC;
  signal \block_word_cnt[7]_i_12_n_0\ : STD_LOGIC;
  signal \block_word_cnt[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \block_word_cnt[7]_i_3__2_n_0\ : STD_LOGIC;
  signal \block_word_cnt[7]_i_4_n_0\ : STD_LOGIC;
  signal \block_word_cnt[7]_i_5_n_0\ : STD_LOGIC;
  signal \block_word_cnt[7]_i_6_n_0\ : STD_LOGIC;
  signal \block_word_cnt[7]_i_7_n_0\ : STD_LOGIC;
  signal \block_word_cnt[7]_i_8_n_0\ : STD_LOGIC;
  signal \block_word_cnt[7]_i_9_n_0\ : STD_LOGIC;
  signal \block_word_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \block_word_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \block_word_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \block_word_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \block_word_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \block_word_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \block_word_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \block_word_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal data : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal gt1_rx_system_reset_c : STD_LOGIC;
  signal \^gt1_track_data_i\ : STD_LOGIC;
  signal link_ctr : STD_LOGIC;
  signal \link_ctr0_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \link_ctr0_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \link_ctr0_carry__0_n_3\ : STD_LOGIC;
  signal \link_ctr0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \link_ctr0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \link_ctr0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \link_ctr0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal link_ctr0_carry_n_0 : STD_LOGIC;
  signal link_ctr0_carry_n_1 : STD_LOGIC;
  signal link_ctr0_carry_n_2 : STD_LOGIC;
  signal link_ctr0_carry_n_3 : STD_LOGIC;
  signal \link_ctr[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \link_ctr[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \link_ctr[6]_i_4__0_n_0\ : STD_LOGIC;
  signal link_ctr_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal next_begin_c : STD_LOGIC;
  signal next_track_data_c : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_0_in1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_1_in5_in : STD_LOGIC;
  signal rx_data_r : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rx_data_r2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rx_data_r3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rx_data_r3_reg_r_n_0 : STD_LOGIC;
  signal rx_data_r4_reg_r_n_0 : STD_LOGIC;
  signal \rx_data_r5_reg[0]_srl2___gt1_frame_check_rx_data_r4_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r5_reg[10]_srl3___gt1_frame_check_rx_data_r5_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r5_reg[11]_srl3___gt1_frame_check_rx_data_r5_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r5_reg[12]_srl3___gt1_frame_check_rx_data_r5_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r5_reg[13]_srl3___gt1_frame_check_rx_data_r5_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r5_reg[14]_srl3___gt1_frame_check_rx_data_r5_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r5_reg[15]_srl3___gt1_frame_check_rx_data_r5_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r5_reg[1]_srl2___gt1_frame_check_rx_data_r4_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r5_reg[2]_srl2___gt1_frame_check_rx_data_r4_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r5_reg[3]_srl2___gt1_frame_check_rx_data_r4_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r5_reg[4]_srl2___gt1_frame_check_rx_data_r4_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r5_reg[5]_srl2___gt1_frame_check_rx_data_r4_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r5_reg[6]_srl2___gt1_frame_check_rx_data_r4_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r5_reg[7]_srl2___gt1_frame_check_rx_data_r4_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r5_reg[8]_srl3___gt1_frame_check_rx_data_r5_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r5_reg[9]_srl3___gt1_frame_check_rx_data_r5_reg_r_n_0\ : STD_LOGIC;
  signal rx_data_r5_reg_r_n_0 : STD_LOGIC;
  signal \rx_data_r6_reg[0]_gt1_frame_check_rx_data_r5_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg[10]_gt1_frame_check_rx_data_r6_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg[11]_gt1_frame_check_rx_data_r6_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg[12]_gt1_frame_check_rx_data_r6_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg[13]_gt1_frame_check_rx_data_r6_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg[14]_gt1_frame_check_rx_data_r6_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg[15]_gt1_frame_check_rx_data_r6_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg[1]_gt1_frame_check_rx_data_r5_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg[2]_gt1_frame_check_rx_data_r5_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg[3]_gt1_frame_check_rx_data_r5_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg[4]_gt1_frame_check_rx_data_r5_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg[5]_gt1_frame_check_rx_data_r5_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg[6]_gt1_frame_check_rx_data_r5_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg[7]_gt1_frame_check_rx_data_r5_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg[8]_gt1_frame_check_rx_data_r6_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg[9]_gt1_frame_check_rx_data_r6_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg_gate__0_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg_gate__10_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg_gate__11_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg_gate__12_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg_gate__13_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg_gate__14_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg_gate__1_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg_gate__2_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg_gate__3_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg_gate__4_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg_gate__5_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg_gate__6_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg_gate__7_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg_gate__8_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg_gate__9_n_0\ : STD_LOGIC;
  signal rx_data_r6_reg_gate_n_0 : STD_LOGIC;
  signal rx_data_r6_reg_r_n_0 : STD_LOGIC;
  signal rx_data_r_track : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rx_fifo_in_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \rx_fifo_in_reg[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_fifo_in_reg[15]_i_2__0_n_0\ : STD_LOGIC;
  signal rx_fifo_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rx_fifo_rd_en_i_1_n_0 : STD_LOGIC;
  signal rx_fifo_rd_en_i_2_n_0 : STD_LOGIC;
  signal rx_fifo_rd_en_i_3_n_0 : STD_LOGIC;
  signal rx_fifo_rd_en_i_4_n_0 : STD_LOGIC;
  signal rx_fifo_rd_en_reg_n_0 : STD_LOGIC;
  signal rx_fifo_rst : STD_LOGIC;
  signal rx_fifo_valid : STD_LOGIC;
  signal \rx_fifo_valid_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_fifo_valid_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_fifo_valid_i_3__0_n_0\ : STD_LOGIC;
  signal rx_fifo_wr_en : STD_LOGIC;
  signal rx_fifo_wr_en_i_1_n_0 : STD_LOGIC;
  signal rxctrl_r2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxctrl_r3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rxctrl_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \sel[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \sel[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \sel[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \sel[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \sel[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \sel_reg_n_0_[0]\ : STD_LOGIC;
  signal \sm_link_i_1__0_n_0\ : STD_LOGIC;
  signal \sm_link_i_2__0_n_0\ : STD_LOGIC;
  signal start_of_packet_detected_r : STD_LOGIC;
  signal \start_of_packet_detected_r_i_1__0_n_0\ : STD_LOGIC;
  signal \start_of_packet_detected_r_i_2__0_n_0\ : STD_LOGIC;
  signal system_reset_r : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of system_reset_r : signal is "true";
  attribute async_reg : string;
  attribute async_reg of system_reset_r : signal is "true";
  signal system_reset_r2 : STD_LOGIC;
  attribute RTL_KEEP of system_reset_r2 : signal is "true";
  attribute async_reg of system_reset_r2 : signal is "true";
  signal track_data_r : STD_LOGIC;
  signal \NLW_link_ctr0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_link_ctr0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_rx_word_fifo_inst_1_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_rx_word_fifo_inst_1_full_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \begin_r_i_1__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \block_word_cnt[1]_i_3\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \block_word_cnt[1]_i_4__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \block_word_cnt[1]_i_5__1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \block_word_cnt[1]_i_7\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \block_word_cnt[1]_i_8\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \block_word_cnt[5]_i_2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \block_word_cnt[7]_i_11\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \block_word_cnt[7]_i_2__2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \block_word_cnt[7]_i_9\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \link_ctr[0]_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \link_ctr[1]_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \link_ctr[2]_i_1__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \link_ctr[5]_i_2__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \link_ctr[6]_i_3__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \link_ctr[6]_i_4__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \rx_data_r3[0]_i_1__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \rx_data_r3[1]_i_1__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \rx_data_r3[2]_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \rx_data_r3[3]_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \rx_data_r3[4]_i_1__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \rx_data_r3[5]_i_1__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \rx_data_r3[6]_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \rx_data_r3[7]_i_1__0\ : label is "soft_lutpair129";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \rx_data_r5_reg[0]_srl2___gt1_frame_check_rx_data_r4_reg_r\ : label is "inst/\gt1_frame_check/rx_data_r5_reg ";
  attribute srl_name : string;
  attribute srl_name of \rx_data_r5_reg[0]_srl2___gt1_frame_check_rx_data_r4_reg_r\ : label is "inst/\gt1_frame_check/rx_data_r5_reg[0]_srl2___gt1_frame_check_rx_data_r4_reg_r ";
  attribute srl_bus_name of \rx_data_r5_reg[10]_srl3___gt1_frame_check_rx_data_r5_reg_r\ : label is "inst/\gt1_frame_check/rx_data_r5_reg ";
  attribute srl_name of \rx_data_r5_reg[10]_srl3___gt1_frame_check_rx_data_r5_reg_r\ : label is "inst/\gt1_frame_check/rx_data_r5_reg[10]_srl3___gt1_frame_check_rx_data_r5_reg_r ";
  attribute SOFT_HLUTNM of \rx_data_r5_reg[10]_srl3___gt1_frame_check_rx_data_r5_reg_r_i_1\ : label is "soft_lutpair132";
  attribute srl_bus_name of \rx_data_r5_reg[11]_srl3___gt1_frame_check_rx_data_r5_reg_r\ : label is "inst/\gt1_frame_check/rx_data_r5_reg ";
  attribute srl_name of \rx_data_r5_reg[11]_srl3___gt1_frame_check_rx_data_r5_reg_r\ : label is "inst/\gt1_frame_check/rx_data_r5_reg[11]_srl3___gt1_frame_check_rx_data_r5_reg_r ";
  attribute SOFT_HLUTNM of \rx_data_r5_reg[11]_srl3___gt1_frame_check_rx_data_r5_reg_r_i_1\ : label is "soft_lutpair127";
  attribute srl_bus_name of \rx_data_r5_reg[12]_srl3___gt1_frame_check_rx_data_r5_reg_r\ : label is "inst/\gt1_frame_check/rx_data_r5_reg ";
  attribute srl_name of \rx_data_r5_reg[12]_srl3___gt1_frame_check_rx_data_r5_reg_r\ : label is "inst/\gt1_frame_check/rx_data_r5_reg[12]_srl3___gt1_frame_check_rx_data_r5_reg_r ";
  attribute SOFT_HLUTNM of \rx_data_r5_reg[12]_srl3___gt1_frame_check_rx_data_r5_reg_r_i_1\ : label is "soft_lutpair128";
  attribute srl_bus_name of \rx_data_r5_reg[13]_srl3___gt1_frame_check_rx_data_r5_reg_r\ : label is "inst/\gt1_frame_check/rx_data_r5_reg ";
  attribute srl_name of \rx_data_r5_reg[13]_srl3___gt1_frame_check_rx_data_r5_reg_r\ : label is "inst/\gt1_frame_check/rx_data_r5_reg[13]_srl3___gt1_frame_check_rx_data_r5_reg_r ";
  attribute SOFT_HLUTNM of \rx_data_r5_reg[13]_srl3___gt1_frame_check_rx_data_r5_reg_r_i_1\ : label is "soft_lutpair126";
  attribute srl_bus_name of \rx_data_r5_reg[14]_srl3___gt1_frame_check_rx_data_r5_reg_r\ : label is "inst/\gt1_frame_check/rx_data_r5_reg ";
  attribute srl_name of \rx_data_r5_reg[14]_srl3___gt1_frame_check_rx_data_r5_reg_r\ : label is "inst/\gt1_frame_check/rx_data_r5_reg[14]_srl3___gt1_frame_check_rx_data_r5_reg_r ";
  attribute SOFT_HLUTNM of \rx_data_r5_reg[14]_srl3___gt1_frame_check_rx_data_r5_reg_r_i_1\ : label is "soft_lutpair125";
  attribute srl_bus_name of \rx_data_r5_reg[15]_srl3___gt1_frame_check_rx_data_r5_reg_r\ : label is "inst/\gt1_frame_check/rx_data_r5_reg ";
  attribute srl_name of \rx_data_r5_reg[15]_srl3___gt1_frame_check_rx_data_r5_reg_r\ : label is "inst/\gt1_frame_check/rx_data_r5_reg[15]_srl3___gt1_frame_check_rx_data_r5_reg_r ";
  attribute SOFT_HLUTNM of \rx_data_r5_reg[15]_srl3___gt1_frame_check_rx_data_r5_reg_r_i_1\ : label is "soft_lutpair129";
  attribute srl_bus_name of \rx_data_r5_reg[1]_srl2___gt1_frame_check_rx_data_r4_reg_r\ : label is "inst/\gt1_frame_check/rx_data_r5_reg ";
  attribute srl_name of \rx_data_r5_reg[1]_srl2___gt1_frame_check_rx_data_r4_reg_r\ : label is "inst/\gt1_frame_check/rx_data_r5_reg[1]_srl2___gt1_frame_check_rx_data_r4_reg_r ";
  attribute srl_bus_name of \rx_data_r5_reg[2]_srl2___gt1_frame_check_rx_data_r4_reg_r\ : label is "inst/\gt1_frame_check/rx_data_r5_reg ";
  attribute srl_name of \rx_data_r5_reg[2]_srl2___gt1_frame_check_rx_data_r4_reg_r\ : label is "inst/\gt1_frame_check/rx_data_r5_reg[2]_srl2___gt1_frame_check_rx_data_r4_reg_r ";
  attribute srl_bus_name of \rx_data_r5_reg[3]_srl2___gt1_frame_check_rx_data_r4_reg_r\ : label is "inst/\gt1_frame_check/rx_data_r5_reg ";
  attribute srl_name of \rx_data_r5_reg[3]_srl2___gt1_frame_check_rx_data_r4_reg_r\ : label is "inst/\gt1_frame_check/rx_data_r5_reg[3]_srl2___gt1_frame_check_rx_data_r4_reg_r ";
  attribute srl_bus_name of \rx_data_r5_reg[4]_srl2___gt1_frame_check_rx_data_r4_reg_r\ : label is "inst/\gt1_frame_check/rx_data_r5_reg ";
  attribute srl_name of \rx_data_r5_reg[4]_srl2___gt1_frame_check_rx_data_r4_reg_r\ : label is "inst/\gt1_frame_check/rx_data_r5_reg[4]_srl2___gt1_frame_check_rx_data_r4_reg_r ";
  attribute srl_bus_name of \rx_data_r5_reg[5]_srl2___gt1_frame_check_rx_data_r4_reg_r\ : label is "inst/\gt1_frame_check/rx_data_r5_reg ";
  attribute srl_name of \rx_data_r5_reg[5]_srl2___gt1_frame_check_rx_data_r4_reg_r\ : label is "inst/\gt1_frame_check/rx_data_r5_reg[5]_srl2___gt1_frame_check_rx_data_r4_reg_r ";
  attribute srl_bus_name of \rx_data_r5_reg[6]_srl2___gt1_frame_check_rx_data_r4_reg_r\ : label is "inst/\gt1_frame_check/rx_data_r5_reg ";
  attribute srl_name of \rx_data_r5_reg[6]_srl2___gt1_frame_check_rx_data_r4_reg_r\ : label is "inst/\gt1_frame_check/rx_data_r5_reg[6]_srl2___gt1_frame_check_rx_data_r4_reg_r ";
  attribute srl_bus_name of \rx_data_r5_reg[7]_srl2___gt1_frame_check_rx_data_r4_reg_r\ : label is "inst/\gt1_frame_check/rx_data_r5_reg ";
  attribute srl_name of \rx_data_r5_reg[7]_srl2___gt1_frame_check_rx_data_r4_reg_r\ : label is "inst/\gt1_frame_check/rx_data_r5_reg[7]_srl2___gt1_frame_check_rx_data_r4_reg_r ";
  attribute srl_bus_name of \rx_data_r5_reg[8]_srl3___gt1_frame_check_rx_data_r5_reg_r\ : label is "inst/\gt1_frame_check/rx_data_r5_reg ";
  attribute srl_name of \rx_data_r5_reg[8]_srl3___gt1_frame_check_rx_data_r5_reg_r\ : label is "inst/\gt1_frame_check/rx_data_r5_reg[8]_srl3___gt1_frame_check_rx_data_r5_reg_r ";
  attribute SOFT_HLUTNM of \rx_data_r5_reg[8]_srl3___gt1_frame_check_rx_data_r5_reg_r_i_1\ : label is "soft_lutpair130";
  attribute srl_bus_name of \rx_data_r5_reg[9]_srl3___gt1_frame_check_rx_data_r5_reg_r\ : label is "inst/\gt1_frame_check/rx_data_r5_reg ";
  attribute srl_name of \rx_data_r5_reg[9]_srl3___gt1_frame_check_rx_data_r5_reg_r\ : label is "inst/\gt1_frame_check/rx_data_r5_reg[9]_srl3___gt1_frame_check_rx_data_r5_reg_r ";
  attribute SOFT_HLUTNM of \rx_data_r5_reg[9]_srl3___gt1_frame_check_rx_data_r5_reg_r_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of rx_data_r6_reg_gate : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \rx_data_r6_reg_gate__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \rx_data_r6_reg_gate__1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \rx_data_r6_reg_gate__10\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \rx_data_r6_reg_gate__11\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \rx_data_r6_reg_gate__12\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \rx_data_r6_reg_gate__13\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \rx_data_r6_reg_gate__14\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \rx_data_r6_reg_gate__2\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \rx_data_r6_reg_gate__3\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \rx_data_r6_reg_gate__4\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \rx_data_r6_reg_gate__5\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \rx_data_r6_reg_gate__6\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \rx_data_r6_reg_gate__7\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \rx_data_r6_reg_gate__8\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \rx_data_r6_reg_gate__9\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \rx_fifo_in_reg[15]_i_2__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of rx_fifo_rd_en_i_3 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \rx_fifo_valid_i_2__0\ : label is "soft_lutpair119";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of rx_word_fifo_inst_1 : label is "rx_word_fifo,fifo_generator_v13_1_4,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of rx_word_fifo_inst_1 : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of rx_word_fifo_inst_1 : label is "fifo_generator_v13_1_4,Vivado 2017.2";
  attribute SOFT_HLUTNM of \sel[0]_i_4__0\ : label is "soft_lutpair122";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of system_reset_r2_reg : label is std.standard.true;
  attribute ASYNC_REG_boolean of system_reset_r_reg : label is std.standard.true;
begin
  gt1_track_data_i <= \^gt1_track_data_i\;
RXENPCOMMADET_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => '1',
      Q => gt1_rxpcommaalignen_in,
      R => system_reset_r2
    );
\SYSTEM_RESET_inferred_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\,
      O => gt1_rx_system_reset_c
    );
\begin_r_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => begin_r,
      I1 => start_of_packet_detected_r,
      O => next_begin_c
    );
begin_r_reg: unisim.vcomponents.FDSE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => next_begin_c,
      Q => begin_r,
      S => system_reset_r2
    );
\block_word_cnt[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1511151533333333"
    )
        port map (
      I0 => \block_word_cnt[0]_i_2__0_n_0\,
      I1 => \block_word_cnt_reg_n_0_[0]\,
      I2 => \block_word_cnt_reg_n_0_[2]\,
      I3 => \block_word_cnt_reg_n_0_[4]\,
      I4 => \block_word_cnt_reg_n_0_[1]\,
      I5 => \block_word_cnt[0]_i_3__0_n_0\,
      O => p_1_in(0)
    );
\block_word_cnt[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000331C0300"
    )
        port map (
      I0 => ECC_CODE_EN,
      I1 => \block_word_cnt_reg_n_0_[2]\,
      I2 => \block_word_cnt_reg_n_0_[1]\,
      I3 => \block_word_cnt_reg_n_0_[0]\,
      I4 => \block_word_cnt_reg_n_0_[4]\,
      I5 => \block_word_cnt_reg_n_0_[3]\,
      O => \block_word_cnt[0]_i_2__0_n_0\
    );
\block_word_cnt[0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000233"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[4]\,
      I1 => \rx_fifo_in_reg[15]_i_2__0_n_0\,
      I2 => \block_word_cnt_reg_n_0_[1]\,
      I3 => \block_word_cnt_reg_n_0_[2]\,
      I4 => \block_word_cnt_reg_n_0_[3]\,
      O => \block_word_cnt[0]_i_3__0_n_0\
    );
\block_word_cnt[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \block_word_cnt[1]_i_2__0_n_0\,
      I1 => \block_word_cnt[5]_i_3_n_0\,
      I2 => \block_word_cnt_reg_n_0_[0]\,
      I3 => \block_word_cnt_reg_n_0_[1]\,
      O => p_1_in(1)
    );
\block_word_cnt[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B3C083C"
    )
        port map (
      I0 => ECC_CODE_EN,
      I1 => \block_word_cnt[1]_i_3_n_0\,
      I2 => \block_word_cnt[1]_i_4__0_n_0\,
      I3 => \block_word_cnt[1]_i_5__1_n_0\,
      I4 => block_word_cnt(1),
      O => \block_word_cnt[1]_i_2__0_n_0\
    );
\block_word_cnt[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04040440"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[3]\,
      I1 => \block_word_cnt_reg_n_0_[4]\,
      I2 => \block_word_cnt_reg_n_0_[2]\,
      I3 => \block_word_cnt_reg_n_0_[0]\,
      I4 => \block_word_cnt_reg_n_0_[1]\,
      O => \block_word_cnt[1]_i_3_n_0\
    );
\block_word_cnt[1]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000510"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[3]\,
      I1 => \block_word_cnt_reg_n_0_[2]\,
      I2 => \block_word_cnt_reg_n_0_[1]\,
      I3 => \block_word_cnt_reg_n_0_[4]\,
      I4 => \block_word_cnt_reg_n_0_[0]\,
      O => \block_word_cnt[1]_i_4__0_n_0\
    );
\block_word_cnt[1]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040414"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[3]\,
      I1 => \block_word_cnt_reg_n_0_[4]\,
      I2 => \block_word_cnt_reg_n_0_[0]\,
      I3 => \block_word_cnt_reg_n_0_[1]\,
      I4 => \block_word_cnt_reg_n_0_[2]\,
      O => \block_word_cnt[1]_i_5__1_n_0\
    );
\block_word_cnt[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \block_word_cnt[7]_i_7_n_0\,
      I1 => rx_data_r_track(12),
      I2 => rx_data_r_track(10),
      I3 => rx_data_r_track(13),
      I4 => \block_word_cnt[1]_i_7_n_0\,
      I5 => \block_word_cnt[1]_i_8_n_0\,
      O => block_word_cnt(1)
    );
\block_word_cnt[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => rx_data_r_track(4),
      I1 => rx_data_r_track(8),
      I2 => rx_data_r_track(1),
      I3 => rx_data_r_track(6),
      O => \block_word_cnt[1]_i_7_n_0\
    );
\block_word_cnt[1]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => rx_data_r_track(3),
      I1 => rx_data_r_track(2),
      I2 => rx_data_r_track(0),
      O => \block_word_cnt[1]_i_8_n_0\
    );
\block_word_cnt[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002F0F000F000F00"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[4]\,
      I1 => \block_word_cnt_reg_n_0_[3]\,
      I2 => \block_word_cnt[5]_i_3_n_0\,
      I3 => \block_word_cnt_reg_n_0_[2]\,
      I4 => \block_word_cnt_reg_n_0_[1]\,
      I5 => \block_word_cnt_reg_n_0_[0]\,
      O => p_1_in(2)
    );
\block_word_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14444444"
    )
        port map (
      I0 => \block_word_cnt[5]_i_3_n_0\,
      I1 => \block_word_cnt_reg_n_0_[3]\,
      I2 => \block_word_cnt_reg_n_0_[1]\,
      I3 => \block_word_cnt_reg_n_0_[0]\,
      I4 => \block_word_cnt_reg_n_0_[2]\,
      O => \block_word_cnt[3]_i_1_n_0\
    );
\block_word_cnt[4]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[4]\,
      I1 => \block_word_cnt_reg_n_0_[3]\,
      I2 => \block_word_cnt_reg_n_0_[2]\,
      I3 => \block_word_cnt_reg_n_0_[0]\,
      I4 => \block_word_cnt_reg_n_0_[1]\,
      O => \block_word_cnt[4]_i_2__2_n_0\
    );
\block_word_cnt[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030002000300030"
    )
        port map (
      I0 => ECC_CODE_EN,
      I1 => \block_word_cnt_reg_n_0_[3]\,
      I2 => \block_word_cnt_reg_n_0_[4]\,
      I3 => \block_word_cnt_reg_n_0_[2]\,
      I4 => \block_word_cnt_reg_n_0_[0]\,
      I5 => \block_word_cnt_reg_n_0_[1]\,
      O => \block_word_cnt[4]_i_3__0_n_0\
    );
\block_word_cnt[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[5]\,
      I1 => \block_word_cnt[5]_i_2_n_0\,
      I2 => \block_word_cnt[5]_i_3_n_0\,
      O => \block_word_cnt[5]_i_1__2_n_0\
    );
\block_word_cnt[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[4]\,
      I1 => \block_word_cnt_reg_n_0_[3]\,
      I2 => \block_word_cnt_reg_n_0_[2]\,
      I3 => \block_word_cnt_reg_n_0_[0]\,
      I4 => \block_word_cnt_reg_n_0_[1]\,
      O => \block_word_cnt[5]_i_2_n_0\
    );
\block_word_cnt[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000031300000103"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[0]\,
      I1 => \block_word_cnt_reg_n_0_[3]\,
      I2 => \block_word_cnt_reg_n_0_[2]\,
      I3 => \block_word_cnt_reg_n_0_[1]\,
      I4 => \rx_fifo_in_reg[15]_i_2__0_n_0\,
      I5 => \block_word_cnt_reg_n_0_[4]\,
      O => \block_word_cnt[5]_i_3_n_0\
    );
\block_word_cnt[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[6]\,
      I1 => \block_word_cnt[7]_i_4_n_0\,
      O => p_1_in(6)
    );
\block_word_cnt[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => rx_data_r_track(11),
      I1 => rx_data_r_track(13),
      I2 => rx_data_r_track(7),
      I3 => rx_data_r_track(0),
      O => \block_word_cnt[7]_i_10_n_0\
    );
\block_word_cnt[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rx_data_r_track(8),
      I1 => rx_data_r_track(4),
      O => \block_word_cnt[7]_i_11_n_0\
    );
\block_word_cnt[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => rx_data_r_track(10),
      I1 => rx_data_r_track(9),
      I2 => rx_data_r_track(12),
      I3 => rx_data_r_track(5),
      O => \block_word_cnt[7]_i_12_n_0\
    );
\block_word_cnt[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \block_word_cnt[7]_i_3__2_n_0\,
      I1 => \block_word_cnt_reg_n_0_[3]\,
      I2 => \block_word_cnt_reg_n_0_[7]\,
      I3 => \block_word_cnt_reg_n_0_[5]\,
      I4 => \block_word_cnt_reg_n_0_[6]\,
      O => \block_word_cnt[7]_i_1__0_n_0\
    );
\block_word_cnt[7]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[6]\,
      I1 => \block_word_cnt[7]_i_4_n_0\,
      I2 => \block_word_cnt_reg_n_0_[7]\,
      O => p_1_in(7)
    );
\block_word_cnt[7]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEEEFFFFFE"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[2]\,
      I1 => \block_word_cnt_reg_n_0_[0]\,
      I2 => \block_word_cnt[7]_i_5_n_0\,
      I3 => \block_word_cnt_reg_n_0_[1]\,
      I4 => \block_word_cnt_reg_n_0_[4]\,
      I5 => \block_word_cnt[7]_i_6_n_0\,
      O => \block_word_cnt[7]_i_3__2_n_0\
    );
\block_word_cnt[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[5]\,
      I1 => \block_word_cnt_reg_n_0_[1]\,
      I2 => \block_word_cnt_reg_n_0_[0]\,
      I3 => \block_word_cnt_reg_n_0_[2]\,
      I4 => \block_word_cnt_reg_n_0_[3]\,
      I5 => \block_word_cnt_reg_n_0_[4]\,
      O => \block_word_cnt[7]_i_4_n_0\
    );
\block_word_cnt[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \block_word_cnt[7]_i_7_n_0\,
      I1 => rx_data_r_track(12),
      I2 => rx_data_r_track(10),
      I3 => rx_data_r_track(13),
      I4 => \block_word_cnt[7]_i_8_n_0\,
      I5 => \block_word_cnt[7]_i_9_n_0\,
      O => \block_word_cnt[7]_i_5_n_0\
    );
\block_word_cnt[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \block_word_cnt[7]_i_10_n_0\,
      I1 => rx_data_r_track(14),
      I2 => rx_data_r_track(15),
      I3 => \block_word_cnt[7]_i_11_n_0\,
      I4 => \block_word_cnt[7]_i_12_n_0\,
      I5 => \block_word_cnt[7]_i_9_n_0\,
      O => \block_word_cnt[7]_i_6_n_0\
    );
\block_word_cnt[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFFFFF"
    )
        port map (
      I0 => rx_data_r_track(14),
      I1 => rx_data_r_track(15),
      I2 => rx_data_r_track(9),
      I3 => rx_data_r_track(5),
      I4 => rx_data_r_track(11),
      I5 => rx_data_r_track(7),
      O => \block_word_cnt[7]_i_7_n_0\
    );
\block_word_cnt[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => rx_data_r_track(8),
      I1 => rx_data_r_track(4),
      I2 => rx_data_r_track(0),
      O => \block_word_cnt[7]_i_8_n_0\
    );
\block_word_cnt[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => rx_data_r_track(2),
      I1 => rx_data_r_track(1),
      I2 => rx_data_r_track(3),
      I3 => rx_data_r_track(6),
      O => \block_word_cnt[7]_i_9_n_0\
    );
\block_word_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \block_word_cnt[7]_i_1__0_n_0\,
      D => p_1_in(0),
      Q => \block_word_cnt_reg_n_0_[0]\,
      R => block_word_cnt0
    );
\block_word_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \block_word_cnt[7]_i_1__0_n_0\,
      D => p_1_in(1),
      Q => \block_word_cnt_reg_n_0_[1]\,
      R => block_word_cnt0
    );
\block_word_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \block_word_cnt[7]_i_1__0_n_0\,
      D => p_1_in(2),
      Q => \block_word_cnt_reg_n_0_[2]\,
      R => block_word_cnt0
    );
\block_word_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \block_word_cnt[7]_i_1__0_n_0\,
      D => \block_word_cnt[3]_i_1_n_0\,
      Q => \block_word_cnt_reg_n_0_[3]\,
      R => block_word_cnt0
    );
\block_word_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \block_word_cnt[7]_i_1__0_n_0\,
      D => p_1_in(4),
      Q => \block_word_cnt_reg_n_0_[4]\,
      R => block_word_cnt0
    );
\block_word_cnt_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \block_word_cnt[4]_i_2__2_n_0\,
      I1 => \block_word_cnt[4]_i_3__0_n_0\,
      O => p_1_in(4),
      S => \block_word_cnt[5]_i_3_n_0\
    );
\block_word_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \block_word_cnt[7]_i_1__0_n_0\,
      D => \block_word_cnt[5]_i_1__2_n_0\,
      Q => \block_word_cnt_reg_n_0_[5]\,
      R => block_word_cnt0
    );
\block_word_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \block_word_cnt[7]_i_1__0_n_0\,
      D => p_1_in(6),
      Q => \block_word_cnt_reg_n_0_[6]\,
      R => block_word_cnt0
    );
\block_word_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \block_word_cnt[7]_i_1__0_n_0\,
      D => p_1_in(7),
      Q => \block_word_cnt_reg_n_0_[7]\,
      R => block_word_cnt0
    );
link_ctr0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => link_ctr0_carry_n_0,
      CO(2) => link_ctr0_carry_n_1,
      CO(1) => link_ctr0_carry_n_2,
      CO(0) => link_ctr0_carry_n_3,
      CYINIT => link_ctr_reg(0),
      DI(3 downto 2) => link_ctr_reg(3 downto 2),
      DI(1 downto 0) => B"10",
      O(3 downto 0) => data(4 downto 1),
      S(3) => \link_ctr0_carry_i_1__0_n_0\,
      S(2) => \link_ctr0_carry_i_2__0_n_0\,
      S(1) => \link_ctr0_carry_i_3__0_n_0\,
      S(0) => \link_ctr0_carry_i_4__0_n_0\
    );
\link_ctr0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => link_ctr0_carry_n_0,
      CO(3 downto 1) => \NLW_link_ctr0_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \link_ctr0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => link_ctr_reg(4),
      O(3 downto 2) => \NLW_link_ctr0_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => data(6 downto 5),
      S(3 downto 2) => B"00",
      S(1) => \link_ctr0_carry__0_i_1__0_n_0\,
      S(0) => \link_ctr0_carry__0_i_2__0_n_0\
    );
\link_ctr0_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => link_ctr_reg(5),
      I1 => link_ctr_reg(6),
      O => \link_ctr0_carry__0_i_1__0_n_0\
    );
\link_ctr0_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => link_ctr_reg(4),
      I1 => link_ctr_reg(5),
      O => \link_ctr0_carry__0_i_2__0_n_0\
    );
\link_ctr0_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => link_ctr_reg(3),
      I1 => link_ctr_reg(4),
      O => \link_ctr0_carry_i_1__0_n_0\
    );
\link_ctr0_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => link_ctr_reg(2),
      I1 => link_ctr_reg(3),
      O => \link_ctr0_carry_i_2__0_n_0\
    );
\link_ctr0_carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => link_ctr_reg(2),
      O => \link_ctr0_carry_i_3__0_n_0\
    );
\link_ctr0_carry_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => link_ctr_reg(1),
      O => \link_ctr0_carry_i_4__0_n_0\
    );
\link_ctr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => link_ctr_reg(0),
      O => p_0_in(0)
    );
\link_ctr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => data(1),
      I1 => \^gt1_track_data_i\,
      I2 => link_ctr_reg(0),
      I3 => link_ctr_reg(1),
      O => p_0_in(1)
    );
\link_ctr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => data(2),
      I1 => \^gt1_track_data_i\,
      I2 => link_ctr_reg(2),
      I3 => link_ctr_reg(0),
      I4 => link_ctr_reg(1),
      O => p_0_in(2)
    );
\link_ctr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => data(3),
      I1 => \^gt1_track_data_i\,
      I2 => link_ctr_reg(3),
      I3 => link_ctr_reg(2),
      I4 => link_ctr_reg(0),
      I5 => link_ctr_reg(1),
      O => p_0_in(3)
    );
\link_ctr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B88BB8"
    )
        port map (
      I0 => data(4),
      I1 => \^gt1_track_data_i\,
      I2 => link_ctr_reg(4),
      I3 => link_ctr_reg(3),
      I4 => \link_ctr[5]_i_2__0_n_0\,
      O => p_0_in(4)
    );
\link_ctr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BB8B8B8B8B8B8"
    )
        port map (
      I0 => data(5),
      I1 => \^gt1_track_data_i\,
      I2 => link_ctr_reg(5),
      I3 => \link_ctr[5]_i_2__0_n_0\,
      I4 => link_ctr_reg(3),
      I5 => link_ctr_reg(4),
      O => p_0_in(5)
    );
\link_ctr[5]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => link_ctr_reg(1),
      I1 => link_ctr_reg(0),
      I2 => link_ctr_reg(2),
      O => \link_ctr[5]_i_2__0_n_0\
    );
\link_ctr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000008AAAAAAAA"
    )
        port map (
      I0 => track_data_r,
      I1 => \link_ctr[6]_i_3__0_n_0\,
      I2 => link_ctr_reg(4),
      I3 => link_ctr_reg(3),
      I4 => link_ctr_reg(5),
      I5 => link_ctr_reg(6),
      O => link_ctr
    );
\link_ctr[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => data(6),
      I1 => \^gt1_track_data_i\,
      I2 => link_ctr_reg(6),
      I3 => link_ctr_reg(5),
      I4 => \link_ctr[6]_i_4__0_n_0\,
      O => p_0_in(6)
    );
\link_ctr[6]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => link_ctr_reg(1),
      I1 => link_ctr_reg(0),
      I2 => link_ctr_reg(2),
      O => \link_ctr[6]_i_3__0_n_0\
    );
\link_ctr[6]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => link_ctr_reg(4),
      I1 => link_ctr_reg(3),
      I2 => link_ctr_reg(1),
      I3 => link_ctr_reg(0),
      I4 => link_ctr_reg(2),
      O => \link_ctr[6]_i_4__0_n_0\
    );
\link_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => GT0_TXUSRCLK_OUT,
      CE => link_ctr,
      D => p_0_in(0),
      Q => link_ctr_reg(0),
      R => '0'
    );
\link_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => GT0_TXUSRCLK_OUT,
      CE => link_ctr,
      D => p_0_in(1),
      Q => link_ctr_reg(1),
      R => '0'
    );
\link_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => GT0_TXUSRCLK_OUT,
      CE => link_ctr,
      D => p_0_in(2),
      Q => link_ctr_reg(2),
      R => '0'
    );
\link_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => GT0_TXUSRCLK_OUT,
      CE => link_ctr,
      D => p_0_in(3),
      Q => link_ctr_reg(3),
      R => '0'
    );
\link_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => GT0_TXUSRCLK_OUT,
      CE => link_ctr,
      D => p_0_in(4),
      Q => link_ctr_reg(4),
      R => '0'
    );
\link_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => GT0_TXUSRCLK_OUT,
      CE => link_ctr,
      D => p_0_in(5),
      Q => link_ctr_reg(5),
      R => '0'
    );
\link_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => GT0_TXUSRCLK_OUT,
      CE => link_ctr,
      D => p_0_in(6),
      Q => link_ctr_reg(6),
      R => '0'
    );
\rx_data_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => rx_data_r(0),
      Q => rx_data_r2(0),
      R => '0'
    );
\rx_data_r2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => rx_data_r(10),
      Q => rx_data_r2(10),
      R => '0'
    );
\rx_data_r2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => rx_data_r(11),
      Q => rx_data_r2(11),
      R => '0'
    );
\rx_data_r2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => rx_data_r(12),
      Q => rx_data_r2(12),
      R => '0'
    );
\rx_data_r2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => rx_data_r(13),
      Q => rx_data_r2(13),
      R => '0'
    );
\rx_data_r2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => rx_data_r(14),
      Q => rx_data_r2(14),
      R => '0'
    );
\rx_data_r2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => rx_data_r(15),
      Q => rx_data_r2(15),
      R => '0'
    );
\rx_data_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => rx_data_r(1),
      Q => rx_data_r2(1),
      R => '0'
    );
\rx_data_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => rx_data_r(2),
      Q => rx_data_r2(2),
      R => '0'
    );
\rx_data_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => rx_data_r(3),
      Q => rx_data_r2(3),
      R => '0'
    );
\rx_data_r2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => rx_data_r(4),
      Q => rx_data_r2(4),
      R => '0'
    );
\rx_data_r2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => rx_data_r(5),
      Q => rx_data_r2(5),
      R => '0'
    );
\rx_data_r2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => rx_data_r(6),
      Q => rx_data_r2(6),
      R => '0'
    );
\rx_data_r2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => rx_data_r(7),
      Q => rx_data_r2(7),
      R => '0'
    );
\rx_data_r2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => rx_data_r(8),
      Q => rx_data_r2(8),
      R => '0'
    );
\rx_data_r2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => rx_data_r(9),
      Q => rx_data_r2(9),
      R => '0'
    );
\rx_data_r3[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_data_r2(8),
      I1 => \sel_reg_n_0_[0]\,
      I2 => rx_data_r2(0),
      O => p_0_in1_in(0)
    );
\rx_data_r3[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_data_r2(9),
      I1 => \sel_reg_n_0_[0]\,
      I2 => rx_data_r2(1),
      O => p_0_in1_in(1)
    );
\rx_data_r3[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_data_r2(10),
      I1 => \sel_reg_n_0_[0]\,
      I2 => rx_data_r2(2),
      O => p_0_in1_in(2)
    );
\rx_data_r3[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_data_r2(11),
      I1 => \sel_reg_n_0_[0]\,
      I2 => rx_data_r2(3),
      O => p_0_in1_in(3)
    );
\rx_data_r3[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_data_r2(12),
      I1 => \sel_reg_n_0_[0]\,
      I2 => rx_data_r2(4),
      O => p_0_in1_in(4)
    );
\rx_data_r3[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_data_r2(13),
      I1 => \sel_reg_n_0_[0]\,
      I2 => rx_data_r2(5),
      O => p_0_in1_in(5)
    );
\rx_data_r3[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_data_r2(14),
      I1 => \sel_reg_n_0_[0]\,
      I2 => rx_data_r2(6),
      O => p_0_in1_in(6)
    );
\rx_data_r3[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_data_r2(15),
      I1 => \sel_reg_n_0_[0]\,
      I2 => rx_data_r2(7),
      O => p_0_in1_in(7)
    );
\rx_data_r3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => p_0_in1_in(0),
      Q => rx_data_r3(0),
      R => system_reset_r2
    );
\rx_data_r3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => p_0_in1_in(1),
      Q => rx_data_r3(1),
      R => system_reset_r2
    );
\rx_data_r3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => p_0_in1_in(2),
      Q => rx_data_r3(2),
      R => system_reset_r2
    );
\rx_data_r3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => p_0_in1_in(3),
      Q => rx_data_r3(3),
      R => system_reset_r2
    );
\rx_data_r3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => p_0_in1_in(4),
      Q => rx_data_r3(4),
      R => system_reset_r2
    );
\rx_data_r3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => p_0_in1_in(5),
      Q => rx_data_r3(5),
      R => system_reset_r2
    );
\rx_data_r3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => p_0_in1_in(6),
      Q => rx_data_r3(6),
      R => system_reset_r2
    );
\rx_data_r3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => p_0_in1_in(7),
      Q => rx_data_r3(7),
      R => system_reset_r2
    );
rx_data_r3_reg_r: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => '1',
      Q => rx_data_r3_reg_r_n_0,
      R => system_reset_r2
    );
rx_data_r4_reg_r: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => rx_data_r3_reg_r_n_0,
      Q => rx_data_r4_reg_r_n_0,
      R => system_reset_r2
    );
\rx_data_r5_reg[0]_srl2___gt1_frame_check_rx_data_r4_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => GT0_TXUSRCLK_OUT,
      D => rx_data_r3(0),
      Q => \rx_data_r5_reg[0]_srl2___gt1_frame_check_rx_data_r4_reg_r_n_0\
    );
\rx_data_r5_reg[10]_srl3___gt1_frame_check_rx_data_r5_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => GT0_TXUSRCLK_OUT,
      D => p_0_in1_in(10),
      Q => \rx_data_r5_reg[10]_srl3___gt1_frame_check_rx_data_r5_reg_r_n_0\
    );
\rx_data_r5_reg[10]_srl3___gt1_frame_check_rx_data_r5_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_data_r(2),
      I1 => \sel_reg_n_0_[0]\,
      I2 => rx_data_r2(10),
      O => p_0_in1_in(10)
    );
\rx_data_r5_reg[11]_srl3___gt1_frame_check_rx_data_r5_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => GT0_TXUSRCLK_OUT,
      D => p_0_in1_in(11),
      Q => \rx_data_r5_reg[11]_srl3___gt1_frame_check_rx_data_r5_reg_r_n_0\
    );
\rx_data_r5_reg[11]_srl3___gt1_frame_check_rx_data_r5_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_data_r(3),
      I1 => \sel_reg_n_0_[0]\,
      I2 => rx_data_r2(11),
      O => p_0_in1_in(11)
    );
\rx_data_r5_reg[12]_srl3___gt1_frame_check_rx_data_r5_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => GT0_TXUSRCLK_OUT,
      D => p_0_in1_in(12),
      Q => \rx_data_r5_reg[12]_srl3___gt1_frame_check_rx_data_r5_reg_r_n_0\
    );
\rx_data_r5_reg[12]_srl3___gt1_frame_check_rx_data_r5_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_data_r(4),
      I1 => \sel_reg_n_0_[0]\,
      I2 => rx_data_r2(12),
      O => p_0_in1_in(12)
    );
\rx_data_r5_reg[13]_srl3___gt1_frame_check_rx_data_r5_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => GT0_TXUSRCLK_OUT,
      D => p_0_in1_in(13),
      Q => \rx_data_r5_reg[13]_srl3___gt1_frame_check_rx_data_r5_reg_r_n_0\
    );
\rx_data_r5_reg[13]_srl3___gt1_frame_check_rx_data_r5_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_data_r(5),
      I1 => \sel_reg_n_0_[0]\,
      I2 => rx_data_r2(13),
      O => p_0_in1_in(13)
    );
\rx_data_r5_reg[14]_srl3___gt1_frame_check_rx_data_r5_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => GT0_TXUSRCLK_OUT,
      D => p_0_in1_in(14),
      Q => \rx_data_r5_reg[14]_srl3___gt1_frame_check_rx_data_r5_reg_r_n_0\
    );
\rx_data_r5_reg[14]_srl3___gt1_frame_check_rx_data_r5_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_data_r(6),
      I1 => \sel_reg_n_0_[0]\,
      I2 => rx_data_r2(14),
      O => p_0_in1_in(14)
    );
\rx_data_r5_reg[15]_srl3___gt1_frame_check_rx_data_r5_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => GT0_TXUSRCLK_OUT,
      D => p_0_in1_in(15),
      Q => \rx_data_r5_reg[15]_srl3___gt1_frame_check_rx_data_r5_reg_r_n_0\
    );
\rx_data_r5_reg[15]_srl3___gt1_frame_check_rx_data_r5_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_data_r(7),
      I1 => \sel_reg_n_0_[0]\,
      I2 => rx_data_r2(15),
      O => p_0_in1_in(15)
    );
\rx_data_r5_reg[1]_srl2___gt1_frame_check_rx_data_r4_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => GT0_TXUSRCLK_OUT,
      D => rx_data_r3(1),
      Q => \rx_data_r5_reg[1]_srl2___gt1_frame_check_rx_data_r4_reg_r_n_0\
    );
\rx_data_r5_reg[2]_srl2___gt1_frame_check_rx_data_r4_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => GT0_TXUSRCLK_OUT,
      D => rx_data_r3(2),
      Q => \rx_data_r5_reg[2]_srl2___gt1_frame_check_rx_data_r4_reg_r_n_0\
    );
\rx_data_r5_reg[3]_srl2___gt1_frame_check_rx_data_r4_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => GT0_TXUSRCLK_OUT,
      D => rx_data_r3(3),
      Q => \rx_data_r5_reg[3]_srl2___gt1_frame_check_rx_data_r4_reg_r_n_0\
    );
\rx_data_r5_reg[4]_srl2___gt1_frame_check_rx_data_r4_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => GT0_TXUSRCLK_OUT,
      D => rx_data_r3(4),
      Q => \rx_data_r5_reg[4]_srl2___gt1_frame_check_rx_data_r4_reg_r_n_0\
    );
\rx_data_r5_reg[5]_srl2___gt1_frame_check_rx_data_r4_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => GT0_TXUSRCLK_OUT,
      D => rx_data_r3(5),
      Q => \rx_data_r5_reg[5]_srl2___gt1_frame_check_rx_data_r4_reg_r_n_0\
    );
\rx_data_r5_reg[6]_srl2___gt1_frame_check_rx_data_r4_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => GT0_TXUSRCLK_OUT,
      D => rx_data_r3(6),
      Q => \rx_data_r5_reg[6]_srl2___gt1_frame_check_rx_data_r4_reg_r_n_0\
    );
\rx_data_r5_reg[7]_srl2___gt1_frame_check_rx_data_r4_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => GT0_TXUSRCLK_OUT,
      D => rx_data_r3(7),
      Q => \rx_data_r5_reg[7]_srl2___gt1_frame_check_rx_data_r4_reg_r_n_0\
    );
\rx_data_r5_reg[8]_srl3___gt1_frame_check_rx_data_r5_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => GT0_TXUSRCLK_OUT,
      D => p_0_in1_in(8),
      Q => \rx_data_r5_reg[8]_srl3___gt1_frame_check_rx_data_r5_reg_r_n_0\
    );
\rx_data_r5_reg[8]_srl3___gt1_frame_check_rx_data_r5_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_data_r(0),
      I1 => \sel_reg_n_0_[0]\,
      I2 => rx_data_r2(8),
      O => p_0_in1_in(8)
    );
\rx_data_r5_reg[9]_srl3___gt1_frame_check_rx_data_r5_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => GT0_TXUSRCLK_OUT,
      D => p_0_in1_in(9),
      Q => \rx_data_r5_reg[9]_srl3___gt1_frame_check_rx_data_r5_reg_r_n_0\
    );
\rx_data_r5_reg[9]_srl3___gt1_frame_check_rx_data_r5_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_data_r(1),
      I1 => \sel_reg_n_0_[0]\,
      I2 => rx_data_r2(9),
      O => p_0_in1_in(9)
    );
rx_data_r5_reg_r: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => rx_data_r4_reg_r_n_0,
      Q => rx_data_r5_reg_r_n_0,
      R => system_reset_r2
    );
\rx_data_r6_reg[0]_gt1_frame_check_rx_data_r5_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r5_reg[0]_srl2___gt1_frame_check_rx_data_r4_reg_r_n_0\,
      Q => \rx_data_r6_reg[0]_gt1_frame_check_rx_data_r5_reg_r_n_0\,
      R => '0'
    );
\rx_data_r6_reg[10]_gt1_frame_check_rx_data_r6_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r5_reg[10]_srl3___gt1_frame_check_rx_data_r5_reg_r_n_0\,
      Q => \rx_data_r6_reg[10]_gt1_frame_check_rx_data_r6_reg_r_n_0\,
      R => '0'
    );
\rx_data_r6_reg[11]_gt1_frame_check_rx_data_r6_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r5_reg[11]_srl3___gt1_frame_check_rx_data_r5_reg_r_n_0\,
      Q => \rx_data_r6_reg[11]_gt1_frame_check_rx_data_r6_reg_r_n_0\,
      R => '0'
    );
\rx_data_r6_reg[12]_gt1_frame_check_rx_data_r6_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r5_reg[12]_srl3___gt1_frame_check_rx_data_r5_reg_r_n_0\,
      Q => \rx_data_r6_reg[12]_gt1_frame_check_rx_data_r6_reg_r_n_0\,
      R => '0'
    );
\rx_data_r6_reg[13]_gt1_frame_check_rx_data_r6_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r5_reg[13]_srl3___gt1_frame_check_rx_data_r5_reg_r_n_0\,
      Q => \rx_data_r6_reg[13]_gt1_frame_check_rx_data_r6_reg_r_n_0\,
      R => '0'
    );
\rx_data_r6_reg[14]_gt1_frame_check_rx_data_r6_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r5_reg[14]_srl3___gt1_frame_check_rx_data_r5_reg_r_n_0\,
      Q => \rx_data_r6_reg[14]_gt1_frame_check_rx_data_r6_reg_r_n_0\,
      R => '0'
    );
\rx_data_r6_reg[15]_gt1_frame_check_rx_data_r6_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r5_reg[15]_srl3___gt1_frame_check_rx_data_r5_reg_r_n_0\,
      Q => \rx_data_r6_reg[15]_gt1_frame_check_rx_data_r6_reg_r_n_0\,
      R => '0'
    );
\rx_data_r6_reg[1]_gt1_frame_check_rx_data_r5_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r5_reg[1]_srl2___gt1_frame_check_rx_data_r4_reg_r_n_0\,
      Q => \rx_data_r6_reg[1]_gt1_frame_check_rx_data_r5_reg_r_n_0\,
      R => '0'
    );
\rx_data_r6_reg[2]_gt1_frame_check_rx_data_r5_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r5_reg[2]_srl2___gt1_frame_check_rx_data_r4_reg_r_n_0\,
      Q => \rx_data_r6_reg[2]_gt1_frame_check_rx_data_r5_reg_r_n_0\,
      R => '0'
    );
\rx_data_r6_reg[3]_gt1_frame_check_rx_data_r5_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r5_reg[3]_srl2___gt1_frame_check_rx_data_r4_reg_r_n_0\,
      Q => \rx_data_r6_reg[3]_gt1_frame_check_rx_data_r5_reg_r_n_0\,
      R => '0'
    );
\rx_data_r6_reg[4]_gt1_frame_check_rx_data_r5_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r5_reg[4]_srl2___gt1_frame_check_rx_data_r4_reg_r_n_0\,
      Q => \rx_data_r6_reg[4]_gt1_frame_check_rx_data_r5_reg_r_n_0\,
      R => '0'
    );
\rx_data_r6_reg[5]_gt1_frame_check_rx_data_r5_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r5_reg[5]_srl2___gt1_frame_check_rx_data_r4_reg_r_n_0\,
      Q => \rx_data_r6_reg[5]_gt1_frame_check_rx_data_r5_reg_r_n_0\,
      R => '0'
    );
\rx_data_r6_reg[6]_gt1_frame_check_rx_data_r5_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r5_reg[6]_srl2___gt1_frame_check_rx_data_r4_reg_r_n_0\,
      Q => \rx_data_r6_reg[6]_gt1_frame_check_rx_data_r5_reg_r_n_0\,
      R => '0'
    );
\rx_data_r6_reg[7]_gt1_frame_check_rx_data_r5_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r5_reg[7]_srl2___gt1_frame_check_rx_data_r4_reg_r_n_0\,
      Q => \rx_data_r6_reg[7]_gt1_frame_check_rx_data_r5_reg_r_n_0\,
      R => '0'
    );
\rx_data_r6_reg[8]_gt1_frame_check_rx_data_r6_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r5_reg[8]_srl3___gt1_frame_check_rx_data_r5_reg_r_n_0\,
      Q => \rx_data_r6_reg[8]_gt1_frame_check_rx_data_r6_reg_r_n_0\,
      R => '0'
    );
\rx_data_r6_reg[9]_gt1_frame_check_rx_data_r6_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r5_reg[9]_srl3___gt1_frame_check_rx_data_r5_reg_r_n_0\,
      Q => \rx_data_r6_reg[9]_gt1_frame_check_rx_data_r6_reg_r_n_0\,
      R => '0'
    );
rx_data_r6_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rx_data_r6_reg[15]_gt1_frame_check_rx_data_r6_reg_r_n_0\,
      I1 => rx_data_r6_reg_r_n_0,
      O => rx_data_r6_reg_gate_n_0
    );
\rx_data_r6_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rx_data_r6_reg[14]_gt1_frame_check_rx_data_r6_reg_r_n_0\,
      I1 => rx_data_r6_reg_r_n_0,
      O => \rx_data_r6_reg_gate__0_n_0\
    );
\rx_data_r6_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rx_data_r6_reg[13]_gt1_frame_check_rx_data_r6_reg_r_n_0\,
      I1 => rx_data_r6_reg_r_n_0,
      O => \rx_data_r6_reg_gate__1_n_0\
    );
\rx_data_r6_reg_gate__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rx_data_r6_reg[4]_gt1_frame_check_rx_data_r5_reg_r_n_0\,
      I1 => rx_data_r5_reg_r_n_0,
      O => \rx_data_r6_reg_gate__10_n_0\
    );
\rx_data_r6_reg_gate__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rx_data_r6_reg[3]_gt1_frame_check_rx_data_r5_reg_r_n_0\,
      I1 => rx_data_r5_reg_r_n_0,
      O => \rx_data_r6_reg_gate__11_n_0\
    );
\rx_data_r6_reg_gate__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rx_data_r6_reg[2]_gt1_frame_check_rx_data_r5_reg_r_n_0\,
      I1 => rx_data_r5_reg_r_n_0,
      O => \rx_data_r6_reg_gate__12_n_0\
    );
\rx_data_r6_reg_gate__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rx_data_r6_reg[1]_gt1_frame_check_rx_data_r5_reg_r_n_0\,
      I1 => rx_data_r5_reg_r_n_0,
      O => \rx_data_r6_reg_gate__13_n_0\
    );
\rx_data_r6_reg_gate__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rx_data_r6_reg[0]_gt1_frame_check_rx_data_r5_reg_r_n_0\,
      I1 => rx_data_r5_reg_r_n_0,
      O => \rx_data_r6_reg_gate__14_n_0\
    );
\rx_data_r6_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rx_data_r6_reg[12]_gt1_frame_check_rx_data_r6_reg_r_n_0\,
      I1 => rx_data_r6_reg_r_n_0,
      O => \rx_data_r6_reg_gate__2_n_0\
    );
\rx_data_r6_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rx_data_r6_reg[11]_gt1_frame_check_rx_data_r6_reg_r_n_0\,
      I1 => rx_data_r6_reg_r_n_0,
      O => \rx_data_r6_reg_gate__3_n_0\
    );
\rx_data_r6_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rx_data_r6_reg[10]_gt1_frame_check_rx_data_r6_reg_r_n_0\,
      I1 => rx_data_r6_reg_r_n_0,
      O => \rx_data_r6_reg_gate__4_n_0\
    );
\rx_data_r6_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rx_data_r6_reg[9]_gt1_frame_check_rx_data_r6_reg_r_n_0\,
      I1 => rx_data_r6_reg_r_n_0,
      O => \rx_data_r6_reg_gate__5_n_0\
    );
\rx_data_r6_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rx_data_r6_reg[8]_gt1_frame_check_rx_data_r6_reg_r_n_0\,
      I1 => rx_data_r6_reg_r_n_0,
      O => \rx_data_r6_reg_gate__6_n_0\
    );
\rx_data_r6_reg_gate__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rx_data_r6_reg[7]_gt1_frame_check_rx_data_r5_reg_r_n_0\,
      I1 => rx_data_r5_reg_r_n_0,
      O => \rx_data_r6_reg_gate__7_n_0\
    );
\rx_data_r6_reg_gate__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rx_data_r6_reg[6]_gt1_frame_check_rx_data_r5_reg_r_n_0\,
      I1 => rx_data_r5_reg_r_n_0,
      O => \rx_data_r6_reg_gate__8_n_0\
    );
\rx_data_r6_reg_gate__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rx_data_r6_reg[5]_gt1_frame_check_rx_data_r5_reg_r_n_0\,
      I1 => rx_data_r5_reg_r_n_0,
      O => \rx_data_r6_reg_gate__9_n_0\
    );
rx_data_r6_reg_r: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => rx_data_r5_reg_r_n_0,
      Q => rx_data_r6_reg_r_n_0,
      R => system_reset_r2
    );
\rx_data_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => D(0),
      Q => rx_data_r(0),
      R => '0'
    );
\rx_data_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => D(10),
      Q => rx_data_r(10),
      R => '0'
    );
\rx_data_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => D(11),
      Q => rx_data_r(11),
      R => '0'
    );
\rx_data_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => D(12),
      Q => rx_data_r(12),
      R => '0'
    );
\rx_data_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => D(13),
      Q => rx_data_r(13),
      R => '0'
    );
\rx_data_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => D(14),
      Q => rx_data_r(14),
      R => '0'
    );
\rx_data_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => D(15),
      Q => rx_data_r(15),
      R => '0'
    );
\rx_data_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => D(1),
      Q => rx_data_r(1),
      R => '0'
    );
\rx_data_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => D(2),
      Q => rx_data_r(2),
      R => '0'
    );
\rx_data_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => D(3),
      Q => rx_data_r(3),
      R => '0'
    );
\rx_data_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => D(4),
      Q => rx_data_r(4),
      R => '0'
    );
\rx_data_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => D(5),
      Q => rx_data_r(5),
      R => '0'
    );
\rx_data_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => D(6),
      Q => rx_data_r(6),
      R => '0'
    );
\rx_data_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => D(7),
      Q => rx_data_r(7),
      R => '0'
    );
\rx_data_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => D(8),
      Q => rx_data_r(8),
      R => '0'
    );
\rx_data_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => D(9),
      Q => rx_data_r(9),
      R => '0'
    );
\rx_data_r_track_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r6_reg_gate__14_n_0\,
      Q => rx_data_r_track(0),
      R => system_reset_r2
    );
\rx_data_r_track_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r6_reg_gate__4_n_0\,
      Q => rx_data_r_track(10),
      R => system_reset_r2
    );
\rx_data_r_track_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r6_reg_gate__3_n_0\,
      Q => rx_data_r_track(11),
      R => system_reset_r2
    );
\rx_data_r_track_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r6_reg_gate__2_n_0\,
      Q => rx_data_r_track(12),
      R => system_reset_r2
    );
\rx_data_r_track_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r6_reg_gate__1_n_0\,
      Q => rx_data_r_track(13),
      R => system_reset_r2
    );
\rx_data_r_track_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r6_reg_gate__0_n_0\,
      Q => rx_data_r_track(14),
      R => system_reset_r2
    );
\rx_data_r_track_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => rx_data_r6_reg_gate_n_0,
      Q => rx_data_r_track(15),
      R => system_reset_r2
    );
\rx_data_r_track_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r6_reg_gate__13_n_0\,
      Q => rx_data_r_track(1),
      R => system_reset_r2
    );
\rx_data_r_track_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r6_reg_gate__12_n_0\,
      Q => rx_data_r_track(2),
      R => system_reset_r2
    );
\rx_data_r_track_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r6_reg_gate__11_n_0\,
      Q => rx_data_r_track(3),
      R => system_reset_r2
    );
\rx_data_r_track_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r6_reg_gate__10_n_0\,
      Q => rx_data_r_track(4),
      R => system_reset_r2
    );
\rx_data_r_track_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r6_reg_gate__9_n_0\,
      Q => rx_data_r_track(5),
      R => system_reset_r2
    );
\rx_data_r_track_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r6_reg_gate__8_n_0\,
      Q => rx_data_r_track(6),
      R => system_reset_r2
    );
\rx_data_r_track_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r6_reg_gate__7_n_0\,
      Q => rx_data_r_track(7),
      R => system_reset_r2
    );
\rx_data_r_track_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r6_reg_gate__6_n_0\,
      Q => rx_data_r_track(8),
      R => system_reset_r2
    );
\rx_data_r_track_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r6_reg_gate__5_n_0\,
      Q => rx_data_r_track(9),
      R => system_reset_r2
    );
\rx_fifo_in_reg[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF6FFFBFFF6"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[1]\,
      I1 => \block_word_cnt_reg_n_0_[4]\,
      I2 => \rx_fifo_in_reg[15]_i_2__0_n_0\,
      I3 => \block_word_cnt_reg_n_0_[3]\,
      I4 => \block_word_cnt_reg_n_0_[2]\,
      I5 => \block_word_cnt_reg_n_0_[0]\,
      O => \rx_fifo_in_reg[15]_i_1__0_n_0\
    );
\rx_fifo_in_reg[15]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[6]\,
      I1 => \block_word_cnt_reg_n_0_[5]\,
      I2 => \block_word_cnt_reg_n_0_[7]\,
      O => \rx_fifo_in_reg[15]_i_2__0_n_0\
    );
\rx_fifo_in_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \rx_fifo_in_reg[15]_i_1__0_n_0\,
      D => rx_data_r_track(0),
      Q => rx_fifo_in_reg(0),
      R => block_word_cnt0
    );
\rx_fifo_in_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \rx_fifo_in_reg[15]_i_1__0_n_0\,
      D => rx_data_r_track(10),
      Q => rx_fifo_in_reg(10),
      R => block_word_cnt0
    );
\rx_fifo_in_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \rx_fifo_in_reg[15]_i_1__0_n_0\,
      D => rx_data_r_track(11),
      Q => rx_fifo_in_reg(11),
      R => block_word_cnt0
    );
\rx_fifo_in_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \rx_fifo_in_reg[15]_i_1__0_n_0\,
      D => rx_data_r_track(12),
      Q => rx_fifo_in_reg(12),
      R => block_word_cnt0
    );
\rx_fifo_in_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \rx_fifo_in_reg[15]_i_1__0_n_0\,
      D => rx_data_r_track(13),
      Q => rx_fifo_in_reg(13),
      R => block_word_cnt0
    );
\rx_fifo_in_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \rx_fifo_in_reg[15]_i_1__0_n_0\,
      D => rx_data_r_track(14),
      Q => rx_fifo_in_reg(14),
      R => block_word_cnt0
    );
\rx_fifo_in_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \rx_fifo_in_reg[15]_i_1__0_n_0\,
      D => rx_data_r_track(15),
      Q => rx_fifo_in_reg(15),
      R => block_word_cnt0
    );
\rx_fifo_in_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \rx_fifo_in_reg[15]_i_1__0_n_0\,
      D => rx_data_r_track(1),
      Q => rx_fifo_in_reg(1),
      R => block_word_cnt0
    );
\rx_fifo_in_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \rx_fifo_in_reg[15]_i_1__0_n_0\,
      D => rx_data_r_track(2),
      Q => rx_fifo_in_reg(2),
      R => block_word_cnt0
    );
\rx_fifo_in_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \rx_fifo_in_reg[15]_i_1__0_n_0\,
      D => rx_data_r_track(3),
      Q => rx_fifo_in_reg(3),
      R => block_word_cnt0
    );
\rx_fifo_in_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \rx_fifo_in_reg[15]_i_1__0_n_0\,
      D => rx_data_r_track(4),
      Q => rx_fifo_in_reg(4),
      R => block_word_cnt0
    );
\rx_fifo_in_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \rx_fifo_in_reg[15]_i_1__0_n_0\,
      D => rx_data_r_track(5),
      Q => rx_fifo_in_reg(5),
      R => block_word_cnt0
    );
\rx_fifo_in_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \rx_fifo_in_reg[15]_i_1__0_n_0\,
      D => rx_data_r_track(6),
      Q => rx_fifo_in_reg(6),
      R => block_word_cnt0
    );
\rx_fifo_in_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \rx_fifo_in_reg[15]_i_1__0_n_0\,
      D => rx_data_r_track(7),
      Q => rx_fifo_in_reg(7),
      R => block_word_cnt0
    );
\rx_fifo_in_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \rx_fifo_in_reg[15]_i_1__0_n_0\,
      D => rx_data_r_track(8),
      Q => rx_fifo_in_reg(8),
      R => block_word_cnt0
    );
\rx_fifo_in_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \rx_fifo_in_reg[15]_i_1__0_n_0\,
      D => rx_data_r_track(9),
      Q => rx_fifo_in_reg(9),
      R => block_word_cnt0
    );
rx_fifo_rd_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FE020202"
    )
        port map (
      I0 => rx_fifo_rd_en_reg_n_0,
      I1 => rx_fifo_rd_en_i_2_n_0,
      I2 => rx_fifo_rd_en_i_3_n_0,
      I3 => \rx_fifo_valid_i_3__0_n_0\,
      I4 => rx_fifo_valid,
      I5 => block_word_cnt0,
      O => rx_fifo_rd_en_i_1_n_0
    );
rx_fifo_rd_en_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFC0FFCF8"
    )
        port map (
      I0 => block_word_cnt(1),
      I1 => \block_word_cnt_reg_n_0_[0]\,
      I2 => \block_word_cnt_reg_n_0_[1]\,
      I3 => \block_word_cnt_reg_n_0_[2]\,
      I4 => \block_word_cnt_reg_n_0_[4]\,
      I5 => rx_fifo_rd_en_i_4_n_0,
      O => rx_fifo_rd_en_i_2_n_0
    );
rx_fifo_rd_en_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => \block_word_cnt[7]_i_5_n_0\,
      I1 => \block_word_cnt_reg_n_0_[1]\,
      I2 => \block_word_cnt[7]_i_6_n_0\,
      I3 => \block_word_cnt_reg_n_0_[0]\,
      I4 => \block_word_cnt_reg_n_0_[2]\,
      O => rx_fifo_rd_en_i_3_n_0
    );
rx_fifo_rd_en_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFEFE"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[7]\,
      I1 => \block_word_cnt_reg_n_0_[5]\,
      I2 => \block_word_cnt_reg_n_0_[6]\,
      I3 => \block_word_cnt_reg_n_0_[4]\,
      I4 => \block_word_cnt_reg_n_0_[3]\,
      I5 => \block_word_cnt_reg_n_0_[2]\,
      O => rx_fifo_rd_en_i_4_n_0
    );
rx_fifo_rd_en_reg: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => rx_fifo_rd_en_i_1_n_0,
      Q => rx_fifo_rd_en_reg_n_0,
      R => '0'
    );
rx_fifo_rst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => TEST_RESET,
      I1 => system_reset_r2,
      O => block_word_cnt0
    );
rx_fifo_rst_reg: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => block_word_cnt0,
      Q => rx_fifo_rst,
      R => '0'
    );
\rx_fifo_valid_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000AE"
    )
        port map (
      I0 => rx_fifo_valid,
      I1 => \rx_fifo_valid_i_2__0_n_0\,
      I2 => \rx_fifo_valid_i_3__0_n_0\,
      I3 => system_reset_r2,
      I4 => TEST_RESET,
      O => \rx_fifo_valid_i_1__0_n_0\
    );
\rx_fifo_valid_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \block_word_cnt[7]_i_6_n_0\,
      I1 => \block_word_cnt_reg_n_0_[1]\,
      I2 => \block_word_cnt_reg_n_0_[0]\,
      O => \rx_fifo_valid_i_2__0_n_0\
    );
\rx_fifo_valid_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[7]\,
      I1 => \block_word_cnt_reg_n_0_[5]\,
      I2 => \block_word_cnt_reg_n_0_[6]\,
      I3 => \block_word_cnt_reg_n_0_[4]\,
      I4 => \block_word_cnt_reg_n_0_[2]\,
      I5 => \block_word_cnt_reg_n_0_[3]\,
      O => \rx_fifo_valid_i_3__0_n_0\
    );
rx_fifo_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_fifo_valid_i_1__0_n_0\,
      Q => rx_fifo_valid,
      R => '0'
    );
rx_fifo_wr_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFE02FE"
    )
        port map (
      I0 => rx_fifo_wr_en,
      I1 => \rx_fifo_valid_i_2__0_n_0\,
      I2 => \rx_fifo_in_reg[15]_i_1__0_n_0\,
      I3 => \block_word_cnt_reg_n_0_[1]\,
      I4 => \rx_fifo_valid_i_3__0_n_0\,
      I5 => block_word_cnt0,
      O => rx_fifo_wr_en_i_1_n_0
    );
rx_fifo_wr_en_reg: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => rx_fifo_wr_en_i_1_n_0,
      Q => rx_fifo_wr_en,
      R => '0'
    );
rx_word_fifo_inst_1: entity work.gtx3g_bert_0_rx_word_fifo
     port map (
      clk => GT0_TXUSRCLK_OUT,
      din(15 downto 0) => rx_fifo_in_reg(15 downto 0),
      dout(15 downto 0) => rx_fifo_out(15 downto 0),
      empty => NLW_rx_word_fifo_inst_1_empty_UNCONNECTED,
      full => NLW_rx_word_fifo_inst_1_full_UNCONNECTED,
      rd_en => rx_fifo_rd_en_reg_n_0,
      srst => rx_fifo_rst,
      wr_en => rx_fifo_wr_en
    );
\rxctrl_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rxctrl_r_reg_n_0_[0]\,
      Q => rxctrl_r2(0),
      R => system_reset_r2
    );
\rxctrl_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => p_1_in5_in,
      Q => rxctrl_r2(1),
      R => system_reset_r2
    );
\rxctrl_r3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => rxctrl_r2(0),
      Q => rxctrl_r3(0),
      R => system_reset_r2
    );
\rxctrl_r3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => rxctrl_r2(1),
      Q => rxctrl_r3(1),
      R => system_reset_r2
    );
\rxctrl_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => gtrxreset_i_reg(0),
      Q => \rxctrl_r_reg_n_0_[0]\,
      R => '0'
    );
\rxctrl_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => gtrxreset_i_reg(1),
      Q => p_1_in5_in,
      R => '0'
    );
\sel[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AEAE00AE"
    )
        port map (
      I0 => \sel_reg_n_0_[0]\,
      I1 => \sel[0]_i_2__0_n_0\,
      I2 => \sel[0]_i_3__0_n_0\,
      I3 => \sel[0]_i_4__0_n_0\,
      I4 => \sel[0]_i_5__0_n_0\,
      I5 => system_reset_r2,
      O => \sel[0]_i_1__0_n_0\
    );
\sel[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => rx_data_r(14),
      I1 => begin_r,
      I2 => rx_data_r(13),
      I3 => rx_data_r(11),
      O => \sel[0]_i_2__0_n_0\
    );
\sel[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFFFFFFFFF"
    )
        port map (
      I0 => rx_data_r(10),
      I1 => rx_data_r(9),
      I2 => rx_data_r(15),
      I3 => rx_data_r(12),
      I4 => rx_data_r(8),
      I5 => p_1_in5_in,
      O => \sel[0]_i_3__0_n_0\
    );
\sel[0]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => rx_data_r(3),
      I1 => begin_r,
      I2 => \rxctrl_r_reg_n_0_[0]\,
      I3 => rx_data_r(1),
      O => \sel[0]_i_4__0_n_0\
    );
\sel[0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFFFFFFFFF"
    )
        port map (
      I0 => rx_data_r(5),
      I1 => rx_data_r(0),
      I2 => rx_data_r(4),
      I3 => rx_data_r(2),
      I4 => rx_data_r(6),
      I5 => rx_data_r(7),
      O => \sel[0]_i_5__0_n_0\
    );
\sel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \sel[0]_i_1__0_n_0\,
      Q => \sel_reg_n_0_[0]\,
      R => '0'
    );
\sm_link_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => track_data_r,
      I1 => \^gt1_track_data_i\,
      I2 => \sm_link_i_2__0_n_0\,
      O => \sm_link_i_1__0_n_0\
    );
\sm_link_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8AAAA"
    )
        port map (
      I0 => link_ctr_reg(6),
      I1 => link_ctr_reg(5),
      I2 => link_ctr_reg(3),
      I3 => link_ctr_reg(4),
      I4 => \link_ctr[6]_i_3__0_n_0\,
      O => \sm_link_i_2__0_n_0\
    );
sm_link_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \sm_link_i_1__0_n_0\,
      Q => \^gt1_track_data_i\,
      R => '0'
    );
\start_of_packet_detected_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => rx_data_r3(1),
      I1 => rx_data_r3(6),
      I2 => \start_of_packet_detected_r_i_2__0_n_0\,
      I3 => rx_data_r3(0),
      I4 => rx_data_r3(2),
      I5 => rx_data_r3(7),
      O => \start_of_packet_detected_r_i_1__0_n_0\
    );
\start_of_packet_detected_r_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777FFFFF"
    )
        port map (
      I0 => rx_data_r3(4),
      I1 => rx_data_r3(3),
      I2 => rxctrl_r3(1),
      I3 => rxctrl_r3(0),
      I4 => rx_data_r3(5),
      O => \start_of_packet_detected_r_i_2__0_n_0\
    );
start_of_packet_detected_r_reg: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \start_of_packet_detected_r_i_1__0_n_0\,
      Q => start_of_packet_detected_r,
      R => '0'
    );
system_reset_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => system_reset_r,
      Q => system_reset_r2,
      R => '0'
    );
system_reset_r_reg: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => gt1_rx_system_reset_c,
      Q => system_reset_r,
      R => '0'
    );
\track_data_r_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => track_data_r,
      I1 => start_of_packet_detected_r,
      I2 => begin_r,
      O => next_track_data_c
    );
track_data_r_reg: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => next_track_data_c,
      Q => track_data_r,
      R => system_reset_r2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \gtx3g_bert_0_gtx3g_GT_FRAME_CHECK__xdcDup__1\ is
  port (
    gt0_rxpcommaalignen_in : out STD_LOGIC;
    DATA_COUNT_OUT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    PATTERN_ERROR_COUNT_OUT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt0_track_data_i : out STD_LOGIC;
    TEST_OVER_OUT : out STD_LOGIC;
    PATTERN_ERROR_OUT : out STD_LOGIC;
    TRACK_DATA_OUT : out STD_LOGIC;
    BLOCK_ERROR_OUT : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GT0_TXUSRCLK_OUT : in STD_LOGIC;
    TEST_RESET : in STD_LOGIC;
    ECC_CODE_EN : in STD_LOGIC;
    gt1_track_data_i : in STD_LOGIC;
    PATTERN_MODE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : in STD_LOGIC;
    RXDATA_OUT : in STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \gtx3g_bert_0_gtx3g_GT_FRAME_CHECK__xdcDup__1\ : entity is "gtx3g_GT_FRAME_CHECK";
end \gtx3g_bert_0_gtx3g_GT_FRAME_CHECK__xdcDup__1\;

architecture STRUCTURE of \gtx3g_bert_0_gtx3g_GT_FRAME_CHECK__xdcDup__1\ is
  signal \^block_error_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^data_count_out\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^pattern_error_count_out\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^pattern_error_out\ : STD_LOGIC;
  signal \^test_over_out\ : STD_LOGIC;
  signal begin_r : STD_LOGIC;
  signal \block_error_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \block_error_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \block_error_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \block_error_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \block_error_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \block_error_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \block_error_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \block_error_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \block_error_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \block_error_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \block_error_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal block_word_cnt0 : STD_LOGIC;
  signal \block_word_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \block_word_cnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \block_word_cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \block_word_cnt[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \block_word_cnt[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \block_word_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \block_word_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \block_word_cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \block_word_cnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \block_word_cnt[7]_i_3_n_0\ : STD_LOGIC;
  signal \block_word_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \block_word_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \block_word_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \block_word_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \block_word_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \block_word_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \block_word_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \block_word_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal correct_mask_valid : STD_LOGIC;
  signal correct_mask_valid_i_1_n_0 : STD_LOGIC;
  signal correct_mask_valid_i_2_n_0 : STD_LOGIC;
  signal data : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal data_word_cnt : STD_LOGIC;
  signal \data_word_cnt[11]_i_2_n_0\ : STD_LOGIC;
  signal \data_word_cnt[11]_i_3_n_0\ : STD_LOGIC;
  signal \data_word_cnt[11]_i_4_n_0\ : STD_LOGIC;
  signal \data_word_cnt[11]_i_5_n_0\ : STD_LOGIC;
  signal \data_word_cnt[15]_i_2_n_0\ : STD_LOGIC;
  signal \data_word_cnt[15]_i_3_n_0\ : STD_LOGIC;
  signal \data_word_cnt[15]_i_4_n_0\ : STD_LOGIC;
  signal \data_word_cnt[15]_i_5_n_0\ : STD_LOGIC;
  signal \data_word_cnt[19]_i_2_n_0\ : STD_LOGIC;
  signal \data_word_cnt[19]_i_3_n_0\ : STD_LOGIC;
  signal \data_word_cnt[19]_i_4_n_0\ : STD_LOGIC;
  signal \data_word_cnt[19]_i_5_n_0\ : STD_LOGIC;
  signal \data_word_cnt[23]_i_2_n_0\ : STD_LOGIC;
  signal \data_word_cnt[23]_i_3_n_0\ : STD_LOGIC;
  signal \data_word_cnt[23]_i_4_n_0\ : STD_LOGIC;
  signal \data_word_cnt[23]_i_5_n_0\ : STD_LOGIC;
  signal \data_word_cnt[27]_i_2_n_0\ : STD_LOGIC;
  signal \data_word_cnt[27]_i_3_n_0\ : STD_LOGIC;
  signal \data_word_cnt[27]_i_4_n_0\ : STD_LOGIC;
  signal \data_word_cnt[27]_i_5_n_0\ : STD_LOGIC;
  signal \data_word_cnt[31]_i_10_n_0\ : STD_LOGIC;
  signal \data_word_cnt[31]_i_11_n_0\ : STD_LOGIC;
  signal \data_word_cnt[31]_i_12_n_0\ : STD_LOGIC;
  signal \data_word_cnt[31]_i_13_n_0\ : STD_LOGIC;
  signal \data_word_cnt[31]_i_14_n_0\ : STD_LOGIC;
  signal \data_word_cnt[31]_i_15_n_0\ : STD_LOGIC;
  signal \data_word_cnt[31]_i_4_n_0\ : STD_LOGIC;
  signal \data_word_cnt[31]_i_5_n_0\ : STD_LOGIC;
  signal \data_word_cnt[31]_i_6_n_0\ : STD_LOGIC;
  signal \data_word_cnt[31]_i_7_n_0\ : STD_LOGIC;
  signal \data_word_cnt[31]_i_8_n_0\ : STD_LOGIC;
  signal \data_word_cnt[31]_i_9_n_0\ : STD_LOGIC;
  signal \data_word_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \data_word_cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \data_word_cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \data_word_cnt[3]_i_5_n_0\ : STD_LOGIC;
  signal \data_word_cnt[7]_i_2_n_0\ : STD_LOGIC;
  signal \data_word_cnt[7]_i_3_n_0\ : STD_LOGIC;
  signal \data_word_cnt[7]_i_4_n_0\ : STD_LOGIC;
  signal \data_word_cnt[7]_i_5_n_0\ : STD_LOGIC;
  signal \data_word_cnt_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \data_word_cnt_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \data_word_cnt_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \data_word_cnt_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \data_word_cnt_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \data_word_cnt_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \data_word_cnt_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \data_word_cnt_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \data_word_cnt_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \data_word_cnt_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \data_word_cnt_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \data_word_cnt_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \data_word_cnt_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \data_word_cnt_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \data_word_cnt_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \data_word_cnt_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \data_word_cnt_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \data_word_cnt_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \data_word_cnt_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \data_word_cnt_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \data_word_cnt_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \data_word_cnt_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \data_word_cnt_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \data_word_cnt_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \data_word_cnt_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \data_word_cnt_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \data_word_cnt_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \data_word_cnt_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \data_word_cnt_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \data_word_cnt_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \data_word_cnt_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \data_word_cnt_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \data_word_cnt_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \data_word_cnt_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \data_word_cnt_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \data_word_cnt_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \data_word_cnt_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \data_word_cnt_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \data_word_cnt_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \data_word_cnt_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \data_word_cnt_reg[31]_i_3_n_1\ : STD_LOGIC;
  signal \data_word_cnt_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \data_word_cnt_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \data_word_cnt_reg[31]_i_3_n_4\ : STD_LOGIC;
  signal \data_word_cnt_reg[31]_i_3_n_5\ : STD_LOGIC;
  signal \data_word_cnt_reg[31]_i_3_n_6\ : STD_LOGIC;
  signal \data_word_cnt_reg[31]_i_3_n_7\ : STD_LOGIC;
  signal \data_word_cnt_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_word_cnt_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \data_word_cnt_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \data_word_cnt_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \data_word_cnt_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \data_word_cnt_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \data_word_cnt_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \data_word_cnt_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \data_word_cnt_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \data_word_cnt_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \data_word_cnt_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \data_word_cnt_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \data_word_cnt_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \data_word_cnt_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \data_word_cnt_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \data_word_cnt_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal data_word_valid : STD_LOGIC;
  signal data_word_valid_i_1_n_0 : STD_LOGIC;
  signal data_word_valid_i_2_n_0 : STD_LOGIC;
  signal data_word_valid_i_3_n_0 : STD_LOGIC;
  signal data_word_valid_i_4_n_0 : STD_LOGIC;
  signal encoder_rst_i_1_n_0 : STD_LOGIC;
  signal encoder_rst_i_2_n_0 : STD_LOGIC;
  signal encoder_rst_i_3_n_0 : STD_LOGIC;
  signal encoder_rst_i_4_n_0 : STD_LOGIC;
  signal encoder_rst_i_5_n_0 : STD_LOGIC;
  signal encoder_rst_reg_n_0 : STD_LOGIC;
  signal gt0_rx_system_reset_c : STD_LOGIC;
  signal \^gt0_track_data_i\ : STD_LOGIC;
  signal hor_correct_mask : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal hor_correct_mask0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \hor_correct_mask[15]_i_1_n_0\ : STD_LOGIC;
  signal \hor_correct_mask_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \hor_correct_mask_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \hor_correct_mask_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \hor_correct_mask_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \hor_correct_mask_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \hor_correct_mask_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \hor_correct_mask_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \hor_correct_mask_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \hor_correct_mask_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \hor_correct_mask_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \hor_correct_mask_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \hor_correct_mask_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \hor_correct_mask_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \hor_correct_mask_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \hor_correct_mask_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \hor_correct_mask_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \hor_correct_mask_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \hor_correct_mask_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \hor_correct_mask_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \hor_correct_mask_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \hor_correct_mask_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \hor_correct_mask_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \hor_correct_mask_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \hor_correct_mask_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \hor_correct_mask_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \hor_correct_mask_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \hor_correct_mask_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \hor_correct_mask_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \hor_correct_mask_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \hor_correct_mask_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \hor_correct_mask_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \hor_correct_mask_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \hor_correct_mask_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal link_ctr : STD_LOGIC;
  signal \link_ctr0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \link_ctr0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \link_ctr0_carry__0_n_3\ : STD_LOGIC;
  signal link_ctr0_carry_i_1_n_0 : STD_LOGIC;
  signal link_ctr0_carry_i_2_n_0 : STD_LOGIC;
  signal link_ctr0_carry_i_3_n_0 : STD_LOGIC;
  signal link_ctr0_carry_i_4_n_0 : STD_LOGIC;
  signal link_ctr0_carry_n_0 : STD_LOGIC;
  signal link_ctr0_carry_n_1 : STD_LOGIC;
  signal link_ctr0_carry_n_2 : STD_LOGIC;
  signal link_ctr0_carry_n_3 : STD_LOGIC;
  signal \link_ctr[5]_i_2_n_0\ : STD_LOGIC;
  signal \link_ctr[6]_i_3_n_0\ : STD_LOGIC;
  signal \link_ctr[6]_i_4_n_0\ : STD_LOGIC;
  signal \link_ctr_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal next_begin_c : STD_LOGIC;
  signal next_track_data_c : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_0_in1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_1_in5_in : STD_LOGIC;
  signal pattern_check_en : STD_LOGIC;
  signal pattern_check_en_i_1_n_0 : STD_LOGIC;
  signal pattern_check_en_i_2_n_0 : STD_LOGIC;
  signal pattern_check_en_i_3_n_0 : STD_LOGIC;
  signal pattern_check_en_i_4_n_0 : STD_LOGIC;
  signal pattern_error_cnt : STD_LOGIC;
  signal \pattern_error_cnt[11]_i_2_n_0\ : STD_LOGIC;
  signal \pattern_error_cnt[11]_i_3_n_0\ : STD_LOGIC;
  signal \pattern_error_cnt[11]_i_4_n_0\ : STD_LOGIC;
  signal \pattern_error_cnt[11]_i_5_n_0\ : STD_LOGIC;
  signal \pattern_error_cnt[15]_i_2_n_0\ : STD_LOGIC;
  signal \pattern_error_cnt[15]_i_3_n_0\ : STD_LOGIC;
  signal \pattern_error_cnt[15]_i_4_n_0\ : STD_LOGIC;
  signal \pattern_error_cnt[15]_i_5_n_0\ : STD_LOGIC;
  signal \pattern_error_cnt[19]_i_2_n_0\ : STD_LOGIC;
  signal \pattern_error_cnt[19]_i_3_n_0\ : STD_LOGIC;
  signal \pattern_error_cnt[19]_i_4_n_0\ : STD_LOGIC;
  signal \pattern_error_cnt[19]_i_5_n_0\ : STD_LOGIC;
  signal \pattern_error_cnt[23]_i_2_n_0\ : STD_LOGIC;
  signal \pattern_error_cnt[23]_i_3_n_0\ : STD_LOGIC;
  signal \pattern_error_cnt[23]_i_4_n_0\ : STD_LOGIC;
  signal \pattern_error_cnt[23]_i_5_n_0\ : STD_LOGIC;
  signal \pattern_error_cnt[27]_i_2_n_0\ : STD_LOGIC;
  signal \pattern_error_cnt[27]_i_3_n_0\ : STD_LOGIC;
  signal \pattern_error_cnt[27]_i_4_n_0\ : STD_LOGIC;
  signal \pattern_error_cnt[27]_i_5_n_0\ : STD_LOGIC;
  signal \pattern_error_cnt[31]_i_3_n_0\ : STD_LOGIC;
  signal \pattern_error_cnt[31]_i_4_n_0\ : STD_LOGIC;
  signal \pattern_error_cnt[31]_i_5_n_0\ : STD_LOGIC;
  signal \pattern_error_cnt[31]_i_6_n_0\ : STD_LOGIC;
  signal \pattern_error_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \pattern_error_cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \pattern_error_cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \pattern_error_cnt[3]_i_5_n_0\ : STD_LOGIC;
  signal \pattern_error_cnt[7]_i_2_n_0\ : STD_LOGIC;
  signal \pattern_error_cnt[7]_i_3_n_0\ : STD_LOGIC;
  signal \pattern_error_cnt[7]_i_4_n_0\ : STD_LOGIC;
  signal \pattern_error_cnt[7]_i_5_n_0\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[31]_i_2_n_4\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \pattern_error_cnt_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \pattern_error_reg0_carry__0_n_2\ : STD_LOGIC;
  signal \pattern_error_reg0_carry__0_n_3\ : STD_LOGIC;
  signal pattern_error_reg0_carry_n_0 : STD_LOGIC;
  signal pattern_error_reg0_carry_n_1 : STD_LOGIC;
  signal pattern_error_reg0_carry_n_2 : STD_LOGIC;
  signal pattern_error_reg0_carry_n_3 : STD_LOGIC;
  signal pattern_error_reg_i_1_n_0 : STD_LOGIC;
  signal pattern_gen_inst_2_n_0 : STD_LOGIC;
  signal pattern_gen_inst_2_n_1 : STD_LOGIC;
  signal pattern_gen_inst_2_n_2 : STD_LOGIC;
  signal pattern_gen_inst_2_n_3 : STD_LOGIC;
  signal pattern_gen_inst_2_n_4 : STD_LOGIC;
  signal pattern_gen_inst_2_n_5 : STD_LOGIC;
  signal pattern_pause_reg_i_1_n_0 : STD_LOGIC;
  signal pattern_pause_reg_i_2_n_0 : STD_LOGIC;
  signal pattern_pause_reg_i_3_n_0 : STD_LOGIC;
  signal pattern_pause_reg_reg_n_0 : STD_LOGIC;
  signal rx_data_r : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rx_data_r2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rx_data_r3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rx_data_r3_reg_r_n_0 : STD_LOGIC;
  signal rx_data_r4_reg_r_n_0 : STD_LOGIC;
  signal \rx_data_r5_reg[0]_srl2___gt0_frame_check_rx_data_r4_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r5_reg[10]_srl3___gt0_frame_check_rx_data_r5_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r5_reg[11]_srl3___gt0_frame_check_rx_data_r5_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r5_reg[12]_srl3___gt0_frame_check_rx_data_r5_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r5_reg[13]_srl3___gt0_frame_check_rx_data_r5_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r5_reg[14]_srl3___gt0_frame_check_rx_data_r5_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r5_reg[15]_srl3___gt0_frame_check_rx_data_r5_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r5_reg[1]_srl2___gt0_frame_check_rx_data_r4_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r5_reg[2]_srl2___gt0_frame_check_rx_data_r4_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r5_reg[3]_srl2___gt0_frame_check_rx_data_r4_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r5_reg[4]_srl2___gt0_frame_check_rx_data_r4_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r5_reg[5]_srl2___gt0_frame_check_rx_data_r4_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r5_reg[6]_srl2___gt0_frame_check_rx_data_r4_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r5_reg[7]_srl2___gt0_frame_check_rx_data_r4_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r5_reg[8]_srl3___gt0_frame_check_rx_data_r5_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r5_reg[9]_srl3___gt0_frame_check_rx_data_r5_reg_r_n_0\ : STD_LOGIC;
  signal rx_data_r5_reg_r_n_0 : STD_LOGIC;
  signal \rx_data_r6_reg[0]_gt0_frame_check_rx_data_r5_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg[10]_gt0_frame_check_rx_data_r6_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg[11]_gt0_frame_check_rx_data_r6_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg[12]_gt0_frame_check_rx_data_r6_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg[13]_gt0_frame_check_rx_data_r6_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg[14]_gt0_frame_check_rx_data_r6_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg[15]_gt0_frame_check_rx_data_r6_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg[1]_gt0_frame_check_rx_data_r5_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg[2]_gt0_frame_check_rx_data_r5_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg[3]_gt0_frame_check_rx_data_r5_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg[4]_gt0_frame_check_rx_data_r5_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg[5]_gt0_frame_check_rx_data_r5_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg[6]_gt0_frame_check_rx_data_r5_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg[7]_gt0_frame_check_rx_data_r5_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg[8]_gt0_frame_check_rx_data_r6_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg[9]_gt0_frame_check_rx_data_r6_reg_r_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg_gate__0_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg_gate__10_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg_gate__11_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg_gate__12_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg_gate__13_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg_gate__14_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg_gate__1_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg_gate__2_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg_gate__3_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg_gate__4_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg_gate__5_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg_gate__6_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg_gate__7_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg_gate__8_n_0\ : STD_LOGIC;
  signal \rx_data_r6_reg_gate__9_n_0\ : STD_LOGIC;
  signal rx_data_r6_reg_gate_n_0 : STD_LOGIC;
  signal rx_data_r6_reg_r_n_0 : STD_LOGIC;
  signal rx_data_r_track : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rx_fifo_in_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \rx_fifo_in_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \rx_fifo_in_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal rx_fifo_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rx_fifo_out_correct : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \rx_fifo_out_correct[0]_i_1_n_0\ : STD_LOGIC;
  signal \rx_fifo_out_correct[10]_i_1_n_0\ : STD_LOGIC;
  signal \rx_fifo_out_correct[11]_i_1_n_0\ : STD_LOGIC;
  signal \rx_fifo_out_correct[12]_i_1_n_0\ : STD_LOGIC;
  signal \rx_fifo_out_correct[13]_i_1_n_0\ : STD_LOGIC;
  signal \rx_fifo_out_correct[14]_i_1_n_0\ : STD_LOGIC;
  signal \rx_fifo_out_correct[15]_i_1_n_0\ : STD_LOGIC;
  signal \rx_fifo_out_correct[1]_i_1_n_0\ : STD_LOGIC;
  signal \rx_fifo_out_correct[2]_i_1_n_0\ : STD_LOGIC;
  signal \rx_fifo_out_correct[3]_i_1_n_0\ : STD_LOGIC;
  signal \rx_fifo_out_correct[4]_i_1_n_0\ : STD_LOGIC;
  signal \rx_fifo_out_correct[5]_i_1_n_0\ : STD_LOGIC;
  signal \rx_fifo_out_correct[6]_i_1_n_0\ : STD_LOGIC;
  signal \rx_fifo_out_correct[7]_i_1_n_0\ : STD_LOGIC;
  signal \rx_fifo_out_correct[8]_i_1_n_0\ : STD_LOGIC;
  signal \rx_fifo_out_correct[9]_i_1_n_0\ : STD_LOGIC;
  signal rx_fifo_out_reg_en : STD_LOGIC;
  signal rx_fifo_out_reg_en_i_1_n_0 : STD_LOGIC;
  signal \rx_fifo_rd_en_i_1__0_n_0\ : STD_LOGIC;
  signal rx_fifo_rd_en_reg_n_0 : STD_LOGIC;
  signal rx_fifo_rst : STD_LOGIC;
  signal rx_fifo_valid : STD_LOGIC;
  signal rx_fifo_valid_i_1_n_0 : STD_LOGIC;
  signal rx_fifo_valid_i_2_n_0 : STD_LOGIC;
  signal rx_fifo_valid_i_3_n_0 : STD_LOGIC;
  signal rx_fifo_valid_i_4_n_0 : STD_LOGIC;
  signal rx_fifo_wr_en : STD_LOGIC;
  signal \rx_fifo_wr_en_i_1__0_n_0\ : STD_LOGIC;
  signal rx_fifo_wr_en_i_2_n_0 : STD_LOGIC;
  signal rxctrl_r2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxctrl_r3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rxctrl_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \sel[0]_i_1_n_0\ : STD_LOGIC;
  signal \sel[0]_i_2_n_0\ : STD_LOGIC;
  signal \sel[0]_i_3_n_0\ : STD_LOGIC;
  signal \sel[0]_i_4_n_0\ : STD_LOGIC;
  signal \sel[0]_i_5_n_0\ : STD_LOGIC;
  signal \sel_reg_n_0_[0]\ : STD_LOGIC;
  signal sm_link_i_1_n_0 : STD_LOGIC;
  signal sm_link_i_2_n_0 : STD_LOGIC;
  signal start_of_packet_detected_r : STD_LOGIC;
  signal start_of_packet_detected_r_i_1_n_0 : STD_LOGIC;
  signal start_of_packet_detected_r_i_2_n_0 : STD_LOGIC;
  signal system_reset_r : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of system_reset_r : signal is "true";
  attribute async_reg : string;
  attribute async_reg of system_reset_r : signal is "true";
  signal system_reset_r2 : STD_LOGIC;
  attribute RTL_KEEP of system_reset_r2 : signal is "true";
  attribute async_reg of system_reset_r2 : signal is "true";
  signal test_over_reg_i_1_n_0 : STD_LOGIC;
  signal track_data_r : STD_LOGIC;
  signal ver_correct_mask : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ver_correct_mask0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ver_correct_mask[15]_i_1_n_0\ : STD_LOGIC;
  signal \ver_correct_mask_reg__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_data_word_cnt_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_link_ctr0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_link_ctr0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pattern_error_cnt_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_pattern_error_reg0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pattern_error_reg0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pattern_error_reg0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rx_word_fifo_inst_1_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_rx_word_fifo_inst_1_full_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of TRACK_DATA_OUT_INST_0 : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of begin_r_i_1 : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \block_error_reg[0]_i_2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \block_error_reg[0]_i_3\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \block_error_reg[1]_i_5\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \block_error_reg[1]_i_8\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \block_word_cnt[0]_i_2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \block_word_cnt[0]_i_3\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \block_word_cnt[2]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \block_word_cnt[3]_i_1__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \block_word_cnt[4]_i_2__1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \block_word_cnt[4]_i_4\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \block_word_cnt[4]_i_5\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \block_word_cnt[6]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \block_word_cnt[7]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of correct_mask_valid_i_1 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of data_word_valid_i_4 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of encoder_rst_i_3 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of encoder_rst_i_4 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of encoder_rst_i_5 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \hor_correct_mask_reg[0]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \hor_correct_mask_reg[10]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \hor_correct_mask_reg[11]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \hor_correct_mask_reg[12]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \hor_correct_mask_reg[13]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \hor_correct_mask_reg[14]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \hor_correct_mask_reg[15]_i_2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \hor_correct_mask_reg[1]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \hor_correct_mask_reg[2]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \hor_correct_mask_reg[3]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \hor_correct_mask_reg[4]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \hor_correct_mask_reg[5]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \hor_correct_mask_reg[6]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \hor_correct_mask_reg[7]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \hor_correct_mask_reg[8]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \hor_correct_mask_reg[9]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \link_ctr[1]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \link_ctr[2]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \link_ctr[5]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \link_ctr[6]_i_3\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \link_ctr[6]_i_4\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of pattern_check_en_i_2 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of pattern_check_en_i_3 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of pattern_check_en_i_4 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of pattern_pause_reg_i_2 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \rx_data_r3[0]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \rx_data_r3[1]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \rx_data_r3[2]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \rx_data_r3[3]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \rx_data_r3[4]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \rx_data_r3[5]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \rx_data_r3[6]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \rx_data_r3[7]_i_1\ : label is "soft_lutpair60";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \rx_data_r5_reg[0]_srl2___gt0_frame_check_rx_data_r4_reg_r\ : label is "inst/\gt0_frame_check/rx_data_r5_reg ";
  attribute srl_name : string;
  attribute srl_name of \rx_data_r5_reg[0]_srl2___gt0_frame_check_rx_data_r4_reg_r\ : label is "inst/\gt0_frame_check/rx_data_r5_reg[0]_srl2___gt0_frame_check_rx_data_r4_reg_r ";
  attribute srl_bus_name of \rx_data_r5_reg[10]_srl3___gt0_frame_check_rx_data_r5_reg_r\ : label is "inst/\gt0_frame_check/rx_data_r5_reg ";
  attribute srl_name of \rx_data_r5_reg[10]_srl3___gt0_frame_check_rx_data_r5_reg_r\ : label is "inst/\gt0_frame_check/rx_data_r5_reg[10]_srl3___gt0_frame_check_rx_data_r5_reg_r ";
  attribute SOFT_HLUTNM of \rx_data_r5_reg[10]_srl3___gt0_frame_check_rx_data_r5_reg_r_i_1\ : label is "soft_lutpair54";
  attribute srl_bus_name of \rx_data_r5_reg[11]_srl3___gt0_frame_check_rx_data_r5_reg_r\ : label is "inst/\gt0_frame_check/rx_data_r5_reg ";
  attribute srl_name of \rx_data_r5_reg[11]_srl3___gt0_frame_check_rx_data_r5_reg_r\ : label is "inst/\gt0_frame_check/rx_data_r5_reg[11]_srl3___gt0_frame_check_rx_data_r5_reg_r ";
  attribute SOFT_HLUTNM of \rx_data_r5_reg[11]_srl3___gt0_frame_check_rx_data_r5_reg_r_i_1\ : label is "soft_lutpair56";
  attribute srl_bus_name of \rx_data_r5_reg[12]_srl3___gt0_frame_check_rx_data_r5_reg_r\ : label is "inst/\gt0_frame_check/rx_data_r5_reg ";
  attribute srl_name of \rx_data_r5_reg[12]_srl3___gt0_frame_check_rx_data_r5_reg_r\ : label is "inst/\gt0_frame_check/rx_data_r5_reg[12]_srl3___gt0_frame_check_rx_data_r5_reg_r ";
  attribute SOFT_HLUTNM of \rx_data_r5_reg[12]_srl3___gt0_frame_check_rx_data_r5_reg_r_i_1\ : label is "soft_lutpair53";
  attribute srl_bus_name of \rx_data_r5_reg[13]_srl3___gt0_frame_check_rx_data_r5_reg_r\ : label is "inst/\gt0_frame_check/rx_data_r5_reg ";
  attribute srl_name of \rx_data_r5_reg[13]_srl3___gt0_frame_check_rx_data_r5_reg_r\ : label is "inst/\gt0_frame_check/rx_data_r5_reg[13]_srl3___gt0_frame_check_rx_data_r5_reg_r ";
  attribute SOFT_HLUTNM of \rx_data_r5_reg[13]_srl3___gt0_frame_check_rx_data_r5_reg_r_i_1\ : label is "soft_lutpair55";
  attribute srl_bus_name of \rx_data_r5_reg[14]_srl3___gt0_frame_check_rx_data_r5_reg_r\ : label is "inst/\gt0_frame_check/rx_data_r5_reg ";
  attribute srl_name of \rx_data_r5_reg[14]_srl3___gt0_frame_check_rx_data_r5_reg_r\ : label is "inst/\gt0_frame_check/rx_data_r5_reg[14]_srl3___gt0_frame_check_rx_data_r5_reg_r ";
  attribute SOFT_HLUTNM of \rx_data_r5_reg[14]_srl3___gt0_frame_check_rx_data_r5_reg_r_i_1\ : label is "soft_lutpair57";
  attribute srl_bus_name of \rx_data_r5_reg[15]_srl3___gt0_frame_check_rx_data_r5_reg_r\ : label is "inst/\gt0_frame_check/rx_data_r5_reg ";
  attribute srl_name of \rx_data_r5_reg[15]_srl3___gt0_frame_check_rx_data_r5_reg_r\ : label is "inst/\gt0_frame_check/rx_data_r5_reg[15]_srl3___gt0_frame_check_rx_data_r5_reg_r ";
  attribute SOFT_HLUTNM of \rx_data_r5_reg[15]_srl3___gt0_frame_check_rx_data_r5_reg_r_i_1\ : label is "soft_lutpair60";
  attribute srl_bus_name of \rx_data_r5_reg[1]_srl2___gt0_frame_check_rx_data_r4_reg_r\ : label is "inst/\gt0_frame_check/rx_data_r5_reg ";
  attribute srl_name of \rx_data_r5_reg[1]_srl2___gt0_frame_check_rx_data_r4_reg_r\ : label is "inst/\gt0_frame_check/rx_data_r5_reg[1]_srl2___gt0_frame_check_rx_data_r4_reg_r ";
  attribute srl_bus_name of \rx_data_r5_reg[2]_srl2___gt0_frame_check_rx_data_r4_reg_r\ : label is "inst/\gt0_frame_check/rx_data_r5_reg ";
  attribute srl_name of \rx_data_r5_reg[2]_srl2___gt0_frame_check_rx_data_r4_reg_r\ : label is "inst/\gt0_frame_check/rx_data_r5_reg[2]_srl2___gt0_frame_check_rx_data_r4_reg_r ";
  attribute srl_bus_name of \rx_data_r5_reg[3]_srl2___gt0_frame_check_rx_data_r4_reg_r\ : label is "inst/\gt0_frame_check/rx_data_r5_reg ";
  attribute srl_name of \rx_data_r5_reg[3]_srl2___gt0_frame_check_rx_data_r4_reg_r\ : label is "inst/\gt0_frame_check/rx_data_r5_reg[3]_srl2___gt0_frame_check_rx_data_r4_reg_r ";
  attribute srl_bus_name of \rx_data_r5_reg[4]_srl2___gt0_frame_check_rx_data_r4_reg_r\ : label is "inst/\gt0_frame_check/rx_data_r5_reg ";
  attribute srl_name of \rx_data_r5_reg[4]_srl2___gt0_frame_check_rx_data_r4_reg_r\ : label is "inst/\gt0_frame_check/rx_data_r5_reg[4]_srl2___gt0_frame_check_rx_data_r4_reg_r ";
  attribute srl_bus_name of \rx_data_r5_reg[5]_srl2___gt0_frame_check_rx_data_r4_reg_r\ : label is "inst/\gt0_frame_check/rx_data_r5_reg ";
  attribute srl_name of \rx_data_r5_reg[5]_srl2___gt0_frame_check_rx_data_r4_reg_r\ : label is "inst/\gt0_frame_check/rx_data_r5_reg[5]_srl2___gt0_frame_check_rx_data_r4_reg_r ";
  attribute srl_bus_name of \rx_data_r5_reg[6]_srl2___gt0_frame_check_rx_data_r4_reg_r\ : label is "inst/\gt0_frame_check/rx_data_r5_reg ";
  attribute srl_name of \rx_data_r5_reg[6]_srl2___gt0_frame_check_rx_data_r4_reg_r\ : label is "inst/\gt0_frame_check/rx_data_r5_reg[6]_srl2___gt0_frame_check_rx_data_r4_reg_r ";
  attribute srl_bus_name of \rx_data_r5_reg[7]_srl2___gt0_frame_check_rx_data_r4_reg_r\ : label is "inst/\gt0_frame_check/rx_data_r5_reg ";
  attribute srl_name of \rx_data_r5_reg[7]_srl2___gt0_frame_check_rx_data_r4_reg_r\ : label is "inst/\gt0_frame_check/rx_data_r5_reg[7]_srl2___gt0_frame_check_rx_data_r4_reg_r ";
  attribute srl_bus_name of \rx_data_r5_reg[8]_srl3___gt0_frame_check_rx_data_r5_reg_r\ : label is "inst/\gt0_frame_check/rx_data_r5_reg ";
  attribute srl_name of \rx_data_r5_reg[8]_srl3___gt0_frame_check_rx_data_r5_reg_r\ : label is "inst/\gt0_frame_check/rx_data_r5_reg[8]_srl3___gt0_frame_check_rx_data_r5_reg_r ";
  attribute SOFT_HLUTNM of \rx_data_r5_reg[8]_srl3___gt0_frame_check_rx_data_r5_reg_r_i_1\ : label is "soft_lutpair58";
  attribute srl_bus_name of \rx_data_r5_reg[9]_srl3___gt0_frame_check_rx_data_r5_reg_r\ : label is "inst/\gt0_frame_check/rx_data_r5_reg ";
  attribute srl_name of \rx_data_r5_reg[9]_srl3___gt0_frame_check_rx_data_r5_reg_r\ : label is "inst/\gt0_frame_check/rx_data_r5_reg[9]_srl3___gt0_frame_check_rx_data_r5_reg_r ";
  attribute SOFT_HLUTNM of \rx_data_r5_reg[9]_srl3___gt0_frame_check_rx_data_r5_reg_r_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of rx_data_r6_reg_gate : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \rx_data_r6_reg_gate__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \rx_data_r6_reg_gate__1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \rx_data_r6_reg_gate__10\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \rx_data_r6_reg_gate__11\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \rx_data_r6_reg_gate__12\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \rx_data_r6_reg_gate__13\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \rx_data_r6_reg_gate__14\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \rx_data_r6_reg_gate__2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rx_data_r6_reg_gate__3\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rx_data_r6_reg_gate__4\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rx_data_r6_reg_gate__5\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rx_data_r6_reg_gate__6\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \rx_data_r6_reg_gate__7\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \rx_data_r6_reg_gate__8\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \rx_data_r6_reg_gate__9\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \rx_fifo_in_reg[15]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of rx_fifo_valid_i_3 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of rx_fifo_valid_i_4 : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of rx_fifo_wr_en_i_2 : label is "soft_lutpair43";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of rx_word_fifo_inst_1 : label is "rx_word_fifo,fifo_generator_v13_1_4,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of rx_word_fifo_inst_1 : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of rx_word_fifo_inst_1 : label is "fifo_generator_v13_1_4,Vivado 2017.2";
  attribute SOFT_HLUTNM of \sel[0]_i_4\ : label is "soft_lutpair50";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of system_reset_r2_reg : label is std.standard.true;
  attribute ASYNC_REG_boolean of system_reset_r_reg : label is std.standard.true;
begin
  BLOCK_ERROR_OUT(1 downto 0) <= \^block_error_out\(1 downto 0);
  DATA_COUNT_OUT(31 downto 0) <= \^data_count_out\(31 downto 0);
  PATTERN_ERROR_COUNT_OUT(31 downto 0) <= \^pattern_error_count_out\(31 downto 0);
  PATTERN_ERROR_OUT <= \^pattern_error_out\;
  TEST_OVER_OUT <= \^test_over_out\;
  gt0_track_data_i <= \^gt0_track_data_i\;
RXENPCOMMADET_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => '1',
      Q => gt0_rxpcommaalignen_in,
      R => system_reset_r2
    );
SYSTEM_RESET_inferred_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\,
      O => gt0_rx_system_reset_c
    );
TRACK_DATA_OUT_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gt0_track_data_i\,
      I1 => gt1_track_data_i,
      O => TRACK_DATA_OUT
    );
begin_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => begin_r,
      I1 => start_of_packet_detected_r,
      O => next_begin_c
    );
begin_r_reg: unisim.vcomponents.FDSE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => next_begin_c,
      Q => begin_r,
      S => system_reset_r2
    );
\block_error_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F0F5A0A0B0A0"
    )
        port map (
      I0 => \block_error_reg[1]_i_2_n_0\,
      I1 => \block_error_reg[1]_i_3_n_0\,
      I2 => \block_word_cnt_reg_n_0_[0]\,
      I3 => \block_error_reg[0]_i_2_n_0\,
      I4 => \block_error_reg[0]_i_3_n_0\,
      I5 => \^block_error_out\(0),
      O => \block_error_reg[0]_i_1_n_0\
    );
\block_error_reg[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \rx_fifo_in_reg[15]_i_2_n_0\,
      I1 => \block_word_cnt_reg_n_0_[1]\,
      I2 => \block_word_cnt_reg_n_0_[2]\,
      I3 => \block_word_cnt_reg_n_0_[4]\,
      O => \block_error_reg[0]_i_2_n_0\
    );
\block_error_reg[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[0]\,
      I1 => encoder_rst_i_2_n_0,
      O => \block_error_reg[0]_i_3_n_0\
    );
\block_error_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABBBB8AAA8888"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[4]\,
      I1 => \block_error_reg[1]_i_2_n_0\,
      I2 => \block_error_reg[1]_i_3_n_0\,
      I3 => \block_word_cnt_reg_n_0_[0]\,
      I4 => \block_error_reg[1]_i_4_n_0\,
      I5 => \^block_error_out\(1),
      O => \block_error_reg[1]_i_1_n_0\
    );
\block_error_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[2]\,
      I1 => \rx_fifo_in_reg[15]_i_2_n_0\,
      I2 => \block_word_cnt_reg_n_0_[1]\,
      I3 => \block_word_cnt_reg_n_0_[4]\,
      I4 => \block_word_cnt_reg_n_0_[0]\,
      I5 => rx_fifo_valid_i_2_n_0,
      O => \block_error_reg[1]_i_2_n_0\
    );
\block_error_reg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \block_error_reg[1]_i_5_n_0\,
      I1 => \block_error_reg[1]_i_6_n_0\,
      I2 => rx_data_r_track(14),
      I3 => rx_data_r_track(12),
      I4 => \block_error_reg[1]_i_7_n_0\,
      I5 => \block_error_reg[1]_i_8_n_0\,
      O => \block_error_reg[1]_i_3_n_0\
    );
\block_error_reg[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100010000"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[4]\,
      I1 => \block_word_cnt_reg_n_0_[2]\,
      I2 => \block_word_cnt_reg_n_0_[1]\,
      I3 => \rx_fifo_in_reg[15]_i_2_n_0\,
      I4 => encoder_rst_i_2_n_0,
      I5 => \block_word_cnt_reg_n_0_[0]\,
      O => \block_error_reg[1]_i_4_n_0\
    );
\block_error_reg[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => rx_data_r_track(5),
      I1 => rx_data_r_track(7),
      I2 => rx_data_r_track(4),
      I3 => rx_data_r_track(9),
      O => \block_error_reg[1]_i_5_n_0\
    );
\block_error_reg[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rx_data_r_track(13),
      I1 => rx_data_r_track(15),
      O => \block_error_reg[1]_i_6_n_0\
    );
\block_error_reg[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => rx_data_r_track(11),
      I1 => rx_data_r_track(10),
      I2 => rx_data_r_track(3),
      I3 => rx_data_r_track(8),
      O => \block_error_reg[1]_i_7_n_0\
    );
\block_error_reg[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => rx_data_r_track(1),
      I1 => rx_data_r_track(6),
      I2 => rx_data_r_track(0),
      I3 => rx_data_r_track(2),
      O => \block_error_reg[1]_i_8_n_0\
    );
\block_error_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \block_error_reg[0]_i_1_n_0\,
      Q => \^block_error_out\(0),
      R => block_word_cnt0
    );
\block_error_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \block_error_reg[1]_i_1_n_0\,
      Q => \^block_error_out\(1),
      R => block_word_cnt0
    );
\block_word_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B9B80000B9B8FFFF"
    )
        port map (
      I0 => \block_word_cnt[0]_i_2_n_0\,
      I1 => \block_word_cnt[0]_i_3_n_0\,
      I2 => \block_word_cnt_reg_n_0_[3]\,
      I3 => ECC_CODE_EN,
      I4 => \block_word_cnt[4]_i_4_n_0\,
      I5 => \block_word_cnt_reg_n_0_[0]\,
      O => p_1_in(0)
    );
\block_word_cnt[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDB"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[4]\,
      I1 => \block_word_cnt_reg_n_0_[0]\,
      I2 => \block_word_cnt_reg_n_0_[1]\,
      I3 => \block_word_cnt_reg_n_0_[2]\,
      I4 => \block_word_cnt_reg_n_0_[3]\,
      O => \block_word_cnt[0]_i_2_n_0\
    );
\block_word_cnt[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDD7"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[4]\,
      I1 => \block_word_cnt_reg_n_0_[2]\,
      I2 => \block_word_cnt_reg_n_0_[1]\,
      I3 => \block_word_cnt_reg_n_0_[0]\,
      O => \block_word_cnt[0]_i_3_n_0\
    );
\block_word_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0EFEFE0"
    )
        port map (
      I0 => \block_word_cnt[1]_i_2_n_0\,
      I1 => \block_word_cnt[4]_i_3_n_0\,
      I2 => \block_word_cnt[4]_i_4_n_0\,
      I3 => \block_word_cnt_reg_n_0_[0]\,
      I4 => \block_word_cnt_reg_n_0_[1]\,
      O => p_1_in(1)
    );
\block_word_cnt[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020300"
    )
        port map (
      I0 => \block_error_reg[1]_i_3_n_0\,
      I1 => \block_word_cnt_reg_n_0_[3]\,
      I2 => \block_word_cnt_reg_n_0_[2]\,
      I3 => \block_word_cnt_reg_n_0_[1]\,
      I4 => \block_word_cnt_reg_n_0_[0]\,
      I5 => \block_word_cnt_reg_n_0_[4]\,
      O => \block_word_cnt[1]_i_2_n_0\
    );
\block_word_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33CCCCC4"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[4]\,
      I1 => \block_word_cnt_reg_n_0_[2]\,
      I2 => \rx_fifo_in_reg[15]_i_2_n_0\,
      I3 => \block_word_cnt_reg_n_0_[0]\,
      I4 => \block_word_cnt_reg_n_0_[1]\,
      O => p_1_in(2)
    );
\block_word_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[3]\,
      I1 => \block_word_cnt_reg_n_0_[2]\,
      I2 => \block_word_cnt_reg_n_0_[0]\,
      I3 => \block_word_cnt_reg_n_0_[1]\,
      O => \block_word_cnt[3]_i_1__0_n_0\
    );
\block_word_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F099FF99"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[4]\,
      I1 => \block_word_cnt[4]_i_2__1_n_0\,
      I2 => \block_word_cnt[4]_i_3_n_0\,
      I3 => \block_word_cnt[4]_i_4_n_0\,
      I4 => \block_word_cnt[4]_i_5_n_0\,
      O => p_1_in(4)
    );
\block_word_cnt[4]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[2]\,
      I1 => \block_word_cnt_reg_n_0_[0]\,
      I2 => \block_word_cnt_reg_n_0_[1]\,
      I3 => \block_word_cnt_reg_n_0_[3]\,
      O => \block_word_cnt[4]_i_2__1_n_0\
    );
\block_word_cnt[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000C0800"
    )
        port map (
      I0 => ECC_CODE_EN,
      I1 => \block_word_cnt_reg_n_0_[4]\,
      I2 => \block_word_cnt_reg_n_0_[2]\,
      I3 => \block_word_cnt_reg_n_0_[1]\,
      I4 => \block_word_cnt_reg_n_0_[0]\,
      I5 => \block_word_cnt_reg_n_0_[3]\,
      O => \block_word_cnt[4]_i_3_n_0\
    );
\block_word_cnt[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10111131"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[2]\,
      I1 => \rx_fifo_in_reg[15]_i_2_n_0\,
      I2 => \block_word_cnt_reg_n_0_[4]\,
      I3 => \block_word_cnt_reg_n_0_[0]\,
      I4 => \block_word_cnt_reg_n_0_[1]\,
      O => \block_word_cnt[4]_i_4_n_0\
    );
\block_word_cnt[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFEF"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[2]\,
      I1 => \block_word_cnt_reg_n_0_[0]\,
      I2 => \block_word_cnt_reg_n_0_[4]\,
      I3 => \block_word_cnt_reg_n_0_[1]\,
      I4 => \block_word_cnt_reg_n_0_[3]\,
      O => \block_word_cnt[4]_i_5_n_0\
    );
\block_word_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[3]\,
      I1 => \block_word_cnt_reg_n_0_[1]\,
      I2 => \block_word_cnt_reg_n_0_[0]\,
      I3 => \block_word_cnt_reg_n_0_[2]\,
      I4 => \block_word_cnt_reg_n_0_[4]\,
      I5 => \block_word_cnt_reg_n_0_[5]\,
      O => p_1_in(5)
    );
\block_word_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[6]\,
      I1 => \block_word_cnt[7]_i_3_n_0\,
      O => p_1_in(6)
    );
\block_word_cnt[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555455555555"
    )
        port map (
      I0 => \block_error_reg[1]_i_2_n_0\,
      I1 => \rx_fifo_in_reg[15]_i_2_n_0\,
      I2 => \block_word_cnt_reg_n_0_[1]\,
      I3 => \block_word_cnt_reg_n_0_[2]\,
      I4 => \block_word_cnt_reg_n_0_[4]\,
      I5 => \block_error_reg[0]_i_3_n_0\,
      O => \block_word_cnt[7]_i_1_n_0\
    );
\block_word_cnt[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[7]\,
      I1 => \block_word_cnt[7]_i_3_n_0\,
      I2 => \block_word_cnt_reg_n_0_[6]\,
      O => p_1_in(7)
    );
\block_word_cnt[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[5]\,
      I1 => \block_word_cnt_reg_n_0_[4]\,
      I2 => \block_word_cnt_reg_n_0_[2]\,
      I3 => \block_word_cnt_reg_n_0_[0]\,
      I4 => \block_word_cnt_reg_n_0_[1]\,
      I5 => \block_word_cnt_reg_n_0_[3]\,
      O => \block_word_cnt[7]_i_3_n_0\
    );
\block_word_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \block_word_cnt[7]_i_1_n_0\,
      D => p_1_in(0),
      Q => \block_word_cnt_reg_n_0_[0]\,
      R => block_word_cnt0
    );
\block_word_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \block_word_cnt[7]_i_1_n_0\,
      D => p_1_in(1),
      Q => \block_word_cnt_reg_n_0_[1]\,
      R => block_word_cnt0
    );
\block_word_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \block_word_cnt[7]_i_1_n_0\,
      D => p_1_in(2),
      Q => \block_word_cnt_reg_n_0_[2]\,
      R => block_word_cnt0
    );
\block_word_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \block_word_cnt[7]_i_1_n_0\,
      D => \block_word_cnt[3]_i_1__0_n_0\,
      Q => \block_word_cnt_reg_n_0_[3]\,
      R => block_word_cnt0
    );
\block_word_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \block_word_cnt[7]_i_1_n_0\,
      D => p_1_in(4),
      Q => \block_word_cnt_reg_n_0_[4]\,
      R => block_word_cnt0
    );
\block_word_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \block_word_cnt[7]_i_1_n_0\,
      D => p_1_in(5),
      Q => \block_word_cnt_reg_n_0_[5]\,
      R => block_word_cnt0
    );
\block_word_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \block_word_cnt[7]_i_1_n_0\,
      D => p_1_in(6),
      Q => \block_word_cnt_reg_n_0_[6]\,
      R => block_word_cnt0
    );
\block_word_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \block_word_cnt[7]_i_1_n_0\,
      D => p_1_in(7),
      Q => \block_word_cnt_reg_n_0_[7]\,
      R => block_word_cnt0
    );
correct_mask_valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[4]\,
      I1 => \block_word_cnt_reg_n_0_[0]\,
      I2 => correct_mask_valid_i_2_n_0,
      I3 => correct_mask_valid,
      O => correct_mask_valid_i_1_n_0
    );
correct_mask_valid_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020004100200040"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[0]\,
      I1 => \block_word_cnt_reg_n_0_[2]\,
      I2 => \block_word_cnt_reg_n_0_[4]\,
      I3 => \rx_fifo_in_reg[15]_i_2_n_0\,
      I4 => \block_word_cnt_reg_n_0_[1]\,
      I5 => encoder_rst_i_2_n_0,
      O => correct_mask_valid_i_2_n_0
    );
correct_mask_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => correct_mask_valid_i_1_n_0,
      Q => correct_mask_valid,
      R => block_word_cnt0
    );
\data_word_cnt[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_count_out\(11),
      O => \data_word_cnt[11]_i_2_n_0\
    );
\data_word_cnt[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_count_out\(10),
      O => \data_word_cnt[11]_i_3_n_0\
    );
\data_word_cnt[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_count_out\(9),
      O => \data_word_cnt[11]_i_4_n_0\
    );
\data_word_cnt[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_count_out\(8),
      O => \data_word_cnt[11]_i_5_n_0\
    );
\data_word_cnt[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_count_out\(15),
      O => \data_word_cnt[15]_i_2_n_0\
    );
\data_word_cnt[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_count_out\(14),
      O => \data_word_cnt[15]_i_3_n_0\
    );
\data_word_cnt[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_count_out\(13),
      O => \data_word_cnt[15]_i_4_n_0\
    );
\data_word_cnt[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_count_out\(12),
      O => \data_word_cnt[15]_i_5_n_0\
    );
\data_word_cnt[19]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_count_out\(19),
      O => \data_word_cnt[19]_i_2_n_0\
    );
\data_word_cnt[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_count_out\(18),
      O => \data_word_cnt[19]_i_3_n_0\
    );
\data_word_cnt[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_count_out\(17),
      O => \data_word_cnt[19]_i_4_n_0\
    );
\data_word_cnt[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_count_out\(16),
      O => \data_word_cnt[19]_i_5_n_0\
    );
\data_word_cnt[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_count_out\(23),
      O => \data_word_cnt[23]_i_2_n_0\
    );
\data_word_cnt[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_count_out\(22),
      O => \data_word_cnt[23]_i_3_n_0\
    );
\data_word_cnt[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_count_out\(21),
      O => \data_word_cnt[23]_i_4_n_0\
    );
\data_word_cnt[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_count_out\(20),
      O => \data_word_cnt[23]_i_5_n_0\
    );
\data_word_cnt[27]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_count_out\(27),
      O => \data_word_cnt[27]_i_2_n_0\
    );
\data_word_cnt[27]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_count_out\(26),
      O => \data_word_cnt[27]_i_3_n_0\
    );
\data_word_cnt[27]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_count_out\(25),
      O => \data_word_cnt[27]_i_4_n_0\
    );
\data_word_cnt[27]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_count_out\(24),
      O => \data_word_cnt[27]_i_5_n_0\
    );
\data_word_cnt[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => system_reset_r2,
      I1 => TEST_RESET,
      O => block_word_cnt0
    );
\data_word_cnt[31]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_count_out\(29),
      O => \data_word_cnt[31]_i_10_n_0\
    );
\data_word_cnt[31]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_count_out\(28),
      O => \data_word_cnt[31]_i_11_n_0\
    );
\data_word_cnt[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^data_count_out\(16),
      I1 => \^data_count_out\(26),
      I2 => \^data_count_out\(27),
      I3 => \^data_count_out\(25),
      O => \data_word_cnt[31]_i_12_n_0\
    );
\data_word_cnt[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^data_count_out\(29),
      I1 => \^data_count_out\(19),
      I2 => \^data_count_out\(17),
      I3 => \^data_count_out\(20),
      O => \data_word_cnt[31]_i_13_n_0\
    );
\data_word_cnt[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^data_count_out\(0),
      I1 => \^data_count_out\(13),
      I2 => \^data_count_out\(15),
      I3 => \^data_count_out\(9),
      O => \data_word_cnt[31]_i_14_n_0\
    );
\data_word_cnt[31]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^data_count_out\(11),
      I1 => \^data_count_out\(3),
      I2 => \^data_count_out\(1),
      I3 => \^data_count_out\(7),
      O => \data_word_cnt[31]_i_15_n_0\
    );
\data_word_cnt[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40440000"
    )
        port map (
      I0 => \data_word_cnt[31]_i_4_n_0\,
      I1 => \data_word_cnt[31]_i_5_n_0\,
      I2 => \data_word_cnt[31]_i_6_n_0\,
      I3 => \data_word_cnt[31]_i_7_n_0\,
      I4 => pattern_check_en,
      O => data_word_cnt
    );
\data_word_cnt[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^data_count_out\(30),
      I1 => \^data_count_out\(28),
      I2 => \^data_count_out\(21),
      I3 => \^data_count_out\(22),
      I4 => \data_word_cnt[31]_i_12_n_0\,
      O => \data_word_cnt[31]_i_4_n_0\
    );
\data_word_cnt[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^data_count_out\(23),
      I1 => \^data_count_out\(31),
      I2 => \^data_count_out\(24),
      I3 => \^data_count_out\(18),
      I4 => \data_word_cnt[31]_i_13_n_0\,
      O => \data_word_cnt[31]_i_5_n_0\
    );
\data_word_cnt[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^data_count_out\(4),
      I1 => \^data_count_out\(5),
      I2 => \^data_count_out\(12),
      I3 => \^data_count_out\(6),
      I4 => \data_word_cnt[31]_i_14_n_0\,
      O => \data_word_cnt[31]_i_6_n_0\
    );
\data_word_cnt[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^data_count_out\(2),
      I1 => \^data_count_out\(10),
      I2 => \^data_count_out\(14),
      I3 => \^data_count_out\(8),
      I4 => \data_word_cnt[31]_i_15_n_0\,
      O => \data_word_cnt[31]_i_7_n_0\
    );
\data_word_cnt[31]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_count_out\(31),
      O => \data_word_cnt[31]_i_8_n_0\
    );
\data_word_cnt[31]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_count_out\(30),
      O => \data_word_cnt[31]_i_9_n_0\
    );
\data_word_cnt[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_count_out\(3),
      O => \data_word_cnt[3]_i_2_n_0\
    );
\data_word_cnt[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_count_out\(2),
      O => \data_word_cnt[3]_i_3_n_0\
    );
\data_word_cnt[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_count_out\(1),
      O => \data_word_cnt[3]_i_4_n_0\
    );
\data_word_cnt[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_count_out\(0),
      O => \data_word_cnt[3]_i_5_n_0\
    );
\data_word_cnt[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_count_out\(7),
      O => \data_word_cnt[7]_i_2_n_0\
    );
\data_word_cnt[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_count_out\(6),
      O => \data_word_cnt[7]_i_3_n_0\
    );
\data_word_cnt[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_count_out\(5),
      O => \data_word_cnt[7]_i_4_n_0\
    );
\data_word_cnt[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_count_out\(4),
      O => \data_word_cnt[7]_i_5_n_0\
    );
\data_word_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_cnt,
      D => \data_word_cnt_reg[3]_i_1_n_7\,
      Q => \^data_count_out\(0),
      R => block_word_cnt0
    );
\data_word_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_cnt,
      D => \data_word_cnt_reg[11]_i_1_n_5\,
      Q => \^data_count_out\(10),
      R => block_word_cnt0
    );
\data_word_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_cnt,
      D => \data_word_cnt_reg[11]_i_1_n_4\,
      Q => \^data_count_out\(11),
      R => block_word_cnt0
    );
\data_word_cnt_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_word_cnt_reg[7]_i_1_n_0\,
      CO(3) => \data_word_cnt_reg[11]_i_1_n_0\,
      CO(2) => \data_word_cnt_reg[11]_i_1_n_1\,
      CO(1) => \data_word_cnt_reg[11]_i_1_n_2\,
      CO(0) => \data_word_cnt_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \data_word_cnt_reg[11]_i_1_n_4\,
      O(2) => \data_word_cnt_reg[11]_i_1_n_5\,
      O(1) => \data_word_cnt_reg[11]_i_1_n_6\,
      O(0) => \data_word_cnt_reg[11]_i_1_n_7\,
      S(3) => \data_word_cnt[11]_i_2_n_0\,
      S(2) => \data_word_cnt[11]_i_3_n_0\,
      S(1) => \data_word_cnt[11]_i_4_n_0\,
      S(0) => \data_word_cnt[11]_i_5_n_0\
    );
\data_word_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_cnt,
      D => \data_word_cnt_reg[15]_i_1_n_7\,
      Q => \^data_count_out\(12),
      R => block_word_cnt0
    );
\data_word_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_cnt,
      D => \data_word_cnt_reg[15]_i_1_n_6\,
      Q => \^data_count_out\(13),
      R => block_word_cnt0
    );
\data_word_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_cnt,
      D => \data_word_cnt_reg[15]_i_1_n_5\,
      Q => \^data_count_out\(14),
      R => block_word_cnt0
    );
\data_word_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_cnt,
      D => \data_word_cnt_reg[15]_i_1_n_4\,
      Q => \^data_count_out\(15),
      R => block_word_cnt0
    );
\data_word_cnt_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_word_cnt_reg[11]_i_1_n_0\,
      CO(3) => \data_word_cnt_reg[15]_i_1_n_0\,
      CO(2) => \data_word_cnt_reg[15]_i_1_n_1\,
      CO(1) => \data_word_cnt_reg[15]_i_1_n_2\,
      CO(0) => \data_word_cnt_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \data_word_cnt_reg[15]_i_1_n_4\,
      O(2) => \data_word_cnt_reg[15]_i_1_n_5\,
      O(1) => \data_word_cnt_reg[15]_i_1_n_6\,
      O(0) => \data_word_cnt_reg[15]_i_1_n_7\,
      S(3) => \data_word_cnt[15]_i_2_n_0\,
      S(2) => \data_word_cnt[15]_i_3_n_0\,
      S(1) => \data_word_cnt[15]_i_4_n_0\,
      S(0) => \data_word_cnt[15]_i_5_n_0\
    );
\data_word_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_cnt,
      D => \data_word_cnt_reg[19]_i_1_n_7\,
      Q => \^data_count_out\(16),
      R => block_word_cnt0
    );
\data_word_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_cnt,
      D => \data_word_cnt_reg[19]_i_1_n_6\,
      Q => \^data_count_out\(17),
      R => block_word_cnt0
    );
\data_word_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_cnt,
      D => \data_word_cnt_reg[19]_i_1_n_5\,
      Q => \^data_count_out\(18),
      R => block_word_cnt0
    );
\data_word_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_cnt,
      D => \data_word_cnt_reg[19]_i_1_n_4\,
      Q => \^data_count_out\(19),
      R => block_word_cnt0
    );
\data_word_cnt_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_word_cnt_reg[15]_i_1_n_0\,
      CO(3) => \data_word_cnt_reg[19]_i_1_n_0\,
      CO(2) => \data_word_cnt_reg[19]_i_1_n_1\,
      CO(1) => \data_word_cnt_reg[19]_i_1_n_2\,
      CO(0) => \data_word_cnt_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \data_word_cnt_reg[19]_i_1_n_4\,
      O(2) => \data_word_cnt_reg[19]_i_1_n_5\,
      O(1) => \data_word_cnt_reg[19]_i_1_n_6\,
      O(0) => \data_word_cnt_reg[19]_i_1_n_7\,
      S(3) => \data_word_cnt[19]_i_2_n_0\,
      S(2) => \data_word_cnt[19]_i_3_n_0\,
      S(1) => \data_word_cnt[19]_i_4_n_0\,
      S(0) => \data_word_cnt[19]_i_5_n_0\
    );
\data_word_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_cnt,
      D => \data_word_cnt_reg[3]_i_1_n_6\,
      Q => \^data_count_out\(1),
      R => block_word_cnt0
    );
\data_word_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_cnt,
      D => \data_word_cnt_reg[23]_i_1_n_7\,
      Q => \^data_count_out\(20),
      R => block_word_cnt0
    );
\data_word_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_cnt,
      D => \data_word_cnt_reg[23]_i_1_n_6\,
      Q => \^data_count_out\(21),
      R => block_word_cnt0
    );
\data_word_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_cnt,
      D => \data_word_cnt_reg[23]_i_1_n_5\,
      Q => \^data_count_out\(22),
      R => block_word_cnt0
    );
\data_word_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_cnt,
      D => \data_word_cnt_reg[23]_i_1_n_4\,
      Q => \^data_count_out\(23),
      R => block_word_cnt0
    );
\data_word_cnt_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_word_cnt_reg[19]_i_1_n_0\,
      CO(3) => \data_word_cnt_reg[23]_i_1_n_0\,
      CO(2) => \data_word_cnt_reg[23]_i_1_n_1\,
      CO(1) => \data_word_cnt_reg[23]_i_1_n_2\,
      CO(0) => \data_word_cnt_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \data_word_cnt_reg[23]_i_1_n_4\,
      O(2) => \data_word_cnt_reg[23]_i_1_n_5\,
      O(1) => \data_word_cnt_reg[23]_i_1_n_6\,
      O(0) => \data_word_cnt_reg[23]_i_1_n_7\,
      S(3) => \data_word_cnt[23]_i_2_n_0\,
      S(2) => \data_word_cnt[23]_i_3_n_0\,
      S(1) => \data_word_cnt[23]_i_4_n_0\,
      S(0) => \data_word_cnt[23]_i_5_n_0\
    );
\data_word_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_cnt,
      D => \data_word_cnt_reg[27]_i_1_n_7\,
      Q => \^data_count_out\(24),
      R => block_word_cnt0
    );
\data_word_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_cnt,
      D => \data_word_cnt_reg[27]_i_1_n_6\,
      Q => \^data_count_out\(25),
      R => block_word_cnt0
    );
\data_word_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_cnt,
      D => \data_word_cnt_reg[27]_i_1_n_5\,
      Q => \^data_count_out\(26),
      R => block_word_cnt0
    );
\data_word_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_cnt,
      D => \data_word_cnt_reg[27]_i_1_n_4\,
      Q => \^data_count_out\(27),
      R => block_word_cnt0
    );
\data_word_cnt_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_word_cnt_reg[23]_i_1_n_0\,
      CO(3) => \data_word_cnt_reg[27]_i_1_n_0\,
      CO(2) => \data_word_cnt_reg[27]_i_1_n_1\,
      CO(1) => \data_word_cnt_reg[27]_i_1_n_2\,
      CO(0) => \data_word_cnt_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \data_word_cnt_reg[27]_i_1_n_4\,
      O(2) => \data_word_cnt_reg[27]_i_1_n_5\,
      O(1) => \data_word_cnt_reg[27]_i_1_n_6\,
      O(0) => \data_word_cnt_reg[27]_i_1_n_7\,
      S(3) => \data_word_cnt[27]_i_2_n_0\,
      S(2) => \data_word_cnt[27]_i_3_n_0\,
      S(1) => \data_word_cnt[27]_i_4_n_0\,
      S(0) => \data_word_cnt[27]_i_5_n_0\
    );
\data_word_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_cnt,
      D => \data_word_cnt_reg[31]_i_3_n_7\,
      Q => \^data_count_out\(28),
      R => block_word_cnt0
    );
\data_word_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_cnt,
      D => \data_word_cnt_reg[31]_i_3_n_6\,
      Q => \^data_count_out\(29),
      R => block_word_cnt0
    );
\data_word_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_cnt,
      D => \data_word_cnt_reg[3]_i_1_n_5\,
      Q => \^data_count_out\(2),
      R => block_word_cnt0
    );
\data_word_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_cnt,
      D => \data_word_cnt_reg[31]_i_3_n_5\,
      Q => \^data_count_out\(30),
      R => block_word_cnt0
    );
\data_word_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_cnt,
      D => \data_word_cnt_reg[31]_i_3_n_4\,
      Q => \^data_count_out\(31),
      R => block_word_cnt0
    );
\data_word_cnt_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_word_cnt_reg[27]_i_1_n_0\,
      CO(3) => \NLW_data_word_cnt_reg[31]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \data_word_cnt_reg[31]_i_3_n_1\,
      CO(1) => \data_word_cnt_reg[31]_i_3_n_2\,
      CO(0) => \data_word_cnt_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \data_word_cnt_reg[31]_i_3_n_4\,
      O(2) => \data_word_cnt_reg[31]_i_3_n_5\,
      O(1) => \data_word_cnt_reg[31]_i_3_n_6\,
      O(0) => \data_word_cnt_reg[31]_i_3_n_7\,
      S(3) => \data_word_cnt[31]_i_8_n_0\,
      S(2) => \data_word_cnt[31]_i_9_n_0\,
      S(1) => \data_word_cnt[31]_i_10_n_0\,
      S(0) => \data_word_cnt[31]_i_11_n_0\
    );
\data_word_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_cnt,
      D => \data_word_cnt_reg[3]_i_1_n_4\,
      Q => \^data_count_out\(3),
      R => block_word_cnt0
    );
\data_word_cnt_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_word_cnt_reg[3]_i_1_n_0\,
      CO(2) => \data_word_cnt_reg[3]_i_1_n_1\,
      CO(1) => \data_word_cnt_reg[3]_i_1_n_2\,
      CO(0) => \data_word_cnt_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \data_word_cnt_reg[3]_i_1_n_4\,
      O(2) => \data_word_cnt_reg[3]_i_1_n_5\,
      O(1) => \data_word_cnt_reg[3]_i_1_n_6\,
      O(0) => \data_word_cnt_reg[3]_i_1_n_7\,
      S(3) => \data_word_cnt[3]_i_2_n_0\,
      S(2) => \data_word_cnt[3]_i_3_n_0\,
      S(1) => \data_word_cnt[3]_i_4_n_0\,
      S(0) => \data_word_cnt[3]_i_5_n_0\
    );
\data_word_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_cnt,
      D => \data_word_cnt_reg[7]_i_1_n_7\,
      Q => \^data_count_out\(4),
      R => block_word_cnt0
    );
\data_word_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_cnt,
      D => \data_word_cnt_reg[7]_i_1_n_6\,
      Q => \^data_count_out\(5),
      R => block_word_cnt0
    );
\data_word_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_cnt,
      D => \data_word_cnt_reg[7]_i_1_n_5\,
      Q => \^data_count_out\(6),
      R => block_word_cnt0
    );
\data_word_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_cnt,
      D => \data_word_cnt_reg[7]_i_1_n_4\,
      Q => \^data_count_out\(7),
      R => block_word_cnt0
    );
\data_word_cnt_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_word_cnt_reg[3]_i_1_n_0\,
      CO(3) => \data_word_cnt_reg[7]_i_1_n_0\,
      CO(2) => \data_word_cnt_reg[7]_i_1_n_1\,
      CO(1) => \data_word_cnt_reg[7]_i_1_n_2\,
      CO(0) => \data_word_cnt_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \data_word_cnt_reg[7]_i_1_n_4\,
      O(2) => \data_word_cnt_reg[7]_i_1_n_5\,
      O(1) => \data_word_cnt_reg[7]_i_1_n_6\,
      O(0) => \data_word_cnt_reg[7]_i_1_n_7\,
      S(3) => \data_word_cnt[7]_i_2_n_0\,
      S(2) => \data_word_cnt[7]_i_3_n_0\,
      S(1) => \data_word_cnt[7]_i_4_n_0\,
      S(0) => \data_word_cnt[7]_i_5_n_0\
    );
\data_word_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_cnt,
      D => \data_word_cnt_reg[11]_i_1_n_7\,
      Q => \^data_count_out\(8),
      R => block_word_cnt0
    );
\data_word_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => data_word_cnt,
      D => \data_word_cnt_reg[11]_i_1_n_6\,
      Q => \^data_count_out\(9),
      R => block_word_cnt0
    );
data_word_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"454545FF45454500"
    )
        port map (
      I0 => \block_error_reg[0]_i_2_n_0\,
      I1 => data_word_valid_i_2_n_0,
      I2 => \block_word_cnt_reg_n_0_[1]\,
      I3 => data_word_valid_i_3_n_0,
      I4 => data_word_valid_i_4_n_0,
      I5 => data_word_valid,
      O => data_word_valid_i_1_n_0
    );
data_word_valid_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[5]\,
      I1 => \block_word_cnt_reg_n_0_[7]\,
      I2 => \block_word_cnt_reg_n_0_[6]\,
      I3 => \block_word_cnt_reg_n_0_[3]\,
      I4 => \block_word_cnt_reg_n_0_[2]\,
      I5 => \block_word_cnt_reg_n_0_[4]\,
      O => data_word_valid_i_2_n_0
    );
data_word_valid_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFCF0FF8"
    )
        port map (
      I0 => \block_error_reg[1]_i_3_n_0\,
      I1 => \block_word_cnt_reg_n_0_[0]\,
      I2 => \block_word_cnt_reg_n_0_[4]\,
      I3 => \block_word_cnt_reg_n_0_[1]\,
      I4 => \block_word_cnt_reg_n_0_[2]\,
      I5 => \rx_fifo_in_reg[15]_i_2_n_0\,
      O => data_word_valid_i_3_n_0
    );
data_word_valid_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01110010"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[2]\,
      I1 => \block_word_cnt_reg_n_0_[0]\,
      I2 => \block_word_cnt_reg_n_0_[1]\,
      I3 => rx_fifo_valid_i_2_n_0,
      I4 => encoder_rst_i_2_n_0,
      O => data_word_valid_i_4_n_0
    );
data_word_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => data_word_valid_i_1_n_0,
      Q => data_word_valid,
      R => block_word_cnt0
    );
encoder_rst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F7FFF7F50400040"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[0]\,
      I1 => encoder_rst_i_2_n_0,
      I2 => \block_error_reg[0]_i_2_n_0\,
      I3 => encoder_rst_i_3_n_0,
      I4 => \block_error_reg[1]_i_3_n_0\,
      I5 => encoder_rst_reg_n_0,
      O => encoder_rst_i_1_n_0
    );
encoder_rst_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \block_error_reg[1]_i_5_n_0\,
      I1 => \block_error_reg[1]_i_6_n_0\,
      I2 => rx_data_r_track(14),
      I3 => rx_data_r_track(12),
      I4 => encoder_rst_i_4_n_0,
      I5 => encoder_rst_i_5_n_0,
      O => encoder_rst_i_2_n_0
    );
encoder_rst_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[4]\,
      I1 => \block_word_cnt_reg_n_0_[1]\,
      I2 => \block_word_cnt_reg_n_0_[0]\,
      O => encoder_rst_i_3_n_0
    );
encoder_rst_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rx_data_r_track(11),
      I1 => rx_data_r_track(10),
      I2 => rx_data_r_track(6),
      I3 => rx_data_r_track(8),
      O => encoder_rst_i_4_n_0
    );
encoder_rst_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => rx_data_r_track(2),
      I1 => rx_data_r_track(3),
      I2 => rx_data_r_track(1),
      I3 => rx_data_r_track(0),
      O => encoder_rst_i_5_n_0
    );
encoder_rst_reg: unisim.vcomponents.FDSE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => encoder_rst_i_1_n_0,
      Q => encoder_rst_reg_n_0,
      S => block_word_cnt0
    );
\hor_correct_mask[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[1]\,
      I1 => \block_word_cnt_reg_n_0_[0]\,
      I2 => \rx_fifo_in_reg[15]_i_2_n_0\,
      I3 => \block_word_cnt_reg_n_0_[2]\,
      I4 => \block_word_cnt_reg_n_0_[4]\,
      O => \hor_correct_mask[15]_i_1_n_0\
    );
\hor_correct_mask_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \hor_correct_mask[15]_i_1_n_0\,
      D => hor_correct_mask0(0),
      Q => hor_correct_mask(0),
      R => block_word_cnt0
    );
\hor_correct_mask_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hor_correct_mask(0),
      I1 => correct_mask_valid,
      I2 => \hor_correct_mask_reg_reg_n_0_[1]\,
      O => \hor_correct_mask_reg[0]_i_1_n_0\
    );
\hor_correct_mask_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \hor_correct_mask[15]_i_1_n_0\,
      D => hor_correct_mask0(10),
      Q => hor_correct_mask(10),
      R => block_word_cnt0
    );
\hor_correct_mask_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hor_correct_mask(10),
      I1 => correct_mask_valid,
      I2 => \hor_correct_mask_reg_reg_n_0_[11]\,
      O => \hor_correct_mask_reg[10]_i_1_n_0\
    );
\hor_correct_mask_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \hor_correct_mask[15]_i_1_n_0\,
      D => hor_correct_mask0(11),
      Q => hor_correct_mask(11),
      R => block_word_cnt0
    );
\hor_correct_mask_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hor_correct_mask(11),
      I1 => correct_mask_valid,
      I2 => \hor_correct_mask_reg_reg_n_0_[12]\,
      O => \hor_correct_mask_reg[11]_i_1_n_0\
    );
\hor_correct_mask_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \hor_correct_mask[15]_i_1_n_0\,
      D => hor_correct_mask0(12),
      Q => hor_correct_mask(12),
      R => block_word_cnt0
    );
\hor_correct_mask_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hor_correct_mask(12),
      I1 => correct_mask_valid,
      I2 => \hor_correct_mask_reg_reg_n_0_[13]\,
      O => \hor_correct_mask_reg[12]_i_1_n_0\
    );
\hor_correct_mask_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \hor_correct_mask[15]_i_1_n_0\,
      D => hor_correct_mask0(13),
      Q => hor_correct_mask(13),
      R => block_word_cnt0
    );
\hor_correct_mask_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hor_correct_mask(13),
      I1 => correct_mask_valid,
      I2 => \hor_correct_mask_reg_reg_n_0_[14]\,
      O => \hor_correct_mask_reg[13]_i_1_n_0\
    );
\hor_correct_mask_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \hor_correct_mask[15]_i_1_n_0\,
      D => hor_correct_mask0(14),
      Q => hor_correct_mask(14),
      R => block_word_cnt0
    );
\hor_correct_mask_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hor_correct_mask(14),
      I1 => correct_mask_valid,
      I2 => \hor_correct_mask_reg_reg_n_0_[15]\,
      O => \hor_correct_mask_reg[14]_i_1_n_0\
    );
\hor_correct_mask_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \hor_correct_mask[15]_i_1_n_0\,
      D => hor_correct_mask0(15),
      Q => hor_correct_mask(15),
      R => block_word_cnt0
    );
\hor_correct_mask_reg[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => correct_mask_valid,
      I1 => rx_fifo_out_reg_en,
      O => \hor_correct_mask_reg[15]_i_1_n_0\
    );
\hor_correct_mask_reg[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => correct_mask_valid,
      I1 => hor_correct_mask(15),
      O => \hor_correct_mask_reg[15]_i_2_n_0\
    );
\hor_correct_mask_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \hor_correct_mask[15]_i_1_n_0\,
      D => hor_correct_mask0(1),
      Q => hor_correct_mask(1),
      R => block_word_cnt0
    );
\hor_correct_mask_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hor_correct_mask(1),
      I1 => correct_mask_valid,
      I2 => \hor_correct_mask_reg_reg_n_0_[2]\,
      O => \hor_correct_mask_reg[1]_i_1_n_0\
    );
\hor_correct_mask_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \hor_correct_mask[15]_i_1_n_0\,
      D => hor_correct_mask0(2),
      Q => hor_correct_mask(2),
      R => block_word_cnt0
    );
\hor_correct_mask_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hor_correct_mask(2),
      I1 => correct_mask_valid,
      I2 => \hor_correct_mask_reg_reg_n_0_[3]\,
      O => \hor_correct_mask_reg[2]_i_1_n_0\
    );
\hor_correct_mask_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \hor_correct_mask[15]_i_1_n_0\,
      D => hor_correct_mask0(3),
      Q => hor_correct_mask(3),
      R => block_word_cnt0
    );
\hor_correct_mask_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hor_correct_mask(3),
      I1 => correct_mask_valid,
      I2 => \hor_correct_mask_reg_reg_n_0_[4]\,
      O => \hor_correct_mask_reg[3]_i_1_n_0\
    );
\hor_correct_mask_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \hor_correct_mask[15]_i_1_n_0\,
      D => hor_correct_mask0(4),
      Q => hor_correct_mask(4),
      R => block_word_cnt0
    );
\hor_correct_mask_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hor_correct_mask(4),
      I1 => correct_mask_valid,
      I2 => \hor_correct_mask_reg_reg_n_0_[5]\,
      O => \hor_correct_mask_reg[4]_i_1_n_0\
    );
\hor_correct_mask_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \hor_correct_mask[15]_i_1_n_0\,
      D => hor_correct_mask0(5),
      Q => hor_correct_mask(5),
      R => block_word_cnt0
    );
\hor_correct_mask_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hor_correct_mask(5),
      I1 => correct_mask_valid,
      I2 => \hor_correct_mask_reg_reg_n_0_[6]\,
      O => \hor_correct_mask_reg[5]_i_1_n_0\
    );
\hor_correct_mask_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \hor_correct_mask[15]_i_1_n_0\,
      D => hor_correct_mask0(6),
      Q => hor_correct_mask(6),
      R => block_word_cnt0
    );
\hor_correct_mask_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hor_correct_mask(6),
      I1 => correct_mask_valid,
      I2 => \hor_correct_mask_reg_reg_n_0_[7]\,
      O => \hor_correct_mask_reg[6]_i_1_n_0\
    );
\hor_correct_mask_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \hor_correct_mask[15]_i_1_n_0\,
      D => hor_correct_mask0(7),
      Q => hor_correct_mask(7),
      R => block_word_cnt0
    );
\hor_correct_mask_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hor_correct_mask(7),
      I1 => correct_mask_valid,
      I2 => \hor_correct_mask_reg_reg_n_0_[8]\,
      O => \hor_correct_mask_reg[7]_i_1_n_0\
    );
\hor_correct_mask_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \hor_correct_mask[15]_i_1_n_0\,
      D => hor_correct_mask0(8),
      Q => hor_correct_mask(8),
      R => block_word_cnt0
    );
\hor_correct_mask_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hor_correct_mask(8),
      I1 => correct_mask_valid,
      I2 => \hor_correct_mask_reg_reg_n_0_[9]\,
      O => \hor_correct_mask_reg[8]_i_1_n_0\
    );
\hor_correct_mask_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \hor_correct_mask[15]_i_1_n_0\,
      D => hor_correct_mask0(9),
      Q => hor_correct_mask(9),
      R => block_word_cnt0
    );
\hor_correct_mask_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hor_correct_mask(9),
      I1 => correct_mask_valid,
      I2 => \hor_correct_mask_reg_reg_n_0_[10]\,
      O => \hor_correct_mask_reg[9]_i_1_n_0\
    );
\hor_correct_mask_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \hor_correct_mask_reg[15]_i_1_n_0\,
      D => \hor_correct_mask_reg[0]_i_1_n_0\,
      Q => \hor_correct_mask_reg_reg_n_0_[0]\,
      R => block_word_cnt0
    );
\hor_correct_mask_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \hor_correct_mask_reg[15]_i_1_n_0\,
      D => \hor_correct_mask_reg[10]_i_1_n_0\,
      Q => \hor_correct_mask_reg_reg_n_0_[10]\,
      R => block_word_cnt0
    );
\hor_correct_mask_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \hor_correct_mask_reg[15]_i_1_n_0\,
      D => \hor_correct_mask_reg[11]_i_1_n_0\,
      Q => \hor_correct_mask_reg_reg_n_0_[11]\,
      R => block_word_cnt0
    );
\hor_correct_mask_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \hor_correct_mask_reg[15]_i_1_n_0\,
      D => \hor_correct_mask_reg[12]_i_1_n_0\,
      Q => \hor_correct_mask_reg_reg_n_0_[12]\,
      R => block_word_cnt0
    );
\hor_correct_mask_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \hor_correct_mask_reg[15]_i_1_n_0\,
      D => \hor_correct_mask_reg[13]_i_1_n_0\,
      Q => \hor_correct_mask_reg_reg_n_0_[13]\,
      R => block_word_cnt0
    );
\hor_correct_mask_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \hor_correct_mask_reg[15]_i_1_n_0\,
      D => \hor_correct_mask_reg[14]_i_1_n_0\,
      Q => \hor_correct_mask_reg_reg_n_0_[14]\,
      R => block_word_cnt0
    );
\hor_correct_mask_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \hor_correct_mask_reg[15]_i_1_n_0\,
      D => \hor_correct_mask_reg[15]_i_2_n_0\,
      Q => \hor_correct_mask_reg_reg_n_0_[15]\,
      R => block_word_cnt0
    );
\hor_correct_mask_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \hor_correct_mask_reg[15]_i_1_n_0\,
      D => \hor_correct_mask_reg[1]_i_1_n_0\,
      Q => \hor_correct_mask_reg_reg_n_0_[1]\,
      R => block_word_cnt0
    );
\hor_correct_mask_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \hor_correct_mask_reg[15]_i_1_n_0\,
      D => \hor_correct_mask_reg[2]_i_1_n_0\,
      Q => \hor_correct_mask_reg_reg_n_0_[2]\,
      R => block_word_cnt0
    );
\hor_correct_mask_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \hor_correct_mask_reg[15]_i_1_n_0\,
      D => \hor_correct_mask_reg[3]_i_1_n_0\,
      Q => \hor_correct_mask_reg_reg_n_0_[3]\,
      R => block_word_cnt0
    );
\hor_correct_mask_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \hor_correct_mask_reg[15]_i_1_n_0\,
      D => \hor_correct_mask_reg[4]_i_1_n_0\,
      Q => \hor_correct_mask_reg_reg_n_0_[4]\,
      R => block_word_cnt0
    );
\hor_correct_mask_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \hor_correct_mask_reg[15]_i_1_n_0\,
      D => \hor_correct_mask_reg[5]_i_1_n_0\,
      Q => \hor_correct_mask_reg_reg_n_0_[5]\,
      R => block_word_cnt0
    );
\hor_correct_mask_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \hor_correct_mask_reg[15]_i_1_n_0\,
      D => \hor_correct_mask_reg[6]_i_1_n_0\,
      Q => \hor_correct_mask_reg_reg_n_0_[6]\,
      R => block_word_cnt0
    );
\hor_correct_mask_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \hor_correct_mask_reg[15]_i_1_n_0\,
      D => \hor_correct_mask_reg[7]_i_1_n_0\,
      Q => \hor_correct_mask_reg_reg_n_0_[7]\,
      R => block_word_cnt0
    );
\hor_correct_mask_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \hor_correct_mask_reg[15]_i_1_n_0\,
      D => \hor_correct_mask_reg[8]_i_1_n_0\,
      Q => \hor_correct_mask_reg_reg_n_0_[8]\,
      R => block_word_cnt0
    );
\hor_correct_mask_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \hor_correct_mask_reg[15]_i_1_n_0\,
      D => \hor_correct_mask_reg[9]_i_1_n_0\,
      Q => \hor_correct_mask_reg_reg_n_0_[9]\,
      R => block_word_cnt0
    );
link_ctr0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => link_ctr0_carry_n_0,
      CO(2) => link_ctr0_carry_n_1,
      CO(1) => link_ctr0_carry_n_2,
      CO(0) => link_ctr0_carry_n_3,
      CYINIT => \link_ctr_reg__0\(0),
      DI(3 downto 2) => \link_ctr_reg__0\(3 downto 2),
      DI(1 downto 0) => B"10",
      O(3 downto 0) => data(4 downto 1),
      S(3) => link_ctr0_carry_i_1_n_0,
      S(2) => link_ctr0_carry_i_2_n_0,
      S(1) => link_ctr0_carry_i_3_n_0,
      S(0) => link_ctr0_carry_i_4_n_0
    );
\link_ctr0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => link_ctr0_carry_n_0,
      CO(3 downto 1) => \NLW_link_ctr0_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \link_ctr0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \link_ctr_reg__0\(4),
      O(3 downto 2) => \NLW_link_ctr0_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => data(6 downto 5),
      S(3 downto 2) => B"00",
      S(1) => \link_ctr0_carry__0_i_1_n_0\,
      S(0) => \link_ctr0_carry__0_i_2_n_0\
    );
\link_ctr0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \link_ctr_reg__0\(5),
      I1 => \link_ctr_reg__0\(6),
      O => \link_ctr0_carry__0_i_1_n_0\
    );
\link_ctr0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \link_ctr_reg__0\(4),
      I1 => \link_ctr_reg__0\(5),
      O => \link_ctr0_carry__0_i_2_n_0\
    );
link_ctr0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \link_ctr_reg__0\(3),
      I1 => \link_ctr_reg__0\(4),
      O => link_ctr0_carry_i_1_n_0
    );
link_ctr0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \link_ctr_reg__0\(2),
      I1 => \link_ctr_reg__0\(3),
      O => link_ctr0_carry_i_2_n_0
    );
link_ctr0_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \link_ctr_reg__0\(2),
      O => link_ctr0_carry_i_3_n_0
    );
link_ctr0_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \link_ctr_reg__0\(1),
      O => link_ctr0_carry_i_4_n_0
    );
\link_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \link_ctr_reg__0\(0),
      O => p_0_in(0)
    );
\link_ctr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => data(1),
      I1 => \^gt0_track_data_i\,
      I2 => \link_ctr_reg__0\(0),
      I3 => \link_ctr_reg__0\(1),
      O => p_0_in(1)
    );
\link_ctr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => data(2),
      I1 => \^gt0_track_data_i\,
      I2 => \link_ctr_reg__0\(2),
      I3 => \link_ctr_reg__0\(0),
      I4 => \link_ctr_reg__0\(1),
      O => p_0_in(2)
    );
\link_ctr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => data(3),
      I1 => \^gt0_track_data_i\,
      I2 => \link_ctr_reg__0\(3),
      I3 => \link_ctr_reg__0\(2),
      I4 => \link_ctr_reg__0\(0),
      I5 => \link_ctr_reg__0\(1),
      O => p_0_in(3)
    );
\link_ctr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B88BB8"
    )
        port map (
      I0 => data(4),
      I1 => \^gt0_track_data_i\,
      I2 => \link_ctr_reg__0\(4),
      I3 => \link_ctr_reg__0\(3),
      I4 => \link_ctr[5]_i_2_n_0\,
      O => p_0_in(4)
    );
\link_ctr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BB8B8B8B8B8B8"
    )
        port map (
      I0 => data(5),
      I1 => \^gt0_track_data_i\,
      I2 => \link_ctr_reg__0\(5),
      I3 => \link_ctr[5]_i_2_n_0\,
      I4 => \link_ctr_reg__0\(3),
      I5 => \link_ctr_reg__0\(4),
      O => p_0_in(5)
    );
\link_ctr[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \link_ctr_reg__0\(1),
      I1 => \link_ctr_reg__0\(0),
      I2 => \link_ctr_reg__0\(2),
      O => \link_ctr[5]_i_2_n_0\
    );
\link_ctr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000008AAAAAAAA"
    )
        port map (
      I0 => track_data_r,
      I1 => \link_ctr[6]_i_3_n_0\,
      I2 => \link_ctr_reg__0\(4),
      I3 => \link_ctr_reg__0\(3),
      I4 => \link_ctr_reg__0\(5),
      I5 => \link_ctr_reg__0\(6),
      O => link_ctr
    );
\link_ctr[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => data(6),
      I1 => \^gt0_track_data_i\,
      I2 => \link_ctr_reg__0\(6),
      I3 => \link_ctr_reg__0\(5),
      I4 => \link_ctr[6]_i_4_n_0\,
      O => p_0_in(6)
    );
\link_ctr[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \link_ctr_reg__0\(1),
      I1 => \link_ctr_reg__0\(0),
      I2 => \link_ctr_reg__0\(2),
      O => \link_ctr[6]_i_3_n_0\
    );
\link_ctr[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \link_ctr_reg__0\(4),
      I1 => \link_ctr_reg__0\(3),
      I2 => \link_ctr_reg__0\(1),
      I3 => \link_ctr_reg__0\(0),
      I4 => \link_ctr_reg__0\(2),
      O => \link_ctr[6]_i_4_n_0\
    );
\link_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => GT0_TXUSRCLK_OUT,
      CE => link_ctr,
      D => p_0_in(0),
      Q => \link_ctr_reg__0\(0),
      R => '0'
    );
\link_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => GT0_TXUSRCLK_OUT,
      CE => link_ctr,
      D => p_0_in(1),
      Q => \link_ctr_reg__0\(1),
      R => '0'
    );
\link_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => GT0_TXUSRCLK_OUT,
      CE => link_ctr,
      D => p_0_in(2),
      Q => \link_ctr_reg__0\(2),
      R => '0'
    );
\link_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => GT0_TXUSRCLK_OUT,
      CE => link_ctr,
      D => p_0_in(3),
      Q => \link_ctr_reg__0\(3),
      R => '0'
    );
\link_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => GT0_TXUSRCLK_OUT,
      CE => link_ctr,
      D => p_0_in(4),
      Q => \link_ctr_reg__0\(4),
      R => '0'
    );
\link_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => GT0_TXUSRCLK_OUT,
      CE => link_ctr,
      D => p_0_in(5),
      Q => \link_ctr_reg__0\(5),
      R => '0'
    );
\link_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => GT0_TXUSRCLK_OUT,
      CE => link_ctr,
      D => p_0_in(6),
      Q => \link_ctr_reg__0\(6),
      R => '0'
    );
parity_encoder_inst_2: entity work.gtx3g_bert_0_parity_encoder_45
     port map (
      D(15 downto 0) => hor_correct_mask0(15 downto 0),
      GT0_TXUSRCLK_OUT => GT0_TXUSRCLK_OUT,
      Q(15 downto 0) => rx_fifo_in_reg(15 downto 0),
      SR(0) => encoder_rst_reg_n_0,
      data_word_valid => data_word_valid,
      rx_data_r_track(15 downto 0) => rx_data_r_track(15 downto 0),
      \ver_correct_mask_reg[15]\(15 downto 0) => ver_correct_mask0(15 downto 0)
    );
pattern_check_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBBABAAA888A8"
    )
        port map (
      I0 => pattern_check_en_i_2_n_0,
      I1 => pattern_check_en_i_3_n_0,
      I2 => pattern_check_en_i_4_n_0,
      I3 => \block_word_cnt_reg_n_0_[0]\,
      I4 => \block_word_cnt_reg_n_0_[2]\,
      I5 => pattern_check_en,
      O => pattern_check_en_i_1_n_0
    );
pattern_check_en_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AAAAAA"
    )
        port map (
      I0 => rx_fifo_valid,
      I1 => \rx_fifo_in_reg[15]_i_2_n_0\,
      I2 => \block_word_cnt_reg_n_0_[2]\,
      I3 => \block_word_cnt_reg_n_0_[4]\,
      I4 => \block_word_cnt_reg_n_0_[1]\,
      O => pattern_check_en_i_2_n_0
    );
pattern_check_en_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBFE"
    )
        port map (
      I0 => \rx_fifo_in_reg[15]_i_2_n_0\,
      I1 => \block_word_cnt_reg_n_0_[2]\,
      I2 => \block_word_cnt_reg_n_0_[1]\,
      I3 => \block_word_cnt_reg_n_0_[4]\,
      O => pattern_check_en_i_3_n_0
    );
pattern_check_en_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[1]\,
      I1 => rx_fifo_valid_i_2_n_0,
      O => pattern_check_en_i_4_n_0
    );
pattern_check_en_reg: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_check_en_i_1_n_0,
      Q => pattern_check_en,
      R => block_word_cnt0
    );
\pattern_error_cnt[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^pattern_error_count_out\(11),
      O => \pattern_error_cnt[11]_i_2_n_0\
    );
\pattern_error_cnt[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^pattern_error_count_out\(10),
      O => \pattern_error_cnt[11]_i_3_n_0\
    );
\pattern_error_cnt[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^pattern_error_count_out\(9),
      O => \pattern_error_cnt[11]_i_4_n_0\
    );
\pattern_error_cnt[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^pattern_error_count_out\(8),
      O => \pattern_error_cnt[11]_i_5_n_0\
    );
\pattern_error_cnt[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^pattern_error_count_out\(15),
      O => \pattern_error_cnt[15]_i_2_n_0\
    );
\pattern_error_cnt[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^pattern_error_count_out\(14),
      O => \pattern_error_cnt[15]_i_3_n_0\
    );
\pattern_error_cnt[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^pattern_error_count_out\(13),
      O => \pattern_error_cnt[15]_i_4_n_0\
    );
\pattern_error_cnt[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^pattern_error_count_out\(12),
      O => \pattern_error_cnt[15]_i_5_n_0\
    );
\pattern_error_cnt[19]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^pattern_error_count_out\(19),
      O => \pattern_error_cnt[19]_i_2_n_0\
    );
\pattern_error_cnt[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^pattern_error_count_out\(18),
      O => \pattern_error_cnt[19]_i_3_n_0\
    );
\pattern_error_cnt[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^pattern_error_count_out\(17),
      O => \pattern_error_cnt[19]_i_4_n_0\
    );
\pattern_error_cnt[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^pattern_error_count_out\(16),
      O => \pattern_error_cnt[19]_i_5_n_0\
    );
\pattern_error_cnt[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^pattern_error_count_out\(23),
      O => \pattern_error_cnt[23]_i_2_n_0\
    );
\pattern_error_cnt[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^pattern_error_count_out\(22),
      O => \pattern_error_cnt[23]_i_3_n_0\
    );
\pattern_error_cnt[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^pattern_error_count_out\(21),
      O => \pattern_error_cnt[23]_i_4_n_0\
    );
\pattern_error_cnt[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^pattern_error_count_out\(20),
      O => \pattern_error_cnt[23]_i_5_n_0\
    );
\pattern_error_cnt[27]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^pattern_error_count_out\(27),
      O => \pattern_error_cnt[27]_i_2_n_0\
    );
\pattern_error_cnt[27]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^pattern_error_count_out\(26),
      O => \pattern_error_cnt[27]_i_3_n_0\
    );
\pattern_error_cnt[27]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^pattern_error_count_out\(25),
      O => \pattern_error_cnt[27]_i_4_n_0\
    );
\pattern_error_cnt[27]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^pattern_error_count_out\(24),
      O => \pattern_error_cnt[27]_i_5_n_0\
    );
\pattern_error_cnt[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \pattern_error_reg0_carry__0_n_2\,
      I1 => pattern_check_en,
      I2 => \^test_over_out\,
      O => pattern_error_cnt
    );
\pattern_error_cnt[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^pattern_error_count_out\(31),
      O => \pattern_error_cnt[31]_i_3_n_0\
    );
\pattern_error_cnt[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^pattern_error_count_out\(30),
      O => \pattern_error_cnt[31]_i_4_n_0\
    );
\pattern_error_cnt[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^pattern_error_count_out\(29),
      O => \pattern_error_cnt[31]_i_5_n_0\
    );
\pattern_error_cnt[31]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^pattern_error_count_out\(28),
      O => \pattern_error_cnt[31]_i_6_n_0\
    );
\pattern_error_cnt[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^pattern_error_count_out\(3),
      O => \pattern_error_cnt[3]_i_2_n_0\
    );
\pattern_error_cnt[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^pattern_error_count_out\(2),
      O => \pattern_error_cnt[3]_i_3_n_0\
    );
\pattern_error_cnt[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^pattern_error_count_out\(1),
      O => \pattern_error_cnt[3]_i_4_n_0\
    );
\pattern_error_cnt[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^pattern_error_count_out\(0),
      O => \pattern_error_cnt[3]_i_5_n_0\
    );
\pattern_error_cnt[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^pattern_error_count_out\(7),
      O => \pattern_error_cnt[7]_i_2_n_0\
    );
\pattern_error_cnt[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^pattern_error_count_out\(6),
      O => \pattern_error_cnt[7]_i_3_n_0\
    );
\pattern_error_cnt[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^pattern_error_count_out\(5),
      O => \pattern_error_cnt[7]_i_4_n_0\
    );
\pattern_error_cnt[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^pattern_error_count_out\(4),
      O => \pattern_error_cnt[7]_i_5_n_0\
    );
\pattern_error_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_error_cnt,
      D => \pattern_error_cnt_reg[3]_i_1_n_7\,
      Q => \^pattern_error_count_out\(0),
      R => block_word_cnt0
    );
\pattern_error_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_error_cnt,
      D => \pattern_error_cnt_reg[11]_i_1_n_5\,
      Q => \^pattern_error_count_out\(10),
      R => block_word_cnt0
    );
\pattern_error_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_error_cnt,
      D => \pattern_error_cnt_reg[11]_i_1_n_4\,
      Q => \^pattern_error_count_out\(11),
      R => block_word_cnt0
    );
\pattern_error_cnt_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pattern_error_cnt_reg[7]_i_1_n_0\,
      CO(3) => \pattern_error_cnt_reg[11]_i_1_n_0\,
      CO(2) => \pattern_error_cnt_reg[11]_i_1_n_1\,
      CO(1) => \pattern_error_cnt_reg[11]_i_1_n_2\,
      CO(0) => \pattern_error_cnt_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pattern_error_cnt_reg[11]_i_1_n_4\,
      O(2) => \pattern_error_cnt_reg[11]_i_1_n_5\,
      O(1) => \pattern_error_cnt_reg[11]_i_1_n_6\,
      O(0) => \pattern_error_cnt_reg[11]_i_1_n_7\,
      S(3) => \pattern_error_cnt[11]_i_2_n_0\,
      S(2) => \pattern_error_cnt[11]_i_3_n_0\,
      S(1) => \pattern_error_cnt[11]_i_4_n_0\,
      S(0) => \pattern_error_cnt[11]_i_5_n_0\
    );
\pattern_error_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_error_cnt,
      D => \pattern_error_cnt_reg[15]_i_1_n_7\,
      Q => \^pattern_error_count_out\(12),
      R => block_word_cnt0
    );
\pattern_error_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_error_cnt,
      D => \pattern_error_cnt_reg[15]_i_1_n_6\,
      Q => \^pattern_error_count_out\(13),
      R => block_word_cnt0
    );
\pattern_error_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_error_cnt,
      D => \pattern_error_cnt_reg[15]_i_1_n_5\,
      Q => \^pattern_error_count_out\(14),
      R => block_word_cnt0
    );
\pattern_error_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_error_cnt,
      D => \pattern_error_cnt_reg[15]_i_1_n_4\,
      Q => \^pattern_error_count_out\(15),
      R => block_word_cnt0
    );
\pattern_error_cnt_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pattern_error_cnt_reg[11]_i_1_n_0\,
      CO(3) => \pattern_error_cnt_reg[15]_i_1_n_0\,
      CO(2) => \pattern_error_cnt_reg[15]_i_1_n_1\,
      CO(1) => \pattern_error_cnt_reg[15]_i_1_n_2\,
      CO(0) => \pattern_error_cnt_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pattern_error_cnt_reg[15]_i_1_n_4\,
      O(2) => \pattern_error_cnt_reg[15]_i_1_n_5\,
      O(1) => \pattern_error_cnt_reg[15]_i_1_n_6\,
      O(0) => \pattern_error_cnt_reg[15]_i_1_n_7\,
      S(3) => \pattern_error_cnt[15]_i_2_n_0\,
      S(2) => \pattern_error_cnt[15]_i_3_n_0\,
      S(1) => \pattern_error_cnt[15]_i_4_n_0\,
      S(0) => \pattern_error_cnt[15]_i_5_n_0\
    );
\pattern_error_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_error_cnt,
      D => \pattern_error_cnt_reg[19]_i_1_n_7\,
      Q => \^pattern_error_count_out\(16),
      R => block_word_cnt0
    );
\pattern_error_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_error_cnt,
      D => \pattern_error_cnt_reg[19]_i_1_n_6\,
      Q => \^pattern_error_count_out\(17),
      R => block_word_cnt0
    );
\pattern_error_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_error_cnt,
      D => \pattern_error_cnt_reg[19]_i_1_n_5\,
      Q => \^pattern_error_count_out\(18),
      R => block_word_cnt0
    );
\pattern_error_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_error_cnt,
      D => \pattern_error_cnt_reg[19]_i_1_n_4\,
      Q => \^pattern_error_count_out\(19),
      R => block_word_cnt0
    );
\pattern_error_cnt_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pattern_error_cnt_reg[15]_i_1_n_0\,
      CO(3) => \pattern_error_cnt_reg[19]_i_1_n_0\,
      CO(2) => \pattern_error_cnt_reg[19]_i_1_n_1\,
      CO(1) => \pattern_error_cnt_reg[19]_i_1_n_2\,
      CO(0) => \pattern_error_cnt_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pattern_error_cnt_reg[19]_i_1_n_4\,
      O(2) => \pattern_error_cnt_reg[19]_i_1_n_5\,
      O(1) => \pattern_error_cnt_reg[19]_i_1_n_6\,
      O(0) => \pattern_error_cnt_reg[19]_i_1_n_7\,
      S(3) => \pattern_error_cnt[19]_i_2_n_0\,
      S(2) => \pattern_error_cnt[19]_i_3_n_0\,
      S(1) => \pattern_error_cnt[19]_i_4_n_0\,
      S(0) => \pattern_error_cnt[19]_i_5_n_0\
    );
\pattern_error_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_error_cnt,
      D => \pattern_error_cnt_reg[3]_i_1_n_6\,
      Q => \^pattern_error_count_out\(1),
      R => block_word_cnt0
    );
\pattern_error_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_error_cnt,
      D => \pattern_error_cnt_reg[23]_i_1_n_7\,
      Q => \^pattern_error_count_out\(20),
      R => block_word_cnt0
    );
\pattern_error_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_error_cnt,
      D => \pattern_error_cnt_reg[23]_i_1_n_6\,
      Q => \^pattern_error_count_out\(21),
      R => block_word_cnt0
    );
\pattern_error_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_error_cnt,
      D => \pattern_error_cnt_reg[23]_i_1_n_5\,
      Q => \^pattern_error_count_out\(22),
      R => block_word_cnt0
    );
\pattern_error_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_error_cnt,
      D => \pattern_error_cnt_reg[23]_i_1_n_4\,
      Q => \^pattern_error_count_out\(23),
      R => block_word_cnt0
    );
\pattern_error_cnt_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pattern_error_cnt_reg[19]_i_1_n_0\,
      CO(3) => \pattern_error_cnt_reg[23]_i_1_n_0\,
      CO(2) => \pattern_error_cnt_reg[23]_i_1_n_1\,
      CO(1) => \pattern_error_cnt_reg[23]_i_1_n_2\,
      CO(0) => \pattern_error_cnt_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pattern_error_cnt_reg[23]_i_1_n_4\,
      O(2) => \pattern_error_cnt_reg[23]_i_1_n_5\,
      O(1) => \pattern_error_cnt_reg[23]_i_1_n_6\,
      O(0) => \pattern_error_cnt_reg[23]_i_1_n_7\,
      S(3) => \pattern_error_cnt[23]_i_2_n_0\,
      S(2) => \pattern_error_cnt[23]_i_3_n_0\,
      S(1) => \pattern_error_cnt[23]_i_4_n_0\,
      S(0) => \pattern_error_cnt[23]_i_5_n_0\
    );
\pattern_error_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_error_cnt,
      D => \pattern_error_cnt_reg[27]_i_1_n_7\,
      Q => \^pattern_error_count_out\(24),
      R => block_word_cnt0
    );
\pattern_error_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_error_cnt,
      D => \pattern_error_cnt_reg[27]_i_1_n_6\,
      Q => \^pattern_error_count_out\(25),
      R => block_word_cnt0
    );
\pattern_error_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_error_cnt,
      D => \pattern_error_cnt_reg[27]_i_1_n_5\,
      Q => \^pattern_error_count_out\(26),
      R => block_word_cnt0
    );
\pattern_error_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_error_cnt,
      D => \pattern_error_cnt_reg[27]_i_1_n_4\,
      Q => \^pattern_error_count_out\(27),
      R => block_word_cnt0
    );
\pattern_error_cnt_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pattern_error_cnt_reg[23]_i_1_n_0\,
      CO(3) => \pattern_error_cnt_reg[27]_i_1_n_0\,
      CO(2) => \pattern_error_cnt_reg[27]_i_1_n_1\,
      CO(1) => \pattern_error_cnt_reg[27]_i_1_n_2\,
      CO(0) => \pattern_error_cnt_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pattern_error_cnt_reg[27]_i_1_n_4\,
      O(2) => \pattern_error_cnt_reg[27]_i_1_n_5\,
      O(1) => \pattern_error_cnt_reg[27]_i_1_n_6\,
      O(0) => \pattern_error_cnt_reg[27]_i_1_n_7\,
      S(3) => \pattern_error_cnt[27]_i_2_n_0\,
      S(2) => \pattern_error_cnt[27]_i_3_n_0\,
      S(1) => \pattern_error_cnt[27]_i_4_n_0\,
      S(0) => \pattern_error_cnt[27]_i_5_n_0\
    );
\pattern_error_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_error_cnt,
      D => \pattern_error_cnt_reg[31]_i_2_n_7\,
      Q => \^pattern_error_count_out\(28),
      R => block_word_cnt0
    );
\pattern_error_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_error_cnt,
      D => \pattern_error_cnt_reg[31]_i_2_n_6\,
      Q => \^pattern_error_count_out\(29),
      R => block_word_cnt0
    );
\pattern_error_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_error_cnt,
      D => \pattern_error_cnt_reg[3]_i_1_n_5\,
      Q => \^pattern_error_count_out\(2),
      R => block_word_cnt0
    );
\pattern_error_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_error_cnt,
      D => \pattern_error_cnt_reg[31]_i_2_n_5\,
      Q => \^pattern_error_count_out\(30),
      R => block_word_cnt0
    );
\pattern_error_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_error_cnt,
      D => \pattern_error_cnt_reg[31]_i_2_n_4\,
      Q => \^pattern_error_count_out\(31),
      R => block_word_cnt0
    );
\pattern_error_cnt_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pattern_error_cnt_reg[27]_i_1_n_0\,
      CO(3) => \NLW_pattern_error_cnt_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \pattern_error_cnt_reg[31]_i_2_n_1\,
      CO(1) => \pattern_error_cnt_reg[31]_i_2_n_2\,
      CO(0) => \pattern_error_cnt_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pattern_error_cnt_reg[31]_i_2_n_4\,
      O(2) => \pattern_error_cnt_reg[31]_i_2_n_5\,
      O(1) => \pattern_error_cnt_reg[31]_i_2_n_6\,
      O(0) => \pattern_error_cnt_reg[31]_i_2_n_7\,
      S(3) => \pattern_error_cnt[31]_i_3_n_0\,
      S(2) => \pattern_error_cnt[31]_i_4_n_0\,
      S(1) => \pattern_error_cnt[31]_i_5_n_0\,
      S(0) => \pattern_error_cnt[31]_i_6_n_0\
    );
\pattern_error_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_error_cnt,
      D => \pattern_error_cnt_reg[3]_i_1_n_4\,
      Q => \^pattern_error_count_out\(3),
      R => block_word_cnt0
    );
\pattern_error_cnt_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pattern_error_cnt_reg[3]_i_1_n_0\,
      CO(2) => \pattern_error_cnt_reg[3]_i_1_n_1\,
      CO(1) => \pattern_error_cnt_reg[3]_i_1_n_2\,
      CO(0) => \pattern_error_cnt_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \pattern_error_cnt_reg[3]_i_1_n_4\,
      O(2) => \pattern_error_cnt_reg[3]_i_1_n_5\,
      O(1) => \pattern_error_cnt_reg[3]_i_1_n_6\,
      O(0) => \pattern_error_cnt_reg[3]_i_1_n_7\,
      S(3) => \pattern_error_cnt[3]_i_2_n_0\,
      S(2) => \pattern_error_cnt[3]_i_3_n_0\,
      S(1) => \pattern_error_cnt[3]_i_4_n_0\,
      S(0) => \pattern_error_cnt[3]_i_5_n_0\
    );
\pattern_error_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_error_cnt,
      D => \pattern_error_cnt_reg[7]_i_1_n_7\,
      Q => \^pattern_error_count_out\(4),
      R => block_word_cnt0
    );
\pattern_error_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_error_cnt,
      D => \pattern_error_cnt_reg[7]_i_1_n_6\,
      Q => \^pattern_error_count_out\(5),
      R => block_word_cnt0
    );
\pattern_error_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_error_cnt,
      D => \pattern_error_cnt_reg[7]_i_1_n_5\,
      Q => \^pattern_error_count_out\(6),
      R => block_word_cnt0
    );
\pattern_error_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_error_cnt,
      D => \pattern_error_cnt_reg[7]_i_1_n_4\,
      Q => \^pattern_error_count_out\(7),
      R => block_word_cnt0
    );
\pattern_error_cnt_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pattern_error_cnt_reg[3]_i_1_n_0\,
      CO(3) => \pattern_error_cnt_reg[7]_i_1_n_0\,
      CO(2) => \pattern_error_cnt_reg[7]_i_1_n_1\,
      CO(1) => \pattern_error_cnt_reg[7]_i_1_n_2\,
      CO(0) => \pattern_error_cnt_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pattern_error_cnt_reg[7]_i_1_n_4\,
      O(2) => \pattern_error_cnt_reg[7]_i_1_n_5\,
      O(1) => \pattern_error_cnt_reg[7]_i_1_n_6\,
      O(0) => \pattern_error_cnt_reg[7]_i_1_n_7\,
      S(3) => \pattern_error_cnt[7]_i_2_n_0\,
      S(2) => \pattern_error_cnt[7]_i_3_n_0\,
      S(1) => \pattern_error_cnt[7]_i_4_n_0\,
      S(0) => \pattern_error_cnt[7]_i_5_n_0\
    );
\pattern_error_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_error_cnt,
      D => \pattern_error_cnt_reg[11]_i_1_n_7\,
      Q => \^pattern_error_count_out\(8),
      R => block_word_cnt0
    );
\pattern_error_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => pattern_error_cnt,
      D => \pattern_error_cnt_reg[11]_i_1_n_6\,
      Q => \^pattern_error_count_out\(9),
      R => block_word_cnt0
    );
pattern_error_reg0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pattern_error_reg0_carry_n_0,
      CO(2) => pattern_error_reg0_carry_n_1,
      CO(1) => pattern_error_reg0_carry_n_2,
      CO(0) => pattern_error_reg0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => NLW_pattern_error_reg0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => pattern_gen_inst_2_n_0,
      S(2) => pattern_gen_inst_2_n_1,
      S(1) => pattern_gen_inst_2_n_2,
      S(0) => pattern_gen_inst_2_n_3
    );
\pattern_error_reg0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => pattern_error_reg0_carry_n_0,
      CO(3 downto 2) => \NLW_pattern_error_reg0_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \pattern_error_reg0_carry__0_n_2\,
      CO(0) => \pattern_error_reg0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0011",
      O(3 downto 0) => \NLW_pattern_error_reg0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => pattern_gen_inst_2_n_4,
      S(0) => pattern_gen_inst_2_n_5
    );
pattern_error_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pattern_error_reg0_carry__0_n_2\,
      I1 => pattern_check_en,
      I2 => \^pattern_error_out\,
      O => pattern_error_reg_i_1_n_0
    );
pattern_error_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_error_reg_i_1_n_0,
      Q => \^pattern_error_out\,
      R => block_word_cnt0
    );
pattern_gen_inst_2: entity work.gtx3g_bert_0_pattern_gen_46
     port map (
      GT0_TXUSRCLK_OUT => GT0_TXUSRCLK_OUT,
      PATTERN_MODE(2 downto 0) => PATTERN_MODE(2 downto 0),
      Q(15 downto 0) => rx_fifo_out_correct(15 downto 0),
      S(3) => pattern_gen_inst_2_n_0,
      S(2) => pattern_gen_inst_2_n_1,
      S(1) => pattern_gen_inst_2_n_2,
      S(0) => pattern_gen_inst_2_n_3,
      \pattern_error_cnt_reg[0]\(1) => pattern_gen_inst_2_n_4,
      \pattern_error_cnt_reg[0]\(0) => pattern_gen_inst_2_n_5,
      pattern_pause_reg_reg => pattern_pause_reg_reg_n_0,
      rx_fifo_rst => rx_fifo_rst
    );
pattern_pause_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDF000000DF"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[0]\,
      I1 => \block_word_cnt_reg_n_0_[4]\,
      I2 => rx_fifo_valid,
      I3 => pattern_pause_reg_i_2_n_0,
      I4 => pattern_pause_reg_i_3_n_0,
      I5 => pattern_pause_reg_reg_n_0,
      O => pattern_pause_reg_i_1_n_0
    );
pattern_pause_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[2]\,
      I1 => \block_word_cnt_reg_n_0_[3]\,
      I2 => \block_word_cnt_reg_n_0_[6]\,
      I3 => \block_word_cnt_reg_n_0_[7]\,
      I4 => \block_word_cnt_reg_n_0_[5]\,
      O => pattern_pause_reg_i_2_n_0
    );
pattern_pause_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F5F0F5CFF0CFFF"
    )
        port map (
      I0 => \block_error_reg[1]_i_3_n_0\,
      I1 => rx_fifo_valid_i_2_n_0,
      I2 => \block_word_cnt_reg_n_0_[1]\,
      I3 => \block_word_cnt_reg_n_0_[4]\,
      I4 => encoder_rst_i_2_n_0,
      I5 => \block_word_cnt_reg_n_0_[0]\,
      O => pattern_pause_reg_i_3_n_0
    );
pattern_pause_reg_reg: unisim.vcomponents.FDSE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => pattern_pause_reg_i_1_n_0,
      Q => pattern_pause_reg_reg_n_0,
      S => block_word_cnt0
    );
\rx_data_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => rx_data_r(0),
      Q => rx_data_r2(0),
      R => '0'
    );
\rx_data_r2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => rx_data_r(10),
      Q => rx_data_r2(10),
      R => '0'
    );
\rx_data_r2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => rx_data_r(11),
      Q => rx_data_r2(11),
      R => '0'
    );
\rx_data_r2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => rx_data_r(12),
      Q => rx_data_r2(12),
      R => '0'
    );
\rx_data_r2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => rx_data_r(13),
      Q => rx_data_r2(13),
      R => '0'
    );
\rx_data_r2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => rx_data_r(14),
      Q => rx_data_r2(14),
      R => '0'
    );
\rx_data_r2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => rx_data_r(15),
      Q => rx_data_r2(15),
      R => '0'
    );
\rx_data_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => rx_data_r(1),
      Q => rx_data_r2(1),
      R => '0'
    );
\rx_data_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => rx_data_r(2),
      Q => rx_data_r2(2),
      R => '0'
    );
\rx_data_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => rx_data_r(3),
      Q => rx_data_r2(3),
      R => '0'
    );
\rx_data_r2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => rx_data_r(4),
      Q => rx_data_r2(4),
      R => '0'
    );
\rx_data_r2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => rx_data_r(5),
      Q => rx_data_r2(5),
      R => '0'
    );
\rx_data_r2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => rx_data_r(6),
      Q => rx_data_r2(6),
      R => '0'
    );
\rx_data_r2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => rx_data_r(7),
      Q => rx_data_r2(7),
      R => '0'
    );
\rx_data_r2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => rx_data_r(8),
      Q => rx_data_r2(8),
      R => '0'
    );
\rx_data_r2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => rx_data_r(9),
      Q => rx_data_r2(9),
      R => '0'
    );
\rx_data_r3[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_data_r2(8),
      I1 => \sel_reg_n_0_[0]\,
      I2 => rx_data_r2(0),
      O => p_0_in1_in(0)
    );
\rx_data_r3[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_data_r2(9),
      I1 => \sel_reg_n_0_[0]\,
      I2 => rx_data_r2(1),
      O => p_0_in1_in(1)
    );
\rx_data_r3[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_data_r2(10),
      I1 => \sel_reg_n_0_[0]\,
      I2 => rx_data_r2(2),
      O => p_0_in1_in(2)
    );
\rx_data_r3[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_data_r2(11),
      I1 => \sel_reg_n_0_[0]\,
      I2 => rx_data_r2(3),
      O => p_0_in1_in(3)
    );
\rx_data_r3[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_data_r2(12),
      I1 => \sel_reg_n_0_[0]\,
      I2 => rx_data_r2(4),
      O => p_0_in1_in(4)
    );
\rx_data_r3[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_data_r2(13),
      I1 => \sel_reg_n_0_[0]\,
      I2 => rx_data_r2(5),
      O => p_0_in1_in(5)
    );
\rx_data_r3[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_data_r2(14),
      I1 => \sel_reg_n_0_[0]\,
      I2 => rx_data_r2(6),
      O => p_0_in1_in(6)
    );
\rx_data_r3[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_data_r2(15),
      I1 => \sel_reg_n_0_[0]\,
      I2 => rx_data_r2(7),
      O => p_0_in1_in(7)
    );
\rx_data_r3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => p_0_in1_in(0),
      Q => rx_data_r3(0),
      R => system_reset_r2
    );
\rx_data_r3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => p_0_in1_in(1),
      Q => rx_data_r3(1),
      R => system_reset_r2
    );
\rx_data_r3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => p_0_in1_in(2),
      Q => rx_data_r3(2),
      R => system_reset_r2
    );
\rx_data_r3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => p_0_in1_in(3),
      Q => rx_data_r3(3),
      R => system_reset_r2
    );
\rx_data_r3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => p_0_in1_in(4),
      Q => rx_data_r3(4),
      R => system_reset_r2
    );
\rx_data_r3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => p_0_in1_in(5),
      Q => rx_data_r3(5),
      R => system_reset_r2
    );
\rx_data_r3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => p_0_in1_in(6),
      Q => rx_data_r3(6),
      R => system_reset_r2
    );
\rx_data_r3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => p_0_in1_in(7),
      Q => rx_data_r3(7),
      R => system_reset_r2
    );
rx_data_r3_reg_r: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => '1',
      Q => rx_data_r3_reg_r_n_0,
      R => system_reset_r2
    );
rx_data_r4_reg_r: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => rx_data_r3_reg_r_n_0,
      Q => rx_data_r4_reg_r_n_0,
      R => system_reset_r2
    );
\rx_data_r5_reg[0]_srl2___gt0_frame_check_rx_data_r4_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => GT0_TXUSRCLK_OUT,
      D => rx_data_r3(0),
      Q => \rx_data_r5_reg[0]_srl2___gt0_frame_check_rx_data_r4_reg_r_n_0\
    );
\rx_data_r5_reg[10]_srl3___gt0_frame_check_rx_data_r5_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => GT0_TXUSRCLK_OUT,
      D => p_0_in1_in(10),
      Q => \rx_data_r5_reg[10]_srl3___gt0_frame_check_rx_data_r5_reg_r_n_0\
    );
\rx_data_r5_reg[10]_srl3___gt0_frame_check_rx_data_r5_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_data_r(2),
      I1 => \sel_reg_n_0_[0]\,
      I2 => rx_data_r2(10),
      O => p_0_in1_in(10)
    );
\rx_data_r5_reg[11]_srl3___gt0_frame_check_rx_data_r5_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => GT0_TXUSRCLK_OUT,
      D => p_0_in1_in(11),
      Q => \rx_data_r5_reg[11]_srl3___gt0_frame_check_rx_data_r5_reg_r_n_0\
    );
\rx_data_r5_reg[11]_srl3___gt0_frame_check_rx_data_r5_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_data_r(3),
      I1 => \sel_reg_n_0_[0]\,
      I2 => rx_data_r2(11),
      O => p_0_in1_in(11)
    );
\rx_data_r5_reg[12]_srl3___gt0_frame_check_rx_data_r5_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => GT0_TXUSRCLK_OUT,
      D => p_0_in1_in(12),
      Q => \rx_data_r5_reg[12]_srl3___gt0_frame_check_rx_data_r5_reg_r_n_0\
    );
\rx_data_r5_reg[12]_srl3___gt0_frame_check_rx_data_r5_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_data_r(4),
      I1 => \sel_reg_n_0_[0]\,
      I2 => rx_data_r2(12),
      O => p_0_in1_in(12)
    );
\rx_data_r5_reg[13]_srl3___gt0_frame_check_rx_data_r5_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => GT0_TXUSRCLK_OUT,
      D => p_0_in1_in(13),
      Q => \rx_data_r5_reg[13]_srl3___gt0_frame_check_rx_data_r5_reg_r_n_0\
    );
\rx_data_r5_reg[13]_srl3___gt0_frame_check_rx_data_r5_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_data_r(5),
      I1 => \sel_reg_n_0_[0]\,
      I2 => rx_data_r2(13),
      O => p_0_in1_in(13)
    );
\rx_data_r5_reg[14]_srl3___gt0_frame_check_rx_data_r5_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => GT0_TXUSRCLK_OUT,
      D => p_0_in1_in(14),
      Q => \rx_data_r5_reg[14]_srl3___gt0_frame_check_rx_data_r5_reg_r_n_0\
    );
\rx_data_r5_reg[14]_srl3___gt0_frame_check_rx_data_r5_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_data_r(6),
      I1 => \sel_reg_n_0_[0]\,
      I2 => rx_data_r2(14),
      O => p_0_in1_in(14)
    );
\rx_data_r5_reg[15]_srl3___gt0_frame_check_rx_data_r5_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => GT0_TXUSRCLK_OUT,
      D => p_0_in1_in(15),
      Q => \rx_data_r5_reg[15]_srl3___gt0_frame_check_rx_data_r5_reg_r_n_0\
    );
\rx_data_r5_reg[15]_srl3___gt0_frame_check_rx_data_r5_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_data_r(7),
      I1 => \sel_reg_n_0_[0]\,
      I2 => rx_data_r2(15),
      O => p_0_in1_in(15)
    );
\rx_data_r5_reg[1]_srl2___gt0_frame_check_rx_data_r4_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => GT0_TXUSRCLK_OUT,
      D => rx_data_r3(1),
      Q => \rx_data_r5_reg[1]_srl2___gt0_frame_check_rx_data_r4_reg_r_n_0\
    );
\rx_data_r5_reg[2]_srl2___gt0_frame_check_rx_data_r4_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => GT0_TXUSRCLK_OUT,
      D => rx_data_r3(2),
      Q => \rx_data_r5_reg[2]_srl2___gt0_frame_check_rx_data_r4_reg_r_n_0\
    );
\rx_data_r5_reg[3]_srl2___gt0_frame_check_rx_data_r4_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => GT0_TXUSRCLK_OUT,
      D => rx_data_r3(3),
      Q => \rx_data_r5_reg[3]_srl2___gt0_frame_check_rx_data_r4_reg_r_n_0\
    );
\rx_data_r5_reg[4]_srl2___gt0_frame_check_rx_data_r4_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => GT0_TXUSRCLK_OUT,
      D => rx_data_r3(4),
      Q => \rx_data_r5_reg[4]_srl2___gt0_frame_check_rx_data_r4_reg_r_n_0\
    );
\rx_data_r5_reg[5]_srl2___gt0_frame_check_rx_data_r4_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => GT0_TXUSRCLK_OUT,
      D => rx_data_r3(5),
      Q => \rx_data_r5_reg[5]_srl2___gt0_frame_check_rx_data_r4_reg_r_n_0\
    );
\rx_data_r5_reg[6]_srl2___gt0_frame_check_rx_data_r4_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => GT0_TXUSRCLK_OUT,
      D => rx_data_r3(6),
      Q => \rx_data_r5_reg[6]_srl2___gt0_frame_check_rx_data_r4_reg_r_n_0\
    );
\rx_data_r5_reg[7]_srl2___gt0_frame_check_rx_data_r4_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => GT0_TXUSRCLK_OUT,
      D => rx_data_r3(7),
      Q => \rx_data_r5_reg[7]_srl2___gt0_frame_check_rx_data_r4_reg_r_n_0\
    );
\rx_data_r5_reg[8]_srl3___gt0_frame_check_rx_data_r5_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => GT0_TXUSRCLK_OUT,
      D => p_0_in1_in(8),
      Q => \rx_data_r5_reg[8]_srl3___gt0_frame_check_rx_data_r5_reg_r_n_0\
    );
\rx_data_r5_reg[8]_srl3___gt0_frame_check_rx_data_r5_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_data_r(0),
      I1 => \sel_reg_n_0_[0]\,
      I2 => rx_data_r2(8),
      O => p_0_in1_in(8)
    );
\rx_data_r5_reg[9]_srl3___gt0_frame_check_rx_data_r5_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => GT0_TXUSRCLK_OUT,
      D => p_0_in1_in(9),
      Q => \rx_data_r5_reg[9]_srl3___gt0_frame_check_rx_data_r5_reg_r_n_0\
    );
\rx_data_r5_reg[9]_srl3___gt0_frame_check_rx_data_r5_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_data_r(1),
      I1 => \sel_reg_n_0_[0]\,
      I2 => rx_data_r2(9),
      O => p_0_in1_in(9)
    );
rx_data_r5_reg_r: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => rx_data_r4_reg_r_n_0,
      Q => rx_data_r5_reg_r_n_0,
      R => system_reset_r2
    );
\rx_data_r6_reg[0]_gt0_frame_check_rx_data_r5_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r5_reg[0]_srl2___gt0_frame_check_rx_data_r4_reg_r_n_0\,
      Q => \rx_data_r6_reg[0]_gt0_frame_check_rx_data_r5_reg_r_n_0\,
      R => '0'
    );
\rx_data_r6_reg[10]_gt0_frame_check_rx_data_r6_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r5_reg[10]_srl3___gt0_frame_check_rx_data_r5_reg_r_n_0\,
      Q => \rx_data_r6_reg[10]_gt0_frame_check_rx_data_r6_reg_r_n_0\,
      R => '0'
    );
\rx_data_r6_reg[11]_gt0_frame_check_rx_data_r6_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r5_reg[11]_srl3___gt0_frame_check_rx_data_r5_reg_r_n_0\,
      Q => \rx_data_r6_reg[11]_gt0_frame_check_rx_data_r6_reg_r_n_0\,
      R => '0'
    );
\rx_data_r6_reg[12]_gt0_frame_check_rx_data_r6_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r5_reg[12]_srl3___gt0_frame_check_rx_data_r5_reg_r_n_0\,
      Q => \rx_data_r6_reg[12]_gt0_frame_check_rx_data_r6_reg_r_n_0\,
      R => '0'
    );
\rx_data_r6_reg[13]_gt0_frame_check_rx_data_r6_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r5_reg[13]_srl3___gt0_frame_check_rx_data_r5_reg_r_n_0\,
      Q => \rx_data_r6_reg[13]_gt0_frame_check_rx_data_r6_reg_r_n_0\,
      R => '0'
    );
\rx_data_r6_reg[14]_gt0_frame_check_rx_data_r6_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r5_reg[14]_srl3___gt0_frame_check_rx_data_r5_reg_r_n_0\,
      Q => \rx_data_r6_reg[14]_gt0_frame_check_rx_data_r6_reg_r_n_0\,
      R => '0'
    );
\rx_data_r6_reg[15]_gt0_frame_check_rx_data_r6_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r5_reg[15]_srl3___gt0_frame_check_rx_data_r5_reg_r_n_0\,
      Q => \rx_data_r6_reg[15]_gt0_frame_check_rx_data_r6_reg_r_n_0\,
      R => '0'
    );
\rx_data_r6_reg[1]_gt0_frame_check_rx_data_r5_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r5_reg[1]_srl2___gt0_frame_check_rx_data_r4_reg_r_n_0\,
      Q => \rx_data_r6_reg[1]_gt0_frame_check_rx_data_r5_reg_r_n_0\,
      R => '0'
    );
\rx_data_r6_reg[2]_gt0_frame_check_rx_data_r5_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r5_reg[2]_srl2___gt0_frame_check_rx_data_r4_reg_r_n_0\,
      Q => \rx_data_r6_reg[2]_gt0_frame_check_rx_data_r5_reg_r_n_0\,
      R => '0'
    );
\rx_data_r6_reg[3]_gt0_frame_check_rx_data_r5_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r5_reg[3]_srl2___gt0_frame_check_rx_data_r4_reg_r_n_0\,
      Q => \rx_data_r6_reg[3]_gt0_frame_check_rx_data_r5_reg_r_n_0\,
      R => '0'
    );
\rx_data_r6_reg[4]_gt0_frame_check_rx_data_r5_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r5_reg[4]_srl2___gt0_frame_check_rx_data_r4_reg_r_n_0\,
      Q => \rx_data_r6_reg[4]_gt0_frame_check_rx_data_r5_reg_r_n_0\,
      R => '0'
    );
\rx_data_r6_reg[5]_gt0_frame_check_rx_data_r5_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r5_reg[5]_srl2___gt0_frame_check_rx_data_r4_reg_r_n_0\,
      Q => \rx_data_r6_reg[5]_gt0_frame_check_rx_data_r5_reg_r_n_0\,
      R => '0'
    );
\rx_data_r6_reg[6]_gt0_frame_check_rx_data_r5_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r5_reg[6]_srl2___gt0_frame_check_rx_data_r4_reg_r_n_0\,
      Q => \rx_data_r6_reg[6]_gt0_frame_check_rx_data_r5_reg_r_n_0\,
      R => '0'
    );
\rx_data_r6_reg[7]_gt0_frame_check_rx_data_r5_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r5_reg[7]_srl2___gt0_frame_check_rx_data_r4_reg_r_n_0\,
      Q => \rx_data_r6_reg[7]_gt0_frame_check_rx_data_r5_reg_r_n_0\,
      R => '0'
    );
\rx_data_r6_reg[8]_gt0_frame_check_rx_data_r6_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r5_reg[8]_srl3___gt0_frame_check_rx_data_r5_reg_r_n_0\,
      Q => \rx_data_r6_reg[8]_gt0_frame_check_rx_data_r6_reg_r_n_0\,
      R => '0'
    );
\rx_data_r6_reg[9]_gt0_frame_check_rx_data_r6_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r5_reg[9]_srl3___gt0_frame_check_rx_data_r5_reg_r_n_0\,
      Q => \rx_data_r6_reg[9]_gt0_frame_check_rx_data_r6_reg_r_n_0\,
      R => '0'
    );
rx_data_r6_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rx_data_r6_reg[15]_gt0_frame_check_rx_data_r6_reg_r_n_0\,
      I1 => rx_data_r6_reg_r_n_0,
      O => rx_data_r6_reg_gate_n_0
    );
\rx_data_r6_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rx_data_r6_reg[14]_gt0_frame_check_rx_data_r6_reg_r_n_0\,
      I1 => rx_data_r6_reg_r_n_0,
      O => \rx_data_r6_reg_gate__0_n_0\
    );
\rx_data_r6_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rx_data_r6_reg[13]_gt0_frame_check_rx_data_r6_reg_r_n_0\,
      I1 => rx_data_r6_reg_r_n_0,
      O => \rx_data_r6_reg_gate__1_n_0\
    );
\rx_data_r6_reg_gate__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rx_data_r6_reg[4]_gt0_frame_check_rx_data_r5_reg_r_n_0\,
      I1 => rx_data_r5_reg_r_n_0,
      O => \rx_data_r6_reg_gate__10_n_0\
    );
\rx_data_r6_reg_gate__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rx_data_r6_reg[3]_gt0_frame_check_rx_data_r5_reg_r_n_0\,
      I1 => rx_data_r5_reg_r_n_0,
      O => \rx_data_r6_reg_gate__11_n_0\
    );
\rx_data_r6_reg_gate__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rx_data_r6_reg[2]_gt0_frame_check_rx_data_r5_reg_r_n_0\,
      I1 => rx_data_r5_reg_r_n_0,
      O => \rx_data_r6_reg_gate__12_n_0\
    );
\rx_data_r6_reg_gate__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rx_data_r6_reg[1]_gt0_frame_check_rx_data_r5_reg_r_n_0\,
      I1 => rx_data_r5_reg_r_n_0,
      O => \rx_data_r6_reg_gate__13_n_0\
    );
\rx_data_r6_reg_gate__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rx_data_r6_reg[0]_gt0_frame_check_rx_data_r5_reg_r_n_0\,
      I1 => rx_data_r5_reg_r_n_0,
      O => \rx_data_r6_reg_gate__14_n_0\
    );
\rx_data_r6_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rx_data_r6_reg[12]_gt0_frame_check_rx_data_r6_reg_r_n_0\,
      I1 => rx_data_r6_reg_r_n_0,
      O => \rx_data_r6_reg_gate__2_n_0\
    );
\rx_data_r6_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rx_data_r6_reg[11]_gt0_frame_check_rx_data_r6_reg_r_n_0\,
      I1 => rx_data_r6_reg_r_n_0,
      O => \rx_data_r6_reg_gate__3_n_0\
    );
\rx_data_r6_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rx_data_r6_reg[10]_gt0_frame_check_rx_data_r6_reg_r_n_0\,
      I1 => rx_data_r6_reg_r_n_0,
      O => \rx_data_r6_reg_gate__4_n_0\
    );
\rx_data_r6_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rx_data_r6_reg[9]_gt0_frame_check_rx_data_r6_reg_r_n_0\,
      I1 => rx_data_r6_reg_r_n_0,
      O => \rx_data_r6_reg_gate__5_n_0\
    );
\rx_data_r6_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rx_data_r6_reg[8]_gt0_frame_check_rx_data_r6_reg_r_n_0\,
      I1 => rx_data_r6_reg_r_n_0,
      O => \rx_data_r6_reg_gate__6_n_0\
    );
\rx_data_r6_reg_gate__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rx_data_r6_reg[7]_gt0_frame_check_rx_data_r5_reg_r_n_0\,
      I1 => rx_data_r5_reg_r_n_0,
      O => \rx_data_r6_reg_gate__7_n_0\
    );
\rx_data_r6_reg_gate__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rx_data_r6_reg[6]_gt0_frame_check_rx_data_r5_reg_r_n_0\,
      I1 => rx_data_r5_reg_r_n_0,
      O => \rx_data_r6_reg_gate__8_n_0\
    );
\rx_data_r6_reg_gate__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rx_data_r6_reg[5]_gt0_frame_check_rx_data_r5_reg_r_n_0\,
      I1 => rx_data_r5_reg_r_n_0,
      O => \rx_data_r6_reg_gate__9_n_0\
    );
rx_data_r6_reg_r: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => rx_data_r5_reg_r_n_0,
      Q => rx_data_r6_reg_r_n_0,
      R => system_reset_r2
    );
\rx_data_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => RXDATA_OUT(0),
      Q => rx_data_r(0),
      R => '0'
    );
\rx_data_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => RXDATA_OUT(10),
      Q => rx_data_r(10),
      R => '0'
    );
\rx_data_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => RXDATA_OUT(11),
      Q => rx_data_r(11),
      R => '0'
    );
\rx_data_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => RXDATA_OUT(12),
      Q => rx_data_r(12),
      R => '0'
    );
\rx_data_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => RXDATA_OUT(13),
      Q => rx_data_r(13),
      R => '0'
    );
\rx_data_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => RXDATA_OUT(14),
      Q => rx_data_r(14),
      R => '0'
    );
\rx_data_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => RXDATA_OUT(15),
      Q => rx_data_r(15),
      R => '0'
    );
\rx_data_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => RXDATA_OUT(1),
      Q => rx_data_r(1),
      R => '0'
    );
\rx_data_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => RXDATA_OUT(2),
      Q => rx_data_r(2),
      R => '0'
    );
\rx_data_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => RXDATA_OUT(3),
      Q => rx_data_r(3),
      R => '0'
    );
\rx_data_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => RXDATA_OUT(4),
      Q => rx_data_r(4),
      R => '0'
    );
\rx_data_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => RXDATA_OUT(5),
      Q => rx_data_r(5),
      R => '0'
    );
\rx_data_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => RXDATA_OUT(6),
      Q => rx_data_r(6),
      R => '0'
    );
\rx_data_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => RXDATA_OUT(7),
      Q => rx_data_r(7),
      R => '0'
    );
\rx_data_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => RXDATA_OUT(8),
      Q => rx_data_r(8),
      R => '0'
    );
\rx_data_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => RXDATA_OUT(9),
      Q => rx_data_r(9),
      R => '0'
    );
\rx_data_r_track_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r6_reg_gate__14_n_0\,
      Q => rx_data_r_track(0),
      R => system_reset_r2
    );
\rx_data_r_track_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r6_reg_gate__4_n_0\,
      Q => rx_data_r_track(10),
      R => system_reset_r2
    );
\rx_data_r_track_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r6_reg_gate__3_n_0\,
      Q => rx_data_r_track(11),
      R => system_reset_r2
    );
\rx_data_r_track_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r6_reg_gate__2_n_0\,
      Q => rx_data_r_track(12),
      R => system_reset_r2
    );
\rx_data_r_track_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r6_reg_gate__1_n_0\,
      Q => rx_data_r_track(13),
      R => system_reset_r2
    );
\rx_data_r_track_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r6_reg_gate__0_n_0\,
      Q => rx_data_r_track(14),
      R => system_reset_r2
    );
\rx_data_r_track_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => rx_data_r6_reg_gate_n_0,
      Q => rx_data_r_track(15),
      R => system_reset_r2
    );
\rx_data_r_track_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r6_reg_gate__13_n_0\,
      Q => rx_data_r_track(1),
      R => system_reset_r2
    );
\rx_data_r_track_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r6_reg_gate__12_n_0\,
      Q => rx_data_r_track(2),
      R => system_reset_r2
    );
\rx_data_r_track_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r6_reg_gate__11_n_0\,
      Q => rx_data_r_track(3),
      R => system_reset_r2
    );
\rx_data_r_track_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r6_reg_gate__10_n_0\,
      Q => rx_data_r_track(4),
      R => system_reset_r2
    );
\rx_data_r_track_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r6_reg_gate__9_n_0\,
      Q => rx_data_r_track(5),
      R => system_reset_r2
    );
\rx_data_r_track_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r6_reg_gate__8_n_0\,
      Q => rx_data_r_track(6),
      R => system_reset_r2
    );
\rx_data_r_track_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r6_reg_gate__7_n_0\,
      Q => rx_data_r_track(7),
      R => system_reset_r2
    );
\rx_data_r_track_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r6_reg_gate__6_n_0\,
      Q => rx_data_r_track(8),
      R => system_reset_r2
    );
\rx_data_r_track_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_data_r6_reg_gate__5_n_0\,
      Q => rx_data_r_track(9),
      R => system_reset_r2
    );
\rx_fifo_in_reg[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAFDA"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[2]\,
      I1 => \block_word_cnt_reg_n_0_[0]\,
      I2 => \block_word_cnt_reg_n_0_[4]\,
      I3 => \block_word_cnt_reg_n_0_[1]\,
      I4 => \rx_fifo_in_reg[15]_i_2_n_0\,
      O => \rx_fifo_in_reg[15]_i_1_n_0\
    );
\rx_fifo_in_reg[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[5]\,
      I1 => \block_word_cnt_reg_n_0_[7]\,
      I2 => \block_word_cnt_reg_n_0_[6]\,
      I3 => \block_word_cnt_reg_n_0_[3]\,
      O => \rx_fifo_in_reg[15]_i_2_n_0\
    );
\rx_fifo_in_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \rx_fifo_in_reg[15]_i_1_n_0\,
      D => rx_data_r_track(0),
      Q => rx_fifo_in_reg(0),
      R => block_word_cnt0
    );
\rx_fifo_in_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \rx_fifo_in_reg[15]_i_1_n_0\,
      D => rx_data_r_track(10),
      Q => rx_fifo_in_reg(10),
      R => block_word_cnt0
    );
\rx_fifo_in_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \rx_fifo_in_reg[15]_i_1_n_0\,
      D => rx_data_r_track(11),
      Q => rx_fifo_in_reg(11),
      R => block_word_cnt0
    );
\rx_fifo_in_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \rx_fifo_in_reg[15]_i_1_n_0\,
      D => rx_data_r_track(12),
      Q => rx_fifo_in_reg(12),
      R => block_word_cnt0
    );
\rx_fifo_in_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \rx_fifo_in_reg[15]_i_1_n_0\,
      D => rx_data_r_track(13),
      Q => rx_fifo_in_reg(13),
      R => block_word_cnt0
    );
\rx_fifo_in_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \rx_fifo_in_reg[15]_i_1_n_0\,
      D => rx_data_r_track(14),
      Q => rx_fifo_in_reg(14),
      R => block_word_cnt0
    );
\rx_fifo_in_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \rx_fifo_in_reg[15]_i_1_n_0\,
      D => rx_data_r_track(15),
      Q => rx_fifo_in_reg(15),
      R => block_word_cnt0
    );
\rx_fifo_in_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \rx_fifo_in_reg[15]_i_1_n_0\,
      D => rx_data_r_track(1),
      Q => rx_fifo_in_reg(1),
      R => block_word_cnt0
    );
\rx_fifo_in_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \rx_fifo_in_reg[15]_i_1_n_0\,
      D => rx_data_r_track(2),
      Q => rx_fifo_in_reg(2),
      R => block_word_cnt0
    );
\rx_fifo_in_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \rx_fifo_in_reg[15]_i_1_n_0\,
      D => rx_data_r_track(3),
      Q => rx_fifo_in_reg(3),
      R => block_word_cnt0
    );
\rx_fifo_in_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \rx_fifo_in_reg[15]_i_1_n_0\,
      D => rx_data_r_track(4),
      Q => rx_fifo_in_reg(4),
      R => block_word_cnt0
    );
\rx_fifo_in_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \rx_fifo_in_reg[15]_i_1_n_0\,
      D => rx_data_r_track(5),
      Q => rx_fifo_in_reg(5),
      R => block_word_cnt0
    );
\rx_fifo_in_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \rx_fifo_in_reg[15]_i_1_n_0\,
      D => rx_data_r_track(6),
      Q => rx_fifo_in_reg(6),
      R => block_word_cnt0
    );
\rx_fifo_in_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \rx_fifo_in_reg[15]_i_1_n_0\,
      D => rx_data_r_track(7),
      Q => rx_fifo_in_reg(7),
      R => block_word_cnt0
    );
\rx_fifo_in_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \rx_fifo_in_reg[15]_i_1_n_0\,
      D => rx_data_r_track(8),
      Q => rx_fifo_in_reg(8),
      R => block_word_cnt0
    );
\rx_fifo_in_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \rx_fifo_in_reg[15]_i_1_n_0\,
      D => rx_data_r_track(9),
      Q => rx_fifo_in_reg(9),
      R => block_word_cnt0
    );
\rx_fifo_out_correct[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => rx_fifo_out(0),
      I1 => ECC_CODE_EN,
      I2 => \hor_correct_mask_reg_reg_n_0_[0]\,
      I3 => \ver_correct_mask_reg__0\(0),
      O => \rx_fifo_out_correct[0]_i_1_n_0\
    );
\rx_fifo_out_correct[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => rx_fifo_out(10),
      I1 => ECC_CODE_EN,
      I2 => \hor_correct_mask_reg_reg_n_0_[0]\,
      I3 => \ver_correct_mask_reg__0\(10),
      O => \rx_fifo_out_correct[10]_i_1_n_0\
    );
\rx_fifo_out_correct[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => rx_fifo_out(11),
      I1 => ECC_CODE_EN,
      I2 => \hor_correct_mask_reg_reg_n_0_[0]\,
      I3 => \ver_correct_mask_reg__0\(11),
      O => \rx_fifo_out_correct[11]_i_1_n_0\
    );
\rx_fifo_out_correct[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => rx_fifo_out(12),
      I1 => ECC_CODE_EN,
      I2 => \hor_correct_mask_reg_reg_n_0_[0]\,
      I3 => \ver_correct_mask_reg__0\(12),
      O => \rx_fifo_out_correct[12]_i_1_n_0\
    );
\rx_fifo_out_correct[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => rx_fifo_out(13),
      I1 => ECC_CODE_EN,
      I2 => \hor_correct_mask_reg_reg_n_0_[0]\,
      I3 => \ver_correct_mask_reg__0\(13),
      O => \rx_fifo_out_correct[13]_i_1_n_0\
    );
\rx_fifo_out_correct[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => rx_fifo_out(14),
      I1 => ECC_CODE_EN,
      I2 => \hor_correct_mask_reg_reg_n_0_[0]\,
      I3 => \ver_correct_mask_reg__0\(14),
      O => \rx_fifo_out_correct[14]_i_1_n_0\
    );
\rx_fifo_out_correct[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => rx_fifo_out(15),
      I1 => ECC_CODE_EN,
      I2 => \hor_correct_mask_reg_reg_n_0_[0]\,
      I3 => \ver_correct_mask_reg__0\(15),
      O => \rx_fifo_out_correct[15]_i_1_n_0\
    );
\rx_fifo_out_correct[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => rx_fifo_out(1),
      I1 => ECC_CODE_EN,
      I2 => \hor_correct_mask_reg_reg_n_0_[0]\,
      I3 => \ver_correct_mask_reg__0\(1),
      O => \rx_fifo_out_correct[1]_i_1_n_0\
    );
\rx_fifo_out_correct[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => rx_fifo_out(2),
      I1 => ECC_CODE_EN,
      I2 => \hor_correct_mask_reg_reg_n_0_[0]\,
      I3 => \ver_correct_mask_reg__0\(2),
      O => \rx_fifo_out_correct[2]_i_1_n_0\
    );
\rx_fifo_out_correct[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => rx_fifo_out(3),
      I1 => ECC_CODE_EN,
      I2 => \hor_correct_mask_reg_reg_n_0_[0]\,
      I3 => \ver_correct_mask_reg__0\(3),
      O => \rx_fifo_out_correct[3]_i_1_n_0\
    );
\rx_fifo_out_correct[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => rx_fifo_out(4),
      I1 => ECC_CODE_EN,
      I2 => \hor_correct_mask_reg_reg_n_0_[0]\,
      I3 => \ver_correct_mask_reg__0\(4),
      O => \rx_fifo_out_correct[4]_i_1_n_0\
    );
\rx_fifo_out_correct[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => rx_fifo_out(5),
      I1 => ECC_CODE_EN,
      I2 => \hor_correct_mask_reg_reg_n_0_[0]\,
      I3 => \ver_correct_mask_reg__0\(5),
      O => \rx_fifo_out_correct[5]_i_1_n_0\
    );
\rx_fifo_out_correct[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => rx_fifo_out(6),
      I1 => ECC_CODE_EN,
      I2 => \hor_correct_mask_reg_reg_n_0_[0]\,
      I3 => \ver_correct_mask_reg__0\(6),
      O => \rx_fifo_out_correct[6]_i_1_n_0\
    );
\rx_fifo_out_correct[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => rx_fifo_out(7),
      I1 => ECC_CODE_EN,
      I2 => \hor_correct_mask_reg_reg_n_0_[0]\,
      I3 => \ver_correct_mask_reg__0\(7),
      O => \rx_fifo_out_correct[7]_i_1_n_0\
    );
\rx_fifo_out_correct[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => rx_fifo_out(8),
      I1 => ECC_CODE_EN,
      I2 => \hor_correct_mask_reg_reg_n_0_[0]\,
      I3 => \ver_correct_mask_reg__0\(8),
      O => \rx_fifo_out_correct[8]_i_1_n_0\
    );
\rx_fifo_out_correct[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => rx_fifo_out(9),
      I1 => ECC_CODE_EN,
      I2 => \hor_correct_mask_reg_reg_n_0_[0]\,
      I3 => \ver_correct_mask_reg__0\(9),
      O => \rx_fifo_out_correct[9]_i_1_n_0\
    );
\rx_fifo_out_correct_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => rx_fifo_out_reg_en,
      D => \rx_fifo_out_correct[0]_i_1_n_0\,
      Q => rx_fifo_out_correct(0),
      R => block_word_cnt0
    );
\rx_fifo_out_correct_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => rx_fifo_out_reg_en,
      D => \rx_fifo_out_correct[10]_i_1_n_0\,
      Q => rx_fifo_out_correct(10),
      R => block_word_cnt0
    );
\rx_fifo_out_correct_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => rx_fifo_out_reg_en,
      D => \rx_fifo_out_correct[11]_i_1_n_0\,
      Q => rx_fifo_out_correct(11),
      R => block_word_cnt0
    );
\rx_fifo_out_correct_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => rx_fifo_out_reg_en,
      D => \rx_fifo_out_correct[12]_i_1_n_0\,
      Q => rx_fifo_out_correct(12),
      R => block_word_cnt0
    );
\rx_fifo_out_correct_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => rx_fifo_out_reg_en,
      D => \rx_fifo_out_correct[13]_i_1_n_0\,
      Q => rx_fifo_out_correct(13),
      R => block_word_cnt0
    );
\rx_fifo_out_correct_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => rx_fifo_out_reg_en,
      D => \rx_fifo_out_correct[14]_i_1_n_0\,
      Q => rx_fifo_out_correct(14),
      R => block_word_cnt0
    );
\rx_fifo_out_correct_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => rx_fifo_out_reg_en,
      D => \rx_fifo_out_correct[15]_i_1_n_0\,
      Q => rx_fifo_out_correct(15),
      R => block_word_cnt0
    );
\rx_fifo_out_correct_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => rx_fifo_out_reg_en,
      D => \rx_fifo_out_correct[1]_i_1_n_0\,
      Q => rx_fifo_out_correct(1),
      R => block_word_cnt0
    );
\rx_fifo_out_correct_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => rx_fifo_out_reg_en,
      D => \rx_fifo_out_correct[2]_i_1_n_0\,
      Q => rx_fifo_out_correct(2),
      R => block_word_cnt0
    );
\rx_fifo_out_correct_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => rx_fifo_out_reg_en,
      D => \rx_fifo_out_correct[3]_i_1_n_0\,
      Q => rx_fifo_out_correct(3),
      R => block_word_cnt0
    );
\rx_fifo_out_correct_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => rx_fifo_out_reg_en,
      D => \rx_fifo_out_correct[4]_i_1_n_0\,
      Q => rx_fifo_out_correct(4),
      R => block_word_cnt0
    );
\rx_fifo_out_correct_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => rx_fifo_out_reg_en,
      D => \rx_fifo_out_correct[5]_i_1_n_0\,
      Q => rx_fifo_out_correct(5),
      R => block_word_cnt0
    );
\rx_fifo_out_correct_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => rx_fifo_out_reg_en,
      D => \rx_fifo_out_correct[6]_i_1_n_0\,
      Q => rx_fifo_out_correct(6),
      R => block_word_cnt0
    );
\rx_fifo_out_correct_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => rx_fifo_out_reg_en,
      D => \rx_fifo_out_correct[7]_i_1_n_0\,
      Q => rx_fifo_out_correct(7),
      R => block_word_cnt0
    );
\rx_fifo_out_correct_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => rx_fifo_out_reg_en,
      D => \rx_fifo_out_correct[8]_i_1_n_0\,
      Q => rx_fifo_out_correct(8),
      R => block_word_cnt0
    );
\rx_fifo_out_correct_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => rx_fifo_out_reg_en,
      D => \rx_fifo_out_correct[9]_i_1_n_0\,
      Q => rx_fifo_out_correct(9),
      R => block_word_cnt0
    );
rx_fifo_out_reg_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFFFDFF0000"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[4]\,
      I1 => \block_word_cnt_reg_n_0_[2]\,
      I2 => \rx_fifo_in_reg[15]_i_2_n_0\,
      I3 => \block_word_cnt_reg_n_0_[0]\,
      I4 => data_word_valid_i_3_n_0,
      I5 => rx_fifo_out_reg_en,
      O => rx_fifo_out_reg_en_i_1_n_0
    );
rx_fifo_out_reg_en_reg: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => rx_fifo_out_reg_en_i_1_n_0,
      Q => rx_fifo_out_reg_en,
      R => block_word_cnt0
    );
\rx_fifo_rd_en_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888F8880"
    )
        port map (
      I0 => rx_fifo_valid,
      I1 => data_word_valid_i_2_n_0,
      I2 => data_word_valid_i_3_n_0,
      I3 => data_word_valid_i_4_n_0,
      I4 => rx_fifo_rd_en_reg_n_0,
      O => \rx_fifo_rd_en_i_1__0_n_0\
    );
rx_fifo_rd_en_reg: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_fifo_rd_en_i_1__0_n_0\,
      Q => rx_fifo_rd_en_reg_n_0,
      R => block_word_cnt0
    );
rx_fifo_rst_reg: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => block_word_cnt0,
      Q => rx_fifo_rst,
      R => '0'
    );
rx_fifo_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => rx_fifo_valid_i_2_n_0,
      I1 => \block_word_cnt_reg_n_0_[0]\,
      I2 => \block_word_cnt_reg_n_0_[4]\,
      I3 => \block_word_cnt_reg_n_0_[1]\,
      I4 => pattern_pause_reg_i_2_n_0,
      I5 => rx_fifo_valid,
      O => rx_fifo_valid_i_1_n_0
    );
rx_fifo_valid_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \block_error_reg[1]_i_6_n_0\,
      I1 => rx_data_r_track(4),
      I2 => rx_data_r_track(6),
      I3 => rx_fifo_valid_i_3_n_0,
      I4 => rx_fifo_valid_i_4_n_0,
      I5 => encoder_rst_i_5_n_0,
      O => rx_fifo_valid_i_2_n_0
    );
rx_fifo_valid_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => rx_data_r_track(10),
      I1 => rx_data_r_track(12),
      I2 => rx_data_r_track(11),
      I3 => rx_data_r_track(8),
      O => rx_fifo_valid_i_3_n_0
    );
rx_fifo_valid_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rx_data_r_track(5),
      I1 => rx_data_r_track(7),
      I2 => rx_data_r_track(14),
      I3 => rx_data_r_track(9),
      O => rx_fifo_valid_i_4_n_0
    );
rx_fifo_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => rx_fifo_valid_i_1_n_0,
      Q => rx_fifo_valid,
      R => block_word_cnt0
    );
\rx_fifo_wr_en_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5557775755544454"
    )
        port map (
      I0 => rx_fifo_wr_en_i_2_n_0,
      I1 => pattern_check_en_i_3_n_0,
      I2 => pattern_check_en_i_4_n_0,
      I3 => \block_word_cnt_reg_n_0_[0]\,
      I4 => \block_word_cnt_reg_n_0_[2]\,
      I5 => rx_fifo_wr_en,
      O => \rx_fifo_wr_en_i_1__0_n_0\
    );
rx_fifo_wr_en_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[1]\,
      I1 => \block_word_cnt_reg_n_0_[4]\,
      I2 => \block_word_cnt_reg_n_0_[2]\,
      I3 => \rx_fifo_in_reg[15]_i_2_n_0\,
      O => rx_fifo_wr_en_i_2_n_0
    );
rx_fifo_wr_en_reg: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rx_fifo_wr_en_i_1__0_n_0\,
      Q => rx_fifo_wr_en,
      R => block_word_cnt0
    );
rx_word_fifo_inst_1: entity work.\gtx3g_bert_0_rx_word_fifo__xdcDup__1\
     port map (
      clk => GT0_TXUSRCLK_OUT,
      din(15 downto 0) => rx_fifo_in_reg(15 downto 0),
      dout(15 downto 0) => rx_fifo_out(15 downto 0),
      empty => NLW_rx_word_fifo_inst_1_empty_UNCONNECTED,
      full => NLW_rx_word_fifo_inst_1_full_UNCONNECTED,
      rd_en => rx_fifo_rd_en_reg_n_0,
      srst => rx_fifo_rst,
      wr_en => rx_fifo_wr_en
    );
\rxctrl_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \rxctrl_r_reg_n_0_[0]\,
      Q => rxctrl_r2(0),
      R => system_reset_r2
    );
\rxctrl_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => p_1_in5_in,
      Q => rxctrl_r2(1),
      R => system_reset_r2
    );
\rxctrl_r3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => rxctrl_r2(0),
      Q => rxctrl_r3(0),
      R => system_reset_r2
    );
\rxctrl_r3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => rxctrl_r2(1),
      Q => rxctrl_r3(1),
      R => system_reset_r2
    );
\rxctrl_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => D(0),
      Q => \rxctrl_r_reg_n_0_[0]\,
      R => '0'
    );
\rxctrl_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => D(1),
      Q => p_1_in5_in,
      R => '0'
    );
\sel[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AEAE00AE"
    )
        port map (
      I0 => \sel_reg_n_0_[0]\,
      I1 => \sel[0]_i_2_n_0\,
      I2 => \sel[0]_i_3_n_0\,
      I3 => \sel[0]_i_4_n_0\,
      I4 => \sel[0]_i_5_n_0\,
      I5 => system_reset_r2,
      O => \sel[0]_i_1_n_0\
    );
\sel[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => rx_data_r(14),
      I1 => begin_r,
      I2 => rx_data_r(13),
      I3 => rx_data_r(11),
      O => \sel[0]_i_2_n_0\
    );
\sel[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFFFFFFFFF"
    )
        port map (
      I0 => rx_data_r(10),
      I1 => rx_data_r(9),
      I2 => rx_data_r(15),
      I3 => rx_data_r(12),
      I4 => rx_data_r(8),
      I5 => p_1_in5_in,
      O => \sel[0]_i_3_n_0\
    );
\sel[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rx_data_r(7),
      I1 => \rxctrl_r_reg_n_0_[0]\,
      I2 => rx_data_r(5),
      I3 => begin_r,
      O => \sel[0]_i_4_n_0\
    );
\sel[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => rx_data_r(4),
      I1 => rx_data_r(0),
      I2 => rx_data_r(1),
      I3 => rx_data_r(2),
      I4 => rx_data_r(6),
      I5 => rx_data_r(3),
      O => \sel[0]_i_5_n_0\
    );
\sel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => \sel[0]_i_1_n_0\,
      Q => \sel_reg_n_0_[0]\,
      R => '0'
    );
sm_link_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => track_data_r,
      I1 => \^gt0_track_data_i\,
      I2 => sm_link_i_2_n_0,
      O => sm_link_i_1_n_0
    );
sm_link_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8AAAA"
    )
        port map (
      I0 => \link_ctr_reg__0\(6),
      I1 => \link_ctr_reg__0\(5),
      I2 => \link_ctr_reg__0\(3),
      I3 => \link_ctr_reg__0\(4),
      I4 => \link_ctr[6]_i_3_n_0\,
      O => sm_link_i_2_n_0
    );
sm_link_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => sm_link_i_1_n_0,
      Q => \^gt0_track_data_i\,
      R => '0'
    );
start_of_packet_detected_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => rx_data_r3(1),
      I1 => rx_data_r3(6),
      I2 => start_of_packet_detected_r_i_2_n_0,
      I3 => rx_data_r3(0),
      I4 => rx_data_r3(2),
      I5 => rx_data_r3(7),
      O => start_of_packet_detected_r_i_1_n_0
    );
start_of_packet_detected_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777FFFFF"
    )
        port map (
      I0 => rx_data_r3(4),
      I1 => rx_data_r3(3),
      I2 => rxctrl_r3(1),
      I3 => rxctrl_r3(0),
      I4 => rx_data_r3(5),
      O => start_of_packet_detected_r_i_2_n_0
    );
start_of_packet_detected_r_reg: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => start_of_packet_detected_r_i_1_n_0,
      Q => start_of_packet_detected_r,
      R => '0'
    );
system_reset_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => system_reset_r,
      Q => system_reset_r2,
      R => '0'
    );
system_reset_r_reg: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => gt0_rx_system_reset_c,
      Q => system_reset_r,
      R => '0'
    );
test_over_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFBB0000"
    )
        port map (
      I0 => \data_word_cnt[31]_i_4_n_0\,
      I1 => \data_word_cnt[31]_i_5_n_0\,
      I2 => \data_word_cnt[31]_i_6_n_0\,
      I3 => \data_word_cnt[31]_i_7_n_0\,
      I4 => pattern_check_en,
      I5 => \^test_over_out\,
      O => test_over_reg_i_1_n_0
    );
test_over_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => test_over_reg_i_1_n_0,
      Q => \^test_over_out\,
      R => block_word_cnt0
    );
track_data_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => track_data_r,
      I1 => start_of_packet_detected_r,
      I2 => begin_r,
      O => next_track_data_c
    );
track_data_r_reg: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => '1',
      D => next_track_data_c,
      Q => track_data_r,
      R => system_reset_r2
    );
\ver_correct_mask[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \block_word_cnt_reg_n_0_[0]\,
      I1 => \block_word_cnt_reg_n_0_[4]\,
      I2 => \block_word_cnt_reg_n_0_[1]\,
      I3 => \block_word_cnt_reg_n_0_[2]\,
      I4 => \rx_fifo_in_reg[15]_i_2_n_0\,
      O => \ver_correct_mask[15]_i_1_n_0\
    );
\ver_correct_mask_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \ver_correct_mask[15]_i_1_n_0\,
      D => ver_correct_mask0(0),
      Q => ver_correct_mask(0),
      R => block_word_cnt0
    );
\ver_correct_mask_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \ver_correct_mask[15]_i_1_n_0\,
      D => ver_correct_mask0(10),
      Q => ver_correct_mask(10),
      R => block_word_cnt0
    );
\ver_correct_mask_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \ver_correct_mask[15]_i_1_n_0\,
      D => ver_correct_mask0(11),
      Q => ver_correct_mask(11),
      R => block_word_cnt0
    );
\ver_correct_mask_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \ver_correct_mask[15]_i_1_n_0\,
      D => ver_correct_mask0(12),
      Q => ver_correct_mask(12),
      R => block_word_cnt0
    );
\ver_correct_mask_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \ver_correct_mask[15]_i_1_n_0\,
      D => ver_correct_mask0(13),
      Q => ver_correct_mask(13),
      R => block_word_cnt0
    );
\ver_correct_mask_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \ver_correct_mask[15]_i_1_n_0\,
      D => ver_correct_mask0(14),
      Q => ver_correct_mask(14),
      R => block_word_cnt0
    );
\ver_correct_mask_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \ver_correct_mask[15]_i_1_n_0\,
      D => ver_correct_mask0(15),
      Q => ver_correct_mask(15),
      R => block_word_cnt0
    );
\ver_correct_mask_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \ver_correct_mask[15]_i_1_n_0\,
      D => ver_correct_mask0(1),
      Q => ver_correct_mask(1),
      R => block_word_cnt0
    );
\ver_correct_mask_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \ver_correct_mask[15]_i_1_n_0\,
      D => ver_correct_mask0(2),
      Q => ver_correct_mask(2),
      R => block_word_cnt0
    );
\ver_correct_mask_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \ver_correct_mask[15]_i_1_n_0\,
      D => ver_correct_mask0(3),
      Q => ver_correct_mask(3),
      R => block_word_cnt0
    );
\ver_correct_mask_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \ver_correct_mask[15]_i_1_n_0\,
      D => ver_correct_mask0(4),
      Q => ver_correct_mask(4),
      R => block_word_cnt0
    );
\ver_correct_mask_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \ver_correct_mask[15]_i_1_n_0\,
      D => ver_correct_mask0(5),
      Q => ver_correct_mask(5),
      R => block_word_cnt0
    );
\ver_correct_mask_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \ver_correct_mask[15]_i_1_n_0\,
      D => ver_correct_mask0(6),
      Q => ver_correct_mask(6),
      R => block_word_cnt0
    );
\ver_correct_mask_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \ver_correct_mask[15]_i_1_n_0\,
      D => ver_correct_mask0(7),
      Q => ver_correct_mask(7),
      R => block_word_cnt0
    );
\ver_correct_mask_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \ver_correct_mask[15]_i_1_n_0\,
      D => ver_correct_mask0(8),
      Q => ver_correct_mask(8),
      R => block_word_cnt0
    );
\ver_correct_mask_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => \ver_correct_mask[15]_i_1_n_0\,
      D => ver_correct_mask0(9),
      Q => ver_correct_mask(9),
      R => block_word_cnt0
    );
\ver_correct_mask_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => correct_mask_valid,
      D => ver_correct_mask(0),
      Q => \ver_correct_mask_reg__0\(0),
      R => block_word_cnt0
    );
\ver_correct_mask_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => correct_mask_valid,
      D => ver_correct_mask(10),
      Q => \ver_correct_mask_reg__0\(10),
      R => block_word_cnt0
    );
\ver_correct_mask_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => correct_mask_valid,
      D => ver_correct_mask(11),
      Q => \ver_correct_mask_reg__0\(11),
      R => block_word_cnt0
    );
\ver_correct_mask_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => correct_mask_valid,
      D => ver_correct_mask(12),
      Q => \ver_correct_mask_reg__0\(12),
      R => block_word_cnt0
    );
\ver_correct_mask_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => correct_mask_valid,
      D => ver_correct_mask(13),
      Q => \ver_correct_mask_reg__0\(13),
      R => block_word_cnt0
    );
\ver_correct_mask_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => correct_mask_valid,
      D => ver_correct_mask(14),
      Q => \ver_correct_mask_reg__0\(14),
      R => block_word_cnt0
    );
\ver_correct_mask_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => correct_mask_valid,
      D => ver_correct_mask(15),
      Q => \ver_correct_mask_reg__0\(15),
      R => block_word_cnt0
    );
\ver_correct_mask_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => correct_mask_valid,
      D => ver_correct_mask(1),
      Q => \ver_correct_mask_reg__0\(1),
      R => block_word_cnt0
    );
\ver_correct_mask_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => correct_mask_valid,
      D => ver_correct_mask(2),
      Q => \ver_correct_mask_reg__0\(2),
      R => block_word_cnt0
    );
\ver_correct_mask_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => correct_mask_valid,
      D => ver_correct_mask(3),
      Q => \ver_correct_mask_reg__0\(3),
      R => block_word_cnt0
    );
\ver_correct_mask_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => correct_mask_valid,
      D => ver_correct_mask(4),
      Q => \ver_correct_mask_reg__0\(4),
      R => block_word_cnt0
    );
\ver_correct_mask_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => correct_mask_valid,
      D => ver_correct_mask(5),
      Q => \ver_correct_mask_reg__0\(5),
      R => block_word_cnt0
    );
\ver_correct_mask_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => correct_mask_valid,
      D => ver_correct_mask(6),
      Q => \ver_correct_mask_reg__0\(6),
      R => block_word_cnt0
    );
\ver_correct_mask_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => correct_mask_valid,
      D => ver_correct_mask(7),
      Q => \ver_correct_mask_reg__0\(7),
      R => block_word_cnt0
    );
\ver_correct_mask_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => correct_mask_valid,
      D => ver_correct_mask(8),
      Q => \ver_correct_mask_reg__0\(8),
      R => block_word_cnt0
    );
\ver_correct_mask_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => GT0_TXUSRCLK_OUT,
      CE => correct_mask_valid,
      D => ver_correct_mask(9),
      Q => \ver_correct_mask_reg__0\(9),
      R => block_word_cnt0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0_gtx3g_exdes is
  port (
    Q0_CLK1_GTREFCLK_PAD_N_IN : in STD_LOGIC;
    Q0_CLK1_GTREFCLK_PAD_P_IN : in STD_LOGIC;
    DRPCLK_IN : in STD_LOGIC;
    TRACK_DATA_OUT : out STD_LOGIC;
    RXN_IN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RXP_IN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    TXN_OUT : out STD_LOGIC_VECTOR ( 1 downto 0 );
    TXP_OUT : out STD_LOGIC_VECTOR ( 1 downto 0 );
    TEST_RESET : in STD_LOGIC;
    PATTERN_MODE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ERROR_INSERT_MASK : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ECC_CODE_EN : in STD_LOGIC;
    USER_CLK : out STD_LOGIC;
    DATA_COUNT_OUT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    PATTERN_ERROR_COUNT_OUT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    TEST_OVER_OUT : out STD_LOGIC;
    PATTERN_ERROR_OUT : out STD_LOGIC;
    BLOCK_ERROR_OUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    RXDATA_OUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    GTX_RESETDONE_OUT : out STD_LOGIC
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of gtx3g_bert_0_gtx3g_exdes : entity is "yes";
  attribute EXAMPLE_CONFIG_INDEPENDENT_LANES : integer;
  attribute EXAMPLE_CONFIG_INDEPENDENT_LANES of gtx3g_bert_0_gtx3g_exdes : entity is 1;
  attribute EXAMPLE_LANE_WITH_START_CHAR : integer;
  attribute EXAMPLE_LANE_WITH_START_CHAR of gtx3g_bert_0_gtx3g_exdes : entity is 0;
  attribute EXAMPLE_SIM_GTRESET_SPEEDUP : string;
  attribute EXAMPLE_SIM_GTRESET_SPEEDUP of gtx3g_bert_0_gtx3g_exdes : entity is "TRUE";
  attribute EXAMPLE_USE_CHIPSCOPE : integer;
  attribute EXAMPLE_USE_CHIPSCOPE of gtx3g_bert_0_gtx3g_exdes : entity is 0;
  attribute EXAMPLE_WORDS_IN_BRAM : integer;
  attribute EXAMPLE_WORDS_IN_BRAM of gtx3g_bert_0_gtx3g_exdes : entity is 512;
  attribute LOOPBACK_MODE : string;
  attribute LOOPBACK_MODE of gtx3g_bert_0_gtx3g_exdes : entity is "3'b010";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtx3g_bert_0_gtx3g_exdes : entity is "gtx3g_exdes";
  attribute STABLE_CLOCK_PERIOD : integer;
  attribute STABLE_CLOCK_PERIOD of gtx3g_bert_0_gtx3g_exdes : entity is 10;
end gtx3g_bert_0_gtx3g_exdes;

architecture STRUCTURE of gtx3g_bert_0_gtx3g_exdes is
  signal \<const0>\ : STD_LOGIC;
  signal \^block_error_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxdata_out\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^user_clk\ : STD_LOGIC;
  signal drpclk_in_i : STD_LOGIC;
  signal gt0_rxcharisk_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gt0_rxfsmresetdone_r : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of gt0_rxfsmresetdone_r : signal is "true";
  signal gt0_rxfsmresetdone_r2 : STD_LOGIC;
  attribute async_reg of gt0_rxfsmresetdone_r2 : signal is "true";
  signal gt0_rxmcommaalignen_i : STD_LOGIC;
  signal gt0_rxresetdone_r : STD_LOGIC;
  attribute async_reg of gt0_rxresetdone_r : signal is "true";
  signal gt0_rxresetdone_r2 : STD_LOGIC;
  attribute async_reg of gt0_rxresetdone_r2 : signal is "true";
  signal gt0_rxresetdone_r3 : STD_LOGIC;
  attribute async_reg of gt0_rxresetdone_r3 : signal is "true";
  signal gt0_rxresetdone_vio_r : STD_LOGIC;
  attribute async_reg of gt0_rxresetdone_vio_r : signal is "true";
  signal gt0_rxresetdone_vio_r2 : STD_LOGIC;
  attribute async_reg of gt0_rxresetdone_vio_r2 : signal is "true";
  signal gt0_rxresetdone_vio_r3 : STD_LOGIC;
  attribute async_reg of gt0_rxresetdone_vio_r3 : signal is "true";
  signal gt0_track_data_i : STD_LOGIC;
  signal gt0_txcharisk_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gt0_txdata_i : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal gt0_txfsmresetdone_r : STD_LOGIC;
  attribute async_reg of gt0_txfsmresetdone_r : signal is "true";
  signal gt0_txfsmresetdone_r2 : STD_LOGIC;
  attribute async_reg of gt0_txfsmresetdone_r2 : signal is "true";
  signal gt1_rxcharisk_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gt1_rxdata_i : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal gt1_rxfsmresetdone_r : STD_LOGIC;
  attribute async_reg of gt1_rxfsmresetdone_r : signal is "true";
  signal gt1_rxfsmresetdone_r2 : STD_LOGIC;
  attribute async_reg of gt1_rxfsmresetdone_r2 : signal is "true";
  signal gt1_rxmcommaalignen_i : STD_LOGIC;
  signal gt1_rxresetdone_r : STD_LOGIC;
  attribute async_reg of gt1_rxresetdone_r : signal is "true";
  signal gt1_rxresetdone_r2 : STD_LOGIC;
  attribute async_reg of gt1_rxresetdone_r2 : signal is "true";
  signal gt1_rxresetdone_r3 : STD_LOGIC;
  attribute async_reg of gt1_rxresetdone_r3 : signal is "true";
  signal gt1_rxresetdone_vio_r : STD_LOGIC;
  attribute async_reg of gt1_rxresetdone_vio_r : signal is "true";
  signal gt1_rxresetdone_vio_r2 : STD_LOGIC;
  attribute async_reg of gt1_rxresetdone_vio_r2 : signal is "true";
  signal gt1_rxresetdone_vio_r3 : STD_LOGIC;
  attribute async_reg of gt1_rxresetdone_vio_r3 : signal is "true";
  signal gt1_track_data_i : STD_LOGIC;
  signal gt1_txcharisk_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gt1_txdata_i : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal gt1_txfsmresetdone_r : STD_LOGIC;
  attribute async_reg of gt1_txfsmresetdone_r : signal is "true";
  signal gt1_txfsmresetdone_r2 : STD_LOGIC;
  attribute async_reg of gt1_txfsmresetdone_r2 : signal is "true";
  signal gt_txfsmresetdone_r : STD_LOGIC;
  attribute async_reg of gt_txfsmresetdone_r : signal is "true";
  signal gt_txfsmresetdone_r2 : STD_LOGIC;
  attribute async_reg of gt_txfsmresetdone_r2 : signal is "true";
  signal gtx3g_support_i_n_41 : STD_LOGIC;
  signal gtx3g_support_i_n_42 : STD_LOGIC;
  signal gtx3g_support_i_n_43 : STD_LOGIC;
  signal gtx3g_support_i_n_44 : STD_LOGIC;
  signal rxresetdone_vio_i : STD_LOGIC;
  attribute MARK_DEBUG : boolean;
  attribute MARK_DEBUG of rxresetdone_vio_i : signal is std.standard.true;
  signal soft_reset_vio_i : STD_LOGIC;
  attribute MARK_DEBUG of soft_reset_vio_i : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of DRP_CLK_BUFG : label is "PRIMITIVE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of gt0_rxresetdone_r2_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of gt0_rxresetdone_r2_reg : label is "yes";
  attribute ASYNC_REG_boolean of gt0_rxresetdone_r3_reg : label is std.standard.true;
  attribute KEEP of gt0_rxresetdone_r3_reg : label is "yes";
  attribute ASYNC_REG_boolean of gt0_rxresetdone_r_reg : label is std.standard.true;
  attribute KEEP of gt0_rxresetdone_r_reg : label is "yes";
  attribute ASYNC_REG_boolean of gt0_txfsmresetdone_r2_reg : label is std.standard.true;
  attribute KEEP of gt0_txfsmresetdone_r2_reg : label is "yes";
  attribute ASYNC_REG_boolean of gt0_txfsmresetdone_r_reg : label is std.standard.true;
  attribute KEEP of gt0_txfsmresetdone_r_reg : label is "yes";
  attribute ASYNC_REG_boolean of gt1_rxresetdone_r2_reg : label is std.standard.true;
  attribute KEEP of gt1_rxresetdone_r2_reg : label is "yes";
  attribute ASYNC_REG_boolean of gt1_rxresetdone_r3_reg : label is std.standard.true;
  attribute KEEP of gt1_rxresetdone_r3_reg : label is "yes";
  attribute ASYNC_REG_boolean of gt1_rxresetdone_r_reg : label is std.standard.true;
  attribute KEEP of gt1_rxresetdone_r_reg : label is "yes";
  attribute ASYNC_REG_boolean of gt1_txfsmresetdone_r2_reg : label is std.standard.true;
  attribute KEEP of gt1_txfsmresetdone_r2_reg : label is "yes";
  attribute ASYNC_REG_boolean of gt1_txfsmresetdone_r_reg : label is std.standard.true;
  attribute KEEP of gt1_txfsmresetdone_r_reg : label is "yes";
begin
  BLOCK_ERROR_OUT(3) <= \<const0>\;
  BLOCK_ERROR_OUT(2) <= \<const0>\;
  BLOCK_ERROR_OUT(1 downto 0) <= \^block_error_out\(1 downto 0);
  RXDATA_OUT(15 downto 0) <= \^rxdata_out\(15 downto 0);
  USER_CLK <= \^user_clk\;
DRP_CLK_BUFG: unisim.vcomponents.BUFG
     port map (
      I => DRPCLK_IN,
      O => drpclk_in_i
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
GTX_RESETDONE_OUT_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => gt0_rxresetdone_r3,
      I1 => gt1_txfsmresetdone_r2,
      I2 => gt0_txfsmresetdone_r2,
      O => GTX_RESETDONE_OUT
    );
gt0_frame_check: entity work.\gtx3g_bert_0_gtx3g_GT_FRAME_CHECK__xdcDup__1\
     port map (
      BLOCK_ERROR_OUT(1 downto 0) => \^block_error_out\(1 downto 0),
      D(1 downto 0) => gt0_rxcharisk_i(1 downto 0),
      DATA_COUNT_OUT(31 downto 0) => DATA_COUNT_OUT(31 downto 0),
      ECC_CODE_EN => ECC_CODE_EN,
      GT0_TXUSRCLK_OUT => \^user_clk\,
      PATTERN_ERROR_COUNT_OUT(31 downto 0) => PATTERN_ERROR_COUNT_OUT(31 downto 0),
      PATTERN_ERROR_OUT => PATTERN_ERROR_OUT,
      PATTERN_MODE(2 downto 0) => PATTERN_MODE(2 downto 0),
      RXDATA_OUT(15 downto 0) => \^rxdata_out\(15 downto 0),
      TEST_OVER_OUT => TEST_OVER_OUT,
      TEST_RESET => TEST_RESET,
      TRACK_DATA_OUT => TRACK_DATA_OUT,
      gt0_rxpcommaalignen_in => gt0_rxmcommaalignen_i,
      gt0_track_data_i => gt0_track_data_i,
      gt1_track_data_i => gt1_track_data_i,
      \out\ => gt0_rxresetdone_r3
    );
gt0_frame_gen: entity work.gtx3g_bert_0_gtx3g_GT_FRAME_GEN
     port map (
      ECC_CODE_EN => ECC_CODE_EN,
      GT0_TXUSRCLK_OUT => \^user_clk\,
      PATTERN_MODE(2 downto 0) => PATTERN_MODE(2 downto 0),
      Q(15 downto 0) => gt0_txdata_i(15 downto 0),
      TEST_RESET => TEST_RESET,
      gt0_txcharisk_in(0) => gt0_txcharisk_i(0),
      \out\ => gt0_txfsmresetdone_r2
    );
gt0_rxresetdone_r2_reg: unisim.vcomponents.FDCE
     port map (
      C => \^user_clk\,
      CE => '1',
      CLR => gtx3g_support_i_n_43,
      D => gt0_rxresetdone_r,
      Q => gt0_rxresetdone_r2
    );
gt0_rxresetdone_r3_reg: unisim.vcomponents.FDCE
     port map (
      C => \^user_clk\,
      CE => '1',
      CLR => gtx3g_support_i_n_43,
      D => gt0_rxresetdone_r2,
      Q => gt0_rxresetdone_r3
    );
gt0_rxresetdone_r_reg: unisim.vcomponents.FDCE
     port map (
      C => \^user_clk\,
      CE => '1',
      CLR => gtx3g_support_i_n_43,
      D => '1',
      Q => gt0_rxresetdone_r
    );
gt0_txfsmresetdone_r2_reg: unisim.vcomponents.FDCE
     port map (
      C => \^user_clk\,
      CE => '1',
      CLR => gtx3g_support_i_n_42,
      D => gt0_txfsmresetdone_r,
      Q => gt0_txfsmresetdone_r2
    );
gt0_txfsmresetdone_r_reg: unisim.vcomponents.FDCE
     port map (
      C => \^user_clk\,
      CE => '1',
      CLR => gtx3g_support_i_n_42,
      D => '1',
      Q => gt0_txfsmresetdone_r
    );
gt1_frame_check: entity work.gtx3g_bert_0_gtx3g_GT_FRAME_CHECK
     port map (
      D(15 downto 0) => gt1_rxdata_i(15 downto 0),
      ECC_CODE_EN => ECC_CODE_EN,
      GT0_TXUSRCLK_OUT => \^user_clk\,
      TEST_RESET => TEST_RESET,
      gt1_rxpcommaalignen_in => gt1_rxmcommaalignen_i,
      gt1_track_data_i => gt1_track_data_i,
      gtrxreset_i_reg(1 downto 0) => gt1_rxcharisk_i(1 downto 0),
      \out\ => gt1_rxresetdone_r3
    );
gt1_frame_gen: entity work.gtx3g_bert_0_gtx3g_GT_FRAME_GEN_0
     port map (
      ECC_CODE_EN => ECC_CODE_EN,
      GT0_TXUSRCLK_OUT => \^user_clk\,
      PATTERN_MODE(2 downto 0) => PATTERN_MODE(2 downto 0),
      Q(15 downto 0) => gt1_txdata_i(15 downto 0),
      TEST_RESET => TEST_RESET,
      gt1_txcharisk_in(0) => gt1_txcharisk_i(0),
      \out\ => gt1_txfsmresetdone_r2
    );
gt1_rxresetdone_r2_reg: unisim.vcomponents.FDCE
     port map (
      C => \^user_clk\,
      CE => '1',
      CLR => gtx3g_support_i_n_44,
      D => gt1_rxresetdone_r,
      Q => gt1_rxresetdone_r2
    );
gt1_rxresetdone_r3_reg: unisim.vcomponents.FDCE
     port map (
      C => \^user_clk\,
      CE => '1',
      CLR => gtx3g_support_i_n_44,
      D => gt1_rxresetdone_r2,
      Q => gt1_rxresetdone_r3
    );
gt1_rxresetdone_r_reg: unisim.vcomponents.FDCE
     port map (
      C => \^user_clk\,
      CE => '1',
      CLR => gtx3g_support_i_n_44,
      D => '1',
      Q => gt1_rxresetdone_r
    );
gt1_txfsmresetdone_r2_reg: unisim.vcomponents.FDCE
     port map (
      C => \^user_clk\,
      CE => '1',
      CLR => gtx3g_support_i_n_41,
      D => gt1_txfsmresetdone_r,
      Q => gt1_txfsmresetdone_r2
    );
gt1_txfsmresetdone_r_reg: unisim.vcomponents.FDCE
     port map (
      C => \^user_clk\,
      CE => '1',
      CLR => gtx3g_support_i_n_41,
      D => '1',
      Q => gt1_txfsmresetdone_r
    );
gtx3g_support_i: entity work.gtx3g_bert_0_gtx3g_support
     port map (
      CLK => drpclk_in_i,
      GT1_RXUSRCLK2_OUT => \^user_clk\,
      Q(15 downto 0) => gt0_txdata_i(15 downto 0),
      Q0_CLK1_GTREFCLK_PAD_N_IN => Q0_CLK1_GTREFCLK_PAD_N_IN,
      Q0_CLK1_GTREFCLK_PAD_P_IN => Q0_CLK1_GTREFCLK_PAD_P_IN,
      RXDATA_OUT(15 downto 0) => \^rxdata_out\(15 downto 0),
      RXN_IN(1 downto 0) => RXN_IN(1 downto 0),
      RXP_IN(1 downto 0) => RXP_IN(1 downto 0),
      TXN_OUT(1 downto 0) => TXN_OUT(1 downto 0),
      TXP_OUT(1 downto 0) => TXP_OUT(1 downto 0),
      \TX_DATA_OUT_reg[15]\(15 downto 0) => gt1_txdata_i(15 downto 0),
      gt0_rxcharisk_out(1 downto 0) => gt0_rxcharisk_i(1 downto 0),
      gt0_rxpcommaalignen_in => gt0_rxmcommaalignen_i,
      gt0_rxresetdone_r_reg => gtx3g_support_i_n_43,
      gt0_track_data_i => gt0_track_data_i,
      gt0_txcharisk_in(0) => gt0_txcharisk_i(0),
      gt0_txfsmresetdone_r_reg => gtx3g_support_i_n_42,
      gt1_rxcharisk_out(1 downto 0) => gt1_rxcharisk_i(1 downto 0),
      gt1_rxdata_out(15 downto 0) => gt1_rxdata_i(15 downto 0),
      gt1_rxpcommaalignen_in => gt1_rxmcommaalignen_i,
      gt1_rxresetdone_r_reg => gtx3g_support_i_n_44,
      gt1_track_data_i => gt1_track_data_i,
      gt1_txcharisk_in(0) => gt1_txcharisk_i(0),
      gt1_txfsmresetdone_r_reg => gtx3g_support_i_n_41
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => soft_reset_vio_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => gt_txfsmresetdone_r
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => gt1_rxresetdone_vio_r
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => gt1_rxresetdone_vio_r2
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => gt1_rxresetdone_vio_r3
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rxresetdone_vio_i
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => gt_txfsmresetdone_r2
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => gt0_rxfsmresetdone_r
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => gt0_rxfsmresetdone_r2
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => gt0_rxresetdone_vio_r
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => gt0_rxresetdone_vio_r2
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => gt0_rxresetdone_vio_r3
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => gt1_rxfsmresetdone_r
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => gt1_rxfsmresetdone_r2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtx3g_bert_0 is
  port (
    Q0_CLK1_GTREFCLK_PAD_N_IN : in STD_LOGIC;
    Q0_CLK1_GTREFCLK_PAD_P_IN : in STD_LOGIC;
    DRPCLK_IN : in STD_LOGIC;
    TRACK_DATA_OUT : out STD_LOGIC;
    TEST_RESET : in STD_LOGIC;
    PATTERN_MODE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ERROR_INSERT_MASK : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ECC_CODE_EN : in STD_LOGIC;
    USER_CLK : out STD_LOGIC;
    DATA_COUNT_OUT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    PATTERN_ERROR_COUNT_OUT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    TEST_OVER_OUT : out STD_LOGIC;
    PATTERN_ERROR_OUT : out STD_LOGIC;
    BLOCK_ERROR_OUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    RXDATA_OUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    GTX_RESETDONE_OUT : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of gtx3g_bert_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of gtx3g_bert_0 : entity is "gtx3g_bert_0,gtx3g_exdes,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of gtx3g_bert_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of gtx3g_bert_0 : entity is "gtx3g_exdes,Vivado 2017.2";
end gtx3g_bert_0;

architecture STRUCTURE of gtx3g_bert_0 is
  signal NLW_inst_TXN_OUT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_TXP_OUT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute EXAMPLE_CONFIG_INDEPENDENT_LANES : integer;
  attribute EXAMPLE_CONFIG_INDEPENDENT_LANES of inst : label is 1;
  attribute EXAMPLE_LANE_WITH_START_CHAR : integer;
  attribute EXAMPLE_LANE_WITH_START_CHAR of inst : label is 0;
  attribute EXAMPLE_SIM_GTRESET_SPEEDUP : string;
  attribute EXAMPLE_SIM_GTRESET_SPEEDUP of inst : label is "TRUE";
  attribute EXAMPLE_USE_CHIPSCOPE : integer;
  attribute EXAMPLE_USE_CHIPSCOPE of inst : label is 0;
  attribute EXAMPLE_WORDS_IN_BRAM : integer;
  attribute EXAMPLE_WORDS_IN_BRAM of inst : label is 512;
  attribute LOOPBACK_MODE : string;
  attribute LOOPBACK_MODE of inst : label is "3'b010";
  attribute STABLE_CLOCK_PERIOD : integer;
  attribute STABLE_CLOCK_PERIOD of inst : label is 10;
begin
inst: entity work.gtx3g_bert_0_gtx3g_exdes
     port map (
      BLOCK_ERROR_OUT(3 downto 0) => BLOCK_ERROR_OUT(3 downto 0),
      DATA_COUNT_OUT(31 downto 0) => DATA_COUNT_OUT(31 downto 0),
      DRPCLK_IN => DRPCLK_IN,
      ECC_CODE_EN => ECC_CODE_EN,
      ERROR_INSERT_MASK(31 downto 0) => ERROR_INSERT_MASK(31 downto 0),
      GTX_RESETDONE_OUT => GTX_RESETDONE_OUT,
      PATTERN_ERROR_COUNT_OUT(31 downto 0) => PATTERN_ERROR_COUNT_OUT(31 downto 0),
      PATTERN_ERROR_OUT => PATTERN_ERROR_OUT,
      PATTERN_MODE(2 downto 0) => PATTERN_MODE(2 downto 0),
      Q0_CLK1_GTREFCLK_PAD_N_IN => Q0_CLK1_GTREFCLK_PAD_N_IN,
      Q0_CLK1_GTREFCLK_PAD_P_IN => Q0_CLK1_GTREFCLK_PAD_P_IN,
      RXDATA_OUT(15 downto 0) => RXDATA_OUT(15 downto 0),
      RXN_IN(1 downto 0) => B"10",
      RXP_IN(1 downto 0) => B"10",
      TEST_OVER_OUT => TEST_OVER_OUT,
      TEST_RESET => TEST_RESET,
      TRACK_DATA_OUT => TRACK_DATA_OUT,
      TXN_OUT(1 downto 0) => NLW_inst_TXN_OUT_UNCONNECTED(1 downto 0),
      TXP_OUT(1 downto 0) => NLW_inst_TXP_OUT_UNCONNECTED(1 downto 0),
      USER_CLK => USER_CLK
    );
end STRUCTURE;
