{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.8,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.8,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 2.83016e-10,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 1.7237e-10,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 6.21415e-11,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 1.7237e-10,
	"finish__design__instance__count__class:buffer": 1,
	"finish__design__instance__area__class:buffer": 11.2608,
	"finish__design__instance__count__class:timing_repair_buffer": 98,
	"finish__design__instance__area__class:timing_repair_buffer": 385.37,
	"finish__design__instance__count__class:inverter": 26,
	"finish__design__instance__area__class:inverter": 97.5936,
	"finish__design__instance__count__class:multi_input_combinational_cell": 215,
	"finish__design__instance__area__class:multi_input_combinational_cell": 1729.16,
	"finish__design__instance__count": 340,
	"finish__design__instance__area": 2223.38,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1e+39,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.695937,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.788231,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 7.77287e-13,
	"finish__power__switching__total": 7.33407e-13,
	"finish__power__leakage__total": 9.85719e-10,
	"finish__power__total": 9.8723e-10,
	"finish__design__io": 98,
	"finish__design__die__area": 3525.39,
	"finish__design__core__area": 3077.95,
	"finish__design__instance__count": 384,
	"finish__design__instance__area": 2278.44,
	"finish__design__instance__count__stdcell": 384,
	"finish__design__instance__area__stdcell": 2278.44,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.740244,
	"finish__design__instance__utilization__stdcell": 0.740244,
	"finish__design__rows": 20,
	"finish__design__rows:unithd": 20,
	"finish__design__sites": 2460,
	"finish__design__sites:unithd": 2460,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}