// Top level
#define REV_ID		  	 	   		0x0000
#define CLK0_CTRL  					0x0001
#define CLK0_DIV  					0x0002
#define CLK1_CTRL  					0x0003
#define CLK1_DIV  					0x0004
#define CLK2_CTRL  					0x0005
#define CLK2_DIV  					0x0006
#define CLK3_CTRL  					0x0007
#define CLK3_DIV  					0x0008
#define CLK4_CTRL  					0x0009
#define CLK4_DIV  					0x000a
#define CLK5_CTRL  					0x000b
#define CLK5_DIV  					0x000c
#define CLK6_CTRL  					0x000d
#define CLK6_DIV  					0x000e
#define CLK7_CTRL  					0x000f
#define CLK7_DIV  					0x0010
#define CLK8_CTRL  					0x0011
#define CLK8_DIV  					0x0012
#define CLK9_CTRL  					0x0013
#define CLK9_DIV  					0x0014
#define CLK10_CTRL  				0x0015
#define CLK10_DIV  					0x0016
#define CLK11_CTRL  		   		0x0017
#define CLK11_DIV  					0x0018
#define CLK12_CTRL  		   		0x0019
#define CLK12_DIV  					0x001a
#define CLK13_CTRL  		   		0x001b
#define CLK13_DIV  					0x001c
#define CLK14_CTRL  		   		0x001d
#define CLK14_DIV  					0x001e
#define CLK15_CTRL  		   		0x001f
#define CLK15_DIV  					0x0020
#define CLK16_CTRL  				0x0021
#define CLK16_DIV  					0x0022
#define CLK17_CTRL  				0x0023
#define CLK17_DIV  					0x0024
#define CLK18_CTRL  				0x0025
#define CLK18_DIV  					0x0026
#define CLK19_CTRL  				0x0027
#define CLK19_DIV  					0x0028
#define CLK20_CTRL  				0x0029
#define CLK20_DIV  					0x002a
#define CLK21_CTRL  				0x002b
#define CLK21_DIV  					0x002c
#define CLK22_CTRL  				0x002d
#define CLK22_DIV  					0x002e
#define CLK23_CTRL  				0x002f
#define CLK23_DIV  					0x0030
#define CLK24_CTRL  		   		0x0031
#define CLK24_DIV  					0x0032
#define CLK25_CTRL  		   		0x0033
#define CLK25_DIV  					0x0034
#define CLK26_CTRL  				0x0035
#define CLK26_DIV  					0x0036
#define CLK27_CTRL  				0x0037
#define CLK27_DIV  					0x0038
#define CLK28_CTRL  				0x0039
#define CLK28_DIV  					0x003A
#define CLK29_CTRL  				0x03B
#define CLK29_DIV  					0x03C
#define CLK30_CTRL  				0x03D
#define CLK30_DIV  					0x03E

#define FPLL1_LOCK_SEL  			0x0040
#define FPLL2_LOCK_SEL  			0x0041
#define FPLL3_LOCK_SEL  			0x0042
#define FPLL4_LOCK_SEL  			0x0043
#define FPLL5_LOCK_SEL  			0x0044
#define FPLL6_LOCK_SEL  			0x0045
#define FPLL7_LOCK_SEL  			0x0046
#define FPLL8_LOCK_SEL  			0x0047
#define FPLL9_LOCK_SEL  			0x0048
#define FPLL10_LOCK_SEL  			0x0049
#define FPLL11_LOCK_SEL  			0x004A
#define FPLL12_LOCK_SEL  			0x004B
#define FPLL13_LOCK_SEL  			0x004C
#define FPLL14_LOCK_SEL  			0x004D
#define FPLL15_LOCK_SEL  			0x004E
#define FPLL16_LOCK_SEL  			0x004F
#define FPLL17_LOCK_SEL  			0x0050
#define FPLL18_LOCK_SEL  			0x0051
#define FPLL19_LOCK_SEL  			0x0052
#define FPLL20_LOCK_SEL  			0x0053
#define FPLL21_LOCK_SEL  			0x0054
#define EXT_PLL_LOCK_SEL  			0x0055
#define FB_CLK_SEL      			0x0056
#define AHB_CTRL_SEL    			0x0057


#define FPLL1_CTRL               0x0060
#define FPLL1_GAIN               0x0061
#define FPLL1_RES                0x0062
#define FPLL1_N0                 0x0064
#define FPLL1_N1                 0x0065
#define FPLL1_N2                 0x0066
#define FPLL1_W0                 0x0068
#define FPLL1_W1                 0x0069
#define FPLL1_W2                 0x006a
#define FPLL1_W3                 0x006b
#define FPLL1_THRESH0            0x006c
#define FPLL1_THRESH1            0x006d
#define FPLL2_CTRL               0x0070
#define FPLL2_GAIN               0x0071
#define FPLL2_RES                0x0072
#define FPLL2_N0                 0x0074
#define FPLL2_N1                 0x0075
#define FPLL2_N2                 0x0076
#define FPLL2_W0                 0x0078
#define FPLL2_W1                 0x0079
#define FPLL2_W2                 0x007a
#define FPLL2_W3                 0x007b
#define FPLL2_THRESH0            0x007c
#define FPLL2_THRESH1            0x007d
#define FPLL3_CTRL               0x0080
#define FPLL3_GAIN               0x0081
#define FPLL3_RES                0x0082
#define FPLL3_N0                 0x0084
#define FPLL3_N1                 0x0085
#define FPLL3_N2                 0x0086
#define FPLL3_W0                 0x0088
#define FPLL3_W1                 0x0089
#define FPLL3_W2                 0x008a
#define FPLL3_W3                 0x008b
#define FPLL3_THRESH0            0x008c
#define FPLL3_THRESH1            0x008d
#define FPLL4_CTRL               0x0090
#define FPLL4_GAIN               0x0091
#define FPLL4_RES                0x0092
#define FPLL4_N0                 0x0094
#define FPLL4_N1                 0x0095
#define FPLL4_N2                 0x0096
#define FPLL4_W0                 0x0098
#define FPLL4_W1                 0x0099
#define FPLL4_W2                 0x009a
#define FPLL4_W3                 0x009b
#define FPLL4_THRESH0            0x009c
#define FPLL4_THRESH1            0x009d
#define FPLL5_CTRL               0x00A0
#define FPLL5_GAIN               0x00A1
#define FPLL5_RES                0x00A2
#define FPLL5_N0                 0x00A4
#define FPLL5_N1                 0x00A5
#define FPLL5_N2                 0x00A6
#define FPLL5_W0                 0x00A8
#define FPLL5_W1                 0x00A9
#define FPLL5_W2                 0x00Aa
#define FPLL5_W3                 0x00Ab
#define FPLL5_THRESH0            0x00Ac
#define FPLL5_THRESH1            0x00Ad
#define FPLL6_CTRL               0x00B0
#define FPLL6_GAIN               0x00B1
#define FPLL6_RES                0x00B2
#define FPLL6_N0                 0x00B4
#define FPLL6_N1                 0x00B5
#define FPLL6_N2                 0x00B6
#define FPLL6_W0                 0x00B8
#define FPLL6_W1                 0x00B9
#define FPLL6_W2                 0x00Ba
#define FPLL6_W3                 0x00Bb
#define FPLL6_THRESH0            0x00Bc
#define FPLL6_THRESH1            0x00Bd
#define FPLL7_CTRL               0x00C0
#define FPLL7_GAIN               0x00C1
#define FPLL7_RES                0x00C2
#define FPLL7_N0                 0x00C4
#define FPLL7_N1                 0x00C5
#define FPLL7_N2                 0x00C6
#define FPLL7_W0                 0x00C8
#define FPLL7_W1                 0x00C9
#define FPLL7_W2                 0x00Ca
#define FPLL7_W3                 0x00Cb
#define FPLL7_THRESH0            0x00Cc
#define FPLL7_THRESH1            0x00Cd
#define FPLL8_CTRL               0x00D0
#define FPLL8_GAIN               0x00D1
#define FPLL8_RES                0x00D2
#define FPLL8_N0                 0x00D4
#define FPLL8_N1                 0x00D5
#define FPLL8_N2                 0x00D6
#define FPLL8_W0                 0x00D8
#define FPLL8_W1                 0x00D9
#define FPLL8_W2                 0x00Da
#define FPLL8_W3                 0x00Db
#define FPLL8_THRESH0            0x00Dc
#define FPLL8_THRESH1            0x00Dd
#define FPLL9_CTRL               0x00E0
#define FPLL9_GAIN               0x00E1
#define FPLL9_RES                0x00E2
#define FPLL9_N0                 0x00E4
#define FPLL9_N1                 0x00E5
#define FPLL9_N2                 0x00E6
#define FPLL9_W0                 0x00E8
#define FPLL9_W1                 0x00E9
#define FPLL9_W2                 0x00Ea
#define FPLL9_W3                 0x00Eb
#define FPLL9_THRESH0            0x00Ec
#define FPLL9_THRESH1            0x00Ed
#define FPLL10_CTRL              0x00F0
#define FPLL10_GAIN              0x00F1
#define FPLL10_RES               0x00F2
#define FPLL10_N0                0x00F4
#define FPLL10_N1                0x00F5
#define FPLL10_N2                0x00F6
#define FPLL10_W0                0x00F8
#define FPLL10_W1                0x00F9
#define FPLL10_W2                0x00Fa
#define FPLL10_W3                0x00Fb
#define FPLL10_THRESH0           0x00Fc
#define FPLL10_THRESH1           0x00Fd
#define FPLL11_CTRL              0x0100
#define FPLL11_GAIN              0x0101
#define FPLL11_RES               0x0102
#define FPLL11_N0                0x0104
#define FPLL11_N1                0x0105
#define FPLL11_N2                0x0106
#define FPLL11_W0                0x0108
#define FPLL11_W1                0x0109
#define FPLL11_W2                0x010a
#define FPLL11_W3                0x010b
#define FPLL11_THRESH0           0x010c
#define FPLL11_THRESH1           0x010d
#define FPLL12_CTRL              0x0110
#define FPLL12_GAIN              0x0111
#define FPLL12_RES               0x0112
#define FPLL12_N0                0x0114
#define FPLL12_N1                0x0115
#define FPLL12_N2                0x0116
#define FPLL12_W0                0x0118
#define FPLL12_W1                0x0119
#define FPLL12_W2                0x011a
#define FPLL12_W3                0x011b
#define FPLL12_THRESH0           0x011c
#define FPLL12_THRESH1           0x011d
#define FPLL_STATUS              0x011e

// New registers added in FPLL on 1-Jan-04
#define FPLL1_PDV0               0x0140
#define FPLL1_PDV1               0x0141
#define FPLL1_PDV2               0x0142
#define FPLL2_PDV0               0x0144
#define FPLL2_PDV1               0x0145
#define FPLL2_PDV2               0x0146
#define FPLL3_PDV0               0x0148
#define FPLL3_PDV1               0x0149
#define FPLL3_PDV2               0x014a
#define FPLL4_PDV0               0x014c
#define FPLL4_PDV1               0x014d
#define FPLL4_PDV2               0x014e
#define FPLL5_PDV0               0x0150
#define FPLL5_PDV1               0x0151
#define FPLL5_PDV2               0x0152
#define FPLL6_PDV0               0x0154
#define FPLL6_PDV1               0x0155
#define FPLL6_PDV2               0x0156
#define FPLL7_PDV0               0x0158
#define FPLL7_PDV1               0x0159
#define FPLL7_PDV2               0x015a
#define FPLL8_PDV0               0x015c
#define FPLL8_PDV1               0x015d
#define FPLL8_PDV2               0x015e
#define FPLL9_PDV0               0x0160
#define FPLL9_PDV1               0x0161
#define FPLL9_PDV2               0x0162
#define FPLL10_PDV0              0x0164
#define FPLL10_PDV1              0x0165
#define FPLL10_PDV2              0x0166
#define FPLL11_PDV0              0x0168
#define FPLL11_PDV1              0x0169
#define FPLL11_PDV2              0x016a
#define FPLL12_PDV0              0x016c
#define FPLL12_PDV1              0x016d
#define FPLL12_PDV2              0x016e

#define FE_DT2CK_SEL    		 0x0180
#define FE_DT3CK_SEL    		 0x0181
#define FE_SD2_SEL      		 0x0182
#define FE_IN20_SEL     		 0x0183
#define GPIO_IN  			   	 0x0184
#define GPIO_OUT  				 0x0185
#define GPIO_DIR  				 0x0186
#define GPIO_EN  			   	 0x0187
#define OUT_PLL_SEL  			 0x0188
#define INPUT_POL1   			 0x0189
#define INPUT_POL2   			 0x018a
#define INPUT_POL3   			 0x018b
#define INPUT_POL4   			 0x018d
#define OUTPUT_POL1  			 0x018e
#define OUTPUT_POL2  			 0x018f
#define DQS_MASK	  			 0x0190
#define BYP_MUX 	  			 0x0191
#define BYPASS_SEL               0x0192
//#define SD_BYPSEL_OUT            0x0193
#define ENCODER_HSVS_SEL         0x0194
#define EOSD_SYNC_SEL            0x0195

//#define FE_SD_BYP_SEL30          0x0196
//#define FE_SD_BYP_SEL24          0x0197
//#define FE_SD_BYP_SEL20          0x0198
//#define FE_SD_BYP_SEL16          0x0199
//#define FE_SD_BYP_SEL8           0x019A
//#define FE_SD_BYP_SEL_OUT        0x019B

// New APLL Regs
#define ATEST1  	      			0x1A0
#define ATEST2			  			0x1A1
#define BG_B				  		0x1A2
#define BG_M_PWDN				  	0x1A3
#define DPLLAPLL_FB_DIV		    	0x1A4
#define DPLLAPLL_CTRL	  			0x1A5
#define DPLLAPLL_VCO_RANGE			0x1A6

#define SAPLL1_CTRL1			   	0x1B0
#define SAPLL1_CTRL2			   	0x1B1
#define SAPLL1_FB_DIV		  		0x1B2
#define SAPLL1_PRE_POST_DIV	   	    0x1B3
#define SAPLL2_CTRL1			   	0x1B4
#define SAPLL2_CTRL2			   	0x1B5
#define SAPLL2_FB_DIV		  		0x1B6
#define SAPLL2_PRE_POST_DIV	  	    0x1B7
#define SAPLL3_CTRL1			   	0x1B8
#define SAPLL3_CTRL2			   	0x1B9
#define SAPLL3_FB_DIV		  		0x1BA
#define SAPLL3_PRE_POST_DIV	  	    0x1BB
#define SAPLL4_CTRL1			   	0x1BC
#define SAPLL4_CTRL2			   	0x1BD
#define SAPLL4_FB_DIV		  		0x1BE
#define SAPLL4_PRE_POST_DIV	  	    0x1BF

#define SDRAMAPLL_FB_DIV			0x1C0
#define SDRAMAPLL_VCOR_PREDV		0x1C1
#define SDRAMAPLL_CTRL		  		0x1C2
#define SDRAMAPLL_SET_PH	  		0x1C3
#define SYNC_CLK_SEL		  		0x1C4
#define XTAL_CTRL1 		  			0x1C5
#define XTAL_CTRL2  		  		0x1C6
#define XTAL_CTRL3		  			0x1C7
#define XTAL_IDAC			  		0x1C8
#define ANA_STATUS			  		0x1C9

#define CAL_CTRL                	0x1CA
#define CAL_AUTO_ZNR            	0x1CB


#define GPIO_OFFSET             0x1D0
#define DAC_DN_OFFSET           0x1D1
#define UART_SPI_OFFSET         0x1D2
#define CLKS_OFFSET             0x1D3
#define OSD_OFFSET              0x1D4
#define FPSH_OFFSET             0x1D5

#define GPIO_CTRL               0x1D6
#define DAC_DN_CTRL             0x1D7
#define FLSH_CTRL               0x1D8
#define CLKS_CTRL               0x1D9

#define CAL_SW_GPIO             0x1DA
#define CAL_SW_DAC_DN           0x1DB
#define CAL_SW_UART_SPI         0x1DC
#define CAL_SW_CLKS             0x1DD
#define CAL_SW_OSD              0x1DE
#define CAL_SW_FPSH             0x1DF


//--PINCONFIG
#define PIN0_CTRL                0x200
#define PIN1_CTRL                0x201
#define PIN2_CTRL                0x202
#define PIN3_CTRL                0x203
#define PIN4_CTRL                0x204
#define PIN5_CTRL                0x205
#define PIN6_CTRL                0x206
#define PIN7_CTRL                0x207
#define PIN8_CTRL                0x208
#define PIN9_CTRL                0x209
#define PIN10_CTRL               0x20a
#define PIN11_CTRL               0x20b
#define PIN12_CTRL               0x20c
#define PIN13_CTRL               0x20d
#define PIN14_CTRL               0x20e
#define PIN15_CTRL               0x20f
#define PIN16_CTRL               0x210
#define PIN17_CTRL               0x211
#define PIN18_CTRL               0x212
#define PIN19_CTRL               0x213
#define PIN20_CTRL               0x214
#define PIN21_CTRL               0x215
#define PIN22_CTRL               0x216
#define PIN23_CTRL               0x217
#define PIN24_CTRL               0x218
#define PIN25_CTRL               0x219
#define PIN26_CTRL               0x21a
#define PIN27_CTRL               0x21b
#define PIN28_CTRL               0x21c
#define PIN29_CTRL               0x21d
#define PIN30_CTRL               0x21e
#define PIN31_CTRL               0x21f
#define PIN32_CTRL               0x220
#define PIN33_CTRL               0x221
#define PIN34_CTRL               0x222
#define PIN35_CTRL               0x223
#define PIN36_CTRL               0x224
#define PIN37_CTRL               0x225
#define PIN38_CTRL               0x226
#define PIN39_CTRL               0x227
#define PIN40_CTRL               0x228
#define PIN41_CTRL               0x229
#define PIN42_CTRL               0x22a
#define PIN43_CTRL               0x22b
#define PIN44_CTRL               0x22c
#define PIN45_CTRL               0x22d
#define PIN46_CTRL               0x22e
#define PIN47_CTRL               0x22f
#define PIN48_CTRL               0x230
#define PIN49_CTRL               0x231
#define PIN50_CTRL               0x232
#define PIN51_CTRL               0x233
#define PIN52_CTRL               0x234
#define PIN53_CTRL               0x235
#define PIN54_CTRL               0x236
#define PIN55_CTRL               0x237
#define PIN56_CTRL               0x238
#define PIN57_CTRL               0x239
#define PIN58_CTRL               0x23a
#define PIN59_CTRL               0x23b
#define PIN60_CTRL               0x23c
#define PIN61_CTRL               0x23d
#define PIN62_CTRL               0x23e
#define PIN63_CTRL               0x23f
#define PIN64_CTRL               0x240
#define PIN65_CTRL               0x241
#define PIN66_CTRL               0x242
#define PIN67_CTRL               0x243
#define PIN68_CTRL               0x244
#define PIN69_CTRL               0x245
#define PIN70_CTRL               0x246
#define PIN71_CTRL               0x247
#define PIN72_CTRL               0x248
#define PIN73_CTRL               0x249
#define PIN74_CTRL               0x24a
#define PIN75_CTRL               0x24b
#define PIN76_CTRL               0x24c
#define PIN77_CTRL               0x24d
#define PIN78_CTRL               0x24e
#define PIN79_CTRL               0x24f
#define PIN80_CTRL               0x250
#define PIN81_CTRL               0x251
#define PIN82_CTRL               0x252
#define PIN83_CTRL               0x253
#define PIN84_CTRL               0x254
#define PIN85_CTRL               0x255
#define PIN86_CTRL               0x256
#define PIN87_CTRL               0x257
#define PIN88_CTRL               0x258
#define PIN89_CTRL               0x259
#define PIN90_CTRL               0x25a
#define PIN91_CTRL               0x25b
#define PIN92_CTRL               0x25c
#define PIN93_CTRL               0x25d
#define PIN94_CTRL               0x25e
#define PIN95_CTRL               0x25f
#define PIN96_CTRL               0x260
#define PIN97_CTRL               0x261
#define PIN98_CTRL               0x262
#define PIN99_CTRL               0x263
#define PIN100_CTRL              0x264
#define PIN101_CTRL              0x265
#define PIN102_CTRL              0x266
#define PIN103_CTRL              0x267
#define PIN104_CTRL              0x268
#define PIN105_CTRL              0x269
#define PIN106_CTRL              0x26a
#define PIN107_CTRL              0x26b
#define PIN108_CTRL              0x26c
#define PIN109_CTRL              0x26d
#define PIN110_CTRL              0x26e
#define PIN111_CTRL              0x26f
#define PIN112_CTRL              0x270
#define PIN113_CTRL              0x271
#define PIN114_CTRL              0x272
#define PIN115_CTRL              0x273
#define PIN116_CTRL              0x274
#define PIN117_CTRL              0x275
#define PIN118_CTRL              0x276
#define PIN119_CTRL              0x277
#define PIN120_CTRL              0x278
#define PIN121_CTRL              0x279
#define PIN122_CTRL              0x27a
#define PIN123_CTRL              0x27b
#define PIN124_CTRL              0x27c
#define PIN125_CTRL              0x27d
#define PIN126_CTRL              0x27e
#define PIN127_CTRL              0x27f
#define PIN128_CTRL              0x280
#define PIN129_CTRL              0x281
#define PIN130_CTRL              0x282
#define PIN131_CTRL              0x283
#define PIN132_CTRL              0x284
#define PIN133_CTRL              0x285
#define PIN134_CTRL              0x286
#define PIN135_CTRL              0x287
#define PIN136_CTRL              0x288
#define PIN137_CTRL              0x289
#define PIN138_CTRL              0x28a
#define PIN139_CTRL              0x28b
#define PIN140_CTRL              0x28c
#define PIN141_CTRL              0x28d
#define PIN142_CTRL              0x28e
#define PIN143_CTRL              0x28f
#define PIN144_CTRL              0x290
#define PIN145_CTRL              0x291
#define PIN146_CTRL              0x292
#define PIN147_CTRL              0x293
#define PIN148_CTRL              0x294
#define PIN149_CTRL              0x295
#define PIN150_CTRL              0x296
#define PIN151_CTRL              0x297
#define PIN152_CTRL              0x298
#define PIN153_CTRL              0x299
#define PIN154_CTRL              0x29a
#define PIN155_CTRL              0x29b
#define PIN156_CTRL              0x29c
#define PIN157_CTRL              0x29d
#define PIN158_CTRL              0x29e
#define PIN159_CTRL              0x29f
#define PIN160_CTRL              0x2a0
#define PIN161_CTRL              0x2a1

#define NOR_NAND_SEL             0x2a2

// Front End Main
#define FE_M_STR_X_L  				0x300
#define FE_M_STR_X_H  				0x301
#define FE_M_STR_Y_L  				0x302
#define FE_M_STR_Y_H  				0x303
#define FE_M_END_X_L  				0x304
#define FE_M_END_X_H  				0x305
#define FE_M_END_Y_L  				0x306
#define FE_M_END_Y_H  				0x307
#define FE_M_VSAMP_L  				0x308
#define FE_M_VSAMP_H  				0x309
#define FE_M_C0_L  					0x30a
#define FE_M_C0_H  					0x30b
#define FE_M_C1_L  					0x30c
#define FE_M_C1_H  					0x30d
#define FE_M_C2_L  					0x30e
#define FE_M_C2_H  					0x30f
#define FE_M_C3_L  					0x310
#define FE_M_C3_H  					0x311
#define FE_M_C4_L  					0x312
#define FE_M_C4_H  					0x313
#define FE_M_C5_L  					0x314
#define FE_M_C5_H  					0x315
#define FE_M_C6_L  					0x316
#define FE_M_C6_H  					0x317
#define FE_M_C7_L  					0x318
#define FE_M_C7_H  					0x319
#define FE_M_C8_L  					0x31a
#define FE_M_C8_H  					0x31b
#define FE_M_A0_L  					0x31c
#define FE_M_A0_H  					0x31d
#define FE_M_A1_L  					0x31e
#define FE_M_A1_H  					0x31f
#define FE_M_A2_L  					0x320
#define FE_M_A2_H  					0x321
#define FE_M_CTRL1  		      	0x322
#define FE_M_YBL  					0x323
#define FE_M_CBL  					0x324
// #define FE_M_FCCOR_EN  				0x325
// #define FE_M_FCCOR_VAL1  			0x326
// #define FE_M_FCCOR_VAL2  			0x327
#define FE_M_ASMON_CTRL  			0x328
#define FE_M_ASMON_TOL  			0x329
#define FE_M_ASMON_HTMO  			0x32a
#define FE_M_ASMON_HMAT  			0x32b
#define FE_M_ASMON_HMISMAT  	 	0x32c
#define FE_M_ASMON_VSMP  			0x32d
#define FE_M_ASMON_VTMO  			0x32e
#define FE_M_ASMON_VMAT  			0x32f
#define FE_M_ASMON_VMISMAT  	 	0x330
#define FE_M_SSMON_CTRL  			0x331
#define FE_M_SSMON_TOL  			0x332
#define FE_M_SSMON_HTMO  			0x333
#define FE_M_SSMON_HMAT  			0x334
#define FE_M_SSMON_HMISMAT  	 	0x335
#define FE_M_SSMON_VSAMP  			0x336
#define FE_M_SSMON_VTMO  			0x337
#define FE_M_SSMON_VMAT  			0x338
#define FE_M_SSMON_VMISMAT  	 	0x339
#define FE_M_CMON_CTRL  			0x33a
#define FE_M_CMON_TOL  				0x33b
#define FE_M_CMON_TMO  				0x33c
#define FE_M_CMON_MAT  				0x33d
#define FE_M_CMON_MISMAT  			0x33e
#define FE_M_ASMON_STATUS  	        0x33f
#define FE_M_SSMON_STATUS  		    0x340
#define FE_M_CMON_STATUS  			0x341
#define FE_M_CMON_DV_L  			0x342
#define FE_M_CMON_DV_H  			0x343
#define FE_M_ASMON_HT_L  			0x344
#define FE_M_ASMON_HT_H  			0x345
#define FE_M_ASMON_HW_L  			0x346
#define FE_M_ASMON_HW_H  			0x347
#define FE_M_SSMON_HT_L  			0x348
#define FE_M_SSMON_HT_H  			0x349
#define FE_M_SSMON_HW_L  			0x34a
#define FE_M_SSMON_HW_H  			0x34b
#define FE_M_ASMON_VT_L  			0x34c
#define FE_M_ASMON_VT_H  			0x34d
#define FE_M_ASMON_VW_L  			0x34e
#define FE_M_ASMON_VW_H  			0x34f
#define FE_M_SSMON_VT_L  			0x350
#define FE_M_SSMON_VT_H  			0x351
#define FE_M_SSMON_VW_L  			0x352
#define FE_M_SSMON_VW_H  			0x353
#define FE_M_CMON_T_L  				0x354
#define FE_M_CMON_T_H  				0x355
#define FE_M_SYNCREF  				0x356
#define FE_M_FRST  					0x357
#define FE_M_LRST_L  				0x358
#define FE_M_LRST_H  				0x359
#define FE_M_TG_LOAD                0x35A
#define FE_M_TG_DB_CTRL             0x35B
#define FE_M_DEL_BL_0               0x35C
#define FE_M_DEL_BL_1               0x35D
#define FE_M_DIT30                  0x35E
#define FE_M_CLKEN                  0x35F
#define FE_M_MNR_CTRL               0x360



// Noise Reducer
#define VNR_CTRL                 0x400
#define VNR_MODE                 0x401

#define VNR_YMODE                0x402
#define VNR_CMODE                0x403
#define VNR_BLK_YTH_L            0x404
#define VNR_BLK_YTH_H            0x405
#define VNR_BLK_CTH_L            0x406
#define VNR_BLK_CTH_H            0x407
#define VNR_BLK_XSIZE            0x408
#define VNR_BLK_YSIZE            0x409

#define VNR_YMOT_BASE            0x40a
#define VNR_YMOT_STEP            0x40b
#define VNR_CMOT_BASE            0x40c
#define VNR_CMOT_STEP            0x40d

#define VNR_SNR_MODE             0x40e
#define VNR_SNR_YTH0             0x40f
#define VNR_SNR_YTH1             0x410
#define VNR_SNR_CTH0             0x411
#define VNR_SNR_CTH1             0x412

#define VNR_YBETA                0x413
#define VNR_CBETA                0x414
#define VNR_BLK_BETA             0x415

#define VNR_FTD_INL              0x416
#define VNR_FTD_INH              0x417
#define VNR_FTD_OUTL             0x418
#define VNR_FTD_OUTH             0x419
#define VNR_FTD_YL               0x41a
#define VNR_FTD_YH               0x41b
#define VNR_FTD_CL               0x41c
#define VNR_FTD_CHL              0x41e
#define VNR_FTD_CHH              0x41f

#define VNR_SBF_Y01              0x420
#define VNR_SBF_Y23              0x421
#define VNR_SBF_Y45              0x422
#define VNR_SBF_Y67              0x423
#define VNR_SBF_C01              0x424
#define VNR_SBF_C23              0x425
#define VNR_SBF_C45              0x426
#define VNR_SBF_C67              0x427
#define VNR_FBF_Y0               0x428
#define VNR_FBF_Y1               0x429
#define VNR_YBL                  0x42a
#define VNR_CBL                  0x42b
#define VNR_XSTRT                0x42c
#define VNR_YSTRT                0x42d
#define VNR_NEST_CTRL            0x42e
#define VNR_NOI_SIG              0x42f
#define VNR_NEST_REG             0x430
#define VNR_NE_SAT               0x431
#define VNR_SNE_STATUS           0x432
#define VNR_TNE_STATUS           0x433
#define VNR_DEBUG                0x434

#define FCCOR_EN                 0x435
#define FCCOR_VAL1               0x436
#define FCCOR_VAL2               0x437

//FE main NEST
#define NEST_CTRL0               0x440
#define NEST_CTRL1               0x441
#define NEST_CTRL2               0x442
#define NEST_CTRL3               0x443
#define NEST_CTRL4               0x444
#define NEST_CTRL5               0x445
#define NEST_CTRL6               0x446
#define NEST_CTRL7               0x447
#define NEST_CTRL8               0x448
#define NEST_CTRL9               0x449
#define NEST_CTRL10              0x44a
#define NEST_CTRL11              0x44b
#define NEST_CTRL12              0x44c
#define NEST_CTRL13              0x44d
#define NEST_CTRL14              0x44e
#define NEST_CTRL15              0x44f
#define NEST_CTRL16              0x450
#define NEST_CTRL17              0x451
#define NEST_CTRL18              0x452
#define NEST_CTRL19              0x453
#define NEST_CTRL20              0x454
#define NEST_CTRL21              0x455
#define NEST_CTRL22              0x456
#define NEST_CTRL23              0x457
#define NEST_CTRL24              0x458
#define NEST_CTRL25              0x459
#define NEST_CTRL26              0x45a
#define NEST_CTRL27              0x45b
#define NEST_CTRL28              0x45c
#define NEST_CTRL29              0x45d
#define NEST_CTRL30              0x45e
#define NEST_CTRL31              0x45f
#define NEST_CTRL32              0x460
#define NEST_CTRL33              0x461
#define NEST_CTRL34              0x462
#define NEST_CTRL35              0x463
#define NEST_CTRL36              0x464
#define NEST_CTRL37              0x465
#define NEST_CTRL38              0x466
#define NEST_CTRL39              0x467
#define NEST_CTRL40              0x468
#define NEST_STAT                0x469
#define NEST_CTRL41              0x46a
#define NEST_CTRL42              0x46b
#define NEST_CTRL43              0x46c
#define NEST_CTRL44              0x46d
#define NEST_CTRL45              0x46e
#define NEST_CTRL46              0x46f
#define NEST_CTRL47              0x470
#define NEST_CTRL48              0x471
#define NEST_CTRL49              0x472
#define NEST_CTRL50              0x473
#define NEST_CTRL51              0x474
#define NEST_CTRL52              0x475
#define NEST_CTRL53              0x476
#define NEST_CTRL54              0x477
#define NEST_CTRL55              0x478
#define NEST_CTRL56              0x479

// FE Main CAR
#define CAR0 		             	0x480
#define CAR1    	  	         	0x481
#define CAR2    	  	         	0x482
#define CAR3    	  	         	0x483
#define CAR4    	  	         	0x484
#define CAR5    	  	         	0x485
#define CAR6    	  	         	0x486
#define CAR7    	  	         	0x487
#define CAR8    	  	         	0x488
#define CAR9    	  	         	0x489
#define CAR10    	  	         	0x48a
#define CAR11   	  	         	0x48b
#define CAR12    	  	         	0x48c
#define CAR13			         	0x48d
#define CAR14 			         	0x48e
#define CAR15 		             	0x48f
#define CAR16 		             	0x490
#define CAR17 		             	0x491
#define CAR18 		             	0x492
#define CAR19 		             	0x493
#define CAR20 		             	0x494
#define CAR21 		             	0x495
#define CAR22 		             	0x496
#define CAR23 		             	0x497
#define CAR24 		             	0x498
#define CAR25 		             	0x499
#define CAR26 		             	0x49a
#define CAR27 		             	0x49b
#define CAR28    	  	         	0x49c
#define CAR29 		             	0x49d
#define CAR30 		             	0x49e
#define CAR31                    0x49f
#define CAR32                    0x4a0
#define CAR33                    0x4a1
#define CAR34                    0x4a2
#define CAR35                    0x4a3
#define CAR36                    0x4a4
#define CAR37                    0x4a5
#define CAR38                    0x4a6
#define CAR39                    0x4a7
#define CAR40                    0x4a8
#define CAR41                    0x4a9
#define CAR42                    0x4aa
#define CAR43                    0x4ab
#define CAR44                    0x4ac
#define CAR45                    0x4ad
#define CAR46                    0x4ae
#define CAR47                    0x4af
#define CAR48                    0x4B0
#define CAR49                    0x4B1
#define CAR100                   0x4B6
#define CAR101                   0x4B7
#define CAR102                   0x4B8
#define CAR103                   0x4B9
#define CAR104                   0x4BA
#define CAR105                   0x4BB
#define CAR106                   0x4BC
#define CAR107                   0x4BD
#define CAR108                   0x4BE
#define CAR109                   0x4BF
#define CAR110                   0x4c0
#define CAR111                   0x4C1
#define CAR112                   0x4C2
#define CAR113                   0x4C3
#define CAR114                   0x4C4
#define CAR115                   0x4C5
#define CAR116                   0x4C6
#define CAR117                   0x4C7
#define CAR118                   0x4C8
#define CAR119                   0x4C9

// vp top
#define VP_DEINT_MODE            0x4D0
#define VP_CTRL                  0x4D1
#define VP_FB_CTRL               0x4D2
#define VP_TEST_CTRL             0x4D3
#define VP_MEM_SIZE_L            0x4D4
#define VP_MEM_SIZE_H            0x4D5
#define VP_TEST_HT_L             0x4D6
#define VP_TEST_HT_H             0x4D7
#define VP_TEST_VT_L             0x4D8
#define VP_TEST_VT_H             0x4D9
#define VP_TEST_HA_L             0x4DA
#define VP_TEST_HA_H             0x4DB
#define VP_TEST_VA_L             0x4DC
#define VP_TEST_VA_H             0x4DD

// Deinterlacer
#define DIN0                     0x500
#define DIN1                     0x501
#define DIN2                     0x502
#define DIN3                     0x503
#define DIN4                     0x504
#define DIN5                     0x505
#define DIN6                     0x506
#define DIN7                     0x507
#define DIN8                     0x508
#define DIN9                     0x509
#define DIN10                    0x50a
#define DIN11                    0x50b
#define DIN12                    0x50c
#define DIN13                    0x50d
#define DIN14                    0x50e
#define DIN15                    0x50f
#define DIN16                    0x510
#define DIN17                    0x511
#define DIN18                    0x512
#define DIN19                    0x513
#define DIN20                    0x514
#define DIN21                    0x515
#define DIN22                    0x516
#define DIN23                    0x517
#define DIN24                    0x518
#define DIN25                    0x519
#define DIN26                    0x51a
#define DIN27                    0x51b
#define DIN28                    0x51c
#define DIN29                    0x51d
#define DIN30                    0x51e
#define DIN31                    0x51f
#define DIN32                    0x520
#define DIN33                    0x521
#define DIN34                    0x522
#define DIN35                    0x523
#define DIN36                    0x524
#define DIN37                    0x525
#define DIN38                    0x526
#define DIN39                    0x527
#define DIN40                    0x528
#define DIN41                    0x529

#define DIN42                    0x52c
#define DIN43                    0x52d
#define DIN44                    0x52e
#define DIN45                    0x52f

#define DIN46                    0x530
#define DIN47                    0x531
#define DIN48                    0x532
#define DIN49                    0x533

#define DIN50                    0x534
#define DIN51                    0x535
#define DIN52                    0x536
#define DIN53                    0x537

#define DIN54                    0x538
#define DIN55                    0x539
#define DIN56                    0x53a
#define DIN57                    0x53b
#define DIN58                    0x53c
#define DIN59                    0x53d
#define DIN60                    0x53e
#define DIN61                    0x53f

#define DIN62                    0x540
#define DIN63                    0x541
#define DIN64                    0x542
#define DIN65                    0x543

#define DIN66                    0x544
#define DIN67                    0x545
#define DIN68                    0x546
#define DIN69                    0x547
#define DIN70                    0x548
#define DIN71                    0x549
#define DIN72                    0x54a
#define DIN73                    0x54b
#define DIN74                    0x54c
#define DIN75                    0x54d
#define DIN76                    0x54e
#define DIN77                    0x54f
#define DIN78                    0x550
#define DIN79                    0x551
#define DIN80                    0x552
#define DIN81                    0x553
#define DIN82                    0x554
#define DIN83                    0x555

#define DIN84                    0x558
#define DIN85                    0x559
#define DIN86                    0x55a
#define DIN87                    0x55b

#define DIN88                    0x55c
#define DIN89                    0x55d
#define DIN90                    0x55e
#define DIN91                    0x55f

#define DIN92                    0x560
#define DIN93                    0x561
#define DIN94                    0x562
#define DIN95                    0x563
#define DIN96                    0x564
#define DIN97                    0x565
#define DIN98                    0x566
#define DIN99                    0x567
#define DIN100                   0x568
#define DIN101                   0x569
#define DIN102                   0x56a
#define DIN103                   0x56b
#define DIN104                   0x56c
#define DIN105                   0x56d
#define DIN106                   0x56e
#define DIN107                   0x56f
#define DIN108                   0x570
#define DIN109                   0x571
#define DIN110                   0x572
#define DIN111                   0x573
#define DIN112                   0x574
#define DIN113                   0x575
#define DIN114                   0x576
#define DIN115                   0x577
#define DIN116                   0x578
#define DIN117                   0x579
#define DIN118                   0x57a
#define DIN119                   0x57b
#define DIN120                   0x57c
#define DIN121                   0x57d
#define DIN122                   0x57e
#define DIN123                   0x57f
#define DIN124                   0x580
#define DIN125                   0x581
#define DIN126                   0x582
#define DIN127                   0x583
#define DIN128                   0x584
#define DIN129                   0x585
#define DIN130                   0x586
#define DIN131                   0x587
#define DIN132                   0x588
#define DIN133                   0x589
#define DIN134                   0x58a
#define DIN135                   0x58b
#define DIN136                   0x58c
#define DIN137                   0x58d
#define DIN138                   0x58e
#define DIN139                   0x58f

#define DIN200                   0x5B0
#define DIN201                   0x5B1

#define DIN202                   0x5C0
#define DIN203                   0x5C1
#define DIN204                   0x5C2

#define DIN205                   0x5C4
#define DIN206                   0x5C5
#define DIN207                   0x5C6

#define DIN208                   0x5C8
#define DIN209                   0x5C9
#define DIN210                   0x5Ca
//FE Main Det

#define  DET_CTRL                0x5E0
#define  DET_NOISE1              0x5E1
#define  DET_NOISE2              0x5E2
#define  DET_GAIN1               0x5E3
#define  DET_GAIN2               0x5E4
#define  DET_MODE                0x5E5
#define  DET_THBASE              0x5E6
#define  DET_THSTEP              0x5E7
#define  DET_LUT0                0x5E8
#define  DET_LUT1                0x5E9
#define  DET_LUT2                0x5Ea
#define  DET_LUT3                0x5Eb
#define  DET_LUT4                0x5Ec
#define  DET_LUT5                0x5Ed
#define  DET_LUT6                0x5Ee
#define  DET_LUT7                0x5Ef
#define  DET_LUT8                0x5F0
#define  DET_LUT9                0x5F1
#define  DET_LUTA                0x5F2
#define  DET_LUTB                0x5F3
#define  DET_LUTC                0x5F4
#define  DET_LUTD                0x5F5
#define  DET_LUTE                0x5F6
#define  DET_LUTF                0x5F7
#define  DET_LPFCTRL             0x5F8
#define  DET_LPFHS               0x5F9
#define  DET_LPFVS               0x5FA

// FE PIP
#define PIP0_OFFSET 0x600
#define PIP1_OFFSET 0x380 // need to find addr space

#define FE_P_STR_X_L  				0x00
#define FE_P_STR_X_H  				0x01
#define FE_P_STR_Y_L  				0x02
#define FE_P_STR_Y_H  				0x03
#define FE_P_END_X_L  				0x04
#define FE_P_END_X_H  				0x05
#define FE_P_END_Y_L  				0x06
#define FE_P_END_Y_H  				0x07
#define FE_P_VSAMP_L  				0x08
#define FE_P_VSAMP_H  				0x09
#define FE_P_C0_L  					0x0a
#define FE_P_C0_H  					0x0b
#define FE_P_C1_L  					0x0c
#define FE_P_C1_H  					0x0d
#define FE_P_C2_L  					0x0e
#define FE_P_C2_H  					0x0f
#define FE_P_C3_L  					0x10
#define FE_P_C3_H  					0x11
#define FE_P_C4_L  					0x12
#define FE_P_C4_H  					0x13
#define FE_P_C5_L  					0x14
#define FE_P_C5_H  					0x15
#define FE_P_C6_L  					0x16
#define FE_P_C6_H  					0x17
#define FE_P_C7_L  					0x18
#define FE_P_C7_H  					0x19
#define FE_P_C8_L  					0x1a
#define FE_P_C8_H  					0x1b
#define FE_P_A0_L  					0x1c
#define FE_P_A0_H  					0x1d
#define FE_P_A1_L  					0x1e
#define FE_P_A1_H  					0x1f
#define FE_P_A2_L  					0x20
#define FE_P_A2_H  					0x21
#define FE_P_CTRL1  				0x22
#define FE_P_YBL  					0x23
#define FE_P_CBL  					0x24
#define FE_P_SYNCREF  				0x25
#define FE_P_FIFO_CTRL  			0x26
#define FE_P_ASMON_CTRL  	 	 	0x27
#define FE_P_ASMON_TOL  			0x28
#define FE_P_ASMON_HTMO  	 	 	0x29
#define FE_P_ASMON_HMAT  	 	 	0x2a
#define FE_P_ASMON_HMISMAT          0x2b
#define FE_P_ASMON_VSMP        	    0x2c
#define FE_P_ASMON_VTMO        	    0x2d
#define FE_P_ASMON_VMAT        		0x2e
#define FE_P_ASMON_VMISMAT          0x2f
#define FE_P_SSMON_CTRL        		0x30
#define FE_P_SSMON_TOL        	    0x31
#define FE_P_SSMON_HTMO        		0x32
#define FE_P_SSMON_HMAT        		0x33
#define FE_P_SSMON_HMISMAT          0x34
#define FE_P_SSMON_VSAMP            0x35
#define FE_P_SSMON_VTMO        		0x36
#define FE_P_SSMON_VMAT        		0x37
#define FE_P_SSMON_VMISMAT          0x38
#define FE_P_CMON_CTRL        	    0x39
#define FE_P_CMON_TOL  	      	    0x3a
#define FE_P_CMON_TMO  	      	    0x3b
#define FE_P_CMON_MAT  	      	    0x3c
#define FE_P_CMON_MISMAT       		0x3d
#define FE_P_ASMON_STATUS           0x3e
#define FE_P_SSMON_STATUS           0x3f
#define FE_P_CMON_STATUS            0x40
#define FE_P_CMON_DV_L        	    0x42
#define FE_P_CMON_DV_H        	    0x43
#define FE_P_ASMON_HT_L        		0x44
#define FE_P_ASMON_HT_H        		0x45
#define FE_P_ASMON_HW_L        		0x46
#define FE_P_ASMON_HW_H        		0x47
#define FE_P_SSMON_HT_L        		0x48
#define FE_P_SSMON_HT_H        		0x49
#define FE_P_SSMON_HW_L        		0x4a
#define FE_P_SSMON_HW_H        		0x4b
#define FE_P_ASMON_VT_L        		0x4c
#define FE_P_ASMON_VT_H        		0x4d
#define FE_P_ASMON_VW_L        		0x4e
#define FE_P_ASMON_VW_H        		0x4f
#define FE_P_SSMON_VT_L        		0x50
#define FE_P_SSMON_VT_H        		0x51
#define FE_P_SSMON_VW_L        		0x52
#define FE_P_SSMON_VW_H        		0x53
#define FE_P_CMON_T_L  	      	    0x54
#define FE_P_CMON_T_H  	      	    0x55
#define FE_P_LRST_L  	      	    0x56
#define FE_P_LRST_H  	      	    0x57
#define FE_P_FRST  		      	    0x58
#define FE_P_TG_LOAD                0x59
#define FE_P_TG_DB_CTRL             0x5a
#define FE_P_DEL_BL_0               0x5c
#define FE_P_DEL_BL_1               0x5d
#define FE_P_DIT30                  0x5e
#define FE_P_CLKEN                  0x5F
#define FE_P_BTDEC_CTRL             0x60

// Front End - OSD
#define FE_OSD_CTRL_L  				0x680
#define FE_OSD_CTRL_H  				0x681
#define FE_OSD_C0_L  				0x682
#define FE_OSD_C0_H  				0x683
#define FE_OSD_C1_L  				0x684
#define FE_OSD_C1_H  				0x685
#define FE_OSD_C2_L  				0x686
#define FE_OSD_C2_H  				0x687
#define FE_OSD_C3_L  				0x688
#define FE_OSD_C3_H  				0x689
#define FE_OSD_C4_L  				0x68a
#define FE_OSD_C4_H  				0x68b
#define FE_OSD_C5_L  				0x68c
#define FE_OSD_C5_H  				0x68d
#define FE_OSD_C6_L  				0x68e
#define FE_OSD_C6_H  				0x68f
#define FE_OSD_C7_L  				0x690
#define FE_OSD_C7_H  				0x691
#define FE_OSD_C8_L  				0x692
#define FE_OSD_C8_H  				0x693
#define FE_OSD_A0_L  				0x694
#define FE_OSD_A0_H  				0x695
#define FE_OSD_A1_L  				0x696
#define FE_OSD_A1_H  				0x697
#define FE_OSD_A2_L  				0x698
#define FE_OSD_A2_H  				0x699
#define FE_OSD_STR_X_L  			0x69a
#define FE_OSD_STR_X_H  			0x69b
#define FE_OSD_STR_Y_L  			0x69c
#define FE_OSD_STR_Y_H  			0x69d
#define FE_OSD_END_X_L  			0x69e
#define FE_OSD_END_X_H  			0x69f
#define FE_OSD_END_Y_L  			0x6A0
#define FE_OSD_END_Y_H  			0x6A1
#define FE_OSD_VSAMP_L  			0x6A2
#define FE_OSD_VSAMP_H  			0x6A3
#define FE_OSD_LRST_L  				0x6A4
#define FE_OSD_LRST_H  				0x6A5
#define FE_OSD_ALPHA_1  			0x6A6
#define FE_OSD_ALPHA_2  			0x6A7
#define FE_OSD_ALPHA_3  			0x6A8
#define FE_OSD_YBLK  				0x6A9
#define FE_OSD_CBLK  				0x6Aa
#define FE_OSD_FIFO_CTRL  			0x6Ab
#define FE_OSD_FLD_CTRL  			0x6Ac
#define FE_OSD_FRST  				0x6Ad
#define FE_OSD_ASMON_CTRL  			0x6Ae
#define FE_OSD_ASMON_TOL  			0x6Af
#define FE_OSD_ASMON_HTMO  			0x6B0
#define FE_OSD_ASMON_HMAT  			0x6B1
#define FE_OSD_ASMON_HMISMAT        0x6B2
#define FE_OSD_ASMON_VSMP     	  	0x6B3
#define FE_OSD_ASMON_VTMO     	  	0x6B4
#define FE_OSD_ASMON_VMAT     	  	0x6B5
#define FE_OSD_ASMON_VMISMAT        0x6B6
#define FE_OSD_SSMON_CTRL     	  	0x6B7
#define FE_OSD_SSMON_TOL  	   	   	0x6B8
#define FE_OSD_SSMON_HTMO     	  	0x6B9
#define FE_OSD_SSMON_HMAT     	  	0x6Ba
#define FE_OSD_SSMON_HMISMAT        0x6Bb
#define FE_OSD_SSMON_VSAMP     	   	0x6Bc
#define FE_OSD_SSMON_VTMO     	  	0x6Bd
#define FE_OSD_SSMON_VMAT     	  	0x6Be
#define FE_OSD_SSMON_VMISMAT        0x6Bf
#define FE_OSD_CMON_CTRL  	   	   	0x6C0
#define FE_OSD_CMON_TOL     		0x6C1
#define FE_OSD_CMON_TMO  	   	   	0x6C2
#define FE_OSD_CMON_MAT     		0x6C3
#define FE_OSD_CMON_MISMAT     	   	0x6C4
#define FE_OSD_ASMON_STATUS         0x6C5
#define FE_OSD_SSMON_STATUS  	 	0x6C6
#define FE_OSD_CMON_STATUS     	   	0x6C7
#define FE_OSD_CMON_DV_L  	   	   	0x6C8
#define FE_OSD_CMON_DV_H     	 	0x6C9
#define FE_OSD_ASMON_HT_L     	  	0x6Ca
#define FE_OSD_ASMON_HT_H     	  	0x6Cb
#define FE_OSD_ASMON_HW_L     	  	0x6Cc
#define FE_OSD_ASMON_HW_H     	  	0x6Cd
#define FE_OSD_SSMON_HT_L     	  	0x6Ce
#define FE_OSD_SSMON_HT_H     	  	0x6Cf
#define FE_OSD_SSMON_HW_L     	  	0x6D0
#define FE_OSD_SSMON_HW_H     	  	0x6D1
#define FE_OSD_ASMON_VT_L     	  	0x6D2
#define FE_OSD_ASMON_VT_H     	  	0x6D3
#define FE_OSD_ASMON_VW_L     	  	0x6D4
#define FE_OSD_ASMON_VW_H     	  	0x6D5
#define FE_OSD_SSMON_VT_L     	  	0x6D6
#define FE_OSD_SSMON_VT_H     	  	0x6D7
#define FE_OSD_SSMON_VW_L     	  	0x6D8
#define FE_OSD_SSMON_VW_H     	  	0x6D9
#define FE_OSD_CMON_T_L      	 	0x6Da
#define FE_OSD_CMON_T_H     		0x6Db
#define FE_OSD_PIXEL_1     			0x6Dc
#define FE_OSD_PIXEL_2     			0x6Dd
#define FE_OSD_PIXEL_3     			0x6De
#define FE_OSD_DEL_BL_0             0x6E0
#define FE_OSD_DEL_BL_1             0x6E1
#define FE_OSD_BTDEC_CTRL           0x6E4

// FE Misc
#define PAT_HCNTL  					0x700
#define PAT_VCNTL  					0x701
#define PAT_HPITH  					0x702
#define PAT_VPITH  					0x703
#define PAT_LCOLHP  				0x704
#define PAT_LCOLVP  				0x705
#define PAT_LFSEED  				0x706
#define PAT_UCOLHP_0  				0x708
#define PAT_UCOLHP_1  				0x709
#define PAT_UCOLHP_2  				0x70a
#define PAT_UCOLVP_0  				0x70c
#define PAT_UCOLVP_1  				0x70d
#define PAT_UCOLVP_2  				0x70e
#define PAT_UFSEED_0  				0x710
#define PAT_UFSEED_1  				0x711
#define PAT_UFSEED_2  				0x712
#define PAT_IHRES_L  				0x714
#define PAT_IHRES_H  				0x715
#define PAT_IVRES_L  				0x716
#define PAT_IVRES_H  				0x717
#define PAT_IHTOT_L  				0x718
#define PAT_IHTOT_H  				0x719
#define PAT_IVTOT_L  				0x71a
#define PAT_IVTOT_H  				0x71b
#define PAT_IHSW_L   				0x71c
#define PAT_IHSW_H   				0x71d
#define PAT_IVSW_L   				0x71e
#define PAT_IVSW_H   				0x71f
#define PAT_IHST_L   				0x720
#define PAT_IHST_H   				0x721
#define PAT_IVST_L   				0x722
#define PAT_IVST_H   				0x723
#define PAT_UFSEED1_0            	0x724
#define PAT_UFSEED1_1            	0x725
#define PAT_UFSEED1_2            	0x726
#define PAT_LFSEED1              	0x728
#define PAT_MODE                 	0x729
#define PAT_RFF                  	0x72A


#define EOSD_TGMODE  				0x72F
#define EOSD_HTOT_L  				0x730
#define EOSD_HTOT_H  				0x731
#define EOSD_VTOT_L  				0x732
#define EOSD_VTOT_H  				0x733
#define EOSD_VSAMPX_L  				0x734
#define EOSD_VSAMPX_H  				0x735
#define EOSD_XINIT_L  				0x736
#define EOSD_XINIT_H  				0x737
#define EOSD_YINIT_L  				0x738
#define EOSD_YINIT_H  				0x739
#define EOSD_LOCK  					0x73a
#define EOSD_FTOT  					0x73b
#define EOSD_STRX_L  				0x73c
#define EOSD_STRX_H  				0x73d
#define EOSD_ENDX_L  				0x73e
#define EOSD_ENDX_H  				0x73f
#define EOSD_STRY_L  				0x740
#define EOSD_STRY_H  				0x741
#define EOSD_ENDY_L  				0x742
#define EOSD_ENDY_H  				0x743


#define FE_CH_SEL0   				0x749
#define FE_CH_SEL1   				0x74A
#define FE_CH_SEL2   				0x74B
#define FE_CH_STR_X_L  				0x74c
#define FE_CH_STR_X_H  				0x74d
#define FE_CH_STR_Y_L  				0x74e
#define FE_CH_STR_Y_H  				0x74f
#define FE_CH_END_X_L  				0x750
#define FE_CH_END_X_H  				0x751
#define FE_CH_END_Y_L  				0x752
#define FE_CH_END_Y_H  				0x753
#define FE_CH_VSAMP_L  				0x754
#define FE_CH_VSAMP_H  				0x755
#define FE_CH_CTRL1  				0x756
#define FE_CH_TG_LOAD  				0x757
#define FE_CH_TG_DB_CTRL         	0x758
#define FE_CCIR0_CTRL  				0x759
#define FE_CCIR1_CTRL  				0x75A
#define FE_CCIR2_CTRL  				0x75B
#define FE_CCIR3_CTRL  				0x75C
#define FE_CCIR4_CTRL  				0x75D
#define FE_FL_IFS_SELECT  	  	  	0x75E



// Data Instrumentation
#define FE_DI_CTRL  				0x760
#define FE_DI_STATUS  				0x761
#define FE_DI_STHRS  				0x762
#define FE_DI_ETHRS  				0x763
#define FE_DI_WINX0_L   			0x764
#define FE_DI_WINX0_H   			0x765
#define FE_DI_WINY0_L   			0x766
#define FE_DI_WINY0_H   			0x767
#define FE_DI_WINX1_L   			0x768
#define FE_DI_WINX1_H   			0x769
#define FE_DI_WINY1_L   			0x76a
#define FE_DI_WINY1_H   			0x76b
#define FE_DI_FBX0_L  				0x76c
#define FE_DI_FBX0_H  				0x76d
#define FE_DI_FBY0_L  				0x76e
#define FE_DI_FBY0_H  				0x76f
#define FE_DI_FBX1_L  				0x770
#define FE_DI_FBX1_H  				0x771
#define FE_DI_FBY1_L  				0x772
#define FE_DI_FBY1_H  				0x773
#define FE_DI_VSAMP_L  				0x774
#define FE_DI_VSAMP_H  				0x775
#define FE_DI_PR0  					0x776
#define FE_DI_PG0  					0x777
#define FE_DI_PB0  					0x778
#define FE_DI_PR1  					0x779
#define FE_DI_PG1  					0x77a
#define FE_DI_PB1  					0x77b
#define FE_DI_CUMR0  				0x77c
#define FE_DI_CUMR1  				0x77d
#define FE_DI_CUMR2  				0x77e
#define FE_DI_CUMG0  				0x780
#define FE_DI_CUMG1  				0x781
#define FE_DI_CUMG2  				0x782
#define FE_DI_CUMB0  				0x784
#define FE_DI_CUMB1  				0x785
#define FE_DI_CUMB2  				0x786
#define FE_DI_MEDG_R  				0x788
#define FE_DI_MEDG_G  				0x789
#define FE_DI_MEDG_B  				0x78a
#define FE_DI_MEDG_RX_L  			0x78c
#define FE_DI_MEDG_RX_H  			0x78d
#define FE_DI_MEDG_GX_L  			0x78e
#define FE_DI_MEDG_GX_H  			0x78f
#define FE_DI_MEDG_BX_L  			0x790
#define FE_DI_MEDG_BX_H  			0x791
#define FE_DI_MEDG_RY_L  			0x792
#define FE_DI_MEDG_RY_H  			0x793
#define FE_DI_MEDG_GY_L  			0x794
#define FE_DI_MEDG_GY_H  			0x795
#define FE_DI_MEDG_BY_L  			0x796
#define FE_DI_MEDG_BY_H  			0x797

#define FE_DI_ASMON_CTRL  			0x798
#define FE_DI_ASMON_TOL  			0x799
#define FE_DI_ASMON_HTMO  			0x79a
#define FE_DI_ASMON_HMAT  			0x79b
#define FE_DI_ASMON_HMISMAT  	  	0x79c
#define FE_DI_ASMON_VSMP  			0x79d
#define FE_DI_ASMON_VTMO  			0x79e
#define FE_DI_ASMON_VMAT  			0x79f
#define FE_DI_ASMON_VMISMAT  	  	0x7A0
#define FE_DI_SSMON_CTRL  			0x7A1
#define FE_DI_SSMON_TOL  			0x7A2
#define FE_DI_SSMON_HTMO  			0x7A3
#define FE_DI_SSMON_HMAT  			0x7A4
#define FE_DI_SSMON_HMISMAT  	  	0x7A5
#define FE_DI_SSMON_VSAMP  		    0x7A6
#define FE_DI_SSMON_VTMO  			0x7A7
#define FE_DI_SSMON_VMAT  			0x7A8
#define FE_DI_SSMON_VMISMAT  	  	0x7A9
#define FE_DI_CMON_CTRL  			0x7Aa
#define FE_DI_CMON_TOL  			0x7Ab
#define FE_DI_CMON_TMO  			0x7Ac
#define FE_DI_CMON_MAT  			0x7Ad
#define FE_DI_CMON_MISMAT  		    0x7Ae
#define FE_DI_ASMON_STATUS  	 	0x7Af
#define FE_DI_SSMON_STATUS  	 	0x7B0
#define FE_DI_CMON_STATUS  		    0x7B1
#define FE_DI_CMON_DV_L  			0x7B2
#define FE_DI_CMON_DV_H  			0x7B3
#define FE_DI_ASMON_HT_L   			0x7B4
#define FE_DI_ASMON_HT_H   			0x7B5
#define FE_DI_ASMON_HW_L   			0x7B6
#define FE_DI_ASMON_HW_H   			0x7B7
#define FE_DI_SSMON_HT_L   			0x7B8
#define FE_DI_SSMON_HT_H   			0x7B9
#define FE_DI_SSMON_HW_L   			0x7Ba
#define FE_DI_SSMON_HW_H   			0x7Bb
#define FE_DI_ASMON_VT_L   			0x7Bc
#define FE_DI_ASMON_VT_H   			0x7Bd
#define FE_DI_ASMON_VW_L   			0x7Be
#define FE_DI_ASMON_VW_H   			0x7Bf
#define FE_DI_SSMON_VT_L   			0x7C0
#define FE_DI_SSMON_VT_H   			0x7C1
#define FE_DI_SSMON_VW_L   			0x7C2
#define FE_DI_SSMON_VW_H   			0x7C3
#define FE_DI_CMON_T_L  			0x7C4
#define FE_DI_CMON_T_H  			0x7C5

#define FE_DI_CUM_GTH_0             0x7C8
#define FE_DI_CUM_GTH_1             0x7C9
#define FE_DI_CUM_GTH_2             0x7Ca
#define FE_DI_LBOX_STR_0            0x7Cc
#define FE_DI_LBOX_STR_1            0x7Cd
#define FE_DI_LBOX_END_0            0x7Ce
#define FE_DI_LBOX_END_1            0x7Cf
#define FE_DI_DIT30                 0x7D0

#define  FE_CH0_SEL_OUT             0x7D1
#define  FE_CH0_SEL30               0x7D2
#define  FE_CH0_SEL24               0x7D3
#define  FE_CH0_SEL20               0x7D4
#define  FE_CH0_SEL16               0x7D5
#define  FE_CH0_SEL8                0x7D6

#define  FE_CH1_SEL_OUT             0x7D7
#define  FE_CH1_SEL30               0x7D8
#define  FE_CH1_SEL24               0x7D9
#define  FE_CH1_SEL20               0x7DA
#define  FE_CH1_SEL16               0x7DB
#define  FE_CH1_SEL8                0x7DC

#define  FE_CH2_SEL_OUT             0x7DD
#define  FE_CH2_SEL30               0x7DE
#define  FE_CH2_SEL24               0x7DF
#define  FE_CH2_SEL20               0x7E0
#define  FE_CH2_SEL16               0x7e1
#define  FE_CH2_SEL8                0x7e2

#define  FE_CH3_SEL_OUT             0x7E3
#define  FE_CH3_SEL30               0x7E4
#define  FE_CH3_SEL24               0x7E5
#define  FE_CH3_SEL20               0x7e6
#define  FE_CH3_SEL16               0x7e7
#define  FE_CH3_SEL8                0x7e8

#define FE_SD_BYP_SEL_OUT           0x7E9
#define FE_SD_BYP_SEL30             0x7EA
#define FE_SD_BYP_SEL24             0x7EB
#define FE_SD_BYP_SEL20             0x7EC
#define FE_SD_BYP_SEL16             0x7ED
#define FE_SD_BYP_SEL8              0x7EE
#define SD_BYPSEL_OUT               0x7EF

#define IP_FRMT_DT30                0x7F0
#define PAT_30_24_SEL               0x7F1
#define FE_DI_BTDEC_CTRL            0x7F2

// Scalar FRC
//#define MAIN_FRC_OFFSET				0x800
//#define PIP_FRC_OFFSET  			0x900
//#define AUX_FRC_OFFSET  			0xA00

// Scalar FRC
#define FRC_FE_SW                  0x0CFD
#define FRC_BE_SW_L                0x0CFE
#define FRC_BE_SW_H                0x0CFF
#define FRC_BE_SW1_L               0x0CFA
#define FRC_BE_SW1_H               0x0CFB
#define FRC_BE_SW2                 0x0CFC

#define FRC0_OFFSET				   0x0800
#define FRC1_OFFSET  			   0x0900
#define FRC2_OFFSET  			   0x0A00
#define FRC3_OFFSET  			   0x0B00
#define FRC4_OFFSET  			   0x0C00
//#define FRC5_OFFSET  			   0x0CD0

#define FRC_CLNT_CTRL     	  	   0x00
#define FRC_CTRL    	 	       0x01
#define FRC_CTRL0  			 	   0x02
#define FRC_CTRL1  			 	   0x03
#define FRC_CTRL2  			 	   0x04
#define FRC_DLY_FRST_DE		 	   0x05
#define FRC_DLY_DE_LRST		 	   0x06
#define FRC_DLY_LRST_DE		 	   0x07
#define FRC_SDRAM0_SADDR0   	   0x08
#define FRC_SDRAM0_SADDR1   	   0x09
#define FRC_SDRAM0_SADDR2   	   0x0a
#define FRC_SDRAM0_SADDR3   	   0x0b
#define FRC_SDRAM1_SADDR0   	   0x0c
#define FRC_SDRAM1_SADDR1   	   0x0d
#define FRC_SDRAM1_SADDR2   	   0x0e
#define FRC_SDRAM1_SADDR3   	   0x0f
#define FRC_SDRAM2_SADDR0   	   0x10
#define FRC_SDRAM2_SADDR1   	   0x11
#define FRC_SDRAM2_SADDR2   	   0x12
#define FRC_SDRAM2_SADDR3   	   0x13
#define FRC_SDRAM0_EADDR0   	   0x14
#define FRC_SDRAM0_EADDR1   	   0x15
#define FRC_SDRAM0_EADDR2   	   0x16
#define FRC_SDRAM0_EADDR3   	   0x17
#define FRC_SDRAM1_EADDR0   	   0x18
#define FRC_SDRAM1_EADDR1   	   0x19
#define FRC_SDRAM1_EADDR2   	   0x1a
#define FRC_SDRAM1_EADDR3   	   0x1b
#define FRC_SDRAM2_EADDR0   	   0x1c
#define FRC_SDRAM2_EADDR1   	   0x1d
#define FRC_SDRAM2_EADDR2   	   0x1e
#define FRC_SDRAM2_EADDR3   	   0x1f
#define FRC_SDRAM_MOS_LOFF0   	   0x20
#define FRC_SDRAM_MOS_LOFF1   	   0x21
#define FRC_SDRAM_MOS_LOFF2   	   0x22
#define FRC_BEHRES_L  		 	   0x24
#define FRC_BEHRES_H  		 	   0x25
#define FRC_BEVRES_L  		 	   0x26
#define FRC_BEVRES_H  		 	   0x27
#define FRC_FEVRES_L  		 	   0x28
#define FRC_FEVRES_H  		 	   0x29
#define FRC_SCLCLK_CTRL  	 	   0x2a
#define MISC_INPUT_MUX             0x2c  // Need to check

#define SCL_IVRES_0              0x60
#define SCL_IVRES_1              0x61
#define SCL_IHRES_0              0x62
#define SCL_IHRES_1              0x63
#define SCL_OVRES_0              0x64
#define SCL_OVRES_1              0x65
#define SCL_OHRES_0              0x66
#define SCL_OHRES_1              0x67
#define SCL_MEMSIZE_0            0x68
#define SCL_MEMSIZE_1            0x69
#define SCL_VRATIO_0             0x6c
#define SCL_VRATIO_1             0x6d
#define SCL_VRATIO_2             0x6e
#define SCL_HRATIO_0             0x70
#define SCL_HRATIO_1             0x71
#define SCL_HRATIO_2             0x72
#define SCL_VWRAP_0              0x74
#define SCL_VWRAP_1              0x75
#define SCL_VINITPH_EVEN         0x76
#define SCL_VINITPH_ODD          0x77
#define SCL_HINITPH              0x78
#define SCL_VCTRL_0              0x79
#define SCL_HCTRL_0              0x7a
#define SCL_CTRL_0               0x7b
#define SCL_NUMTAPS              0x7c
#define SCL_HTAP_OFFSET          0x7d
#define SCL_VTAP_OFFSET          0x7e
#define SCL_STALL                0x7f
#define SCL_INIT_RATIO_0         0x80
#define SCL_INIT_RATIO_1         0x81
#define SCL_INIT_RATIO_2         0x82
#define SCL_INC_RATIO_0          0x84
#define SCL_INC_RATIO_1          0x85
#define SCL_INC_RATIO_2          0x86
#define SCL_NLCRES_0             0x88
#define SCL_NLCRES_1             0x89

#define SCL_COEFF0_L             0x8a
#define SCL_COEFF0_H             0x8b
#define SCL_COEFF1_L             0x8c
#define SCL_COEFF1_H             0x8d
#define SCL_COEFF2_L             0x8e
#define SCL_COEFF2_H             0x8f
#define SCL_COEFF3_L             0x90
#define SCL_COEFF3_H             0x91
#define SCL_COEFF4_L             0x92
#define SCL_COEFF4_H             0x93
#define SCL_COEFF5_L             0x94
#define SCL_COEFF5_H             0x95
#define SCL_COEFF6_L             0x96
#define SCL_COEFF6_H             0x97
#define SCL_COEFF7_L             0x98
#define SCL_COEFF7_H             0x99
#define SCL_COEFF8_L             0x9a
#define SCL_COEFF8_H             0x9b
#define SCL_COEFF9_L             0x9c
#define SCL_COEFF9_H             0x9d
#define SCL_COEFF10_L            0x9e
#define SCL_COEFF10_H            0x9f
#define SCL_COEFF11_L            0xA0
#define SCL_COEFF11_H            0xA1
#define SCL_COEFF_CTRL           0xA2
#define SCL_COEFF_LOAD           0xA3
#define SCL_MEMCTRL              0xA5

#define SCL_C0_L  				 0xA6
#define SCL_C0_H  				 0xA7
#define SCL_C1_L  				 0xA8
#define SCL_C1_H  				 0xA9
#define SCL_C2_L  				 0xAA
#define SCL_C2_H  				 0xAB
#define SCL_C3_L  				 0xAC
#define SCL_C3_H  				 0xAD
#define SCL_C4_L  				 0xAE
#define SCL_C4_H  				 0xAF
#define SCL_C5_L  				 0xB0
#define SCL_C5_H  				 0xB1
#define SCL_C6_L  				 0xB2
#define SCL_C6_H  				 0xB3
#define SCL_C7_L  				 0xB4
#define SCL_C7_H  				 0xB5
#define SCL_C8_L  				 0xB6
#define SCL_C8_H  				 0xB7
#define SCL_A0_L  				 0xB8
#define SCL_A0_H  				 0xB9
#define SCL_A1_L  				 0xBA
#define SCL_A1_H  				 0xBB
#define SCL_A2_L  				 0xBC
#define SCL_A2_H  				 0xBD

#define SCL_ALPH_CTRL            0xBE
#define SCL_ALPH0                0xBF
#define SCL_ALPH1                0xC0
#define SCL_ALPH2                0xC1
#define SCL_ALPH3                0xC2
#define SCL_ALPH4                0xC3



// SDRAM Interface
#define SDRAM_BASE               0xD00
#define SDR_TCL                  SDRAM_BASE+0
#define SDR_TXP                  SDRAM_BASE+1
#define SDR_TRP           			SDRAM_BASE+2
#define SDR_TMRD          			SDRAM_BASE+3
#define SDR_TRCD          			SDRAM_BASE+4
#define SDR_TRRD          			SDRAM_BASE+5
#define SDR_TWR           			SDRAM_BASE+6
#define SDR_TWL           			SDRAM_BASE+7
#define SDR_TXSRD         			SDRAM_BASE+8
#define SDR_TRFC          			SDRAM_BASE+9
#define SDR_TNOP_WAIT     			SDRAM_BASE+10
#define SDR_TFAW          			SDRAM_BASE+11
#define SDR_TWTR          			SDRAM_BASE+12
#define SDR_TRAS_MIN      			SDRAM_BASE+13
#define SDR_TRC           			SDRAM_BASE+14
#define SDR_PRECH_BITSEL			SDRAM_BASE+15
#define SDR_TERM_CNT      			SDRAM_BASE+16
#define SDR_MISC_CNTRL  			SDRAM_BASE+17
#define SDR_ODT_CNTRL     			SDRAM_BASE+18
#define SDR_SW_CTRL       			SDRAM_BASE+19
#define SDR_MRS_0         			SDRAM_BASE+20
#define SDR_MRS_1         			SDRAM_BASE+21
#define SDR_EMRS_0        			SDRAM_BASE+22
#define SDR_EMRS_1        			SDRAM_BASE+23
#define SDR_EMRS2_0       			SDRAM_BASE+24
#define SDR_EMRS2_1       			SDRAM_BASE+25
#define SDR_EMRS3_0       			SDRAM_BASE+26
#define SDR_EMRS3_1       			SDRAM_BASE+27
#define SDR_TRAS_MAX_0    			SDRAM_BASE+28
#define SDR_TRAS_MAX_1    			SDRAM_BASE+29
#define SDR_PORT_CNFG_0   			SDRAM_BASE+30
#define SDR_PORT_CNFG_1   			SDRAM_BASE+31
#define SDR_RFRSH_PRD_REG0			SDRAM_BASE+32
#define SDR_RFRSH_PRD_REG1			SDRAM_BASE+33
#define SDR_READ_TEST     			SDRAM_BASE+34
#define SDR_WRITE_TEST    			SDRAM_BASE+35
#define SDR_TEST_RDATA    			SDRAM_BASE+36

// Burst length registers

#define SDR_CLNT0_BL        		SDRAM_BASE+37
#define SDR_CLNT1_BL         		SDRAM_BASE+38
#define SDR_CLNT2_BL       		SDRAM_BASE+39
#define SDR_CLNT3_BL       		SDRAM_BASE+40
#define SDR_CLNT4_BL       		SDRAM_BASE+41
#define SDR_CLNT5_BL       		SDRAM_BASE+42
#define SDR_CLNT6_BL        		SDRAM_BASE+43
#define SDR_CLNT7_BL 				SDRAM_BASE+44
#define SDR_CLNT8_BL 				SDRAM_BASE+45
#define SDR_CLNT9_BL 				SDRAM_BASE+46
#define SDR_CLNT10_BL 				SDRAM_BASE+47
#define SDR_CLNT11_BL 				SDRAM_BASE+48
#define SDR_CLNT12_BL 				SDRAM_BASE+49
#define SDR_CLNT13_BL  				SDRAM_BASE+50
#define SDR_CLNT14_BL  				SDRAM_BASE+51
#define SDR_CLNT15_BL  				SDRAM_BASE+52
#define SDR_CLNT16_BL  				SDRAM_BASE+53
#define SDR_CLNT17_BL  				SDRAM_BASE+54
#define SDR_CLNT18_BL  				SDRAM_BASE+55
#define SDR_CLNT19_BL  				SDRAM_BASE+56
#define SDR_CLNT20_BL  				SDRAM_BASE+57
#define SDR_CLNT21_BL 				SDRAM_BASE+58
#define SDR_CLNT22_BL 				SDRAM_BASE+59
#define SDR_CLNT23_BL  				SDRAM_BASE+60
#define SDR_CLNT24_BL  				SDRAM_BASE+61
#define SDR_CLNT25_BL  				SDRAM_BASE+62
#define SDR_CLNT26_BL  				SDRAM_BASE+63
#define SDR_CLNT27_BL  				SDRAM_BASE+64
#define SDR_CLNT28_BL  				SDRAM_BASE+65
#define SDR_CLNT29_BL  				SDRAM_BASE+66
#define SDR_CLNT30_BL  				SDRAM_BASE+67
#define SDR_CLNT31_BL  				SDRAM_BASE+68
#define SDR_CLNT32_BL  				SDRAM_BASE+69
#define SDR_CLNT33_BL  				SDRAM_BASE+70

#define SDR_REQ_MON0_0 				SDRAM_BASE+72
#define SDR_REQ_MON0_1 				SDRAM_BASE+73
#define SDR_REQ_MON1_0 				SDRAM_BASE+74
#define SDR_REQ_MON1_1 				SDRAM_BASE+75
#define SDR_REQ_MON2_0 				SDRAM_BASE+76
#define SDR_REQ_MON2_1 				SDRAM_BASE+77
#define SDR_REQ_MON3_0 				SDRAM_BASE+78
#define SDR_REQ_MON3_1 				SDRAM_BASE+79
#define SDR_REQ_MON4_0 				SDRAM_BASE+80
#define SDR_REQ_MON4_1 				SDRAM_BASE+81
#define SDR_REQ_MON5_0 				SDRAM_BASE+82
#define SDR_REQ_MON5_1 				SDRAM_BASE+83
#define SDR_REQ_MON6_0 				SDRAM_BASE+84
#define SDR_REQ_MON6_1 				SDRAM_BASE+85
#define SDR_REQ_MON7_0 				SDRAM_BASE+86
#define SDR_REQ_MON7_1 				SDRAM_BASE+87
#define SDR_REQ_MON8_0 				SDRAM_BASE+88
#define SDR_REQ_MON8_1 				SDRAM_BASE+89
#define SDR_REQ_MON9_0 				SDRAM_BASE+90
#define SDR_REQ_MON9_1 				SDRAM_BASE+91
#define SDR_REQ_MON10_0				SDRAM_BASE+92
#define SDR_REQ_MON10_1				SDRAM_BASE+93
#define SDR_REQ_MON11_0				SDRAM_BASE+94
#define SDR_REQ_MON11_1				SDRAM_BASE+95
#define SDR_REQ_MON12_0				SDRAM_BASE+96
#define SDR_REQ_MON12_1				SDRAM_BASE+97
#define SDR_REQ_MON13_0				SDRAM_BASE+98
#define SDR_REQ_MON13_1				SDRAM_BASE+99
#define SDR_REQ_MON14_0				SDRAM_BASE+100
#define SDR_REQ_MON14_1				SDRAM_BASE+101
#define SDR_REQ_MON15_0				SDRAM_BASE+102
#define SDR_REQ_MON15_1				SDRAM_BASE+103
#define SDR_REQ_MON16_0				SDRAM_BASE+104
#define SDR_REQ_MON16_1				SDRAM_BASE+105
#define SDR_REQ_MON17_0				SDRAM_BASE+106
#define SDR_REQ_MON17_1				SDRAM_BASE+107
#define SDR_REQ_MON18_0				SDRAM_BASE+108
#define SDR_REQ_MON18_1				SDRAM_BASE+109
#define SDR_REQ_MON19_0				SDRAM_BASE+110
#define SDR_REQ_MON19_1				SDRAM_BASE+111
#define SDR_REQ_MON20_0				SDRAM_BASE+112
#define SDR_REQ_MON20_1				SDRAM_BASE+113
#define SDR_REQ_MON21_0				SDRAM_BASE+114
#define SDR_REQ_MON21_1				SDRAM_BASE+115
#define SDR_REQ_MON22_0				SDRAM_BASE+116
#define SDR_REQ_MON22_1				SDRAM_BASE+117
#define SDR_REQ_MON23_0				SDRAM_BASE+118
#define SDR_REQ_MON23_1				SDRAM_BASE+119
#define SDR_REQ_MON24_0				SDRAM_BASE+120
#define SDR_REQ_MON24_1				SDRAM_BASE+121
#define SDR_REQ_MON25_0				SDRAM_BASE+122
#define SDR_REQ_MON25_1				SDRAM_BASE+123
#define SDR_REQ_MON26_0				SDRAM_BASE+124
#define SDR_REQ_MON26_1				SDRAM_BASE+125
#define SDR_REQ_MON27_0				SDRAM_BASE+126
#define SDR_REQ_MON27_1				SDRAM_BASE+127
#define SDR_REQ_MON28_0				SDRAM_BASE+128
#define SDR_REQ_MON28_1				SDRAM_BASE+129
#define SDR_REQ_MON29_0				SDRAM_BASE+130
#define SDR_REQ_MON29_1				SDRAM_BASE+131
#define SDR_REQ_MON30_0				SDRAM_BASE+132
#define SDR_REQ_MON30_1				SDRAM_BASE+133
#define SDR_REQ_MON31_0				SDRAM_BASE+134
#define SDR_REQ_MON31_1				SDRAM_BASE+135
#define SDR_REQ_MON32_0				SDRAM_BASE+136
#define SDR_REQ_MON32_1				SDRAM_BASE+137
#define SDR_REQ_MON33_0				SDRAM_BASE+138
#define SDR_REQ_MON33_1				SDRAM_BASE+139
#define SDR_REQ_MON34_0				SDRAM_BASE+140
#define SDR_REQ_MON34_1				SDRAM_BASE+141
#define SDR_REQ_MON35_0				SDRAM_BASE+142
#define SDR_REQ_MON35_1				SDRAM_BASE+143
#define SDR_REQ_MON36_0				SDRAM_BASE+144
#define SDR_REQ_MON36_1				SDRAM_BASE+145
#define SDR_REQ_MON37_0				SDRAM_BASE+146
#define SDR_REQ_MON37_1				SDRAM_BASE+147

#define SDR_CLNT_MEM_PWDN_0		SDRAM_BASE+148
#define SDR_CLNT_MEM_PWDN_1		SDRAM_BASE+149
#define SDR_CLNT_MEM_PWDN_2		SDRAM_BASE+150
#define SDR_CLNT_MEM_PWDN_3		SDRAM_BASE+151
#define SDR_CLNT_MEM_PWDN_4		SDRAM_BASE+152

#define SDR_CLNT_MEM_CNTL 			SDRAM_BASE+153

#define SDR_OVUN_STAT_CLR_0		SDRAM_BASE+156
#define SDR_OVUN_STAT_CLR_1		SDRAM_BASE+157
#define SDR_OVUN_STAT_CLR_2		SDRAM_BASE+158
#define SDR_OVUN_STAT_CLR_3		SDRAM_BASE+159
#define SDR_OVUN_STAT_CLR_4		SDRAM_BASE+160

#define SDR_OVUN_STAT_0				SDRAM_BASE+164
#define SDR_OVUN_STAT_1				SDRAM_BASE+165
#define SDR_OVUN_STAT_2				SDRAM_BASE+166
#define SDR_OVUN_STAT_3				SDRAM_BASE+167
#define SDR_OVUN_STAT_4				SDRAM_BASE+168

#define SDR_ARB_PRIORITY			SDRAM_BASE+169
#define SDR_CACHE_ST_ADDR_0		SDRAM_BASE+172
#define SDR_CACHE_ST_ADDR_1		SDRAM_BASE+173
#define SDR_CACHE_ST_ADDR_2		SDRAM_BASE+174
#define SDR_CACHE_ST_ADDR_3		SDRAM_BASE+175
#define SDR_CACHE_END_ADDR_0		SDRAM_BASE+176
#define SDR_CACHE_END_ADDR_1		SDRAM_BASE+177
#define SDR_CACHE_END_ADDR_2		SDRAM_BASE+178
#define SDR_CACHE_END_ADDR_3		SDRAM_BASE+179


#define SDR_VP_STRFBUF0          SDRAM_BASE+180
#define SDR_VP_STRFBUF1          SDRAM_BASE+181
#define SDR_VP_STRFBUF2          SDRAM_BASE+182
#define SDR_VP_STRFBUF3          SDRAM_BASE+183
#define SDR_VP_ENDFBUF0          SDRAM_BASE+184
#define SDR_VP_ENDFBUF1          SDRAM_BASE+185
#define SDR_VP_ENDFBUF2          SDRAM_BASE+186
#define SDR_VP_ENDFBUF3          SDRAM_BASE+187
#define SDR_I2S0_STRFBUF0        SDRAM_BASE+188
#define SDR_I2S0_STRFBUF1        SDRAM_BASE+189
#define SDR_I2S0_STRFBUF2        SDRAM_BASE+190
#define SDR_I2S0_STRFBUF3        SDRAM_BASE+191
#define SDR_I2S0_ENDFBUF0        SDRAM_BASE+192
#define SDR_I2S0_ENDFBUF1        SDRAM_BASE+193
#define SDR_I2S0_ENDFBUF2        SDRAM_BASE+194
#define SDR_I2S0_ENDFBUF3        SDRAM_BASE+195
#define SDR_I2S1_STRFBUF0        SDRAM_BASE+196
#define SDR_I2S1_STRFBUF1        SDRAM_BASE+197
#define SDR_I2S1_STRFBUF2        SDRAM_BASE+198
#define SDR_I2S1_STRFBUF3        SDRAM_BASE+199
#define SDR_I2S1_ENDFBUF0        SDRAM_BASE+200
#define SDR_I2S1_ENDFBUF1        SDRAM_BASE+201
#define SDR_I2S1_ENDFBUF2        SDRAM_BASE+202
#define SDR_I2S1_ENDFBUF3        SDRAM_BASE+203
#define SDR_PDWN_0               SDRAM_BASE+204
#define SDR_PDWN_1               SDRAM_BASE+205
#define SDR_PDWN_2               SDRAM_BASE+206
#define SDR_PDWN_3               SDRAM_BASE+207
#define SDR_RTC                  SDRAM_BASE+208
#define SDR_WTC                  SDRAM_BASE+209

// ------------------------------------

#define SDR_PHY_BASE               0xE00
#define DS_PHY_ZPDRV_0    					SDR_PHY_BASE+0
#define DS_PHY_ZPDRV_1     				SDR_PHY_BASE+1
#define DS_PHY_ZPDRV_2    					SDR_PHY_BASE+2
#define DS_PHY_ZPDRV_3     				SDR_PHY_BASE+3
#define DS_PHY_ZNDRV_0     	 			SDR_PHY_BASE+4
#define DS_PHY_ZNDRV_1     	 			SDR_PHY_BASE+5
#define DS_PHY_ZNDRV_2     	 			SDR_PHY_BASE+6
#define DS_PHY_ZNDRV_3     	 			SDR_PHY_BASE+7
#define DS_PHY_ZPTRM_0     	 			SDR_PHY_BASE+8
#define DS_PHY_ZPTRM_1     	 			SDR_PHY_BASE+9
#define DS_PHY_ZPTRM_2     	 			SDR_PHY_BASE+10
#define DS_PHY_ZPTRM_3     	 			SDR_PHY_BASE+11
#define DS_PHY_ZNTRM_0     	 			SDR_PHY_BASE+12
#define DS_PHY_ZNTRM_1     	 			SDR_PHY_BASE+13
#define DS_PHY_ZNTRM_2     	 			SDR_PHY_BASE+14
#define DS_PHY_ZNTRM_3     	 			SDR_PHY_BASE+15
#define DS_PHY_WCK_DQ_DLY_0   			SDR_PHY_BASE+16
#define DS_PHY_WCK_DQ_DLY_1   			SDR_PHY_BASE+17
#define DS_PHY_WCK_DQ_DLY_2   			SDR_PHY_BASE+18
#define DS_PHY_WCK_DQ_DLY_3   			SDR_PHY_BASE+19
#define DS_PHY_WCK_DQS_DLY_0  			SDR_PHY_BASE+20
#define DS_PHY_WCK_DQS_DLY_1  			SDR_PHY_BASE+21
#define DS_PHY_WCK_DQS_DLY_2  			SDR_PHY_BASE+22
#define DS_PHY_WCK_DQS_DLY_3  			SDR_PHY_BASE+23
#define DS_PHY_ZD_0     		 			SDR_PHY_BASE+24
#define DS_PHY_ZD_1     		 			SDR_PHY_BASE+25
#define DS_PHY_ZD_2     		 			SDR_PHY_BASE+26
#define DS_PHY_ZD_3     		 			SDR_PHY_BASE+27
#define DS_PHY_MODE_0     	 				SDR_PHY_BASE+28
#define DS_PHY_MODE_1     	 				SDR_PHY_BASE+29
#define DS_PHY_MODE_2     	 				SDR_PHY_BASE+30
#define DS_PHY_MODE_3     	 				SDR_PHY_BASE+31
#define DS_PHY_MC_DQ_PD_0		 			SDR_PHY_BASE+32
#define DS_PHY_MC_DQ_PD_1		 			SDR_PHY_BASE+33
#define DS_PHY_MC_DQ_PD_2		 			SDR_PHY_BASE+34
#define DS_PHY_MC_DQ_PD_3		 			SDR_PHY_BASE+35
#define DS_PHY_MC_DQS_PD_0	 				SDR_PHY_BASE+36
#define DS_PHY_MC_DQS_PD_1	 				SDR_PHY_BASE+37
#define DS_PHY_MC_DQS_PD_2	 				SDR_PHY_BASE+38
#define DS_PHY_MC_DQS_PD_3	 				SDR_PHY_BASE+39
#define DS_PHY_MC_DQSN_PD_0	 			SDR_PHY_BASE+40
#define DS_PHY_MC_DQSN_PD_1	 			SDR_PHY_BASE+41
#define DS_PHY_MC_DQSN_PD_2	 			SDR_PHY_BASE+42
#define DS_PHY_MC_DQSN_PD_3	 			SDR_PHY_BASE+43
#define DS_PHY_0_DLL_BYPASS_EN  			SDR_PHY_BASE+44
#define DS_PHY_0_DLL_RST 					SDR_PHY_BASE+45
#define DS_PHY_0_DLL_TEST_EN				SDR_PHY_BASE+46
#define DS_PHY_0_DLL_PHSEL					SDR_PHY_BASE+47
#define DS_PHY_0_MC_DQ_RCVTYPE			SDR_PHY_BASE+48
#define DS_PHY_0_MC_QS_RCVTYPE			SDR_PHY_BASE+49
#define DS_PHY_0_MC_RCVEN					SDR_PHY_BASE+50
#define DS_PHY_0_MC_RCVEP					SDR_PHY_BASE+51
#define DS_PHY_0_DQ_VREF_SEL				SDR_PHY_BASE+52
#define DS_PHY_0_QS_VREF_SEL				SDR_PHY_BASE+53
#define DS_PHY_0_DLL_DELAY_TEST_0		SDR_PHY_BASE+54
#define DS_PHY_0_DLL_DELAY_TEST_1		SDR_PHY_BASE+55
#define DS_PHY_1_DLL_BYPASS_EN  			SDR_PHY_BASE+56
#define DS_PHY_1_DLL_RST 					SDR_PHY_BASE+57
#define DS_PHY_1_DLL_TEST_EN				SDR_PHY_BASE+58
#define DS_PHY_1_DLL_PHSEL					SDR_PHY_BASE+59
#define DS_PHY_1_MC_DQ_RCVTYPE			SDR_PHY_BASE+60
#define DS_PHY_1_MC_QS_RCVTYPE			SDR_PHY_BASE+61
#define DS_PHY_1_MC_RCVEN					SDR_PHY_BASE+62
#define DS_PHY_1_MC_RCVEP					SDR_PHY_BASE+63
#define DS_PHY_1_DQ_VREF_SEL				SDR_PHY_BASE+64
#define DS_PHY_1_QS_VREF_SEL				SDR_PHY_BASE+65
#define DS_PHY_1_DLL_DELAY_TEST_0		SDR_PHY_BASE+66
#define DS_PHY_1_DLL_DELAY_TEST_1		SDR_PHY_BASE+67
#define DS_PHY_2_DLL_BYPASS_EN  			SDR_PHY_BASE+68
#define DS_PHY_2_DLL_RST 					SDR_PHY_BASE+69
#define DS_PHY_2_DLL_TEST_EN				SDR_PHY_BASE+70
#define DS_PHY_2_DLL_PHSEL					SDR_PHY_BASE+71
#define DS_PHY_2_MC_DQ_RCVTYPE			SDR_PHY_BASE+72
#define DS_PHY_2_MC_QS_RCVTYPE			SDR_PHY_BASE+73
#define DS_PHY_2_MC_RCVEN					SDR_PHY_BASE+74
#define DS_PHY_2_MC_RCVEP					SDR_PHY_BASE+75
#define DS_PHY_2_DQ_VREF_SEL				SDR_PHY_BASE+76
#define DS_PHY_2_QS_VREF_SEL				SDR_PHY_BASE+77
#define DS_PHY_2_DLL_DELAY_TEST_0		SDR_PHY_BASE+78
#define DS_PHY_2_DLL_DELAY_TEST_1		SDR_PHY_BASE+79
#define DS_PHY_3_DLL_BYPASS_EN  			SDR_PHY_BASE+80
#define DS_PHY_3_DLL_RST 					SDR_PHY_BASE+81
#define DS_PHY_3_DLL_TEST_EN				SDR_PHY_BASE+82
#define DS_PHY_3_DLL_PHSEL					SDR_PHY_BASE+83
#define DS_PHY_3_MC_DQ_RCVTYPE			SDR_PHY_BASE+84
#define DS_PHY_3_MC_QS_RCVTYPE			SDR_PHY_BASE+85
#define DS_PHY_3_MC_RCVEN					SDR_PHY_BASE+86
#define DS_PHY_3_MC_RCVEP					SDR_PHY_BASE+87
#define DS_PHY_3_DQ_VREF_SEL				SDR_PHY_BASE+88
#define DS_PHY_3_QS_VREF_SEL				SDR_PHY_BASE+89
#define DS_PHY_3_DLL_DELAY_TEST_0		SDR_PHY_BASE+90
#define DS_PHY_3_DLL_DELAY_TEST_1		SDR_PHY_BASE+91
#define DS_PHY_ZPR_0     					SDR_PHY_BASE+92
#define DS_PHY_ZNR_0     					SDR_PHY_BASE+93
#define DS_PHY_ZPR_1     					SDR_PHY_BASE+94
#define DS_PHY_ZNR_1     					SDR_PHY_BASE+95
#define DS_PHY_ZPR_2     					SDR_PHY_BASE+96
#define DS_PHY_ZNR_2     					SDR_PHY_BASE+97
#define DS_PHY_ZPR_3     					SDR_PHY_BASE+98
#define DS_PHY_ZNR_3     					SDR_PHY_BASE+99
#define AS_PHY_OEAC0_0		 				SDR_PHY_BASE+100
#define AS_PHY_OEAC0_1		 				SDR_PHY_BASE+101
#define AS_PHY_OEAC0_2		 				SDR_PHY_BASE+102
#define AS_PHY_OEAC1_0		 				SDR_PHY_BASE+103
#define AS_PHY_OEAC1_1		 				SDR_PHY_BASE+104
#define AS_PHY_OEAC1_2		 				SDR_PHY_BASE+105
#define AS_PHY_OECK0_0		 				SDR_PHY_BASE+106
#define AS_PHY_OECK0_1		 				SDR_PHY_BASE+107
#define AS_PHY_OECK1_0		 				SDR_PHY_BASE+108
#define AS_PHY_OECK1_1		 				SDR_PHY_BASE+109
#define AS_PHY_MC_AC_RECEN_0				SDR_PHY_BASE+110
#define AS_PHY_MC_AC_RECEN_1				SDR_PHY_BASE+111
#define AS_PHY_MC_AC_RECEN_2				SDR_PHY_BASE+112
#define AS_PHY_MC_CK_RECEN_0				SDR_PHY_BASE+113
#define AS_PHY_MC_CK_RECEN_1				SDR_PHY_BASE+114
#define AS_PHY_ZPDRV_0		 				SDR_PHY_BASE+115
#define AS_PHY_ZPDRV_1		 				SDR_PHY_BASE+116
#define AS_PHY_ZPDRV_2		 				SDR_PHY_BASE+117
#define AS_PHY_ZNDRV_0		 				SDR_PHY_BASE+118
#define AS_PHY_ZNDRV_1		 				SDR_PHY_BASE+119
#define AS_PHY_ZNDRV_2		 				SDR_PHY_BASE+120
#define AS_PHY_ZPTRM_0		 				SDR_PHY_BASE+121
#define AS_PHY_ZPTRM_1		 				SDR_PHY_BASE+122
#define AS_PHY_ZPTRM_2		 				SDR_PHY_BASE+123
#define AS_PHY_ZNTRM_0		 				SDR_PHY_BASE+124
#define AS_PHY_ZNTRM_1		 				SDR_PHY_BASE+125
#define AS_PHY_ZNTRM_2		 				SDR_PHY_BASE+126
#define AS_PHY_WCK_AC_DLY_0 				SDR_PHY_BASE+127
#define AS_PHY_WCK_AC_DLY_1 				SDR_PHY_BASE+128
#define AS_PHY_WCK_AC_DLY_2 				SDR_PHY_BASE+129
#define AS_PHY_WCK_CK_DLY0_0				SDR_PHY_BASE+130
#define AS_PHY_WCK_CK_DLY0_1				SDR_PHY_BASE+131
#define AS_PHY_VREF_SEL_0	 				SDR_PHY_BASE+132
#define AS_PHY_VREF_SEL_1	 				SDR_PHY_BASE+133
#define AS_PHY_VREF_SEL_2	 				SDR_PHY_BASE+134
#define AS_PHY_ZPR_0			 				SDR_PHY_BASE+135
#define AS_PHY_ZPR_1			 				SDR_PHY_BASE+136
#define AS_PHY_ZPR_2			 				SDR_PHY_BASE+137
#define AS_PHY_ZNR_0							SDR_PHY_BASE+138
#define AS_PHY_ZNR_1							SDR_PHY_BASE+139
#define AS_PHY_ZNR_2							SDR_PHY_BASE+140
#define AS_PHY_ZD_0							SDR_PHY_BASE+141
#define AS_PHY_ZD_1							SDR_PHY_BASE+142
#define AS_PHY_ZD_2							SDR_PHY_BASE+143
#define AS_PHY_MODE_0						SDR_PHY_BASE+144
#define AS_PHY_MODE_1						SDR_PHY_BASE+145
#define AS_PHY_MODE_2						SDR_PHY_BASE+146
#define AS_PHY_MC_AC_PD_0					SDR_PHY_BASE+147
#define AS_PHY_MC_AC_PD_1					SDR_PHY_BASE+148
#define AS_PHY_MC_AC_PD_2					SDR_PHY_BASE+149
#define AS_PHY_MC_CK_PD_0					SDR_PHY_BASE+150
#define AS_PHY_MC_CK_PD_1					SDR_PHY_BASE+151
#define AS_PHY_CK0_ZD						SDR_PHY_BASE+152
#define AS_PHY_CK1_ZD						SDR_PHY_BASE+153
#define AS_PHY_PLL_PU_PLL					SDR_PHY_BASE+154
#define AS_PHY_PLL_RESET_PLL				SDR_PHY_BASE+155
#define AS_PHY_PLL_VCO_FBST				SDR_PHY_BASE+156
#define AS_PHY_PLL_FBDIV_0					SDR_PHY_BASE+157
#define AS_PHY_PLL_FBDIV_1					SDR_PHY_BASE+158
#define AS_PHY_PLL_FBDLY					SDR_PHY_BASE+159
#define AS_PHY_PLL_ICP						SDR_PHY_BASE+160
#define AS_PHY_PLL_KVC0						SDR_PHY_BASE+161
#define AS_PHY_PLL_REFDIV_0				SDR_PHY_BASE+162
#define AS_PHY_PLL_REFDIV_1				SDR_PHY_BASE+163
#define AS_PHY_PLL_REFDLY					SDR_PHY_BASE+164
#define AS_PHY_PLL_RESERVE					SDR_PHY_BASE+165
#define AS_PHY_PLL_SEL						SDR_PHY_BASE+166
#define AS_PHY_PLL_TEST_MON				SDR_PHY_BASE+167
#define AS_PHY_PLL_VCO_VRNG				SDR_PHY_BASE+168
#define AS_PHY_MC_SYNC_EN					SDR_PHY_BASE+169
#define AS_PHY_MC_SYNC_RST					SDR_PHY_BASE+170
#define AS_PHY_MC_SYNC_TYPE				SDR_PHY_BASE+171
#define AS_PHY_MC_RCVTYPE_0				SDR_PHY_BASE+172
#define AS_PHY_MC_RCVTYPE_1				SDR_PHY_BASE+173
#define AS_PHY_MC_RCVTYPE_2				SDR_PHY_BASE+174
#define AS_PHY_RCVEN_0						SDR_PHY_BASE+175
#define AS_PHY_RCVEP_0						SDR_PHY_BASE+176
#define AS_PHY_RCVEN_1						SDR_PHY_BASE+177
#define AS_PHY_RCVEP_1						SDR_PHY_BASE+178
#define AS_PHY_RCVEN_2						SDR_PHY_BASE+179
#define AS_PHY_RCVEP_2						SDR_PHY_BASE+180
#define AS_PHY_PLL_VDDL						SDR_PHY_BASE+181
#define AS_PHY_PLL_VDDM						SDR_PHY_BASE+182
#define AS_PHY_ZNR_OFFSET_0				SDR_PHY_BASE+183
#define AS_PHY_ZNR_OFFSET_1				SDR_PHY_BASE+184
#define AS_PHY_ZNR_OFFSET_2				SDR_PHY_BASE+185
#define DS_PHY_ZNR_OFFSET_0				SDR_PHY_BASE+186
#define DS_PHY_ZNR_OFFSET_1				SDR_PHY_BASE+187
#define DS_PHY_ZNR_OFFSET_2				SDR_PHY_BASE+188
#define DS_PHY_ZNR_OFFSET_3				SDR_PHY_BASE+189
#define AS_PHY_ZPR_OFFSET_0				SDR_PHY_BASE+190
#define AS_PHY_ZPR_OFFSET_1				SDR_PHY_BASE+191
#define AS_PHY_ZPR_OFFSET_2				SDR_PHY_BASE+192
#define DS_PHY_ZPR_OFFSET_0				SDR_PHY_BASE+193
#define DS_PHY_ZPR_OFFSET_1				SDR_PHY_BASE+194
#define DS_PHY_ZPR_OFFSET_2				SDR_PHY_BASE+195
#define DS_PHY_ZPR_OFFSET_3				SDR_PHY_BASE+196
#define ZNR_OVRRIDE_CTRL					SDR_PHY_BASE+197
#define ZPR_OVRRIDE_CTRL					SDR_PHY_BASE+198
#define CALIB_CTRL							SDR_PHY_BASE+199
#define PCAL_START_VAL						SDR_PHY_BASE+200
#define NCAL_START_VAL						SDR_PHY_BASE+201
#define CALIB_ZNR_VAL						SDR_PHY_BASE+202
#define CALIB_ZPR_VAL						SDR_PHY_BASE+203
#define AS_PHY_MC_WRST						SDR_PHY_BASE+204

//Video Encoder maddr.def

#define E_CTRL_0    0x1900
#define E_CTRL_1    0x1901
#define E_CTRL_2    0x1902
#define E_CTRL_3    0x1903
#define E_CTRL_4    0x1904
#define E_CTRL_5    0x1905
#define E_CTRL_6    0x1906
#define E_CTRL_7    0x1907
#define E_CTRL_8    0x1908
#define E_CTRL_9    0x1909
#define E_CTRL_10   0x190a
#define E_CTRL_11   0x190b
#define E_CTRL_12   0x190c
#define E_CTRL_13   0x190d
#define E_CTRL_14   0x190e
#define E_CTRL_15   0x190f
#define E_CTRL_16   0x1910
#define E_CTRL_17   0x1911
#define E_CTRL_18   0x1912
#define E_CTRL_19   0x1913
#define E_CTRL_20   0x1914
#define E_CTRL_21   0x1915
#define E_CTRL_22   0x1916
#define E_CTRL_23   0x1917
#define E_CTRL_24   0x1918
#define E_CTRL_25   0x1919
#define E_CTRL_26   0x191a
#define E_CTRL_27   0x191b
#define E_CTRL_28   0x191c
#define E_CTRL_29   0x191d
#define E_CTRL_30   0x191e
#define E_CTRL_31   0x191f
#define E_CTRL_32   0x1920
#define E_CTRL_33   0x1921
#define E_CTRL_34   0x1922
#define E_CTRL_35   0x1923
#define E_CTRL_36   0x1924
#define E_CTRL_37   0x1925
#define E_CTRL_38   0x1926
#define E_CTRL_39   0x1927
#define E_CTRL_40   0x1928
#define E_CTRL_41   0x1929
#define E_CTRL_42   0x192a
#define E_CTRL_43   0x192b
#define E_CTRL_44   0x192c
#define E_CTRL_45   0x192d
#define E_CTRL_46   0x192e
#define E_CTRL_47   0x192f
#define E_CTRL_48   0x1930
#define E_CTRL_49   0x1931
#define E_CTRL_50   0x1932
#define E_CTRL_51   0x1933
#define E_CTRL_52   0x1934
#define E_CTRL_53   0x1935
#define E_CTRL_54   0x1936
#define E_CTRL_55   0x1937
#define E_CTRL_56   0x1938
#define E_CTRL_57   0x1939
#define E_CTRL_58   0x193a
#define E_CTRL_59   0x193b
#define E_CTRL_60   0x193c
#define E_CTRL_61   0x193d
#define E_CTRL_62   0x193e
#define E_CTRL_63   0x193f
#define E_CTRL_64   0x1940
#define E_CTRL_65   0x1941
#define E_CTRL_66   0x1942
#define E_CTRL_67   0x1943
#define E_CTRL_68   0x1944
#define E_CTRL_69   0x1945
#define E_CTRL_70   0x1946
#define E_CTRL_71   0x1947
#define E_CTRL_72   0x1948
#define E_CTRL_73   0x1949
#define E_CTRL_74   0x194a
#define E_CTRL_75   0x194b
#define E_CTRL_76   0x194c
#define E_CTRL_77   0x194d
#define E_CTRL_78   0x194e
#define E_CTRL_79   0x194f
#define E_CTRL_80   0x1950
#define E_CTRL_81   0x1951
#define E_CTRL_82   0x1952
#define E_CTRL_83   0x1953
#define E_CTRL_84   0x1954
#define E_CTRL_85   0x1955
#define E_CTRL_86   0x1956
#define E_CTRL_87   0x1957
#define E_CTRL_88   0x1958
#define E_CTRL_89   0x1959
#define E_CTRL_90   0x195a
#define E_CTRL_91   0x195b
#define E_CTRL_92   0x195c
#define E_CTRL_93   0x195d
#define E_CTRL_94   0x195e
#define E_CTRL_95   0x195f
#define E_CTRL_96   0x1960
#define E_CTRL_97   0x1961
#define E_CTRL_98   0x1962
#define E_CTRL_99   0x1963
#define E_CTRL_100  0x1964
#define E_CTRL_101  0x1965
#define E_CTRL_102  0x1966
#define E_CTRL_103  0x1967
#define E_CTRL_104  0x1968
#define E_CTRL_105  0x1969
#define E_CTRL_106  0x196a
#define E_CTRL_107  0x196b
#define E_CTRL_108  0x196c
#define E_CTRL_109  0x196d
#define E_CTRL_110  0x196e
#define E_CTRL_111  0x196f
#define E_CTRL_112  0x1970
#define E_CTRL_113  0x1971
#define E_CTRL_114  0x1972
#define E_CTRL_115  0x1973
#define E_CTRL_116  0x1974
#define E_CTRL_117  0x1975
#define E_CTRL_118  0x1976
#define E_CTRL_119  0x1977
#define E_CTRL_120  0x1978
#define E_CTRL_121  0x1979
#define E_CTRL_122  0x197a
#define E_CTRL_123  0x197b
#define E_CTRL_124  0x197c
#define E_CTRL_125  0x197d
#define E_CTRL_126  0x197e
#define E_CTRL_127  0x197f
#define E_CTRL_128  0x1980
#define E_CTRL_129  0x1981
#define E_CTRL_130  0x1982
#define E_CTRL_131  0x1983
#define E_CTRL_132  0x1984
#define E_CTRL_133  0x1985
#define E_CTRL_134  0x1986
#define E_CTRL_135  0x1987
#define E_CTRL_136  0x1988
#define E_CTRL_137  0x1989
#define E_CTRL_138  0x198a
#define E_CTRL_139  0x198b
#define E_CTRL_140  0x198c
#define E_CTRL_141  0x198d
#define E_CTRL_142  0x198e
#define E_CTRL_143  0x198f
#define E_CTRL_144  0x1990
#define E_CTRL_145  0x1991
#define E_CTRL_146  0x1992
#define E_CTRL_147  0x1993
#define E_CTRL_148  0x1994
#define E_CTRL_149  0x1995
#define E_CTRL_150  0x1996
#define E_CTRL_151  0x1997
#define E_CTRL_152  0x1998
#define E_CTRL_153  0x1999
#define E_CTRL_154  0x199a
#define E_CTRL_155  0x199b
#define E_CTRL_156  0x199c
#define E_CTRL_157  0x199d
#define E_CTRL_158  0x199e
#define E_CTRL_159  0x199f
#define E_CTRL_160  0x19a0
#define E_CTRL_161  0x19a1
#define E_CTRL_162  0x19a2
#define E_CTRL_163  0x19a3
#define E_CTRL_164  0x19a4
#define E_CTRL_165  0x19a5
#define E_CTRL_166  0x19a6
#define E_CTRL_167  0x19a7
#define E_CTRL_168  0x19a8
#define E_CTRL_169  0x19a9
#define E_CTRL_170  0x19aa
#define E_CTRL_171  0x19ab
#define E_CTRL_172  0x19ac
#define E_CTRL_173  0x19ad
#define E_CTRL_174  0x19ae
#define E_CTRL_175  0x19af
#define E_CTRL_176  0x19b0
#define E_CTRL_177  0x19b1
#define E_CTRL_178  0x19b2
#define E_CTRL_179  0x19b3
#define E_CTRL_180  0x19b4
#define E_CTRL_181  0x19b5
#define E_CTRL_182  0x19b6
#define E_CTRL_183  0x19b7
#define E_CTRL_184  0x19b8
#define E_CTRL_185  0x19b9
#define E_CTRL_186  0x19ba
#define E_CTRL_187  0x19bb
#define E_CTRL_188  0x19bc
#define E_CTRL_189  0x19bd
#define E_CTRL_190  0x19be
#define E_CTRL_191  0x19bf
#define E_CTRL_192  0x19c0
#define E_CTRL_193  0x19c1
#define E_CTRL_194  0x19c2
#define E_CTRL_195  0x19c3
#define E_CTRL_196  0x19c4
#define E_CTRL_197  0x19c5
#define E_CTRL_198  0x19c6
#define E_CTRL_199  0x19c7
#define E_CTRL_200  0x19c8
#define E_CTRL_201  0x19c9
#define E_CTRL_202  0x19ca
#define E_CTRL_203  0x19cb
#define E_CTRL_204  0x19cc
#define E_CTRL_205  0x19cd
#define E_CTRL_206  0x19ce
#define E_CTRL_207  0x19cf
#define E_CTRL_208  0x19d0
#define E_CTRL_209  0x19d1
#define E_CTRL_210  0x19d2
#define E_CTRL_211  0x19d3
#define E_CTRL_212  0x19d4
#define E_CTRL_213  0x19d5
#define E_CTRL_214  0x19d6
#define E_CTRL_215  0x19d7
#define E_CTRL_216  0x19d8
#define E_CTRL_217  0x19d9
#define E_CTRL_218  0x19da
#define E_CTRL_219  0x19db
#define E_CTRL_220  0x19dc

//HDMI register
//Sigdetect
#define SG_HDE_START_L           0xf00
#define SG_HDE_START_H           0xf01
#define SG_HDE_END_L             0xf02
#define SG_HDE_END_H             0xf03
#define SG_VDE_START_L           0xf04
#define SG_VDE_START_H           0xf05
#define SG_VDE_END_L             0xf06
#define SG_VDE_END_H             0xf07
#define SG_VSAMPLE_L             0xf08
#define SG_VSAMPLE_H             0xf09
#define SICK_LPOS1_L             0xf0a
#define SICK_LPOS1_H             0xf0b
#define SICK_LPOS2_L             0xf0c
#define SICK_LPOS2_H             0xf0d
#define SICK_LPOS3_L             0xf0e
#define SICK_LPOS3_H             0xf0f
#define SICK_LPOS4_L             0xf10
#define SICK_LPOS4_H             0xf11

#define SG_CTRL                  0xf12

#define SICK_SUMTH1_0            0xf14
#define SICK_SUMTH1_1            0xf15
#define SICK_SUMTH1_2            0xf16

#define SICK_SUMTH2_0            0xf18
#define SICK_SUMTH2_1            0xf19
#define SICK_SUMTH2_2            0xf1a

#define SICK_SUMTH3_0            0xf1c
#define SICK_SUMTH3_1            0xf1d
#define SICK_SUMTH3_2            0xf1e

#define SICK_SUMTH_TOL_0         0xf20
#define SICK_SUMTH_TOL_1         0xf21
#define SICK_SUMTH_TOL_2         0xf22

#define SICK_CAPTURE             0xf24

#define SICK_READ_VAL_0          0xf26
#define SICK_READ_VAL_1          0xf27
#define SICK_READ_VAL_2          0xf28
#define SICK_READ_VAL_3          0xf29
#define SICK_READ_VAL_4          0xf2a
#define SICK_READ_VAL_5          0xf2b
#define SICK_READ_VAL_6          0xf2c
#define SICK_READ_VAL_7          0xf2d

#define PLLBIST_N_0				 0xf30
#define PLLBIST_N_1				 0xf31
#define PLLBIST_N_2				 0xf32

#define PLLBIST_WIN				 0xf34
#define PLLBIST_RST				 0xf35
#define PLLBIST_STATUS			 0xf36
#define MBIST_CLK_SEL            0xf37

#define PLLBIST_DRIFT_0			 0xf38
#define PLLBIST_DRIFT_1			 0xf39
#define PLLBIST_DRIFT_2			 0xf3a
#define PLLBIST_DRIFT_3			 0xf3b

//
#define DPLL1_FPL_LL  0x0F40
#define DPLL1_FPL_LH  0x0F41
#define DPLL1_FPL_HL  0x0F42
#define DPLL1_FPL_HH  0x0F43
#define DPLL2_FPL_LL  0x0F44
#define DPLL2_FPL_LH  0x0F45
#define DPLL2_FPL_HL  0x0F46
#define DPLL2_FPL_HH  0x0F47
#define DPLL3_FPL_LL  0x0F48
#define DPLL3_FPL_LH  0x0F49
#define DPLL3_FPL_HL  0x0F4a
#define DPLL3_FPL_HH  0x0F4b
#define DPLL4_FPL_LL  0x0F4c
#define DPLL4_FPL_LH  0x0F4d
#define DPLL4_FPL_HL  0x0F4e
#define DPLL4_FPL_HH  0x0F4f
#define DPLL5_FPL_LL  0x0F50
#define DPLL5_FPL_LH  0x0F51
#define DPLL5_FPL_HL  0x0F52
#define DPLL5_FPL_HH  0x0F53
#define DPLL6_FPL_LL  0x0F54
#define DPLL6_FPL_LH  0x0F55
#define DPLL6_FPL_HL  0x0F56
#define DPLL6_FPL_HH  0x0F57
#define DPLL7_FPL_LL  0x0F58
#define DPLL7_FPL_LH  0x0F59
#define DPLL7_FPL_HL  0x0F5a
#define DPLL7_FPL_HH  0x0F5b
#define DPLL8_FPL_LL  0x0F5c
#define DPLL8_FPL_LH  0x0F5d
#define DPLL8_FPL_HL  0x0F5e
#define DPLL8_FPL_HH  0x0F5f
#define DPLL9_FPL_LL  0x0F60
#define DPLL9_FPL_LH  0x0F61
#define DPLL9_FPL_HL  0x0F62
#define DPLL9_FPL_HH  0x0F63
#define DPLL10_FPL_LL 0x0F64
#define DPLL10_FPL_LH 0x0F65
#define DPLL10_FPL_HL 0x0F66
#define DPLL10_FPL_HH 0x0F67
#define DPLL11_FPL_LL 0x0F68
#define DPLL11_FPL_LH 0x0F69
#define DPLL11_FPL_HL 0x0F6a
#define DPLL11_FPL_HH 0x0F6b
#define DPLL12_FPL_LL 0x0F6c
#define DPLL12_FPL_LH 0x0F6d
#define DPLL12_FPL_HL 0x0F6e
#define DPLL12_FPL_HH 0x0F6f

//HDMI NEED TO ADD NEW PAGE

//-----------AUDIO---------------
#define HDTX_ACR_N0            0x1000
#define HDTX_ACR_N1            0x1001
#define HDTX_ACR_N2            0x1002
#define HDTX_ACR_CTS0          0x1004
#define HDTX_ACR_CTS1          0x1005
#define HDTX_ACR_CTS2          0x1006
#define HDTX_ACR_CTRL          0x1007
#define HDTX_ACR_STS0          0x1008
#define HDTX_ACR_STS1          0x1009
#define HDTX_ACR_STS2          0x100A
#define HDTX_AUD_CTRL          0x100B
#define HDTX_I2S_CTRL          0x100C
#define HDTX_I2S_DLEN          0x100D
#define HDTX_I2S_DBG_LFT0      0x1010
#define HDTX_I2S_DBG_LFT1      0x1011
#define HDTX_I2S_DBG_LFT2      0x1012
#define HDTX_I2S_DBG_LFT3      0x1013
#define HDTX_I2S_DBG_RIT0      0x1014
#define HDTX_I2S_DBG_RIT1      0x1015
#define HDTX_I2S_DBG_RIT2      0x1016
#define HDTX_I2S_DBG_RIT3      0x1017
#define HDTX_CHSTS_0           0x1018
#define HDTX_CHSTS_1           0x1019
#define HDTX_CHSTS_2           0x101A
#define HDTX_CHSTS_3           0x101B
#define HDTX_CHSTS_4           0x101C
#define HDTX_FIFO_CTRL         0x101D
#define HDTX_MEMSIZE_L         0x101E
#define HDTX_MEMSIZE_H         0x101F
#define HDTX_GCP_CFG0          0x1020
#define HDTX_GCP_CFG1          0x1021
#define HDTX_AUD_STS           0x1022
//-----------VIDEO --------------
#define HDTX_HTOT_L            0x1024
#define HDTX_HTOT_H            0x1025
#define HDTX_HBLANK_L          0x1026
#define HDTX_HBLANK_H          0x1027
#define HDTX_VTOT_L            0x1028
#define HDTX_VTOT_H            0x1029
#define HDTX_VRES_L            0x102A
#define HDTX_VRES_H            0x102B
#define HDTX_VSTART_L          0x102C
#define HDTX_VSTART_H          0x102D
#define HDTX_HTOT_STS_L        0x102E
#define HDTX_HTOT_STS_H        0x102F
#define HDTX_HBLANK_STS_L      0x1030
#define HDTX_HBLANK_STS_H      0x1031
#define HDTX_VTOT_STS_L        0x1032
#define HDTX_VTOT_STS_H        0x1033
#define HDTX_VRES_STS_L        0x1034
#define HDTX_VRES_STS_H        0x1035
#define HDTX_VSTART_STS_L      0x1036
#define HDTX_VSTART_STS_H      0x1037
#define HDTX_VIDEO_STS         0x1038
#define HDTX_VIDEO_CTRL        0x1039
#define HDTX_HDMI_CTRL         0x103A
//-----------------------------
// DDC
//------_-----------------------
#define HDMI_EDDC_CTRL     0x103B
#define HDMI_EDDC_DEV_ID   0x103C
#define HDMI_EDDC_DEV_OFF  0x103D
#define HDMI_EDDC_SEG_ADDR 0x103E
#define HDMI_EDDC_CMD      0x103F
#define HDMI_EDDC_RW_CNT_L 0x1040
#define HDMI_EDDC_RW_CNT_H 0x1041
#define HDMI_EDDC_PERIOD   0x1042
#define HDMI_EDDC_RW_DATA  0x1043
#define HDMI_EDDC_STATUS   0x1044
#define HDMI_EDDC_SEG_PTR  0x1045

#define HDTX_PP_HW         0x1046

//-----------------------------
// DEEP COLOR
//------_-----------------------
#define HDTX_DC_FIFO_SFT_RST  0x1047
#define HDTX_DC_FIFO_WR_PTR   0x1048
#define HDTX_DC_FIFO_RD_PTR   0x1049


//-------------------------------
// HDMI_TX PHY GLUE LOGIC
//-------------------------------
#define HDTX_TDATA0_0    0x104C
#define HDTX_TDATA0_1    0x104D
#define HDTX_TDATA0_2    0x104E
#define HDTX_TDATA1_0    0x1050
#define HDTX_TDATA1_1    0x1051
#define HDTX_TDATA1_2    0x1052
#define HDTX_TDATA2_0    0x1054
#define HDTX_TDATA2_1    0x1055
#define HDTX_TDATA2_2    0x1056
#define HDTX_TDATA3_0    0x1058
#define HDTX_TDATA3_1    0x1059
#define HDTX_TDATA3_2    0x105A
#define HDTX_TDATA_SEL   0x105B
#define HDTX_SWAP_CTRL   0x105C

#define HDTX_AVMUTE_CTRL 0x105D

#define HDTX_HST_PKT_CTRL0    0x105E
#define HDTX_HST_PKT_CTRL1    0x105F
//-----------------------------
#define HDTX_PKT0_BYTE0       0x1060
#define HDTX_PKT0_BYTE1       0x1061
#define HDTX_PKT0_BYTE2       0x1062
#define HDTX_PKT0_BYTE3       0x1063
#define HDTX_PKT0_BYTE4       0x1064
#define HDTX_PKT0_BYTE5       0x1065
#define HDTX_PKT0_BYTE6       0x1066
#define HDTX_PKT0_BYTE7       0x1067
#define HDTX_PKT0_BYTE8       0x1068
#define HDTX_PKT0_BYTE9       0x1069
#define HDTX_PKT0_BYTE10      0x106A
#define HDTX_PKT0_BYTE11      0x106B
#define HDTX_PKT0_BYTE12      0x106C
#define HDTX_PKT0_BYTE13      0x106D
#define HDTX_PKT0_BYTE14      0x106E
#define HDTX_PKT0_BYTE15      0x106F
#define HDTX_PKT0_BYTE16      0x1070
#define HDTX_PKT0_BYTE17      0x1071
#define HDTX_PKT0_BYTE18      0x1072
#define HDTX_PKT0_BYTE19      0x1073
#define HDTX_PKT0_BYTE20      0x1074
#define HDTX_PKT0_BYTE21      0x1075
#define HDTX_PKT0_BYTE22      0x1076
#define HDTX_PKT0_BYTE23      0x1077
#define HDTX_PKT0_BYTE24      0x1078
#define HDTX_PKT0_BYTE25      0x1079
#define HDTX_PKT0_BYTE26      0x107A
#define HDTX_PKT0_BYTE27      0x107B
#define HDTX_PKT0_BYTE28      0x107C
#define HDTX_PKT0_BYTE29      0x107D
#define HDTX_PKT0_BYTE30      0x107E
//-----------------------------
#define HDTX_PKT1_BYTE0       0x1080
#define HDTX_PKT1_BYTE1       0x1081
#define HDTX_PKT1_BYTE2       0x1082
#define HDTX_PKT1_BYTE3       0x1083
#define HDTX_PKT1_BYTE4       0x1084
#define HDTX_PKT1_BYTE5       0x1085
#define HDTX_PKT1_BYTE6       0x1086
#define HDTX_PKT1_BYTE7       0x1087
#define HDTX_PKT1_BYTE8       0x1088
#define HDTX_PKT1_BYTE9       0x1089
#define HDTX_PKT1_BYTE10      0x108A
#define HDTX_PKT1_BYTE11      0x108B
#define HDTX_PKT1_BYTE12      0x108C
#define HDTX_PKT1_BYTE13      0x108D
#define HDTX_PKT1_BYTE14      0x108E
#define HDTX_PKT1_BYTE15      0x108F
#define HDTX_PKT1_BYTE16      0x1090
#define HDTX_PKT1_BYTE17      0x1091
#define HDTX_PKT1_BYTE18      0x1092
#define HDTX_PKT1_BYTE19      0x1093
#define HDTX_PKT1_BYTE20      0x1094
#define HDTX_PKT1_BYTE21      0x1095
#define HDTX_PKT1_BYTE22      0x1096
#define HDTX_PKT1_BYTE23      0x1097
#define HDTX_PKT1_BYTE24      0x1098
#define HDTX_PKT1_BYTE25      0x1099
#define HDTX_PKT1_BYTE26      0x109A
#define HDTX_PKT1_BYTE27      0x109B
#define HDTX_PKT1_BYTE28      0x109C
#define HDTX_PKT1_BYTE29      0x109D
#define HDTX_PKT1_BYTE30      0x109E
//-----------------------------
#define HDTX_PKT2_BYTE0       0x10A0
#define HDTX_PKT2_BYTE1       0x10A1
#define HDTX_PKT2_BYTE2       0x10A2
#define HDTX_PKT2_BYTE3       0x10A3
#define HDTX_PKT2_BYTE4       0x10A4
#define HDTX_PKT2_BYTE5       0x10A5
#define HDTX_PKT2_BYTE6       0x10A6
#define HDTX_PKT2_BYTE7       0x10A7
#define HDTX_PKT2_BYTE8       0x10A8
#define HDTX_PKT2_BYTE9       0x10A9
#define HDTX_PKT2_BYTE10      0x10AA
#define HDTX_PKT2_BYTE11      0x10AB
#define HDTX_PKT2_BYTE12      0x10AC
#define HDTX_PKT2_BYTE13      0x10AD
#define HDTX_PKT2_BYTE14      0x10AE
#define HDTX_PKT2_BYTE15      0x10AF
#define HDTX_PKT2_BYTE16      0x10B0
#define HDTX_PKT2_BYTE17      0x10B1
#define HDTX_PKT2_BYTE18      0x10B2
#define HDTX_PKT2_BYTE19      0x10B3
#define HDTX_PKT2_BYTE20      0x10B4
#define HDTX_PKT2_BYTE21      0x10B5
#define HDTX_PKT2_BYTE22      0x10B6
#define HDTX_PKT2_BYTE23      0x10B7
#define HDTX_PKT2_BYTE24      0x10B8
#define HDTX_PKT2_BYTE25      0x10B9
#define HDTX_PKT2_BYTE26      0x10BA
#define HDTX_PKT2_BYTE27      0x10BB
#define HDTX_PKT2_BYTE28      0x10BC
#define HDTX_PKT2_BYTE29      0x10BD
#define HDTX_PKT2_BYTE30      0x10BE
//-----------------------------
#define HDTX_PKT3_BYTE0       0x10C0
#define HDTX_PKT3_BYTE1       0x10C1
#define HDTX_PKT3_BYTE2       0x10C2
#define HDTX_PKT3_BYTE3       0x10C3
#define HDTX_PKT3_BYTE4       0x10C4
#define HDTX_PKT3_BYTE5       0x10C5
#define HDTX_PKT3_BYTE6       0x10C6
#define HDTX_PKT3_BYTE7       0x10C7
#define HDTX_PKT3_BYTE8       0x10C8
#define HDTX_PKT3_BYTE9       0x10C9
#define HDTX_PKT3_BYTE10      0x10CA
#define HDTX_PKT3_BYTE11      0x10CB
#define HDTX_PKT3_BYTE12      0x10CC
#define HDTX_PKT3_BYTE13      0x10CD
#define HDTX_PKT3_BYTE14      0x10CE
#define HDTX_PKT3_BYTE15      0x10CF
#define HDTX_PKT3_BYTE16      0x10D0
#define HDTX_PKT3_BYTE17      0x10D1
#define HDTX_PKT3_BYTE18      0x10D2
#define HDTX_PKT3_BYTE19      0x10D3
#define HDTX_PKT3_BYTE20      0x10D4
#define HDTX_PKT3_BYTE21      0x10D5
#define HDTX_PKT3_BYTE22      0x10D6
#define HDTX_PKT3_BYTE23      0x10D7
#define HDTX_PKT3_BYTE24      0x10D8
#define HDTX_PKT3_BYTE25      0x10D9
#define HDTX_PKT3_BYTE26      0x10DA
#define HDTX_PKT3_BYTE27      0x10DB
#define HDTX_PKT3_BYTE28      0x10DC
#define HDTX_PKT3_BYTE29      0x10DD
#define HDTX_PKT3_BYTE30      0x10DE

//-----------------------------
#define HDTX_PKT4_BYTE0       0x10E0
#define HDTX_PKT4_BYTE1       0x10E1
#define HDTX_PKT4_BYTE2       0x10E2
#define HDTX_PKT4_BYTE3       0x10E3
#define HDTX_PKT4_BYTE4       0x10E4
#define HDTX_PKT4_BYTE5       0x10E5
#define HDTX_PKT4_BYTE6       0x10E6
#define HDTX_PKT4_BYTE7       0x10E7
#define HDTX_PKT4_BYTE8       0x10E8
#define HDTX_PKT4_BYTE9       0x10E9
#define HDTX_PKT4_BYTE10      0x10EA
#define HDTX_PKT4_BYTE11      0x10EB
#define HDTX_PKT4_BYTE12      0x10EC
#define HDTX_PKT4_BYTE13      0x10ED
#define HDTX_PKT4_BYTE14      0x10EE
#define HDTX_PKT4_BYTE15      0x10EF
#define HDTX_PKT4_BYTE16      0x10F0
#define HDTX_PKT4_BYTE17      0x10F1
#define HDTX_PKT4_BYTE18      0x10F2
#define HDTX_PKT4_BYTE19      0x10F3
#define HDTX_PKT4_BYTE20      0x10F4
#define HDTX_PKT4_BYTE21      0x10F5
#define HDTX_PKT4_BYTE22      0x10F6
#define HDTX_PKT4_BYTE23      0x10F7
#define HDTX_PKT4_BYTE24      0x10F8
#define HDTX_PKT4_BYTE25      0x10F9
#define HDTX_PKT4_BYTE26      0x10FA
#define HDTX_PKT4_BYTE27      0x10FB
#define HDTX_PKT4_BYTE28      0x10FC
#define HDTX_PKT4_BYTE29      0x10FD
#define HDTX_PKT4_BYTE30      0x10FE
//-----------------------------

#define HDTX_PKT5_BYTE0       0x1100
#define HDTX_PKT5_BYTE1       0x1101
#define HDTX_PKT5_BYTE2       0x1102
#define HDTX_PKT5_BYTE3       0x1103
#define HDTX_PKT5_BYTE4       0x1104
#define HDTX_PKT5_BYTE5       0x1105
#define HDTX_PKT5_BYTE6       0x1106
#define HDTX_PKT5_BYTE7       0x1107
#define HDTX_PKT5_BYTE8       0x1108
#define HDTX_PKT5_BYTE9       0x1109
#define HDTX_PKT5_BYTE10      0x110A
#define HDTX_PKT5_BYTE11      0x110B
#define HDTX_PKT5_BYTE12      0x110C
#define HDTX_PKT5_BYTE13      0x110D
#define HDTX_PKT5_BYTE14      0x110E
#define HDTX_PKT5_BYTE15      0x110F
#define HDTX_PKT5_BYTE16      0x1110
#define HDTX_PKT5_BYTE17      0x1111
#define HDTX_PKT5_BYTE18      0x1112
#define HDTX_PKT5_BYTE19      0x1113
#define HDTX_PKT5_BYTE20      0x1114
#define HDTX_PKT5_BYTE21      0x1115
#define HDTX_PKT5_BYTE22      0x1116
#define HDTX_PKT5_BYTE23      0x1117
#define HDTX_PKT5_BYTE24      0x1118
#define HDTX_PKT5_BYTE25      0x1119
#define HDTX_PKT5_BYTE26      0x111A
#define HDTX_PKT5_BYTE27      0x111B
#define HDTX_PKT5_BYTE28      0x111C
#define HDTX_PKT5_BYTE29      0x111D
#define HDTX_PKT5_BYTE30      0x111E
#define HDTX_RSVD             0x111F


// -- 1D00 for CEC MAY be merged with HDMI TX
#define CEC_TOGGLE_FOR_WRITE_REG_ADDR    0x1198
#define CEC_TOGGLE_FOR_READ_REG_ADDR     0x119c
#define CEC_RDY_ADDR                     0x11a0
#define CEC_RX_RDY_ADDR                  0x11a4
#define CEC_TX_FIFO_RESET_ADDR           0x11a5
#define CEC_RX_FIFO_RESET_ADDR           0x11a6
#define CEC_PMODE_ADDR                   0x11a7
#define CEC_TX_RDY_ADDR                  0x11a8
#define CEC_TX_TYPE_ADDR                 0x11ac
#define CEC_TX_RESP_TIME_0_ADDR          0x11b0
#define CEC_TX_RESP_TIME_1_ADDR          0x11b1
#define CEC_TX_RESP_TIME_2_ADDR          0x11b2
#define CEC_TX_RESP_TIME_3_ADDR          0x11b3
#define CEC_SIGNAL_FREE_TIME_0_ADDR      0x11b4
#define CEC_SIGNAL_FREE_TIME_1_ADDR      0x11b5
#define CEC_SIGNAL_FREE_TIME_2_ADDR      0x11b6
#define CEC_SIGNAL_FREE_TIME_3_ADDR      0x11b7
#define CEC_START_BIT_LO_THRESH_0_ADDR   0x11b8
#define CEC_START_BIT_LO_THRESH_1_ADDR   0x11b9
#define CEC_START_BIT_LO_THRESH_2_ADDR   0x11ba
#define CEC_START_BIT_LO_THRESH_3_ADDR   0x11bb
#define CEC_START_BIT_HI_THRESH_0_ADDR   0x11bc
#define CEC_START_BIT_HI_THRESH_1_ADDR   0x11bd
#define CEC_START_BIT_HI_THRESH_2_ADDR   0x11be
#define CEC_START_BIT_HI_THRESH_3_ADDR   0x11bf
#define CEC_DATA_BIT_0_LO_THRESH_0_ADDR  0x11c0
#define CEC_DATA_BIT_0_LO_THRESH_1_ADDR  0x11c1
#define CEC_DATA_BIT_0_LO_THRESH_2_ADDR  0x11c2
#define CEC_DATA_BIT_0_LO_THRESH_3_ADDR  0x11c3
#define CEC_DATA_BIT_1_LO_THRESH_0_ADDR  0x11c4
#define CEC_DATA_BIT_1_LO_THRESH_1_ADDR  0x11c5
#define CEC_DATA_BIT_1_LO_THRESH_2_ADDR  0x11c6
#define CEC_DATA_BIT_1_LO_THRESH_3_ADDR  0x11c7
#define CEC_DATA_BIT_0_HI_THRESH_0_ADDR  0x11c8
#define CEC_DATA_BIT_0_HI_THRESH_1_ADDR  0x11c9
#define CEC_DATA_BIT_0_HI_THRESH_2_ADDR  0x11ca
#define CEC_DATA_BIT_0_HI_THRESH_3_ADDR  0x11cb
#define CEC_DATA_BIT_1_HI_THRESH_0_ADDR  0x11cc
#define CEC_DATA_BIT_1_HI_THRESH_1_ADDR  0x11cd
#define CEC_DATA_BIT_1_HI_THRESH_2_ADDR  0x11ce
#define CEC_DATA_BIT_1_HI_THRESH_3_ADDR  0x11cf
#define CEC_SSP_ACK_TIME_0_ADDR          0x11d0
#define CEC_SSP_ACK_TIME_1_ADDR          0x11d1
#define CEC_SSP_ACK_TIME_2_ADDR          0x11d2
#define CEC_SSP_ACK_TIME_3_ADDR          0x11d3
#define CEC_INTR_ENABLE_REG_ADDR         0x11d4
#define CEC_DATA_REG_ADDR                0x11d8
#define CEC_EOM_REG_ADDR                 0x11dc
#define CEC_FIFO_STATUS_REG_ADDR         0x11e0
#define CEC_INTR_STATUS_REG_ADDR         0x11e4
#define CEC_NOMINAL_SAMPLE_TIME_0_ADDR   0x11e8
#define CEC_NOMINAL_SAMPLE_TIME_1_ADDR   0x11e9
#define CEC_NOMINAL_SAMPLE_TIME_2_ADDR   0x11ea
#define CEC_NOMINAL_SAMPLE_TIME_3_ADDR   0x11eb
#define CEC_HYST_TIME_0_ADDR             0x11ec
#define CEC_HYST_TIME_1_ADDR             0x11ed
#define CEC_HYST_TIME_2_ADDR             0x11ee
#define CEC_HYST_TIME_3_ADDR             0x11ef
#define CEC_FOLLOWER_ACK_TIME_0_ADDR     0x11f0
#define CEC_FOLLOWER_ACK_TIME_1_ADDR     0x11f1
#define CEC_FOLLOWER_ACK_TIME_2_ADDR     0x11f2
#define CEC_FOLLOWER_ACK_TIME_3_ADDR     0x11f3
#define CEC_RX_BUF_READ_REG_ADDR         0x11f4
#define CEC_LOGICAL_ADDR_REG_ADDR        0x11f8
#define CEC_JITTER_CNT_0_ADDR            0x11fc
#define CEC_JITTER_CNT_1_ADDR            0x11fd
#define CEC_JITTER_CNT_2_ADDR            0x11fe
#define CEC_JITTER_CNT_3_ADDR            0x11ff


//--------------------------------
//HDCP
//--------------------------------

//ADDRESS OF AKEYS
#define TX_HDCP_AKEY0_BYTE_0     0x1200
#define TX_HDCP_AKEY0_BYTE_1     0x1201
#define TX_HDCP_AKEY0_BYTE_2     0x1202
#define TX_HDCP_AKEY0_BYTE_3     0x1203
#define TX_HDCP_AKEY0_BYTE_4     0x1204
#define TX_HDCP_AKEY0_BYTE_5     0x1205
#define TX_HDCP_AKEY0_BYTE_6     0x1206

#define TX_HDCP_AKEY1_BYTE_0     0x1208
#define TX_HDCP_AKEY1_BYTE_1     0x1209
#define TX_HDCP_AKEY1_BYTE_2     0x120A
#define TX_HDCP_AKEY1_BYTE_3     0x120B
#define TX_HDCP_AKEY1_BYTE_4     0x120C
#define TX_HDCP_AKEY1_BYTE_5     0x120D
#define TX_HDCP_AKEY1_BYTE_6     0x120E

#define TX_HDCP_AKEY2_BYTE_0     0x1210
#define TX_HDCP_AKEY2_BYTE_1     0x1211
#define TX_HDCP_AKEY2_BYTE_2     0x1212
#define TX_HDCP_AKEY2_BYTE_3     0x1213
#define TX_HDCP_AKEY2_BYTE_4     0x1214
#define TX_HDCP_AKEY2_BYTE_5     0x1215
#define TX_HDCP_AKEY2_BYTE_6     0x1216

#define TX_HDCP_AKEY3_BYTE_0     0x1218
#define TX_HDCP_AKEY3_BYTE_1     0x1219
#define TX_HDCP_AKEY3_BYTE_2     0x121A
#define TX_HDCP_AKEY3_BYTE_3     0x121B
#define TX_HDCP_AKEY3_BYTE_4     0x121C
#define TX_HDCP_AKEY3_BYTE_5     0x121D
#define TX_HDCP_AKEY3_BYTE_6     0x121E

#define TX_HDCP_AKEY4_BYTE_0     0x1220
#define TX_HDCP_AKEY4_BYTE_1     0x1221
#define TX_HDCP_AKEY4_BYTE_2     0x1222
#define TX_HDCP_AKEY4_BYTE_3     0x1223
#define TX_HDCP_AKEY4_BYTE_4     0x1224
#define TX_HDCP_AKEY4_BYTE_5     0x1225
#define TX_HDCP_AKEY4_BYTE_6     0x1226

#define TX_HDCP_AKEY5_BYTE_0     0x1228
#define TX_HDCP_AKEY5_BYTE_1     0x1229
#define TX_HDCP_AKEY5_BYTE_2     0x122A
#define TX_HDCP_AKEY5_BYTE_3     0x122B
#define TX_HDCP_AKEY5_BYTE_4     0x122C
#define TX_HDCP_AKEY5_BYTE_5     0x122D
#define TX_HDCP_AKEY5_BYTE_6     0x122E

#define TX_HDCP_AKEY6_BYTE_0     0x1230
#define TX_HDCP_AKEY6_BYTE_1     0x1231
#define TX_HDCP_AKEY6_BYTE_2     0x1232
#define TX_HDCP_AKEY6_BYTE_3     0x1233
#define TX_HDCP_AKEY6_BYTE_4     0x1234
#define TX_HDCP_AKEY6_BYTE_5     0x1235
#define TX_HDCP_AKEY6_BYTE_6     0x1236

#define TX_HDCP_AKEY7_BYTE_0     0x1238
#define TX_HDCP_AKEY7_BYTE_1     0x1239
#define TX_HDCP_AKEY7_BYTE_2     0x123A
#define TX_HDCP_AKEY7_BYTE_3     0x123B
#define TX_HDCP_AKEY7_BYTE_4     0x123C
#define TX_HDCP_AKEY7_BYTE_5     0x123D
#define TX_HDCP_AKEY7_BYTE_6     0x123E

#define TX_HDCP_AKEY8_BYTE_0     0x1240
#define TX_HDCP_AKEY8_BYTE_1     0x1241
#define TX_HDCP_AKEY8_BYTE_2     0x1242
#define TX_HDCP_AKEY8_BYTE_3     0x1243
#define TX_HDCP_AKEY8_BYTE_4     0x1244
#define TX_HDCP_AKEY8_BYTE_5     0x1245
#define TX_HDCP_AKEY8_BYTE_6     0x1246

#define TX_HDCP_AKEY9_BYTE_0     0x1248
#define TX_HDCP_AKEY9_BYTE_1     0x1249
#define TX_HDCP_AKEY9_BYTE_2     0x124A
#define TX_HDCP_AKEY9_BYTE_3     0x124B
#define TX_HDCP_AKEY9_BYTE_4     0x124C
#define TX_HDCP_AKEY9_BYTE_5     0x124D
#define TX_HDCP_AKEY9_BYTE_6     0x124E

#define TX_HDCP_AKEY10_BYTE_0    0x1250
#define TX_HDCP_AKEY10_BYTE_1    0x1251
#define TX_HDCP_AKEY10_BYTE_2    0x1252
#define TX_HDCP_AKEY10_BYTE_3    0x1253
#define TX_HDCP_AKEY10_BYTE_4    0x1254
#define TX_HDCP_AKEY10_BYTE_5    0x1255
#define TX_HDCP_AKEY10_BYTE_6    0x1256

#define TX_HDCP_AKEY11_BYTE_0    0x1258
#define TX_HDCP_AKEY11_BYTE_1    0x1259
#define TX_HDCP_AKEY11_BYTE_2    0x125A
#define TX_HDCP_AKEY11_BYTE_3    0x125B
#define TX_HDCP_AKEY11_BYTE_4    0x125C
#define TX_HDCP_AKEY11_BYTE_5    0x125D
#define TX_HDCP_AKEY11_BYTE_6    0x125E

#define TX_HDCP_AKEY12_BYTE_0    0x1260
#define TX_HDCP_AKEY12_BYTE_1    0x1261
#define TX_HDCP_AKEY12_BYTE_2    0x1262
#define TX_HDCP_AKEY12_BYTE_3    0x1263
#define TX_HDCP_AKEY12_BYTE_4    0x1264
#define TX_HDCP_AKEY12_BYTE_5    0x1265
#define TX_HDCP_AKEY12_BYTE_6    0x1266

#define TX_HDCP_AKEY13_BYTE_0    0x1268
#define TX_HDCP_AKEY13_BYTE_1    0x1269
#define TX_HDCP_AKEY13_BYTE_2    0x126A
#define TX_HDCP_AKEY13_BYTE_3    0x126B
#define TX_HDCP_AKEY13_BYTE_4    0x126C
#define TX_HDCP_AKEY13_BYTE_5    0x126D
#define TX_HDCP_AKEY13_BYTE_6    0x126E

#define TX_HDCP_AKEY14_BYTE_0    0x1270
#define TX_HDCP_AKEY14_BYTE_1    0x1271
#define TX_HDCP_AKEY14_BYTE_2    0x1272
#define TX_HDCP_AKEY14_BYTE_3    0x1273
#define TX_HDCP_AKEY14_BYTE_4    0x1274
#define TX_HDCP_AKEY14_BYTE_5    0x1275
#define TX_HDCP_AKEY14_BYTE_6    0x1276

#define TX_HDCP_AKEY15_BYTE_0    0x1278
#define TX_HDCP_AKEY15_BYTE_1    0x1279
#define TX_HDCP_AKEY15_BYTE_2    0x127A
#define TX_HDCP_AKEY15_BYTE_3    0x127B
#define TX_HDCP_AKEY15_BYTE_4    0x127C
#define TX_HDCP_AKEY15_BYTE_5    0x127D
#define TX_HDCP_AKEY15_BYTE_6    0x127E

#define TX_HDCP_AKEY16_BYTE_0    0x1280
#define TX_HDCP_AKEY16_BYTE_1    0x1281
#define TX_HDCP_AKEY16_BYTE_2    0x1282
#define TX_HDCP_AKEY16_BYTE_3    0x1283
#define TX_HDCP_AKEY16_BYTE_4    0x1284
#define TX_HDCP_AKEY16_BYTE_5    0x1285
#define TX_HDCP_AKEY16_BYTE_6    0x1286

#define TX_HDCP_AKEY17_BYTE_0    0x1288
#define TX_HDCP_AKEY17_BYTE_1    0x1289
#define TX_HDCP_AKEY17_BYTE_2    0x128A
#define TX_HDCP_AKEY17_BYTE_3    0x128B
#define TX_HDCP_AKEY17_BYTE_4    0x128C
#define TX_HDCP_AKEY17_BYTE_5    0x128D
#define TX_HDCP_AKEY17_BYTE_6    0x128E

#define TX_HDCP_AKEY18_BYTE_0    0x1290
#define TX_HDCP_AKEY18_BYTE_1    0x1291
#define TX_HDCP_AKEY18_BYTE_2    0x1292
#define TX_HDCP_AKEY18_BYTE_3    0x1293
#define TX_HDCP_AKEY18_BYTE_4    0x1294
#define TX_HDCP_AKEY18_BYTE_5    0x1295
#define TX_HDCP_AKEY18_BYTE_6    0x1296

#define TX_HDCP_AKEY19_BYTE_0    0x1298
#define TX_HDCP_AKEY19_BYTE_1    0x1299
#define TX_HDCP_AKEY19_BYTE_2    0x129A
#define TX_HDCP_AKEY19_BYTE_3    0x129B
#define TX_HDCP_AKEY19_BYTE_4    0x129C
#define TX_HDCP_AKEY19_BYTE_5    0x129D
#define TX_HDCP_AKEY19_BYTE_6    0x129E

#define TX_HDCP_AKEY20_BYTE_0    0x12A0
#define TX_HDCP_AKEY20_BYTE_1    0x12A1
#define TX_HDCP_AKEY20_BYTE_2    0x12A2
#define TX_HDCP_AKEY20_BYTE_3    0x12A3
#define TX_HDCP_AKEY20_BYTE_4    0x12A4
#define TX_HDCP_AKEY20_BYTE_5    0x12A5
#define TX_HDCP_AKEY20_BYTE_6    0x12A6

#define TX_HDCP_AKEY21_BYTE_0    0x12A8
#define TX_HDCP_AKEY21_BYTE_1    0x12A9
#define TX_HDCP_AKEY21_BYTE_2    0x12AA
#define TX_HDCP_AKEY21_BYTE_3    0x12AB
#define TX_HDCP_AKEY21_BYTE_4    0x12AC
#define TX_HDCP_AKEY21_BYTE_5    0x12AD
#define TX_HDCP_AKEY21_BYTE_6    0x12AE

#define TX_HDCP_AKEY22_BYTE_0    0x12B0
#define TX_HDCP_AKEY22_BYTE_1    0x12B1
#define TX_HDCP_AKEY22_BYTE_2    0x12B2
#define TX_HDCP_AKEY22_BYTE_3    0x12B3
#define TX_HDCP_AKEY22_BYTE_4    0x12B4
#define TX_HDCP_AKEY22_BYTE_5    0x12B5
#define TX_HDCP_AKEY22_BYTE_6    0x12B6

#define TX_HDCP_AKEY23_BYTE_0    0x12B8
#define TX_HDCP_AKEY23_BYTE_1    0x12B9
#define TX_HDCP_AKEY23_BYTE_2    0x12BA
#define TX_HDCP_AKEY23_BYTE_3    0x12BB
#define TX_HDCP_AKEY23_BYTE_4    0x12BC
#define TX_HDCP_AKEY23_BYTE_5    0x12BD
#define TX_HDCP_AKEY23_BYTE_6    0x12BE

#define TX_HDCP_AKEY24_BYTE_0    0x12C0
#define TX_HDCP_AKEY24_BYTE_1    0x12C1
#define TX_HDCP_AKEY24_BYTE_2    0x12C2
#define TX_HDCP_AKEY24_BYTE_3    0x12C3
#define TX_HDCP_AKEY24_BYTE_4    0x12C4
#define TX_HDCP_AKEY24_BYTE_5    0x12C5
#define TX_HDCP_AKEY24_BYTE_6    0x12C6

#define TX_HDCP_AKEY25_BYTE_0    0x12C8
#define TX_HDCP_AKEY25_BYTE_1    0x12C9
#define TX_HDCP_AKEY25_BYTE_2    0x12CA
#define TX_HDCP_AKEY25_BYTE_3    0x12CB
#define TX_HDCP_AKEY25_BYTE_4    0x12CC
#define TX_HDCP_AKEY25_BYTE_5    0x12CD
#define TX_HDCP_AKEY25_BYTE_6    0x12CE

#define TX_HDCP_AKEY26_BYTE_0    0x12D0
#define TX_HDCP_AKEY26_BYTE_1    0x12D1
#define TX_HDCP_AKEY26_BYTE_2    0x12D2
#define TX_HDCP_AKEY26_BYTE_3    0x12D3
#define TX_HDCP_AKEY26_BYTE_4    0x12D4
#define TX_HDCP_AKEY26_BYTE_5    0x12D5
#define TX_HDCP_AKEY26_BYTE_6    0x12D6

#define TX_HDCP_AKEY27_BYTE_0    0x12D8
#define TX_HDCP_AKEY27_BYTE_1    0x12D9
#define TX_HDCP_AKEY27_BYTE_2    0x12DA
#define TX_HDCP_AKEY27_BYTE_3    0x12DB
#define TX_HDCP_AKEY27_BYTE_4    0x12DC
#define TX_HDCP_AKEY27_BYTE_5    0x12DD
#define TX_HDCP_AKEY27_BYTE_6    0x12DE

#define TX_HDCP_AKEY28_BYTE_0    0x12E0
#define TX_HDCP_AKEY28_BYTE_1    0x12E1
#define TX_HDCP_AKEY28_BYTE_2    0x12E2
#define TX_HDCP_AKEY28_BYTE_3    0x12E3
#define TX_HDCP_AKEY28_BYTE_4    0x12E4
#define TX_HDCP_AKEY28_BYTE_5    0x12E5
#define TX_HDCP_AKEY28_BYTE_6    0x12E6

#define TX_HDCP_AKEY29_BYTE_0    0x12E8
#define TX_HDCP_AKEY29_BYTE_1    0x12E9
#define TX_HDCP_AKEY29_BYTE_2    0x12EA
#define TX_HDCP_AKEY29_BYTE_3    0x12EB
#define TX_HDCP_AKEY29_BYTE_4    0x12EC
#define TX_HDCP_AKEY29_BYTE_5    0x12ED
#define TX_HDCP_AKEY29_BYTE_6    0x12EE

#define TX_HDCP_AKEY30_BYTE_0    0x12F0
#define TX_HDCP_AKEY30_BYTE_1    0x12F1
#define TX_HDCP_AKEY30_BYTE_2    0x12F2
#define TX_HDCP_AKEY30_BYTE_3    0x12F3
#define TX_HDCP_AKEY30_BYTE_4    0x12F4
#define TX_HDCP_AKEY30_BYTE_5    0x12F5
#define TX_HDCP_AKEY30_BYTE_6    0x12F6

#define TX_HDCP_AKEY31_BYTE_0    0x12F8
#define TX_HDCP_AKEY31_BYTE_1    0x12F9
#define TX_HDCP_AKEY31_BYTE_2    0x12FA
#define TX_HDCP_AKEY31_BYTE_3    0x12FB
#define TX_HDCP_AKEY31_BYTE_4    0x12FC
#define TX_HDCP_AKEY31_BYTE_5    0x12FD
#define TX_HDCP_AKEY31_BYTE_6    0x12FE

#define TX_HDCP_AKEY32_BYTE_0    0x1300
#define TX_HDCP_AKEY32_BYTE_1    0x1301
#define TX_HDCP_AKEY32_BYTE_2    0x1302
#define TX_HDCP_AKEY32_BYTE_3    0x1303
#define TX_HDCP_AKEY32_BYTE_4    0x1304
#define TX_HDCP_AKEY32_BYTE_5    0x1305
#define TX_HDCP_AKEY32_BYTE_6    0x1306

#define TX_HDCP_AKEY33_BYTE_0    0x1308
#define TX_HDCP_AKEY33_BYTE_1    0x1309
#define TX_HDCP_AKEY33_BYTE_2    0x130A
#define TX_HDCP_AKEY33_BYTE_3    0x130B
#define TX_HDCP_AKEY33_BYTE_4    0x130C
#define TX_HDCP_AKEY33_BYTE_5    0x130D
#define TX_HDCP_AKEY33_BYTE_6    0x130E

#define TX_HDCP_AKEY34_BYTE_0    0x1310
#define TX_HDCP_AKEY34_BYTE_1    0x1311
#define TX_HDCP_AKEY34_BYTE_2    0x1312
#define TX_HDCP_AKEY34_BYTE_3    0x1313
#define TX_HDCP_AKEY34_BYTE_4    0x1314
#define TX_HDCP_AKEY34_BYTE_5    0x1315
#define TX_HDCP_AKEY34_BYTE_6    0x1316

#define TX_HDCP_AKEY35_BYTE_0    0x1318
#define TX_HDCP_AKEY35_BYTE_1    0x1319
#define TX_HDCP_AKEY35_BYTE_2    0x131A
#define TX_HDCP_AKEY35_BYTE_3    0x131B
#define TX_HDCP_AKEY35_BYTE_4    0x131C
#define TX_HDCP_AKEY35_BYTE_5    0x131D
#define TX_HDCP_AKEY35_BYTE_6    0x131E

#define TX_HDCP_AKEY36_BYTE_0    0x1320
#define TX_HDCP_AKEY36_BYTE_1    0x1321
#define TX_HDCP_AKEY36_BYTE_2    0x1322
#define TX_HDCP_AKEY36_BYTE_3    0x1323
#define TX_HDCP_AKEY36_BYTE_4    0x1324
#define TX_HDCP_AKEY36_BYTE_5    0x1325
#define TX_HDCP_AKEY36_BYTE_6    0x1326

#define TX_HDCP_AKEY37_BYTE_0    0x1328
#define TX_HDCP_AKEY37_BYTE_1    0x1329
#define TX_HDCP_AKEY37_BYTE_2    0x132A
#define TX_HDCP_AKEY37_BYTE_3    0x132B
#define TX_HDCP_AKEY37_BYTE_4    0x132C
#define TX_HDCP_AKEY37_BYTE_5    0x132D
#define TX_HDCP_AKEY37_BYTE_6    0x132E

#define TX_HDCP_AKEY38_BYTE_0    0x1330
#define TX_HDCP_AKEY38_BYTE_1    0x1331
#define TX_HDCP_AKEY38_BYTE_2    0x1332
#define TX_HDCP_AKEY38_BYTE_3    0x1333
#define TX_HDCP_AKEY38_BYTE_4    0x1334
#define TX_HDCP_AKEY38_BYTE_5    0x1335
#define TX_HDCP_AKEY38_BYTE_6    0x1336

#define TX_HDCP_AKEY39_BYTE_0    0x1338
#define TX_HDCP_AKEY39_BYTE_1    0x1339
#define TX_HDCP_AKEY39_BYTE_2    0x133A
#define TX_HDCP_AKEY39_BYTE_3    0x133B
#define TX_HDCP_AKEY39_BYTE_4    0x133C
#define TX_HDCP_AKEY39_BYTE_5    0x133D
#define TX_HDCP_AKEY39_BYTE_6    0x133E


#define TX_HDCP_AKSV_BYTE_0      0x1340
#define TX_HDCP_AKSV_BYTE_1      0x1341
#define TX_HDCP_AKSV_BYTE_2      0x1342
#define TX_HDCP_AKSV_BYTE_3      0x1343
#define TX_HDCP_AKSV_BYTE_4      0x1344

//HDCP REGS
#define TX_HDCP_CTRL             0x1350
#define TX_HDCP_STATUS_1         0x1351
#define TX_HDCP_STATUS_2         0x1352
#define TX_HDCP_INTR_0           0x1353
#define TX_HDCP_TX_AKSV_0        0x1354
#define TX_HDCP_TX_AKSV_1        0x1355
#define TX_HDCP_TX_AKSV_2        0x1356
#define TX_HDCP_TX_AKSV_3        0x1357
#define TX_HDCP_TX_AKSV_4        0x1358
#define TX_HDCP_RX_BKSV_0        0x135C
#define TX_HDCP_RX_BKSV_1        0x135D
#define TX_HDCP_RX_BKSV_2        0x135E
#define TX_HDCP_RX_BKSV_3        0x135F
#define TX_HDCP_RX_BKSV_4        0x1360
#define TX_HDCP_TX_AINFO         0x1361
#define TX_HDCP_RX_BCAPS         0x1362
#define TX_HDCP_RX_BSTATUS_0     0x1364
#define TX_HDCP_RX_BSTATUS_1     0x1365
#define TX_HDCP_TX_AN_0          0x1368
#define TX_HDCP_TX_AN_1          0x1369
#define TX_HDCP_TX_AN_2          0x136A
#define TX_HDCP_TX_AN_3          0x136B
#define TX_HDCP_TX_AN_4          0x136C
#define TX_HDCP_TX_AN_5          0x136D
#define TX_HDCP_TX_AN_6          0x136E
#define TX_HDCP_TX_AN_7          0x136F
#define TX_HDCP_TX_M0_0          0x1370
#define TX_HDCP_TX_M0_1          0x1371
#define TX_HDCP_TX_M0_2          0x1372
#define TX_HDCP_TX_M0_3          0x1373
#define TX_HDCP_TX_M0_4          0x1374
#define TX_HDCP_TX_M0_5          0x1375
#define TX_HDCP_TX_M0_6          0x1376
#define TX_HDCP_TX_M0_7          0x1377
#define TX_HDCP_TX_R0_0          0x1378
#define TX_HDCP_TX_R0_1          0x1379
#define TX_HDCP_RX_R0_0          0x137A
#define TX_HDCP_RX_R0_1          0x137B
#define TX_HDCP_TX_RI_0          0x137C
#define TX_HDCP_TX_RI_1          0x137D
#define TX_HDCP_RX_RI_0          0x137E
#define TX_HDCP_RX_RI_1          0x137F
#define TX_HDCP_TX_PJ            0x1380
#define TX_HDCP_RX_PJ            0x1381
#define TX_HDCP_FIX_CLR_0        0x1384
#define TX_HDCP_FIX_CLR_1        0x1385
#define TX_HDCP_FIX_CLR_2        0x1386
#define TX_HDCP_KINIT_0          0x1388
#define TX_HDCP_KINIT_1          0x1389
#define TX_HDCP_KINIT_2          0x138A
#define TX_HDCP_KINIT_3          0x138B
#define TX_HDCP_KINIT_4          0x138C
#define TX_HDCP_KINIT_5          0x138D
#define TX_HDCP_KINIT_6          0x138E
#define TX_HDCP_BINIT_0          0x1390
#define TX_HDCP_BINIT_1          0x1391
#define TX_HDCP_BINIT_2          0x1392
#define TX_HDCP_BINIT_3          0x1393
#define TX_HDCP_BINIT_4          0x1394
#define TX_HDCP_BINIT_5          0x1395
#define TX_HDCP_BINIT_6          0x1396
#define TX_HDCP_BINIT_7          0x1397
#define TX_HDCP_INTR_CLR         0x1398
#define TX_HDCP_INTR_MASK        0x1399

//------ VOP Registers ------


#define VOP_HDMI_CBLANK_L    0x1800
#define VOP_HDMI_CBLANK_H    0x1801
#define VOP_HDMI_MODE        0x1802
#define VOP_HDMI_SEL         0x1803
#define VOP_HDMI_ALIGN       0x1804
#define VOP_HDMI_RND         0x1805
#define VOP_AHD_SEL          0x1806
#define VOP_AHD_ALIGN        0x1807
#define VOP_AHD_RND          0x1808
#define VOP_ASD_SEL          0x1809
#define VOP_ASD_ALIGN        0x180a
#define VOP_ASD_RND          0x180b
#define VOP_TTL24_SEL        0x180c
#define VOP_TTL30_MODE       0x180d
#define VOP_TTL30_CBLANK_L   0x180e
#define VOP_TTL30_CBLANK_H   0x180f
#define VOP_TTL30_SEL        0x1810
#define VOP_TTL30_ALIGN      0x1811
#define VOP_TTL30_RND        0x1812
#define VOP_DITHER           0x1813
#define VOP_DIT_MIRROR       0x1814
#define VOP_DIT_INP_RES      0x1815
#define VOP_DIT_OUT_RES      0x1816

#define VOP_AHD_C0_L         0x1818
#define VOP_AHD_C0_H         0x1819
#define VOP_AHD_C1_L         0x181a
#define VOP_AHD_C1_H         0x181b
#define VOP_AHD_C2_L         0x181c
#define VOP_AHD_C2_H         0x181d
#define VOP_AHD_C3_L         0x181e
#define VOP_AHD_C3_H         0x181f
#define VOP_AHD_C4_L         0x1820
#define VOP_AHD_C4_H         0x1821
#define VOP_AHD_C5_L         0x1822
#define VOP_AHD_C5_H         0x1823
#define VOP_AHD_C6_L         0x1824
#define VOP_AHD_C6_H         0x1825
#define VOP_AHD_C7_L         0x1826
#define VOP_AHD_C7_H         0x1827
#define VOP_AHD_C8_L         0x1828
#define VOP_AHD_C8_H         0x1829
#define VOP_AHD_A0_L         0x182a
#define VOP_AHD_A0_H         0x182b
#define VOP_AHD_A1_L         0x182c
#define VOP_AHD_A1_H         0x182d
#define VOP_AHD_A2_L         0x182e
#define VOP_AHD_A2_H         0x182f
#define VOP_ASD_C0_L         0x1830
#define VOP_ASD_C0_H         0x1831
#define VOP_ASD_C1_L         0x1832
#define VOP_ASD_C1_H         0x1833
#define VOP_ASD_C2_L         0x1834
#define VOP_ASD_C2_H         0x1835
#define VOP_ASD_C3_L         0x1836
#define VOP_ASD_C3_H         0x1837
#define VOP_ASD_C4_L         0x1838
#define VOP_ASD_C4_H         0x1839
#define VOP_ASD_C5_L         0x183a
#define VOP_ASD_C5_H         0x183b
#define VOP_ASD_C6_L         0x183c
#define VOP_ASD_C6_H         0x183d
#define VOP_ASD_C7_L         0x183e
#define VOP_ASD_C7_H         0x183f
#define VOP_ASD_C8_L         0x1840
#define VOP_ASD_C8_H         0x1841
#define VOP_ASD_A0_L         0x1842
#define VOP_ASD_A0_H         0x1843
#define VOP_ASD_A1_L         0x1844
#define VOP_ASD_A1_H         0x1845
#define VOP_ASD_A2_L         0x1846
#define VOP_ASD_A2_H         0x1847
#define VOP_HDMI_C0_L        0x1848
#define VOP_HDMI_C0_H        0x1849
#define VOP_HDMI_C1_L        0x184a
#define VOP_HDMI_C1_H        0x184b
#define VOP_HDMI_C2_L        0x184c
#define VOP_HDMI_C2_H        0x184d
#define VOP_HDMI_C3_L        0x184e
#define VOP_HDMI_C3_H        0x184f
#define VOP_HDMI_C4_L        0x1850
#define VOP_HDMI_C4_H        0x1851
#define VOP_HDMI_C5_L        0x1852
#define VOP_HDMI_C5_H        0x1853
#define VOP_HDMI_C6_L        0x1854
#define VOP_HDMI_C6_H        0x1855
#define VOP_HDMI_C7_L        0x1856
#define VOP_HDMI_C7_H        0x1857
#define VOP_HDMI_C8_L        0x1858
#define VOP_HDMI_C8_H        0x1859
#define VOP_HDMI_A0_L        0x185a
#define VOP_HDMI_A0_H        0x185b
#define VOP_HDMI_A1_L        0x185c
#define VOP_HDMI_A1_H        0x185d
#define VOP_HDMI_A2_L        0x185e
#define VOP_HDMI_A2_H        0x185f
#define VOP_TTL24_C0_L       0x1860
#define VOP_TTL24_C0_H       0x1861
#define VOP_TTL24_C1_L       0x1862
#define VOP_TTL24_C1_H       0x1863
#define VOP_TTL24_C2_L       0x1864
#define VOP_TTL24_C2_H       0x1865
#define VOP_TTL24_C3_L       0x1866
#define VOP_TTL24_C3_H       0x1867
#define VOP_TTL24_C4_L       0x1868
#define VOP_TTL24_C4_H       0x1869
#define VOP_TTL24_C5_L       0x186a
#define VOP_TTL24_C5_H       0x186b
#define VOP_TTL24_C6_L       0x186c
#define VOP_TTL24_C6_H       0x186d
#define VOP_TTL24_C7_L       0x186e
#define VOP_TTL24_C7_H       0x186f
#define VOP_TTL24_C8_L       0x1870
#define VOP_TTL24_C8_H       0x1871
#define VOP_TTL24_A0_L       0x1872
#define VOP_TTL24_A0_H       0x1873
#define VOP_TTL24_A1_L       0x1874
#define VOP_TTL24_A1_H       0x1875
#define VOP_TTL24_A2_L       0x1876
#define VOP_TTL24_A2_H       0x1877
#define VOP_TTL30_C0_L       0x1878
#define VOP_TTL30_C0_H       0x1879
#define VOP_TTL30_C1_L       0x187a
#define VOP_TTL30_C1_H       0x187b
#define VOP_TTL30_C2_L       0x187c
#define VOP_TTL30_C2_H       0x187d
#define VOP_TTL30_C3_L       0x187e
#define VOP_TTL30_C3_H       0x187f
#define VOP_TTL30_C4_L       0x1880
#define VOP_TTL30_C4_H       0x1881
#define VOP_TTL30_C5_L       0x1882
#define VOP_TTL30_C5_H       0x1883
#define VOP_TTL30_C6_L       0x1884
#define VOP_TTL30_C6_H       0x1885
#define VOP_TTL30_C7_L       0x1886
#define VOP_TTL30_C7_H       0x1887
#define VOP_TTL30_C8_L       0x1888
#define VOP_TTL30_C8_H       0x1889
#define VOP_TTL30_A0_L       0x188a
#define VOP_TTL30_A0_H       0x188b
#define VOP_TTL30_A1_L       0x188c
#define VOP_TTL30_A1_H       0x188d
#define VOP_TTL30_A2_L       0x188e
#define VOP_TTL30_A2_H       0x188f
#define VOP_TTL24_18_24      0x1890

#define VOP_TTL30_TRIG       0x18C0
#define VOP_TTL30_NOF        0x18C1
#define VOP_TTL30_SIG0       0x18C2
#define VOP_TTL30_SIG1       0x18C3
#define VOP_TTL30_SIG2       0x18C4
#define VOP_TTL30_SIG3       0x18C5
#define VOP_TTL30_SIG_ST     0x18C6

#define VOP_TTL24_TRIG       0x18D0
#define VOP_TTL24_NOF        0x18D1
#define VOP_TTL24_SIG0       0x18D2
#define VOP_TTL24_SIG1       0x18D3
#define VOP_TTL24_SIG2       0x18D4
#define VOP_TTL24_SIG3       0x18D5
#define VOP_TTL24_SIG_ST     0x18D6
#define VOP_C656_SATURATE    0x18D7
#define VOP_TTL30_OUT_SEL    0x18DA
#define VOP_TTL24_CBLANK_L   0x18DC
#define VOP_TTL24_CBLANK_H   0x18DD
#define VOP_TTL24_MODE       0x18DE
#define VOP_CLKPOL           0x18DF

#define VOP_HDMI_SIG0       0x18E0
#define VOP_HDMI_SIG1       0x18E1
#define VOP_HDMI_SIG2       0x18E2
#define VOP_HDMI_SIG3       0x18E3
#define VOP_HDMI_SIG_ST     0x18E4
#define VOP_HDMI_TRIG       0x18E5
#define VOP_HDMI_NOF        0x18E6

#define VOP_ASD_SIG_ST     0x18E7
#define VOP_ASD_SIG0       0x18E8
#define VOP_ASD_SIG1       0x18E9
#define VOP_ASD_SIG2       0x18EA
#define VOP_ASD_SIG3       0x18EB
#define VOP_ASD_TRIG       0x18EC
#define VOP_ASD_NOF        0x18ED

#define VOP_AHD_SIG0       0x18F0
#define VOP_AHD_SIG1       0x18F1
#define VOP_AHD_SIG2       0x18F2
#define VOP_AHD_SIG3       0x18F3
#define VOP_AHD_SIG_ST     0x18F4
#define VOP_AHD_TRIG       0x18F5
#define VOP_AHD_NOF        0x18F6
#define OP_FRMT_DT30       0x18F7


//CPCB0
#define CPCB0_DB_CTRL           0x1400
#define CPCB0_MODE              0x1401
#define CPCB0_LWIN              0x1402
#define CPCB0_FT                0x1403
#define CPCB0_VT_L              0x1404
#define CPCB0_VT_H              0x1405
#define CPCB0_HT_L              0x1406
#define CPCB0_HT_H              0x1407
#define CPCB0_XI_L              0x1408
#define CPCB0_XI_H              0x1409
#define CPCB0_YI_L              0x140a
#define CPCB0_YI_H              0x140b
#define CPCB0_VX_L              0x140c
#define CPCB0_VX_H              0x140d
#define CPCB0_FRST_L            0x140e
#define CPCB0_FRST_H            0x140f
#define CPCB0_HS_S_L            0x1410
#define CPCB0_HS_S_H            0x1411
#define CPCB0_HS_E_L            0x1412
#define CPCB0_HS_E_H            0x1413
#define CPCB0_VS_S_L            0x1414
#define CPCB0_VS_S_H            0x1415
#define CPCB0_VS_E_L            0x1416
#define CPCB0_VS_E_H            0x1417
#define CPCB0_P0_SX_L           0x1418
#define CPCB0_P0_SX_H           0x1419
#define CPCB0_P0_EX_L           0x141a
#define CPCB0_P0_EX_H           0x141b
#define CPCB0_P0_SY_L           0x141c
#define CPCB0_P0_SY_H           0x141d
#define CPCB0_P0_EY_L           0x141e
#define CPCB0_P0_EY_H           0x141f
#define CPCB0_P1_SX_L           0x1420
#define CPCB0_P1_SX_H           0x1421
#define CPCB0_P1_EX_L           0x1422
#define CPCB0_P1_EX_H           0x1423
#define CPCB0_P1_SY_L           0x1424
#define CPCB0_P1_SY_H           0x1425
#define CPCB0_P1_EY_L           0x1426
#define CPCB0_P1_EY_H           0x1427
#define CPCB0_P1_CR1_SX_L       0x1428
#define CPCB0_P1_CR1_SX_H       0x1429
#define CPCB0_P1_CR1_EX_L       0x142a
#define CPCB0_P1_CR1_EX_H       0x142b
#define CPCB0_P1_CR1_SY_L       0x142c
#define CPCB0_P1_CR1_SY_H       0x142d
#define CPCB0_P1_CR1_EY_L       0x142e
#define CPCB0_P1_CR1_EY_H       0x142f
#define CPCB0_P1_CR2_SX_L       0x1430
#define CPCB0_P1_CR2_SX_H       0x1431
#define CPCB0_P1_CR2_EX_L       0x1432
#define CPCB0_P1_CR2_EX_H       0x1433
#define CPCB0_P1_CR2_SY_L       0x1434
#define CPCB0_P1_CR2_SY_H       0x1435
#define CPCB0_P1_CR2_EY_L       0x1436
#define CPCB0_P1_CR2_EY_H       0x1437
#define CPCB0_P2_SX_L           0x1438
#define CPCB0_P2_SX_H           0x1439
#define CPCB0_P2_EX_L           0x143a
#define CPCB0_P2_EX_H           0x143b
#define CPCB0_P2_SY_L           0x143c
#define CPCB0_P2_SY_H           0x143d
#define CPCB0_P2_EY_L           0x143e
#define CPCB0_P2_EY_H           0x143f
#define CPCB0_P2_CR1_SX_L       0x1440
#define CPCB0_P2_CR1_SX_H       0x1441
#define CPCB0_P2_CR1_EX_L       0x1442
#define CPCB0_P2_CR1_EX_H       0x1443
#define CPCB0_P2_CR1_SY_L       0x1444
#define CPCB0_P2_CR1_SY_H       0x1445
#define CPCB0_P2_CR1_EY_L       0x1446
#define CPCB0_P2_CR1_EY_H       0x1447
#define CPCB0_P2_CR2_SX_L       0x1448
#define CPCB0_P2_CR2_SX_H       0x1449
#define CPCB0_P2_CR2_EX_L       0x144a
#define CPCB0_P2_CR2_EX_H       0x144b
#define CPCB0_P2_CR2_SY_L       0x144c
#define CPCB0_P2_CR2_SY_H       0x144d
#define CPCB0_P2_CR2_EY_L       0x144e
#define CPCB0_P2_CR2_EY_H       0x144f
#define CPCB0_P3_SX_L           0x1450
#define CPCB0_P3_SX_H           0x1451
#define CPCB0_P3_EX_L           0x1452
#define CPCB0_P3_EX_H           0x1453
#define CPCB0_P3_SY_L           0x1454
#define CPCB0_P3_SY_H           0x1455
#define CPCB0_P3_EY_L           0x1456
#define CPCB0_P3_EY_H           0x1457
#define CPCB0_P3A_SX_L          0x1458
#define CPCB0_P3A_SX_H          0x1459
#define CPCB0_P3A_EX_L          0x145a
#define CPCB0_P3A_EX_H          0x145b
#define CPCB0_P3A_SY_L          0x145c
#define CPCB0_P3A_SY_H          0x145d
#define CPCB0_P3A_EY_L          0x145e
#define CPCB0_P3A_EY_H          0x145f
#define CPCB0_P4_SX_L           0x1460
#define CPCB0_P4_SX_H           0x1461
#define CPCB0_P4_EX_L           0x1462
#define CPCB0_P4_EX_H           0x1463
#define CPCB0_P4_SY_L           0x1464
#define CPCB0_P4_SY_H           0x1465
#define CPCB0_P4_EY_L           0x1466
#define CPCB0_P4_EY_H           0x1467
#define CPCB0_P5_SX_L           0x1468
#define CPCB0_P5_SX_H           0x1469
#define CPCB0_P5_EX_L           0x146a
#define CPCB0_P5_EX_H           0x146b
#define CPCB0_P5_SY_L           0x146c
#define CPCB0_P5_SY_H           0x146d
#define CPCB0_P5_EY_L           0x146e
#define CPCB0_P5_EY_H           0x146f
#define CPCB0_P6_SX_L           0x1470
#define CPCB0_P6_SX_H           0x1471
#define CPCB0_P6_EX_L           0x1472
#define CPCB0_P6_EX_H           0x1473
#define CPCB0_P6_SY_L           0x1474
#define CPCB0_P6_SY_H           0x1475
#define CPCB0_P6_EY_L           0x1476
#define CPCB0_P6_EY_H           0x1477
#define CPCB0_P7_SX_L           0x1478
#define CPCB0_P7_SX_H           0x1479
#define CPCB0_P7_EX_L           0x147A
#define CPCB0_P7_EX_H           0x147B
#define CPCB0_P7_SY_L           0x147C
#define CPCB0_P7_SY_H           0x147D
#define CPCB0_P7_EY_L           0x147E
#define CPCB0_P7_EY_H           0x147F
#define CPCB0_P7A_SX_L          0x1480
#define CPCB0_P7A_SX_H          0x1481
#define CPCB0_P7A_EX_L          0x1482
#define CPCB0_P7A_EX_H          0x1483
#define CPCB0_P7A_SY_L          0x1484
#define CPCB0_P7A_SY_H          0x1485
#define CPCB0_P7A_EY_L          0x1486
#define CPCB0_P7A_EY_H          0x1487
#define CPCB0_VO_BASE_CLR_0     0x1488
#define CPCB0_VO_BASE_CLR_1     0x1489
#define CPCB0_VO_BASE_CLR_2     0x148A
#define CPCB0_VO_WEIGHT         0x148C
#define CPCB0_EE0_CTRL          0x1490
#define CPCB0_EE0_LTIGAIN       0x1491
#define CPCB0_EE0_CTIGAIN       0x1492
#define CPCB0_EE1_CTRL          0x1493
#define CPCB0_EE1_LTIGAIN       0x1494
#define CPCB0_EE1_CTIGAIN       0x1495
#define CPCB0_OSD0_CTRL0        0x1496
#define CPCB0_OSD0_CTRL1        0x1497
#define CPCB0_OSD0_C0_L         0x1498
#define CPCB0_OSD0_C0_H         0x1499
#define CPCB0_OSD0_C1_L         0x149A
#define CPCB0_OSD0_C1_H         0x149B
#define CPCB0_OSD0_C2_L         0x149C
#define CPCB0_OSD0_C2_H         0x149D
#define CPCB0_OSD0_C3_L         0x149E
#define CPCB0_OSD0_C3_H         0x149F
#define CPCB0_OSD0_C4_L         0x14A0
#define CPCB0_OSD0_C4_H         0x14A1
#define CPCB0_OSD0_C5_L         0x14A2
#define CPCB0_OSD0_C5_H         0x14A3
#define CPCB0_OSD0_C6_L         0x14A4
#define CPCB0_OSD0_C6_H         0x14A5
#define CPCB0_OSD0_C7_L         0x14A6
#define CPCB0_OSD0_C7_H         0x14A7
#define CPCB0_OSD0_C8_L         0x14A8
#define CPCB0_OSD0_C8_H         0x14A9
#define CPCB0_OSD0_A0_L         0x14AA
#define CPCB0_OSD0_A0_H         0x14AB
#define CPCB0_OSD0_A1_L         0x14AC
#define CPCB0_OSD0_A1_H         0x14AD
#define CPCB0_OSD0_A2_L         0x14AE
#define CPCB0_OSD0_A2_H         0x14AF
#define CPCB0_OSD1_CTRL0        0x14B0
#define CPCB0_OSD1_CTRL1        0x14B1
#define CPCB0_OSD1_C0_L         0x14B2
#define CPCB0_OSD1_C0_H         0x14B3
#define CPCB0_OSD1_C1_L         0x14B4
#define CPCB0_OSD1_C1_H         0x14B5
#define CPCB0_OSD1_C2_L         0x14B6
#define CPCB0_OSD1_C2_H         0x14B7
#define CPCB0_OSD1_C3_L         0x14B8
#define CPCB0_OSD1_C3_H         0x14B9
#define CPCB0_OSD1_C4_L         0x14BA
#define CPCB0_OSD1_C4_H         0x14BB
#define CPCB0_OSD1_C5_L         0x14BC
#define CPCB0_OSD1_C5_H         0x14BD
#define CPCB0_OSD1_C6_L         0x14BE
#define CPCB0_OSD1_C6_H         0x14BF
#define CPCB0_OSD1_C7_L         0x14C0
#define CPCB0_OSD1_C7_H         0x14C1
#define CPCB0_OSD1_C8_L         0x14C2
#define CPCB0_OSD1_C8_H         0x14C3
#define CPCB0_OSD1_A0_L         0x14C4
#define CPCB0_OSD1_A0_H         0x14C5
#define CPCB0_OSD1_A1_L         0x14C6
#define CPCB0_OSD1_A1_H         0x14C7
#define CPCB0_OSD1_A2_L         0x14C8
#define CPCB0_OSD1_A2_H         0x14C9
#define CPCB0_OSD2_CTRL0        0x14D0
#define CPCB0_OSD2_CTRL1        0x14D1
#define CPCB0_OSD2_C0_L         0x14D2
#define CPCB0_OSD2_C0_H         0x14D3
#define CPCB0_OSD2_C1_L         0x14D4
#define CPCB0_OSD2_C1_H         0x14D5
#define CPCB0_OSD2_C2_L         0x14D6
#define CPCB0_OSD2_C2_H         0x14D7
#define CPCB0_OSD2_C3_L         0x14D8
#define CPCB0_OSD2_C3_H         0x14D9
#define CPCB0_OSD2_C4_L         0x14DA
#define CPCB0_OSD2_C4_H         0x14DB
#define CPCB0_OSD2_C5_L         0x14DC
#define CPCB0_OSD2_C5_H         0x14DD
#define CPCB0_OSD2_C6_L         0x14DE
#define CPCB0_OSD2_C6_H         0x14DF
#define CPCB0_OSD2_C7_L         0x14E0
#define CPCB0_OSD2_C7_H         0x14E1
#define CPCB0_OSD2_C8_L         0x14E2
#define CPCB0_OSD2_C8_H         0x14E3
#define CPCB0_OSD2_A0_L         0x14E4
#define CPCB0_OSD2_A0_H         0x14E5
#define CPCB0_OSD2_A1_L         0x14E6
#define CPCB0_OSD2_A1_H         0x14E7
#define CPCB0_OSD2_A2_L         0x14E8
#define CPCB0_OSD2_A2_H         0x14E9
#define CPCB0_OO_LAY12          0x14EA
#define CPCB0_OO_LAY34          0x14EB
#define CPCB0_OO_FIX_0          0x14EC
#define CPCB0_OO_FIX_1          0x14ED
#define CPCB0_OO_FIX_2          0x14EE
#define CPCB0_OO_FIX0_0         0x14F0
#define CPCB0_OO_FIX0_1         0x14F1
#define CPCB0_OO_FIX0_2         0x14F2
#define CPCB0_OO_FIX1_0         0x14F4
#define CPCB0_OO_FIX1_1         0x14F5
#define CPCB0_OO_FIX1_2         0x14F6
#define CPCB0_OO_FIX2_0         0x14F8
#define CPCB0_OO_FIX2_1         0x14F9
#define CPCB0_OO_FIX2_2         0x14FA
#define CPCB0_OO_FIX3_0         0x14FC
#define CPCB0_OO_FIX3_1         0x14FD
#define CPCB0_OO_FIX3_2         0x14FE
#define CPCB0_OO_CTRL           0x1500
#define CPCB0_OO_P1_AL          0x1501
#define CPCB0_OO_P2_AL          0x1502
#define CPCB0_DB_STAT           0x1503

#define CPCB0_OO_FIX3A_0        0x1504
#define CPCB0_OO_FIX3A_1        0x1505
#define CPCB0_OO_FIX3A_2        0x1506

//--- CPCB0
#define CPCB0_FGG_CTRL          0x1508
#define CPCB0_FGG_GAIN          0x1509
#define CPCB0_FGG_TEMP          0x150A
#define CPCB0_FGG_LTH_L         0x150C
#define CPCB0_FGG_LTH_H         0x150D
#define CPCB0_FGG_HTH_L         0x150E
#define CPCB0_FGG_HTH_H         0x150F

//CPCB0_INT // 1500
#define  CPCB0_INT_CTRL         0x1510
#define  CPCB0_INT_MEMSIZE_L    0x1512
#define  CPCB0_INT_MEMSIZE_H    0x1513
#define  CPCB0_INT_WF_L         0x1514
#define  CPCB0_INT_WF_H         0x1515
#define  CPCB0_INT_FX_L         0x1516
#define  CPCB0_INT_FX_H         0x1517
#define  CPCB0_INT_FY_L         0x1518
#define  CPCB0_INT_FY_H         0x1519
#define  CPCB0_INT_V_S_L        0x151a
#define  CPCB0_INT_V_S_H        0x151b
#define  CPCB0_INT_V_E_L        0x151c
#define  CPCB0_INT_V_E_H        0x151d
#define  CPCB0_INT_H_S_L        0x151e
#define  CPCB0_INT_H_S_H        0x151f
#define  CPCB0_INT_H_E_L        0x1520
#define  CPCB0_INT_H_E_H        0x1521
#define  CPCB0_INT_VX_E_L       0x1522
#define  CPCB0_INT_VX_E_H       0x1523
#define  CPCB0_INT_VX_O_L       0x1524
#define  CPCB0_INT_VX_O_H       0x1525
#define  CPCB0_INT_YBL_L        0x1526
#define  CPCB0_INT_YBL_H        0x1527
#define  CPCB0_INT_CBL_L        0x1528
#define  CPCB0_INT_CBL_H        0x1529
#define  CPCB0_DNS_INT_MODE     0x152a
#define  CPCB0_MISC_CTRL        0x152b

//--CPCB1  1600
#define CPCB1_DB_CTRL           0x1600
#define CPCB1_MODE              0x1601
#define CPCB1_LWIN              0x1602
#define CPCB1_FT                0x1603
#define CPCB1_VT_L              0x1604
#define CPCB1_VT_H              0x1605
#define CPCB1_HT_L              0x1606
#define CPCB1_HT_H              0x1607
#define CPCB1_XI_L              0x1608
#define CPCB1_XI_H              0x1609
#define CPCB1_YI_L              0x160a
#define CPCB1_YI_H              0x160b
#define CPCB1_VX_L              0x160c
#define CPCB1_VX_H              0x160d
#define CPCB1_FRST_L            0x160e
#define CPCB1_FRST_H            0x160f
#define CPCB1_HS_S_L            0x1610
#define CPCB1_HS_S_H            0x1611
#define CPCB1_HS_E_L            0x1612
#define CPCB1_HS_E_H            0x1613
#define CPCB1_VS_S_L            0x1614
#define CPCB1_VS_S_H            0x1615
#define CPCB1_VS_E_L            0x1616
#define CPCB1_VS_E_H            0x1617
#define CPCB1_P0_SX_L           0x1618
#define CPCB1_P0_SX_H           0x1619
#define CPCB1_P0_EX_L           0x161a
#define CPCB1_P0_EX_H           0x161b
#define CPCB1_P0_SY_L           0x161c
#define CPCB1_P0_SY_H           0x161d
#define CPCB1_P0_EY_L           0x161e
#define CPCB1_P0_EY_H           0x161f
#define CPCB1_P1_SX_L           0x1620
#define CPCB1_P1_SX_H           0x1621
#define CPCB1_P1_EX_L           0x1622
#define CPCB1_P1_EX_H           0x1623
#define CPCB1_P1_SY_L           0x1624
#define CPCB1_P1_SY_H           0x1625
#define CPCB1_P1_EY_L           0x1626
#define CPCB1_P1_EY_H           0x1627
#define CPCB1_P1_CR1_SX_L       0x1628
#define CPCB1_P1_CR1_SX_H       0x1629
#define CPCB1_P1_CR1_EX_L       0x162a
#define CPCB1_P1_CR1_EX_H       0x162b
#define CPCB1_P1_CR1_SY_L       0x162c
#define CPCB1_P1_CR1_SY_H       0x162d
#define CPCB1_P1_CR1_EY_L       0x162e
#define CPCB1_P1_CR1_EY_H       0x162f
#define CPCB1_P1_CR2_SX_L       0x1630
#define CPCB1_P1_CR2_SX_H       0x1631
#define CPCB1_P1_CR2_EX_L       0x1632
#define CPCB1_P1_CR2_EX_H       0x1633
#define CPCB1_P1_CR2_SY_L       0x1634
#define CPCB1_P1_CR2_SY_H       0x1635
#define CPCB1_P1_CR2_EY_L       0x1636
#define CPCB1_P1_CR2_EY_H       0x1637
#define CPCB1_P2_SX_L           0x1638
#define CPCB1_P2_SX_H           0x1639
#define CPCB1_P2_EX_L           0x163a
#define CPCB1_P2_EX_H           0x163b
#define CPCB1_P2_SY_L           0x163c
#define CPCB1_P2_SY_H           0x163d
#define CPCB1_P2_EY_L           0x163e
#define CPCB1_P2_EY_H           0x163f
#define CPCB1_P2_CR1_SX_L       0x1640
#define CPCB1_P2_CR1_SX_H       0x1641
#define CPCB1_P2_CR1_EX_L       0x1642
#define CPCB1_P2_CR1_EX_H       0x1643
#define CPCB1_P2_CR1_SY_L       0x1644
#define CPCB1_P2_CR1_SY_H       0x1645
#define CPCB1_P2_CR1_EY_L       0x1646
#define CPCB1_P2_CR1_EY_H       0x1647
#define CPCB1_P2_CR2_SX_L       0x1648
#define CPCB1_P2_CR2_SX_H       0x1649
#define CPCB1_P2_CR2_EX_L       0x164a
#define CPCB1_P2_CR2_EX_H       0x164b
#define CPCB1_P2_CR2_SY_L       0x164c
#define CPCB1_P2_CR2_SY_H       0x164d
#define CPCB1_P2_CR2_EY_L       0x164e
#define CPCB1_P2_CR2_EY_H       0x164f
#define CPCB1_P3_SX_L           0x1650
#define CPCB1_P3_SX_H           0x1651
#define CPCB1_P3_EX_L           0x1652
#define CPCB1_P3_EX_H           0x1653
#define CPCB1_P3_SY_L           0x1654
#define CPCB1_P3_SY_H           0x1655
#define CPCB1_P3_EY_L           0x1656
#define CPCB1_P3_EY_H           0x1657
#define CPCB1_P3A_SX_L          0x1658
#define CPCB1_P3A_SX_H          0x1659
#define CPCB1_P3A_EX_L          0x165a
#define CPCB1_P3A_EX_H          0x165b
#define CPCB1_P3A_SY_L          0x165c
#define CPCB1_P3A_SY_H          0x165d
#define CPCB1_P3A_EY_L          0x165e
#define CPCB1_P3A_EY_H          0x165f
#define CPCB1_P4_SX_L           0x1660
#define CPCB1_P4_SX_H           0x1661
#define CPCB1_P4_EX_L           0x1662
#define CPCB1_P4_EX_H           0x1663
#define CPCB1_P4_SY_L           0x1664
#define CPCB1_P4_SY_H           0x1665
#define CPCB1_P4_EY_L           0x1666
#define CPCB1_P4_EY_H           0x1667
#define CPCB1_P5_SX_L           0x1668
#define CPCB1_P5_SX_H           0x1669
#define CPCB1_P5_EX_L           0x166a
#define CPCB1_P5_EX_H           0x166b
#define CPCB1_P5_SY_L           0x166c
#define CPCB1_P5_SY_H           0x166d
#define CPCB1_P5_EY_L           0x166e
#define CPCB1_P5_EY_H           0x166f
#define CPCB1_P6_SX_L           0x1670
#define CPCB1_P6_SX_H           0x1671
#define CPCB1_P6_EX_L           0x1672
#define CPCB1_P6_EX_H           0x1673
#define CPCB1_P6_SY_L           0x1674
#define CPCB1_P6_SY_H           0x1675
#define CPCB1_P6_EY_L           0x1676
#define CPCB1_P6_EY_H           0x1677
#define CPCB1_P7_SX_L           0x1678
#define CPCB1_P7_SX_H           0x1679
#define CPCB1_P7_EX_L           0x167A
#define CPCB1_P7_EX_H           0x167B
#define CPCB1_P7_SY_L           0x167C
#define CPCB1_P7_SY_H           0x167D
#define CPCB1_P7_EY_L           0x167E
#define CPCB1_P7_EY_H           0x167F
#define CPCB1_P7A_SX_L          0x1680
#define CPCB1_P7A_SX_H          0x1681
#define CPCB1_P7A_EX_L          0x1682
#define CPCB1_P7A_EX_H          0x1683
#define CPCB1_P7A_SY_L          0x1684
#define CPCB1_P7A_SY_H          0x1685
#define CPCB1_P7A_EY_L          0x1686
#define CPCB1_P7A_EY_H          0x1687
#define CPCB1_VO_BASE_CLR_0     0x1688
#define CPCB1_VO_BASE_CLR_1     0x1689
#define CPCB1_VO_BASE_CLR_2     0x168A
#define CPCB1_VO_WEIGHT         0x168F
#define CPCB1_EE0_CTRL          0x1690
#define CPCB1_EE0_LTIGAIN       0x1691
#define CPCB1_EE0_CTIGAIN       0x1692
#define CPCB1_EE1_CTRL          0x1693
#define CPCB1_EE1_LTIGAIN       0x1694
#define CPCB1_EE1_CTIGAIN       0x1695
#define CPCB1_OSD0_CTRL0        0x1696
#define CPCB1_OSD0_CTRL1        0x1697
#define CPCB1_OSD0_C0_L         0x1698
#define CPCB1_OSD0_C0_H         0x1699
#define CPCB1_OSD0_C1_L         0x169A
#define CPCB1_OSD0_C1_H         0x169B
#define CPCB1_OSD0_C2_L         0x169C
#define CPCB1_OSD0_C2_H         0x169D
#define CPCB1_OSD0_C3_L         0x169E
#define CPCB1_OSD0_C3_H         0x169F
#define CPCB1_OSD0_C4_L         0x16A0
#define CPCB1_OSD0_C4_H         0x16A1
#define CPCB1_OSD0_C5_L         0x16A2
#define CPCB1_OSD0_C5_H         0x16A3
#define CPCB1_OSD0_C6_L         0x16A4
#define CPCB1_OSD0_C6_H         0x16A5
#define CPCB1_OSD0_C7_L         0x16A6
#define CPCB1_OSD0_C7_H         0x16A7
#define CPCB1_OSD0_C8_L         0x16A8
#define CPCB1_OSD0_C8_H         0x16A9
#define CPCB1_OSD0_A0_L         0x16AA
#define CPCB1_OSD0_A0_H         0x16AB
#define CPCB1_OSD0_A1_L         0x16AC
#define CPCB1_OSD0_A1_H         0x16AD
#define CPCB1_OSD0_A2_L         0x16AE
#define CPCB1_OSD0_A2_H         0x16AF
#define CPCB1_OSD1_CTRL0        0x16B0
#define CPCB1_OSD1_CTRL1        0x16B1
#define CPCB1_OSD1_C0_L         0x16B2
#define CPCB1_OSD1_C0_H         0x16B3
#define CPCB1_OSD1_C1_L         0x16B4
#define CPCB1_OSD1_C1_H         0x16B5
#define CPCB1_OSD1_C2_L         0x16B6
#define CPCB1_OSD1_C2_H         0x16B7
#define CPCB1_OSD1_C3_L         0x16B8
#define CPCB1_OSD1_C3_H         0x16B9
#define CPCB1_OSD1_C4_L         0x16BA
#define CPCB1_OSD1_C4_H         0x16BB
#define CPCB1_OSD1_C5_L         0x16BC
#define CPCB1_OSD1_C5_H         0x16BD
#define CPCB1_OSD1_C6_L         0x16BE
#define CPCB1_OSD1_C6_H         0x16BF
#define CPCB1_OSD1_C7_L         0x16C0
#define CPCB1_OSD1_C7_H         0x16C1
#define CPCB1_OSD1_C8_L         0x16C2
#define CPCB1_OSD1_C8_H         0x16C3
#define CPCB1_OSD1_A0_L         0x16C4
#define CPCB1_OSD1_A0_H         0x16C5
#define CPCB1_OSD1_A1_L         0x16C6
#define CPCB1_OSD1_A1_H         0x16C7
#define CPCB1_OSD1_A2_L         0x16C8
#define CPCB1_OSD1_A2_H         0x16C9
#define CPCB1_OSD2_CTRL0        0x16D0
#define CPCB1_OSD2_CTRL1        0x16D1
#define CPCB1_OSD2_C0_L         0x16D2
#define CPCB1_OSD2_C0_H         0x16D3
#define CPCB1_OSD2_C1_L         0x16D4
#define CPCB1_OSD2_C1_H         0x16D5
#define CPCB1_OSD2_C2_L         0x16D6
#define CPCB1_OSD2_C2_H         0x16D7
#define CPCB1_OSD2_C3_L         0x16D8
#define CPCB1_OSD2_C3_H         0x16D9
#define CPCB1_OSD2_C4_L         0x16DA
#define CPCB1_OSD2_C4_H         0x16DB
#define CPCB1_OSD2_C5_L         0x16DC
#define CPCB1_OSD2_C5_H         0x16DD
#define CPCB1_OSD2_C6_L         0x16DE
#define CPCB1_OSD2_C6_H         0x16DF
#define CPCB1_OSD2_C7_L         0x16E0
#define CPCB1_OSD2_C7_H         0x16E1
#define CPCB1_OSD2_C8_L         0x16E2
#define CPCB1_OSD2_C8_H         0x16E3
#define CPCB1_OSD2_A0_L         0x16E4
#define CPCB1_OSD2_A0_H         0x16E5
#define CPCB1_OSD2_A1_L         0x16E6
#define CPCB1_OSD2_A1_H         0x16E7
#define CPCB1_OSD2_A2_L         0x16E8
#define CPCB1_OSD2_A2_H         0x16E9
#define CPCB1_OO_LAY12          0x16EA
#define CPCB1_OO_LAY34          0x16EB
#define CPCB1_OO_FIX_0          0x16EC
#define CPCB1_OO_FIX_1          0x16ED
#define CPCB1_OO_FIX_2          0x16EE
#define CPCB1_OO_FIX0_0         0x16F0
#define CPCB1_OO_FIX0_1         0x16F1
#define CPCB1_OO_FIX0_2         0x16F2
#define CPCB1_OO_FIX1_0         0x16F4
#define CPCB1_OO_FIX1_1         0x16F5
#define CPCB1_OO_FIX1_2         0x16F6
#define CPCB1_OO_FIX2_0         0x16F8
#define CPCB1_OO_FIX2_1         0x16F9
#define CPCB1_OO_FIX2_2         0x16FA
#define CPCB1_OO_FIX3_0         0x16FC
#define CPCB1_OO_FIX3_1         0x16FD
#define CPCB1_OO_FIX3_2         0x16FE
#define CPCB1_OO_CTRL           0x1700
#define CPCB1_OO_P1_AL          0x1701
#define CPCB1_OO_P2_AL          0x1702
#define CPCB1_DB_STAT           0x1703
#define CPCB1_OO_FIX3A_0        0x1704
#define CPCB1_OO_FIX3A_1        0x1705
#define CPCB1_OO_FIX3A_2        0x1706


//--- CPCB1
#define CPCB1_FGG_CTRL          0x1708
#define CPCB1_FGG_GAIN          0x1709
#define CPCB1_FGG_TEMP          0x170A
#define CPCB1_FGG_LTH           0x170B
#define CPCB1_FGG_HTH           0x170C

//CPCB0_INT // 1700
#define  CPCB1_INT_CTRL         0x1710
#define  CPCB1_INT_MEMSIZE_L    0x1712
#define  CPCB1_INT_MEMSIZE_H    0x1713
#define  CPCB1_INT_WF_L         0x1714
#define  CPCB1_INT_WF_H         0x1715
#define  CPCB1_INT_FX_L         0x1716
#define  CPCB1_INT_FX_H         0x1717
#define  CPCB1_INT_FY_L         0x1718
#define  CPCB1_INT_FY_H         0x1719
#define  CPCB1_INT_V_S_L        0x171a
#define  CPCB1_INT_V_S_H        0x171b
#define  CPCB1_INT_V_E_L        0x171c
#define  CPCB1_INT_V_E_H        0x171d
#define  CPCB1_INT_H_S_L        0x171e
#define  CPCB1_INT_H_S_H        0x171f
#define  CPCB1_INT_H_E_L        0x1720
#define  CPCB1_INT_H_E_H        0x1721
#define  CPCB1_INT_VX_E_L       0x1722
#define  CPCB1_INT_VX_E_H       0x1723
#define  CPCB1_INT_VX_O_L       0x1724
#define  CPCB1_INT_VX_O_H       0x1725
#define  CPCB1_INT_YBL_L        0x1726
#define  CPCB1_INT_YBL_H        0x1727
#define  CPCB1_INT_CBL_L        0x1728
#define  CPCB1_INT_CBL_H        0x1729
#define  CPCB1_DNS_INT_MODE     0x172a


//--CPCB2  1730
#define CPCB2_DB_CTRL           0x1730
#define CPCB2_MODE              0x1731
#define CPCB2_LWIN              0x1732
#define CPCB2_FT                0x1733
#define CPCB2_VT_L              0x1734
#define CPCB2_VT_H              0x1735
#define CPCB2_HT_L              0x1736
#define CPCB2_HT_H              0x1737
#define CPCB2_XI_L              0x1738
#define CPCB2_XI_H              0x1739
#define CPCB2_YI_L              0x173a
#define CPCB2_YI_H              0x173b
#define CPCB2_VX_L              0x173c
#define CPCB2_VX_H              0x173d
#define CPCB2_FRST_L            0x173e
#define CPCB2_FRST_H            0x173f
#define CPCB2_HS_S_L            0x1740
#define CPCB2_HS_S_H            0x1741
#define CPCB2_HS_E_L            0x1742
#define CPCB2_HS_E_H            0x1743
#define CPCB2_VS_S_L            0x1744
#define CPCB2_VS_S_H            0x1745
#define CPCB2_VS_E_L            0x1746
#define CPCB2_VS_E_H            0x1747
#define CPCB2_P0_SX_L           0x1748
#define CPCB2_P0_SX_H           0x1749
#define CPCB2_P0_EX_L           0x174a
#define CPCB2_P0_EX_H           0x174b
#define CPCB2_P0_SY_L           0x174c
#define CPCB2_P0_SY_H           0x174d
#define CPCB2_P0_EY_L           0x174e
#define CPCB2_P0_EY_H           0x174f
#define CPCB2_P1_SX_L           0x1750
#define CPCB2_P1_SX_H           0x1751
#define CPCB2_P1_EX_L           0x1752
#define CPCB2_P1_EX_H           0x1753
#define CPCB2_P1_SY_L           0x1754
#define CPCB2_P1_SY_H           0x1755
#define CPCB2_P1_EY_L           0x1756
#define CPCB2_P1_EY_H           0x1757
#define CPCB2_P1_CR1_SX_L       0x1758
#define CPCB2_P1_CR1_SX_H       0x1759
#define CPCB2_P1_CR1_EX_L       0x175a
#define CPCB2_P1_CR1_EX_H       0x175b
#define CPCB2_P1_CR1_SY_L       0x175c
#define CPCB2_P1_CR1_SY_H       0x175d
#define CPCB2_P1_CR1_EY_L       0x175e
#define CPCB2_P1_CR1_EY_H       0x175f
#define CPCB2_P1_CR2_SX_L       0x1760
#define CPCB2_P1_CR2_SX_H       0x1761
#define CPCB2_P1_CR2_EX_L       0x1762
#define CPCB2_P1_CR2_EX_H       0x1763
#define CPCB2_P1_CR2_SY_L       0x1764
#define CPCB2_P1_CR2_SY_H       0x1765
#define CPCB2_P1_CR2_EY_L       0x1766
#define CPCB2_P1_CR2_EY_H       0x1767
#define CPCB2_P2_SX_L           0x1768
#define CPCB2_P2_SX_H           0x1769
#define CPCB2_P2_EX_L           0x176a
#define CPCB2_P2_EX_H           0x176b
#define CPCB2_P2_SY_L           0x176c
#define CPCB2_P2_SY_H           0x176d
#define CPCB2_P2_EY_L           0x176e
#define CPCB2_P2_EY_H           0x176f
#define CPCB2_P2_CR1_SX_L       0x1770
#define CPCB2_P2_CR1_SX_H       0x1771
#define CPCB2_P2_CR1_EX_L       0x1772
#define CPCB2_P2_CR1_EX_H       0x1773
#define CPCB2_P2_CR1_SY_L       0x1774
#define CPCB2_P2_CR1_SY_H       0x1775
#define CPCB2_P2_CR1_EY_L       0x1776
#define CPCB2_P2_CR1_EY_H       0x1777
#define CPCB2_P2_CR2_SX_L       0x1778
#define CPCB2_P2_CR2_SX_H       0x1779
#define CPCB2_P2_CR2_EX_L       0x177A
#define CPCB2_P2_CR2_EX_H       0x177B
#define CPCB2_P2_CR2_SY_L       0x177C
#define CPCB2_P2_CR2_SY_H       0x177D
#define CPCB2_P2_CR2_EY_L       0x177E
#define CPCB2_P2_CR2_EY_H       0x177F
#define CPCB2_P4_SX_L           0x1780
#define CPCB2_P4_SX_H           0x1781
#define CPCB2_P4_EX_L           0x1782
#define CPCB2_P4_EX_H           0x1783
#define CPCB2_P4_SY_L           0x1784
#define CPCB2_P4_SY_H           0x1785
#define CPCB2_P4_EY_L           0x1786
#define CPCB2_P4_EY_H           0x1787
#define CPCB2_P5_SX_L           0x1788
#define CPCB2_P5_SX_H           0x1789
#define CPCB2_P5_EX_L           0x178A
#define CPCB2_P5_EX_H           0x178B
#define CPCB2_P5_SY_L           0x1790
#define CPCB2_P5_SY_H           0x1791
#define CPCB2_P5_EY_L           0x1792
#define CPCB2_P5_EY_H           0x1793
#define CPCB2_P6_SX_L           0x1794
#define CPCB2_P6_SX_H           0x1795
#define CPCB2_P6_EX_L           0x1796
#define CPCB2_P6_EX_H           0x1797
#define CPCB2_P6_SY_L           0x1798
#define CPCB2_P6_SY_H           0x1799
#define CPCB2_P6_EY_L           0x179A
#define CPCB2_P6_EY_H           0x179B
#define CPCB2_VO_BASE_CLR_0     0x179C
#define CPCB2_VO_BASE_CLR_1     0x179D
#define CPCB2_VO_BASE_CLR_2     0x179E
#define CPCB2_VO_WEIGHT         0x17A0
#define CPCB2_OSD0_C0_L         0x17A2
#define CPCB2_OSD0_C0_H         0x17A3
#define CPCB2_OSD0_C1_L         0x17A4
#define CPCB2_OSD0_C1_H         0x17A5
#define CPCB2_OSD0_C2_L         0x17A6
#define CPCB2_OSD0_C2_H         0x17A7
#define CPCB2_OSD0_C3_L         0x17A8
#define CPCB2_OSD0_C3_H         0x17A9
#define CPCB2_OSD0_C4_L         0x17AA
#define CPCB2_OSD0_C4_H         0x17AB
#define CPCB2_OSD0_C5_L         0x17AC
#define CPCB2_OSD0_C5_H         0x17AD
#define CPCB2_OSD0_C6_L         0x17AE
#define CPCB2_OSD0_C6_H         0x17AF
#define CPCB2_OSD0_C7_L         0x17B0
#define CPCB2_OSD0_C7_H         0x17B1
#define CPCB2_OSD0_C8_L         0x17B2
#define CPCB2_OSD0_C8_H         0x17B3
#define CPCB2_OSD0_A0_L         0x17B4
#define CPCB2_OSD0_A0_H         0x17B5
#define CPCB2_OSD0_A1_L         0x17B6
#define CPCB2_OSD0_A1_H         0x17B7
#define CPCB2_OSD0_A2_L         0x17B8
#define CPCB2_OSD0_A2_H         0x17B9
#define CPCB2_OO_LAY12          0x17BA
#define CPCB2_OO_LAY34          0x17BB
#define CPCB2_OO_FIX_0          0x17BC
#define CPCB2_OO_FIX_1          0x17BD
#define CPCB2_OO_FIX_2          0x17BE
#define CPCB2_OO_FIX0_0         0x17C0
#define CPCB2_OO_FIX0_1         0x17C1
#define CPCB2_OO_FIX0_2         0x17C2
#define CPCB2_OO_FIX1_0         0x17C4
#define CPCB2_OO_FIX1_1         0x17C5
#define CPCB2_OO_FIX1_2         0x17C6
#define CPCB2_OO_FIX2_0         0x17C8
#define CPCB2_OO_FIX2_1         0x17C9
#define CPCB2_OO_FIX2_2         0x17CA
#define CPCB2_OO_CTRL           0x17CC
#define CPCB2_OO_P1_AL          0x17CD
#define CPCB2_OO_P2_AL          0x17CE
#define CPCB2_DB_STAT           0x17CF
#define CPCB2_OSD0_CTRL0        0x17D0
#define CPCB2_OSD0_CTRL1        0x17D1

//CMU REGS
#define CMU_ICSC_M_C0_L                  0x01A00
#define CMU_ICSC_M_C0_H                  0x01A01
#define CMU_ICSC_M_C1_L                  0x01A02
#define CMU_ICSC_M_C1_H                  0x01A03
#define CMU_ICSC_M_C2_L                  0x01A04
#define CMU_ICSC_M_C2_H                  0x01A05
#define CMU_ICSC_M_C3_L                  0x01A06
#define CMU_ICSC_M_C3_H                  0x01A07
#define CMU_ICSC_M_C4_L                  0x01A08
#define CMU_ICSC_M_C4_H                  0x01A09
#define CMU_ICSC_M_C5_L                  0x01A0a
#define CMU_ICSC_M_C5_H                  0x01A0b
#define CMU_ICSC_M_C6_L                  0x01A0c
#define CMU_ICSC_M_C6_H                  0x01A0d
#define CMU_ICSC_M_C7_L                  0x01A0e
#define CMU_ICSC_M_C7_H                  0x01A0f
#define CMU_ICSC_M_C8_L                  0x01A10
#define CMU_ICSC_M_C8_H                  0x01A11

#define CMU_ICSC_P_C0_L                  0x01A12
#define CMU_ICSC_P_C0_H                  0x01A13
#define CMU_ICSC_P_C1_L                  0x01A14
#define CMU_ICSC_P_C1_H                  0x01A15
#define CMU_ICSC_P_C2_L                  0x01A16
#define CMU_ICSC_P_C2_H                  0x01A17
#define CMU_ICSC_P_C3_L                  0x01A18
#define CMU_ICSC_P_C3_H                  0x01A19
#define CMU_ICSC_P_C4_L                  0x01A1a
#define CMU_ICSC_P_C4_H                  0x01A1b
#define CMU_ICSC_P_C5_L                  0x01A1c
#define CMU_ICSC_P_C5_H                  0x01A1d
#define CMU_ICSC_P_C6_L                  0x01A1e
#define CMU_ICSC_P_C6_H                  0x01A1f
#define CMU_ICSC_P_C7_L                  0x01A20
#define CMU_ICSC_P_C7_H                  0x01A21
#define CMU_ICSC_P_C8_L                  0x01A22
#define CMU_ICSC_P_C8_H                  0x01A23

#define CMU_ICSC_M_O1_0                  0x01A24
#define CMU_ICSC_M_O1_1                  0x01A25
#define CMU_ICSC_M_O1_2                  0x01A26

#define CMU_ICSC_M_O2_0                  0x01A28
#define CMU_ICSC_M_O2_1                  0x01A29
#define CMU_ICSC_M_O2_2                  0x01A2a

#define CMU_ICSC_M_O3_0                  0x01A2c
#define CMU_ICSC_M_O3_1                  0x01A2d
#define CMU_ICSC_M_O3_2                  0x01A2e

#define CMU_ICSC_P_O1_0                  0x01A30
#define CMU_ICSC_P_O1_1                  0x01A31
#define CMU_ICSC_P_O1_2                  0x01A32

#define CMU_ICSC_P_O2_0                  0x01A34
#define CMU_ICSC_P_O2_1                  0x01A35
#define CMU_ICSC_P_O2_2                  0x01A36

#define CMU_ICSC_P_O3_0                  0x01A38
#define CMU_ICSC_P_O3_1                  0x01A39
#define CMU_ICSC_P_O3_2                  0x01A3a

#define CMU_FTDC_M_EN                    0x01A3c
#define CMU_FTDC_P_EN                    0x01A3d
#define CMU_FTDC_INLOW_L                 0x01A40
#define CMU_FTDC_INLOW_H                 0x01A41
#define CMU_FTDC_INHIGH_L                0x01A42
#define CMU_FTDC_INHIGH_H                0x01A43
#define CMU_FTDC_OUTLOW_L                0x01A44
#define CMU_FTDC_OUTLOW_H                0x01A45
#define CMU_FTDC_OUTHIGH_L               0x01A46
#define CMU_FTDC_OUTHIGH_H               0x01A47
#define CMU_FTDC_YLOW                    0x01A48
#define CMU_FTDC_YHIGH                   0x01A49
#define CMU_FTDC_CH1                     0x01A4a
#define CMU_FTDC_CH2_L                   0x01A4c
#define CMU_FTDC_CH2_H                   0x01A4d
#define CMU_FTDC_CH3_L                   0x01A4e
#define CMU_FTDC_CH3_H                   0x01A4f
#define CMU_FTDC_1_C00                   0x01A50
#define CMU_FTDC_2_C00                   0x01A51
#define CMU_FTDC_3_C00                   0x01A52
#define CMU_FTDC_4_C00                   0x01A53
#define CMU_FTDC_5_C00                   0x01A54
#define CMU_FTDC_6_C00                   0x01A55
#define CMU_FTDC_1_C01                   0x01A56
#define CMU_FTDC_2_C01                   0x01A57
#define CMU_FTDC_3_C01                   0x01A58
#define CMU_FTDC_4_C01                   0x01A59
#define CMU_FTDC_5_C01                   0x01A5a
#define CMU_FTDC_6_C01                   0x01A5b
#define CMU_FTDC_1_C10                   0x01A5c
#define CMU_FTDC_2_C10                   0x01A5d
#define CMU_FTDC_3_C10                   0x01A5e
#define CMU_FTDC_4_C10                   0x01A5f
#define CMU_FTDC_5_C10                   0x01A60
#define CMU_FTDC_6_C10                   0x01A61
#define CMU_FTDC_1_C11                   0x01A62
#define CMU_FTDC_2_C11                   0x01A63
#define CMU_FTDC_3_C11                   0x01A64
#define CMU_FTDC_4_C11                   0x01A65
#define CMU_FTDC_5_C11                   0x01A66
#define CMU_FTDC_6_C11                   0x01A67
#define CMU_FTDC_1_OFF00                 0x01A68
#define CMU_FTDC_2_OFF00                 0x01A69
#define CMU_FTDC_3_OFF00                 0x01A6a
#define CMU_FTDC_4_OFF00                 0x01A6b
#define CMU_FTDC_5_OFF00                 0x01A6c
#define CMU_FTDC_6_OFF00                 0x01A6d
#define CMU_FTDC_1_OFF10                 0x01A6e
#define CMU_FTDC_2_OFF10                 0x01A6f
#define CMU_FTDC_3_OFF10                 0x01A70
#define CMU_FTDC_4_OFF10                 0x01A71
#define CMU_FTDC_5_OFF10                 0x01A72
#define CMU_FTDC_6_OFF10                 0x01A73
#define CMU_PIXVAL_M_EN                  0x01A74
#define CMU_PIXVAL_P_EN                  0x01A75

#define CMU_HS_M_EN                      0x1A81
#define CMU_HS_M_AX1_L                   0x1A82
#define CMU_HS_M_AX1_H                   0x1A83
#define CMU_HS_M_AX2_L                   0x1A84
#define CMU_HS_M_AX2_H                   0x1A85
#define CMU_HS_M_AX3_L                   0x1A86
#define CMU_HS_M_AX3_H                   0x1A87
#define CMU_HS_M_AX4_L                   0x1A88
#define CMU_HS_M_AX4_H                   0x1A89
#define CMU_HS_M_AX5_L                   0x1A8A
#define CMU_HS_M_AX5_H                   0x1A8B
#define CMU_HS_M_AX6_L                   0x1A8C
#define CMU_HS_M_AX6_H                   0x1A8D
#define CMU_HS_M_AX7_L                   0x1A8E
#define CMU_HS_M_AX7_H                   0x1A8F
#define CMU_HS_M_AX8_L                   0x1A90
#define CMU_HS_M_AX8_H                   0x1A91
#define CMU_HS_M_AX9_L                   0x1A92
#define CMU_HS_M_AX9_H                   0x1A93
#define CMU_HS_M_AX10_L                  0x1A94
#define CMU_HS_M_AX10_H                  0x1A95
#define CMU_HS_M_AX11_L                  0x1A96
#define CMU_HS_M_AX11_H                  0x1A97
#define CMU_HS_M_AX12_L                  0x1A98
#define CMU_HS_M_AX12_H                  0x1A99
#define CMU_HS_M_AX13_L                  0x1A9A
#define CMU_HS_M_AX13_H                  0x1A9B
#define CMU_HS_M_AX14_L                  0x1A9C
#define CMU_HS_M_AX14_H                  0x1A9D
#define CMU_HS_M_H1                      0x1A9E
#define CMU_HS_M_H2                      0x1A9F
#define CMU_HS_M_H3                      0x1AA0
#define CMU_HS_M_H4                      0x1AA1
#define CMU_HS_M_H5                      0x1AA2
#define CMU_HS_M_H6                      0x1AA3
#define CMU_HS_M_H7                      0x1AA4
#define CMU_HS_M_H8                      0x1AA5
#define CMU_HS_M_H9                      0x1AA6
#define CMU_HS_M_H10                     0x1AA7
#define CMU_HS_M_H11                     0x1AA8
#define CMU_HS_M_H12                     0x1AA9
#define CMU_HS_M_H13                     0x1AAA
#define CMU_HS_M_H14                     0x1AAB
#define CMU_HS_M_S1                      0x1AAC
#define CMU_HS_M_S2                      0x1AAD
#define CMU_HS_M_S3                      0x1AAE
#define CMU_HS_M_S4                      0x1AAF
#define CMU_HS_M_S5                      0x1AB0
#define CMU_HS_M_S6                      0x1AB1
#define CMU_HS_M_S7                      0x1AB2
#define CMU_HS_M_S8                      0x1AB3
#define CMU_HS_M_S9                      0x1AB4
#define CMU_HS_M_S10                     0x1AB5
#define CMU_HS_M_S11                     0x1AB6
#define CMU_HS_M_S12                     0x1AB7
#define CMU_HS_M_S13                     0x1AB8
#define CMU_HS_M_S14                     0x1AB9
#define CMU_HS_M_GL                      0x1ABA
#define CMU_HS_M_MAXSAT_RGBY_L           0x1ABC
#define CMU_HS_M_MAXSAT_RGBY_H           0x1ABD
#define CMU_HS_M_MAXSAT_RCR_L            0x1ABE
#define CMU_HS_M_MAXSAT_RCR_H            0x1ABF
#define CMU_HS_M_MAXSAT_RCB_L            0x1AC0
#define CMU_HS_M_MAXSAT_RCB_H            0x1AC1
#define CMU_HS_M_MAXSAT_GCR_L            0x1AC2
#define CMU_HS_M_MAXSAT_GCR_H            0x1AC3
#define CMU_HS_M_MAXSAT_GCB_L            0x1AC4
#define CMU_HS_M_MAXSAT_GCB_H            0x1AC5
#define CMU_HS_M_MAXSAT_BCR_L            0x1AC6
#define CMU_HS_M_MAXSAT_BCR_H            0x1AC7
#define CMU_HS_M_MAXSAT_BCB_L            0x1AC8
#define CMU_HS_M_MAXSAT_BCB_H            0x1AC9
#define CMU_HS_M_MAXSAT_ROFF_L           0x1ACA
#define CMU_HS_M_MAXSAT_ROFF_H           0x1ACB
#define CMU_HS_M_MAXSAT_GOFF_L           0x1ACC
#define CMU_HS_M_MAXSAT_GOFF_H           0x1ACD
#define CMU_HS_M_MAXSAT_BOFF_L           0x1ACE
#define CMU_HS_M_MAXSAT_BOFF_H           0x1ACF
#define CMU_HS_M_MAXSAT_CTRL             0x1AD0
#define CMU_HS_M_MAXSAT_XX_L             0x1AD2
#define CMU_HS_M_MAXSAT_XX_H             0x1AD3
#define CMU_HS_M_MAXSAT_YY_L             0x1AD4
#define CMU_HS_M_MAXSAT_YY_H             0x1AD5
#define CMU_HS_M_MAXSAT_ZZ_L             0x1AD6
#define CMU_HS_M_MAXSAT_ZZ_H             0x1AD7
#define CMU_HS_M_MAXSAT_KXX              0x1AD8
#define CMU_HS_M_MAXSAT_KYY              0x1AD9
#define CMU_HS_M_MAXSAT_KZZ              0x1ADA
#define CMU_HS_M_MAXSAT_M00_L            0x1ADC
#define CMU_HS_M_MAXSAT_M00_H            0x1ADD
#define CMU_HS_M_MAXSAT_M01_L            0x1ADE
#define CMU_HS_M_MAXSAT_M01_H            0x1ADF
#define CMU_HS_M_MAXSAT_M02_L            0x1AE0
#define CMU_HS_M_MAXSAT_M02_H            0x1AE1
#define CMU_HS_M_MAXSAT_M10_L            0x1AE2
#define CMU_HS_M_MAXSAT_M10_H            0x1AE3
#define CMU_HS_M_MAXSAT_M11_L            0x1AE4
#define CMU_HS_M_MAXSAT_M11_H            0x1AE5
#define CMU_HS_M_MAXSAT_M12_L            0x1AE6
#define CMU_HS_M_MAXSAT_M12_H            0x1AE7
#define CMU_HS_M_MAXSAT_M20_L            0x1AE8
#define CMU_HS_M_MAXSAT_M20_H            0x1AE9
#define CMU_HS_M_MAXSAT_M21_L            0x1AEA
#define CMU_HS_M_MAXSAT_M21_H            0x1AEB
#define CMU_HS_M_MAXSAT_M22_L            0x1AEC
#define CMU_HS_M_MAXSAT_M22_H            0x1AED
#define CMU_HS_M_MAXSAT_ALPHA            0x1AEE
#define CMU_HS_M_MAXSAT_CST              0x1AEF

#define CMU_HS_P_EN                      0x1AF1
#define CMU_HS_P_AX1_L                   0x1AF2
#define CMU_HS_P_AX1_H                   0x1AF3
#define CMU_HS_P_AX2_L                   0x1AF4
#define CMU_HS_P_AX2_H                   0x1AF5
#define CMU_HS_P_AX3_L                   0x1AF6
#define CMU_HS_P_AX3_H                   0x1AF7
#define CMU_HS_P_AX4_L                   0x1AF8
#define CMU_HS_P_AX4_H                   0x1AF9
#define CMU_HS_P_AX5_L                   0x1AFA
#define CMU_HS_P_AX5_H                   0x1AFB
#define CMU_HS_P_AX6_L                   0x1AFC
#define CMU_HS_P_AX6_H                   0x1AFD
#define CMU_HS_P_AX7_L                   0x1AFE
#define CMU_HS_P_AX7_H                   0x1AFF
#define CMU_HS_P_AX8_L                   0x1B00
#define CMU_HS_P_AX8_H                   0x1B01
#define CMU_HS_P_AX9_L                   0x1B02
#define CMU_HS_P_AX9_H                   0x1B03
#define CMU_HS_P_AX10_L                  0x1B04
#define CMU_HS_P_AX10_H                  0x1B05
#define CMU_HS_P_AX11_L                  0x1B06
#define CMU_HS_P_AX11_H                  0x1B07
#define CMU_HS_P_AX12_L                  0x1B08
#define CMU_HS_P_AX12_H                  0x1B09
#define CMU_HS_P_AX13_L                  0x1B0A
#define CMU_HS_P_AX13_H                  0x1B0B
#define CMU_HS_P_AX14_L                  0x1B0C
#define CMU_HS_P_AX14_H                  0x1B0D
#define CMU_HS_P_H1                      0x1B0E
#define CMU_HS_P_H2                      0x1B0F
#define CMU_HS_P_H3                      0x1B10
#define CMU_HS_P_H4                      0x1B11
#define CMU_HS_P_H5                      0x1B12
#define CMU_HS_P_H6                      0x1B13
#define CMU_HS_P_H7                      0x1B14
#define CMU_HS_P_H8                      0x1B15
#define CMU_HS_P_H9                      0x1B16
#define CMU_HS_P_H10                     0x1B17
#define CMU_HS_P_H11                     0x1B18
#define CMU_HS_P_H12                     0x1B19
#define CMU_HS_P_H13                     0x1B1A
#define CMU_HS_P_H14                     0x1B1B
#define CMU_HS_P_S1                      0x1B1C
#define CMU_HS_P_S2                      0x1B1D
#define CMU_HS_P_S3                      0x1B1E
#define CMU_HS_P_S4                      0x1B1F
#define CMU_HS_P_S5                      0x1B20
#define CMU_HS_P_S6                      0x1B21
#define CMU_HS_P_S7                      0x1B22
#define CMU_HS_P_S8                      0x1B23
#define CMU_HS_P_S9                      0x1B24
#define CMU_HS_P_S10                     0x1B25
#define CMU_HS_P_S11                     0x1B26
#define CMU_HS_P_S12                     0x1B27
#define CMU_HS_P_S13                     0x1B28
#define CMU_HS_P_S14                     0x1B29
#define CMU_HS_P_GL                      0x1B2A
#define CMU_HS_P_MAXSAT_RGBY_L           0x1B2C
#define CMU_HS_P_MAXSAT_RGBY_H           0x1B2D
#define CMU_HS_P_MAXSAT_RCR_L            0x1B2E
#define CMU_HS_P_MAXSAT_RCR_H            0x1B2F
#define CMU_HS_P_MAXSAT_RCB_L            0x1B30
#define CMU_HS_P_MAXSAT_RCB_H            0x1B31
#define CMU_HS_P_MAXSAT_GCR_L            0x1B32
#define CMU_HS_P_MAXSAT_GCR_H            0x1B33
#define CMU_HS_P_MAXSAT_GCB_L            0x1B34
#define CMU_HS_P_MAXSAT_GCB_H            0x1B35
#define CMU_HS_P_MAXSAT_BCR_L            0x1B36
#define CMU_HS_P_MAXSAT_BCR_H            0x1B37
#define CMU_HS_P_MAXSAT_BCB_L            0x1B38
#define CMU_HS_P_MAXSAT_BCB_H            0x1B39
#define CMU_HS_P_MAXSAT_ROFF_L           0x1B3A
#define CMU_HS_P_MAXSAT_ROFF_H           0x1B3B
#define CMU_HS_P_MAXSAT_GOFF_L           0x1B3C
#define CMU_HS_P_MAXSAT_GOFF_H           0x1B3D
#define CMU_HS_P_MAXSAT_BOFF_L           0x1B3E
#define CMU_HS_P_MAXSAT_BOFF_H           0x1B3F
#define CMU_HS_P_MAXSAT_CTRL 	         0x1B40
#define CMU_HS_P_MAXSAT_XX_L             0x1B42
#define CMU_HS_P_MAXSAT_XX_H             0x1B43
#define CMU_HS_P_MAXSAT_YY_L             0x1B44
#define CMU_HS_P_MAXSAT_YY_H             0x1B45
#define CMU_HS_P_MAXSAT_ZZ_L             0x1B46
#define CMU_HS_P_MAXSAT_ZZ_H             0x1B47
#define CMU_HS_P_MAXSAT_KXX              0x1B48
#define CMU_HS_P_MAXSAT_KYY              0x1B49
#define CMU_HS_P_MAXSAT_KZZ              0x1B4a
#define CMU_HS_P_MAXSAT_M00_L            0x1B4C
#define CMU_HS_P_MAXSAT_M00_H            0x1B4D
#define CMU_HS_P_MAXSAT_M01_L            0x1B4E
#define CMU_HS_P_MAXSAT_M01_H            0x1B4F
#define CMU_HS_P_MAXSAT_M02_L            0x1B50
#define CMU_HS_P_MAXSAT_M02_H            0x1B51
#define CMU_HS_P_MAXSAT_M10_L            0x1B52
#define CMU_HS_P_MAXSAT_M10_H            0x1B53
#define CMU_HS_P_MAXSAT_M11_L            0x1B54
#define CMU_HS_P_MAXSAT_M11_H            0x1B55
#define CMU_HS_P_MAXSAT_M12_L            0x1B56
#define CMU_HS_P_MAXSAT_M12_H            0x1B57
#define CMU_HS_P_MAXSAT_M20_L            0x1B58
#define CMU_HS_P_MAXSAT_M20_H            0x1B59
#define CMU_HS_P_MAXSAT_M21_L            0x1B5A
#define CMU_HS_P_MAXSAT_M21_H            0x1B5B
#define CMU_HS_P_MAXSAT_M22_L            0x1B5C
#define CMU_HS_P_MAXSAT_M22_H            0x1B5D
#define CMU_HS_P_MAXSAT_ALPHA            0x1B5E
#define CMU_HS_P_MAXSAT_CST              0x1B5F

#define CMU_ICR_DEGAMMA_CTRL             0x1B70
#define CMU_ICR_DEGAMMA_HCTRL            0x1B71
#define CMU_ICR_DEGAMMA_HADDR_L          0x1B72
#define CMU_ICR_DEGAMMA_HADDR_H          0x1B73
#define CMU_ICR_DEGAMMA_HDATA_H_B        0x1B74
#define CMU_ICR_DEGAMMA_HDATA_H_G        0x1B75
#define CMU_ICR_DEGAMMA_HDATA_H_R        0x1B76
#define CMU_ICR_DEGAMMA_HDATA_L          0x1B77
#define CMU_ICR_DEGAMMA_LDATA            0x1B78
#define CMU_ICR_GAMUT_CTRL               0x1B79
#define CMU_ICR_GAMUT_HCTRL              0x1B7A
#define CMU_ICR_GAMUT_HADDR_L            0x1B7C
#define CMU_ICR_GAMUT_HADDR_H            0x1B7D
#define CMU_ICR_GAMUTS_HDATA_H           0x1B7E
#define CMU_ICR_GAMUTD_HDATA_H           0x1B7F
#define CMU_ICR_GAMUTSD_HDATA_L          0x1B80
#define CMU_ICR_CHROMA_TYPE_CTRL         0x1B81
#define CMU_ICR_CHROMA_TYPE_HCTRL        0x1B82
#define CMU_ICR_CHROMA_TYPE_HADDR_L      0x1B84
#define CMU_ICR_CHROMA_TYPE_HADDR_H      0x1B85
#define CMU_ICR_CHROMA_TYPE_HDATA_L      0x1B86
#define CMU_ICR_CHROMA_TYPE_HDATA_H      0x1B87

#define CMU_GCSC_M_C0_L                  0x1B96
#define CMU_GCSC_M_C0_H                  0x1B97
#define CMU_GCSC_M_C1_L                  0x1B98
#define CMU_GCSC_M_C1_H                  0x1B99
#define CMU_GCSC_M_C2_L                  0x1B9A
#define CMU_GCSC_M_C2_H                  0x1B9B
#define CMU_GCSC_M_C3_L                  0x1B9C
#define CMU_GCSC_M_C3_H                  0x1B9D
#define CMU_GCSC_M_C4_L                  0x1B9E
#define CMU_GCSC_M_C4_H                  0x1B9F
#define CMU_GCSC_M_C5_L                  0x1BA0
#define CMU_GCSC_M_C5_H                  0x1BA1
#define CMU_GCSC_M_C6_L                  0x1BA2
#define CMU_GCSC_M_C6_H                  0x1BA3
#define CMU_GCSC_M_C7_L                  0x1BA4
#define CMU_GCSC_M_C7_H                  0x1BA5
#define CMU_GCSC_M_C8_L                  0x1BA6
#define CMU_GCSC_M_C8_H                  0x1BA7

#define CMU_GCSC_P_C0_L                  0x1BA8
#define CMU_GCSC_P_C0_H                  0x1BA9
#define CMU_GCSC_P_C1_L                  0x1BAA
#define CMU_GCSC_P_C1_H                  0x1BAB
#define CMU_GCSC_P_C2_L                  0x1BAC
#define CMU_GCSC_P_C2_H                  0x1BAD
#define CMU_GCSC_P_C3_L                  0x1BAE
#define CMU_GCSC_P_C3_H                  0x1BAF
#define CMU_GCSC_P_C4_L                  0x1BB0
#define CMU_GCSC_P_C4_H                  0x1BB1
#define CMU_GCSC_P_C5_L                  0x1BB2
#define CMU_GCSC_P_C5_H                  0x1BB3
#define CMU_GCSC_P_C6_L                  0x1BB4
#define CMU_GCSC_P_C6_H                  0x1BB5
#define CMU_GCSC_P_C7_L                  0x1BB6
#define CMU_GCSC_P_C7_H                  0x1BB7
#define CMU_GCSC_P_C8_L                  0x1BB8
#define CMU_GCSC_P_C8_H                  0x1BB9

#define CMU_GCSC_M_O1_0                  0x1BBC
#define CMU_GCSC_M_O1_1                  0x1BBD
#define CMU_GCSC_M_O1_2                  0x1BBE

#define CMU_GCSC_M_O2_0                  0x1BC0
#define CMU_GCSC_M_O2_1                  0x1BC1
#define CMU_GCSC_M_O2_2                  0x1BC2

#define CMU_GCSC_M_O3_0                  0x1BC4
#define CMU_GCSC_M_O3_1                  0x1BC5
#define CMU_GCSC_M_O3_2                  0x1BC6

#define CMU_GCSC_P_O1_0                  0x1BC8
#define CMU_GCSC_P_O1_1                  0x1BC9
#define CMU_GCSC_P_O1_2                  0x1BCA

#define CMU_GCSC_P_O2_0                  0x1BCC
#define CMU_GCSC_P_O2_1                  0x1BCD
#define CMU_GCSC_P_O2_2                  0x1BCE

#define CMU_GCSC_P_O3_0                  0x1BD0
#define CMU_GCSC_P_O3_1                  0x1BD1
#define CMU_GCSC_P_O3_2                  0x1BD2

#define CMU_GAMMA_CTRL                   0x1BD4
#define CMU_GAMMA_HCTRL                  0x1BD5
#define CMU_GAMMA_HADDR_L                0x1BD6
#define CMU_GAMMA_HADDR_H                0x1BD7
#define CMU_GAMMA_LDATA                  0x1BD8
#define CMU_GAMMA_HDATA_L                0x1BDA
#define CMU_GAMMA_HDATA_H_R              0x1BDB
#define CMU_GAMMA_HDATA_H_G              0x1BDC
#define CMU_GAMMA_HDATA_H_B              0x1BDD


#define CMU_BR_M_EN                      0x01BF0
#define CMU_BR_M_TH1_L                   0x01BF2
#define CMU_BR_M_TH1_H                   0x01BF3
#define CMU_BR_M_TH2_L                   0x01BF4
#define CMU_BR_M_TH2_H                   0x01BF5
#define CMU_BR_P_EN                      0x01BF6
#define CMU_BR_P_TH1_L                   0x01BF8
#define CMU_BR_P_TH1_H                   0x01BF9
#define CMU_BR_P_TH2_L                   0x01BFA
#define CMU_BR_P_TH2_H                   0x01BFB

#define CMU_ACE_M_EN                     0x01C00
#define CMU_ACE_M_WFG1                   0x01C04
#define CMU_ACE_M_WFG2                   0x01C05
#define CMU_ACE_M_WFG3                   0x01C06
#define CMU_ACE_M_MS1                    0x01C08
#define CMU_ACE_M_MS2                    0x01C09
#define CMU_ACE_M_MS3                    0x01C0A
#define CMU_ACE_M_TH0                    0x01C0C
#define CMU_ACE_M_TH1                    0x01C0D
#define CMU_ACE_M_TH2                    0x01C0E
#define CMU_ACE_M_TH3                    0x01C0F
#define CMU_ACE_M_TH4                    0x01C10
#define CMU_ACE_M_TH5                    0x01C11
#define CMU_ACE_M_OP0_L                  0x01C12
#define CMU_ACE_M_OP0_H                  0x01C13
#define CMU_ACE_M_OP5_L                  0x01C14
#define CMU_ACE_M_OP5_H                  0x01C15
#define CMU_ACE_M_GB2                    0x01C16
#define CMU_ACE_M_GB3                    0x01C17
#define CMU_ACE_P_EN                     0x01C18
#define CMU_ACE_P_WFG1                   0x01C1C
#define CMU_ACE_P_WFG2                   0x01C1D
#define CMU_ACE_P_WFG3                   0x01C1E
#define CMU_ACE_P_MS1                    0x01C20
#define CMU_ACE_P_MS2                    0x01C21
#define CMU_ACE_P_MS3                    0x01C22
#define CMU_ACE_P_TH0                    0x01C24
#define CMU_ACE_P_TH1                    0x01C25
#define CMU_ACE_P_TH2                    0x01C26
#define CMU_ACE_P_TH3                    0x01C27
#define CMU_ACE_P_TH4                    0x01C28
#define CMU_ACE_P_TH5                    0x01C29
#define CMU_ACE_P_OP0_L                  0x01C2A
#define CMU_ACE_P_OP0_H                  0x01C2B
#define CMU_ACE_P_OP5_L                  0x01C2C
#define CMU_ACE_P_OP5_H                  0x01C2D
#define CMU_ACE_P_GB2                    0x01C2E
#define CMU_ACE_P_GB3                    0x01C2F

// -- 1D00 for Analog
#define DIG_OFF_XTAL_OSC    0x1D00
#define SU_BOOST_XTAL_OSC   0x1D01
#define WINSEL_XTAL_OSC     0x1D02
#define BWSEL_XTAL_OSC      0x1D03
#define ISEL_XTAL_OSC       0x1D04
#define ON_MODE_XTAL_OSC    0x1D05
#define AMPSEL_XTAL_OSC     0x1D06
#define IBUFSEL_XTAL_OSC    0x1D07
#define PU_XTAL_OSC         0x1D08
#define IDAC_XTAL_OSC       0x1D09

#define SSPLL_CTRL0         0x1D0A
#define SSPLL_CTRL1         0x1D0B
#define SSPLL_CTRL2         0x1D0C
#define SSPLL_CTRL3         0x1D0D
#define SSPLL_CTRL4         0x1D0E
#define SSPLL_CTRL5         0x1D0F
#define SSPLL_CTRL6         0x1D10
#define SSPLL_CTRL7         0x1D11
#define SSPLL_CTRL8         0x1D12
#define SSPLL_CTRL9         0x1D13
#define SSPLL_CTRL10        0x1D14
#define SSPLL_CTRL11        0x1D15
//  Analog REGS
#define BG_PWDN                          0x1D30
#define XTAL_PWDN                        0x1D31
#define XTAL_CLK_RDY                     0x1D32
#define XTAL_WINSEL                      0x1D33
#define XTAL_ISEL                        0x1D34
#define XTAL_NPSEL                       0x1D35
#define XTAL_AMPSEL                      0x1D36
#define XTAL_ON_MODE                     0x1D37
#define XTAL_DIG_OFF                     0x1D38
#define XTAL_BWSEL                       0x1D39
//#define XTAL_IDAC                      0x1D3a
#define DAPLL_CLKTEST_DIV                0x1D3b
#define DAPLL_SYNC_SEL                   0x1D3c
#define DAPLL_PWDN_PLL                   0x1D3d
#define DAPLL_RST_PLL                    0x1D3e
#define DAPLL_VSEL_VCOCAL                0x1D3f
#define DAPLL_VCOCAL_EN                  0x1D40
#define DAPLL_VCOCAL_TEST                0x1D41
#define DAPLL_KVCO                       0x1D42
#define DAPLL_ISEL_LKDET                 0x1D43
#define DAPLL_VSEL_PLL                   0x1D44
#define DAPLL_VHSEL_PLL                  0x1D45
#define DAPLL_FBDIV                      0x1D46
#define DAPLL_ISEL_CHP                   0x1D47
#define DAPLL_VCO_RANGE                  0x1D48
#define DAPLL_LOCKED                     0x1D49
#define DAPLL_VCO_OVERTH                 0x1D4a
#define SAPLL1_XTAL_SEL                  0x1D4b
#define SAPLL1_BYPASS                    0x1D4c
#define SAPLL1_PRE_DIV                   0x1D4d
#define SAPLL1_POST_DIV                  0x1D4e
#define SAPLL1_PWDN_PLL                  0x1D4f
#define SAPLL1_RST_PLL                   0x1D50
#define SAPLL1_VSEL_VCOCAL               0x1D51
#define SAPLL1_VCOCAL_EN                 0x1D52
#define SAPLL1_VCOCAL_TEST               0x1D53
#define SAPLL1_KVCO                      0x1D54
#define SAPLL1_ISEL_LKDET                0x1D55
#define SAPLL1_VSEL_PLL                  0x1D56
#define SAPLL1_VHSEL_PLL                 0x1D57
#define SAPLL1_FBDIV                     0x1D58
#define SAPLL1_ISEL_CHP                  0x1D59
#define SAPLL1_VCO_RANGE                 0x1D5a
#define SAPLL1_LOCKED                    0x1D5b
#define SAPLL1_VCO_OVERTH                0x1D5c
#define SAPLL2_XTAL_SEL                  0x1D5d
#define SAPLL2_BYPASS                    0x1D5e
#define SAPLL2_PRE_DIV                   0x1D5f
#define SAPLL2_POST_DIV                  0x1D60
#define SAPLL2_PWDN_PLL                  0x1D61
#define SAPLL2_RST_PLL                   0x1D62
#define SAPLL2_VSEL_VCOCAL               0x1D63
#define SAPLL2_VCOCAL_EN                 0x1D64
#define SAPLL2_VCOCAL_TEST               0x1D65
#define SAPLL2_KVCO                      0x1D66
#define SAPLL2_ISEL_LKDET                0x1D67
#define SAPLL2_VSEL_PLL                  0x1D68
#define SAPLL2_VHSEL_PLL                 0x1D69
#define SAPLL2_FBDIV                     0x1D6a
#define SAPLL2_ISEL_CHP                  0x1D6b
#define SAPLL2_VCO_RANGE                 0x1D6c
#define SAPLL2_LOCKED                    0x1D6d
#define SAPLL2_VCO_OVERTH                0x1D6e
#define SAPLL3_XTAL_SEL                  0x1D6f
#define SAPLL3_BYPASS                    0x1D70
#define SAPLL3_PRE_DIV                   0x1D71
#define SAPLL3_POST_DIV                  0x1D72
#define SAPLL3_PWDN_PLL                  0x1D73
#define SAPLL3_RST_PLL                   0x1D74
#define SAPLL3_VSEL_VCOCAL               0x1D75
#define SAPLL3_VCOCAL_EN                 0x1D76
#define SAPLL3_VCOCAL_TEST               0x1D77
#define SAPLL3_KVCO                      0x1D78
#define SAPLL3_ISEL_LKDET                0x1D79
#define SAPLL3_VSEL_PLL                  0x1D7a
#define SAPLL3_VHSEL_PLL                 0x1D7b
#define SAPLL3_FBDIV                     0x1D7c
#define SAPLL3_ISEL_CHP                  0x1D7d
#define SAPLL3_VCO_RANGE                 0x1D7e
#define SAPLL3_LOCKED                    0x1D7f
#define SAPLL3_VCO_OVERTH                0x1D80

#define DAC_CTRLA_1                      0x1D81
#define DAC_CTRLB_1                      0x1D82
#define DAC_CTRLC_1                      0x1D83
#define DAC_CTRLD_1                      0x1D84
#define DAC_CTRLE_1                      0x1D85
#define DAC_CTRLF_1                      0x1D86

#define DAC_CTRLA_2                      0x1D87
#define DAC_CTRLB_2                      0x1D88
#define DAC_CTRLC_2                      0x1D89
#define DAC_CTRLD_2                      0x1D8A
#define DAC_CTRLE_2                      0x1D8B
#define DAC_CTRLF_2                      0x1D8C

#define DAC_PD_GDAC_EN                   0x1D8D
#define DAC_TST_DCT                      0x1D90
#define DAC_GAIN_A                       0x1D91
#define DAC_GAIN_B                       0x1D92
#define DAC_GAIN_C                       0x1D93
#define DAC_GAIN_D                       0x1D94
#define DAC_GAIN_E                       0x1D95
#define DAC_GAIN_F                       0x1D96
#define DAC_GAIN_O_A                     0x1D97
#define DAC_GAIN_O_B                     0x1D98
#define DAC_GAIN_O_C                     0x1D99
#define DAC_GAIN_O_D                     0x1D9A
#define DAC_GAIN_O_E                     0x1D9B
#define DAC_GAIN_O_F                     0x1DA0
#define DAC_OVLT_EVENT                   0x1DA1
#define DAC_OVLT_FLAG                    0x1DA2
#define DAC_CAL_DONE                     0x1DA3
#define DAC_CAL_OVR_FLOW                 0x1DA4
#define DAC_IMP_L                        0x1DA6
#define DAC_IMP_H                        0x1DA7
#define DAC_POR_N                        0x1DA8


#define HDMI_AJ                          0x1DB2
#define HDMI_AUX                         0x1DB3
#define HDMI_CLOAD                       0x1DB4
#define HDMI_CP                          0x1DB5
#define HDMI_CN_L                        0x1DB6
#define HDMI_CN_H                        0x1DB7
#define HDMI_DAMP_L                      0x1DB8
#define HDMI_DAMP_H                      0x1DB9
#define HDMI_EAMP_L                      0x1DBA
#define HDMI_EAMP_H                      0x1DBB
#define HDMI_IDRV_L                      0x1DBC
#define HDMI_IDRV_H                      0x1DBD
#define HDMI_INV_CK20T                   0x1DBE
#define HDMI_ISEL_LKDET                  0x1DBF
#define HDMI_LOOPBACK                    0x1DC0
#define HDMI_PD                          0x1DC1
#define HDMI_POLSWAP_TX                  0x1DC2
#define HDMI_RST                         0x1DC3
#define HDMI_SEL_DIV                     0x1DC4
#define HDMI_SICP                        0x1DC5
#define HDMI_SIKVCO                      0x1DC6
#define HDMI_SYNC                        0x1DC7
#define HDMI_SVTX_L                      0x1DC8
#define HDMI_SVTX_H                      0x1DC9
#define HDMI_SV                          0x1DCA
#define HDMI_TP_EN                       0x1DCB
#define HDMI_TPC                         0x1DCC
#define HDMI_TXDRVX2                     0x1DCD
#define HDMI_VCS                         0x1DCE
#define FPADC_CTRL                       0x1DCF
#define PLL_PWDN_L                       0x1DD0
#define PLL_PWDN_H                       0x1DD1
#define PHINT_CTRL                       0x1DD2
#define PLL_VCOCAL_VTH                   0x1DD3
#define RTC_REG                          0x1DD4
#define WTC_REG                          0x1DD5
#define PDWN_SCL_FRC_REG                 0x1DD6
#define PDWN_PROC_SS_REG                 0x1DD7
#define PDWN_BE_SS_REG                   0x1DD8
#define PDWN_FE_TOP_REG                  0x1DD9
#define PDNCOMPB                          0x1DDA
#define ATEST_BANK_SEL                    0x1DDB
#define ATEST_SEL                         0x1DDC
#define ATEST_CLK_DIV                     0x1DDD
#define ATEST_CLK_MODE                    0x1DDE


// VPP Changes:
// Change#1: FRC5 has no sufficient space, as Berlin VPP has scaler in FRC5
// So, SDR_PHY_BASE is used, as Berlin will not use DDR-PHY from K2!
#define FRC5_OFFSET 0x0E00
