#ifndef __ARMV8DEF_H__
#define __ARMV8DEF_H__

/*
 * PSR bits
 */
#define PSR_MODE_EL0t 0x00000000
#define PSR_MODE_EL1t 0x00000004
#define PSR_MODE_EL1h 0x00000005
#define PSR_MODE_EL2t 0x00000008
#define PSR_MODE_EL2h 0x00000009
#define PSR_MODE_EL3t 0x0000000c
#define PSR_MODE_EL3h 0x0000000d
#define PSR_MODE_MASK 0x0000000f

/* AArch64 SPSR bits */
#define PSR_F_BIT 0x00000040
#define PSR_I_BIT 0x00000080
#define PSR_A_BIT 0x00000100

/* SCR_EL3 bits */
#define SCR_EL3_RW 0x00000400
#define SCR_EL3_NS 0x00000001

/* HCR_EL2 bits */
#define HCR_EL2_RW 0x80000000

#endif // __ARMV8DEF_H__