{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714568144050 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714568144051 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  1 14:55:43 2024 " "Processing started: Wed May  1 14:55:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714568144051 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1714568144051 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off endeavour -c EndeavourSoc " "Command: quartus_pow --read_settings_files=off --write_settings_files=off endeavour -c EndeavourSoc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1714568144051 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1714568144349 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1714568144349 ""}
{ "Info" "ISTA_SDC_FOUND" "EndeavourSoc.sdc " "Reading SDC File: 'EndeavourSoc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1714568145222 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 24 -duty_cycle 50.00 -name \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 24 -duty_cycle 50.00 -name \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1714568145253 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 24 -phase 90.00 -duty_cycle 50.00 -name \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 24 -phase 90.00 -duty_cycle 50.00 -name \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1714568145253 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1714568145253 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 12 -duty_cycle 50.00 -name \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 12 -duty_cycle 50.00 -name \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1714568145253 ""}  } {  } 0 332110 "%1!s!" 0 0 "Power Analyzer" 0 -1 1714568145253 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Power Analyzer" 0 -1 1714568145254 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[15\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[15\]\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} 0 \[get_ports \{io_ddr_*\}\] " "set_output_delay -clock \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} 0 \[get_ports \{io_ddr_*\}\]" {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714568145255 ""}  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1714568145255 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[14\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[14\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1714568145255 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[13\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[13\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1714568145255 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[12\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[12\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1714568145255 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[11\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[11\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1714568145255 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[10\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[10\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1714568145255 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1714568145255 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1714568145255 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1714568145255 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1714568145255 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1714568145255 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1714568145255 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1714568145255 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1714568145255 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1714568145255 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1714568145255 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dm\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dm\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1714568145255 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dm\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dm\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1714568145255 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dqs\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dqs\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1714568145255 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dqs\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dqs\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1714568145255 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_ck_p\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_ck_p\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1714568145255 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_ck_n\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_ck_n\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1714568145255 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_cke\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_cke\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1714568145255 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_cs_n\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_cs_n\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1714568145255 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_ras_n\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_ras_n\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1714568145255 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_cas_n\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_cas_n\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1714568145255 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_we_n\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_we_n\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1714568145256 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_ba\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_ba\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1714568145256 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_ba\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_ba\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1714568145256 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1714568145256 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1714568145256 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1714568145256 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1714568145256 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1714568145256 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1714568145256 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1714568145256 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1714568145256 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1714568145256 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1714568145256 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[10\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[10\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1714568145256 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[11\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[11\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1714568145256 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[12\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[12\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1714568145256 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[13\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[13\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1714568145256 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Power Analyzer" 0 -1 1714568145321 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1714568145402 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1714568145422 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1714568145590 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1714568145835 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1714568145953 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1714568148405 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "11.225 millions of transitions / sec " "Average toggle rate for this design is 11.225 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1714568150200 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "785.91 mW " "Total thermal power estimate for the design is 785.91 mW" {  } { { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Report_Window_01.qrpt" "" { Report "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1714568150277 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 44 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "918 " "Peak virtual memory: 918 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714568150480 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May  1 14:55:50 2024 " "Processing ended: Wed May  1 14:55:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714568150480 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714568150480 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714568150480 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1714568150480 ""}
