// Seed: 1596517004
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    input wor id_2,
    input wire id_3,
    input wand id_4,
    output tri0 id_5,
    input wand id_6,
    input tri0 id_7,
    input tri1 id_8
);
  uwire id_10;
  assign id_10 = 1;
  wire id_11;
  assign id_1 = id_10 & 1'b0;
endmodule
module module_1 (
    input tri id_0,
    output tri1 id_1,
    input tri id_2,
    input supply1 id_3,
    input tri id_4,
    input uwire id_5,
    input wire id_6
);
  id_8(
      .id_0(1), .id_1(id_0), .id_2(1), .id_3(id_4)
  ); module_0(
      id_2, id_1, id_5, id_0, id_6, id_1, id_5, id_6, id_3
  );
endmodule
