// Seed: 1626166762
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  supply0 id_14;
  wire id_15;
  specify
    (id_16 => id_17) = (id_1 <= 1  : 1 == 1'h0 : 1 ^ 1 * 1, id_10  : id_1  : id_8 - id_14);
    specparam id_18 = 1;
  endspecify
endmodule
module module_1 (
    input  tri0 id_0,
    output wire id_1,
    input  tri  id_2,
    input  tri1 id_3,
    input  wire id_4,
    output wand id_5,
    output tri  id_6
);
  wire id_8;
  module_0(
      id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8
  );
endmodule
