#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Nov 26 20:16:33 2023
# Process ID: 9748
# Current directory: E:/Vivado/Final_code_sunday/Final_Code
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20792 E:\Vivado\Final_code_sunday\Final_Code\Final_Code.xpr
# Log file: E:/Vivado/Final_code_sunday/Final_Code/vivado.log
# Journal file: E:/Vivado/Final_code_sunday/Final_Code\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Vivado/Final_code_sunday/Final_Code/Final_Code.xpr
INFO: [Project 1-313] Project file moved from 'D:/Auc/semester9/computer arch/project1/Fekry_24-11_code/Final_Code' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/Vivado/Final_code_sunday/verilod files/BCD.v', nor could it be found using path 'D:/Auc/semester9/computer arch/project1/Fekry_24-11_code/verilod files/BCD.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/Vivado/Final_code_sunday/verilod files/Four_Digit_Seven_Segment_Driver.v', nor could it be found using path 'D:/Auc/semester9/computer arch/project1/Fekry_24-11_code/verilod files/Four_Digit_Seven_Segment_Driver.v'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'Final_Code.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 759.902 ; gain = 141.820
update_compile_order -fileset sources_1
set_property top RISC_V [current_fileset]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{E:/Vivado/Final_code_sunday/verilod files/Four_One_mux_new.v}}] -no_script -reset -force -quiet
remove_files  {{E:/Vivado/Final_code_sunday/verilod files/Four_One_mux_new.v}}
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/Forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/RISC_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:45]
INFO: [VRFC 10-2458] undeclared symbol cf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:67]
INFO: [VRFC 10-2458] undeclared symbol zf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:67]
INFO: [VRFC 10-2458] undeclared symbol vf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:67]
INFO: [VRFC 10-2458] undeclared symbol sf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:67]
INFO: [VRFC 10-2458] undeclared symbol branch_out, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:84]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:87]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:87]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:87]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
INFO: [VRFC 10-2458] undeclared symbol Byte, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
INFO: [VRFC 10-2458] undeclared symbol HalfWord, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
INFO: [VRFC 10-2458] undeclared symbol ZeroExtention, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/four_by_two_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_by_two_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/hazard_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
"xelab -wto 42591bd2517a4c1fa4cba5afdb8971bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 42591bd2517a4c1fa4cba5afdb8971bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'A' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'addr' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'B' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 15 for port 'B' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:112]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.mux_default
Compiling module xil_defaultlib.N_bit_register(N=64)
Compiling module xil_defaultlib.N_bit_register(N=164)
Compiling module xil_defaultlib.N_bit_register(N=184)
Compiling module xil_defaultlib.N_bit_register(N=137)
Compiling module xil_defaultlib.N_bit_register_default
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.mux(N=12)
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.mux(N=2)
Compiling module xil_defaultlib.four_by_two_mux
Compiling module xil_defaultlib.Forward_unit
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.mux(N=15)
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 801.797 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 310 ns : File "E:/Vivado/Final_code_sunday/verilod files/RISC_V_tb.v" Line 27
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 848.336 ; gain = 46.539
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
"xelab -wto 42591bd2517a4c1fa4cba5afdb8971bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 42591bd2517a4c1fa4cba5afdb8971bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'A' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'addr' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'B' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 15 for port 'B' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:112]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 310 ns : File "E:/Vivado/Final_code_sunday/verilod files/RISC_V_tb.v" Line 27
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 848.336 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/Forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/RISC_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:45]
INFO: [VRFC 10-2458] undeclared symbol cf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:67]
INFO: [VRFC 10-2458] undeclared symbol zf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:67]
INFO: [VRFC 10-2458] undeclared symbol vf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:67]
INFO: [VRFC 10-2458] undeclared symbol sf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:67]
INFO: [VRFC 10-2458] undeclared symbol branch_out, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:84]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:87]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:87]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:87]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
INFO: [VRFC 10-2458] undeclared symbol Byte, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
INFO: [VRFC 10-2458] undeclared symbol HalfWord, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
INFO: [VRFC 10-2458] undeclared symbol ZeroExtention, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/four_by_two_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_by_two_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/hazard_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
"xelab -wto 42591bd2517a4c1fa4cba5afdb8971bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 42591bd2517a4c1fa4cba5afdb8971bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'A' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'addr' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'B' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 15 for port 'B' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:112]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.mux_default
Compiling module xil_defaultlib.N_bit_register(N=64)
Compiling module xil_defaultlib.N_bit_register(N=164)
Compiling module xil_defaultlib.N_bit_register(N=184)
Compiling module xil_defaultlib.N_bit_register(N=137)
Compiling module xil_defaultlib.N_bit_register_default
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.mux(N=12)
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.mux(N=2)
Compiling module xil_defaultlib.four_by_two_mux
Compiling module xil_defaultlib.Forward_unit
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.mux(N=15)
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 865.137 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 865.137 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 310 ns : File "E:/Vivado/Final_code_sunday/verilod files/RISC_V_tb.v" Line 27
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 865.137 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
"xelab -wto 42591bd2517a4c1fa4cba5afdb8971bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 42591bd2517a4c1fa4cba5afdb8971bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'A' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'addr' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'B' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 15 for port 'B' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:112]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 310 ns : File "E:/Vivado/Final_code_sunday/verilod files/RISC_V_tb.v" Line 27
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 880.945 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/Forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/RISC_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:45]
INFO: [VRFC 10-2458] undeclared symbol cf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:67]
INFO: [VRFC 10-2458] undeclared symbol zf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:67]
INFO: [VRFC 10-2458] undeclared symbol vf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:67]
INFO: [VRFC 10-2458] undeclared symbol sf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:67]
INFO: [VRFC 10-2458] undeclared symbol branch_out, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:84]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:87]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:87]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:87]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
INFO: [VRFC 10-2458] undeclared symbol Byte, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
INFO: [VRFC 10-2458] undeclared symbol HalfWord, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
INFO: [VRFC 10-2458] undeclared symbol ZeroExtention, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/four_by_two_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_by_two_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/hazard_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
"xelab -wto 42591bd2517a4c1fa4cba5afdb8971bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 42591bd2517a4c1fa4cba5afdb8971bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'A' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'addr' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'B' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 15 for port 'B' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:112]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.mux_default
Compiling module xil_defaultlib.N_bit_register(N=64)
Compiling module xil_defaultlib.N_bit_register(N=164)
Compiling module xil_defaultlib.N_bit_register(N=184)
Compiling module xil_defaultlib.N_bit_register(N=137)
Compiling module xil_defaultlib.N_bit_register_default
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.mux(N=12)
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.mux(N=2)
Compiling module xil_defaultlib.four_by_two_mux
Compiling module xil_defaultlib.Forward_unit
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.mux(N=15)
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 880.945 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 880.945 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 310 ns : File "E:/Vivado/Final_code_sunday/verilod files/RISC_V_tb.v" Line 27
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 880.945 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/Forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/RISC_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:45]
INFO: [VRFC 10-2458] undeclared symbol cf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:67]
INFO: [VRFC 10-2458] undeclared symbol zf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:67]
INFO: [VRFC 10-2458] undeclared symbol vf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:67]
INFO: [VRFC 10-2458] undeclared symbol sf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:67]
INFO: [VRFC 10-2458] undeclared symbol branch_out, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:84]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:87]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:87]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:87]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
INFO: [VRFC 10-2458] undeclared symbol Byte, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
INFO: [VRFC 10-2458] undeclared symbol HalfWord, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
INFO: [VRFC 10-2458] undeclared symbol ZeroExtention, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/four_by_two_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_by_two_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/hazard_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
"xelab -wto 42591bd2517a4c1fa4cba5afdb8971bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 42591bd2517a4c1fa4cba5afdb8971bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'A' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'addr' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'B' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 15 for port 'B' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:112]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.mux_default
Compiling module xil_defaultlib.N_bit_register(N=64)
Compiling module xil_defaultlib.N_bit_register(N=164)
Compiling module xil_defaultlib.N_bit_register(N=184)
Compiling module xil_defaultlib.N_bit_register(N=137)
Compiling module xil_defaultlib.N_bit_register_default
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.mux(N=12)
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.mux(N=2)
Compiling module xil_defaultlib.four_by_two_mux
Compiling module xil_defaultlib.Forward_unit
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.mux(N=15)
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 880.945 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 880.945 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 310 ns : File "E:/Vivado/Final_code_sunday/verilod files/RISC_V_tb.v" Line 27
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 880.945 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/Forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/RISC_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:45]
INFO: [VRFC 10-2458] undeclared symbol cf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:67]
INFO: [VRFC 10-2458] undeclared symbol zf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:67]
INFO: [VRFC 10-2458] undeclared symbol vf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:67]
INFO: [VRFC 10-2458] undeclared symbol sf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:67]
INFO: [VRFC 10-2458] undeclared symbol branch_out, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:85]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:89]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:89]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:89]
INFO: [VRFC 10-2458] undeclared symbol Byte, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:89]
INFO: [VRFC 10-2458] undeclared symbol HalfWord, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:89]
INFO: [VRFC 10-2458] undeclared symbol ZeroExtention, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:89]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/four_by_two_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_by_two_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/hazard_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
"xelab -wto 42591bd2517a4c1fa4cba5afdb8971bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 42591bd2517a4c1fa4cba5afdb8971bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'A' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'addr' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'B' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 15 for port 'B' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:113]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.mux_default
Compiling module xil_defaultlib.N_bit_register(N=64)
Compiling module xil_defaultlib.N_bit_register(N=164)
Compiling module xil_defaultlib.N_bit_register(N=184)
Compiling module xil_defaultlib.N_bit_register(N=137)
Compiling module xil_defaultlib.N_bit_register_default
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.mux(N=12)
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.mux(N=2)
Compiling module xil_defaultlib.four_by_two_mux
Compiling module xil_defaultlib.Forward_unit
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.mux(N=15)
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 907.977 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 907.977 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 310 ns : File "E:/Vivado/Final_code_sunday/verilod files/RISC_V_tb.v" Line 27
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 907.977 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/Forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/RISC_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:45]
INFO: [VRFC 10-2458] undeclared symbol cf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:67]
INFO: [VRFC 10-2458] undeclared symbol zf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:67]
INFO: [VRFC 10-2458] undeclared symbol vf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:67]
INFO: [VRFC 10-2458] undeclared symbol sf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:67]
INFO: [VRFC 10-2458] undeclared symbol branch_out, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:85]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:89]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:89]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:89]
INFO: [VRFC 10-2458] undeclared symbol Byte, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:89]
INFO: [VRFC 10-2458] undeclared symbol HalfWord, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:89]
INFO: [VRFC 10-2458] undeclared symbol ZeroExtention, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:89]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/four_by_two_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_by_two_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/hazard_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
"xelab -wto 42591bd2517a4c1fa4cba5afdb8971bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 42591bd2517a4c1fa4cba5afdb8971bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'A' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'addr' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'B' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 15 for port 'B' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:113]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.mux_default
Compiling module xil_defaultlib.N_bit_register(N=64)
Compiling module xil_defaultlib.N_bit_register(N=164)
Compiling module xil_defaultlib.N_bit_register(N=184)
Compiling module xil_defaultlib.N_bit_register(N=137)
Compiling module xil_defaultlib.N_bit_register_default
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.mux(N=12)
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.mux(N=2)
Compiling module xil_defaultlib.four_by_two_mux
Compiling module xil_defaultlib.Forward_unit
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.mux(N=15)
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 310 ns : File "E:/Vivado/Final_code_sunday/verilod files/RISC_V_tb.v" Line 27
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 907.977 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/Forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/RISC_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:45]
INFO: [VRFC 10-2458] undeclared symbol cf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:67]
INFO: [VRFC 10-2458] undeclared symbol zf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:67]
INFO: [VRFC 10-2458] undeclared symbol vf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:67]
INFO: [VRFC 10-2458] undeclared symbol sf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:67]
INFO: [VRFC 10-2458] undeclared symbol branch_out, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:85]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:89]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:89]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:89]
INFO: [VRFC 10-2458] undeclared symbol Byte, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:89]
INFO: [VRFC 10-2458] undeclared symbol HalfWord, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:89]
INFO: [VRFC 10-2458] undeclared symbol ZeroExtention, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:89]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/four_by_two_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_by_two_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/hazard_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
"xelab -wto 42591bd2517a4c1fa4cba5afdb8971bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 42591bd2517a4c1fa4cba5afdb8971bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'A' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'addr' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'B' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 15 for port 'B' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:113]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.mux_default
Compiling module xil_defaultlib.N_bit_register(N=64)
Compiling module xil_defaultlib.N_bit_register(N=164)
Compiling module xil_defaultlib.N_bit_register(N=184)
Compiling module xil_defaultlib.N_bit_register(N=137)
Compiling module xil_defaultlib.N_bit_register_default
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.mux(N=12)
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.mux(N=2)
Compiling module xil_defaultlib.four_by_two_mux
Compiling module xil_defaultlib.Forward_unit
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.mux(N=15)
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1154.418 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1154.418 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 310 ns : File "E:/Vivado/Final_code_sunday/verilod files/RISC_V_tb.v" Line 27
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1154.418 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/Forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/RISC_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:46]
INFO: [VRFC 10-2458] undeclared symbol cf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:70]
INFO: [VRFC 10-2458] undeclared symbol zf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:70]
INFO: [VRFC 10-2458] undeclared symbol vf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:70]
INFO: [VRFC 10-2458] undeclared symbol sf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:70]
INFO: [VRFC 10-2458] undeclared symbol NOP, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:89]
INFO: [VRFC 10-2458] undeclared symbol branch_out, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:90]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:93]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:93]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:93]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:94]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:94]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:94]
INFO: [VRFC 10-2458] undeclared symbol Byte, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:94]
INFO: [VRFC 10-2458] undeclared symbol HalfWord, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:94]
INFO: [VRFC 10-2458] undeclared symbol ZeroExtention, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/four_by_two_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_by_two_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/hazard_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
"xelab -wto 42591bd2517a4c1fa4cba5afdb8971bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 42591bd2517a4c1fa4cba5afdb8971bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'A' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'addr' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:87]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'B' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:89]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'B' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:90]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 15 for port 'B' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:118]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.mux_default
Compiling module xil_defaultlib.N_bit_register(N=64)
Compiling module xil_defaultlib.N_bit_register(N=164)
Compiling module xil_defaultlib.N_bit_register(N=184)
Compiling module xil_defaultlib.N_bit_register(N=137)
Compiling module xil_defaultlib.N_bit_register_default
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.mux(N=12)
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.mux(N=2)
Compiling module xil_defaultlib.four_by_two_mux
Compiling module xil_defaultlib.Forward_unit
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.mux(N=15)
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1154.418 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1154.418 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 310 ns : File "E:/Vivado/Final_code_sunday/verilod files/RISC_V_tb.v" Line 27
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1154.418 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/Forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/RISC_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:46]
INFO: [VRFC 10-2458] undeclared symbol cf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:70]
INFO: [VRFC 10-2458] undeclared symbol zf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:70]
INFO: [VRFC 10-2458] undeclared symbol vf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:70]
INFO: [VRFC 10-2458] undeclared symbol sf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:70]
INFO: [VRFC 10-2458] undeclared symbol branch_out, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:90]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:93]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:93]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:93]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:94]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:94]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:94]
INFO: [VRFC 10-2458] undeclared symbol Byte, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:94]
INFO: [VRFC 10-2458] undeclared symbol HalfWord, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:94]
INFO: [VRFC 10-2458] undeclared symbol ZeroExtention, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/four_by_two_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_by_two_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/hazard_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
"xelab -wto 42591bd2517a4c1fa4cba5afdb8971bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 42591bd2517a4c1fa4cba5afdb8971bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'A' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'addr' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:87]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'B' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:90]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 15 for port 'B' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:118]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.mux_default
Compiling module xil_defaultlib.N_bit_register(N=64)
Compiling module xil_defaultlib.N_bit_register(N=164)
Compiling module xil_defaultlib.N_bit_register(N=184)
Compiling module xil_defaultlib.N_bit_register(N=137)
Compiling module xil_defaultlib.N_bit_register_default
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.mux(N=12)
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.mux(N=2)
Compiling module xil_defaultlib.four_by_two_mux
Compiling module xil_defaultlib.Forward_unit
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.mux(N=15)
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1154.418 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1154.418 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 310 ns : File "E:/Vivado/Final_code_sunday/verilod files/RISC_V_tb.v" Line 27
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1154.418 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: RISC_V
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1619.813 ; gain = 177.469
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RISC_V' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:35]
INFO: [Synth 8-6157] synthesizing module 'N_bit_register' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:12]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DFlipFlop' [E:/Vivado/Final_code_sunday/verilod files/DFlipFlop.v:12]
INFO: [Synth 8-6155] done synthesizing module 'DFlipFlop' (1#1) [E:/Vivado/Final_code_sunday/verilod files/DFlipFlop.v:12]
INFO: [Synth 8-6157] synthesizing module 'mux' [E:/Vivado/Final_code_sunday/verilod files/mux.v:12]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux' (2#1) [E:/Vivado/Final_code_sunday/verilod files/mux.v:12]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'N_bit_register' (3#1) [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:12]
INFO: [Synth 8-6157] synthesizing module 'N_bit_register__parameterized0' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:12]
	Parameter N bound to: 164 - type: integer 
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
INFO: [Common 17-14] Message 'Synth 8-689' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'N_bit_register__parameterized0' (3#1) [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:12]
INFO: [Synth 8-6157] synthesizing module 'N_bit_register__parameterized1' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:12]
	Parameter N bound to: 184 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'N_bit_register__parameterized1' (3#1) [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:12]
INFO: [Synth 8-6157] synthesizing module 'N_bit_register__parameterized2' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:12]
	Parameter N bound to: 137 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'N_bit_register__parameterized2' (3#1) [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:12]
INFO: [Synth 8-6157] synthesizing module 'N_bit_register__parameterized3' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:12]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'N_bit_register__parameterized3' (3#1) [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:12]
INFO: [Synth 8-6157] synthesizing module 'Memory' [E:/Vivado/Final_code_sunday/verilod files/Memory.v:14]
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "mem_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Memory' (4#1) [E:/Vivado/Final_code_sunday/verilod files/Memory.v:14]
INFO: [Synth 8-6157] synthesizing module 'mux__parameterized0' [E:/Vivado/Final_code_sunday/verilod files/mux.v:12]
	Parameter N bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux__parameterized0' (4#1) [E:/Vivado/Final_code_sunday/verilod files/mux.v:12]
INFO: [Synth 8-6157] synthesizing module 'reg_file' [E:/Vivado/Final_code_sunday/verilod files/reg_file.v:13]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_file' (5#1) [E:/Vivado/Final_code_sunday/verilod files/reg_file.v:13]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [E:/Vivado/Final_code_sunday/verilod files/control_unit.v:21]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (6#1) [E:/Vivado/Final_code_sunday/verilod files/control_unit.v:21]
INFO: [Synth 8-6157] synthesizing module 'rv32_ImmGen' [E:/Vivado/Final_code_sunday/verilod files/ImmGen.v:15]
INFO: [Synth 8-6155] done synthesizing module 'rv32_ImmGen' (7#1) [E:/Vivado/Final_code_sunday/verilod files/ImmGen.v:15]
INFO: [Synth 8-6157] synthesizing module 'alu_control' [E:/Vivado/Final_code_sunday/verilod files/alu_control.v:12]
INFO: [Synth 8-6155] done synthesizing module 'alu_control' (8#1) [E:/Vivado/Final_code_sunday/verilod files/alu_control.v:12]
INFO: [Synth 8-6157] synthesizing module 'prv32_ALU' [E:/Vivado/Final_code_sunday/verilod files/prv32_ALU.v:11]
INFO: [Synth 8-6157] synthesizing module 'shifter' [E:/Vivado/Final_code_sunday/verilod files/shifter.v:14]
INFO: [Synth 8-6155] done synthesizing module 'shifter' (9#1) [E:/Vivado/Final_code_sunday/verilod files/shifter.v:14]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Vivado/Final_code_sunday/verilod files/prv32_ALU.v:40]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Vivado/Final_code_sunday/verilod files/prv32_ALU.v:40]
INFO: [Synth 8-6155] done synthesizing module 'prv32_ALU' (10#1) [E:/Vivado/Final_code_sunday/verilod files/prv32_ALU.v:11]
INFO: [Synth 8-6157] synthesizing module 'branch_control' [E:/Vivado/Final_code_sunday/verilod files/branch_control.v:14]
INFO: [Synth 8-6155] done synthesizing module 'branch_control' (11#1) [E:/Vivado/Final_code_sunday/verilod files/branch_control.v:14]
INFO: [Synth 8-6157] synthesizing module 'mux__parameterized1' [E:/Vivado/Final_code_sunday/verilod files/mux.v:12]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux__parameterized1' (11#1) [E:/Vivado/Final_code_sunday/verilod files/mux.v:12]
INFO: [Synth 8-6157] synthesizing module 'four_by_two_mux' [E:/Vivado/Final_code_sunday/verilod files/four_by_two_mux.v:12]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mux__parameterized2' [E:/Vivado/Final_code_sunday/verilod files/mux.v:12]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux__parameterized2' (11#1) [E:/Vivado/Final_code_sunday/verilod files/mux.v:12]
INFO: [Synth 8-6155] done synthesizing module 'four_by_two_mux' (12#1) [E:/Vivado/Final_code_sunday/verilod files/four_by_two_mux.v:12]
INFO: [Synth 8-6157] synthesizing module 'four_by_two_mux__parameterized0' [E:/Vivado/Final_code_sunday/verilod files/four_by_two_mux.v:12]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'four_by_two_mux__parameterized0' (12#1) [E:/Vivado/Final_code_sunday/verilod files/four_by_two_mux.v:12]
INFO: [Synth 8-6157] synthesizing module 'Forward_unit' [E:/Vivado/Final_code_sunday/verilod files/Forward_unit.v:15]
INFO: [Synth 8-6155] done synthesizing module 'Forward_unit' (13#1) [E:/Vivado/Final_code_sunday/verilod files/Forward_unit.v:15]
INFO: [Synth 8-6157] synthesizing module 'hazard_detector' [E:/Vivado/Final_code_sunday/verilod files/hazard_detector.v:14]
INFO: [Synth 8-6155] done synthesizing module 'hazard_detector' (14#1) [E:/Vivado/Final_code_sunday/verilod files/hazard_detector.v:14]
INFO: [Synth 8-6157] synthesizing module 'mux__parameterized3' [E:/Vivado/Final_code_sunday/verilod files/mux.v:12]
	Parameter N bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux__parameterized3' (14#1) [E:/Vivado/Final_code_sunday/verilod files/mux.v:12]
INFO: [Synth 8-6155] done synthesizing module 'RISC_V' (15#1) [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:35]
WARNING: [Synth 8-3331] design rv32_ImmGen has unconnected port IR[1]
WARNING: [Synth 8-3331] design rv32_ImmGen has unconnected port IR[0]
WARNING: [Synth 8-3331] design control_unit has unconnected port IR[1]
WARNING: [Synth 8-3331] design control_unit has unconnected port IR[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 2478.254 ; gain = 1035.910
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 2478.727 ; gain = 1036.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 2478.727 ; gain = 1036.383
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2935.645 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:42 ; elapsed = 00:01:32 . Memory (MB): peak = 3049.145 ; gain = 1606.801
55 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:54 ; elapsed = 00:01:47 . Memory (MB): peak = 3049.145 ; gain = 1894.727
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3049.145 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RISC_V' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:35]
INFO: [Synth 8-6157] synthesizing module 'N_bit_register' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:12]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DFlipFlop' [E:/Vivado/Final_code_sunday/verilod files/DFlipFlop.v:12]
INFO: [Synth 8-6155] done synthesizing module 'DFlipFlop' (1#1) [E:/Vivado/Final_code_sunday/verilod files/DFlipFlop.v:12]
INFO: [Synth 8-6157] synthesizing module 'mux' [E:/Vivado/Final_code_sunday/verilod files/mux.v:12]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux' (2#1) [E:/Vivado/Final_code_sunday/verilod files/mux.v:12]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'N_bit_register' (3#1) [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:12]
INFO: [Synth 8-6157] synthesizing module 'N_bit_register__parameterized0' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:12]
	Parameter N bound to: 164 - type: integer 
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (32) of module 'mux' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
INFO: [Common 17-14] Message 'Synth 8-689' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'N_bit_register__parameterized0' (3#1) [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:12]
INFO: [Synth 8-6157] synthesizing module 'N_bit_register__parameterized1' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:12]
	Parameter N bound to: 184 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'N_bit_register__parameterized1' (3#1) [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:12]
INFO: [Synth 8-6157] synthesizing module 'N_bit_register__parameterized2' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:12]
	Parameter N bound to: 137 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'N_bit_register__parameterized2' (3#1) [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:12]
INFO: [Synth 8-6157] synthesizing module 'N_bit_register__parameterized3' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:12]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'N_bit_register__parameterized3' (3#1) [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:12]
INFO: [Synth 8-6157] synthesizing module 'Memory' [E:/Vivado/Final_code_sunday/verilod files/Memory.v:14]
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "mem_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Memory' (4#1) [E:/Vivado/Final_code_sunday/verilod files/Memory.v:14]
INFO: [Synth 8-6157] synthesizing module 'mux__parameterized0' [E:/Vivado/Final_code_sunday/verilod files/mux.v:12]
	Parameter N bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux__parameterized0' (4#1) [E:/Vivado/Final_code_sunday/verilod files/mux.v:12]
INFO: [Synth 8-6157] synthesizing module 'reg_file' [E:/Vivado/Final_code_sunday/verilod files/reg_file.v:13]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_file' (5#1) [E:/Vivado/Final_code_sunday/verilod files/reg_file.v:13]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [E:/Vivado/Final_code_sunday/verilod files/control_unit.v:21]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (6#1) [E:/Vivado/Final_code_sunday/verilod files/control_unit.v:21]
INFO: [Synth 8-6157] synthesizing module 'rv32_ImmGen' [E:/Vivado/Final_code_sunday/verilod files/ImmGen.v:15]
INFO: [Synth 8-6155] done synthesizing module 'rv32_ImmGen' (7#1) [E:/Vivado/Final_code_sunday/verilod files/ImmGen.v:15]
INFO: [Synth 8-6157] synthesizing module 'alu_control' [E:/Vivado/Final_code_sunday/verilod files/alu_control.v:12]
INFO: [Synth 8-6155] done synthesizing module 'alu_control' (8#1) [E:/Vivado/Final_code_sunday/verilod files/alu_control.v:12]
INFO: [Synth 8-6157] synthesizing module 'prv32_ALU' [E:/Vivado/Final_code_sunday/verilod files/prv32_ALU.v:11]
INFO: [Synth 8-6157] synthesizing module 'shifter' [E:/Vivado/Final_code_sunday/verilod files/shifter.v:14]
INFO: [Synth 8-6155] done synthesizing module 'shifter' (9#1) [E:/Vivado/Final_code_sunday/verilod files/shifter.v:14]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Vivado/Final_code_sunday/verilod files/prv32_ALU.v:40]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Vivado/Final_code_sunday/verilod files/prv32_ALU.v:40]
INFO: [Synth 8-6155] done synthesizing module 'prv32_ALU' (10#1) [E:/Vivado/Final_code_sunday/verilod files/prv32_ALU.v:11]
INFO: [Synth 8-6157] synthesizing module 'branch_control' [E:/Vivado/Final_code_sunday/verilod files/branch_control.v:14]
INFO: [Synth 8-6155] done synthesizing module 'branch_control' (11#1) [E:/Vivado/Final_code_sunday/verilod files/branch_control.v:14]
INFO: [Synth 8-6157] synthesizing module 'mux__parameterized1' [E:/Vivado/Final_code_sunday/verilod files/mux.v:12]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux__parameterized1' (11#1) [E:/Vivado/Final_code_sunday/verilod files/mux.v:12]
INFO: [Synth 8-6157] synthesizing module 'four_by_two_mux' [E:/Vivado/Final_code_sunday/verilod files/four_by_two_mux.v:12]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mux__parameterized2' [E:/Vivado/Final_code_sunday/verilod files/mux.v:12]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux__parameterized2' (11#1) [E:/Vivado/Final_code_sunday/verilod files/mux.v:12]
INFO: [Synth 8-6155] done synthesizing module 'four_by_two_mux' (12#1) [E:/Vivado/Final_code_sunday/verilod files/four_by_two_mux.v:12]
INFO: [Synth 8-6157] synthesizing module 'four_by_two_mux__parameterized0' [E:/Vivado/Final_code_sunday/verilod files/four_by_two_mux.v:12]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'four_by_two_mux__parameterized0' (12#1) [E:/Vivado/Final_code_sunday/verilod files/four_by_two_mux.v:12]
INFO: [Synth 8-6157] synthesizing module 'Forward_unit' [E:/Vivado/Final_code_sunday/verilod files/Forward_unit.v:15]
INFO: [Synth 8-6155] done synthesizing module 'Forward_unit' (13#1) [E:/Vivado/Final_code_sunday/verilod files/Forward_unit.v:15]
INFO: [Synth 8-6157] synthesizing module 'hazard_detector' [E:/Vivado/Final_code_sunday/verilod files/hazard_detector.v:14]
INFO: [Synth 8-6155] done synthesizing module 'hazard_detector' (14#1) [E:/Vivado/Final_code_sunday/verilod files/hazard_detector.v:14]
INFO: [Synth 8-6157] synthesizing module 'mux__parameterized3' [E:/Vivado/Final_code_sunday/verilod files/mux.v:12]
	Parameter N bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux__parameterized3' (14#1) [E:/Vivado/Final_code_sunday/verilod files/mux.v:12]
INFO: [Synth 8-6155] done synthesizing module 'RISC_V' (15#1) [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:35]
WARNING: [Synth 8-3331] design rv32_ImmGen has unconnected port IR[1]
WARNING: [Synth 8-3331] design rv32_ImmGen has unconnected port IR[0]
WARNING: [Synth 8-3331] design control_unit has unconnected port IR[1]
WARNING: [Synth 8-3331] design control_unit has unconnected port IR[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 3376.418 ; gain = 327.273
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 3376.418 ; gain = 327.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 3376.418 ; gain = 327.273
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:01:34 ; elapsed = 00:01:23 . Memory (MB): peak = 3534.043 ; gain = 484.898
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/Forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/RISC_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:47]
INFO: [VRFC 10-2458] undeclared symbol cf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:69]
INFO: [VRFC 10-2458] undeclared symbol zf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:69]
INFO: [VRFC 10-2458] undeclared symbol vf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:69]
INFO: [VRFC 10-2458] undeclared symbol sf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:69]
INFO: [VRFC 10-2458] undeclared symbol branch_out, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:91]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:91]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:91]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2458] undeclared symbol Byte, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2458] undeclared symbol HalfWord, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2458] undeclared symbol ZeroExtention, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/four_by_two_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_by_two_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/hazard_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
"xelab -wto 42591bd2517a4c1fa4cba5afdb8971bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 42591bd2517a4c1fa4cba5afdb8971bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'A' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'addr' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'B' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 15 for port 'B' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:114]
WARNING: [VRFC 10-3283] element index 13 into 'EX_MEM_Ctrl_in' is out of bounds [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:95]
WARNING: [VRFC 10-3705] select index 14 into 'EX_MEM_Ctrl_in' is out of bounds [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:96]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.mux_default
Compiling module xil_defaultlib.N_bit_register(N=64)
Compiling module xil_defaultlib.N_bit_register(N=164)
Compiling module xil_defaultlib.N_bit_register(N=184)
Compiling module xil_defaultlib.N_bit_register(N=137)
Compiling module xil_defaultlib.N_bit_register_default
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.mux(N=12)
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.mux(N=2)
Compiling module xil_defaultlib.four_by_two_mux
Compiling module xil_defaultlib.Forward_unit
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.mux(N=15)
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3569.637 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3569.637 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 310 ns : File "E:/Vivado/Final_code_sunday/verilod files/RISC_V_tb.v" Line 27
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 3569.637 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/Forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/RISC_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:47]
INFO: [VRFC 10-2458] undeclared symbol cf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:69]
INFO: [VRFC 10-2458] undeclared symbol zf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:69]
INFO: [VRFC 10-2458] undeclared symbol vf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:69]
INFO: [VRFC 10-2458] undeclared symbol sf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:69]
INFO: [VRFC 10-2458] undeclared symbol branch_out, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:91]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:91]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:91]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2458] undeclared symbol Byte, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2458] undeclared symbol HalfWord, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2458] undeclared symbol ZeroExtention, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/four_by_two_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_by_two_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/hazard_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
"xelab -wto 42591bd2517a4c1fa4cba5afdb8971bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 42591bd2517a4c1fa4cba5afdb8971bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'A' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'addr' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'B' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 15 for port 'B' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:114]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.mux_default
Compiling module xil_defaultlib.N_bit_register(N=64)
Compiling module xil_defaultlib.N_bit_register(N=164)
Compiling module xil_defaultlib.N_bit_register(N=184)
Compiling module xil_defaultlib.N_bit_register(N=137)
Compiling module xil_defaultlib.N_bit_register_default
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.mux(N=12)
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.mux(N=2)
Compiling module xil_defaultlib.four_by_two_mux
Compiling module xil_defaultlib.Forward_unit
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.mux(N=15)
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 310 ns : File "E:/Vivado/Final_code_sunday/verilod files/RISC_V_tb.v" Line 27
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 3569.637 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/Forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/RISC_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:47]
INFO: [VRFC 10-2458] undeclared symbol cf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:69]
INFO: [VRFC 10-2458] undeclared symbol zf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:69]
INFO: [VRFC 10-2458] undeclared symbol vf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:69]
INFO: [VRFC 10-2458] undeclared symbol sf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:69]
INFO: [VRFC 10-2458] undeclared symbol branch_out, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:91]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:91]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:91]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2458] undeclared symbol Byte, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2458] undeclared symbol HalfWord, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2458] undeclared symbol ZeroExtention, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/four_by_two_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_by_two_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/hazard_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3569.637 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
"xelab -wto 42591bd2517a4c1fa4cba5afdb8971bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 42591bd2517a4c1fa4cba5afdb8971bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'A' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'addr' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'B' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 15 for port 'B' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:114]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.mux_default
Compiling module xil_defaultlib.N_bit_register(N=64)
Compiling module xil_defaultlib.N_bit_register(N=164)
Compiling module xil_defaultlib.N_bit_register(N=184)
Compiling module xil_defaultlib.N_bit_register(N=137)
Compiling module xil_defaultlib.N_bit_register_default
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.mux(N=12)
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.mux(N=2)
Compiling module xil_defaultlib.four_by_two_mux
Compiling module xil_defaultlib.Forward_unit
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.mux(N=15)
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 310 ns : File "E:/Vivado/Final_code_sunday/verilod files/RISC_V_tb.v" Line 27
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 3569.637 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/Forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/RISC_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:47]
INFO: [VRFC 10-2458] undeclared symbol cf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:69]
INFO: [VRFC 10-2458] undeclared symbol zf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:69]
INFO: [VRFC 10-2458] undeclared symbol vf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:69]
INFO: [VRFC 10-2458] undeclared symbol sf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:69]
INFO: [VRFC 10-2458] undeclared symbol branch_out, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:91]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:91]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:91]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2458] undeclared symbol Byte, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2458] undeclared symbol HalfWord, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2458] undeclared symbol ZeroExtention, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/four_by_two_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_by_two_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/hazard_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3569.637 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
"xelab -wto 42591bd2517a4c1fa4cba5afdb8971bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 42591bd2517a4c1fa4cba5afdb8971bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'A' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'addr' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'B' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 15 for port 'B' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:114]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.mux_default
Compiling module xil_defaultlib.N_bit_register(N=64)
Compiling module xil_defaultlib.N_bit_register(N=164)
Compiling module xil_defaultlib.N_bit_register(N=184)
Compiling module xil_defaultlib.N_bit_register(N=137)
Compiling module xil_defaultlib.N_bit_register_default
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.mux(N=12)
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.mux(N=2)
Compiling module xil_defaultlib.four_by_two_mux
Compiling module xil_defaultlib.Forward_unit
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.mux(N=15)
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 310 ns : File "E:/Vivado/Final_code_sunday/verilod files/RISC_V_tb.v" Line 27
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 3569.637 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/Forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/RISC_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:47]
INFO: [VRFC 10-2458] undeclared symbol cf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:69]
INFO: [VRFC 10-2458] undeclared symbol zf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:69]
INFO: [VRFC 10-2458] undeclared symbol vf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:69]
INFO: [VRFC 10-2458] undeclared symbol sf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:69]
INFO: [VRFC 10-2458] undeclared symbol branch_out, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:91]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:91]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:91]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2458] undeclared symbol Byte, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2458] undeclared symbol HalfWord, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2458] undeclared symbol ZeroExtention, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/four_by_two_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_by_two_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/hazard_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
"xelab -wto 42591bd2517a4c1fa4cba5afdb8971bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 42591bd2517a4c1fa4cba5afdb8971bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'A' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'addr' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'B' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 15 for port 'B' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:114]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.mux_default
Compiling module xil_defaultlib.N_bit_register(N=64)
Compiling module xil_defaultlib.N_bit_register(N=164)
Compiling module xil_defaultlib.N_bit_register(N=152)
Compiling module xil_defaultlib.N_bit_register(N=137)
Compiling module xil_defaultlib.N_bit_register_default
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.mux(N=12)
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.mux(N=2)
Compiling module xil_defaultlib.four_by_two_mux
Compiling module xil_defaultlib.Forward_unit
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.mux(N=15)
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 310 ns : File "E:/Vivado/Final_code_sunday/verilod files/RISC_V_tb.v" Line 27
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 3569.637 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/Forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/RISC_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:47]
INFO: [VRFC 10-2458] undeclared symbol cf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:69]
INFO: [VRFC 10-2458] undeclared symbol zf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:69]
INFO: [VRFC 10-2458] undeclared symbol vf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:69]
INFO: [VRFC 10-2458] undeclared symbol sf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:69]
INFO: [VRFC 10-2458] undeclared symbol branch_out, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:91]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:91]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:91]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2458] undeclared symbol Byte, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2458] undeclared symbol HalfWord, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2458] undeclared symbol ZeroExtention, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/four_by_two_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_by_two_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/hazard_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3569.637 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
"xelab -wto 42591bd2517a4c1fa4cba5afdb8971bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 42591bd2517a4c1fa4cba5afdb8971bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'A' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'addr' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'B' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 15 for port 'B' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:114]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.mux_default
Compiling module xil_defaultlib.N_bit_register(N=64)
Compiling module xil_defaultlib.N_bit_register(N=164)
Compiling module xil_defaultlib.N_bit_register(N=152)
Compiling module xil_defaultlib.N_bit_register(N=137)
Compiling module xil_defaultlib.N_bit_register_default
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.mux(N=12)
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.mux(N=2)
Compiling module xil_defaultlib.four_by_two_mux
Compiling module xil_defaultlib.Forward_unit
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.mux(N=15)
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 310 ns : File "E:/Vivado/Final_code_sunday/verilod files/RISC_V_tb.v" Line 27
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 3569.637 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/Forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/RISC_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:47]
INFO: [VRFC 10-2458] undeclared symbol cf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:69]
INFO: [VRFC 10-2458] undeclared symbol zf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:69]
INFO: [VRFC 10-2458] undeclared symbol vf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:69]
INFO: [VRFC 10-2458] undeclared symbol sf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:69]
INFO: [VRFC 10-2458] undeclared symbol branch_out, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:91]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:91]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:91]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2458] undeclared symbol Byte, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2458] undeclared symbol HalfWord, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2458] undeclared symbol ZeroExtention, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/four_by_two_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_by_two_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/hazard_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3569.637 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
"xelab -wto 42591bd2517a4c1fa4cba5afdb8971bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 42591bd2517a4c1fa4cba5afdb8971bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'A' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'addr' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'B' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 15 for port 'B' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:114]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.mux_default
Compiling module xil_defaultlib.N_bit_register(N=64)
Compiling module xil_defaultlib.N_bit_register(N=164)
Compiling module xil_defaultlib.N_bit_register(N=152)
Compiling module xil_defaultlib.N_bit_register(N=137)
Compiling module xil_defaultlib.N_bit_register_default
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.mux(N=12)
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.mux(N=2)
Compiling module xil_defaultlib.four_by_two_mux
Compiling module xil_defaultlib.Forward_unit
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.mux(N=15)
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 310 ns : File "E:/Vivado/Final_code_sunday/verilod files/RISC_V_tb.v" Line 27
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3569.637 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 3569.637 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/Forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/RISC_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:47]
INFO: [VRFC 10-2458] undeclared symbol cf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:69]
INFO: [VRFC 10-2458] undeclared symbol zf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:69]
INFO: [VRFC 10-2458] undeclared symbol vf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:69]
INFO: [VRFC 10-2458] undeclared symbol sf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:69]
INFO: [VRFC 10-2458] undeclared symbol branch_out, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:91]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:91]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:91]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2458] undeclared symbol Byte, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2458] undeclared symbol HalfWord, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2458] undeclared symbol ZeroExtention, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/four_by_two_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_by_two_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/hazard_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
"xelab -wto 42591bd2517a4c1fa4cba5afdb8971bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 42591bd2517a4c1fa4cba5afdb8971bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'A' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'addr' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'B' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 15 for port 'B' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:114]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.mux_default
Compiling module xil_defaultlib.N_bit_register(N=64)
Compiling module xil_defaultlib.N_bit_register(N=164)
Compiling module xil_defaultlib.N_bit_register(N=152)
Compiling module xil_defaultlib.N_bit_register(N=137)
Compiling module xil_defaultlib.N_bit_register_default
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.mux(N=12)
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.mux(N=2)
Compiling module xil_defaultlib.four_by_two_mux
Compiling module xil_defaultlib.Forward_unit
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.mux(N=15)
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 310 ns : File "E:/Vivado/Final_code_sunday/verilod files/RISC_V_tb.v" Line 27
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 3569.637 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/Forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/RISC_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:47]
INFO: [VRFC 10-2458] undeclared symbol cf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:69]
INFO: [VRFC 10-2458] undeclared symbol zf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:69]
INFO: [VRFC 10-2458] undeclared symbol vf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:69]
INFO: [VRFC 10-2458] undeclared symbol sf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:69]
INFO: [VRFC 10-2458] undeclared symbol branch_out, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:91]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:91]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:91]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2458] undeclared symbol Byte, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2458] undeclared symbol HalfWord, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2458] undeclared symbol ZeroExtention, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/four_by_two_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_by_two_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/hazard_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3569.637 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
"xelab -wto 42591bd2517a4c1fa4cba5afdb8971bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 42591bd2517a4c1fa4cba5afdb8971bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'A' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'addr' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'B' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 15 for port 'B' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:114]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.mux_default
Compiling module xil_defaultlib.N_bit_register(N=64)
Compiling module xil_defaultlib.N_bit_register(N=164)
Compiling module xil_defaultlib.N_bit_register(N=152)
Compiling module xil_defaultlib.N_bit_register(N=137)
Compiling module xil_defaultlib.N_bit_register_default
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.mux(N=12)
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.mux(N=2)
Compiling module xil_defaultlib.four_by_two_mux
Compiling module xil_defaultlib.Forward_unit
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.mux(N=15)
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 310 ns : File "E:/Vivado/Final_code_sunday/verilod files/RISC_V_tb.v" Line 27
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 3569.637 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/Forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/RISC_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:47]
INFO: [VRFC 10-2458] undeclared symbol cf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:69]
INFO: [VRFC 10-2458] undeclared symbol zf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:69]
INFO: [VRFC 10-2458] undeclared symbol vf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:69]
INFO: [VRFC 10-2458] undeclared symbol sf, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:69]
INFO: [VRFC 10-2458] undeclared symbol branch_out, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:91]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:91]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:91]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2458] undeclared symbol Byte, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2458] undeclared symbol HalfWord, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2458] undeclared symbol ZeroExtention, assumed default net type wire [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:92]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/four_by_two_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_by_two_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/hazard_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Final_code_sunday/verilod files/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/Final_code_sunday/Final_Code/Final_Code.sim/sim_1/behav/xsim'
"xelab -wto 42591bd2517a4c1fa4cba5afdb8971bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 42591bd2517a4c1fa4cba5afdb8971bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'A' [E:/Vivado/Final_code_sunday/verilod files/N_bit_register.v:23]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'addr' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'B' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:88]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 15 for port 'B' [E:/Vivado/Final_code_sunday/verilod files/RISC_V.v:114]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.mux_default
Compiling module xil_defaultlib.N_bit_register(N=64)
Compiling module xil_defaultlib.N_bit_register(N=164)
Compiling module xil_defaultlib.N_bit_register(N=152)
Compiling module xil_defaultlib.N_bit_register(N=137)
Compiling module xil_defaultlib.N_bit_register_default
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.mux(N=12)
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.mux(N=2)
Compiling module xil_defaultlib.four_by_two_mux
Compiling module xil_defaultlib.Forward_unit
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.mux(N=15)
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 310 ns : File "E:/Vivado/Final_code_sunday/verilod files/RISC_V_tb.v" Line 27
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 3569.637 ; gain = 0.000
