Analysis & Synthesis report for sign_ext7
Sun Oct 29 09:11:58 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Successful - Sun Oct 29 09:11:58 2017       ;
; Quartus Prime Version       ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name               ; sign_ext7                                   ;
; Top-level Entity Name       ; alu                                         ;
; Family                      ; MAX V                                       ;
; Total logic elements        ; 123                                         ;
; Total pins                  ; 55                                          ;
; Total virtual pins          ; 0                                           ;
; UFM blocks                  ; 0 / 1 ( 0 % )                               ;
+-----------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 5M1270ZT144C5      ;                    ;
; Top-level entity name                                                      ; alu                ; sign_ext7          ;
; Family name                                                                ; MAX V              ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                      ;
+----------------------------------+-----------------+-----------------+--------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path               ; Library ;
+----------------------------------+-----------------+-----------------+--------------------------------------------+---------+
; alu.vhd                          ; yes             ; User VHDL File  ; /home/mohit/microlab337/Components/alu.vhd ;         ;
+----------------------------------+-----------------+-----------------+--------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Total logic elements                        ; 123    ;
;     -- Combinational with no register       ; 123    ;
;     -- Register only                        ; 0      ;
;     -- Combinational with a register        ; 0      ;
;                                             ;        ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 49     ;
;     -- 3 input functions                    ; 52     ;
;     -- 2 input functions                    ; 21     ;
;     -- 1 input functions                    ; 1      ;
;     -- 0 input functions                    ; 0      ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 92     ;
;     -- arithmetic mode                      ; 31     ;
;     -- qfbk mode                            ; 0      ;
;     -- register cascade mode                ; 0      ;
;     -- synchronous clear/load mode          ; 0      ;
;     -- asynchronous clear/load mode         ; 0      ;
;                                             ;        ;
; Total registers                             ; 0      ;
; Total logic cells in carry chains           ; 33     ;
; I/O pins                                    ; 55     ;
; Maximum fan-out node                        ; Mux3~0 ;
; Maximum fan-out                             ; 29     ;
; Total fan-out                               ; 412    ;
; Average fan-out                             ; 2.31   ;
+---------------------------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+
; |alu                       ; 123 (123)   ; 0            ; 0          ; 55   ; 0            ; 123 (123)    ; 0 (0)             ; 0 (0)            ; 33 (33)         ; 0 (0)      ; |alu                ; alu         ; work         ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; reg_c[0]$latch                                      ; Mux20               ; yes                    ;
; reg_c[1]$latch                                      ; Mux20               ; yes                    ;
; reg_c[2]$latch                                      ; Mux20               ; yes                    ;
; reg_c[3]$latch                                      ; Mux20               ; yes                    ;
; reg_c[4]$latch                                      ; Mux20               ; yes                    ;
; reg_c[5]$latch                                      ; Mux20               ; yes                    ;
; reg_c[6]$latch                                      ; Mux20               ; yes                    ;
; reg_c[7]$latch                                      ; Mux20               ; yes                    ;
; reg_c[8]$latch                                      ; Mux20               ; yes                    ;
; reg_c[9]$latch                                      ; Mux20               ; yes                    ;
; reg_c[10]$latch                                     ; Mux20               ; yes                    ;
; reg_c[11]$latch                                     ; Mux20               ; yes                    ;
; reg_c[12]$latch                                     ; Mux20               ; yes                    ;
; reg_c[13]$latch                                     ; Mux20               ; yes                    ;
; reg_c[14]$latch                                     ; Mux20               ; yes                    ;
; reg_c[15]$latch                                     ; Mux20               ; yes                    ;
; z$latch                                             ; Mux9                ; yes                    ;
; Number of user-specified and inferred latches = 17  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; No         ; |alu|Mux3                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Sun Oct 29 09:11:43 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sign_ext7 -c sign_ext7
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-Behavioral File: /home/mohit/microlab337/Components/alu.vhd Line: 18
    Info (12023): Found entity 1: alu File: /home/mohit/microlab337/Components/alu.vhd Line: 5
Info (12127): Elaborating entity "alu" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at alu.vhd(27): signal "en_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/mohit/microlab337/Components/alu.vhd Line: 27
Warning (10492): VHDL Process Statement warning at alu.vhd(31): signal "en_z" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/mohit/microlab337/Components/alu.vhd Line: 31
Warning (10492): VHDL Process Statement warning at alu.vhd(38): signal "en_z" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/mohit/microlab337/Components/alu.vhd Line: 38
Warning (10492): VHDL Process Statement warning at alu.vhd(41): signal "en_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/mohit/microlab337/Components/alu.vhd Line: 41
Warning (10492): VHDL Process Statement warning at alu.vhd(51): signal "en_z" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/mohit/microlab337/Components/alu.vhd Line: 51
Warning (10492): VHDL Process Statement warning at alu.vhd(58): signal "en_z" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/mohit/microlab337/Components/alu.vhd Line: 58
Warning (10631): VHDL Process Statement warning at alu.vhd(21): inferring latch(es) for signal or variable "reg_c", which holds its previous value in one or more paths through the process File: /home/mohit/microlab337/Components/alu.vhd Line: 21
Warning (10631): VHDL Process Statement warning at alu.vhd(21): inferring latch(es) for signal or variable "c", which holds its previous value in one or more paths through the process File: /home/mohit/microlab337/Components/alu.vhd Line: 21
Warning (10631): VHDL Process Statement warning at alu.vhd(21): inferring latch(es) for signal or variable "z", which holds its previous value in one or more paths through the process File: /home/mohit/microlab337/Components/alu.vhd Line: 21
Info (10041): Inferred latch for "z" at alu.vhd(21) File: /home/mohit/microlab337/Components/alu.vhd Line: 21
Info (10041): Inferred latch for "c" at alu.vhd(21) File: /home/mohit/microlab337/Components/alu.vhd Line: 21
Info (10041): Inferred latch for "reg_c[0]" at alu.vhd(21) File: /home/mohit/microlab337/Components/alu.vhd Line: 21
Info (10041): Inferred latch for "reg_c[1]" at alu.vhd(21) File: /home/mohit/microlab337/Components/alu.vhd Line: 21
Info (10041): Inferred latch for "reg_c[2]" at alu.vhd(21) File: /home/mohit/microlab337/Components/alu.vhd Line: 21
Info (10041): Inferred latch for "reg_c[3]" at alu.vhd(21) File: /home/mohit/microlab337/Components/alu.vhd Line: 21
Info (10041): Inferred latch for "reg_c[4]" at alu.vhd(21) File: /home/mohit/microlab337/Components/alu.vhd Line: 21
Info (10041): Inferred latch for "reg_c[5]" at alu.vhd(21) File: /home/mohit/microlab337/Components/alu.vhd Line: 21
Info (10041): Inferred latch for "reg_c[6]" at alu.vhd(21) File: /home/mohit/microlab337/Components/alu.vhd Line: 21
Info (10041): Inferred latch for "reg_c[7]" at alu.vhd(21) File: /home/mohit/microlab337/Components/alu.vhd Line: 21
Info (10041): Inferred latch for "reg_c[8]" at alu.vhd(21) File: /home/mohit/microlab337/Components/alu.vhd Line: 21
Info (10041): Inferred latch for "reg_c[9]" at alu.vhd(21) File: /home/mohit/microlab337/Components/alu.vhd Line: 21
Info (10041): Inferred latch for "reg_c[10]" at alu.vhd(21) File: /home/mohit/microlab337/Components/alu.vhd Line: 21
Info (10041): Inferred latch for "reg_c[11]" at alu.vhd(21) File: /home/mohit/microlab337/Components/alu.vhd Line: 21
Info (10041): Inferred latch for "reg_c[12]" at alu.vhd(21) File: /home/mohit/microlab337/Components/alu.vhd Line: 21
Info (10041): Inferred latch for "reg_c[13]" at alu.vhd(21) File: /home/mohit/microlab337/Components/alu.vhd Line: 21
Info (10041): Inferred latch for "reg_c[14]" at alu.vhd(21) File: /home/mohit/microlab337/Components/alu.vhd Line: 21
Info (10041): Inferred latch for "reg_c[15]" at alu.vhd(21) File: /home/mohit/microlab337/Components/alu.vhd Line: 21
Warning (13012): Latch reg_c[0]$latch has unsafe behavior File: /home/mohit/microlab337/Components/alu.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal op_sel[1] File: /home/mohit/microlab337/Components/alu.vhd Line: 10
Warning (13012): Latch reg_c[1]$latch has unsafe behavior File: /home/mohit/microlab337/Components/alu.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal op_sel[2] File: /home/mohit/microlab337/Components/alu.vhd Line: 10
Warning (13012): Latch reg_c[2]$latch has unsafe behavior File: /home/mohit/microlab337/Components/alu.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal op_sel[2] File: /home/mohit/microlab337/Components/alu.vhd Line: 10
Warning (13012): Latch reg_c[3]$latch has unsafe behavior File: /home/mohit/microlab337/Components/alu.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal op_sel[2] File: /home/mohit/microlab337/Components/alu.vhd Line: 10
Warning (13012): Latch reg_c[4]$latch has unsafe behavior File: /home/mohit/microlab337/Components/alu.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal op_sel[2] File: /home/mohit/microlab337/Components/alu.vhd Line: 10
Warning (13012): Latch reg_c[5]$latch has unsafe behavior File: /home/mohit/microlab337/Components/alu.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal op_sel[2] File: /home/mohit/microlab337/Components/alu.vhd Line: 10
Warning (13012): Latch reg_c[6]$latch has unsafe behavior File: /home/mohit/microlab337/Components/alu.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal op_sel[2] File: /home/mohit/microlab337/Components/alu.vhd Line: 10
Warning (13012): Latch reg_c[7]$latch has unsafe behavior File: /home/mohit/microlab337/Components/alu.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal op_sel[2] File: /home/mohit/microlab337/Components/alu.vhd Line: 10
Warning (13012): Latch reg_c[8]$latch has unsafe behavior File: /home/mohit/microlab337/Components/alu.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal op_sel[2] File: /home/mohit/microlab337/Components/alu.vhd Line: 10
Warning (13012): Latch reg_c[9]$latch has unsafe behavior File: /home/mohit/microlab337/Components/alu.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal op_sel[2] File: /home/mohit/microlab337/Components/alu.vhd Line: 10
Warning (13012): Latch reg_c[10]$latch has unsafe behavior File: /home/mohit/microlab337/Components/alu.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal op_sel[2] File: /home/mohit/microlab337/Components/alu.vhd Line: 10
Warning (13012): Latch reg_c[11]$latch has unsafe behavior File: /home/mohit/microlab337/Components/alu.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal op_sel[2] File: /home/mohit/microlab337/Components/alu.vhd Line: 10
Warning (13012): Latch reg_c[12]$latch has unsafe behavior File: /home/mohit/microlab337/Components/alu.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal op_sel[2] File: /home/mohit/microlab337/Components/alu.vhd Line: 10
Warning (13012): Latch reg_c[13]$latch has unsafe behavior File: /home/mohit/microlab337/Components/alu.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal op_sel[2] File: /home/mohit/microlab337/Components/alu.vhd Line: 10
Warning (13012): Latch reg_c[14]$latch has unsafe behavior File: /home/mohit/microlab337/Components/alu.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal op_sel[2] File: /home/mohit/microlab337/Components/alu.vhd Line: 10
Warning (13012): Latch reg_c[15]$latch has unsafe behavior File: /home/mohit/microlab337/Components/alu.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal op_sel[2] File: /home/mohit/microlab337/Components/alu.vhd Line: 10
Warning (13012): Latch z$latch has unsafe behavior File: /home/mohit/microlab337/Components/alu.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal op_sel[0] File: /home/mohit/microlab337/Components/alu.vhd Line: 10
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "c" is stuck at VCC File: /home/mohit/microlab337/Components/alu.vhd Line: 12
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "en_c" File: /home/mohit/microlab337/Components/alu.vhd Line: 8
Info (21057): Implemented 178 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 37 input pins
    Info (21059): Implemented 18 output pins
    Info (21061): Implemented 123 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings
    Info: Peak virtual memory: 939 megabytes
    Info: Processing ended: Sun Oct 29 09:11:58 2017
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:33


