import ctypes
from math import ceil
from pygears.sim.modules.cosim_base import CosimNoData
from pygears.sim import sim_log


class IdleIteration(Exception):
    pass


class CGet:
    def __init__(self, verilib, name, dtype):
        self.c_get_api = getattr(verilib, f'get_{name}', None)

        self.dtype = dtype
        self.width = int(dtype)

        if self.width > 64:
            self.c_dtype = ctypes.c_uint * (ceil(self.width / 32))
        elif self.width > 32:
            self.c_dtype = ctypes.c_ulonglong
        else:
            self.c_dtype = ctypes.c_uint

    def from_c_data(self, data):
        dout = 0
        for d in reversed(list(data)):
            dout <<= 32
            dout |= d

        return dout

    def get(self):
        self.c_get_api(self.dout)
        return self.from_c_data(self.dout)


class CDrv:
    def __init__(self, verilib, port, name=None):
        self.verilib = verilib
        self.port = port
        self.name = name if name else self.port.basename

        self.data_posted = False
        self.done = False
        self.width = int(self.port.dtype)
        self.c_set_api = getattr(verilib, f'set_{self.name}', None)
        self.c_get_api = getattr(verilib, f'get_{self.name}', None)

        if self.width > 64:
            self.c_width = 32
            self.c_dtype = ctypes.c_uint * (ceil(self.width / 32))
        elif self.width > 32:
            self.c_width = 64
            self.c_dtype = ctypes.c_ulonglong
        else:
            self.c_width = 32
            self.c_dtype = ctypes.c_uint


class CInputDrv(CDrv):
    def __init__(self, verilib, port, name=None):
        super().__init__(verilib, port, name)
        self.c_set_api.argtypes = (self.c_dtype, ctypes.c_uint)

    def close(self):
        pass

    def to_c_data(self, data):
        if self.width > 64:

            def dgen(data):
                for i in range(ceil(self.width / 32)):
                    yield data & 0xffffffff
                    data >>= 32

            return self.c_dtype(*list(dgen(data)))
        else:
            return self.c_dtype(data)

    def empty(self):
        return self.seq.empty()

    def send(self, data):
        # self.c_set_api(self.to_c_data(code(self.port.dtype, data)), 1)
        self.c_set_api(self.to_c_data(self.port.dtype(data).code()), 1)

    def ready(self):
        return self.c_get_api()

    def reset(self):
        self.c_set_api(self.to_c_data(0), 0)


class COutputDrv(CDrv):
    def __init__(self, verilib, port, name=None):
        super().__init__(verilib, port, name)
        if self.width <= 64:
            self.c_dtype = self.c_dtype * 1
            if self.c_get_api is None:
                raise Exception(
                    f"Unexpected exception, Verilator interface has no handler"
                    f" for the port: {port.basename}")

            self.c_get_api.argtypes = (self.c_dtype, )

        self.active = False
        self.dout = self.c_dtype()

    def from_c_data(self, data):
        dout = 0
        for d in reversed(list(data)):
            dout <<= self.c_width
            dout |= d

        return dout

    def reset(self):
        self.c_set_api(0)

    def ack(self):
        self.c_set_api(1)

    def read(self):
        self.active = self.c_get_api(self.dout)
        # print(
        #     f'{self.port.basename}: {self.active}, {self.from_c_data(self.dout)}'
        # )
        if self.active:
            try:
                return self.port.dtype.decode(self.from_c_data(self.dout))
            except ValueError as e:
                sim_log().error(
                    str(e) + f'\n    - received at port "{self.port.name}"')
        else:
            raise CosimNoData
