{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 24 16:25:22 2019 " "Info: Processing started: Sun Mar 24 16:25:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RV32IM -c RV32IM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RV32IM -c RV32IM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "GLB_CLK " "Info: Assuming node \"GLB_CLK\" is an undefined clock" {  } { { "I_F.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_F.vhd" 34 -1 0 } } { "d:/academic/software/quartuswebedition/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/academic/software/quartuswebedition/quartus/bin/Assignment Editor.qase" 1 { { 0 "GLB_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "GLB_CLK memory memory IF_INSTRMEM:MEM\|altsyncram:altsyncram_component\|altsyncram_bog1:auto_generated\|ram_block1a0~porta_datain_reg0 IF_INSTRMEM:MEM\|altsyncram:altsyncram_component\|altsyncram_bog1:auto_generated\|ram_block1a0~porta_memory_reg0 200.0 MHz Internal " "Info: Clock \"GLB_CLK\" Internal fmax is restricted to 200.0 MHz between source memory \"IF_INSTRMEM:MEM\|altsyncram:altsyncram_component\|altsyncram_bog1:auto_generated\|ram_block1a0~porta_datain_reg0\" and destination memory \"IF_INSTRMEM:MEM\|altsyncram:altsyncram_component\|altsyncram_bog1:auto_generated\|ram_block1a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.5 ns 2.5 ns 5.0 ns " "Info: fmax restricted to Clock High delay (2.5 ns) plus Clock Low delay (2.5 ns) : restricted to 5.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.645 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IF_INSTRMEM:MEM\|altsyncram:altsyncram_component\|altsyncram_bog1:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M4K_X13_Y7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y7; Fanout = 1; MEM Node = 'IF_INSTRMEM:MEM\|altsyncram:altsyncram_component\|altsyncram_bog1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_bog1.tdf" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/db/altsyncram_bog1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.645 ns) 2.645 ns IF_INSTRMEM:MEM\|altsyncram:altsyncram_component\|altsyncram_bog1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X13_Y7 0 " "Info: 2: + IC(0.000 ns) + CELL(2.645 ns) = 2.645 ns; Loc. = M4K_X13_Y7; Fanout = 0; MEM Node = 'IF_INSTRMEM:MEM\|altsyncram:altsyncram_component\|altsyncram_bog1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0~porta_datain_reg0 IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_bog1.tdf" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/db/altsyncram_bog1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.645 ns ( 100.00 % ) " "Info: Total cell delay = 2.645 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0~porta_datain_reg0 IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0~porta_datain_reg0 {} IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.645ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.025 ns - Smallest " "Info: - Smallest clock skew is -0.025 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GLB_CLK destination 2.713 ns + Shortest memory " "Info: + Shortest clock path from clock \"GLB_CLK\" to destination memory is 2.713 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns GLB_CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'GLB_CLK'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "" { GLB_CLK } "NODE_NAME" } } { "I_F.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_F.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns GLB_CLK~clkctrl 2 COMB CLKCTRL_G3 78 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 78; COMB Node = 'GLB_CLK~clkctrl'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { GLB_CLK GLB_CLK~clkctrl } "NODE_NAME" } } { "I_F.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_F.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.635 ns) 2.713 ns IF_INSTRMEM:MEM\|altsyncram:altsyncram_component\|altsyncram_bog1:auto_generated\|ram_block1a0~porta_memory_reg0 3 MEM M4K_X13_Y7 0 " "Info: 3: + IC(0.961 ns) + CELL(0.635 ns) = 2.713 ns; Loc. = M4K_X13_Y7; Fanout = 0; MEM Node = 'IF_INSTRMEM:MEM\|altsyncram:altsyncram_component\|altsyncram_bog1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { GLB_CLK~clkctrl IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_bog1.tdf" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/db/altsyncram_bog1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 60.23 % ) " "Info: Total cell delay = 1.634 ns ( 60.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.079 ns ( 39.77 % ) " "Info: Total interconnect delay = 1.079 ns ( 39.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.713 ns" { GLB_CLK GLB_CLK~clkctrl IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "2.713 ns" { GLB_CLK {} GLB_CLK~combout {} GLB_CLK~clkctrl {} IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.961ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GLB_CLK source 2.738 ns - Longest memory " "Info: - Longest clock path from clock \"GLB_CLK\" to source memory is 2.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns GLB_CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'GLB_CLK'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "" { GLB_CLK } "NODE_NAME" } } { "I_F.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_F.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns GLB_CLK~clkctrl 2 COMB CLKCTRL_G3 78 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 78; COMB Node = 'GLB_CLK~clkctrl'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { GLB_CLK GLB_CLK~clkctrl } "NODE_NAME" } } { "I_F.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_F.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.660 ns) 2.738 ns IF_INSTRMEM:MEM\|altsyncram:altsyncram_component\|altsyncram_bog1:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M4K_X13_Y7 1 " "Info: 3: + IC(0.961 ns) + CELL(0.660 ns) = 2.738 ns; Loc. = M4K_X13_Y7; Fanout = 1; MEM Node = 'IF_INSTRMEM:MEM\|altsyncram:altsyncram_component\|altsyncram_bog1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "1.621 ns" { GLB_CLK~clkctrl IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_bog1.tdf" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/db/altsyncram_bog1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 60.59 % ) " "Info: Total cell delay = 1.659 ns ( 60.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.079 ns ( 39.41 % ) " "Info: Total interconnect delay = 1.079 ns ( 39.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { GLB_CLK GLB_CLK~clkctrl IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { GLB_CLK {} GLB_CLK~combout {} GLB_CLK~clkctrl {} IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.961ns } { 0.000ns 0.999ns 0.000ns 0.660ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.713 ns" { GLB_CLK GLB_CLK~clkctrl IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "2.713 ns" { GLB_CLK {} GLB_CLK~combout {} GLB_CLK~clkctrl {} IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.961ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } } { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { GLB_CLK GLB_CLK~clkctrl IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { GLB_CLK {} GLB_CLK~combout {} GLB_CLK~clkctrl {} IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.961ns } { 0.000ns 0.999ns 0.000ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_bog1.tdf" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/db/altsyncram_bog1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_bog1.tdf" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/db/altsyncram_bog1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0~porta_datain_reg0 IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0~porta_datain_reg0 {} IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.645ns } "" } } { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.713 ns" { GLB_CLK GLB_CLK~clkctrl IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "2.713 ns" { GLB_CLK {} GLB_CLK~combout {} GLB_CLK~clkctrl {} IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.961ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } } { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { GLB_CLK GLB_CLK~clkctrl IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { GLB_CLK {} GLB_CLK~combout {} GLB_CLK~clkctrl {} IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.961ns } { 0.000ns 0.999ns 0.000ns 0.660ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_bog1.tdf" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/db/altsyncram_bog1.tdf" 37 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "IF_INSTRMEM:MEM\|altsyncram:altsyncram_component\|altsyncram_bog1:auto_generated\|ram_block1a0~porta_datain_reg0 STALL GLB_CLK 4.922 ns memory " "Info: tsu for memory \"IF_INSTRMEM:MEM\|altsyncram:altsyncram_component\|altsyncram_bog1:auto_generated\|ram_block1a0~porta_datain_reg0\" (data pin = \"STALL\", clock pin = \"GLB_CLK\") is 4.922 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.625 ns + Longest pin memory " "Info: + Longest pin to memory delay is 7.625 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns STALL 1 PIN PIN_AC25 46 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_AC25; Fanout = 46; PIN Node = 'STALL'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "" { STALL } "NODE_NAME" } } { "I_F.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_F.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.122 ns) + CELL(0.631 ns) 7.625 ns IF_INSTRMEM:MEM\|altsyncram:altsyncram_component\|altsyncram_bog1:auto_generated\|ram_block1a0~porta_datain_reg0 2 MEM M4K_X13_Y7 1 " "Info: 2: + IC(6.122 ns) + CELL(0.631 ns) = 7.625 ns; Loc. = M4K_X13_Y7; Fanout = 1; MEM Node = 'IF_INSTRMEM:MEM\|altsyncram:altsyncram_component\|altsyncram_bog1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "6.753 ns" { STALL IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_bog1.tdf" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/db/altsyncram_bog1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.503 ns ( 19.71 % ) " "Info: Total cell delay = 1.503 ns ( 19.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.122 ns ( 80.29 % ) " "Info: Total interconnect delay = 6.122 ns ( 80.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "7.625 ns" { STALL IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "7.625 ns" { STALL {} STALL~combout {} IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 6.122ns } { 0.000ns 0.872ns 0.631ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_bog1.tdf" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/db/altsyncram_bog1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GLB_CLK destination 2.738 ns - Shortest memory " "Info: - Shortest clock path from clock \"GLB_CLK\" to destination memory is 2.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns GLB_CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'GLB_CLK'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "" { GLB_CLK } "NODE_NAME" } } { "I_F.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_F.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns GLB_CLK~clkctrl 2 COMB CLKCTRL_G3 78 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 78; COMB Node = 'GLB_CLK~clkctrl'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { GLB_CLK GLB_CLK~clkctrl } "NODE_NAME" } } { "I_F.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_F.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.660 ns) 2.738 ns IF_INSTRMEM:MEM\|altsyncram:altsyncram_component\|altsyncram_bog1:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M4K_X13_Y7 1 " "Info: 3: + IC(0.961 ns) + CELL(0.660 ns) = 2.738 ns; Loc. = M4K_X13_Y7; Fanout = 1; MEM Node = 'IF_INSTRMEM:MEM\|altsyncram:altsyncram_component\|altsyncram_bog1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "1.621 ns" { GLB_CLK~clkctrl IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_bog1.tdf" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/db/altsyncram_bog1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 60.59 % ) " "Info: Total cell delay = 1.659 ns ( 60.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.079 ns ( 39.41 % ) " "Info: Total interconnect delay = 1.079 ns ( 39.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { GLB_CLK GLB_CLK~clkctrl IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { GLB_CLK {} GLB_CLK~combout {} GLB_CLK~clkctrl {} IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.961ns } { 0.000ns 0.999ns 0.000ns 0.660ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "7.625 ns" { STALL IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "7.625 ns" { STALL {} STALL~combout {} IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 6.122ns } { 0.000ns 0.872ns 0.631ns } "" } } { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { GLB_CLK GLB_CLK~clkctrl IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { GLB_CLK {} GLB_CLK~combout {} GLB_CLK~clkctrl {} IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.961ns } { 0.000ns 0.999ns 0.000ns 0.660ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "GLB_CLK MEMWORD\[20\] IF_INSTRMEM:MEM\|altsyncram:altsyncram_component\|altsyncram_bog1:auto_generated\|ram_block1a14~porta_address_reg0 12.619 ns memory " "Info: tco from clock \"GLB_CLK\" to destination pin \"MEMWORD\[20\]\" through memory \"IF_INSTRMEM:MEM\|altsyncram:altsyncram_component\|altsyncram_bog1:auto_generated\|ram_block1a14~porta_address_reg0\" is 12.619 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GLB_CLK source 2.739 ns + Longest memory " "Info: + Longest clock path from clock \"GLB_CLK\" to source memory is 2.739 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns GLB_CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'GLB_CLK'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "" { GLB_CLK } "NODE_NAME" } } { "I_F.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_F.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns GLB_CLK~clkctrl 2 COMB CLKCTRL_G3 78 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 78; COMB Node = 'GLB_CLK~clkctrl'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { GLB_CLK GLB_CLK~clkctrl } "NODE_NAME" } } { "I_F.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_F.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.661 ns) 2.739 ns IF_INSTRMEM:MEM\|altsyncram:altsyncram_component\|altsyncram_bog1:auto_generated\|ram_block1a14~porta_address_reg0 3 MEM M4K_X13_Y7 18 " "Info: 3: + IC(0.961 ns) + CELL(0.661 ns) = 2.739 ns; Loc. = M4K_X13_Y7; Fanout = 18; MEM Node = 'IF_INSTRMEM:MEM\|altsyncram:altsyncram_component\|altsyncram_bog1:auto_generated\|ram_block1a14~porta_address_reg0'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { GLB_CLK~clkctrl IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a14~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_bog1.tdf" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/db/altsyncram_bog1.tdf" 331 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.61 % ) " "Info: Total cell delay = 1.660 ns ( 60.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.079 ns ( 39.39 % ) " "Info: Total interconnect delay = 1.079 ns ( 39.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { GLB_CLK GLB_CLK~clkctrl IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a14~porta_address_reg0 } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "2.739 ns" { GLB_CLK {} GLB_CLK~combout {} GLB_CLK~clkctrl {} IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a14~porta_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.961ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_bog1.tdf" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/db/altsyncram_bog1.tdf" 331 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.671 ns + Longest memory pin " "Info: + Longest memory to pin delay is 9.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IF_INSTRMEM:MEM\|altsyncram:altsyncram_component\|altsyncram_bog1:auto_generated\|ram_block1a14~porta_address_reg0 1 MEM M4K_X13_Y7 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y7; Fanout = 18; MEM Node = 'IF_INSTRMEM:MEM\|altsyncram:altsyncram_component\|altsyncram_bog1:auto_generated\|ram_block1a14~porta_address_reg0'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a14~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_bog1.tdf" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/db/altsyncram_bog1.tdf" 331 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns IF_INSTRMEM:MEM\|altsyncram:altsyncram_component\|altsyncram_bog1:auto_generated\|q_a\[20\] 2 MEM M4K_X13_Y7 1 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X13_Y7; Fanout = 1; MEM Node = 'IF_INSTRMEM:MEM\|altsyncram:altsyncram_component\|altsyncram_bog1:auto_generated\|q_a\[20\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a14~porta_address_reg0 IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[20] } "NODE_NAME" } } { "db/altsyncram_bog1.tdf" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/db/altsyncram_bog1.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.046 ns) + CELL(2.632 ns) 9.671 ns MEMWORD\[20\] 3 PIN PIN_Y23 0 " "Info: 3: + IC(4.046 ns) + CELL(2.632 ns) = 9.671 ns; Loc. = PIN_Y23; Fanout = 0; PIN Node = 'MEMWORD\[20\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "6.678 ns" { IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[20] MEMWORD[20] } "NODE_NAME" } } { "I_F.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_F.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.625 ns ( 58.16 % ) " "Info: Total cell delay = 5.625 ns ( 58.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.046 ns ( 41.84 % ) " "Info: Total interconnect delay = 4.046 ns ( 41.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "9.671 ns" { IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a14~porta_address_reg0 IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[20] MEMWORD[20] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "9.671 ns" { IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a14~porta_address_reg0 {} IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[20] {} MEMWORD[20] {} } { 0.000ns 0.000ns 4.046ns } { 0.000ns 2.993ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { GLB_CLK GLB_CLK~clkctrl IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a14~porta_address_reg0 } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "2.739 ns" { GLB_CLK {} GLB_CLK~combout {} GLB_CLK~clkctrl {} IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a14~porta_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.961ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } } { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "9.671 ns" { IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a14~porta_address_reg0 IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[20] MEMWORD[20] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "9.671 ns" { IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a14~porta_address_reg0 {} IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|q_a[20] {} MEMWORD[20] {} } { 0.000ns 0.000ns 4.046ns } { 0.000ns 2.993ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "PC\[6\] PC_ADD\[6\] 8.958 ns Longest " "Info: Longest tpd from source pin \"PC\[6\]\" to destination pin \"PC_ADD\[6\]\" is 8.958 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns PC\[6\] 1 PIN PIN_C8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_C8; Fanout = 3; PIN Node = 'PC\[6\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[6] } "NODE_NAME" } } { "I_F.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_F.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.300 ns) + CELL(2.808 ns) 8.958 ns PC_ADD\[6\] 2 PIN PIN_B7 0 " "Info: 2: + IC(5.300 ns) + CELL(2.808 ns) = 8.958 ns; Loc. = PIN_B7; Fanout = 0; PIN Node = 'PC_ADD\[6\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "8.108 ns" { PC[6] PC_ADD[6] } "NODE_NAME" } } { "I_F.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_F.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.658 ns ( 40.84 % ) " "Info: Total cell delay = 3.658 ns ( 40.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.300 ns ( 59.16 % ) " "Info: Total interconnect delay = 5.300 ns ( 59.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "8.958 ns" { PC[6] PC_ADD[6] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "8.958 ns" { PC[6] {} PC[6]~combout {} PC_ADD[6] {} } { 0.000ns 0.000ns 5.300ns } { 0.000ns 0.850ns 2.808ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "IF_INSTRMEM:MEM\|altsyncram:altsyncram_component\|altsyncram_bog1:auto_generated\|ram_block1a14~porta_address_reg0 PC\[2\] GLB_CLK -3.256 ns memory " "Info: th for memory \"IF_INSTRMEM:MEM\|altsyncram:altsyncram_component\|altsyncram_bog1:auto_generated\|ram_block1a14~porta_address_reg0\" (data pin = \"PC\[2\]\", clock pin = \"GLB_CLK\") is -3.256 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GLB_CLK destination 2.739 ns + Longest memory " "Info: + Longest clock path from clock \"GLB_CLK\" to destination memory is 2.739 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns GLB_CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'GLB_CLK'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "" { GLB_CLK } "NODE_NAME" } } { "I_F.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_F.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns GLB_CLK~clkctrl 2 COMB CLKCTRL_G3 78 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 78; COMB Node = 'GLB_CLK~clkctrl'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { GLB_CLK GLB_CLK~clkctrl } "NODE_NAME" } } { "I_F.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_F.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.661 ns) 2.739 ns IF_INSTRMEM:MEM\|altsyncram:altsyncram_component\|altsyncram_bog1:auto_generated\|ram_block1a14~porta_address_reg0 3 MEM M4K_X13_Y7 18 " "Info: 3: + IC(0.961 ns) + CELL(0.661 ns) = 2.739 ns; Loc. = M4K_X13_Y7; Fanout = 18; MEM Node = 'IF_INSTRMEM:MEM\|altsyncram:altsyncram_component\|altsyncram_bog1:auto_generated\|ram_block1a14~porta_address_reg0'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { GLB_CLK~clkctrl IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a14~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_bog1.tdf" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/db/altsyncram_bog1.tdf" 331 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.61 % ) " "Info: Total cell delay = 1.660 ns ( 60.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.079 ns ( 39.39 % ) " "Info: Total interconnect delay = 1.079 ns ( 39.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { GLB_CLK GLB_CLK~clkctrl IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a14~porta_address_reg0 } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "2.739 ns" { GLB_CLK {} GLB_CLK~combout {} GLB_CLK~clkctrl {} IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a14~porta_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.961ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.234 ns + " "Info: + Micro hold delay of destination is 0.234 ns" {  } { { "db/altsyncram_bog1.tdf" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/db/altsyncram_bog1.tdf" 331 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.229 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 6.229 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns PC\[2\] 1 PIN PIN_U5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U5; Fanout = 3; PIN Node = 'PC\[2\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[2] } "NODE_NAME" } } { "I_F.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_F.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.255 ns) + CELL(0.142 ns) 6.229 ns IF_INSTRMEM:MEM\|altsyncram:altsyncram_component\|altsyncram_bog1:auto_generated\|ram_block1a14~porta_address_reg0 2 MEM M4K_X13_Y7 18 " "Info: 2: + IC(5.255 ns) + CELL(0.142 ns) = 6.229 ns; Loc. = M4K_X13_Y7; Fanout = 18; MEM Node = 'IF_INSTRMEM:MEM\|altsyncram:altsyncram_component\|altsyncram_bog1:auto_generated\|ram_block1a14~porta_address_reg0'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "5.397 ns" { PC[2] IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a14~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_bog1.tdf" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/db/altsyncram_bog1.tdf" 331 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.974 ns ( 15.64 % ) " "Info: Total cell delay = 0.974 ns ( 15.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.255 ns ( 84.36 % ) " "Info: Total interconnect delay = 5.255 ns ( 84.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "6.229 ns" { PC[2] IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a14~porta_address_reg0 } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "6.229 ns" { PC[2] {} PC[2]~combout {} IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a14~porta_address_reg0 {} } { 0.000ns 0.000ns 5.255ns } { 0.000ns 0.832ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { GLB_CLK GLB_CLK~clkctrl IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a14~porta_address_reg0 } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "2.739 ns" { GLB_CLK {} GLB_CLK~combout {} GLB_CLK~clkctrl {} IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a14~porta_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.961ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } } { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "6.229 ns" { PC[2] IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a14~porta_address_reg0 } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "6.229 ns" { PC[2] {} PC[2]~combout {} IF_INSTRMEM:MEM|altsyncram:altsyncram_component|altsyncram_bog1:auto_generated|ram_block1a14~porta_address_reg0 {} } { 0.000ns 0.000ns 5.255ns } { 0.000ns 0.832ns 0.142ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 24 16:25:22 2019 " "Info: Processing ended: Sun Mar 24 16:25:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
