	component unsaved is
		port (
			clk_clk             : in  std_logic := 'X'; -- clk
			resetn_reset_n      : in  std_logic := 'X'; -- reset_n
			uart_0_external_rxd : in  std_logic := 'X'; -- rxd
			uart_0_external_txd : out std_logic         -- txd
		);
	end component unsaved;

