Design Assistant report for qts_qsfp_sdi
Thu Feb  1 05:29:03 2024
Quartus Prime Version 23.3.0 Build 104 09/20/2023 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Design Assistant (Signoff) Results - 14 of 86 Rules Failed
  3. CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain
  4. RDC-50001 - Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains
  5. CDC-50006 - CDC Bus Constructed with Unsynchronized Registers
  6. CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized
  7. RES-50001 - Asynchronous Reset Is Not Synchronized
  8. TMC-20027 - Collection Filter Matching Multiple Types
  9. RES-50002 - Asynchronous Reset is Insufficiently Synchronized
 10. TMC-20013 - Partial Input Delay
 11. TMC-20012 - Missing Output Delay Constraint
 12. TMC-20025 - Ignored or Overridden Constraints
 13. TMC-20026 - Empty Collection Due To Unmatched Filter
 14. RES-50101 - Intra-Clock False Path Reset Synchronizer
 15. LNT-30010 - Nets Driving both Reset and Clock Enable Signals
 16. CLK-30032 - Improper Clock Targets
 17. CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints
 18. CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints
 19. CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints
 20. CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths
 21. CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints
 22. CDC-50011 - Combinational Logic Before Synchronizer Chain
 23. CLK-30026 - Missing Clock Assignment
 24. CLK-30027 - Multiple Clock Assignments Found
 25. CLK-30028 - Invalid Generated Clock
 26. CLK-30029 - Invalid Clock Assignments
 27. CLK-30030 - PLL Setting Violation
 28. CLK-30033 - Invalid Clock Group Assignment
 29. CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment
 30. CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment
 31. CLK-30042 - Incorrect Clock Group Type
 32. RDC-50002 - Reconvergence of Multiple Asynchronous Reset Synchronizers in a Common Reset Domain
 33. RES-50003 - Asynchronous Reset with Insufficient Constraints
 34. RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain
 35. TMC-20011 - Missing Input Delay Constraint
 36. TMC-20014 - Partial Output Delay
 37. TMC-20015 - Inconsistent Min-Max Delay
 38. TMC-20016 - Invalid Reference Pin
 39. TMC-20017 - Loops Detected
 40. TMC-20019 - Partial Multicycle Assignment
 41. TMC-20022 - I/O Delay Assignment Missing Parameters
 42. TMC-20023 - Invalid Set Net Delay Assignment
 43. TMC-30041 - Constraint with Invalid Clock Reference
 44. CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer
 45. CLK-30031 - Input Delay Assigned to Clock
 46. FLP-10000 - Physical RAM with Utilization Below Threshold
 47. LNT-30023 - Reset Nets with Polarity Conflict
 48. TMC-20018 - Unsupported Latches Detected
 49. TMC-20021 - Partial Min-Max Delay Assignment
 50. TMC-20024 - Synchronous Data Delay Assignment
 51. TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements
 52. TMC-20201 - Paths Failing Setup Analysis with High Clock Skew
 53. TMC-20202 - Paths Failing Setup Analysis with High Logic Delay
 54. TMC-20203 - Paths Failing Setup Analysis with High Fabric Interconnect Delay
 55. TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions
 56. TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming
 57. TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis
 58. TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis
 59. TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis
 60. TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion
 61. TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold
 62. TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path
 63. TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock
 64. TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains
 65. TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic
 66. TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints
 67. TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data
 68. TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax
 69. TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse
 70. TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path
 71. TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock
 72. TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path
 73. TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock
 74. TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path
 75. TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock
 76. CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains
 77. CDC-50101 - Intra-Clock False Path Synchronizer
 78. CDC-50102 - Synchronizer after CDC Topology with Control Signal
 79. FLP-40006 - Pipelining Registers That Might Be Recoverable
 80. RES-50010 - Reset Synchronizer Chains with Constant Output
 81. TMC-20020 - Invalid Multicycle Assignment
 82. TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint
 83. TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication
 84. TMC-20552 - User Selected Duplication Candidate was Rejected
 85. TMC-20601 - Registers with High Immediate Fan-Out Tension
 86. TMC-20602 - Registers with High Timing Path Endpoint Tension
 87. TMC-20603 - Registers with High Immediate Fan-Out Span
 88. TMC-20604 - Registers with High Timing Path Endpoint Span



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the Intel FPGA Software License Subscription Agreements 
on the Quartus Prime software download page.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant (Signoff) Results - 14 of 86 Rules Failed                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+
; Rule                                                                                                       ; Severity ; Violations ; Waived ; Tags                                           ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+
; CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain                                            ; High     ; 192        ; 0      ; synchronizer                                   ;
; RDC-50001 - Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains          ; High     ; 43         ; 0      ; reset-usage, reset-reachability                ;
; CDC-50006 - CDC Bus Constructed with Unsynchronized Registers                                              ; High     ; 30         ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized                                                   ; High     ; 12         ; 0      ; synchronizer                                   ;
; RES-50001 - Asynchronous Reset Is Not Synchronized                                                         ; High     ; 8          ; 0      ; synchronizer                                   ;
; TMC-20027 - Collection Filter Matching Multiple Types                                                      ; High     ; 6          ; 0      ; sdc                                            ;
; RES-50002 - Asynchronous Reset is Insufficiently Synchronized                                              ; High     ; 3          ; 0      ; synchronizer                                   ;
; TMC-20013 - Partial Input Delay                                                                            ; High     ; 2          ; 0      ; sdc, system                                    ;
; TMC-20012 - Missing Output Delay Constraint                                                                ; High     ; 1          ; 0      ; sdc, system                                    ;
; TMC-20025 - Ignored or Overridden Constraints                                                              ; Medium   ; 189        ; 0      ; sdc                                            ;
; TMC-20026 - Empty Collection Due To Unmatched Filter                                                       ; Medium   ; 6          ; 0      ; sdc                                            ;
; RES-50101 - Intra-Clock False Path Reset Synchronizer                                                      ; Low      ; 18         ; 0      ; synchronizer, false-positive-synchronizer      ;
; LNT-30010 - Nets Driving both Reset and Clock Enable Signals                                               ; Low      ; 6          ; 0      ; reset-usage                                    ;
; CLK-30032 - Improper Clock Targets                                                                         ; Low      ; 1          ; 0      ; sdc                                            ;
; CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints                                      ; High     ; 0          ; 0      ; synchronizer                                   ;
; CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints                                             ; High     ; 0          ; 0      ; cdc-bus                                        ;
; CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints                                            ; High     ; 0          ; 0      ; cdc-bus                                        ;
; CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths                    ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints           ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50011 - Combinational Logic Before Synchronizer Chain                                                  ; High     ; 0          ; 0      ; synchronizer                                   ;
; CLK-30026 - Missing Clock Assignment                                                                       ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30027 - Multiple Clock Assignments Found                                                               ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30028 - Invalid Generated Clock                                                                        ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30029 - Invalid Clock Assignments                                                                      ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30030 - PLL Setting Violation                                                                          ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30033 - Invalid Clock Group Assignment                                                                 ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment                                 ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment                                ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30042 - Incorrect Clock Group Type                                                                     ; High     ; 0          ; 0      ; sdc                                            ;
; RDC-50002 - Reconvergence of Multiple Asynchronous Reset Synchronizers in a Common Reset Domain            ; High     ; 0          ; 0      ; reset-usage, reset-reachability                ;
; RES-50003 - Asynchronous Reset with Insufficient Constraints                                               ; High     ; 0          ; 0      ; synchronizer                                   ;
; RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain                                   ; High     ; 0          ; 0      ; synchronizer                                   ;
; TMC-20011 - Missing Input Delay Constraint                                                                 ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20014 - Partial Output Delay                                                                           ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20015 - Inconsistent Min-Max Delay                                                                     ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20016 - Invalid Reference Pin                                                                          ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20017 - Loops Detected                                                                                 ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20019 - Partial Multicycle Assignment                                                                  ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20022 - I/O Delay Assignment Missing Parameters                                                        ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20023 - Invalid Set Net Delay Assignment                                                               ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-30041 - Constraint with Invalid Clock Reference                                                        ; High     ; 0          ; 0      ; sdc                                            ;
; CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer                                                 ; Medium   ; 0          ; 0      ; synchronizer                                   ;
; CLK-30031 - Input Delay Assigned to Clock                                                                  ; Medium   ; 0          ; 0      ; sdc, system                                    ;
; FLP-10000 - Physical RAM with Utilization Below Threshold                                                  ; Medium   ; 0          ; 0      ; ram, resource-usage                            ;
; LNT-30023 - Reset Nets with Polarity Conflict                                                              ; Medium   ; 0          ; 0      ; reset-usage                                    ;
; TMC-20018 - Unsupported Latches Detected                                                                   ; Medium   ; 0          ; 0      ; latch                                          ;
; TMC-20021 - Partial Min-Max Delay Assignment                                                               ; Medium   ; 0          ; 0      ; sdc                                            ;
; TMC-20024 - Synchronous Data Delay Assignment                                                              ; Medium   ; 0          ; 0      ; sdc                                            ;
; TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements                                      ; Medium   ; 0          ; 0      ; intrinsic-margin, impossible-requirements, sdc ;
; TMC-20201 - Paths Failing Setup Analysis with High Clock Skew                                              ; Medium   ; 0          ; 0      ; intrinsic-margin                               ;
; TMC-20202 - Paths Failing Setup Analysis with High Logic Delay                                             ; Medium   ; 0          ; 0      ; intrinsic-margin, logic-levels                 ;
; TMC-20203 - Paths Failing Setup Analysis with High Fabric Interconnect Delay                               ; Medium   ; 0          ; 0      ; intrinsic-margin                               ;
; TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions                           ; Medium   ; 0          ; 0      ; retime                                         ;
; TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming ; Medium   ; 0          ; 0      ; retime                                         ;
; TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis       ; Medium   ; 0          ; 0      ; dsp                                            ;
; TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis   ; Medium   ; 0          ; 0      ; dsp                                            ;
; TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis       ; Medium   ; 0          ; 0      ; ram                                            ;
; TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion                         ; Medium   ; 0          ; 0      ; route                                          ;
; TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold                            ; Medium   ; 0          ; 0      ; route                                          ;
; TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path                                  ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock                                         ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains         ; Medium   ; 0          ; 0      ; logic-levels                                   ;
; TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic         ; Medium   ; 0          ; 0      ; logic-levels, dsp                              ;
; TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints                        ; Medium   ; 0          ; 0      ; ram                                            ;
; TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data                                                ; Medium   ; 0          ; 0      ; nonstandard-timing                             ;
; TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax                                            ; Medium   ; 0          ; 0      ; ram, minimum-pulse-width                       ;
; TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse                                  ; Medium   ; 0          ; 0      ; minimum-pulse-width                            ;
; TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path                                   ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock                                          ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path                               ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock                                      ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path                                ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock                                       ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains                                         ; Low      ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50101 - Intra-Clock False Path Synchronizer                                                            ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; CDC-50102 - Synchronizer after CDC Topology with Control Signal                                            ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; FLP-40006 - Pipelining Registers That Might Be Recoverable                                                 ; Low      ; 0          ; 0      ; resource-usage                                 ;
; RES-50010 - Reset Synchronizer Chains with Constant Output                                                 ; Low      ; 0          ; 0      ; synchronizer                                   ;
; TMC-20020 - Invalid Multicycle Assignment                                                                  ; Low      ; 0          ; 0      ; sdc                                            ;
; TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint                 ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication                  ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20552 - User Selected Duplication Candidate was Rejected                                               ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20601 - Registers with High Immediate Fan-Out Tension                                                  ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20602 - Registers with High Timing Path Endpoint Tension                                               ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20603 - Registers with High Immediate Fan-Out Span                                                     ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20604 - Registers with High Timing Path Endpoint Span                                                  ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+


Status:		FAIL
Severity:		High
Number of violations: 	192
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------+-----------------------+--------+
; From                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; To                                                                                         ; From Clock                                                         ; To Clock ; Reason                ; Waived ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------+-----------------------+--------+
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq[0]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38] [+ 3 more]                       ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[0]  ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[10] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[11] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[12] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[13] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[14] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[15] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[16] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[17] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[18] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[19] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[1]  ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[20] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[21] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[22] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[23] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[24] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[25] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[26] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[27] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[28] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[29] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[2]  ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[30] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[31] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[3]  ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[4]  ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[5]  ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[6]  ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[7]  ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[8]  ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[9]  ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq[0]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38] [+ 3 more]                       ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[0]  ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[10] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[11] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[12] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[13] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[14] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[15] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[16] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[17] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[18] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[19] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[1]  ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[20] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[21] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[22] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[23] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[24] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[25] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[26] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[27] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[28] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[29] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[2]  ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[30] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[31] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[3]  ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[4]  ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[5]  ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[6]  ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[7]  ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[8]  ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[9]  ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq[0]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38] [+ 3 more]                       ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[0]  ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[10] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[11] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[12] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[13] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[14] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[15] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[16] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[17] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[18] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[19] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[1]  ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[20] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[21] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[22] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[23] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[24] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[25] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[26] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[27] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[28] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[29] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[2]  ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[30] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[31] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[3]  ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[4]  ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[5]  ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[6]  ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[7]  ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[8]  ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[9]  ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq[0]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38] [+ 3 more]                       ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[0]  ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[10] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[11] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[12] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[13] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[14] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[15] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[16] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[17] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[18] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[19] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[1]  ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[20] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[21] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[22] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[23] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[24] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[25] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[26] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[27] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[28] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[29] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[2]  ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[30] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[31] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[3]  ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[4]  ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[5]  ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[6]  ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[7]  ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[8]  ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[9]  ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq[0]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38] [+ 3 more]                            ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[0]   ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[10]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[11]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[12]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[13]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[14]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[15]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[16]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[17]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[18]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[19]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[1]   ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[20]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[21]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[22]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[23]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[24]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[25]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[26]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[27]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[28]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[29]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[2]   ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[30]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[31]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[3]   ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[4]   ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[5]   ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[6]   ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[7]   ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[8]   ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[9]   ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq[0]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38] [+ 3 more]                            ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[0]   ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[10]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[11]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[12]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[13]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[14]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[15]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[16]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[17]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[18]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[19]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[1]   ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[20]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[21]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[22]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[23]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[24]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[25]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[26]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[27]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[28]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[29]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[2]   ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[30]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[31]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[3]   ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[4]   ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[5]   ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[6]   ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[7]   ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[8]   ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[9]   ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------+-----------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	43
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RDC-50001 - Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+
; Reset Chain Register Heads                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Reset Sources                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Data Clock Domain                                                                                                    ; Reset Clock Domain                           ; Number of Reconvergent Registers ; Sample Reconvergent Register                                                                                                                                                                                                                 ; Waived ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|mgmt_rst_synch_0|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|read_reset_sync|altera_reset_synchronizer_int_chain[2]   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|write_reset_sync|altera_reset_synchronizer_int_chain[2]   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_1|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain[5]   q_sys_i|qsfp_xcvr_test_0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct1_xcvr_avmm1|avmm_if_soft_logic[0].ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct1_xcvr_avmm1|avmm_if_soft_logic[0].ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1   q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct1_xcvr_avmm1|avmm_if_soft_logic[0].ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct1_xcvr_avmm1|avmm_if_soft_logic[0].ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1   q_sys_i|qsfp_xcvr_atx_pll|q_sys_xcvr_atx_pll_s10_htile_1|s10_xcvr_avmm_inst|avmm_atom_insts[0].g_no_hip.ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|qsfp_xcvr_atx_pll1|q_sys_xcvr_atx_pll_s10_htile_2|s10_xcvr_avmm_inst|avmm_atom_insts[0].g_no_hip.ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|sdi_xcvr_atx_pll|q_sys_xcvr_atx_pll_s10_htile_0|s10_xcvr_avmm_inst|avmm_atom_insts[0].g_no_hip.ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct1_xcvr_avmm1|avmm_if_soft_logic[0].ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct1_xcvr_avmm1|avmm_if_soft_logic[0].ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_1|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_1|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_from_comm_d1   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|mgmt_reset_0|agent_reset   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|reset_out_reg   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|reset_in_reg   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|reset_out_reg   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|reset_in_reg   q_sys_i|qsfp_xcvr_test_0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_3|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_4|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   system_reset_n[0]   q_sys_i|sdi_xcvr_test_0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|sdi_xcvr_test_1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_3|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_4|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|sdi_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|sdi_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; clk_fpga_100m                                                                                                        ; altera_reserved_tck   clk_50   clk_fpga_100m ; 216                              ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_1|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a28~reg0 ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|mgmt_rst_synch_0|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|read_reset_sync|altera_reset_synchronizer_int_chain[2]   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|write_reset_sync|altera_reset_synchronizer_int_chain[2]   q_sys_i|qsfp_xcvr_test_0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct1_xcvr_avmm1|avmm_if_soft_logic[0].ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct1_xcvr_avmm1|avmm_if_soft_logic[0].ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1   q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct1_xcvr_avmm1|avmm_if_soft_logic[0].ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct1_xcvr_avmm1|avmm_if_soft_logic[0].ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1   q_sys_i|qsfp_xcvr_atx_pll|q_sys_xcvr_atx_pll_s10_htile_1|s10_xcvr_avmm_inst|avmm_atom_insts[0].g_no_hip.ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|qsfp_xcvr_atx_pll1|q_sys_xcvr_atx_pll_s10_htile_2|s10_xcvr_avmm_inst|avmm_atom_insts[0].g_no_hip.ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|sdi_xcvr_atx_pll|q_sys_xcvr_atx_pll_s10_htile_0|s10_xcvr_avmm_inst|avmm_atom_insts[0].g_no_hip.ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct1_xcvr_avmm1|avmm_if_soft_logic[0].ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct1_xcvr_avmm1|avmm_if_soft_logic[0].ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|mgmt_reset_0|agent_reset   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|reset_out_reg   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|reset_in_reg   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|reset_out_reg   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|reset_in_reg   q_sys_i|qsfp_xcvr_test_0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_3|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_4|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   system_reset_n[0]   q_sys_i|sdi_xcvr_test_0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|sdi_xcvr_test_1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_3|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_4|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|sdi_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|sdi_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                  ; clk_fpga_100m                                                                                                        ; clk_50   clk_fpga_100m                       ; 5652                             ; q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|cmd_mux|saved_grant[1]                                                                                                                                                                            ;        ;
; q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|master_0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; q_sys_i|qsfp_xcvr_test_0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_3|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_4|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   system_reset_n[0]   q_sys_i|sdi_xcvr_test_0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|sdi_xcvr_test_1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_3|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_4|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]   q_sys_i|sdi_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|sdi_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|master_0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; clk_50                                                                                                               ; altera_reserved_tck   clk_50   clk_fpga_100m ; 8758                             ; q_sys_i|qsfp_xcvr_test_0|nativephy_loopback_cont_0|nativephy_loopback_cont_0|csr_readdata[0]                                                                                                                                                 ;        ;
; q_sys_i|qsfp_xcvr_test_0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|alt_xcvr_resync_reset_div64|resync_chains[0].synchronizer_nocut|din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys_i|qsfp_xcvr_test_0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   system_reset_n[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0   clk_fpga_100m ; clk_50   clk_fpga_100m                       ; 1                                ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|recal_waitrequest                                                                                                                ;        ;
; q_sys_i|qsfp_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; q_sys_i|qsfp_xcvr_test_0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   system_reset_n[0]   q_sys_i|qsfp_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; clk_50                                                                                                               ; clk_50   clk_fpga_100m                       ; 106                              ; q_sys_i|qsfp_xcvr_test_0|default_pma_settings_conf_0|default_pma_settings_conf_0|master_address[2]                                                                                                                                           ;        ;
; q_sys_i|qsfp_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys_i|qsfp_xcvr_test_0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   system_reset_n[0]   q_sys_i|qsfp_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; clk_50                                                                                                               ; clk_50   clk_fpga_100m                       ; 8                                ; q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[38]                                                                                                                                          ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; system_reset_n[0]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0   clk_50                                                   ; clk_50                                       ; 11                               ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|state.ST_COUNT                                                                                                                ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|counter_reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; system_reset_n[0]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reset_counter_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0   clk_50                                                   ; clk_50                                       ; 127                              ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|error_counter[32]                                                                                                             ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|counter_reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system_reset_n[0]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|clr_reg   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reset_counter_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0   clk_50                                                   ; clk_50                                       ; 121                              ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|dout[32]                                                                                                              ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system_reset_n[0]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                   ; clk_50                                       ; 3                                ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|inject_error_reg                                                                                                        ;        ;
; q_sys_i|qsfp_xcvr_test_1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|alt_xcvr_resync_reset_div64|resync_chains[0].synchronizer_nocut|din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys_i|qsfp_xcvr_test_1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   system_reset_n[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0   clk_fpga_100m ; clk_50   clk_fpga_100m                       ; 1                                ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|recal_waitrequest                                                                                                                ;        ;
; q_sys_i|qsfp_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; q_sys_i|qsfp_xcvr_test_1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   system_reset_n[0]   q_sys_i|qsfp_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; clk_50                                                                                                               ; clk_50   clk_fpga_100m                       ; 106                              ; q_sys_i|qsfp_xcvr_test_1|default_pma_settings_conf_0|default_pma_settings_conf_0|master_address[2]                                                                                                                                           ;        ;
; q_sys_i|qsfp_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys_i|qsfp_xcvr_test_1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   system_reset_n[0]   q_sys_i|qsfp_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; clk_50                                                                                                               ; clk_50   clk_fpga_100m                       ; 8                                ; q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[38]                                                                                                                                          ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; system_reset_n[0]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0   clk_50                                                   ; clk_50                                       ; 11                               ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|state.ST_COUNT                                                                                                                ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|counter_reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; system_reset_n[0]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reset_counter_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0   clk_50                                                   ; clk_50                                       ; 127                              ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|error_counter[32]                                                                                                             ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|counter_reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system_reset_n[0]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|clr_reg   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reset_counter_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0   clk_50                                                   ; clk_50                                       ; 121                              ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|dout[32]                                                                                                              ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system_reset_n[0]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                   ; clk_50                                       ; 3                                ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|inject_error_reg                                                                                                        ;        ;
; q_sys_i|qsfp_xcvr_test_3|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|alt_xcvr_resync_reset_div64|resync_chains[0].synchronizer_nocut|din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys_i|qsfp_xcvr_test_3|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   system_reset_n[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0   clk_fpga_100m ; clk_50   clk_fpga_100m                       ; 1                                ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|recal_waitrequest                                                                                                                ;        ;
; q_sys_i|qsfp_xcvr_test_3|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; q_sys_i|qsfp_xcvr_test_3|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   system_reset_n[0]   q_sys_i|qsfp_xcvr_test_3|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; clk_50                                                                                                               ; clk_50   clk_fpga_100m                       ; 106                              ; q_sys_i|qsfp_xcvr_test_3|default_pma_settings_conf_0|default_pma_settings_conf_0|master_address[2]                                                                                                                                           ;        ;
; q_sys_i|qsfp_xcvr_test_3|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys_i|qsfp_xcvr_test_3|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   system_reset_n[0]   q_sys_i|qsfp_xcvr_test_3|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; clk_50                                                                                                               ; clk_50   clk_fpga_100m                       ; 8                                ; q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[38]                                                                                                                                          ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; system_reset_n[0]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout2|ch0   clk_50                                                   ; clk_50                                       ; 11                               ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|state.ST_COUNT                                                                                                                ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|counter_reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; system_reset_n[0]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reset_counter_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout2|ch0   clk_50                                                   ; clk_50                                       ; 127                              ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|error_counter[32]                                                                                                             ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|counter_reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system_reset_n[0]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|clr_reg   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reset_counter_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout2|ch0   clk_50                                                   ; clk_50                                       ; 121                              ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|dout[32]                                                                                                              ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system_reset_n[0]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                   ; clk_50                                       ; 3                                ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|inject_error_reg                                                                                                        ;        ;
; q_sys_i|qsfp_xcvr_test_4|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|alt_xcvr_resync_reset_div64|resync_chains[0].synchronizer_nocut|din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys_i|qsfp_xcvr_test_4|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   system_reset_n[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0   clk_fpga_100m ; clk_50   clk_fpga_100m                       ; 1                                ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|recal_waitrequest                                                                                                                ;        ;
; q_sys_i|qsfp_xcvr_test_4|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; q_sys_i|qsfp_xcvr_test_4|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   system_reset_n[0]   q_sys_i|qsfp_xcvr_test_4|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; clk_50                                                                                                               ; clk_50   clk_fpga_100m                       ; 106                              ; q_sys_i|qsfp_xcvr_test_4|default_pma_settings_conf_0|default_pma_settings_conf_0|master_address[2]                                                                                                                                           ;        ;
; q_sys_i|qsfp_xcvr_test_4|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys_i|qsfp_xcvr_test_4|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   system_reset_n[0]   q_sys_i|qsfp_xcvr_test_4|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; clk_50                                                                                                               ; clk_50   clk_fpga_100m                       ; 8                                ; q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[38]                                                                                                                                          ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; system_reset_n[0]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout2|ch0   clk_50                                                   ; clk_50                                       ; 11                               ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|state.ST_COUNT                                                                                                                ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|counter_reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; system_reset_n[0]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reset_counter_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout2|ch0   clk_50                                                   ; clk_50                                       ; 127                              ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|error_counter[32]                                                                                                             ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|counter_reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system_reset_n[0]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|clr_reg   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reset_counter_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout2|ch0   clk_50                                                   ; clk_50                                       ; 121                              ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|dout[32]                                                                                                              ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system_reset_n[0]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                   ; clk_50                                       ; 3                                ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|inject_error_reg                                                                                                        ;        ;
; q_sys_i|sdi_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; system_reset_n[0]   q_sys_i|sdi_xcvr_test_0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|sdi_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; clk_50                                                                                                               ; clk_50   clk_fpga_100m                       ; 106                              ; q_sys_i|sdi_xcvr_test_0|default_pma_settings_conf_0|sdi_xcvr_test_default_pma_settings_conf_0|master_oen                                                                                                                                     ;        ;
; q_sys_i|sdi_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; system_reset_n[0]   q_sys_i|sdi_xcvr_test_0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|sdi_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; clk_50                                                                                                               ; clk_50   clk_fpga_100m                       ; 8                                ; q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[71]                                                                                                                                           ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; system_reset_n[0]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0   clk_50                                                    ; clk_50                                       ; 11                               ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|state.ST_COUNT                                                                                                                 ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|counter_reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; system_reset_n[0]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reset_counter_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0   clk_50                                                    ; clk_50                                       ; 127                              ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|error_counter[32]                                                                                                              ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|counter_reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; system_reset_n[0]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|clr_reg   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reset_counter_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0   clk_50                                                    ; clk_50                                       ; 121                              ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|dout[32]                                                                                                               ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; system_reset_n[0]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                    ; clk_50                                       ; 3                                ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|inject_error_reg                                                                                                         ;        ;
; q_sys_i|sdi_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; system_reset_n[0]   q_sys_i|sdi_xcvr_test_1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|sdi_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; clk_50                                                                                                               ; clk_50   clk_fpga_100m                       ; 106                              ; q_sys_i|sdi_xcvr_test_1|default_pma_settings_conf_0|sdi_xcvr_test_default_pma_settings_conf_0|master_oen                                                                                                                                     ;        ;
; q_sys_i|sdi_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; system_reset_n[0]   q_sys_i|sdi_xcvr_test_1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|sdi_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; clk_50                                                                                                               ; clk_50   clk_fpga_100m                       ; 8                                ; q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[71]                                                                                                                                           ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; system_reset_n[0]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0   clk_50                                                    ; clk_50                                       ; 11                               ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|state.ST_COUNT                                                                                                                 ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|counter_reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; system_reset_n[0]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reset_counter_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0   clk_50                                                    ; clk_50                                       ; 127                              ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|error_counter[32]                                                                                                              ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|counter_reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; system_reset_n[0]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|clr_reg   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reset_counter_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0   clk_50                                                    ; clk_50                                       ; 121                              ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|dout[32]                                                                                                               ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; system_reset_n[0]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                    ; clk_50                                       ; 3                                ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|inject_error_reg                                                                                                         ;        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	30
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CDC-50006 - CDC Bus Constructed with Unsynchronized Registers                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+--------+
; Source Nodes                                                                                           ; Synchronization Nodes                                                                                   ; From Clock    ; To Clock      ; Chain Length ; Waived ;
+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+--------+
; q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer[*]                  ; q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer[*]                  ; clk_50        ; clk_fpga_100m ; 1            ;        ;
; q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[*]                  ; q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer[*]                  ; clk_50        ; clk_fpga_100m ; 1            ;        ;
; q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer[*]                  ; q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer[*]                  ; clk_fpga_100m ; clk_50        ; 1 to 2       ;        ;
; q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|in_data_buffer[*]                  ; q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|out_data_buffer[*]                  ; clk_fpga_100m ; clk_50        ; 1 to 2       ;        ;
; q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|in_data_buffer[*]                  ; q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|out_data_buffer[*]                  ; clk_fpga_100m ; clk_50        ; 1 to 2       ;        ;
; q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[*]                      ; q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[*]                      ; clk_50        ; clk_fpga_100m ; 1            ;        ;
; q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer[*] ; q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer[*] ; clk_50        ; clk_fpga_100m ; 1            ;        ;
; q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[*] ; q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer[*] ; clk_fpga_100m ; clk_50        ; 1            ;        ;
; q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer[*] ; q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer[*] ; clk_fpga_100m ; clk_50        ; 1 to 2       ;        ;
; q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[*]     ; q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[*]     ; clk_50        ; clk_fpga_100m ; 1            ;        ;
; q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer[*] ; q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer[*] ; clk_50        ; clk_fpga_100m ; 1            ;        ;
; q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[*] ; q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer[*] ; clk_fpga_100m ; clk_50        ; 1            ;        ;
; q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer[*] ; q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer[*] ; clk_fpga_100m ; clk_50        ; 1 to 2       ;        ;
; q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[*]     ; q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[*]     ; clk_50        ; clk_fpga_100m ; 1            ;        ;
; q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer[*] ; q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer[*] ; clk_50        ; clk_fpga_100m ; 1            ;        ;
; q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[*] ; q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer[*] ; clk_fpga_100m ; clk_50        ; 1            ;        ;
; q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer[*] ; q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer[*] ; clk_fpga_100m ; clk_50        ; 1 to 2       ;        ;
; q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[*]     ; q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[*]     ; clk_50        ; clk_fpga_100m ; 1            ;        ;
; q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer[*] ; q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer[*] ; clk_50        ; clk_fpga_100m ; 1            ;        ;
; q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[*] ; q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer[*] ; clk_fpga_100m ; clk_50        ; 1            ;        ;
; q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer[*] ; q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer[*] ; clk_fpga_100m ; clk_50        ; 1 to 2       ;        ;
; q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[*]     ; q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[*]     ; clk_50        ; clk_fpga_100m ; 1            ;        ;
; q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer[*]  ; q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer[*]  ; clk_50        ; clk_fpga_100m ; 1            ;        ;
; q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[*]  ; q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer[*]  ; clk_fpga_100m ; clk_50        ; 1            ;        ;
; q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer[*]  ; q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer[*]  ; clk_fpga_100m ; clk_50        ; 1 to 2       ;        ;
; q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[*]      ; q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[*]      ; clk_50        ; clk_fpga_100m ; 1            ;        ;
; q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer[*]  ; q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer[*]  ; clk_50        ; clk_fpga_100m ; 1            ;        ;
; q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[*]  ; q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer[*]  ; clk_fpga_100m ; clk_50        ; 1            ;        ;
; q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer[*]  ; q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer[*]  ; clk_fpga_100m ; clk_50        ; 1 to 2       ;        ;
; q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[*]      ; q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[*]      ; clk_50        ; clk_fpga_100m ; 1            ;        ;
+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	12
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------+-----------------------+--------+
; From                                                                                                 ; To                                                                                                   ; From Clock ; To Clock                                                  ; Reason                ; Waived ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------+-----------------------+--------+
; q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[126] ; q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[46] ; clk_50     ; clk_fpga_100m                                             ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|pulse_1ms                  ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|pulse_1ms_samp_clk_reg1    ; clk_50     ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0 ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[71]  ; q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[46] ; clk_50     ; clk_fpga_100m                                             ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|pulse_1ms                  ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|pulse_1ms_samp_clk_reg1    ; clk_50     ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0 ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[76]  ; q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[46] ; clk_50     ; clk_fpga_100m                                             ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|pulse_1ms                  ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|pulse_1ms_samp_clk_reg1    ; clk_50     ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0 ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[71]  ; q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[46] ; clk_50     ; clk_fpga_100m                                             ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|pulse_1ms                  ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|pulse_1ms_samp_clk_reg1    ; clk_50     ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0 ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[71]   ; q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[126] ; clk_50     ; clk_fpga_100m                                             ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|pulse_1ms                   ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|pulse_1ms_samp_clk_reg1     ; clk_50     ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0  ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[71]   ; q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[46]  ; clk_50     ; clk_fpga_100m                                             ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|pulse_1ms                   ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|pulse_1ms_samp_clk_reg1     ; clk_50     ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0  ; Asynchronous transfer ;        ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------+-----------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	8
Rule Parameters:      	max_violations = 500
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RES-50001 - Asynchronous Reset Is Not Synchronized                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------+----------------------+-----------------------------------------------------------+---------------------------------+---------------------------------------------------------------------------------------+--------+
; Reset Source                                                                                                        ; Reset Source Clock   ; Register Clock                                            ; Number of Registers Being Reset ; Sample Register Being Reset                                                           ; Waived ;
+---------------------------------------------------------------------------------------------------------------------+----------------------+-----------------------------------------------------------+---------------------------------+---------------------------------------------------------------------------------------+--------+
; cpu_resetn                                                                                                          ; Unconstrained domain ; clk_50                                                    ; 55                              ; heart_beat_cnt[26]                                                                    ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; clk_50               ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0 ; 68                              ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq_int[0] ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; clk_50               ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0 ; 68                              ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq_int[0] ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; clk_50               ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0 ; 68                              ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq_int[0] ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; clk_50               ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0 ; 68                              ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq_int[0] ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  ; clk_50               ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0  ; 68                              ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq_int[0]  ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  ; clk_50               ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0  ; 68                              ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq_int[0]  ;        ;
; system_reset_n[0]                                                                                                   ; clk_50               ; clk_fpga_100m                                             ; 72                              ; q_sys_i|mm_interconnect_0|agent_pipeline_016|gen_inst[1].core|full1                   ;        ;
+---------------------------------------------------------------------------------------------------------------------+----------------------+-----------------------------------------------------------+---------------------------------+---------------------------------------------------------------------------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	6
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20027 - Collection Filter Matching Multiple Types                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------+------------------------+------------------------------------------------------+--------+
; Bare String Filter                                                                                                                                                                                            ; SDC Command                                                                                                                            ; Analyzer Deduced Type ; Possible Matching Type ; Location                                             ; Waived ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------+------------------------+------------------------------------------------------+--------+
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|clk_div8                                                                                          ; foreach_in_collection clk_div8 $recal_clk_div8_col {                                                                                   ; register              ; net                    ; alt_xcvr_native_re_cal_chnl_v7wbk6y.sdc:84 (from IP) ;        ;
;                                                                                                                                                                                                               ;                                                                                                                                        ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;       set clk_div8_node_name [get_node_info -name $clk_div8]                                                                           ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;                                                                                                                                        ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;       if {$int_osc_clk_name != ""} {                                                                                                   ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;                                                                                                                                        ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;         create_generated_clock  -name $instance_name|recal_clk_div8|ch$i  -divide_by 8  -source $int_osc_clk_name  $clk_div8_node_name ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;       }; # if statement                                                                                                                ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;      }                                                                                                                                 ;                       ;                        ;                                                      ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|clk_div8                                                                                          ; foreach_in_collection clk_div8 $recal_clk_div8_col {                                                                                   ; register              ; net                    ; alt_xcvr_native_re_cal_chnl_v7wbk6y.sdc:84 (from IP) ;        ;
;                                                                                                                                                                                                               ;                                                                                                                                        ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;       set clk_div8_node_name [get_node_info -name $clk_div8]                                                                           ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;                                                                                                                                        ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;       if {$int_osc_clk_name != ""} {                                                                                                   ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;                                                                                                                                        ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;         create_generated_clock  -name $instance_name|recal_clk_div8|ch$i  -divide_by 8  -source $int_osc_clk_name  $clk_div8_node_name ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;       }; # if statement                                                                                                                ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;      }                                                                                                                                 ;                       ;                        ;                                                      ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|clk_div8                                                                                          ; foreach_in_collection clk_div8 $recal_clk_div8_col {                                                                                   ; register              ; net                    ; alt_xcvr_native_re_cal_chnl_v7wbk6y.sdc:84 (from IP) ;        ;
;                                                                                                                                                                                                               ;                                                                                                                                        ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;       set clk_div8_node_name [get_node_info -name $clk_div8]                                                                           ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;                                                                                                                                        ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;       if {$int_osc_clk_name != ""} {                                                                                                   ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;                                                                                                                                        ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;         create_generated_clock  -name $instance_name|recal_clk_div8|ch$i  -divide_by 8  -source $int_osc_clk_name  $clk_div8_node_name ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;       }; # if statement                                                                                                                ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;      }                                                                                                                                 ;                       ;                        ;                                                      ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|clk_div8                                                                                          ; foreach_in_collection clk_div8 $recal_clk_div8_col {                                                                                   ; register              ; net                    ; alt_xcvr_native_re_cal_chnl_v7wbk6y.sdc:84 (from IP) ;        ;
;                                                                                                                                                                                                               ;                                                                                                                                        ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;       set clk_div8_node_name [get_node_info -name $clk_div8]                                                                           ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;                                                                                                                                        ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;       if {$int_osc_clk_name != ""} {                                                                                                   ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;                                                                                                                                        ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;         create_generated_clock  -name $instance_name|recal_clk_div8|ch$i  -divide_by 8  -source $int_osc_clk_name  $clk_div8_node_name ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;       }; # if statement                                                                                                                ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;      }                                                                                                                                 ;                       ;                        ;                                                      ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_out_reg_tck[*] ; get_fanins $path_to -clock -stop_at_clocks                                                                                             ; keeper                ; cell                   ; intel_signal_tap.sdc:48                              ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_1|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_out_reg_tck[*] ; get_fanins $path_to -clock -stop_at_clocks                                                                                             ; keeper                ; cell                   ; intel_signal_tap.sdc:48                              ;        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------+------------------------+------------------------------------------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	3
Rule Parameters:      	max_violations = 500
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RES-50002 - Asynchronous Reset is Insufficiently Synchronized                                                                                                                       ;
+-------------------+---------------------------------------------------------------------------------------------------+------------+---------------+-----------------------+--------+
; From              ; To                                                                                                ; From Clock ; To Clock      ; Reason                ; Waived ;
+-------------------+---------------------------------------------------------------------------------------------------+------------+---------------+-----------------------+--------+
; system_reset_n[0] ; q_sys_i|mm_interconnect_0|qsfp_xcvr_atx_pll_reconfig_avmm0_translator|waitrequest_reset_override  ; clk_50     ; clk_fpga_100m ; Asynchronous transfer ;        ;
; system_reset_n[0] ; q_sys_i|mm_interconnect_0|qsfp_xcvr_atx_pll1_reconfig_avmm0_translator|waitrequest_reset_override ; clk_50     ; clk_fpga_100m ; Asynchronous transfer ;        ;
; system_reset_n[0] ; q_sys_i|mm_interconnect_0|sdi_xcvr_atx_pll_reconfig_avmm0_translator|waitrequest_reset_override   ; clk_50     ; clk_fpga_100m ; Asynchronous transfer ;        ;
+-------------------+---------------------------------------------------------------------------------------------------+------------+---------------+-----------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	2
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------------------------------------------+
; TMC-20013 - Partial Input Delay                                                              ;
+---------------------+-----------------------------------------+---------------------+--------+
; Port                ; Reason                                  ; Location            ; Waived ;
+---------------------+-----------------------------------------+---------------------+--------+
; altera_reserved_tdi ; Missing (rise, min) (fall, min) delays. ; qts_qsfp_sdi.sdc:37 ;        ;
; altera_reserved_tms ; Missing (rise, min) (fall, min) delays. ; qts_qsfp_sdi.sdc:38 ;        ;
+---------------------+-----------------------------------------+---------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	1
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------------------+
; TMC-20012 - Missing Output Delay Constraint                          ;
+---------------+---------------------------------------------+--------+
; Port          ; Reason                                      ; Waived ;
+---------------+---------------------------------------------+--------+
; user_led_g[3] ; No output delay was set on the output port. ;        ;
+---------------+---------------------------------------------+--------+


Status:		FAIL
Severity:		Medium
Number of violations: 	189
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20025 - Ignored or Overridden Constraints                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------+
; Ignored Constraint                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Location                                                                                            ; Reason                                                                                                ; Waived ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------+
; set_false_path -through [get_pins {q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1|clrn}] -to [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; alt_xcvr_reset_s10.sdc:35 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[3].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_rx_prbs_err_clr*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1721 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -from [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~pld_tx_clk1_dcm.reg}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|aib_fabric_tx_data_lpbk*}] -to [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_fabric_rx_transfer_clk.reg}] ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1327 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_ltr*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1721 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_pma_ltd_b*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1721 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_pma_rs_lpbk_b*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1721 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_rx_prbs_err_clr*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1721 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -from [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~pld_tx_clk1_dcm.reg}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|aib_fabric_tx_data_lpbk*}] -to [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_fabric_rx_transfer_clk.reg}] ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1327 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_ltr*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1721 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_pma_ltd_b*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1721 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_pma_rs_lpbk_b*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1721 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[2].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_rx_prbs_err_clr*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1721 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -from [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg}] -to [get_registers {*|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~*aib_fabric_tx_transfer_clk.reg}]                                                                                                                                                                                                                                                                                                                                                                                          ; alt_xcvr_native_global_constraints_v7wbk6y.sdc:108 (from IP)                                        ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -from [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg}] -to [get_registers {*|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~*aib_fabric_tx_transfer_clk.reg}]                                                                                                                                                                                                                                                                                                                                                                                          ; alt_xcvr_native_global_constraints_v7wbk6y.sdc:108 (from IP)                                        ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -from [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg}] -to [get_registers {*|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~*aib_fabric_tx_transfer_clk.reg}]                                                                                                                                                                                                                                                                                                                                                                                          ; alt_xcvr_native_global_constraints_v7wbk6y.sdc:108 (from IP)                                        ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_ports {user_led_r[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; qts_qsfp_sdi.sdc:73                                                                                 ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -from [get_keepers {qsfp_rstn}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; qts_qsfp_sdi.sdc:76                                                                                 ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -from [get_keepers {*data_pattern_checker:*|snap_handshake_clock_crosser:*|din*}] -to [get_keepers {*data_pattern_checker:*|snap_handshake_clock_crosser:*|dout*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; data_pattern_checker.sdc:16                                                                         ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pma_txpma_rstb}]  200.000                                                                                                                                                                                                                                                                                                                                                                                             ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1480 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pma_txpma_rstb}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                            ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1481 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_pld_rst_n}]  200.000                                                                                                                                                                                                                                                                                                                                                                                        ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1499 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[1].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_pld_rst_n}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                       ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1500 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pma_rxpma_rstb}]  200.000                                                                                                                                                                                                                                                                                                                                                                                             ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1540 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pma_rxpma_rstb}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                            ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1541 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_pld_rst_n}]  200.000                                                                                                                                                                                                                                                                                                                                                                                        ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1559 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_pld_rst_n}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                       ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1560 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|rx_prbs_err_snapshot*}] -to [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_count*}] 200.000                                                                                                                                                                                                                                                                                                                                    ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1599 (from IP)  ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|rx_prbs_err_snapshot*}] -to [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_count*}] -200.000                                                                                                                                                                                                                                                                                                                                   ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1600 (from IP)  ; Exception is fully overridden                                                                         ;        ;
; set_max_delay -from [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pma_txpma_rstb}]  200.000                                                                                                                                                                                                                                                                                                                                                                                             ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1480 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pma_txpma_rstb}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                            ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1481 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_pld_rst_n}]  200.000                                                                                                                                                                                                                                                                                                                                                                                        ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1499 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[4].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_pld_rst_n}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                       ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1500 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pma_rxpma_rstb}]  200.000                                                                                                                                                                                                                                                                                                                                                                                             ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1540 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pma_rxpma_rstb}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                            ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1541 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_pld_rst_n}]  200.000                                                                                                                                                                                                                                                                                                                                                                                        ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1559 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_pld_rst_n}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                       ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1560 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|rx_prbs_err_snapshot*}] -to [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_count*}] 200.000                                                                                                                                                                                                                                                                                                                                    ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1599 (from IP)  ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|rx_prbs_err_snapshot*}] -to [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_count*}] -200.000                                                                                                                                                                                                                                                                                                                                   ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1600 (from IP)  ; Exception is fully overridden                                                                         ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pma_txpma_rstb}]  200.000                                                                                                                                                                                                                                                                                                                                                                                         ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1480 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pma_txpma_rstb}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                        ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1481 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_pld_rst_n}]  200.000                                                                                                                                                                                                                                                                                                                                                                                    ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1499 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1|clrn}] -to [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; alt_xcvr_reset_s10.sdc:35 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_pld_rst_n}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                   ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1500 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pma_rxpma_rstb}]  200.000                                                                                                                                                                                                                                                                                                                                                                                         ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1540 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pma_rxpma_rstb}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                        ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1541 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_pld_rst_n}]  200.000                                                                                                                                                                                                                                                                                                                                                                                    ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1559 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_pld_rst_n}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                   ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1560 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|rx_prbs_err_snapshot*}] -to [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_count*}] 200.000                                                                                                                                                                                                                                                                                                                                ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1599 (from IP) ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|rx_prbs_err_snapshot*}] -to [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_count*}] -200.000                                                                                                                                                                                                                                                                                                                               ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1600 (from IP) ; Exception is fully overridden                                                                         ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pma_txpma_rstb}]  200.000                                                                                                                                                                                                                                                                                                                                                                                         ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1480 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pma_txpma_rstb}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                        ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1481 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_pld_rst_n}]  200.000                                                                                                                                                                                                                                                                                                                                                                                    ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1499 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|dreg[0]|clrn}] -to [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|dreg[0]}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; alt_xcvr_reset_s10.sdc:43 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_pld_rst_n}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                   ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1500 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pma_rxpma_rstb}]  200.000                                                                                                                                                                                                                                                                                                                                                                                         ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1540 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pma_rxpma_rstb}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                        ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1541 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_pld_rst_n}]  200.000                                                                                                                                                                                                                                                                                                                                                                                    ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1559 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_pld_rst_n}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                   ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1560 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|rx_prbs_err_snapshot*}] -to [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_count*}] 200.000                                                                                                                                                                                                                                                                                                                                ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1599 (from IP) ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|rx_prbs_err_snapshot*}] -to [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_count*}] -200.000                                                                                                                                                                                                                                                                                                                               ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1600 (from IP) ; Exception is fully overridden                                                                         ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pma_txpma_rstb}]  200.000                                                                                                                                                                                                                                                                                                                                                                                         ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1480 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pma_txpma_rstb}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                        ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1481 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_pld_rst_n}]  200.000                                                                                                                                                                                                                                                                                                                                                                                    ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1499 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[6].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_pld_rst_n}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                   ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1500 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pma_rxpma_rstb}]  200.000                                                                                                                                                                                                                                                                                                                                                                                         ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1540 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pma_rxpma_rstb}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                        ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1541 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_pld_rst_n}]  200.000                                                                                                                                                                                                                                                                                                                                                                                    ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1559 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_pld_rst_n}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                   ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1560 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|rx_prbs_err_snapshot*}] -to [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_count*}] 200.000                                                                                                                                                                                                                                                                                                                                ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1599 (from IP) ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|rx_prbs_err_snapshot*}] -to [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_count*}] -200.000                                                                                                                                                                                                                                                                                                                               ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1600 (from IP) ; Exception is fully overridden                                                                         ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pma_txpma_rstb}]  200.000                                                                                                                                                                                                                                                                                                                                                                                         ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1480 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pma_txpma_rstb}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                        ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1481 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_pld_rst_n}]  200.000                                                                                                                                                                                                                                                                                                                                                                                    ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1499 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[3].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_pld_rst_n}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                   ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1500 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pma_rxpma_rstb}]  200.000                                                                                                                                                                                                                                                                                                                                                                                         ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1540 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pma_rxpma_rstb}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                        ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1541 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_pld_rst_n}]  200.000                                                                                                                                                                                                                                                                                                                                                                                    ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1559 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_pld_rst_n}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                   ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1560 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|rx_prbs_err_snapshot*}] -to [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_count*}] 200.000                                                                                                                                                                                                                                                                                                                                ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1599 (from IP) ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|rx_prbs_err_snapshot*}] -to [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_count*}] -200.000                                                                                                                                                                                                                                                                                                                               ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1600 (from IP) ; Exception is fully overridden                                                                         ;        ;
; set_max_delay -from [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}] -to [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}] 100.000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser.sdc:67 (from IP)                                           ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}] -to [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}] -100.000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_avalon_st_handshake_clock_crosser.sdc:68 (from IP)                                           ; Exception is fully overridden                                                                         ;        ;
; set_max_delay -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_in_reg_acq[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_out_reg_tck[*]}] 41.667                                                                                                                                                                                                                                                                                                                                                                                                                       ; intel_signal_tap.sdc:72                                                                             ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[5].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_max_delay -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_1|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_in_reg_acq[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_1|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_out_reg_tck[*]}] 41.667                                                                                                                                                                                                                                                                                                                                                                                                                       ; intel_signal_tap.sdc:72                                                                             ; Exception is fully overridden                                                                         ;        ;
; set_clock_groups -asynchronous -group [get_clocks { altera_reserved_tck }]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; qts_qsfp_sdi.sdc:54                                                                                 ; Exception is invalid (covers no paths)                                                                ;        ;
; set_clock_groups -asynchronous -group [get_clocks { refclk_qsfp_p }]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; qts_qsfp_sdi.sdc:58                                                                                 ; Exception is invalid (covers no paths)                                                                ;        ;
; set_clock_groups -asynchronous -group [get_clocks { refclk_sdi_p }]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; qts_qsfp_sdi.sdc:59                                                                                 ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -from [get_ports {altera_reserved_ntrst}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; qts_qsfp_sdi.sdc:67                                                                                 ; Exception contains errors and will not be analyzed. Verify that the assignment is entered correctly.  ;        ;
; set_false_path -from [get_ports {user_dipsw[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; qts_qsfp_sdi.sdc:70                                                                                 ; Exception contains errors and will not be analyzed. Verify that the assignment is entered correctly.  ;        ;
; set_false_path -from [get_keepers {user_pb[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; qts_qsfp_sdi.sdc:71                                                                                 ; Exception contains errors and will not be analyzed. Verify that the assignment is entered correctly.  ;        ;
; set_false_path -to [get_clocks {qsfp_mod_prsn}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; qts_qsfp_sdi.sdc:75                                                                                 ; Exception contains errors and will not be analyzed. Verify that the assignment is entered correctly.  ;        ;
; set_clock_groups -asynchronous -group [get_clocks { slow_clk }]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; qts_qsfp_sdi.sdc:61                                                                                 ; Exception contains errors and will not be analyzed. Verify that the assignment is entered correctly.  ;        ;
; create_generated_clock -name {slow_clk} -source [get_ports {clk_50}] -divide_by 2 [get_ports {*|freq_counter:freq_counter_0|slow_clk}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; qts_qsfp_sdi.sdc:19                                                                                 ; Assignment contains errors and will not be analyzed. Verify that the assignment is entered correctly. ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[4].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -through [get_pins {q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|dreg[0]|clrn}] -to [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|dreg[0]}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; alt_xcvr_reset_s10.sdc:43 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[2].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[5].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[3].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[1].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[4].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[2].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -through [get_pins {q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1|clrn}] -to [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; alt_xcvr_reset_s10.sdc:35 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -through [get_pins {q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|dreg[0]|clrn}] -to [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|dreg[0]}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; alt_xcvr_reset_s10.sdc:43 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[6].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[6].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[5].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[3].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[4].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[2].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[5].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[3].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[2].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[1].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[4].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[5].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -through [get_pins {q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1|clrn}] -to [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; alt_xcvr_reset_s10.sdc:35 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -through [get_pins {q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|dreg[0]|clrn}] -to [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|dreg[0]}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; alt_xcvr_reset_s10.sdc:43 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[6].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[5].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[3].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[4].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[2].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[5].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[3].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[3].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[4].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[2].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[1].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -through [get_pins {q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1|clrn}] -to [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; alt_xcvr_reset_s10.sdc:35 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -through [get_pins {q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|dreg[0]|clrn}] -to [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|dreg[0]}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; alt_xcvr_reset_s10.sdc:43 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[6].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[3].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[5].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[4].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[2].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[4].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[5].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[3].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[2].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[4].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[1].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -through [get_pins {q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1|clrn}] -to [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; alt_xcvr_reset_s10.sdc:35 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -through [get_pins {q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|dreg[0]|clrn}] -to [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|dreg[0]}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; alt_xcvr_reset_s10.sdc:43 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[6].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[5].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[3].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[4].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[2].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[5].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[3].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[1].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[4].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[2].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -from [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~pld_tx_clk1_dcm.reg}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|aib_fabric_tx_data_lpbk*}] -to [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_fabric_rx_transfer_clk.reg}]       ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1327 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[2].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_ltr*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1721 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_pma_ltd_b*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1721 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_pma_rs_lpbk_b*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1721 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_rx_prbs_err_clr*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1721 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -from [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~pld_tx_clk1_dcm.reg}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|aib_fabric_tx_data_lpbk*}] -to [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_fabric_rx_transfer_clk.reg}]       ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1327 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_ltr*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1721 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_pma_ltd_b*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1721 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_pma_rs_lpbk_b*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1721 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_rx_prbs_err_clr*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1721 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -from [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg}] -to [get_registers {*|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~*aib_fabric_tx_transfer_clk.reg}]                                                                                                                                                                                                                                                                                                                                                                                            ; alt_xcvr_native_global_constraints_5rlvnya.sdc:108 (from IP)                                        ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[5].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -from [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg}] -to [get_registers {*|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~*aib_fabric_tx_transfer_clk.reg}]                                                                                                                                                                                                                                                                                                                                                                                            ; alt_xcvr_native_global_constraints_5rlvnya.sdc:108 (from IP)                                        ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -from [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~pld_tx_clk1_dcm.reg}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|aib_fabric_tx_data_lpbk*}] -to [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_fabric_rx_transfer_clk.reg}] ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1327 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_ltr*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1721 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_pma_ltd_b*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1721 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_pma_rs_lpbk_b*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1721 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_rx_prbs_err_clr*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1721 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -from [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~pld_tx_clk1_dcm.reg}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|aib_fabric_tx_data_lpbk*}] -to [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_fabric_rx_transfer_clk.reg}] ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1327 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_ltr*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1721 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_pma_ltd_b*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1721 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_pma_rs_lpbk_b*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1721 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------+


Status:		FAIL
Severity:		Medium
Number of violations: 	6
Rule Parameters:      	max_violations = 5000
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20026 - Empty Collection Due To Unmatched Filter                                                                                                                                           ;
+----------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------------------+--------+
; Empty Collection Filter                ; SDC Command                                                                                                            ; Location            ; Waived ;
+----------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------------------+--------+
; *|freq_counter:freq_counter_0|slow_clk ; create_generated_clock -name slow_clk -source [get_ports clk_50] -divide_by 2 {*|freq_counter:freq_counter_0|slow_clk} ; qts_qsfp_sdi.sdc:19 ;        ;
;  slow_clk                              ; get_clocks { slow_clk }                                                                                                ; qts_qsfp_sdi.sdc:61 ;        ;
; altera_reserved_ntrst                  ; get_ports {altera_reserved_ntrst}                                                                                      ; qts_qsfp_sdi.sdc:67 ;        ;
; user_dipsw[*]                          ; get_ports {user_dipsw[*]}                                                                                              ; qts_qsfp_sdi.sdc:70 ;        ;
; user_pb[*]                             ; get_keepers {user_pb[*]}                                                                                               ; qts_qsfp_sdi.sdc:71 ;        ;
; qsfp_mod_prsn                          ; set_false_path -from * -to qsfp_mod_prsn                                                                               ; qts_qsfp_sdi.sdc:75 ;        ;
+----------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------------------+--------+


Status:		FAIL
Severity:		Low
Number of violations: 	18
Rule Parameters:      	max_violations = 500
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RES-50101 - Intra-Clock False Path Reset Synchronizer                                                                                                                            ;
+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------+--------+
; From              ; To                                                                                                                                  ; From/To Clock ; Waived ;
+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------+--------+
; system_reset_n[0] ; q_sys_i|qsfp_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                     ; clk_50        ;        ;
; system_reset_n[0] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                  ; clk_50        ;        ;
; system_reset_n[0] ; q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]  ; clk_50        ;        ;
; system_reset_n[0] ; q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]  ; clk_50        ;        ;
; system_reset_n[0] ; q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]      ; clk_50        ;        ;
; system_reset_n[0] ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                   ; clk_50        ;        ;
; system_reset_n[0] ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                   ; clk_50        ;        ;
; system_reset_n[0] ; q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1] ; clk_50        ;        ;
; system_reset_n[0] ; q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1] ; clk_50        ;        ;
; system_reset_n[0] ; q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1] ; clk_50        ;        ;
; system_reset_n[0] ; q_sys_i|qsfp_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                     ; clk_50        ;        ;
; system_reset_n[0] ; q_sys_i|qsfp_xcvr_test_3|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                     ; clk_50        ;        ;
; system_reset_n[0] ; q_sys_i|qsfp_xcvr_test_4|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                     ; clk_50        ;        ;
; system_reset_n[0] ; q_sys_i|sdi_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                      ; clk_50        ;        ;
; system_reset_n[0] ; q_sys_i|sdi_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                      ; clk_50        ;        ;
; system_reset_n[0] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                  ; clk_50        ;        ;
; system_reset_n[0] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                  ; clk_50        ;        ;
; system_reset_n[0] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                  ; clk_50        ;        ;
+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------+--------+


Status:		FAIL
Severity:		Low
Number of violations: 	6
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LNT-30010 - Nets Driving both Reset and Clock Enable Signals                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------+--------------------------------+--------+
; Driver                                                                             ; Asynchronous Reset Signal ; Synchronous Reset Signal                                                                   ; Clock Enable Signal                                                                   ; Number of Asynchronous Reset Signals ; Number of Synchronous Reset Signals ; Number of Clock Enable Signals ; Waived ;
+------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------+--------------------------------+--------+
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|pls_1sec ; --                        ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq_int[0]|SCLR ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq[0]|ENA ; 0                                    ; 32                                  ; 32                             ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|pls_1sec ; --                        ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq_int[0]|SCLR ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq[0]|ENA ; 0                                    ; 32                                  ; 32                             ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|pls_1sec ; --                        ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq_int[0]|SCLR ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq[0]|ENA ; 0                                    ; 32                                  ; 32                             ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|pls_1sec ; --                        ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq_int[0]|SCLR ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq[0]|ENA ; 0                                    ; 32                                  ; 32                             ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|pls_1sec  ; --                        ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq_int[0]|SCLR  ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq[0]|ENA  ; 0                                    ; 32                                  ; 32                             ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|pls_1sec  ; --                        ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq_int[0]|SCLR  ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq[0]|ENA  ; 0                                    ; 32                                  ; 32                             ;        ;
+------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------+--------------------------------+--------+


Status:		FAIL
Severity:		Low
Number of violations: 	1
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLK-30032 - Improper Clock Targets                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------+--------------------------------------------------------+---------------------------------------------------------------+--------+
; Assignment                                                                                   ; Reason                                                 ; Location                                                      ; Waived ;
+----------------------------------------------------------------------------------------------+--------------------------------------------------------+---------------------------------------------------------------+--------+
; [get_nodes {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|intosc*|oscillator_dut~oscillator_clock}] ; Target contains node other than top level input ports. ; alt_sld_fab_0_altera_xcvr_reset_sequencer_s10_191_svx7koa.v:3 ;        ;
+----------------------------------------------------------------------------------------------+--------------------------------------------------------+---------------------------------------------------------------+--------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------------+
; CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+----------------------------------------------------------------+
; CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints ;
+----------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------+
; CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------------------------------+
; CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths ;
+-----------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------------------------------+
; CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints ;
+--------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------+
; CDC-50011 - Combinational Logic Before Synchronizer Chain ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------+
; CLK-30026 - Missing Clock Assignment ;
+--------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; CLK-30027 - Multiple Clock Assignments Found ;
+----------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------+
; CLK-30028 - Invalid Generated Clock ;
+-------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------------+
; CLK-30029 - Invalid Clock Assignments ;
+---------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------+
; CLK-30030 - PLL Setting Violation ;
+-----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------+
; CLK-30033 - Invalid Clock Group Assignment ;
+--------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------------------------+
; CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment ;
+----------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------------------------------+
; CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment ;
+-----------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------+
; CLK-30042 - Incorrect Clock Group Type ;
+----------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------------------------------------------------------+
; RDC-50002 - Reconvergence of Multiple Asynchronous Reset Synchronizers in a Common Reset Domain ;
+-------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------+
; RES-50003 - Asynchronous Reset with Insufficient Constraints ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------+
; RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain ;
+--------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------+
; TMC-20011 - Missing Input Delay Constraint ;
+--------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------+
; TMC-20014 - Partial Output Delay ;
+----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------+
; TMC-20015 - Inconsistent Min-Max Delay ;
+----------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------+
; TMC-20016 - Invalid Reference Pin ;
+-----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------+
; TMC-20017 - Loops Detected ;
+----------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; TMC-20019 - Partial Multicycle Assignment ;
+-------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------+
; TMC-20022 - I/O Delay Assignment Missing Parameters ;
+-----------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; TMC-20023 - Invalid Set Net Delay Assignment ;
+----------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------+
; TMC-30041 - Constraint with Invalid Clock Reference ;
+-----------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------------------------+
; CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; CLK-30031 - Input Delay Assigned to Clock ;
+-------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		device_ram_occupation = 80
		low_utilization = 10
+-----------------------------------------------------------+
; FLP-10000 - Physical RAM with Utilization Below Threshold ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------+
; LNT-30023 - Reset Nets with Polarity Conflict ;
+-----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------+
; TMC-20018 - Unsupported Latches Detected ;
+------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; TMC-20021 - Partial Min-Max Delay Assignment ;
+----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------+
; TMC-20024 - Synchronous Data Delay Assignment ;
+-----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------+
; TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------+
; TMC-20201 - Paths Failing Setup Analysis with High Clock Skew ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------+
; TMC-20202 - Paths Failing Setup Analysis with High Logic Delay ;
+----------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------+
; TMC-20203 - Paths Failing Setup Analysis with High Fabric Interconnect Delay ;
+------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------------------+
; TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions ;
+----------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------------+
; TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming ;
+------------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------+
; TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis ;
+------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------------------------------------------+
; TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis ;
+----------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------+
; TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis ;
+------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------+
; TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion ;
+------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------------------------+
; TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold ;
+---------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------------------+
; TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path ;
+---------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+--------------------------------------------------------------------+
; TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock ;
+--------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
		minimum_number_of_adders = 3
+----------------------------------------------------------------------------------------------------+
; TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains ;
+----------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
		minimum_number_of_soft_mult_chains = 2
+----------------------------------------------------------------------------------------------------+
; TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic ;
+----------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------------------------------+
; TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints ;
+-------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------+
; TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data ;
+-------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_pulse_width_slack = 0
+-----------------------------------------------------------------+
; TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_pulse_width_slack = 0
+---------------------------------------------------------------------------+
; TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse ;
+---------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_hold_slack = 0
		to_clock_filter = "*"
+--------------------------------------------------------------------------+
; TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path ;
+--------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_hold_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------------+
; TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock ;
+-------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_recovery_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------+
; TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path ;
+------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_recovery_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------+
; TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_removal_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------------+
; TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path ;
+-----------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_removal_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------+
; TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock ;
+----------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------+
; CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains ;
+--------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-------------------------------------------------+
; CDC-50101 - Intra-Clock False Path Synchronizer ;
+-------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------+
; CDC-50102 - Synchronizer after CDC Topology with Control Signal ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		max_stage_adjustment = -1
		min_width = 16
		min_depth = 3
+------------------------------------------------------------+
; FLP-40006 - Pipelining Registers That Might Be Recoverable ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+------------------------------------------------------------+
; RES-50010 - Reset Synchronizer Chains with Constant Output ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; TMC-20020 - Invalid Multicycle Assignment ;
+-------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------------------------------------+
; TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint ;
+--------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		avg_dup_fanout = 1000
+-------------------------------------------------------------------------------------------+
; TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication ;
+-------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------+
; TMC-20552 - User Selected Duplication Candidate was Rejected ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_tension = 100000
		minimum_sinks = 2
+-----------------------------------------------------------+
; TMC-20601 - Registers with High Immediate Fan-Out Tension ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_tension = 100000
		ignore_high_fanout_tension = False
		minimum_sinks = 2
+--------------------------------------------------------------+
; TMC-20602 - Registers with High Timing Path Endpoint Tension ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_span = 250
		minimum_sinks = 2
+--------------------------------------------------------+
; TMC-20603 - Registers with High Immediate Fan-Out Span ;
+--------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_span = 250
		ignore_high_fanout_span = False
		minimum_sinks = 2
+-----------------------------------------------------------+
; TMC-20604 - Registers with High Timing Path Endpoint Span ;
+-----------------------------------------------------------+


