<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p421" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_421{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_421{left:648px;bottom:1141px;letter-spacing:-0.13px;}
#t3_421{left:777px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_421{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_421{left:70px;bottom:1083px;letter-spacing:0.15px;}
#t6_421{left:70px;bottom:1061px;letter-spacing:0.15px;}
#t7_421{left:360px;bottom:528px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t8_421{left:70px;bottom:418px;letter-spacing:0.13px;}
#t9_421{left:70px;bottom:397px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ta_421{left:70px;bottom:380px;letter-spacing:-0.14px;word-spacing:-0.75px;}
#tb_421{left:70px;bottom:363px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tc_421{left:70px;bottom:346px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#td_421{left:70px;bottom:329px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#te_421{left:70px;bottom:305px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_421{left:70px;bottom:288px;letter-spacing:-0.35px;}
#tg_421{left:70px;bottom:264px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#th_421{left:70px;bottom:247px;letter-spacing:-0.15px;word-spacing:-0.63px;}
#ti_421{left:70px;bottom:230px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tj_421{left:70px;bottom:206px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tk_421{left:70px;bottom:189px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tl_421{left:70px;bottom:172px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tm_421{left:70px;bottom:149px;letter-spacing:-0.14px;word-spacing:-1.27px;}
#tn_421{left:70px;bottom:132px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#to_421{left:70px;bottom:109px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tp_421{left:75px;bottom:1043px;letter-spacing:-0.14px;}
#tq_421{left:75px;bottom:1028px;letter-spacing:-0.12px;}
#tr_421{left:322px;bottom:1043px;letter-spacing:-0.06px;word-spacing:-0.08px;}
#ts_421{left:322px;bottom:1028px;letter-spacing:-0.09px;}
#tt_421{left:370px;bottom:1043px;letter-spacing:-0.13px;word-spacing:0.06px;}
#tu_421{left:370px;bottom:1028px;letter-spacing:-0.14px;}
#tv_421{left:370px;bottom:1013px;letter-spacing:-0.13px;}
#tw_421{left:444px;bottom:1043px;letter-spacing:-0.12px;}
#tx_421{left:444px;bottom:1028px;letter-spacing:-0.12px;}
#ty_421{left:444px;bottom:1013px;letter-spacing:-0.12px;}
#tz_421{left:525px;bottom:1043px;letter-spacing:-0.12px;}
#t10_421{left:75px;bottom:990px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t11_421{left:75px;bottom:973px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t12_421{left:322px;bottom:990px;}
#t13_421{left:370px;bottom:990px;letter-spacing:-0.16px;}
#t14_421{left:444px;bottom:990px;letter-spacing:-0.15px;}
#t15_421{left:525px;bottom:990px;letter-spacing:-0.11px;}
#t16_421{left:525px;bottom:973px;letter-spacing:-0.12px;}
#t17_421{left:525px;bottom:956px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t18_421{left:75px;bottom:933px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t19_421{left:75px;bottom:917px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1a_421{left:322px;bottom:933px;}
#t1b_421{left:370px;bottom:933px;letter-spacing:-0.12px;}
#t1c_421{left:444px;bottom:933px;letter-spacing:-0.13px;}
#t1d_421{left:525px;bottom:933px;letter-spacing:-0.11px;}
#t1e_421{left:525px;bottom:917px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1f_421{left:525px;bottom:900px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1g_421{left:75px;bottom:877px;letter-spacing:-0.11px;}
#t1h_421{left:213px;bottom:884px;}
#t1i_421{left:75px;bottom:860px;letter-spacing:-0.14px;}
#t1j_421{left:71px;bottom:645px;letter-spacing:-0.14px;}
#t1k_421{left:70px;bottom:626px;letter-spacing:-0.12px;}
#t1l_421{left:85px;bottom:609px;letter-spacing:-0.11px;}
#t1m_421{left:322px;bottom:877px;}
#t1n_421{left:370px;bottom:877px;letter-spacing:-0.18px;}
#t1o_421{left:444px;bottom:877px;letter-spacing:-0.16px;}
#t1p_421{left:525px;bottom:877px;letter-spacing:-0.11px;}
#t1q_421{left:525px;bottom:860px;letter-spacing:-0.12px;}
#t1r_421{left:525px;bottom:843px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1s_421{left:75px;bottom:820px;letter-spacing:-0.11px;}
#t1t_421{left:213px;bottom:827px;}
#t1u_421{left:75px;bottom:804px;letter-spacing:-0.14px;}
#t1v_421{left:322px;bottom:820px;}
#t1w_421{left:370px;bottom:820px;letter-spacing:-0.12px;}
#t1x_421{left:404px;bottom:827px;}
#t1y_421{left:444px;bottom:820px;letter-spacing:-0.16px;}
#t1z_421{left:525px;bottom:820px;letter-spacing:-0.11px;}
#t20_421{left:525px;bottom:804px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t21_421{left:525px;bottom:787px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t22_421{left:75px;bottom:764px;letter-spacing:-0.12px;}
#t23_421{left:75px;bottom:747px;letter-spacing:-0.14px;}
#t24_421{left:322px;bottom:764px;}
#t25_421{left:370px;bottom:764px;letter-spacing:-0.18px;}
#t26_421{left:444px;bottom:764px;letter-spacing:-0.16px;}
#t27_421{left:525px;bottom:764px;letter-spacing:-0.11px;}
#t28_421{left:525px;bottom:747px;letter-spacing:-0.12px;}
#t29_421{left:525px;bottom:730px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2a_421{left:75px;bottom:707px;letter-spacing:-0.12px;}
#t2b_421{left:75px;bottom:690px;letter-spacing:-0.14px;}
#t2c_421{left:322px;bottom:707px;}
#t2d_421{left:370px;bottom:707px;letter-spacing:-0.12px;}
#t2e_421{left:404px;bottom:714px;}
#t2f_421{left:70px;bottom:589px;letter-spacing:-0.11px;}
#t2g_421{left:444px;bottom:707px;letter-spacing:-0.16px;}
#t2h_421{left:525px;bottom:707px;letter-spacing:-0.11px;}
#t2i_421{left:525px;bottom:690px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t2j_421{left:525px;bottom:674px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2k_421{left:89px;bottom:507px;letter-spacing:-0.13px;}
#t2l_421{left:155px;bottom:507px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2m_421{left:277px;bottom:507px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t2n_421{left:429px;bottom:507px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t2o_421{left:584px;bottom:507px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t2p_421{left:745px;bottom:507px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t2q_421{left:104px;bottom:482px;}
#t2r_421{left:178px;bottom:482px;letter-spacing:-0.12px;}
#t2s_421{left:266px;bottom:482px;letter-spacing:-0.13px;}
#t2t_421{left:420px;bottom:482px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2u_421{left:605px;bottom:482px;letter-spacing:-0.17px;}
#t2v_421{left:766px;bottom:482px;letter-spacing:-0.15px;}
#t2w_421{left:104px;bottom:458px;}
#t2x_421{left:152px;bottom:458px;letter-spacing:-0.12px;}
#t2y_421{left:266px;bottom:458px;letter-spacing:-0.13px;}
#t2z_421{left:420px;bottom:458px;letter-spacing:-0.12px;}
#t30_421{left:605px;bottom:458px;letter-spacing:-0.16px;}
#t31_421{left:766px;bottom:458px;letter-spacing:-0.15px;}

.s1_421{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_421{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_421{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_421{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_421{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_421{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s7_421{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s8_421{font-size:11px;font-family:NeoSansIntel_34d0;color:#000;}
.s9_421{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts421" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg421Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg421" style="-webkit-user-select: none;"><object width="935" height="1210" data="421/421.svg" type="image/svg+xml" id="pdf421" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_421" class="t s1_421">CVTTSD2SI—Convert With Truncation Scalar Double Precision Floating-Point Value to Signed Integer </span>
<span id="t2_421" class="t s2_421">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_421" class="t s1_421">Vol. 2A </span><span id="t4_421" class="t s1_421">3-311 </span>
<span id="t5_421" class="t s3_421">CVTTSD2SI—Convert With Truncation Scalar Double Precision Floating-Point Value to Signed </span>
<span id="t6_421" class="t s3_421">Integer </span>
<span id="t7_421" class="t s4_421">Instruction Operand Encoding </span>
<span id="t8_421" class="t s4_421">Description </span>
<span id="t9_421" class="t s5_421">Converts a double precision floating-point value in the source operand (the second operand) to a signed double- </span>
<span id="ta_421" class="t s5_421">word integer (or signed quadword integer if operand size is 64 bits) in the destination operand (the first operand). </span>
<span id="tb_421" class="t s5_421">The source operand can be an XMM register or a 64-bit memory location. The destination operand is a general </span>
<span id="tc_421" class="t s5_421">purpose register. When the source operand is an XMM register, the double precision floating-point value is </span>
<span id="td_421" class="t s5_421">contained in the low quadword of the register. </span>
<span id="te_421" class="t s5_421">When a conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR </span>
<span id="tf_421" class="t s5_421">register. </span>
<span id="tg_421" class="t s5_421">If a converted result exceeds the range limits of signed doubleword integer (in non-64-bit modes or 64-bit mode </span>
<span id="th_421" class="t s5_421">with REX.W/VEX.W/EVEX.W=0), the floating-point invalid exception is raised, and if this exception is masked, the </span>
<span id="ti_421" class="t s5_421">indefinite integer value (80000000H) is returned. </span>
<span id="tj_421" class="t s5_421">If a converted result exceeds the range limits of signed quadword integer (in 64-bit mode and </span>
<span id="tk_421" class="t s5_421">REX.W/VEX.W/EVEX.W = 1), the floating-point invalid exception is raised, and if this exception is masked, the </span>
<span id="tl_421" class="t s5_421">indefinite integer value (80000000_00000000H) is returned. </span>
<span id="tm_421" class="t s5_421">Legacy SSE instructions: In 64-bit mode, Use of the REX.W prefix promotes the instruction to 64-bit operation. See </span>
<span id="tn_421" class="t s5_421">the summary chart at the beginning of this section for encoding data and limits. </span>
<span id="to_421" class="t s5_421">VEX.W1 and EVEX.W1 versions: promotes the instruction to produce 64-bit data in 64-bit mode. </span>
<span id="tp_421" class="t s6_421">Opcode/ </span>
<span id="tq_421" class="t s6_421">Instruction </span>
<span id="tr_421" class="t s6_421">Op / </span>
<span id="ts_421" class="t s6_421">En </span>
<span id="tt_421" class="t s6_421">64/32 bit </span>
<span id="tu_421" class="t s6_421">Mode </span>
<span id="tv_421" class="t s6_421">Support </span>
<span id="tw_421" class="t s6_421">CPUID </span>
<span id="tx_421" class="t s6_421">Feature </span>
<span id="ty_421" class="t s6_421">Flag </span>
<span id="tz_421" class="t s6_421">Description </span>
<span id="t10_421" class="t s7_421">F2 0F 2C /r </span>
<span id="t11_421" class="t s7_421">CVTTSD2SI r32, xmm1/m64 </span>
<span id="t12_421" class="t s7_421">A </span><span id="t13_421" class="t s7_421">V/V </span><span id="t14_421" class="t s7_421">SSE2 </span><span id="t15_421" class="t s7_421">Convert one double precision floating-point value from </span>
<span id="t16_421" class="t s7_421">xmm1/m64 to one signed doubleword integer in r32 </span>
<span id="t17_421" class="t s7_421">using truncation. </span>
<span id="t18_421" class="t s7_421">F2 REX.W 0F 2C /r </span>
<span id="t19_421" class="t s7_421">CVTTSD2SI r64, xmm1/m64 </span>
<span id="t1a_421" class="t s7_421">A </span><span id="t1b_421" class="t s7_421">V/N.E. </span><span id="t1c_421" class="t s7_421">SSE2 </span><span id="t1d_421" class="t s7_421">Convert one double precision floating-point value from </span>
<span id="t1e_421" class="t s7_421">xmm1/m64 to one signed quadword integer in r64 </span>
<span id="t1f_421" class="t s7_421">using truncation. </span>
<span id="t1g_421" class="t s7_421">VEX.LIG.F2.0F.W0 2C /r </span>
<span id="t1h_421" class="t s8_421">1 </span>
<span id="t1i_421" class="t s7_421">VCVTTSD2SI r32, xmm1/m64 </span>
<span id="t1j_421" class="t s9_421">NOTES: </span>
<span id="t1k_421" class="t s7_421">1. Software should ensure VCVTTSD2SI is encoded with VEX.L=0. Encoding VCVTTSD2SI with VEX.L=1 may encounter unpredictable </span>
<span id="t1l_421" class="t s7_421">behavior across different processor generations. </span>
<span id="t1m_421" class="t s7_421">A </span><span id="t1n_421" class="t s7_421">V/V </span><span id="t1o_421" class="t s7_421">AVX </span><span id="t1p_421" class="t s7_421">Convert one double precision floating-point value from </span>
<span id="t1q_421" class="t s7_421">xmm1/m64 to one signed doubleword integer in r32 </span>
<span id="t1r_421" class="t s7_421">using truncation. </span>
<span id="t1s_421" class="t s7_421">VEX.LIG.F2.0F.W1 2C /r </span>
<span id="t1t_421" class="t s8_421">1 </span>
<span id="t1u_421" class="t s7_421">VCVTTSD2SI r64, xmm1/m64 </span>
<span id="t1v_421" class="t s7_421">B </span><span id="t1w_421" class="t s7_421">V/N.E. </span>
<span id="t1x_421" class="t s8_421">2 </span>
<span id="t1y_421" class="t s7_421">AVX </span><span id="t1z_421" class="t s7_421">Convert one double precision floating-point value from </span>
<span id="t20_421" class="t s7_421">xmm1/m64 to one signed quadword integer in r64 </span>
<span id="t21_421" class="t s7_421">using truncation. </span>
<span id="t22_421" class="t s7_421">EVEX.LLIG.F2.0F.W0 2C /r </span>
<span id="t23_421" class="t s7_421">VCVTTSD2SI r32, xmm1/m64{sae} </span>
<span id="t24_421" class="t s7_421">B </span><span id="t25_421" class="t s7_421">V/V </span><span id="t26_421" class="t s7_421">AVX512F </span><span id="t27_421" class="t s7_421">Convert one double precision floating-point value from </span>
<span id="t28_421" class="t s7_421">xmm1/m64 to one signed doubleword integer in r32 </span>
<span id="t29_421" class="t s7_421">using truncation. </span>
<span id="t2a_421" class="t s7_421">EVEX.LLIG.F2.0F.W1 2C /r </span>
<span id="t2b_421" class="t s7_421">VCVTTSD2SI r64, xmm1/m64{sae} </span>
<span id="t2c_421" class="t s7_421">B </span><span id="t2d_421" class="t s7_421">V/N.E. </span>
<span id="t2e_421" class="t s8_421">2 </span>
<span id="t2f_421" class="t s7_421">2. For this specific instruction, VEX.W/EVEX.W in non-64 bit is ignored; the instructions behaves as if the W0 version is used. </span>
<span id="t2g_421" class="t s7_421">AVX512F </span><span id="t2h_421" class="t s7_421">Convert one double precision floating-point value from </span>
<span id="t2i_421" class="t s7_421">xmm1/m64 to one signed quadword integer in r64 </span>
<span id="t2j_421" class="t s7_421">using truncation. </span>
<span id="t2k_421" class="t s6_421">Op/En </span><span id="t2l_421" class="t s6_421">Tuple Type </span><span id="t2m_421" class="t s6_421">Operand 1 </span><span id="t2n_421" class="t s6_421">Operand 2 </span><span id="t2o_421" class="t s6_421">Operand 3 </span><span id="t2p_421" class="t s6_421">Operand 4 </span>
<span id="t2q_421" class="t s7_421">A </span><span id="t2r_421" class="t s7_421">N/A </span><span id="t2s_421" class="t s7_421">ModRM:reg (w) </span><span id="t2t_421" class="t s7_421">ModRM:r/m (r) </span><span id="t2u_421" class="t s7_421">N/A </span><span id="t2v_421" class="t s7_421">N/A </span>
<span id="t2w_421" class="t s7_421">B </span><span id="t2x_421" class="t s7_421">Tuple1 Fixed </span><span id="t2y_421" class="t s7_421">ModRM:reg (w) </span><span id="t2z_421" class="t s7_421">ModRM:r/m (r) </span><span id="t30_421" class="t s7_421">N/A </span><span id="t31_421" class="t s7_421">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
