
*** Running vivado
    with args -log AES_ip_v10_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AES_ip_v10_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source AES_ip_v10_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/EOS/project/ip_repo/AES_ip_10.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/EOS/project/ip_repo/AES_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top AES_ip_v10_0 -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4512
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1108.637 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'AES_ip_v10_0' [D:/EOS/project/ip_repo/AES_ip_10.0/hdl/AES_ip_v10_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AES_ip_v10_0_S00_AXI' [D:/EOS/project/ip_repo/AES_ip_10.0/hdl/AES_ip_v10_0_S00_AXI.v:3]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'aes128_fast' [D:/EOS/project/ip_repo/AES_ip_10.0/src/aes128_fast.vhd:69]
INFO: [Synth 8-226] default block is never used [D:/EOS/project/ip_repo/AES_ip_10.0/src/aes_package.vhd:86]
INFO: [Synth 8-226] default block is never used [D:/EOS/project/ip_repo/AES_ip_10.0/src/aes_package.vhd:86]
INFO: [Synth 8-226] default block is never used [D:/EOS/project/ip_repo/AES_ip_10.0/src/aes_package.vhd:86]
INFO: [Synth 8-226] default block is never used [D:/EOS/project/ip_repo/AES_ip_10.0/src/aes_package.vhd:86]
INFO: [Synth 8-226] default block is never used [D:/EOS/project/ip_repo/AES_ip_10.0/src/aes_package.vhd:86]
INFO: [Synth 8-226] default block is never used [D:/EOS/project/ip_repo/AES_ip_10.0/src/aes_package.vhd:86]
INFO: [Synth 8-226] default block is never used [D:/EOS/project/ip_repo/AES_ip_10.0/src/aes_package.vhd:86]
INFO: [Synth 8-226] default block is never used [D:/EOS/project/ip_repo/AES_ip_10.0/src/aes_package.vhd:86]
INFO: [Synth 8-226] default block is never used [D:/EOS/project/ip_repo/AES_ip_10.0/src/aes_package.vhd:86]
INFO: [Synth 8-226] default block is never used [D:/EOS/project/ip_repo/AES_ip_10.0/src/aes_package.vhd:86]
INFO: [Synth 8-226] default block is never used [D:/EOS/project/ip_repo/AES_ip_10.0/src/aes_package.vhd:86]
INFO: [Synth 8-226] default block is never used [D:/EOS/project/ip_repo/AES_ip_10.0/src/aes_package.vhd:86]
INFO: [Synth 8-226] default block is never used [D:/EOS/project/ip_repo/AES_ip_10.0/src/aes_package.vhd:86]
INFO: [Synth 8-226] default block is never used [D:/EOS/project/ip_repo/AES_ip_10.0/src/aes_package.vhd:86]
INFO: [Synth 8-226] default block is never used [D:/EOS/project/ip_repo/AES_ip_10.0/src/aes_package.vhd:86]
INFO: [Synth 8-226] default block is never used [D:/EOS/project/ip_repo/AES_ip_10.0/src/aes_package.vhd:86]
INFO: [Synth 8-226] default block is never used [D:/EOS/project/ip_repo/AES_ip_10.0/src/aes_package.vhd:354]
INFO: [Synth 8-226] default block is never used [D:/EOS/project/ip_repo/AES_ip_10.0/src/aes_package.vhd:354]
INFO: [Synth 8-226] default block is never used [D:/EOS/project/ip_repo/AES_ip_10.0/src/aes_package.vhd:354]
INFO: [Synth 8-226] default block is never used [D:/EOS/project/ip_repo/AES_ip_10.0/src/aes_package.vhd:354]
INFO: [Synth 8-226] default block is never used [D:/EOS/project/ip_repo/AES_ip_10.0/src/aes_package.vhd:354]
INFO: [Synth 8-226] default block is never used [D:/EOS/project/ip_repo/AES_ip_10.0/src/aes_package.vhd:354]
INFO: [Synth 8-226] default block is never used [D:/EOS/project/ip_repo/AES_ip_10.0/src/aes_package.vhd:354]
INFO: [Synth 8-226] default block is never used [D:/EOS/project/ip_repo/AES_ip_10.0/src/aes_package.vhd:354]
INFO: [Synth 8-226] default block is never used [D:/EOS/project/ip_repo/AES_ip_10.0/src/aes_package.vhd:354]
INFO: [Synth 8-226] default block is never used [D:/EOS/project/ip_repo/AES_ip_10.0/src/aes_package.vhd:354]
INFO: [Synth 8-226] default block is never used [D:/EOS/project/ip_repo/AES_ip_10.0/src/aes_package.vhd:354]
INFO: [Synth 8-226] default block is never used [D:/EOS/project/ip_repo/AES_ip_10.0/src/aes_package.vhd:354]
INFO: [Synth 8-226] default block is never used [D:/EOS/project/ip_repo/AES_ip_10.0/src/aes_package.vhd:354]
INFO: [Synth 8-226] default block is never used [D:/EOS/project/ip_repo/AES_ip_10.0/src/aes_package.vhd:354]
INFO: [Synth 8-226] default block is never used [D:/EOS/project/ip_repo/AES_ip_10.0/src/aes_package.vhd:354]
INFO: [Synth 8-226] default block is never used [D:/EOS/project/ip_repo/AES_ip_10.0/src/aes_package.vhd:354]
INFO: [Synth 8-3491] module 'key_expander' declared at 'D:/EOS/project/ip_repo/AES_ip_10.0/src/key_expander.vhd:55' bound to instance 'expand_key' of component 'key_expander' [D:/EOS/project/ip_repo/AES_ip_10.0/src/aes128_fast.vhd:281]
INFO: [Synth 8-638] synthesizing module 'key_expander' [D:/EOS/project/ip_repo/AES_ip_10.0/src/key_expander.vhd:72]
INFO: [Synth 8-226] default block is never used [D:/EOS/project/ip_repo/AES_ip_10.0/src/aes_package.vhd:86]
INFO: [Synth 8-226] default block is never used [D:/EOS/project/ip_repo/AES_ip_10.0/src/aes_package.vhd:86]
INFO: [Synth 8-226] default block is never used [D:/EOS/project/ip_repo/AES_ip_10.0/src/aes_package.vhd:86]
INFO: [Synth 8-226] default block is never used [D:/EOS/project/ip_repo/AES_ip_10.0/src/aes_package.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'key_expander' (1#1) [D:/EOS/project/ip_repo/AES_ip_10.0/src/key_expander.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'aes128_fast' (2#1) [D:/EOS/project/ip_repo/AES_ip_10.0/src/aes128_fast.vhd:69]
INFO: [Synth 8-6155] done synthesizing module 'AES_ip_v10_0_S00_AXI' (3#1) [D:/EOS/project/ip_repo/AES_ip_10.0/hdl/AES_ip_v10_0_S00_AXI.v:3]
INFO: [Synth 8-6155] done synthesizing module 'AES_ip_v10_0' (4#1) [D:/EOS/project/ip_repo/AES_ip_10.0/hdl/AES_ip_v10_0.v:4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1108.637 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1108.637 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1108.637 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-802] inferred FSM for state register 'load_state_reg' in module 'AES_ip_v10_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
                 iSTATE4 |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'load_state_reg' using encoding 'sequential' in module 'AES_ip_v10_0_S00_AXI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1108.637 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 253   
	   3 Input      8 Bit         XORs := 28    
	   4 Input      8 Bit         XORs := 30    
	   5 Input      8 Bit         XORs := 18    
	   7 Input      8 Bit         XORs := 1     
	   6 Input      8 Bit         XORs := 5     
	   8 Input      8 Bit         XORs := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 15    
	                8 Bit    Registers := 97    
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input   64 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 10    
	  10 Input   32 Bit        Muxes := 9     
	   2 Input    8 Bit        Muxes := 273   
	  12 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 7     
	   6 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1426.066 ; gain = 317.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-------------+------------+---------------+----------------+
|Module Name  | RTL Object | Depth x Width | Implemented As | 
+-------------+------------+---------------+----------------+
|key_expander | data       | 256x8         | LUT            | 
|key_expander | data       | 256x8         | LUT            | 
|key_expander | data       | 256x8         | LUT            | 
|key_expander | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|key_expander | data       | 256x8         | LUT            | 
|key_expander | data       | 256x8         | LUT            | 
|key_expander | data       | 256x8         | LUT            | 
|key_expander | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
+-------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1426.066 ; gain = 317.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1426.066 ; gain = 317.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:39 . Memory (MB): peak = 1426.066 ; gain = 317.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:39 . Memory (MB): peak = 1426.066 ; gain = 317.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1426.066 ; gain = 317.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1426.066 ; gain = 317.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1426.066 ; gain = 317.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1426.066 ; gain = 317.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT2  |   266|
|4     |LUT3  |   290|
|5     |LUT4  |   256|
|6     |LUT5  |   430|
|7     |LUT6  |  2468|
|8     |MUXF7 |   259|
|9     |MUXF8 |    32|
|10    |FDCE  |   914|
|11    |FDRE  |   478|
|12    |FDSE  |     1|
|13    |IBUF  |    51|
|14    |OBUF  |    41|
+------+------+------+

Report Instance Areas: 
+------+----------------------------+---------------------+------+
|      |Instance                    |Module               |Cells |
+------+----------------------------+---------------------+------+
|1     |top                         |                     |  5488|
|2     |  AES_ip_v10_0_S00_AXI_inst |AES_ip_v10_0_S00_AXI |  5395|
|3     |    aes_core                |aes128_fast          |  4704|
|4     |      expand_key            |key_expander         |   634|
+------+----------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1426.066 ; gain = 317.430
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1426.066 ; gain = 317.430
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1426.066 ; gain = 317.430
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1426.066 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 291 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1426.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 1426.066 ; gain = 317.430
INFO: [Common 17-1381] The checkpoint 'D:/EOS/project/ip_repo/edit_AES_ip_v10_0.runs/synth_1/AES_ip_v10_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file AES_ip_v10_0_utilization_synth.rpt -pb AES_ip_v10_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 12 15:25:23 2025...
