ACLK H5 IN
AP0 G5 IN
AP1 F5 IN
AP2 G6 IN
OSC_IN/AP3 H6 IN
HPD E6 IN
EXT_SWING E7 OUT
DSDA F6 IO
DSCL F7 IN
VCLK D4 IN
HSYNC/HREF F4 IN
VSYNC/VREF G4 IN
DE/FREF H4 IN
CSCL B5 IN
CSDA A5 IO
INT B6 IO 
TX0 E8 OUT
TX0+ D8 OUT
TX1 C8 OUT
TX1+ B8 OUT
TX2 A7 OUT
TX2+ A6 OUT
TXC G8 OUT
TXC+ F8 OUT
CEC H7 IO
VPA[0] C1 IN
VPA[1] B1 IN
VPA[2] B2 IN
VPA[3] A2 IN
VPA[4] B3 IN
VPA[5] A3 IN
VPA[6] B4 IN
VPA[7] A4 IN
VPB[0] E3 IN
VPB[1] E2 IN
VPB[2] E1 IN
VPB[3] D1 IN
VPB[4] D2 IN
VPB[5] D3 IN
VPB[6] C2 IN
VPB[7] C3 IN
VPC[0] H3 IN
VPC[1] H2 IN
VPC[2] G3 IN
VPC[3] G2 IN
VPC[4] G1 IN
VPC[5] F1 IN
VPC[6] F2 IN
VPC[7] F3 IN
VDDA(TMDS)(1V8) A8 PWR
VDDA(TMDS)(1V8) C7 PWR
VDDD(IO)(1V8) E4 PWR
VDDA(PLL)(1V8) C6 PWR
DDA(1V8) G7 PWR
DDA(1V8) H8 PWR
VDDDC@0 E5 PWR
VDDDC@1 D5 PWR
VSSD@0 B7 PWR
VSSD@1 C4 PWR
VSSD@2 C5 PWR
VSSD@3 H1 PWR
VSSA@0 D6 PWR
VSSA@1 D7 PWR
n.c. A1 NC
