Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Nov 22 16:26:28 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postPlace
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.280ns  (required time - arrival time)
  Source:                 inst_mem/aluFunc_out_reg[3]_i_9_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            registers/registers_reg[5][21]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        11.118ns  (logic 1.961ns (17.638%)  route 9.157ns (82.362%))
  Logic Levels:           9  (LUT3=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1135, estimated)     1.569     5.077    inst_mem/CLK
    SLICE_X8Y40          FDRE                                         r  inst_mem/aluFunc_out_reg[3]_i_9_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.518     5.595 r  inst_mem/aluFunc_out_reg[3]_i_9_psbram_1/Q
                         net (fo=10, estimated)       0.854     6.449    inst_mem/inst_fetched[1]
    SLICE_X8Y38          LUT3 (Prop_lut3_I0_O)        0.124     6.573 f  inst_mem/iType_out_reg[3]_i_3_replica/O
                         net (fo=4, estimated)        0.462     7.035    inst_mem/iType_out_reg[3]_i_3_n_0_repN
    SLICE_X11Y40         LUT6 (Prop_lut6_I3_O)        0.124     7.159 r  inst_mem/p_2_out_carry_i_27/O
                         net (fo=128, estimated)      1.381     8.540    registers/rs1[2]
    SLICE_X13Y61         MUXF7 (Prop_muxf7_S_O)       0.276     8.816 r  registers/p_2_out_carry__2_i_21/O
                         net (fo=1, estimated)        0.861     9.677    registers/p_2_out_carry__2_i_21_n_0
    SLICE_X12Y61         LUT6 (Prop_lut6_I0_O)        0.299     9.976 r  registers/p_2_out_carry__2_i_4/O
                         net (fo=27, estimated)       1.518    11.494    decoder/rval1[12]
    SLICE_X32Y47         LUT3 (Prop_lut3_I2_O)        0.124    11.618 r  decoder/registers[31][21]_i_33/O
                         net (fo=1, estimated)        0.723    12.341    decoder/registers[31][21]_i_33_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I2_O)        0.124    12.465 r  decoder/registers[31][21]_i_17/O
                         net (fo=1, estimated)        0.592    13.057    decoder/registers[31][21]_i_17_n_0
    SLICE_X30Y45         LUT6 (Prop_lut6_I2_O)        0.124    13.181 r  decoder/registers[31][21]_i_7/O
                         net (fo=2, estimated)        1.428    14.609    decoder/registers[31][21]_i_7_n_0
    SLICE_X13Y47         LUT6 (Prop_lut6_I1_O)        0.124    14.733 r  decoder/registers[31][21]_i_3/O
                         net (fo=1, estimated)        0.323    15.056    decoder/registers[31][21]_i_3_n_0
    SLICE_X11Y47         LUT6 (Prop_lut6_I1_O)        0.124    15.180 r  decoder/registers[31][21]_i_1/O
                         net (fo=32, estimated)       1.015    16.195    registers/D[21]
    SLICE_X9Y48          FDRE                                         r  registers/registers_reg[5][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1135, estimated)     1.454    14.789    registers/CLK
    SLICE_X9Y48          FDRE                                         r  registers/registers_reg[5][21]/C
                         clock pessimism              0.267    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X9Y48          FDRE (Setup_fdre_C_D)       -0.105    14.915    registers/registers_reg[5][21]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                         -16.195    
  -------------------------------------------------------------------
                         slack                                 -1.280    




