<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="111" />
   <irq preferredWidth="34" />
   <name preferredWidth="218" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="214" />
   <clocksource preferredWidth="213" />
   <frequency preferredWidth="199" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library/University Program,Project,Library,Library/Interface Protocols,Library/Interface Protocols/Serial,Library/University Program/Communications" />
 <window width="1100" height="728" x="0" y="0" />
 <generation path="_PROJECT_NAME_" />
 <hdlexample language="VERILOG" />
</preferences>
