$date
	Thu May  4 20:13:45 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module rom_tb $end
$var wire 16 ! data [15:0] $end
$var reg 15 " addr [14:0] $end
$scope module u_rom $end
$var wire 15 # addr_i [14:0] $end
$var reg 16 $ data_o [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 $
b0 #
b0 "
b10 !
$end
#20000
b1110110000010000 !
b1110110000010000 $
b1 "
b1 #
#30000
b11 !
b11 $
b10 "
b10 #
#40000
b1110000010010000 !
b1110000010010000 $
b11 "
b11 #
#50000
b0 !
b0 $
b100 "
b100 #
#60000
b1110001100001000 !
b1110001100001000 $
b101 "
b101 #
#70000
bx !
bx $
b110 "
b110 #
#170000
