<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_N_A_L_G2_U_U_1cfe77e9</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_N_A_L_G2_U_U_1cfe77e9'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_N_A_L_G2_U_U_1cfe77e9')">rsnoc_z_H_R_N_A_L_G2_U_U_1cfe77e9</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.71</td>
<td class="s10 cl rt"><a href="mod191.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod191.html#Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod191.html#Toggle" > 74.83</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod191.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_08_dec_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_08_dec_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod191.html#inst_tag_12833"  onclick="showContent('inst_tag_12833')">config_ss_tb.DUT.flexnoc.flexnoc.USB_axi_s0_main.GenericToSpecific</a></td>
<td class="s9 cl rt"> 90.46</td>
<td class="s10 cl rt"><a href="mod191.html#inst_tag_12833_Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod191.html#inst_tag_12833_Cond" > 93.75</a></td>
<td class="s7 cl rt"><a href="mod191.html#inst_tag_12833_Toggle" > 70.07</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod191.html#inst_tag_12833_Branch" > 98.04</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod191.html#inst_tag_12834"  onclick="showContent('inst_tag_12834')">config_ss_tb.DUT.flexnoc.flexnoc.ddr_axil_s0_main.GenericToSpecific</a></td>
<td class="s9 cl rt"> 93.28</td>
<td class="s10 cl rt"><a href="mod191.html#inst_tag_12834_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod191.html#inst_tag_12834_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod191.html#inst_tag_12834_Toggle" > 73.13</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod191.html#inst_tag_12834_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_12833'>
<hr>
<a name="inst_tag_12833"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_12833" >config_ss_tb.DUT.flexnoc.flexnoc.USB_axi_s0_main.GenericToSpecific</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.46</td>
<td class="s10 cl rt"><a href="mod191.html#inst_tag_12833_Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod191.html#inst_tag_12833_Cond" > 93.75</a></td>
<td class="s7 cl rt"><a href="mod191.html#inst_tag_12833_Toggle" > 70.07</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod191.html#inst_tag_12833_Branch" > 98.04</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 86.33</td>
<td class="s9 cl rt"> 99.08</td>
<td class="s7 cl rt"> 76.92</td>
<td class="s7 cl rt"> 75.98</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 85.10</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.21</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod959.html#inst_tag_74642" >USB_axi_s0_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod299.html#inst_tag_25675" id="tag_urg_inst_25675">Ab</a></td>
<td class="s4 cl rt"> 45.68</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.68</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1013.html#inst_tag_75653" id="tag_urg_inst_75653">Af</a></td>
<td class="s8 cl rt"> 82.73</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.19</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod767.html#inst_tag_60963" id="tag_urg_inst_60963">Bp</a></td>
<td class="s7 cl rt"> 75.60</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.71</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod112.html#inst_tag_10744" id="tag_urg_inst_10744">Cf</a></td>
<td class="s6 cl rt"> 63.41</td>
<td class="s8 cl rt"> 87.50</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s4 cl rt"> 46.15</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod758.html#inst_tag_60948" id="tag_urg_inst_60948">Rp</a></td>
<td class="s8 cl rt"> 81.75</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 93.67</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod11.html#inst_tag_26" id="tag_urg_inst_26">Wb</a></td>
<td class="s9 cl rt"> 97.65</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 97.65</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1601.html#inst_tag_147916" id="tag_urg_inst_147916">Wf</a></td>
<td class="s9 cl rt"> 99.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod520.html#inst_tag_32616" id="tag_urg_inst_32616">ud</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod900.html#inst_tag_70757" id="tag_urg_inst_70757">ud310</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1762.html#inst_tag_172674" id="tag_urg_inst_172674">ur</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2553_1.html#inst_tag_254567" id="tag_urg_inst_254567">ursrrrg</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod258.html#inst_tag_17022" id="tag_urg_inst_17022">ursrsrg</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod258.html#inst_tag_17023" id="tag_urg_inst_17023">ursrsrg245</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1629.html#inst_tag_148583" id="tag_urg_inst_148583">us6abbdefa</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1629.html#inst_tag_148582" id="tag_urg_inst_148582">us6abbdefa_307</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2630.html#inst_tag_256636" id="tag_urg_inst_256636">uu201b9eee9c</a></td>
<td class="s7 cl rt"> 73.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod499.html#inst_tag_32406" id="tag_urg_inst_32406">uu246b8ec1</a></td>
<td class="s7 cl rt"> 73.28</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.28</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_12834'>
<hr>
<a name="inst_tag_12834"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_12834" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axil_s0_main.GenericToSpecific</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.28</td>
<td class="s10 cl rt"><a href="mod191.html#inst_tag_12834_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod191.html#inst_tag_12834_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod191.html#inst_tag_12834_Toggle" > 73.13</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod191.html#inst_tag_12834_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.67</td>
<td class="s9 cl rt"> 99.08</td>
<td class="s8 cl rt"> 88.46</td>
<td class="s7 cl rt"> 78.94</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.19</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 86.64</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1710.html#inst_tag_171760" >ddr_axil_s0_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod299.html#inst_tag_25676" id="tag_urg_inst_25676">Ab</a></td>
<td class="s4 cl rt"> 48.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1013.html#inst_tag_75654" id="tag_urg_inst_75654">Af</a></td>
<td class="s8 cl rt"> 83.94</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 51.81</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod767.html#inst_tag_60964" id="tag_urg_inst_60964">Bp</a></td>
<td class="s7 cl rt"> 78.93</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.71</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod112.html#inst_tag_10745" id="tag_urg_inst_10745">Cf</a></td>
<td class="s6 cl rt"> 69.18</td>
<td class="s8 cl rt"> 87.50</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 69.23</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod758.html#inst_tag_60949" id="tag_urg_inst_60949">Rp</a></td>
<td class="s9 cl rt"> 99.68</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 98.73</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod11.html#inst_tag_27" id="tag_urg_inst_27">Wb</a></td>
<td class="s9 cl rt"> 95.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 95.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1601.html#inst_tag_147917" id="tag_urg_inst_147917">Wf</a></td>
<td class="s9 cl rt"> 99.23</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 97.70</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod520.html#inst_tag_32617" id="tag_urg_inst_32617">ud</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod900.html#inst_tag_70758" id="tag_urg_inst_70758">ud310</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1762.html#inst_tag_172682" id="tag_urg_inst_172682">ur</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2553_1.html#inst_tag_254576" id="tag_urg_inst_254576">ursrrrg</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod258.html#inst_tag_17024" id="tag_urg_inst_17024">ursrsrg</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod258.html#inst_tag_17025" id="tag_urg_inst_17025">ursrsrg245</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1629.html#inst_tag_148585" id="tag_urg_inst_148585">us6abbdefa</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1629.html#inst_tag_148584" id="tag_urg_inst_148584">us6abbdefa_307</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2630.html#inst_tag_256637" id="tag_urg_inst_256637">uu201b9eee9c</a></td>
<td class="s7 cl rt"> 76.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 76.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod499.html#inst_tag_32407" id="tag_urg_inst_32407">uu246b8ec1</a></td>
<td class="s7 cl rt"> 76.34</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 76.34</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_N_A_L_G2_U_U_1cfe77e9'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod191.html" >rsnoc_z_H_R_N_A_L_G2_U_U_1cfe77e9</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>48</td><td>48</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109124</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109141</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109171</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109227</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109310</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109327</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109332</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109337</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109404</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109409</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109414</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109419</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>109499</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>109513</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>109527</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
109123                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109124     1/1          		if ( ! Sys_Clk_RstN )
109125     1/1          			WordCnt &lt;= #1.0 ( 6'b0 );
109126     1/1          		else if ( Req2Vld &amp; Req2Rdy &amp; ~ AxWr )
109127     1/1          			WordCnt &lt;= #1.0 ( ( RdCont ? WordCnt : FiWord ) - 6'b000001 );
                        MISSING_ELSE
109128                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
109129                  		.Clk( Sys_Clk )
109130                  	,	.Clk_ClkS( Sys_Clk_ClkS )
109131                  	,	.Clk_En( Sys_Clk_En )
109132                  	,	.Clk_EnS( Sys_Clk_EnS )
109133                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
109134                  	,	.Clk_RstN( Sys_Clk_RstN )
109135                  	,	.Clk_Tm( Sys_Clk_Tm )
109136                  	,	.O( RdCont )
109137                  	,	.Reset( Req2Rdy &amp; WordCnt == 6'b0 )
109138                  	,	.Set( FirstEn &amp; ~ FiWr &amp; ( | FiWord ) )
109139                  	);
109140                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109141     1/1          		if ( ! Sys_Clk_RstN )
109142     1/1          			WDone &lt;= #1.0 ( 1'b0 );
109143     1/1          		else if ( Req2Vld &amp; AxWr )
109144     1/1          			WDone &lt;= #1.0 ( ~ AxRdy &amp; ~ AxDone &amp; ( WRdy | WDone ) );
                        MISSING_ELSE
109145                  	rsnoc_z_H_R_U_P_N_3645e9c8_A03240 Wb(
109146                  		.Rx_Be( WBe )
109147                  	,	.Rx_Data( WData )
109148                  	,	.RxRdy( WRdy )
109149                  	,	.RxVld( WVld )
109150                  	,	.Sys_Clk( Sys_Clk )
109151                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
109152                  	,	.Sys_Clk_En( Sys_Clk_En )
109153                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
109154                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
109155                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
109156                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
109157                  	,	.Sys_Pwr_Idle( )
109158                  	,	.Sys_Pwr_WakeUp( )
109159                  	,	.Tx_Be( W1Be )
109160                  	,	.Tx_Data( W1Data )
109161                  	,	.TxRdy( W1Rdy )
109162                  	,	.TxVld( W1Vld )
109163                  	);
109164                  	assign FiWr = GenLcl_Req_Opc == 3'b100;
109165                  	assign FiVld = GenLcl_Req_Vld &amp; GenLcl_Req_Rdy &amp; Req1First;
109166                  	assign u_5cdd = { 1'b0 , GenLcl_Req_Len1 } + { 6'b0 , GenLcl_Req_Addr [1:0] };
109167                  	assign NWord1 = u_5cdd [7:2];
109168                  	assign FiWord = FirstCmd ? NWord1 : u_341e;
109169                  	assign FoRdy = ~ RspActive | RspDone;
109170                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109171     1/1          		if ( ! Sys_Clk_RstN )
109172     1/1          			u_341e &lt;= #1.0 ( 6'b0 );
109173     1/1          		else if ( FirstEn )
109174     1/1          			u_341e &lt;= #1.0 ( NWord1 );
                        MISSING_ELSE
109175                  	rsnoc_z_H_R_U_F_U_8d7dfeef_A6 Cf(
109176                  		.Count( )
109177                  	,	.Rx_Data( FiWord )
109178                  	,	.RxRdy( FiRdy )
109179                  	,	.RxVld( FiVld )
109180                  	,	.Sys_Clk( Sys_Clk )
109181                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
109182                  	,	.Sys_Clk_En( Sys_Clk_En )
109183                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
109184                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
109185                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
109186                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
109187                  	,	.Sys_Pwr_Idle( )
109188                  	,	.Sys_Pwr_WakeUp( )
109189                  	,	.Tx_Data( FoData )
109190                  	,	.TxRdy( FoRdy )
109191                  	,	.TxVld( FoVld )
109192                  	);
109193                  	assign AxiLcl_0_R_Valid = Axi_0_r_valid;
109194                  	assign AxiLcl_0_R_Data = Axi_0_r_data;
109195                  	assign R0Data = { 32 { AxiLcl_0_R_Valid }  } &amp; AxiLcl_0_R_Data;
109196                  	assign AxiLcl_0_R_Resp = Axi_0_r_resp;
109197                  	assign R0Err = AxiLcl_0_R_Valid &amp; ( AxiLcl_0_R_Resp == 2'b10 | AxiLcl_0_R_Resp == 2'b11 );
109198                  	assign R0Vld = AxiLcl_0_R_Valid;
109199                  	assign RRdy = RspActive &amp; ~ RspWr &amp; GenLcl_Rsp_Rdy;
109200                  	rsnoc_z_H_R_U_P_B_ae4ebd20_A1320 Rp(
109201                  		.Rx_Data( R0Data )
109202                  	,	.Rx_Err( R0Err )
109203                  	,	.RxRdy( R0Rdy )
109204                  	,	.RxVld( R0Vld )
109205                  	,	.Sys_Clk( Sys_Clk )
109206                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
109207                  	,	.Sys_Clk_En( Sys_Clk_En )
109208                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
109209                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
109210                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
109211                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
109212                  	,	.Sys_Pwr_Idle( )
109213                  	,	.Sys_Pwr_WakeUp( )
109214                  	,	.Tx_Data( RData )
109215                  	,	.Tx_Err( RErr )
109216                  	,	.TxRdy( RRdy )
109217                  	,	.TxVld( RVld )
109218                  	);
109219                  	assign AxiLcl_0_B_Valid = Axi_0_b_valid;
109220                  	assign AxiLcl_0_B_Resp = Axi_0_b_resp;
109221                  	assign B0Err = AxiLcl_0_B_Valid &amp; ( AxiLcl_0_B_Resp == 2'b10 | AxiLcl_0_B_Resp == 2'b11 );
109222                  	assign B0Vld = AxiLcl_0_B_Valid;
109223                  	assign RspNext = BVld &amp; BRdy | RVld &amp; RRdy;
109224                  	assign GenLcl_Rsp_Last = RspCnt == 6'b0;
109225                  	assign BRdy = RspActive &amp; RspWr &amp; ( ~ GenLcl_Rsp_Last | GenLcl_Rsp_Rdy );
109226                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109227     1/1          		if ( ! Sys_Clk_RstN )
109228     1/1          			RspCnt &lt;= #1.0 ( 6'b0 );
109229     1/1          		else if ( FoVld &amp; FoRdy | RspNext )
109230     1/1          			RspCnt &lt;= #1.0 ( FoRdy ? FoData : RspCnt - 6'b000001 );
                        MISSING_ELSE
109231                  	rsnoc_z_H_R_U_P_B_bf1d5a78_A1 Bp(
109232                  		.Rx_Err( B0Err )
109233                  	,	.RxRdy( B0Rdy )
109234                  	,	.RxVld( B0Vld )
109235                  	,	.Sys_Clk( Sys_Clk )
109236                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
109237                  	,	.Sys_Clk_En( Sys_Clk_En )
109238                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
109239                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
109240                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
109241                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
109242                  	,	.Sys_Pwr_Idle( )
109243                  	,	.Sys_Pwr_WakeUp( )
109244                  	,	.Tx_Err( BErr )
109245                  	,	.TxRdy( BRdy )
109246                  	,	.TxVld( BVld )
109247                  	);
109248                  	assign GenLcl_Rsp_Vld = RspActive &amp; ( RspWr ? BVld &amp; GenLcl_Rsp_Last : RVld );
109249                  	assign RspDone = GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy &amp; GenLcl_Rsp_Last;
109250                  	assign DirOk = RspWr == FiWr;
109251                  	assign ReqStall = Req1First &amp; ( TrCnt == 1'b1 | ~ ( TrCnt == 1'b0 ) &amp; ( ~ DirOk ) );
109252                  	assign Req1Vld = GenLcl_Req_Vld &amp; ~ ReqStall;
109253                  	assign FirstEn = Req1First &amp; Req1Vld &amp; Req1Rdy;
109254                  	assign AxWr = FirstCmd ? FiWr : u_615e;
109255                  	assign Req2Rdy = AxWr ? ( AxRdy | AxDone ) &amp; ( WRdy | WDone ) : AxRdy;
109256                  	assign Req1Rdy = Req2Rdy &amp; ~ RdCont;
109257                  	assign GenLcl_Req_Rdy = Req1Rdy &amp; ~ ReqStall;
109258                  	assign u_6b1e = RspWr ? RspErr | BErr : RErr;
109259                  	assign GenLcl_Rsp_Status = u_6b1e ? 2'b01 : 2'b00;
109260                  	rsnoc_z_H_R_G_U_Q_U_201b9eee9c uu201b9eee9c(
109261                  		.GenLcl_Req_Addr( u_Req_Addr )
109262                  	,	.GenLcl_Req_Be( u_Req_Be )
109263                  	,	.GenLcl_Req_BurstType( u_Req_BurstType )
109264                  	,	.GenLcl_Req_Data( u_Req_Data )
109265                  	,	.GenLcl_Req_Last( u_Req_Last )
109266                  	,	.GenLcl_Req_Len1( u_Req_Len1 )
109267                  	,	.GenLcl_Req_Lock( u_Req_Lock )
109268                  	,	.GenLcl_Req_Opc( u_Req_Opc )
109269                  	,	.GenLcl_Req_Rdy( u_Req_Rdy )
109270                  	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
109271                  	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
109272                  	,	.GenLcl_Req_User( u_Req_User )
109273                  	,	.GenLcl_Req_Vld( u_Req_Vld )
109274                  	,	.GenLcl_Rsp_Data( u_Rsp_Data )
109275                  	,	.GenLcl_Rsp_Last( u_Rsp_Last )
109276                  	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
109277                  	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
109278                  	,	.GenLcl_Rsp_Status( u_Rsp_Status )
109279                  	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
109280                  	,	.GenPrt_Req_Addr( Gen_Req_Addr )
109281                  	,	.GenPrt_Req_Be( Gen_Req_Be )
109282                  	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
109283                  	,	.GenPrt_Req_Data( Gen_Req_Data )
109284                  	,	.GenPrt_Req_Last( Gen_Req_Last )
109285                  	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
109286                  	,	.GenPrt_Req_Lock( Gen_Req_Lock )
109287                  	,	.GenPrt_Req_Opc( Gen_Req_Opc )
109288                  	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
109289                  	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
109290                  	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
109291                  	,	.GenPrt_Req_User( Gen_Req_User )
109292                  	,	.GenPrt_Req_Vld( Gen_Req_Vld )
109293                  	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
109294                  	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
109295                  	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
109296                  	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
109297                  	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
109298                  	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
109299                  	,	.Sys_Clk( Sys_Clk )
109300                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
109301                  	,	.Sys_Clk_En( Sys_Clk_En )
109302                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
109303                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
109304                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
109305                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
109306                  	,	.Sys_Pwr_Idle( u_35_Idle )
109307                  	,	.Sys_Pwr_WakeUp( u_35_WakeUp )
109308                  	);
109309                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109310     1/1          		if ( ! Sys_Clk_RstN )
109311     1/1          			AxDone &lt;= #1.0 ( 1'b0 );
109312     1/1          		else if ( Req2Vld &amp; AxWr )
109313     1/1          			AxDone &lt;= #1.0 ( ~ WRdy &amp; ~ WDone &amp; ( AxRdy | AxDone ) );
                        MISSING_ELSE
109314                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg245(
109315                  		.Clk( Sys_Clk )
109316                  	,	.Clk_ClkS( Sys_Clk_ClkS )
109317                  	,	.Clk_En( Sys_Clk_En )
109318                  	,	.Clk_EnS( Sys_Clk_EnS )
109319                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
109320                  	,	.Clk_RstN( Sys_Clk_RstN )
109321                  	,	.Clk_Tm( Sys_Clk_Tm )
109322                  	,	.O( RspActive )
109323                  	,	.Reset( RspDone )
109324                  	,	.Set( FoVld &amp; FoRdy )
109325                  	);
109326                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109327     1/1          		if ( ! Sys_Clk_RstN )
109328     1/1          			RspWr &lt;= #1.0 ( 1'b0 );
109329     1/1          		else if ( FiVld )
109330     1/1          			RspWr &lt;= #1.0 ( FiWr );
                        MISSING_ELSE
109331                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109332     1/1          		if ( ! Sys_Clk_RstN )
109333     1/1          			TrCnt &lt;= #1.0 ( 1'b0 );
109334     1/1          		else if ( FiVld | RspDone )
109335     1/1          			TrCnt &lt;= #1.0 ( ( TrCnt + FiVld ) - RspDone );
                        MISSING_ELSE
109336                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109337     1/1          		if ( ! Sys_Clk_RstN )
109338     1/1          			u_615e &lt;= #1.0 ( 1'b0 );
109339     1/1          		else if ( FirstEn )
109340     1/1          			u_615e &lt;= #1.0 ( FiWr );
                        MISSING_ELSE
109341                  	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( RData ) , .O( GenLcl_Rsp_Data ) );
109342                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
109343                  		.Clk( Sys_Clk )
109344                  	,	.Clk_ClkS( Sys_Clk_ClkS )
109345                  	,	.Clk_En( Sys_Clk_En )
109346                  	,	.Clk_EnS( Sys_Clk_EnS )
109347                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
109348                  	,	.Clk_RstN( Sys_Clk_RstN )
109349                  	,	.Clk_Tm( Sys_Clk_Tm )
109350                  	,	.O( RspErr )
109351                  	,	.Reset( FoVld &amp; FoRdy )
109352                  	,	.Set( BVld &amp; BRdy &amp; BErr )
109353                  	);
109354                  	rsnoc_z_H_R_G_U_P_U_246b8ec1 uu246b8ec1(
109355                  		.GenLcl_Req_Addr( GenLcl_Req_Addr )
109356                  	,	.GenLcl_Req_Be( GenLcl_Req_Be )
109357                  	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
109358                  	,	.GenLcl_Req_Data( GenLcl_Req_Data )
109359                  	,	.GenLcl_Req_Last( GenLcl_Req_Last )
109360                  	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
109361                  	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
109362                  	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
109363                  	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
109364                  	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
109365                  	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
109366                  	,	.GenLcl_Req_User( GenLcl_Req_User )
109367                  	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
109368                  	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
109369                  	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
109370                  	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
109371                  	,	.GenLcl_Rsp_SeqUnOrdered( 1'b0 )
109372                  	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
109373                  	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
109374                  	,	.GenPrt_Req_Addr( u_Req_Addr )
109375                  	,	.GenPrt_Req_Be( u_Req_Be )
109376                  	,	.GenPrt_Req_BurstType( u_Req_BurstType )
109377                  	,	.GenPrt_Req_Data( u_Req_Data )
109378                  	,	.GenPrt_Req_Last( u_Req_Last )
109379                  	,	.GenPrt_Req_Len1( u_Req_Len1 )
109380                  	,	.GenPrt_Req_Lock( u_Req_Lock )
109381                  	,	.GenPrt_Req_Opc( u_Req_Opc )
109382                  	,	.GenPrt_Req_Rdy( u_Req_Rdy )
109383                  	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
109384                  	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
109385                  	,	.GenPrt_Req_User( u_Req_User )
109386                  	,	.GenPrt_Req_Vld( u_Req_Vld )
109387                  	,	.GenPrt_Rsp_Data( u_Rsp_Data )
109388                  	,	.GenPrt_Rsp_Last( u_Rsp_Last )
109389                  	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
109390                  	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
109391                  	,	.GenPrt_Rsp_Status( u_Rsp_Status )
109392                  	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
109393                  	);
109394                  	assign FirstCmd = Req1First &amp; ~ RdCont;
109395                  	assign AxAddr = FirstCmd ? GenLcl_Req_Addr [31:2] : NextAddr;
109396                  	assign AxAddrB = AxAddr;
109397                  	assign Req1Prot = { GenLcl_Req_User [6] , GenLcl_Req_User [5] , GenLcl_Req_User [4] };
109398                  	assign AxProt = FirstCmd ? Req1Prot : u_45b0;
109399                  	assign AxProtB = AxProt;
109400                  	assign AxCtl = { AxAddrB , AxProtB };
109401                  	assign AxDecode = ( { 1 { AxWr }  } ) + { 1'b0 };
109402                  	assign AxVld = Req2Vld &amp; ( ~ AxDone | ~ AxWr );
109403                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109404     1/1          		if ( ! Sys_Clk_RstN )
109405     1/1          			u_b986 &lt;= #1.0 ( 1'b0 );
109406     1/1          		else if ( FirstEn )
109407     1/1          			u_b986 &lt;= #1.0 ( IsIncr );
                        MISSING_ELSE
109408                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109409     1/1          		if ( ! Sys_Clk_RstN )
109410     1/1          			NextAddr &lt;= #1.0 ( 30'b0 );
109411     1/1          		else if ( Req2Vld &amp; Req2Rdy )
109412     1/1          			NextAddr &lt;= #1.0 ( AxAddr &amp; ~ WrapMask | AxAddr + 30'b000000000000000000000000000001 &amp; WrapMask );
                        MISSING_ELSE
109413                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109414     1/1          		if ( ! Sys_Clk_RstN )
109415     1/1          			Req1First &lt;= #1.0 ( 1'b1 );
109416     1/1          		else if ( GenLcl_Req_Vld &amp; GenLcl_Req_Rdy )
109417     1/1          			Req1First &lt;= #1.0 ( GenLcl_Req_Last );
                        MISSING_ELSE
109418                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109419     1/1          		if ( ! Sys_Clk_RstN )
109420     1/1          			u_45b0 &lt;= #1.0 ( 3'b0 );
109421     1/1          		else if ( FirstEn )
109422     1/1          			u_45b0 &lt;= #1.0 ( Req1Prot );
                        MISSING_ELSE
109423                  	rsnoc_z_H_R_U_P_N_0eaa6265_A331 Ab(
109424                  		.Rx_Ctl( AxCtl )
109425                  	,	.Rx_Decode( AxDecode )
109426                  	,	.RxRdy( AxRdy )
109427                  	,	.RxVld( AxVld )
109428                  	,	.Sys_Clk( Sys_Clk )
109429                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
109430                  	,	.Sys_Clk_En( Sys_Clk_En )
109431                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
109432                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
109433                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
109434                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
109435                  	,	.Sys_Pwr_Idle( )
109436                  	,	.Sys_Pwr_WakeUp( )
109437                  	,	.Tx_Ctl( Ax1Ctl )
109438                  	,	.Tx_Decode( Ax1Decode )
109439                  	,	.TxRdy( Ax1Rdy )
109440                  	,	.TxVld( Ax1Vld )
109441                  	);
109442                  	assign Ax1Valid = { 2 { Ax1Vld }  } &amp; u_4c36;
109443                  	assign AxiLcl_0_Ar_Valid = Ax2Valid [0];
109444                  	assign AxiLcl_0_Ar_Ready = Axi_0_ar_ready;
109445                  	assign Ax2RdRdy = AxiLcl_0_Ar_Valid &amp; AxiLcl_0_Ar_Ready;
109446                  	assign AxiLcl_0_Aw_Valid = Ax2Valid [1];
109447                  	assign AxiLcl_0_Aw_Ready = Axi_0_aw_ready;
109448                  	assign Ax2WrRdy = AxiLcl_0_Aw_Valid &amp; AxiLcl_0_Aw_Ready;
109449                  	assign Ax2Rdy = Ax2RdRdy | Ax2WrRdy;
109450                  	rsnoc_z_T_C_S_C_L_R_D_z_F1t2 ud( .I( Ax1Decode ) , .O( u_4c36 ) );
109451                  	rsnoc_z_H_R_U_P_F_e9f49272_A332 Af(
109452                  		.Rx_Ctl( Ax1Ctl )
109453                  	,	.Rx_Valid( Ax1Valid )
109454                  	,	.RxRdy( Ax1Rdy )
109455                  	,	.RxVld( Ax1Vld )
109456                  	,	.Sys_Clk( Sys_Clk )
109457                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
109458                  	,	.Sys_Clk_En( Sys_Clk_En )
109459                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
109460                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
109461                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
109462                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
109463                  	,	.Sys_Pwr_Idle( )
109464                  	,	.Sys_Pwr_WakeUp( )
109465                  	,	.Tx_Ctl( Ax2Ctl )
109466                  	,	.Tx_Valid( Ax2Valid )
109467                  	,	.TxRdy( Ax2Rdy )
109468                  	,	.TxVld( Ax2Vld )
109469                  	);
109470                  	assign Ax2Addr1 = Ax2Ctl [32:3];
109471                  	assign Ax2Addr = { Ax2Addr1 , 2'b00 };
109472                  	assign AxiLcl_0_Ar_Addr = Ax2Addr;
109473                  	assign Axi_0_ar_addr = AxiLcl_0_Ar_Addr;
109474                  	assign Ax2Prot = Ax2Ctl [2:0];
109475                  	assign AxiLcl_0_Ar_Prot = Ax2Prot;
109476                  	assign Axi_0_ar_prot = AxiLcl_0_Ar_Prot;
109477                  	assign Axi_0_ar_valid = AxiLcl_0_Ar_Valid;
109478                  	assign AxiLcl_0_Aw_Addr = Ax2Addr;
109479                  	assign Axi_0_aw_addr = AxiLcl_0_Aw_Addr;
109480                  	assign AxiLcl_0_Aw_Prot = Ax2Prot;
109481                  	assign Axi_0_aw_prot = AxiLcl_0_Aw_Prot;
109482                  	assign Axi_0_aw_valid = AxiLcl_0_Aw_Valid;
109483                  	assign AxiLcl_0_B_Ready = B0Rdy;
109484                  	assign Axi_0_b_ready = AxiLcl_0_B_Ready;
109485                  	assign AxiLcl_0_R_Ready = R0Rdy;
109486                  	assign Axi_0_r_ready = AxiLcl_0_R_Ready;
109487                  	assign AxiLcl_0_W_Data = W2Data;
109488                  	assign Axi_0_w_data = AxiLcl_0_W_Data;
109489                  	assign AxiLcl_0_W_Strb = W2Be;
109490                  	assign Axi_0_w_strb = AxiLcl_0_W_Strb;
109491                  	assign Axi_0_w_valid = AxiLcl_0_W_Valid;
109492                  	assign NiuEmpty = 1'b1;
109493                  	assign Sys_Pwr_Idle = TrCnt == 1'b0;
109494                  	assign Sys_Pwr_WakeUp = GenLcl_Req_Vld;
109495                  	assign WakeUp_Gen = GenLcl_Req_Vld;
109496                  	// synopsys translate_off
109497                  	// synthesis translate_off
109498                  	always @( posedge Sys_Clk )
109499     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
109500     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( TrCnt == 1'b1 &amp; FiVld &amp; ~ RspDone ) !== 1'b0 ) begin
109501     <font color = "grey">unreachable  </font>				dontStop = 0;
109502     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
109503     <font color = "grey">unreachable  </font>				if (!dontStop) begin
109504     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter TrCnt overflow.&quot; );
109505     <font color = "grey">unreachable  </font>					$stop;
109506                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
109507                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
109508                  	// synthesis translate_on
109509                  	// synopsys translate_on
109510                  	// synopsys translate_off
109511                  	// synthesis translate_off
109512                  	always @( posedge Sys_Clk )
109513     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
109514     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( TrCnt == 1'b0 &amp; ~ FiVld &amp; RspDone ) !== 1'b0 ) begin
109515     <font color = "grey">unreachable  </font>				dontStop = 0;
109516     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
109517     <font color = "grey">unreachable  </font>				if (!dontStop) begin
109518     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter TrCnt underflow.&quot; );
109519     <font color = "grey">unreachable  </font>					$stop;
109520                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
109521                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
109522                  	// synthesis translate_on
109523                  	// synopsys translate_on
109524                  	// synopsys translate_off
109525                  	// synthesis translate_off
109526                  	always @( posedge Sys_Clk )
109527     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
109528     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( FiVld &amp; ~ FiRdy ) !== 1'b0 ) begin
109529     <font color = "grey">unreachable  </font>				dontStop = 0;
109530     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
109531     <font color = "grey">unreachable  </font>				if (!dontStop) begin
109532     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Ctl FIFO overflow&quot; );
109533     <font color = "grey">unreachable  </font>					$stop;
109534                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
109535                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod191.html" >rsnoc_z_H_R_N_A_L_G2_U_U_1cfe77e9</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>16</td><td>16</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>16</td><td>16</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109168
 EXPRESSION (FirstCmd ? NWord1 : u_341e)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109230
 EXPRESSION (FoRdy ? FoData : ((RspCnt - 6'b1)))
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109254
 EXPRESSION (FirstCmd ? FiWr : u_615e)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109255
 EXPRESSION (AxWr ? (((AxRdy | AxDone) &amp; (WRdy | WDone))) : AxRdy)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109258
 EXPRESSION (RspWr ? ((RspErr | BErr)) : RErr)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109259
 EXPRESSION (u_6b1e ? 2'b1 : 2'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109395
 EXPRESSION (FirstCmd ? GenLcl_Req_Addr[31:2] : NextAddr)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109398
 EXPRESSION (FirstCmd ? Req1Prot : u_45b0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod191.html" >rsnoc_z_H_R_N_A_L_G2_U_U_1cfe77e9</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">49</td>
<td class="rt">34</td>
<td class="rt">69.39 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">588</td>
<td class="rt">440</td>
<td class="rt">74.83 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">294</td>
<td class="rt">220</td>
<td class="rt">74.83 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">294</td>
<td class="rt">220</td>
<td class="rt">74.83 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">49</td>
<td class="rt">34</td>
<td class="rt">69.39 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">588</td>
<td class="rt">440</td>
<td class="rt">74.83 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">294</td>
<td class="rt">220</td>
<td class="rt">74.83 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">294</td>
<td class="rt">220</td>
<td class="rt">74.83 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_0_ar_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_addr[12:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_addr[31:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_addr[12:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_addr[31:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_b_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_b_resp[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_b_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_r_resp[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_resp[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_w_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_w_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_w_strb[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[12:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod191.html" >rsnoc_z_H_R_N_A_L_G2_U_U_1cfe77e9</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">51</td>
<td class="rt">51</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">109168</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">109254</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">109255</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">109258</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">109259</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">109395</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">109398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109124</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109141</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109171</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109227</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109310</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109327</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109332</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109337</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109404</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109409</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109414</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109419</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109168     	assign FiWord = FirstCmd ? NWord1 : u_341e;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109254     	assign AxWr = FirstCmd ? FiWr : u_615e;
           	                       <font color = "green">-1-</font>  
           	                       <font color = "green">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109255     	assign Req2Rdy = AxWr ? ( AxRdy | AxDone ) & ( WRdy | WDone ) : AxRdy;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109258     	assign u_6b1e = RspWr ? RspErr | BErr : RErr;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109259     	assign GenLcl_Rsp_Status = u_6b1e ? 2'b01 : 2'b00;
           	                                  <font color = "green">-1-</font>  
           	                                  <font color = "green">==></font>  
           	                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109395     	assign AxAddr = FirstCmd ? GenLcl_Req_Addr [31:2] : NextAddr;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109398     	assign AxProt = FirstCmd ? Req1Prot : u_45b0;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109124     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109125     			WordCnt <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
109126     		else if ( Req2Vld & Req2Rdy & ~ AxWr )
           		     <font color = "green">-2-</font>  
109127     			WordCnt <= #1.0 ( ( RdCont ? WordCnt : FiWord ) - 6'b000001 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109141     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109142     			WDone <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
109143     		else if ( Req2Vld & AxWr )
           		     <font color = "green">-2-</font>  
109144     			WDone <= #1.0 ( ~ AxRdy & ~ AxDone & ( WRdy | WDone ) );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109171     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109172     			u_341e <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
109173     		else if ( FirstEn )
           		     <font color = "green">-2-</font>  
109174     			u_341e <= #1.0 ( NWord1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109227     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109228     			RspCnt <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
109229     		else if ( FoVld & FoRdy | RspNext )
           		     <font color = "green">-2-</font>  
109230     			RspCnt <= #1.0 ( FoRdy ? FoData : RspCnt - 6'b000001 );
           			                       <font color = "green">-3-</font>  
           			                       <font color = "green">==></font>  
           			                       <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109310     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109311     			AxDone <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
109312     		else if ( Req2Vld & AxWr )
           		     <font color = "green">-2-</font>  
109313     			AxDone <= #1.0 ( ~ WRdy & ~ WDone & ( AxRdy | AxDone ) );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109327     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109328     			RspWr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
109329     		else if ( FiVld )
           		     <font color = "green">-2-</font>  
109330     			RspWr <= #1.0 ( FiWr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109332     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109333     			TrCnt <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
109334     		else if ( FiVld | RspDone )
           		     <font color = "green">-2-</font>  
109335     			TrCnt <= #1.0 ( ( TrCnt + FiVld ) - RspDone );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109337     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109338     			u_615e <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
109339     		else if ( FirstEn )
           		     <font color = "green">-2-</font>  
109340     			u_615e <= #1.0 ( FiWr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109404     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109405     			u_b986 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
109406     		else if ( FirstEn )
           		     <font color = "green">-2-</font>  
109407     			u_b986 <= #1.0 ( IsIncr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109409     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109410     			NextAddr <= #1.0 ( 30'b0 );
           <font color = "green">			==></font>
109411     		else if ( Req2Vld & Req2Rdy )
           		     <font color = "green">-2-</font>  
109412     			NextAddr <= #1.0 ( AxAddr & ~ WrapMask | AxAddr + 30'b000000000000000000000000000001 & WrapMask );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109414     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109415     			Req1First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
109416     		else if ( GenLcl_Req_Vld & GenLcl_Req_Rdy )
           		     <font color = "green">-2-</font>  
109417     			Req1First <= #1.0 ( GenLcl_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109419     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109420     			u_45b0 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
109421     		else if ( FirstEn )
           		     <font color = "green">-2-</font>  
109422     			u_45b0 <= #1.0 ( Req1Prot );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_12833'>
<a name="inst_tag_12833_Line"></a>
<b>Line Coverage for Instance : <a href="mod191.html#inst_tag_12833" >config_ss_tb.DUT.flexnoc.flexnoc.USB_axi_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>48</td><td>48</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109124</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109141</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109171</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109227</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109310</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109327</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109332</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109337</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109404</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109409</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109414</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109419</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>109499</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>109513</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>109527</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
109123                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109124     1/1          		if ( ! Sys_Clk_RstN )
109125     1/1          			WordCnt &lt;= #1.0 ( 6'b0 );
109126     1/1          		else if ( Req2Vld &amp; Req2Rdy &amp; ~ AxWr )
109127     1/1          			WordCnt &lt;= #1.0 ( ( RdCont ? WordCnt : FiWord ) - 6'b000001 );
                        MISSING_ELSE
109128                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
109129                  		.Clk( Sys_Clk )
109130                  	,	.Clk_ClkS( Sys_Clk_ClkS )
109131                  	,	.Clk_En( Sys_Clk_En )
109132                  	,	.Clk_EnS( Sys_Clk_EnS )
109133                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
109134                  	,	.Clk_RstN( Sys_Clk_RstN )
109135                  	,	.Clk_Tm( Sys_Clk_Tm )
109136                  	,	.O( RdCont )
109137                  	,	.Reset( Req2Rdy &amp; WordCnt == 6'b0 )
109138                  	,	.Set( FirstEn &amp; ~ FiWr &amp; ( | FiWord ) )
109139                  	);
109140                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109141     1/1          		if ( ! Sys_Clk_RstN )
109142     1/1          			WDone &lt;= #1.0 ( 1'b0 );
109143     1/1          		else if ( Req2Vld &amp; AxWr )
109144     1/1          			WDone &lt;= #1.0 ( ~ AxRdy &amp; ~ AxDone &amp; ( WRdy | WDone ) );
                        MISSING_ELSE
109145                  	rsnoc_z_H_R_U_P_N_3645e9c8_A03240 Wb(
109146                  		.Rx_Be( WBe )
109147                  	,	.Rx_Data( WData )
109148                  	,	.RxRdy( WRdy )
109149                  	,	.RxVld( WVld )
109150                  	,	.Sys_Clk( Sys_Clk )
109151                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
109152                  	,	.Sys_Clk_En( Sys_Clk_En )
109153                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
109154                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
109155                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
109156                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
109157                  	,	.Sys_Pwr_Idle( )
109158                  	,	.Sys_Pwr_WakeUp( )
109159                  	,	.Tx_Be( W1Be )
109160                  	,	.Tx_Data( W1Data )
109161                  	,	.TxRdy( W1Rdy )
109162                  	,	.TxVld( W1Vld )
109163                  	);
109164                  	assign FiWr = GenLcl_Req_Opc == 3'b100;
109165                  	assign FiVld = GenLcl_Req_Vld &amp; GenLcl_Req_Rdy &amp; Req1First;
109166                  	assign u_5cdd = { 1'b0 , GenLcl_Req_Len1 } + { 6'b0 , GenLcl_Req_Addr [1:0] };
109167                  	assign NWord1 = u_5cdd [7:2];
109168                  	assign FiWord = FirstCmd ? NWord1 : u_341e;
109169                  	assign FoRdy = ~ RspActive | RspDone;
109170                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109171     1/1          		if ( ! Sys_Clk_RstN )
109172     1/1          			u_341e &lt;= #1.0 ( 6'b0 );
109173     1/1          		else if ( FirstEn )
109174     1/1          			u_341e &lt;= #1.0 ( NWord1 );
                        MISSING_ELSE
109175                  	rsnoc_z_H_R_U_F_U_8d7dfeef_A6 Cf(
109176                  		.Count( )
109177                  	,	.Rx_Data( FiWord )
109178                  	,	.RxRdy( FiRdy )
109179                  	,	.RxVld( FiVld )
109180                  	,	.Sys_Clk( Sys_Clk )
109181                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
109182                  	,	.Sys_Clk_En( Sys_Clk_En )
109183                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
109184                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
109185                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
109186                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
109187                  	,	.Sys_Pwr_Idle( )
109188                  	,	.Sys_Pwr_WakeUp( )
109189                  	,	.Tx_Data( FoData )
109190                  	,	.TxRdy( FoRdy )
109191                  	,	.TxVld( FoVld )
109192                  	);
109193                  	assign AxiLcl_0_R_Valid = Axi_0_r_valid;
109194                  	assign AxiLcl_0_R_Data = Axi_0_r_data;
109195                  	assign R0Data = { 32 { AxiLcl_0_R_Valid }  } &amp; AxiLcl_0_R_Data;
109196                  	assign AxiLcl_0_R_Resp = Axi_0_r_resp;
109197                  	assign R0Err = AxiLcl_0_R_Valid &amp; ( AxiLcl_0_R_Resp == 2'b10 | AxiLcl_0_R_Resp == 2'b11 );
109198                  	assign R0Vld = AxiLcl_0_R_Valid;
109199                  	assign RRdy = RspActive &amp; ~ RspWr &amp; GenLcl_Rsp_Rdy;
109200                  	rsnoc_z_H_R_U_P_B_ae4ebd20_A1320 Rp(
109201                  		.Rx_Data( R0Data )
109202                  	,	.Rx_Err( R0Err )
109203                  	,	.RxRdy( R0Rdy )
109204                  	,	.RxVld( R0Vld )
109205                  	,	.Sys_Clk( Sys_Clk )
109206                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
109207                  	,	.Sys_Clk_En( Sys_Clk_En )
109208                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
109209                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
109210                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
109211                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
109212                  	,	.Sys_Pwr_Idle( )
109213                  	,	.Sys_Pwr_WakeUp( )
109214                  	,	.Tx_Data( RData )
109215                  	,	.Tx_Err( RErr )
109216                  	,	.TxRdy( RRdy )
109217                  	,	.TxVld( RVld )
109218                  	);
109219                  	assign AxiLcl_0_B_Valid = Axi_0_b_valid;
109220                  	assign AxiLcl_0_B_Resp = Axi_0_b_resp;
109221                  	assign B0Err = AxiLcl_0_B_Valid &amp; ( AxiLcl_0_B_Resp == 2'b10 | AxiLcl_0_B_Resp == 2'b11 );
109222                  	assign B0Vld = AxiLcl_0_B_Valid;
109223                  	assign RspNext = BVld &amp; BRdy | RVld &amp; RRdy;
109224                  	assign GenLcl_Rsp_Last = RspCnt == 6'b0;
109225                  	assign BRdy = RspActive &amp; RspWr &amp; ( ~ GenLcl_Rsp_Last | GenLcl_Rsp_Rdy );
109226                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109227     1/1          		if ( ! Sys_Clk_RstN )
109228     1/1          			RspCnt &lt;= #1.0 ( 6'b0 );
109229     1/1          		else if ( FoVld &amp; FoRdy | RspNext )
109230     1/1          			RspCnt &lt;= #1.0 ( FoRdy ? FoData : RspCnt - 6'b000001 );
                        MISSING_ELSE
109231                  	rsnoc_z_H_R_U_P_B_bf1d5a78_A1 Bp(
109232                  		.Rx_Err( B0Err )
109233                  	,	.RxRdy( B0Rdy )
109234                  	,	.RxVld( B0Vld )
109235                  	,	.Sys_Clk( Sys_Clk )
109236                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
109237                  	,	.Sys_Clk_En( Sys_Clk_En )
109238                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
109239                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
109240                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
109241                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
109242                  	,	.Sys_Pwr_Idle( )
109243                  	,	.Sys_Pwr_WakeUp( )
109244                  	,	.Tx_Err( BErr )
109245                  	,	.TxRdy( BRdy )
109246                  	,	.TxVld( BVld )
109247                  	);
109248                  	assign GenLcl_Rsp_Vld = RspActive &amp; ( RspWr ? BVld &amp; GenLcl_Rsp_Last : RVld );
109249                  	assign RspDone = GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy &amp; GenLcl_Rsp_Last;
109250                  	assign DirOk = RspWr == FiWr;
109251                  	assign ReqStall = Req1First &amp; ( TrCnt == 1'b1 | ~ ( TrCnt == 1'b0 ) &amp; ( ~ DirOk ) );
109252                  	assign Req1Vld = GenLcl_Req_Vld &amp; ~ ReqStall;
109253                  	assign FirstEn = Req1First &amp; Req1Vld &amp; Req1Rdy;
109254                  	assign AxWr = FirstCmd ? FiWr : u_615e;
109255                  	assign Req2Rdy = AxWr ? ( AxRdy | AxDone ) &amp; ( WRdy | WDone ) : AxRdy;
109256                  	assign Req1Rdy = Req2Rdy &amp; ~ RdCont;
109257                  	assign GenLcl_Req_Rdy = Req1Rdy &amp; ~ ReqStall;
109258                  	assign u_6b1e = RspWr ? RspErr | BErr : RErr;
109259                  	assign GenLcl_Rsp_Status = u_6b1e ? 2'b01 : 2'b00;
109260                  	rsnoc_z_H_R_G_U_Q_U_201b9eee9c uu201b9eee9c(
109261                  		.GenLcl_Req_Addr( u_Req_Addr )
109262                  	,	.GenLcl_Req_Be( u_Req_Be )
109263                  	,	.GenLcl_Req_BurstType( u_Req_BurstType )
109264                  	,	.GenLcl_Req_Data( u_Req_Data )
109265                  	,	.GenLcl_Req_Last( u_Req_Last )
109266                  	,	.GenLcl_Req_Len1( u_Req_Len1 )
109267                  	,	.GenLcl_Req_Lock( u_Req_Lock )
109268                  	,	.GenLcl_Req_Opc( u_Req_Opc )
109269                  	,	.GenLcl_Req_Rdy( u_Req_Rdy )
109270                  	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
109271                  	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
109272                  	,	.GenLcl_Req_User( u_Req_User )
109273                  	,	.GenLcl_Req_Vld( u_Req_Vld )
109274                  	,	.GenLcl_Rsp_Data( u_Rsp_Data )
109275                  	,	.GenLcl_Rsp_Last( u_Rsp_Last )
109276                  	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
109277                  	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
109278                  	,	.GenLcl_Rsp_Status( u_Rsp_Status )
109279                  	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
109280                  	,	.GenPrt_Req_Addr( Gen_Req_Addr )
109281                  	,	.GenPrt_Req_Be( Gen_Req_Be )
109282                  	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
109283                  	,	.GenPrt_Req_Data( Gen_Req_Data )
109284                  	,	.GenPrt_Req_Last( Gen_Req_Last )
109285                  	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
109286                  	,	.GenPrt_Req_Lock( Gen_Req_Lock )
109287                  	,	.GenPrt_Req_Opc( Gen_Req_Opc )
109288                  	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
109289                  	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
109290                  	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
109291                  	,	.GenPrt_Req_User( Gen_Req_User )
109292                  	,	.GenPrt_Req_Vld( Gen_Req_Vld )
109293                  	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
109294                  	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
109295                  	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
109296                  	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
109297                  	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
109298                  	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
109299                  	,	.Sys_Clk( Sys_Clk )
109300                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
109301                  	,	.Sys_Clk_En( Sys_Clk_En )
109302                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
109303                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
109304                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
109305                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
109306                  	,	.Sys_Pwr_Idle( u_35_Idle )
109307                  	,	.Sys_Pwr_WakeUp( u_35_WakeUp )
109308                  	);
109309                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109310     1/1          		if ( ! Sys_Clk_RstN )
109311     1/1          			AxDone &lt;= #1.0 ( 1'b0 );
109312     1/1          		else if ( Req2Vld &amp; AxWr )
109313     1/1          			AxDone &lt;= #1.0 ( ~ WRdy &amp; ~ WDone &amp; ( AxRdy | AxDone ) );
                        MISSING_ELSE
109314                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg245(
109315                  		.Clk( Sys_Clk )
109316                  	,	.Clk_ClkS( Sys_Clk_ClkS )
109317                  	,	.Clk_En( Sys_Clk_En )
109318                  	,	.Clk_EnS( Sys_Clk_EnS )
109319                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
109320                  	,	.Clk_RstN( Sys_Clk_RstN )
109321                  	,	.Clk_Tm( Sys_Clk_Tm )
109322                  	,	.O( RspActive )
109323                  	,	.Reset( RspDone )
109324                  	,	.Set( FoVld &amp; FoRdy )
109325                  	);
109326                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109327     1/1          		if ( ! Sys_Clk_RstN )
109328     1/1          			RspWr &lt;= #1.0 ( 1'b0 );
109329     1/1          		else if ( FiVld )
109330     1/1          			RspWr &lt;= #1.0 ( FiWr );
                        MISSING_ELSE
109331                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109332     1/1          		if ( ! Sys_Clk_RstN )
109333     1/1          			TrCnt &lt;= #1.0 ( 1'b0 );
109334     1/1          		else if ( FiVld | RspDone )
109335     1/1          			TrCnt &lt;= #1.0 ( ( TrCnt + FiVld ) - RspDone );
                        MISSING_ELSE
109336                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109337     1/1          		if ( ! Sys_Clk_RstN )
109338     1/1          			u_615e &lt;= #1.0 ( 1'b0 );
109339     1/1          		else if ( FirstEn )
109340     1/1          			u_615e &lt;= #1.0 ( FiWr );
                        MISSING_ELSE
109341                  	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( RData ) , .O( GenLcl_Rsp_Data ) );
109342                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
109343                  		.Clk( Sys_Clk )
109344                  	,	.Clk_ClkS( Sys_Clk_ClkS )
109345                  	,	.Clk_En( Sys_Clk_En )
109346                  	,	.Clk_EnS( Sys_Clk_EnS )
109347                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
109348                  	,	.Clk_RstN( Sys_Clk_RstN )
109349                  	,	.Clk_Tm( Sys_Clk_Tm )
109350                  	,	.O( RspErr )
109351                  	,	.Reset( FoVld &amp; FoRdy )
109352                  	,	.Set( BVld &amp; BRdy &amp; BErr )
109353                  	);
109354                  	rsnoc_z_H_R_G_U_P_U_246b8ec1 uu246b8ec1(
109355                  		.GenLcl_Req_Addr( GenLcl_Req_Addr )
109356                  	,	.GenLcl_Req_Be( GenLcl_Req_Be )
109357                  	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
109358                  	,	.GenLcl_Req_Data( GenLcl_Req_Data )
109359                  	,	.GenLcl_Req_Last( GenLcl_Req_Last )
109360                  	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
109361                  	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
109362                  	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
109363                  	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
109364                  	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
109365                  	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
109366                  	,	.GenLcl_Req_User( GenLcl_Req_User )
109367                  	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
109368                  	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
109369                  	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
109370                  	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
109371                  	,	.GenLcl_Rsp_SeqUnOrdered( 1'b0 )
109372                  	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
109373                  	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
109374                  	,	.GenPrt_Req_Addr( u_Req_Addr )
109375                  	,	.GenPrt_Req_Be( u_Req_Be )
109376                  	,	.GenPrt_Req_BurstType( u_Req_BurstType )
109377                  	,	.GenPrt_Req_Data( u_Req_Data )
109378                  	,	.GenPrt_Req_Last( u_Req_Last )
109379                  	,	.GenPrt_Req_Len1( u_Req_Len1 )
109380                  	,	.GenPrt_Req_Lock( u_Req_Lock )
109381                  	,	.GenPrt_Req_Opc( u_Req_Opc )
109382                  	,	.GenPrt_Req_Rdy( u_Req_Rdy )
109383                  	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
109384                  	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
109385                  	,	.GenPrt_Req_User( u_Req_User )
109386                  	,	.GenPrt_Req_Vld( u_Req_Vld )
109387                  	,	.GenPrt_Rsp_Data( u_Rsp_Data )
109388                  	,	.GenPrt_Rsp_Last( u_Rsp_Last )
109389                  	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
109390                  	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
109391                  	,	.GenPrt_Rsp_Status( u_Rsp_Status )
109392                  	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
109393                  	);
109394                  	assign FirstCmd = Req1First &amp; ~ RdCont;
109395                  	assign AxAddr = FirstCmd ? GenLcl_Req_Addr [31:2] : NextAddr;
109396                  	assign AxAddrB = AxAddr;
109397                  	assign Req1Prot = { GenLcl_Req_User [6] , GenLcl_Req_User [5] , GenLcl_Req_User [4] };
109398                  	assign AxProt = FirstCmd ? Req1Prot : u_45b0;
109399                  	assign AxProtB = AxProt;
109400                  	assign AxCtl = { AxAddrB , AxProtB };
109401                  	assign AxDecode = ( { 1 { AxWr }  } ) + { 1'b0 };
109402                  	assign AxVld = Req2Vld &amp; ( ~ AxDone | ~ AxWr );
109403                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109404     1/1          		if ( ! Sys_Clk_RstN )
109405     1/1          			u_b986 &lt;= #1.0 ( 1'b0 );
109406     1/1          		else if ( FirstEn )
109407     1/1          			u_b986 &lt;= #1.0 ( IsIncr );
                        MISSING_ELSE
109408                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109409     1/1          		if ( ! Sys_Clk_RstN )
109410     1/1          			NextAddr &lt;= #1.0 ( 30'b0 );
109411     1/1          		else if ( Req2Vld &amp; Req2Rdy )
109412     1/1          			NextAddr &lt;= #1.0 ( AxAddr &amp; ~ WrapMask | AxAddr + 30'b000000000000000000000000000001 &amp; WrapMask );
                        MISSING_ELSE
109413                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109414     1/1          		if ( ! Sys_Clk_RstN )
109415     1/1          			Req1First &lt;= #1.0 ( 1'b1 );
109416     1/1          		else if ( GenLcl_Req_Vld &amp; GenLcl_Req_Rdy )
109417     1/1          			Req1First &lt;= #1.0 ( GenLcl_Req_Last );
                        MISSING_ELSE
109418                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109419     1/1          		if ( ! Sys_Clk_RstN )
109420     1/1          			u_45b0 &lt;= #1.0 ( 3'b0 );
109421     1/1          		else if ( FirstEn )
109422     1/1          			u_45b0 &lt;= #1.0 ( Req1Prot );
                        MISSING_ELSE
109423                  	rsnoc_z_H_R_U_P_N_0eaa6265_A331 Ab(
109424                  		.Rx_Ctl( AxCtl )
109425                  	,	.Rx_Decode( AxDecode )
109426                  	,	.RxRdy( AxRdy )
109427                  	,	.RxVld( AxVld )
109428                  	,	.Sys_Clk( Sys_Clk )
109429                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
109430                  	,	.Sys_Clk_En( Sys_Clk_En )
109431                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
109432                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
109433                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
109434                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
109435                  	,	.Sys_Pwr_Idle( )
109436                  	,	.Sys_Pwr_WakeUp( )
109437                  	,	.Tx_Ctl( Ax1Ctl )
109438                  	,	.Tx_Decode( Ax1Decode )
109439                  	,	.TxRdy( Ax1Rdy )
109440                  	,	.TxVld( Ax1Vld )
109441                  	);
109442                  	assign Ax1Valid = { 2 { Ax1Vld }  } &amp; u_4c36;
109443                  	assign AxiLcl_0_Ar_Valid = Ax2Valid [0];
109444                  	assign AxiLcl_0_Ar_Ready = Axi_0_ar_ready;
109445                  	assign Ax2RdRdy = AxiLcl_0_Ar_Valid &amp; AxiLcl_0_Ar_Ready;
109446                  	assign AxiLcl_0_Aw_Valid = Ax2Valid [1];
109447                  	assign AxiLcl_0_Aw_Ready = Axi_0_aw_ready;
109448                  	assign Ax2WrRdy = AxiLcl_0_Aw_Valid &amp; AxiLcl_0_Aw_Ready;
109449                  	assign Ax2Rdy = Ax2RdRdy | Ax2WrRdy;
109450                  	rsnoc_z_T_C_S_C_L_R_D_z_F1t2 ud( .I( Ax1Decode ) , .O( u_4c36 ) );
109451                  	rsnoc_z_H_R_U_P_F_e9f49272_A332 Af(
109452                  		.Rx_Ctl( Ax1Ctl )
109453                  	,	.Rx_Valid( Ax1Valid )
109454                  	,	.RxRdy( Ax1Rdy )
109455                  	,	.RxVld( Ax1Vld )
109456                  	,	.Sys_Clk( Sys_Clk )
109457                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
109458                  	,	.Sys_Clk_En( Sys_Clk_En )
109459                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
109460                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
109461                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
109462                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
109463                  	,	.Sys_Pwr_Idle( )
109464                  	,	.Sys_Pwr_WakeUp( )
109465                  	,	.Tx_Ctl( Ax2Ctl )
109466                  	,	.Tx_Valid( Ax2Valid )
109467                  	,	.TxRdy( Ax2Rdy )
109468                  	,	.TxVld( Ax2Vld )
109469                  	);
109470                  	assign Ax2Addr1 = Ax2Ctl [32:3];
109471                  	assign Ax2Addr = { Ax2Addr1 , 2'b00 };
109472                  	assign AxiLcl_0_Ar_Addr = Ax2Addr;
109473                  	assign Axi_0_ar_addr = AxiLcl_0_Ar_Addr;
109474                  	assign Ax2Prot = Ax2Ctl [2:0];
109475                  	assign AxiLcl_0_Ar_Prot = Ax2Prot;
109476                  	assign Axi_0_ar_prot = AxiLcl_0_Ar_Prot;
109477                  	assign Axi_0_ar_valid = AxiLcl_0_Ar_Valid;
109478                  	assign AxiLcl_0_Aw_Addr = Ax2Addr;
109479                  	assign Axi_0_aw_addr = AxiLcl_0_Aw_Addr;
109480                  	assign AxiLcl_0_Aw_Prot = Ax2Prot;
109481                  	assign Axi_0_aw_prot = AxiLcl_0_Aw_Prot;
109482                  	assign Axi_0_aw_valid = AxiLcl_0_Aw_Valid;
109483                  	assign AxiLcl_0_B_Ready = B0Rdy;
109484                  	assign Axi_0_b_ready = AxiLcl_0_B_Ready;
109485                  	assign AxiLcl_0_R_Ready = R0Rdy;
109486                  	assign Axi_0_r_ready = AxiLcl_0_R_Ready;
109487                  	assign AxiLcl_0_W_Data = W2Data;
109488                  	assign Axi_0_w_data = AxiLcl_0_W_Data;
109489                  	assign AxiLcl_0_W_Strb = W2Be;
109490                  	assign Axi_0_w_strb = AxiLcl_0_W_Strb;
109491                  	assign Axi_0_w_valid = AxiLcl_0_W_Valid;
109492                  	assign NiuEmpty = 1'b1;
109493                  	assign Sys_Pwr_Idle = TrCnt == 1'b0;
109494                  	assign Sys_Pwr_WakeUp = GenLcl_Req_Vld;
109495                  	assign WakeUp_Gen = GenLcl_Req_Vld;
109496                  	// synopsys translate_off
109497                  	// synthesis translate_off
109498                  	always @( posedge Sys_Clk )
109499     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
109500     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( TrCnt == 1'b1 &amp; FiVld &amp; ~ RspDone ) !== 1'b0 ) begin
109501     <font color = "grey">unreachable  </font>				dontStop = 0;
109502     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
109503     <font color = "grey">unreachable  </font>				if (!dontStop) begin
109504     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter TrCnt overflow.&quot; );
109505     <font color = "grey">unreachable  </font>					$stop;
109506                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
109507                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
109508                  	// synthesis translate_on
109509                  	// synopsys translate_on
109510                  	// synopsys translate_off
109511                  	// synthesis translate_off
109512                  	always @( posedge Sys_Clk )
109513     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
109514     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( TrCnt == 1'b0 &amp; ~ FiVld &amp; RspDone ) !== 1'b0 ) begin
109515     <font color = "grey">unreachable  </font>				dontStop = 0;
109516     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
109517     <font color = "grey">unreachable  </font>				if (!dontStop) begin
109518     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter TrCnt underflow.&quot; );
109519     <font color = "grey">unreachable  </font>					$stop;
109520                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
109521                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
109522                  	// synthesis translate_on
109523                  	// synopsys translate_on
109524                  	// synopsys translate_off
109525                  	// synthesis translate_off
109526                  	always @( posedge Sys_Clk )
109527     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
109528     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( FiVld &amp; ~ FiRdy ) !== 1'b0 ) begin
109529     <font color = "grey">unreachable  </font>				dontStop = 0;
109530     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
109531     <font color = "grey">unreachable  </font>				if (!dontStop) begin
109532     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Ctl FIFO overflow&quot; );
109533     <font color = "grey">unreachable  </font>					$stop;
109534                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
109535                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_12833_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod191.html#inst_tag_12833" >config_ss_tb.DUT.flexnoc.flexnoc.USB_axi_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>16</td><td>15</td><td>93.75</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>16</td><td>15</td><td>93.75</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109168
 EXPRESSION (FirstCmd ? NWord1 : u_341e)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109230
 EXPRESSION (FoRdy ? FoData : ((RspCnt - 6'b1)))
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109254
 EXPRESSION (FirstCmd ? FiWr : u_615e)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109255
 EXPRESSION (AxWr ? (((AxRdy | AxDone) &amp; (WRdy | WDone))) : AxRdy)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109258
 EXPRESSION (RspWr ? ((RspErr | BErr)) : RErr)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109259
 EXPRESSION (u_6b1e ? 2'b1 : 2'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109395
 EXPRESSION (FirstCmd ? GenLcl_Req_Addr[31:2] : NextAddr)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109398
 EXPRESSION (FirstCmd ? Req1Prot : u_45b0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_12833_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod191.html#inst_tag_12833" >config_ss_tb.DUT.flexnoc.flexnoc.USB_axi_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">49</td>
<td class="rt">32</td>
<td class="rt">65.31 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">588</td>
<td class="rt">412</td>
<td class="rt">70.07 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">294</td>
<td class="rt">206</td>
<td class="rt">70.07 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">294</td>
<td class="rt">206</td>
<td class="rt">70.07 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">49</td>
<td class="rt">32</td>
<td class="rt">65.31 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">588</td>
<td class="rt">412</td>
<td class="rt">70.07 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">294</td>
<td class="rt">206</td>
<td class="rt">70.07 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">294</td>
<td class="rt">206</td>
<td class="rt">70.07 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_0_ar_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_addr[10:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_addr[31:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_addr[10:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_addr[31:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_b_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_b_resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_b_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_r_resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_w_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_w_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_w_strb[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_12833_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod191.html#inst_tag_12833" >config_ss_tb.DUT.flexnoc.flexnoc.USB_axi_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">51</td>
<td class="rt">50</td>
<td class="rt">98.04 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">109168</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">109254</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">109255</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">109258</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">109259</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">109395</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">109398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109124</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109141</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109171</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109227</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109310</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109327</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109332</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109337</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109404</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109409</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109414</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109419</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109168     	assign FiWord = FirstCmd ? NWord1 : u_341e;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109254     	assign AxWr = FirstCmd ? FiWr : u_615e;
           	                       <font color = "green">-1-</font>  
           	                       <font color = "green">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109255     	assign Req2Rdy = AxWr ? ( AxRdy | AxDone ) & ( WRdy | WDone ) : AxRdy;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109258     	assign u_6b1e = RspWr ? RspErr | BErr : RErr;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109259     	assign GenLcl_Rsp_Status = u_6b1e ? 2'b01 : 2'b00;
           	                                  <font color = "red">-1-</font>  
           	                                  <font color = "red">==></font>  
           	                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109395     	assign AxAddr = FirstCmd ? GenLcl_Req_Addr [31:2] : NextAddr;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109398     	assign AxProt = FirstCmd ? Req1Prot : u_45b0;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109124     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109125     			WordCnt <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
109126     		else if ( Req2Vld & Req2Rdy & ~ AxWr )
           		     <font color = "green">-2-</font>  
109127     			WordCnt <= #1.0 ( ( RdCont ? WordCnt : FiWord ) - 6'b000001 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109141     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109142     			WDone <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
109143     		else if ( Req2Vld & AxWr )
           		     <font color = "green">-2-</font>  
109144     			WDone <= #1.0 ( ~ AxRdy & ~ AxDone & ( WRdy | WDone ) );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109171     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109172     			u_341e <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
109173     		else if ( FirstEn )
           		     <font color = "green">-2-</font>  
109174     			u_341e <= #1.0 ( NWord1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109227     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109228     			RspCnt <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
109229     		else if ( FoVld & FoRdy | RspNext )
           		     <font color = "green">-2-</font>  
109230     			RspCnt <= #1.0 ( FoRdy ? FoData : RspCnt - 6'b000001 );
           			                       <font color = "green">-3-</font>  
           			                       <font color = "green">==></font>  
           			                       <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109310     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109311     			AxDone <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
109312     		else if ( Req2Vld & AxWr )
           		     <font color = "green">-2-</font>  
109313     			AxDone <= #1.0 ( ~ WRdy & ~ WDone & ( AxRdy | AxDone ) );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109327     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109328     			RspWr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
109329     		else if ( FiVld )
           		     <font color = "green">-2-</font>  
109330     			RspWr <= #1.0 ( FiWr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109332     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109333     			TrCnt <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
109334     		else if ( FiVld | RspDone )
           		     <font color = "green">-2-</font>  
109335     			TrCnt <= #1.0 ( ( TrCnt + FiVld ) - RspDone );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109337     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109338     			u_615e <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
109339     		else if ( FirstEn )
           		     <font color = "green">-2-</font>  
109340     			u_615e <= #1.0 ( FiWr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109404     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109405     			u_b986 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
109406     		else if ( FirstEn )
           		     <font color = "green">-2-</font>  
109407     			u_b986 <= #1.0 ( IsIncr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109409     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109410     			NextAddr <= #1.0 ( 30'b0 );
           <font color = "green">			==></font>
109411     		else if ( Req2Vld & Req2Rdy )
           		     <font color = "green">-2-</font>  
109412     			NextAddr <= #1.0 ( AxAddr & ~ WrapMask | AxAddr + 30'b000000000000000000000000000001 & WrapMask );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109414     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109415     			Req1First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
109416     		else if ( GenLcl_Req_Vld & GenLcl_Req_Rdy )
           		     <font color = "green">-2-</font>  
109417     			Req1First <= #1.0 ( GenLcl_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109419     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109420     			u_45b0 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
109421     		else if ( FirstEn )
           		     <font color = "green">-2-</font>  
109422     			u_45b0 <= #1.0 ( Req1Prot );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_12834'>
<a name="inst_tag_12834_Line"></a>
<b>Line Coverage for Instance : <a href="mod191.html#inst_tag_12834" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axil_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>48</td><td>48</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109124</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109141</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109171</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109227</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109310</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109327</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109332</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109337</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109404</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109409</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109414</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109419</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>109499</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>109513</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>109527</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
109123                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109124     1/1          		if ( ! Sys_Clk_RstN )
109125     1/1          			WordCnt &lt;= #1.0 ( 6'b0 );
109126     1/1          		else if ( Req2Vld &amp; Req2Rdy &amp; ~ AxWr )
109127     1/1          			WordCnt &lt;= #1.0 ( ( RdCont ? WordCnt : FiWord ) - 6'b000001 );
                        MISSING_ELSE
109128                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
109129                  		.Clk( Sys_Clk )
109130                  	,	.Clk_ClkS( Sys_Clk_ClkS )
109131                  	,	.Clk_En( Sys_Clk_En )
109132                  	,	.Clk_EnS( Sys_Clk_EnS )
109133                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
109134                  	,	.Clk_RstN( Sys_Clk_RstN )
109135                  	,	.Clk_Tm( Sys_Clk_Tm )
109136                  	,	.O( RdCont )
109137                  	,	.Reset( Req2Rdy &amp; WordCnt == 6'b0 )
109138                  	,	.Set( FirstEn &amp; ~ FiWr &amp; ( | FiWord ) )
109139                  	);
109140                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109141     1/1          		if ( ! Sys_Clk_RstN )
109142     1/1          			WDone &lt;= #1.0 ( 1'b0 );
109143     1/1          		else if ( Req2Vld &amp; AxWr )
109144     1/1          			WDone &lt;= #1.0 ( ~ AxRdy &amp; ~ AxDone &amp; ( WRdy | WDone ) );
                        MISSING_ELSE
109145                  	rsnoc_z_H_R_U_P_N_3645e9c8_A03240 Wb(
109146                  		.Rx_Be( WBe )
109147                  	,	.Rx_Data( WData )
109148                  	,	.RxRdy( WRdy )
109149                  	,	.RxVld( WVld )
109150                  	,	.Sys_Clk( Sys_Clk )
109151                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
109152                  	,	.Sys_Clk_En( Sys_Clk_En )
109153                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
109154                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
109155                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
109156                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
109157                  	,	.Sys_Pwr_Idle( )
109158                  	,	.Sys_Pwr_WakeUp( )
109159                  	,	.Tx_Be( W1Be )
109160                  	,	.Tx_Data( W1Data )
109161                  	,	.TxRdy( W1Rdy )
109162                  	,	.TxVld( W1Vld )
109163                  	);
109164                  	assign FiWr = GenLcl_Req_Opc == 3'b100;
109165                  	assign FiVld = GenLcl_Req_Vld &amp; GenLcl_Req_Rdy &amp; Req1First;
109166                  	assign u_5cdd = { 1'b0 , GenLcl_Req_Len1 } + { 6'b0 , GenLcl_Req_Addr [1:0] };
109167                  	assign NWord1 = u_5cdd [7:2];
109168                  	assign FiWord = FirstCmd ? NWord1 : u_341e;
109169                  	assign FoRdy = ~ RspActive | RspDone;
109170                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109171     1/1          		if ( ! Sys_Clk_RstN )
109172     1/1          			u_341e &lt;= #1.0 ( 6'b0 );
109173     1/1          		else if ( FirstEn )
109174     1/1          			u_341e &lt;= #1.0 ( NWord1 );
                        MISSING_ELSE
109175                  	rsnoc_z_H_R_U_F_U_8d7dfeef_A6 Cf(
109176                  		.Count( )
109177                  	,	.Rx_Data( FiWord )
109178                  	,	.RxRdy( FiRdy )
109179                  	,	.RxVld( FiVld )
109180                  	,	.Sys_Clk( Sys_Clk )
109181                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
109182                  	,	.Sys_Clk_En( Sys_Clk_En )
109183                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
109184                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
109185                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
109186                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
109187                  	,	.Sys_Pwr_Idle( )
109188                  	,	.Sys_Pwr_WakeUp( )
109189                  	,	.Tx_Data( FoData )
109190                  	,	.TxRdy( FoRdy )
109191                  	,	.TxVld( FoVld )
109192                  	);
109193                  	assign AxiLcl_0_R_Valid = Axi_0_r_valid;
109194                  	assign AxiLcl_0_R_Data = Axi_0_r_data;
109195                  	assign R0Data = { 32 { AxiLcl_0_R_Valid }  } &amp; AxiLcl_0_R_Data;
109196                  	assign AxiLcl_0_R_Resp = Axi_0_r_resp;
109197                  	assign R0Err = AxiLcl_0_R_Valid &amp; ( AxiLcl_0_R_Resp == 2'b10 | AxiLcl_0_R_Resp == 2'b11 );
109198                  	assign R0Vld = AxiLcl_0_R_Valid;
109199                  	assign RRdy = RspActive &amp; ~ RspWr &amp; GenLcl_Rsp_Rdy;
109200                  	rsnoc_z_H_R_U_P_B_ae4ebd20_A1320 Rp(
109201                  		.Rx_Data( R0Data )
109202                  	,	.Rx_Err( R0Err )
109203                  	,	.RxRdy( R0Rdy )
109204                  	,	.RxVld( R0Vld )
109205                  	,	.Sys_Clk( Sys_Clk )
109206                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
109207                  	,	.Sys_Clk_En( Sys_Clk_En )
109208                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
109209                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
109210                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
109211                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
109212                  	,	.Sys_Pwr_Idle( )
109213                  	,	.Sys_Pwr_WakeUp( )
109214                  	,	.Tx_Data( RData )
109215                  	,	.Tx_Err( RErr )
109216                  	,	.TxRdy( RRdy )
109217                  	,	.TxVld( RVld )
109218                  	);
109219                  	assign AxiLcl_0_B_Valid = Axi_0_b_valid;
109220                  	assign AxiLcl_0_B_Resp = Axi_0_b_resp;
109221                  	assign B0Err = AxiLcl_0_B_Valid &amp; ( AxiLcl_0_B_Resp == 2'b10 | AxiLcl_0_B_Resp == 2'b11 );
109222                  	assign B0Vld = AxiLcl_0_B_Valid;
109223                  	assign RspNext = BVld &amp; BRdy | RVld &amp; RRdy;
109224                  	assign GenLcl_Rsp_Last = RspCnt == 6'b0;
109225                  	assign BRdy = RspActive &amp; RspWr &amp; ( ~ GenLcl_Rsp_Last | GenLcl_Rsp_Rdy );
109226                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109227     1/1          		if ( ! Sys_Clk_RstN )
109228     1/1          			RspCnt &lt;= #1.0 ( 6'b0 );
109229     1/1          		else if ( FoVld &amp; FoRdy | RspNext )
109230     1/1          			RspCnt &lt;= #1.0 ( FoRdy ? FoData : RspCnt - 6'b000001 );
                        MISSING_ELSE
109231                  	rsnoc_z_H_R_U_P_B_bf1d5a78_A1 Bp(
109232                  		.Rx_Err( B0Err )
109233                  	,	.RxRdy( B0Rdy )
109234                  	,	.RxVld( B0Vld )
109235                  	,	.Sys_Clk( Sys_Clk )
109236                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
109237                  	,	.Sys_Clk_En( Sys_Clk_En )
109238                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
109239                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
109240                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
109241                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
109242                  	,	.Sys_Pwr_Idle( )
109243                  	,	.Sys_Pwr_WakeUp( )
109244                  	,	.Tx_Err( BErr )
109245                  	,	.TxRdy( BRdy )
109246                  	,	.TxVld( BVld )
109247                  	);
109248                  	assign GenLcl_Rsp_Vld = RspActive &amp; ( RspWr ? BVld &amp; GenLcl_Rsp_Last : RVld );
109249                  	assign RspDone = GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy &amp; GenLcl_Rsp_Last;
109250                  	assign DirOk = RspWr == FiWr;
109251                  	assign ReqStall = Req1First &amp; ( TrCnt == 1'b1 | ~ ( TrCnt == 1'b0 ) &amp; ( ~ DirOk ) );
109252                  	assign Req1Vld = GenLcl_Req_Vld &amp; ~ ReqStall;
109253                  	assign FirstEn = Req1First &amp; Req1Vld &amp; Req1Rdy;
109254                  	assign AxWr = FirstCmd ? FiWr : u_615e;
109255                  	assign Req2Rdy = AxWr ? ( AxRdy | AxDone ) &amp; ( WRdy | WDone ) : AxRdy;
109256                  	assign Req1Rdy = Req2Rdy &amp; ~ RdCont;
109257                  	assign GenLcl_Req_Rdy = Req1Rdy &amp; ~ ReqStall;
109258                  	assign u_6b1e = RspWr ? RspErr | BErr : RErr;
109259                  	assign GenLcl_Rsp_Status = u_6b1e ? 2'b01 : 2'b00;
109260                  	rsnoc_z_H_R_G_U_Q_U_201b9eee9c uu201b9eee9c(
109261                  		.GenLcl_Req_Addr( u_Req_Addr )
109262                  	,	.GenLcl_Req_Be( u_Req_Be )
109263                  	,	.GenLcl_Req_BurstType( u_Req_BurstType )
109264                  	,	.GenLcl_Req_Data( u_Req_Data )
109265                  	,	.GenLcl_Req_Last( u_Req_Last )
109266                  	,	.GenLcl_Req_Len1( u_Req_Len1 )
109267                  	,	.GenLcl_Req_Lock( u_Req_Lock )
109268                  	,	.GenLcl_Req_Opc( u_Req_Opc )
109269                  	,	.GenLcl_Req_Rdy( u_Req_Rdy )
109270                  	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
109271                  	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
109272                  	,	.GenLcl_Req_User( u_Req_User )
109273                  	,	.GenLcl_Req_Vld( u_Req_Vld )
109274                  	,	.GenLcl_Rsp_Data( u_Rsp_Data )
109275                  	,	.GenLcl_Rsp_Last( u_Rsp_Last )
109276                  	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
109277                  	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
109278                  	,	.GenLcl_Rsp_Status( u_Rsp_Status )
109279                  	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
109280                  	,	.GenPrt_Req_Addr( Gen_Req_Addr )
109281                  	,	.GenPrt_Req_Be( Gen_Req_Be )
109282                  	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
109283                  	,	.GenPrt_Req_Data( Gen_Req_Data )
109284                  	,	.GenPrt_Req_Last( Gen_Req_Last )
109285                  	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
109286                  	,	.GenPrt_Req_Lock( Gen_Req_Lock )
109287                  	,	.GenPrt_Req_Opc( Gen_Req_Opc )
109288                  	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
109289                  	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
109290                  	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
109291                  	,	.GenPrt_Req_User( Gen_Req_User )
109292                  	,	.GenPrt_Req_Vld( Gen_Req_Vld )
109293                  	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
109294                  	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
109295                  	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
109296                  	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
109297                  	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
109298                  	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
109299                  	,	.Sys_Clk( Sys_Clk )
109300                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
109301                  	,	.Sys_Clk_En( Sys_Clk_En )
109302                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
109303                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
109304                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
109305                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
109306                  	,	.Sys_Pwr_Idle( u_35_Idle )
109307                  	,	.Sys_Pwr_WakeUp( u_35_WakeUp )
109308                  	);
109309                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109310     1/1          		if ( ! Sys_Clk_RstN )
109311     1/1          			AxDone &lt;= #1.0 ( 1'b0 );
109312     1/1          		else if ( Req2Vld &amp; AxWr )
109313     1/1          			AxDone &lt;= #1.0 ( ~ WRdy &amp; ~ WDone &amp; ( AxRdy | AxDone ) );
                        MISSING_ELSE
109314                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg245(
109315                  		.Clk( Sys_Clk )
109316                  	,	.Clk_ClkS( Sys_Clk_ClkS )
109317                  	,	.Clk_En( Sys_Clk_En )
109318                  	,	.Clk_EnS( Sys_Clk_EnS )
109319                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
109320                  	,	.Clk_RstN( Sys_Clk_RstN )
109321                  	,	.Clk_Tm( Sys_Clk_Tm )
109322                  	,	.O( RspActive )
109323                  	,	.Reset( RspDone )
109324                  	,	.Set( FoVld &amp; FoRdy )
109325                  	);
109326                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109327     1/1          		if ( ! Sys_Clk_RstN )
109328     1/1          			RspWr &lt;= #1.0 ( 1'b0 );
109329     1/1          		else if ( FiVld )
109330     1/1          			RspWr &lt;= #1.0 ( FiWr );
                        MISSING_ELSE
109331                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109332     1/1          		if ( ! Sys_Clk_RstN )
109333     1/1          			TrCnt &lt;= #1.0 ( 1'b0 );
109334     1/1          		else if ( FiVld | RspDone )
109335     1/1          			TrCnt &lt;= #1.0 ( ( TrCnt + FiVld ) - RspDone );
                        MISSING_ELSE
109336                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109337     1/1          		if ( ! Sys_Clk_RstN )
109338     1/1          			u_615e &lt;= #1.0 ( 1'b0 );
109339     1/1          		else if ( FirstEn )
109340     1/1          			u_615e &lt;= #1.0 ( FiWr );
                        MISSING_ELSE
109341                  	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( RData ) , .O( GenLcl_Rsp_Data ) );
109342                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
109343                  		.Clk( Sys_Clk )
109344                  	,	.Clk_ClkS( Sys_Clk_ClkS )
109345                  	,	.Clk_En( Sys_Clk_En )
109346                  	,	.Clk_EnS( Sys_Clk_EnS )
109347                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
109348                  	,	.Clk_RstN( Sys_Clk_RstN )
109349                  	,	.Clk_Tm( Sys_Clk_Tm )
109350                  	,	.O( RspErr )
109351                  	,	.Reset( FoVld &amp; FoRdy )
109352                  	,	.Set( BVld &amp; BRdy &amp; BErr )
109353                  	);
109354                  	rsnoc_z_H_R_G_U_P_U_246b8ec1 uu246b8ec1(
109355                  		.GenLcl_Req_Addr( GenLcl_Req_Addr )
109356                  	,	.GenLcl_Req_Be( GenLcl_Req_Be )
109357                  	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
109358                  	,	.GenLcl_Req_Data( GenLcl_Req_Data )
109359                  	,	.GenLcl_Req_Last( GenLcl_Req_Last )
109360                  	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
109361                  	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
109362                  	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
109363                  	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
109364                  	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
109365                  	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
109366                  	,	.GenLcl_Req_User( GenLcl_Req_User )
109367                  	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
109368                  	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
109369                  	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
109370                  	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
109371                  	,	.GenLcl_Rsp_SeqUnOrdered( 1'b0 )
109372                  	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
109373                  	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
109374                  	,	.GenPrt_Req_Addr( u_Req_Addr )
109375                  	,	.GenPrt_Req_Be( u_Req_Be )
109376                  	,	.GenPrt_Req_BurstType( u_Req_BurstType )
109377                  	,	.GenPrt_Req_Data( u_Req_Data )
109378                  	,	.GenPrt_Req_Last( u_Req_Last )
109379                  	,	.GenPrt_Req_Len1( u_Req_Len1 )
109380                  	,	.GenPrt_Req_Lock( u_Req_Lock )
109381                  	,	.GenPrt_Req_Opc( u_Req_Opc )
109382                  	,	.GenPrt_Req_Rdy( u_Req_Rdy )
109383                  	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
109384                  	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
109385                  	,	.GenPrt_Req_User( u_Req_User )
109386                  	,	.GenPrt_Req_Vld( u_Req_Vld )
109387                  	,	.GenPrt_Rsp_Data( u_Rsp_Data )
109388                  	,	.GenPrt_Rsp_Last( u_Rsp_Last )
109389                  	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
109390                  	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
109391                  	,	.GenPrt_Rsp_Status( u_Rsp_Status )
109392                  	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
109393                  	);
109394                  	assign FirstCmd = Req1First &amp; ~ RdCont;
109395                  	assign AxAddr = FirstCmd ? GenLcl_Req_Addr [31:2] : NextAddr;
109396                  	assign AxAddrB = AxAddr;
109397                  	assign Req1Prot = { GenLcl_Req_User [6] , GenLcl_Req_User [5] , GenLcl_Req_User [4] };
109398                  	assign AxProt = FirstCmd ? Req1Prot : u_45b0;
109399                  	assign AxProtB = AxProt;
109400                  	assign AxCtl = { AxAddrB , AxProtB };
109401                  	assign AxDecode = ( { 1 { AxWr }  } ) + { 1'b0 };
109402                  	assign AxVld = Req2Vld &amp; ( ~ AxDone | ~ AxWr );
109403                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109404     1/1          		if ( ! Sys_Clk_RstN )
109405     1/1          			u_b986 &lt;= #1.0 ( 1'b0 );
109406     1/1          		else if ( FirstEn )
109407     1/1          			u_b986 &lt;= #1.0 ( IsIncr );
                        MISSING_ELSE
109408                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109409     1/1          		if ( ! Sys_Clk_RstN )
109410     1/1          			NextAddr &lt;= #1.0 ( 30'b0 );
109411     1/1          		else if ( Req2Vld &amp; Req2Rdy )
109412     1/1          			NextAddr &lt;= #1.0 ( AxAddr &amp; ~ WrapMask | AxAddr + 30'b000000000000000000000000000001 &amp; WrapMask );
                        MISSING_ELSE
109413                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109414     1/1          		if ( ! Sys_Clk_RstN )
109415     1/1          			Req1First &lt;= #1.0 ( 1'b1 );
109416     1/1          		else if ( GenLcl_Req_Vld &amp; GenLcl_Req_Rdy )
109417     1/1          			Req1First &lt;= #1.0 ( GenLcl_Req_Last );
                        MISSING_ELSE
109418                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109419     1/1          		if ( ! Sys_Clk_RstN )
109420     1/1          			u_45b0 &lt;= #1.0 ( 3'b0 );
109421     1/1          		else if ( FirstEn )
109422     1/1          			u_45b0 &lt;= #1.0 ( Req1Prot );
                        MISSING_ELSE
109423                  	rsnoc_z_H_R_U_P_N_0eaa6265_A331 Ab(
109424                  		.Rx_Ctl( AxCtl )
109425                  	,	.Rx_Decode( AxDecode )
109426                  	,	.RxRdy( AxRdy )
109427                  	,	.RxVld( AxVld )
109428                  	,	.Sys_Clk( Sys_Clk )
109429                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
109430                  	,	.Sys_Clk_En( Sys_Clk_En )
109431                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
109432                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
109433                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
109434                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
109435                  	,	.Sys_Pwr_Idle( )
109436                  	,	.Sys_Pwr_WakeUp( )
109437                  	,	.Tx_Ctl( Ax1Ctl )
109438                  	,	.Tx_Decode( Ax1Decode )
109439                  	,	.TxRdy( Ax1Rdy )
109440                  	,	.TxVld( Ax1Vld )
109441                  	);
109442                  	assign Ax1Valid = { 2 { Ax1Vld }  } &amp; u_4c36;
109443                  	assign AxiLcl_0_Ar_Valid = Ax2Valid [0];
109444                  	assign AxiLcl_0_Ar_Ready = Axi_0_ar_ready;
109445                  	assign Ax2RdRdy = AxiLcl_0_Ar_Valid &amp; AxiLcl_0_Ar_Ready;
109446                  	assign AxiLcl_0_Aw_Valid = Ax2Valid [1];
109447                  	assign AxiLcl_0_Aw_Ready = Axi_0_aw_ready;
109448                  	assign Ax2WrRdy = AxiLcl_0_Aw_Valid &amp; AxiLcl_0_Aw_Ready;
109449                  	assign Ax2Rdy = Ax2RdRdy | Ax2WrRdy;
109450                  	rsnoc_z_T_C_S_C_L_R_D_z_F1t2 ud( .I( Ax1Decode ) , .O( u_4c36 ) );
109451                  	rsnoc_z_H_R_U_P_F_e9f49272_A332 Af(
109452                  		.Rx_Ctl( Ax1Ctl )
109453                  	,	.Rx_Valid( Ax1Valid )
109454                  	,	.RxRdy( Ax1Rdy )
109455                  	,	.RxVld( Ax1Vld )
109456                  	,	.Sys_Clk( Sys_Clk )
109457                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
109458                  	,	.Sys_Clk_En( Sys_Clk_En )
109459                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
109460                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
109461                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
109462                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
109463                  	,	.Sys_Pwr_Idle( )
109464                  	,	.Sys_Pwr_WakeUp( )
109465                  	,	.Tx_Ctl( Ax2Ctl )
109466                  	,	.Tx_Valid( Ax2Valid )
109467                  	,	.TxRdy( Ax2Rdy )
109468                  	,	.TxVld( Ax2Vld )
109469                  	);
109470                  	assign Ax2Addr1 = Ax2Ctl [32:3];
109471                  	assign Ax2Addr = { Ax2Addr1 , 2'b00 };
109472                  	assign AxiLcl_0_Ar_Addr = Ax2Addr;
109473                  	assign Axi_0_ar_addr = AxiLcl_0_Ar_Addr;
109474                  	assign Ax2Prot = Ax2Ctl [2:0];
109475                  	assign AxiLcl_0_Ar_Prot = Ax2Prot;
109476                  	assign Axi_0_ar_prot = AxiLcl_0_Ar_Prot;
109477                  	assign Axi_0_ar_valid = AxiLcl_0_Ar_Valid;
109478                  	assign AxiLcl_0_Aw_Addr = Ax2Addr;
109479                  	assign Axi_0_aw_addr = AxiLcl_0_Aw_Addr;
109480                  	assign AxiLcl_0_Aw_Prot = Ax2Prot;
109481                  	assign Axi_0_aw_prot = AxiLcl_0_Aw_Prot;
109482                  	assign Axi_0_aw_valid = AxiLcl_0_Aw_Valid;
109483                  	assign AxiLcl_0_B_Ready = B0Rdy;
109484                  	assign Axi_0_b_ready = AxiLcl_0_B_Ready;
109485                  	assign AxiLcl_0_R_Ready = R0Rdy;
109486                  	assign Axi_0_r_ready = AxiLcl_0_R_Ready;
109487                  	assign AxiLcl_0_W_Data = W2Data;
109488                  	assign Axi_0_w_data = AxiLcl_0_W_Data;
109489                  	assign AxiLcl_0_W_Strb = W2Be;
109490                  	assign Axi_0_w_strb = AxiLcl_0_W_Strb;
109491                  	assign Axi_0_w_valid = AxiLcl_0_W_Valid;
109492                  	assign NiuEmpty = 1'b1;
109493                  	assign Sys_Pwr_Idle = TrCnt == 1'b0;
109494                  	assign Sys_Pwr_WakeUp = GenLcl_Req_Vld;
109495                  	assign WakeUp_Gen = GenLcl_Req_Vld;
109496                  	// synopsys translate_off
109497                  	// synthesis translate_off
109498                  	always @( posedge Sys_Clk )
109499     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
109500     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( TrCnt == 1'b1 &amp; FiVld &amp; ~ RspDone ) !== 1'b0 ) begin
109501     <font color = "grey">unreachable  </font>				dontStop = 0;
109502     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
109503     <font color = "grey">unreachable  </font>				if (!dontStop) begin
109504     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter TrCnt overflow.&quot; );
109505     <font color = "grey">unreachable  </font>					$stop;
109506                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
109507                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
109508                  	// synthesis translate_on
109509                  	// synopsys translate_on
109510                  	// synopsys translate_off
109511                  	// synthesis translate_off
109512                  	always @( posedge Sys_Clk )
109513     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
109514     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( TrCnt == 1'b0 &amp; ~ FiVld &amp; RspDone ) !== 1'b0 ) begin
109515     <font color = "grey">unreachable  </font>				dontStop = 0;
109516     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
109517     <font color = "grey">unreachable  </font>				if (!dontStop) begin
109518     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter TrCnt underflow.&quot; );
109519     <font color = "grey">unreachable  </font>					$stop;
109520                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
109521                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
109522                  	// synthesis translate_on
109523                  	// synopsys translate_on
109524                  	// synopsys translate_off
109525                  	// synthesis translate_off
109526                  	always @( posedge Sys_Clk )
109527     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
109528     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( FiVld &amp; ~ FiRdy ) !== 1'b0 ) begin
109529     <font color = "grey">unreachable  </font>				dontStop = 0;
109530     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
109531     <font color = "grey">unreachable  </font>				if (!dontStop) begin
109532     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Ctl FIFO overflow&quot; );
109533     <font color = "grey">unreachable  </font>					$stop;
109534                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
109535                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_12834_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod191.html#inst_tag_12834" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axil_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>16</td><td>16</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>16</td><td>16</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109168
 EXPRESSION (FirstCmd ? NWord1 : u_341e)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109230
 EXPRESSION (FoRdy ? FoData : ((RspCnt - 6'b1)))
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109254
 EXPRESSION (FirstCmd ? FiWr : u_615e)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109255
 EXPRESSION (AxWr ? (((AxRdy | AxDone) &amp; (WRdy | WDone))) : AxRdy)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109258
 EXPRESSION (RspWr ? ((RspErr | BErr)) : RErr)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109259
 EXPRESSION (u_6b1e ? 2'b1 : 2'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109395
 EXPRESSION (FirstCmd ? GenLcl_Req_Addr[31:2] : NextAddr)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109398
 EXPRESSION (FirstCmd ? Req1Prot : u_45b0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_12834_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod191.html#inst_tag_12834" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axil_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">49</td>
<td class="rt">31</td>
<td class="rt">63.27 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">588</td>
<td class="rt">430</td>
<td class="rt">73.13 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">294</td>
<td class="rt">215</td>
<td class="rt">73.13 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">294</td>
<td class="rt">215</td>
<td class="rt">73.13 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">49</td>
<td class="rt">31</td>
<td class="rt">63.27 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">588</td>
<td class="rt">430</td>
<td class="rt">73.13 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">294</td>
<td class="rt">215</td>
<td class="rt">73.13 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">294</td>
<td class="rt">215</td>
<td class="rt">73.13 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_0_ar_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_addr[12:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_addr[31:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_addr[12:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_addr[31:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_b_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_b_resp[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_b_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_r_resp[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_resp[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_w_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_w_strb[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[12:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_12834_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod191.html#inst_tag_12834" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axil_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">51</td>
<td class="rt">51</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">109168</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">109254</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">109255</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">109258</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">109259</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">109395</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">109398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109124</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109141</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109171</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109227</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109310</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109327</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109332</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109337</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109404</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109409</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109414</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109419</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109168     	assign FiWord = FirstCmd ? NWord1 : u_341e;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109254     	assign AxWr = FirstCmd ? FiWr : u_615e;
           	                       <font color = "green">-1-</font>  
           	                       <font color = "green">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109255     	assign Req2Rdy = AxWr ? ( AxRdy | AxDone ) & ( WRdy | WDone ) : AxRdy;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109258     	assign u_6b1e = RspWr ? RspErr | BErr : RErr;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109259     	assign GenLcl_Rsp_Status = u_6b1e ? 2'b01 : 2'b00;
           	                                  <font color = "green">-1-</font>  
           	                                  <font color = "green">==></font>  
           	                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109395     	assign AxAddr = FirstCmd ? GenLcl_Req_Addr [31:2] : NextAddr;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109398     	assign AxProt = FirstCmd ? Req1Prot : u_45b0;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109124     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109125     			WordCnt <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
109126     		else if ( Req2Vld & Req2Rdy & ~ AxWr )
           		     <font color = "green">-2-</font>  
109127     			WordCnt <= #1.0 ( ( RdCont ? WordCnt : FiWord ) - 6'b000001 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109141     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109142     			WDone <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
109143     		else if ( Req2Vld & AxWr )
           		     <font color = "green">-2-</font>  
109144     			WDone <= #1.0 ( ~ AxRdy & ~ AxDone & ( WRdy | WDone ) );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109171     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109172     			u_341e <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
109173     		else if ( FirstEn )
           		     <font color = "green">-2-</font>  
109174     			u_341e <= #1.0 ( NWord1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109227     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109228     			RspCnt <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
109229     		else if ( FoVld & FoRdy | RspNext )
           		     <font color = "green">-2-</font>  
109230     			RspCnt <= #1.0 ( FoRdy ? FoData : RspCnt - 6'b000001 );
           			                       <font color = "green">-3-</font>  
           			                       <font color = "green">==></font>  
           			                       <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109310     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109311     			AxDone <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
109312     		else if ( Req2Vld & AxWr )
           		     <font color = "green">-2-</font>  
109313     			AxDone <= #1.0 ( ~ WRdy & ~ WDone & ( AxRdy | AxDone ) );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109327     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109328     			RspWr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
109329     		else if ( FiVld )
           		     <font color = "green">-2-</font>  
109330     			RspWr <= #1.0 ( FiWr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109332     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109333     			TrCnt <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
109334     		else if ( FiVld | RspDone )
           		     <font color = "green">-2-</font>  
109335     			TrCnt <= #1.0 ( ( TrCnt + FiVld ) - RspDone );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109337     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109338     			u_615e <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
109339     		else if ( FirstEn )
           		     <font color = "green">-2-</font>  
109340     			u_615e <= #1.0 ( FiWr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109404     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109405     			u_b986 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
109406     		else if ( FirstEn )
           		     <font color = "green">-2-</font>  
109407     			u_b986 <= #1.0 ( IsIncr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109409     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109410     			NextAddr <= #1.0 ( 30'b0 );
           <font color = "green">			==></font>
109411     		else if ( Req2Vld & Req2Rdy )
           		     <font color = "green">-2-</font>  
109412     			NextAddr <= #1.0 ( AxAddr & ~ WrapMask | AxAddr + 30'b000000000000000000000000000001 & WrapMask );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109414     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109415     			Req1First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
109416     		else if ( GenLcl_Req_Vld & GenLcl_Req_Rdy )
           		     <font color = "green">-2-</font>  
109417     			Req1First <= #1.0 ( GenLcl_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109419     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109420     			u_45b0 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
109421     		else if ( FirstEn )
           		     <font color = "green">-2-</font>  
109422     			u_45b0 <= #1.0 ( Req1Prot );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_12833">
    <li>
      <a href="#inst_tag_12833_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_12833_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_12833_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_12833_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_12834">
    <li>
      <a href="#inst_tag_12834_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_12834_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_12834_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_12834_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_N_A_L_G2_U_U_1cfe77e9">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
