{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563111708084 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563111708099 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 14 06:41:47 2019 " "Processing started: Sun Jul 14 06:41:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563111708099 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111708099 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off openMSP430_fpga -c openMSP430_fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off openMSP430_fpga -c openMSP430_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111708099 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1563111708824 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1563111708826 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LED_CTRL led_ctrl omsp_de0_nano_soc_led_key_sw.v(89) " "Verilog HDL Declaration information at omsp_de0_nano_soc_led_key_sw.v(89): object \"LED_CTRL\" differs only in case from object \"led_ctrl\" in the same scope" {  } { { "../../../rtl/verilog/omsp_de0_nano_soc_led_key_sw.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/omsp_de0_nano_soc_led_key_sw.v" 89 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725818 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY_SW_VAL key_sw_val omsp_de0_nano_soc_led_key_sw.v(90) " "Verilog HDL Declaration information at omsp_de0_nano_soc_led_key_sw.v(90): object \"KEY_SW_VAL\" differs only in case from object \"key_sw_val\" in the same scope" {  } { { "../../../rtl/verilog/omsp_de0_nano_soc_led_key_sw.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/omsp_de0_nano_soc_led_key_sw.v" 90 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725818 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY_SW_IRQ_EN key_sw_irq_en omsp_de0_nano_soc_led_key_sw.v(91) " "Verilog HDL Declaration information at omsp_de0_nano_soc_led_key_sw.v(91): object \"KEY_SW_IRQ_EN\" differs only in case from object \"key_sw_irq_en\" in the same scope" {  } { { "../../../rtl/verilog/omsp_de0_nano_soc_led_key_sw.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/omsp_de0_nano_soc_led_key_sw.v" 91 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725819 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY_SW_IRQ_EDGE key_sw_irq_edge omsp_de0_nano_soc_led_key_sw.v(92) " "Verilog HDL Declaration information at omsp_de0_nano_soc_led_key_sw.v(92): object \"KEY_SW_IRQ_EDGE\" differs only in case from object \"key_sw_irq_edge\" in the same scope" {  } { { "../../../rtl/verilog/omsp_de0_nano_soc_led_key_sw.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/omsp_de0_nano_soc_led_key_sw.v" 92 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725819 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY_SW_IRQ_VAL key_sw_irq_val omsp_de0_nano_soc_led_key_sw.v(93) " "Verilog HDL Declaration information at omsp_de0_nano_soc_led_key_sw.v(93): object \"KEY_SW_IRQ_VAL\" differs only in case from object \"key_sw_irq_val\" in the same scope" {  } { { "../../../rtl/verilog/omsp_de0_nano_soc_led_key_sw.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/omsp_de0_nano_soc_led_key_sw.v" 93 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725819 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_frontend.v(282) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_frontend.v(282)" {  } { { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 282 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725828 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/openmsp430/omsp_frontend.v(282) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/openmsp430/omsp_frontend.v(282)" {  } { { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 282 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725828 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_frontend.v(284) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_frontend.v(284)" {  } { { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 284 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725828 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/openmsp430/omsp_frontend.v(284) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/openmsp430/omsp_frontend.v(284)" {  } { { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 284 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725828 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_frontend.v(919) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_frontend.v(919)" {  } { { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 919 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725829 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/openmsp430/omsp_frontend.v(919) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/openmsp430/omsp_frontend.v(919)" {  } { { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 919 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725829 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_frontend.v(921) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_frontend.v(921)" {  } { { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 921 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725829 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/openmsp430/omsp_frontend.v(921) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/openmsp430/omsp_frontend.v(921)" {  } { { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 921 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725829 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IE1 ie1 omsp_sfr.v(114) " "Verilog HDL Declaration information at omsp_sfr.v(114): object \"IE1\" differs only in case from object \"ie1\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_sfr.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_sfr.v" 114 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725839 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IFG1 ifg1 omsp_sfr.v(115) " "Verilog HDL Declaration information at omsp_sfr.v(115): object \"IFG1\" differs only in case from object \"ifg1\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_sfr.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_sfr.v" 115 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725839 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CPU_NR cpu_nr omsp_sfr.v(118) " "Verilog HDL Declaration information at omsp_sfr.v(118): object \"CPU_NR\" differs only in case from object \"cpu_nr\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_sfr.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_sfr.v" 118 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725839 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BCSCTL1 bcsctl1 omsp_clock_module.v(151) " "Verilog HDL Declaration information at omsp_clock_module.v(151): object \"BCSCTL1\" differs only in case from object \"bcsctl1\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 151 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725844 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BCSCTL2 bcsctl2 omsp_clock_module.v(152) " "Verilog HDL Declaration information at omsp_clock_module.v(152): object \"BCSCTL2\" differs only in case from object \"bcsctl2\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 152 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725844 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_dbg.v(275) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_dbg.v(275)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 275 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725846 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/openmsp430/omsp_dbg.v(275) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/openmsp430/omsp_dbg.v(275)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 275 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725846 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_dbg.v(277) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_dbg.v(277)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 277 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725846 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/openmsp430/omsp_dbg.v(277) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/openmsp430/omsp_dbg.v(277)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 277 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725846 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_dbg.v(753) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_dbg.v(753)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 753 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725847 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/openmsp430/omsp_dbg.v(753) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/openmsp430/omsp_dbg.v(753)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 753 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725847 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_dbg.v(755) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_dbg.v(755)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 755 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725847 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/openmsp430/omsp_dbg.v(755) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/openmsp430/omsp_dbg.v(755)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 755 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725847 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CPU_NR cpu_nr omsp_dbg.v(192) " "Verilog HDL Declaration information at omsp_dbg.v(192): object \"CPU_NR\" differs only in case from object \"cpu_nr\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 192 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725847 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CPU_CTL cpu_ctl omsp_dbg.v(162) " "Verilog HDL Declaration information at omsp_dbg.v(162): object \"CPU_CTL\" differs only in case from object \"cpu_ctl\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 162 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725847 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CPU_STAT cpu_stat omsp_dbg.v(163) " "Verilog HDL Declaration information at omsp_dbg.v(163): object \"CPU_STAT\" differs only in case from object \"cpu_stat\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 163 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725847 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_CTL mem_ctl omsp_dbg.v(164) " "Verilog HDL Declaration information at omsp_dbg.v(164): object \"MEM_CTL\" differs only in case from object \"mem_ctl\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 164 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725847 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_DATA mem_data omsp_dbg.v(166) " "Verilog HDL Declaration information at omsp_dbg.v(166): object \"MEM_DATA\" differs only in case from object \"mem_data\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 166 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725847 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_ADDR mem_addr omsp_dbg.v(165) " "Verilog HDL Declaration information at omsp_dbg.v(165): object \"MEM_ADDR\" differs only in case from object \"mem_addr\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 165 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725847 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_CNT mem_cnt omsp_dbg.v(167) " "Verilog HDL Declaration information at omsp_dbg.v(167): object \"MEM_CNT\" differs only in case from object \"mem_cnt\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 167 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725847 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BRK_CTL brk_ctl omsp_dbg_hwbrk.v(100) " "Verilog HDL Declaration information at omsp_dbg_hwbrk.v(100): object \"BRK_CTL\" differs only in case from object \"brk_ctl\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_hwbrk.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_hwbrk.v" 100 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BRK_STAT brk_stat omsp_dbg_hwbrk.v(101) " "Verilog HDL Declaration information at omsp_dbg_hwbrk.v(101): object \"BRK_STAT\" differs only in case from object \"brk_stat\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_hwbrk.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_hwbrk.v" 101 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BRK_ADDR0 brk_addr0 omsp_dbg_hwbrk.v(102) " "Verilog HDL Declaration information at omsp_dbg_hwbrk.v(102): object \"BRK_ADDR0\" differs only in case from object \"brk_addr0\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_hwbrk.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_hwbrk.v" 102 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BRK_ADDR1 brk_addr1 omsp_dbg_hwbrk.v(103) " "Verilog HDL Declaration information at omsp_dbg_hwbrk.v(103): object \"BRK_ADDR1\" differs only in case from object \"brk_addr1\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_hwbrk.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_hwbrk.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725849 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_dbg_uart.v(178) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_dbg_uart.v(178)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_uart.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_uart.v" 178 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725851 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/openmsp430/omsp_dbg_uart.v(178) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/openmsp430/omsp_dbg_uart.v(178)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_uart.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_uart.v" 178 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725851 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_dbg_uart.v(180) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_dbg_uart.v(180)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_uart.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_uart.v" 180 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725851 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/openmsp430/omsp_dbg_uart.v(180) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/openmsp430/omsp_dbg_uart.v(180)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_uart.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_uart.v" 180 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725851 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(267) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(267)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v" 267 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725853 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(267) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(267)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v" 267 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725853 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(269) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(269)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v" 269 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725853 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(269) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(269)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v" 269 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725853 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(388) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(388)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v" 388 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725853 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(388) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(388)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v" 388 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725853 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(390) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(390)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v" 390 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725853 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(390) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(390)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v" 390 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725853 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WDTCTL wdtctl omsp_watchdog.v(121) " "Verilog HDL Declaration information at omsp_watchdog.v(121): object \"WDTCTL\" differs only in case from object \"wdtctl\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_watchdog.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_watchdog.v" 121 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725856 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OP2 op2 omsp_multiplier.v(93) " "Verilog HDL Declaration information at omsp_multiplier.v(93): object \"OP2\" differs only in case from object \"op2\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_multiplier.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_multiplier.v" 93 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725858 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESLO reslo omsp_multiplier.v(94) " "Verilog HDL Declaration information at omsp_multiplier.v(94): object \"RESLO\" differs only in case from object \"reslo\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_multiplier.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_multiplier.v" 94 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725858 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESHI reshi omsp_multiplier.v(95) " "Verilog HDL Declaration information at omsp_multiplier.v(95): object \"RESHI\" differs only in case from object \"reshi\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_multiplier.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_multiplier.v" 95 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725858 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SUMEXT sumext omsp_multiplier.v(96) " "Verilog HDL Declaration information at omsp_multiplier.v(96): object \"SUMEXT\" differs only in case from object \"sumext\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_multiplier.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_multiplier.v" 96 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725858 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "won ../../../rtl/verilog/openmsp430/omsp_clock_mux.v(183) " "Unrecognized synthesis attribute \"won\" at ../../../rtl/verilog/openmsp430/omsp_clock_mux.v(183)" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_mux.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_mux.v" 183 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725865 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TACTL tactl omsp_timerA.v(127) " "Verilog HDL Declaration information at omsp_timerA.v(127): object \"TACTL\" differs only in case from object \"tactl\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/periph/omsp_timerA.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/periph/omsp_timerA.v" 127 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725868 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TAR tar omsp_timerA.v(128) " "Verilog HDL Declaration information at omsp_timerA.v(128): object \"TAR\" differs only in case from object \"tar\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/periph/omsp_timerA.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/periph/omsp_timerA.v" 128 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725868 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TACCTL0 tacctl0 omsp_timerA.v(129) " "Verilog HDL Declaration information at omsp_timerA.v(129): object \"TACCTL0\" differs only in case from object \"tacctl0\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/periph/omsp_timerA.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/periph/omsp_timerA.v" 129 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725868 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TACCR0 taccr0 omsp_timerA.v(130) " "Verilog HDL Declaration information at omsp_timerA.v(130): object \"TACCR0\" differs only in case from object \"taccr0\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/periph/omsp_timerA.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/periph/omsp_timerA.v" 130 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725868 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TACCTL1 tacctl1 omsp_timerA.v(131) " "Verilog HDL Declaration information at omsp_timerA.v(131): object \"TACCTL1\" differs only in case from object \"tacctl1\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/periph/omsp_timerA.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/periph/omsp_timerA.v" 131 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725868 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TACCR1 taccr1 omsp_timerA.v(132) " "Verilog HDL Declaration information at omsp_timerA.v(132): object \"TACCR1\" differs only in case from object \"taccr1\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/periph/omsp_timerA.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/periph/omsp_timerA.v" 132 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725868 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TACCTL2 tacctl2 omsp_timerA.v(133) " "Verilog HDL Declaration information at omsp_timerA.v(133): object \"TACCTL2\" differs only in case from object \"tacctl2\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/periph/omsp_timerA.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/periph/omsp_timerA.v" 133 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725868 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TACCR2 taccr2 omsp_timerA.v(134) " "Verilog HDL Declaration information at omsp_timerA.v(134): object \"TACCR2\" differs only in case from object \"taccr2\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/periph/omsp_timerA.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/periph/omsp_timerA.v" 134 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725868 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TAIV taiv omsp_timerA.v(135) " "Verilog HDL Declaration information at omsp_timerA.v(135): object \"TAIV\" differs only in case from object \"taiv\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/periph/omsp_timerA.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/periph/omsp_timerA.v" 135 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725868 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNTRL1 cntrl1 omsp_qwark_periph.v(124) " "Verilog HDL Declaration information at omsp_qwark_periph.v(124): object \"CNTRL1\" differs only in case from object \"cntrl1\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark_periph.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v" 124 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725872 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNTRL2 cntrl2 omsp_qwark_periph.v(125) " "Verilog HDL Declaration information at omsp_qwark_periph.v(125): object \"CNTRL2\" differs only in case from object \"cntrl2\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark_periph.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v" 125 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725872 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNTRL3 cntrl3 omsp_qwark_periph.v(126) " "Verilog HDL Declaration information at omsp_qwark_periph.v(126): object \"CNTRL3\" differs only in case from object \"cntrl3\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark_periph.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v" 126 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725872 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNTRL4 cntrl4 omsp_qwark_periph.v(127) " "Verilog HDL Declaration information at omsp_qwark_periph.v(127): object \"CNTRL4\" differs only in case from object \"cntrl4\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark_periph.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v" 127 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725872 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNTRL5 cntrl5 omsp_qwark_periph.v(128) " "Verilog HDL Declaration information at omsp_qwark_periph.v(128): object \"CNTRL5\" differs only in case from object \"cntrl5\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark_periph.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v" 128 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725872 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNTRL6 cntrl6 omsp_qwark_periph.v(129) " "Verilog HDL Declaration information at omsp_qwark_periph.v(129): object \"CNTRL6\" differs only in case from object \"cntrl6\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark_periph.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v" 129 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725872 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNTRL7 cntrl7 omsp_qwark_periph.v(130) " "Verilog HDL Declaration information at omsp_qwark_periph.v(130): object \"CNTRL7\" differs only in case from object \"cntrl7\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark_periph.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v" 130 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725872 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNTRL8 cntrl8 omsp_qwark_periph.v(131) " "Verilog HDL Declaration information at omsp_qwark_periph.v(131): object \"CNTRL8\" differs only in case from object \"cntrl8\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark_periph.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v" 131 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725872 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNTRL9 cntrl9 omsp_qwark_periph.v(132) " "Verilog HDL Declaration information at omsp_qwark_periph.v(132): object \"CNTRL9\" differs only in case from object \"cntrl9\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark_periph.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v" 132 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725872 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNTRL10 cntrl10 omsp_qwark_periph.v(133) " "Verilog HDL Declaration information at omsp_qwark_periph.v(133): object \"CNTRL10\" differs only in case from object \"cntrl10\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark_periph.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v" 133 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725872 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNTRL11 cntrl11 omsp_qwark_periph.v(134) " "Verilog HDL Declaration information at omsp_qwark_periph.v(134): object \"CNTRL11\" differs only in case from object \"cntrl11\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark_periph.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v" 134 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725872 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNTRL12 cntrl12 omsp_qwark_periph.v(135) " "Verilog HDL Declaration information at omsp_qwark_periph.v(135): object \"CNTRL12\" differs only in case from object \"cntrl12\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark_periph.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v" 135 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725872 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNTRL13 cntrl13 omsp_qwark_periph.v(136) " "Verilog HDL Declaration information at omsp_qwark_periph.v(136): object \"CNTRL13\" differs only in case from object \"cntrl13\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark_periph.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v" 136 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725872 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CTRL ctrl omsp_uart.v(93) " "Verilog HDL Declaration information at omsp_uart.v(93): object \"CTRL\" differs only in case from object \"ctrl\" in the same scope" {  } { { "../../../rtl/verilog/omsp_uart.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/omsp_uart.v" 93 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725875 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "STATUS status omsp_uart.v(94) " "Verilog HDL Declaration information at omsp_uart.v(94): object \"STATUS\" differs only in case from object \"status\" in the same scope" {  } { { "../../../rtl/verilog/omsp_uart.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/omsp_uart.v" 94 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725875 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BAUD_LO baud_lo omsp_uart.v(95) " "Verilog HDL Declaration information at omsp_uart.v(95): object \"BAUD_LO\" differs only in case from object \"baud_lo\" in the same scope" {  } { { "../../../rtl/verilog/omsp_uart.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/omsp_uart.v" 95 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725875 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BAUD_HI baud_hi omsp_uart.v(96) " "Verilog HDL Declaration information at omsp_uart.v(96): object \"BAUD_HI\" differs only in case from object \"baud_hi\" in the same scope" {  } { { "../../../rtl/verilog/omsp_uart.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/omsp_uart.v" 96 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725875 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA_TX data_tx omsp_uart.v(97) " "Verilog HDL Declaration information at omsp_uart.v(97): object \"DATA_TX\" differs only in case from object \"data_tx\" in the same scope" {  } { { "../../../rtl/verilog/omsp_uart.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/omsp_uart.v" 97 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725875 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA_RX data_rx omsp_uart.v(98) " "Verilog HDL Declaration information at omsp_uart.v(98): object \"DATA_RX\" differs only in case from object \"data_rx\" in the same scope" {  } { { "../../../rtl/verilog/omsp_uart.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/omsp_uart.v" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725875 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "GFX_CTRL gfx_ctrl ogfx_reg.v(206) " "Verilog HDL Declaration information at ogfx_reg.v(206): object \"GFX_CTRL\" differs only in case from object \"gfx_ctrl\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 206 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "GFX_STATUS gfx_status ogfx_reg.v(207) " "Verilog HDL Declaration information at ogfx_reg.v(207): object \"GFX_STATUS\" differs only in case from object \"gfx_status\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 207 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "GFX_IRQ gfx_irq ogfx_reg.v(208) " "Verilog HDL Declaration information at ogfx_reg.v(208): object \"GFX_IRQ\" differs only in case from object \"gfx_irq\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 208 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DISPLAY_SIZE_HI display_size_hi ogfx_reg.v(213) " "Verilog HDL Declaration information at ogfx_reg.v(213): object \"DISPLAY_SIZE_HI\" differs only in case from object \"display_size_hi\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 213 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DISPLAY_SIZE_LO display_size_lo ogfx_reg.v(212) " "Verilog HDL Declaration information at ogfx_reg.v(212): object \"DISPLAY_SIZE_LO\" differs only in case from object \"display_size_lo\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 212 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DISPLAY_CFG display_cfg ogfx_reg.v(214) " "Verilog HDL Declaration information at ogfx_reg.v(214): object \"DISPLAY_CFG\" differs only in case from object \"display_cfg\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 214 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DISPLAY_REFR_CNT display_refr_cnt ogfx_reg.v(215) " "Verilog HDL Declaration information at ogfx_reg.v(215): object \"DISPLAY_REFR_CNT\" differs only in case from object \"display_refr_cnt\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 215 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LT24_CFG lt24_cfg ogfx_reg.v(217) " "Verilog HDL Declaration information at ogfx_reg.v(217): object \"LT24_CFG\" differs only in case from object \"lt24_cfg\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 217 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LT24_REFRESH lt24_refresh ogfx_reg.v(218) " "Verilog HDL Declaration information at ogfx_reg.v(218): object \"LT24_REFRESH\" differs only in case from object \"lt24_refresh\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 218 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LT24_REFRESH_SYNC lt24_refresh_sync ogfx_reg.v(219) " "Verilog HDL Declaration information at ogfx_reg.v(219): object \"LT24_REFRESH_SYNC\" differs only in case from object \"lt24_refresh_sync\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 219 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LT24_CMD lt24_cmd ogfx_reg.v(220) " "Verilog HDL Declaration information at ogfx_reg.v(220): object \"LT24_CMD\" differs only in case from object \"lt24_cmd\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 220 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LT24_STATUS lt24_status ogfx_reg.v(223) " "Verilog HDL Declaration information at ogfx_reg.v(223): object \"LT24_STATUS\" differs only in case from object \"lt24_status\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 223 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LUT_RAM_ADDR lut_ram_addr ogfx_reg.v(226) " "Verilog HDL Declaration information at ogfx_reg.v(226): object \"LUT_RAM_ADDR\" differs only in case from object \"lut_ram_addr\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 226 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LUT_RAM_DATA lut_ram_data ogfx_reg.v(227) " "Verilog HDL Declaration information at ogfx_reg.v(227): object \"LUT_RAM_DATA\" differs only in case from object \"lut_ram_data\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 227 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FRAME_SELECT frame_select ogfx_reg.v(229) " "Verilog HDL Declaration information at ogfx_reg.v(229): object \"FRAME_SELECT\" differs only in case from object \"frame_select\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 229 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FRAME0_PTR_HI frame0_ptr_hi ogfx_reg.v(231) " "Verilog HDL Declaration information at ogfx_reg.v(231): object \"FRAME0_PTR_HI\" differs only in case from object \"frame0_ptr_hi\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 231 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FRAME0_PTR_LO frame0_ptr_lo ogfx_reg.v(230) " "Verilog HDL Declaration information at ogfx_reg.v(230): object \"FRAME0_PTR_LO\" differs only in case from object \"frame0_ptr_lo\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 230 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FRAME1_PTR_HI frame1_ptr_hi ogfx_reg.v(233) " "Verilog HDL Declaration information at ogfx_reg.v(233): object \"FRAME1_PTR_HI\" differs only in case from object \"frame1_ptr_hi\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 233 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FRAME1_PTR_LO frame1_ptr_lo ogfx_reg.v(232) " "Verilog HDL Declaration information at ogfx_reg.v(232): object \"FRAME1_PTR_LO\" differs only in case from object \"frame1_ptr_lo\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 232 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VID_RAM0_CFG vid_ram0_cfg ogfx_reg.v(239) " "Verilog HDL Declaration information at ogfx_reg.v(239): object \"VID_RAM0_CFG\" differs only in case from object \"vid_ram0_cfg\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 239 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VID_RAM0_WIDTH vid_ram0_width ogfx_reg.v(240) " "Verilog HDL Declaration information at ogfx_reg.v(240): object \"VID_RAM0_WIDTH\" differs only in case from object \"vid_ram0_width\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 240 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VID_RAM0_ADDR_HI vid_ram0_addr_hi ogfx_reg.v(242) " "Verilog HDL Declaration information at ogfx_reg.v(242): object \"VID_RAM0_ADDR_HI\" differs only in case from object \"vid_ram0_addr_hi\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 242 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VID_RAM0_ADDR_LO vid_ram0_addr_lo ogfx_reg.v(241) " "Verilog HDL Declaration information at ogfx_reg.v(241): object \"VID_RAM0_ADDR_LO\" differs only in case from object \"vid_ram0_addr_lo\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 241 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725890 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VID_RAM0_DATA vid_ram0_data ogfx_reg.v(243) " "Verilog HDL Declaration information at ogfx_reg.v(243): object \"VID_RAM0_DATA\" differs only in case from object \"vid_ram0_data\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 243 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725890 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VID_RAM1_CFG vid_ram1_cfg ogfx_reg.v(245) " "Verilog HDL Declaration information at ogfx_reg.v(245): object \"VID_RAM1_CFG\" differs only in case from object \"vid_ram1_cfg\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 245 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725891 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VID_RAM1_WIDTH vid_ram1_width ogfx_reg.v(246) " "Verilog HDL Declaration information at ogfx_reg.v(246): object \"VID_RAM1_WIDTH\" differs only in case from object \"vid_ram1_width\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 246 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725891 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VID_RAM1_ADDR_HI vid_ram1_addr_hi ogfx_reg.v(248) " "Verilog HDL Declaration information at ogfx_reg.v(248): object \"VID_RAM1_ADDR_HI\" differs only in case from object \"vid_ram1_addr_hi\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 248 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725891 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VID_RAM1_ADDR_LO vid_ram1_addr_lo ogfx_reg.v(247) " "Verilog HDL Declaration information at ogfx_reg.v(247): object \"VID_RAM1_ADDR_LO\" differs only in case from object \"vid_ram1_addr_lo\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 247 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725891 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VID_RAM1_DATA vid_ram1_data ogfx_reg.v(249) " "Verilog HDL Declaration information at ogfx_reg.v(249): object \"VID_RAM1_DATA\" differs only in case from object \"vid_ram1_data\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 249 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725891 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "GPU_STAT gpu_stat ogfx_reg.v(253) " "Verilog HDL Declaration information at ogfx_reg.v(253): object \"GPU_STAT\" differs only in case from object \"gpu_stat\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 253 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563111725891 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(284) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(284)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_if_lt24.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v" 284 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725896 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(284) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(284)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_if_lt24.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v" 284 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725896 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(286) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(286)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_if_lt24.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v" 286 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725896 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(286) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(286)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_if_lt24.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v" 286 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725897 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(401) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(401)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_if_lt24.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v" 401 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725897 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(401) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(401)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_if_lt24.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v" 401 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725897 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(403) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(403)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_if_lt24.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v" 403 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725897 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(403) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(403)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_if_lt24.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v" 403 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725897 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(244) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(244)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" 244 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725902 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(244) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(244)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" 244 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725902 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(246) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(246)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" 246 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725902 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(246) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(246)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" 246 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725902 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(292) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(292)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" 292 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725902 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(292) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(292)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" 292 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725902 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(294) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(294)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" 294 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725902 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(294) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(294)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" 294 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725902 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v(295) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v(295)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_reg.v" 295 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725906 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v(295) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v(295)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_reg.v" 295 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725906 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v(297) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v(297)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_reg.v" 297 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725906 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v(297) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v(297)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_reg.v" 297 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725906 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v(225) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v(225)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_dma.v" 225 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725908 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v(225) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v(225)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_dma.v" 225 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725908 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v(227) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v(227)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_dma.v" 227 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725908 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v(227) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v(227)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_dma.v" 227 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design_rtl.v 53 53 " "Found 53 design units, including 53 entities, in source file /home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design_rtl.v" { { "Info" "ISGN_ENTITY_NAME" "1 openMSP430_fpga " "Found entity 1: openMSP430_fpga" {  } { { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "2 omsp_de0_nano_soc_led_key_sw " "Found entity 2: omsp_de0_nano_soc_led_key_sw" {  } { { "../../../rtl/verilog/omsp_de0_nano_soc_led_key_sw.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/omsp_de0_nano_soc_led_key_sw.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_debouncer_10ms " "Found entity 3: sync_debouncer_10ms" {  } { { "../../../rtl/verilog/sync_debouncer_10ms.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/sync_debouncer_10ms.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "4 ram_16x75k " "Found entity 4: ram_16x75k" {  } { { "../../../rtl/verilog/mega/ram_16x75k.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/ram_16x75k.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "5 ram_16x512 " "Found entity 5: ram_16x512" {  } { { "../../../rtl/verilog/mega/ram_16x512.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/ram_16x512.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "6 ram_16x16k " "Found entity 6: ram_16x16k" {  } { { "../../../rtl/verilog/mega/ram_16x16k.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/ram_16x16k.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "7 ram_16x8k " "Found entity 7: ram_16x8k" {  } { { "../../../rtl/verilog/mega/ram_16x8k.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/ram_16x8k.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "8 io_buf_iobuf_bidir_loo " "Found entity 8: io_buf_iobuf_bidir_loo" {  } { { "../../../rtl/verilog/mega/io_buf.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/io_buf.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "9 io_buf " "Found entity 9: io_buf" {  } { { "../../../rtl/verilog/mega/io_buf.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/io_buf.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "10 in_buf_iobuf_in_v0i " "Found entity 10: in_buf_iobuf_in_v0i" {  } { { "../../../rtl/verilog/mega/in_buf.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/in_buf.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "11 in_buf " "Found entity 11: in_buf" {  } { { "../../../rtl/verilog/mega/in_buf.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/in_buf.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "12 pll " "Found entity 12: pll" {  } { { "../../../rtl/verilog/mega/pll.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "13 openMSP430 " "Found entity 13: openMSP430" {  } { { "../../../rtl/verilog/openmsp430/openMSP430.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/openMSP430.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "14 omsp_frontend " "Found entity 14: omsp_frontend" {  } { { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "15 omsp_execution_unit " "Found entity 15: omsp_execution_unit" {  } { { "../../../rtl/verilog/openmsp430/omsp_execution_unit.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_execution_unit.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "16 omsp_register_file " "Found entity 16: omsp_register_file" {  } { { "../../../rtl/verilog/openmsp430/omsp_register_file.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_register_file.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "17 omsp_alu " "Found entity 17: omsp_alu" {  } { { "../../../rtl/verilog/openmsp430/omsp_alu.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_alu.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "18 omsp_sfr " "Found entity 18: omsp_sfr" {  } { { "../../../rtl/verilog/openmsp430/omsp_sfr.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_sfr.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "19 omsp_mem_backbone " "Found entity 19: omsp_mem_backbone" {  } { { "../../../rtl/verilog/openmsp430/omsp_mem_backbone.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_mem_backbone.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "20 omsp_clock_module " "Found entity 20: omsp_clock_module" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "21 omsp_dbg " "Found entity 21: omsp_dbg" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "22 omsp_dbg_hwbrk " "Found entity 22: omsp_dbg_hwbrk" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_hwbrk.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_hwbrk.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "23 omsp_dbg_uart " "Found entity 23: omsp_dbg_uart" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_uart.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_uart.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "24 omsp_dbg_i2c " "Found entity 24: omsp_dbg_i2c" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "25 omsp_watchdog " "Found entity 25: omsp_watchdog" {  } { { "../../../rtl/verilog/openmsp430/omsp_watchdog.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_watchdog.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "26 omsp_multiplier " "Found entity 26: omsp_multiplier" {  } { { "../../../rtl/verilog/openmsp430/omsp_multiplier.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_multiplier.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "27 omsp_sync_reset " "Found entity 27: omsp_sync_reset" {  } { { "../../../rtl/verilog/openmsp430/omsp_sync_reset.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_sync_reset.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "28 omsp_sync_cell " "Found entity 28: omsp_sync_cell" {  } { { "../../../rtl/verilog/openmsp430/omsp_sync_cell.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_sync_cell.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "29 omsp_scan_mux " "Found entity 29: omsp_scan_mux" {  } { { "../../../rtl/verilog/openmsp430/omsp_scan_mux.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_scan_mux.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "30 omsp_and_gate " "Found entity 30: omsp_and_gate" {  } { { "../../../rtl/verilog/openmsp430/omsp_and_gate.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_and_gate.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "31 omsp_wakeup_cell " "Found entity 31: omsp_wakeup_cell" {  } { { "../../../rtl/verilog/openmsp430/omsp_wakeup_cell.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_wakeup_cell.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "32 omsp_clock_gate " "Found entity 32: omsp_clock_gate" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_gate.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_gate.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "33 omsp_clock_mux " "Found entity 33: omsp_clock_mux" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_mux.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_mux.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "34 omsp_timerA " "Found entity 34: omsp_timerA" {  } { { "../../../rtl/verilog/openmsp430/periph/omsp_timerA.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/periph/omsp_timerA.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "35 omsp_qwark " "Found entity 35: omsp_qwark" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "36 omsp_qwark_periph " "Found entity 36: omsp_qwark_periph" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark_periph.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "37 priority_encoder " "Found entity 37: priority_encoder" {  } { { "../../../rtl/verilog/priority_encoder.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/priority_encoder.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "38 ram_dp " "Found entity 38: ram_dp" {  } { { "../../../rtl/verilog/ram_dp.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/ram_dp.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "39 omsp_uart " "Found entity 39: omsp_uart" {  } { { "../../../rtl/verilog/omsp_uart.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/omsp_uart.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "40 openGFX430 " "Found entity 40: openGFX430" {  } { { "../../../rtl/verilog/opengfx430/openGFX430.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/openGFX430.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "41 ogfx_reg " "Found entity 41: ogfx_reg" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "42 ogfx_reg_fifo " "Found entity 42: ogfx_reg_fifo" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg_fifo.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg_fifo.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "43 ogfx_reg_vram_if " "Found entity 43: ogfx_reg_vram_if" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg_vram_if.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg_vram_if.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "44 ogfx_reg_vram_addr " "Found entity 44: ogfx_reg_vram_addr" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg_vram_addr.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg_vram_addr.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "45 ogfx_if_lt24 " "Found entity 45: ogfx_if_lt24" {  } { { "../../../rtl/verilog/opengfx430/ogfx_if_lt24.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "46 ogfx_backend " "Found entity 46: ogfx_backend" {  } { { "../../../rtl/verilog/opengfx430/ogfx_backend.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "47 ogfx_backend_frame_fifo " "Found entity 47: ogfx_backend_frame_fifo" {  } { { "../../../rtl/verilog/opengfx430/ogfx_backend_frame_fifo.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_frame_fifo.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "48 ogfx_backend_lut_fifo " "Found entity 48: ogfx_backend_lut_fifo" {  } { { "../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "49 ogfx_gpu " "Found entity 49: ogfx_gpu" {  } { { "../../../rtl/verilog/opengfx430/ogfx_gpu.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "50 ogfx_gpu_reg " "Found entity 50: ogfx_gpu_reg" {  } { { "../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_reg.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "51 ogfx_gpu_dma " "Found entity 51: ogfx_gpu_dma" {  } { { "../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_dma.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "52 ogfx_gpu_dma_addr " "Found entity 52: ogfx_gpu_dma_addr" {  } { { "../../../rtl/verilog/opengfx430/ogfx_gpu_dma_addr.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_dma_addr.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""} { "Info" "ISGN_ENTITY_NAME" "53 ogfx_ram_arbiter " "Found entity 53: ogfx_ram_arbiter" {  } { { "../../../rtl/verilog/opengfx430/ogfx_ram_arbiter.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_ram_arbiter.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563111725922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111725922 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inst_pc_nxt_out openMSP430.v(308) " "Verilog HDL Implicit Net warning at openMSP430.v(308): created implicit net for \"inst_pc_nxt_out\"" {  } { { "../../../rtl/verilog/openmsp430/openMSP430.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/openMSP430.v" 308 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563111725925 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_track_en omsp_qwark.v(328) " "Verilog HDL Implicit Net warning at omsp_qwark.v(328): created implicit net for \"mem_track_en\"" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 328 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563111725925 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dly_irq_qwark_acc omsp_qwark_periph.v(219) " "Verilog HDL Implicit Net warning at omsp_qwark_periph.v(219): created implicit net for \"dly_irq_qwark_acc\"" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark_periph.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v" 219 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563111725925 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "priority_encoder priority_encoder.v(46) " "Verilog HDL Parameter Declaration warning at priority_encoder.v(46): Parameter Declaration in module \"priority_encoder\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../../rtl/verilog/priority_encoder.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/priority_encoder.v" 46 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1563111726047 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "priority_encoder priority_encoder.v(47) " "Verilog HDL Parameter Declaration warning at priority_encoder.v(47): Parameter Declaration in module \"priority_encoder\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../../rtl/verilog/priority_encoder.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/priority_encoder.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1563111726047 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "omsp_qwark_periph " "Elaborating entity \"omsp_qwark_periph\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1563111726216 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 omsp_qwark_periph.v(429) " "Verilog HDL assignment warning at omsp_qwark_periph.v(429): truncated value with size 32 to match size of target (16)" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark_periph.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563111726226 "|omsp_qwark_periph"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 omsp_qwark_periph.v(449) " "Verilog HDL assignment warning at omsp_qwark_periph.v(449): truncated value with size 32 to match size of target (13)" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark_periph.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563111726226 "|omsp_qwark_periph"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omsp_qwark omsp_qwark:qwark_0 " "Elaborating entity \"omsp_qwark\" for hierarchy \"omsp_qwark:qwark_0\"" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark_periph.v" "qwark_0" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563111726300 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tlb_buff_wr_en omsp_qwark.v(145) " "Verilog HDL or VHDL warning at omsp_qwark.v(145): object \"tlb_buff_wr_en\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563111726301 "|omsp_qwark_periph|omsp_qwark:qwark_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_seg_val omsp_qwark.v(218) " "Verilog HDL or VHDL warning at omsp_qwark.v(218): object \"dbg_seg_val\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 218 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563111726301 "|omsp_qwark_periph|omsp_qwark:qwark_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sp_seg_addr_dbg omsp_qwark.v(246) " "Verilog HDL or VHDL warning at omsp_qwark.v(246): object \"sp_seg_addr_dbg\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 246 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563111726302 "|omsp_qwark_periph|omsp_qwark:qwark_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_match_addr omsp_qwark.v(665) " "Verilog HDL or VHDL warning at omsp_qwark.v(665): object \"rd_match_addr\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 665 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563111726302 "|omsp_qwark_periph|omsp_qwark:qwark_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_match_addr omsp_qwark.v(740) " "Verilog HDL or VHDL warning at omsp_qwark.v(740): object \"wr_match_addr\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 740 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563111726302 "|omsp_qwark_periph|omsp_qwark:qwark_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 omsp_qwark.v(185) " "Verilog HDL assignment warning at omsp_qwark.v(185): truncated value with size 32 to match size of target (4)" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563111726302 "|omsp_qwark_periph|omsp_qwark:qwark_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 omsp_qwark.v(230) " "Verilog HDL assignment warning at omsp_qwark.v(230): truncated value with size 16 to match size of target (8)" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563111726303 "|omsp_qwark_periph|omsp_qwark:qwark_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 omsp_qwark.v(233) " "Verilog HDL assignment warning at omsp_qwark.v(233): truncated value with size 16 to match size of target (8)" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563111726303 "|omsp_qwark_periph|omsp_qwark:qwark_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 omsp_qwark.v(236) " "Verilog HDL assignment warning at omsp_qwark.v(236): truncated value with size 32 to match size of target (8)" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563111726303 "|omsp_qwark_periph|omsp_qwark:qwark_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 omsp_qwark.v(262) " "Verilog HDL assignment warning at omsp_qwark.v(262): truncated value with size 32 to match size of target (16)" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563111726303 "|omsp_qwark_periph|omsp_qwark:qwark_0"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "omsp_qwark.v(369) " "Verilog HDL Case Statement warning at omsp_qwark.v(369): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 369 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1563111726305 "|omsp_qwark_periph|omsp_qwark:qwark_0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "en omsp_qwark.v(403) " "Verilog HDL Always Construct warning at omsp_qwark.v(403): variable \"en\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 403 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1563111726305 "|omsp_qwark_periph|omsp_qwark:qwark_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 omsp_qwark.v(490) " "Verilog HDL assignment warning at omsp_qwark.v(490): truncated value with size 32 to match size of target (4)" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563111726306 "|omsp_qwark_periph|omsp_qwark:qwark_0"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1563111728814 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/output_files/openMSP430_fpga.map.smsg " "Generated suppressed messages file /home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/output_files/openMSP430_fpga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111730900 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1563111731119 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563111731119 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sp_inc_out " "No output dependent on input pin \"sp_inc_out\"" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark_periph.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563111731399 "|omsp_qwark_periph|sp_inc_out"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1563111731399 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1917 " "Implemented 1917 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "143 " "Implemented 143 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1563111731402 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1563111731402 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1744 " "Implemented 1744 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1563111731402 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1563111731402 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "991 " "Peak virtual memory: 991 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563111731413 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 14 06:42:11 2019 " "Processing ended: Sun Jul 14 06:42:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563111731413 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563111731413 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563111731413 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1563111731413 ""}
