<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1123" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1123{left:697px;bottom:933px;letter-spacing:0.09px;}
#t2_1123{left:95px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t3_1123{left:215px;bottom:51px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t4_1123{left:686px;bottom:51px;letter-spacing:0.1px;}
#t5_1123{left:95px;bottom:879px;letter-spacing:-0.23px;}
#t6_1123{left:160px;bottom:863px;letter-spacing:-0.11px;word-spacing:-0.06px;}
#t7_1123{left:160px;bottom:846px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t8_1123{left:160px;bottom:829px;letter-spacing:-0.11px;word-spacing:-0.13px;}
#t9_1123{left:95px;bottom:801px;letter-spacing:-0.14px;word-spacing:-0.05px;}
#ta_1123{left:160px;bottom:785px;letter-spacing:-0.12px;word-spacing:-0.09px;}
#tb_1123{left:160px;bottom:768px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tc_1123{left:160px;bottom:751px;letter-spacing:-0.12px;word-spacing:0.04px;}
#td_1123{left:95px;bottom:724px;letter-spacing:-0.16px;}
#te_1123{left:160px;bottom:724px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tf_1123{left:95px;bottom:696px;letter-spacing:-0.19px;}
#tg_1123{left:160px;bottom:679px;letter-spacing:-0.11px;word-spacing:-0.65px;}
#th_1123{left:160px;bottom:662px;letter-spacing:-0.12px;word-spacing:0.03px;}
#ti_1123{left:95px;bottom:635px;letter-spacing:-0.19px;}
#tj_1123{left:160px;bottom:635px;letter-spacing:-0.11px;word-spacing:-0.72px;}
#tk_1123{left:160px;bottom:618px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tl_1123{left:160px;bottom:601px;letter-spacing:-0.13px;word-spacing:0.06px;}
#tm_1123{left:95px;bottom:574px;letter-spacing:-0.15px;word-spacing:0.05px;}
#tn_1123{left:160px;bottom:557px;letter-spacing:-0.11px;word-spacing:0.01px;}
#to_1123{left:160px;bottom:540px;letter-spacing:-0.12px;}
#tp_1123{left:95px;bottom:513px;letter-spacing:-0.16px;word-spacing:0.06px;}
#tq_1123{left:160px;bottom:496px;letter-spacing:-0.11px;}
#tr_1123{left:160px;bottom:479px;letter-spacing:-0.11px;}
#ts_1123{left:95px;bottom:452px;letter-spacing:-0.15px;word-spacing:0.05px;}
#tt_1123{left:160px;bottom:435px;letter-spacing:-0.11px;word-spacing:-0.78px;}
#tu_1123{left:160px;bottom:418px;letter-spacing:-0.13px;word-spacing:-0.38px;}
#tv_1123{left:421px;bottom:418px;letter-spacing:-0.13px;word-spacing:-0.39px;}
#tw_1123{left:527px;bottom:418px;letter-spacing:-0.11px;word-spacing:-0.37px;}
#tx_1123{left:160px;bottom:401px;letter-spacing:-0.11px;word-spacing:-0.22px;}
#ty_1123{left:95px;bottom:374px;letter-spacing:-0.17px;word-spacing:0.07px;}
#tz_1123{left:160px;bottom:357px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t10_1123{left:160px;bottom:340px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t11_1123{left:95px;bottom:313px;letter-spacing:-0.2px;word-spacing:0.09px;}
#t12_1123{left:160px;bottom:296px;letter-spacing:-0.12px;word-spacing:-0.36px;}
#t13_1123{left:160px;bottom:279px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t14_1123{left:160px;bottom:262px;letter-spacing:-0.1px;word-spacing:-0.28px;}
#t15_1123{left:160px;bottom:245px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t16_1123{left:95px;bottom:218px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t17_1123{left:160px;bottom:201px;letter-spacing:-0.12px;}
#t18_1123{left:95px;bottom:173px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t19_1123{left:160px;bottom:157px;letter-spacing:-0.1px;word-spacing:-0.79px;}
#t1a_1123{left:95px;bottom:129px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t1b_1123{left:160px;bottom:112px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1c_1123{left:160px;bottom:96px;letter-spacing:-0.13px;word-spacing:0.03px;}

.s1_1123{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_1123{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_1123{font-size:14px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_1123{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s5_1123{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1123" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1123Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1123" style="-webkit-user-select: none;"><object width="825" height="990" data="1123/1123.svg" type="image/svg+xml" id="pdf1123" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1123" class="t s1_1123">Glossary </span>
<span id="t2_1123" class="t s2_1123">ARM DDI 0100I </span><span id="t3_1123" class="t s1_1123">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_1123" class="t s2_1123">Glossary-3 </span>
<span id="t5_1123" class="t s3_1123">BorrowFrom </span>
<span id="t6_1123" class="t s4_1123">Returns 1 if the subtraction specified as its parameter caused a borrow (the true result is less than 0, where </span>
<span id="t7_1123" class="t s4_1123">the operands are treated as unsigned integers), and returns 0 in all other cases. This delivers further </span>
<span id="t8_1123" class="t s4_1123">information about a subtraction which occurred earlier in the pseudo-code. The subtraction is not repeated. </span>
<span id="t9_1123" class="t s3_1123">Branch prediction </span>
<span id="ta_1123" class="t s4_1123">Is where an ARM implementation chooses a future execution path to prefetch along (see Prefetching). For </span>
<span id="tb_1123" class="t s4_1123">example, after a branch instruction, the implementation can choose to prefetch either the instruction </span>
<span id="tc_1123" class="t s4_1123">following the branch or the instruction at the branch target. </span>
<span id="td_1123" class="t s3_1123">Byte </span><span id="te_1123" class="t s4_1123">Is an 8-bit data item. </span>
<span id="tf_1123" class="t s3_1123">Byte-invariant </span>
<span id="tg_1123" class="t s4_1123">A method of switching between little-endian and big-endian operation that leaves byte accesses unchanged. </span>
<span id="th_1123" class="t s4_1123">Accesses to other data sizes are necessarily affected by such endianness switches. </span>
<span id="ti_1123" class="t s3_1123">Cache </span><span id="tj_1123" class="t s4_1123">Is a block of high-speed memory locations whose addresses are changed automatically in response to which </span>
<span id="tk_1123" class="t s4_1123">memory locations the processor is accessing, and whose purpose is to increase the average speed of a </span>
<span id="tl_1123" class="t s4_1123">memory access. </span>
<span id="tm_1123" class="t s3_1123">Cache contention </span>
<span id="tn_1123" class="t s4_1123">Is when the number of frequently-used memory cache lines that use a particular cache set exceeds the </span>
<span id="to_1123" class="t s4_1123">set-associativity of the cache. In this case, main memory activity goes up and performance drops. </span>
<span id="tp_1123" class="t s3_1123">Cache hit </span>
<span id="tq_1123" class="t s4_1123">Is a memory access which can be processed at high speed because the data it addresses is already in the </span>
<span id="tr_1123" class="t s4_1123">cache. </span>
<span id="ts_1123" class="t s3_1123">Cache line </span>
<span id="tt_1123" class="t s4_1123">Is the basic unit of storage in a cache. Its size is always a power of two (usually 4 or 8 words), and is required </span>
<span id="tu_1123" class="t s4_1123">to be aligned to a suitable memory boundary. A </span><span id="tv_1123" class="t s5_1123">memory cache line </span><span id="tw_1123" class="t s4_1123">is a block of memory locations with the </span>
<span id="tx_1123" class="t s4_1123">same size and alignment as a cache line. Memory cache lines are sometimes loosely just called cache lines. </span>
<span id="ty_1123" class="t s3_1123">Cache line index </span>
<span id="tz_1123" class="t s4_1123">Is a number associated with each cache line in a cache set. Within each cache set, the cache lines are </span>
<span id="t10_1123" class="t s4_1123">numbered from 0 to (set associativity)–1. </span>
<span id="t11_1123" class="t s3_1123">Cache lockdown </span>
<span id="t12_1123" class="t s4_1123">Alleviates the delays caused by accessing a cache in a worst-case situation. Cache lockdown allows critical </span>
<span id="t13_1123" class="t s4_1123">code and data to be loaded into the cache so that the cache lines containing them are not subsequently </span>
<span id="t14_1123" class="t s4_1123">re-allocated. This ensures that all subsequent accesses to the code and data concerned are cache hits and so </span>
<span id="t15_1123" class="t s4_1123">complete quickly. </span>
<span id="t16_1123" class="t s3_1123">Cache lockdown blocks </span>
<span id="t17_1123" class="t s4_1123">Consist of one line from each cache set. Cache lockdown is performed in units of a cache lockdown block. </span>
<span id="t18_1123" class="t s3_1123">Cache miss </span>
<span id="t19_1123" class="t s4_1123">Is a memory access which cannot be processed at high speed because the data it addresses is not in the cache. </span>
<span id="t1a_1123" class="t s3_1123">Cache sets </span>
<span id="t1b_1123" class="t s4_1123">Are areas of a cache, divided up to simplify and speed up the process of determining whether a cache hit </span>
<span id="t1c_1123" class="t s4_1123">occurs. The number of cache sets is always a power of two. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
