#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Feb  1 16:11:09 2023
# Process ID: 20071
# Current directory: /home/aiml/IITB_AI_ML/VCU/UNET
# Command line: vivado
# Log file: /home/aiml/IITB_AI_ML/VCU/UNET/vivado.log
# Journal file: /home/aiml/IITB_AI_ML/VCU/UNET/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/aiml/IITB_AI_ML/VCU/UNET/ip/clocking_wizard_120MHz/clocking_wizard_120MHz.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/tools_shared/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.PRIM_IN_FREQ {100.000} CONFIG.CLKIN1_JITTER_PS {100.0} CONFIG.MMCM_CLKFBOUT_MULT_F {12.000} CONFIG.MMCM_CLKIN1_PERIOD {10.000} CONFIG.CLKOUT1_JITTER {112.035} CONFIG.CLKOUT1_PHASE_ERROR {87.180}] [get_ips clk_wiz_0]
generate_target all [get_files  /home/aiml/IITB_AI_ML/VCU/UNET/ip/clocking_wizard_120MHz/clocking_wizard_120MHz.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files /home/aiml/IITB_AI_ML/VCU/UNET/ip/clocking_wizard_120MHz/clocking_wizard_120MHz.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs -jobs 8 clk_wiz_0_synth_1
[Wed Feb  1 16:20:31 2023] Launched clk_wiz_0_synth_1...
Run output will be captured here: /home/aiml/IITB_AI_ML/VCU/UNET/ip/clocking_wizard_120MHz/clocking_wizard_120MHz.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/aiml/IITB_AI_ML/VCU/UNET/ip/clocking_wizard_120MHz/clocking_wizard_120MHz.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory /home/aiml/IITB_AI_ML/VCU/UNET/ip/clocking_wizard_120MHz/clocking_wizard_120MHz.ip_user_files/sim_scripts -ip_user_files_dir /home/aiml/IITB_AI_ML/VCU/UNET/ip/clocking_wizard_120MHz/clocking_wizard_120MHz.ip_user_files -ipstatic_source_dir /home/aiml/IITB_AI_ML/VCU/UNET/ip/clocking_wizard_120MHz/clocking_wizard_120MHz.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/aiml/IITB_AI_ML/VCU/UNET/ip/clocking_wizard_120MHz/clocking_wizard_120MHz.cache/compile_simlib/modelsim} {questa=/home/aiml/IITB_AI_ML/VCU/UNET/ip/clocking_wizard_120MHz/clocking_wizard_120MHz.cache/compile_simlib/questa} {ies=/home/aiml/IITB_AI_ML/VCU/UNET/ip/clocking_wizard_120MHz/clocking_wizard_120MHz.cache/compile_simlib/ies} {xcelium=/home/aiml/IITB_AI_ML/VCU/UNET/ip/clocking_wizard_120MHz/clocking_wizard_120MHz.cache/compile_simlib/xcelium} {vcs=/home/aiml/IITB_AI_ML/VCU/UNET/ip/clocking_wizard_120MHz/clocking_wizard_120MHz.cache/compile_simlib/vcs} {riviera=/home/aiml/IITB_AI_ML/VCU/UNET/ip/clocking_wizard_120MHz/clocking_wizard_120MHz.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb  1 16:22:17 2023...
