{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 02 13:46:48 2016 " "Info: Processing started: Wed Nov 02 13:46:48 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SSP -c SSP " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SSP -c SSP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "matrix:U8\|col_out_m\[0\] " "Warning: Node \"matrix:U8\|col_out_m\[0\]\" is a latch" {  } { { "matrix.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/matrix.vhd" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "matrix:U8\|col_out_m\[1\] " "Warning: Node \"matrix:U8\|col_out_m\[1\]\" is a latch" {  } { { "matrix.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/matrix.vhd" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "matrix:U8\|col_out_m\[2\] " "Warning: Node \"matrix:U8\|col_out_m\[2\]\" is a latch" {  } { { "matrix.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/matrix.vhd" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "matrix:U8\|col_out_m\[3\] " "Warning: Node \"matrix:U8\|col_out_m\[3\]\" is a latch" {  } { { "matrix.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/matrix.vhd" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "matrix:U8\|col_out_m\[4\] " "Warning: Node \"matrix:U8\|col_out_m\[4\]\" is a latch" {  } { { "matrix.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/matrix.vhd" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "matrix:U8\|col_out_m\[5\] " "Warning: Node \"matrix:U8\|col_out_m\[5\]\" is a latch" {  } { { "matrix.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/matrix.vhd" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "matrix:U8\|col_out_m\[6\] " "Warning: Node \"matrix:U8\|col_out_m\[6\]\" is a latch" {  } { { "matrix.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/matrix.vhd" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "matrix:U8\|col_out_m\[7\] " "Warning: Node \"matrix:U8\|col_out_m\[7\]\" is a latch" {  } { { "matrix.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/matrix.vhd" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "matrix:U8\|row_out_m\[2\] " "Warning: Node \"matrix:U8\|row_out_m\[2\]\" is a latch" {  } { { "matrix.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/matrix.vhd" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "matrix:U8\|row_out_m\[3\] " "Warning: Node \"matrix:U8\|row_out_m\[3\]\" is a latch" {  } { { "matrix.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/matrix.vhd" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "matrix:U8\|row_out_m\[4\] " "Warning: Node \"matrix:U8\|row_out_m\[4\]\" is a latch" {  } { { "matrix.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/matrix.vhd" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "matrix:U8\|row_out_m\[5\] " "Warning: Node \"matrix:U8\|row_out_m\[5\]\" is a latch" {  } { { "matrix.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/matrix.vhd" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "get_select:U10\|show_out_g " "Info: Detected ripple clock \"get_select:U10\|show_out_g\" as buffer" {  } { { "get_select.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/get_select.vhd" 17 -1 0 } } { "e:/quatrus9.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quatrus9.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "get_select:U10\|show_out_g" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "frequency_division2:U4\|clk_out_f " "Info: Detected ripple clock \"frequency_division2:U4\|clk_out_f\" as buffer" {  } { { "frequency_division2.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/frequency_division2.vhd" 11 -1 0 } } { "e:/quatrus9.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quatrus9.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "frequency_division2:U4\|clk_out_f" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "frequency_division:U1\|clk_out_f " "Info: Detected ripple clock \"frequency_division:U1\|clk_out_f\" as buffer" {  } { { "frequency_division.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/frequency_division.vhd" 11 -1 0 } } { "e:/quatrus9.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quatrus9.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "frequency_division:U1\|clk_out_f" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clk_in register judge:U6\|result_j\[0\] register matrix:U8\|col_out_m\[5\] 4.562 ns " "Info: Slack time is 4.562 ns for clock \"clk_in\" between source register \"judge:U6\|result_j\[0\]\" and destination register \"matrix:U8\|col_out_m\[5\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "91.95 MHz 10.876 ns " "Info: Fmax is 91.95 MHz (period= 10.876 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "14.093 ns + Largest register register " "Info: + Largest register to register requirement is 14.093 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk_in 20.000 ns 10.000 ns inverted 50 " "Info: Clock period of Destination clock \"clk_in\" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk_in 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk_in\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.954 ns + Largest " "Info: + Largest clock skew is 5.954 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 14.095 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 14.095 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 14; CLK Node = 'clk_in'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/SSP.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns frequency_division2:U4\|clk_out_f 2 REG LC_X12_Y3_N6 75 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N6; Fanout = 75; REG Node = 'frequency_division2:U4\|clk_out_f'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in frequency_division2:U4|clk_out_f } "NODE_NAME" } } { "frequency_division2.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/frequency_division2.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.028 ns) + CELL(1.294 ns) 8.517 ns get_select:U10\|show_out_g 3 REG LC_X10_Y5_N9 20 " "Info: 3: + IC(3.028 ns) + CELL(1.294 ns) = 8.517 ns; Loc. = LC_X10_Y5_N9; Fanout = 20; REG Node = 'get_select:U10\|show_out_g'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "4.322 ns" { frequency_division2:U4|clk_out_f get_select:U10|show_out_g } "NODE_NAME" } } { "get_select.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/get_select.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.378 ns) + CELL(0.200 ns) 14.095 ns matrix:U8\|col_out_m\[5\] 4 REG LC_X11_Y7_N4 1 " "Info: 4: + IC(5.378 ns) + CELL(0.200 ns) = 14.095 ns; Loc. = LC_X11_Y7_N4; Fanout = 1; REG Node = 'matrix:U8\|col_out_m\[5\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "5.578 ns" { get_select:U10|show_out_g matrix:U8|col_out_m[5] } "NODE_NAME" } } { "matrix.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/matrix.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.951 ns ( 28.03 % ) " "Info: Total cell delay = 3.951 ns ( 28.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.144 ns ( 71.97 % ) " "Info: Total interconnect delay = 10.144 ns ( 71.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "14.095 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|show_out_g matrix:U8|col_out_m[5] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "14.095 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|show_out_g {} matrix:U8|col_out_m[5] {} } { 0.000ns 0.000ns 1.738ns 3.028ns 5.378ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 8.141 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 8.141 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 14; CLK Node = 'clk_in'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/SSP.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns frequency_division2:U4\|clk_out_f 2 REG LC_X12_Y3_N6 75 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N6; Fanout = 75; REG Node = 'frequency_division2:U4\|clk_out_f'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in frequency_division2:U4|clk_out_f } "NODE_NAME" } } { "frequency_division2.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/frequency_division2.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.028 ns) + CELL(0.918 ns) 8.141 ns judge:U6\|result_j\[0\] 3 REG LC_X13_Y6_N2 4 " "Info: 3: + IC(3.028 ns) + CELL(0.918 ns) = 8.141 ns; Loc. = LC_X13_Y6_N2; Fanout = 4; REG Node = 'judge:U6\|result_j\[0\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.946 ns" { frequency_division2:U4|clk_out_f judge:U6|result_j[0] } "NODE_NAME" } } { "judge.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/judge.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.46 % ) " "Info: Total cell delay = 3.375 ns ( 41.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.766 ns ( 58.54 % ) " "Info: Total interconnect delay = 4.766 ns ( 58.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "8.141 ns" { clk_in frequency_division2:U4|clk_out_f judge:U6|result_j[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "8.141 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} judge:U6|result_j[0] {} } { 0.000ns 0.000ns 1.738ns 3.028ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "14.095 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|show_out_g matrix:U8|col_out_m[5] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "14.095 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|show_out_g {} matrix:U8|col_out_m[5] {} } { 0.000ns 0.000ns 1.738ns 3.028ns 5.378ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.200ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "8.141 ns" { clk_in frequency_division2:U4|clk_out_f judge:U6|result_j[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "8.141 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} judge:U6|result_j[0] {} } { 0.000ns 0.000ns 1.738ns 3.028ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "judge.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/judge.vhd" 117 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.485 ns - " "Info: - Micro setup delay of destination is 1.485 ns" {  } { { "matrix.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/matrix.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "14.095 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|show_out_g matrix:U8|col_out_m[5] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "14.095 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|show_out_g {} matrix:U8|col_out_m[5] {} } { 0.000ns 0.000ns 1.738ns 3.028ns 5.378ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.200ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "8.141 ns" { clk_in frequency_division2:U4|clk_out_f judge:U6|result_j[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "8.141 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} judge:U6|result_j[0] {} } { 0.000ns 0.000ns 1.738ns 3.028ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.531 ns - Longest register register " "Info: - Longest register to register delay is 9.531 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns judge:U6\|result_j\[0\] 1 REG LC_X13_Y6_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y6_N2; Fanout = 4; REG Node = 'judge:U6\|result_j\[0\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { judge:U6|result_j[0] } "NODE_NAME" } } { "judge.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/judge.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.423 ns) + CELL(0.914 ns) 4.337 ns matrix:U8\|col_out_m~28 2 COMB LC_X11_Y7_N2 3 " "Info: 2: + IC(3.423 ns) + CELL(0.914 ns) = 4.337 ns; Loc. = LC_X11_Y7_N2; Fanout = 3; COMB Node = 'matrix:U8\|col_out_m~28'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "4.337 ns" { judge:U6|result_j[0] matrix:U8|col_out_m~28 } "NODE_NAME" } } { "matrix.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/matrix.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.200 ns) 5.302 ns matrix:U8\|col_out_m~31 3 COMB LC_X11_Y7_N0 1 " "Info: 3: + IC(0.765 ns) + CELL(0.200 ns) = 5.302 ns; Loc. = LC_X11_Y7_N0; Fanout = 1; COMB Node = 'matrix:U8\|col_out_m~31'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "0.965 ns" { matrix:U8|col_out_m~28 matrix:U8|col_out_m~31 } "NODE_NAME" } } { "matrix.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/matrix.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.511 ns) 6.586 ns matrix:U8\|col_out_m~32 4 COMB LC_X11_Y7_N7 1 " "Info: 4: + IC(0.773 ns) + CELL(0.511 ns) = 6.586 ns; Loc. = LC_X11_Y7_N7; Fanout = 1; COMB Node = 'matrix:U8\|col_out_m~32'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "1.284 ns" { matrix:U8|col_out_m~31 matrix:U8|col_out_m~32 } "NODE_NAME" } } { "matrix.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/matrix.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.740 ns) 8.045 ns matrix:U8\|col_out_m~33 5 COMB LC_X11_Y7_N9 1 " "Info: 5: + IC(0.719 ns) + CELL(0.740 ns) = 8.045 ns; Loc. = LC_X11_Y7_N9; Fanout = 1; COMB Node = 'matrix:U8\|col_out_m~33'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "1.459 ns" { matrix:U8|col_out_m~32 matrix:U8|col_out_m~33 } "NODE_NAME" } } { "matrix.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/matrix.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.740 ns) 9.531 ns matrix:U8\|col_out_m\[5\] 6 REG LC_X11_Y7_N4 1 " "Info: 6: + IC(0.746 ns) + CELL(0.740 ns) = 9.531 ns; Loc. = LC_X11_Y7_N4; Fanout = 1; REG Node = 'matrix:U8\|col_out_m\[5\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "1.486 ns" { matrix:U8|col_out_m~33 matrix:U8|col_out_m[5] } "NODE_NAME" } } { "matrix.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/matrix.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.105 ns ( 32.58 % ) " "Info: Total cell delay = 3.105 ns ( 32.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.426 ns ( 67.42 % ) " "Info: Total interconnect delay = 6.426 ns ( 67.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "9.531 ns" { judge:U6|result_j[0] matrix:U8|col_out_m~28 matrix:U8|col_out_m~31 matrix:U8|col_out_m~32 matrix:U8|col_out_m~33 matrix:U8|col_out_m[5] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "9.531 ns" { judge:U6|result_j[0] {} matrix:U8|col_out_m~28 {} matrix:U8|col_out_m~31 {} matrix:U8|col_out_m~32 {} matrix:U8|col_out_m~33 {} matrix:U8|col_out_m[5] {} } { 0.000ns 3.423ns 0.765ns 0.773ns 0.719ns 0.746ns } { 0.000ns 0.914ns 0.200ns 0.511ns 0.740ns 0.740ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "14.095 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|show_out_g matrix:U8|col_out_m[5] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "14.095 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|show_out_g {} matrix:U8|col_out_m[5] {} } { 0.000ns 0.000ns 1.738ns 3.028ns 5.378ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.200ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "8.141 ns" { clk_in frequency_division2:U4|clk_out_f judge:U6|result_j[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "8.141 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} judge:U6|result_j[0] {} } { 0.000ns 0.000ns 1.738ns 3.028ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "9.531 ns" { judge:U6|result_j[0] matrix:U8|col_out_m~28 matrix:U8|col_out_m~31 matrix:U8|col_out_m~32 matrix:U8|col_out_m~33 matrix:U8|col_out_m[5] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "9.531 ns" { judge:U6|result_j[0] {} matrix:U8|col_out_m~28 {} matrix:U8|col_out_m~31 {} matrix:U8|col_out_m~32 {} matrix:U8|col_out_m~33 {} matrix:U8|col_out_m[5] {} } { 0.000ns 3.423ns 0.765ns 0.773ns 0.719ns 0.746ns } { 0.000ns 0.914ns 0.200ns 0.511ns 0.740ns 0.740ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clk_in register get_select:U10\|a_select_out_g\[1\] register judge:U6\|result_tmp\[0\] -2.417 ns " "Info: Minimum slack time is -2.417 ns for clock \"clk_in\" between source register \"get_select:U10\|a_select_out_g\[1\]\" and destination register \"judge:U6\|result_tmp\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.220 ns + Shortest register register " "Info: + Shortest register to register delay is 3.220 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns get_select:U10\|a_select_out_g\[1\] 1 REG LC_X11_Y6_N1 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y6_N1; Fanout = 12; REG Node = 'get_select:U10\|a_select_out_g\[1\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { get_select:U10|a_select_out_g[1] } "NODE_NAME" } } { "get_select.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/get_select.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.629 ns) + CELL(0.591 ns) 3.220 ns judge:U6\|result_tmp\[0\] 2 REG LC_X13_Y6_N6 1 " "Info: 2: + IC(2.629 ns) + CELL(0.591 ns) = 3.220 ns; Loc. = LC_X13_Y6_N6; Fanout = 1; REG Node = 'judge:U6\|result_tmp\[0\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.220 ns" { get_select:U10|a_select_out_g[1] judge:U6|result_tmp[0] } "NODE_NAME" } } { "judge.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/judge.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 18.35 % ) " "Info: Total cell delay = 0.591 ns ( 18.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.629 ns ( 81.65 % ) " "Info: Total interconnect delay = 2.629 ns ( 81.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.220 ns" { get_select:U10|a_select_out_g[1] judge:U6|result_tmp[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "3.220 ns" { get_select:U10|a_select_out_g[1] {} judge:U6|result_tmp[0] {} } { 0.000ns 2.629ns } { 0.000ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "5.637 ns - Smallest register register " "Info: - Smallest register to register requirement is 5.637 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk_in 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk_in\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk_in 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk_in\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.792 ns + Smallest " "Info: + Smallest clock skew is 5.792 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 13.933 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 13.933 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 14; CLK Node = 'clk_in'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/SSP.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns frequency_division2:U4\|clk_out_f 2 REG LC_X12_Y3_N6 75 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N6; Fanout = 75; REG Node = 'frequency_division2:U4\|clk_out_f'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in frequency_division2:U4|clk_out_f } "NODE_NAME" } } { "frequency_division2.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/frequency_division2.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.028 ns) + CELL(1.294 ns) 8.517 ns get_select:U10\|show_out_g 3 REG LC_X10_Y5_N9 20 " "Info: 3: + IC(3.028 ns) + CELL(1.294 ns) = 8.517 ns; Loc. = LC_X10_Y5_N9; Fanout = 20; REG Node = 'get_select:U10\|show_out_g'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "4.322 ns" { frequency_division2:U4|clk_out_f get_select:U10|show_out_g } "NODE_NAME" } } { "get_select.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/get_select.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.498 ns) + CELL(0.918 ns) 13.933 ns judge:U6\|result_tmp\[0\] 4 REG LC_X13_Y6_N6 1 " "Info: 4: + IC(4.498 ns) + CELL(0.918 ns) = 13.933 ns; Loc. = LC_X13_Y6_N6; Fanout = 1; REG Node = 'judge:U6\|result_tmp\[0\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "5.416 ns" { get_select:U10|show_out_g judge:U6|result_tmp[0] } "NODE_NAME" } } { "judge.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/judge.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.669 ns ( 33.51 % ) " "Info: Total cell delay = 4.669 ns ( 33.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.264 ns ( 66.49 % ) " "Info: Total interconnect delay = 9.264 ns ( 66.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "13.933 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|show_out_g judge:U6|result_tmp[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "13.933 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|show_out_g {} judge:U6|result_tmp[0] {} } { 0.000ns 0.000ns 1.738ns 3.028ns 4.498ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 8.141 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to source register is 8.141 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 14; CLK Node = 'clk_in'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/SSP.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns frequency_division2:U4\|clk_out_f 2 REG LC_X12_Y3_N6 75 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N6; Fanout = 75; REG Node = 'frequency_division2:U4\|clk_out_f'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in frequency_division2:U4|clk_out_f } "NODE_NAME" } } { "frequency_division2.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/frequency_division2.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.028 ns) + CELL(0.918 ns) 8.141 ns get_select:U10\|a_select_out_g\[1\] 3 REG LC_X11_Y6_N1 12 " "Info: 3: + IC(3.028 ns) + CELL(0.918 ns) = 8.141 ns; Loc. = LC_X11_Y6_N1; Fanout = 12; REG Node = 'get_select:U10\|a_select_out_g\[1\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.946 ns" { frequency_division2:U4|clk_out_f get_select:U10|a_select_out_g[1] } "NODE_NAME" } } { "get_select.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/get_select.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.46 % ) " "Info: Total cell delay = 3.375 ns ( 41.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.766 ns ( 58.54 % ) " "Info: Total interconnect delay = 4.766 ns ( 58.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "8.141 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|a_select_out_g[1] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "8.141 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|a_select_out_g[1] {} } { 0.000ns 0.000ns 1.738ns 3.028ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "13.933 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|show_out_g judge:U6|result_tmp[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "13.933 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|show_out_g {} judge:U6|result_tmp[0] {} } { 0.000ns 0.000ns 1.738ns 3.028ns 4.498ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "8.141 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|a_select_out_g[1] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "8.141 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|a_select_out_g[1] {} } { 0.000ns 0.000ns 1.738ns 3.028ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "get_select.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/get_select.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "judge.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/judge.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "13.933 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|show_out_g judge:U6|result_tmp[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "13.933 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|show_out_g {} judge:U6|result_tmp[0] {} } { 0.000ns 0.000ns 1.738ns 3.028ns 4.498ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "8.141 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|a_select_out_g[1] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "8.141 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|a_select_out_g[1] {} } { 0.000ns 0.000ns 1.738ns 3.028ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.220 ns" { get_select:U10|a_select_out_g[1] judge:U6|result_tmp[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "3.220 ns" { get_select:U10|a_select_out_g[1] {} judge:U6|result_tmp[0] {} } { 0.000ns 2.629ns } { 0.000ns 0.591ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "13.933 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|show_out_g judge:U6|result_tmp[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "13.933 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|show_out_g {} judge:U6|result_tmp[0] {} } { 0.000ns 0.000ns 1.738ns 3.028ns 4.498ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "8.141 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|a_select_out_g[1] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "8.141 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|a_select_out_g[1] {} } { 0.000ns 0.000ns 1.738ns 3.028ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "clk_in 15 " "Warning: Can't achieve minimum setup and hold requirement clk_in along 15 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "translate:U2\|b_select_out_t\[0\] row_in\[3\] clk_in 6.513 ns register " "Info: tsu for register \"translate:U2\|b_select_out_t\[0\]\" (data pin = \"row_in\[3\]\", clock pin = \"clk_in\") is 6.513 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.321 ns + Longest pin register " "Info: + Longest pin to register delay is 14.321 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns row_in\[3\] 1 PIN PIN_114 9 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_114; Fanout = 9; PIN Node = 'row_in\[3\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { row_in[3] } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/SSP.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.241 ns) + CELL(0.914 ns) 7.287 ns translate:U2\|Mux12~4 2 COMB LC_X15_Y6_N2 6 " "Info: 2: + IC(5.241 ns) + CELL(0.914 ns) = 7.287 ns; Loc. = LC_X15_Y6_N2; Fanout = 6; COMB Node = 'translate:U2\|Mux12~4'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "6.155 ns" { row_in[3] translate:U2|Mux12~4 } "NODE_NAME" } } { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/translate.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.440 ns) + CELL(0.511 ns) 11.238 ns translate:U2\|Mux23~0 3 COMB LC_X13_Y10_N1 1 " "Info: 3: + IC(3.440 ns) + CELL(0.511 ns) = 11.238 ns; Loc. = LC_X13_Y10_N1; Fanout = 1; COMB Node = 'translate:U2\|Mux23~0'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.951 ns" { translate:U2|Mux12~4 translate:U2|Mux23~0 } "NODE_NAME" } } { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/translate.vhd" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.022 ns) + CELL(1.061 ns) 14.321 ns translate:U2\|b_select_out_t\[0\] 4 REG LC_X13_Y8_N8 5 " "Info: 4: + IC(2.022 ns) + CELL(1.061 ns) = 14.321 ns; Loc. = LC_X13_Y8_N8; Fanout = 5; REG Node = 'translate:U2\|b_select_out_t\[0\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.083 ns" { translate:U2|Mux23~0 translate:U2|b_select_out_t[0] } "NODE_NAME" } } { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/translate.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.618 ns ( 25.26 % ) " "Info: Total cell delay = 3.618 ns ( 25.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.703 ns ( 74.74 % ) " "Info: Total interconnect delay = 10.703 ns ( 74.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "14.321 ns" { row_in[3] translate:U2|Mux12~4 translate:U2|Mux23~0 translate:U2|b_select_out_t[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "14.321 ns" { row_in[3] {} row_in[3]~combout {} translate:U2|Mux12~4 {} translate:U2|Mux23~0 {} translate:U2|b_select_out_t[0] {} } { 0.000ns 0.000ns 5.241ns 3.440ns 2.022ns } { 0.000ns 1.132ns 0.914ns 0.511ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/translate.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 8.141 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 8.141 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 14; CLK Node = 'clk_in'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/SSP.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns frequency_division2:U4\|clk_out_f 2 REG LC_X12_Y3_N6 75 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N6; Fanout = 75; REG Node = 'frequency_division2:U4\|clk_out_f'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in frequency_division2:U4|clk_out_f } "NODE_NAME" } } { "frequency_division2.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/frequency_division2.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.028 ns) + CELL(0.918 ns) 8.141 ns translate:U2\|b_select_out_t\[0\] 3 REG LC_X13_Y8_N8 5 " "Info: 3: + IC(3.028 ns) + CELL(0.918 ns) = 8.141 ns; Loc. = LC_X13_Y8_N8; Fanout = 5; REG Node = 'translate:U2\|b_select_out_t\[0\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.946 ns" { frequency_division2:U4|clk_out_f translate:U2|b_select_out_t[0] } "NODE_NAME" } } { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/translate.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.46 % ) " "Info: Total cell delay = 3.375 ns ( 41.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.766 ns ( 58.54 % ) " "Info: Total interconnect delay = 4.766 ns ( 58.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "8.141 ns" { clk_in frequency_division2:U4|clk_out_f translate:U2|b_select_out_t[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "8.141 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} translate:U2|b_select_out_t[0] {} } { 0.000ns 0.000ns 1.738ns 3.028ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "14.321 ns" { row_in[3] translate:U2|Mux12~4 translate:U2|Mux23~0 translate:U2|b_select_out_t[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "14.321 ns" { row_in[3] {} row_in[3]~combout {} translate:U2|Mux12~4 {} translate:U2|Mux23~0 {} translate:U2|b_select_out_t[0] {} } { 0.000ns 0.000ns 5.241ns 3.440ns 2.022ns } { 0.000ns 1.132ns 0.914ns 0.511ns 1.061ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "8.141 ns" { clk_in frequency_division2:U4|clk_out_f translate:U2|b_select_out_t[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "8.141 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} translate:U2|b_select_out_t[0] {} } { 0.000ns 0.000ns 1.738ns 3.028ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in col_m\[2\] matrix:U8\|col_out_m\[2\] 20.875 ns register " "Info: tco from clock \"clk_in\" to destination pin \"col_m\[2\]\" through register \"matrix:U8\|col_out_m\[2\]\" is 20.875 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 14.207 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 14.207 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 14; CLK Node = 'clk_in'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/SSP.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns frequency_division2:U4\|clk_out_f 2 REG LC_X12_Y3_N6 75 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N6; Fanout = 75; REG Node = 'frequency_division2:U4\|clk_out_f'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in frequency_division2:U4|clk_out_f } "NODE_NAME" } } { "frequency_division2.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/frequency_division2.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.028 ns) + CELL(1.294 ns) 8.517 ns get_select:U10\|show_out_g 3 REG LC_X10_Y5_N9 20 " "Info: 3: + IC(3.028 ns) + CELL(1.294 ns) = 8.517 ns; Loc. = LC_X10_Y5_N9; Fanout = 20; REG Node = 'get_select:U10\|show_out_g'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "4.322 ns" { frequency_division2:U4|clk_out_f get_select:U10|show_out_g } "NODE_NAME" } } { "get_select.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/get_select.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.490 ns) + CELL(0.200 ns) 14.207 ns matrix:U8\|col_out_m\[2\] 4 REG LC_X12_Y5_N6 1 " "Info: 4: + IC(5.490 ns) + CELL(0.200 ns) = 14.207 ns; Loc. = LC_X12_Y5_N6; Fanout = 1; REG Node = 'matrix:U8\|col_out_m\[2\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "5.690 ns" { get_select:U10|show_out_g matrix:U8|col_out_m[2] } "NODE_NAME" } } { "matrix.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/matrix.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.951 ns ( 27.81 % ) " "Info: Total cell delay = 3.951 ns ( 27.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.256 ns ( 72.19 % ) " "Info: Total interconnect delay = 10.256 ns ( 72.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "14.207 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|show_out_g matrix:U8|col_out_m[2] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "14.207 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|show_out_g {} matrix:U8|col_out_m[2] {} } { 0.000ns 0.000ns 1.738ns 3.028ns 5.490ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "matrix.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/matrix.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.668 ns + Longest register pin " "Info: + Longest register to pin delay is 6.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns matrix:U8\|col_out_m\[2\] 1 REG LC_X12_Y5_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y5_N6; Fanout = 1; REG Node = 'matrix:U8\|col_out_m\[2\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { matrix:U8|col_out_m[2] } "NODE_NAME" } } { "matrix.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/matrix.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.346 ns) + CELL(2.322 ns) 6.668 ns col_m\[2\] 2 PIN PIN_13 0 " "Info: 2: + IC(4.346 ns) + CELL(2.322 ns) = 6.668 ns; Loc. = PIN_13; Fanout = 0; PIN Node = 'col_m\[2\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "6.668 ns" { matrix:U8|col_out_m[2] col_m[2] } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/SSP.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 34.82 % ) " "Info: Total cell delay = 2.322 ns ( 34.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.346 ns ( 65.18 % ) " "Info: Total interconnect delay = 4.346 ns ( 65.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "6.668 ns" { matrix:U8|col_out_m[2] col_m[2] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "6.668 ns" { matrix:U8|col_out_m[2] {} col_m[2] {} } { 0.000ns 4.346ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "14.207 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|show_out_g matrix:U8|col_out_m[2] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "14.207 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|show_out_g {} matrix:U8|col_out_m[2] {} } { 0.000ns 0.000ns 1.738ns 3.028ns 5.490ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.200ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "6.668 ns" { matrix:U8|col_out_m[2] col_m[2] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "6.668 ns" { matrix:U8|col_out_m[2] {} col_m[2] {} } { 0.000ns 4.346ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "translate:U2\|a_select_out_t\[1\] row_in\[0\] clk_in 2.284 ns register " "Info: th for register \"translate:U2\|a_select_out_t\[1\]\" (data pin = \"row_in\[0\]\", clock pin = \"clk_in\") is 2.284 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 8.141 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 8.141 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 14; CLK Node = 'clk_in'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/SSP.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns frequency_division2:U4\|clk_out_f 2 REG LC_X12_Y3_N6 75 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N6; Fanout = 75; REG Node = 'frequency_division2:U4\|clk_out_f'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in frequency_division2:U4|clk_out_f } "NODE_NAME" } } { "frequency_division2.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/frequency_division2.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.028 ns) + CELL(0.918 ns) 8.141 ns translate:U2\|a_select_out_t\[1\] 3 REG LC_X15_Y8_N5 6 " "Info: 3: + IC(3.028 ns) + CELL(0.918 ns) = 8.141 ns; Loc. = LC_X15_Y8_N5; Fanout = 6; REG Node = 'translate:U2\|a_select_out_t\[1\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.946 ns" { frequency_division2:U4|clk_out_f translate:U2|a_select_out_t[1] } "NODE_NAME" } } { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/translate.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.46 % ) " "Info: Total cell delay = 3.375 ns ( 41.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.766 ns ( 58.54 % ) " "Info: Total interconnect delay = 4.766 ns ( 58.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "8.141 ns" { clk_in frequency_division2:U4|clk_out_f translate:U2|a_select_out_t[1] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "8.141 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} translate:U2|a_select_out_t[1] {} } { 0.000ns 0.000ns 1.738ns 3.028ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/translate.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.078 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.078 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns row_in\[0\] 1 PIN PIN_111 7 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_111; Fanout = 7; PIN Node = 'row_in\[0\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { row_in[0] } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/SSP.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.142 ns) + CELL(0.804 ns) 6.078 ns translate:U2\|a_select_out_t\[1\] 2 REG LC_X15_Y8_N5 6 " "Info: 2: + IC(4.142 ns) + CELL(0.804 ns) = 6.078 ns; Loc. = LC_X15_Y8_N5; Fanout = 6; REG Node = 'translate:U2\|a_select_out_t\[1\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "4.946 ns" { row_in[0] translate:U2|a_select_out_t[1] } "NODE_NAME" } } { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/game完美 - 副本/translate.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 31.85 % ) " "Info: Total cell delay = 1.936 ns ( 31.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.142 ns ( 68.15 % ) " "Info: Total interconnect delay = 4.142 ns ( 68.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "6.078 ns" { row_in[0] translate:U2|a_select_out_t[1] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "6.078 ns" { row_in[0] {} row_in[0]~combout {} translate:U2|a_select_out_t[1] {} } { 0.000ns 0.000ns 4.142ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "8.141 ns" { clk_in frequency_division2:U4|clk_out_f translate:U2|a_select_out_t[1] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "8.141 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} translate:U2|a_select_out_t[1] {} } { 0.000ns 0.000ns 1.738ns 3.028ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "6.078 ns" { row_in[0] translate:U2|a_select_out_t[1] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "6.078 ns" { row_in[0] {} row_in[0]~combout {} translate:U2|a_select_out_t[1] {} } { 0.000ns 0.000ns 4.142ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 16 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 02 13:46:48 2016 " "Info: Processing ended: Wed Nov 02 13:46:48 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
