TOPLEVEL_LANG ?= verilog

VERILOG_SOURCES += $(SPINALROOT)/TripleDESBlockTester.v

TOPLEVEL=TripleDESBlockTester
MODULE=Triple_DES_Tester

include ../../../common/Makefile.sim
