// Seed: 4159136834
module module_0 (
    id_1
);
  input wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd52,
    parameter id_2 = 32'd49
) (
    input supply0 id_0,
    input uwire   _id_1,
    input supply1 _id_2
);
  logic [id_1 : {  id_1  ,  1  }] id_4;
  module_0 modCall_1 (id_4);
  logic [id_2 : id_1] id_5;
endmodule
module module_2 #(
    parameter id_1  = 32'd74,
    parameter id_12 = 32'd7,
    parameter id_17 = 32'd18,
    parameter id_21 = 32'd16,
    parameter id_23 = 32'd83,
    parameter id_9  = 32'd77
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5#(.id_6(1)),
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    _id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    _id_17,
    id_18,
    id_19,
    id_20
);
  input wire id_19;
  input wire id_18;
  input wire _id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire _id_12;
  input wire id_11;
  input wire id_10;
  input wire _id_9;
  input wire id_8;
  input wire id_7;
  module_0 modCall_1 (id_19);
  input wire id_6;
  output tri id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire _id_1;
  wire [id_9 : id_12] _id_21;
  wire id_22;
  wire _id_23;
  tri [id_17 : id_23  #  (  .  id_21  (  1  )  )] id_24;
  logic [id_1 : -1] id_25;
  ;
  parameter id_26 = -1'h0;
  wire id_27;
  ;
  assign id_24 = {-1 ^ 1, -1'd0};
endmodule
