-i ../example_uvm.srcs/sim_1/imports/verif/env
-i ../example_uvm.srcs/sim_1/imports/verif/env/agents
-i ../example_uvm.srcs/sim_1/imports/verif/env/agents/adder_4_bit_agent
-i ../example_uvm.srcs/sim_1/imports/verif/env/register
-i ../example_uvm.srcs/sim_1/imports/verif/env/ref_model
-i ../example_uvm.srcs/sim_1/imports/verif/env/top
-i ../example_uvm.srcs/sim_1/imports/verif/tests
-i ../example_uvm.srcs/sim_1/imports/verif/tests/sequence_lib/
-i ../example_uvm.srcs/sim_1/imports/verif/tests/sequence_lib/src/
-i ../example_uvm.srcs/sim_1/imports/verif/tests/src
-i ../example_uvm.srcs/sim_1/imports/verif/tb/src
../example_uvm.srcs/sources_1/imports/design/half_adder.sv
../example_uvm.srcs/sources_1/imports/design/full_adder.sv
../example_uvm.srcs/sources_1/imports/design/adder_4_bit.sv
../example_uvm.srcs/sim_1/imports/verif/env/agents/adder_4_bit_agent/adder_4_bit_agent_pkg.sv
../example_uvm.srcs/sim_1/imports/verif/env/ref_model/adder_4_bit_ref_model_pkg.sv
../example_uvm.srcs/sim_1/imports/verif/env/top/adder_4_bit_env_pkg.sv
../example_uvm.srcs/sim_1/imports/verif/tests/sequence_lib/src/adder_4_bit_seq_list.sv
../example_uvm.srcs/sim_1/imports/verif/tests/src/adder_4_bit_test_list.sv
../example_uvm.srcs/sim_1/imports/verif/tb/src/adder_4_bit_tb_top.sv
