<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>MSPM0L211X_L112X Driver Library: DL_I2CT_INTERRUPT</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link id="favicon" rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="https://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MSPM0L211X_L112X Driver Library
   &#160;<span id="projectnumber">2.06.00.05</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">DL_I2CT_INTERRUPT<div class="ingroups"><a class="el" href="group___u_n_i_c_o_m_m_i2_c_t.html">Unified Communication Module (UNICOMM) - Inter-Integrated Circuit Target (I2CT)</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for DL_I2CT_INTERRUPT:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group___d_l___i2_c_t___i_n_t_e_r_r_u_p_t.png" border="0" alt="" usemap="#group______d__l______i2__c__t______i__n__t__e__r__r__u__p__t"/>
<map name="group______d__l______i2__c__t______i__n__t__e__r__r__u__p__t" id="group______d__l______i2__c__t______i__n__t__e__r__r__u__p__t">
<area shape="rect" id="node1" href="group___u_n_i_c_o_m_m_i2_c_t.html" title="Unified Communication\l Module (UNICOMM) &#45; Inter\l&#45;Integrated Circuit Target (I2CT)" alt="" coords="5,5,232,61"/>
</map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gab706adbadf62902f8db8b41483426637"><td class="memItemLeft" align="right" valign="top"><a id="gab706adbadf62902f8db8b41483426637"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_c_t___i_n_t_e_r_r_u_p_t.html#gab706adbadf62902f8db8b41483426637">DL_I2CT_INTERRUPT_RX_DONE</a>&#160;&#160;&#160;(UNICOMMI2CT_CPU_INT_IMASK_RXDONE_SET)</td></tr>
<tr class="memdesc:gab706adbadf62902f8db8b41483426637"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Data Interrupt (byte has been received) <br /></td></tr>
<tr class="separator:gab706adbadf62902f8db8b41483426637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1605f8605190a1985b2ed09d8b338c50"><td class="memItemLeft" align="right" valign="top"><a id="ga1605f8605190a1985b2ed09d8b338c50"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_c_t___i_n_t_e_r_r_u_p_t.html#ga1605f8605190a1985b2ed09d8b338c50">DL_I2CT_INTERRUPT_TX_DONE</a>&#160;&#160;&#160;(UNICOMMI2CT_CPU_INT_IMASK_TXDONE_SET)</td></tr>
<tr class="memdesc:ga1605f8605190a1985b2ed09d8b338c50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit Transaction completed Interrupt. <br /></td></tr>
<tr class="separator:ga1605f8605190a1985b2ed09d8b338c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4d5b325accb46d29c428468051e3a6a"><td class="memItemLeft" align="right" valign="top"><a id="gaa4d5b325accb46d29c428468051e3a6a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_c_t___i_n_t_e_r_r_u_p_t.html#gaa4d5b325accb46d29c428468051e3a6a">DL_I2CT_INTERRUPT_RXFIFO_TRIGGER</a>&#160;&#160;&#160;(UNICOMMI2CT_CPU_INT_IMASK_RXTRG_SET)</td></tr>
<tr class="memdesc:gaa4d5b325accb46d29c428468051e3a6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive FIFO Trigger. <br /></td></tr>
<tr class="separator:gaa4d5b325accb46d29c428468051e3a6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2a1cecca31f8cdb1ec7b99c88d81706"><td class="memItemLeft" align="right" valign="top"><a id="gae2a1cecca31f8cdb1ec7b99c88d81706"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_c_t___i_n_t_e_r_r_u_p_t.html#gae2a1cecca31f8cdb1ec7b99c88d81706">DL_I2CT_INTERRUPT_TXFIFO_TRIGGER</a>&#160;&#160;&#160;(UNICOMMI2CT_CPU_INT_IMASK_TXTRG_SET)</td></tr>
<tr class="memdesc:gae2a1cecca31f8cdb1ec7b99c88d81706"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit FIFO Trigger. <br /></td></tr>
<tr class="separator:gae2a1cecca31f8cdb1ec7b99c88d81706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30286302bbf9b72a2922fc60b3eb2fee"><td class="memItemLeft" align="right" valign="top"><a id="ga30286302bbf9b72a2922fc60b3eb2fee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_c_t___i_n_t_e_r_r_u_p_t.html#ga30286302bbf9b72a2922fc60b3eb2fee">DL_I2CT_INTERRUPT_RXFIFO_FULL</a>&#160;&#160;&#160;(UNICOMMI2CT_CPU_INT_IMASK_RXFULL_SET)</td></tr>
<tr class="memdesc:ga30286302bbf9b72a2922fc60b3eb2fee"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX FIFO full. <br /></td></tr>
<tr class="separator:ga30286302bbf9b72a2922fc60b3eb2fee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71a0ced8d236833ef33155e01dd1ea2d"><td class="memItemLeft" align="right" valign="top"><a id="ga71a0ced8d236833ef33155e01dd1ea2d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_c_t___i_n_t_e_r_r_u_p_t.html#ga71a0ced8d236833ef33155e01dd1ea2d">DL_I2CT_INTERRUPT_TXFIFO_EMPTY</a>&#160;&#160;&#160;(UNICOMMI2CT_CPU_INT_IMASK_TXEMPTY_SET)</td></tr>
<tr class="memdesc:ga71a0ced8d236833ef33155e01dd1ea2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX FIFO empty. All data in Transmit FIFO shifted out and transmit goes into idle mode. <br /></td></tr>
<tr class="separator:ga71a0ced8d236833ef33155e01dd1ea2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04eb6a091ce530747a1df8a21397d4c5"><td class="memItemLeft" align="right" valign="top"><a id="ga04eb6a091ce530747a1df8a21397d4c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_c_t___i_n_t_e_r_r_u_p_t.html#ga04eb6a091ce530747a1df8a21397d4c5">DL_I2CT_INTERRUPT_START</a>&#160;&#160;&#160;(UNICOMMI2CT_CPU_INT_IMASK_START_SET)</td></tr>
<tr class="memdesc:ga04eb6a091ce530747a1df8a21397d4c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start Condition detected. <br /></td></tr>
<tr class="separator:ga04eb6a091ce530747a1df8a21397d4c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2494616243845df39d17db3639f1111"><td class="memItemLeft" align="right" valign="top"><a id="gaa2494616243845df39d17db3639f1111"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_c_t___i_n_t_e_r_r_u_p_t.html#gaa2494616243845df39d17db3639f1111">DL_I2CT_INTERRUPT_STOP</a>&#160;&#160;&#160;(UNICOMMI2CT_CPU_INT_IMASK_STOP_SET)</td></tr>
<tr class="memdesc:gaa2494616243845df39d17db3639f1111"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop Condition detected. <br /></td></tr>
<tr class="separator:gaa2494616243845df39d17db3639f1111"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9747b16ee70c7832e26a562ae1d2f07a"><td class="memItemLeft" align="right" valign="top"><a id="ga9747b16ee70c7832e26a562ae1d2f07a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_c_t___i_n_t_e_r_r_u_p_t.html#ga9747b16ee70c7832e26a562ae1d2f07a">DL_I2CT_INTERRUPT_GENERAL_CALL</a>&#160;&#160;&#160;(UNICOMMI2CT_CPU_INT_IMASK_GENCALL_SET)</td></tr>
<tr class="memdesc:ga9747b16ee70c7832e26a562ae1d2f07a"><td class="mdescLeft">&#160;</td><td class="mdescRight">General Call Interrupt. <br /></td></tr>
<tr class="separator:ga9747b16ee70c7832e26a562ae1d2f07a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf59bf27514d2b784211fb68dd02bac2"><td class="memItemLeft" align="right" valign="top"><a id="gabf59bf27514d2b784211fb68dd02bac2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_c_t___i_n_t_e_r_r_u_p_t.html#gabf59bf27514d2b784211fb68dd02bac2">DL_I2CT_INTERRUPT_EVENT1_DMA_DONE</a>&#160;&#160;&#160;(UNICOMMI2CT_CPU_INT_IMASK_DMA_DONE_TX_SET)</td></tr>
<tr class="memdesc:gabf59bf27514d2b784211fb68dd02bac2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Done on Event 1 Publisher. <br /></td></tr>
<tr class="separator:gabf59bf27514d2b784211fb68dd02bac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0237c9e40f2cb76afdb28c01f3eeda69"><td class="memItemLeft" align="right" valign="top"><a id="ga0237c9e40f2cb76afdb28c01f3eeda69"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_c_t___i_n_t_e_r_r_u_p_t.html#ga0237c9e40f2cb76afdb28c01f3eeda69">DL_I2CT_INTERRUPT_EVENT2_DMA_DONE</a>&#160;&#160;&#160;(UNICOMMI2CT_CPU_INT_IMASK_DMA_DONE_RX_SET)</td></tr>
<tr class="memdesc:ga0237c9e40f2cb76afdb28c01f3eeda69"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Done on Event 2 Publisher. <br /></td></tr>
<tr class="separator:ga0237c9e40f2cb76afdb28c01f3eeda69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cd3720513a9e9b220271f1423d0fedd"><td class="memItemLeft" align="right" valign="top"><a id="ga2cd3720513a9e9b220271f1423d0fedd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_c_t___i_n_t_e_r_r_u_p_t.html#ga2cd3720513a9e9b220271f1423d0fedd">DL_I2CT_INTERRUPT_PEC_RX_ERROR</a>&#160;&#160;&#160;(UNICOMMI2CT_CPU_INT_IMASK_PEC_RX_ERR_SET)</td></tr>
<tr class="memdesc:ga2cd3720513a9e9b220271f1423d0fedd"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMBus/PMBus PEC Receive Error Interrupt. <br /></td></tr>
<tr class="separator:ga2cd3720513a9e9b220271f1423d0fedd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f0169df0ad0f0426b8d0282821f4ebd"><td class="memItemLeft" align="right" valign="top"><a id="ga5f0169df0ad0f0426b8d0282821f4ebd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_c_t___i_n_t_e_r_r_u_p_t.html#ga5f0169df0ad0f0426b8d0282821f4ebd">DL_I2CT_INTERRUPT_TXFIFO_UNDERFLOW</a>&#160;&#160;&#160;(UNICOMMI2CT_CPU_INT_IMASK_TX_UNFL_SET)</td></tr>
<tr class="memdesc:ga5f0169df0ad0f0426b8d0282821f4ebd"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX FIFO Underflow Interrupt. <br /></td></tr>
<tr class="separator:ga5f0169df0ad0f0426b8d0282821f4ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0e17b4c99299c12a89c8341efe7705e"><td class="memItemLeft" align="right" valign="top"><a id="gac0e17b4c99299c12a89c8341efe7705e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_c_t___i_n_t_e_r_r_u_p_t.html#gac0e17b4c99299c12a89c8341efe7705e">DL_I2CT_INTERRUPT_RXFIFO_OVERFLOW</a>&#160;&#160;&#160;(UNICOMMI2CT_CPU_INT_IMASK_RX_OVFL_SET)</td></tr>
<tr class="memdesc:gac0e17b4c99299c12a89c8341efe7705e"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX FIFO Overflow Interrupt. <br /></td></tr>
<tr class="separator:gac0e17b4c99299c12a89c8341efe7705e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8c7c4f14d103423fae384930276cab8"><td class="memItemLeft" align="right" valign="top"><a id="gab8c7c4f14d103423fae384930276cab8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_c_t___i_n_t_e_r_r_u_p_t.html#gab8c7c4f14d103423fae384930276cab8">DL_I2CT_INTERRUPT_ARBITRATION_LOST</a>&#160;&#160;&#160;(UNICOMMI2CT_CPU_INT_IMASK_ARBLOST_SET)</td></tr>
<tr class="memdesc:gab8c7c4f14d103423fae384930276cab8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Arbitration Lost Interrupt. <br /></td></tr>
<tr class="separator:gab8c7c4f14d103423fae384930276cab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4bc521737e2d67ac951e300aaeda555"><td class="memItemLeft" align="right" valign="top"><a id="gab4bc521737e2d67ac951e300aaeda555"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_c_t___i_n_t_e_r_r_u_p_t.html#gab4bc521737e2d67ac951e300aaeda555">DL_I2CT_INTERRUPT_OVERFLOW</a>&#160;&#160;&#160;(UNICOMMI2CT_CPU_INT_IMASK_RX_OVFL_SET)</td></tr>
<tr class="memdesc:gab4bc521737e2d67ac951e300aaeda555"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Overflow Interrupt. Occurs when START or STOP interrupts overflow (i.e. occurs twice without being serviced) <br /></td></tr>
<tr class="separator:gab4bc521737e2d67ac951e300aaeda555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga853ece4856919fae562e1e37627cf384"><td class="memItemLeft" align="right" valign="top"><a id="ga853ece4856919fae562e1e37627cf384"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_c_t___i_n_t_e_r_r_u_p_t.html#ga853ece4856919fae562e1e37627cf384">DL_I2CT_INTERRUPT_TIMEOUT_A</a>&#160;&#160;&#160;(UNICOMMI2CT_CPU_INT_IMASK_TIMEOUTA_SET)</td></tr>
<tr class="memdesc:ga853ece4856919fae562e1e37627cf384"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timeout A Interrupt. <br /></td></tr>
<tr class="separator:ga853ece4856919fae562e1e37627cf384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6d148bf43121bd00ad09c6b88547ecb"><td class="memItemLeft" align="right" valign="top"><a id="gac6d148bf43121bd00ad09c6b88547ecb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_c_t___i_n_t_e_r_r_u_p_t.html#gac6d148bf43121bd00ad09c6b88547ecb">DL_I2CT_INTERRUPT_TIMEOUT_B</a>&#160;&#160;&#160;(UNICOMMI2CT_CPU_INT_IMASK_TIMEOUTB_SET)</td></tr>
<tr class="memdesc:gac6d148bf43121bd00ad09c6b88547ecb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timeout B Interrupt. <br /></td></tr>
<tr class="separator:gac6d148bf43121bd00ad09c6b88547ecb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
  <a href="https://www.ti.com/corp/docs/legal/copyright.shtml">© Copyright 1995-2025</a>, Texas Instruments Incorporated. All rights reserved. <br/>
  <a href="https://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="https://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="https://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="https://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
</small>
</body>
</html>
