

================================================================
== Vivado HLS Report for 'Filter2D'
================================================================
* Date:           Wed Jun 26 10:06:01 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        sobel_hls
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.049|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  930659|  930659|  930659|  930659|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |               |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |- loop_height  |  930658|  930658|      1289|          -|          -|   722|    no    |
        | + loop_width  |    1286|    1286|         6|          1|          1|  1282|    yes   |
        +---------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      2|       -|      -|
|Expression       |        -|      0|       0|    790|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|     90|
|Memory           |        3|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    111|
|Register         |        0|      -|     483|     64|
+-----------------+---------+-------+--------+-------+
|Total            |        3|      2|     483|   1055|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|   ~0  |   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +--------------------------+----------------------+---------+-------+---+----+
    |sobel_hls_mux_32_hbi_U54  |sobel_hls_mux_32_hbi  |        0|      0|  0|  15|
    |sobel_hls_mux_32_hbi_U55  |sobel_hls_mux_32_hbi  |        0|      0|  0|  15|
    |sobel_hls_mux_32_hbi_U56  |sobel_hls_mux_32_hbi  |        0|      0|  0|  15|
    |sobel_hls_mux_32_hbi_U57  |sobel_hls_mux_32_hbi  |        0|      0|  0|  15|
    |sobel_hls_mux_32_hbi_U58  |sobel_hls_mux_32_hbi  |        0|      0|  0|  15|
    |sobel_hls_mux_32_hbi_U59  |sobel_hls_mux_32_hbi  |        0|      0|  0|  15|
    +--------------------------+----------------------+---------+-------+---+----+
    |Total                     |                      |        0|      0|  0|  90|
    +--------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |sobel_hls_mac_mulpcA_U60  |sobel_hls_mac_mulpcA  | i0 + i1 * i2 |
    |sobel_hls_mac_mulqcK_U61  |sobel_hls_mac_mulqcK  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |k_buf_0_val_3_U  |Filter2D_1_k_buf_eOg  |        1|  0|   0|  1280|    8|     1|        10240|
    |k_buf_0_val_4_U  |Filter2D_1_k_buf_eOg  |        1|  0|   0|  1280|    8|     1|        10240|
    |k_buf_0_val_5_U  |Filter2D_1_k_buf_eOg  |        1|  0|   0|  1280|    8|     1|        10240|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                      |        3|  0|   0|  3840|   24|     3|        30720|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |r_V_50_1_2_fu_1072_p2              |     *    |      0|  0|  41|           4|           8|
    |r_V_50_1_fu_1047_p2                |     *    |      0|  0|  41|           3|           8|
    |r_V_50_2_1_fu_1104_p2              |     *    |      0|  0|  41|           3|           8|
    |r_V_50_2_fu_1091_p2                |     *    |      0|  0|  41|           2|           8|
    |ImagLoc_x_fu_692_p2                |     +    |      0|  0|  12|           2|          12|
    |i_V_fu_378_p2                      |     +    |      0|  0|  14|          10|           1|
    |j_V_fu_670_p2                      |     +    |      0|  0|  13|          11|           1|
    |p_Val2_1_fu_1192_p2                |     +    |      0|  0|   8|           8|           8|
    |p_Val2_s_fu_1174_p2                |     +    |      0|  0|   8|          12|          12|
    |p_assign_6_1_fu_510_p2             |     +    |      0|  0|  13|           3|          11|
    |p_assign_6_2_fu_536_p2             |     +    |      0|  0|  13|           3|          11|
    |sum_V_1_1_fu_1063_p2               |     +    |      0|  0|  12|          12|          12|
    |tmp3_fu_1167_p2                    |     +    |      0|  0|   8|          12|          12|
    |tmp4_fu_1126_p2                    |     +    |      0|  0|  13|          11|          11|
    |tmp5_fu_1116_p2                    |     +    |      0|  0|  14|          10|          10|
    |tmp6_fu_1132_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp7_fu_1188_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp8_fu_1138_p2                    |     +    |      0|  0|  15|           8|           8|
    |tmp_31_fu_622_p2                   |     +    |      0|  0|  10|           1|           2|
    |tmp_38_fu_1081_p2                  |     +    |      0|  0|   8|           8|           8|
    |tmp_42_cast_fu_440_p2              |     +    |      0|  0|  10|           2|           2|
    |tmp_7_fu_434_p2                    |     +    |      0|  0|  13|           2|          11|
    |p_assign_1_fu_732_p2               |     -    |      0|  0|  12|           1|          12|
    |p_assign_2_fu_756_p2               |     -    |      0|  0|  12|          12|          12|
    |p_assign_7_fu_480_p2               |     -    |      0|  0|  13|           1|          11|
    |p_assign_8_fu_504_p2               |     -    |      0|  0|  12|           3|           2|
    |r_V_s_fu_1001_p2                   |     -    |      0|  0|  15|           1|           9|
    |tmp_62_fu_590_p2                   |     -    |      0|  0|  12|           3|           2|
    |ap_block_pp0                       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage0_iter5   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1003                  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter1_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state5_pp0_iter2_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op138_load_state4     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op156_load_state5     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op159_read_state5     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op160_store_state5    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op162_store_state5    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op168_store_state5    |    and   |      0|  0|   2|           1|           1|
    |or_cond_i496_i_fu_466_p2           |    and   |      0|  0|   2|           1|           1|
    |or_cond_i_fu_809_p2                |    and   |      0|  0|   2|           1|           1|
    |or_cond_i_i_fu_718_p2              |    and   |      0|  0|   2|           1|           1|
    |overflow_fu_1219_p2                |    and   |      0|  0|   2|           1|           1|
    |sel_tmp8_fu_786_p2                 |    and   |      0|  0|   2|           1|           1|
    |exitcond460_i_fu_664_p2            |   icmp   |      0|  0|  13|          11|          11|
    |exitcond461_i_fu_372_p2            |   icmp   |      0|  0|  13|          10|          10|
    |icmp2_fu_686_p2                    |   icmp   |      0|  0|  13|          10|           1|
    |icmp_fu_406_p2                     |   icmp   |      0|  0|  13|           9|           1|
    |not_i_i_fu_1213_p2                 |   icmp   |      0|  0|   9|           4|           1|
    |tmp_10_fu_460_p2                   |   icmp   |      0|  0|  13|          11|          10|
    |tmp_13_fu_498_p2                   |   icmp   |      0|  0|  13|          11|          10|
    |tmp_18_fu_712_p2                   |   icmp   |      0|  0|  13|          12|          11|
    |tmp_20_fu_750_p2                   |   icmp   |      0|  0|  13|          12|          11|
    |tmp_2_fu_412_p2                    |   icmp   |      0|  0|  13|          10|           1|
    |tmp_328_1_fu_418_p2                |   icmp   |      0|  0|  13|          10|           1|
    |tmp_3_fu_424_p2                    |   icmp   |      0|  0|  13|          10|          10|
    |tmp_s_fu_384_p2                    |   icmp   |      0|  0|  13|          10|          10|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter2   |    or    |      0|  0|   2|           1|           1|
    |brmerge_fu_804_p2                  |    or    |      0|  0|   2|           1|           1|
    |sel_tmp7_fu_780_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_1_i_i_fu_1233_p2               |    or    |      0|  0|   2|           1|           1|
    |col_buf_0_val_0_0_fu_858_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_1_0_fu_876_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_2_0_fu_894_p3        |  select  |      0|  0|   8|           1|           8|
    |p_Val2_6_fu_1239_p3                |  select  |      0|  0|   8|           1|           8|
    |p_assign_3_fu_762_p3               |  select  |      0|  0|  12|           1|          12|
    |p_mux_i_i_cast_fu_1225_p3          |  select  |      0|  0|   2|           1|           2|
    |p_p2_i497_i_fu_486_p3              |  select  |      0|  0|  11|           1|          11|
    |p_p2_i497_i_p_assign_8_fu_562_p3   |  select  |      0|  0|   2|           1|           2|
    |p_p2_i_i_fu_738_p3                 |  select  |      0|  0|  12|           1|          12|
    |src_kernel_win_0_va_23_fu_948_p3   |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_24_fu_966_p3   |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_25_fu_984_p3   |  select  |      0|  0|   8|           1|           8|
    |tmp_29_fu_608_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_33_fu_646_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_36_fu_600_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_37_fu_638_p3                   |  select  |      0|  0|   2|           1|           2|
    |x_fu_792_p3                        |  select  |      0|  0|  13|           1|          13|
    |y_fu_570_p3                        |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |col_assign_3_t_fu_824_p2           |    xor   |      0|  0|   2|           2|           2|
    |rev3_fu_706_p2                     |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_454_p2                      |    xor   |      0|  0|   2|           1|           2|
    |row_assign_10_0_t_fu_578_p2        |    xor   |      0|  0|   2|           2|           2|
    |row_assign_10_1_t_fu_616_p2        |    xor   |      0|  0|   2|           2|           2|
    |row_assign_10_2_t_fu_654_p2        |    xor   |      0|  0|   2|           2|           2|
    |tmp_18_not_fu_774_p2               |    xor   |      0|  0|   2|           1|           2|
    |tmp_27_fu_584_p2                   |    xor   |      0|  0|   3|           2|           3|
    |tmp_284_0_not_fu_390_p2            |    xor   |      0|  0|   2|           1|           2|
    |tmp_64_fu_628_p2                   |    xor   |      0|  0|   2|           2|           2|
    |tmp_i_i_fu_1207_p2                 |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 790|         351|         480|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter3    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5    |   9|          2|    1|          2|
    |k_buf_0_val_4_d1           |  15|          3|    8|         24|
    |k_buf_0_val_5_d1           |  15|          3|    8|         24|
    |p_dst_data_stream_V_blk_n  |   9|          2|    1|          2|
    |p_src_data_stream_V_blk_n  |   9|          2|    1|          2|
    |t_V_2_reg_333              |   9|          2|   11|         22|
    |t_V_reg_322                |   9|          2|   10|         20|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 111|         23|   42|        103|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |brmerge_reg_1444                    |   1|   0|    1|          0|
    |brmerge_reg_1444_pp0_iter1_reg      |   1|   0|    1|          0|
    |col_assign_3_t_reg_1461             |   2|   0|    2|          0|
    |exitcond460_i_reg_1421              |   1|   0|    1|          0|
    |i_V_reg_1372                        |  10|   0|   10|          0|
    |icmp_reg_1386                       |   1|   0|    1|          0|
    |k_buf_0_val_3_addr_reg_1455         |  11|   0|   11|          0|
    |k_buf_0_val_4_addr_reg_1468         |  11|   0|   11|          0|
    |k_buf_0_val_5_addr_reg_1474         |  11|   0|   11|          0|
    |or_cond_i_i_reg_1430                |   1|   0|    1|          0|
    |or_cond_i_i_reg_1430_pp0_iter1_reg  |   1|   0|    1|          0|
    |or_cond_i_reg_1451                  |   1|   0|    1|          0|
    |p_Val2_6_reg_1533                   |   8|   0|    8|          0|
    |r_V_50_1_2_reg_1508                 |  12|   0|   12|          0|
    |right_border_buf_0_14_fu_188        |   8|   0|    8|          0|
    |right_border_buf_0_15_fu_192        |   8|   0|    8|          0|
    |right_border_buf_0_16_fu_196        |   8|   0|    8|          0|
    |right_border_buf_0_17_fu_200        |   8|   0|    8|          0|
    |right_border_buf_0_18_fu_204        |   8|   0|    8|          0|
    |right_border_buf_0_s_fu_184         |   8|   0|    8|          0|
    |row_assign_10_0_t_reg_1406          |   2|   0|    2|          0|
    |row_assign_10_1_t_reg_1411          |   2|   0|    2|          0|
    |row_assign_10_2_t_reg_1416          |   2|   0|    2|          0|
    |src_kernel_win_0_va_18_fu_164       |   8|   0|    8|          0|
    |src_kernel_win_0_va_19_fu_168       |   8|   0|    8|          0|
    |src_kernel_win_0_va_20_fu_172       |   8|   0|    8|          0|
    |src_kernel_win_0_va_21_fu_176       |   8|   0|    8|          0|
    |src_kernel_win_0_va_22_fu_180       |   8|   0|    8|          0|
    |src_kernel_win_0_va_23_reg_1480     |   8|   0|    8|          0|
    |src_kernel_win_0_va_24_reg_1487     |   8|   0|    8|          0|
    |src_kernel_win_0_va_25_reg_1493     |   8|   0|    8|          0|
    |src_kernel_win_0_va_fu_160          |   8|   0|    8|          0|
    |sum_V_0_1_reg_1498                  |  11|   0|   11|          0|
    |sum_V_1_1_reg_1503                  |  12|   0|   12|          0|
    |t_V_2_reg_333                       |  11|   0|   11|          0|
    |t_V_reg_322                         |  10|   0|   10|          0|
    |tmp4_reg_1518                       |  11|   0|   11|          0|
    |tmp6_reg_1523                       |   8|   0|    8|          0|
    |tmp8_reg_1528                       |   8|   0|    8|          0|
    |tmp_284_0_not_reg_1381              |   1|   0|    1|          0|
    |tmp_2_reg_1391                      |   1|   0|    1|          0|
    |tmp_328_1_reg_1395                  |   1|   0|    1|          0|
    |tmp_369_0_1_cast_reg_1338           |  10|   0|   10|          0|
    |tmp_369_0_2_cast_reg_1343           |  10|   0|   10|          0|
    |tmp_369_1_2_cast_reg_1353           |   4|   0|   12|          8|
    |tmp_369_1_cast_reg_1348             |  11|   0|   11|          0|
    |tmp_369_2_1_cast_reg_1363           |   3|   0|   11|          8|
    |tmp_369_2_cast_reg_1358             |  10|   0|   10|          0|
    |tmp_3_reg_1399                      |   1|   0|    1|          0|
    |tmp_69_reg_1439                     |   2|   0|    2|          0|
    |tmp_75_reg_1513                     |   8|   0|    8|          0|
    |tmp_s_reg_1377                      |   1|   0|    1|          0|
    |x_reg_1434                          |  13|   0|   13|          0|
    |exitcond460_i_reg_1421              |  64|  32|    1|          0|
    |or_cond_i_reg_1451                  |  64|  32|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 483|  64|  373|         16|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-----------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_done                      | out |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |         Filter2D        | return value |
|p_src_data_stream_V_dout     |  in |    8|   ap_fifo  |   p_src_data_stream_V   |    pointer   |
|p_src_data_stream_V_empty_n  |  in |    1|   ap_fifo  |   p_src_data_stream_V   |    pointer   |
|p_src_data_stream_V_read     | out |    1|   ap_fifo  |   p_src_data_stream_V   |    pointer   |
|p_dst_data_stream_V_din      | out |    8|   ap_fifo  |   p_dst_data_stream_V   |    pointer   |
|p_dst_data_stream_V_full_n   |  in |    1|   ap_fifo  |   p_dst_data_stream_V   |    pointer   |
|p_dst_data_stream_V_write    | out |    1|   ap_fifo  |   p_dst_data_stream_V   |    pointer   |
|p_kernel_val_0_V_1_read      |  in |    2|   ap_none  | p_kernel_val_0_V_1_read |    scalar    |
|p_kernel_val_0_V_2_read      |  in |    2|   ap_none  | p_kernel_val_0_V_2_read |    scalar    |
|p_kernel_val_1_V_0_read      |  in |    3|   ap_none  | p_kernel_val_1_V_0_read |    scalar    |
|p_kernel_val_1_V_2_read      |  in |    4|   ap_none  | p_kernel_val_1_V_2_read |    scalar    |
|p_kernel_val_2_V_0_read      |  in |    2|   ap_none  | p_kernel_val_2_V_0_read |    scalar    |
|p_kernel_val_2_V_1_read      |  in |    3|   ap_none  | p_kernel_val_2_V_1_read |    scalar    |
+-----------------------------+-----+-----+------------+-------------------------+--------------+

