#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x57b61bf6c6b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x57b61bf98d10 .scope module, "tb" "tb" 3 66;
 .timescale -12 -12;
L_0x57b61bfa3260 .functor NOT 1, L_0x57b61bfc7ea0, C4<0>, C4<0>, C4<0>;
L_0x57b61bfc7c80 .functor XOR 2, L_0x57b61bfc7a00, L_0x57b61bfc7be0, C4<00>, C4<00>;
L_0x57b61bfc7d90 .functor XOR 2, L_0x57b61bfc7c80, L_0x57b61bfc7cf0, C4<00>, C4<00>;
v0x57b61bfc5620_0 .net *"_ivl_10", 1 0, L_0x57b61bfc7cf0;  1 drivers
v0x57b61bfc5720_0 .net *"_ivl_12", 1 0, L_0x57b61bfc7d90;  1 drivers
v0x57b61bfc5800_0 .net *"_ivl_2", 1 0, L_0x57b61bfc7940;  1 drivers
v0x57b61bfc58c0_0 .net *"_ivl_4", 1 0, L_0x57b61bfc7a00;  1 drivers
v0x57b61bfc59a0_0 .net *"_ivl_6", 1 0, L_0x57b61bfc7be0;  1 drivers
v0x57b61bfc5a80_0 .net *"_ivl_8", 1 0, L_0x57b61bfc7c80;  1 drivers
v0x57b61bfc5b60_0 .var "clk", 0 0;
v0x57b61bfc5c00_0 .net "p1a", 0 0, v0x57b61bfc0530_0;  1 drivers
v0x57b61bfc5ca0_0 .net "p1b", 0 0, v0x57b61bfc05f0_0;  1 drivers
v0x57b61bfc5dd0_0 .net "p1c", 0 0, v0x57b61bfc0690_0;  1 drivers
v0x57b61bfc5e70_0 .net "p1d", 0 0, v0x57b61bfc0730_0;  1 drivers
v0x57b61bfc5f10_0 .net "p1y_dut", 0 0, L_0x57b61bfc7760;  1 drivers
v0x57b61bfc5fe0_0 .net "p1y_ref", 0 0, L_0x57b61bfc6b60;  1 drivers
v0x57b61bfc60b0_0 .net "p2a", 0 0, v0x57b61bfc0820_0;  1 drivers
v0x57b61bfc6150_0 .net "p2b", 0 0, v0x57b61bfc08c0_0;  1 drivers
v0x57b61bfc61f0_0 .net "p2c", 0 0, v0x57b61bfc0960_0;  1 drivers
v0x57b61bfc6290_0 .net "p2d", 0 0, v0x57b61bfc0a30_0;  1 drivers
v0x57b61bfc6440_0 .net "p2y_dut", 0 0, L_0x57b61bfc7860;  1 drivers
v0x57b61bfc6510_0 .net "p2y_ref", 0 0, L_0x57b61bfc6ca0;  1 drivers
v0x57b61bfc65e0_0 .var/2u "stats1", 223 0;
v0x57b61bfc6680_0 .var/2u "strobe", 0 0;
v0x57b61bfc6720_0 .net "tb_match", 0 0, L_0x57b61bfc7ea0;  1 drivers
v0x57b61bfc67c0_0 .net "tb_mismatch", 0 0, L_0x57b61bfa3260;  1 drivers
v0x57b61bfc6860_0 .net "wavedrom_enable", 0 0, v0x57b61bfc0b90_0;  1 drivers
v0x57b61bfc6930_0 .net "wavedrom_title", 511 0, v0x57b61bfc0c30_0;  1 drivers
L_0x57b61bfc7940 .concat [ 1 1 0 0], L_0x57b61bfc6ca0, L_0x57b61bfc6b60;
L_0x57b61bfc7a00 .concat [ 1 1 0 0], L_0x57b61bfc6ca0, L_0x57b61bfc6b60;
L_0x57b61bfc7be0 .concat [ 1 1 0 0], L_0x57b61bfc7860, L_0x57b61bfc7760;
L_0x57b61bfc7cf0 .concat [ 1 1 0 0], L_0x57b61bfc6ca0, L_0x57b61bfc6b60;
L_0x57b61bfc7ea0 .cmp/eeq 2, L_0x57b61bfc7940, L_0x57b61bfc7d90;
S_0x57b61bf98470 .scope module, "good1" "reference_module" 3 123, 3 4 0, S_0x57b61bf98d10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "p1a";
    .port_info 1 /INPUT 1 "p1b";
    .port_info 2 /INPUT 1 "p1c";
    .port_info 3 /INPUT 1 "p1d";
    .port_info 4 /OUTPUT 1 "p1y";
    .port_info 5 /INPUT 1 "p2a";
    .port_info 6 /INPUT 1 "p2b";
    .port_info 7 /INPUT 1 "p2c";
    .port_info 8 /INPUT 1 "p2d";
    .port_info 9 /OUTPUT 1 "p2y";
v0x57b61bfa3400_0 .net *"_ivl_0", 3 0, L_0x57b61bfc6a60;  1 drivers
v0x57b61bfa34a0_0 .net *"_ivl_4", 3 0, L_0x57b61bfc6c00;  1 drivers
v0x57b61bfbf1d0_0 .net "p1a", 0 0, v0x57b61bfc0530_0;  alias, 1 drivers
v0x57b61bfbf270_0 .net "p1b", 0 0, v0x57b61bfc05f0_0;  alias, 1 drivers
v0x57b61bfbf330_0 .net "p1c", 0 0, v0x57b61bfc0690_0;  alias, 1 drivers
v0x57b61bfbf440_0 .net "p1d", 0 0, v0x57b61bfc0730_0;  alias, 1 drivers
v0x57b61bfbf500_0 .net "p1y", 0 0, L_0x57b61bfc6b60;  alias, 1 drivers
v0x57b61bfbf5c0_0 .net "p2a", 0 0, v0x57b61bfc0820_0;  alias, 1 drivers
v0x57b61bfbf680_0 .net "p2b", 0 0, v0x57b61bfc08c0_0;  alias, 1 drivers
v0x57b61bfbf740_0 .net "p2c", 0 0, v0x57b61bfc0960_0;  alias, 1 drivers
v0x57b61bfbf800_0 .net "p2d", 0 0, v0x57b61bfc0a30_0;  alias, 1 drivers
v0x57b61bfbf8c0_0 .net "p2y", 0 0, L_0x57b61bfc6ca0;  alias, 1 drivers
L_0x57b61bfc6a60 .concat [ 1 1 1 1], v0x57b61bfc0730_0, v0x57b61bfc0690_0, v0x57b61bfc05f0_0, v0x57b61bfc0530_0;
L_0x57b61bfc6b60 .reduce/nand L_0x57b61bfc6a60;
L_0x57b61bfc6c00 .concat [ 1 1 1 1], v0x57b61bfc0a30_0, v0x57b61bfc0960_0, v0x57b61bfc08c0_0, v0x57b61bfc0820_0;
L_0x57b61bfc6ca0 .reduce/nand L_0x57b61bfc6c00;
S_0x57b61bfbfac0 .scope module, "stim1" "stimulus_gen" 3 112, 3 23 0, S_0x57b61bf98d10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "p1a";
    .port_info 2 /OUTPUT 1 "p1b";
    .port_info 3 /OUTPUT 1 "p1c";
    .port_info 4 /OUTPUT 1 "p1d";
    .port_info 5 /OUTPUT 1 "p2a";
    .port_info 6 /OUTPUT 1 "p2b";
    .port_info 7 /OUTPUT 1 "p2c";
    .port_info 8 /OUTPUT 1 "p2d";
    .port_info 9 /OUTPUT 512 "wavedrom_title";
    .port_info 10 /OUTPUT 1 "wavedrom_enable";
v0x57b61bfc0470_0 .net "clk", 0 0, v0x57b61bfc5b60_0;  1 drivers
v0x57b61bfc0530_0 .var "p1a", 0 0;
v0x57b61bfc05f0_0 .var "p1b", 0 0;
v0x57b61bfc0690_0 .var "p1c", 0 0;
v0x57b61bfc0730_0 .var "p1d", 0 0;
v0x57b61bfc0820_0 .var "p2a", 0 0;
v0x57b61bfc08c0_0 .var "p2b", 0 0;
v0x57b61bfc0960_0 .var "p2c", 0 0;
v0x57b61bfc0a30_0 .var "p2d", 0 0;
v0x57b61bfc0b90_0 .var "wavedrom_enable", 0 0;
v0x57b61bfc0c30_0 .var "wavedrom_title", 511 0;
S_0x57b61bfbfc70 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 45, 3 45 0, S_0x57b61bfbfac0;
 .timescale -12 -12;
v0x57b61bfbfeb0_0 .var/2s "count", 31 0;
E_0x57b61bf803f0/0 .event negedge, v0x57b61bfc0470_0;
E_0x57b61bf803f0/1 .event posedge, v0x57b61bfc0470_0;
E_0x57b61bf803f0 .event/or E_0x57b61bf803f0/0, E_0x57b61bf803f0/1;
E_0x57b61bf80680 .event posedge, v0x57b61bfc0470_0;
S_0x57b61bfbffb0 .scope task, "wavedrom_start" "wavedrom_start" 3 36, 3 36 0, S_0x57b61bfbfac0;
 .timescale -12 -12;
v0x57b61bfc01b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x57b61bfc0290 .scope task, "wavedrom_stop" "wavedrom_stop" 3 39, 3 39 0, S_0x57b61bfbfac0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x57b61bfc0d50 .scope module, "top_module1" "top_module" 3 135, 4 1 0, S_0x57b61bf98d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p1a";
    .port_info 1 /INPUT 1 "p1b";
    .port_info 2 /INPUT 1 "p1c";
    .port_info 3 /INPUT 1 "p1d";
    .port_info 4 /OUTPUT 1 "p1y";
    .port_info 5 /INPUT 1 "p2a";
    .port_info 6 /INPUT 1 "p2b";
    .port_info 7 /INPUT 1 "p2c";
    .port_info 8 /INPUT 1 "p2d";
    .port_info 9 /OUTPUT 1 "p2y";
L_0x57b61bfc7760 .functor NOT 1, L_0x57b61bfc7090, C4<0>, C4<0>, C4<0>;
L_0x57b61bfc7860 .functor NOT 1, L_0x57b61bfc7660, C4<0>, C4<0>, C4<0>;
v0x57b61bfc45f0_0 .net "nand1_out", 0 0, L_0x57b61bfc7090;  1 drivers
v0x57b61bfc46b0_0 .net "nand2_out", 0 0, L_0x57b61bfc7660;  1 drivers
v0x57b61bfc4750_0 .net "p1a", 0 0, v0x57b61bfc0530_0;  alias, 1 drivers
v0x57b61bfc48b0_0 .net "p1b", 0 0, v0x57b61bfc05f0_0;  alias, 1 drivers
v0x57b61bfc49e0_0 .net "p1c", 0 0, v0x57b61bfc0690_0;  alias, 1 drivers
v0x57b61bfc4b10_0 .net "p1d", 0 0, v0x57b61bfc0730_0;  alias, 1 drivers
v0x57b61bfc4c40_0 .net "p1y", 0 0, L_0x57b61bfc7760;  alias, 1 drivers
v0x57b61bfc4ce0_0 .net "p2a", 0 0, v0x57b61bfc0820_0;  alias, 1 drivers
v0x57b61bfc4e10_0 .net "p2b", 0 0, v0x57b61bfc08c0_0;  alias, 1 drivers
v0x57b61bfc4fd0_0 .net "p2c", 0 0, v0x57b61bfc0960_0;  alias, 1 drivers
v0x57b61bfc5100_0 .net "p2d", 0 0, v0x57b61bfc0a30_0;  alias, 1 drivers
v0x57b61bfc5230_0 .net "p2y", 0 0, L_0x57b61bfc7860;  alias, 1 drivers
S_0x57b61bfc1010 .scope module, "nand1" "nand4" 4 19, 4 40 0, S_0x57b61bfc0d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x57b61bfc7090 .functor BUFZ 1, L_0x57b61bfc7000, C4<0>, C4<0>, C4<0>;
v0x57b61bfc2450_0 .net "a", 0 0, v0x57b61bfc0530_0;  alias, 1 drivers
v0x57b61bfc24f0_0 .net "b", 0 0, v0x57b61bfc05f0_0;  alias, 1 drivers
v0x57b61bfc25b0_0 .net "c", 0 0, v0x57b61bfc0690_0;  alias, 1 drivers
v0x57b61bfc2680_0 .net "d", 0 0, v0x57b61bfc0730_0;  alias, 1 drivers
v0x57b61bfc2720_0 .net "nand1_out", 0 0, L_0x57b61bfc6d70;  1 drivers
v0x57b61bfc2860_0 .net "nand2_out", 0 0, L_0x57b61bfc6e50;  1 drivers
v0x57b61bfc2950_0 .net "nand3_out", 0 0, L_0x57b61bfc7000;  1 drivers
v0x57b61bfc29f0_0 .net "y", 0 0, L_0x57b61bfc7090;  alias, 1 drivers
S_0x57b61bfc1220 .scope module, "nand1" "nand2" 4 52, 4 74 0, S_0x57b61bfc1010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x57b61bf8a360 .functor AND 1, v0x57b61bfc0530_0, v0x57b61bfc05f0_0, C4<1>, C4<1>;
L_0x57b61bfc6d70 .functor NOT 1, L_0x57b61bf8a360, C4<0>, C4<0>, C4<0>;
v0x57b61bfc1490_0 .net *"_ivl_0", 0 0, L_0x57b61bf8a360;  1 drivers
v0x57b61bfc1590_0 .net "a", 0 0, v0x57b61bfc0530_0;  alias, 1 drivers
v0x57b61bfc16a0_0 .net "b", 0 0, v0x57b61bfc05f0_0;  alias, 1 drivers
v0x57b61bfc1790_0 .net "y", 0 0, L_0x57b61bfc6d70;  alias, 1 drivers
S_0x57b61bfc1890 .scope module, "nand2" "nand2" 4 58, 4 74 0, S_0x57b61bfc1010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x57b61bfc6de0 .functor AND 1, v0x57b61bfc0690_0, v0x57b61bfc0730_0, C4<1>, C4<1>;
L_0x57b61bfc6e50 .functor NOT 1, L_0x57b61bfc6de0, C4<0>, C4<0>, C4<0>;
v0x57b61bfc1ac0_0 .net *"_ivl_0", 0 0, L_0x57b61bfc6de0;  1 drivers
v0x57b61bfc1bc0_0 .net "a", 0 0, v0x57b61bfc0690_0;  alias, 1 drivers
v0x57b61bfc1cd0_0 .net "b", 0 0, v0x57b61bfc0730_0;  alias, 1 drivers
v0x57b61bfc1dc0_0 .net "y", 0 0, L_0x57b61bfc6e50;  alias, 1 drivers
S_0x57b61bfc1ec0 .scope module, "nand3" "nand2" 4 64, 4 74 0, S_0x57b61bfc1010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x57b61bfc6ee0 .functor AND 1, L_0x57b61bfc6d70, L_0x57b61bfc6e50, C4<1>, C4<1>;
L_0x57b61bfc7000 .functor NOT 1, L_0x57b61bfc6ee0, C4<0>, C4<0>, C4<0>;
v0x57b61bfc20f0_0 .net *"_ivl_0", 0 0, L_0x57b61bfc6ee0;  1 drivers
v0x57b61bfc21d0_0 .net "a", 0 0, L_0x57b61bfc6d70;  alias, 1 drivers
v0x57b61bfc2290_0 .net "b", 0 0, L_0x57b61bfc6e50;  alias, 1 drivers
v0x57b61bfc2390_0 .net "y", 0 0, L_0x57b61bfc7000;  alias, 1 drivers
S_0x57b61bfc2af0 .scope module, "nand2" "nand4" 4 27, 4 40 0, S_0x57b61bfc0d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x57b61bfc7660 .functor BUFZ 1, L_0x57b61bfc75d0, C4<0>, C4<0>, C4<0>;
v0x57b61bfc3f50_0 .net "a", 0 0, v0x57b61bfc0820_0;  alias, 1 drivers
v0x57b61bfc3ff0_0 .net "b", 0 0, v0x57b61bfc08c0_0;  alias, 1 drivers
v0x57b61bfc40b0_0 .net "c", 0 0, v0x57b61bfc0960_0;  alias, 1 drivers
v0x57b61bfc4180_0 .net "d", 0 0, v0x57b61bfc0a30_0;  alias, 1 drivers
v0x57b61bfc4220_0 .net "nand1_out", 0 0, L_0x57b61bfc71d0;  1 drivers
v0x57b61bfc4360_0 .net "nand2_out", 0 0, L_0x57b61bfc7340;  1 drivers
v0x57b61bfc4450_0 .net "nand3_out", 0 0, L_0x57b61bfc75d0;  1 drivers
v0x57b61bfc44f0_0 .net "y", 0 0, L_0x57b61bfc7660;  alias, 1 drivers
S_0x57b61bfc2d70 .scope module, "nand1" "nand2" 4 52, 4 74 0, S_0x57b61bfc2af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x57b61bfc7140 .functor AND 1, v0x57b61bfc0820_0, v0x57b61bfc08c0_0, C4<1>, C4<1>;
L_0x57b61bfc71d0 .functor NOT 1, L_0x57b61bfc7140, C4<0>, C4<0>, C4<0>;
v0x57b61bfc2fc0_0 .net *"_ivl_0", 0 0, L_0x57b61bfc7140;  1 drivers
v0x57b61bfc30c0_0 .net "a", 0 0, v0x57b61bfc0820_0;  alias, 1 drivers
v0x57b61bfc31d0_0 .net "b", 0 0, v0x57b61bfc08c0_0;  alias, 1 drivers
v0x57b61bfc32c0_0 .net "y", 0 0, L_0x57b61bfc71d0;  alias, 1 drivers
S_0x57b61bfc33c0 .scope module, "nand2" "nand2" 4 58, 4 74 0, S_0x57b61bfc2af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x57b61bfc72b0 .functor AND 1, v0x57b61bfc0960_0, v0x57b61bfc0a30_0, C4<1>, C4<1>;
L_0x57b61bfc7340 .functor NOT 1, L_0x57b61bfc72b0, C4<0>, C4<0>, C4<0>;
v0x57b61bfc35f0_0 .net *"_ivl_0", 0 0, L_0x57b61bfc72b0;  1 drivers
v0x57b61bfc36f0_0 .net "a", 0 0, v0x57b61bfc0960_0;  alias, 1 drivers
v0x57b61bfc3800_0 .net "b", 0 0, v0x57b61bfc0a30_0;  alias, 1 drivers
v0x57b61bfc38f0_0 .net "y", 0 0, L_0x57b61bfc7340;  alias, 1 drivers
S_0x57b61bfc39f0 .scope module, "nand3" "nand2" 4 64, 4 74 0, S_0x57b61bfc2af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x57b61bfc7420 .functor AND 1, L_0x57b61bfc71d0, L_0x57b61bfc7340, C4<1>, C4<1>;
L_0x57b61bfc75d0 .functor NOT 1, L_0x57b61bfc7420, C4<0>, C4<0>, C4<0>;
v0x57b61bfc3c20_0 .net *"_ivl_0", 0 0, L_0x57b61bfc7420;  1 drivers
v0x57b61bfc3d00_0 .net "a", 0 0, L_0x57b61bfc71d0;  alias, 1 drivers
v0x57b61bfc3dc0_0 .net "b", 0 0, L_0x57b61bfc7340;  alias, 1 drivers
v0x57b61bfc3e90_0 .net "y", 0 0, L_0x57b61bfc75d0;  alias, 1 drivers
S_0x57b61bfc5450 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 149, 3 149 0, S_0x57b61bf98d10;
 .timescale -12 -12;
E_0x57b61bf808d0 .event anyedge, v0x57b61bfc6680_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x57b61bfc6680_0;
    %nor/r;
    %assign/vec4 v0x57b61bfc6680_0, 0;
    %wait E_0x57b61bf808d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x57b61bfbfac0;
T_3 ;
    %fork t_1, S_0x57b61bfbfc70;
    %jmp t_0;
    .scope S_0x57b61bfbfc70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x57b61bfbfeb0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x57b61bfc0730_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x57b61bfc0690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x57b61bfc05f0_0, 0;
    %assign/vec4 v0x57b61bfc0530_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x57b61bfc0a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x57b61bfc0960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x57b61bfc08c0_0, 0;
    %assign/vec4 v0x57b61bfc0820_0, 0;
    %pushi/vec4 20, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x57b61bf80680;
    %load/vec4 v0x57b61bfbfeb0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x57b61bfc0730_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x57b61bfc0690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x57b61bfc05f0_0, 0;
    %assign/vec4 v0x57b61bfc0530_0, 0;
    %load/vec4 v0x57b61bfbfeb0_0;
    %addi 1, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x57b61bfc0a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x57b61bfc0960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x57b61bfc08c0_0, 0;
    %assign/vec4 v0x57b61bfc0820_0, 0;
    %load/vec4 v0x57b61bfbfeb0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x57b61bfbfeb0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x57b61bfc0290;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x57b61bf803f0;
    %vpi_func 3 58 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 1;
    %assign/vec4 v0x57b61bfc0a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x57b61bfc0960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x57b61bfc08c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x57b61bfc0820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x57b61bfc0730_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x57b61bfc0690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x57b61bfc05f0_0, 0;
    %assign/vec4 v0x57b61bfc0530_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 61 "$finish" {0 0 0};
    %end;
    .scope S_0x57b61bfbfac0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x57b61bf98d10;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57b61bfc5b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57b61bfc6680_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x57b61bf98d10;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x57b61bfc5b60_0;
    %inv;
    %store/vec4 v0x57b61bfc5b60_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x57b61bf98d10;
T_6 ;
    %vpi_call/w 3 104 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 105 "$dumpvars", 32'sb00000000000000000000000000000001, v0x57b61bfc0470_0, v0x57b61bfc67c0_0, v0x57b61bfc5c00_0, v0x57b61bfc5ca0_0, v0x57b61bfc5dd0_0, v0x57b61bfc5e70_0, v0x57b61bfc60b0_0, v0x57b61bfc6150_0, v0x57b61bfc61f0_0, v0x57b61bfc6290_0, v0x57b61bfc5fe0_0, v0x57b61bfc5f10_0, v0x57b61bfc6510_0, v0x57b61bfc6440_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x57b61bf98d10;
T_7 ;
    %load/vec4 v0x57b61bfc65e0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x57b61bfc65e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x57b61bfc65e0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 158 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "p1y", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 159 "$display", "Hint: Output '%s' has no mismatches.", "p1y" {0 0 0};
T_7.1 ;
    %load/vec4 v0x57b61bfc65e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x57b61bfc65e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x57b61bfc65e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "p2y", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "p2y" {0 0 0};
T_7.3 ;
    %load/vec4 v0x57b61bfc65e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x57b61bfc65e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 163 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 164 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x57b61bfc65e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x57b61bfc65e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x57b61bf98d10;
T_8 ;
    %wait E_0x57b61bf803f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x57b61bfc65e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x57b61bfc65e0_0, 4, 32;
    %load/vec4 v0x57b61bfc6720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x57b61bfc65e0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 176 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x57b61bfc65e0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x57b61bfc65e0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x57b61bfc65e0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x57b61bfc5fe0_0;
    %load/vec4 v0x57b61bfc5fe0_0;
    %load/vec4 v0x57b61bfc5f10_0;
    %xor;
    %load/vec4 v0x57b61bfc5fe0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x57b61bfc65e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 180 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x57b61bfc65e0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x57b61bfc65e0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x57b61bfc65e0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x57b61bfc6510_0;
    %load/vec4 v0x57b61bfc6510_0;
    %load/vec4 v0x57b61bfc6440_0;
    %xor;
    %load/vec4 v0x57b61bfc6510_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x57b61bfc65e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 183 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x57b61bfc65e0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x57b61bfc65e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x57b61bfc65e0_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/7420/7420_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates1_depth10/7420/iter3/response0/top_module.sv";
