==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 102.309 ; gain = 46.770
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 102.309 ; gain = 46.770
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 181.410 ; gain = 125.871
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expdouble.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'compute_exp' (SVM_Accelerator_HLS/Exp.cpp:5) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 196.965 ; gain = 141.426
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expdouble.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'compute_exp' (SVM_Accelerator_HLS/Exp.cpp:5) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 246.703 ; gain = 191.164
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 249.586 ; gain = 194.047
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_exp' ...
WARNING: [SYN 201-107] Renaming port name 'compute_exp/val' to 'compute_exp/val_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.461 seconds; current allocated memory: 193.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 194.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_exp/val_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_exp' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'compute_exp_dexp_64ns_64ns_64_18_full_dsp_1' to 'compute_exp_dexp_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_exp_dexp_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_exp'.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 194.273 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 249.586 ; gain = 194.047
INFO: [SYSC 207-301] Generating SystemC RTL for compute_exp.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_exp.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_exp.
INFO: [HLS 200-112] Total elapsed time: 21.604 seconds; peak allocated memory: 194.273 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
WARNING: [HLS 200-40] In file included from SVM_Accelerator_HLS/Exp.cpp:1:
SVM_Accelerator_HLS/Exp.cpp:5:12: error: use of undeclared identifier 'hls'
    return hls::exp(val);
           ^
1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from SVM_Accelerator_HLS/Exp.cpp:1:
SVM_Accelerator_HLS/Exp.cpp:5:12: error: use of undeclared identifier 'hls'
    return hls::exp(val);
           ^
1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 102.020 ; gain = 46.348
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 102.020 ; gain = 46.348
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 106.711 ; gain = 51.039
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 107.750 ; gain = 52.078
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 124.871 ; gain = 69.199
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 124.871 ; gain = 69.199
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_exp' ...
WARNING: [SYN 201-107] Renaming port name 'compute_exp/val' to 'compute_exp/val_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.143 seconds; current allocated memory: 75.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 75.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_exp/val_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_exp' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'compute_exp_dexp_64ns_64ns_64_18_full_dsp_1' to 'compute_exp_dexp_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_exp_dexp_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_exp'.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 75.820 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 124.871 ; gain = 69.199
INFO: [SYSC 207-301] Generating SystemC RTL for compute_exp.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_exp.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_exp.
INFO: [HLS 200-112] Total elapsed time: 12.064 seconds; peak allocated memory: 75.820 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 101.676 ; gain = 46.055
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 101.676 ; gain = 46.055
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 107.559 ; gain = 51.938
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 108.121 ; gain = 52.500
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (SVM_Accelerator_HLS/Classifier.cpp:17) in function 'classify' partially with a factor of 8.
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 127.934 ; gain = 72.312
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 129.164 ; gain = 73.543
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.338 seconds; current allocated memory: 77.790 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.3548ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'phi' operation ('sum') with incoming values : ('sum', SVM_Accelerator_HLS/Classifier.cpp:24) (0 ns)
	'dadd' operation ('tmp', SVM_Accelerator_HLS/Classifier.cpp:27) (10.4 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 78.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'classify_dadddsubbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dmul_64ns_64ns_64_6_max_dsp_1' to 'classify_dmul_64ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dexp_64ns_64ns_64_18_full_dsp_1' to 'classify_dexp_64ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_dadddsubbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dexp_64ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dmul_64ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.422 seconds; current allocated memory: 79.757 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 238.418 ; gain = 182.797
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 21.718 seconds; peak allocated memory: 104.332 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 102.125 ; gain = 46.348
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 102.125 ; gain = 46.348
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 181.645 ; gain = 125.867
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expdouble.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'compute_exp' (SVM_Accelerator_HLS/Exp.cpp:5) automatically.
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 197.457 ; gain = 141.680
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (SVM_Accelerator_HLS/Classifier.cpp:17) in function 'classify' partially with a factor of 8.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expdouble.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'compute_exp' (SVM_Accelerator_HLS/Exp.cpp:5) automatically.
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 249.926 ; gain = 194.148
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 250.602 ; gain = 194.824
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.003 seconds; current allocated memory: 192.756 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.3548ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'phi' operation ('sum') with incoming values : ('sum', SVM_Accelerator_HLS/Classifier.cpp:24) (0 ns)
	'dadd' operation ('tmp', SVM_Accelerator_HLS/Classifier.cpp:27) (10.4 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 193.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'classify_dadddsubbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dmul_64ns_64ns_64_6_max_dsp_1' to 'classify_dmul_64ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dexp_64ns_64ns_64_18_full_dsp_1' to 'classify_dexp_64ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_dadddsubbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dexp_64ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dmul_64ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.433 seconds; current allocated memory: 194.780 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 359.359 ; gain = 303.582
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 27.963 seconds; peak allocated memory: 219.403 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 102.336 ; gain = 46.441
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 102.336 ; gain = 46.441
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 181.762 ; gain = 125.867
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expdouble.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'compute_exp' (SVM_Accelerator_HLS/Exp.cpp:5) automatically.
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 197.176 ; gain = 141.281
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expdouble.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'compute_exp' (SVM_Accelerator_HLS/Exp.cpp:5) automatically.
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 248.973 ; gain = 193.078
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 250.207 ; gain = 194.312
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.943 seconds; current allocated memory: 191.962 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 192.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'classify_dadddsubbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dmul_64ns_64ns_64_6_max_dsp_1' to 'classify_dmul_64ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dexp_64ns_64ns_64_18_full_dsp_1' to 'classify_dexp_64ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_dadddsubbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dexp_64ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dmul_64ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 193.109 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 355.719 ; gain = 299.824
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 27.589 seconds; peak allocated memory: 219.213 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
WARNING: [HLS 200-40] In file included from SVM_Accelerator_HLS/Classifier.cpp:1:
In file included from SVM_Accelerator_HLS/Classifier.cpp:1:
SVM_Accelerator_HLS/classifier.h:8:17: error: use of undeclared identifier 'ap_fixed'
double classify(ap_fixed<8,1> x[784]);
...
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from SVM_Accelerator_HLS/Classifier.cpp:1:
In file included from SVM_Accelerator_HLS/Classifier.cpp:1:
SVM_Accelerator_HLS/classifier.h:8:17: error: use of undeclared identifier 'ap_fixed'
double classify(ap_fixed<8,1> x[784]);
...
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
WARNING: [HLS 200-40] In file included from SVM_Accelerator_HLS/Classifier.cpp:1:
SVM_Accelerator_HLS/Classifier.cpp:19:31: error: expected ';' after expression
         xi = svs[i * 784 + j]
                              ^
...
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from SVM_Accelerator_HLS/Classifier.cpp:1:
SVM_Accelerator_HLS/Classifier.cpp:19:31: error: expected ';' after expression
         xi = svs[i * 784 + j]
                              ^
...
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
WARNING: [HLS 200-40] In file included from SVM_Accelerator_HLS/Classifier.cpp:1:
SVM_Accelerator_HLS/Classifier.cpp:24:39: error: use of overloaded operator '*' is ambiguous (with operand types 'double' and 'ap_fixed<8, 1>')
        double K = compute_exp(-0.001 * l2Squared);
                               ~~~~~~ ^ ~~~~~~~~~
...
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from SVM_Accelerator_HLS/Classifier.cpp:1:
SVM_Accelerator_HLS/Classifier.cpp:24:39: error: use of overloaded operator '*' is ambiguous (with operand types 'double' and 'ap_fixed<8, 1>')
        double K = compute_exp(-0.001 * l2Squared);
                               ~~~~~~ ^ ~~~~~~~~~
...
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 102.422 ; gain = 46.809
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 102.422 ; gain = 46.809
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:24).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 190.395 ; gain = 134.781
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expdouble.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'compute_exp' (SVM_Accelerator_HLS/Exp.cpp:5) automatically.
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:24) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 217.348 ; gain = 161.734
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expdouble.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'compute_exp' (SVM_Accelerator_HLS/Exp.cpp:5) automatically.
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:24) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:19:10) to (SVM_Accelerator_HLS/Classifier.cpp:17:34) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:24:49) to (SVM_Accelerator_HLS/Classifier.cpp:14:30) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 274.836 ; gain = 219.223
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 275.461 ; gain = 219.848
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.338 seconds; current allocated memory: 218.826 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 219.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_dadd_64ns_64ns_64_5_full_dsp_1' to 'classify_dadd_64nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dmul_64ns_64ns_64_6_max_dsp_1' to 'classify_dmul_64ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dexp_64ns_64ns_64_18_full_dsp_1' to 'classify_dexp_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mac_muladd_8s_8s_15ns_15_1_1' to 'classify_mac_mulafYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_dadd_64nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dexp_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dmul_64ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mac_mulafYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.426 seconds; current allocated memory: 220.534 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:36 . Memory (MB): peak = 386.406 ; gain = 330.793
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 35.778 seconds; peak allocated memory: 245.934 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 102.227 ; gain = 46.352
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 102.227 ; gain = 46.352
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:24).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 190.211 ; gain = 134.336
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expdouble.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'compute_exp' (SVM_Accelerator_HLS/Exp.cpp:5) automatically.
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:24) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 217.512 ; gain = 161.637
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expdouble.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'compute_exp' (SVM_Accelerator_HLS/Exp.cpp:5) automatically.
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:24) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:19:10) to (SVM_Accelerator_HLS/Classifier.cpp:17:34) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:24:49) to (SVM_Accelerator_HLS/Classifier.cpp:14:30) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 274.828 ; gain = 218.953
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 275.488 ; gain = 219.613
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.202 seconds; current allocated memory: 218.826 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 219.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_dadd_64ns_64ns_64_5_full_dsp_1' to 'classify_dadd_64nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dmul_64ns_64ns_64_6_max_dsp_1' to 'classify_dmul_64ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dexp_64ns_64ns_64_18_full_dsp_1' to 'classify_dexp_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mac_muladd_8s_8s_15ns_15_1_1' to 'classify_mac_mulafYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_dadd_64nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dexp_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dmul_64ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mac_mulafYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.431 seconds; current allocated memory: 220.535 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 386.281 ; gain = 330.406
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 32.307 seconds; peak allocated memory: 245.935 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:18 . Memory (MB): peak = 102.188 ; gain = 46.238
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:18 . Memory (MB): peak = 102.188 ; gain = 46.238
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:24).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:07 ; elapsed = 00:05:26 . Memory (MB): peak = 736.555 ; gain = 680.605
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expdouble.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'compute_exp' (SVM_Accelerator_HLS/Exp.cpp:5) automatically.
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:24) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:07 ; elapsed = 00:05:26 . Memory (MB): peak = 736.555 ; gain = 680.605
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expdouble.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'compute_exp' (SVM_Accelerator_HLS/Exp.cpp:5) automatically.
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:24) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:24:49) to (SVM_Accelerator_HLS/Classifier.cpp:14:30) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:07 ; elapsed = 00:05:27 . Memory (MB): peak = 736.555 ; gain = 680.605
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:08 ; elapsed = 00:05:27 . Memory (MB): peak = 736.555 ; gain = 680.605
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 327.035 seconds; current allocated memory: 309.400 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 309.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_dadd_64ns_64ns_64_5_full_dsp_1' to 'classify_dadd_64nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dmul_64ns_64ns_64_6_max_dsp_1' to 'classify_dmul_64ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dexp_64ns_64ns_64_18_full_dsp_1' to 'classify_dexp_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mac_muladd_8s_8s_15ns_15_1_1' to 'classify_mac_mulafYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_dadd_64nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dexp_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dmul_64ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mac_mulafYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 310.626 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:10 ; elapsed = 00:05:31 . Memory (MB): peak = 736.555 ; gain = 680.605
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 331.562 seconds; peak allocated memory: 319.872 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:09 . Memory (MB): peak = 101.930 ; gain = 46.355
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:09 . Memory (MB): peak = 101.930 ; gain = 46.355
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<16, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:20).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:06 ; elapsed = 00:05:20 . Memory (MB): peak = 771.453 ; gain = 715.879
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'compute_exp' (SVM_Accelerator_HLS/Exp.h:8) automatically.
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:07 ; elapsed = 00:05:20 . Memory (MB): peak = 771.453 ; gain = 715.879
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'compute_exp' (SVM_Accelerator_HLS/Exp.h:8) automatically.
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:18:10) to (SVM_Accelerator_HLS/Classifier.cpp:16:34) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:07 ; elapsed = 00:05:21 . Memory (MB): peak = 771.453 ; gain = 715.879
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:07 ; elapsed = 00:05:21 . Memory (MB): peak = 771.453 ; gain = 715.879
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 321.238 seconds; current allocated memory: 373.764 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 374.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_fptrunc_64ns_32_1_1' to 'classify_fptrunc_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_fpext_32ns_64_1_1' to 'classify_fpext_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_fexp_32ns_32ns_32_9_full_dsp_1' to 'classify_fexp_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dadd_64ns_64ns_64_5_full_dsp_1' to 'classify_dadd_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dmul_64ns_64ns_64_6_max_dsp_1' to 'classify_dmul_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_dadd_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dmul_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_fexp_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_fpext_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_fptrunc_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 374.952 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:10 ; elapsed = 00:05:26 . Memory (MB): peak = 771.453 ; gain = 715.879
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 325.957 seconds; peak allocated memory: 384.021 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
WARNING: [HLS 200-40] In file included from SVM_Accelerator_HLS/Exp.cpp:1:
SVM_Accelerator_HLS/Exp.cpp:4:12: error: use of undeclared identifier 'hls'
    return hls::exp(val);
           ^
1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from SVM_Accelerator_HLS/Exp.cpp:1:
SVM_Accelerator_HLS/Exp.cpp:4:12: error: use of undeclared identifier 'hls'
    return hls::exp(val);
           ^
1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
WARNING: [HLS 200-40] In file included from SVM_Accelerator_HLS/Exp.cpp:1:
SVM_Accelerator_HLS/Exp.cpp:4:12: error: use of undeclared identifier 'hls'
    return hls::exp(val);
           ^
1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from SVM_Accelerator_HLS/Exp.cpp:1:
SVM_Accelerator_HLS/Exp.cpp:4:12: error: use of undeclared identifier 'hls'
    return hls::exp(val);
           ^
1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:15 . Memory (MB): peak = 102.441 ; gain = 46.555
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:15 . Memory (MB): peak = 102.441 ; gain = 46.555
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:24).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:12 ; elapsed = 00:05:30 . Memory (MB): peak = 763.258 ; gain = 707.371
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expdouble.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'compute_exp' (SVM_Accelerator_HLS/Exp.cpp:4) automatically.
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:24) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:12 ; elapsed = 00:05:31 . Memory (MB): peak = 763.258 ; gain = 707.371
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expdouble.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'compute_exp' (SVM_Accelerator_HLS/Exp.cpp:4) automatically.
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:24) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:24:49) to (SVM_Accelerator_HLS/Classifier.cpp:14:30) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:12 ; elapsed = 00:05:31 . Memory (MB): peak = 763.258 ; gain = 707.371
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:13 ; elapsed = 00:05:32 . Memory (MB): peak = 763.258 ; gain = 707.371
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 331.921 seconds; current allocated memory: 361.159 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 361.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_dadd_64ns_64ns_64_5_full_dsp_1' to 'classify_dadd_64nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dmul_64ns_64ns_64_6_max_dsp_1' to 'classify_dmul_64ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dexp_64ns_64ns_64_18_full_dsp_1' to 'classify_dexp_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mac_muladd_8s_8s_15ns_15_1_1' to 'classify_mac_mulafYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_dadd_64nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dexp_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dmul_64ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mac_mulafYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 362.385 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:15 ; elapsed = 00:05:36 . Memory (MB): peak = 763.258 ; gain = 707.371
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 336.178 seconds; peak allocated memory: 371.428 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:18 . Memory (MB): peak = 102.227 ; gain = 45.652
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:18 . Memory (MB): peak = 102.227 ; gain = 45.652
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:24).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:10 ; elapsed = 00:05:36 . Memory (MB): peak = 762.945 ; gain = 706.371
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expdouble.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'compute_exp' (SVM_Accelerator_HLS/Exp.cpp:4) automatically.
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:24) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:11 ; elapsed = 00:05:36 . Memory (MB): peak = 762.945 ; gain = 706.371
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expdouble.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'compute_exp' (SVM_Accelerator_HLS/Exp.cpp:4) automatically.
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:24) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:24:49) to (SVM_Accelerator_HLS/Classifier.cpp:14:30) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:11 ; elapsed = 00:05:37 . Memory (MB): peak = 762.945 ; gain = 706.371
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:11 ; elapsed = 00:05:37 . Memory (MB): peak = 762.945 ; gain = 706.371
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 337.33 seconds; current allocated memory: 361.175 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 361.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_dadd_64ns_64ns_64_5_full_dsp_1' to 'classify_dadd_64nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dmul_64ns_64ns_64_6_max_dsp_1' to 'classify_dmul_64ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dexp_64ns_64ns_64_18_full_dsp_1' to 'classify_dexp_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mac_muladd_8s_8s_15ns_15_1_1' to 'classify_mac_mulafYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_dadd_64nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dexp_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dmul_64ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mac_mulafYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 362.401 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:14 ; elapsed = 00:05:42 . Memory (MB): peak = 762.945 ; gain = 706.371
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 342.085 seconds; peak allocated memory: 371.444 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:44 . Memory (MB): peak = 102.133 ; gain = 46.391
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:44 . Memory (MB): peak = 102.133 ; gain = 46.391
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<16, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:18).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:26).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:43 ; elapsed = 00:01:36 . Memory (MB): peak = 382.629 ; gain = 326.887
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:22) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:43 ; elapsed = 00:01:36 . Memory (MB): peak = 382.629 ; gain = 326.887
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:22) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:16:60) to (SVM_Accelerator_HLS/Classifier.cpp:14:34) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:22:20) to (SVM_Accelerator_HLS/Classifier.cpp:9:30) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:01:37 . Memory (MB): peak = 382.629 ; gain = 326.887
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:01:37 . Memory (MB): peak = 382.629 ; gain = 326.887
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 96.92 seconds; current allocated memory: 155.055 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 155.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_dadd_64ns_64ns_64_5_full_dsp_1' to 'classify_dadd_64nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dmul_64ns_64ns_64_6_max_dsp_1' to 'classify_dmul_64ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dexp_64ns_64ns_64_18_full_dsp_1' to 'classify_dexp_64neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_dadd_64nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dexp_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dmul_64ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 156.384 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:45 ; elapsed = 00:01:40 . Memory (MB): peak = 382.629 ; gain = 326.887
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 100.212 seconds; peak allocated memory: 156.384 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
WARNING: [HLS 200-40] In file included from SVM_Accelerator_HLS/Classifier.cpp:1:
SVM_Accelerator_HLS/Classifier.cpp:18:29: error: use of overloaded operator '+=' is ambiguous (with operand types 'ap_fixed<24, 14>' and 'double')
            l2Squared_fixed += (double)(diff * diff);
            ~~~~~~~~~~~~~~~ ^  ~~~~~~~~~~~~~~~~~~~~~
...
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from SVM_Accelerator_HLS/Classifier.cpp:1:
SVM_Accelerator_HLS/Classifier.cpp:18:29: error: use of overloaded operator '+=' is ambiguous (with operand types 'ap_fixed<24, 14>' and 'double')
            l2Squared_fixed += (double)(diff * diff);
            ~~~~~~~~~~~~~~~ ^  ~~~~~~~~~~~~~~~~~~~~~
...
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:48 . Memory (MB): peak = 102.191 ; gain = 46.480
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:48 . Memory (MB): peak = 102.191 ; gain = 46.480
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<16, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:18).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:26).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:52 ; elapsed = 00:01:51 . Memory (MB): peak = 382.344 ; gain = 326.633
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:22) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:52 ; elapsed = 00:01:51 . Memory (MB): peak = 382.344 ; gain = 326.633
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:22) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:16:60) to (SVM_Accelerator_HLS/Classifier.cpp:14:34) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:22:20) to (SVM_Accelerator_HLS/Classifier.cpp:9:30) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:52 ; elapsed = 00:01:51 . Memory (MB): peak = 382.344 ; gain = 326.633
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:52 ; elapsed = 00:01:51 . Memory (MB): peak = 382.344 ; gain = 326.633
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 111.572 seconds; current allocated memory: 155.039 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 155.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_dadd_64ns_64ns_64_5_full_dsp_1' to 'classify_dadd_64nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dmul_64ns_64ns_64_6_max_dsp_1' to 'classify_dmul_64ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dexp_64ns_64ns_64_18_full_dsp_1' to 'classify_dexp_64neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_dadd_64nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dexp_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dmul_64ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 156.352 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:54 ; elapsed = 00:01:56 . Memory (MB): peak = 382.344 ; gain = 326.633
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 115.635 seconds; peak allocated memory: 156.352 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
WARNING: [HLS 200-40] In file included from SVM_Accelerator_HLS/Exp.cpp:1:
SVM_Accelerator_HLS/Exp.cpp:25:15: error: use of undeclared identifier 'std'
 int k = (int)std::llround(val / LN2);
              ^
SVM_Accelerator_HLS/Exp.cpp:33:17: error: use of undeclared identifier 'std'
  double pow2 = std::ldexp(1.0, -i);
                ^
SVM_Accelerator_HLS/Exp.cpp:34:20: error: use of undeclared identifier 'std'
  atanh_table[n] = std::atanh(pow2);
                   ^
SVM_Accelerator_HLS/Exp.cpp:35:14: error: use of undeclared identifier 'std'
  K *= 1.0 / std::sqrt(1.0 -pow2*pow2);
             ^
SVM_Accelerator_HLS/Exp.cpp:43:18: error: use of undeclared identifier 'std'
  double shift = std::ldexp(1.0, -i);
                 ^
SVM_Accelerator_HLS/Exp.cpp:44:15: error: use of undeclared identifier 'Z'
  double d = (Z >= 0.0) ? 1.0 : -1.0;
              ^
SVM_Accelerator_HLS/Exp.cpp:48:15: error: use of undeclared identifier 'Z'
  double Zn = Z - d * atanh_table[n];
              ^
SVM_Accelerator_HLS/Exp.cpp:52:3: error: use of undeclared identifier 'Z'
  Z = Zn;
  ^
SVM_Accelerator_HLS/Exp.cpp:57:9: error: use of undeclared identifier 'std'
 return std::ldexp(exp_r, k);
        ^
9 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from SVM_Accelerator_HLS/Exp.cpp:1:
SVM_Accelerator_HLS/Exp.cpp:25:15: error: use of undeclared identifier 'std'
 int k = (int)std::llround(val / LN2);
              ^
SVM_Accelerator_HLS/Exp.cpp:33:17: error: use of undeclared identifier 'std'
  double pow2 = std::ldexp(1.0, -i);
                ^
SVM_Accelerator_HLS/Exp.cpp:34:20: error: use of undeclared identifier 'std'
  atanh_table[n] = std::atanh(pow2);
                   ^
SVM_Accelerator_HLS/Exp.cpp:35:14: error: use of undeclared identifier 'std'
  K *= 1.0 / std::sqrt(1.0 -pow2*pow2);
             ^
SVM_Accelerator_HLS/Exp.cpp:43:18: error: use of undeclared identifier 'std'
  double shift = std::ldexp(1.0, -i);
                 ^
SVM_Accelerator_HLS/Exp.cpp:44:15: error: use of undeclared identifier 'Z'
  double d = (Z >= 0.0) ? 1.0 : -1.0;
              ^
SVM_Accelerator_HLS/Exp.cpp:48:15: error: use of undeclared identifier 'Z'
  double Zn = Z - d * atanh_table[n];
              ^
SVM_Accelerator_HLS/Exp.cpp:52:3: error: use of undeclared identifier 'Z'
  Z = Zn;
  ^
SVM_Accelerator_HLS/Exp.cpp:57:9: error: use of undeclared identifier 'std'
 return std::ldexp(exp_r, k);
        ^
9 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
WARNING: [HLS 200-40] In file included from SVM_Accelerator_HLS/Exp.cpp:3:
In file included from C:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cstdint:34:
C:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/c++0x_warning.h:31:2: error: This file requires compiler and library support for the upcoming ISO C++ standard, C++0x. This support is currently experimental, and must be enabled with the -std=c++0x or -std=gnu++0x compiler options.
#error This file requires compiler and library support for the upcoming \
 ^
1 error generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
WARNING: [HLS 200-40] In file included from SVM_Accelerator_HLS/Exp.cpp:1:
SVM_Accelerator_HLS/Exp.cpp:25:20: error: no member named 'llround' in namespace 'std'
 int k = (int)std::llround(val / LN2);
              ~~~~~^
SVM_Accelerator_HLS/Exp.cpp:28:21: error: use of undeclared identifier 'Num_Iterations'
 double atanh_table[Num_Iterations];
                    ^
SVM_Accelerator_HLS/Exp.cpp:31:17: error: use of undeclared identifier 'Num_Iterations'
 for(int n=0; n<Num_Iterations; n++){
                ^
SVM_Accelerator_HLS/Exp.cpp:34:25: error: no member named 'atanh' in namespace 'std'
  atanh_table[n] = std::atanh(pow2);
                   ~~~~~^
SVM_Accelerator_HLS/Exp.cpp:41:20: error: use of undeclared identifier 'Num_Iterations'
 for (int n = 0; n<Num_Iterations;n++){
                   ^
5 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from SVM_Accelerator_HLS/Exp.cpp:1:
SVM_Accelerator_HLS/Exp.cpp:25:20: error: no member named 'llround' in namespace 'std'
 int k = (int)std::llround(val / LN2);
              ~~~~~^
SVM_Accelerator_HLS/Exp.cpp:28:21: error: use of undeclared identifier 'Num_Iterations'
 double atanh_table[Num_Iterations];
                    ^
SVM_Accelerator_HLS/Exp.cpp:31:17: error: use of undeclared identifier 'Num_Iterations'
 for(int n=0; n<Num_Iterations; n++){
                ^
SVM_Accelerator_HLS/Exp.cpp:34:25: error: no member named 'atanh' in namespace 'std'
  atanh_table[n] = std::atanh(pow2);
                   ~~~~~^
SVM_Accelerator_HLS/Exp.cpp:41:20: error: use of undeclared identifier 'Num_Iterations'
 for (int n = 0; n<Num_Iterations;n++){
                   ^
5 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
WARNING: [HLS 200-40] In file included from SVM_Accelerator_HLS/Exp.cpp:1:
SVM_Accelerator_HLS/Exp.cpp:25:20: error: no member named 'llround' in namespace 'std'
 int k = (int)std::llround(val / LN2);
              ~~~~~^
SVM_Accelerator_HLS/Exp.cpp:34:25: error: no member named 'atanh' in namespace 'std'
  atanh_table[n] = std::atanh(pow2);
                   ~~~~~^
2 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from SVM_Accelerator_HLS/Exp.cpp:1:
SVM_Accelerator_HLS/Exp.cpp:25:20: error: no member named 'llround' in namespace 'std'
 int k = (int)std::llround(val / LN2);
              ~~~~~^
SVM_Accelerator_HLS/Exp.cpp:34:25: error: no member named 'atanh' in namespace 'std'
  atanh_table[n] = std::atanh(pow2);
                   ~~~~~^
2 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:50 . Memory (MB): peak = 101.836 ; gain = 45.371
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:50 . Memory (MB): peak = 101.836 ; gain = 45.371
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<16, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:18).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:26).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:49 ; elapsed = 00:01:47 . Memory (MB): peak = 382.789 ; gain = 326.324
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-71] SVM_Accelerator_HLS/Classifier.cpp:22: function 'compute_exp(double)' has no function body.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:49 . Memory (MB): peak = 102.047 ; gain = 46.539
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:49 . Memory (MB): peak = 102.047 ; gain = 46.539
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<16, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:18).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:26).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:49 ; elapsed = 00:01:47 . Memory (MB): peak = 382.809 ; gain = 327.301
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:22) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:49 ; elapsed = 00:01:47 . Memory (MB): peak = 382.809 ; gain = 327.301
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:22) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:16:60) to (SVM_Accelerator_HLS/Classifier.cpp:14:34) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:22:20) to (SVM_Accelerator_HLS/Classifier.cpp:9:30) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:49 ; elapsed = 00:01:48 . Memory (MB): peak = 382.809 ; gain = 327.301
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:49 ; elapsed = 00:01:48 . Memory (MB): peak = 382.809 ; gain = 327.301
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 108.246 seconds; current allocated memory: 155.676 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 156.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_Iteration_Schedule' to 'classify_Iteratiobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'classify_dadddsubcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dadd_64ns_64ns_64_5_full_dsp_1' to 'classify_dadd_64ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dmul_64ns_64ns_64_6_max_dsp_1' to 'classify_dmul_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_ddiv_64ns_64ns_64_31_1' to 'classify_ddiv_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dcmp_64ns_64ns_1_1_1' to 'classify_dcmp_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_uitodp_32ns_64_6_1' to 'classify_uitodp_3hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_dadd_64ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dadddsubcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dcmp_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_ddiv_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dmul_64neOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_uitodp_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.526 seconds; current allocated memory: 158.031 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_Iteratiobkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_ATANH_LUT_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:51 ; elapsed = 00:01:53 . Memory (MB): peak = 382.809 ; gain = 327.301
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 113.189 seconds; peak allocated memory: 158.031 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:25 . Memory (MB): peak = 101.996 ; gain = 46.137
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:25 . Memory (MB): peak = 101.996 ; gain = 46.137
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<16, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:18).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:26).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:48 ; elapsed = 00:06:29 . Memory (MB): peak = 685.945 ; gain = 630.086
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:22) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:48 ; elapsed = 00:06:29 . Memory (MB): peak = 685.945 ; gain = 630.086
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:22) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:16:60) to (SVM_Accelerator_HLS/Classifier.cpp:14:34) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:22:20) to (SVM_Accelerator_HLS/Classifier.cpp:9:30) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:48 ; elapsed = 00:06:29 . Memory (MB): peak = 685.945 ; gain = 630.086
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:49 ; elapsed = 00:06:30 . Memory (MB): peak = 685.945 ; gain = 630.086
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 389.877 seconds; current allocated memory: 210.254 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 211.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_Iteration_Schedule' to 'classify_Iteratiobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'classify_dadddsubcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dadd_64ns_64ns_64_5_full_dsp_1' to 'classify_dadd_64ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dmul_64ns_64ns_64_6_max_dsp_1' to 'classify_dmul_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_ddiv_64ns_64ns_64_31_1' to 'classify_ddiv_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dcmp_64ns_64ns_1_1_1' to 'classify_dcmp_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_uitodp_32ns_64_6_1' to 'classify_uitodp_3hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_dadd_64ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dadddsubcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dcmp_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_ddiv_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dmul_64neOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_uitodp_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.518 seconds; current allocated memory: 212.609 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_Iteratiobkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_ATANH_LUT_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:52 ; elapsed = 00:06:36 . Memory (MB): peak = 685.945 ; gain = 630.086
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 396.041 seconds; peak allocated memory: 220.275 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 101.773 ; gain = 45.918
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 101.773 ; gain = 45.918
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<16, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:18).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:26).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 121.445 ; gain = 65.590
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:22) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 130.742 ; gain = 74.887
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:22) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:16:60) to (SVM_Accelerator_HLS/Classifier.cpp:14:34) in function 'classify'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:22:20) to (SVM_Accelerator_HLS/Classifier.cpp:9:30) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 160.559 ; gain = 104.703
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 160.707 ; gain = 104.852
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.851 seconds; current allocated memory: 110.081 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 110.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_Iteration_Schedule' to 'classify_Iteratiobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'classify_dadddsubcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dadd_64ns_64ns_64_5_full_dsp_1' to 'classify_dadd_64ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dmul_64ns_64ns_64_6_max_dsp_1' to 'classify_dmul_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_ddiv_64ns_64ns_64_31_1' to 'classify_ddiv_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dcmp_64ns_64ns_1_1_1' to 'classify_dcmp_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_uitodp_32ns_64_6_1' to 'classify_uitodp_3hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_dadd_64ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dadddsubcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dcmp_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_ddiv_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dmul_64neOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_uitodp_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.638 seconds; current allocated memory: 112.867 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_Iteratiobkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_ATANH_LUT_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 275.027 ; gain = 219.172
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 31.718 seconds; peak allocated memory: 136.631 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 102.195 ; gain = 46.633
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 102.195 ; gain = 46.633
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:24).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:27).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 122.898 ; gain = 67.336
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 132.344 ; gain = 76.781
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:14:63) to (SVM_Accelerator_HLS/Classifier.cpp:13:34) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:23:49) to (SVM_Accelerator_HLS/Exp.cpp:30:2) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:23:49) to (SVM_Accelerator_HLS/Classifier.cpp:9:30) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 164.297 ; gain = 108.734
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 165.270 ; gain = 109.707
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.029 seconds; current allocated memory: 113.952 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 114.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_Iteration_Schedule' to 'classify_Iteratiobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'classify_dadddsubcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dadd_64ns_64ns_64_5_full_dsp_1' to 'classify_dadd_64ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dmul_64ns_64ns_64_6_max_dsp_1' to 'classify_dmul_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_ddiv_64ns_64ns_64_31_1' to 'classify_ddiv_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dcmp_64ns_64ns_1_1_1' to 'classify_dcmp_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_uitodp_32ns_64_6_1' to 'classify_uitodp_3hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_dadd_64ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dadddsubcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dcmp_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_ddiv_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dmul_64neOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_uitodp_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.599 seconds; current allocated memory: 116.724 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_Iteratiobkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_ATANH_LUT_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 279.660 ; gain = 224.098
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 32.358 seconds; peak allocated memory: 140.424 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 102.148 ; gain = 46.426
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 102.148 ; gain = 46.426
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:27).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 126.062 ; gain = 70.340
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 139.125 ; gain = 83.402
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:14:63) to (SVM_Accelerator_HLS/Classifier.cpp:13:34) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:23:73) to (SVM_Accelerator_HLS/Exp.cpp:30:2) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:23:73) to (SVM_Accelerator_HLS/Classifier.cpp:9:30) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:27:21) to (SVM_Accelerator_HLS/Classifier.cpp:27:21) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 171.891 ; gain = 116.168
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 173.289 ; gain = 117.566
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.053 seconds; current allocated memory: 121.762 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 122.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_Iteration_Schedule' to 'classify_Iteratiobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'classify_dadddsubcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dadd_64ns_64ns_64_5_full_dsp_1' to 'classify_dadd_64ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dmul_64ns_64ns_64_6_max_dsp_1' to 'classify_dmul_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_ddiv_64ns_64ns_64_31_1' to 'classify_ddiv_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dcmp_64ns_64ns_1_1_1' to 'classify_dcmp_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_uitodp_32ns_64_6_1' to 'classify_uitodp_3hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_16s_8s_24_1_1' to 'classify_mul_mul_jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_dadd_64ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dadddsubcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dcmp_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_ddiv_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dmul_64neOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_uitodp_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.706 seconds; current allocated memory: 124.862 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_Iteratiobkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_ATANH_LUT_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 289.691 ; gain = 233.969
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 30.537 seconds; peak allocated memory: 148.179 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
WARNING: [HLS 200-40] In file included from SVM_Accelerator_HLS/Classifier.cpp:1:
SVM_Accelerator_HLS/Classifier.cpp:23:81: error: use of overloaded operator '*' is ambiguous (with operand types 'double' and 'ap_fixed<32, 24>')
        ap_fixed<16,2> K = (ap_fixed<16,2>)compute_exp((ap_fixed<32,24>)(-0.001 * l2Squared_fixed));
                                                                         ~~~~~~ ^ ~~~~~~~~~~~~~~~
...
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from SVM_Accelerator_HLS/Classifier.cpp:1:
SVM_Accelerator_HLS/Classifier.cpp:23:81: error: use of overloaded operator '*' is ambiguous (with operand types 'double' and 'ap_fixed<32, 24>')
        ap_fixed<16,2> K = (ap_fixed<16,2>)compute_exp((ap_fixed<32,24>)(-0.001 * l2Squared_fixed));
                                                                         ~~~~~~ ^ ~~~~~~~~~~~~~~~
...
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 102.082 ; gain = 46.434
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 102.082 ; gain = 46.434
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:27).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 125.840 ; gain = 70.191
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 138.445 ; gain = 82.797
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:14:63) to (SVM_Accelerator_HLS/Classifier.cpp:13:34) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:23:73) to (SVM_Accelerator_HLS/Exp.cpp:30:2) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:23:73) to (SVM_Accelerator_HLS/Classifier.cpp:9:30) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:27:21) to (SVM_Accelerator_HLS/Classifier.cpp:27:21) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 171.793 ; gain = 116.145
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 173.461 ; gain = 117.812
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.513 seconds; current allocated memory: 121.763 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 122.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_Iteration_Schedule' to 'classify_Iteratiobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'classify_dadddsubcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dadd_64ns_64ns_64_5_full_dsp_1' to 'classify_dadd_64ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dmul_64ns_64ns_64_6_max_dsp_1' to 'classify_dmul_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_ddiv_64ns_64ns_64_31_1' to 'classify_ddiv_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dcmp_64ns_64ns_1_1_1' to 'classify_dcmp_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_uitodp_32ns_64_6_1' to 'classify_uitodp_3hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_16s_8s_24_1_1' to 'classify_mul_mul_jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_dadd_64ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dadddsubcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dcmp_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_ddiv_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dmul_64neOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_uitodp_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.703 seconds; current allocated memory: 124.863 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_Iteratiobkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_ATANH_LUT_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 289.672 ; gain = 234.023
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 30.428 seconds; peak allocated memory: 148.179 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 102.113 ; gain = 46.484
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 102.113 ; gain = 46.484
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:27).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 125.984 ; gain = 70.355
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 139.172 ; gain = 83.543
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:23) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:14:63) to (SVM_Accelerator_HLS/Classifier.cpp:13:34) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:23:73) to (SVM_Accelerator_HLS/Exp.cpp:36:2) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:23:73) to (SVM_Accelerator_HLS/Classifier.cpp:9:30) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:27:21) to (SVM_Accelerator_HLS/Classifier.cpp:27:21) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 171.922 ; gain = 116.293
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 173.316 ; gain = 117.688
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.677 seconds; current allocated memory: 121.800 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 122.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_Iteration_Schedule' to 'classify_Iteratiobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'classify_dadddsubcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dadd_64ns_64ns_64_5_full_dsp_1' to 'classify_dadd_64ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dmul_64ns_64ns_64_6_max_dsp_1' to 'classify_dmul_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_ddiv_64ns_64ns_64_31_1' to 'classify_ddiv_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_dcmp_64ns_64ns_1_1_1' to 'classify_dcmp_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_uitodp_32ns_64_6_1' to 'classify_uitodp_3hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_16s_8s_24_1_1' to 'classify_mul_mul_jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_dadd_64ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dadddsubcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dcmp_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_ddiv_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_dmul_64neOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_uitodp_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.687 seconds; current allocated memory: 124.901 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_Iteratiobkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_ATANH_LUT_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:31 . Memory (MB): peak = 289.598 ; gain = 233.969
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 31.156 seconds; peak allocated memory: 148.186 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 102.211 ; gain = 46.176
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 102.211 ; gain = 46.176
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (SVM_Accelerator_HLS/Exp.cpp:55).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (SVM_Accelerator_HLS/Exp.cpp:54).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:28).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 138.059 ; gain = 82.023
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:24) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 155.723 ; gain = 99.688
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:24) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:14:63) to (SVM_Accelerator_HLS/Classifier.cpp:13:34) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Exp.cpp:55:16) to (SVM_Accelerator_HLS/Exp.cpp:49:38) in function 'classify'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:28:21) to (SVM_Accelerator_HLS/Classifier.cpp:28:21) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 197.668 ; gain = 141.633
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 203.691 ; gain = 147.656
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.519 seconds; current allocated memory: 149.032 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 149.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_Iteration_Schedule' to 'classify_Iteratiobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_ATANH_LUT_V' to 'classify_ATANH_LUcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_15ns_8s_23_1_1' to 'classify_mul_mul_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.426 seconds; current allocated memory: 150.702 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_Iteratiobkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_ATANH_LUcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:36 . Memory (MB): peak = 314.621 ; gain = 258.586
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 36.419 seconds; peak allocated memory: 175.463 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Classifier.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS/Exp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 102.238 ; gain = 46.379
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 102.238 ; gain = 46.379
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (SVM_Accelerator_HLS/Exp.cpp:92).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (SVM_Accelerator_HLS/Exp.cpp:76).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (SVM_Accelerator_HLS/Exp.cpp:75).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'compute_exp' (SVM_Accelerator_HLS/Exp.cpp:92).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:28).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 143.395 ; gain = 87.535
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'compute_exp' (SVM_Accelerator_HLS/Exp.cpp:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 165.008 ; gain = 109.148
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'compute_exp' (SVM_Accelerator_HLS/Exp.cpp:60) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Exp.cpp:76:16) to (SVM_Accelerator_HLS/Exp.cpp:70:38) in function 'compute_exp'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Exp.cpp:59:13) to (SVM_Accelerator_HLS/Exp.cpp:70:16) in function 'compute_exp'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Exp.cpp:91:16) to (SVM_Accelerator_HLS/Exp.cpp:94:1) in function 'compute_exp'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:14:63) to (SVM_Accelerator_HLS/Classifier.cpp:13:34) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS/Classifier.cpp:28:21) to (SVM_Accelerator_HLS/Classifier.cpp:28:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS/Classifier.cpp:24) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 209.336 ; gain = 153.477
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 216.793 ; gain = 160.934
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.755 seconds; current allocated memory: 160.756 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 161.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_Iteration_Schedule' to 'classify_Iteratiobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_ATANH_LUT_V' to 'classify_ATANH_LUcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_15ns_8s_23_1_1' to 'classify_mul_mul_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.436 seconds; current allocated memory: 162.931 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_Iteratiobkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_ATANH_LUcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:36 . Memory (MB): peak = 328.371 ; gain = 272.512
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 36.036 seconds; peak allocated memory: 186.785 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Cannot find source file alphas.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/CordicTB.cpp' ... 
WARNING: [HLS 200-40] In file included from SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/CordicTB.cpp:1:
SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/CordicTB.cpp:31:2: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
 auto run_case = [&](double xd, const char* name) {
 ^
SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/CordicTB.cpp:31:18: error: expected expression
 auto run_case = [&](double xd, const char* name) {
                 ^
1 warning and 1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/CordicTB.cpp:1:
SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/CordicTB.cpp:31:2: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
 auto run_case = [&](double xd, const char* name) {
 ^
SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/CordicTB.cpp:31:18: error: expected expression
 auto run_case = [&](double xd, const char* name) {
                 ^
1 warning and 1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Cannot find source file alphas.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/CordicTB.cpp' ... 
WARNING: [HLS 200-40] In file included from SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/CordicTB.cpp:1:
SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/CordicTB.cpp:31:2: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
 auto run_case = [&](double xd, const char* name) {
 ^
SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/CordicTB.cpp:31:18: error: expected expression
 auto run_case = [&](double xd, const char* name) {
                 ^
1 warning and 1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/CordicTB.cpp:1:
SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/CordicTB.cpp:31:2: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
 auto run_case = [&](double xd, const char* name) {
 ^
SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/CordicTB.cpp:31:18: error: expected expression
 auto run_case = [&](double xd, const char* name) {
                 ^
1 warning and 1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Cannot find source file alphas.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/CordicTB.cpp' ... 
WARNING: [HLS 200-40] In file included from SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/CordicTB.cpp:1:
SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/CordicTB.cpp:31:2: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
 auto run_case = [&](double xd, const char* name) {
 ^
SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/CordicTB.cpp:31:18: error: expected expression
 auto run_case = [&](double xd, const char* name) {
                 ^
1 warning and 1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/CordicTB.cpp:1:
SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/CordicTB.cpp:31:2: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
 auto run_case = [&](double xd, const char* name) {
 ^
SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/CordicTB.cpp:31:18: error: expected expression
 auto run_case = [&](double xd, const char* name) {
                 ^
1 warning and 1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Cannot find source file alphas.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.332 ; gain = 45.734
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.332 ; gain = 45.734
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:92).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:76).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:75).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:92).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:28).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 143.785 ; gain = 87.188
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 164.953 ; gain = 108.355
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:60) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:76:16) to (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:70:38) in function 'compute_exp'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:59:13) to (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:70:16) in function 'compute_exp'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:91:16) to (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:94:1) in function 'compute_exp'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:14:63) to (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:13:34) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:28:21) to (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:28:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:24) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 209.184 ; gain = 152.586
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 216.633 ; gain = 160.035
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.857 seconds; current allocated memory: 160.782 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 161.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_Iteration_Schedule' to 'classify_Iteratiobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_ATANH_LUT_V' to 'classify_ATANH_LUcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_15ns_8s_23_1_1' to 'classify_mul_mul_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.428 seconds; current allocated memory: 162.958 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_Iteratiobkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_ATANH_LUcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 328.605 ; gain = 272.008
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 24.709 seconds; peak allocated memory: 186.847 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Cannot find source file alphas.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.473 ; gain = 46.078
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.473 ; gain = 46.078
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:86).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:69).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:86).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'classify' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:28).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 143.281 ; gain = 86.887
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:52) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 166.117 ; gain = 109.723
INFO: [XFORM 203-602] Inlining function 'floor_to_int<ap_fixed<40, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'compute_exp' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:52) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:69:16) to (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:63:38) in function 'compute_exp'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:51:13) to (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:63:16) in function 'compute_exp'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:85:16) to (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Exp.cpp:88:1) in function 'compute_exp'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:14:63) to (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:13:34) in function 'classify'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:28:21) to (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:28:21) in function 'classify'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'compute_exp' into 'classify' (SVM_Accelerator_HLS_Cordic_GoodMSE_FixedPoint/Classifier.cpp:24) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 209.742 ; gain = 153.348
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 216.957 ; gain = 160.562
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.396 seconds; current allocated memory: 160.778 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 161.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'classify_Iteration_Schedule' to 'classify_Iteratiobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_ATANH_LUT_V' to 'classify_ATANH_LUcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_sitodp_32s_64_6_1' to 'classify_sitodp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_15ns_8s_23_1_1' to 'classify_mul_mul_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_sitodp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.569 seconds; current allocated memory: 162.954 MB.
INFO: [RTMG 210-279] Implementing memory 'classify_svs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_Iteratiobkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_ATANH_LUcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'classify_alphas_V_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 328.227 ; gain = 271.832
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
INFO: [HLS 200-112] Total elapsed time: 27.705 seconds; peak allocated memory: 186.843 MB.
