Options for the verification:
  Generating some trace
  Search order is breadth first (UPPAAL), automatic (TIGA)
  Using conservative space optimisation
  Seed is 1551839702
  State space representation uses minimal constraint systems
[2K
Verifying property 1 at line 6
 -- Throughput: 1839 states/sec, Size: 31 states, Load: 21 states[K -- Throughput: 50679 states/sec, Size: 202 states, Load: 97 states[K -- Throughput: 62731 states/sec, Size: 1690 states, Load: 650 states[K -- Throughput: 65542 states/sec, Size: 13925 states, Load: 3666 states[K -- Throughput: 60152 states/sec, Size: 57235 states, Load: 12253 states[K -- Throughput: 61891 states/sec, Size: 105245 states, Load: 14453 states[K -- Throughput: 60957 states/sec, Size: 164203 states, Load: 20193 states[K -- Throughput: 60536 states/sec, Size: 223511 states, Load: 26751 states[K -- Throughput: 54354 states/sec, Size: 288535 states, Load: 35154 states[K -- Throughput: 50450 states/sec, Size: 348021 states, Load: 50270 states[K -- Throughput: 50011 states/sec, Size: 400430 states, Load: 51846 states[K -- Throughput: 49498 states/sec, Size: 448315 states, Load: 51544 states[K -- Throughput: 50709 states/sec, Size: 490349 states, Load: 49897 states[K -- Throughput: 50539 states/sec, Size: 533137 states, Load: 47181 states[K -- Throughput: 51401 states/sec, Size: 579412 states, Load: 45821 states[K -- Throughput: 55520 states/sec, Size: 621806 states, Load: 41173 states[K -- Throughput: 56156 states/sec, Size: 669306 states, Load: 42023 states[K -- Throughput: 58078 states/sec, Size: 713958 states, Load: 36566 states[K -- Throughput: 57054 states/sec, Size: 763244 states, Load: 35378 states[K -- Throughput: 58121 states/sec, Size: 817761 states, Load: 37623 states[K -- Throughput: 55639 states/sec, Size: 877845 states, Load: 41996 states[K -- Throughput: 49876 states/sec, Size: 936986 states, Load: 53421 states[K -- Throughput: 51005 states/sec, Size: 994332 states, Load: 61207 states[K -- Throughput: 49901 states/sec, Size: 1047251 states, Load: 66580 states[K -- Throughput: 46032 states/sec, Size: 1093046 states, Load: 66937 states[K -- Throughput: 47838 states/sec, Size: 1140437 states, Load: 65716 states[K -- Throughput: 52336 states/sec, Size: 1179593 states, Load: 65060 states[K -- Throughput: 47639 states/sec, Size: 1224998 states, Load: 65665 states[K -- Throughput: 50755 states/sec, Size: 1264846 states, Load: 60263 states[K -- Throughput: 50939 states/sec, Size: 1307488 states, Load: 58641 states[K -- Throughput: 52959 states/sec, Size: 1349106 states, Load: 55788 states[K -- Throughput: 55330 states/sec, Size: 1389945 states, Load: 47357 states[K -- Throughput: 53325 states/sec, Size: 1432124 states, Load: 46564 states[K -- Throughput: 58467 states/sec, Size: 1470481 states, Load: 40387 states[K -- Throughput: 58746 states/sec, Size: 1520859 states, Load: 36399 states[K -- Throughput: 56986 states/sec, Size: 1571447 states, Load: 38986 states[K -- Throughput: 54149 states/sec, Size: 1631639 states, Load: 46209 states[K -- Throughput: 52927 states/sec, Size: 1688226 states, Load: 51951 states[K -- Throughput: 48179 states/sec, Size: 1742457 states, Load: 60628 states[K -- Throughput: 49066 states/sec, Size: 1792250 states, Load: 62755 states[K -- Throughput: 50294 states/sec, Size: 1836505 states, Load: 64836 states[K -- Throughput: 48871 states/sec, Size: 1883085 states, Load: 66167 states[K -- Throughput: 48056 states/sec, Size: 1925156 states, Load: 65740 states[K -- Throughput: 50184 states/sec, Size: 1964734 states, Load: 59457 states[K -- Throughput: 51638 states/sec, Size: 2001817 states, Load: 59089 states[K -- Throughput: 52055 states/sec, Size: 2038454 states, Load: 55151 states[K -- Throughput: 52253 states/sec, Size: 2073985 states, Load: 47737 states[K -- Throughput: 43266 states/sec, Size: 2109201 states, Load: 38950 states[K -- Throughput: 55990 states/sec, Size: 2149634 states, Load: 36277 states[K -- Throughput: 56974 states/sec, Size: 2190375 states, Load: 34778 states[K -- Throughput: 55884 states/sec, Size: 2236004 states, Load: 30827 states[K -- Throughput: 52249 states/sec, Size: 2289608 states, Load: 33441 states[K -- Throughput: 48775 states/sec, Size: 2340046 states, Load: 34232 states[K -- Throughput: 49444 states/sec, Size: 2378293 states, Load: 26930 states[K -- Throughput: 49449 states/sec, Size: 2416734 states, Load: 18177 states[K -- Throughput: 55312 states/sec, Size: 2447138 states, Load: 3097 states[KPreparing: 0%[KPreparing: 1%[KPreparing: 2%[KPreparing: 3%[KPreparing: 4%[KPreparing: 5%[KPreparing: 6%[KPreparing: 7%[KPreparing: 8%[KPreparing: 9%[KPreparing: 10%[KPreparing: 11%[KPreparing: 12%[KPreparing: 13%[KPreparing: 14%[KPreparing: 15%[KPreparing: 16%[KPreparing: 17%[KPreparing: 18%[KPreparing: 19%[KPreparing: 20%[KPreparing: 21%[KPreparing: 22%[KPreparing: 23%[KPreparing: 24%[KPreparing: 25%[KPreparing: 26%[KPreparing: 27%[KPreparing: 28%[KPreparing: 29%[KPreparing: 30%[KPreparing: 31%[KPreparing: 32%[KPreparing: 33%[KPreparing: 34%[KPreparing: 35%[KPreparing: 36%[KPreparing: 37%[KPreparing: 38%[KPreparing: 39%[KPreparing: 40%[KPreparing: 41%[KPreparing: 42%[KPreparing: 43%[KPreparing: 44%[KPreparing: 45%[KPreparing: 46%[KPreparing: 47%[KPreparing: 48%[KPreparing: 49%[KPreparing: 50%[KPreparing: 51%[KPreparing: 52%[KPreparing: 53%[KPreparing: 54%[KPreparing: 55%[KPreparing: 56%[KPreparing: 57%[KPreparing: 58%[KPreparing: 59%[KPreparing: 60%[KPreparing: 61%[KPreparing: 62%[KPreparing: 63%[KPreparing: 64%[KPreparing: 65%[KPreparing: 66%[KPreparing: 67%[KPreparing: 68%[KPreparing: 69%[KPreparing: 70%[KPreparing: 71%[KPreparing: 72%[KPreparing: 73%[KPreparing: 74%[KPreparing: 75%[KPreparing: 76%[KPreparing: 77%[KPreparing: 78%[KPreparing: 79%[KPreparing: 80%[KPreparing: 81%[KPreparing: 82%[KPreparing: 83%[KPreparing: 84%[KPreparing: 85%[KPreparing: 86%[KPreparing: 87%[KPreparing: 88%[KPreparing: 89%[KPreparing: 90%[KPreparing: 91%[KPreparing: 92%[KPreparing: 93%[KPreparing: 94%[KPreparing: 95%[KPreparing: 96%[KPreparing: 97%[KPreparing: 98%[KPreparing: 99%[K[2K -- Property is satisfied.
Initial state:
( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S0 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=0 k2=0 Verify=0 Production=0 w=0 flag_ST6[0]=0 flag_ST6[1]=0 flag_ST6[2]=0 flag_ST6[3]=0 flag_ST6[4]=0 flag_ST6[5]=0 flag_ST6[6]=0 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=0 Order_ASRS=0 Base=6 Cover=6 
(sc1==sc2 && sc2==ss1 && ss1==ss2 && ss2==ss3 && ss3==ss4 && ss4==ss5 && ss5==ss6 && ss6==bs1 && bs1==bs2 && bs2==bs3 && bs3==Global && Global==Prod && Prod==SpecS_P001.t && SpecS_P001.t==0)

Strategy to win:

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=1 k2=0 Verify=0 Production=0 w=8 flag_ST6[0]=3 flag_ST6[1]=0 flag_ST6[2]=0 flag_ST6[3]=1 flag_ST6[4]=0 flag_ST6[5]=0 flag_ST6[6]=7 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=2 Order_ASRS=1 Base=4 Cover=5 
When you are in (sc1==2 && sc1-Global==-182 && Global==184), take transition SpecC_3.S0->SpecC_3.S0 { 1, b1!, w := w + 1 }
SpecS_P061.S0->SpecS_P061.S1 { k == 0 && flag_ST6[PID_G3_1] == 0 && (flag_ST6[PID_G1] == 2 || flag_ST6[PID_G1] == 3), b1?, k := 1, ss4 := 0, flag_ST6[PID_G3_1] := flag_ST6[PID_G1], flag_ST6[PID_G1] := 0 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=0 k2=0 Verify=0 Production=0 w=4 flag_ST6[0]=0 flag_ST6[1]=0 flag_ST6[2]=0 flag_ST6[3]=2 flag_ST6[4]=0 flag_ST6[5]=0 flag_ST6[6]=0 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=1 Base=5 Cover=5 
When you are in (16<=sc1 && sc1<=26 && sc1-Global==-88), take transition SpecC_7.S0->SpecC_7.S0 { 1, a1!, w := w + 1 }
SpecS_G061.S0->SpecS_G061.S1 { k == 0 && k1 == 0 && flag_ST6[PID_G1] == 0 && (flag_ST6[PID_G3_2] == 2 || flag_ST6[PID_G3_2] == 3), a1?, k := 1, ss3 := 0, flag_ST6[PID_G1] := flag_ST6[PID_G3_2] + 2, flag_ST6[PID_G3_2] := 1 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=0 k2=0 Verify=0 Production=0 w=28 flag_ST6[0]=0 flag_ST6[1]=9 flag_ST6[2]=1 flag_ST6[3]=1 flag_ST6[4]=2 flag_ST6[5]=10 flag_ST6[6]=0 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=1 Base=3 Cover=3 
When you are in (sc1==11 && sc1-Global==-464 && Global==475), take transition SpecC_8.S0->SpecC_8.S0 { 1, a2!, w := w + 1 }
SpecS_G062.S0->SpecS_G062.S1 { k == 0 && k1 == 0 && flag_ST6[PID_G1] == 0 && (flag_ST6[PID_G4_2] == 1 || flag_ST6[PID_G4_2] == 10), a2?, k := 1, ss5 := 0, flag_ST6[PID_G1] := flag_ST6[PID_G4_2], flag_ST6[PID_G4_2] := 0 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=1 k2=0 Verify=0 Production=0 w=29 flag_ST6[0]=10 flag_ST6[1]=9 flag_ST6[2]=1 flag_ST6[3]=1 flag_ST6[4]=2 flag_ST6[5]=0 flag_ST6[6]=0 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=1 Base=3 Cover=3 
When you are in (sc1==20 && sc1-Global==-464 && Global==484), take transition SpecC_2.S0->SpecC_2.S0 { 1, b0!, w := w + 1 }
SpecS_P001.S0->SpecS_P001.S1 { k == 0 && flag_ST6[PID_G1] == 10, b0?, k := 1, ss2 := 0, flag_ST6[PID_G1] := 0 }

State: ( SpecS_G001.S2 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S0 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=1 k1=0 k2=0 Verify=0 Production=0 w=7 flag_ST6[0]=3 flag_ST6[1]=0 flag_ST6[2]=0 flag_ST6[3]=1 flag_ST6[4]=0 flag_ST6[5]=0 flag_ST6[6]=7 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=0 Base=5 Cover=5 
When you are in (ss1==6 && ss1-Global==-176 && Global==182), take transition SpecC_1.S0->SpecC_1.S1 { 1, d0!, w := w + 1 }
ASRS_Esteira.S0->ASRS_Esteira.S0 { Base != 0 && Order_ASRS == 0, d0?, sc1 := 0, Base := Base - 1, Order_ASRS := 1, PID_ASRS := 2 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=0 k2=0 Verify=0 Production=0 w=14 flag_ST6[0]=0 flag_ST6[1]=9 flag_ST6[2]=1 flag_ST6[3]=1 flag_ST6[4]=0 flag_ST6[5]=2 flag_ST6[6]=0 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=1 Base=4 Cover=4 
When you are in (sc1==9 && sc1-Global==-277 && Global==286), take transition SpecC_8.S0->SpecC_8.S0 { 1, a2!, w := w + 1 }
SpecS_G062.S0->SpecS_G062.S1 { k == 0 && k1 == 0 && flag_ST6[PID_G1] == 0 && (flag_ST6[PID_G4_2] == 2 || flag_ST6[PID_G4_2] == 3), a2?, k := 1, ss5 := 0, flag_ST6[PID_G1] := flag_ST6[PID_G4_2] + 2, flag_ST6[PID_G4_2] := 1 }

State: ( SpecS_G001.S1 SpecS_G061.S1 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S0 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=1 k1=0 k2=0 Verify=1 Production=2 w=53 flag_ST6[0]=9 flag_ST6[1]=0 flag_ST6[2]=1 flag_ST6[3]=0 flag_ST6[4]=3 flag_ST6[5]=1 flag_ST6[6]=7 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=0 Base=2 Cover=2 
When you are in (ss3==7 && ss3-Global==-772 && Global==779), take transition SpecC_1.S0->SpecC_1.S1 { 1, d0!, w := w + 1 }
ASRS_Esteira.S0->ASRS_Esteira.S0 { Base != 0 && Order_ASRS == 0, d0?, sc1 := 0, Base := Base - 1, Order_ASRS := 1, PID_ASRS := 2 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id30 ) k=0 k1=1 k2=0 Verify=0 Production=2 w=63 flag_ST6[0]=4 flag_ST6[1]=9 flag_ST6[2]=0 flag_ST6[3]=1 flag_ST6[4]=1 flag_ST6[5]=1 flag_ST6[6]=0 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=1 Base=1 Cover=1 
When you are in (sc1==35 && sc1-sc2==26 && sc2-Global==-898 && Global==907), take transition Bloco_1_C.S0->Bloco_1_C.S0 { 1, c0!, w := w + 1 }
Bloco_1_S.S0->Bloco_1_S.S1 { k == 0 && flag_ST6[PID_G1] == 4, c0?, bs1 := 0, k := 1 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id30 ) k=0 k1=1 k2=0 Verify=0 Production=3 w=79 flag_ST6[0]=4 flag_ST6[1]=9 flag_ST6[2]=1 flag_ST6[3]=1 flag_ST6[4]=1 flag_ST6[5]=0 flag_ST6[6]=0 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=1 Base=0 Cover=0 
When you are in (sc1==35 && sc1-sc2==26 && sc2-Global==-1102 && Global==1111), take transition Bloco_1_C.S0->Bloco_1_C.S0 { 1, c0!, w := w + 1 }
Bloco_1_S.S0->Bloco_1_S.S1 { k == 0 && flag_ST6[PID_G1] == 4, c0?, bs1 := 0, k := 1 }

State: ( SpecS_G001.S2 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S0 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=1 k1=0 k2=0 Verify=0 Production=2 w=49 flag_ST6[0]=3 flag_ST6[1]=9 flag_ST6[2]=1 flag_ST6[3]=1 flag_ST6[4]=0 flag_ST6[5]=1 flag_ST6[6]=7 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=0 Base=2 Cover=2 
When you are in (90<=sc1 && sc1<=91 && sc1-ss1==88 && ss1-Global==-756 && Global-sc1==668), take transition Bloco_3_C.S0->Bloco_3_C.S0 { 1, c2!, w := w + 1 }
Bloco_3_S.S0->Bloco_3_S.S1 { flag_ST6[PID_G2] == 9 && Verify == 0 && k2 == 0, c2?, k2 := 1, bs3 := 0 }

State: ( SpecS_G001.S1 SpecS_G061.S1 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S0 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S1 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=1 k1=0 k2=1 Verify=0 Production=1 w=36 flag_ST6[0]=1 flag_ST6[1]=9 flag_ST6[2]=1 flag_ST6[3]=0 flag_ST6[4]=1 flag_ST6[5]=3 flag_ST6[6]=7 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=0 Base=3 Cover=3 
When you are in (ss3-sc1<-88 && ss3-bs3<=-13 && ss3-Global==-568 && bs3<=14), take transition SpecC_9.S0->SpecC_9.S0 { 1, d2!, w := w + 1 }
Bloco_3_S.S1->Bloco_3_S.S2 { flag_ST6[PID_G1] == 1 && bs3 <= 14, d2?, flag_ST6[PID_G1] := 0 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S0 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S1 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=0 k2=1 Verify=0 Production=2 w=51 flag_ST6[0]=0 flag_ST6[1]=9 flag_ST6[2]=1 flag_ST6[3]=1 flag_ST6[4]=3 flag_ST6[5]=1 flag_ST6[6]=7 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=0 Base=2 Cover=2 
When you are in (88<sc1 && 13<=bs3 && Global==772 && bs3<=14), take transition SpecC_7.S0->SpecC_7.S0 { 1, a1!, w := w + 1 }
SpecS_G061.S0->SpecS_G061.S1 { k == 0 && k1 == 0 && flag_ST6[PID_G1] == 0 && (flag_ST6[PID_G3_2] == 1 || flag_ST6[PID_G3_2] == 10), a1?, k := 1, ss3 := 0, flag_ST6[PID_G1] := flag_ST6[PID_G3_2], flag_ST6[PID_G3_2] := 0 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S0 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S1 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=0 k2=1 Verify=0 Production=1 w=35 flag_ST6[0]=0 flag_ST6[1]=9 flag_ST6[2]=1 flag_ST6[3]=1 flag_ST6[4]=1 flag_ST6[5]=3 flag_ST6[6]=7 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=0 Base=3 Cover=3 
When you are in (88<sc1 && 13<=bs3 && Global==568 && bs3<=14), take transition SpecC_7.S0->SpecC_7.S0 { 1, a1!, w := w + 1 }
SpecS_G061.S0->SpecS_G061.S1 { k == 0 && k1 == 0 && flag_ST6[PID_G1] == 0 && (flag_ST6[PID_G3_2] == 1 || flag_ST6[PID_G3_2] == 10), a1?, k := 1, ss3 := 0, flag_ST6[PID_G1] := flag_ST6[PID_G3_2], flag_ST6[PID_G3_2] := 0 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=1 k2=0 Verify=0 Production=2 w=56 flag_ST6[0]=5 flag_ST6[1]=0 flag_ST6[2]=10 flag_ST6[3]=0 flag_ST6[4]=1 flag_ST6[5]=1 flag_ST6[6]=7 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=2 Order_ASRS=1 Base=1 Cover=2 
When you are in (sc1==19 && sc1-Global==-779 && Global==798), take transition Bloco_2_C.S0->Bloco_2_C.S0 { 1, c1!, w := w + 1 }
Bloco_2_S.S0->Bloco_2_S.S1 { flag_ST6[PID_G5] == 7 && flag_ST6[PID_G1] == 5 && k == 0, c1?, flag_ST6[PID_G1] := 0, bs2 := 0, k := 1 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S0 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S1 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=1 k2=1 Verify=0 Production=3 w=66 flag_ST6[0]=3 flag_ST6[1]=9 flag_ST6[2]=0 flag_ST6[3]=1 flag_ST6[4]=1 flag_ST6[5]=1 flag_ST6[6]=7 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=0 Base=1 Cover=1 
When you are in (88<sc1 && 5<=bs3 && Global==968 && bs3<=6), take transition SpecC_3.S0->SpecC_3.S0 { 1, b1!, w := w + 1 }
SpecS_P061.S0->SpecS_P061.S1 { k == 0 && flag_ST6[PID_G3_1] == 0 && (flag_ST6[PID_G1] == 2 || flag_ST6[PID_G1] == 3), b1?, k := 1, ss4 := 0, flag_ST6[PID_G3_1] := flag_ST6[PID_G1], flag_ST6[PID_G1] := 0 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S0 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S1 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=0 k2=1 Verify=0 Production=3 w=67 flag_ST6[0]=0 flag_ST6[1]=9 flag_ST6[2]=3 flag_ST6[3]=1 flag_ST6[4]=1 flag_ST6[5]=1 flag_ST6[6]=7 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=0 Base=1 Cover=1 
When you are in (88<sc1 && 13<=bs3 && Global==976 && bs3<=14), take transition SpecC_7.S0->SpecC_7.S0 { 1, a1!, w := w + 1 }
SpecS_G061.S0->SpecS_G061.S1 { k == 0 && k1 == 0 && flag_ST6[PID_G1] == 0 && (flag_ST6[PID_G3_2] == 1 || flag_ST6[PID_G3_2] == 10), a1?, k := 1, ss3 := 0, flag_ST6[PID_G1] := flag_ST6[PID_G3_2], flag_ST6[PID_G3_2] := 0 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S0 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id30 ) k=0 k1=0 k2=0 Verify=1 Production=4 w=89 flag_ST6[0]=9 flag_ST6[1]=0 flag_ST6[2]=1 flag_ST6[3]=1 flag_ST6[4]=0 flag_ST6[5]=1 flag_ST6[6]=0 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=0 Base=0 Cover=0 
When you are in (88<sc1 && 5<=sc2 && sc2<=7 && sc2-Global==-1281), take transition SpecC_3.S0->SpecC_3.S0 { 1, b1!, w := w + 1 }
SpecS_P061.S0->SpecS_P061.S1 { k == 0 && flag_ST6[PID_G3_2] == 1 && flag_ST6[PID_G1] == 9 && Verify == 1, b1?, k := 1, ss4 := 0, flag_ST6[PID_G3_2] := 10, flag_ST6[PID_G1] := 0, Verify := 0 }

State: ( SpecS_G001.S2 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S0 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=1 k1=0 k2=0 Verify=0 Production=0 w=21 flag_ST6[0]=3 flag_ST6[1]=0 flag_ST6[2]=1 flag_ST6[3]=0 flag_ST6[4]=0 flag_ST6[5]=10 flag_ST6[6]=7 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=0 Base=4 Cover=4 
When you are in (ss1==6 && ss1-Global==-365 && Global==371), take transition SpecC_1.S0->SpecC_1.S1 { 1, d0!, w := w + 1 }
ASRS_Esteira.S0->ASRS_Esteira.S0 { Base != 0 && Order_ASRS == 0, d0?, sc1 := 0, Base := Base - 1, Order_ASRS := 1, PID_ASRS := 2 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=1 k2=0 Verify=1 Production=3 w=70 flag_ST6[0]=9 flag_ST6[1]=0 flag_ST6[2]=3 flag_ST6[3]=0 flag_ST6[4]=1 flag_ST6[5]=1 flag_ST6[6]=7 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=2 Order_ASRS=1 Base=0 Cover=1 
When you are in (sc1==2 && sc1-Global==-983 && Global==985), take transition SpecC_4.S0->SpecC_4.S0 { 1, b2!, w := w + 1 }
SpecS_P062.S0->SpecS_P062.S1 { k == 0 && flag_ST6[PID_G4_2] == 1 && flag_ST6[PID_G1] == 9 && Verify == 1, b2?, k := 1, ss6 := 0, flag_ST6[PID_G4_2] := 10, flag_ST6[PID_G1] := 0, Verify := 0 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=1 k2=0 Verify=0 Production=0 w=15 flag_ST6[0]=4 flag_ST6[1]=9 flag_ST6[2]=1 flag_ST6[3]=1 flag_ST6[4]=0 flag_ST6[5]=1 flag_ST6[6]=0 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=1 Base=4 Cover=4 
When you are in (sc1==18 && sc1-Global==-277 && Global==295), take transition Bloco_1_C.S0->Bloco_1_C.S0 { 1, c0!, w := w + 1 }
Bloco_1_S.S0->Bloco_1_S.S1 { k == 0 && flag_ST6[PID_G1] == 4, c0?, bs1 := 0, k := 1 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=1 k2=0 Verify=0 Production=0 w=27 flag_ST6[0]=2 flag_ST6[1]=9 flag_ST6[2]=1 flag_ST6[3]=1 flag_ST6[4]=0 flag_ST6[5]=10 flag_ST6[6]=0 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=1 Base=3 Cover=3 
When you are in (sc1==3 && sc1-Global==-464 && Global==467), take transition SpecC_4.S0->SpecC_4.S0 { 1, b2!, w := w + 1 }
SpecS_P062.S0->SpecS_P062.S1 { k == 0 && flag_ST6[PID_G4_1] == 0 && (flag_ST6[PID_G1] == 2 || flag_ST6[PID_G1] == 3), b2?, k := 1, ss6 := 0, flag_ST6[PID_G4_1] := flag_ST6[PID_G1], flag_ST6[PID_G1] := 0 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id30 ) k=0 k1=0 k2=0 Verify=0 Production=0 w=30 flag_ST6[0]=0 flag_ST6[1]=9 flag_ST6[2]=1 flag_ST6[3]=1 flag_ST6[4]=2 flag_ST6[5]=0 flag_ST6[6]=0 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=1 Base=3 Cover=3 
When you are in (sc1==26 && sc1-sc2==26 && sc2-Global==-490 && Global==490), take transition SpecC_8.S0->SpecC_8.S0 { 1, a2!, w := w + 1 }
SpecS_G062.S0->SpecS_G062.S1 { k == 0 && k1 == 0 && flag_ST6[PID_G1] == 0 && (flag_ST6[PID_G4_1] == 2 || flag_ST6[PID_G4_1] == 3), a2?, k := 1, ss5 := 0, flag_ST6[PID_G1] := flag_ST6[PID_G4_1] + 2, flag_ST6[PID_G4_1] := 1 }

State: ( SpecS_G001.S2 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S0 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=1 k1=0 k2=0 Verify=0 Production=3 w=74 flag_ST6[0]=2 flag_ST6[1]=9 flag_ST6[2]=1 flag_ST6[3]=0 flag_ST6[4]=1 flag_ST6[5]=10 flag_ST6[6]=0 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=2 Order_ASRS=0 Base=0 Cover=1 
When you are in (ss1==5 && ss1-Global==-1071 && Global==1076), take transition SpecC_1.S0->SpecC_1.S1 { 1, d1!, w := w + 1 }
ASRS_Esteira.S0->ASRS_Esteira.S0 { Cover != 0 && Order_ASRS == 0, d1?, sc1 := 0, Cover := Cover - 1, Order_ASRS := 1, PID_ASRS := 3 }

State: ( SpecS_G001.S1 SpecS_G061.S1 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S0 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=1 k1=0 k2=0 Verify=1 Production=3 w=69 flag_ST6[0]=9 flag_ST6[1]=0 flag_ST6[2]=3 flag_ST6[3]=0 flag_ST6[4]=1 flag_ST6[5]=1 flag_ST6[6]=7 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=0 Base=1 Cover=1 
When you are in (ss3==7 && ss3-Global==-976 && Global==983), take transition SpecC_1.S0->SpecC_1.S1 { 1, d0!, w := w + 1 }
ASRS_Esteira.S0->ASRS_Esteira.S0 { Base != 0 && Order_ASRS == 0, d0?, sc1 := 0, Base := Base - 1, Order_ASRS := 1, PID_ASRS := 2 }

State: ( SpecS_G001.S1 SpecS_G061.S1 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S0 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S1 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=1 k1=0 k2=1 Verify=0 Production=3 w=68 flag_ST6[0]=1 flag_ST6[1]=9 flag_ST6[2]=3 flag_ST6[3]=0 flag_ST6[4]=1 flag_ST6[5]=1 flag_ST6[6]=7 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=0 Base=1 Cover=1 
When you are in (ss3-sc1<-88 && ss3-bs3<=-13 && ss3-Global==-976 && bs3<=14), take transition SpecC_9.S0->SpecC_9.S0 { 1, d2!, w := w + 1 }
Bloco_3_S.S1->Bloco_3_S.S2 { flag_ST6[PID_G1] == 1 && bs3 <= 14, d2?, flag_ST6[PID_G1] := 0 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=0 k2=0 Verify=0 Production=3 w=73 flag_ST6[0]=0 flag_ST6[1]=9 flag_ST6[2]=1 flag_ST6[3]=0 flag_ST6[4]=1 flag_ST6[5]=10 flag_ST6[6]=0 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=2 Order_ASRS=1 Base=0 Cover=1 
When you are in (sc1==88 && sc1-Global==-983 && Global==1071), take transition SpecC_1.S1->SpecC_1.S0 { 1, a0!, w := w + 1 }
SpecS_G001.S1->SpecS_G001.S2 { k == 0 && k1 == 0 && sc1 == 88, a0?, k := 1, ss1 := 0, flag_ST6[PID_G1] := PID_ASRS, Order_ASRS := 0 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id30 ) k=0 k1=0 k2=0 Verify=0 Production=1 w=46 flag_ST6[0]=0 flag_ST6[1]=9 flag_ST6[2]=1 flag_ST6[3]=2 flag_ST6[4]=0 flag_ST6[5]=1 flag_ST6[6]=0 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=1 Base=2 Cover=2 
When you are in (sc1==26 && sc1-sc2==26 && sc2-Global==-694 && Global==694), take transition SpecC_7.S0->SpecC_7.S0 { 1, a1!, w := w + 1 }
SpecS_G061.S0->SpecS_G061.S1 { k == 0 && k1 == 0 && flag_ST6[PID_G1] == 0 && (flag_ST6[PID_G3_2] == 2 || flag_ST6[PID_G3_2] == 3), a1?, k := 1, ss3 := 0, flag_ST6[PID_G1] := flag_ST6[PID_G3_2] + 2, flag_ST6[PID_G3_2] := 1 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S1 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S0 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=1 k1=0 k2=0 Verify=0 Production=4 w=87 flag_ST6[0]=10 flag_ST6[1]=9 flag_ST6[2]=1 flag_ST6[3]=1 flag_ST6[4]=0 flag_ST6[5]=1 flag_ST6[6]=0 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=0 Base=0 Cover=0 
When you are in (ss5<=2 && ss5-sc1<-88 && ss5-Global==-1266), take transition Bloco_3_C.S0->Bloco_3_C.S0 { 1, c2!, w := w + 1 }
Bloco_3_S.S0->Bloco_3_S.S1 { flag_ST6[PID_G2] == 9 && Verify == 0 && k2 == 0, c2?, k2 := 1, bs3 := 0 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=1 k2=0 Verify=0 Production=0 w=24 flag_ST6[0]=5 flag_ST6[1]=0 flag_ST6[2]=1 flag_ST6[3]=1 flag_ST6[4]=0 flag_ST6[5]=10 flag_ST6[6]=7 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=2 Order_ASRS=1 Base=3 Cover=4 
When you are in (sc1==19 && sc1-Global==-371 && Global==390), take transition Bloco_2_C.S0->Bloco_2_C.S0 { 1, c1!, w := w + 1 }
Bloco_2_S.S0->Bloco_2_S.S1 { flag_ST6[PID_G5] == 7 && flag_ST6[PID_G1] == 5 && k == 0, c1?, flag_ST6[PID_G1] := 0, bs2 := 0, k := 1 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S0 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S1 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=1 k2=1 Verify=0 Production=2 w=50 flag_ST6[0]=3 flag_ST6[1]=9 flag_ST6[2]=1 flag_ST6[3]=1 flag_ST6[4]=0 flag_ST6[5]=1 flag_ST6[6]=7 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=0 Base=2 Cover=2 
When you are in (88<sc1 && 5<=bs3 && Global==764 && bs3<=6), take transition SpecC_4.S0->SpecC_4.S0 { 1, b2!, w := w + 1 }
SpecS_P062.S0->SpecS_P062.S1 { k == 0 && flag_ST6[PID_G4_1] == 0 && (flag_ST6[PID_G1] == 2 || flag_ST6[PID_G1] == 3), b2?, k := 1, ss6 := 0, flag_ST6[PID_G4_1] := flag_ST6[PID_G1], flag_ST6[PID_G1] := 0 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=0 k2=0 Verify=0 Production=3 w=76 flag_ST6[0]=0 flag_ST6[1]=9 flag_ST6[2]=1 flag_ST6[3]=2 flag_ST6[4]=1 flag_ST6[5]=10 flag_ST6[6]=0 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=1 Base=0 Cover=0 
When you are in (sc1==11 && sc1-Global==-1076 && Global==1087), take transition SpecC_8.S0->SpecC_8.S0 { 1, a2!, w := w + 1 }
SpecS_G062.S0->SpecS_G062.S1 { k == 0 && k1 == 0 && flag_ST6[PID_G1] == 0 && (flag_ST6[PID_G4_2] == 1 || flag_ST6[PID_G4_2] == 10), a2?, k := 1, ss5 := 0, flag_ST6[PID_G1] := flag_ST6[PID_G4_2], flag_ST6[PID_G4_2] := 0 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=0 k2=0 Verify=0 Production=0 w=9 flag_ST6[0]=0 flag_ST6[1]=0 flag_ST6[2]=3 flag_ST6[3]=1 flag_ST6[4]=0 flag_ST6[5]=0 flag_ST6[6]=7 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=2 Order_ASRS=1 Base=4 Cover=5 
When you are in (sc1==10 && sc1-Global==-182 && Global==192), take transition SpecC_7.S0->SpecC_7.S0 { 1, a1!, w := w + 1 }
SpecS_G061.S0->SpecS_G061.S1 { k == 0 && k1 == 0 && flag_ST6[PID_G1] == 0 && (flag_ST6[PID_G3_1] == 2 || flag_ST6[PID_G3_1] == 3), a1?, k := 1, ss3 := 0, flag_ST6[PID_G1] := flag_ST6[PID_G3_1] + 2, flag_ST6[PID_G3_1] := 1 }

State: ( SpecS_G001.S1 SpecS_G061.S1 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S0 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=1 k1=0 k2=0 Verify=1 Production=1 w=37 flag_ST6[0]=9 flag_ST6[1]=0 flag_ST6[2]=1 flag_ST6[3]=0 flag_ST6[4]=1 flag_ST6[5]=3 flag_ST6[6]=7 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=0 Base=3 Cover=3 
When you are in (ss3==7 && ss3-Global==-568 && Global==575), take transition SpecC_1.S0->SpecC_1.S1 { 1, d0!, w := w + 1 }
ASRS_Esteira.S0->ASRS_Esteira.S0 { Base != 0 && Order_ASRS == 0, d0?, sc1 := 0, Base := Base - 1, Order_ASRS := 1, PID_ASRS := 2 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=0 k2=0 Verify=0 Production=0 w=1 flag_ST6[0]=0 flag_ST6[1]=0 flag_ST6[2]=0 flag_ST6[3]=0 flag_ST6[4]=0 flag_ST6[5]=0 flag_ST6[6]=0 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=2 Order_ASRS=1 Base=5 Cover=6 
When you are in (sc1==88 && sc1==Global && Global==88), take transition SpecC_1.S1->SpecC_1.S0 { 1, a0!, w := w + 1 }
SpecS_G001.S1->SpecS_G001.S2 { k == 0 && k1 == 0 && sc1 == 88, a0?, k := 1, ss1 := 0, flag_ST6[PID_G1] := PID_ASRS, Order_ASRS := 0 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=0 k2=0 Verify=0 Production=1 w=39 flag_ST6[0]=0 flag_ST6[1]=0 flag_ST6[2]=1 flag_ST6[3]=0 flag_ST6[4]=10 flag_ST6[5]=3 flag_ST6[6]=7 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=2 Order_ASRS=1 Base=2 Cover=3 
When you are in (sc1==10 && sc1-Global==-575 && Global==585), take transition SpecC_8.S0->SpecC_8.S0 { 1, a2!, w := w + 1 }
SpecS_G062.S0->SpecS_G062.S1 { k == 0 && k1 == 0 && flag_ST6[PID_G1] == 0 && (flag_ST6[PID_G4_2] == 2 || flag_ST6[PID_G4_2] == 3), a2?, k := 1, ss5 := 0, flag_ST6[PID_G1] := flag_ST6[PID_G4_2] + 2, flag_ST6[PID_G4_2] := 1 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=0 k2=0 Verify=0 Production=0 w=6 flag_ST6[0]=0 flag_ST6[1]=0 flag_ST6[2]=0 flag_ST6[3]=1 flag_ST6[4]=0 flag_ST6[5]=0 flag_ST6[6]=7 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=1 Base=5 Cover=5 
When you are in (sc1==88 && sc1-Global==-88 && Global==176), take transition SpecC_1.S1->SpecC_1.S0 { 1, a0!, w := w + 1 }
SpecS_G001.S1->SpecS_G001.S2 { k == 0 && k1 == 0 && sc1 == 88, a0?, k := 1, ss1 := 0, flag_ST6[PID_G1] := PID_ASRS, Order_ASRS := 0 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id30 ) k=0 k1=1 k2=0 Verify=0 Production=0 w=31 flag_ST6[0]=4 flag_ST6[1]=9 flag_ST6[2]=1 flag_ST6[3]=1 flag_ST6[4]=1 flag_ST6[5]=0 flag_ST6[6]=0 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=1 Base=3 Cover=3 
When you are in (sc1==35 && sc1-sc2==26 && sc2-Global==-490 && Global==499), take transition Bloco_1_C.S0->Bloco_1_C.S0 { 1, c0!, w := w + 1 }
Bloco_1_S.S0->Bloco_1_S.S1 { k == 0 && flag_ST6[PID_G1] == 4, c0?, bs1 := 0, k := 1 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=0 k2=0 Verify=0 Production=2 w=55 flag_ST6[0]=0 flag_ST6[1]=0 flag_ST6[2]=10 flag_ST6[3]=0 flag_ST6[4]=3 flag_ST6[5]=1 flag_ST6[6]=7 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=2 Order_ASRS=1 Base=1 Cover=2 
When you are in (sc1==10 && sc1-Global==-779 && Global==789), take transition SpecC_8.S0->SpecC_8.S0 { 1, a2!, w := w + 1 }
SpecS_G062.S0->SpecS_G062.S1 { k == 0 && k1 == 0 && flag_ST6[PID_G1] == 0 && (flag_ST6[PID_G4_1] == 2 || flag_ST6[PID_G4_1] == 3), a2?, k := 1, ss5 := 0, flag_ST6[PID_G1] := flag_ST6[PID_G4_1] + 2, flag_ST6[PID_G4_1] := 1 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id30 ) k=0 k1=0 k2=0 Verify=0 Production=2 w=62 flag_ST6[0]=0 flag_ST6[1]=9 flag_ST6[2]=0 flag_ST6[3]=2 flag_ST6[4]=1 flag_ST6[5]=1 flag_ST6[6]=0 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=1 Base=1 Cover=1 
When you are in (sc1==26 && sc1-sc2==26 && sc2-Global==-898 && Global==898), take transition SpecC_7.S0->SpecC_7.S0 { 1, a1!, w := w + 1 }
SpecS_G061.S0->SpecS_G061.S1 { k == 0 && k1 == 0 && flag_ST6[PID_G1] == 0 && (flag_ST6[PID_G3_2] == 2 || flag_ST6[PID_G3_2] == 3), a1?, k := 1, ss3 := 0, flag_ST6[PID_G1] := flag_ST6[PID_G3_2] + 2, flag_ST6[PID_G3_2] := 1 }

State: ( SpecS_G001.S2 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S0 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=1 k1=0 k2=0 Verify=0 Production=0 w=12 flag_ST6[0]=2 flag_ST6[1]=9 flag_ST6[2]=1 flag_ST6[3]=1 flag_ST6[4]=0 flag_ST6[5]=0 flag_ST6[6]=0 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=2 Order_ASRS=0 Base=4 Cover=5 
When you are in (ss1==7 && ss1-Global==-270 && Global==277), take transition SpecC_1.S0->SpecC_1.S1 { 1, d1!, w := w + 1 }
ASRS_Esteira.S0->ASRS_Esteira.S0 { Cover != 0 && Order_ASRS == 0, d1?, sc1 := 0, Cover := Cover - 1, Order_ASRS := 1, PID_ASRS := 3 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=0 k2=0 Verify=0 Production=0 w=23 flag_ST6[0]=0 flag_ST6[1]=0 flag_ST6[2]=1 flag_ST6[3]=3 flag_ST6[4]=0 flag_ST6[5]=10 flag_ST6[6]=7 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=2 Order_ASRS=1 Base=3 Cover=4 
When you are in (sc1==10 && sc1-Global==-371 && Global==381), take transition SpecC_7.S0->SpecC_7.S0 { 1, a1!, w := w + 1 }
SpecS_G061.S0->SpecS_G061.S1 { k == 0 && k1 == 0 && flag_ST6[PID_G1] == 0 && (flag_ST6[PID_G3_2] == 2 || flag_ST6[PID_G3_2] == 3), a1?, k := 1, ss3 := 0, flag_ST6[PID_G1] := flag_ST6[PID_G3_2] + 2, flag_ST6[PID_G3_2] := 1 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=0 k2=0 Verify=0 Production=0 w=25 flag_ST6[0]=0 flag_ST6[1]=9 flag_ST6[2]=1 flag_ST6[3]=1 flag_ST6[4]=0 flag_ST6[5]=10 flag_ST6[6]=0 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=2 Order_ASRS=1 Base=3 Cover=4 
When you are in (sc1==88 && sc1-Global==-371 && Global==459), take transition SpecC_1.S1->SpecC_1.S0 { 1, a0!, w := w + 1 }
SpecS_G001.S1->SpecS_G001.S2 { k == 0 && k1 == 0 && sc1 == 88, a0?, k := 1, ss1 := 0, flag_ST6[PID_G1] := PID_ASRS, Order_ASRS := 0 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=0 k2=0 Verify=0 Production=1 w=41 flag_ST6[0]=0 flag_ST6[1]=9 flag_ST6[2]=1 flag_ST6[3]=0 flag_ST6[4]=10 flag_ST6[5]=1 flag_ST6[6]=0 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=2 Order_ASRS=1 Base=2 Cover=3 
When you are in (sc1==88 && sc1-Global==-575 && Global==663), take transition SpecC_1.S1->SpecC_1.S0 { 1, a0!, w := w + 1 }
SpecS_G001.S1->SpecS_G001.S2 { k == 0 && k1 == 0 && sc1 == 88, a0?, k := 1, ss1 := 0, flag_ST6[PID_G1] := PID_ASRS, Order_ASRS := 0 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=1 k2=0 Verify=0 Production=0 w=22 flag_ST6[0]=3 flag_ST6[1]=0 flag_ST6[2]=1 flag_ST6[3]=0 flag_ST6[4]=0 flag_ST6[5]=10 flag_ST6[6]=7 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=2 Order_ASRS=1 Base=3 Cover=4 
When you are in (sc1==2 && sc1-Global==-371 && Global==373), take transition SpecC_3.S0->SpecC_3.S0 { 1, b1!, w := w + 1 }
SpecS_P061.S0->SpecS_P061.S1 { k == 0 && flag_ST6[PID_G3_2] == 0 && (flag_ST6[PID_G1] == 2 || flag_ST6[PID_G1] == 3), b1?, k := 1, ss4 := 0, flag_ST6[PID_G3_2] := flag_ST6[PID_G1], flag_ST6[PID_G1] := 0 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=1 k2=0 Verify=0 Production=0 w=5 flag_ST6[0]=4 flag_ST6[1]=0 flag_ST6[2]=0 flag_ST6[3]=1 flag_ST6[4]=0 flag_ST6[5]=0 flag_ST6[6]=0 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=1 Base=5 Cover=5 
When you are in (25<=sc1 && sc1<=35 && sc1-Global==-88), take transition Bloco_1_C.S0->Bloco_1_C.S0 { 1, c0!, w := w + 1 }
Bloco_1_S.S0->Bloco_1_S.S1 { k == 0 && flag_ST6[PID_G1] == 4, c0?, bs1 := 0, k := 1 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S1 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=1 k1=1 k2=0 Verify=0 Production=0 w=16 flag_ST6[0]=4 flag_ST6[1]=9 flag_ST6[2]=1 flag_ST6[3]=1 flag_ST6[4]=0 flag_ST6[5]=1 flag_ST6[6]=0 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=1 Base=4 Cover=4 
When you are in (57<=sc1 && sc1<=60 && sc1-bs1==18 && bs1-Global==-295 && Global-sc1==277), take transition Bloco_3_C.S0->Bloco_3_C.S0 { 1, c2!, w := w + 1 }
Bloco_3_S.S0->Bloco_3_S.S1 { flag_ST6[PID_G2] == 9 && Verify == 0 && k2 == 0, c2?, k2 := 1, bs3 := 0 }

State: ( SpecS_G001.S2 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S0 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=1 k1=0 k2=0 Verify=0 Production=1 w=42 flag_ST6[0]=2 flag_ST6[1]=9 flag_ST6[2]=1 flag_ST6[3]=0 flag_ST6[4]=10 flag_ST6[5]=1 flag_ST6[6]=0 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=2 Order_ASRS=0 Base=2 Cover=3 
When you are in (ss1==5 && ss1-Global==-663 && Global==668), take transition SpecC_1.S0->SpecC_1.S1 { 1, d1!, w := w + 1 }
ASRS_Esteira.S0->ASRS_Esteira.S0 { Cover != 0 && Order_ASRS == 0, d1?, sc1 := 0, Cover := Cover - 1, Order_ASRS := 1, PID_ASRS := 3 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S0 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id30 ) k=0 k1=1 k2=0 Verify=0 Production=4 w=91 flag_ST6[0]=10 flag_ST6[1]=0 flag_ST6[2]=1 flag_ST6[3]=0 flag_ST6[4]=0 flag_ST6[5]=1 flag_ST6[6]=0 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=0 Base=0 Cover=0 
When you are in (88<sc1 && sc2==24 && sc2-Global==-1281 && Global==1305), take transition SpecC_2.S0->SpecC_2.S0 { 1, b0!, w := w + 1 }
SpecS_P001.S0->SpecS_P001.S1 { k == 0 && flag_ST6[PID_G1] == 10, b0?, k := 1, ss2 := 0, flag_ST6[PID_G1] := 0 }

State: ( SpecS_G001.S1 SpecS_G061.S1 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S1 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=1 k1=0 k2=1 Verify=0 Production=0 w=18 flag_ST6[0]=1 flag_ST6[1]=9 flag_ST6[2]=1 flag_ST6[3]=0 flag_ST6[4]=0 flag_ST6[5]=1 flag_ST6[6]=7 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=1 Base=4 Cover=4 
When you are in (71<=sc1 && sc1-ss3==71 && sc1-bs3<=60 && ss3-Global==-348 && bs3<=14 && Global-sc1==277), take transition SpecC_9.S0->SpecC_9.S0 { 1, d2!, w := w + 1 }
Bloco_3_S.S1->Bloco_3_S.S2 { flag_ST6[PID_G1] == 1 && bs3 <= 14, d2?, flag_ST6[PID_G1] := 0 }

State: ( SpecS_G001.S2 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S0 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=1 k1=0 k2=0 Verify=0 Production=2 w=58 flag_ST6[0]=2 flag_ST6[1]=9 flag_ST6[2]=10 flag_ST6[3]=0 flag_ST6[4]=1 flag_ST6[5]=1 flag_ST6[6]=0 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=2 Order_ASRS=0 Base=1 Cover=2 
When you are in (ss1==5 && ss1-Global==-867 && Global==872), take transition SpecC_1.S0->SpecC_1.S1 { 1, d1!, w := w + 1 }
ASRS_Esteira.S0->ASRS_Esteira.S0 { Cover != 0 && Order_ASRS == 0, d1?, sc1 := 0, Cover := Cover - 1, Order_ASRS := 1, PID_ASRS := 3 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=0 k2=0 Verify=0 Production=2 w=60 flag_ST6[0]=0 flag_ST6[1]=9 flag_ST6[2]=10 flag_ST6[3]=2 flag_ST6[4]=1 flag_ST6[5]=1 flag_ST6[6]=0 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=1 Base=1 Cover=1 
When you are in (sc1==11 && sc1-Global==-872 && Global==883), take transition SpecC_7.S0->SpecC_7.S0 { 1, a1!, w := w + 1 }
SpecS_G061.S0->SpecS_G061.S1 { k == 0 && k1 == 0 && flag_ST6[PID_G1] == 0 && (flag_ST6[PID_G3_1] == 1 || flag_ST6[PID_G3_1] == 10), a1?, k := 1, ss3 := 0, flag_ST6[PID_G1] := flag_ST6[PID_G3_1], flag_ST6[PID_G3_1] := 0 }

State: ( SpecS_G001.S2 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S0 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=1 k1=0 k2=0 Verify=0 Production=3 w=65 flag_ST6[0]=3 flag_ST6[1]=9 flag_ST6[2]=0 flag_ST6[3]=1 flag_ST6[4]=1 flag_ST6[5]=1 flag_ST6[6]=7 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=0 Base=1 Cover=1 
When you are in (90<=sc1 && sc1<=91 && sc1-ss1==88 && ss1-Global==-960 && Global-sc1==872), take transition Bloco_3_C.S0->Bloco_3_C.S0 { 1, c2!, w := w + 1 }
Bloco_3_S.S0->Bloco_3_S.S1 { flag_ST6[PID_G2] == 9 && Verify == 0 && k2 == 0, c2?, k2 := 1, bs3 := 0 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=1 k2=0 Verify=1 Production=1 w=38 flag_ST6[0]=9 flag_ST6[1]=0 flag_ST6[2]=1 flag_ST6[3]=0 flag_ST6[4]=1 flag_ST6[5]=3 flag_ST6[6]=7 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=2 Order_ASRS=1 Base=2 Cover=3 
When you are in (sc1==2 && sc1-Global==-575 && Global==577), take transition SpecC_4.S0->SpecC_4.S0 { 1, b2!, w := w + 1 }
SpecS_P062.S0->SpecS_P062.S1 { k == 0 && flag_ST6[PID_G4_1] == 1 && flag_ST6[PID_G1] == 9 && Verify == 1, b2?, k := 1, ss6 := 0, flag_ST6[PID_G4_1] := 10, flag_ST6[PID_G1] := 0, Verify := 0 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=0 k2=0 Verify=0 Production=3 w=71 flag_ST6[0]=0 flag_ST6[1]=0 flag_ST6[2]=3 flag_ST6[3]=0 flag_ST6[4]=1 flag_ST6[5]=10 flag_ST6[6]=7 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=2 Order_ASRS=1 Base=0 Cover=1 
When you are in (sc1==10 && sc1-Global==-983 && Global==993), take transition SpecC_7.S0->SpecC_7.S0 { 1, a1!, w := w + 1 }
SpecS_G061.S0->SpecS_G061.S1 { k == 0 && k1 == 0 && flag_ST6[PID_G1] == 0 && (flag_ST6[PID_G3_1] == 2 || flag_ST6[PID_G3_1] == 3), a1?, k := 1, ss3 := 0, flag_ST6[PID_G1] := flag_ST6[PID_G3_1] + 2, flag_ST6[PID_G3_1] := 1 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S1 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=0 k2=1 Verify=0 Production=0 w=17 flag_ST6[0]=0 flag_ST6[1]=9 flag_ST6[2]=1 flag_ST6[3]=1 flag_ST6[4]=0 flag_ST6[5]=1 flag_ST6[6]=7 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=1 Base=4 Cover=4 
When you are in (sc1==71 && 11<=bs3 && sc1-Global==-277 && bs3<=14 && Global==348), take transition SpecC_7.S0->SpecC_7.S0 { 1, a1!, w := w + 1 }
SpecS_G061.S0->SpecS_G061.S1 { k == 0 && k1 == 0 && flag_ST6[PID_G1] == 0 && (flag_ST6[PID_G3_2] == 1 || flag_ST6[PID_G3_2] == 10), a1?, k := 1, ss3 := 0, flag_ST6[PID_G1] := flag_ST6[PID_G3_2], flag_ST6[PID_G3_2] := 0 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=0 k2=0 Verify=0 Production=2 w=57 flag_ST6[0]=0 flag_ST6[1]=9 flag_ST6[2]=10 flag_ST6[3]=0 flag_ST6[4]=1 flag_ST6[5]=1 flag_ST6[6]=0 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=2 Order_ASRS=1 Base=1 Cover=2 
When you are in (sc1==88 && sc1-Global==-779 && Global==867), take transition SpecC_1.S1->SpecC_1.S0 { 1, a0!, w := w + 1 }
SpecS_G001.S1->SpecS_G001.S2 { k == 0 && k1 == 0 && sc1 == 88, a0?, k := 1, ss1 := 0, flag_ST6[PID_G1] := PID_ASRS, Order_ASRS := 0 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=0 k2=0 Verify=0 Production=3 w=64 flag_ST6[0]=0 flag_ST6[1]=9 flag_ST6[2]=0 flag_ST6[3]=1 flag_ST6[4]=1 flag_ST6[5]=1 flag_ST6[6]=7 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=1 Base=1 Cover=1 
When you are in (sc1==88 && sc1-Global==-872 && Global==960), take transition SpecC_1.S1->SpecC_1.S0 { 1, a0!, w := w + 1 }
SpecS_G001.S1->SpecS_G001.S2 { k == 0 && k1 == 0 && sc1 == 88, a0?, k := 1, ss1 := 0, flag_ST6[PID_G1] := PID_ASRS, Order_ASRS := 0 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=1 k2=0 Verify=0 Production=1 w=45 flag_ST6[0]=10 flag_ST6[1]=9 flag_ST6[2]=1 flag_ST6[3]=2 flag_ST6[4]=0 flag_ST6[5]=1 flag_ST6[6]=0 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=1 Base=2 Cover=2 
When you are in (sc1==20 && sc1-Global==-668 && Global==688), take transition SpecC_2.S0->SpecC_2.S0 { 1, b0!, w := w + 1 }
SpecS_P001.S0->SpecS_P001.S1 { k == 0 && flag_ST6[PID_G1] == 10, b0?, k := 1, ss2 := 0, flag_ST6[PID_G1] := 0 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S0 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S1 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=1 k2=1 Verify=0 Production=4 w=88 flag_ST6[0]=10 flag_ST6[1]=9 flag_ST6[2]=1 flag_ST6[3]=1 flag_ST6[4]=0 flag_ST6[5]=1 flag_ST6[6]=0 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=0 Base=0 Cover=0 
When you are in (88<sc1 && 7<=bs3 && Global==1275 && bs3<=9), take transition SpecC_2.S0->SpecC_2.S0 { 1, b0!, w := w + 1 }
SpecS_P001.S0->SpecS_P001.S1 { k == 0 && flag_ST6[PID_G1] == 10, b0?, k := 1, ss2 := 0, flag_ST6[PID_G1] := 0 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S0 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=0 k2=0 Verify=0 Production=4 w=84 flag_ST6[0]=0 flag_ST6[1]=0 flag_ST6[2]=1 flag_ST6[3]=1 flag_ST6[4]=10 flag_ST6[5]=3 flag_ST6[6]=7 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=0 Base=0 Cover=0 
When you are in (88<sc1 && Global==1188), take transition SpecC_8.S0->SpecC_8.S0 { 1, a2!, w := w + 1 }
SpecS_G062.S0->SpecS_G062.S1 { k == 0 && k1 == 0 && flag_ST6[PID_G1] == 0 && (flag_ST6[PID_G4_2] == 2 || flag_ST6[PID_G4_2] == 3), a2?, k := 1, ss5 := 0, flag_ST6[PID_G1] := flag_ST6[PID_G4_2] + 2, flag_ST6[PID_G4_2] := 1 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=1 k2=0 Verify=0 Production=0 w=3 flag_ST6[0]=2 flag_ST6[1]=0 flag_ST6[2]=0 flag_ST6[3]=0 flag_ST6[4]=0 flag_ST6[5]=0 flag_ST6[6]=0 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=1 Base=5 Cover=5 
When you are in (8<=sc1 && sc1<=18 && sc1-Global==-88), take transition SpecC_3.S0->SpecC_3.S0 { 1, b1!, w := w + 1 }
SpecS_P061.S0->SpecS_P061.S1 { k == 0 && flag_ST6[PID_G3_2] == 0 && (flag_ST6[PID_G1] == 2 || flag_ST6[PID_G1] == 3), b1?, k := 1, ss4 := 0, flag_ST6[PID_G3_2] := flag_ST6[PID_G1], flag_ST6[PID_G1] := 0 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=0 k2=0 Verify=0 Production=0 w=11 flag_ST6[0]=0 flag_ST6[1]=9 flag_ST6[2]=1 flag_ST6[3]=1 flag_ST6[4]=0 flag_ST6[5]=0 flag_ST6[6]=0 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=2 Order_ASRS=1 Base=4 Cover=5 
When you are in (sc1==88 && sc1-Global==-182 && Global==270), take transition SpecC_1.S1->SpecC_1.S0 { 1, a0!, w := w + 1 }
SpecS_G001.S1->SpecS_G001.S2 { k == 0 && k1 == 0 && sc1 == 88, a0?, k := 1, ss1 := 0, flag_ST6[PID_G1] := PID_ASRS, Order_ASRS := 0 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S0 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=0 k2=0 Verify=1 Production=4 w=83 flag_ST6[0]=9 flag_ST6[1]=0 flag_ST6[2]=1 flag_ST6[3]=1 flag_ST6[4]=1 flag_ST6[5]=3 flag_ST6[6]=7 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=0 Base=0 Cover=0 
When you are in (88<sc1 && Global==1180), take transition SpecC_4.S0->SpecC_4.S0 { 1, b2!, w := w + 1 }
SpecS_P062.S0->SpecS_P062.S1 { k == 0 && flag_ST6[PID_G4_1] == 1 && flag_ST6[PID_G1] == 9 && Verify == 1, b2?, k := 1, ss6 := 0, flag_ST6[PID_G4_1] := 10, flag_ST6[PID_G1] := 0, Verify := 0 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S0 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=1 k2=0 Verify=0 Production=4 w=85 flag_ST6[0]=5 flag_ST6[1]=0 flag_ST6[2]=1 flag_ST6[3]=1 flag_ST6[4]=10 flag_ST6[5]=1 flag_ST6[6]=7 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=0 Base=0 Cover=0 
When you are in (88<sc1 && Global==1197), take transition Bloco_2_C.S0->Bloco_2_C.S0 { 1, c1!, w := w + 1 }
Bloco_2_S.S0->Bloco_2_S.S1 { flag_ST6[PID_G5] == 7 && flag_ST6[PID_G1] == 5 && k == 0, c1?, flag_ST6[PID_G1] := 0, bs2 := 0, k := 1 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S0 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S1 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=1 k2=1 Verify=0 Production=4 w=82 flag_ST6[0]=3 flag_ST6[1]=9 flag_ST6[2]=1 flag_ST6[3]=1 flag_ST6[4]=1 flag_ST6[5]=0 flag_ST6[6]=7 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=0 Base=0 Cover=0 
When you are in (88<sc1 && 12<bs3 && Global==1172 && bs3<=20), take transition SpecC_4.S0->SpecC_4.S0 { 1, b2!, w := w + 1 }
SpecS_P062.S0->SpecS_P062.S1 { k == 0 && flag_ST6[PID_G4_2] == 0 && (flag_ST6[PID_G1] == 2 || flag_ST6[PID_G1] == 3), b2?, k := 1, ss6 := 0, flag_ST6[PID_G4_2] := flag_ST6[PID_G1], flag_ST6[PID_G1] := 0 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id30 ) k=0 k1=0 k2=0 Verify=0 Production=3 w=78 flag_ST6[0]=0 flag_ST6[1]=9 flag_ST6[2]=1 flag_ST6[3]=2 flag_ST6[4]=1 flag_ST6[5]=0 flag_ST6[6]=0 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=1 Base=0 Cover=0 
When you are in (sc1==26 && sc1-sc2==26 && sc2-Global==-1102 && Global==1102), take transition SpecC_7.S0->SpecC_7.S0 { 1, a1!, w := w + 1 }
SpecS_G061.S0->SpecS_G061.S1 { k == 0 && k1 == 0 && flag_ST6[PID_G1] == 0 && (flag_ST6[PID_G3_2] == 2 || flag_ST6[PID_G3_2] == 3), a1?, k := 1, ss3 := 0, flag_ST6[PID_G1] := flag_ST6[PID_G3_2] + 2, flag_ST6[PID_G3_2] := 1 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=1 k2=0 Verify=0 Production=0 w=10 flag_ST6[0]=5 flag_ST6[1]=0 flag_ST6[2]=1 flag_ST6[3]=1 flag_ST6[4]=0 flag_ST6[5]=0 flag_ST6[6]=7 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=2 Order_ASRS=1 Base=4 Cover=5 
When you are in (sc1==19 && sc1-Global==-182 && Global==201), take transition Bloco_2_C.S0->Bloco_2_C.S0 { 1, c1!, w := w + 1 }
Bloco_2_S.S0->Bloco_2_S.S1 { flag_ST6[PID_G5] == 7 && flag_ST6[PID_G1] == 5 && k == 0, c1?, flag_ST6[PID_G1] := 0, bs2 := 0, k := 1 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=1 k2=0 Verify=0 Production=2 w=61 flag_ST6[0]=10 flag_ST6[1]=9 flag_ST6[2]=0 flag_ST6[3]=2 flag_ST6[4]=1 flag_ST6[5]=1 flag_ST6[6]=0 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=1 Base=1 Cover=1 
When you are in (sc1==20 && sc1-Global==-872 && Global==892), take transition SpecC_2.S0->SpecC_2.S0 { 1, b0!, w := w + 1 }
SpecS_P001.S0->SpecS_P001.S1 { k == 0 && flag_ST6[PID_G1] == 10, b0?, k := 1, ss2 := 0, flag_ST6[PID_G1] := 0 }

State: ( SpecS_G001.S2 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S0 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=1 k1=0 k2=0 Verify=0 Production=0 w=2 flag_ST6[0]=2 flag_ST6[1]=0 flag_ST6[2]=0 flag_ST6[3]=0 flag_ST6[4]=0 flag_ST6[5]=0 flag_ST6[6]=0 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=2 Order_ASRS=0 Base=5 Cover=6 
When you are in (ss1-Global==-88 && Global==88), take transition SpecC_1.S0->SpecC_1.S1 { 1, d1!, w := w + 1 }
ASRS_Esteira.S0->ASRS_Esteira.S0 { Cover != 0 && Order_ASRS == 0, d1?, sc1 := 0, Cover := Cover - 1, Order_ASRS := 1, PID_ASRS := 3 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S0 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=0 k2=0 Verify=0 Production=4 w=86 flag_ST6[0]=0 flag_ST6[1]=9 flag_ST6[2]=1 flag_ST6[3]=1 flag_ST6[4]=10 flag_ST6[5]=1 flag_ST6[6]=0 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=0 Base=0 Cover=0 
When you are in (88<sc1 && Global==1266), take transition SpecC_8.S0->SpecC_8.S0 { 1, a2!, w := w + 1 }
SpecS_G062.S0->SpecS_G062.S1 { k == 0 && k1 == 0 && flag_ST6[PID_G1] == 0 && (flag_ST6[PID_G4_1] == 1 || flag_ST6[PID_G4_1] == 10), a2?, k := 1, ss5 := 0, flag_ST6[PID_G1] := flag_ST6[PID_G4_1], flag_ST6[PID_G4_1] := 0 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id30 ) k=0 k1=1 k2=0 Verify=0 Production=1 w=47 flag_ST6[0]=4 flag_ST6[1]=9 flag_ST6[2]=1 flag_ST6[3]=1 flag_ST6[4]=0 flag_ST6[5]=1 flag_ST6[6]=0 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=1 Base=2 Cover=2 
When you are in (sc1==35 && sc1-sc2==26 && sc2-Global==-694 && Global==703), take transition Bloco_1_C.S0->Bloco_1_C.S0 { 1, c0!, w := w + 1 }
Bloco_1_S.S0->Bloco_1_S.S1 { k == 0 && flag_ST6[PID_G1] == 4, c0?, bs1 := 0, k := 1 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=1 k2=0 Verify=0 Production=3 w=75 flag_ST6[0]=2 flag_ST6[1]=9 flag_ST6[2]=1 flag_ST6[3]=0 flag_ST6[4]=1 flag_ST6[5]=10 flag_ST6[6]=0 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=1 Base=0 Cover=0 
When you are in (sc1==3 && sc1-Global==-1076 && Global==1079), take transition SpecC_3.S0->SpecC_3.S0 { 1, b1!, w := w + 1 }
SpecS_P061.S0->SpecS_P061.S1 { k == 0 && flag_ST6[PID_G3_2] == 0 && (flag_ST6[PID_G1] == 2 || flag_ST6[PID_G1] == 3), b1?, k := 1, ss4 := 0, flag_ST6[PID_G3_2] := flag_ST6[PID_G1], flag_ST6[PID_G1] := 0 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S0 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S1 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=1 k2=1 Verify=0 Production=1 w=34 flag_ST6[0]=3 flag_ST6[1]=9 flag_ST6[2]=1 flag_ST6[3]=1 flag_ST6[4]=1 flag_ST6[5]=0 flag_ST6[6]=7 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=0 Base=3 Cover=3 
When you are in (88<sc1 && 5<=bs3 && Global==560 && bs3<=6), take transition SpecC_4.S0->SpecC_4.S0 { 1, b2!, w := w + 1 }
SpecS_P062.S0->SpecS_P062.S1 { k == 0 && flag_ST6[PID_G4_2] == 0 && (flag_ST6[PID_G1] == 2 || flag_ST6[PID_G1] == 3), b2?, k := 1, ss6 := 0, flag_ST6[PID_G4_2] := flag_ST6[PID_G1], flag_ST6[PID_G1] := 0 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=0 k2=0 Verify=0 Production=1 w=32 flag_ST6[0]=0 flag_ST6[1]=9 flag_ST6[2]=1 flag_ST6[3]=1 flag_ST6[4]=1 flag_ST6[5]=0 flag_ST6[6]=7 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=1 Base=3 Cover=3 
When you are in (sc1==88 && sc1-Global==-464 && Global==552), take transition SpecC_1.S1->SpecC_1.S0 { 1, a0!, w := w + 1 }
SpecS_G001.S1->SpecS_G001.S2 { k == 0 && k1 == 0 && sc1 == 88, a0?, k := 1, ss1 := 0, flag_ST6[PID_G1] := PID_ASRS, Order_ASRS := 0 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=1 k2=0 Verify=0 Production=1 w=40 flag_ST6[0]=5 flag_ST6[1]=0 flag_ST6[2]=1 flag_ST6[3]=0 flag_ST6[4]=10 flag_ST6[5]=1 flag_ST6[6]=7 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=2 Order_ASRS=1 Base=2 Cover=3 
When you are in (sc1==19 && sc1-Global==-575 && Global==594), take transition Bloco_2_C.S0->Bloco_2_C.S0 { 1, c1!, w := w + 1 }
Bloco_2_S.S0->Bloco_2_S.S1 { flag_ST6[PID_G5] == 7 && flag_ST6[PID_G1] == 5 && k == 0, c1?, flag_ST6[PID_G1] := 0, bs2 := 0, k := 1 }

State: ( SpecS_G001.S1 SpecS_G061.S1 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S0 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S1 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=1 k1=0 k2=1 Verify=0 Production=2 w=52 flag_ST6[0]=1 flag_ST6[1]=9 flag_ST6[2]=1 flag_ST6[3]=0 flag_ST6[4]=3 flag_ST6[5]=1 flag_ST6[6]=7 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=0 Base=2 Cover=2 
When you are in (ss3-sc1<-88 && ss3-bs3<=-13 && ss3-Global==-772 && bs3<=14), take transition SpecC_9.S0->SpecC_9.S0 { 1, d2!, w := w + 1 }
Bloco_3_S.S1->Bloco_3_S.S2 { flag_ST6[PID_G1] == 1 && bs3 <= 14, d2?, flag_ST6[PID_G1] := 0 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S1 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=1 k1=1 k2=0 Verify=0 Production=4 w=80 flag_ST6[0]=4 flag_ST6[1]=9 flag_ST6[2]=1 flag_ST6[3]=1 flag_ST6[4]=1 flag_ST6[5]=0 flag_ST6[6]=0 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=1 Base=0 Cover=0 
When you are in (76<=sc1 && sc1<84 && sc1-bs1==35 && bs1-Global==-1111 && Global-sc1==1076), take transition Bloco_3_C.S0->Bloco_3_C.S0 { 1, c2!, w := w + 1 }
Bloco_3_S.S0->Bloco_3_S.S1 { flag_ST6[PID_G2] == 9 && Verify == 0 && k2 == 0, c2?, k2 := 1, bs3 := 0 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=1 k2=0 Verify=0 Production=0 w=13 flag_ST6[0]=2 flag_ST6[1]=9 flag_ST6[2]=1 flag_ST6[3]=1 flag_ST6[4]=0 flag_ST6[5]=0 flag_ST6[6]=0 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=1 Base=4 Cover=4 
When you are in (sc1==1 && sc1-Global==-277 && Global==278), take transition SpecC_4.S0->SpecC_4.S0 { 1, b2!, w := w + 1 }
SpecS_P062.S0->SpecS_P062.S1 { k == 0 && flag_ST6[PID_G4_2] == 0 && (flag_ST6[PID_G1] == 2 || flag_ST6[PID_G1] == 3), b2?, k := 1, ss6 := 0, flag_ST6[PID_G4_2] := flag_ST6[PID_G1], flag_ST6[PID_G1] := 0 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=1 k2=0 Verify=0 Production=1 w=43 flag_ST6[0]=2 flag_ST6[1]=9 flag_ST6[2]=1 flag_ST6[3]=0 flag_ST6[4]=10 flag_ST6[5]=1 flag_ST6[6]=0 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=1 Base=2 Cover=2 
When you are in (sc1==3 && sc1-Global==-668 && Global==671), take transition SpecC_3.S0->SpecC_3.S0 { 1, b1!, w := w + 1 }
SpecS_P061.S0->SpecS_P061.S1 { k == 0 && flag_ST6[PID_G3_2] == 0 && (flag_ST6[PID_G1] == 2 || flag_ST6[PID_G1] == 3), b1?, k := 1, ss4 := 0, flag_ST6[PID_G3_2] := flag_ST6[PID_G1], flag_ST6[PID_G1] := 0 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=0 k2=0 Verify=0 Production=0 w=20 flag_ST6[0]=0 flag_ST6[1]=0 flag_ST6[2]=1 flag_ST6[3]=0 flag_ST6[4]=0 flag_ST6[5]=10 flag_ST6[6]=7 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=1 Base=4 Cover=4 
When you are in (sc1==88 && sc1-Global==-277 && Global==365), take transition SpecC_1.S1->SpecC_1.S0 { 1, a0!, w := w + 1 }
SpecS_G001.S1->SpecS_G001.S2 { k == 0 && k1 == 0 && sc1 == 88, a0?, k := 1, ss1 := 0, flag_ST6[PID_G1] := PID_ASRS, Order_ASRS := 0 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S0 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=0 k2=0 Verify=0 Production=0 w=0 flag_ST6[0]=0 flag_ST6[1]=0 flag_ST6[2]=0 flag_ST6[3]=0 flag_ST6[4]=0 flag_ST6[5]=0 flag_ST6[6]=0 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=0 Order_ASRS=0 Base=6 Cover=6 
When you are in (Global==0), take transition SpecC_1.S0->SpecC_1.S1 { 1, d0!, w := w + 1 }
ASRS_Esteira.S0->ASRS_Esteira.S0 { Base != 0 && Order_ASRS == 0, d0?, sc1 := 0, Base := Base - 1, Order_ASRS := 1, PID_ASRS := 2 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S1 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=0 k2=1 Verify=0 Production=4 w=81 flag_ST6[0]=0 flag_ST6[1]=9 flag_ST6[2]=1 flag_ST6[3]=1 flag_ST6[4]=1 flag_ST6[5]=0 flag_ST6[6]=7 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=1 Base=0 Cover=0 
When you are in (sc1==88 && 4<bs3 && sc1-Global==-1076 && bs3<=12 && Global==1164), take transition SpecC_1.S1->SpecC_1.S0 { 1, a0!, w := w + 1 }
SpecS_G001.S1->SpecS_G001.S2 { k == 0 && k1 == 0 && sc1 == 88, a0?, k := 1, ss1 := 0, flag_ST6[PID_G1] := PID_ASRS, Order_ASRS := 0 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=0 k2=0 Verify=0 Production=2 w=48 flag_ST6[0]=0 flag_ST6[1]=9 flag_ST6[2]=1 flag_ST6[3]=1 flag_ST6[4]=0 flag_ST6[5]=1 flag_ST6[6]=7 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=1 Base=2 Cover=2 
When you are in (sc1==88 && sc1-Global==-668 && Global==756), take transition SpecC_1.S1->SpecC_1.S0 { 1, a0!, w := w + 1 }
SpecS_G001.S1->SpecS_G001.S2 { k == 0 && k1 == 0 && sc1 == 88, a0?, k := 1, ss1 := 0, flag_ST6[PID_G1] := PID_ASRS, Order_ASRS := 0 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=1 k2=0 Verify=0 Production=2 w=59 flag_ST6[0]=2 flag_ST6[1]=9 flag_ST6[2]=10 flag_ST6[3]=0 flag_ST6[4]=1 flag_ST6[5]=1 flag_ST6[6]=0 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=1 Base=1 Cover=1 
When you are in (sc1==3 && sc1-Global==-872 && Global==875), take transition SpecC_3.S0->SpecC_3.S0 { 1, b1!, w := w + 1 }
SpecS_P061.S0->SpecS_P061.S1 { k == 0 && flag_ST6[PID_G3_2] == 0 && (flag_ST6[PID_G1] == 2 || flag_ST6[PID_G1] == 3), b1?, k := 1, ss4 := 0, flag_ST6[PID_G3_2] := flag_ST6[PID_G1], flag_ST6[PID_G1] := 0 }

State: ( SpecS_G001.S2 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S0 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=1 k1=0 k2=0 Verify=0 Production=0 w=26 flag_ST6[0]=2 flag_ST6[1]=9 flag_ST6[2]=1 flag_ST6[3]=1 flag_ST6[4]=0 flag_ST6[5]=10 flag_ST6[6]=0 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=2 Order_ASRS=0 Base=3 Cover=4 
When you are in (ss1==5 && ss1-Global==-459 && Global==464), take transition SpecC_1.S0->SpecC_1.S1 { 1, d1!, w := w + 1 }
ASRS_Esteira.S0->ASRS_Esteira.S0 { Cover != 0 && Order_ASRS == 0, d1?, sc1 := 0, Cover := Cover - 1, Order_ASRS := 1, PID_ASRS := 3 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=1 k2=0 Verify=0 Production=3 w=77 flag_ST6[0]=10 flag_ST6[1]=9 flag_ST6[2]=1 flag_ST6[3]=2 flag_ST6[4]=1 flag_ST6[5]=0 flag_ST6[6]=0 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=1 Base=0 Cover=0 
When you are in (sc1==20 && sc1-Global==-1076 && Global==1096), take transition SpecC_2.S0->SpecC_2.S0 { 1, b0!, w := w + 1 }
SpecS_P001.S0->SpecS_P001.S1 { k == 0 && flag_ST6[PID_G1] == 10, b0?, k := 1, ss2 := 0, flag_ST6[PID_G1] := 0 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=1 k2=0 Verify=1 Production=0 w=19 flag_ST6[0]=9 flag_ST6[1]=0 flag_ST6[2]=1 flag_ST6[3]=0 flag_ST6[4]=0 flag_ST6[5]=1 flag_ST6[6]=7 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=1 Base=4 Cover=4 
When you are in (sc1==80 && sc1-Global==-277 && Global==357), take transition SpecC_4.S0->SpecC_4.S0 { 1, b2!, w := w + 1 }
SpecS_P062.S0->SpecS_P062.S1 { k == 0 && flag_ST6[PID_G4_2] == 1 && flag_ST6[PID_G1] == 9 && Verify == 1, b2?, k := 1, ss6 := 0, flag_ST6[PID_G4_2] := 10, flag_ST6[PID_G1] := 0, Verify := 0 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S0 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=0 k2=0 Verify=0 Production=6 w=92 flag_ST6[0]=0 flag_ST6[1]=0 flag_ST6[2]=1 flag_ST6[3]=0 flag_ST6[4]=0 flag_ST6[5]=1 flag_ST6[6]=0 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=0 Base=0 Cover=0 
When you are in (88<sc1 && Global==1341), take transition SpecC_8.S0->SpecC_8.S0 { 1, a2!, w := w + 1 }
SpecS_G062.S0->SpecS_G062.S1 { k == 0 && k1 == 0 && flag_ST6[PID_G1] == 0 && (flag_ST6[PID_G4_2] == 1 || flag_ST6[PID_G4_2] == 10), a2?, k := 1, ss5 := 0, flag_ST6[PID_G1] := flag_ST6[PID_G4_2], flag_ST6[PID_G4_2] := 0 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=0 k2=0 Verify=0 Production=1 w=44 flag_ST6[0]=0 flag_ST6[1]=9 flag_ST6[2]=1 flag_ST6[3]=2 flag_ST6[4]=10 flag_ST6[5]=1 flag_ST6[6]=0 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=1 Base=2 Cover=2 
When you are in (sc1==11 && sc1-Global==-668 && Global==679), take transition SpecC_8.S0->SpecC_8.S0 { 1, a2!, w := w + 1 }
SpecS_G062.S0->SpecS_G062.S1 { k == 0 && k1 == 0 && flag_ST6[PID_G1] == 0 && (flag_ST6[PID_G4_1] == 1 || flag_ST6[PID_G4_1] == 10), a2?, k := 1, ss5 := 0, flag_ST6[PID_G1] := flag_ST6[PID_G4_1], flag_ST6[PID_G4_1] := 0 }

State: ( SpecS_G001.S2 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S0 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=1 k1=0 k2=0 Verify=0 Production=1 w=33 flag_ST6[0]=3 flag_ST6[1]=9 flag_ST6[2]=1 flag_ST6[3]=1 flag_ST6[4]=1 flag_ST6[5]=0 flag_ST6[6]=7 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=0 Base=3 Cover=3 
When you are in (90<=sc1 && sc1<=91 && sc1-ss1==88 && ss1-Global==-552 && Global-sc1==464), take transition Bloco_3_C.S0->Bloco_3_C.S0 { 1, c2!, w := w + 1 }
Bloco_3_S.S0->Bloco_3_S.S1 { flag_ST6[PID_G2] == 9 && Verify == 0 && k2 == 0, c2?, k2 := 1, bs3 := 0 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=1 k2=0 Verify=0 Production=3 w=72 flag_ST6[0]=5 flag_ST6[1]=0 flag_ST6[2]=1 flag_ST6[3]=0 flag_ST6[4]=1 flag_ST6[5]=10 flag_ST6[6]=7 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=2 Order_ASRS=1 Base=0 Cover=1 
When you are in (sc1==19 && sc1-Global==-983 && Global==1002), take transition Bloco_2_C.S0->Bloco_2_C.S0 { 1, c1!, w := w + 1 }
Bloco_2_S.S0->Bloco_2_S.S1 { flag_ST6[PID_G5] == 7 && flag_ST6[PID_G1] == 5 && k == 0, c1?, flag_ST6[PID_G1] := 0, bs2 := 0, k := 1 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S0 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id30 ) k=0 k1=0 k2=0 Verify=0 Production=4 w=90 flag_ST6[0]=0 flag_ST6[1]=0 flag_ST6[2]=1 flag_ST6[3]=10 flag_ST6[4]=0 flag_ST6[5]=1 flag_ST6[6]=0 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=3 Order_ASRS=0 Base=0 Cover=0 
When you are in (88<sc1 && 13<=sc2 && sc2<=15 && sc2-Global==-1281), take transition SpecC_7.S0->SpecC_7.S0 { 1, a1!, w := w + 1 }
SpecS_G061.S0->SpecS_G061.S1 { k == 0 && k1 == 0 && flag_ST6[PID_G1] == 0 && (flag_ST6[PID_G3_2] == 1 || flag_ST6[PID_G3_2] == 10), a1?, k := 1, ss3 := 0, flag_ST6[PID_G1] := flag_ST6[PID_G3_2], flag_ST6[PID_G3_2] := 0 }

State: ( SpecS_G001.S1 SpecS_G061.S0 SpecS_G062.S0 ASRS_Esteira.S0 SpecS_P001.S0 SpecS_P061.S0 SpecS_P062.S0 SpecC_1.S1 SpecC_2.S0 SpecC_3.S0 SpecC_4.S0 SpecC_7.S0 SpecC_8.S0 SpecC_9.S0 Bloco_1_S.S0 Bloco_2_S.S0 Bloco_3_S.S0 Bloco_1_C.S0 Bloco_2_C.S0 Bloco_3_C.S0 SpecS_Fim_de_Producao._id31 ) k=0 k1=1 k2=0 Verify=1 Production=2 w=54 flag_ST6[0]=9 flag_ST6[1]=0 flag_ST6[2]=1 flag_ST6[3]=0 flag_ST6[4]=3 flag_ST6[5]=1 flag_ST6[6]=7 flag_ST6[7]=0 flag_ST6[8]=0 flag_ST6[9]=0 flag_ST6[10]=0 flag_ST6[11]=0 flag_ST6[12]=0 flag_ST6[13]=0 PID_G1=0 PID_G2=1 PID_G3_1=2 PID_G3_2=3 PID_G4_1=4 PID_G4_2=5 PID_G5=6 PID_G6=7 PID_G7=8 PID_G8=9 PID_ASRS=2 Order_ASRS=1 Base=1 Cover=2 
When you are in (sc1==2 && sc1-Global==-779 && Global==781), take transition SpecC_3.S0->SpecC_3.S0 { 1, b1!, w := w + 1 }
SpecS_P061.S0->SpecS_P061.S1 { k == 0 && flag_ST6[PID_G3_1] == 1 && flag_ST6[PID_G1] == 9 && Verify == 1, b1?, k := 1, ss4 := 0, flag_ST6[PID_G3_1] := 10, flag_ST6[PID_G1] := 0, Verify := 0 }
