# Copyright (C) 2021 Intel Corporation
# SPDX-License-Identifier: MIT

#// Description:
#//  	Makefile for VCS
#// 
#// Author:  Krupa Shah
#//
#// $Id: Makefile_VCS.mk $
#////////////////////////////////////////////////////////////////////////////////////////////////

ifndef OFS_ROOTDIR
    $(error undefined OFS_ROOTDIR)
endif
ifndef WORKDIR
    WORKDIR := $(OFS_ROOTDIR)
endif

#ifndef UVM_HOME
#    $(error undefined UVM_HOME)
#endif 

#ifndef TESTNAME
#    $(error undefined TESTNAME)
#endif    

# Enable parallel/partial compilation by default. This is so much faster
# that we should consider removing the non-parallel version.
PARTCMP=1

SCRIPTS_DIR = $(OFS_ROOTDIR)/sim/scripts
VERIF_SCRIPTS_DIR = $(VERDIR)/scripts

TEST_DIR :=  $(shell $(VERIF_SCRIPTS_DIR)/create_dir.pl $(VERDIR)/sim/$(TESTNAME) )

VCDFILE = $(VERIF_SCRIPTS_DIR)/vpd_dump.key
FSDBFILE = $(VERIF_SCRIPTS_DIR)/fsdb_dump.tcl

ADP_DIR = $(OFS_ROOTDIR)/sim/scripts/
QPROJ_DIR = $(ADP_DIR)/qip_gen/quartus_proj_dir
QIP_DIR = $(ADP_DIR)/qip_sim_script

FPGA_FAMILY = agilex7

# Configure the build target, specifying the board and OFSS IP definitions.
# These can be overridden on the make command line, e.g. BOARD=<board>.
ifdef FTILE_SIM
  BOARD = fseries-dk
  ifeq ($(ETH_200G),1)
   OFSS = "$(OFS_ROOTDIR)"/tools/ofss_config/hssi/hssi_2x200_ftile.ofss
  else ifeq ($(ETH_400G),1)
   OFSS = "$(OFS_ROOTDIR)"/tools/ofss_config/hssi/hssi_1x400_ftile.ofss
  endif
else ifeq ($(n6000_100G),1)
  BOARD = n6000
else ifeq ($(RTILE_SIM),1)
  BOARD = iseries-dk
  # UVM simulation doesn't support Gen5x16. Use Gen5 2x8.
  OFSS = "$(OFS_ROOTDIR)"/tools/ofss_config/pcie/pcie_host_2link.ofss
else
  BOARD = n6001
endif

export VIPDIR = $(VERDIR)
export RALDIR = $(VERDIR)/testbench/ral

VLOG_OPT = -kdb -full64 -error=noMPD -ntb_opts uvm-1.2 +vcs+initreg+random +vcs+lic+wait -ntb_opts dtm -sverilog -timescale=1ps/1ps +libext+.v+.sv -l vlog.log -assert enable_diag -ignore unique_checks
VLOG_OPT += -Mdir=./csrc +warn=noBCNACMBP -CFLAGS -y $(VERDIR)/vip/pcie_vip/src/verilog/vcs -y $(VERDIR)/vip/pcie_vip/src/sverilog/vcs -P $(VERIF_SCRIPTS_DIR)/vip/pli.tab $(WORKDIR)/scripts/vip/msglog.o -notice  +incdir+./
ifneq ($(PARTCMP),1)
  VLOG_OPT += -work work
endif
VLOG_OPT += +define+IGNORE_DF_SIM_EXIT  

ifeq ($(n6000_10G),1)
VLOG_OPT += +define+INCLUDE_CVL +define+ENABLE_8_TO_15_PORTS +define+ETH_10G +define+SIM_SERIAL +define+n6000_10G #Includes CVL by passthrough logic
VLOG_OPT += +define+SVT_ETHERNET
VLOG_OPT += +define+SVT_ETHERNET_DEBUG_BUS_ENABLE
else ifeq ($(n6000_25G),1)
VLOG_OPT += +define+INCLUDE_CVL +define+ENABLE_8_TO_15_PORTS +define+ETH_25G +define+SIM_SERIAL +define+n6000_25G #Includes CVL by passthrough logic
VLOG_OPT += +define+SVT_ETHERNET
VLOG_OPT += +define+SVT_ETHERNET_DEBUG_BUS_ENABLE
else ifeq ($(n6000_100G),1)
VLOG_OPT += +define+INCLUDE_CVL +define+ENABLE_8_TO_15_PORTS +define+ETH_100G +define+SIM_SERIAL +define+n6000_100G #Includes CVL by passthrough logic
VLOG_OPT += +define+SVT_ETHERNET
VLOG_OPT += +define+SVT_ETHERNET_DEBUG_BUS_ENABLE
else
VLOG_OPT += +define+FIM_C +define+SIM_VIP 
VLOG_OPT += +define+SVT_ETHERNET +define+VIP_ETHERNET_40G100G_OPT_SVT
VLOG_OPT += +define+ETH_CAUI_25G_INTERFACE_WIDTH=8 +define+SVT_ETHERNET_CLKGEN
VLOG_OPT += +define+VIP_ETHERNET_100G_SVT +define+SVT_ETHERNET_DEBUG_BUS_ENABLE
endif

VLOG_OPT += +define+INCLUDE_PCIE_SS
VLOG_OPT += +define+INCLUDE_MEM_TG +define+INCLUDE_PR
VLOG_OPT += +define+SIM_MODE +define+PU_MMIO #Enable PCIE Serial link up for p-tile and Power user MMIO for PO FIM
VLOG_OPT += +define+SIMULATION_MODE
VLOG_OPT += +define+bypass_address    #bypass UNIMPLEMENTED_ADDRESS
VLOG_OPT += +define+UVM_DISABLE_AUTO_ITEM_RECORDING +define+UVM_NO_DEPRECATED
VLOG_OPT += +define+UVM_PACKER_MAX_BYTES=1500000
VLOG_OPT += +define+MMIO_TIMEOUT_IN_CYCLES=2000
VLOG_OPT += +define+SVT_UVM_TECHNOLOGY +define+SVT_PCIE_ENABLE_10_BIT_TAGS
VLOG_OPT += +define+SVT_ETHERNET +define+VIP_ETHERNET_40G100G_OPT_SVT
VLOG_OPT += +define+ETH_CAUI_25G_INTERFACE_WIDTH=8 +define+SVT_ETHERNET_CLKGEN
VLOG_OPT += +define+VIP_ETHERNET_100G_SVT +define+SVT_ETHERNET_DEBUG_BUS_ENABLE
VLOG_OPT += +define+SYNOPSYS_SV

ifdef FTILE_SIM
VLOG_OPT += +define+FTILE_SIM +define+IP7581SERDES_UX_SIMSPEED
VLOG_OPT += +define+INCLUDE_FTILE
ifdef ETH_200G
VLOG_OPT += +define+ETH_200G +define+ENABLE_8_TO_15_PORTS
endif
ifdef ETH_400G
VLOG_OPT += +define+ETH_400G +define+VIP_ETHERNET_400G_SVT +define+ETH_INTERFACE_WIDTH=40 +define+ENABLE_8_TO_15_PORTS
endif
VLOG_OPT += +define+TOP_LEVEL_ENTITY_INSTANCE_PATH=tb_top.DUT
VLOG_OPT += +define+QUARTUS_ENABLE_DPI_FORCE
VLOG_OPT += +define+SPEC_FORCE
VLOG_OPT += +define+IP7581SERDES_UXS2T1R1PGD_PIPE_SPEC_FORCE
VLOG_OPT += +define+IP7581SERDES_UXS2T1R1PGD_PIPE_SIMULATION
VLOG_OPT += +define+IP7581SERDES_UXS2T1R1PGD_PIPE_FAST_SIM
VLOG_OPT += +define+SRC_SPEC_SPEED_UP
VLOG_OPT += +define+__SRC_TEST__
VLOG_OPT += +define+gdrb_TIMESCALE_EN +define+RTLSIM +define+gdrb_INTC_FUNCTIONAL +define+SSM_SEQUENCE
endif

ifdef RTILE_SIM
VLOG_OPT += +define+RTILE_SIM
VLOG_OPT += +define+INCLUDE_RTILE
VLOG_OPT += +define+TOP_LEVEL_ENTITY_INSTANCE_PATH=tb_top.DUT
endif

VLOG_OPT += +define+ETH_FORCE_FS_TIME_PRECISION
VLOG_OPT += +define+BASE_AFU=dummy_afu+
# The simulator functional model may be driven by IP configuration in <proj dir>/ofs_ip_cfg_db
VLOG_OPT += +incdir+$(SCRIPTS_DIR)/qip_gen/quartus_proj_dir
VLOG_OPT += +incdir+$(RALDIR)

ifeq ($(PARTCMP),1)
VCS_OPT = -full64 -ntb_opts uvm-1.2 -licqueue  +vcs+lic+wait -j8 -l vcs.log -partcomp ofs_tb_lib.tb_top -partcomp_dir=./libraries/ofs_partition_lib -partcomp
else
VCS_OPT = -full64 -ntb_opts uvm-1.2 -licqueue  +vcs+lic+wait -l vcs.log -ignore initializer_driver_checks 
endif

ifdef FTILE_SIM
VCS_OPT +=-pvalue+tb_top.DUT.local_mem_wrapper.mem_ss_top.mem_ss_inst.mem_ss.emif_cal_top.emif_cal_top.emif_cal.IOSSM_USE_MODEL=0 
VCS_OPT +=-debug_access+all -debug_region+cell+encrypt -debug_region+cell+lib
else
ifdef RTILE_SIM
VCS_OPT +=-pvalue+tb_top.DUT.local_mem_wrapper.mem_ss_top.mem_ss_inst.mem_ss.emif_cal_top.emif_cal_top.emif_cal.IOSSM_USE_MODEL=0 
VCS_OPT +=-debug_access+all -debug_region+cell+encrypt -debug_region+cell+lib
else
VCS_OPT +=-debug_access+f
endif
endif

VLOG_OPT += -debug_access+f
VLOG_OPT += -debug_access+all
VLOG_OPT += -debug_region+cell+lib
VLOG_OPT += -debug_region+cell+encrypt
VCS_OPT  += $(QUARTUS_INSTALL_DIR)/eda/sim_lib/quartus_dpi.c $(QUARTUS_INSTALL_DIR)/eda/sim_lib/simsf_dpi.cpp
SIMV_OPT = +UVM_TESTNAME=$(TESTNAME) +TIMEOUT=$(TIMEOUT)
#SIMV_OPT += +UVM_NO_RELNOTES
SIMV_OPT += +ntb_disable_cnst_null_object_warning=1 -assert nopostproc +vcs+lic+wait +vcs+initreg+0 
#SIMV_OPT += +UVM_PHASE_TRACE
SIMV_OPT +=  +vcs+lic+wait 
SIMV_OPT += +vcs+nospecify+notimingchecks +vip_verbosity=svt_pcie_pl:UVM_NONE,svt_pcie_dl:UVM_NONE,svt_pcie_tl:UVM_NONE  

ifndef SEED
    SIMV_OPT += +ntb_random_seed_automatic
else
    SIMV_OPT += +ntb_random_seed=$(SEED)
endif
ifdef TEST_LPBK
    VLOG_OPT += +define+TEST_LPBK 
endif

ifdef LPBK_WITHOUT_HSSI
    VLOG_OPT += +define+LPBK_WITHOUT_HSSI 
endif

ifndef MSG
    SIMV_OPT += +UVM_VERBOSITY=LOW
else
    SIMV_OPT += +UVM_VERBOSITY=$(MSG)
endif


##
## The INCLUDE_* macros from the project are commented out for
## simulation so that the simulation scripts can control them.
## Check for select project macros and replicate them.
M := $(shell grep -q INCLUDE_PMCI "$(SCRIPTS_DIR)"/generated_rtl_flist_macros.f; echo $$?)
ifeq ($(M),0)
    VLOG_OPT += +define+INCLUDE_PMCI
endif

M := $(shell grep -q INCLUDE_UART "$(SCRIPTS_DIR)"/generated_rtl_flist_macros.f; echo $$?)
ifeq ($(M),0)
    VLOG_OPT += +define+INCLUDE_UART
endif

M := $(shell grep -q INCLUDE_USER_CLK "$(SCRIPTS_DIR)"/generated_rtl_flist_macros.f; echo $$?)
ifeq ($(M),0)
    VLOG_OPT += +define+INCLUDE_USER_CLK
endif


ifdef NO_MSIX
    VLOG_OPT += +define+NO_MSIX 
endif

ifndef NO_HSSI
    VLOG_OPT += +define+INCLUDE_HSSI 
endif

ifdef DUMP
    #VLOG_OPT += -debug_all 
    #VCS_OPT += -debug_all 
    VLOG_OPT += -debug_access+f
    #VCS_OPT += -debug_access+f
    SIMV_OPT += -ucli -i $(VCDFILE)
endif


ifdef DUMP_FSDB
    #VLOG_OPT += -debug_all 
    #VCS_OPT += -debug_all 
    VLOG_OPT += -debug_access+f
    VCS_OPT += -debug_access+f
    SIMV_OPT += -ucli -i $(FSDBFILE)
endif

ifdef DEBUG
SIMV_OPT += -l runsim.log 
VLOG_OPT += +define+RUNSIM
endif



ifdef GUI
    VCS_OPT += -debug_all +memcbk
    SIMV_OPT += -gui
endif

ifdef QUIT
    SIMV_OPT_EXTRA = +UVM_MAX_QUIT_COUNT=1
else
   SIMV_OPT_EXTRA = ""
endif

ifdef COV 
    VLOG_OPT += -debug_all 
    VCS_OPT += -debug_all 
    VLOG_OPT += +define+COV -debug_all -cm line+cond+fsm+tgl+branch -cm_dir simv.vdb
    VCS_OPT  += -debug_all -cm line+cond+fsm+tgl+branch  -cm_dir simv.vdb 
    SIMV_OPT += -cm line+cond+fsm+tgl+branch -cm_name $(TESTNAME) -cm_dir ../regression.vdb
    #SIMV_OPT += -cm line+cond+fsm+tgl+branch -cm_name seed.1 -cm_dir regression.vdb
endif

ifdef COV_FUNCTIONAL
		COV_TST := $(shell basename $(TEST_DIR))
    VLOG_OPT += +define+ENABLE_AC_COVERAGE+define+ENABLE_COV_MSG+define+COV_FUNCTIONAL -cm line+cond+fsm+tgl+branch -cm_dir simv.vdb
    VCS_OPT  += -cm line+cond+fsm+tgl+branch+assert  -cm_dir simv.vdb
    SIMV_OPT += -cm line+cond+fsm+tgl+branch+assert+group -cm_name $(COV_TST) -cm_dir ../regression.vdb
    #SIMV_OPT += -cm line+cond+fsm+tgl+branch -cm_name seed.1 -cm_dir regression.vdb
endif

ifndef DISABLE_EMIF
  VLOG_OPT += +define+INCLUDE_DDR4
  VLOG_OPT += +define+INCLUDE_LOCAL_MEM
  VLOG_OPT += +define+SIM_MODE_NO_MSS_RST
endif

## The Platform Interface Manager is always available for use by AFUs,
## whether or not a specific AFU requires it. These parameters define
## the platform-dependent PIM instance that will be created below
## during cmplib.
PIM_TEMPLATE_DIR=$(QPROJ_DIR)/afu_with_pim/pim_template

ifndef AFU_WITH_PIM
    # No PIM. Use the default exerciser AFU.
    AFU_FLIST_IMPORT=-F $(OFS_ROOTDIR)/sim/scripts/rtl_afu_default.f
else
    # Simulating an AFU wrapped by the PIM's ofs_plat_afu() top-level
    # module wrapper.
    AFU_WITH_PIM_DIR=$(VERDIR)/sim/afu_with_pim
    AFU_FLIST_IMPORT=-F $(AFU_WITH_PIM_DIR)/afu_sim_files.list
endif

batch: vcs
	./simv $(SIMV_OPT) $(SIMV_OPT_EXTRA)

dump:
	make DUMP=1

clean:
	@rm -rf simv* csrc *.out* *.OUT *.log *.txt *.h *.setup *.vpd .vlogansetup.* *.tr *.hex *.xml DVEfiles
	@rm -rf $(VERDIR)/sim $(VERDIR)/vip

clean_dve:
	@rm -rf simv* csrc *.out* *.OUT *.log *.txt *.h *.setup *.vpd .vlogansetup.* *.tr *.hex *.xml

## Generate the target FIM and collect the files to simulate. This stage is identical
## to the command used to generate a FIM for unit test. If you have already run
## gen_sim_files.sh for unit test and want to use the same environment there is
## no need to build cmplib. Just do a "make clean".
cmplib: clean
ifdef OFSS
	sh "$(OFS_ROOTDIR)"/ofs-common/scripts/common/sim/gen_sim_files.sh --ofss $(OFSS) $(BOARD)
else
	sh "$(OFS_ROOTDIR)"/ofs-common/scripts/common/sim/gen_sim_files.sh $(BOARD)
endif

## $(VERDIR)/sim is built once during setup. It is deleted by clean or
## as a side-effect of cmplib.
$(VERDIR)/sim:
	test -s $(VERDIR)/sim || mkdir $(VERDIR)/sim
	test -s $(VERDIR)/vip || mkdir $(VERDIR)/vip
	test -s $(VERDIR)/vip/axi_vip || mkdir $(VERDIR)/vip/axi_vip
	test -s $(VERDIR)/vip/pcie_vip || mkdir $(VERDIR)/vip/pcie_vip

## One time initialization of the sim directory:
##  - Quartus base simulation libraries
##  - VIP/UVM initialization
##  - FIM/AFU library definitions
$(VERDIR)/sim/synopsys_sim.setup: | $(VERDIR)/sim
	@# Generate the Quartus family-dependent simulation library
	cd $(VERDIR)/sim; quartus_sh --simlib_comp -family $(FPGA_FAMILY) -tool vcsmx -language verilog
	find $(VERDIR)/sim/verilog_libs/ -mindepth 1 -maxdepth 1 -type d -printf '%f: ./verilog_libs/%f\n' > $@
ifeq ($(PARTCMP),1)
	echo ofs_svt_lib: ./libraries/ofs_svt_lib >> $@
	echo ofs_ip_lib:  ./libraries/ofs_ip_lib  >> $@
	echo ofs_fim_lib: ./libraries/ofs_fim_lib >> $@
	echo ofs_tb_lib:  ./libraries/ofs_tb_lib  >> $@
endif
	@# Memory initialization files from the FIM build
	cd $(VERDIR)/sim && sh "$(OFS_ROOTDIR)"/sim/scripts/ip_flist.sh
	@echo ''
	@echo VCS_HOME: $(VCS_HOME)
	@$(DESIGNWARE_HOME)/bin/dw_vip_setup -path ../vip/axi_vip -add axi_system_env_svt -svlog
	@$(DESIGNWARE_HOME)/bin/dw_vip_setup -path ../vip/pcie_vip -add pcie_device_agent_svt -svlog
	@$(DESIGNWARE_HOME)/bin/dw_vip_setup -path ../vip/ethernet_vip -add ethernet_agent_svt -svlog
	@echo ''  

## Generate or update the sim directory, starting with the sim template.
## This step runs before the potentially parallel vlog_* rules below are run.
setup: | $(VERDIR)/sim/synopsys_sim.setup clean_dve
ifdef AFU_WITH_PIM
	# Construct the simulation build environment for the target AFU
	"$(OFS_ROOTDIR)"/ofs-common/scripts/common/sim/ofs_pim_sim_setup.sh -t "$(AFU_WITH_PIM_DIR)" -r "$(PIM_TEMPLATE_DIR)" "$(AFU_WITH_PIM)"
endif
	cd $(VERDIR)/sim && vlogan -full64 -ntb_opts uvm-1.2 -sverilog -timescale=1ns/1ns -l vlog_uvm.log

.NOTPARALLEL: setup

vlog_ofs_fim_lib:  
	cd $(VERDIR)/sim && vlogan $(VLOG_OPT) -F $(SCRIPTS_DIR)/generated_rtl_flist.f $(AFU_FLIST_IMPORT) -work ofs_fim_lib -l vlog_ofs_fim_lib.log

vlog_ofs_ip_lib: 
	cd $(VERDIR)/sim && vlogan $(VLOG_OPT) -F $(SCRIPTS_DIR)/ip_flist.f -work ofs_ip_lib -l vlog_ofs_ip_lib.log

vlog_ofs_tb_lib: 
	cd $(VERDIR)/sim && vlogan $(VLOG_OPT) -F $(VERIF_SCRIPTS_DIR)/ver_list.f -work ofs_tb_lib -l vlog_ofs_tb_lib.log

vlog_ofs_svt_lib:  
	cd $(VERDIR)/sim && vlogan $(VLOG_OPT) -F $(VERIF_SCRIPTS_DIR)/svt_list.f -work ofs_svt_lib -l vlog_ofs_svt_lib.log

ifeq ($(PARTCMP),1)
vlog_adp: setup vlog_ofs_fim_lib vlog_ofs_ip_lib vlog_ofs_svt_lib vlog_ofs_tb_lib
else
vlog_adp: setup 
	cd $(VERDIR)/sim && vlogan -full64 -ntb_opts uvm-1.2 -sverilog -timescale=1ns/1ns -l vlog_uvm.log
	cd $(VERDIR)/sim && vlogan $(VLOG_OPT) -F $(SCRIPTS_DIR)/ip_flist.f  -F $(SCRIPTS_DIR)/generated_rtl_flist.f -F $(VERIF_SCRIPTS_DIR)/svt_list.f -F $(VERIF_SCRIPTS_DIR)/ver_list.f $(AFU_FLIST_IMPORT)
endif 

ifeq ($(PARTCMP),1)
build: vlog_adp
	cd $(VERDIR)/sim && vcs $(VCS_OPT) 
else
build: vlog_adp
	cd $(VERDIR)/sim && vcs $(VCS_OPT) tb_top
endif

#ifdef DUMP_FSDB
#	 @arc shell synopsys_verdi/R-2020.12-SP2 synopsys_verdi-lic/config
#endif


build_gka: cmplib build
.NOTPARALLEL: build_gka

view:
	dve -full64 -vpd inter.vpd&
run:    
ifndef TEST_DIR
	$(error undefined TESTNAME)
else
ifdef FTILE_SIM
ifeq ($(ETH_200G),1)
	cd $(VERDIR)/sim && mkdir $(TEST_DIR) && cd $(TEST_DIR) && cp -f ../*.hex . && cp -f $(QUARTUS_ROOTDIR)/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/nios2_smg_regfile.hex . && cp -f $(QUARTUS_ROOTDIR)/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/rst_ctrl_dram.hex . && cp -f $(QUARTUS_ROOTDIR)/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/rst_ctrl_iram.hex . && cp -f ${OFS_ROOTDIR}/sim/scripts/qip_gen_fseries-dk/syn/board/fseries-dk/syn_top/support_logic/ofs_top__z1577b_x393_y0_n0.mif . && cp -f ${OFS_ROOTDIR}/sim/scripts/qip_gen_fseries-dk/syn/board/fseries-dk/syn_top/support_logic/ofs_top__z1577b_x5_y166_n0.mif . && cp -f  ${OFS_ROOTDIR}/sim/scripts/qip_gen_fseries-dk/ofs-common/src/common/he_hssi/pkt_client_mac_seg/eth_f_hw_pkt_gen_rom_init.400G_SEG.hex . && cp -f  ${OFS_ROOTDIR}/sim/scripts/qip_gen_fseries-dk/ofs-common/src/common/he_hssi/pkt_client_mac_seg/eth_f_hw_pkt_gen_rom_init.200G_SEG.hex . && cp -f  ${OFS_ROOTDIR}/sim/scripts/qip_gen_fseries-dk/ofs-common/src/common/he_hssi/pkt_client_mac_seg/init_file_ctrl.200G.hex . && cp -f  ${OFS_ROOTDIR}/sim/scripts/qip_gen_fseries-dk/ofs-common/src/common/he_hssi/pkt_client_mac_seg/init_file_ctrl.400G.hex . && cp -f  ${OFS_ROOTDIR}/sim/scripts/qip_gen_fseries-dk/ofs-common/src/common/he_hssi/pkt_client_mac_seg/init_file_data.200G.hex . && cp -f  ${OFS_ROOTDIR}/sim/scripts/qip_gen_fseries-dk/ofs-common/src/common/he_hssi/pkt_client_mac_seg/init_file_data.400G.hex . && cp -f $(OFS_ROOTDIR)/ofs-common/src/common/fme_id_rom/fme_id.mif . && cp -f $(VERIF_SCRIPTS_DIR)/fme_id.ver . && cp -f $(VERIF_SCRIPTS_DIR)/recalibration.ver . && ../simv $(SIMV_OPT) $(SIMV_OPT_EXTRA)
else ifeq ($(ETH_400G),1)
	cd $(VERDIR)/sim && mkdir $(TEST_DIR) && cd $(TEST_DIR) && cp -f ../*.hex . && cp -f $(QUARTUS_ROOTDIR)/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/nios2_smg_regfile.hex . && cp -f $(QUARTUS_ROOTDIR)/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/rst_ctrl_dram.hex . && cp -f $(QUARTUS_ROOTDIR)/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/rst_ctrl_iram.hex . && cp -f ${OFS_ROOTDIR}/sim/scripts/qip_gen_fseries-dk/syn/board/fseries-dk/syn_top/support_logic/ofs_top__z1577b_x393_y0_n0.mif . && cp -f ${OFS_ROOTDIR}/sim/scripts/qip_gen_fseries-dk/syn/board/fseries-dk/syn_top/support_logic/ofs_top__z1577b_x5_y166_n0.mif . && cp -f  ${OFS_ROOTDIR}/sim/scripts/qip_gen_fseries-dk/ofs-common/src/common/he_hssi/pkt_client_mac_seg/eth_f_hw_pkt_gen_rom_init.400G_SEG.hex . && cp -f  ${OFS_ROOTDIR}/sim/scripts/qip_gen_fseries-dk/ofs-common/src/common/he_hssi/pkt_client_mac_seg/eth_f_hw_pkt_gen_rom_init.200G_SEG.hex . && cp -f  ${OFS_ROOTDIR}/sim/scripts/qip_gen_fseries-dk/ofs-common/src/common/he_hssi/pkt_client_mac_seg/init_file_ctrl.200G.hex . && cp -f  ${OFS_ROOTDIR}/sim/scripts/qip_gen_fseries-dk/ofs-common/src/common/he_hssi/pkt_client_mac_seg/init_file_ctrl.400G.hex . && cp -f  ${OFS_ROOTDIR}/sim/scripts/qip_gen_fseries-dk/ofs-common/src/common/he_hssi/pkt_client_mac_seg/init_file_data.200G.hex . && cp -f  ${OFS_ROOTDIR}/sim/scripts/qip_gen_fseries-dk/ofs-common/src/common/he_hssi/pkt_client_mac_seg/init_file_data.400G.hex . && cp -f $(OFS_ROOTDIR)/ofs-common/src/common/fme_id_rom/fme_id.mif . && cp -f $(VERIF_SCRIPTS_DIR)/fme_id.ver . && cp -f $(VERIF_SCRIPTS_DIR)/recalibration.ver . && ../simv $(SIMV_OPT) $(SIMV_OPT_EXTRA)	
else
	cd $(VERDIR)/sim && mkdir $(TEST_DIR) && cd $(TEST_DIR) && cp -f ../*.hex . && cp -f $(VERIF_SCRIPTS_DIR)/FTILE_HEX/*.hex . && cp -f $(VERIF_SCRIPTS_DIR)/FTILE_HEX/*.mif . && cp -f $(OFS_ROOTDIR)/ofs-common/src/common/fme_id_rom/fme_id.mif . && cp -f $(VERIF_SCRIPTS_DIR)/fme_id.ver . && cp -f $(VERIF_SCRIPTS_DIR)/recalibration.ver . && ../simv $(SIMV_OPT) $(SIMV_OPT_EXTRA)
endif 
else
ifdef INCLUDE_CVL
	cd $(VERDIR)/sim && mkdir $(TEST_DIR) && cd $(TEST_DIR) && cp -f ../*.hex . && cp -f $(OFS_ROOTDIR)/ofs-common/src/common/fme_id_rom/fme_id.mif . && cp -f $(VERIF_SCRIPTS_DIR)/fme_id.ver . && cp -f $(OFS_ROOTDIR)/sim/scripts/qip_gen/ofs-common/src/fpga_family/agilex/user_clock/qph_user_clk_iopll_reconfig/altera_iopll_reconfig_1940/sim/recalibration.mif . && cp -f $(VERIF_SCRIPTS_DIR)/recalibration.ver . && cp -f $(VERDIR)/sim/serdes.firmware.rom . && ../simv $(SIMV_OPT) $(SIMV_OPT_EXTRA)
else
ifdef RTILE_SIM
	cd $(VERDIR)/sim && mkdir $(TEST_DIR) && cd $(TEST_DIR) && cp -f ../*.hex . && cp -f $(OFS_ROOTDIR)/ofs-common/src/common/fme_id_rom/fme_id.mif . && cp -f $(VERIF_SCRIPTS_DIR)/fme_id.ver . && cp -f $(VERIF_SCRIPTS_DIR)/recalibration.ver . && ../simv $(SIMV_OPT) $(SIMV_OPT_EXTRA)
else
	cd $(VERDIR)/sim && mkdir $(TEST_DIR) && cd $(TEST_DIR) && cp -f ../*.hex . && cp -f $(OFS_ROOTDIR)/ofs-common/src/common/fme_id_rom/fme_id.mif . && cp -f $(VERIF_SCRIPTS_DIR)/fme_id.ver . && cp -f $(VERIF_SCRIPTS_DIR)/recalibration.ver . && cp -f $(VERDIR)/sim/serdes.firmware.rom . && ../simv $(SIMV_OPT) $(SIMV_OPT_EXTRA)
endif
endif
endif
endif


rundb:    
ifndef TESTNAME
	$(error undefined TESTNAME)
else
	cd $(VERDIR)/sim && ./simv $(SIMV_OPT) $(SIMV_OPT_EXTRA)
endif

# Compatibility rules
cmplib_adp: cmplib
build_adp: build

build_run: vcs run
build_all: cmplib vcs
do_it_all: cmplib vcs run
