NYCU_2023_Spring_IC_Lab
===
這門課是交大電子所李鎮宜教授開的積體電路設計實驗

整學期共有
- 12 Labs
- 2 Projects
- 1 Online Test

作業都要做 Gate-Level Simulation，最後幾次的作業會進一步要求做 Post-Simulation

助教不會給測資，所以測資都是自己寫，我個人是習慣先用 C++ 產生 txt 檔，再用 PATTERN.v 去讀檔

&emsp;

Lab
===
|Labs|Name|Features|Rank (out of 105)|
|:---|:---|:---|---:|
|Lab01|Chinese Course|Combinational Circuit Design|74|
|Lab02|12-Queen|Sequential Circuit Design|35|
|Lab03|Subway Surfer|Testbench & Pattern|17|
|Lab04|Simple Recurrent Neural Network|DesignWare IP|46|
|Lab05|Matrix Multiplication to Find Trace|Macros & SRAM|59|
|Lab06|Elliptic Curve Group Operation|Soft IP <br> Generate & For Loop <br> Synthesis & syn.tcl|5|
|Lab07|Clock Domain Crossing|FIFO <br> Static Timing Analysis <br> .sdc file|75|
|Lab08|Siamese Neural Network|Low Power Design <br> Sequential Equivalency Checking <br> JasperGold|14|
|Lab09|Online Shopping Platform Simulation|System Verilog <br> OOP <br> Randomization <br> typedef / enum / struct / union <br> interface|21|
|Lab10|OS Coverage|Formal Verification <br> Functional Coverage <br> Assertion|10|
|Lab11|Matrix Multiplication with Systolic Array|Cell-Based APR Flow <br> Post-Simulation <br> Candence Innovus|66|
|Lab12|Train Tour APRII|Power Rail Analysis <br> IR Drop & Electro-Migration <br> Cadence Innvous|No Ranking|

&emsp;

Project
===
|Projects|Name|Features|Rank (out of 105)|
|:---|:---|:---|---:|
|Midterm Project|Gray-Level Co-Occurrence Matrix|DRAM / SRAM / REG <br> AXI4 Protocol|64|
|Final Project|Customized ISA Processor|DRAM / SRAM / REG <br> AXI4 Protocol <br> APR <br> Post-Simulation|24|

&emsp;

Online Test
===
|Name|Features|
|:---|:---|
|Area and Angles of Triangle|DesignWare IP <br> Fixed-Point Number|
