
---------- Begin Simulation Statistics ----------
final_tick                               489422889000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  69350                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739332                       # Number of bytes of host memory used
host_op_rate                                    69578                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18394.30                       # Real time elapsed on the host
host_tick_rate                               26607315                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1275647681                       # Number of instructions simulated
sim_ops                                    1279842821                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.489423                       # Number of seconds simulated
sim_ticks                                489422889000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.522414                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               77902302                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            90037134                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         16612100                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         87828283                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           5936949                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        5959368                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           22419                       # Number of indirect misses.
system.cpu0.branchPred.lookups              108569390                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        17166                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1048885                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9584007                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  52905518                       # Number of branches committed
system.cpu0.commit.bw_lim_events              2300816                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3147123                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      179851625                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           323138226                       # Number of instructions committed
system.cpu0.commit.committedOps             324187089                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    943760815                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.343506                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.882202                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    764683964     81.03%     81.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     93365109      9.89%     90.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     51746912      5.48%     96.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     23352240      2.47%     98.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4318864      0.46%     99.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3016095      0.32%     99.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       328728      0.03%     99.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       648087      0.07%     99.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      2300816      0.24%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    943760815                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  29884497                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             8881701                       # Number of function calls committed.
system.cpu0.commit.int_insts                307384180                       # Number of committed integer instructions.
system.cpu0.commit.loads                     38119645                       # Number of loads committed
system.cpu0.commit.membars                    2097771                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2097780      0.65%      0.65% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       238032957     73.42%     74.07% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          67580      0.02%     74.09% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv          131120      0.04%     74.13% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       8388608      2.59%     76.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp      12582918      3.88%     80.60% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       4456464      1.37%     81.98% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      4194304      1.29%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       38906364     12.00%     95.27% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      15066791      4.65%     99.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead       262166      0.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           29      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        324187089                       # Class of committed instruction
system.cpu0.commit.refs                      54235350                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  323138226                       # Number of Instructions Simulated
system.cpu0.committedOps                    324187089                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.005613                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.005613                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            569213880                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              7032126                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            68816124                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             546443021                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                96028416                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                286074496                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9585439                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13947861                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9260426                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  108569390                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 74593033                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    868683443                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1140419                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          104                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     611328337                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           68                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               33227086                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.111786                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          84865476                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          83839251                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.629438                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         970162657                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.631211                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.105860                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               617629357     63.66%     63.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               213480963     22.00%     85.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                78074113      8.05%     93.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                30591704      3.15%     96.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                11291444      1.16%     98.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 8825632      0.91%     98.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                10236016      1.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    4319      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   29109      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           970162657                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 66949958                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                20721083                       # number of floating regfile writes
system.cpu0.idleCycles                        1065825                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10573928                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                75609669                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.474302                       # Inst execution rate
system.cpu0.iew.exec_refs                    78918446                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  21022871                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              523293132                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             60754117                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1049981                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3393850                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            25674384                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          504031108                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             57895575                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9583740                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            460655476                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1386449                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1243219                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9585439                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5166061                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        74256                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         2740110                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        25110                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         3253                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         1132                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     22634472                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9558679                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          3253                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1143433                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9430495                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                340650132                       # num instructions consuming a value
system.cpu0.iew.wb_count                    456173178                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.815821                       # average fanout of values written-back
system.cpu0.iew.wb_producers                277909377                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.469687                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     456822648                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               534388747                       # number of integer regfile reads
system.cpu0.int_regfile_writes              344780967                       # number of integer regfile writes
system.cpu0.ipc                              0.332711                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.332711                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2097938      0.45%      0.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            348572185     74.13%     74.57% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               67643      0.01%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv               131186      0.03%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd           10100747      2.15%     76.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp           18331227      3.90%     80.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            5383022      1.14%     81.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           5048049      1.07%     82.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     82.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     82.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     82.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     82.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     82.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     82.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     82.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     82.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     82.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     82.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     82.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     82.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     82.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     82.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     82.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     82.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     82.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     82.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     82.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     82.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     82.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     82.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     82.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     82.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     82.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     82.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     82.88% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            59685023     12.69%     95.57% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           20559984      4.37%     99.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead         262176      0.06%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            29      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             470239217                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               39127866                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           78253124                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     39052205                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          54579709                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3359060                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.007143                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                2968047     88.36%     88.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   761      0.02%     88.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                  11033      0.33%     88.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 1297      0.04%     88.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                 1302      0.04%     88.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    3      0.00%     88.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     88.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     88.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     88.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     88.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     88.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     88.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     88.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     88.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     88.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     88.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     88.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     88.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     88.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     88.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     88.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     88.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     88.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     88.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     88.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     88.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     88.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     88.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     88.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     88.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     88.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     88.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     88.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     88.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     88.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     88.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     88.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     88.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     88.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     88.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     88.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     88.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     88.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                351316     10.46%     99.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                25295      0.75%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             432372473                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1837615557                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    417120973                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        629297116                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 500883233                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                470239217                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3147875                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      179844015                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1868531                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           752                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     59411850                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    970162657                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.484701                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.005432                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          698468585     71.99%     71.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          161108378     16.61%     88.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           68260171      7.04%     95.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           19029499      1.96%     97.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11044570      1.14%     98.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            6037053      0.62%     99.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3115805      0.32%     99.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            2325143      0.24%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             773453      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      970162657                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.484170                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          9334369                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3148480                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            60754117                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           25674384                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               58986913                       # number of misc regfile reads
system.cpu0.misc_regfile_writes              29622302                       # number of misc regfile writes
system.cpu0.numCycles                       971228482                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7617297                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              547118377                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            258556453                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              11135736                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               113175029                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                758183                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                35132                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            692992461                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             528200818                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          417277881                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                275967986                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               9654629                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9585439                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             24291759                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               158721423                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         72716512                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       620275949                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         24067                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               572                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 27357871                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           571                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1445496958                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1034485224                       # The number of ROB writes
system.cpu0.timesIdled                          30903                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  144                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            86.493730                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               78349100                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            90583560                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         16774993                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         88501958                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           5799954                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        5820031                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           20077                       # Number of indirect misses.
system.cpu1.branchPred.lookups              109509072                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        15297                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1048688                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          9785059                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  53088250                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1876366                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3146321                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      180824452                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           319279160                       # Number of instructions committed
system.cpu1.commit.committedOps             320327918                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    934541572                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.342765                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.868191                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    755644195     80.86%     80.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     93752547     10.03%     90.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     51694744      5.53%     96.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     23549590      2.52%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      4136751      0.44%     99.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2999947      0.32%     99.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       232578      0.02%     99.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       654854      0.07%     99.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1876366      0.20%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    934541572                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                  29884444                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             8621792                       # Number of function calls committed.
system.cpu1.commit.int_insts                303256324                       # Number of committed integer instructions.
system.cpu1.commit.loads                     37647403                       # Number of loads committed
system.cpu1.commit.membars                    2097408                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2097408      0.65%      0.65% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       235492289     73.52%     74.17% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           1261      0.00%     74.17% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              30      0.00%     74.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       8388608      2.62%     76.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp      12582912      3.93%     80.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt       4456448      1.39%     82.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult      4194304      1.31%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       38433937     12.00%     95.42% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      14418549      4.50%     99.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead       262154      0.08%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        320327918                       # Class of committed instruction
system.cpu1.commit.refs                      53114658                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  319279160                       # Number of Instructions Simulated
system.cpu1.committedOps                    320327918                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.011558                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.011558                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            558548154                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              6993725                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            69210659                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             544091099                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                96823497                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                286883577                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               9786425                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts             13920364                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              9127254                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  109509072                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 75071263                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    859170813                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1228653                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     608777991                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               33552718                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.113891                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          85221734                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          84149054                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.633136                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         961168907                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.634464                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.108188                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               610051098     63.47%     63.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               212899958     22.15%     85.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                77496999      8.06%     93.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                30375923      3.16%     96.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11164106      1.16%     98.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 9002577      0.94%     98.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                10142871      1.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    4165      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   31210      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           961168907                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 66877256                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                20697846                       # number of floating regfile writes
system.cpu1.idleCycles                         358689                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            10774066                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                75916348                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.475363                       # Inst execution rate
system.cpu1.iew.exec_refs                    77900240                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  20495026                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              519994793                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             60645716                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1049499                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          3635366                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            25266484                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          501143743                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             57405214                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          9860278                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            457074541                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1092985                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1124146                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               9786425                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4519605                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        56041                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         2088323                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        26669                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         3421                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          997                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     22998313                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      9799229                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          3421                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1267295                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9506771                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                336397424                       # num instructions consuming a value
system.cpu1.iew.wb_count                    452589436                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.816357                       # average fanout of values written-back
system.cpu1.iew.wb_producers                274620400                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.470698                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     453247448                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               528917097                       # number of integer regfile reads
system.cpu1.int_regfile_writes              341300142                       # number of integer regfile writes
system.cpu1.ipc                              0.332054                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.332054                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2097480      0.45%      0.45% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            346417551     74.19%     74.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1265      0.00%     74.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   30      0.00%     74.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd           10089086      2.16%     76.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp           18312685      3.92%     80.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt            5380845      1.15%     81.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult           5042071      1.08%     82.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     82.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     82.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     82.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     82.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     82.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     82.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     82.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     82.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     82.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     82.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     82.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     82.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     82.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     82.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     82.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     82.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     82.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     82.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     82.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     82.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     82.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     82.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     82.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     82.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     82.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     82.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     82.95% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            59267951     12.69%     95.65% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           20063651      4.30%     99.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead         262186      0.06%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             466934819                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               39087186                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           78174081                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     39010302                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          54401436                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3290591                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007047                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                2921311     88.78%     88.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     88.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     88.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                  121      0.00%     88.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                  138      0.00%     88.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                   30      0.00%     88.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     88.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     88.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     88.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     88.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     88.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     88.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     88.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     88.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     88.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     88.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     88.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     88.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     88.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     88.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     88.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     88.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     88.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     88.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     88.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     88.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     88.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     88.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     88.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     88.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     88.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     88.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     88.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     88.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     88.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     88.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     88.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     88.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     88.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     88.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     88.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     88.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     88.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                347724     10.57%     99.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                21261      0.65%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             429040744                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1821975864                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    413579134                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        627559847                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 497996793                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                466934819                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3146950                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      180815824                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1820809                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           629                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     60222762                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    961168907                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.485799                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.003261                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          690414651     71.83%     71.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          161038278     16.75%     88.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           67899291      7.06%     95.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           19059079      1.98%     97.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           10787850      1.12%     98.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            5865980      0.61%     99.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            3040873      0.32%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            2309056      0.24%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             753849      0.08%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      961168907                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.485618                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          9680149                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         3291042                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            60645716                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           25266484                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               58921743                       # number of misc regfile reads
system.cpu1.misc_regfile_writes              29622272                       # number of misc regfile writes
system.cpu1.numCycles                       961527596                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    17315382                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              544249207                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            255032889                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              11874466                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               113974416                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                806077                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                19307                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            688821889                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             525660849                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          414124513                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                276870019                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1090925                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               9786425                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             16280423                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               159091624                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         72597370                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       616224519                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles          8417                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               291                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 26361128                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           292                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1433817121                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1028936624                       # The number of ROB writes
system.cpu1.timesIdled                          22900                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            86.405463                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               77613630                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            89824911                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect         16676391                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         87673907                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits           5785198                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups        5803763                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           18565                       # Number of indirect misses.
system.cpu2.branchPred.lookups              108324874                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        15517                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1048694                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          9688580                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  52621354                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1886928                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3146322                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts      178848487                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           317948341                       # Number of instructions committed
system.cpu2.commit.committedOps             318997104                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    929850265                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.343063                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.868855                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    751711291     80.84%     80.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     93352496     10.04%     90.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2     51527224      5.54%     96.42% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3     23396506      2.52%     98.94% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      4106069      0.44%     99.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      2987478      0.32%     99.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       232359      0.02%     99.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       649914      0.07%     99.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1886928      0.20%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    929850265                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                  29884444                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             8619418                       # Number of function calls committed.
system.cpu2.commit.int_insts                302067234                       # Number of committed integer instructions.
system.cpu2.commit.loads                     37336554                       # Number of loads committed
system.cpu2.commit.membars                    2097417                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2097417      0.66%      0.66% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       234601068     73.54%     74.20% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult           1261      0.00%     74.20% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              30      0.00%     74.20% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd       8388608      2.63%     76.83% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp      12582912      3.94%     80.78% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt       4456448      1.40%     82.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult      4194304      1.31%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       38123094     11.95%     95.44% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite      14289790      4.48%     99.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead       262154      0.08%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        318997104                       # Class of committed instruction
system.cpu2.commit.refs                      52675056                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  317948341                       # Number of Instructions Simulated
system.cpu2.committedOps                    318997104                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.008588                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.008588                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            556870043                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred              6992127                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            68547357                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             540372086                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                96024162                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                284504246                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               9689910                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts             13920523                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              9085381                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                  108324874                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 74252900                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    855112824                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes              1180310                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     604789590                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles               33355442                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.113242                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          84383142                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          83398828                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.632245                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         956173742                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.633607                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.109481                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               608185012     63.61%     63.61% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               210380836     22.00%     85.61% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                77054958      8.06%     93.67% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                30255271      3.16%     96.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                11141247      1.17%     98.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 8992527      0.94%     98.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                10126030      1.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    4546      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   33315      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           956173742                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                 66762922                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                20659792                       # number of floating regfile writes
system.cpu2.idleCycles                         401738                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts            10662926                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                75162240                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.475020                       # Inst execution rate
system.cpu2.iew.exec_refs                    77218636                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                  20288168                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              519766885                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             60005613                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1049517                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          3547070                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts            24990485                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          497836652                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             56930468                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          9717203                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            454392342                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1304004                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1008368                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               9689910                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              4871404                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        56687                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads         2070501                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        25502                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         3365                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          929                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     22669059                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      9651983                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          3365                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect      1213224                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       9449702                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                335212690                       # num instructions consuming a value
system.cpu2.iew.wb_count                    450004628                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.816931                       # average fanout of values written-back
system.cpu2.iew.wb_producers                273845746                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.470433                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     450648324                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               525827882                       # number of integer regfile reads
system.cpu2.int_regfile_writes              339686071                       # number of integer regfile writes
system.cpu2.ipc                              0.332382                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.332382                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2097486      0.45%      0.45% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            344398826     74.21%     74.66% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                1266      0.00%     74.66% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   30      0.00%     74.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd           10070172      2.17%     76.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp           18284295      3.94%     80.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt            5375984      1.16%     81.93% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult           5032519      1.08%     83.01% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     83.01% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     83.01% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     83.01% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     83.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     83.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     83.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     83.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     83.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     83.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     83.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     83.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     83.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     83.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     83.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     83.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     83.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     83.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     83.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     83.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     83.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     83.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     83.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     83.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     83.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     83.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     83.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     83.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     83.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     83.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     83.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     83.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     83.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     83.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     83.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     83.01% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            58748196     12.66%     95.67% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite           19838579      4.27%     99.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead         262174      0.06%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             464109545                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses               39025475                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads           78050638                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses     38943783                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes          54177252                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    3264597                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.007034                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                2898227     88.78%     88.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     88.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     88.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                  148      0.00%     88.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                  152      0.00%     88.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    7      0.00%     88.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     88.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     88.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     88.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     88.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     88.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     88.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     88.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     88.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     88.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     88.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     88.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     88.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     88.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     88.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     88.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     88.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     88.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     88.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     88.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     88.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     88.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     88.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     88.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     88.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     88.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     88.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     88.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     88.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     88.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     88.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     88.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     88.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     88.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     88.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     88.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     88.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     88.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                345136     10.57%     99.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                20921      0.64%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             426251181                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        1811412084                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    411060845                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        622500666                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 494689662                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                464109545                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3146990                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined      178839547                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued          1805293                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           668                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     59274504                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    956173742                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.485382                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.003210                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          687320060     71.88%     71.88% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1          159602351     16.69%     88.57% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           67655977      7.08%     95.65% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           18920420      1.98%     97.63% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           10758470      1.13%     98.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            5872282      0.61%     99.37% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            3016680      0.32%     99.68% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7            2281406      0.24%     99.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             746096      0.08%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      956173742                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.485178                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          9469607                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         3205455                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            60005613                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores           24990485                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads               58817179                       # number of misc regfile reads
system.cpu2.misc_regfile_writes              29622272                       # number of misc regfile writes
system.cpu2.numCycles                       956575480                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    22268224                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              542878050                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            254296553                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents              11615027                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles               113124331                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                759185                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                19101                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            684433601                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             522138394                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          411940754                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                274597346                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1111044                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               9689910                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             15875921                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps               157644201                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups         72424652                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       612008949                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles          8184                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               296                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 26463941                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           293                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  1425808538                       # The number of ROB reads
system.cpu2.rob.rob_writes                 1022018877                       # The number of ROB writes
system.cpu2.timesIdled                          23120                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            86.273582                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               76714957                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            88920565                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect         16519423                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         86544110                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits           5791808                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups        5811572                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           19764                       # Number of indirect misses.
system.cpu3.branchPred.lookups              106867414                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        15029                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1048694                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          9527093                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  51816901                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1856671                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3146329                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts      177711689                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           315281954                       # Number of instructions committed
system.cpu3.commit.committedOps             316330710                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    925494173                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.341797                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.866838                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    748709244     80.90%     80.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     92661776     10.01%     90.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2     51241859      5.54%     96.45% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3     23133379      2.50%     98.95% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      4040146      0.44%     99.38% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      2983572      0.32%     99.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       219415      0.02%     99.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       648111      0.07%     99.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1856671      0.20%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    925494173                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                  29884444                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls             8612179                       # Number of function calls committed.
system.cpu3.commit.int_insts                299572726                       # Number of committed integer instructions.
system.cpu3.commit.loads                     36723329                       # Number of loads committed
system.cpu3.commit.membars                    2097407                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2097407      0.66%      0.66% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       232831329     73.60%     74.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult           1261      0.00%     74.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              30      0.00%     74.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd       8388608      2.65%     76.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp      12582912      3.98%     80.90% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt       4456448      1.41%     82.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult      4194304      1.33%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       37509869     11.86%     95.49% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite      14006370      4.43%     99.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead       262154      0.08%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        316330710                       # Class of committed instruction
system.cpu3.commit.refs                      51778411                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  315281954                       # Number of Instructions Simulated
system.cpu3.committedOps                    316330710                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.019369                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.019369                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            556628965                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred              6996015                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            67728880                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             536066796                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                95117764                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                281294275                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               9528365                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts             13923818                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              9025053                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                  106867414                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 73577540                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    851404810                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes              1118172                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                     600209600                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles               33041390                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.112261                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          83668904                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          82506765                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.630504                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         951594422                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.631843                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.110349                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               607107339     63.80%     63.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               207583348     21.81%     85.61% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                76625328      8.05%     93.67% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                30051808      3.16%     96.82% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                11097447      1.17%     97.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 8959795      0.94%     98.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                10134915      1.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    4499      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   29943      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           951594422                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                 66838102                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                20683314                       # number of floating regfile writes
system.cpu3.idleCycles                         358166                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts            10504650                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                74225328                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.473966                       # Inst execution rate
system.cpu3.iew.exec_refs                    76123022                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                  19906145                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              518315274                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             59052941                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1049541                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          3388767                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts            24477817                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          494034015                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             56216877                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          9501543                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            451192928                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                973110                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1039275                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               9528365                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              4333053                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        56409                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads         2039376                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        24081                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         3171                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1011                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     22329612                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      9422735                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          3171                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect      1127759                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       9376891                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                334512814                       # num instructions consuming a value
system.cpu3.iew.wb_count                    446842993                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.816762                       # average fanout of values written-back
system.cpu3.iew.wb_producers                273217513                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.469396                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     447479386                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               521728869                       # number of integer regfile reads
system.cpu3.int_regfile_writes              337816327                       # number of integer regfile writes
system.cpu3.ipc                              0.331195                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.331195                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2097487      0.46%      0.46% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            342119965     74.26%     74.72% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                1264      0.00%     74.72% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   30      0.00%     74.72% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd           10081851      2.19%     76.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp           18304054      3.97%     80.88% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt            5378674      1.17%     82.05% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult           5038455      1.09%     83.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     83.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     83.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     83.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     83.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     83.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     83.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     83.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     83.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     83.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     83.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     83.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     83.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     83.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     83.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     83.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     83.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     83.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     83.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     83.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     83.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     83.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     83.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     83.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     83.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     83.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     83.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     83.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     83.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     83.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     83.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     83.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     83.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     83.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     83.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     83.14% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            57975021     12.58%     95.72% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite           19435473      4.22%     99.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead         262179      0.06%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             460694471                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses               39065551                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads           78130782                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses     38987121                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes          54336154                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    3272262                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.007103                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                2911775     88.98%     88.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     88.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     88.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                  140      0.00%     88.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                  145      0.00%     88.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                   29      0.00%     88.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     88.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     88.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     88.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     88.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     88.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     88.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     88.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     88.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     88.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     88.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     88.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     88.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     88.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     88.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     88.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     88.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     88.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     88.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     88.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     88.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     88.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     88.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     88.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     88.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     88.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     88.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     88.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     88.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     88.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     88.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     88.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     88.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     88.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     88.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     88.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     88.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     88.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                339882     10.39%     99.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                20285      0.62%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             422803695                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        1799926214                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    407855872                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        617402793                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 490887018                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                460694471                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            3146997                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined      177703304                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued          1801370                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           668                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     58497017                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    951594422                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.484129                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.004228                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          685305394     72.02%     72.02% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1          157764382     16.58%     88.60% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           67118785      7.05%     95.65% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           18737257      1.97%     97.62% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4           10743186      1.13%     98.75% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            5845339      0.61%     99.36% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            3029906      0.32%     99.68% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            2299511      0.24%     99.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             750662      0.08%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      951594422                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.483947                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          9099664                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         3012777                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            59052941                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores           24477817                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads               58884041                       # number of misc regfile reads
system.cpu3.misc_regfile_writes              29622272                       # number of misc regfile writes
system.cpu3.numCycles                       951952588                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    26889248                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              542334918                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            252714471                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents              11929199                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles               112030270                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                694831                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                19497                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            679055334                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             517977762                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          409668758                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                271419043                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               1149094                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               9528365                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             16273969                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps               156954287                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups         72548514                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       606506820                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles          7857                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               310                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 26344224                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           308                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  1417679394                       # The number of ROB reads
system.cpu3.rob.rob_writes                 1014189094                       # The number of ROB writes
system.cpu3.timesIdled                          22878                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     14177451                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      28078517                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       924194                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       283562                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     16211318                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     13666851                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     32776856                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       13950413                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 489422889000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8068452                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8499195                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5401676                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              419                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            226                       # Transaction distribution
system.membus.trans_dist::ReadExReq           6108493                       # Transaction distribution
system.membus.trans_dist::ReadExResp          6108475                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8068452                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            55                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     42255443                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               42255443                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1451271808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1451271808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              587                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          14177645                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                14177645    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            14177645                       # Request fanout histogram
system.membus.respLayer1.occupancy        75877852250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             15.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         66177822250                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                 77                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           39                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    276186641.025641                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   1045416500.539780                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           39    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        98500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   6292477500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             39                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   478651610000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  10771279000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 489422889000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     74211414                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        74211414                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     74211414                       # number of overall hits
system.cpu2.icache.overall_hits::total       74211414                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        41486                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         41486                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        41486                       # number of overall misses
system.cpu2.icache.overall_misses::total        41486                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    741668999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    741668999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    741668999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    741668999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     74252900                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     74252900                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     74252900                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     74252900                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000559                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000559                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000559                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000559                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 17877.573133                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 17877.573133                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 17877.573133                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 17877.573133                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          224                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          112                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        34905                       # number of writebacks
system.cpu2.icache.writebacks::total            34905                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         6549                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         6549                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         6549                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         6549                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        34937                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        34937                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        34937                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        34937                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    609679000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    609679000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    609679000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    609679000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000471                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000471                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000471                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000471                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 17450.811461                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 17450.811461                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 17450.811461                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 17450.811461                       # average overall mshr miss latency
system.cpu2.icache.replacements                 34905                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     74211414                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       74211414                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        41486                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        41486                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    741668999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    741668999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     74252900                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     74252900                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000559                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000559                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 17877.573133                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 17877.573133                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         6549                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         6549                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        34937                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        34937                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    609679000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    609679000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000471                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000471                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 17450.811461                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 17450.811461                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 489422889000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.528902                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           74036361                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            34905                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2121.081822                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        363904000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.528902                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.985278                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.985278                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        148540737                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       148540737                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 489422889000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     58620939                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        58620939                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     58620939                       # number of overall hits
system.cpu2.dcache.overall_hits::total       58620939                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     10241822                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      10241822                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     10241822                       # number of overall misses
system.cpu2.dcache.overall_misses::total     10241822                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 701175206106                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 701175206106                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 701175206106                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 701175206106                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     68862761                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     68862761                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     68862761                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     68862761                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.148728                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.148728                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.148728                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.148728                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 68461.959806                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 68461.959806                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 68461.959806                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 68461.959806                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      3955272                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       585365                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            54846                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           5323                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    72.115961                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   109.969002                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      4002467                       # number of writebacks
system.cpu2.dcache.writebacks::total          4002467                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      7213260                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      7213260                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      7213260                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      7213260                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      3028562                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      3028562                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      3028562                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      3028562                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 248547135573                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 248547135573                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 248547135573                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 248547135573                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.043980                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.043980                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.043980                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.043980                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 82067.705919                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 82067.705919                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 82067.705919                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 82067.705919                       # average overall mshr miss latency
system.cpu2.dcache.replacements               4002467                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     45305092                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       45305092                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      9268003                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      9268003                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 595353148000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 595353148000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     54573095                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     54573095                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.169827                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.169827                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 64237.478991                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 64237.478991                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      6862444                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      6862444                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      2405559                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2405559                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 177453064500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 177453064500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.044080                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.044080                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 73767.911949                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 73767.911949                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data     13315847                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      13315847                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       973819                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       973819                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 105822058106                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 105822058106                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data     14289666                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     14289666                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.068148                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.068148                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 108667.070684                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 108667.070684                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       350816                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       350816                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       623003                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       623003                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  71094071073                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  71094071073                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.043598                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.043598                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 114115.134394                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 114115.134394                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          139                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          139                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           49                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           49                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data       879000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       879000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.260638                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.260638                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 17938.775510                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 17938.775510                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           28                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           28                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           21                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           21                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       162500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       162500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.111702                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.111702                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  7738.095238                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7738.095238                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           72                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           72                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data           61                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           61                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       412500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       412500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          133                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          133                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.458647                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.458647                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6762.295082                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6762.295082                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data           59                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           59                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       361500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       361500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.443609                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.443609                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6127.118644                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6127.118644                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       173500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       173500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       165500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       165500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data        15264                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total          15264                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data      1033430                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total      1033430                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data 109074023500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total 109074023500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1048694                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1048694                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.985445                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.985445                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 105545.632989                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 105545.632989                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data      1033430                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total      1033430                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data 108040593500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total 108040593500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.985445                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.985445                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 104545.632989                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 104545.632989                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 489422889000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.621944                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           62698023                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          4061909                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.435605                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        363915500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.621944                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.988186                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.988186                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        143885492                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       143885492                       # Number of data accesses
system.cpu3.numPwrStateTransitions                 81                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           41                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    318930414.634146                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   1187874231.504797                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           41    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        51500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   6292707500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             41                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   476346742000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  13076147000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 489422889000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     73536740                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        73536740                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     73536740                       # number of overall hits
system.cpu3.icache.overall_hits::total       73536740                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        40800                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         40800                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        40800                       # number of overall misses
system.cpu3.icache.overall_misses::total        40800                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    685074999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    685074999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    685074999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    685074999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     73577540                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     73577540                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     73577540                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     73577540                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000555                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000555                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000555                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000555                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 16791.053897                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 16791.053897                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 16791.053897                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 16791.053897                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          215                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    71.666667                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        34653                       # number of writebacks
system.cpu3.icache.writebacks::total            34653                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         6115                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         6115                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         6115                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         6115                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        34685                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        34685                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        34685                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        34685                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    572499999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    572499999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    572499999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    572499999                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000471                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000471                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000471                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000471                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 16505.694075                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 16505.694075                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 16505.694075                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 16505.694075                       # average overall mshr miss latency
system.cpu3.icache.replacements                 34653                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     73536740                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       73536740                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        40800                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        40800                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    685074999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    685074999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     73577540                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     73577540                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000555                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000555                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 16791.053897                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 16791.053897                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         6115                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         6115                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        34685                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        34685                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    572499999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    572499999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000471                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000471                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 16505.694075                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 16505.694075                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 489422889000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.528562                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           73346568                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            34653                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          2116.600814                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        370483000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.528562                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.985268                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.985268                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        147189765                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       147189765                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 489422889000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     57733001                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        57733001                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     57733001                       # number of overall hits
system.cpu3.dcache.overall_hits::total       57733001                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     10164340                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      10164340                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     10164340                       # number of overall misses
system.cpu3.dcache.overall_misses::total     10164340                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 700771045167                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 700771045167                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 700771045167                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 700771045167                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     67897341                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     67897341                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     67897341                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     67897341                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.149702                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.149702                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.149702                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.149702                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 68944.077546                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 68944.077546                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 68944.077546                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 68944.077546                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      3866887                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       759830                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            52624                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           6973                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    73.481434                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   108.967446                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      3983463                       # number of writebacks
system.cpu3.dcache.writebacks::total          3983463                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      7154203                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      7154203                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      7154203                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      7154203                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      3010137                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      3010137                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      3010137                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      3010137                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 248599557809                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 248599557809                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 248599557809                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 248599557809                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.044334                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.044334                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.044334                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.044334                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 82587.456255                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 82587.456255                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 82587.456255                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 82587.456255                       # average overall mshr miss latency
system.cpu3.dcache.replacements               3983463                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     44684425                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       44684425                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      9206676                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      9206676                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 595866501500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 595866501500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     53891101                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     53891101                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.170839                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.170839                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 64721.132958                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 64721.132958                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      6817014                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      6817014                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      2389662                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2389662                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 177608549000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 177608549000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.044342                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.044342                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 74323.711470                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 74323.711470                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data     13048576                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      13048576                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       957664                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       957664                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 104904543667                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 104904543667                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data     14006240                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     14006240                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.068374                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.068374                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 109542.118809                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 109542.118809                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       337189                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       337189                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       620475                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       620475                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  70991008809                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  70991008809                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.044300                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.044300                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 114413.971246                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 114413.971246                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          144                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          144                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data           48                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           48                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data       587500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total       587500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          192                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          192                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 12239.583333                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 12239.583333                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           29                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           29                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           19                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           19                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       101000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       101000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.098958                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.098958                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  5315.789474                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5315.789474                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data           75                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           75                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data           65                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           65                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       345000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       345000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          140                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          140                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.464286                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.464286                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  5307.692308                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5307.692308                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data           62                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           62                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       289000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       289000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.442857                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.442857                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  4661.290323                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4661.290323                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       103500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       103500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data        97500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        97500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data        15465                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total          15465                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data      1033229                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total      1033229                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data 109094268000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total 109094268000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1048694                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1048694                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.985253                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.985253                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 105585.758820                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 105585.758820                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data      1033229                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total      1033229                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data 108061039000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total 108061039000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.985253                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.985253                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 104585.758820                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 104585.758820                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 489422889000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.654508                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           61791840                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          4043267                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            15.282651                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        370494500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.654508                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.989203                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.989203                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        141936027                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       141936027                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 20                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       380865350                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1124619987.850218                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        49500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3579896000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   485614235500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3808653500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 489422889000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     74542792                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        74542792                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     74542792                       # number of overall hits
system.cpu0.icache.overall_hits::total       74542792                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        50241                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         50241                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        50241                       # number of overall misses
system.cpu0.icache.overall_misses::total        50241                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1277539996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1277539996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1277539996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1277539996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     74593033                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     74593033                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     74593033                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     74593033                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000674                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000674                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000674                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000674                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 25428.235823                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 25428.235823                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 25428.235823                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 25428.235823                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3002                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               58                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    51.758621                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        43074                       # number of writebacks
system.cpu0.icache.writebacks::total            43074                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7133                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7133                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7133                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7133                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        43108                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        43108                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        43108                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        43108                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1115239498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1115239498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1115239498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1115239498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000578                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000578                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000578                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000578                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 25870.824395                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 25870.824395                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 25870.824395                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 25870.824395                       # average overall mshr miss latency
system.cpu0.icache.replacements                 43074                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     74542792                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       74542792                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        50241                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        50241                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1277539996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1277539996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     74593033                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     74593033                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000674                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000674                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 25428.235823                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 25428.235823                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7133                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7133                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        43108                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        43108                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1115239498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1115239498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000578                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000578                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 25870.824395                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 25870.824395                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 489422889000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999874                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           74513616                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            43074                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1729.897757                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999874                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999996                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        149229172                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       149229172                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 489422889000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     59128112                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        59128112                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     59128112                       # number of overall hits
system.cpu0.dcache.overall_hits::total       59128112                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     10737561                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      10737561                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     10737561                       # number of overall misses
system.cpu0.dcache.overall_misses::total     10737561                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 743822877993                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 743822877993                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 743822877993                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 743822877993                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     69865673                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     69865673                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     69865673                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     69865673                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.153689                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.153689                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.153689                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.153689                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 69272.982756                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 69272.982756                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 69272.982756                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 69272.982756                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4822150                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       799791                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            70849                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           7268                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    68.062358                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   110.042790                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      4121809                       # number of writebacks
system.cpu0.dcache.writebacks::total          4121809                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      7589671                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7589671                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      7589671                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7589671                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      3147890                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      3147890                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      3147890                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      3147890                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 261317463014                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 261317463014                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 261317463014                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 261317463014                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.045056                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.045056                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.045056                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.045056                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 83013.530655                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 83013.530655                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 83013.530655                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 83013.530655                       # average overall mshr miss latency
system.cpu0.dcache.replacements               4121809                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     45176948                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       45176948                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      9622219                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      9622219                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 628465512500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 628465512500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     54799167                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     54799167                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.175591                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.175591                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 65313.989684                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 65313.989684                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7115710                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7115710                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      2506509                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2506509                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 188752210000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 188752210000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.045740                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.045740                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 75304.820370                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 75304.820370                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     13951164                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      13951164                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1115342                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1115342                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 115357365493                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 115357365493                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     15066506                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     15066506                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.074028                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.074028                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 103427.796580                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 103427.796580                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       473961                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       473961                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       641381                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       641381                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  72565253014                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  72565253014                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.042570                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.042570                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 113139.074924                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 113139.074924                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          286                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          286                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           67                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           67                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      1568000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1568000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          353                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          353                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.189802                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.189802                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 23402.985075                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 23402.985075                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data           49                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           49                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       692500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       692500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.050992                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.050992                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 38472.222222                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 38472.222222                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          244                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          244                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data           67                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           67                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       441000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       441000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          311                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          311                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.215434                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.215434                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6582.089552                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6582.089552                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data           67                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           67                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       374000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       374000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.215434                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.215434                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5582.089552                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5582.089552                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        15299                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          15299                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1033586                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1033586                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 109140277500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 109140277500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1048885                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1048885                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.985414                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.985414                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 105593.803999                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 105593.803999                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1033586                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1033586                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 108106691500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 108106691500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.985414                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.985414                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 104593.803999                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 104593.803999                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 489422889000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.774018                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           63325284                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          4181307                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.144854                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.774018                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.992938                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992938                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        146011782                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       146011782                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 489422889000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               35557                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              479296                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               33113                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              480921                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               33109                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              496832                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               33262                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              484351                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2076441                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              35557                       # number of overall hits
system.l2.overall_hits::.cpu0.data             479296                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              33113                       # number of overall hits
system.l2.overall_hits::.cpu1.data             480921                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              33109                       # number of overall hits
system.l2.overall_hits::.cpu2.data             496832                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              33262                       # number of overall hits
system.l2.overall_hits::.cpu3.data             484351                       # number of overall hits
system.l2.overall_hits::total                 2076441                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              7550                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3642090                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1449                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3533289                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1828                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           3505312                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1423                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           3499531                       # number of demand (read+write) misses
system.l2.demand_misses::total               14192472                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             7550                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3642090                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1449                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3533289                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1828                       # number of overall misses
system.l2.overall_misses::.cpu2.data          3505312                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1423                       # number of overall misses
system.l2.overall_misses::.cpu3.data          3499531                       # number of overall misses
system.l2.overall_misses::total              14192472                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    641746000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 357270498496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    139185000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 347100133497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    175659000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 344487506496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    136361500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 344729172996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1394680262985                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    641746000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 357270498496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    139185000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 347100133497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    175659000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 344487506496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    136361500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 344729172996                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1394680262985                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           43107                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         4121386                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           34562                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         4014210                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           34937                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         4002144                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           34685                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         3983882                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             16268913                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          43107                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        4121386                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          34562                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        4014210                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          34937                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        4002144                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          34685                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        3983882                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            16268913                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.175146                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.883705                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.041925                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.880195                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.052323                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.875859                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.041026                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.878422                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.872368                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.175146                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.883705                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.041925                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.880195                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.052323                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.875859                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.041026                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.878422                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.872368                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84999.470199                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98094.912124                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 96055.900621                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 98237.119437                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 96093.544858                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 98275.847199                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 95826.774420                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 98507.249399                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98269.016348                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84999.470199                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98094.912124                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 96055.900621                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 98237.119437                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 96093.544858                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 98275.847199                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 95826.774420                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 98507.249399                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98269.016348                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             8499195                       # number of writebacks
system.l2.writebacks::total                   8499195                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           3763                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            129                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           3871                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            155                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           3713                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            118                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           3773                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               15542                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          3763                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           129                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          3871                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           155                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          3713                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           118                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          3773                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              15542                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         7530                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3638327                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1320                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3529418                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1673                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      3501599                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1305                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      3495758                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          14176930                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         7530                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3638327                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1320                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3529418                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1673                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      3501599                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1305                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      3495758                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         14176930                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    565202500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 320668780499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    116461500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 311580909999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    147992000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 309248685997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    115113500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 309551533997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1251994679992                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    565202500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 320668780499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    116461500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 311580909999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    147992000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 309248685997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    115113500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 309551533997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1251994679992                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.174682                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.882792                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.038192                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.879231                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.047886                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.874931                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.037624                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.877475                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.871412                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.174682                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.882792                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.038192                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.879231                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.047886                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.874931                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.037624                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.877475                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.871412                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75060.092961                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88136.327631                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 88228.409091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 88281.101870                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 88459.055589                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 88316.419441                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 88209.578544                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 88550.618778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88312.115528                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75060.092961                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88136.327631                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 88228.409091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 88281.101870                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 88459.055589                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 88316.419441                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 88209.578544                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 88550.618778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88312.115528                       # average overall mshr miss latency
system.l2.replacements                       27844524                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      9763131                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9763131                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      9763131                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9763131                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      5885731                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          5885731                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      5885731                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      5885731                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   15                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 52                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       122000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       122000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               67                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.909091                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.695652                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.727273                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.727273                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.776119                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         6100                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2346.153846                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            52                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       403500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       331500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       164000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       159500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1058500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.909091                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.695652                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.727273                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.727273                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.776119                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20175                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20718.750000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 19937.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20355.769231                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.625000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.727273                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.647059                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           22                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        98500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       162000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       123500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data        59500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       443500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.625000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.727273                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.647059                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19700                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20583.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20159.090909                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            76544                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            72877                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            73483                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            73386                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                296290                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1539174                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1524676                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data        1523431                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data        1521196                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             6108477                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 176879831999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 175637777499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 175466687000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data 175399973999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  703384270497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1615718                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1597553                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data      1596914                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data      1594582                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6404767                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.952625                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.954382                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.953984                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.953978                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.953739                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 114918.671962                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 115196.787710                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 115178.624434                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 115303.993699                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 115148.877617                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data      1539174                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1524676                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data      1523431                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data      1521196                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        6108477                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 161488091500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 160391017000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data 160232376501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data 160188013500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 642299498501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.952625                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.954382                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.953984                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.953978                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.953739                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 104918.671638                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 105196.787383                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 105178.624106                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 105303.993371                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 105148.877290                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         35557                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         33113                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         33109                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         33262                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             135041                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         7550                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1449                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1828                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1423                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12250                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    641746000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    139185000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    175659000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    136361500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1092951500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        43107                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        34562                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        34937                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        34685                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         147291                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.175146                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.041925                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.052323                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.041026                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.083169                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84999.470199                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 96055.900621                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 96093.544858                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 95826.774420                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89220.530612                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           20                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          129                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          155                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          118                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           422                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         7530                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1320                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1673                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1305                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        11828                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    565202500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    116461500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    147992000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    115113500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    944769500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.174682                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.038192                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.047886                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.037624                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.080304                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75060.092961                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 88228.409091                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 88459.055589                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 88209.578544                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79875.676361                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       402752                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       408044                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       423349                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       410965                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1645110                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      2102916                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      2008613                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      1981881                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      1978335                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         8071745                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 180390666497                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 171462355998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 169020819496                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 169329198997                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 690203040988                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      2505668                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2416657                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      2405230                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      2389300                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9716855                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.839264                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.831154                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.823988                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.827998                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.830695                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 85781.204050                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 85363.559829                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 85283.031371                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 85591.772373                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85508.528947                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         3763                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         3871                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         3713                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         3773                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        15120                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      2099153                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      2004742                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      1978168                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      1974562                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      8056625                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 159180688999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 151189892999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 149016309496                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 149363520497                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 608750411991                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.837762                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.829552                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.822444                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.826419                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.829139                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 75830.913230                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 75416.134844                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 75330.462072                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 75643.874691                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75558.985554                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           17                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           13                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           12                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           13                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              55                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           19                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           13                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           12                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           13                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            57                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.894737                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.964912                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           17                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           55                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       332000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       263000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       236000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       255000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1086000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.894737                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.964912                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19529.411765                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20230.769231                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19666.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19615.384615                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19745.454545                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 489422889000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999805                       # Cycle average of tags in use
system.l2.tags.total_refs                    31842955                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  27844526                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.143598                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.096740                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.077620                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.605505                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.091866                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.131237                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.133004                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        7.537756                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.100960                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        7.225117                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.532762                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001213                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.118836                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.111426                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.002078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.117777                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001577                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.112892                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 283188054                       # Number of tag accesses
system.l2.tags.data_accesses                283188054                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 489422889000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        481856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     232852800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         84480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     225882752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        107072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     224102336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         83520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     223728512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          907323328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       481856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        84480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       107072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        83520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        756928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    543948480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       543948480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           7529                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3638325                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1320                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3529418                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1673                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        3501599                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1305                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        3495758                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            14176927                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      8499195                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8499195                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           984539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        475770147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           172611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        461528786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           218772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        457891000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           170650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        457127194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1853863700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       984539                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       172611                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       218772                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       170650                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1546573                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1111407930                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1111407930                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1111407930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          984539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       475770147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          172611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       461528786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          218772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       457891000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          170650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       457127194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2965271630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   8484331.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      7529.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3414605.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1320.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3290471.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1673.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   3248851.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1305.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   3261627.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006840038750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       522336                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       522336                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            29654119                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            7987895                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    14176927                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8499195                       # Number of write requests accepted
system.mem_ctrls.readBursts                  14176927                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8499195                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 949546                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 14864                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            506711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            437134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            449583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1090416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            873204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            467876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            708601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            757490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1366765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1140380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1283807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           960098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1174086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           883211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           593536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           534483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            404258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            366847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            355184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            656076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            575726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            421577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            420113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            451410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            696100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            714411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           741292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           581059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           715852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           572696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           416199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           395503                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.43                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 425187995500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                66136905000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            673201389250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32144.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50894.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6255670                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4576723                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 47.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              14176927                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8499195                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4541014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3880818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2641966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1427039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  397164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  144744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   64154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   37180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   27669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   23738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  18131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  11352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   5825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   3495                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  40696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  48049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 126723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 235773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 391449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 536411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 606695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 628969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 619328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 604854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 599673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 608419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 588101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 590600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 572295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 547454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 537225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 538020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  17243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     10879278                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    127.723964                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    88.207011                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   186.733959                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      8168771     75.09%     75.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1701362     15.64%     90.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       354972      3.26%     93.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       134883      1.24%     95.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        72753      0.67%     95.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        51286      0.47%     96.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        40992      0.38%     96.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        34770      0.32%     97.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       319489      2.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     10879278                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       522336                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.323300                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    183.637494                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       522335    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        522336                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       522336                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.242999                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.225893                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.785748                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           469094     89.81%     89.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7255      1.39%     91.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            26277      5.03%     96.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            13950      2.67%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             4265      0.82%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1054      0.20%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              306      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               90      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               21      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        522336                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              846552384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                60770944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               542995392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               907323328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            543948480                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1729.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1109.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1853.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1111.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  489422785500                       # Total gap between requests
system.mem_ctrls.avgGap                      21583.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       481856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    218534720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        84480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    210590144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       107072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    207926464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        83520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    208744128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    542995392                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 984539.159957433003                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 446515119.974292814732                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 172611.461169320159                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 430282581.246419787407                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 218771.950406267162                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 424840089.569247722626                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 170649.967292396090                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 426510759.287353217602                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1109460558.964580774307                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         7529                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3638325                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1320                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3529418                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1673                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      3501599                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1305                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      3495758                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      8499195                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    253478000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 171939177000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     60844250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 167520811250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     77397750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 166467997750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     60138000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 166821545250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12365040727250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33666.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47257.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     46094.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     47464.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     46262.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     47540.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     46082.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     47721.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1454848.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    49.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          41225774520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          21911999835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         56665653240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        25228844640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      38634426480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     220609549860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2161926720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       406438175295                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        830.443742                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3713469750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  16342820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 469366599250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          36452363220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          19374860175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         37777847100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        19059217020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      38634426480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     219051682290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3473815200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       373824211485                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        763.806148                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6858411250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  16342820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 466221657750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                 73                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           37                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    224380486.486486                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   1034683951.860673                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           37    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        33500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   6292364000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             37                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   481120811000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8302078000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 489422889000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     75030619                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        75030619                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     75030619                       # number of overall hits
system.cpu1.icache.overall_hits::total       75030619                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        40644                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         40644                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        40644                       # number of overall misses
system.cpu1.icache.overall_misses::total        40644                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    684341000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    684341000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    684341000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    684341000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     75071263                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     75071263                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     75071263                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     75071263                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000541                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000541                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000541                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000541                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 16837.442181                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16837.442181                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 16837.442181                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16837.442181                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          148                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          148                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        34530                       # number of writebacks
system.cpu1.icache.writebacks::total            34530                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         6082                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         6082                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         6082                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         6082                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        34562                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        34562                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        34562                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        34562                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    571949000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    571949000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    571949000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    571949000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000460                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000460                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000460                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000460                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 16548.492564                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 16548.492564                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 16548.492564                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 16548.492564                       # average overall mshr miss latency
system.cpu1.icache.replacements                 34530                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     75030619                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       75030619                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        40644                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        40644                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    684341000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    684341000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     75071263                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     75071263                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000541                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000541                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 16837.442181                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16837.442181                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         6082                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         6082                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        34562                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        34562                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    571949000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    571949000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000460                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000460                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 16548.492564                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 16548.492564                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 489422889000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.529279                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           74857829                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            34530                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2167.907008                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        357046000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.529279                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.985290                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.985290                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        150177088                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       150177088                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 489422889000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     59145861                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        59145861                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     59145861                       # number of overall hits
system.cpu1.dcache.overall_hits::total       59145861                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     10306145                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      10306145                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     10306145                       # number of overall misses
system.cpu1.dcache.overall_misses::total     10306145                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 708532106041                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 708532106041                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 708532106041                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 708532106041                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     69452006                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     69452006                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     69452006                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     69452006                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.148392                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.148392                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.148392                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.148392                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 68748.509364                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 68748.509364                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 68748.509364                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 68748.509364                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3960496                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       599745                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            53868                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           5363                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    73.522240                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   111.830132                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      4014025                       # number of writebacks
system.cpu1.dcache.writebacks::total          4014025                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7266051                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7266051                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7266051                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7266051                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      3040094                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      3040094                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      3040094                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      3040094                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 250861342821                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 250861342821                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 250861342821                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 250861342821                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043773                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043773                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043773                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043773                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 82517.627028                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 82517.627028                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 82517.627028                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 82517.627028                       # average overall mshr miss latency
system.cpu1.dcache.replacements               4014025                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     45694803                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       45694803                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      9338789                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      9338789                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 603500291500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 603500291500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     55033592                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     55033592                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.169693                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.169693                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 64622.971083                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 64622.971083                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      6921824                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6921824                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2416965                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2416965                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 179750582000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 179750582000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.043918                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.043918                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 74370.370278                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 74370.370278                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     13451058                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      13451058                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       967356                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       967356                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 105031814541                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 105031814541                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     14418414                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     14418414                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.067092                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.067092                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 108576.175204                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 108576.175204                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       344227                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       344227                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       623129                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       623129                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  71110760821                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  71110760821                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.043218                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.043218                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 114118.843483                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 114118.843483                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          138                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          138                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           50                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           50                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data       844500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       844500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.265957                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.265957                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data        16890                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        16890                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           33                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           33                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           17                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       131500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       131500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.090426                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.090426                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  7735.294118                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7735.294118                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data           74                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           74                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           69                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           69                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       520000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       520000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          143                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          143                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.482517                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.482517                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7536.231884                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7536.231884                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           67                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           67                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       456000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       456000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.468531                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.468531                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6805.970149                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6805.970149                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        47000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        47000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        44000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        44000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data        15160                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total          15160                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1033528                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1033528                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 109213748000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 109213748000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1048688                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1048688                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.985544                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.985544                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 105670.816853                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 105670.816853                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1033527                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1033527                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 108180220000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 108180220000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.985543                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.985543                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 104670.918128                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 104670.918128                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 489422889000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.586207                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           63234626                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          4073519                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.523341                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        357057500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.586207                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.987069                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.987069                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        145075598                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       145075598                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 489422889000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           9865113                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     18262326                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      6505623                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        19345329                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             432                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           238                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            670                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           17                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           17                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6642222                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6642222                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        147291                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9717823                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           57                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           57                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       129287                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     12424756                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       103654                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     12101950                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       104779                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     12066679                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       104023                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     12010776                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              49045904                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      5515520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    527561152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4421888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    513804608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      4469888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    512292800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      4437632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    509907136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2082410624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        28083533                       # Total snoops (count)
system.tol2bus.snoopTraffic                 559208640                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         44352617                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.355532                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.540825                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               29535514     66.59%     66.59% # Request fanout histogram
system.tol2bus.snoop_fanout::1               14237543     32.10%     98.69% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 288834      0.65%     99.34% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 209345      0.47%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  81381      0.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           44352617                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        32657195473                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        6098049745                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          52512254                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        6070001919                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          52117795                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6277247152                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          64697421                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        6115534634                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          51947246                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
