<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sat Jan 11 00:21:11 2025" VIVADOVERSION="2023.1">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z007s" NAME="simpleRisc" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="reset" SIGIS="undef" SIGNAME="External_Ports_reset">
      <CONNECTIONS>
        <CONNECTION INSTANCE="PC_0" PORT="reset"/>
        <CONNECTION INSTANCE="Decode_0" PORT="reset"/>
        <CONNECTION INSTANCE="opLatch_0" PORT="reset"/>
        <CONNECTION INSTANCE="execLatch_0" PORT="reset"/>
        <CONNECTION INSTANCE="writeBackLatch_0" PORT="reset"/>
        <CONNECTION INSTANCE="RegFile_0" PORT="reset"/>
        <CONNECTION INSTANCE="ROMRAM_0" PORT="reset"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="4" NAME="rd" RIGHT="0" SIGIS="undef" SIGNAME="writeBackLatch_0_rd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="writeBackLatch_0" PORT="rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regWrite" SIGIS="undef" SIGNAME="writeBackLatch_0_regWrite">
      <CONNECTIONS>
        <CONNECTION INSTANCE="writeBackLatch_0" PORT="regWrite"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="dataToReg" RIGHT="0" SIGIS="undef" SIGNAME="writeBackLatch_0_dataToReg">
      <CONNECTIONS>
        <CONNECTION INSTANCE="writeBackLatch_0" PORT="dataToReg"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="toEdge01" RIGHT="0" SIGIS="undef" SIGNAME="RegFile_0_toEdge">
      <CONNECTIONS>
        <CONNECTION INSTANCE="RegFile_0" PORT="toEdge"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="1000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="PC_0" PORT="clk"/>
        <CONNECTION INSTANCE="Decode_0" PORT="clk"/>
        <CONNECTION INSTANCE="opLatch_0" PORT="clk"/>
        <CONNECTION INSTANCE="execLatch_0" PORT="clk"/>
        <CONNECTION INSTANCE="writeBackLatch_0" PORT="clk"/>
        <CONNECTION INSTANCE="RegFile_0" PORT="clk"/>
        <CONNECTION INSTANCE="ROMRAM_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/Decode_0" HWVERSION="1.0" INSTANCE="Decode_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Decode" VLNV="xilinx.com:module_ref:Decode:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="R_TYPE" VALUE="&quot;0110011&quot;"/>
        <PARAMETER NAME="I_TYPE" VALUE="&quot;0010011&quot;"/>
        <PARAMETER NAME="LOAD" VALUE="&quot;0000011&quot;"/>
        <PARAMETER NAME="STORE" VALUE="&quot;0100011&quot;"/>
        <PARAMETER NAME="BRANCH" VALUE="&quot;1100011&quot;"/>
        <PARAMETER NAME="JAL" VALUE="&quot;1101111&quot;"/>
        <PARAMETER NAME="JALR" VALUE="&quot;1100111&quot;"/>
        <PARAMETER NAME="LUI" VALUE="&quot;0110111&quot;"/>
        <PARAMETER NAME="AUIPC" VALUE="&quot;0010111&quot;"/>
        <PARAMETER NAME="FENCE" VALUE="&quot;0001111&quot;"/>
        <PARAMETER NAME="SYSTEM" VALUE="&quot;1110011&quot;"/>
        <PARAMETER NAME="ADD_SUB" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="XOR_OP" VALUE="&quot;100&quot;"/>
        <PARAMETER NAME="OR_OP" VALUE="&quot;110&quot;"/>
        <PARAMETER NAME="AND_OP" VALUE="&quot;111&quot;"/>
        <PARAMETER NAME="SLL_OP" VALUE="&quot;001&quot;"/>
        <PARAMETER NAME="SR_OP" VALUE="&quot;101&quot;"/>
        <PARAMETER NAME="SLT_OP" VALUE="&quot;010&quot;"/>
        <PARAMETER NAME="SLTU_OP" VALUE="&quot;011&quot;"/>
        <PARAMETER NAME="ADD" VALUE="&quot;0000&quot;"/>
        <PARAMETER NAME="SUB" VALUE="&quot;0001&quot;"/>
        <PARAMETER NAME="AND" VALUE="&quot;0010&quot;"/>
        <PARAMETER NAME="OR" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="XOR" VALUE="&quot;0100&quot;"/>
        <PARAMETER NAME="SLL" VALUE="&quot;0101&quot;"/>
        <PARAMETER NAME="SRL" VALUE="&quot;0110&quot;"/>
        <PARAMETER NAME="SRA" VALUE="&quot;0111&quot;"/>
        <PARAMETER NAME="SLT" VALUE="&quot;1000&quot;"/>
        <PARAMETER NAME="SLTU" VALUE="&quot;1001&quot;"/>
        <PARAMETER NAME="BEQ" VALUE="&quot;1010&quot;"/>
        <PARAMETER NAME="BNE" VALUE="&quot;1011&quot;"/>
        <PARAMETER NAME="BLT" VALUE="&quot;1100&quot;"/>
        <PARAMETER NAME="BGE" VALUE="&quot;1101&quot;"/>
        <PARAMETER NAME="BLTU" VALUE="&quot;1110&quot;"/>
        <PARAMETER NAME="BGEU" VALUE="&quot;1111&quot;"/>
        <PARAMETER NAME="MEM_DISABLE" VALUE="&quot;00&quot;"/>
        <PARAMETER NAME="MEM_READ_SEXT" VALUE="&quot;01&quot;"/>
        <PARAMETER NAME="MEM_READ_ZEXT" VALUE="&quot;10&quot;"/>
        <PARAMETER NAME="MEM_WRITE" VALUE="&quot;11&quot;"/>
        <PARAMETER NAME="BYTE" VALUE="&quot;00&quot;"/>
        <PARAMETER NAME="HALFWORD" VALUE="&quot;01&quot;"/>
        <PARAMETER NAME="WORD" VALUE="&quot;10&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="simpleRisc_Decode_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="1000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="stall" SIGIS="undef" SIGNAME="Not_0_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Not_0" PORT="out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="instruction" RIGHT="0" SIGIS="undef" SIGNAME="ROMRAM_0_doutA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ROMRAM_0" PORT="doutA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="pc_in" RIGHT="0" SIGIS="undef" SIGNAME="ROMRAM_0_addrAOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ROMRAM_0" PORT="addrAOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="rs1" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_rs1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegFile_0" PORT="ra1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="rs2" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_rs2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegFile_0" PORT="ra2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="rd" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="opLatch_0" PORT="rdIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="imm" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_imm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="opLatch_0" PORT="immIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="aluOp" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_aluOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="opLatch_0" PORT="aluOpIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="selA" SIGIS="undef" SIGNAME="Decode_0_selA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="opLatch_0" PORT="selAIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="selB" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_selB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="opLatch_0" PORT="selBIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aluToReg" SIGIS="undef" SIGNAME="Decode_0_aluToReg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="opLatch_0" PORT="aluToRegIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="memOp" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_memOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="opLatch_0" PORT="memOpIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="memSize" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_memSize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="opLatch_0" PORT="memSizeIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="branch" SIGIS="undef"/>
        <PORT DIR="O" NAME="jal" SIGIS="undef"/>
        <PORT DIR="O" NAME="jalr" SIGIS="undef"/>
        <PORT DIR="O" NAME="regWriteCollision" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="pc" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="opLatch_0" PORT="pcIn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Not_0" HWVERSION="1.0" INSTANCE="Not_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Not" VLNV="xilinx.com:module_ref:Not:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="simpleRisc_Not_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="in" SIGIS="undef" SIGNAME="ROMRAM_0_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ROMRAM_0" PORT="ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out" SIGIS="undef" SIGNAME="Not_0_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PC_0" PORT="stall"/>
            <CONNECTION INSTANCE="Decode_0" PORT="stall"/>
            <CONNECTION INSTANCE="opLatch_0" PORT="stall"/>
            <CONNECTION INSTANCE="execLatch_0" PORT="stall"/>
            <CONNECTION INSTANCE="writeBackLatch_0" PORT="stall"/>
            <CONNECTION INSTANCE="RegFile_0" PORT="stall"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/PC_0" HWVERSION="1.0" INSTANCE="PC_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="PC" VLNV="xilinx.com:module_ref:PC:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="simpleRisc_PC_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="1000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="stall" SIGIS="undef" SIGNAME="Not_0_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Not_0" PORT="out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="pc" RIGHT="0" SIGIS="undef" SIGNAME="PC_0_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ROMRAM_0" PORT="instrAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ena" SIGIS="undef" SIGNAME="PC_0_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ROMRAM_0" PORT="enA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ROMRAM_0" HWVERSION="1.0" INSTANCE="ROMRAM_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ROMRAM" VLNV="xilinx.com:module_ref:ROMRAM:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="simpleRisc_ROMRAM_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="addrAOut" RIGHT="0" SIGIS="undef" SIGNAME="ROMRAM_0_addrAOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decode_0" PORT="pc_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="addrBOut" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="alu" RIGHT="0" SIGIS="undef" SIGNAME="execLatch_0_alu">
          <CONNECTIONS>
            <CONNECTION INSTANCE="execLatch_0" PORT="alu"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="busErr" SIGIS="undef"/>
        <PORT CLKFREQUENCY="1000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="execLatch_0_rs2Val">
          <CONNECTIONS>
            <CONNECTION INSTANCE="execLatch_0" PORT="rs2Val"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="doutA" RIGHT="0" SIGIS="undef" SIGNAME="ROMRAM_0_doutA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decode_0" PORT="instruction"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="doutB" RIGHT="0" SIGIS="undef" SIGNAME="ROMRAM_0_doutB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bypassMux_0" PORT="execMemVal"/>
            <CONNECTION INSTANCE="writeBackLatch_0" PORT="memIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enA" SIGIS="undef" SIGNAME="PC_0_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PC_0" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="instrAddr" RIGHT="0" SIGIS="undef" SIGNAME="PC_0_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PC_0" PORT="pc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="memOp" RIGHT="0" SIGIS="undef" SIGNAME="execLatch_0_memOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="execLatch_0" PORT="memOp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="memSize" RIGHT="0" SIGIS="undef" SIGNAME="execLatch_0_memSize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="execLatch_0" PORT="memSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="readValidA" SIGIS="undef"/>
        <PORT DIR="O" NAME="readValidB" SIGIS="undef" SIGNAME="ROMRAM_0_readValidB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="writeBackLatch_0" PORT="readValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ready" SIGIS="undef" SIGNAME="ROMRAM_0_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Not_0" PORT="in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/RegFile_0" HWVERSION="1.0" INSTANCE="RegFile_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="RegFile" VLNV="xilinx.com:module_ref:RegFile:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="simpleRisc_RegFile_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="1000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="stall" SIGIS="undef" SIGNAME="Not_0_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Not_0" PORT="out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we" SIGIS="undef" SIGNAME="writeBackLatch_0_regWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="writeBackLatch_0" PORT="regWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ra1" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_rs1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decode_0" PORT="rs1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ra2" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_rs2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decode_0" PORT="rs2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="wa" RIGHT="0" SIGIS="undef" SIGNAME="writeBackLatch_0_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="writeBackLatch_0" PORT="rd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="wd" RIGHT="0" SIGIS="undef" SIGNAME="writeBackLatch_0_dataToReg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="writeBackLatch_0" PORT="dataToReg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="rd1" RIGHT="0" SIGIS="undef" SIGNAME="RegFile_0_rd1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bypassMux_0" PORT="r1RegVal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="rd2" RIGHT="0" SIGIS="undef" SIGNAME="RegFile_0_rd2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bypassMux_0" PORT="r2RegVal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="toEdge" RIGHT="0" SIGIS="undef" SIGNAME="RegFile_0_toEdge">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="toEdge01"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ra1Out" RIGHT="0" SIGIS="undef" SIGNAME="RegFile_0_ra1Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bypassMux_0" PORT="ra1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ra2Out" RIGHT="0" SIGIS="undef" SIGNAME="RegFile_0_ra2Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bypassMux_0" PORT="ra2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/aluMuxComb_0" HWVERSION="1.0" INSTANCE="aluMuxComb_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="aluMuxComb" VLNV="xilinx.com:module_ref:aluMuxComb:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="simpleRisc_aluMuxComb_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="rs1Val" RIGHT="0" SIGIS="undef" SIGNAME="bypassMux_0_r1Val">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bypassMux_0" PORT="r1Val"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="rs2Val" RIGHT="0" SIGIS="undef" SIGNAME="bypassMux_0_r2Val">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bypassMux_0" PORT="r2Val"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="pc" RIGHT="0" SIGIS="undef" SIGNAME="opLatch_0_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="opLatch_0" PORT="pc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="imm" RIGHT="0" SIGIS="undef" SIGNAME="opLatch_0_imm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="opLatch_0" PORT="imm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="selA" SIGIS="undef" SIGNAME="opLatch_0_selA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="opLatch_0" PORT="selA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="selB" RIGHT="0" SIGIS="undef" SIGNAME="opLatch_0_selB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="opLatch_0" PORT="selB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="a" RIGHT="0" SIGIS="undef" SIGNAME="aluMuxComb_0_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_0" PORT="a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="b" RIGHT="0" SIGIS="undef" SIGNAME="aluMuxComb_0_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_0" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/alu_0" HWVERSION="1.0" INSTANCE="alu_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="alu" VLNV="xilinx.com:module_ref:alu:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ADD" VALUE="&quot;0000&quot;"/>
        <PARAMETER NAME="SUB" VALUE="&quot;0001&quot;"/>
        <PARAMETER NAME="AND" VALUE="&quot;0010&quot;"/>
        <PARAMETER NAME="OR" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="XOR" VALUE="&quot;0100&quot;"/>
        <PARAMETER NAME="SLL" VALUE="&quot;0101&quot;"/>
        <PARAMETER NAME="SRL" VALUE="&quot;0110&quot;"/>
        <PARAMETER NAME="SRA" VALUE="&quot;0111&quot;"/>
        <PARAMETER NAME="SLT" VALUE="&quot;1000&quot;"/>
        <PARAMETER NAME="SLTU" VALUE="&quot;1001&quot;"/>
        <PARAMETER NAME="BEQ" VALUE="&quot;1010&quot;"/>
        <PARAMETER NAME="BNE" VALUE="&quot;1011&quot;"/>
        <PARAMETER NAME="BLT" VALUE="&quot;1100&quot;"/>
        <PARAMETER NAME="BGE" VALUE="&quot;1101&quot;"/>
        <PARAMETER NAME="BLTU" VALUE="&quot;1110&quot;"/>
        <PARAMETER NAME="BGEU" VALUE="&quot;1111&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="simpleRisc_alu_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="a" RIGHT="0" SIGIS="undef" SIGNAME="aluMuxComb_0_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aluMuxComb_0" PORT="a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="b" RIGHT="0" SIGIS="undef" SIGNAME="aluMuxComb_0_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aluMuxComb_0" PORT="b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="aluOp" RIGHT="0" SIGIS="undef" SIGNAME="opLatch_0_aluOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="opLatch_0" PORT="aluOp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="aluOut" RIGHT="0" SIGIS="undef" SIGNAME="alu_0_aluOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="execLatch_0" PORT="aluIn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/bypassMux_0" HWVERSION="1.0" INSTANCE="bypassMux_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bypassMux" VLNV="xilinx.com:module_ref:bypassMux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="simpleRisc_bypassMux_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="4" NAME="ra1" RIGHT="0" SIGIS="undef" SIGNAME="RegFile_0_ra1Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegFile_0" PORT="ra1Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ra2" RIGHT="0" SIGIS="undef" SIGNAME="RegFile_0_ra2Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegFile_0" PORT="ra2Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="execAluVal" RIGHT="0" SIGIS="undef" SIGNAME="execLatch_0_alu">
          <CONNECTIONS>
            <CONNECTION INSTANCE="execLatch_0" PORT="alu"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="execMemVal" RIGHT="0" SIGIS="undef" SIGNAME="ROMRAM_0_doutB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ROMRAM_0" PORT="doutB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="execMemOp" RIGHT="0" SIGIS="undef" SIGNAME="execLatch_0_memOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="execLatch_0" PORT="memOp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="execRd" RIGHT="0" SIGIS="undef" SIGNAME="execLatch_0_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="execLatch_0" PORT="rd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="wbVal" RIGHT="0" SIGIS="undef" SIGNAME="writeBackLatch_0_dataToReg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="writeBackLatch_0" PORT="dataToReg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="wbRd" RIGHT="0" SIGIS="undef" SIGNAME="writeBackLatch_0_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="writeBackLatch_0" PORT="rd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="r1RegVal" RIGHT="0" SIGIS="undef" SIGNAME="RegFile_0_rd1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegFile_0" PORT="rd1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="r2RegVal" RIGHT="0" SIGIS="undef" SIGNAME="RegFile_0_rd2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegFile_0" PORT="rd2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="r1Val" RIGHT="0" SIGIS="undef" SIGNAME="bypassMux_0_r1Val">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aluMuxComb_0" PORT="rs1Val"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="r2Val" RIGHT="0" SIGIS="undef" SIGNAME="bypassMux_0_r2Val">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aluMuxComb_0" PORT="rs2Val"/>
            <CONNECTION INSTANCE="execLatch_0" PORT="rs2ValIn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/execLatch_0" HWVERSION="1.0" INSTANCE="execLatch_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="execLatch" VLNV="xilinx.com:module_ref:execLatch:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="simpleRisc_execLatch_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="1000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="stall" SIGIS="undef" SIGNAME="Not_0_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Not_0" PORT="out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="aluIn" RIGHT="0" SIGIS="undef" SIGNAME="alu_0_aluOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_0" PORT="aluOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aluToRegIn" SIGIS="undef" SIGNAME="opLatch_0_aluToReg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="opLatch_0" PORT="aluToReg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="memSizeIn" RIGHT="0" SIGIS="undef" SIGNAME="opLatch_0_memSize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="opLatch_0" PORT="memSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="memOpIn" RIGHT="0" SIGIS="undef" SIGNAME="opLatch_0_memOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="opLatch_0" PORT="memOp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="rdIn" RIGHT="0" SIGIS="undef" SIGNAME="opLatch_0_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="opLatch_0" PORT="rd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="rs2ValIn" RIGHT="0" SIGIS="undef" SIGNAME="bypassMux_0_r2Val">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bypassMux_0" PORT="r2Val"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="alu" RIGHT="0" SIGIS="undef" SIGNAME="execLatch_0_alu">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bypassMux_0" PORT="execAluVal"/>
            <CONNECTION INSTANCE="writeBackLatch_0" PORT="aluIn"/>
            <CONNECTION INSTANCE="ROMRAM_0" PORT="alu"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aluToReg" SIGIS="undef" SIGNAME="execLatch_0_aluToReg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="writeBackLatch_0" PORT="aluToRegIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="memSize" RIGHT="0" SIGIS="undef" SIGNAME="execLatch_0_memSize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ROMRAM_0" PORT="memSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="memOp" RIGHT="0" SIGIS="undef" SIGNAME="execLatch_0_memOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bypassMux_0" PORT="execMemOp"/>
            <CONNECTION INSTANCE="writeBackLatch_0" PORT="memOp"/>
            <CONNECTION INSTANCE="ROMRAM_0" PORT="memOp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="rd" RIGHT="0" SIGIS="undef" SIGNAME="execLatch_0_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bypassMux_0" PORT="execRd"/>
            <CONNECTION INSTANCE="writeBackLatch_0" PORT="rdIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="rs2Val" RIGHT="0" SIGIS="undef" SIGNAME="execLatch_0_rs2Val">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ROMRAM_0" PORT="din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/opLatch_0" HWVERSION="1.0" INSTANCE="opLatch_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="opLatch" VLNV="xilinx.com:module_ref:opLatch:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="simpleRisc_opLatch_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="1000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="stall" SIGIS="undef" SIGNAME="Not_0_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Not_0" PORT="out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="immIn" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_imm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decode_0" PORT="imm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="memSizeIn" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_memSize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decode_0" PORT="memSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="memOpIn" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_memOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decode_0" PORT="memOp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="rdIn" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decode_0" PORT="rd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="pcIn" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decode_0" PORT="pc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="selAIn" SIGIS="undef" SIGNAME="Decode_0_selA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decode_0" PORT="selA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="selBIn" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_selB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decode_0" PORT="selB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="aluOpIn" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_aluOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decode_0" PORT="aluOp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aluToRegIn" SIGIS="undef" SIGNAME="Decode_0_aluToReg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decode_0" PORT="aluToReg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="imm" RIGHT="0" SIGIS="undef" SIGNAME="opLatch_0_imm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aluMuxComb_0" PORT="imm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="memSize" RIGHT="0" SIGIS="undef" SIGNAME="opLatch_0_memSize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="execLatch_0" PORT="memSizeIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="memOp" RIGHT="0" SIGIS="undef" SIGNAME="opLatch_0_memOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="execLatch_0" PORT="memOpIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="rd" RIGHT="0" SIGIS="undef" SIGNAME="opLatch_0_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="execLatch_0" PORT="rdIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="pc" RIGHT="0" SIGIS="undef" SIGNAME="opLatch_0_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aluMuxComb_0" PORT="pc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="selA" SIGIS="undef" SIGNAME="opLatch_0_selA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aluMuxComb_0" PORT="selA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="selB" RIGHT="0" SIGIS="undef" SIGNAME="opLatch_0_selB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aluMuxComb_0" PORT="selB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="aluOp" RIGHT="0" SIGIS="undef" SIGNAME="opLatch_0_aluOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_0" PORT="aluOp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aluToReg" SIGIS="undef" SIGNAME="opLatch_0_aluToReg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="execLatch_0" PORT="aluToRegIn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/writeBackLatch_0" HWVERSION="1.0" INSTANCE="writeBackLatch_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="writeBackLatch" VLNV="xilinx.com:module_ref:writeBackLatch:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="simpleRisc_writeBackLatch_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="1000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="stall" SIGIS="undef" SIGNAME="Not_0_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Not_0" PORT="out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="aluIn" RIGHT="0" SIGIS="undef" SIGNAME="execLatch_0_alu">
          <CONNECTIONS>
            <CONNECTION INSTANCE="execLatch_0" PORT="alu"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="memIn" RIGHT="0" SIGIS="undef" SIGNAME="ROMRAM_0_doutB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ROMRAM_0" PORT="doutB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aluToRegIn" SIGIS="undef" SIGNAME="execLatch_0_aluToReg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="execLatch_0" PORT="aluToReg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="memOp" RIGHT="0" SIGIS="undef" SIGNAME="execLatch_0_memOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="execLatch_0" PORT="memOp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="readValid" SIGIS="undef" SIGNAME="ROMRAM_0_readValidB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ROMRAM_0" PORT="readValidB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="rdIn" RIGHT="0" SIGIS="undef" SIGNAME="execLatch_0_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="execLatch_0" PORT="rd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dataToReg" RIGHT="0" SIGIS="undef" SIGNAME="writeBackLatch_0_dataToReg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dataToReg"/>
            <CONNECTION INSTANCE="bypassMux_0" PORT="wbVal"/>
            <CONNECTION INSTANCE="RegFile_0" PORT="wd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="regWrite" SIGIS="undef" SIGNAME="writeBackLatch_0_regWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="regWrite"/>
            <CONNECTION INSTANCE="RegFile_0" PORT="we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="rd" RIGHT="0" SIGIS="undef" SIGNAME="writeBackLatch_0_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rd"/>
            <CONNECTION INSTANCE="bypassMux_0" PORT="wbRd"/>
            <CONNECTION INSTANCE="RegFile_0" PORT="wa"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
