INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ADMIN/Vivado_project/instruction_fetch/instruction_fetch.srcs/sources_1/new/instruction_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ADMIN/Vivado_project/instruction_memory/instruction_memory.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ADMIN/Vivado_project/pc_counter/pc_counter.srcs/sources_1/new/pc_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ADMIN/Vivado_project/program_counter/program_counter.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ADMIN/Vivado_project/instruction_fetch/instruction_fetch.srcs/sim_1/new/instruction_fetch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ADMIN/Vivado_project/instruction_fetch/instruction_fetch.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
