/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [3:0] _02_;
  reg [6:0] _03_;
  reg [18:0] _04_;
  reg [13:0] _05_;
  reg [2:0] _06_;
  wire [13:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [16:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [13:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [11:0] celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [3:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [15:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [7:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_52z;
  wire celloutsig_0_55z;
  wire celloutsig_0_58z;
  wire [17:0] celloutsig_0_59z;
  wire [11:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_61z;
  wire celloutsig_0_63z;
  wire celloutsig_0_64z;
  wire celloutsig_0_66z;
  wire [6:0] celloutsig_0_67z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire celloutsig_0_74z;
  wire celloutsig_0_78z;
  wire celloutsig_0_7z;
  wire celloutsig_0_81z;
  wire celloutsig_0_84z;
  wire [30:0] celloutsig_0_8z;
  wire celloutsig_0_93z;
  wire [2:0] celloutsig_0_97z;
  wire celloutsig_0_98z;
  wire [7:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [4:0] celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire [13:0] celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire [9:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = celloutsig_0_5z[9] ? celloutsig_0_2z[4] : celloutsig_0_3z;
  assign celloutsig_0_74z = ~(celloutsig_0_69z & celloutsig_0_30z);
  assign celloutsig_0_31z = ~(_00_ | celloutsig_0_28z[1]);
  assign celloutsig_0_43z = ~(celloutsig_0_18z | celloutsig_0_1z);
  assign celloutsig_1_4z = ~(celloutsig_1_0z[5] | in_data[114]);
  assign celloutsig_0_42z = ~((celloutsig_0_25z[5] | celloutsig_0_34z[3]) & celloutsig_0_32z);
  assign celloutsig_0_46z = ~((celloutsig_0_7z | celloutsig_0_32z) & celloutsig_0_15z[13]);
  assign celloutsig_0_71z = ~((celloutsig_0_35z | celloutsig_0_22z[5]) & celloutsig_0_34z[7]);
  assign celloutsig_1_5z = ~((in_data[189] | celloutsig_1_4z) & celloutsig_1_3z);
  assign celloutsig_1_16z = ~((celloutsig_1_15z | in_data[131]) & celloutsig_1_11z);
  assign celloutsig_0_13z = ~((celloutsig_0_2z[14] | celloutsig_0_2z[1]) & celloutsig_0_8z[11]);
  assign celloutsig_0_3z = ~((in_data[68] | celloutsig_0_0z[7]) & (celloutsig_0_1z | celloutsig_0_1z));
  assign celloutsig_0_63z = ~((celloutsig_0_17z | celloutsig_0_16z) & (celloutsig_0_31z | celloutsig_0_1z));
  assign celloutsig_0_32z = celloutsig_0_1z | ~(celloutsig_0_3z);
  assign celloutsig_0_35z = celloutsig_0_10z | ~(celloutsig_0_23z);
  assign celloutsig_0_84z = celloutsig_0_67z[2] | ~(celloutsig_0_78z);
  assign celloutsig_0_33z = celloutsig_0_13z | celloutsig_0_22z[7];
  assign celloutsig_1_11z = celloutsig_1_7z[5] | in_data[167];
  assign celloutsig_0_58z = celloutsig_0_44z ^ celloutsig_0_12z[0];
  assign celloutsig_0_81z = celloutsig_0_35z ^ celloutsig_0_71z;
  assign celloutsig_0_44z = ~(celloutsig_0_42z ^ celloutsig_0_14z);
  assign celloutsig_0_48z = ~(celloutsig_0_17z ^ celloutsig_0_40z[3]);
  assign celloutsig_0_49z = ~(celloutsig_0_7z ^ celloutsig_0_17z);
  assign celloutsig_0_55z = ~(celloutsig_0_36z ^ celloutsig_0_8z[24]);
  assign celloutsig_0_66z = ~(celloutsig_0_14z ^ celloutsig_0_41z);
  assign celloutsig_1_10z = ~(celloutsig_1_4z ^ celloutsig_1_2z);
  assign celloutsig_1_14z = ~(celloutsig_1_3z ^ celloutsig_1_4z);
  assign celloutsig_0_26z = ~(celloutsig_0_1z ^ celloutsig_0_8z[6]);
  assign celloutsig_0_97z = { celloutsig_0_59z[0], celloutsig_0_93z, celloutsig_0_41z } + { celloutsig_0_84z, celloutsig_0_55z, celloutsig_0_81z };
  assign celloutsig_0_12z = { celloutsig_0_5z[7:5], celloutsig_0_10z } + celloutsig_0_9z[7:4];
  assign celloutsig_0_28z = { celloutsig_0_7z, _00_, _02_[1], _01_ } + { celloutsig_0_12z[3:2], celloutsig_0_26z, celloutsig_0_16z };
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _03_ <= 7'h00;
    else _03_ <= { celloutsig_0_15z[7:2], celloutsig_0_35z };
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _04_ <= 19'h00000;
    else _04_ <= { in_data[76:63], celloutsig_0_29z, celloutsig_0_61z };
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _05_ <= 14'h0000;
    else _05_ <= { celloutsig_1_0z[1:0], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z };
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _06_ <= 3'h0;
    else _06_ <= { celloutsig_0_9z[6], celloutsig_0_16z, celloutsig_0_7z };
  reg [2:0] _42_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _42_ <= 3'h0;
    else _42_ <= celloutsig_0_24z[10:8];
  assign { _00_, _02_[1], _01_ } = _42_;
  assign celloutsig_1_1z = { celloutsig_1_0z[4:2], celloutsig_1_0z } / { 1'h1, in_data[154:147] };
  assign celloutsig_0_40z = celloutsig_0_22z[11:8] / { 1'h1, celloutsig_0_24z[3:1] };
  assign celloutsig_1_17z = { celloutsig_1_1z[8], celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_16z, celloutsig_1_14z } / { 1'h1, celloutsig_1_0z[3:0] };
  assign celloutsig_0_37z = ! { celloutsig_0_15z[13:2], celloutsig_0_16z };
  assign celloutsig_0_41z = ! celloutsig_0_0z[13:11];
  assign celloutsig_0_98z = ! _03_[4:0];
  assign celloutsig_0_16z = ! celloutsig_0_2z[9:7];
  assign celloutsig_0_6z = { in_data[50:43], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } || { celloutsig_0_2z[6:3], celloutsig_0_4z };
  assign celloutsig_0_78z = in_data[55:51] || { _04_[10:7], celloutsig_0_74z };
  assign celloutsig_0_93z = { celloutsig_0_48z, celloutsig_0_71z, celloutsig_0_74z, celloutsig_0_30z, celloutsig_0_1z, celloutsig_0_64z, celloutsig_0_11z, celloutsig_0_47z, celloutsig_0_48z, celloutsig_0_37z } || { celloutsig_0_8z[28:21], celloutsig_0_13z, celloutsig_0_78z };
  assign celloutsig_1_2z = celloutsig_1_1z[8:3] || in_data[114:109];
  assign celloutsig_0_23z = celloutsig_0_9z[5:0] || celloutsig_0_9z[6:1];
  assign celloutsig_0_38z = { celloutsig_0_2z[12:3], celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_35z } < { celloutsig_0_8z[26:2], celloutsig_0_3z };
  assign celloutsig_0_64z = { celloutsig_0_41z, celloutsig_0_32z, celloutsig_0_37z, _03_, celloutsig_0_49z, celloutsig_0_38z, celloutsig_0_46z, celloutsig_0_26z, celloutsig_0_40z } < { celloutsig_0_31z, celloutsig_0_52z, celloutsig_0_32z, celloutsig_0_7z, celloutsig_0_30z, celloutsig_0_58z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_20z };
  assign celloutsig_1_13z = { celloutsig_1_7z[7:2], celloutsig_1_3z, celloutsig_1_5z } < { celloutsig_1_7z[2], celloutsig_1_0z, celloutsig_1_11z };
  assign celloutsig_0_1z = in_data[9:2] < celloutsig_0_0z[11:4];
  assign celloutsig_0_20z = celloutsig_0_0z[11:7] < { celloutsig_0_8z[4:1], celloutsig_0_13z };
  assign celloutsig_0_0z = in_data[68:55] % { 1'h1, in_data[52:40] };
  assign celloutsig_0_15z = { celloutsig_0_10z, celloutsig_0_2z } % { 1'h1, in_data[31:16] };
  assign celloutsig_0_19z = celloutsig_0_7z ? { celloutsig_0_15z[7:5], celloutsig_0_3z } : celloutsig_0_12z;
  assign celloutsig_0_25z = celloutsig_0_11z ? { celloutsig_0_23z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_3z } : { celloutsig_0_4z[5], celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_20z };
  assign celloutsig_0_61z = ~ { celloutsig_0_0z[12:10], celloutsig_0_13z };
  assign celloutsig_1_0z = ~ in_data[176:171];
  assign celloutsig_0_50z = | { celloutsig_0_8z[21:7], _03_, celloutsig_0_28z, celloutsig_0_30z, celloutsig_0_43z };
  assign celloutsig_0_10z = | { in_data[94:75], celloutsig_0_6z };
  assign celloutsig_0_11z = | celloutsig_0_9z[6:2];
  assign celloutsig_0_47z = celloutsig_0_32z & celloutsig_0_17z;
  assign celloutsig_0_17z = celloutsig_0_13z & celloutsig_0_6z;
  assign celloutsig_0_18z = celloutsig_0_7z & celloutsig_0_13z;
  assign celloutsig_0_29z = _06_[2] & celloutsig_0_7z;
  assign celloutsig_0_2z = in_data[21:6] << in_data[31:16];
  assign celloutsig_0_24z = { celloutsig_0_0z[9:6], celloutsig_0_4z } << celloutsig_0_2z[14:3];
  assign celloutsig_0_67z = { celloutsig_0_19z[3:1], _00_, _02_[1], _01_, celloutsig_0_55z } >> { celloutsig_0_59z[9:6], celloutsig_0_50z, celloutsig_0_1z, celloutsig_0_23z };
  assign celloutsig_1_19z = { celloutsig_1_9z[9:4], celloutsig_1_10z, celloutsig_1_18z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_4z } >> { in_data[163:156], celloutsig_1_17z, celloutsig_1_5z };
  assign celloutsig_0_34z = in_data[25:18] - celloutsig_0_24z[11:4];
  assign celloutsig_0_8z = { celloutsig_0_2z[11:5], celloutsig_0_5z, celloutsig_0_5z } - { in_data[26:20], celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_1_9z = in_data[110:101] - { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_5z = { in_data[72:69], celloutsig_0_4z } ~^ { in_data[9:1], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_59z = { celloutsig_0_15z[15:6], celloutsig_0_55z, celloutsig_0_19z, celloutsig_0_49z, celloutsig_0_58z, celloutsig_0_52z } ~^ { celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_55z, celloutsig_0_41z, celloutsig_0_29z, celloutsig_0_18z, celloutsig_0_13z, celloutsig_0_40z };
  assign celloutsig_1_7z = { celloutsig_1_1z[5:2], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z } ~^ { in_data[162:156], celloutsig_1_2z };
  assign celloutsig_0_4z = celloutsig_0_2z[13:6] ^ celloutsig_0_2z[10:3];
  assign celloutsig_0_9z = { in_data[26:20], celloutsig_0_1z } ^ in_data[56:49];
  assign celloutsig_1_18z = { _05_[8:6], celloutsig_1_16z } ^ { in_data[190], celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_11z };
  assign celloutsig_0_22z = { in_data[32:21], celloutsig_0_6z, celloutsig_0_17z } ^ { celloutsig_0_8z[12:0], celloutsig_0_14z };
  assign celloutsig_0_30z = ~((celloutsig_0_24z[10] & celloutsig_0_26z) | (celloutsig_0_2z[10] & celloutsig_0_15z[1]));
  assign celloutsig_0_36z = ~((celloutsig_0_24z[0] & celloutsig_0_8z[25]) | (celloutsig_0_33z & celloutsig_0_5z[2]));
  assign celloutsig_0_52z = ~((celloutsig_0_11z & celloutsig_0_47z) | (_06_[0] & celloutsig_0_15z[5]));
  assign celloutsig_0_69z = ~((celloutsig_0_66z & celloutsig_0_52z) | (celloutsig_0_63z & celloutsig_0_50z));
  assign celloutsig_1_3z = ~((celloutsig_1_0z[1] & celloutsig_1_0z[2]) | (celloutsig_1_1z[5] & celloutsig_1_2z));
  assign celloutsig_1_6z = ~((celloutsig_1_3z & in_data[148]) | (celloutsig_1_1z[0] & in_data[129]));
  assign celloutsig_1_15z = ~((celloutsig_1_14z & celloutsig_1_7z[0]) | (celloutsig_1_6z & celloutsig_1_2z));
  assign celloutsig_0_14z = ~((celloutsig_0_2z[1] & celloutsig_0_3z) | (celloutsig_0_11z & celloutsig_0_13z));
  assign { _02_[3:2], _02_[0] } = { celloutsig_0_7z, _00_, _01_ };
  assign { out_data[131:128], out_data[109:96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_97z, celloutsig_0_98z };
endmodule
