Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Nov 13 10:14:13 2023
| Host         : DESKTOP-LITJ59L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lcd4_timing_summary_routed.rpt -pb lcd4_timing_summary_routed.pb -rpx lcd4_timing_summary_routed.rpx -warn_on_violation
| Design       : lcd4
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  53          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (53)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (108)
5. checking no_input_delay (1)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (53)
-------------------------
 There are 53 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (108)
--------------------------------------------------
 There are 108 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  127          inf        0.000                      0                  127           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           127 Endpoints
Min Delay           127 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.637ns  (logic 5.136ns (48.281%)  route 5.501ns (51.719%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B6                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.315     3.815    LCD_E_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.911 r  LCD_E_OBUF_BUFG_inst/O
                         net (fo=54, routed)          3.186     7.098    LCD_E_OBUF_BUFG
    A6                   OBUF (Prop_obuf_I_O)         3.540    10.637 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000    10.637    LCD_E
    A6                                                                r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[26]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.113ns  (logic 1.648ns (20.310%)  route 6.466ns (79.690%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=10, routed)          3.684     5.208    rst_IBUF
    SLICE_X84Y152        LUT1 (Prop_lut1_I0_O)        0.124     5.332 f  FSM_sequential_state[2]_i_2/O
                         net (fo=45, routed)          2.781     8.113    FSM_sequential_state[2]_i_2_n_0
    SLICE_X82Y164        FDCE                                         f  cnt_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LCD_DATA_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.839ns  (logic 1.648ns (21.022%)  route 6.191ns (78.978%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=10, routed)          3.684     5.208    rst_IBUF
    SLICE_X84Y152        LUT1 (Prop_lut1_I0_O)        0.124     5.332 f  FSM_sequential_state[2]_i_2/O
                         net (fo=45, routed)          2.507     7.839    FSM_sequential_state[2]_i_2_n_0
    SLICE_X85Y163        FDCE                                         f  LCD_DATA_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[18]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.691ns  (logic 1.648ns (21.427%)  route 6.043ns (78.573%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=10, routed)          3.684     5.208    rst_IBUF
    SLICE_X84Y152        LUT1 (Prop_lut1_I0_O)        0.124     5.332 f  FSM_sequential_state[2]_i_2/O
                         net (fo=45, routed)          2.358     7.691    FSM_sequential_state[2]_i_2_n_0
    SLICE_X85Y162        FDCE                                         f  cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[19]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.691ns  (logic 1.648ns (21.427%)  route 6.043ns (78.573%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=10, routed)          3.684     5.208    rst_IBUF
    SLICE_X84Y152        LUT1 (Prop_lut1_I0_O)        0.124     5.332 f  FSM_sequential_state[2]_i_2/O
                         net (fo=45, routed)          2.358     7.691    FSM_sequential_state[2]_i_2_n_0
    SLICE_X85Y162        FDCE                                         f  cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[20]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.691ns  (logic 1.648ns (21.427%)  route 6.043ns (78.573%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=10, routed)          3.684     5.208    rst_IBUF
    SLICE_X84Y152        LUT1 (Prop_lut1_I0_O)        0.124     5.332 f  FSM_sequential_state[2]_i_2/O
                         net (fo=45, routed)          2.358     7.691    FSM_sequential_state[2]_i_2_n_0
    SLICE_X85Y162        FDCE                                         f  cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[29]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.528ns  (logic 1.648ns (21.890%)  route 5.880ns (78.110%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=10, routed)          3.684     5.208    rst_IBUF
    SLICE_X84Y152        LUT1 (Prop_lut1_I0_O)        0.124     5.332 f  FSM_sequential_state[2]_i_2/O
                         net (fo=45, routed)          2.196     7.528    FSM_sequential_state[2]_i_2_n_0
    SLICE_X80Y165        FDCE                                         f  cnt_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[30]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.528ns  (logic 1.648ns (21.890%)  route 5.880ns (78.110%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=10, routed)          3.684     5.208    rst_IBUF
    SLICE_X84Y152        LUT1 (Prop_lut1_I0_O)        0.124     5.332 f  FSM_sequential_state[2]_i_2/O
                         net (fo=45, routed)          2.196     7.528    FSM_sequential_state[2]_i_2_n_0
    SLICE_X80Y165        FDCE                                         f  cnt_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[31]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.528ns  (logic 1.648ns (21.890%)  route 5.880ns (78.110%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=10, routed)          3.684     5.208    rst_IBUF
    SLICE_X84Y152        LUT1 (Prop_lut1_I0_O)        0.124     5.332 f  FSM_sequential_state[2]_i_2/O
                         net (fo=45, routed)          2.196     7.528    FSM_sequential_state[2]_i_2_n_0
    SLICE_X80Y165        FDCE                                         f  cnt_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LCD_DATA_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.458ns  (logic 1.648ns (22.096%)  route 5.810ns (77.904%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=10, routed)          3.684     5.208    rst_IBUF
    SLICE_X84Y152        LUT1 (Prop_lut1_I0_O)        0.124     5.332 f  FSM_sequential_state[2]_i_2/O
                         net (fo=45, routed)          2.126     7.458    FSM_sequential_state[2]_i_2_n_0
    SLICE_X84Y158        FDCE                                         f  LCD_DATA_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.209ns (59.576%)  route 0.142ns (40.424%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y157        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[1]/C
    SLICE_X80Y157        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_sequential_state_reg[1]/Q
                         net (fo=64, routed)          0.142     0.306    state[1]
    SLICE_X81Y157        LUT6 (Prop_lut6_I1_O)        0.045     0.351 r  cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     0.351    cnt[7]
    SLICE_X81Y157        FDCE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.186ns (44.465%)  route 0.232ns (55.535%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y158        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[2]/C
    SLICE_X82Y158        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_state_reg[2]/Q
                         net (fo=59, routed)          0.232     0.373    state[2]
    SLICE_X82Y158        LUT6 (Prop_lut6_I5_O)        0.045     0.418 r  FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.418    state__0[2]
    SLICE_X82Y158        FDCE                                         r  FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.209ns (48.840%)  route 0.219ns (51.160%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y158        FDCE                         0.000     0.000 r  cnt_reg[2]/C
    SLICE_X80Y158        FDCE (Prop_fdce_C_Q)         0.164     0.164 f  cnt_reg[2]/Q
                         net (fo=31, routed)          0.219     0.383    cnt_reg_n_0_[2]
    SLICE_X85Y158        LUT6 (Prop_lut6_I2_O)        0.045     0.428 r  LCD_DATA[7]_i_1/O
                         net (fo=1, routed)           0.000     0.428    LCD_DATA[7]_i_1_n_0
    SLICE_X85Y158        FDCE                                         r  LCD_DATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.446ns  (logic 0.209ns (46.888%)  route 0.237ns (53.112%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y157        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[1]/C
    SLICE_X80Y157        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_sequential_state_reg[1]/Q
                         net (fo=64, routed)          0.237     0.401    state[1]
    SLICE_X80Y158        LUT6 (Prop_lut6_I1_O)        0.045     0.446 r  cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.446    cnt[4]
    SLICE_X80Y158        FDCE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.209ns (46.163%)  route 0.244ns (53.837%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y157        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[1]/C
    SLICE_X80Y157        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_sequential_state_reg[1]/Q
                         net (fo=64, routed)          0.244     0.408    state[1]
    SLICE_X80Y159        LUT6 (Prop_lut6_I1_O)        0.045     0.453 r  cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     0.453    cnt[10]
    SLICE_X80Y159        FDCE                                         r  cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.455ns  (logic 0.209ns (45.960%)  route 0.246ns (54.040%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y157        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[1]/C
    SLICE_X80Y157        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_sequential_state_reg[1]/Q
                         net (fo=64, routed)          0.246     0.410    state[1]
    SLICE_X80Y158        LUT6 (Prop_lut6_I1_O)        0.045     0.455 r  cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.455    cnt[3]
    SLICE_X80Y158        FDCE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.457ns  (logic 0.209ns (45.759%)  route 0.248ns (54.241%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y157        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[1]/C
    SLICE_X80Y157        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_sequential_state_reg[1]/Q
                         net (fo=64, routed)          0.248     0.412    state[1]
    SLICE_X80Y159        LUT6 (Prop_lut6_I1_O)        0.045     0.457 r  cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     0.457    cnt[11]
    SLICE_X80Y159        FDCE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.458ns  (logic 0.209ns (45.650%)  route 0.249ns (54.350%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y158        FDCE                         0.000     0.000 r  cnt_reg[3]/C
    SLICE_X80Y158        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cnt_reg[3]/Q
                         net (fo=34, routed)          0.249     0.413    cnt_reg_n_0_[3]
    SLICE_X85Y158        LUT6 (Prop_lut6_I5_O)        0.045     0.458 r  LCD_DATA[4]_i_1/O
                         net (fo=1, routed)           0.000     0.458    LCD_DATA[4]_i_1_n_0
    SLICE_X85Y158        FDCE                                         r  LCD_DATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.463ns  (logic 0.186ns (40.207%)  route 0.277ns (59.793%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y158        FDCE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X82Y158        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cnt_reg[0]/Q
                         net (fo=33, routed)          0.277     0.418    cnt_reg_n_0_[0]
    SLICE_X82Y158        LUT6 (Prop_lut6_I5_O)        0.045     0.463 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.463    cnt[0]
    SLICE_X82Y158        FDCE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.468ns  (logic 0.231ns (49.409%)  route 0.237ns (50.591%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y158        FDCE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X82Y158        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_reg[0]/Q
                         net (fo=33, routed)          0.185     0.326    cnt_reg_n_0_[0]
    SLICE_X83Y158        LUT5 (Prop_lut5_I0_O)        0.045     0.371 r  g0_b0/O
                         net (fo=1, routed)           0.051     0.423    g0_b0_n_0
    SLICE_X83Y158        LUT6 (Prop_lut6_I3_O)        0.045     0.468 r  LCD_DATA[0]_i_1/O
                         net (fo=1, routed)           0.000     0.468    LCD_DATA[0]_i_1_n_0
    SLICE_X83Y158        FDCE                                         r  LCD_DATA_reg[0]/D
  -------------------------------------------------------------------    -------------------





