$date
	Sun Feb 01 15:59:11 2026
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module datapath_tb $end
$var wire 64 ! Z [63:0] $end
$var wire 32 " Y [31:0] $end
$var wire 32 # R9 [31:0] $end
$var wire 32 $ R8 [31:0] $end
$var wire 32 % R7 [31:0] $end
$var wire 32 & R6 [31:0] $end
$var wire 32 ' R5 [31:0] $end
$var wire 32 ( R4 [31:0] $end
$var wire 32 ) R3 [31:0] $end
$var wire 32 * R2 [31:0] $end
$var wire 32 + R15 [31:0] $end
$var wire 32 , R14 [31:0] $end
$var wire 32 - R13 [31:0] $end
$var wire 32 . R12 [31:0] $end
$var wire 32 / R11 [31:0] $end
$var wire 32 0 R10 [31:0] $end
$var wire 32 1 R1 [31:0] $end
$var wire 32 2 R0 [31:0] $end
$var wire 32 3 PC_out [31:0] $end
$var wire 32 4 MAR [31:0] $end
$var wire 32 5 LO [31:0] $end
$var wire 32 6 IR [31:0] $end
$var wire 32 7 HI [31:0] $end
$var wire 32 8 BusMuxOut_signal [31:0] $end
$var reg 1 9 ADD $end
$var reg 1 : AND $end
$var reg 1 ; Cout $end
$var reg 1 < DIV $end
$var reg 1 = HIin $end
$var reg 1 > HIout $end
$var reg 1 ? IRin $end
$var reg 1 @ InPortout $end
$var reg 1 A IncPC $end
$var reg 1 B LOin $end
$var reg 1 C LOout $end
$var reg 1 D MARin $end
$var reg 1 E MDRin $end
$var reg 1 F MDRout $end
$var reg 1 G MUL $end
$var reg 32 H Mdatain [31:0] $end
$var reg 1 I NEG $end
$var reg 1 J NOT $end
$var reg 1 K OR $end
$var reg 1 L PCin $end
$var reg 1 M PCout $end
$var reg 4 N Present_state [3:0] $end
$var reg 1 O R0in $end
$var reg 1 P R0out $end
$var reg 1 Q R10in $end
$var reg 1 R R10out $end
$var reg 1 S R11in $end
$var reg 1 T R11out $end
$var reg 1 U R12in $end
$var reg 1 V R12out $end
$var reg 1 W R13in $end
$var reg 1 X R13out $end
$var reg 1 Y R14in $end
$var reg 1 Z R14out $end
$var reg 1 [ R15in $end
$var reg 1 \ R15out $end
$var reg 1 ] R1in $end
$var reg 1 ^ R1out $end
$var reg 1 _ R2in $end
$var reg 1 ` R2out $end
$var reg 1 a R3in $end
$var reg 1 b R3out $end
$var reg 1 c R4in $end
$var reg 1 d R4out $end
$var reg 1 e R5in $end
$var reg 1 f R5out $end
$var reg 1 g R6in $end
$var reg 1 h R6out $end
$var reg 1 i R7in $end
$var reg 1 j R7out $end
$var reg 1 k R8in $end
$var reg 1 l R8out $end
$var reg 1 m R9in $end
$var reg 1 n R9out $end
$var reg 1 o ROL $end
$var reg 1 p ROR $end
$var reg 1 q Read $end
$var reg 1 r SHL $end
$var reg 1 s SHR $end
$var reg 1 t SHRA $end
$var reg 1 u SUB $end
$var reg 1 v Yin $end
$var reg 1 w Zhighout $end
$var reg 1 x Zin $end
$var reg 1 y Zlowout $end
$var reg 1 z clear $end
$var reg 1 { clock $end
$scope module DUT $end
$var wire 1 9 ADD $end
$var wire 1 : AND $end
$var wire 32 | BusMuxOut_signal [31:0] $end
$var wire 32 } C_sign_extended [31:0] $end
$var wire 1 ; Cout $end
$var wire 1 < DIV $end
$var wire 32 ~ HI [31:0] $end
$var wire 1 = HIin $end
$var wire 1 > HIout $end
$var wire 32 !" IR [31:0] $end
$var wire 1 ? IRin $end
$var wire 32 "" InPort_reg [31:0] $end
$var wire 1 @ InPortout $end
$var wire 1 A IncPC $end
$var wire 32 #" LO [31:0] $end
$var wire 1 B LOin $end
$var wire 1 C LOout $end
$var wire 32 $" MAR [31:0] $end
$var wire 1 D MARin $end
$var wire 1 E MDRin $end
$var wire 1 F MDRout $end
$var wire 1 G MUL $end
$var wire 32 %" Mdatain [31:0] $end
$var wire 1 I NEG $end
$var wire 1 J NOT $end
$var wire 1 K OR $end
$var wire 32 &" PC_out [31:0] $end
$var wire 1 L PCin $end
$var wire 1 M PCout $end
$var wire 32 '" R0 [31:0] $end
$var wire 1 O R0in $end
$var wire 1 P R0out $end
$var wire 32 (" R1 [31:0] $end
$var wire 32 )" R10 [31:0] $end
$var wire 1 Q R10in $end
$var wire 1 R R10out $end
$var wire 32 *" R11 [31:0] $end
$var wire 1 S R11in $end
$var wire 1 T R11out $end
$var wire 32 +" R12 [31:0] $end
$var wire 1 U R12in $end
$var wire 1 V R12out $end
$var wire 32 ," R13 [31:0] $end
$var wire 1 W R13in $end
$var wire 1 X R13out $end
$var wire 32 -" R14 [31:0] $end
$var wire 1 Y R14in $end
$var wire 1 Z R14out $end
$var wire 32 ." R15 [31:0] $end
$var wire 1 [ R15in $end
$var wire 1 \ R15out $end
$var wire 1 ] R1in $end
$var wire 1 ^ R1out $end
$var wire 32 /" R2 [31:0] $end
$var wire 1 _ R2in $end
$var wire 1 ` R2out $end
$var wire 32 0" R3 [31:0] $end
$var wire 1 a R3in $end
$var wire 1 b R3out $end
$var wire 32 1" R4 [31:0] $end
$var wire 1 c R4in $end
$var wire 1 d R4out $end
$var wire 32 2" R5 [31:0] $end
$var wire 1 e R5in $end
$var wire 1 f R5out $end
$var wire 32 3" R6 [31:0] $end
$var wire 1 g R6in $end
$var wire 1 h R6out $end
$var wire 32 4" R7 [31:0] $end
$var wire 1 i R7in $end
$var wire 1 j R7out $end
$var wire 32 5" R8 [31:0] $end
$var wire 1 k R8in $end
$var wire 1 l R8out $end
$var wire 32 6" R9 [31:0] $end
$var wire 1 m R9in $end
$var wire 1 n R9out $end
$var wire 1 o ROL $end
$var wire 1 p ROR $end
$var wire 1 q Read $end
$var wire 1 r SHL $end
$var wire 1 s SHR $end
$var wire 1 t SHRA $end
$var wire 1 u SUB $end
$var wire 32 7" Y [31:0] $end
$var wire 1 v Yin $end
$var wire 64 8" Z [63:0] $end
$var wire 1 w Zhighout $end
$var wire 1 x Zin $end
$var wire 1 y Zlowout $end
$var wire 1 z clear $end
$var wire 1 { clock $end
$var wire 64 9" Z_reg [63:0] $end
$var wire 32 :" Y_reg [31:0] $end
$var wire 32 ;" R9_wire [31:0] $end
$var wire 32 <" R8_wire [31:0] $end
$var wire 32 =" R7_wire [31:0] $end
$var wire 32 >" R6_wire [31:0] $end
$var wire 32 ?" R5_wire [31:0] $end
$var wire 32 @" R4_wire [31:0] $end
$var wire 32 A" R3_wire [31:0] $end
$var wire 32 B" R2_wire [31:0] $end
$var wire 32 C" R1_wire [31:0] $end
$var wire 32 D" R15_wire [31:0] $end
$var wire 32 E" R14_wire [31:0] $end
$var wire 32 F" R13_wire [31:0] $end
$var wire 32 G" R12_wire [31:0] $end
$var wire 32 H" R11_wire [31:0] $end
$var wire 32 I" R10_wire [31:0] $end
$var wire 32 J" R0_wire [31:0] $end
$var wire 32 K" PC_wire [31:0] $end
$var wire 32 L" PC_incremented [31:0] $end
$var wire 32 M" MDR_out [31:0] $end
$var wire 32 N" MAR_wire [31:0] $end
$var wire 32 O" LO_wire [31:0] $end
$var wire 32 P" IR_wire [31:0] $end
$var wire 32 Q" HI_wire [31:0] $end
$var wire 32 R" BusMuxOut [31:0] $end
$var wire 64 S" ALU_result [63:0] $end
$scope module main_bus $end
$var wire 32 T" BusMuxIn_InPort [31:0] $end
$var wire 32 U" BusMuxIn_PC [31:0] $end
$var wire 32 V" BusMuxIn_Zhigh [31:0] $end
$var wire 32 W" BusMuxIn_Zlow [31:0] $end
$var wire 32 X" C_sign_extended [31:0] $end
$var wire 1 ; Cout $end
$var wire 1 > HIout $end
$var wire 1 @ InPortout $end
$var wire 1 C LOout $end
$var wire 1 F MDRout $end
$var wire 1 M PCout $end
$var wire 1 P R0out $end
$var wire 1 R R10out $end
$var wire 1 T R11out $end
$var wire 1 V R12out $end
$var wire 1 X R13out $end
$var wire 1 Z R14out $end
$var wire 1 \ R15out $end
$var wire 1 ^ R1out $end
$var wire 1 ` R2out $end
$var wire 1 b R3out $end
$var wire 1 d R4out $end
$var wire 1 f R5out $end
$var wire 1 h R6out $end
$var wire 1 j R7out $end
$var wire 1 l R8out $end
$var wire 1 n R9out $end
$var wire 1 w Zhighout $end
$var wire 1 y Zlowout $end
$var wire 32 Y" BusMuxIn_R9 [31:0] $end
$var wire 32 Z" BusMuxIn_R8 [31:0] $end
$var wire 32 [" BusMuxIn_R7 [31:0] $end
$var wire 32 \" BusMuxIn_R6 [31:0] $end
$var wire 32 ]" BusMuxIn_R5 [31:0] $end
$var wire 32 ^" BusMuxIn_R4 [31:0] $end
$var wire 32 _" BusMuxIn_R3 [31:0] $end
$var wire 32 `" BusMuxIn_R2 [31:0] $end
$var wire 32 a" BusMuxIn_R15 [31:0] $end
$var wire 32 b" BusMuxIn_R14 [31:0] $end
$var wire 32 c" BusMuxIn_R13 [31:0] $end
$var wire 32 d" BusMuxIn_R12 [31:0] $end
$var wire 32 e" BusMuxIn_R11 [31:0] $end
$var wire 32 f" BusMuxIn_R10 [31:0] $end
$var wire 32 g" BusMuxIn_R1 [31:0] $end
$var wire 32 h" BusMuxIn_R0 [31:0] $end
$var wire 32 i" BusMuxIn_MDR [31:0] $end
$var wire 32 j" BusMuxIn_LO [31:0] $end
$var wire 32 k" BusMuxIn_HI [31:0] $end
$var reg 32 l" BusMuxOut [31:0] $end
$upscope $end
$scope module mdr_unit $end
$var wire 32 m" BusMuxOut [31:0] $end
$var wire 1 E MDRin $end
$var wire 32 n" Mdatain [31:0] $end
$var wire 1 q Read $end
$var wire 1 z clear $end
$var wire 1 { clock $end
$var wire 32 o" mdr_mux_out [31:0] $end
$var reg 32 p" q [31:0] $end
$upscope $end
$scope module pc_inc $end
$var wire 32 q" pc_out [31:0] $end
$var wire 32 r" pc_in [31:0] $end
$upscope $end
$scope module reg_HI $end
$var wire 32 s" BusMuxOut [31:0] $end
$var wire 1 z clear $end
$var wire 1 { clock $end
$var wire 1 = enable $end
$var reg 32 t" q [31:0] $end
$upscope $end
$scope module reg_IR $end
$var wire 32 u" BusMuxOut [31:0] $end
$var wire 1 z clear $end
$var wire 1 { clock $end
$var wire 1 ? enable $end
$var reg 32 v" q [31:0] $end
$upscope $end
$scope module reg_LO $end
$var wire 32 w" BusMuxOut [31:0] $end
$var wire 1 z clear $end
$var wire 1 { clock $end
$var wire 1 B enable $end
$var reg 32 x" q [31:0] $end
$upscope $end
$scope module reg_MAR $end
$var wire 32 y" BusMuxOut [31:0] $end
$var wire 1 z clear $end
$var wire 1 { clock $end
$var wire 1 D enable $end
$var reg 32 z" q [31:0] $end
$upscope $end
$scope module reg_PC $end
$var wire 32 {" BusMuxOut [31:0] $end
$var wire 1 z clear $end
$var wire 1 { clock $end
$var wire 1 L enable $end
$var reg 32 |" q [31:0] $end
$upscope $end
$scope module reg_R0 $end
$var wire 32 }" BusMuxOut [31:0] $end
$var wire 1 z clear $end
$var wire 1 { clock $end
$var wire 1 O enable $end
$var reg 32 ~" q [31:0] $end
$upscope $end
$scope module reg_R1 $end
$var wire 32 !# BusMuxOut [31:0] $end
$var wire 1 z clear $end
$var wire 1 { clock $end
$var wire 1 ] enable $end
$var reg 32 "# q [31:0] $end
$upscope $end
$scope module reg_R10 $end
$var wire 32 ## BusMuxOut [31:0] $end
$var wire 1 z clear $end
$var wire 1 { clock $end
$var wire 1 Q enable $end
$var reg 32 $# q [31:0] $end
$upscope $end
$scope module reg_R11 $end
$var wire 32 %# BusMuxOut [31:0] $end
$var wire 1 z clear $end
$var wire 1 { clock $end
$var wire 1 S enable $end
$var reg 32 &# q [31:0] $end
$upscope $end
$scope module reg_R12 $end
$var wire 32 '# BusMuxOut [31:0] $end
$var wire 1 z clear $end
$var wire 1 { clock $end
$var wire 1 U enable $end
$var reg 32 (# q [31:0] $end
$upscope $end
$scope module reg_R13 $end
$var wire 32 )# BusMuxOut [31:0] $end
$var wire 1 z clear $end
$var wire 1 { clock $end
$var wire 1 W enable $end
$var reg 32 *# q [31:0] $end
$upscope $end
$scope module reg_R14 $end
$var wire 32 +# BusMuxOut [31:0] $end
$var wire 1 z clear $end
$var wire 1 { clock $end
$var wire 1 Y enable $end
$var reg 32 ,# q [31:0] $end
$upscope $end
$scope module reg_R15 $end
$var wire 32 -# BusMuxOut [31:0] $end
$var wire 1 z clear $end
$var wire 1 { clock $end
$var wire 1 [ enable $end
$var reg 32 .# q [31:0] $end
$upscope $end
$scope module reg_R2 $end
$var wire 32 /# BusMuxOut [31:0] $end
$var wire 1 z clear $end
$var wire 1 { clock $end
$var wire 1 _ enable $end
$var reg 32 0# q [31:0] $end
$upscope $end
$scope module reg_R3 $end
$var wire 32 1# BusMuxOut [31:0] $end
$var wire 1 z clear $end
$var wire 1 { clock $end
$var wire 1 a enable $end
$var reg 32 2# q [31:0] $end
$upscope $end
$scope module reg_R4 $end
$var wire 32 3# BusMuxOut [31:0] $end
$var wire 1 z clear $end
$var wire 1 { clock $end
$var wire 1 c enable $end
$var reg 32 4# q [31:0] $end
$upscope $end
$scope module reg_R5 $end
$var wire 32 5# BusMuxOut [31:0] $end
$var wire 1 z clear $end
$var wire 1 { clock $end
$var wire 1 e enable $end
$var reg 32 6# q [31:0] $end
$upscope $end
$scope module reg_R6 $end
$var wire 32 7# BusMuxOut [31:0] $end
$var wire 1 z clear $end
$var wire 1 { clock $end
$var wire 1 g enable $end
$var reg 32 8# q [31:0] $end
$upscope $end
$scope module reg_R7 $end
$var wire 32 9# BusMuxOut [31:0] $end
$var wire 1 z clear $end
$var wire 1 { clock $end
$var wire 1 i enable $end
$var reg 32 :# q [31:0] $end
$upscope $end
$scope module reg_R8 $end
$var wire 32 ;# BusMuxOut [31:0] $end
$var wire 1 z clear $end
$var wire 1 { clock $end
$var wire 1 k enable $end
$var reg 32 <# q [31:0] $end
$upscope $end
$scope module reg_R9 $end
$var wire 32 =# BusMuxOut [31:0] $end
$var wire 1 z clear $end
$var wire 1 { clock $end
$var wire 1 m enable $end
$var reg 32 ># q [31:0] $end
$upscope $end
$scope module reg_Y $end
$var wire 32 ?# BusMuxOut [31:0] $end
$var wire 1 z clear $end
$var wire 1 { clock $end
$var wire 1 v enable $end
$var reg 32 @# q [31:0] $end
$upscope $end
$scope module reg_Z $end
$var wire 1 z clear $end
$var wire 1 { clock $end
$var wire 64 A# data_in [63:0] $end
$var wire 1 x enable $end
$var reg 64 B# q [63:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx B#
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx A#
bx @#
b0 ?#
bx >#
b0 =#
bx <#
b0 ;#
bx :#
b0 9#
bx 8#
b0 7#
bx 6#
b0 5#
bx 4#
b0 3#
bx 2#
b0 1#
bx 0#
b0 /#
bx .#
b0 -#
bx ,#
b0 +#
bx *#
b0 )#
bx (#
b0 '#
bx &#
b0 %#
bx $#
b0 ##
bx "#
b0 !#
bx ~"
b0 }"
bx |"
b0 {"
bx z"
b0 y"
bx x"
bx w"
bx v"
b0 u"
bx t"
bx s"
bx r"
bx q"
bx p"
b0 o"
b0 n"
b0 m"
b0 l"
bx k"
bx j"
bx i"
bx h"
bx g"
bx f"
bx e"
bx d"
bx c"
bx b"
bx a"
bx `"
bx _"
bx ^"
bx ]"
bx \"
bx ["
bx Z"
bx Y"
b0 X"
bx W"
bx V"
bx U"
b0 T"
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx S"
b0 R"
bx Q"
bx P"
bx O"
bx N"
bx M"
bx L"
bx K"
bx J"
bx I"
bx H"
bx G"
bx F"
bx E"
bx D"
bx C"
bx B"
bx A"
bx @"
bx ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
bx -"
bx ,"
bx +"
bx *"
bx )"
bx ("
bx '"
bx &"
b0 %"
bx $"
bx #"
b0 ""
bx !"
bx ~
b0 }
b0 |
0{
1z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
b0 N
0M
0L
0K
0J
0I
b0 H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
b0 8
bx 7
bx 6
bx 5
bx 4
bx 3
bx 2
bx 1
bx 0
bx /
bx .
bx -
bx ,
bx +
bx *
bx )
bx (
bx '
bx &
bx %
bx $
bx #
bx "
bx !
$end
#1000
b0 U"
b0 W"
b0 V"
b0 w"
b0 s"
b0 2
b0 '"
b0 J"
b0 h"
b0 ~"
b0 1
b0 ("
b0 C"
b0 g"
b0 "#
b0 *
b0 /"
b0 B"
b0 `"
b0 0#
b0 )
b0 0"
b0 A"
b0 _"
b0 2#
b0 (
b0 1"
b0 @"
b0 ^"
b0 4#
b0 '
b0 2"
b0 ?"
b0 ]"
b0 6#
b0 &
b0 3"
b0 >"
b0 \"
b0 8#
b0 %
b0 4"
b0 ="
b0 ["
b0 :#
b0 $
b0 5"
b0 <"
b0 Z"
b0 <#
b0 #
b0 6"
b0 ;"
b0 Y"
b0 >#
b0 0
b0 )"
b0 I"
b0 f"
b0 $#
b0 /
b0 *"
b0 H"
b0 e"
b0 &#
b0 .
b0 +"
b0 G"
b0 d"
b0 (#
b0 -
b0 ,"
b0 F"
b0 c"
b0 *#
b0 ,
b0 -"
b0 E"
b0 b"
b0 ,#
b0 +
b0 ."
b0 D"
b0 a"
b0 .#
b0 7
b0 ~
b0 Q"
b0 k"
b0 t"
b0 5
b0 #"
b0 O"
b0 j"
b0 x"
b1 L"
b1 q"
b0 3
b0 &"
b0 K"
b0 r"
b0 |"
b0 6
b0 !"
b0 P"
b0 v"
b0 4
b0 $"
b0 N"
b0 z"
b0 S"
b0 A#
b0 "
b0 7"
b0 :"
b0 @#
b0 !
b0 8"
b0 9"
b0 B#
b0 M"
b0 i"
b0 p"
b110100 o"
1E
1q
b110100 H
b110100 %"
b110100 n"
0z
b1 N
1{
#2000
0{
#3000
b110100 8
b110100 |
b110100 R"
b110100 l"
b110100 m"
b110100 u"
b110100 y"
b110100 {"
b110100 }"
b110100 !#
b110100 ##
b110100 %#
b110100 '#
b110100 )#
b110100 +#
b110100 -#
b110100 /#
b110100 1#
b110100 3#
b110100 5#
b110100 7#
b110100 9#
b110100 ;#
b110100 =#
b110100 ?#
b110100 M"
b110100 i"
b110100 p"
b110100 o"
1e
1F
b0 H
b0 %"
b0 n"
0q
0E
b10 N
1{
#4000
0{
#5000
b110100 '
b110100 2"
b110100 ?"
b110100 ]"
b110100 6#
b1000101 o"
b0 8
b0 |
b0 R"
b0 l"
b0 m"
b0 u"
b0 y"
b0 {"
b0 }"
b0 !#
b0 ##
b0 %#
b0 '#
b0 )#
b0 +#
b0 -#
b0 /#
b0 1#
b0 3#
b0 5#
b0 7#
b0 9#
b0 ;#
b0 =#
b0 ?#
1E
1q
b1000101 H
b1000101 %"
b1000101 n"
0F
0e
b11 N
1{
#6000
0{
#7000
b1000101 M"
b1000101 i"
b1000101 p"
b1000101 8
b1000101 |
b1000101 R"
b1000101 l"
b1000101 m"
b1000101 u"
b1000101 y"
b1000101 {"
b1000101 }"
b1000101 !#
b1000101 ##
b1000101 %#
b1000101 '#
b1000101 )#
b1000101 +#
b1000101 -#
b1000101 /#
b1000101 1#
b1000101 3#
b1000101 5#
b1000101 7#
b1000101 9#
b1000101 ;#
b1000101 =#
b1000101 ?#
b1000101 o"
1g
1F
b0 H
b0 %"
b0 n"
0q
0E
b100 N
1{
#8000
0{
#9000
b1000101 &
b1000101 3"
b1000101 >"
b1000101 \"
b1000101 8#
b1100111 o"
b0 8
b0 |
b0 R"
b0 l"
b0 m"
b0 u"
b0 y"
b0 {"
b0 }"
b0 !#
b0 ##
b0 %#
b0 '#
b0 )#
b0 +#
b0 -#
b0 /#
b0 1#
b0 3#
b0 5#
b0 7#
b0 9#
b0 ;#
b0 =#
b0 ?#
1E
1q
b1100111 H
b1100111 %"
b1100111 n"
0F
0g
b101 N
1{
#10000
0{
#11000
b1100111 M"
b1100111 i"
b1100111 p"
b1100111 8
b1100111 |
b1100111 R"
b1100111 l"
b1100111 m"
b1100111 u"
b1100111 y"
b1100111 {"
b1100111 }"
b1100111 !#
b1100111 ##
b1100111 %#
b1100111 '#
b1100111 )#
b1100111 +#
b1100111 -#
b1100111 /#
b1100111 1#
b1100111 3#
b1100111 5#
b1100111 7#
b1100111 9#
b1100111 ;#
b1100111 =#
b1100111 ?#
b1100111 o"
1_
1F
b0 H
b0 %"
b0 n"
0q
0E
b110 N
1{
#12000
0{
#13000
b1100111 *
b1100111 /"
b1100111 B"
b1100111 `"
b1100111 0#
b1 o"
b1 U"
b1 8
b1 |
b1 R"
b1 l"
b1 m"
b1 u"
b1 y"
b1 {"
b1 }"
b1 !#
b1 ##
b1 %#
b1 '#
b1 )#
b1 +#
b1 -#
b1 /#
b1 1#
b1 3#
b1 5#
b1 7#
b1 9#
b1 ;#
b1 =#
b1 ?#
1x
1A
1D
1M
0F
0_
b111 N
1{
#14000
0{
#15000
b1 4
b1 $"
b1 N"
b1 z"
b10001001010110000000000000000 o"
b0 U"
b0 8
b0 |
b0 R"
b0 l"
b0 m"
b0 u"
b0 y"
b0 {"
b0 }"
b0 !#
b0 ##
b0 %#
b0 '#
b0 )#
b0 +#
b0 -#
b0 /#
b0 1#
b0 3#
b0 5#
b0 7#
b0 9#
b0 ;#
b0 =#
b0 ?#
b10001001010110000000000000000 H
b10001001010110000000000000000 %"
b10001001010110000000000000000 n"
1E
1q
1L
1y
0A
0M
0D
0x
b1000 N
1{
#16000
0{
#17000
b10001001010110000000000000000 M"
b10001001010110000000000000000 i"
b10001001010110000000000000000 p"
b10001001010110000000000000000 o"
b10001001010110000000000000000 8
b10001001010110000000000000000 |
b10001001010110000000000000000 R"
b10001001010110000000000000000 l"
b10001001010110000000000000000 m"
b10001001010110000000000000000 u"
b10001001010110000000000000000 y"
b10001001010110000000000000000 {"
b10001001010110000000000000000 }"
b10001001010110000000000000000 !#
b10001001010110000000000000000 ##
b10001001010110000000000000000 %#
b10001001010110000000000000000 '#
b10001001010110000000000000000 )#
b10001001010110000000000000000 +#
b10001001010110000000000000000 -#
b10001001010110000000000000000 /#
b10001001010110000000000000000 1#
b10001001010110000000000000000 3#
b10001001010110000000000000000 5#
b10001001010110000000000000000 7#
b10001001010110000000000000000 9#
b10001001010110000000000000000 ;#
b10001001010110000000000000000 =#
b10001001010110000000000000000 ?#
1?
1F
b0 H
b0 %"
b0 n"
0q
0y
0E
0L
b1001 N
1{
#18000
0{
#19000
b10001001010110000000000000000 6
b10001001010110000000000000000 !"
b10001001010110000000000000000 P"
b10001001010110000000000000000 v"
b110100 o"
b110100 8
b110100 |
b110100 R"
b110100 l"
b110100 m"
b110100 u"
b110100 y"
b110100 {"
b110100 }"
b110100 !#
b110100 ##
b110100 %#
b110100 '#
b110100 )#
b110100 +#
b110100 -#
b110100 /#
b110100 1#
b110100 3#
b110100 5#
b110100 7#
b110100 9#
b110100 ;#
b110100 =#
b110100 ?#
1v
1f
0F
0?
b1010 N
1{
#20000
0{
#21000
b110100 S"
b110100 A#
b110100 "
b110100 7"
b110100 :"
b110100 @#
b1000101 o"
b1000101 8
b1000101 |
b1000101 R"
b1000101 l"
b1000101 m"
b1000101 u"
b1000101 y"
b1000101 {"
b1000101 }"
b1000101 !#
b1000101 ##
b1000101 %#
b1000101 '#
b1000101 )#
b1000101 +#
b1000101 -#
b1000101 /#
b1000101 1#
b1000101 3#
b1000101 5#
b1000101 7#
b1000101 9#
b1000101 ;#
b1000101 =#
b1000101 ?#
1x
1:
1h
0f
0v
b1011 N
1{
#22000
0{
#23000
b110100 W"
b110100 w"
b110100 !
b110100 8"
b110100 9"
b110100 B#
b110100 o"
b110100 8
b110100 |
b110100 R"
b110100 l"
b110100 m"
b110100 u"
b110100 y"
b110100 {"
b110100 }"
b110100 !#
b110100 ##
b110100 %#
b110100 '#
b110100 )#
b110100 +#
b110100 -#
b110100 /#
b110100 1#
b110100 3#
b110100 5#
b110100 7#
b110100 9#
b110100 ;#
b110100 =#
b110100 ?#
1_
1y
0:
0h
0x
b1100 N
1{
#24000
0{
#25000
b110100 *
b110100 /"
b110100 B"
b110100 `"
b110100 0#
1{
#26000
0{
#27000
1{
#28000
0{
#29000
1{
#30000
0{
