INFO: [VRFC 10-163] Analyzing VHDL file "E:/TUK_Summer2023/Sep 08_2023/Vhdl_eduvance/lab2_when_else/lab2_when_else.srcs/sim_1/new/when_else_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'when_else_TB'
