Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Sun May 31 14:42:10 2020
| Host         : miguelan-VirtualBox running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_methodology -file Manager_methodology_drc_routed.rpt -pb Manager_methodology_drc_routed.pb -rpx Manager_methodology_drc_routed.rpx
| Design       : Manager
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 24
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 9          |
| TIMING-20 | Warning  | Non-clocked latch             | 15         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on rst_mng_i relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on en_display_mng_o[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on en_display_mng_o[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on en_display_mng_o[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on en_display_mng_o[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on en_display_mng_o[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on en_display_mng_o[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on en_display_mng_o[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on en_display_mng_o[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch Display/led_reg[0] cannot be properly analyzed as its control pin Display/led_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch Display/led_reg[1] cannot be properly analyzed as its control pin Display/led_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch Display/led_reg[2] cannot be properly analyzed as its control pin Display/led_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch Display/led_reg[3] cannot be properly analyzed as its control pin Display/led_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch Mini_MIPS/multiplex6_reg[0] cannot be properly analyzed as its control pin Mini_MIPS/multiplex6_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch Mini_MIPS/multiplex6_reg[1] cannot be properly analyzed as its control pin Mini_MIPS/multiplex6_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch Mini_MIPS/multiplex6_reg[2] cannot be properly analyzed as its control pin Mini_MIPS/multiplex6_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch Mini_MIPS/multiplex6_reg[3] cannot be properly analyzed as its control pin Mini_MIPS/multiplex6_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch Mini_MIPS/multiplex6_reg[4] cannot be properly analyzed as its control pin Mini_MIPS/multiplex6_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch Mini_MIPS/multiplex6_reg[5] cannot be properly analyzed as its control pin Mini_MIPS/multiplex6_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch Mini_MIPS/multiplex6_reg[6] cannot be properly analyzed as its control pin Mini_MIPS/multiplex6_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch Mini_MIPS/multiplex6_reg[7] cannot be properly analyzed as its control pin Mini_MIPS/multiplex6_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch Mini_MIPS/my_ALU_Control/alu_control_o_reg[0] cannot be properly analyzed as its control pin Mini_MIPS/my_ALU_Control/alu_control_o_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch Mini_MIPS/my_ALU_Control/alu_control_o_reg[1] cannot be properly analyzed as its control pin Mini_MIPS/my_ALU_Control/alu_control_o_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch Mini_MIPS/my_ALU_Control/alu_control_o_reg[2] cannot be properly analyzed as its control pin Mini_MIPS/my_ALU_Control/alu_control_o_reg[2]/G is not reached by a timing clock
Related violations: <none>


