// Seed: 1693619614
module module_0 (
    input supply0 id_0,
    input supply0 id_1,
    input tri0 id_2,
    input supply0 id_3,
    input wor id_4
    , id_9,
    input tri id_5,
    input supply1 id_6,
    output tri0 id_7
);
  logic id_10;
  wire  id_11;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd25
) (
    input  wire  id_0,
    output tri0  id_1,
    output uwire id_2,
    input  wire  _id_3
);
  logic [id_3 : -1] id_5;
  always @* begin : LABEL_0
    $unsigned(63);
    ;
  end
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
