
Loading design for application trce from file alu00_alu0.ncd.
Design name: alu00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Tue Jun 22 11:57:43 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o alu00_alu0.twr -gui -msgset C:/Users/crist/Desktop/Semestre20212/Arquitectura de computadoras/Parcial 3/Practicas/alu00/promote.xml alu00_alu0.ncd alu00_alu0.prf 
Design file:     alu00_alu0.ncd
Preference file: alu00_alu0.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "AL00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 465.305ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              AL00/OSC01/sdiv[7]  (from AL00/sclk +)
   Destination:    FF         Data in        AL00/OSC01/sdiv[21]  (to AL00/sclk +)

   Delay:              15.314ns  (45.1% logic, 54.9% route), 21 logic levels.

 Constraint Details:

     15.314ns physical path delay AL00/OSC01/SLICE_8 to AL00/OSC01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.305ns

 Physical Path Details:

      Data path AL00/OSC01/SLICE_8 to AL00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C19A.CLK to     R16C19A.Q0 AL00/OSC01/SLICE_8 (from AL00/sclk)
ROUTE         2     0.961     R16C19A.Q0 to     R15C18A.C0 AL00/OSC01/sdiv[7]
CTOF_DEL    ---     0.452     R15C18A.C0 to     R15C18A.F0 AL00/OSC01/SLICE_126
ROUTE         1     0.610     R15C18A.F0 to     R15C18B.B1 AL00/OSC01/oscout13lto18_i_a2_15_3
CTOF_DEL    ---     0.452     R15C18B.B1 to     R15C18B.F1 AL00/OSC01/SLICE_103
ROUTE         4     0.886     R15C18B.F1 to     R15C19B.A1 AL00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R15C19B.A1 to     R15C19B.F1 AL00/OSC01/SLICE_89
ROUTE         6     0.392     R15C19B.F1 to     R15C19B.C0 AL00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R15C19B.C0 to     R15C19B.F0 AL00/OSC01/SLICE_89
ROUTE         1     1.252     R15C19B.F0 to     R16C21D.A0 AL00/OSC01/N_9
CTOF_DEL    ---     0.452     R16C21D.A0 to     R16C21D.F0 AL00/OSC01/SLICE_96
ROUTE         1     0.851     R16C21D.F0 to     R15C21A.A0 AL00/OSC01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R15C21A.A0 to     R15C21A.F0 AL00/OSC01/SLICE_94
ROUTE         1     1.244     R15C21A.F0 to     R14C20B.B0 AL00/OSC01/un1_oscout56_7_4_0
CTOF_DEL    ---     0.452     R14C20B.B0 to     R14C20B.F0 AL00/OSC01/SLICE_93
ROUTE         3     0.578     R14C20B.F0 to     R15C20A.D0 AL00/OSC01/un1_oscout56_7_4
CTOF_DEL    ---     0.452     R15C20A.D0 to     R15C20A.F0 AL00/OSC01/SLICE_91
ROUTE         1     1.633     R15C20A.F0 to     R16C18A.B0 AL00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R16C18A.B0 to    R16C18A.FCO AL00/OSC01/SLICE_0
ROUTE         1     0.000    R16C18A.FCO to    R16C18B.FCI AL00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C18B.FCI to    R16C18B.FCO AL00/OSC01/SLICE_11
ROUTE         1     0.000    R16C18B.FCO to    R16C18C.FCI AL00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C18C.FCI to    R16C18C.FCO AL00/OSC01/SLICE_10
ROUTE         1     0.000    R16C18C.FCO to    R16C18D.FCI AL00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C18D.FCI to    R16C18D.FCO AL00/OSC01/SLICE_9
ROUTE         1     0.000    R16C18D.FCO to    R16C19A.FCI AL00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C19A.FCI to    R16C19A.FCO AL00/OSC01/SLICE_8
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI AL00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO AL00/OSC01/SLICE_7
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI AL00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO AL00/OSC01/SLICE_6
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI AL00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO AL00/OSC01/SLICE_5
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI AL00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO AL00/OSC01/SLICE_4
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI AL00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO AL00/OSC01/SLICE_3
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI AL00/OSC01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO AL00/OSC01/SLICE_2
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI AL00/OSC01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R16C20D.FCI to     R16C20D.F0 AL00/OSC01/SLICE_1
ROUTE         1     0.000     R16C20D.F0 to    R16C20D.DI0 AL00/OSC01/sdiv_12[21] (to AL00/sclk)
                  --------
                   15.314   (45.1% logic, 54.9% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path AL00/OSC00/OSCInst0 to AL00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C19A.CLK AL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path AL00/OSC00/OSCInst0 to AL00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C20D.CLK AL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.346ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              AL00/OSC01/sdiv[2]  (from AL00/sclk +)
   Destination:    FF         Data in        AL00/OSC01/sdiv[21]  (to AL00/sclk +)

   Delay:              15.273ns  (45.2% logic, 54.8% route), 21 logic levels.

 Constraint Details:

     15.273ns physical path delay AL00/OSC01/SLICE_11 to AL00/OSC01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.346ns

 Physical Path Details:

      Data path AL00/OSC01/SLICE_11 to AL00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C18B.CLK to     R16C18B.Q1 AL00/OSC01/SLICE_11 (from AL00/sclk)
ROUTE         2     1.261     R16C18B.Q1 to     R15C18A.B1 AL00/OSC01/sdiv[2]
CTOF_DEL    ---     0.452     R15C18A.B1 to     R15C18A.F1 AL00/OSC01/SLICE_126
ROUTE         1     0.269     R15C18A.F1 to     R15C18B.D1 AL00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R15C18B.D1 to     R15C18B.F1 AL00/OSC01/SLICE_103
ROUTE         4     0.886     R15C18B.F1 to     R15C19B.A1 AL00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R15C19B.A1 to     R15C19B.F1 AL00/OSC01/SLICE_89
ROUTE         6     0.392     R15C19B.F1 to     R15C19B.C0 AL00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R15C19B.C0 to     R15C19B.F0 AL00/OSC01/SLICE_89
ROUTE         1     1.252     R15C19B.F0 to     R16C21D.A0 AL00/OSC01/N_9
CTOF_DEL    ---     0.452     R16C21D.A0 to     R16C21D.F0 AL00/OSC01/SLICE_96
ROUTE         1     0.851     R16C21D.F0 to     R15C21A.A0 AL00/OSC01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R15C21A.A0 to     R15C21A.F0 AL00/OSC01/SLICE_94
ROUTE         1     1.244     R15C21A.F0 to     R14C20B.B0 AL00/OSC01/un1_oscout56_7_4_0
CTOF_DEL    ---     0.452     R14C20B.B0 to     R14C20B.F0 AL00/OSC01/SLICE_93
ROUTE         3     0.578     R14C20B.F0 to     R15C20A.D0 AL00/OSC01/un1_oscout56_7_4
CTOF_DEL    ---     0.452     R15C20A.D0 to     R15C20A.F0 AL00/OSC01/SLICE_91
ROUTE         1     1.633     R15C20A.F0 to     R16C18A.B0 AL00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R16C18A.B0 to    R16C18A.FCO AL00/OSC01/SLICE_0
ROUTE         1     0.000    R16C18A.FCO to    R16C18B.FCI AL00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C18B.FCI to    R16C18B.FCO AL00/OSC01/SLICE_11
ROUTE         1     0.000    R16C18B.FCO to    R16C18C.FCI AL00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C18C.FCI to    R16C18C.FCO AL00/OSC01/SLICE_10
ROUTE         1     0.000    R16C18C.FCO to    R16C18D.FCI AL00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C18D.FCI to    R16C18D.FCO AL00/OSC01/SLICE_9
ROUTE         1     0.000    R16C18D.FCO to    R16C19A.FCI AL00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C19A.FCI to    R16C19A.FCO AL00/OSC01/SLICE_8
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI AL00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO AL00/OSC01/SLICE_7
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI AL00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO AL00/OSC01/SLICE_6
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI AL00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO AL00/OSC01/SLICE_5
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI AL00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO AL00/OSC01/SLICE_4
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI AL00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO AL00/OSC01/SLICE_3
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI AL00/OSC01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO AL00/OSC01/SLICE_2
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI AL00/OSC01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R16C20D.FCI to     R16C20D.F0 AL00/OSC01/SLICE_1
ROUTE         1     0.000     R16C20D.F0 to    R16C20D.DI0 AL00/OSC01/sdiv_12[21] (to AL00/sclk)
                  --------
                   15.273   (45.2% logic, 54.8% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path AL00/OSC00/OSCInst0 to AL00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C18B.CLK AL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path AL00/OSC00/OSCInst0 to AL00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C20D.CLK AL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.355ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              AL00/OSC01/sdiv[6]  (from AL00/sclk +)
   Destination:    FF         Data in        AL00/OSC01/sdiv[21]  (to AL00/sclk +)

   Delay:              15.264ns  (45.3% logic, 54.7% route), 21 logic levels.

 Constraint Details:

     15.264ns physical path delay AL00/OSC01/SLICE_9 to AL00/OSC01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.355ns

 Physical Path Details:

      Data path AL00/OSC01/SLICE_9 to AL00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C18D.CLK to     R16C18D.Q1 AL00/OSC01/SLICE_9 (from AL00/sclk)
ROUTE         2     0.911     R16C18D.Q1 to     R15C18A.B0 AL00/OSC01/sdiv[6]
CTOF_DEL    ---     0.452     R15C18A.B0 to     R15C18A.F0 AL00/OSC01/SLICE_126
ROUTE         1     0.610     R15C18A.F0 to     R15C18B.B1 AL00/OSC01/oscout13lto18_i_a2_15_3
CTOF_DEL    ---     0.452     R15C18B.B1 to     R15C18B.F1 AL00/OSC01/SLICE_103
ROUTE         4     0.886     R15C18B.F1 to     R15C19B.A1 AL00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R15C19B.A1 to     R15C19B.F1 AL00/OSC01/SLICE_89
ROUTE         6     0.392     R15C19B.F1 to     R15C19B.C0 AL00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R15C19B.C0 to     R15C19B.F0 AL00/OSC01/SLICE_89
ROUTE         1     1.252     R15C19B.F0 to     R16C21D.A0 AL00/OSC01/N_9
CTOF_DEL    ---     0.452     R16C21D.A0 to     R16C21D.F0 AL00/OSC01/SLICE_96
ROUTE         1     0.851     R16C21D.F0 to     R15C21A.A0 AL00/OSC01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R15C21A.A0 to     R15C21A.F0 AL00/OSC01/SLICE_94
ROUTE         1     1.244     R15C21A.F0 to     R14C20B.B0 AL00/OSC01/un1_oscout56_7_4_0
CTOF_DEL    ---     0.452     R14C20B.B0 to     R14C20B.F0 AL00/OSC01/SLICE_93
ROUTE         3     0.578     R14C20B.F0 to     R15C20A.D0 AL00/OSC01/un1_oscout56_7_4
CTOF_DEL    ---     0.452     R15C20A.D0 to     R15C20A.F0 AL00/OSC01/SLICE_91
ROUTE         1     1.633     R15C20A.F0 to     R16C18A.B0 AL00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R16C18A.B0 to    R16C18A.FCO AL00/OSC01/SLICE_0
ROUTE         1     0.000    R16C18A.FCO to    R16C18B.FCI AL00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C18B.FCI to    R16C18B.FCO AL00/OSC01/SLICE_11
ROUTE         1     0.000    R16C18B.FCO to    R16C18C.FCI AL00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C18C.FCI to    R16C18C.FCO AL00/OSC01/SLICE_10
ROUTE         1     0.000    R16C18C.FCO to    R16C18D.FCI AL00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C18D.FCI to    R16C18D.FCO AL00/OSC01/SLICE_9
ROUTE         1     0.000    R16C18D.FCO to    R16C19A.FCI AL00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C19A.FCI to    R16C19A.FCO AL00/OSC01/SLICE_8
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI AL00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO AL00/OSC01/SLICE_7
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI AL00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO AL00/OSC01/SLICE_6
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI AL00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO AL00/OSC01/SLICE_5
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI AL00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO AL00/OSC01/SLICE_4
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI AL00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO AL00/OSC01/SLICE_3
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI AL00/OSC01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO AL00/OSC01/SLICE_2
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI AL00/OSC01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R16C20D.FCI to     R16C20D.F0 AL00/OSC01/SLICE_1
ROUTE         1     0.000     R16C20D.F0 to    R16C20D.DI0 AL00/OSC01/sdiv_12[21] (to AL00/sclk)
                  --------
                   15.264   (45.3% logic, 54.7% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path AL00/OSC00/OSCInst0 to AL00/OSC01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C18D.CLK AL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path AL00/OSC00/OSCInst0 to AL00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C20D.CLK AL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              AL00/OSC01/sdiv[0]  (from AL00/sclk +)
   Destination:    FF         Data in        AL00/OSC01/sdiv[21]  (to AL00/sclk +)

   Delay:              15.242ns  (45.3% logic, 54.7% route), 21 logic levels.

 Constraint Details:

     15.242ns physical path delay AL00/OSC01/SLICE_0 to AL00/OSC01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.377ns

 Physical Path Details:

      Data path AL00/OSC01/SLICE_0 to AL00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C18A.CLK to     R16C18A.Q1 AL00/OSC01/SLICE_0 (from AL00/sclk)
ROUTE         2     1.230     R16C18A.Q1 to     R15C18A.A1 AL00/OSC01/sdiv[0]
CTOF_DEL    ---     0.452     R15C18A.A1 to     R15C18A.F1 AL00/OSC01/SLICE_126
ROUTE         1     0.269     R15C18A.F1 to     R15C18B.D1 AL00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R15C18B.D1 to     R15C18B.F1 AL00/OSC01/SLICE_103
ROUTE         4     0.886     R15C18B.F1 to     R15C19B.A1 AL00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R15C19B.A1 to     R15C19B.F1 AL00/OSC01/SLICE_89
ROUTE         6     0.392     R15C19B.F1 to     R15C19B.C0 AL00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R15C19B.C0 to     R15C19B.F0 AL00/OSC01/SLICE_89
ROUTE         1     1.252     R15C19B.F0 to     R16C21D.A0 AL00/OSC01/N_9
CTOF_DEL    ---     0.452     R16C21D.A0 to     R16C21D.F0 AL00/OSC01/SLICE_96
ROUTE         1     0.851     R16C21D.F0 to     R15C21A.A0 AL00/OSC01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R15C21A.A0 to     R15C21A.F0 AL00/OSC01/SLICE_94
ROUTE         1     1.244     R15C21A.F0 to     R14C20B.B0 AL00/OSC01/un1_oscout56_7_4_0
CTOF_DEL    ---     0.452     R14C20B.B0 to     R14C20B.F0 AL00/OSC01/SLICE_93
ROUTE         3     0.578     R14C20B.F0 to     R15C20A.D0 AL00/OSC01/un1_oscout56_7_4
CTOF_DEL    ---     0.452     R15C20A.D0 to     R15C20A.F0 AL00/OSC01/SLICE_91
ROUTE         1     1.633     R15C20A.F0 to     R16C18A.B0 AL00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R16C18A.B0 to    R16C18A.FCO AL00/OSC01/SLICE_0
ROUTE         1     0.000    R16C18A.FCO to    R16C18B.FCI AL00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C18B.FCI to    R16C18B.FCO AL00/OSC01/SLICE_11
ROUTE         1     0.000    R16C18B.FCO to    R16C18C.FCI AL00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C18C.FCI to    R16C18C.FCO AL00/OSC01/SLICE_10
ROUTE         1     0.000    R16C18C.FCO to    R16C18D.FCI AL00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C18D.FCI to    R16C18D.FCO AL00/OSC01/SLICE_9
ROUTE         1     0.000    R16C18D.FCO to    R16C19A.FCI AL00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C19A.FCI to    R16C19A.FCO AL00/OSC01/SLICE_8
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI AL00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO AL00/OSC01/SLICE_7
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI AL00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO AL00/OSC01/SLICE_6
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI AL00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO AL00/OSC01/SLICE_5
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI AL00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO AL00/OSC01/SLICE_4
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI AL00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO AL00/OSC01/SLICE_3
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI AL00/OSC01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO AL00/OSC01/SLICE_2
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI AL00/OSC01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R16C20D.FCI to     R16C20D.F0 AL00/OSC01/SLICE_1
ROUTE         1     0.000     R16C20D.F0 to    R16C20D.DI0 AL00/OSC01/sdiv_12[21] (to AL00/sclk)
                  --------
                   15.242   (45.3% logic, 54.7% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path AL00/OSC00/OSCInst0 to AL00/OSC01/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C18A.CLK AL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path AL00/OSC00/OSCInst0 to AL00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C20D.CLK AL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.399ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              AL00/OSC01/sdiv[7]  (from AL00/sclk +)
   Destination:    FF         Data in        AL00/OSC01/sdiv[20]  (to AL00/sclk +)

   Delay:              15.220ns  (44.8% logic, 55.2% route), 20 logic levels.

 Constraint Details:

     15.220ns physical path delay AL00/OSC01/SLICE_8 to AL00/OSC01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.399ns

 Physical Path Details:

      Data path AL00/OSC01/SLICE_8 to AL00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C19A.CLK to     R16C19A.Q0 AL00/OSC01/SLICE_8 (from AL00/sclk)
ROUTE         2     0.961     R16C19A.Q0 to     R15C18A.C0 AL00/OSC01/sdiv[7]
CTOF_DEL    ---     0.452     R15C18A.C0 to     R15C18A.F0 AL00/OSC01/SLICE_126
ROUTE         1     0.610     R15C18A.F0 to     R15C18B.B1 AL00/OSC01/oscout13lto18_i_a2_15_3
CTOF_DEL    ---     0.452     R15C18B.B1 to     R15C18B.F1 AL00/OSC01/SLICE_103
ROUTE         4     0.886     R15C18B.F1 to     R15C19B.A1 AL00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R15C19B.A1 to     R15C19B.F1 AL00/OSC01/SLICE_89
ROUTE         6     0.392     R15C19B.F1 to     R15C19B.C0 AL00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R15C19B.C0 to     R15C19B.F0 AL00/OSC01/SLICE_89
ROUTE         1     1.252     R15C19B.F0 to     R16C21D.A0 AL00/OSC01/N_9
CTOF_DEL    ---     0.452     R16C21D.A0 to     R16C21D.F0 AL00/OSC01/SLICE_96
ROUTE         1     0.851     R16C21D.F0 to     R15C21A.A0 AL00/OSC01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R15C21A.A0 to     R15C21A.F0 AL00/OSC01/SLICE_94
ROUTE         1     1.244     R15C21A.F0 to     R14C20B.B0 AL00/OSC01/un1_oscout56_7_4_0
CTOF_DEL    ---     0.452     R14C20B.B0 to     R14C20B.F0 AL00/OSC01/SLICE_93
ROUTE         3     0.578     R14C20B.F0 to     R15C20A.D0 AL00/OSC01/un1_oscout56_7_4
CTOF_DEL    ---     0.452     R15C20A.D0 to     R15C20A.F0 AL00/OSC01/SLICE_91
ROUTE         1     1.633     R15C20A.F0 to     R16C18A.B0 AL00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R16C18A.B0 to    R16C18A.FCO AL00/OSC01/SLICE_0
ROUTE         1     0.000    R16C18A.FCO to    R16C18B.FCI AL00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C18B.FCI to    R16C18B.FCO AL00/OSC01/SLICE_11
ROUTE         1     0.000    R16C18B.FCO to    R16C18C.FCI AL00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C18C.FCI to    R16C18C.FCO AL00/OSC01/SLICE_10
ROUTE         1     0.000    R16C18C.FCO to    R16C18D.FCI AL00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C18D.FCI to    R16C18D.FCO AL00/OSC01/SLICE_9
ROUTE         1     0.000    R16C18D.FCO to    R16C19A.FCI AL00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C19A.FCI to    R16C19A.FCO AL00/OSC01/SLICE_8
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI AL00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO AL00/OSC01/SLICE_7
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI AL00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO AL00/OSC01/SLICE_6
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI AL00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO AL00/OSC01/SLICE_5
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI AL00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO AL00/OSC01/SLICE_4
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI AL00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO AL00/OSC01/SLICE_3
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI AL00/OSC01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R16C20C.FCI to     R16C20C.F1 AL00/OSC01/SLICE_2
ROUTE         1     0.000     R16C20C.F1 to    R16C20C.DI1 AL00/OSC01/sdiv_12[20] (to AL00/sclk)
                  --------
                   15.220   (44.8% logic, 55.2% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path AL00/OSC00/OSCInst0 to AL00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C19A.CLK AL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path AL00/OSC00/OSCInst0 to AL00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C20C.CLK AL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.440ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              AL00/OSC01/sdiv[2]  (from AL00/sclk +)
   Destination:    FF         Data in        AL00/OSC01/sdiv[20]  (to AL00/sclk +)

   Delay:              15.179ns  (44.9% logic, 55.1% route), 20 logic levels.

 Constraint Details:

     15.179ns physical path delay AL00/OSC01/SLICE_11 to AL00/OSC01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.440ns

 Physical Path Details:

      Data path AL00/OSC01/SLICE_11 to AL00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C18B.CLK to     R16C18B.Q1 AL00/OSC01/SLICE_11 (from AL00/sclk)
ROUTE         2     1.261     R16C18B.Q1 to     R15C18A.B1 AL00/OSC01/sdiv[2]
CTOF_DEL    ---     0.452     R15C18A.B1 to     R15C18A.F1 AL00/OSC01/SLICE_126
ROUTE         1     0.269     R15C18A.F1 to     R15C18B.D1 AL00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R15C18B.D1 to     R15C18B.F1 AL00/OSC01/SLICE_103
ROUTE         4     0.886     R15C18B.F1 to     R15C19B.A1 AL00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R15C19B.A1 to     R15C19B.F1 AL00/OSC01/SLICE_89
ROUTE         6     0.392     R15C19B.F1 to     R15C19B.C0 AL00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R15C19B.C0 to     R15C19B.F0 AL00/OSC01/SLICE_89
ROUTE         1     1.252     R15C19B.F0 to     R16C21D.A0 AL00/OSC01/N_9
CTOF_DEL    ---     0.452     R16C21D.A0 to     R16C21D.F0 AL00/OSC01/SLICE_96
ROUTE         1     0.851     R16C21D.F0 to     R15C21A.A0 AL00/OSC01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R15C21A.A0 to     R15C21A.F0 AL00/OSC01/SLICE_94
ROUTE         1     1.244     R15C21A.F0 to     R14C20B.B0 AL00/OSC01/un1_oscout56_7_4_0
CTOF_DEL    ---     0.452     R14C20B.B0 to     R14C20B.F0 AL00/OSC01/SLICE_93
ROUTE         3     0.578     R14C20B.F0 to     R15C20A.D0 AL00/OSC01/un1_oscout56_7_4
CTOF_DEL    ---     0.452     R15C20A.D0 to     R15C20A.F0 AL00/OSC01/SLICE_91
ROUTE         1     1.633     R15C20A.F0 to     R16C18A.B0 AL00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R16C18A.B0 to    R16C18A.FCO AL00/OSC01/SLICE_0
ROUTE         1     0.000    R16C18A.FCO to    R16C18B.FCI AL00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C18B.FCI to    R16C18B.FCO AL00/OSC01/SLICE_11
ROUTE         1     0.000    R16C18B.FCO to    R16C18C.FCI AL00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C18C.FCI to    R16C18C.FCO AL00/OSC01/SLICE_10
ROUTE         1     0.000    R16C18C.FCO to    R16C18D.FCI AL00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C18D.FCI to    R16C18D.FCO AL00/OSC01/SLICE_9
ROUTE         1     0.000    R16C18D.FCO to    R16C19A.FCI AL00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C19A.FCI to    R16C19A.FCO AL00/OSC01/SLICE_8
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI AL00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO AL00/OSC01/SLICE_7
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI AL00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO AL00/OSC01/SLICE_6
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI AL00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO AL00/OSC01/SLICE_5
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI AL00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO AL00/OSC01/SLICE_4
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI AL00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO AL00/OSC01/SLICE_3
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI AL00/OSC01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R16C20C.FCI to     R16C20C.F1 AL00/OSC01/SLICE_2
ROUTE         1     0.000     R16C20C.F1 to    R16C20C.DI1 AL00/OSC01/sdiv_12[20] (to AL00/sclk)
                  --------
                   15.179   (44.9% logic, 55.1% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path AL00/OSC00/OSCInst0 to AL00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C18B.CLK AL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path AL00/OSC00/OSCInst0 to AL00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C20C.CLK AL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.449ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              AL00/OSC01/sdiv[6]  (from AL00/sclk +)
   Destination:    FF         Data in        AL00/OSC01/sdiv[20]  (to AL00/sclk +)

   Delay:              15.170ns  (44.9% logic, 55.1% route), 20 logic levels.

 Constraint Details:

     15.170ns physical path delay AL00/OSC01/SLICE_9 to AL00/OSC01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.449ns

 Physical Path Details:

      Data path AL00/OSC01/SLICE_9 to AL00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C18D.CLK to     R16C18D.Q1 AL00/OSC01/SLICE_9 (from AL00/sclk)
ROUTE         2     0.911     R16C18D.Q1 to     R15C18A.B0 AL00/OSC01/sdiv[6]
CTOF_DEL    ---     0.452     R15C18A.B0 to     R15C18A.F0 AL00/OSC01/SLICE_126
ROUTE         1     0.610     R15C18A.F0 to     R15C18B.B1 AL00/OSC01/oscout13lto18_i_a2_15_3
CTOF_DEL    ---     0.452     R15C18B.B1 to     R15C18B.F1 AL00/OSC01/SLICE_103
ROUTE         4     0.886     R15C18B.F1 to     R15C19B.A1 AL00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R15C19B.A1 to     R15C19B.F1 AL00/OSC01/SLICE_89
ROUTE         6     0.392     R15C19B.F1 to     R15C19B.C0 AL00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R15C19B.C0 to     R15C19B.F0 AL00/OSC01/SLICE_89
ROUTE         1     1.252     R15C19B.F0 to     R16C21D.A0 AL00/OSC01/N_9
CTOF_DEL    ---     0.452     R16C21D.A0 to     R16C21D.F0 AL00/OSC01/SLICE_96
ROUTE         1     0.851     R16C21D.F0 to     R15C21A.A0 AL00/OSC01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R15C21A.A0 to     R15C21A.F0 AL00/OSC01/SLICE_94
ROUTE         1     1.244     R15C21A.F0 to     R14C20B.B0 AL00/OSC01/un1_oscout56_7_4_0
CTOF_DEL    ---     0.452     R14C20B.B0 to     R14C20B.F0 AL00/OSC01/SLICE_93
ROUTE         3     0.578     R14C20B.F0 to     R15C20A.D0 AL00/OSC01/un1_oscout56_7_4
CTOF_DEL    ---     0.452     R15C20A.D0 to     R15C20A.F0 AL00/OSC01/SLICE_91
ROUTE         1     1.633     R15C20A.F0 to     R16C18A.B0 AL00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R16C18A.B0 to    R16C18A.FCO AL00/OSC01/SLICE_0
ROUTE         1     0.000    R16C18A.FCO to    R16C18B.FCI AL00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C18B.FCI to    R16C18B.FCO AL00/OSC01/SLICE_11
ROUTE         1     0.000    R16C18B.FCO to    R16C18C.FCI AL00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C18C.FCI to    R16C18C.FCO AL00/OSC01/SLICE_10
ROUTE         1     0.000    R16C18C.FCO to    R16C18D.FCI AL00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C18D.FCI to    R16C18D.FCO AL00/OSC01/SLICE_9
ROUTE         1     0.000    R16C18D.FCO to    R16C19A.FCI AL00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C19A.FCI to    R16C19A.FCO AL00/OSC01/SLICE_8
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI AL00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO AL00/OSC01/SLICE_7
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI AL00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO AL00/OSC01/SLICE_6
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI AL00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO AL00/OSC01/SLICE_5
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI AL00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO AL00/OSC01/SLICE_4
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI AL00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO AL00/OSC01/SLICE_3
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI AL00/OSC01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R16C20C.FCI to     R16C20C.F1 AL00/OSC01/SLICE_2
ROUTE         1     0.000     R16C20C.F1 to    R16C20C.DI1 AL00/OSC01/sdiv_12[20] (to AL00/sclk)
                  --------
                   15.170   (44.9% logic, 55.1% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path AL00/OSC00/OSCInst0 to AL00/OSC01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C18D.CLK AL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path AL00/OSC00/OSCInst0 to AL00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C20C.CLK AL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.451ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              AL00/OSC01/sdiv[7]  (from AL00/sclk +)
   Destination:    FF         Data in        AL00/OSC01/sdiv[19]  (to AL00/sclk +)

   Delay:              15.168ns  (44.6% logic, 55.4% route), 20 logic levels.

 Constraint Details:

     15.168ns physical path delay AL00/OSC01/SLICE_8 to AL00/OSC01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.451ns

 Physical Path Details:

      Data path AL00/OSC01/SLICE_8 to AL00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C19A.CLK to     R16C19A.Q0 AL00/OSC01/SLICE_8 (from AL00/sclk)
ROUTE         2     0.961     R16C19A.Q0 to     R15C18A.C0 AL00/OSC01/sdiv[7]
CTOF_DEL    ---     0.452     R15C18A.C0 to     R15C18A.F0 AL00/OSC01/SLICE_126
ROUTE         1     0.610     R15C18A.F0 to     R15C18B.B1 AL00/OSC01/oscout13lto18_i_a2_15_3
CTOF_DEL    ---     0.452     R15C18B.B1 to     R15C18B.F1 AL00/OSC01/SLICE_103
ROUTE         4     0.886     R15C18B.F1 to     R15C19B.A1 AL00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R15C19B.A1 to     R15C19B.F1 AL00/OSC01/SLICE_89
ROUTE         6     0.392     R15C19B.F1 to     R15C19B.C0 AL00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R15C19B.C0 to     R15C19B.F0 AL00/OSC01/SLICE_89
ROUTE         1     1.252     R15C19B.F0 to     R16C21D.A0 AL00/OSC01/N_9
CTOF_DEL    ---     0.452     R16C21D.A0 to     R16C21D.F0 AL00/OSC01/SLICE_96
ROUTE         1     0.851     R16C21D.F0 to     R15C21A.A0 AL00/OSC01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R15C21A.A0 to     R15C21A.F0 AL00/OSC01/SLICE_94
ROUTE         1     1.244     R15C21A.F0 to     R14C20B.B0 AL00/OSC01/un1_oscout56_7_4_0
CTOF_DEL    ---     0.452     R14C20B.B0 to     R14C20B.F0 AL00/OSC01/SLICE_93
ROUTE         3     0.578     R14C20B.F0 to     R15C20A.D0 AL00/OSC01/un1_oscout56_7_4
CTOF_DEL    ---     0.452     R15C20A.D0 to     R15C20A.F0 AL00/OSC01/SLICE_91
ROUTE         1     1.633     R15C20A.F0 to     R16C18A.B0 AL00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R16C18A.B0 to    R16C18A.FCO AL00/OSC01/SLICE_0
ROUTE         1     0.000    R16C18A.FCO to    R16C18B.FCI AL00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C18B.FCI to    R16C18B.FCO AL00/OSC01/SLICE_11
ROUTE         1     0.000    R16C18B.FCO to    R16C18C.FCI AL00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C18C.FCI to    R16C18C.FCO AL00/OSC01/SLICE_10
ROUTE         1     0.000    R16C18C.FCO to    R16C18D.FCI AL00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C18D.FCI to    R16C18D.FCO AL00/OSC01/SLICE_9
ROUTE         1     0.000    R16C18D.FCO to    R16C19A.FCI AL00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C19A.FCI to    R16C19A.FCO AL00/OSC01/SLICE_8
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI AL00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO AL00/OSC01/SLICE_7
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI AL00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO AL00/OSC01/SLICE_6
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI AL00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO AL00/OSC01/SLICE_5
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI AL00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO AL00/OSC01/SLICE_4
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI AL00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO AL00/OSC01/SLICE_3
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI AL00/OSC01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R16C20C.FCI to     R16C20C.F0 AL00/OSC01/SLICE_2
ROUTE         1     0.000     R16C20C.F0 to    R16C20C.DI0 AL00/OSC01/sdiv_12[19] (to AL00/sclk)
                  --------
                   15.168   (44.6% logic, 55.4% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path AL00/OSC00/OSCInst0 to AL00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C19A.CLK AL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path AL00/OSC00/OSCInst0 to AL00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C20C.CLK AL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.471ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              AL00/OSC01/sdiv[0]  (from AL00/sclk +)
   Destination:    FF         Data in        AL00/OSC01/sdiv[20]  (to AL00/sclk +)

   Delay:              15.148ns  (45.0% logic, 55.0% route), 20 logic levels.

 Constraint Details:

     15.148ns physical path delay AL00/OSC01/SLICE_0 to AL00/OSC01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.471ns

 Physical Path Details:

      Data path AL00/OSC01/SLICE_0 to AL00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C18A.CLK to     R16C18A.Q1 AL00/OSC01/SLICE_0 (from AL00/sclk)
ROUTE         2     1.230     R16C18A.Q1 to     R15C18A.A1 AL00/OSC01/sdiv[0]
CTOF_DEL    ---     0.452     R15C18A.A1 to     R15C18A.F1 AL00/OSC01/SLICE_126
ROUTE         1     0.269     R15C18A.F1 to     R15C18B.D1 AL00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R15C18B.D1 to     R15C18B.F1 AL00/OSC01/SLICE_103
ROUTE         4     0.886     R15C18B.F1 to     R15C19B.A1 AL00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R15C19B.A1 to     R15C19B.F1 AL00/OSC01/SLICE_89
ROUTE         6     0.392     R15C19B.F1 to     R15C19B.C0 AL00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R15C19B.C0 to     R15C19B.F0 AL00/OSC01/SLICE_89
ROUTE         1     1.252     R15C19B.F0 to     R16C21D.A0 AL00/OSC01/N_9
CTOF_DEL    ---     0.452     R16C21D.A0 to     R16C21D.F0 AL00/OSC01/SLICE_96
ROUTE         1     0.851     R16C21D.F0 to     R15C21A.A0 AL00/OSC01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R15C21A.A0 to     R15C21A.F0 AL00/OSC01/SLICE_94
ROUTE         1     1.244     R15C21A.F0 to     R14C20B.B0 AL00/OSC01/un1_oscout56_7_4_0
CTOF_DEL    ---     0.452     R14C20B.B0 to     R14C20B.F0 AL00/OSC01/SLICE_93
ROUTE         3     0.578     R14C20B.F0 to     R15C20A.D0 AL00/OSC01/un1_oscout56_7_4
CTOF_DEL    ---     0.452     R15C20A.D0 to     R15C20A.F0 AL00/OSC01/SLICE_91
ROUTE         1     1.633     R15C20A.F0 to     R16C18A.B0 AL00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R16C18A.B0 to    R16C18A.FCO AL00/OSC01/SLICE_0
ROUTE         1     0.000    R16C18A.FCO to    R16C18B.FCI AL00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C18B.FCI to    R16C18B.FCO AL00/OSC01/SLICE_11
ROUTE         1     0.000    R16C18B.FCO to    R16C18C.FCI AL00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C18C.FCI to    R16C18C.FCO AL00/OSC01/SLICE_10
ROUTE         1     0.000    R16C18C.FCO to    R16C18D.FCI AL00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C18D.FCI to    R16C18D.FCO AL00/OSC01/SLICE_9
ROUTE         1     0.000    R16C18D.FCO to    R16C19A.FCI AL00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C19A.FCI to    R16C19A.FCO AL00/OSC01/SLICE_8
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI AL00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO AL00/OSC01/SLICE_7
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI AL00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO AL00/OSC01/SLICE_6
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI AL00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO AL00/OSC01/SLICE_5
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI AL00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO AL00/OSC01/SLICE_4
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI AL00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO AL00/OSC01/SLICE_3
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI AL00/OSC01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R16C20C.FCI to     R16C20C.F1 AL00/OSC01/SLICE_2
ROUTE         1     0.000     R16C20C.F1 to    R16C20C.DI1 AL00/OSC01/sdiv_12[20] (to AL00/sclk)
                  --------
                   15.148   (45.0% logic, 55.0% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path AL00/OSC00/OSCInst0 to AL00/OSC01/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C18A.CLK AL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path AL00/OSC00/OSCInst0 to AL00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C20C.CLK AL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.492ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              AL00/OSC01/sdiv[2]  (from AL00/sclk +)
   Destination:    FF         Data in        AL00/OSC01/sdiv[19]  (to AL00/sclk +)

   Delay:              15.127ns  (44.7% logic, 55.3% route), 20 logic levels.

 Constraint Details:

     15.127ns physical path delay AL00/OSC01/SLICE_11 to AL00/OSC01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.492ns

 Physical Path Details:

      Data path AL00/OSC01/SLICE_11 to AL00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C18B.CLK to     R16C18B.Q1 AL00/OSC01/SLICE_11 (from AL00/sclk)
ROUTE         2     1.261     R16C18B.Q1 to     R15C18A.B1 AL00/OSC01/sdiv[2]
CTOF_DEL    ---     0.452     R15C18A.B1 to     R15C18A.F1 AL00/OSC01/SLICE_126
ROUTE         1     0.269     R15C18A.F1 to     R15C18B.D1 AL00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R15C18B.D1 to     R15C18B.F1 AL00/OSC01/SLICE_103
ROUTE         4     0.886     R15C18B.F1 to     R15C19B.A1 AL00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R15C19B.A1 to     R15C19B.F1 AL00/OSC01/SLICE_89
ROUTE         6     0.392     R15C19B.F1 to     R15C19B.C0 AL00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R15C19B.C0 to     R15C19B.F0 AL00/OSC01/SLICE_89
ROUTE         1     1.252     R15C19B.F0 to     R16C21D.A0 AL00/OSC01/N_9
CTOF_DEL    ---     0.452     R16C21D.A0 to     R16C21D.F0 AL00/OSC01/SLICE_96
ROUTE         1     0.851     R16C21D.F0 to     R15C21A.A0 AL00/OSC01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R15C21A.A0 to     R15C21A.F0 AL00/OSC01/SLICE_94
ROUTE         1     1.244     R15C21A.F0 to     R14C20B.B0 AL00/OSC01/un1_oscout56_7_4_0
CTOF_DEL    ---     0.452     R14C20B.B0 to     R14C20B.F0 AL00/OSC01/SLICE_93
ROUTE         3     0.578     R14C20B.F0 to     R15C20A.D0 AL00/OSC01/un1_oscout56_7_4
CTOF_DEL    ---     0.452     R15C20A.D0 to     R15C20A.F0 AL00/OSC01/SLICE_91
ROUTE         1     1.633     R15C20A.F0 to     R16C18A.B0 AL00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R16C18A.B0 to    R16C18A.FCO AL00/OSC01/SLICE_0
ROUTE         1     0.000    R16C18A.FCO to    R16C18B.FCI AL00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C18B.FCI to    R16C18B.FCO AL00/OSC01/SLICE_11
ROUTE         1     0.000    R16C18B.FCO to    R16C18C.FCI AL00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C18C.FCI to    R16C18C.FCO AL00/OSC01/SLICE_10
ROUTE         1     0.000    R16C18C.FCO to    R16C18D.FCI AL00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C18D.FCI to    R16C18D.FCO AL00/OSC01/SLICE_9
ROUTE         1     0.000    R16C18D.FCO to    R16C19A.FCI AL00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C19A.FCI to    R16C19A.FCO AL00/OSC01/SLICE_8
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI AL00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO AL00/OSC01/SLICE_7
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI AL00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO AL00/OSC01/SLICE_6
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI AL00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO AL00/OSC01/SLICE_5
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI AL00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO AL00/OSC01/SLICE_4
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI AL00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO AL00/OSC01/SLICE_3
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI AL00/OSC01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R16C20C.FCI to     R16C20C.F0 AL00/OSC01/SLICE_2
ROUTE         1     0.000     R16C20C.F0 to    R16C20C.DI0 AL00/OSC01/sdiv_12[19] (to AL00/sclk)
                  --------
                   15.127   (44.7% logic, 55.3% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path AL00/OSC00/OSCInst0 to AL00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C18B.CLK AL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path AL00/OSC00/OSCInst0 to AL00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C20C.CLK AL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

Report:   64.666MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "AL00/sclk" 2.080000 MHz  |             |             |
;                                       |    2.080 MHz|   64.666 MHz|  21  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk00_c   Source: AL00/OSC01/SLICE_56.Q0   Loads: 77
   No transfer within this clock domain is found

Clock Domain: AL00/sclk   Source: AL00/OSC00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "AL00/sclk" 2.080000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6700 paths, 1 nets, and 603 connections (55.99% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Tue Jun 22 11:57:43 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o alu00_alu0.twr -gui -msgset C:/Users/crist/Desktop/Semestre20212/Arquitectura de computadoras/Parcial 3/Practicas/alu00/promote.xml alu00_alu0.ncd alu00_alu0.prf 
Design file:     alu00_alu0.ncd
Preference file: alu00_alu0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "AL00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              AL00/OSC01/sdiv[9]  (from AL00/sclk +)
   Destination:    FF         Data in        AL00/OSC01/sdiv[9]  (to AL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay AL00/OSC01/SLICE_7 to AL00/OSC01/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path AL00/OSC01/SLICE_7 to AL00/OSC01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C19B.CLK to     R16C19B.Q0 AL00/OSC01/SLICE_7 (from AL00/sclk)
ROUTE         3     0.132     R16C19B.Q0 to     R16C19B.A0 AL00/OSC01/sdiv[9]
CTOF_DEL    ---     0.101     R16C19B.A0 to     R16C19B.F0 AL00/OSC01/SLICE_7
ROUTE         1     0.000     R16C19B.F0 to    R16C19B.DI0 AL00/OSC01/sdiv_12[9] (to AL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path AL00/OSC00/OSCInst0 to AL00/OSC01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C19B.CLK AL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path AL00/OSC00/OSCInst0 to AL00/OSC01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C19B.CLK AL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              AL00/OSC01/sdiv[3]  (from AL00/sclk +)
   Destination:    FF         Data in        AL00/OSC01/sdiv[3]  (to AL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay AL00/OSC01/SLICE_10 to AL00/OSC01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path AL00/OSC01/SLICE_10 to AL00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C18C.CLK to     R16C18C.Q0 AL00/OSC01/SLICE_10 (from AL00/sclk)
ROUTE         2     0.132     R16C18C.Q0 to     R16C18C.A0 AL00/OSC01/sdiv[3]
CTOF_DEL    ---     0.101     R16C18C.A0 to     R16C18C.F0 AL00/OSC01/SLICE_10
ROUTE         1     0.000     R16C18C.F0 to    R16C18C.DI0 AL00/OSC01/sdiv_12[3] (to AL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path AL00/OSC00/OSCInst0 to AL00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C18C.CLK AL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path AL00/OSC00/OSCInst0 to AL00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C18C.CLK AL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              AL00/OSC01/sdiv[1]  (from AL00/sclk +)
   Destination:    FF         Data in        AL00/OSC01/sdiv[1]  (to AL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay AL00/OSC01/SLICE_11 to AL00/OSC01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path AL00/OSC01/SLICE_11 to AL00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C18B.CLK to     R16C18B.Q0 AL00/OSC01/SLICE_11 (from AL00/sclk)
ROUTE         2     0.132     R16C18B.Q0 to     R16C18B.A0 AL00/OSC01/sdiv[1]
CTOF_DEL    ---     0.101     R16C18B.A0 to     R16C18B.F0 AL00/OSC01/SLICE_11
ROUTE         1     0.000     R16C18B.F0 to    R16C18B.DI0 AL00/OSC01/sdiv_12[1] (to AL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path AL00/OSC00/OSCInst0 to AL00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C18B.CLK AL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path AL00/OSC00/OSCInst0 to AL00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C18B.CLK AL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              AL00/OSC01/sdiv[7]  (from AL00/sclk +)
   Destination:    FF         Data in        AL00/OSC01/sdiv[7]  (to AL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay AL00/OSC01/SLICE_8 to AL00/OSC01/SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path AL00/OSC01/SLICE_8 to AL00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C19A.CLK to     R16C19A.Q0 AL00/OSC01/SLICE_8 (from AL00/sclk)
ROUTE         2     0.132     R16C19A.Q0 to     R16C19A.A0 AL00/OSC01/sdiv[7]
CTOF_DEL    ---     0.101     R16C19A.A0 to     R16C19A.F0 AL00/OSC01/SLICE_8
ROUTE         1     0.000     R16C19A.F0 to    R16C19A.DI0 AL00/OSC01/sdiv_12[7] (to AL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path AL00/OSC00/OSCInst0 to AL00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C19A.CLK AL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path AL00/OSC00/OSCInst0 to AL00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C19A.CLK AL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              AL00/OSC01/sdiv[11]  (from AL00/sclk +)
   Destination:    FF         Data in        AL00/OSC01/sdiv[11]  (to AL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay AL00/OSC01/SLICE_6 to AL00/OSC01/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path AL00/OSC01/SLICE_6 to AL00/OSC01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C19C.CLK to     R16C19C.Q0 AL00/OSC01/SLICE_6 (from AL00/sclk)
ROUTE         3     0.132     R16C19C.Q0 to     R16C19C.A0 AL00/OSC01/sdiv[11]
CTOF_DEL    ---     0.101     R16C19C.A0 to     R16C19C.F0 AL00/OSC01/SLICE_6
ROUTE         1     0.000     R16C19C.F0 to    R16C19C.DI0 AL00/OSC01/sdiv_12[11] (to AL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path AL00/OSC00/OSCInst0 to AL00/OSC01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C19C.CLK AL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path AL00/OSC00/OSCInst0 to AL00/OSC01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C19C.CLK AL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              AL00/OSC01/sdiv[6]  (from AL00/sclk +)
   Destination:    FF         Data in        AL00/OSC01/sdiv[6]  (to AL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay AL00/OSC01/SLICE_9 to AL00/OSC01/SLICE_9 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path AL00/OSC01/SLICE_9 to AL00/OSC01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C18D.CLK to     R16C18D.Q1 AL00/OSC01/SLICE_9 (from AL00/sclk)
ROUTE         2     0.132     R16C18D.Q1 to     R16C18D.A1 AL00/OSC01/sdiv[6]
CTOF_DEL    ---     0.101     R16C18D.A1 to     R16C18D.F1 AL00/OSC01/SLICE_9
ROUTE         1     0.000     R16C18D.F1 to    R16C18D.DI1 AL00/OSC01/sdiv_12[6] (to AL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path AL00/OSC00/OSCInst0 to AL00/OSC01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C18D.CLK AL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path AL00/OSC00/OSCInst0 to AL00/OSC01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C18D.CLK AL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              AL00/OSC01/sdiv[13]  (from AL00/sclk +)
   Destination:    FF         Data in        AL00/OSC01/sdiv[13]  (to AL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay AL00/OSC01/SLICE_5 to AL00/OSC01/SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path AL00/OSC01/SLICE_5 to AL00/OSC01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C19D.CLK to     R16C19D.Q0 AL00/OSC01/SLICE_5 (from AL00/sclk)
ROUTE         3     0.132     R16C19D.Q0 to     R16C19D.A0 AL00/OSC01/sdiv[13]
CTOF_DEL    ---     0.101     R16C19D.A0 to     R16C19D.F0 AL00/OSC01/SLICE_5
ROUTE         1     0.000     R16C19D.F0 to    R16C19D.DI0 AL00/OSC01/sdiv_12[13] (to AL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path AL00/OSC00/OSCInst0 to AL00/OSC01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C19D.CLK AL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path AL00/OSC00/OSCInst0 to AL00/OSC01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C19D.CLK AL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              AL00/OSC01/sdiv[10]  (from AL00/sclk +)
   Destination:    FF         Data in        AL00/OSC01/sdiv[10]  (to AL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay AL00/OSC01/SLICE_7 to AL00/OSC01/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path AL00/OSC01/SLICE_7 to AL00/OSC01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C19B.CLK to     R16C19B.Q1 AL00/OSC01/SLICE_7 (from AL00/sclk)
ROUTE         3     0.132     R16C19B.Q1 to     R16C19B.A1 AL00/OSC01/sdiv[10]
CTOF_DEL    ---     0.101     R16C19B.A1 to     R16C19B.F1 AL00/OSC01/SLICE_7
ROUTE         1     0.000     R16C19B.F1 to    R16C19B.DI1 AL00/OSC01/sdiv_12[10] (to AL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path AL00/OSC00/OSCInst0 to AL00/OSC01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C19B.CLK AL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path AL00/OSC00/OSCInst0 to AL00/OSC01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C19B.CLK AL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              AL00/OSC01/sdiv[2]  (from AL00/sclk +)
   Destination:    FF         Data in        AL00/OSC01/sdiv[2]  (to AL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay AL00/OSC01/SLICE_11 to AL00/OSC01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path AL00/OSC01/SLICE_11 to AL00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C18B.CLK to     R16C18B.Q1 AL00/OSC01/SLICE_11 (from AL00/sclk)
ROUTE         2     0.132     R16C18B.Q1 to     R16C18B.A1 AL00/OSC01/sdiv[2]
CTOF_DEL    ---     0.101     R16C18B.A1 to     R16C18B.F1 AL00/OSC01/SLICE_11
ROUTE         1     0.000     R16C18B.F1 to    R16C18B.DI1 AL00/OSC01/sdiv_12[2] (to AL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path AL00/OSC00/OSCInst0 to AL00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C18B.CLK AL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path AL00/OSC00/OSCInst0 to AL00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C18B.CLK AL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              AL00/OSC01/sdiv[14]  (from AL00/sclk +)
   Destination:    FF         Data in        AL00/OSC01/sdiv[14]  (to AL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay AL00/OSC01/SLICE_5 to AL00/OSC01/SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path AL00/OSC01/SLICE_5 to AL00/OSC01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C19D.CLK to     R16C19D.Q1 AL00/OSC01/SLICE_5 (from AL00/sclk)
ROUTE         3     0.132     R16C19D.Q1 to     R16C19D.A1 AL00/OSC01/sdiv[14]
CTOF_DEL    ---     0.101     R16C19D.A1 to     R16C19D.F1 AL00/OSC01/SLICE_5
ROUTE         1     0.000     R16C19D.F1 to    R16C19D.DI1 AL00/OSC01/sdiv_12[14] (to AL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path AL00/OSC00/OSCInst0 to AL00/OSC01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C19D.CLK AL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path AL00/OSC00/OSCInst0 to AL00/OSC01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C19D.CLK AL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "AL00/sclk" 2.080000 MHz  |             |             |
;                                       |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk00_c   Source: AL00/OSC01/SLICE_56.Q0   Loads: 77
   No transfer within this clock domain is found

Clock Domain: AL00/sclk   Source: AL00/OSC00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "AL00/sclk" 2.080000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6700 paths, 1 nets, and 603 connections (55.99% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

