static inline void T_1 F_1 ( void )\r\n{\r\nF_2 ( V_1 , F_3 ( V_1 ) ,\r\nL_1 ) ;\r\nF_4 ( & V_2 ) ;\r\n}\r\nstatic int T_1 F_5 ( void )\r\n{\r\nint V_3 ;\r\nV_4 [ 1 ] . V_5 =\r\nF_6 ( F_7 ( V_6 ) ) ;\r\nV_4 [ 1 ] . V_7 =\r\nF_6 ( F_7 ( V_6 ) ) ;\r\nV_3 = F_8 ( & V_8 ) ;\r\nreturn V_3 ;\r\n}\r\nstatic void F_9 ( void )\r\n{\r\n( void ) F_8 ( & V_9 ) ;\r\n}\r\nstatic void F_10 ( struct V_10 * V_11 , int V_12 , unsigned int V_13 )\r\n{\r\nstruct V_14 * V_14 = V_11 -> V_15 ;\r\nif ( V_12 == V_16 )\r\nreturn;\r\nif ( V_13 & V_17 )\r\nF_11 ( V_12 , V_14 -> V_18 + ( 1 << 24 ) ) ;\r\nelse\r\nF_11 ( V_12 , V_14 -> V_18 + ( 1 << 23 ) ) ;\r\n}\r\nstatic int F_12 ( struct V_10 * V_11 )\r\n{\r\nreturn F_13 ( F_7 ( V_19 ) ) ;\r\n}\r\nstatic void F_14 ( struct V_10 * V_11 , int V_20 )\r\n{\r\nif ( V_20 >= 0 )\r\nF_15 ( F_7 ( V_21 ) , 0 ) ;\r\nelse\r\nF_15 ( F_7 ( V_21 ) , 1 ) ;\r\n}\r\nstatic void T_1 F_16 ( void )\r\n{\r\nF_17 ( 0x00004f00 , F_18 ( F_19 ( 3 ) ) ) ;\r\nF_17 ( 0x20013b31 , F_18 ( F_20 ( 3 ) ) ) ;\r\nF_17 ( 0x00020800 , F_18 ( F_21 ( 3 ) ) ) ;\r\nF_22 ( V_22 , true ) ;\r\nF_23 ( F_24 ( V_21 , V_23 ) ) ;\r\nif ( ! F_25 ( F_7 ( V_21 ) , L_2 ) )\r\nF_26 ( F_7 ( V_21 ) , 0 ) ;\r\nF_23 ( F_24 ( V_19 , V_23 ) ) ;\r\nif ( ! F_25 ( F_7 ( V_19 ) , L_3 ) )\r\nF_27 ( F_7 ( V_19 ) ) ;\r\nF_23 ( F_24 ( V_24 , V_23 ) ) ;\r\nif ( ! F_25 ( F_7 ( V_24 ) , L_4 ) )\r\nF_27 ( F_7 ( V_24 ) ) ;\r\nF_8 ( & V_25 ) ;\r\n}\r\nstatic void T_1 F_28 ( void )\r\n{\r\nvoid T_2 * V_26 ;\r\nT_3 V_27 ;\r\nV_26 = F_29 ( V_28 , V_29 ) ;\r\nif ( ! V_26 ) {\r\nF_30 ( V_30 L_5 ,\r\nV_31 ) ;\r\nreturn;\r\n}\r\nV_27 = F_31 ( V_26 + V_32 ) ;\r\nF_32 ( V_26 ) ;\r\nF_30 ( V_33 L_6 ,\r\n( V_27 & 0xF000 ) >> 12 ,\r\n( V_27 & 0x0F00 ) >> 8 , V_27 & 0x00FF ) ;\r\nif ( V_27 < F_33 ( 0 , 8 , 7 ) ) {\r\nF_30 ( V_30 L_7\r\nL_8 ) ;\r\nreturn;\r\n}\r\nF_16 () ;\r\nF_5 () ;\r\n}\r\nstatic void T_1 F_34 ( void )\r\n{\r\nF_35 () ;\r\nF_1 () ;\r\nF_9 () ;\r\nF_28 () ;\r\nF_36 () ;\r\n}\r\nstatic void T_1 F_37 ( void )\r\n{\r\nF_38 ( 26000000 ) ;\r\n}
