
AfficheurTournant_Partie3_Exo31.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001650  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000630  08001710  08001710  00011710  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08001d40  08001d40  00011d40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001d44  08001d44  00011d44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000010  20000000  08001d48  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000ec  20000010  08001d58  00020010  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200000fc  08001d58  000200fc  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
  9 .debug_info   00009b04  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000018a1  00000000  00000000  00029b3c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000057d8  00000000  00000000  0002b3dd  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000708  00000000  00000000  00030bb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000009f0  00000000  00000000  000312c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00003a5b  00000000  00000000  00031cb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000287c  00000000  00000000  0003570b  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00037f87  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00001584  00000000  00000000  00038004  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000010 	.word	0x20000010
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080016f8 	.word	0x080016f8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000014 	.word	0x20000014
 8000104:	080016f8 	.word	0x080016f8

08000108 <__gnu_thumb1_case_uqi>:
 8000108:	b402      	push	{r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0049      	lsls	r1, r1, #1
 8000110:	5c09      	ldrb	r1, [r1, r0]
 8000112:	0049      	lsls	r1, r1, #1
 8000114:	448e      	add	lr, r1
 8000116:	bc02      	pop	{r1}
 8000118:	4770      	bx	lr
 800011a:	46c0      	nop			; (mov r8, r8)

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f8f0 	bl	8000404 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__divsi3>:
 8000230:	4603      	mov	r3, r0
 8000232:	430b      	orrs	r3, r1
 8000234:	d47f      	bmi.n	8000336 <__divsi3+0x106>
 8000236:	2200      	movs	r2, #0
 8000238:	0843      	lsrs	r3, r0, #1
 800023a:	428b      	cmp	r3, r1
 800023c:	d374      	bcc.n	8000328 <__divsi3+0xf8>
 800023e:	0903      	lsrs	r3, r0, #4
 8000240:	428b      	cmp	r3, r1
 8000242:	d35f      	bcc.n	8000304 <__divsi3+0xd4>
 8000244:	0a03      	lsrs	r3, r0, #8
 8000246:	428b      	cmp	r3, r1
 8000248:	d344      	bcc.n	80002d4 <__divsi3+0xa4>
 800024a:	0b03      	lsrs	r3, r0, #12
 800024c:	428b      	cmp	r3, r1
 800024e:	d328      	bcc.n	80002a2 <__divsi3+0x72>
 8000250:	0c03      	lsrs	r3, r0, #16
 8000252:	428b      	cmp	r3, r1
 8000254:	d30d      	bcc.n	8000272 <__divsi3+0x42>
 8000256:	22ff      	movs	r2, #255	; 0xff
 8000258:	0209      	lsls	r1, r1, #8
 800025a:	ba12      	rev	r2, r2
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d302      	bcc.n	8000268 <__divsi3+0x38>
 8000262:	1212      	asrs	r2, r2, #8
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	d065      	beq.n	8000334 <__divsi3+0x104>
 8000268:	0b03      	lsrs	r3, r0, #12
 800026a:	428b      	cmp	r3, r1
 800026c:	d319      	bcc.n	80002a2 <__divsi3+0x72>
 800026e:	e000      	b.n	8000272 <__divsi3+0x42>
 8000270:	0a09      	lsrs	r1, r1, #8
 8000272:	0bc3      	lsrs	r3, r0, #15
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x4c>
 8000278:	03cb      	lsls	r3, r1, #15
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b83      	lsrs	r3, r0, #14
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x58>
 8000284:	038b      	lsls	r3, r1, #14
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b43      	lsrs	r3, r0, #13
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x64>
 8000290:	034b      	lsls	r3, r1, #13
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b03      	lsrs	r3, r0, #12
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x70>
 800029c:	030b      	lsls	r3, r1, #12
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0ac3      	lsrs	r3, r0, #11
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x7c>
 80002a8:	02cb      	lsls	r3, r1, #11
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a83      	lsrs	r3, r0, #10
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x88>
 80002b4:	028b      	lsls	r3, r1, #10
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a43      	lsrs	r3, r0, #9
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x94>
 80002c0:	024b      	lsls	r3, r1, #9
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a03      	lsrs	r3, r0, #8
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0xa0>
 80002cc:	020b      	lsls	r3, r1, #8
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	d2cd      	bcs.n	8000270 <__divsi3+0x40>
 80002d4:	09c3      	lsrs	r3, r0, #7
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xae>
 80002da:	01cb      	lsls	r3, r1, #7
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0983      	lsrs	r3, r0, #6
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xba>
 80002e6:	018b      	lsls	r3, r1, #6
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0943      	lsrs	r3, r0, #5
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xc6>
 80002f2:	014b      	lsls	r3, r1, #5
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0903      	lsrs	r3, r0, #4
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xd2>
 80002fe:	010b      	lsls	r3, r1, #4
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	08c3      	lsrs	r3, r0, #3
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xde>
 800030a:	00cb      	lsls	r3, r1, #3
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0883      	lsrs	r3, r0, #2
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xea>
 8000316:	008b      	lsls	r3, r1, #2
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0843      	lsrs	r3, r0, #1
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xf6>
 8000322:	004b      	lsls	r3, r1, #1
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	1a41      	subs	r1, r0, r1
 800032a:	d200      	bcs.n	800032e <__divsi3+0xfe>
 800032c:	4601      	mov	r1, r0
 800032e:	4152      	adcs	r2, r2
 8000330:	4610      	mov	r0, r2
 8000332:	4770      	bx	lr
 8000334:	e05d      	b.n	80003f2 <__divsi3+0x1c2>
 8000336:	0fca      	lsrs	r2, r1, #31
 8000338:	d000      	beq.n	800033c <__divsi3+0x10c>
 800033a:	4249      	negs	r1, r1
 800033c:	1003      	asrs	r3, r0, #32
 800033e:	d300      	bcc.n	8000342 <__divsi3+0x112>
 8000340:	4240      	negs	r0, r0
 8000342:	4053      	eors	r3, r2
 8000344:	2200      	movs	r2, #0
 8000346:	469c      	mov	ip, r3
 8000348:	0903      	lsrs	r3, r0, #4
 800034a:	428b      	cmp	r3, r1
 800034c:	d32d      	bcc.n	80003aa <__divsi3+0x17a>
 800034e:	0a03      	lsrs	r3, r0, #8
 8000350:	428b      	cmp	r3, r1
 8000352:	d312      	bcc.n	800037a <__divsi3+0x14a>
 8000354:	22fc      	movs	r2, #252	; 0xfc
 8000356:	0189      	lsls	r1, r1, #6
 8000358:	ba12      	rev	r2, r2
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d30c      	bcc.n	800037a <__divsi3+0x14a>
 8000360:	0189      	lsls	r1, r1, #6
 8000362:	1192      	asrs	r2, r2, #6
 8000364:	428b      	cmp	r3, r1
 8000366:	d308      	bcc.n	800037a <__divsi3+0x14a>
 8000368:	0189      	lsls	r1, r1, #6
 800036a:	1192      	asrs	r2, r2, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d304      	bcc.n	800037a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	d03a      	beq.n	80003ea <__divsi3+0x1ba>
 8000374:	1192      	asrs	r2, r2, #6
 8000376:	e000      	b.n	800037a <__divsi3+0x14a>
 8000378:	0989      	lsrs	r1, r1, #6
 800037a:	09c3      	lsrs	r3, r0, #7
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x154>
 8000380:	01cb      	lsls	r3, r1, #7
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0983      	lsrs	r3, r0, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x160>
 800038c:	018b      	lsls	r3, r1, #6
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0943      	lsrs	r3, r0, #5
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x16c>
 8000398:	014b      	lsls	r3, r1, #5
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0903      	lsrs	r3, r0, #4
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x178>
 80003a4:	010b      	lsls	r3, r1, #4
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	08c3      	lsrs	r3, r0, #3
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x184>
 80003b0:	00cb      	lsls	r3, r1, #3
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0883      	lsrs	r3, r0, #2
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x190>
 80003bc:	008b      	lsls	r3, r1, #2
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	d2d9      	bcs.n	8000378 <__divsi3+0x148>
 80003c4:	0843      	lsrs	r3, r0, #1
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d301      	bcc.n	80003ce <__divsi3+0x19e>
 80003ca:	004b      	lsls	r3, r1, #1
 80003cc:	1ac0      	subs	r0, r0, r3
 80003ce:	4152      	adcs	r2, r2
 80003d0:	1a41      	subs	r1, r0, r1
 80003d2:	d200      	bcs.n	80003d6 <__divsi3+0x1a6>
 80003d4:	4601      	mov	r1, r0
 80003d6:	4663      	mov	r3, ip
 80003d8:	4152      	adcs	r2, r2
 80003da:	105b      	asrs	r3, r3, #1
 80003dc:	4610      	mov	r0, r2
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x1b4>
 80003e0:	4240      	negs	r0, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d500      	bpl.n	80003e8 <__divsi3+0x1b8>
 80003e6:	4249      	negs	r1, r1
 80003e8:	4770      	bx	lr
 80003ea:	4663      	mov	r3, ip
 80003ec:	105b      	asrs	r3, r3, #1
 80003ee:	d300      	bcc.n	80003f2 <__divsi3+0x1c2>
 80003f0:	4240      	negs	r0, r0
 80003f2:	b501      	push	{r0, lr}
 80003f4:	2000      	movs	r0, #0
 80003f6:	f000 f805 	bl	8000404 <__aeabi_idiv0>
 80003fa:	bd02      	pop	{r1, pc}

080003fc <__aeabi_idivmod>:
 80003fc:	2900      	cmp	r1, #0
 80003fe:	d0f8      	beq.n	80003f2 <__divsi3+0x1c2>
 8000400:	e716      	b.n	8000230 <__divsi3>
 8000402:	4770      	bx	lr

08000404 <__aeabi_idiv0>:
 8000404:	4770      	bx	lr
 8000406:	46c0      	nop			; (mov r8, r8)

08000408 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000408:	b570      	push	{r4, r5, r6, lr}
 800040a:	0005      	movs	r5, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800040c:	20fa      	movs	r0, #250	; 0xfa
 800040e:	4b0d      	ldr	r3, [pc, #52]	; (8000444 <HAL_InitTick+0x3c>)
 8000410:	0080      	lsls	r0, r0, #2
 8000412:	7819      	ldrb	r1, [r3, #0]
 8000414:	f7ff fe82 	bl	800011c <__udivsi3>
 8000418:	4b0b      	ldr	r3, [pc, #44]	; (8000448 <HAL_InitTick+0x40>)
 800041a:	0001      	movs	r1, r0
 800041c:	6818      	ldr	r0, [r3, #0]
 800041e:	f7ff fe7d 	bl	800011c <__udivsi3>
 8000422:	f000 f873 	bl	800050c <HAL_SYSTICK_Config>
 8000426:	0004      	movs	r4, r0
  {
    return HAL_ERROR;
 8000428:	2001      	movs	r0, #1
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800042a:	2c00      	cmp	r4, #0
 800042c:	d109      	bne.n	8000442 <HAL_InitTick+0x3a>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800042e:	2d03      	cmp	r5, #3
 8000430:	d807      	bhi.n	8000442 <HAL_InitTick+0x3a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000432:	3802      	subs	r0, #2
 8000434:	0022      	movs	r2, r4
 8000436:	0029      	movs	r1, r5
 8000438:	f000 f82c 	bl	8000494 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800043c:	0020      	movs	r0, r4
 800043e:	4b03      	ldr	r3, [pc, #12]	; (800044c <HAL_InitTick+0x44>)
 8000440:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
}
 8000442:	bd70      	pop	{r4, r5, r6, pc}
 8000444:	20000000 	.word	0x20000000
 8000448:	2000000c 	.word	0x2000000c
 800044c:	20000004 	.word	0x20000004

08000450 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000450:	2310      	movs	r3, #16
 8000452:	4a06      	ldr	r2, [pc, #24]	; (800046c <HAL_Init+0x1c>)
{
 8000454:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000456:	6811      	ldr	r1, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000458:	2000      	movs	r0, #0
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800045a:	430b      	orrs	r3, r1
 800045c:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 800045e:	f7ff ffd3 	bl	8000408 <HAL_InitTick>
  HAL_MspInit();
 8000462:	f001 f833 	bl	80014cc <HAL_MspInit>
}
 8000466:	2000      	movs	r0, #0
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)
 800046c:	40022000 	.word	0x40022000

08000470 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000470:	4a03      	ldr	r2, [pc, #12]	; (8000480 <HAL_IncTick+0x10>)
 8000472:	4b04      	ldr	r3, [pc, #16]	; (8000484 <HAL_IncTick+0x14>)
 8000474:	6811      	ldr	r1, [r2, #0]
 8000476:	781b      	ldrb	r3, [r3, #0]
 8000478:	185b      	adds	r3, r3, r1
 800047a:	6013      	str	r3, [r2, #0]
}
 800047c:	4770      	bx	lr
 800047e:	46c0      	nop			; (mov r8, r8)
 8000480:	20000038 	.word	0x20000038
 8000484:	20000000 	.word	0x20000000

08000488 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000488:	4b01      	ldr	r3, [pc, #4]	; (8000490 <HAL_GetTick+0x8>)
 800048a:	6818      	ldr	r0, [r3, #0]
}
 800048c:	4770      	bx	lr
 800048e:	46c0      	nop			; (mov r8, r8)
 8000490:	20000038 	.word	0x20000038

08000494 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000494:	b570      	push	{r4, r5, r6, lr}
 8000496:	0189      	lsls	r1, r1, #6
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8000498:	2800      	cmp	r0, #0
 800049a:	db12      	blt.n	80004c2 <HAL_NVIC_SetPriority+0x2e>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800049c:	0883      	lsrs	r3, r0, #2
 800049e:	4a13      	ldr	r2, [pc, #76]	; (80004ec <HAL_NVIC_SetPriority+0x58>)
 80004a0:	2403      	movs	r4, #3
 80004a2:	009b      	lsls	r3, r3, #2
 80004a4:	189b      	adds	r3, r3, r2
 80004a6:	22ff      	movs	r2, #255	; 0xff
 80004a8:	4020      	ands	r0, r4
 80004aa:	40a0      	lsls	r0, r4
 80004ac:	0014      	movs	r4, r2
 80004ae:	25c0      	movs	r5, #192	; 0xc0
 80004b0:	4084      	lsls	r4, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80004b2:	4011      	ands	r1, r2
 80004b4:	4081      	lsls	r1, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80004b6:	00ad      	lsls	r5, r5, #2
 80004b8:	595e      	ldr	r6, [r3, r5]
 80004ba:	43a6      	bics	r6, r4
 80004bc:	4331      	orrs	r1, r6
 80004be:	5159      	str	r1, [r3, r5]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 80004c0:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80004c2:	2403      	movs	r4, #3
 80004c4:	230f      	movs	r3, #15
 80004c6:	b2c0      	uxtb	r0, r0
 80004c8:	4003      	ands	r3, r0
 80004ca:	4020      	ands	r0, r4
 80004cc:	40a0      	lsls	r0, r4
 80004ce:	34fc      	adds	r4, #252	; 0xfc
 80004d0:	0025      	movs	r5, r4
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80004d2:	4021      	ands	r1, r4
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80004d4:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80004d6:	4081      	lsls	r1, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80004d8:	3b08      	subs	r3, #8
 80004da:	4a05      	ldr	r2, [pc, #20]	; (80004f0 <HAL_NVIC_SetPriority+0x5c>)
 80004dc:	089b      	lsrs	r3, r3, #2
 80004de:	009b      	lsls	r3, r3, #2
 80004e0:	189b      	adds	r3, r3, r2
 80004e2:	69da      	ldr	r2, [r3, #28]
 80004e4:	43aa      	bics	r2, r5
 80004e6:	4311      	orrs	r1, r2
 80004e8:	61d9      	str	r1, [r3, #28]
 80004ea:	e7e9      	b.n	80004c0 <HAL_NVIC_SetPriority+0x2c>
 80004ec:	e000e100 	.word	0xe000e100
 80004f0:	e000ed00 	.word	0xe000ed00

080004f4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80004f4:	2800      	cmp	r0, #0
 80004f6:	db05      	blt.n	8000504 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80004f8:	231f      	movs	r3, #31
 80004fa:	4018      	ands	r0, r3
 80004fc:	3b1e      	subs	r3, #30
 80004fe:	4083      	lsls	r3, r0
 8000500:	4a01      	ldr	r2, [pc, #4]	; (8000508 <HAL_NVIC_EnableIRQ+0x14>)
 8000502:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000504:	4770      	bx	lr
 8000506:	46c0      	nop			; (mov r8, r8)
 8000508:	e000e100 	.word	0xe000e100

0800050c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800050c:	4a09      	ldr	r2, [pc, #36]	; (8000534 <HAL_SYSTICK_Config+0x28>)
 800050e:	1e43      	subs	r3, r0, #1
  {
    return (1UL);                                                   /* Reload value impossible */
 8000510:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000512:	4293      	cmp	r3, r2
 8000514:	d80d      	bhi.n	8000532 <HAL_SYSTICK_Config+0x26>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000516:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000518:	4a07      	ldr	r2, [pc, #28]	; (8000538 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800051a:	4808      	ldr	r0, [pc, #32]	; (800053c <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800051c:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800051e:	6a03      	ldr	r3, [r0, #32]
 8000520:	0609      	lsls	r1, r1, #24
 8000522:	021b      	lsls	r3, r3, #8
 8000524:	0a1b      	lsrs	r3, r3, #8
 8000526:	430b      	orrs	r3, r1
 8000528:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800052a:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800052c:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800052e:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000530:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000532:	4770      	bx	lr
 8000534:	00ffffff 	.word	0x00ffffff
 8000538:	e000e010 	.word	0xe000e010
 800053c:	e000ed00 	.word	0xe000ed00

08000540 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000540:	4b05      	ldr	r3, [pc, #20]	; (8000558 <HAL_SYSTICK_CLKSourceConfig+0x18>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000542:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000544:	2804      	cmp	r0, #4
 8000546:	d102      	bne.n	800054e <HAL_SYSTICK_CLKSourceConfig+0xe>
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000548:	4310      	orrs	r0, r2
 800054a:	6018      	str	r0, [r3, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 800054c:	4770      	bx	lr
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 800054e:	2104      	movs	r1, #4
 8000550:	438a      	bics	r2, r1
 8000552:	601a      	str	r2, [r3, #0]
}
 8000554:	e7fa      	b.n	800054c <HAL_SYSTICK_CLKSourceConfig+0xc>
 8000556:	46c0      	nop			; (mov r8, r8)
 8000558:	e000e010 	.word	0xe000e010

0800055c <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 800055c:	4770      	bx	lr

0800055e <HAL_SYSTICK_IRQHandler>:
{
 800055e:	b510      	push	{r4, lr}
  HAL_SYSTICK_Callback();
 8000560:	f7ff fffc 	bl	800055c <HAL_SYSTICK_Callback>
}
 8000564:	bd10      	pop	{r4, pc}
	...

08000568 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8000568:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800056a:	680b      	ldr	r3, [r1, #0]
{ 
 800056c:	b087      	sub	sp, #28
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800056e:	9302      	str	r3, [sp, #8]
  uint32_t position = 0x00u;
 8000570:	2300      	movs	r3, #0
{ 
 8000572:	9101      	str	r1, [sp, #4]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000574:	9a02      	ldr	r2, [sp, #8]
 8000576:	40da      	lsrs	r2, r3
 8000578:	d101      	bne.n	800057e <HAL_GPIO_Init+0x16>
      }
    }

    position++;
  } 
}
 800057a:	b007      	add	sp, #28
 800057c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800057e:	2201      	movs	r2, #1
 8000580:	409a      	lsls	r2, r3
 8000582:	9203      	str	r2, [sp, #12]
 8000584:	9903      	ldr	r1, [sp, #12]
 8000586:	9a02      	ldr	r2, [sp, #8]
 8000588:	400a      	ands	r2, r1
 800058a:	9200      	str	r2, [sp, #0]
    if (iocurrent != 0x00u)
 800058c:	d100      	bne.n	8000590 <HAL_GPIO_Init+0x28>
 800058e:	e08c      	b.n	80006aa <HAL_GPIO_Init+0x142>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000590:	9a01      	ldr	r2, [sp, #4]
 8000592:	2110      	movs	r1, #16
 8000594:	6852      	ldr	r2, [r2, #4]
 8000596:	0016      	movs	r6, r2
 8000598:	438e      	bics	r6, r1
 800059a:	2e02      	cmp	r6, #2
 800059c:	d10e      	bne.n	80005bc <HAL_GPIO_Init+0x54>
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800059e:	2507      	movs	r5, #7
 80005a0:	401d      	ands	r5, r3
 80005a2:	00ad      	lsls	r5, r5, #2
 80005a4:	3901      	subs	r1, #1
 80005a6:	40a9      	lsls	r1, r5
        temp = GPIOx->AFR[position >> 3u];
 80005a8:	08dc      	lsrs	r4, r3, #3
 80005aa:	00a4      	lsls	r4, r4, #2
 80005ac:	1904      	adds	r4, r0, r4
 80005ae:	6a27      	ldr	r7, [r4, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80005b0:	438f      	bics	r7, r1
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80005b2:	9901      	ldr	r1, [sp, #4]
 80005b4:	6909      	ldr	r1, [r1, #16]
 80005b6:	40a9      	lsls	r1, r5
 80005b8:	430f      	orrs	r7, r1
        GPIOx->AFR[position >> 3u] = temp;
 80005ba:	6227      	str	r7, [r4, #32]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80005bc:	2403      	movs	r4, #3
 80005be:	005f      	lsls	r7, r3, #1
 80005c0:	40bc      	lsls	r4, r7
 80005c2:	43e4      	mvns	r4, r4
      temp = GPIOx->MODER;
 80005c4:	6805      	ldr	r5, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80005c6:	3e01      	subs	r6, #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80005c8:	4025      	ands	r5, r4
 80005ca:	46ac      	mov	ip, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80005cc:	2503      	movs	r5, #3
 80005ce:	4015      	ands	r5, r2
 80005d0:	40bd      	lsls	r5, r7
 80005d2:	4661      	mov	r1, ip
 80005d4:	430d      	orrs	r5, r1
      GPIOx->MODER = temp;
 80005d6:	6005      	str	r5, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80005d8:	2e01      	cmp	r6, #1
 80005da:	d80f      	bhi.n	80005fc <HAL_GPIO_Init+0x94>
        temp |= (GPIO_Init->Speed << (position * 2u));
 80005dc:	9901      	ldr	r1, [sp, #4]
        temp = GPIOx->OSPEEDR;
 80005de:	6886      	ldr	r6, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80005e0:	68cd      	ldr	r5, [r1, #12]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80005e2:	4026      	ands	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 80005e4:	40bd      	lsls	r5, r7
 80005e6:	4335      	orrs	r5, r6
        GPIOx->OSPEEDR = temp;
 80005e8:	6085      	str	r5, [r0, #8]
        temp = GPIOx->OTYPER;
 80005ea:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80005ec:	9903      	ldr	r1, [sp, #12]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80005ee:	0915      	lsrs	r5, r2, #4
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80005f0:	438e      	bics	r6, r1
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80005f2:	2101      	movs	r1, #1
 80005f4:	400d      	ands	r5, r1
 80005f6:	409d      	lsls	r5, r3
 80005f8:	4335      	orrs	r5, r6
        GPIOx->OTYPER = temp;
 80005fa:	6045      	str	r5, [r0, #4]
      temp = GPIOx->PUPDR;
 80005fc:	68c5      	ldr	r5, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80005fe:	9901      	ldr	r1, [sp, #4]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000600:	402c      	ands	r4, r5
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000602:	688d      	ldr	r5, [r1, #8]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000604:	2180      	movs	r1, #128	; 0x80
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000606:	40bd      	lsls	r5, r7
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000608:	0549      	lsls	r1, r1, #21
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800060a:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 800060c:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800060e:	420a      	tst	r2, r1
 8000610:	d04b      	beq.n	80006aa <HAL_GPIO_Init+0x142>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000612:	2101      	movs	r1, #1
 8000614:	4c26      	ldr	r4, [pc, #152]	; (80006b0 <HAL_GPIO_Init+0x148>)
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000616:	2603      	movs	r6, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000618:	69a5      	ldr	r5, [r4, #24]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800061a:	401e      	ands	r6, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800061c:	430d      	orrs	r5, r1
 800061e:	61a5      	str	r5, [r4, #24]
 8000620:	69a4      	ldr	r4, [r4, #24]
        temp = SYSCFG->EXTICR[position >> 2u];
 8000622:	089d      	lsrs	r5, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000624:	400c      	ands	r4, r1
 8000626:	9405      	str	r4, [sp, #20]
 8000628:	9c05      	ldr	r4, [sp, #20]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800062a:	240f      	movs	r4, #15
 800062c:	4921      	ldr	r1, [pc, #132]	; (80006b4 <HAL_GPIO_Init+0x14c>)
 800062e:	00ad      	lsls	r5, r5, #2
 8000630:	00b6      	lsls	r6, r6, #2
 8000632:	186d      	adds	r5, r5, r1
 8000634:	40b4      	lsls	r4, r6
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000636:	2190      	movs	r1, #144	; 0x90
        temp = SYSCFG->EXTICR[position >> 2u];
 8000638:	68af      	ldr	r7, [r5, #8]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800063a:	05c9      	lsls	r1, r1, #23
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800063c:	43a7      	bics	r7, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800063e:	2400      	movs	r4, #0
 8000640:	4288      	cmp	r0, r1
 8000642:	d00c      	beq.n	800065e <HAL_GPIO_Init+0xf6>
 8000644:	491c      	ldr	r1, [pc, #112]	; (80006b8 <HAL_GPIO_Init+0x150>)
 8000646:	3401      	adds	r4, #1
 8000648:	4288      	cmp	r0, r1
 800064a:	d008      	beq.n	800065e <HAL_GPIO_Init+0xf6>
 800064c:	491b      	ldr	r1, [pc, #108]	; (80006bc <HAL_GPIO_Init+0x154>)
 800064e:	3401      	adds	r4, #1
 8000650:	4288      	cmp	r0, r1
 8000652:	d004      	beq.n	800065e <HAL_GPIO_Init+0xf6>
 8000654:	491a      	ldr	r1, [pc, #104]	; (80006c0 <HAL_GPIO_Init+0x158>)
 8000656:	3403      	adds	r4, #3
 8000658:	4288      	cmp	r0, r1
 800065a:	d100      	bne.n	800065e <HAL_GPIO_Init+0xf6>
 800065c:	3c02      	subs	r4, #2
 800065e:	40b4      	lsls	r4, r6
        temp &= ~(iocurrent);
 8000660:	9900      	ldr	r1, [sp, #0]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000662:	433c      	orrs	r4, r7
          temp |= iocurrent;
 8000664:	000e      	movs	r6, r1
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000666:	60ac      	str	r4, [r5, #8]
        temp = EXTI->IMR;
 8000668:	4c16      	ldr	r4, [pc, #88]	; (80006c4 <HAL_GPIO_Init+0x15c>)
        temp &= ~(iocurrent);
 800066a:	43cd      	mvns	r5, r1
        temp = EXTI->IMR;
 800066c:	6827      	ldr	r7, [r4, #0]
          temp |= iocurrent;
 800066e:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000670:	03d1      	lsls	r1, r2, #15
 8000672:	d401      	bmi.n	8000678 <HAL_GPIO_Init+0x110>
        temp &= ~(iocurrent);
 8000674:	003e      	movs	r6, r7
 8000676:	402e      	ands	r6, r5
        EXTI->IMR = temp;
 8000678:	6026      	str	r6, [r4, #0]
        temp = EXTI->EMR;
 800067a:	6867      	ldr	r7, [r4, #4]
          temp |= iocurrent;
 800067c:	9e00      	ldr	r6, [sp, #0]
 800067e:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000680:	0391      	lsls	r1, r2, #14
 8000682:	d401      	bmi.n	8000688 <HAL_GPIO_Init+0x120>
        temp &= ~(iocurrent);
 8000684:	003e      	movs	r6, r7
 8000686:	402e      	ands	r6, r5
        EXTI->EMR = temp;
 8000688:	6066      	str	r6, [r4, #4]
        temp = EXTI->RTSR;
 800068a:	68a7      	ldr	r7, [r4, #8]
          temp |= iocurrent;
 800068c:	9e00      	ldr	r6, [sp, #0]
 800068e:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000690:	02d1      	lsls	r1, r2, #11
 8000692:	d401      	bmi.n	8000698 <HAL_GPIO_Init+0x130>
        temp &= ~(iocurrent);
 8000694:	003e      	movs	r6, r7
 8000696:	402e      	ands	r6, r5
        EXTI->RTSR = temp;
 8000698:	60a6      	str	r6, [r4, #8]
        temp = EXTI->FTSR;
 800069a:	68e6      	ldr	r6, [r4, #12]
          temp |= iocurrent;
 800069c:	9f00      	ldr	r7, [sp, #0]
 800069e:	4337      	orrs	r7, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80006a0:	0292      	lsls	r2, r2, #10
 80006a2:	d401      	bmi.n	80006a8 <HAL_GPIO_Init+0x140>
        temp &= ~(iocurrent);
 80006a4:	402e      	ands	r6, r5
 80006a6:	0037      	movs	r7, r6
        EXTI->FTSR = temp;
 80006a8:	60e7      	str	r7, [r4, #12]
    position++;
 80006aa:	3301      	adds	r3, #1
 80006ac:	e762      	b.n	8000574 <HAL_GPIO_Init+0xc>
 80006ae:	46c0      	nop			; (mov r8, r8)
 80006b0:	40021000 	.word	0x40021000
 80006b4:	40010000 	.word	0x40010000
 80006b8:	48000400 	.word	0x48000400
 80006bc:	48000800 	.word	0x48000800
 80006c0:	48000c00 	.word	0x48000c00
 80006c4:	40010400 	.word	0x40010400

080006c8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80006c8:	2a00      	cmp	r2, #0
 80006ca:	d001      	beq.n	80006d0 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80006cc:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80006ce:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80006d0:	6281      	str	r1, [r0, #40]	; 0x28
}
 80006d2:	e7fc      	b.n	80006ce <HAL_GPIO_WritePin+0x6>

080006d4 <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80006d4:	4b04      	ldr	r3, [pc, #16]	; (80006e8 <HAL_GPIO_EXTI_IRQHandler+0x14>)
{
 80006d6:	b510      	push	{r4, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80006d8:	695a      	ldr	r2, [r3, #20]
 80006da:	4210      	tst	r0, r2
 80006dc:	d002      	beq.n	80006e4 <HAL_GPIO_EXTI_IRQHandler+0x10>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80006de:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80006e0:	f000 feca 	bl	8001478 <HAL_GPIO_EXTI_Callback>
  }
}
 80006e4:	bd10      	pop	{r4, pc}
 80006e6:	46c0      	nop			; (mov r8, r8)
 80006e8:	40010400 	.word	0x40010400

080006ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80006ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006ee:	0004      	movs	r4, r0
 80006f0:	b085      	sub	sp, #20
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80006f2:	2800      	cmp	r0, #0
 80006f4:	d102      	bne.n	80006fc <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 80006f6:	2001      	movs	r0, #1
      }
    }
  }

  return HAL_OK;
}
 80006f8:	b005      	add	sp, #20
 80006fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80006fc:	6803      	ldr	r3, [r0, #0]
 80006fe:	07db      	lsls	r3, r3, #31
 8000700:	d42e      	bmi.n	8000760 <HAL_RCC_OscConfig+0x74>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000702:	6823      	ldr	r3, [r4, #0]
 8000704:	079b      	lsls	r3, r3, #30
 8000706:	d47e      	bmi.n	8000806 <HAL_RCC_OscConfig+0x11a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000708:	6823      	ldr	r3, [r4, #0]
 800070a:	071b      	lsls	r3, r3, #28
 800070c:	d500      	bpl.n	8000710 <HAL_RCC_OscConfig+0x24>
 800070e:	e0ba      	b.n	8000886 <HAL_RCC_OscConfig+0x19a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000710:	6823      	ldr	r3, [r4, #0]
 8000712:	075b      	lsls	r3, r3, #29
 8000714:	d500      	bpl.n	8000718 <HAL_RCC_OscConfig+0x2c>
 8000716:	e0dd      	b.n	80008d4 <HAL_RCC_OscConfig+0x1e8>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8000718:	6823      	ldr	r3, [r4, #0]
 800071a:	06db      	lsls	r3, r3, #27
 800071c:	d51a      	bpl.n	8000754 <HAL_RCC_OscConfig+0x68>
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800071e:	6962      	ldr	r2, [r4, #20]
 8000720:	4db4      	ldr	r5, [pc, #720]	; (80009f4 <HAL_RCC_OscConfig+0x308>)
 8000722:	2304      	movs	r3, #4
 8000724:	2a01      	cmp	r2, #1
 8000726:	d000      	beq.n	800072a <HAL_RCC_OscConfig+0x3e>
 8000728:	e149      	b.n	80009be <HAL_RCC_OscConfig+0x2d2>
      __HAL_RCC_HSI14ADC_DISABLE();
 800072a:	6b69      	ldr	r1, [r5, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800072c:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 800072e:	430b      	orrs	r3, r1
 8000730:	636b      	str	r3, [r5, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 8000732:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8000734:	431a      	orrs	r2, r3
 8000736:	636a      	str	r2, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 8000738:	f7ff fea6 	bl	8000488 <HAL_GetTick>
 800073c:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800073e:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8000740:	4233      	tst	r3, r6
 8000742:	d100      	bne.n	8000746 <HAL_RCC_OscConfig+0x5a>
 8000744:	e134      	b.n	80009b0 <HAL_RCC_OscConfig+0x2c4>
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000746:	21f8      	movs	r1, #248	; 0xf8
 8000748:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 800074a:	69a3      	ldr	r3, [r4, #24]
 800074c:	438a      	bics	r2, r1
 800074e:	00db      	lsls	r3, r3, #3
 8000750:	4313      	orrs	r3, r2
 8000752:	636b      	str	r3, [r5, #52]	; 0x34
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000754:	6a23      	ldr	r3, [r4, #32]
 8000756:	2b00      	cmp	r3, #0
 8000758:	d000      	beq.n	800075c <HAL_RCC_OscConfig+0x70>
 800075a:	e157      	b.n	8000a0c <HAL_RCC_OscConfig+0x320>
  return HAL_OK;
 800075c:	2000      	movs	r0, #0
 800075e:	e7cb      	b.n	80006f8 <HAL_RCC_OscConfig+0xc>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000760:	210c      	movs	r1, #12
 8000762:	4da4      	ldr	r5, [pc, #656]	; (80009f4 <HAL_RCC_OscConfig+0x308>)
 8000764:	686a      	ldr	r2, [r5, #4]
 8000766:	400a      	ands	r2, r1
 8000768:	2a04      	cmp	r2, #4
 800076a:	d006      	beq.n	800077a <HAL_RCC_OscConfig+0x8e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800076c:	686b      	ldr	r3, [r5, #4]
 800076e:	400b      	ands	r3, r1
 8000770:	2b08      	cmp	r3, #8
 8000772:	d109      	bne.n	8000788 <HAL_RCC_OscConfig+0x9c>
 8000774:	686b      	ldr	r3, [r5, #4]
 8000776:	03db      	lsls	r3, r3, #15
 8000778:	d506      	bpl.n	8000788 <HAL_RCC_OscConfig+0x9c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800077a:	682b      	ldr	r3, [r5, #0]
 800077c:	039b      	lsls	r3, r3, #14
 800077e:	d5c0      	bpl.n	8000702 <HAL_RCC_OscConfig+0x16>
 8000780:	6863      	ldr	r3, [r4, #4]
 8000782:	2b00      	cmp	r3, #0
 8000784:	d1bd      	bne.n	8000702 <HAL_RCC_OscConfig+0x16>
 8000786:	e7b6      	b.n	80006f6 <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000788:	6863      	ldr	r3, [r4, #4]
 800078a:	2b01      	cmp	r3, #1
 800078c:	d113      	bne.n	80007b6 <HAL_RCC_OscConfig+0xca>
 800078e:	2380      	movs	r3, #128	; 0x80
 8000790:	682a      	ldr	r2, [r5, #0]
 8000792:	025b      	lsls	r3, r3, #9
 8000794:	4313      	orrs	r3, r2
 8000796:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000798:	f7ff fe76 	bl	8000488 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800079c:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 800079e:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80007a0:	02b6      	lsls	r6, r6, #10
 80007a2:	682b      	ldr	r3, [r5, #0]
 80007a4:	4233      	tst	r3, r6
 80007a6:	d1ac      	bne.n	8000702 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80007a8:	f7ff fe6e 	bl	8000488 <HAL_GetTick>
 80007ac:	1bc0      	subs	r0, r0, r7
 80007ae:	2864      	cmp	r0, #100	; 0x64
 80007b0:	d9f7      	bls.n	80007a2 <HAL_RCC_OscConfig+0xb6>
            return HAL_TIMEOUT;
 80007b2:	2003      	movs	r0, #3
 80007b4:	e7a0      	b.n	80006f8 <HAL_RCC_OscConfig+0xc>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d115      	bne.n	80007e6 <HAL_RCC_OscConfig+0xfa>
 80007ba:	682b      	ldr	r3, [r5, #0]
 80007bc:	4a8e      	ldr	r2, [pc, #568]	; (80009f8 <HAL_RCC_OscConfig+0x30c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80007be:	2680      	movs	r6, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80007c0:	4013      	ands	r3, r2
 80007c2:	602b      	str	r3, [r5, #0]
 80007c4:	682b      	ldr	r3, [r5, #0]
 80007c6:	4a8d      	ldr	r2, [pc, #564]	; (80009fc <HAL_RCC_OscConfig+0x310>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80007c8:	02b6      	lsls	r6, r6, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80007ca:	4013      	ands	r3, r2
 80007cc:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80007ce:	f7ff fe5b 	bl	8000488 <HAL_GetTick>
 80007d2:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80007d4:	682b      	ldr	r3, [r5, #0]
 80007d6:	4233      	tst	r3, r6
 80007d8:	d093      	beq.n	8000702 <HAL_RCC_OscConfig+0x16>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80007da:	f7ff fe55 	bl	8000488 <HAL_GetTick>
 80007de:	1bc0      	subs	r0, r0, r7
 80007e0:	2864      	cmp	r0, #100	; 0x64
 80007e2:	d9f7      	bls.n	80007d4 <HAL_RCC_OscConfig+0xe8>
 80007e4:	e7e5      	b.n	80007b2 <HAL_RCC_OscConfig+0xc6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80007e6:	2b05      	cmp	r3, #5
 80007e8:	d105      	bne.n	80007f6 <HAL_RCC_OscConfig+0x10a>
 80007ea:	2380      	movs	r3, #128	; 0x80
 80007ec:	682a      	ldr	r2, [r5, #0]
 80007ee:	02db      	lsls	r3, r3, #11
 80007f0:	4313      	orrs	r3, r2
 80007f2:	602b      	str	r3, [r5, #0]
 80007f4:	e7cb      	b.n	800078e <HAL_RCC_OscConfig+0xa2>
 80007f6:	682b      	ldr	r3, [r5, #0]
 80007f8:	4a7f      	ldr	r2, [pc, #508]	; (80009f8 <HAL_RCC_OscConfig+0x30c>)
 80007fa:	4013      	ands	r3, r2
 80007fc:	602b      	str	r3, [r5, #0]
 80007fe:	682b      	ldr	r3, [r5, #0]
 8000800:	4a7e      	ldr	r2, [pc, #504]	; (80009fc <HAL_RCC_OscConfig+0x310>)
 8000802:	4013      	ands	r3, r2
 8000804:	e7c7      	b.n	8000796 <HAL_RCC_OscConfig+0xaa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000806:	220c      	movs	r2, #12
 8000808:	4d7a      	ldr	r5, [pc, #488]	; (80009f4 <HAL_RCC_OscConfig+0x308>)
 800080a:	686b      	ldr	r3, [r5, #4]
 800080c:	4213      	tst	r3, r2
 800080e:	d006      	beq.n	800081e <HAL_RCC_OscConfig+0x132>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000810:	686b      	ldr	r3, [r5, #4]
 8000812:	4013      	ands	r3, r2
 8000814:	2b08      	cmp	r3, #8
 8000816:	d111      	bne.n	800083c <HAL_RCC_OscConfig+0x150>
 8000818:	686b      	ldr	r3, [r5, #4]
 800081a:	03db      	lsls	r3, r3, #15
 800081c:	d40e      	bmi.n	800083c <HAL_RCC_OscConfig+0x150>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800081e:	682b      	ldr	r3, [r5, #0]
 8000820:	079b      	lsls	r3, r3, #30
 8000822:	d503      	bpl.n	800082c <HAL_RCC_OscConfig+0x140>
 8000824:	68e3      	ldr	r3, [r4, #12]
 8000826:	2b01      	cmp	r3, #1
 8000828:	d000      	beq.n	800082c <HAL_RCC_OscConfig+0x140>
 800082a:	e764      	b.n	80006f6 <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800082c:	21f8      	movs	r1, #248	; 0xf8
 800082e:	682a      	ldr	r2, [r5, #0]
 8000830:	6923      	ldr	r3, [r4, #16]
 8000832:	438a      	bics	r2, r1
 8000834:	00db      	lsls	r3, r3, #3
 8000836:	4313      	orrs	r3, r2
 8000838:	602b      	str	r3, [r5, #0]
 800083a:	e765      	b.n	8000708 <HAL_RCC_OscConfig+0x1c>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800083c:	68e2      	ldr	r2, [r4, #12]
 800083e:	2301      	movs	r3, #1
 8000840:	2a00      	cmp	r2, #0
 8000842:	d00f      	beq.n	8000864 <HAL_RCC_OscConfig+0x178>
        __HAL_RCC_HSI_ENABLE();
 8000844:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000846:	2602      	movs	r6, #2
        __HAL_RCC_HSI_ENABLE();
 8000848:	4313      	orrs	r3, r2
 800084a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800084c:	f7ff fe1c 	bl	8000488 <HAL_GetTick>
 8000850:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000852:	682b      	ldr	r3, [r5, #0]
 8000854:	4233      	tst	r3, r6
 8000856:	d1e9      	bne.n	800082c <HAL_RCC_OscConfig+0x140>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000858:	f7ff fe16 	bl	8000488 <HAL_GetTick>
 800085c:	1bc0      	subs	r0, r0, r7
 800085e:	2802      	cmp	r0, #2
 8000860:	d9f7      	bls.n	8000852 <HAL_RCC_OscConfig+0x166>
 8000862:	e7a6      	b.n	80007b2 <HAL_RCC_OscConfig+0xc6>
        __HAL_RCC_HSI_DISABLE();
 8000864:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000866:	2602      	movs	r6, #2
        __HAL_RCC_HSI_DISABLE();
 8000868:	439a      	bics	r2, r3
 800086a:	602a      	str	r2, [r5, #0]
        tickstart = HAL_GetTick();
 800086c:	f7ff fe0c 	bl	8000488 <HAL_GetTick>
 8000870:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000872:	682b      	ldr	r3, [r5, #0]
 8000874:	4233      	tst	r3, r6
 8000876:	d100      	bne.n	800087a <HAL_RCC_OscConfig+0x18e>
 8000878:	e746      	b.n	8000708 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800087a:	f7ff fe05 	bl	8000488 <HAL_GetTick>
 800087e:	1bc0      	subs	r0, r0, r7
 8000880:	2802      	cmp	r0, #2
 8000882:	d9f6      	bls.n	8000872 <HAL_RCC_OscConfig+0x186>
 8000884:	e795      	b.n	80007b2 <HAL_RCC_OscConfig+0xc6>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000886:	69e2      	ldr	r2, [r4, #28]
 8000888:	2301      	movs	r3, #1
 800088a:	4d5a      	ldr	r5, [pc, #360]	; (80009f4 <HAL_RCC_OscConfig+0x308>)
 800088c:	2a00      	cmp	r2, #0
 800088e:	d010      	beq.n	80008b2 <HAL_RCC_OscConfig+0x1c6>
      __HAL_RCC_LSI_ENABLE();
 8000890:	6a6a      	ldr	r2, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000892:	2602      	movs	r6, #2
      __HAL_RCC_LSI_ENABLE();
 8000894:	4313      	orrs	r3, r2
 8000896:	626b      	str	r3, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 8000898:	f7ff fdf6 	bl	8000488 <HAL_GetTick>
 800089c:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800089e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80008a0:	4233      	tst	r3, r6
 80008a2:	d000      	beq.n	80008a6 <HAL_RCC_OscConfig+0x1ba>
 80008a4:	e734      	b.n	8000710 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80008a6:	f7ff fdef 	bl	8000488 <HAL_GetTick>
 80008aa:	1bc0      	subs	r0, r0, r7
 80008ac:	2802      	cmp	r0, #2
 80008ae:	d9f6      	bls.n	800089e <HAL_RCC_OscConfig+0x1b2>
 80008b0:	e77f      	b.n	80007b2 <HAL_RCC_OscConfig+0xc6>
      __HAL_RCC_LSI_DISABLE();
 80008b2:	6a6a      	ldr	r2, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80008b4:	2602      	movs	r6, #2
      __HAL_RCC_LSI_DISABLE();
 80008b6:	439a      	bics	r2, r3
 80008b8:	626a      	str	r2, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 80008ba:	f7ff fde5 	bl	8000488 <HAL_GetTick>
 80008be:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80008c0:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80008c2:	4233      	tst	r3, r6
 80008c4:	d100      	bne.n	80008c8 <HAL_RCC_OscConfig+0x1dc>
 80008c6:	e723      	b.n	8000710 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80008c8:	f7ff fdde 	bl	8000488 <HAL_GetTick>
 80008cc:	1bc0      	subs	r0, r0, r7
 80008ce:	2802      	cmp	r0, #2
 80008d0:	d9f6      	bls.n	80008c0 <HAL_RCC_OscConfig+0x1d4>
 80008d2:	e76e      	b.n	80007b2 <HAL_RCC_OscConfig+0xc6>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80008d4:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 80008d6:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80008d8:	4d46      	ldr	r5, [pc, #280]	; (80009f4 <HAL_RCC_OscConfig+0x308>)
 80008da:	0552      	lsls	r2, r2, #21
 80008dc:	69eb      	ldr	r3, [r5, #28]
    FlagStatus       pwrclkchanged = RESET;
 80008de:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80008e0:	4213      	tst	r3, r2
 80008e2:	d108      	bne.n	80008f6 <HAL_RCC_OscConfig+0x20a>
      __HAL_RCC_PWR_CLK_ENABLE();
 80008e4:	69eb      	ldr	r3, [r5, #28]
 80008e6:	4313      	orrs	r3, r2
 80008e8:	61eb      	str	r3, [r5, #28]
 80008ea:	69eb      	ldr	r3, [r5, #28]
 80008ec:	4013      	ands	r3, r2
 80008ee:	9303      	str	r3, [sp, #12]
 80008f0:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 80008f2:	2301      	movs	r3, #1
 80008f4:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80008f6:	2780      	movs	r7, #128	; 0x80
 80008f8:	4e41      	ldr	r6, [pc, #260]	; (8000a00 <HAL_RCC_OscConfig+0x314>)
 80008fa:	007f      	lsls	r7, r7, #1
 80008fc:	6833      	ldr	r3, [r6, #0]
 80008fe:	423b      	tst	r3, r7
 8000900:	d006      	beq.n	8000910 <HAL_RCC_OscConfig+0x224>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000902:	68a3      	ldr	r3, [r4, #8]
 8000904:	2b01      	cmp	r3, #1
 8000906:	d113      	bne.n	8000930 <HAL_RCC_OscConfig+0x244>
 8000908:	6a2a      	ldr	r2, [r5, #32]
 800090a:	4313      	orrs	r3, r2
 800090c:	622b      	str	r3, [r5, #32]
 800090e:	e030      	b.n	8000972 <HAL_RCC_OscConfig+0x286>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000910:	6833      	ldr	r3, [r6, #0]
 8000912:	433b      	orrs	r3, r7
 8000914:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000916:	f7ff fdb7 	bl	8000488 <HAL_GetTick>
 800091a:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800091c:	6833      	ldr	r3, [r6, #0]
 800091e:	423b      	tst	r3, r7
 8000920:	d1ef      	bne.n	8000902 <HAL_RCC_OscConfig+0x216>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000922:	f7ff fdb1 	bl	8000488 <HAL_GetTick>
 8000926:	9b01      	ldr	r3, [sp, #4]
 8000928:	1ac0      	subs	r0, r0, r3
 800092a:	2864      	cmp	r0, #100	; 0x64
 800092c:	d9f6      	bls.n	800091c <HAL_RCC_OscConfig+0x230>
 800092e:	e740      	b.n	80007b2 <HAL_RCC_OscConfig+0xc6>
 8000930:	2201      	movs	r2, #1
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000932:	2b00      	cmp	r3, #0
 8000934:	d114      	bne.n	8000960 <HAL_RCC_OscConfig+0x274>
 8000936:	6a2b      	ldr	r3, [r5, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000938:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800093a:	4393      	bics	r3, r2
 800093c:	622b      	str	r3, [r5, #32]
 800093e:	6a2b      	ldr	r3, [r5, #32]
 8000940:	3203      	adds	r2, #3
 8000942:	4393      	bics	r3, r2
 8000944:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 8000946:	f7ff fd9f 	bl	8000488 <HAL_GetTick>
 800094a:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800094c:	6a2b      	ldr	r3, [r5, #32]
 800094e:	423b      	tst	r3, r7
 8000950:	d025      	beq.n	800099e <HAL_RCC_OscConfig+0x2b2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000952:	f7ff fd99 	bl	8000488 <HAL_GetTick>
 8000956:	4b2b      	ldr	r3, [pc, #172]	; (8000a04 <HAL_RCC_OscConfig+0x318>)
 8000958:	1b80      	subs	r0, r0, r6
 800095a:	4298      	cmp	r0, r3
 800095c:	d9f6      	bls.n	800094c <HAL_RCC_OscConfig+0x260>
 800095e:	e728      	b.n	80007b2 <HAL_RCC_OscConfig+0xc6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000960:	2b05      	cmp	r3, #5
 8000962:	d10b      	bne.n	800097c <HAL_RCC_OscConfig+0x290>
 8000964:	6a29      	ldr	r1, [r5, #32]
 8000966:	3b01      	subs	r3, #1
 8000968:	430b      	orrs	r3, r1
 800096a:	622b      	str	r3, [r5, #32]
 800096c:	6a2b      	ldr	r3, [r5, #32]
 800096e:	431a      	orrs	r2, r3
 8000970:	622a      	str	r2, [r5, #32]
      tickstart = HAL_GetTick();
 8000972:	f7ff fd89 	bl	8000488 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000976:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 8000978:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800097a:	e00d      	b.n	8000998 <HAL_RCC_OscConfig+0x2ac>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800097c:	6a2b      	ldr	r3, [r5, #32]
 800097e:	4393      	bics	r3, r2
 8000980:	2204      	movs	r2, #4
 8000982:	622b      	str	r3, [r5, #32]
 8000984:	6a2b      	ldr	r3, [r5, #32]
 8000986:	4393      	bics	r3, r2
 8000988:	e7c0      	b.n	800090c <HAL_RCC_OscConfig+0x220>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800098a:	f7ff fd7d 	bl	8000488 <HAL_GetTick>
 800098e:	4b1d      	ldr	r3, [pc, #116]	; (8000a04 <HAL_RCC_OscConfig+0x318>)
 8000990:	1b80      	subs	r0, r0, r6
 8000992:	4298      	cmp	r0, r3
 8000994:	d900      	bls.n	8000998 <HAL_RCC_OscConfig+0x2ac>
 8000996:	e70c      	b.n	80007b2 <HAL_RCC_OscConfig+0xc6>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000998:	6a2b      	ldr	r3, [r5, #32]
 800099a:	423b      	tst	r3, r7
 800099c:	d0f5      	beq.n	800098a <HAL_RCC_OscConfig+0x29e>
    if(pwrclkchanged == SET)
 800099e:	9b00      	ldr	r3, [sp, #0]
 80009a0:	2b01      	cmp	r3, #1
 80009a2:	d000      	beq.n	80009a6 <HAL_RCC_OscConfig+0x2ba>
 80009a4:	e6b8      	b.n	8000718 <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 80009a6:	69eb      	ldr	r3, [r5, #28]
 80009a8:	4a17      	ldr	r2, [pc, #92]	; (8000a08 <HAL_RCC_OscConfig+0x31c>)
 80009aa:	4013      	ands	r3, r2
 80009ac:	61eb      	str	r3, [r5, #28]
 80009ae:	e6b3      	b.n	8000718 <HAL_RCC_OscConfig+0x2c>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80009b0:	f7ff fd6a 	bl	8000488 <HAL_GetTick>
 80009b4:	1bc0      	subs	r0, r0, r7
 80009b6:	2802      	cmp	r0, #2
 80009b8:	d800      	bhi.n	80009bc <HAL_RCC_OscConfig+0x2d0>
 80009ba:	e6c0      	b.n	800073e <HAL_RCC_OscConfig+0x52>
 80009bc:	e6f9      	b.n	80007b2 <HAL_RCC_OscConfig+0xc6>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80009be:	3205      	adds	r2, #5
 80009c0:	d103      	bne.n	80009ca <HAL_RCC_OscConfig+0x2de>
      __HAL_RCC_HSI14ADC_ENABLE();
 80009c2:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80009c4:	439a      	bics	r2, r3
 80009c6:	636a      	str	r2, [r5, #52]	; 0x34
 80009c8:	e6bd      	b.n	8000746 <HAL_RCC_OscConfig+0x5a>
      __HAL_RCC_HSI14ADC_DISABLE();
 80009ca:	6b6a      	ldr	r2, [r5, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80009cc:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 80009ce:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 80009d0:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 80009d2:	636b      	str	r3, [r5, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 80009d4:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80009d6:	4393      	bics	r3, r2
 80009d8:	636b      	str	r3, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 80009da:	f7ff fd55 	bl	8000488 <HAL_GetTick>
 80009de:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80009e0:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80009e2:	4233      	tst	r3, r6
 80009e4:	d100      	bne.n	80009e8 <HAL_RCC_OscConfig+0x2fc>
 80009e6:	e6b5      	b.n	8000754 <HAL_RCC_OscConfig+0x68>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80009e8:	f7ff fd4e 	bl	8000488 <HAL_GetTick>
 80009ec:	1bc0      	subs	r0, r0, r7
 80009ee:	2802      	cmp	r0, #2
 80009f0:	d9f6      	bls.n	80009e0 <HAL_RCC_OscConfig+0x2f4>
 80009f2:	e6de      	b.n	80007b2 <HAL_RCC_OscConfig+0xc6>
 80009f4:	40021000 	.word	0x40021000
 80009f8:	fffeffff 	.word	0xfffeffff
 80009fc:	fffbffff 	.word	0xfffbffff
 8000a00:	40007000 	.word	0x40007000
 8000a04:	00001388 	.word	0x00001388
 8000a08:	efffffff 	.word	0xefffffff
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000a0c:	200c      	movs	r0, #12
 8000a0e:	4a35      	ldr	r2, [pc, #212]	; (8000ae4 <HAL_RCC_OscConfig+0x3f8>)
 8000a10:	6851      	ldr	r1, [r2, #4]
 8000a12:	0015      	movs	r5, r2
 8000a14:	4001      	ands	r1, r0
 8000a16:	2908      	cmp	r1, #8
 8000a18:	d047      	beq.n	8000aaa <HAL_RCC_OscConfig+0x3be>
 8000a1a:	4a33      	ldr	r2, [pc, #204]	; (8000ae8 <HAL_RCC_OscConfig+0x3fc>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000a1c:	2b02      	cmp	r3, #2
 8000a1e:	d132      	bne.n	8000a86 <HAL_RCC_OscConfig+0x39a>
        __HAL_RCC_PLL_DISABLE();
 8000a20:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000a22:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8000a24:	4013      	ands	r3, r2
 8000a26:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000a28:	f7ff fd2e 	bl	8000488 <HAL_GetTick>
 8000a2c:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000a2e:	04b6      	lsls	r6, r6, #18
 8000a30:	682b      	ldr	r3, [r5, #0]
 8000a32:	4233      	tst	r3, r6
 8000a34:	d121      	bne.n	8000a7a <HAL_RCC_OscConfig+0x38e>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000a36:	220f      	movs	r2, #15
 8000a38:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8000a3a:	4393      	bics	r3, r2
 8000a3c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000a3e:	4313      	orrs	r3, r2
 8000a40:	62eb      	str	r3, [r5, #44]	; 0x2c
 8000a42:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8000a44:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000a46:	686a      	ldr	r2, [r5, #4]
 8000a48:	430b      	orrs	r3, r1
 8000a4a:	4928      	ldr	r1, [pc, #160]	; (8000aec <HAL_RCC_OscConfig+0x400>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000a4c:	2480      	movs	r4, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000a4e:	400a      	ands	r2, r1
 8000a50:	4313      	orrs	r3, r2
 8000a52:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8000a54:	2380      	movs	r3, #128	; 0x80
 8000a56:	682a      	ldr	r2, [r5, #0]
 8000a58:	045b      	lsls	r3, r3, #17
 8000a5a:	4313      	orrs	r3, r2
 8000a5c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000a5e:	f7ff fd13 	bl	8000488 <HAL_GetTick>
 8000a62:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000a64:	04a4      	lsls	r4, r4, #18
 8000a66:	682b      	ldr	r3, [r5, #0]
 8000a68:	4223      	tst	r3, r4
 8000a6a:	d000      	beq.n	8000a6e <HAL_RCC_OscConfig+0x382>
 8000a6c:	e676      	b.n	800075c <HAL_RCC_OscConfig+0x70>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000a6e:	f7ff fd0b 	bl	8000488 <HAL_GetTick>
 8000a72:	1b80      	subs	r0, r0, r6
 8000a74:	2802      	cmp	r0, #2
 8000a76:	d9f6      	bls.n	8000a66 <HAL_RCC_OscConfig+0x37a>
 8000a78:	e69b      	b.n	80007b2 <HAL_RCC_OscConfig+0xc6>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000a7a:	f7ff fd05 	bl	8000488 <HAL_GetTick>
 8000a7e:	1bc0      	subs	r0, r0, r7
 8000a80:	2802      	cmp	r0, #2
 8000a82:	d9d5      	bls.n	8000a30 <HAL_RCC_OscConfig+0x344>
 8000a84:	e695      	b.n	80007b2 <HAL_RCC_OscConfig+0xc6>
        __HAL_RCC_PLL_DISABLE();
 8000a86:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000a88:	2480      	movs	r4, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8000a8a:	4013      	ands	r3, r2
 8000a8c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000a8e:	f7ff fcfb 	bl	8000488 <HAL_GetTick>
 8000a92:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000a94:	04a4      	lsls	r4, r4, #18
 8000a96:	682b      	ldr	r3, [r5, #0]
 8000a98:	4223      	tst	r3, r4
 8000a9a:	d100      	bne.n	8000a9e <HAL_RCC_OscConfig+0x3b2>
 8000a9c:	e65e      	b.n	800075c <HAL_RCC_OscConfig+0x70>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000a9e:	f7ff fcf3 	bl	8000488 <HAL_GetTick>
 8000aa2:	1b80      	subs	r0, r0, r6
 8000aa4:	2802      	cmp	r0, #2
 8000aa6:	d9f6      	bls.n	8000a96 <HAL_RCC_OscConfig+0x3aa>
 8000aa8:	e683      	b.n	80007b2 <HAL_RCC_OscConfig+0xc6>
        return HAL_ERROR;
 8000aaa:	0018      	movs	r0, r3
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000aac:	2b01      	cmp	r3, #1
 8000aae:	d100      	bne.n	8000ab2 <HAL_RCC_OscConfig+0x3c6>
 8000ab0:	e622      	b.n	80006f8 <HAL_RCC_OscConfig+0xc>
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000ab2:	2180      	movs	r1, #128	; 0x80
        pll_config  = RCC->CFGR;
 8000ab4:	6853      	ldr	r3, [r2, #4]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000ab6:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8000ab8:	0249      	lsls	r1, r1, #9
        pll_config2 = RCC->CFGR2;
 8000aba:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000abc:	4019      	ands	r1, r3
        return HAL_ERROR;
 8000abe:	2001      	movs	r0, #1
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000ac0:	42a9      	cmp	r1, r5
 8000ac2:	d000      	beq.n	8000ac6 <HAL_RCC_OscConfig+0x3da>
 8000ac4:	e618      	b.n	80006f8 <HAL_RCC_OscConfig+0xc>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8000ac6:	210f      	movs	r1, #15
 8000ac8:	400a      	ands	r2, r1
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000aca:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8000acc:	428a      	cmp	r2, r1
 8000ace:	d000      	beq.n	8000ad2 <HAL_RCC_OscConfig+0x3e6>
 8000ad0:	e612      	b.n	80006f8 <HAL_RCC_OscConfig+0xc>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8000ad2:	20f0      	movs	r0, #240	; 0xf0
 8000ad4:	0380      	lsls	r0, r0, #14
 8000ad6:	4003      	ands	r3, r0
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8000ad8:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8000ada:	1a1b      	subs	r3, r3, r0
 8000adc:	1e58      	subs	r0, r3, #1
 8000ade:	4183      	sbcs	r3, r0
    return HAL_ERROR;
 8000ae0:	b2d8      	uxtb	r0, r3
 8000ae2:	e609      	b.n	80006f8 <HAL_RCC_OscConfig+0xc>
 8000ae4:	40021000 	.word	0x40021000
 8000ae8:	feffffff 	.word	0xfeffffff
 8000aec:	ffc2ffff 	.word	0xffc2ffff

08000af0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000af0:	b570      	push	{r4, r5, r6, lr}
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8000af2:	4c14      	ldr	r4, [pc, #80]	; (8000b44 <HAL_RCC_GetSysClockFreq+0x54>)
{
 8000af4:	b088      	sub	sp, #32
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8000af6:	2210      	movs	r2, #16
 8000af8:	0021      	movs	r1, r4
 8000afa:	4668      	mov	r0, sp
 8000afc:	f000 fdf2 	bl	80016e4 <memcpy>
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8000b00:	0021      	movs	r1, r4
 8000b02:	ad04      	add	r5, sp, #16
 8000b04:	2210      	movs	r2, #16
 8000b06:	3110      	adds	r1, #16
 8000b08:	0028      	movs	r0, r5
 8000b0a:	f000 fdeb 	bl	80016e4 <memcpy>
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000b0e:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 8000b10:	4e0d      	ldr	r6, [pc, #52]	; (8000b48 <HAL_RCC_GetSysClockFreq+0x58>)
 8000b12:	6873      	ldr	r3, [r6, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8000b14:	401a      	ands	r2, r3
 8000b16:	2a08      	cmp	r2, #8
 8000b18:	d111      	bne.n	8000b3e <HAL_RCC_GetSysClockFreq+0x4e>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8000b1a:	200f      	movs	r0, #15
 8000b1c:	466a      	mov	r2, sp
 8000b1e:	0c99      	lsrs	r1, r3, #18
 8000b20:	4001      	ands	r1, r0
 8000b22:	5c54      	ldrb	r4, [r2, r1]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8000b24:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 8000b26:	4002      	ands	r2, r0
 8000b28:	5ca9      	ldrb	r1, [r5, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8000b2a:	03db      	lsls	r3, r3, #15
 8000b2c:	d505      	bpl.n	8000b3a <HAL_RCC_GetSysClockFreq+0x4a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8000b2e:	4807      	ldr	r0, [pc, #28]	; (8000b4c <HAL_RCC_GetSysClockFreq+0x5c>)
 8000b30:	f7ff faf4 	bl	800011c <__udivsi3>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8000b34:	4360      	muls	r0, r4
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000b36:	b008      	add	sp, #32
 8000b38:	bd70      	pop	{r4, r5, r6, pc}
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8000b3a:	4805      	ldr	r0, [pc, #20]	; (8000b50 <HAL_RCC_GetSysClockFreq+0x60>)
 8000b3c:	e7fa      	b.n	8000b34 <HAL_RCC_GetSysClockFreq+0x44>
      sysclockfreq = HSE_VALUE;
 8000b3e:	4803      	ldr	r0, [pc, #12]	; (8000b4c <HAL_RCC_GetSysClockFreq+0x5c>)
  return sysclockfreq;
 8000b40:	e7f9      	b.n	8000b36 <HAL_RCC_GetSysClockFreq+0x46>
 8000b42:	46c0      	nop			; (mov r8, r8)
 8000b44:	08001710 	.word	0x08001710
 8000b48:	40021000 	.word	0x40021000
 8000b4c:	007a1200 	.word	0x007a1200
 8000b50:	003d0900 	.word	0x003d0900

08000b54 <HAL_RCC_ClockConfig>:
{
 8000b54:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000b56:	0005      	movs	r5, r0
 8000b58:	000f      	movs	r7, r1
  if(RCC_ClkInitStruct == NULL)
 8000b5a:	2800      	cmp	r0, #0
 8000b5c:	d101      	bne.n	8000b62 <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
 8000b5e:	2001      	movs	r0, #1
}
 8000b60:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000b62:	2201      	movs	r2, #1
 8000b64:	4c37      	ldr	r4, [pc, #220]	; (8000c44 <HAL_RCC_ClockConfig+0xf0>)
 8000b66:	6823      	ldr	r3, [r4, #0]
 8000b68:	4013      	ands	r3, r2
 8000b6a:	428b      	cmp	r3, r1
 8000b6c:	d31c      	bcc.n	8000ba8 <HAL_RCC_ClockConfig+0x54>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000b6e:	6829      	ldr	r1, [r5, #0]
 8000b70:	078b      	lsls	r3, r1, #30
 8000b72:	d422      	bmi.n	8000bba <HAL_RCC_ClockConfig+0x66>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000b74:	07cb      	lsls	r3, r1, #31
 8000b76:	d42f      	bmi.n	8000bd8 <HAL_RCC_ClockConfig+0x84>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000b78:	2301      	movs	r3, #1
 8000b7a:	6822      	ldr	r2, [r4, #0]
 8000b7c:	401a      	ands	r2, r3
 8000b7e:	4297      	cmp	r7, r2
 8000b80:	d351      	bcc.n	8000c26 <HAL_RCC_ClockConfig+0xd2>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000b82:	682b      	ldr	r3, [r5, #0]
 8000b84:	4c30      	ldr	r4, [pc, #192]	; (8000c48 <HAL_RCC_ClockConfig+0xf4>)
 8000b86:	075b      	lsls	r3, r3, #29
 8000b88:	d454      	bmi.n	8000c34 <HAL_RCC_ClockConfig+0xe0>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8000b8a:	f7ff ffb1 	bl	8000af0 <HAL_RCC_GetSysClockFreq>
 8000b8e:	6863      	ldr	r3, [r4, #4]
 8000b90:	4a2e      	ldr	r2, [pc, #184]	; (8000c4c <HAL_RCC_ClockConfig+0xf8>)
 8000b92:	061b      	lsls	r3, r3, #24
 8000b94:	0f1b      	lsrs	r3, r3, #28
 8000b96:	5cd3      	ldrb	r3, [r2, r3]
 8000b98:	40d8      	lsrs	r0, r3
 8000b9a:	4b2d      	ldr	r3, [pc, #180]	; (8000c50 <HAL_RCC_ClockConfig+0xfc>)
 8000b9c:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000b9e:	2000      	movs	r0, #0
 8000ba0:	f7ff fc32 	bl	8000408 <HAL_InitTick>
  return HAL_OK;
 8000ba4:	2000      	movs	r0, #0
 8000ba6:	e7db      	b.n	8000b60 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000ba8:	6823      	ldr	r3, [r4, #0]
 8000baa:	4393      	bics	r3, r2
 8000bac:	430b      	orrs	r3, r1
 8000bae:	6023      	str	r3, [r4, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000bb0:	6823      	ldr	r3, [r4, #0]
 8000bb2:	4013      	ands	r3, r2
 8000bb4:	4299      	cmp	r1, r3
 8000bb6:	d1d2      	bne.n	8000b5e <HAL_RCC_ClockConfig+0xa>
 8000bb8:	e7d9      	b.n	8000b6e <HAL_RCC_ClockConfig+0x1a>
 8000bba:	4a23      	ldr	r2, [pc, #140]	; (8000c48 <HAL_RCC_ClockConfig+0xf4>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000bbc:	074b      	lsls	r3, r1, #29
 8000bbe:	d504      	bpl.n	8000bca <HAL_RCC_ClockConfig+0x76>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8000bc0:	23e0      	movs	r3, #224	; 0xe0
 8000bc2:	6850      	ldr	r0, [r2, #4]
 8000bc4:	00db      	lsls	r3, r3, #3
 8000bc6:	4303      	orrs	r3, r0
 8000bc8:	6053      	str	r3, [r2, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000bca:	20f0      	movs	r0, #240	; 0xf0
 8000bcc:	6853      	ldr	r3, [r2, #4]
 8000bce:	4383      	bics	r3, r0
 8000bd0:	68a8      	ldr	r0, [r5, #8]
 8000bd2:	4303      	orrs	r3, r0
 8000bd4:	6053      	str	r3, [r2, #4]
 8000bd6:	e7cd      	b.n	8000b74 <HAL_RCC_ClockConfig+0x20>
 8000bd8:	4e1b      	ldr	r6, [pc, #108]	; (8000c48 <HAL_RCC_ClockConfig+0xf4>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000bda:	686a      	ldr	r2, [r5, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000bdc:	6833      	ldr	r3, [r6, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000bde:	2a01      	cmp	r2, #1
 8000be0:	d119      	bne.n	8000c16 <HAL_RCC_ClockConfig+0xc2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000be2:	039b      	lsls	r3, r3, #14
 8000be4:	d5bb      	bpl.n	8000b5e <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000be6:	2103      	movs	r1, #3
 8000be8:	6873      	ldr	r3, [r6, #4]
 8000bea:	438b      	bics	r3, r1
 8000bec:	4313      	orrs	r3, r2
 8000bee:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8000bf0:	f7ff fc4a 	bl	8000488 <HAL_GetTick>
 8000bf4:	9001      	str	r0, [sp, #4]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000bf6:	230c      	movs	r3, #12
 8000bf8:	6872      	ldr	r2, [r6, #4]
 8000bfa:	401a      	ands	r2, r3
 8000bfc:	686b      	ldr	r3, [r5, #4]
 8000bfe:	009b      	lsls	r3, r3, #2
 8000c00:	429a      	cmp	r2, r3
 8000c02:	d0b9      	beq.n	8000b78 <HAL_RCC_ClockConfig+0x24>
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000c04:	f7ff fc40 	bl	8000488 <HAL_GetTick>
 8000c08:	9b01      	ldr	r3, [sp, #4]
 8000c0a:	1ac0      	subs	r0, r0, r3
 8000c0c:	4b11      	ldr	r3, [pc, #68]	; (8000c54 <HAL_RCC_ClockConfig+0x100>)
 8000c0e:	4298      	cmp	r0, r3
 8000c10:	d9f1      	bls.n	8000bf6 <HAL_RCC_ClockConfig+0xa2>
        return HAL_TIMEOUT;
 8000c12:	2003      	movs	r0, #3
 8000c14:	e7a4      	b.n	8000b60 <HAL_RCC_ClockConfig+0xc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000c16:	2a02      	cmp	r2, #2
 8000c18:	d102      	bne.n	8000c20 <HAL_RCC_ClockConfig+0xcc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000c1a:	019b      	lsls	r3, r3, #6
 8000c1c:	d4e3      	bmi.n	8000be6 <HAL_RCC_ClockConfig+0x92>
 8000c1e:	e79e      	b.n	8000b5e <HAL_RCC_ClockConfig+0xa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c20:	079b      	lsls	r3, r3, #30
 8000c22:	d4e0      	bmi.n	8000be6 <HAL_RCC_ClockConfig+0x92>
 8000c24:	e79b      	b.n	8000b5e <HAL_RCC_ClockConfig+0xa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000c26:	6822      	ldr	r2, [r4, #0]
 8000c28:	439a      	bics	r2, r3
 8000c2a:	6022      	str	r2, [r4, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000c2c:	6822      	ldr	r2, [r4, #0]
 8000c2e:	421a      	tst	r2, r3
 8000c30:	d195      	bne.n	8000b5e <HAL_RCC_ClockConfig+0xa>
 8000c32:	e7a6      	b.n	8000b82 <HAL_RCC_ClockConfig+0x2e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8000c34:	6863      	ldr	r3, [r4, #4]
 8000c36:	4a08      	ldr	r2, [pc, #32]	; (8000c58 <HAL_RCC_ClockConfig+0x104>)
 8000c38:	4013      	ands	r3, r2
 8000c3a:	68ea      	ldr	r2, [r5, #12]
 8000c3c:	4313      	orrs	r3, r2
 8000c3e:	6063      	str	r3, [r4, #4]
 8000c40:	e7a3      	b.n	8000b8a <HAL_RCC_ClockConfig+0x36>
 8000c42:	46c0      	nop			; (mov r8, r8)
 8000c44:	40022000 	.word	0x40022000
 8000c48:	40021000 	.word	0x40021000
 8000c4c:	08001d30 	.word	0x08001d30
 8000c50:	2000000c 	.word	0x2000000c
 8000c54:	00001388 	.word	0x00001388
 8000c58:	fffff8ff 	.word	0xfffff8ff

08000c5c <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8000c5c:	4b01      	ldr	r3, [pc, #4]	; (8000c64 <HAL_RCC_GetHCLKFreq+0x8>)
 8000c5e:	6818      	ldr	r0, [r3, #0]
}
 8000c60:	4770      	bx	lr
 8000c62:	46c0      	nop			; (mov r8, r8)
 8000c64:	2000000c 	.word	0x2000000c

08000c68 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8000c68:	2201      	movs	r2, #1
 8000c6a:	6803      	ldr	r3, [r0, #0]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8000c6c:	2007      	movs	r0, #7
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8000c6e:	68d9      	ldr	r1, [r3, #12]
 8000c70:	4311      	orrs	r1, r2
 8000c72:	60d9      	str	r1, [r3, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8000c74:	6899      	ldr	r1, [r3, #8]
 8000c76:	4001      	ands	r1, r0
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8000c78:	2906      	cmp	r1, #6
 8000c7a:	d002      	beq.n	8000c82 <HAL_TIM_Base_Start_IT+0x1a>
  {
    __HAL_TIM_ENABLE(htim);
 8000c7c:	6819      	ldr	r1, [r3, #0]
 8000c7e:	430a      	orrs	r2, r1
 8000c80:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
}
 8000c82:	2000      	movs	r0, #0
 8000c84:	4770      	bx	lr

08000c86 <HAL_TIM_OC_DelayElapsedCallback>:
 8000c86:	4770      	bx	lr

08000c88 <HAL_TIM_IC_CaptureCallback>:
 8000c88:	4770      	bx	lr

08000c8a <HAL_TIM_PWM_PulseFinishedCallback>:
 8000c8a:	4770      	bx	lr

08000c8c <HAL_TIM_TriggerCallback>:
 8000c8c:	4770      	bx	lr

08000c8e <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000c8e:	2202      	movs	r2, #2
 8000c90:	6803      	ldr	r3, [r0, #0]
{
 8000c92:	b510      	push	{r4, lr}
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000c94:	6919      	ldr	r1, [r3, #16]
{
 8000c96:	0004      	movs	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000c98:	4211      	tst	r1, r2
 8000c9a:	d00e      	beq.n	8000cba <HAL_TIM_IRQHandler+0x2c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8000c9c:	68d9      	ldr	r1, [r3, #12]
 8000c9e:	4211      	tst	r1, r2
 8000ca0:	d00b      	beq.n	8000cba <HAL_TIM_IRQHandler+0x2c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8000ca2:	3a05      	subs	r2, #5
 8000ca4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000ca6:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8000ca8:	3204      	adds	r2, #4
 8000caa:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000cac:	079b      	lsls	r3, r3, #30
 8000cae:	d100      	bne.n	8000cb2 <HAL_TIM_IRQHandler+0x24>
 8000cb0:	e079      	b.n	8000da6 <HAL_TIM_IRQHandler+0x118>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8000cb2:	f7ff ffe9 	bl	8000c88 <HAL_TIM_IC_CaptureCallback>
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8000cba:	2204      	movs	r2, #4
 8000cbc:	6823      	ldr	r3, [r4, #0]
 8000cbe:	6919      	ldr	r1, [r3, #16]
 8000cc0:	4211      	tst	r1, r2
 8000cc2:	d010      	beq.n	8000ce6 <HAL_TIM_IRQHandler+0x58>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8000cc4:	68d9      	ldr	r1, [r3, #12]
 8000cc6:	4211      	tst	r1, r2
 8000cc8:	d00d      	beq.n	8000ce6 <HAL_TIM_IRQHandler+0x58>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8000cca:	3a09      	subs	r2, #9
 8000ccc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8000cce:	3207      	adds	r2, #7
 8000cd0:	7722      	strb	r2, [r4, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000cd2:	699a      	ldr	r2, [r3, #24]
 8000cd4:	23c0      	movs	r3, #192	; 0xc0
 8000cd6:	009b      	lsls	r3, r3, #2
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8000cd8:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000cda:	421a      	tst	r2, r3
 8000cdc:	d069      	beq.n	8000db2 <HAL_TIM_IRQHandler+0x124>
        HAL_TIM_IC_CaptureCallback(htim);
 8000cde:	f7ff ffd3 	bl	8000c88 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8000ce6:	2208      	movs	r2, #8
 8000ce8:	6823      	ldr	r3, [r4, #0]
 8000cea:	6919      	ldr	r1, [r3, #16]
 8000cec:	4211      	tst	r1, r2
 8000cee:	d00e      	beq.n	8000d0e <HAL_TIM_IRQHandler+0x80>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8000cf0:	68d9      	ldr	r1, [r3, #12]
 8000cf2:	4211      	tst	r1, r2
 8000cf4:	d00b      	beq.n	8000d0e <HAL_TIM_IRQHandler+0x80>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8000cf6:	3a11      	subs	r2, #17
 8000cf8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000cfa:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8000cfc:	320d      	adds	r2, #13
 8000cfe:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8000d00:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000d02:	079b      	lsls	r3, r3, #30
 8000d04:	d05b      	beq.n	8000dbe <HAL_TIM_IRQHandler+0x130>
        HAL_TIM_IC_CaptureCallback(htim);
 8000d06:	f7ff ffbf 	bl	8000c88 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8000d0e:	2210      	movs	r2, #16
 8000d10:	6823      	ldr	r3, [r4, #0]
 8000d12:	6919      	ldr	r1, [r3, #16]
 8000d14:	4211      	tst	r1, r2
 8000d16:	d010      	beq.n	8000d3a <HAL_TIM_IRQHandler+0xac>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8000d18:	68d9      	ldr	r1, [r3, #12]
 8000d1a:	4211      	tst	r1, r2
 8000d1c:	d00d      	beq.n	8000d3a <HAL_TIM_IRQHandler+0xac>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8000d1e:	3a21      	subs	r2, #33	; 0x21
 8000d20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8000d22:	3219      	adds	r2, #25
 8000d24:	7722      	strb	r2, [r4, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000d26:	69da      	ldr	r2, [r3, #28]
 8000d28:	23c0      	movs	r3, #192	; 0xc0
 8000d2a:	009b      	lsls	r3, r3, #2
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8000d2c:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000d2e:	421a      	tst	r2, r3
 8000d30:	d04b      	beq.n	8000dca <HAL_TIM_IRQHandler+0x13c>
        HAL_TIM_IC_CaptureCallback(htim);
 8000d32:	f7ff ffa9 	bl	8000c88 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000d36:	2300      	movs	r3, #0
 8000d38:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8000d3a:	2201      	movs	r2, #1
 8000d3c:	6823      	ldr	r3, [r4, #0]
 8000d3e:	6919      	ldr	r1, [r3, #16]
 8000d40:	4211      	tst	r1, r2
 8000d42:	d007      	beq.n	8000d54 <HAL_TIM_IRQHandler+0xc6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8000d44:	68d9      	ldr	r1, [r3, #12]
 8000d46:	4211      	tst	r1, r2
 8000d48:	d004      	beq.n	8000d54 <HAL_TIM_IRQHandler+0xc6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8000d4a:	3a03      	subs	r2, #3
 8000d4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8000d4e:	0020      	movs	r0, r4
 8000d50:	f000 fb9c 	bl	800148c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8000d54:	2280      	movs	r2, #128	; 0x80
 8000d56:	6823      	ldr	r3, [r4, #0]
 8000d58:	6919      	ldr	r1, [r3, #16]
 8000d5a:	4211      	tst	r1, r2
 8000d5c:	d008      	beq.n	8000d70 <HAL_TIM_IRQHandler+0xe2>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8000d5e:	68d9      	ldr	r1, [r3, #12]
 8000d60:	4211      	tst	r1, r2
 8000d62:	d005      	beq.n	8000d70 <HAL_TIM_IRQHandler+0xe2>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8000d64:	3a02      	subs	r2, #2
 8000d66:	3aff      	subs	r2, #255	; 0xff
 8000d68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8000d6a:	0020      	movs	r0, r4
 8000d6c:	f000 f977 	bl	800105e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8000d70:	2240      	movs	r2, #64	; 0x40
 8000d72:	6823      	ldr	r3, [r4, #0]
 8000d74:	6919      	ldr	r1, [r3, #16]
 8000d76:	4211      	tst	r1, r2
 8000d78:	d007      	beq.n	8000d8a <HAL_TIM_IRQHandler+0xfc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8000d7a:	68d9      	ldr	r1, [r3, #12]
 8000d7c:	4211      	tst	r1, r2
 8000d7e:	d004      	beq.n	8000d8a <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8000d80:	3a81      	subs	r2, #129	; 0x81
 8000d82:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8000d84:	0020      	movs	r0, r4
 8000d86:	f7ff ff81 	bl	8000c8c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8000d8a:	2220      	movs	r2, #32
 8000d8c:	6823      	ldr	r3, [r4, #0]
 8000d8e:	6919      	ldr	r1, [r3, #16]
 8000d90:	4211      	tst	r1, r2
 8000d92:	d007      	beq.n	8000da4 <HAL_TIM_IRQHandler+0x116>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8000d94:	68d9      	ldr	r1, [r3, #12]
 8000d96:	4211      	tst	r1, r2
 8000d98:	d004      	beq.n	8000da4 <HAL_TIM_IRQHandler+0x116>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8000d9a:	3a41      	subs	r2, #65	; 0x41
 8000d9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8000d9e:	0020      	movs	r0, r4
 8000da0:	f000 f95c 	bl	800105c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8000da4:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8000da6:	f7ff ff6e 	bl	8000c86 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000daa:	0020      	movs	r0, r4
 8000dac:	f7ff ff6d 	bl	8000c8a <HAL_TIM_PWM_PulseFinishedCallback>
 8000db0:	e781      	b.n	8000cb6 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000db2:	f7ff ff68 	bl	8000c86 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000db6:	0020      	movs	r0, r4
 8000db8:	f7ff ff67 	bl	8000c8a <HAL_TIM_PWM_PulseFinishedCallback>
 8000dbc:	e791      	b.n	8000ce2 <HAL_TIM_IRQHandler+0x54>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000dbe:	f7ff ff62 	bl	8000c86 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000dc2:	0020      	movs	r0, r4
 8000dc4:	f7ff ff61 	bl	8000c8a <HAL_TIM_PWM_PulseFinishedCallback>
 8000dc8:	e79f      	b.n	8000d0a <HAL_TIM_IRQHandler+0x7c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000dca:	f7ff ff5c 	bl	8000c86 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000dce:	0020      	movs	r0, r4
 8000dd0:	f7ff ff5b 	bl	8000c8a <HAL_TIM_PWM_PulseFinishedCallback>
 8000dd4:	e7af      	b.n	8000d36 <HAL_TIM_IRQHandler+0xa8>
	...

08000dd8 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000dd8:	4a20      	ldr	r2, [pc, #128]	; (8000e5c <TIM_Base_SetConfig+0x84>)
{
 8000dda:	b510      	push	{r4, lr}
  tmpcr1 = TIMx->CR1;
 8000ddc:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000dde:	4290      	cmp	r0, r2
 8000de0:	d006      	beq.n	8000df0 <TIM_Base_SetConfig+0x18>
 8000de2:	2480      	movs	r4, #128	; 0x80
 8000de4:	05e4      	lsls	r4, r4, #23
 8000de6:	42a0      	cmp	r0, r4
 8000de8:	d002      	beq.n	8000df0 <TIM_Base_SetConfig+0x18>
 8000dea:	4c1d      	ldr	r4, [pc, #116]	; (8000e60 <TIM_Base_SetConfig+0x88>)
 8000dec:	42a0      	cmp	r0, r4
 8000dee:	d10c      	bne.n	8000e0a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8000df0:	2470      	movs	r4, #112	; 0x70
 8000df2:	43a3      	bics	r3, r4
    tmpcr1 |= Structure->CounterMode;
 8000df4:	684c      	ldr	r4, [r1, #4]
 8000df6:	4323      	orrs	r3, r4
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8000df8:	4290      	cmp	r0, r2
 8000dfa:	d012      	beq.n	8000e22 <TIM_Base_SetConfig+0x4a>
 8000dfc:	2480      	movs	r4, #128	; 0x80
 8000dfe:	05e4      	lsls	r4, r4, #23
 8000e00:	42a0      	cmp	r0, r4
 8000e02:	d00e      	beq.n	8000e22 <TIM_Base_SetConfig+0x4a>
 8000e04:	4c16      	ldr	r4, [pc, #88]	; (8000e60 <TIM_Base_SetConfig+0x88>)
 8000e06:	42a0      	cmp	r0, r4
 8000e08:	d00b      	beq.n	8000e22 <TIM_Base_SetConfig+0x4a>
 8000e0a:	4c16      	ldr	r4, [pc, #88]	; (8000e64 <TIM_Base_SetConfig+0x8c>)
 8000e0c:	42a0      	cmp	r0, r4
 8000e0e:	d008      	beq.n	8000e22 <TIM_Base_SetConfig+0x4a>
 8000e10:	4c15      	ldr	r4, [pc, #84]	; (8000e68 <TIM_Base_SetConfig+0x90>)
 8000e12:	42a0      	cmp	r0, r4
 8000e14:	d005      	beq.n	8000e22 <TIM_Base_SetConfig+0x4a>
 8000e16:	4c15      	ldr	r4, [pc, #84]	; (8000e6c <TIM_Base_SetConfig+0x94>)
 8000e18:	42a0      	cmp	r0, r4
 8000e1a:	d002      	beq.n	8000e22 <TIM_Base_SetConfig+0x4a>
 8000e1c:	4c14      	ldr	r4, [pc, #80]	; (8000e70 <TIM_Base_SetConfig+0x98>)
 8000e1e:	42a0      	cmp	r0, r4
 8000e20:	d103      	bne.n	8000e2a <TIM_Base_SetConfig+0x52>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8000e22:	4c14      	ldr	r4, [pc, #80]	; (8000e74 <TIM_Base_SetConfig+0x9c>)
 8000e24:	4023      	ands	r3, r4
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000e26:	68cc      	ldr	r4, [r1, #12]
 8000e28:	4323      	orrs	r3, r4
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8000e2a:	2480      	movs	r4, #128	; 0x80
 8000e2c:	43a3      	bics	r3, r4
 8000e2e:	694c      	ldr	r4, [r1, #20]
 8000e30:	4323      	orrs	r3, r4

  TIMx->CR1 = tmpcr1;
 8000e32:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8000e34:	688b      	ldr	r3, [r1, #8]
 8000e36:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8000e38:	680b      	ldr	r3, [r1, #0]
 8000e3a:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8000e3c:	4290      	cmp	r0, r2
 8000e3e:	d008      	beq.n	8000e52 <TIM_Base_SetConfig+0x7a>
 8000e40:	4b09      	ldr	r3, [pc, #36]	; (8000e68 <TIM_Base_SetConfig+0x90>)
 8000e42:	4298      	cmp	r0, r3
 8000e44:	d005      	beq.n	8000e52 <TIM_Base_SetConfig+0x7a>
 8000e46:	4b09      	ldr	r3, [pc, #36]	; (8000e6c <TIM_Base_SetConfig+0x94>)
 8000e48:	4298      	cmp	r0, r3
 8000e4a:	d002      	beq.n	8000e52 <TIM_Base_SetConfig+0x7a>
 8000e4c:	4b08      	ldr	r3, [pc, #32]	; (8000e70 <TIM_Base_SetConfig+0x98>)
 8000e4e:	4298      	cmp	r0, r3
 8000e50:	d101      	bne.n	8000e56 <TIM_Base_SetConfig+0x7e>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8000e52:	690b      	ldr	r3, [r1, #16]
 8000e54:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8000e56:	2301      	movs	r3, #1
 8000e58:	6143      	str	r3, [r0, #20]
}
 8000e5a:	bd10      	pop	{r4, pc}
 8000e5c:	40012c00 	.word	0x40012c00
 8000e60:	40000400 	.word	0x40000400
 8000e64:	40002000 	.word	0x40002000
 8000e68:	40014000 	.word	0x40014000
 8000e6c:	40014400 	.word	0x40014400
 8000e70:	40014800 	.word	0x40014800
 8000e74:	fffffcff 	.word	0xfffffcff

08000e78 <HAL_TIM_Base_Init>:
{
 8000e78:	b570      	push	{r4, r5, r6, lr}
 8000e7a:	0004      	movs	r4, r0
    return HAL_ERROR;
 8000e7c:	2001      	movs	r0, #1
  if (htim == NULL)
 8000e7e:	2c00      	cmp	r4, #0
 8000e80:	d014      	beq.n	8000eac <HAL_TIM_Base_Init+0x34>
  if (htim->State == HAL_TIM_STATE_RESET)
 8000e82:	0025      	movs	r5, r4
 8000e84:	353d      	adds	r5, #61	; 0x3d
 8000e86:	782b      	ldrb	r3, [r5, #0]
 8000e88:	b2db      	uxtb	r3, r3
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d105      	bne.n	8000e9a <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8000e8e:	0022      	movs	r2, r4
 8000e90:	323c      	adds	r2, #60	; 0x3c
 8000e92:	7013      	strb	r3, [r2, #0]
    HAL_TIM_Base_MspInit(htim);
 8000e94:	0020      	movs	r0, r4
 8000e96:	f000 fb37 	bl	8001508 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8000e9a:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000e9c:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8000e9e:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000ea0:	1d21      	adds	r1, r4, #4
 8000ea2:	f7ff ff99 	bl	8000dd8 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8000ea6:	2301      	movs	r3, #1
  return HAL_OK;
 8000ea8:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8000eaa:	702b      	strb	r3, [r5, #0]
}
 8000eac:	bd70      	pop	{r4, r5, r6, pc}
	...

08000eb0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8000eb0:	b530      	push	{r4, r5, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8000eb2:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8000eb4:	4d03      	ldr	r5, [pc, #12]	; (8000ec4 <TIM_ETR_SetConfig+0x14>)

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8000eb6:	430a      	orrs	r2, r1
 8000eb8:	021b      	lsls	r3, r3, #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8000eba:	402c      	ands	r4, r5
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8000ebc:	4313      	orrs	r3, r2
 8000ebe:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8000ec0:	6083      	str	r3, [r0, #8]
}
 8000ec2:	bd30      	pop	{r4, r5, pc}
 8000ec4:	ffff00ff 	.word	0xffff00ff

08000ec8 <HAL_TIM_ConfigClockSource>:
{
 8000ec8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8000eca:	0005      	movs	r5, r0
 8000ecc:	2302      	movs	r3, #2
 8000ece:	353c      	adds	r5, #60	; 0x3c
 8000ed0:	782a      	ldrb	r2, [r5, #0]
{
 8000ed2:	0004      	movs	r4, r0
  __HAL_LOCK(htim);
 8000ed4:	0018      	movs	r0, r3
 8000ed6:	2a01      	cmp	r2, #1
 8000ed8:	d016      	beq.n	8000f08 <HAL_TIM_ConfigClockSource+0x40>
  htim->State = HAL_TIM_STATE_BUSY;
 8000eda:	0026      	movs	r6, r4
  __HAL_LOCK(htim);
 8000edc:	2701      	movs	r7, #1
  tmpsmcr = htim->Instance->SMCR;
 8000ede:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8000ee0:	363d      	adds	r6, #61	; 0x3d
  __HAL_LOCK(htim);
 8000ee2:	702f      	strb	r7, [r5, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8000ee4:	7033      	strb	r3, [r6, #0]
  tmpsmcr = htim->Instance->SMCR;
 8000ee6:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8000ee8:	4a40      	ldr	r2, [pc, #256]	; (8000fec <HAL_TIM_ConfigClockSource+0x124>)
 8000eea:	4013      	ands	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 8000eec:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8000eee:	680b      	ldr	r3, [r1, #0]
 8000ef0:	2b40      	cmp	r3, #64	; 0x40
 8000ef2:	d065      	beq.n	8000fc0 <HAL_TIM_ConfigClockSource+0xf8>
 8000ef4:	d814      	bhi.n	8000f20 <HAL_TIM_ConfigClockSource+0x58>
 8000ef6:	2b10      	cmp	r3, #16
 8000ef8:	d00b      	beq.n	8000f12 <HAL_TIM_ConfigClockSource+0x4a>
 8000efa:	d806      	bhi.n	8000f0a <HAL_TIM_ConfigClockSource+0x42>
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d008      	beq.n	8000f12 <HAL_TIM_ConfigClockSource+0x4a>
  htim->State = HAL_TIM_STATE_READY;
 8000f00:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8000f02:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8000f04:	7033      	strb	r3, [r6, #0]
  __HAL_UNLOCK(htim);
 8000f06:	7028      	strb	r0, [r5, #0]
}
 8000f08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (sClockSourceConfig->ClockSource)
 8000f0a:	2b20      	cmp	r3, #32
 8000f0c:	d001      	beq.n	8000f12 <HAL_TIM_ConfigClockSource+0x4a>
 8000f0e:	2b30      	cmp	r3, #48	; 0x30
 8000f10:	d1f6      	bne.n	8000f00 <HAL_TIM_ConfigClockSource+0x38>
  tmpsmcr &= ~TIM_SMCR_TS;
 8000f12:	2270      	movs	r2, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 8000f14:	6881      	ldr	r1, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8000f16:	4391      	bics	r1, r2
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8000f18:	3a69      	subs	r2, #105	; 0x69
 8000f1a:	4313      	orrs	r3, r2
 8000f1c:	430b      	orrs	r3, r1
 8000f1e:	e01a      	b.n	8000f56 <HAL_TIM_ConfigClockSource+0x8e>
  switch (sClockSourceConfig->ClockSource)
 8000f20:	2b60      	cmp	r3, #96	; 0x60
 8000f22:	d035      	beq.n	8000f90 <HAL_TIM_ConfigClockSource+0xc8>
 8000f24:	d819      	bhi.n	8000f5a <HAL_TIM_ConfigClockSource+0x92>
 8000f26:	2b50      	cmp	r3, #80	; 0x50
 8000f28:	d1ea      	bne.n	8000f00 <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8000f2a:	684a      	ldr	r2, [r1, #4]
 8000f2c:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 8000f2e:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000f30:	6a04      	ldr	r4, [r0, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8000f32:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000f34:	43bc      	bics	r4, r7
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8000f36:	27f0      	movs	r7, #240	; 0xf0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000f38:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000f3a:	6984      	ldr	r4, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8000f3c:	43bc      	bics	r4, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8000f3e:	4323      	orrs	r3, r4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8000f40:	240a      	movs	r4, #10
 8000f42:	43a1      	bics	r1, r4
  tmpccer |= TIM_ICPolarity;
 8000f44:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8000f46:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8000f48:	6202      	str	r2, [r0, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 8000f4a:	2270      	movs	r2, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 8000f4c:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8000f4e:	4393      	bics	r3, r2
 8000f50:	001a      	movs	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8000f52:	2357      	movs	r3, #87	; 0x57
 8000f54:	4313      	orrs	r3, r2
  TIMx->SMCR = tmpsmcr;
 8000f56:	6083      	str	r3, [r0, #8]
 8000f58:	e7d2      	b.n	8000f00 <HAL_TIM_ConfigClockSource+0x38>
  switch (sClockSourceConfig->ClockSource)
 8000f5a:	2b70      	cmp	r3, #112	; 0x70
 8000f5c:	d00d      	beq.n	8000f7a <HAL_TIM_ConfigClockSource+0xb2>
 8000f5e:	2280      	movs	r2, #128	; 0x80
 8000f60:	0192      	lsls	r2, r2, #6
 8000f62:	4293      	cmp	r3, r2
 8000f64:	d1cc      	bne.n	8000f00 <HAL_TIM_ConfigClockSource+0x38>
      TIM_ETR_SetConfig(htim->Instance,
 8000f66:	68cb      	ldr	r3, [r1, #12]
 8000f68:	684a      	ldr	r2, [r1, #4]
 8000f6a:	6889      	ldr	r1, [r1, #8]
 8000f6c:	f7ff ffa0 	bl	8000eb0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8000f70:	2380      	movs	r3, #128	; 0x80
 8000f72:	6822      	ldr	r2, [r4, #0]
 8000f74:	01db      	lsls	r3, r3, #7
 8000f76:	6891      	ldr	r1, [r2, #8]
 8000f78:	e007      	b.n	8000f8a <HAL_TIM_ConfigClockSource+0xc2>
      TIM_ETR_SetConfig(htim->Instance,
 8000f7a:	68cb      	ldr	r3, [r1, #12]
 8000f7c:	684a      	ldr	r2, [r1, #4]
 8000f7e:	6889      	ldr	r1, [r1, #8]
 8000f80:	f7ff ff96 	bl	8000eb0 <TIM_ETR_SetConfig>
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8000f84:	2377      	movs	r3, #119	; 0x77
      tmpsmcr = htim->Instance->SMCR;
 8000f86:	6822      	ldr	r2, [r4, #0]
 8000f88:	6891      	ldr	r1, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8000f8a:	430b      	orrs	r3, r1
 8000f8c:	6093      	str	r3, [r2, #8]
      break;
 8000f8e:	e7b7      	b.n	8000f00 <HAL_TIM_ConfigClockSource+0x38>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000f90:	2410      	movs	r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 8000f92:	684b      	ldr	r3, [r1, #4]
 8000f94:	68ca      	ldr	r2, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000f96:	6a01      	ldr	r1, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8000f98:	4f15      	ldr	r7, [pc, #84]	; (8000ff0 <HAL_TIM_ConfigClockSource+0x128>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000f9a:	43a1      	bics	r1, r4
 8000f9c:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000f9e:	6984      	ldr	r4, [r0, #24]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8000fa0:	0312      	lsls	r2, r2, #12
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8000fa2:	403c      	ands	r4, r7
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8000fa4:	4322      	orrs	r2, r4
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8000fa6:	24a0      	movs	r4, #160	; 0xa0
  tmpccer = TIMx->CCER;
 8000fa8:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCMR1 = tmpccmr1 ;
 8000faa:	6182      	str	r2, [r0, #24]
  tmpsmcr &= ~TIM_SMCR_TS;
 8000fac:	2270      	movs	r2, #112	; 0x70
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8000fae:	43a1      	bics	r1, r4
  tmpccer |= (TIM_ICPolarity << 4U);
 8000fb0:	011b      	lsls	r3, r3, #4
 8000fb2:	430b      	orrs	r3, r1
  TIMx->CCER = tmpccer;
 8000fb4:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8000fb6:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8000fb8:	4393      	bics	r3, r2
 8000fba:	001a      	movs	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8000fbc:	2367      	movs	r3, #103	; 0x67
 8000fbe:	e7c9      	b.n	8000f54 <HAL_TIM_ConfigClockSource+0x8c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8000fc0:	684a      	ldr	r2, [r1, #4]
 8000fc2:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 8000fc4:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000fc6:	6a04      	ldr	r4, [r0, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8000fc8:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000fca:	43bc      	bics	r4, r7
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8000fcc:	27f0      	movs	r7, #240	; 0xf0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000fce:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000fd0:	6984      	ldr	r4, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8000fd2:	43bc      	bics	r4, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8000fd4:	4323      	orrs	r3, r4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8000fd6:	240a      	movs	r4, #10
 8000fd8:	43a1      	bics	r1, r4
  tmpccer |= TIM_ICPolarity;
 8000fda:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8000fdc:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8000fde:	6202      	str	r2, [r0, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 8000fe0:	2270      	movs	r2, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 8000fe2:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8000fe4:	4393      	bics	r3, r2
 8000fe6:	001a      	movs	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8000fe8:	2347      	movs	r3, #71	; 0x47
 8000fea:	e7b3      	b.n	8000f54 <HAL_TIM_ConfigClockSource+0x8c>
 8000fec:	ffff0088 	.word	0xffff0088
 8000ff0:	ffff0fff 	.word	0xffff0fff

08000ff4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8000ff4:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8000ff6:	0004      	movs	r4, r0
 8000ff8:	2202      	movs	r2, #2
 8000ffa:	343c      	adds	r4, #60	; 0x3c
 8000ffc:	7825      	ldrb	r5, [r4, #0]
{
 8000ffe:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8001000:	0010      	movs	r0, r2
 8001002:	2d01      	cmp	r5, #1
 8001004:	d022      	beq.n	800104c <HAL_TIMEx_MasterConfigSynchronization+0x58>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001006:	001d      	movs	r5, r3

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001008:	2670      	movs	r6, #112	; 0x70
  tmpcr2 = htim->Instance->CR2;
 800100a:	681b      	ldr	r3, [r3, #0]
  __HAL_LOCK(htim);
 800100c:	3801      	subs	r0, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800100e:	353d      	adds	r5, #61	; 0x3d
  __HAL_LOCK(htim);
 8001010:	7020      	strb	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8001012:	702a      	strb	r2, [r5, #0]
  tmpcr2 = htim->Instance->CR2;
 8001014:	6858      	ldr	r0, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 8001016:	689a      	ldr	r2, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8001018:	43b0      	bics	r0, r6
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800101a:	680e      	ldr	r6, [r1, #0]
 800101c:	4330      	orrs	r0, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800101e:	6058      	str	r0, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001020:	480b      	ldr	r0, [pc, #44]	; (8001050 <HAL_TIMEx_MasterConfigSynchronization+0x5c>)
 8001022:	4283      	cmp	r3, r0
 8001024:	d009      	beq.n	800103a <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8001026:	2080      	movs	r0, #128	; 0x80
 8001028:	05c0      	lsls	r0, r0, #23
 800102a:	4283      	cmp	r3, r0
 800102c:	d005      	beq.n	800103a <HAL_TIMEx_MasterConfigSynchronization+0x46>
 800102e:	4809      	ldr	r0, [pc, #36]	; (8001054 <HAL_TIMEx_MasterConfigSynchronization+0x60>)
 8001030:	4283      	cmp	r3, r0
 8001032:	d002      	beq.n	800103a <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8001034:	4808      	ldr	r0, [pc, #32]	; (8001058 <HAL_TIMEx_MasterConfigSynchronization+0x64>)
 8001036:	4283      	cmp	r3, r0
 8001038:	d104      	bne.n	8001044 <HAL_TIMEx_MasterConfigSynchronization+0x50>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800103a:	2080      	movs	r0, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800103c:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800103e:	4382      	bics	r2, r0
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001040:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001042:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001044:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 8001046:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001048:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 800104a:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 800104c:	bd70      	pop	{r4, r5, r6, pc}
 800104e:	46c0      	nop			; (mov r8, r8)
 8001050:	40012c00 	.word	0x40012c00
 8001054:	40000400 	.word	0x40000400
 8001058:	40014000 	.word	0x40014000

0800105c <HAL_TIMEx_CommutCallback>:
 800105c:	4770      	bx	lr

0800105e <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800105e:	4770      	bx	lr

08001060 <affiche_Colonne>:
}

/*
 * Affiche d'une colonne sur la plaquette tournante
*/
void affiche_Colonne(GPIO_TypeDef *GPIOx, int poids, unsigned const char Motif_Afficheur[], volatile int count_indice_lettre){
 8001060:	b513      	push	{r0, r1, r4, lr}
 8001062:	9301      	str	r3, [sp, #4]

	GPIOx->ODR |= (0xFF << poids);
 8001064:	23ff      	movs	r3, #255	; 0xff
 8001066:	408b      	lsls	r3, r1
 8001068:	6944      	ldr	r4, [r0, #20]
 800106a:	4323      	orrs	r3, r4
 800106c:	6143      	str	r3, [r0, #20]
	GPIOx->ODR &= (Motif_Afficheur[count_indice_lettre] << poids);
 800106e:	9c01      	ldr	r4, [sp, #4]
 8001070:	6943      	ldr	r3, [r0, #20]
 8001072:	5d12      	ldrb	r2, [r2, r4]
 8001074:	408a      	lsls	r2, r1
 8001076:	4013      	ands	r3, r2
 8001078:	6143      	str	r3, [r0, #20]

}
 800107a:	bd13      	pop	{r0, r1, r4, pc}

0800107c <incremente_heure>:

void incremente_heure(volatile int *heu_d, volatile int *heu_u, volatile int *min_d, volatile int *min_u, volatile int *sec_d, volatile int *sec_u){
 800107c:	b570      	push	{r4, r5, r6, lr}
 800107e:	9c05      	ldr	r4, [sp, #20]
 8001080:	9d04      	ldr	r5, [sp, #16]

	(*sec_u)++;
 8001082:	6826      	ldr	r6, [r4, #0]
 8001084:	3601      	adds	r6, #1
 8001086:	6026      	str	r6, [r4, #0]
	if ((*sec_u) == 10){
 8001088:	6826      	ldr	r6, [r4, #0]
 800108a:	2e0a      	cmp	r6, #10
 800108c:	d104      	bne.n	8001098 <incremente_heure+0x1c>
	  (*sec_d)++;
 800108e:	682e      	ldr	r6, [r5, #0]
 8001090:	3601      	adds	r6, #1
 8001092:	602e      	str	r6, [r5, #0]
	  (*sec_u) = 0;
 8001094:	2600      	movs	r6, #0
 8001096:	6026      	str	r6, [r4, #0]
	}

	if ((*sec_d) == 6){
 8001098:	682e      	ldr	r6, [r5, #0]
 800109a:	2e06      	cmp	r6, #6
 800109c:	d105      	bne.n	80010aa <incremente_heure+0x2e>
	   (*min_u)++;
 800109e:	681e      	ldr	r6, [r3, #0]
 80010a0:	3601      	adds	r6, #1
 80010a2:	601e      	str	r6, [r3, #0]
	   (*sec_u) = 0;
 80010a4:	2600      	movs	r6, #0
 80010a6:	6026      	str	r6, [r4, #0]
	   (*sec_d) = 0;
 80010a8:	602e      	str	r6, [r5, #0]
	}

	if ((*min_u) == 10){
 80010aa:	681e      	ldr	r6, [r3, #0]
 80010ac:	2e0a      	cmp	r6, #10
 80010ae:	d106      	bne.n	80010be <incremente_heure+0x42>
	   (*min_d)++;
 80010b0:	6816      	ldr	r6, [r2, #0]
 80010b2:	3601      	adds	r6, #1
 80010b4:	6016      	str	r6, [r2, #0]
	   (*sec_u) = 0;
 80010b6:	2600      	movs	r6, #0
 80010b8:	6026      	str	r6, [r4, #0]
	   (*sec_d) = 0;
 80010ba:	602e      	str	r6, [r5, #0]
	   (*min_u) = 0;
 80010bc:	601e      	str	r6, [r3, #0]
	}

	if ((*min_d) == 6){
 80010be:	6816      	ldr	r6, [r2, #0]
 80010c0:	2e06      	cmp	r6, #6
 80010c2:	d107      	bne.n	80010d4 <incremente_heure+0x58>
	   (*heu_u)++;
 80010c4:	680e      	ldr	r6, [r1, #0]
 80010c6:	3601      	adds	r6, #1
 80010c8:	600e      	str	r6, [r1, #0]
	   (*sec_u) = 0;
 80010ca:	2600      	movs	r6, #0
 80010cc:	6026      	str	r6, [r4, #0]
	   (*sec_d) = 0;
 80010ce:	602e      	str	r6, [r5, #0]
	   (*min_u) = 0;
 80010d0:	601e      	str	r6, [r3, #0]
	   (*min_d) = 0;
 80010d2:	6016      	str	r6, [r2, #0]
	}


	if ((*heu_d) < 2){
 80010d4:	6806      	ldr	r6, [r0, #0]
 80010d6:	2e01      	cmp	r6, #1
 80010d8:	dc0c      	bgt.n	80010f4 <incremente_heure+0x78>

	   if ((*heu_u) == 10){
 80010da:	680e      	ldr	r6, [r1, #0]
 80010dc:	2e0a      	cmp	r6, #10
 80010de:	d108      	bne.n	80010f2 <incremente_heure+0x76>
		   (*heu_d)++;
 80010e0:	6806      	ldr	r6, [r0, #0]
 80010e2:	3601      	adds	r6, #1
 80010e4:	6006      	str	r6, [r0, #0]
		   (*sec_u) = 0;
 80010e6:	2000      	movs	r0, #0
 80010e8:	6020      	str	r0, [r4, #0]
		   (*sec_d) = 0;
 80010ea:	6028      	str	r0, [r5, #0]
		   (*min_u) = 0;
 80010ec:	6018      	str	r0, [r3, #0]
		   (*min_d) = 0;
 80010ee:	6010      	str	r0, [r2, #0]
		   (*heu_u) = 0;
 80010f0:	6008      	str	r0, [r1, #0]
		   (*heu_u) = 0;
		   (*heu_d) = 0;
	   }

	}
}
 80010f2:	bd70      	pop	{r4, r5, r6, pc}
	   if ((*heu_u) == 4){
 80010f4:	680e      	ldr	r6, [r1, #0]
 80010f6:	2e04      	cmp	r6, #4
 80010f8:	d1fb      	bne.n	80010f2 <incremente_heure+0x76>
		   (*heu_d)++;
 80010fa:	6806      	ldr	r6, [r0, #0]
 80010fc:	3601      	adds	r6, #1
 80010fe:	6006      	str	r6, [r0, #0]
		   (*sec_u) = 0;
 8001100:	2600      	movs	r6, #0
 8001102:	6026      	str	r6, [r4, #0]
		   (*sec_d) = 0;
 8001104:	602e      	str	r6, [r5, #0]
		   (*min_u) = 0;
 8001106:	601e      	str	r6, [r3, #0]
		   (*min_d) = 0;
 8001108:	6016      	str	r6, [r2, #0]
		   (*heu_u) = 0;
 800110a:	600e      	str	r6, [r1, #0]
		   (*heu_d) = 0;
 800110c:	6006      	str	r6, [r0, #0]
}
 800110e:	e7f0      	b.n	80010f2 <incremente_heure+0x76>

08001110 <affiche_heure>:

void affiche_heure(GPIO_TypeDef *GPIOx, int poids, volatile int heu_d, volatile int heu_u, volatile int min_d, volatile int min_u, volatile int sec_d, volatile int sec_u, volatile int count_indice_lettre, volatile int count_i){
 8001110:	b507      	push	{r0, r1, r2, lr}
 8001112:	9201      	str	r2, [sp, #4]
 8001114:	9300      	str	r3, [sp, #0]
	switch (count_indice_lettre){
 8001116:	9808      	ldr	r0, [sp, #32]
 8001118:	4a12      	ldr	r2, [pc, #72]	; (8001164 <affiche_heure+0x54>)
 800111a:	2807      	cmp	r0, #7
 800111c:	d81f      	bhi.n	800115e <affiche_heure+0x4e>
 800111e:	f7fe fff3 	bl	8000108 <__gnu_thumb1_case_uqi>
 8001122:	0b04      	.short	0x0b04
 8001124:	110f0d11 	.word	0x110f0d11
 8001128:	1c1a      	.short	0x1c1a
	case 0:
	  affiche_Colonne(GPIOA, 0, &Lib_Caract_8x6[heu_d + 48][0], count_i );
 800112a:	9801      	ldr	r0, [sp, #4]
	case 6:
	  affiche_Colonne(GPIOA, 0, &Lib_Caract_8x6[sec_d + 48][0], count_i );
	  break;

	case 7:
	  affiche_Colonne(GPIOA, 0, &Lib_Caract_8x6[sec_u + 48][0], count_i );
 800112c:	2106      	movs	r1, #6
 800112e:	3030      	adds	r0, #48	; 0x30
 8001130:	4341      	muls	r1, r0
 8001132:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001134:	1852      	adds	r2, r2, r1
 8001136:	e008      	b.n	800114a <affiche_heure+0x3a>
	  affiche_Colonne(GPIOA, 0, &Lib_Caract_8x6[heu_u + 48][0], count_i );
 8001138:	9800      	ldr	r0, [sp, #0]
 800113a:	e7f7      	b.n	800112c <affiche_heure+0x1c>
	  affiche_Colonne(GPIOA, 0, &Lib_Caract_8x6[min_d + 48][0], count_i );
 800113c:	9804      	ldr	r0, [sp, #16]
 800113e:	e7f5      	b.n	800112c <affiche_heure+0x1c>
	  affiche_Colonne(GPIOA, 0, &Lib_Caract_8x6[min_u + 48][0], count_i );
 8001140:	9805      	ldr	r0, [sp, #20]
 8001142:	e7f3      	b.n	800112c <affiche_heure+0x1c>
	  affiche_Colonne(GPIOA, 0, &Lib_Caract_8x6[58][0], count_i );
 8001144:	325d      	adds	r2, #93	; 0x5d
 8001146:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001148:	32ff      	adds	r2, #255	; 0xff
	  break;

	default:
	  affiche_Colonne(GPIOA, 0, &Lib_Caract_8x6[0][0], count_i );
 800114a:	2090      	movs	r0, #144	; 0x90
 800114c:	2100      	movs	r1, #0
 800114e:	05c0      	lsls	r0, r0, #23
 8001150:	f7ff ff86 	bl	8001060 <affiche_Colonne>
	  break;


	}
}
 8001154:	bd07      	pop	{r0, r1, r2, pc}
	  affiche_Colonne(GPIOA, 0, &Lib_Caract_8x6[sec_d + 48][0], count_i );
 8001156:	9806      	ldr	r0, [sp, #24]
 8001158:	e7e8      	b.n	800112c <affiche_heure+0x1c>
	  affiche_Colonne(GPIOA, 0, &Lib_Caract_8x6[sec_u + 48][0], count_i );
 800115a:	9807      	ldr	r0, [sp, #28]
 800115c:	e7e6      	b.n	800112c <affiche_heure+0x1c>
	  affiche_Colonne(GPIOA, 0, &Lib_Caract_8x6[0][0], count_i );
 800115e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001160:	e7f3      	b.n	800114a <affiche_heure+0x3a>
 8001162:	46c0      	nop			; (mov r8, r8)
 8001164:	08001730 	.word	0x08001730

08001168 <SystemClock_Config>:

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8001168:	2310      	movs	r3, #16
{
 800116a:	b530      	push	{r4, r5, lr}
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 800116c:	22a0      	movs	r2, #160	; 0xa0
{
 800116e:	b091      	sub	sp, #68	; 0x44
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001170:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001172:	2501      	movs	r5, #1
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8001174:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001176:	2300      	movs	r3, #0
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8001178:	0392      	lsls	r2, r2, #14
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800117a:	a804      	add	r0, sp, #16
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800117c:	9404      	str	r4, [sp, #16]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800117e:	9507      	str	r5, [sp, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001180:	940c      	str	r4, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001182:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8001184:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8001186:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001188:	f7ff fab0 	bl	80006ec <HAL_RCC_OscConfig>
 800118c:	2800      	cmp	r0, #0
 800118e:	d000      	beq.n	8001192 <SystemClock_Config+0x2a>
 8001190:	e7fe      	b.n	8001190 <SystemClock_Config+0x28>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001192:	2307      	movs	r3, #7
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001194:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001196:	9003      	str	r0, [sp, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001198:	0029      	movs	r1, r5
 800119a:	4668      	mov	r0, sp
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800119c:	9401      	str	r4, [sp, #4]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800119e:	9300      	str	r3, [sp, #0]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80011a0:	f7ff fcd8 	bl	8000b54 <HAL_RCC_ClockConfig>
 80011a4:	1e04      	subs	r4, r0, #0
 80011a6:	d000      	beq.n	80011aa <SystemClock_Config+0x42>
 80011a8:	e7fe      	b.n	80011a8 <SystemClock_Config+0x40>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80011aa:	f7ff fd57 	bl	8000c5c <HAL_RCC_GetHCLKFreq>
 80011ae:	21fa      	movs	r1, #250	; 0xfa
 80011b0:	0089      	lsls	r1, r1, #2
 80011b2:	f7fe ffb3 	bl	800011c <__udivsi3>
 80011b6:	f7ff f9a9 	bl	800050c <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80011ba:	2004      	movs	r0, #4
 80011bc:	f7ff f9c0 	bl	8000540 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80011c0:	2001      	movs	r0, #1
 80011c2:	0022      	movs	r2, r4
 80011c4:	0021      	movs	r1, r4
 80011c6:	4240      	negs	r0, r0
 80011c8:	f7ff f964 	bl	8000494 <HAL_NVIC_SetPriority>
}
 80011cc:	b011      	add	sp, #68	; 0x44
 80011ce:	bd30      	pop	{r4, r5, pc}

080011d0 <main>:
{
 80011d0:	b5f0      	push	{r4, r5, r6, r7, lr}
	volatile int count_indice_lettre = 0;
 80011d2:	2500      	movs	r5, #0
{
 80011d4:	b09b      	sub	sp, #108	; 0x6c
	volatile int count_indice_lettre = 0;
 80011d6:	950b      	str	r5, [sp, #44]	; 0x2c
	volatile int count_i = 0;
 80011d8:	950c      	str	r5, [sp, #48]	; 0x30
  HAL_Init();
 80011da:	f7ff f939 	bl	8000450 <HAL_Init>
  SystemClock_Config();
 80011de:	f7ff ffc3 	bl	8001168 <SystemClock_Config>
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011e2:	2080      	movs	r0, #128	; 0x80
 80011e4:	4b91      	ldr	r3, [pc, #580]	; (800142c <main+0x25c>)
 80011e6:	0280      	lsls	r0, r0, #10
 80011e8:	6959      	ldr	r1, [r3, #20]

  /*Configure GPIO pins : LED1_Pin LED2_Pin LED3_Pin LED4_Pin 
                           LED5_Pin LED6_Pin LED7_Pin LED8_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin 
                          |LED5_Pin|LED6_Pin|LED7_Pin|LED8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011ea:	2601      	movs	r6, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011ec:	4301      	orrs	r1, r0
 80011ee:	6159      	str	r1, [r3, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011f0:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011f2:	695a      	ldr	r2, [r3, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011f4:	02c9      	lsls	r1, r1, #11
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011f6:	4002      	ands	r2, r0
  HAL_GPIO_WritePin(GPIOA, LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin 
 80011f8:	2090      	movs	r0, #144	; 0x90
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011fa:	9211      	str	r2, [sp, #68]	; 0x44
 80011fc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011fe:	695a      	ldr	r2, [r3, #20]
  HAL_GPIO_WritePin(GPIOA, LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin 
 8001200:	05c0      	lsls	r0, r0, #23
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001202:	430a      	orrs	r2, r1
 8001204:	615a      	str	r2, [r3, #20]
 8001206:	695b      	ldr	r3, [r3, #20]
  HAL_GPIO_WritePin(GPIOA, LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin 
 8001208:	2201      	movs	r2, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800120a:	400b      	ands	r3, r1
 800120c:	9312      	str	r3, [sp, #72]	; 0x48
  HAL_GPIO_WritePin(GPIOA, LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin 
 800120e:	21ff      	movs	r1, #255	; 0xff
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001210:	9b12      	ldr	r3, [sp, #72]	; 0x48
  HAL_GPIO_WritePin(GPIOA, LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin 
 8001212:	f7ff fa59 	bl	80006c8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, LED11_Pin|LED12_Pin|LED13_Pin|LED14_Pin 
 8001216:	21ff      	movs	r1, #255	; 0xff
 8001218:	2201      	movs	r2, #1
 800121a:	0209      	lsls	r1, r1, #8
 800121c:	4884      	ldr	r0, [pc, #528]	; (8001430 <main+0x260>)
 800121e:	f7ff fa53 	bl	80006c8 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001222:	2090      	movs	r0, #144	; 0x90
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin 
 8001224:	23ff      	movs	r3, #255	; 0xff
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001226:	2403      	movs	r4, #3
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin 
 8001228:	af15      	add	r7, sp, #84	; 0x54
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800122a:	0039      	movs	r1, r7
 800122c:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin 
 800122e:	9315      	str	r3, [sp, #84]	; 0x54
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001230:	607e      	str	r6, [r7, #4]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001232:	60fc      	str	r4, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001234:	60bd      	str	r5, [r7, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001236:	f7ff f997 	bl	8000568 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED11_Pin LED12_Pin LED13_Pin LED14_Pin 
                           LED15_Pin LED16_Pin LED9_Pin LED10_Pin */
  GPIO_InitStruct.Pin = LED11_Pin|LED12_Pin|LED13_Pin|LED14_Pin 
 800123a:	23ff      	movs	r3, #255	; 0xff
                          |LED15_Pin|LED16_Pin|LED9_Pin|LED10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800123c:	0039      	movs	r1, r7
  GPIO_InitStruct.Pin = LED11_Pin|LED12_Pin|LED13_Pin|LED14_Pin 
 800123e:	021b      	lsls	r3, r3, #8
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001240:	487b      	ldr	r0, [pc, #492]	; (8001430 <main+0x260>)
  GPIO_InitStruct.Pin = LED11_Pin|LED12_Pin|LED13_Pin|LED14_Pin 
 8001242:	9315      	str	r3, [sp, #84]	; 0x54
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001244:	607e      	str	r6, [r7, #4]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001246:	60fc      	str	r4, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001248:	60bd      	str	r5, [r7, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800124a:	f7ff f98d 	bl	8000568 <HAL_GPIO_Init>

  /*Configure GPIO pin : Fourche_Pin */
  GPIO_InitStruct.Pin = Fourche_Pin;
 800124e:	2380      	movs	r3, #128	; 0x80
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(Fourche_GPIO_Port, &GPIO_InitStruct);
 8001250:	2090      	movs	r0, #144	; 0x90
  GPIO_InitStruct.Pin = Fourche_Pin;
 8001252:	021b      	lsls	r3, r3, #8
 8001254:	9315      	str	r3, [sp, #84]	; 0x54
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001256:	4b77      	ldr	r3, [pc, #476]	; (8001434 <main+0x264>)
  HAL_GPIO_Init(Fourche_GPIO_Port, &GPIO_InitStruct);
 8001258:	0039      	movs	r1, r7
 800125a:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800125c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800125e:	60bd      	str	r5, [r7, #8]
  HAL_GPIO_Init(Fourche_GPIO_Port, &GPIO_InitStruct);
 8001260:	f7ff f982 	bl	8000568 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8001264:	002a      	movs	r2, r5
 8001266:	0029      	movs	r1, r5
 8001268:	2007      	movs	r0, #7
 800126a:	f7ff f913 	bl	8000494 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 800126e:	2007      	movs	r0, #7
 8001270:	f7ff f940 	bl	80004f4 <HAL_NVIC_EnableIRQ>
  htim3.Init.Prescaler = PSC_TIM3;
 8001274:	232f      	movs	r3, #47	; 0x2f
  htim3.Instance = TIM3;
 8001276:	4c70      	ldr	r4, [pc, #448]	; (8001438 <main+0x268>)
 8001278:	4e70      	ldr	r6, [pc, #448]	; (800143c <main+0x26c>)
  htim3.Init.Prescaler = PSC_TIM3;
 800127a:	6063      	str	r3, [r4, #4]
  htim3.Init.Period = 350-1;
 800127c:	235e      	movs	r3, #94	; 0x5e
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800127e:	0020      	movs	r0, r4
  htim3.Init.Period = 350-1;
 8001280:	33ff      	adds	r3, #255	; 0xff
  htim3.Instance = TIM3;
 8001282:	6026      	str	r6, [r4, #0]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001284:	60a5      	str	r5, [r4, #8]
  htim3.Init.Period = 350-1;
 8001286:	60e3      	str	r3, [r4, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001288:	6125      	str	r5, [r4, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800128a:	61a5      	str	r5, [r4, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800128c:	f7ff fdf4 	bl	8000e78 <HAL_TIM_Base_Init>
 8001290:	9607      	str	r6, [sp, #28]
 8001292:	42a8      	cmp	r0, r5
 8001294:	d000      	beq.n	8001298 <main+0xc8>
 8001296:	e7fe      	b.n	8001296 <main+0xc6>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001298:	2380      	movs	r3, #128	; 0x80
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800129a:	0039      	movs	r1, r7
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800129c:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800129e:	0020      	movs	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012a0:	9315      	str	r3, [sp, #84]	; 0x54
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80012a2:	f7ff fe11 	bl	8000ec8 <HAL_TIM_ConfigClockSource>
 80012a6:	2800      	cmp	r0, #0
 80012a8:	d000      	beq.n	80012ac <main+0xdc>
 80012aa:	e7fe      	b.n	80012aa <main+0xda>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012ac:	9013      	str	r0, [sp, #76]	; 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012ae:	9014      	str	r0, [sp, #80]	; 0x50
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80012b0:	a913      	add	r1, sp, #76	; 0x4c
 80012b2:	0020      	movs	r0, r4
 80012b4:	f7ff fe9e 	bl	8000ff4 <HAL_TIMEx_MasterConfigSynchronization>
 80012b8:	2800      	cmp	r0, #0
 80012ba:	d000      	beq.n	80012be <main+0xee>
 80012bc:	e7fe      	b.n	80012bc <main+0xec>
  htim17.Instance = TIM17;
 80012be:	4d60      	ldr	r5, [pc, #384]	; (8001440 <main+0x270>)
  htim17.Init.Prescaler = PSC_TIM17;
 80012c0:	4b60      	ldr	r3, [pc, #384]	; (8001444 <main+0x274>)
  htim17.Instance = TIM17;
 80012c2:	4e61      	ldr	r6, [pc, #388]	; (8001448 <main+0x278>)
  htim17.Init.Prescaler = PSC_TIM17;
 80012c4:	606b      	str	r3, [r5, #4]
  htim17.Init.Period = 0xFFFF;
 80012c6:	4b61      	ldr	r3, [pc, #388]	; (800144c <main+0x27c>)
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012c8:	60a8      	str	r0, [r5, #8]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012ca:	6128      	str	r0, [r5, #16]
  htim17.Init.RepetitionCounter = 0;
 80012cc:	6168      	str	r0, [r5, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012ce:	61a8      	str	r0, [r5, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 80012d0:	0028      	movs	r0, r5
  htim17.Instance = TIM17;
 80012d2:	602e      	str	r6, [r5, #0]
  htim17.Init.Period = 0xFFFF;
 80012d4:	60eb      	str	r3, [r5, #12]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 80012d6:	f7ff fdcf 	bl	8000e78 <HAL_TIM_Base_Init>
 80012da:	2800      	cmp	r0, #0
 80012dc:	d000      	beq.n	80012e0 <main+0x110>
 80012de:	e7fe      	b.n	80012de <main+0x10e>
  htim14.Instance = TIM14;
 80012e0:	4a5b      	ldr	r2, [pc, #364]	; (8001450 <main+0x280>)
 80012e2:	4b5c      	ldr	r3, [pc, #368]	; (8001454 <main+0x284>)
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012e4:	6090      	str	r0, [r2, #8]
  htim14.Instance = TIM14;
 80012e6:	6013      	str	r3, [r2, #0]
  htim14.Init.Prescaler = 48000;
 80012e8:	4b5b      	ldr	r3, [pc, #364]	; (8001458 <main+0x288>)
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012ea:	6110      	str	r0, [r2, #16]
  htim14.Init.Prescaler = 48000;
 80012ec:	6053      	str	r3, [r2, #4]
  htim14.Init.Period = 999;
 80012ee:	4b5b      	ldr	r3, [pc, #364]	; (800145c <main+0x28c>)
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012f0:	6190      	str	r0, [r2, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80012f2:	0010      	movs	r0, r2
  htim14.Init.Period = 999;
 80012f4:	60d3      	str	r3, [r2, #12]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80012f6:	f7ff fdbf 	bl	8000e78 <HAL_TIM_Base_Init>
 80012fa:	9006      	str	r0, [sp, #24]
 80012fc:	2800      	cmp	r0, #0
 80012fe:	d000      	beq.n	8001302 <main+0x132>
 8001300:	e7fe      	b.n	8001300 <main+0x130>
  HAL_TIM_Base_Start_IT(&htim3);
 8001302:	0020      	movs	r0, r4
 8001304:	2480      	movs	r4, #128	; 0x80
 8001306:	f7ff fcaf 	bl	8000c68 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim17);
 800130a:	0028      	movs	r0, r5
 800130c:	f7ff fcac 	bl	8000c68 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim14);
 8001310:	484f      	ldr	r0, [pc, #316]	; (8001450 <main+0x280>)
 8001312:	f7ff fca9 	bl	8000c68 <HAL_TIM_Base_Start_IT>
  volatile int heu_d = 0;
 8001316:	9b06      	ldr	r3, [sp, #24]
 8001318:	03e4      	lsls	r4, r4, #15
 800131a:	930d      	str	r3, [sp, #52]	; 0x34
  volatile int heu_u = 0;
 800131c:	930e      	str	r3, [sp, #56]	; 0x38
  volatile int min_d = 0;
 800131e:	930f      	str	r3, [sp, #60]	; 0x3c
  volatile int min_u = 0;
 8001320:	9310      	str	r3, [sp, #64]	; 0x40
  volatile int sec_d = 0;
 8001322:	9313      	str	r3, [sp, #76]	; 0x4c
  volatile int sec_u = 0;
 8001324:	9315      	str	r3, [sp, #84]	; 0x54
	  if (flag_fourche == 1/* test si le drapeau interruption externe PA15 est a '1' */)
 8001326:	494e      	ldr	r1, [pc, #312]	; (8001460 <main+0x290>)
 8001328:	680b      	ldr	r3, [r1, #0]
 800132a:	2b01      	cmp	r3, #1
 800132c:	d10a      	bne.n	8001344 <main+0x174>
		  flag_fourche = 0;
 800132e:	2200      	movs	r2, #0
 8001330:	600a      	str	r2, [r1, #0]
		  count_indice_lettre = 0;
 8001332:	920b      	str	r2, [sp, #44]	; 0x2c
		  if ( (TIM17->CR1 & (1<<0)) == 0/* verifier que le TIMER TIM17 n'est pas arreter */ ) // test si le bit b0 de TIM17_CR1 n'est pas mis  0
 8001334:	6830      	ldr	r0, [r6, #0]
 8001336:	494b      	ldr	r1, [pc, #300]	; (8001464 <main+0x294>)
 8001338:	4218      	tst	r0, r3
 800133a:	d14e      	bne.n	80013da <main+0x20a>
			  TIM17->CR1 |= (1<<0);
 800133c:	6832      	ldr	r2, [r6, #0]
 800133e:	4313      	orrs	r3, r2
 8001340:	6033      	str	r3, [r6, #0]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001342:	600c      	str	r4, [r1, #0]
	  if (flag_Tour_Complet == 1/* test si le drapeau interruption Timer duree tour complet vaut '1' : TIM17 */)
 8001344:	4b48      	ldr	r3, [pc, #288]	; (8001468 <main+0x298>)
 8001346:	681a      	ldr	r2, [r3, #0]
 8001348:	2a01      	cmp	r2, #1
 800134a:	d10a      	bne.n	8001362 <main+0x192>
		  flag_Tour_Complet = 0;
 800134c:	2100      	movs	r1, #0
 800134e:	6019      	str	r1, [r3, #0]
		  TIM17->CR1 &= ~(1<<0);
 8001350:	6833      	ldr	r3, [r6, #0]
 8001352:	4393      	bics	r3, r2
 8001354:	6033      	str	r3, [r6, #0]
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001356:	4b45      	ldr	r3, [pc, #276]	; (800146c <main+0x29c>)
 8001358:	67dc      	str	r4, [r3, #124]	; 0x7c
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800135a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800135e:	f3bf 8f6f 	isb	sy
	  if (flag_Duree_Pixel == 1/* test si le drapeau interruption Timer duree Pixel a '1' : TIM3 */)
 8001362:	4b43      	ldr	r3, [pc, #268]	; (8001470 <main+0x2a0>)
 8001364:	681a      	ldr	r2, [r3, #0]
 8001366:	2a01      	cmp	r2, #1
 8001368:	d127      	bne.n	80013ba <main+0x1ea>
		  flag_Duree_Pixel = 0;
 800136a:	2100      	movs	r1, #0
 800136c:	6019      	str	r1, [r3, #0]
		  affiche_heure(GPIOA, 0, heu_d, heu_u, min_d, min_u, sec_d, sec_u, count_indice_lettre, count_i);
 800136e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8001370:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001372:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8001374:	9006      	str	r0, [sp, #24]
 8001376:	9810      	ldr	r0, [sp, #64]	; 0x40
 8001378:	4684      	mov	ip, r0
 800137a:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800137c:	9008      	str	r0, [sp, #32]
 800137e:	9815      	ldr	r0, [sp, #84]	; 0x54
 8001380:	9009      	str	r0, [sp, #36]	; 0x24
 8001382:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8001384:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8001386:	9004      	str	r0, [sp, #16]
 8001388:	9809      	ldr	r0, [sp, #36]	; 0x24
 800138a:	9505      	str	r5, [sp, #20]
 800138c:	9003      	str	r0, [sp, #12]
 800138e:	9808      	ldr	r0, [sp, #32]
 8001390:	9002      	str	r0, [sp, #8]
 8001392:	4660      	mov	r0, ip
 8001394:	9001      	str	r0, [sp, #4]
 8001396:	9806      	ldr	r0, [sp, #24]
 8001398:	9000      	str	r0, [sp, #0]
 800139a:	2090      	movs	r0, #144	; 0x90
 800139c:	05c0      	lsls	r0, r0, #23
 800139e:	f7ff feb7 	bl	8001110 <affiche_heure>
		  if ( (count_i+1) == 6){
 80013a2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80013a4:	2b05      	cmp	r3, #5
 80013a6:	d102      	bne.n	80013ae <main+0x1de>
			  count_indice_lettre++;
 80013a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80013aa:	3301      	adds	r3, #1
 80013ac:	930b      	str	r3, [sp, #44]	; 0x2c
		  count_i = (count_i+1) % 6;
 80013ae:	980c      	ldr	r0, [sp, #48]	; 0x30
 80013b0:	2106      	movs	r1, #6
 80013b2:	3001      	adds	r0, #1
 80013b4:	f7ff f822 	bl	80003fc <__aeabi_idivmod>
 80013b8:	910c      	str	r1, [sp, #48]	; 0x30
	  if (flag_sec == 1){
 80013ba:	4b2e      	ldr	r3, [pc, #184]	; (8001474 <main+0x2a4>)
 80013bc:	681a      	ldr	r2, [r3, #0]
 80013be:	2a01      	cmp	r2, #1
 80013c0:	d1b1      	bne.n	8001326 <main+0x156>
		  flag_sec = 0;
 80013c2:	2200      	movs	r2, #0
 80013c4:	601a      	str	r2, [r3, #0]
		  incremente_heure(&heu_d, &heu_u, &min_d, &min_u, &sec_d, &sec_u);
 80013c6:	ab13      	add	r3, sp, #76	; 0x4c
 80013c8:	9300      	str	r3, [sp, #0]
 80013ca:	9701      	str	r7, [sp, #4]
 80013cc:	ab10      	add	r3, sp, #64	; 0x40
 80013ce:	aa0f      	add	r2, sp, #60	; 0x3c
 80013d0:	a90e      	add	r1, sp, #56	; 0x38
 80013d2:	a80d      	add	r0, sp, #52	; 0x34
 80013d4:	f7ff fe52 	bl	800107c <incremente_heure>
 80013d8:	e7a5      	b.n	8001326 <main+0x156>
			  TIM17->CR1 &= ~(1<<0);
 80013da:	6830      	ldr	r0, [r6, #0]
 80013dc:	4398      	bics	r0, r3
 80013de:	6030      	str	r0, [r6, #0]
 80013e0:	4822      	ldr	r0, [pc, #136]	; (800146c <main+0x29c>)
 80013e2:	4684      	mov	ip, r0
 80013e4:	67c4      	str	r4, [r0, #124]	; 0x7c
  __ASM volatile ("dsb 0xF":::"memory");
 80013e6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80013ea:	f3bf 8f6f 	isb	sy
			  TIM3->CR1 &= ~(1<<0);
 80013ee:	9807      	ldr	r0, [sp, #28]
 80013f0:	9d07      	ldr	r5, [sp, #28]
 80013f2:	6800      	ldr	r0, [r0, #0]
 80013f4:	4398      	bics	r0, r3
 80013f6:	6028      	str	r0, [r5, #0]
 80013f8:	2080      	movs	r0, #128	; 0x80
 80013fa:	4665      	mov	r5, ip
 80013fc:	0240      	lsls	r0, r0, #9
 80013fe:	67e8      	str	r0, [r5, #124]	; 0x7c
  __ASM volatile ("dsb 0xF":::"memory");
 8001400:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001404:	f3bf 8f6f 	isb	sy
			  TIM3->ARR = TIM17->CNT;
 8001408:	6a70      	ldr	r0, [r6, #36]	; 0x24
 800140a:	9d07      	ldr	r5, [sp, #28]
 800140c:	62e8      	str	r0, [r5, #44]	; 0x2c
			  TIM3->CNT &= 0;
 800140e:	9807      	ldr	r0, [sp, #28]
			  TIM3->CR1 |= (1<<0);
 8001410:	9d07      	ldr	r5, [sp, #28]
			  TIM3->CNT &= 0;
 8001412:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8001414:	9807      	ldr	r0, [sp, #28]
 8001416:	6242      	str	r2, [r0, #36]	; 0x24
			  TIM3->CR1 |= (1<<0);
 8001418:	9807      	ldr	r0, [sp, #28]
 800141a:	6800      	ldr	r0, [r0, #0]
 800141c:	4318      	orrs	r0, r3
 800141e:	6028      	str	r0, [r5, #0]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001420:	2080      	movs	r0, #128	; 0x80
 8001422:	0240      	lsls	r0, r0, #9
 8001424:	6008      	str	r0, [r1, #0]
			  TIM17->CNT &= 0;
 8001426:	6a70      	ldr	r0, [r6, #36]	; 0x24
 8001428:	6272      	str	r2, [r6, #36]	; 0x24
 800142a:	e787      	b.n	800133c <main+0x16c>
 800142c:	40021000 	.word	0x40021000
 8001430:	48000400 	.word	0x48000400
 8001434:	10110000 	.word	0x10110000
 8001438:	2000007c 	.word	0x2000007c
 800143c:	40000400 	.word	0x40000400
 8001440:	2000003c 	.word	0x2000003c
 8001444:	0000210c 	.word	0x0000210c
 8001448:	40014800 	.word	0x40014800
 800144c:	0000ffff 	.word	0x0000ffff
 8001450:	200000bc 	.word	0x200000bc
 8001454:	40002000 	.word	0x40002000
 8001458:	0000bb80 	.word	0x0000bb80
 800145c:	000003e7 	.word	0x000003e7
 8001460:	20000008 	.word	0x20000008
 8001464:	e000e100 	.word	0xe000e100
 8001468:	20000030 	.word	0x20000030
 800146c:	e000e104 	.word	0xe000e104
 8001470:	2000002c 	.word	0x2000002c
 8001474:	20000034 	.word	0x20000034

08001478 <HAL_GPIO_EXTI_Callback>:
  REQUIREMENTS: la patte doit etre configurer en interruption externe 
===============================================================================*/

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
	if (GPIO_Pin==Fourche_Pin)  // Test si c'est la patte PA15 
 8001478:	2380      	movs	r3, #128	; 0x80
 800147a:	021b      	lsls	r3, r3, #8
 800147c:	4298      	cmp	r0, r3
 800147e:	d102      	bne.n	8001486 <HAL_GPIO_EXTI_Callback+0xe>
	{
		/* Mettre a '1' le drapeau interruption externe de la Patte PA15 : fourche */
		// ecrire le code en dessous
		flag_fourche = 1;
 8001480:	2201      	movs	r2, #1
 8001482:	4b01      	ldr	r3, [pc, #4]	; (8001488 <HAL_GPIO_EXTI_Callback+0x10>)
 8001484:	601a      	str	r2, [r3, #0]
	}
}
 8001486:	4770      	bx	lr
 8001488:	20000008 	.word	0x20000008

0800148c <HAL_TIM_PeriodElapsedCallback>:
  RETURNS:      rien   
  REQUIREMENTS: rien
===============================================================================*/
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
	if (htim->Instance == TIM3)
 800148c:	6803      	ldr	r3, [r0, #0]
 800148e:	4a09      	ldr	r2, [pc, #36]	; (80014b4 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001490:	4293      	cmp	r3, r2
 8001492:	d103      	bne.n	800149c <HAL_TIM_PeriodElapsedCallback+0x10>
	{
		/* Mettre a '1' le drapeau interruption duree pixel ou colonne : TIM3 */
		// ecrire le code en dessous
		flag_Duree_Pixel = 1;
 8001494:	2201      	movs	r2, #1
 8001496:	4b08      	ldr	r3, [pc, #32]	; (80014b8 <HAL_TIM_PeriodElapsedCallback+0x2c>)

	if (htim->Instance == TIM14)
	{
		/* Mettre a '1' le drapeau interruption seconde: TIM14 */
		// ecrire le code en dessous
		flag_sec = 1;
 8001498:	601a      	str	r2, [r3, #0]
	}
}
 800149a:	4770      	bx	lr
	if (htim->Instance == TIM17)
 800149c:	4a07      	ldr	r2, [pc, #28]	; (80014bc <HAL_TIM_PeriodElapsedCallback+0x30>)
 800149e:	4293      	cmp	r3, r2
 80014a0:	d102      	bne.n	80014a8 <HAL_TIM_PeriodElapsedCallback+0x1c>
		flag_Tour_Complet = 1;
 80014a2:	2201      	movs	r2, #1
 80014a4:	4b06      	ldr	r3, [pc, #24]	; (80014c0 <HAL_TIM_PeriodElapsedCallback+0x34>)
 80014a6:	e7f7      	b.n	8001498 <HAL_TIM_PeriodElapsedCallback+0xc>
	if (htim->Instance == TIM14)
 80014a8:	4a06      	ldr	r2, [pc, #24]	; (80014c4 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80014aa:	4293      	cmp	r3, r2
 80014ac:	d1f5      	bne.n	800149a <HAL_TIM_PeriodElapsedCallback+0xe>
		flag_sec = 1;
 80014ae:	2201      	movs	r2, #1
 80014b0:	4b05      	ldr	r3, [pc, #20]	; (80014c8 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80014b2:	e7f1      	b.n	8001498 <HAL_TIM_PeriodElapsedCallback+0xc>
 80014b4:	40000400 	.word	0x40000400
 80014b8:	2000002c 	.word	0x2000002c
 80014bc:	40014800 	.word	0x40014800
 80014c0:	20000030 	.word	0x20000030
 80014c4:	40002000 	.word	0x40002000
 80014c8:	20000034 	.word	0x20000034

080014cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014cc:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014ce:	2001      	movs	r0, #1
 80014d0:	4a0c      	ldr	r2, [pc, #48]	; (8001504 <HAL_MspInit+0x38>)
 80014d2:	6991      	ldr	r1, [r2, #24]
 80014d4:	4301      	orrs	r1, r0
 80014d6:	6191      	str	r1, [r2, #24]
 80014d8:	6993      	ldr	r3, [r2, #24]

  /* System interrupt init*/
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 80014da:	2200      	movs	r2, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014dc:	4003      	ands	r3, r0
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 80014de:	0011      	movs	r1, r2
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014e0:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 80014e2:	3806      	subs	r0, #6
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014e4:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 80014e6:	f7fe ffd5 	bl	8000494 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 80014ea:	2200      	movs	r2, #0
 80014ec:	2002      	movs	r0, #2
 80014ee:	0011      	movs	r1, r2
 80014f0:	4240      	negs	r0, r0
 80014f2:	f7fe ffcf 	bl	8000494 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80014f6:	2200      	movs	r2, #0
 80014f8:	2001      	movs	r0, #1
 80014fa:	0011      	movs	r1, r2
 80014fc:	4240      	negs	r0, r0
 80014fe:	f7fe ffc9 	bl	8000494 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001502:	bd07      	pop	{r0, r1, r2, pc}
 8001504:	40021000 	.word	0x40021000

08001508 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001508:	b51f      	push	{r0, r1, r2, r3, r4, lr}

  if(htim_base->Instance==TIM3)
 800150a:	6803      	ldr	r3, [r0, #0]
 800150c:	4a1e      	ldr	r2, [pc, #120]	; (8001588 <HAL_TIM_Base_MspInit+0x80>)
 800150e:	4293      	cmp	r3, r2
 8001510:	d112      	bne.n	8001538 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001512:	2002      	movs	r0, #2
 8001514:	4a1d      	ldr	r2, [pc, #116]	; (800158c <HAL_TIM_Base_MspInit+0x84>)
 8001516:	69d1      	ldr	r1, [r2, #28]
 8001518:	4301      	orrs	r1, r0
 800151a:	61d1      	str	r1, [r2, #28]
 800151c:	69d3      	ldr	r3, [r2, #28]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800151e:	2200      	movs	r2, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001520:	4003      	ands	r3, r0
 8001522:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001524:	300e      	adds	r0, #14
 8001526:	0011      	movs	r1, r2
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001528:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800152a:	f7fe ffb3 	bl	8000494 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800152e:	2010      	movs	r0, #16
  /* USER CODE END TIM17_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
    /* TIM17 interrupt Init */
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8001530:	f7fe ffe0 	bl	80004f4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8001534:	b005      	add	sp, #20
 8001536:	bd00      	pop	{pc}
  else if(htim_base->Instance==TIM14)
 8001538:	4a15      	ldr	r2, [pc, #84]	; (8001590 <HAL_TIM_Base_MspInit+0x88>)
 800153a:	4293      	cmp	r3, r2
 800153c:	d110      	bne.n	8001560 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM14_CLK_ENABLE();
 800153e:	2080      	movs	r0, #128	; 0x80
 8001540:	4a12      	ldr	r2, [pc, #72]	; (800158c <HAL_TIM_Base_MspInit+0x84>)
 8001542:	0040      	lsls	r0, r0, #1
 8001544:	69d1      	ldr	r1, [r2, #28]
 8001546:	4301      	orrs	r1, r0
 8001548:	61d1      	str	r1, [r2, #28]
 800154a:	69d3      	ldr	r3, [r2, #28]
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 800154c:	2200      	movs	r2, #0
    __HAL_RCC_TIM14_CLK_ENABLE();
 800154e:	4003      	ands	r3, r0
 8001550:	9302      	str	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8001552:	38ed      	subs	r0, #237	; 0xed
 8001554:	0011      	movs	r1, r2
    __HAL_RCC_TIM14_CLK_ENABLE();
 8001556:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8001558:	f7fe ff9c 	bl	8000494 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 800155c:	2013      	movs	r0, #19
 800155e:	e7e7      	b.n	8001530 <HAL_TIM_Base_MspInit+0x28>
  else if(htim_base->Instance==TIM17)
 8001560:	4a0c      	ldr	r2, [pc, #48]	; (8001594 <HAL_TIM_Base_MspInit+0x8c>)
 8001562:	4293      	cmp	r3, r2
 8001564:	d1e6      	bne.n	8001534 <HAL_TIM_Base_MspInit+0x2c>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8001566:	2080      	movs	r0, #128	; 0x80
 8001568:	4a08      	ldr	r2, [pc, #32]	; (800158c <HAL_TIM_Base_MspInit+0x84>)
 800156a:	02c0      	lsls	r0, r0, #11
 800156c:	6991      	ldr	r1, [r2, #24]
 800156e:	4301      	orrs	r1, r0
 8001570:	6191      	str	r1, [r2, #24]
 8001572:	6993      	ldr	r3, [r2, #24]
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 8001574:	2200      	movs	r2, #0
    __HAL_RCC_TIM17_CLK_ENABLE();
 8001576:	4003      	ands	r3, r0
 8001578:	9303      	str	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 800157a:	2016      	movs	r0, #22
 800157c:	0011      	movs	r1, r2
    __HAL_RCC_TIM17_CLK_ENABLE();
 800157e:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 8001580:	f7fe ff88 	bl	8000494 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8001584:	2016      	movs	r0, #22
 8001586:	e7d3      	b.n	8001530 <HAL_TIM_Base_MspInit+0x28>
 8001588:	40000400 	.word	0x40000400
 800158c:	40021000 	.word	0x40021000
 8001590:	40002000 	.word	0x40002000
 8001594:	40014800 	.word	0x40014800

08001598 <NMI_Handler>:
 8001598:	4770      	bx	lr

0800159a <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 800159a:	e7fe      	b.n	800159a <HardFault_Handler>

0800159c <SVC_Handler>:
 800159c:	4770      	bx	lr

0800159e <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800159e:	4770      	bx	lr

080015a0 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80015a0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015a2:	f7fe ff65 	bl	8000470 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 80015a6:	f7fe ffda 	bl	800055e <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015aa:	bd10      	pop	{r4, pc}

080015ac <EXTI4_15_IRQHandler>:
void EXTI4_15_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 80015ac:	2080      	movs	r0, #128	; 0x80
{
 80015ae:	b510      	push	{r4, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 80015b0:	0200      	lsls	r0, r0, #8
 80015b2:	f7ff f88f 	bl	80006d4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 80015b6:	bd10      	pop	{r4, pc}

080015b8 <TIM3_IRQHandler>:

/**
* @brief This function handles TIM3 global interrupt.
*/
void TIM3_IRQHandler(void)
{
 80015b8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80015ba:	4802      	ldr	r0, [pc, #8]	; (80015c4 <TIM3_IRQHandler+0xc>)
 80015bc:	f7ff fb67 	bl	8000c8e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80015c0:	bd10      	pop	{r4, pc}
 80015c2:	46c0      	nop			; (mov r8, r8)
 80015c4:	2000007c 	.word	0x2000007c

080015c8 <TIM14_IRQHandler>:

/**
* @brief This function handles TIM14 global interrupt.
*/
void TIM14_IRQHandler(void)
{
 80015c8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 80015ca:	4802      	ldr	r0, [pc, #8]	; (80015d4 <TIM14_IRQHandler+0xc>)
 80015cc:	f7ff fb5f 	bl	8000c8e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 80015d0:	bd10      	pop	{r4, pc}
 80015d2:	46c0      	nop			; (mov r8, r8)
 80015d4:	200000bc 	.word	0x200000bc

080015d8 <TIM17_IRQHandler>:

/**
* @brief This function handles TIM17 global interrupt.
*/
void TIM17_IRQHandler(void)
{
 80015d8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 80015da:	4802      	ldr	r0, [pc, #8]	; (80015e4 <TIM17_IRQHandler+0xc>)
 80015dc:	f7ff fb57 	bl	8000c8e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 80015e0:	bd10      	pop	{r4, pc}
 80015e2:	46c0      	nop			; (mov r8, r8)
 80015e4:	2000003c 	.word	0x2000003c

080015e8 <SystemInit>:
  */
void SystemInit(void)
{
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 80015e8:	2101      	movs	r1, #1
 80015ea:	4b11      	ldr	r3, [pc, #68]	; (8001630 <SystemInit+0x48>)

#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
 80015ec:	4811      	ldr	r0, [pc, #68]	; (8001634 <SystemInit+0x4c>)
  RCC->CR |= (uint32_t)0x00000001U;
 80015ee:	681a      	ldr	r2, [r3, #0]
 80015f0:	430a      	orrs	r2, r1
 80015f2:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
 80015f4:	685a      	ldr	r2, [r3, #4]
 80015f6:	4002      	ands	r2, r0
 80015f8:	605a      	str	r2, [r3, #4]
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 80015fa:	681a      	ldr	r2, [r3, #0]
 80015fc:	480e      	ldr	r0, [pc, #56]	; (8001638 <SystemInit+0x50>)
 80015fe:	4002      	ands	r2, r0
 8001600:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8001602:	681a      	ldr	r2, [r3, #0]
 8001604:	480d      	ldr	r0, [pc, #52]	; (800163c <SystemInit+0x54>)
 8001606:	4002      	ands	r2, r0
 8001608:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 800160a:	685a      	ldr	r2, [r3, #4]
 800160c:	480c      	ldr	r0, [pc, #48]	; (8001640 <SystemInit+0x58>)
 800160e:	4002      	ands	r2, r0

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8001610:	200f      	movs	r0, #15
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8001612:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8001614:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001616:	4382      	bics	r2, r0
 8001618:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEECU;
#elif defined (STM32F051x8) || defined (STM32F058xx)
  /* Reset USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEACU;
 800161a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800161c:	4809      	ldr	r0, [pc, #36]	; (8001644 <SystemInit+0x5c>)
 800161e:	4002      	ands	r2, r0
 8001620:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 8001622:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001624:	438a      	bics	r2, r1
 8001626:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8001628:	2200      	movs	r2, #0
 800162a:	609a      	str	r2, [r3, #8]

}
 800162c:	4770      	bx	lr
 800162e:	46c0      	nop			; (mov r8, r8)
 8001630:	40021000 	.word	0x40021000
 8001634:	f8ffb80c 	.word	0xf8ffb80c
 8001638:	fef6ffff 	.word	0xfef6ffff
 800163c:	fffbffff 	.word	0xfffbffff
 8001640:	ffc0ffff 	.word	0xffc0ffff
 8001644:	fffffeac 	.word	0xfffffeac

08001648 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001648:	480d      	ldr	r0, [pc, #52]	; (8001680 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800164a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800164c:	480d      	ldr	r0, [pc, #52]	; (8001684 <LoopForever+0x6>)
  ldr r1, =_edata
 800164e:	490e      	ldr	r1, [pc, #56]	; (8001688 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001650:	4a0e      	ldr	r2, [pc, #56]	; (800168c <LoopForever+0xe>)
  movs r3, #0
 8001652:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001654:	e002      	b.n	800165c <LoopCopyDataInit>

08001656 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001656:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001658:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800165a:	3304      	adds	r3, #4

0800165c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800165c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800165e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001660:	d3f9      	bcc.n	8001656 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001662:	4a0b      	ldr	r2, [pc, #44]	; (8001690 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001664:	4c0b      	ldr	r4, [pc, #44]	; (8001694 <LoopForever+0x16>)
  movs r3, #0
 8001666:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001668:	e001      	b.n	800166e <LoopFillZerobss>

0800166a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800166a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800166c:	3204      	adds	r2, #4

0800166e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800166e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001670:	d3fb      	bcc.n	800166a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001672:	f7ff ffb9 	bl	80015e8 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8001676:	f000 f811 	bl	800169c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800167a:	f7ff fda9 	bl	80011d0 <main>

0800167e <LoopForever>:

LoopForever:
    b LoopForever
 800167e:	e7fe      	b.n	800167e <LoopForever>
  ldr   r0, =_estack
 8001680:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001684:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001688:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 800168c:	08001d48 	.word	0x08001d48
  ldr r2, =_sbss
 8001690:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8001694:	200000fc 	.word	0x200000fc

08001698 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001698:	e7fe      	b.n	8001698 <ADC1_COMP_IRQHandler>
	...

0800169c <__libc_init_array>:
 800169c:	b570      	push	{r4, r5, r6, lr}
 800169e:	2600      	movs	r6, #0
 80016a0:	4d0c      	ldr	r5, [pc, #48]	; (80016d4 <__libc_init_array+0x38>)
 80016a2:	4c0d      	ldr	r4, [pc, #52]	; (80016d8 <__libc_init_array+0x3c>)
 80016a4:	1b64      	subs	r4, r4, r5
 80016a6:	10a4      	asrs	r4, r4, #2
 80016a8:	42a6      	cmp	r6, r4
 80016aa:	d109      	bne.n	80016c0 <__libc_init_array+0x24>
 80016ac:	2600      	movs	r6, #0
 80016ae:	f000 f823 	bl	80016f8 <_init>
 80016b2:	4d0a      	ldr	r5, [pc, #40]	; (80016dc <__libc_init_array+0x40>)
 80016b4:	4c0a      	ldr	r4, [pc, #40]	; (80016e0 <__libc_init_array+0x44>)
 80016b6:	1b64      	subs	r4, r4, r5
 80016b8:	10a4      	asrs	r4, r4, #2
 80016ba:	42a6      	cmp	r6, r4
 80016bc:	d105      	bne.n	80016ca <__libc_init_array+0x2e>
 80016be:	bd70      	pop	{r4, r5, r6, pc}
 80016c0:	00b3      	lsls	r3, r6, #2
 80016c2:	58eb      	ldr	r3, [r5, r3]
 80016c4:	4798      	blx	r3
 80016c6:	3601      	adds	r6, #1
 80016c8:	e7ee      	b.n	80016a8 <__libc_init_array+0xc>
 80016ca:	00b3      	lsls	r3, r6, #2
 80016cc:	58eb      	ldr	r3, [r5, r3]
 80016ce:	4798      	blx	r3
 80016d0:	3601      	adds	r6, #1
 80016d2:	e7f2      	b.n	80016ba <__libc_init_array+0x1e>
 80016d4:	08001d40 	.word	0x08001d40
 80016d8:	08001d40 	.word	0x08001d40
 80016dc:	08001d40 	.word	0x08001d40
 80016e0:	08001d44 	.word	0x08001d44

080016e4 <memcpy>:
 80016e4:	2300      	movs	r3, #0
 80016e6:	b510      	push	{r4, lr}
 80016e8:	429a      	cmp	r2, r3
 80016ea:	d100      	bne.n	80016ee <memcpy+0xa>
 80016ec:	bd10      	pop	{r4, pc}
 80016ee:	5ccc      	ldrb	r4, [r1, r3]
 80016f0:	54c4      	strb	r4, [r0, r3]
 80016f2:	3301      	adds	r3, #1
 80016f4:	e7f8      	b.n	80016e8 <memcpy+0x4>
	...

080016f8 <_init>:
 80016f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80016fa:	46c0      	nop			; (mov r8, r8)
 80016fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80016fe:	bc08      	pop	{r3}
 8001700:	469e      	mov	lr, r3
 8001702:	4770      	bx	lr

08001704 <_fini>:
 8001704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001706:	46c0      	nop			; (mov r8, r8)
 8001708:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800170a:	bc08      	pop	{r3}
 800170c:	469e      	mov	lr, r3
 800170e:	4770      	bx	lr
