-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ban_interface_operator_3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_read14 : IN STD_LOGIC_VECTOR (127 downto 0);
    b_p_read : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read8 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read9 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read10 : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of ban_interface_operator_3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (27 downto 0) := "0000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (27 downto 0) := "0000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (27 downto 0) := "0000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (27 downto 0) := "0000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (27 downto 0) := "0000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (27 downto 0) := "0000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (27 downto 0) := "0001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (27 downto 0) := "0010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (27 downto 0) := "0100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (27 downto 0) := "1000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_5E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011110";
    constant ap_const_lv32_56 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010110";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv32_7E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111110";
    constant ap_const_lv32_76 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110110";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_FFFFFFFE : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal c_p_fu_285_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal c_p_reg_886 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln27_fu_289_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_898 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln27_fu_295_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln27_fu_336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln27_reg_907 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal bitcast_ln32_fu_342_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln32_fu_383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln32_reg_916 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal bitcast_ln32_6_fu_389_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln32_11_fu_430_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln32_11_reg_925 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal and_ln90_fu_576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln90_reg_929 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal diff_p_fu_582_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal diff_p_reg_933 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln96_fu_586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln96_reg_937 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln99_fu_592_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln99_reg_941 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_598_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_945 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln74_fu_606_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln74_reg_949 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln61_fu_611_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln61_reg_957 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln61_1_fu_615_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln61_1_reg_963 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_232_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal grp_fu_236_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add17_i1_reg_987 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal add22_i1_reg_995 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal add27_i1_reg_1004 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal and_ln37_fu_660_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln37_reg_1014 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln40_fu_701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln40_reg_1018 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal c_p_5_fu_707_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal bitcast_ln66_fu_806_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln97_fu_810_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal bitcast_ln97_1_fu_814_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln97_2_fu_818_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln91_fu_822_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal bitcast_ln91_1_fu_826_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln91_2_fu_830_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_1_1_0_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln63_fu_619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_this_num_0_write_assign_phi_fu_122_p20 : STD_LOGIC_VECTOR (31 downto 0);
    signal this_num_0_write_assign_reg_119 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln48_fu_758_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_phi_mux_this_num_1_write_assign_phi_fu_147_p20 : STD_LOGIC_VECTOR (31 downto 0);
    signal this_num_1_write_assign_reg_144 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_this_num_2_write_assign_phi_fu_174_p20 : STD_LOGIC_VECTOR (31 downto 0);
    signal this_num_2_write_assign_reg_170 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln48_3_fu_765_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_this_p_write_assign_phi_fu_200_p20 : STD_LOGIC_VECTOR (31 downto 0);
    signal this_p_write_assign_reg_197 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln48_4_fu_773_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln66_pn_reg_222 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_232_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_232_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal grp_fu_242_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_257_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_300_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln27_1_fu_309_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln27_11_fu_324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_10_fu_318_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln27_fu_330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_242_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_267_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_30_fu_347_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln32_s_fu_356_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln32_14_fu_371_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln32_fu_365_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_fu_377_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_276_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_32_fu_394_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln32_4_fu_403_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln32_16_fu_418_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln32_15_fu_412_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_7_fu_424_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln27_2_fu_436_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_34_fu_439_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln27_2_fu_449_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln27_13_fu_459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_12_fu_453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln27_3_fu_465_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln32_7_fu_477_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_36_fu_480_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln32_fu_490_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln32_18_fu_500_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln32_17_fu_494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_8_fu_506_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_247_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln27_3_fu_471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln32_12_fu_512_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln90_1_fu_518_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_14_fu_524_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln32_8_fu_535_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_38_fu_538_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln32_1_fu_548_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln32_20_fu_558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln32_19_fu_552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln32_9_fu_564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_252_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln32_13_fu_570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln27_4_fu_529_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln37_fu_625_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_40_fu_628_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln37_fu_638_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln37_2_fu_648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_fu_642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln37_fu_654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln40_fu_666_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_42_fu_669_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln40_fu_679_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln40_2_fu_689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln40_fu_683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln40_fu_695_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln48_fu_712_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_44_fu_715_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln48_fu_725_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln48_2_fu_735_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln48_fu_729_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln48_fu_741_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln48_fu_747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal c_p_4_fu_753_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_return_0_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_1_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_2_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_3_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_condition_290 : BOOLEAN;
    signal ap_condition_299 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component ban_interface_fadd_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    fadd_32ns_32ns_32_4_full_dsp_1_U81 : component ban_interface_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_232_p0,
        din1 => grp_fu_232_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_232_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U82 : component ban_interface_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => bitcast_ln61_1_reg_963,
        din1 => p_read9,
        ce => ap_const_logic_1,
        dout => grp_fu_236_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U83 : component ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_242_p0,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_1,
        dout => grp_fu_242_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U84 : component ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_read9,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_1,
        dout => grp_fu_247_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U85 : component ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_read10,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_1,
        dout => grp_fu_252_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_return_0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_0_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
                    ap_return_0_preg <= ap_phi_mux_this_p_write_assign_phi_fu_200_p20;
                end if; 
            end if;
        end if;
    end process;


    ap_return_1_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_1_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
                    ap_return_1_preg <= ap_phi_mux_this_num_0_write_assign_phi_fu_122_p20;
                end if; 
            end if;
        end if;
    end process;


    ap_return_2_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_2_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
                    ap_return_2_preg <= ap_phi_mux_this_num_1_write_assign_phi_fu_147_p20;
                end if; 
            end if;
        end if;
    end process;


    ap_return_3_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_3_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
                    ap_return_3_preg <= ap_phi_mux_this_num_2_write_assign_phi_fu_174_p20;
                end if; 
            end if;
        end if;
    end process;


    agg_result_1_1_0_reg_110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
                agg_result_1_1_0_reg_110 <= grp_fu_232_p2;
            elsif (((icmp_ln63_fu_619_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5) and (tmp_1_fu_598_p3 = ap_const_lv1_1) and (icmp_ln99_fu_592_p2 = ap_const_lv1_0) and (icmp_ln96_fu_586_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln90_fu_576_p2))) then 
                agg_result_1_1_0_reg_110 <= p_read9;
            end if; 
        end if;
    end process;

    bitcast_ln66_pn_reg_222_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
                bitcast_ln66_pn_reg_222 <= bitcast_ln66_fu_806_p1;
            elsif (((icmp_ln63_fu_619_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5) and (tmp_1_fu_598_p3 = ap_const_lv1_1) and (icmp_ln99_fu_592_p2 = ap_const_lv1_0) and (icmp_ln96_fu_586_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln90_fu_576_p2))) then 
                bitcast_ln66_pn_reg_222 <= bitcast_ln74_fu_606_p1;
            end if; 
        end if;
    end process;

    this_num_0_write_assign_reg_119_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
                this_num_0_write_assign_reg_119 <= bitcast_ln91_fu_822_p1;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state20) and (((((tmp_1_reg_945 = ap_const_lv1_1) and (icmp_ln99_reg_941 = ap_const_lv1_0) and (icmp_ln96_reg_937 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln32_reg_916) and (ap_const_lv1_0 = and_ln90_reg_929)) or ((tmp_1_reg_945 = ap_const_lv1_1) and (icmp_ln99_reg_941 = ap_const_lv1_0) and (icmp_ln96_reg_937 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln90_reg_929) and (ap_const_lv1_0 = and_ln32_11_reg_925))) or ((tmp_1_reg_945 = ap_const_lv1_1) and (icmp_ln99_reg_941 = ap_const_lv1_0) and (icmp_ln96_reg_937 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln27_reg_907) and (ap_const_lv1_0 = and_ln90_reg_929))) or ((icmp_ln27_reg_898 = ap_const_lv1_0) and (tmp_1_reg_945 = ap_const_lv1_1) and (icmp_ln99_reg_941 = ap_const_lv1_0) and (icmp_ln96_reg_937 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln90_reg_929)))) or ((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln99_fu_592_p2 = ap_const_lv1_1) and (icmp_ln96_fu_586_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln90_fu_576_p2)) or ((ap_const_lv1_1 = and_ln32_reg_916) and (ap_const_lv1_1 = and_ln27_reg_907) and (ap_const_lv1_1 = and_ln32_11_fu_430_p2) and (icmp_ln27_reg_898 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
                this_num_0_write_assign_reg_119 <= p_read8;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
                this_num_0_write_assign_reg_119 <= bitcast_ln97_fu_810_p1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state20) and ((((not((diff_p_reg_933 = ap_const_lv32_2)) and not((diff_p_reg_933 = ap_const_lv32_1)) and (ap_const_lv1_1 = and_ln40_reg_1018) and (ap_const_lv1_1 = and_ln37_reg_1014) and (tmp_1_reg_945 = ap_const_lv1_0) and (icmp_ln99_reg_941 = ap_const_lv1_0) and (icmp_ln96_reg_937 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln32_reg_916) and (ap_const_lv1_0 = and_ln90_reg_929)) or (not((diff_p_reg_933 = ap_const_lv32_2)) and not((diff_p_reg_933 = ap_const_lv32_1)) and (ap_const_lv1_1 = and_ln40_reg_1018) and (ap_const_lv1_1 = and_ln37_reg_1014) and (tmp_1_reg_945 = ap_const_lv1_0) and (icmp_ln99_reg_941 = ap_const_lv1_0) and (icmp_ln96_reg_937 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln90_reg_929) and (ap_const_lv1_0 = and_ln32_11_reg_925))) or (not((diff_p_reg_933 = ap_const_lv32_2)) and not((diff_p_reg_933 = ap_const_lv32_1)) and (ap_const_lv1_1 = and_ln40_reg_1018) and (ap_const_lv1_1 = and_ln37_reg_1014) and (tmp_1_reg_945 = ap_const_lv1_0) and (icmp_ln99_reg_941 = ap_const_lv1_0) and (icmp_ln96_reg_937 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln27_reg_907) and (ap_const_lv1_0 = and_ln90_reg_929))) or (not((diff_p_reg_933 = ap_const_lv32_2)) and not((diff_p_reg_933 = ap_const_lv32_1)) and (ap_const_lv1_1 = and_ln40_reg_1018) and (ap_const_lv1_1 = and_ln37_reg_1014) and (icmp_ln27_reg_898 = ap_const_lv1_0) and (tmp_1_reg_945 = ap_const_lv1_0) and (icmp_ln99_reg_941 = ap_const_lv1_0) and (icmp_ln96_reg_937 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln90_reg_929))))) then 
                this_num_0_write_assign_reg_119 <= select_ln48_fu_758_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                this_num_0_write_assign_reg_119 <= bitcast_ln74_reg_949;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state19) and (ap_const_lv1_0 = and_ln40_fu_701_p2))) then 
                this_num_0_write_assign_reg_119 <= add22_i1_reg_995;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state18) and (ap_const_lv1_0 = and_ln37_fu_660_p2))) then 
                this_num_0_write_assign_reg_119 <= add17_i1_reg_987;
            end if; 
        end if;
    end process;

    this_num_1_write_assign_reg_144_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln99_fu_592_p2 = ap_const_lv1_1) and (icmp_ln96_fu_586_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln90_fu_576_p2)) or ((ap_const_lv1_1 = and_ln32_reg_916) and (ap_const_lv1_1 = and_ln27_reg_907) and (ap_const_lv1_1 = and_ln32_11_fu_430_p2) and (icmp_ln27_reg_898 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
                this_num_1_write_assign_reg_144 <= p_read9;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
                this_num_1_write_assign_reg_144 <= bitcast_ln91_1_fu_826_p1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state20) and (((((tmp_1_reg_945 = ap_const_lv1_1) and (icmp_ln99_reg_941 = ap_const_lv1_0) and (icmp_ln96_reg_937 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln32_reg_916) and (ap_const_lv1_0 = and_ln90_reg_929)) or ((tmp_1_reg_945 = ap_const_lv1_1) and (icmp_ln99_reg_941 = ap_const_lv1_0) and (icmp_ln96_reg_937 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln90_reg_929) and (ap_const_lv1_0 = and_ln32_11_reg_925))) or ((tmp_1_reg_945 = ap_const_lv1_1) and (icmp_ln99_reg_941 = ap_const_lv1_0) and (icmp_ln96_reg_937 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln27_reg_907) and (ap_const_lv1_0 = and_ln90_reg_929))) or ((icmp_ln27_reg_898 = ap_const_lv1_0) and (tmp_1_reg_945 = ap_const_lv1_1) and (icmp_ln99_reg_941 = ap_const_lv1_0) and (icmp_ln96_reg_937 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln90_reg_929))))) then 
                this_num_1_write_assign_reg_144 <= agg_result_1_1_0_reg_110;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
                this_num_1_write_assign_reg_144 <= bitcast_ln97_1_fu_814_p1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                this_num_1_write_assign_reg_144 <= grp_fu_232_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                this_num_1_write_assign_reg_144 <= bitcast_ln61_reg_957;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state19) and (ap_const_lv1_0 = and_ln40_fu_701_p2))) then 
                this_num_1_write_assign_reg_144 <= add27_i1_reg_1004;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state20) and ((((not((diff_p_reg_933 = ap_const_lv32_2)) and not((diff_p_reg_933 = ap_const_lv32_1)) and (ap_const_lv1_1 = and_ln40_reg_1018) and (ap_const_lv1_1 = and_ln37_reg_1014) and (tmp_1_reg_945 = ap_const_lv1_0) and (icmp_ln99_reg_941 = ap_const_lv1_0) and (icmp_ln96_reg_937 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln32_reg_916) and (ap_const_lv1_0 = and_ln90_reg_929)) or (not((diff_p_reg_933 = ap_const_lv32_2)) and not((diff_p_reg_933 = ap_const_lv32_1)) and (ap_const_lv1_1 = and_ln40_reg_1018) and (ap_const_lv1_1 = and_ln37_reg_1014) and (tmp_1_reg_945 = ap_const_lv1_0) and (icmp_ln99_reg_941 = ap_const_lv1_0) and (icmp_ln96_reg_937 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln90_reg_929) and (ap_const_lv1_0 = and_ln32_11_reg_925))) or (not((diff_p_reg_933 = ap_const_lv32_2)) and not((diff_p_reg_933 = ap_const_lv32_1)) and (ap_const_lv1_1 = and_ln40_reg_1018) and (ap_const_lv1_1 = and_ln37_reg_1014) and (tmp_1_reg_945 = ap_const_lv1_0) and (icmp_ln99_reg_941 = ap_const_lv1_0) and (icmp_ln96_reg_937 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln27_reg_907) and (ap_const_lv1_0 = and_ln90_reg_929))) or (not((diff_p_reg_933 = ap_const_lv32_2)) and not((diff_p_reg_933 = ap_const_lv32_1)) and (ap_const_lv1_1 = and_ln40_reg_1018) and (ap_const_lv1_1 = and_ln37_reg_1014) and (icmp_ln27_reg_898 = ap_const_lv1_0) and (tmp_1_reg_945 = ap_const_lv1_0) and (icmp_ln99_reg_941 = ap_const_lv1_0) and (icmp_ln96_reg_937 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln90_reg_929)))) or ((ap_const_logic_1 = ap_CS_fsm_state18) and (ap_const_lv1_0 = and_ln37_fu_660_p2)))) then 
                this_num_1_write_assign_reg_144 <= add22_i1_reg_995;
            end if; 
        end if;
    end process;

    this_num_2_write_assign_reg_170_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln99_fu_592_p2 = ap_const_lv1_1) and (icmp_ln96_fu_586_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln90_fu_576_p2)) or ((ap_const_lv1_1 = and_ln32_reg_916) and (ap_const_lv1_1 = and_ln27_reg_907) and (ap_const_lv1_1 = and_ln32_11_fu_430_p2) and (icmp_ln27_reg_898 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
                this_num_2_write_assign_reg_170 <= p_read10;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
                this_num_2_write_assign_reg_170 <= bitcast_ln91_2_fu_830_p1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
                this_num_2_write_assign_reg_170 <= bitcast_ln97_2_fu_818_p1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state20) and ((((not((diff_p_reg_933 = ap_const_lv32_2)) and not((diff_p_reg_933 = ap_const_lv32_1)) and (ap_const_lv1_1 = and_ln40_reg_1018) and (ap_const_lv1_1 = and_ln37_reg_1014) and (tmp_1_reg_945 = ap_const_lv1_0) and (icmp_ln99_reg_941 = ap_const_lv1_0) and (icmp_ln96_reg_937 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln32_reg_916) and (ap_const_lv1_0 = and_ln90_reg_929)) or (not((diff_p_reg_933 = ap_const_lv32_2)) and not((diff_p_reg_933 = ap_const_lv32_1)) and (ap_const_lv1_1 = and_ln40_reg_1018) and (ap_const_lv1_1 = and_ln37_reg_1014) and (tmp_1_reg_945 = ap_const_lv1_0) and (icmp_ln99_reg_941 = ap_const_lv1_0) and (icmp_ln96_reg_937 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln90_reg_929) and (ap_const_lv1_0 = and_ln32_11_reg_925))) or (not((diff_p_reg_933 = ap_const_lv32_2)) and not((diff_p_reg_933 = ap_const_lv32_1)) and (ap_const_lv1_1 = and_ln40_reg_1018) and (ap_const_lv1_1 = and_ln37_reg_1014) and (tmp_1_reg_945 = ap_const_lv1_0) and (icmp_ln99_reg_941 = ap_const_lv1_0) and (icmp_ln96_reg_937 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln27_reg_907) and (ap_const_lv1_0 = and_ln90_reg_929))) or (not((diff_p_reg_933 = ap_const_lv32_2)) and not((diff_p_reg_933 = ap_const_lv32_1)) and (ap_const_lv1_1 = and_ln40_reg_1018) and (ap_const_lv1_1 = and_ln37_reg_1014) and (icmp_ln27_reg_898 = ap_const_lv1_0) and (tmp_1_reg_945 = ap_const_lv1_0) and (icmp_ln99_reg_941 = ap_const_lv1_0) and (icmp_ln96_reg_937 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln90_reg_929))))) then 
                this_num_2_write_assign_reg_170 <= select_ln48_3_fu_765_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                this_num_2_write_assign_reg_170 <= grp_fu_236_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state19) and (ap_const_lv1_0 = and_ln40_fu_701_p2))) then 
                this_num_2_write_assign_reg_170 <= ap_const_lv32_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or ((ap_const_logic_1 = ap_CS_fsm_state20) and (((((tmp_1_reg_945 = ap_const_lv1_1) and (icmp_ln99_reg_941 = ap_const_lv1_0) and (icmp_ln96_reg_937 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln32_reg_916) and (ap_const_lv1_0 = and_ln90_reg_929)) or ((tmp_1_reg_945 = ap_const_lv1_1) and (icmp_ln99_reg_941 = ap_const_lv1_0) and (icmp_ln96_reg_937 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln90_reg_929) and (ap_const_lv1_0 = and_ln32_11_reg_925))) or ((tmp_1_reg_945 = ap_const_lv1_1) and (icmp_ln99_reg_941 = ap_const_lv1_0) and (icmp_ln96_reg_937 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln27_reg_907) and (ap_const_lv1_0 = and_ln90_reg_929))) or ((icmp_ln27_reg_898 = ap_const_lv1_0) and (tmp_1_reg_945 = ap_const_lv1_1) and (icmp_ln99_reg_941 = ap_const_lv1_0) and (icmp_ln96_reg_937 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln90_reg_929)))) or ((ap_const_logic_1 = ap_CS_fsm_state18) and (ap_const_lv1_0 = and_ln37_fu_660_p2)))) then 
                this_num_2_write_assign_reg_170 <= grp_fu_232_p2;
            end if; 
        end if;
    end process;

    this_p_write_assign_reg_197_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_CS_fsm_state20) and (((((tmp_1_reg_945 = ap_const_lv1_1) and (icmp_ln99_reg_941 = ap_const_lv1_0) and (icmp_ln96_reg_937 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln32_reg_916) and (ap_const_lv1_0 = and_ln90_reg_929)) or ((tmp_1_reg_945 = ap_const_lv1_1) and (icmp_ln99_reg_941 = ap_const_lv1_0) and (icmp_ln96_reg_937 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln90_reg_929) and (ap_const_lv1_0 = and_ln32_11_reg_925))) or ((tmp_1_reg_945 = ap_const_lv1_1) and (icmp_ln99_reg_941 = ap_const_lv1_0) and (icmp_ln96_reg_937 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln27_reg_907) and (ap_const_lv1_0 = and_ln90_reg_929))) or ((icmp_ln27_reg_898 = ap_const_lv1_0) and (tmp_1_reg_945 = ap_const_lv1_1) and (icmp_ln99_reg_941 = ap_const_lv1_0) and (icmp_ln96_reg_937 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln90_reg_929)))) or ((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln99_fu_592_p2 = ap_const_lv1_1) and (icmp_ln96_fu_586_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln90_fu_576_p2)) or ((ap_const_lv1_1 = and_ln32_reg_916) and (ap_const_lv1_1 = and_ln27_reg_907) and (ap_const_lv1_1 = and_ln32_11_fu_430_p2) and (icmp_ln27_reg_898 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
                this_p_write_assign_reg_197 <= b_p_read;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state20) and ((((not((diff_p_reg_933 = ap_const_lv32_2)) and not((diff_p_reg_933 = ap_const_lv32_1)) and (ap_const_lv1_1 = and_ln40_reg_1018) and (ap_const_lv1_1 = and_ln37_reg_1014) and (tmp_1_reg_945 = ap_const_lv1_0) and (icmp_ln99_reg_941 = ap_const_lv1_0) and (icmp_ln96_reg_937 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln32_reg_916) and (ap_const_lv1_0 = and_ln90_reg_929)) or (not((diff_p_reg_933 = ap_const_lv32_2)) and not((diff_p_reg_933 = ap_const_lv32_1)) and (ap_const_lv1_1 = and_ln40_reg_1018) and (ap_const_lv1_1 = and_ln37_reg_1014) and (tmp_1_reg_945 = ap_const_lv1_0) and (icmp_ln99_reg_941 = ap_const_lv1_0) and (icmp_ln96_reg_937 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln90_reg_929) and (ap_const_lv1_0 = and_ln32_11_reg_925))) or (not((diff_p_reg_933 = ap_const_lv32_2)) and not((diff_p_reg_933 = ap_const_lv32_1)) and (ap_const_lv1_1 = and_ln40_reg_1018) and (ap_const_lv1_1 = and_ln37_reg_1014) and (tmp_1_reg_945 = ap_const_lv1_0) and (icmp_ln99_reg_941 = ap_const_lv1_0) and (icmp_ln96_reg_937 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln27_reg_907) and (ap_const_lv1_0 = and_ln90_reg_929))) or (not((diff_p_reg_933 = ap_const_lv32_2)) and not((diff_p_reg_933 = ap_const_lv32_1)) and (ap_const_lv1_1 = and_ln40_reg_1018) and (ap_const_lv1_1 = and_ln37_reg_1014) and (icmp_ln27_reg_898 = ap_const_lv1_0) and (tmp_1_reg_945 = ap_const_lv1_0) and (icmp_ln99_reg_941 = ap_const_lv1_0) and (icmp_ln96_reg_937 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln90_reg_929))))) then 
                this_p_write_assign_reg_197 <= select_ln48_4_fu_773_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state19) and (ap_const_lv1_0 = and_ln40_fu_701_p2))) then 
                this_p_write_assign_reg_197 <= c_p_5_fu_707_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state9) or ((ap_const_logic_1 = ap_CS_fsm_state18) and (ap_const_lv1_0 = and_ln37_fu_660_p2)))) then 
                this_p_write_assign_reg_197 <= c_p_reg_886;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                add17_i1_reg_987 <= grp_fu_232_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                add22_i1_reg_995 <= grp_fu_232_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then
                add27_i1_reg_1004 <= grp_fu_232_p2;
                and_ln37_reg_1014 <= and_ln37_fu_660_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln27_reg_898 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                and_ln27_reg_907 <= and_ln27_fu_336_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln32_reg_916) and (ap_const_lv1_1 = and_ln27_reg_907) and (icmp_ln27_reg_898 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                and_ln32_11_reg_925 <= and_ln32_11_fu_430_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                and_ln32_reg_916 <= and_ln32_fu_383_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then
                and_ln40_reg_1018 <= and_ln40_fu_701_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                and_ln90_reg_929 <= and_ln90_fu_576_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (tmp_1_fu_598_p3 = ap_const_lv1_0) and (icmp_ln99_fu_592_p2 = ap_const_lv1_0) and (icmp_ln96_fu_586_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln90_fu_576_p2))) then
                bitcast_ln61_1_reg_963 <= bitcast_ln61_1_fu_615_p1;
                bitcast_ln61_reg_957 <= bitcast_ln61_fu_611_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln99_fu_592_p2 = ap_const_lv1_0) and (icmp_ln96_fu_586_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln90_fu_576_p2))) then
                bitcast_ln74_reg_949 <= bitcast_ln74_fu_606_p1;
                tmp_1_reg_945 <= diff_p_fu_582_p2(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                c_p_reg_886 <= c_p_fu_285_p1;
                icmp_ln27_reg_898 <= icmp_ln27_fu_289_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_const_lv1_0 = and_ln90_fu_576_p2))) then
                diff_p_reg_933 <= diff_p_fu_582_p2;
                icmp_ln96_reg_937 <= icmp_ln96_fu_586_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln96_fu_586_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln90_fu_576_p2))) then
                icmp_ln99_reg_941 <= icmp_ln99_fu_592_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, icmp_ln27_reg_898, and_ln27_fu_336_p2, and_ln27_reg_907, ap_CS_fsm_state2, and_ln32_reg_916, and_ln32_11_fu_430_p2, ap_CS_fsm_state4, and_ln90_fu_576_p2, ap_CS_fsm_state5, diff_p_fu_582_p2, icmp_ln96_fu_586_p2, icmp_ln99_fu_592_p2, tmp_1_fu_598_p3, ap_CS_fsm_state18, and_ln37_fu_660_p2, icmp_ln63_fu_619_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and ((icmp_ln27_reg_898 = ap_const_lv1_0) or (ap_const_lv1_0 = and_ln27_fu_336_p2)))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_lv1_1 = and_ln32_reg_916) and (ap_const_lv1_1 = and_ln27_reg_907) and (ap_const_lv1_1 = and_ln32_11_fu_430_p2) and (icmp_ln27_reg_898 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln63_fu_619_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5) and (tmp_1_fu_598_p3 = ap_const_lv1_1) and (icmp_ln99_fu_592_p2 = ap_const_lv1_0) and (icmp_ln96_fu_586_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln90_fu_576_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                elsif (((icmp_ln63_fu_619_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5) and (tmp_1_fu_598_p3 = ap_const_lv1_1) and (icmp_ln99_fu_592_p2 = ap_const_lv1_0) and (icmp_ln96_fu_586_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln90_fu_576_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                elsif ((not((diff_p_fu_582_p2 = ap_const_lv32_2)) and not((diff_p_fu_582_p2 = ap_const_lv32_1)) and (ap_const_logic_1 = ap_CS_fsm_state5) and (tmp_1_fu_598_p3 = ap_const_lv1_0) and (icmp_ln99_fu_592_p2 = ap_const_lv1_0) and (icmp_ln96_fu_586_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln90_fu_576_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (tmp_1_fu_598_p3 = ap_const_lv1_0) and (icmp_ln99_fu_592_p2 = ap_const_lv1_0) and (icmp_ln96_fu_586_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln90_fu_576_p2) and (diff_p_fu_582_p2 = ap_const_lv32_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (tmp_1_fu_598_p3 = ap_const_lv1_0) and (icmp_ln99_fu_592_p2 = ap_const_lv1_0) and (icmp_ln96_fu_586_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln90_fu_576_p2) and (diff_p_fu_582_p2 = ap_const_lv32_2))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln99_fu_592_p2 = ap_const_lv1_1) and (icmp_ln96_fu_586_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln90_fu_576_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln96_fu_586_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln90_fu_576_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                else
                    ap_NS_fsm <= ap_ST_fsm_state28;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state18) and (ap_const_lv1_0 = and_ln37_fu_660_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    and_ln27_3_fu_471_p2 <= (or_ln27_3_fu_465_p2 and grp_fu_242_p2);
    and_ln27_4_fu_529_p2 <= (icmp_ln27_14_fu_524_p2 and and_ln90_1_fu_518_p2);
    and_ln27_fu_336_p2 <= (or_ln27_fu_330_p2 and grp_fu_242_p2);
    and_ln32_11_fu_430_p2 <= (or_ln32_7_fu_424_p2 and grp_fu_242_p2);
    and_ln32_12_fu_512_p2 <= (or_ln32_8_fu_506_p2 and grp_fu_247_p2);
    and_ln32_13_fu_570_p2 <= (or_ln32_9_fu_564_p2 and grp_fu_252_p2);
    and_ln32_fu_383_p2 <= (or_ln32_fu_377_p2 and grp_fu_242_p2);
    and_ln37_fu_660_p2 <= (or_ln37_fu_654_p2 and grp_fu_242_p2);
    and_ln40_fu_701_p2 <= (or_ln40_fu_695_p2 and grp_fu_242_p2);
    and_ln48_fu_747_p2 <= (or_ln48_fu_741_p2 and grp_fu_242_p2);
    and_ln90_1_fu_518_p2 <= (and_ln32_12_fu_512_p2 and and_ln27_3_fu_471_p2);
    and_ln90_fu_576_p2 <= (and_ln32_13_fu_570_p2 and and_ln27_4_fu_529_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_condition_290_assign_proc : process(icmp_ln27_reg_898, and_ln27_reg_907, and_ln32_reg_916, and_ln32_11_reg_925, and_ln90_reg_929, diff_p_reg_933, icmp_ln96_reg_937, icmp_ln99_reg_941, tmp_1_reg_945, and_ln37_reg_1014, and_ln40_reg_1018)
    begin
                ap_condition_290 <= ((((not((diff_p_reg_933 = ap_const_lv32_2)) and not((diff_p_reg_933 = ap_const_lv32_1)) and (ap_const_lv1_1 = and_ln40_reg_1018) and (ap_const_lv1_1 = and_ln37_reg_1014) and (tmp_1_reg_945 = ap_const_lv1_0) and (icmp_ln99_reg_941 = ap_const_lv1_0) and (icmp_ln96_reg_937 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln32_reg_916) and (ap_const_lv1_0 = and_ln90_reg_929)) or (not((diff_p_reg_933 = ap_const_lv32_2)) and not((diff_p_reg_933 = ap_const_lv32_1)) and (ap_const_lv1_1 = and_ln40_reg_1018) and (ap_const_lv1_1 = and_ln37_reg_1014) and (tmp_1_reg_945 = ap_const_lv1_0) and (icmp_ln99_reg_941 = ap_const_lv1_0) and (icmp_ln96_reg_937 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln90_reg_929) and (ap_const_lv1_0 = and_ln32_11_reg_925))) or (not((diff_p_reg_933 = ap_const_lv32_2)) and not((diff_p_reg_933 = ap_const_lv32_1)) and (ap_const_lv1_1 = and_ln40_reg_1018) and (ap_const_lv1_1 = and_ln37_reg_1014) and (tmp_1_reg_945 = ap_const_lv1_0) and (icmp_ln99_reg_941 = ap_const_lv1_0) and (icmp_ln96_reg_937 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln27_reg_907) and (ap_const_lv1_0 = and_ln90_reg_929))) or (not((diff_p_reg_933 = ap_const_lv32_2)) and not((diff_p_reg_933 = ap_const_lv32_1)) and (ap_const_lv1_1 = and_ln40_reg_1018) and (ap_const_lv1_1 = and_ln37_reg_1014) and (icmp_ln27_reg_898 = ap_const_lv1_0) and (tmp_1_reg_945 = ap_const_lv1_0) and (icmp_ln99_reg_941 = ap_const_lv1_0) and (icmp_ln96_reg_937 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln90_reg_929)));
    end process;


    ap_condition_299_assign_proc : process(icmp_ln27_reg_898, and_ln27_reg_907, and_ln32_reg_916, and_ln32_11_reg_925, and_ln90_reg_929, icmp_ln96_reg_937, icmp_ln99_reg_941, tmp_1_reg_945)
    begin
                ap_condition_299 <= (((((tmp_1_reg_945 = ap_const_lv1_1) and (icmp_ln99_reg_941 = ap_const_lv1_0) and (icmp_ln96_reg_937 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln32_reg_916) and (ap_const_lv1_0 = and_ln90_reg_929)) or ((tmp_1_reg_945 = ap_const_lv1_1) and (icmp_ln99_reg_941 = ap_const_lv1_0) and (icmp_ln96_reg_937 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln90_reg_929) and (ap_const_lv1_0 = and_ln32_11_reg_925))) or ((tmp_1_reg_945 = ap_const_lv1_1) and (icmp_ln99_reg_941 = ap_const_lv1_0) and (icmp_ln96_reg_937 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln27_reg_907) and (ap_const_lv1_0 = and_ln90_reg_929))) or ((icmp_ln27_reg_898 = ap_const_lv1_0) and (tmp_1_reg_945 = ap_const_lv1_1) and (icmp_ln99_reg_941 = ap_const_lv1_0) and (icmp_ln96_reg_937 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln90_reg_929)));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_this_num_0_write_assign_phi_fu_122_p20_assign_proc : process(p_read8, this_num_0_write_assign_reg_119, select_ln48_fu_758_p3, ap_CS_fsm_state20, ap_condition_290, ap_condition_299)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
            if ((ap_const_boolean_1 = ap_condition_299)) then 
                ap_phi_mux_this_num_0_write_assign_phi_fu_122_p20 <= p_read8;
            elsif ((ap_const_boolean_1 = ap_condition_290)) then 
                ap_phi_mux_this_num_0_write_assign_phi_fu_122_p20 <= select_ln48_fu_758_p3;
            else 
                ap_phi_mux_this_num_0_write_assign_phi_fu_122_p20 <= this_num_0_write_assign_reg_119;
            end if;
        else 
            ap_phi_mux_this_num_0_write_assign_phi_fu_122_p20 <= this_num_0_write_assign_reg_119;
        end if; 
    end process;


    ap_phi_mux_this_num_1_write_assign_phi_fu_147_p20_assign_proc : process(add22_i1_reg_995, agg_result_1_1_0_reg_110, ap_CS_fsm_state20, this_num_1_write_assign_reg_144, ap_condition_290, ap_condition_299)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
            if ((ap_const_boolean_1 = ap_condition_299)) then 
                ap_phi_mux_this_num_1_write_assign_phi_fu_147_p20 <= agg_result_1_1_0_reg_110;
            elsif ((ap_const_boolean_1 = ap_condition_290)) then 
                ap_phi_mux_this_num_1_write_assign_phi_fu_147_p20 <= add22_i1_reg_995;
            else 
                ap_phi_mux_this_num_1_write_assign_phi_fu_147_p20 <= this_num_1_write_assign_reg_144;
            end if;
        else 
            ap_phi_mux_this_num_1_write_assign_phi_fu_147_p20 <= this_num_1_write_assign_reg_144;
        end if; 
    end process;


    ap_phi_mux_this_num_2_write_assign_phi_fu_174_p20_assign_proc : process(grp_fu_232_p2, ap_CS_fsm_state20, this_num_2_write_assign_reg_170, select_ln48_3_fu_765_p3, ap_condition_290, ap_condition_299)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
            if ((ap_const_boolean_1 = ap_condition_299)) then 
                ap_phi_mux_this_num_2_write_assign_phi_fu_174_p20 <= grp_fu_232_p2;
            elsif ((ap_const_boolean_1 = ap_condition_290)) then 
                ap_phi_mux_this_num_2_write_assign_phi_fu_174_p20 <= select_ln48_3_fu_765_p3;
            else 
                ap_phi_mux_this_num_2_write_assign_phi_fu_174_p20 <= this_num_2_write_assign_reg_170;
            end if;
        else 
            ap_phi_mux_this_num_2_write_assign_phi_fu_174_p20 <= this_num_2_write_assign_reg_170;
        end if; 
    end process;


    ap_phi_mux_this_p_write_assign_phi_fu_200_p20_assign_proc : process(b_p_read, ap_CS_fsm_state20, this_p_write_assign_reg_197, select_ln48_4_fu_773_p3, ap_condition_290, ap_condition_299)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
            if ((ap_const_boolean_1 = ap_condition_299)) then 
                ap_phi_mux_this_p_write_assign_phi_fu_200_p20 <= b_p_read;
            elsif ((ap_const_boolean_1 = ap_condition_290)) then 
                ap_phi_mux_this_p_write_assign_phi_fu_200_p20 <= select_ln48_4_fu_773_p3;
            else 
                ap_phi_mux_this_p_write_assign_phi_fu_200_p20 <= this_p_write_assign_reg_197;
            end if;
        else 
            ap_phi_mux_this_p_write_assign_phi_fu_200_p20 <= this_p_write_assign_reg_197;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_0_assign_proc : process(ap_CS_fsm_state20, ap_phi_mux_this_p_write_assign_phi_fu_200_p20, ap_return_0_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            ap_return_0 <= ap_phi_mux_this_p_write_assign_phi_fu_200_p20;
        else 
            ap_return_0 <= ap_return_0_preg;
        end if; 
    end process;


    ap_return_1_assign_proc : process(ap_phi_mux_this_num_0_write_assign_phi_fu_122_p20, ap_CS_fsm_state20, ap_return_1_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            ap_return_1 <= ap_phi_mux_this_num_0_write_assign_phi_fu_122_p20;
        else 
            ap_return_1 <= ap_return_1_preg;
        end if; 
    end process;


    ap_return_2_assign_proc : process(ap_CS_fsm_state20, ap_phi_mux_this_num_1_write_assign_phi_fu_147_p20, ap_return_2_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            ap_return_2 <= ap_phi_mux_this_num_1_write_assign_phi_fu_147_p20;
        else 
            ap_return_2 <= ap_return_2_preg;
        end if; 
    end process;


    ap_return_3_assign_proc : process(ap_CS_fsm_state20, ap_phi_mux_this_num_2_write_assign_phi_fu_174_p20, ap_return_3_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            ap_return_3 <= ap_phi_mux_this_num_2_write_assign_phi_fu_174_p20;
        else 
            ap_return_3 <= ap_return_3_preg;
        end if; 
    end process;

    bitcast_ln27_2_fu_436_p1 <= p_read8;
    bitcast_ln27_fu_295_p1 <= grp_fu_257_p4;
    bitcast_ln32_6_fu_389_p1 <= grp_fu_276_p4;
    bitcast_ln32_7_fu_477_p1 <= p_read9;
    bitcast_ln32_8_fu_535_p1 <= p_read10;
    bitcast_ln32_fu_342_p1 <= grp_fu_267_p4;
    bitcast_ln37_fu_625_p1 <= add17_i1_reg_987;
    bitcast_ln40_fu_666_p1 <= add22_i1_reg_995;
    bitcast_ln48_fu_712_p1 <= add27_i1_reg_1004;
    bitcast_ln61_1_fu_615_p1 <= grp_fu_276_p4;
    bitcast_ln61_fu_611_p1 <= grp_fu_267_p4;
    bitcast_ln66_fu_806_p1 <= grp_fu_267_p4;
    bitcast_ln74_fu_606_p1 <= grp_fu_257_p4;
    bitcast_ln91_1_fu_826_p1 <= grp_fu_267_p4;
    bitcast_ln91_2_fu_830_p1 <= grp_fu_276_p4;
    bitcast_ln91_fu_822_p1 <= grp_fu_257_p4;
    bitcast_ln97_1_fu_814_p1 <= grp_fu_267_p4;
    bitcast_ln97_2_fu_818_p1 <= grp_fu_276_p4;
    bitcast_ln97_fu_810_p1 <= grp_fu_257_p4;
    c_p_4_fu_753_p2 <= std_logic_vector(unsigned(c_p_reg_886) + unsigned(ap_const_lv32_FFFFFFFE));
    c_p_5_fu_707_p2 <= std_logic_vector(unsigned(c_p_reg_886) + unsigned(ap_const_lv32_FFFFFFFF));
    c_p_fu_285_p1 <= p_read14(32 - 1 downto 0);
    diff_p_fu_582_p2 <= std_logic_vector(unsigned(c_p_reg_886) - unsigned(b_p_read));

    grp_fu_232_p0_assign_proc : process(and_ln90_fu_576_p2, ap_CS_fsm_state5, diff_p_fu_582_p2, icmp_ln96_fu_586_p2, icmp_ln99_fu_592_p2, tmp_1_fu_598_p3, bitcast_ln74_fu_606_p1, bitcast_ln61_reg_957, bitcast_ln61_1_reg_963, icmp_ln63_fu_619_p2, bitcast_ln66_pn_reg_222, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            grp_fu_232_p0 <= bitcast_ln66_pn_reg_222;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_232_p0 <= bitcast_ln61_reg_957;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_232_p0 <= bitcast_ln61_1_reg_963;
        elsif ((((icmp_ln63_fu_619_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5) and (tmp_1_fu_598_p3 = ap_const_lv1_1) and (icmp_ln99_fu_592_p2 = ap_const_lv1_0) and (icmp_ln96_fu_586_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln90_fu_576_p2)) or (not((diff_p_fu_582_p2 = ap_const_lv32_2)) and not((diff_p_fu_582_p2 = ap_const_lv32_1)) and (ap_const_logic_1 = ap_CS_fsm_state5) and (tmp_1_fu_598_p3 = ap_const_lv1_0) and (icmp_ln99_fu_592_p2 = ap_const_lv1_0) and (icmp_ln96_fu_586_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln90_fu_576_p2)))) then 
            grp_fu_232_p0 <= bitcast_ln74_fu_606_p1;
        else 
            grp_fu_232_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_232_p1_assign_proc : process(p_read8, p_read9, p_read10, and_ln90_fu_576_p2, ap_CS_fsm_state5, diff_p_fu_582_p2, icmp_ln96_fu_586_p2, icmp_ln99_fu_592_p2, tmp_1_fu_598_p3, icmp_ln63_fu_619_p2, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state24)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_232_p1 <= p_read10;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) or ((icmp_ln63_fu_619_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5) and (tmp_1_fu_598_p3 = ap_const_lv1_1) and (icmp_ln99_fu_592_p2 = ap_const_lv1_0) and (icmp_ln96_fu_586_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln90_fu_576_p2)))) then 
            grp_fu_232_p1 <= p_read9;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6) or (not((diff_p_fu_582_p2 = ap_const_lv32_2)) and not((diff_p_fu_582_p2 = ap_const_lv32_1)) and (ap_const_logic_1 = ap_CS_fsm_state5) and (tmp_1_fu_598_p3 = ap_const_lv1_0) and (icmp_ln99_fu_592_p2 = ap_const_lv1_0) and (icmp_ln96_fu_586_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln90_fu_576_p2)))) then 
            grp_fu_232_p1 <= p_read8;
        else 
            grp_fu_232_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_242_p0_assign_proc : process(ap_CS_fsm_state1, p_read8, bitcast_ln27_fu_295_p1, ap_CS_fsm_state2, bitcast_ln32_fu_342_p1, ap_CS_fsm_state3, bitcast_ln32_6_fu_389_p1, ap_CS_fsm_state4, add17_i1_reg_987, add22_i1_reg_995, ap_CS_fsm_state17, add27_i1_reg_1004, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_fu_242_p0 <= add27_i1_reg_1004;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fu_242_p0 <= add22_i1_reg_995;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_242_p0 <= add17_i1_reg_987;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_242_p0 <= p_read8;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_242_p0 <= bitcast_ln32_6_fu_389_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_242_p0 <= bitcast_ln32_fu_342_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            grp_fu_242_p0 <= bitcast_ln27_fu_295_p1;
        else 
            grp_fu_242_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_257_p4 <= p_read14(63 downto 32);
    grp_fu_267_p4 <= p_read14(95 downto 64);
    grp_fu_276_p4 <= p_read14(127 downto 96);
    icmp_ln27_10_fu_318_p2 <= "0" when (tmp_fu_300_p4 = ap_const_lv8_FF) else "1";
    icmp_ln27_11_fu_324_p2 <= "1" when (trunc_ln27_1_fu_309_p4 = ap_const_lv23_0) else "0";
    icmp_ln27_12_fu_453_p2 <= "0" when (tmp_34_fu_439_p4 = ap_const_lv8_FF) else "1";
    icmp_ln27_13_fu_459_p2 <= "1" when (trunc_ln27_2_fu_449_p1 = ap_const_lv23_0) else "0";
    icmp_ln27_14_fu_524_p2 <= "1" when (b_p_read = ap_const_lv32_0) else "0";
    icmp_ln27_fu_289_p2 <= "1" when (c_p_fu_285_p1 = ap_const_lv32_0) else "0";
    icmp_ln32_14_fu_371_p2 <= "1" when (trunc_ln32_s_fu_356_p4 = ap_const_lv23_0) else "0";
    icmp_ln32_15_fu_412_p2 <= "0" when (tmp_32_fu_394_p4 = ap_const_lv8_FF) else "1";
    icmp_ln32_16_fu_418_p2 <= "1" when (trunc_ln32_4_fu_403_p4 = ap_const_lv23_0) else "0";
    icmp_ln32_17_fu_494_p2 <= "0" when (tmp_36_fu_480_p4 = ap_const_lv8_FF) else "1";
    icmp_ln32_18_fu_500_p2 <= "1" when (trunc_ln32_fu_490_p1 = ap_const_lv23_0) else "0";
    icmp_ln32_19_fu_552_p2 <= "0" when (tmp_38_fu_538_p4 = ap_const_lv8_FF) else "1";
    icmp_ln32_20_fu_558_p2 <= "1" when (trunc_ln32_1_fu_548_p1 = ap_const_lv23_0) else "0";
    icmp_ln32_fu_365_p2 <= "0" when (tmp_30_fu_347_p4 = ap_const_lv8_FF) else "1";
    icmp_ln37_2_fu_648_p2 <= "1" when (trunc_ln37_fu_638_p1 = ap_const_lv23_0) else "0";
    icmp_ln37_fu_642_p2 <= "0" when (tmp_40_fu_628_p4 = ap_const_lv8_FF) else "1";
    icmp_ln40_2_fu_689_p2 <= "1" when (trunc_ln40_fu_679_p1 = ap_const_lv23_0) else "0";
    icmp_ln40_fu_683_p2 <= "0" when (tmp_42_fu_669_p4 = ap_const_lv8_FF) else "1";
    icmp_ln48_2_fu_735_p2 <= "1" when (trunc_ln48_fu_725_p1 = ap_const_lv23_0) else "0";
    icmp_ln48_fu_729_p2 <= "0" when (tmp_44_fu_715_p4 = ap_const_lv8_FF) else "1";
    icmp_ln63_fu_619_p2 <= "1" when (diff_p_fu_582_p2 = ap_const_lv32_FFFFFFFE) else "0";
    icmp_ln96_fu_586_p2 <= "1" when (signed(diff_p_fu_582_p2) > signed(ap_const_lv32_2)) else "0";
    icmp_ln99_fu_592_p2 <= "1" when (signed(diff_p_fu_582_p2) < signed(ap_const_lv32_FFFFFFFE)) else "0";
    or_ln27_3_fu_465_p2 <= (icmp_ln27_13_fu_459_p2 or icmp_ln27_12_fu_453_p2);
    or_ln27_fu_330_p2 <= (icmp_ln27_11_fu_324_p2 or icmp_ln27_10_fu_318_p2);
    or_ln32_7_fu_424_p2 <= (icmp_ln32_16_fu_418_p2 or icmp_ln32_15_fu_412_p2);
    or_ln32_8_fu_506_p2 <= (icmp_ln32_18_fu_500_p2 or icmp_ln32_17_fu_494_p2);
    or_ln32_9_fu_564_p2 <= (icmp_ln32_20_fu_558_p2 or icmp_ln32_19_fu_552_p2);
    or_ln32_fu_377_p2 <= (icmp_ln32_fu_365_p2 or icmp_ln32_14_fu_371_p2);
    or_ln37_fu_654_p2 <= (icmp_ln37_fu_642_p2 or icmp_ln37_2_fu_648_p2);
    or_ln40_fu_695_p2 <= (icmp_ln40_fu_683_p2 or icmp_ln40_2_fu_689_p2);
    or_ln48_fu_741_p2 <= (icmp_ln48_fu_729_p2 or icmp_ln48_2_fu_735_p2);
    select_ln48_3_fu_765_p3 <= 
        add27_i1_reg_1004 when (and_ln48_fu_747_p2(0) = '1') else 
        ap_const_lv32_0;
    select_ln48_4_fu_773_p3 <= 
        ap_const_lv32_0 when (and_ln48_fu_747_p2(0) = '1') else 
        c_p_4_fu_753_p2;
    select_ln48_fu_758_p3 <= 
        add17_i1_reg_987 when (and_ln48_fu_747_p2(0) = '1') else 
        add27_i1_reg_1004;
    tmp_1_fu_598_p3 <= diff_p_fu_582_p2(31 downto 31);
    tmp_30_fu_347_p4 <= p_read14(94 downto 87);
    tmp_32_fu_394_p4 <= p_read14(126 downto 119);
    tmp_34_fu_439_p4 <= bitcast_ln27_2_fu_436_p1(30 downto 23);
    tmp_36_fu_480_p4 <= bitcast_ln32_7_fu_477_p1(30 downto 23);
    tmp_38_fu_538_p4 <= bitcast_ln32_8_fu_535_p1(30 downto 23);
    tmp_40_fu_628_p4 <= bitcast_ln37_fu_625_p1(30 downto 23);
    tmp_42_fu_669_p4 <= bitcast_ln40_fu_666_p1(30 downto 23);
    tmp_44_fu_715_p4 <= bitcast_ln48_fu_712_p1(30 downto 23);
    tmp_fu_300_p4 <= p_read14(62 downto 55);
    trunc_ln27_1_fu_309_p4 <= p_read14(54 downto 32);
    trunc_ln27_2_fu_449_p1 <= bitcast_ln27_2_fu_436_p1(23 - 1 downto 0);
    trunc_ln32_1_fu_548_p1 <= bitcast_ln32_8_fu_535_p1(23 - 1 downto 0);
    trunc_ln32_4_fu_403_p4 <= p_read14(118 downto 96);
    trunc_ln32_fu_490_p1 <= bitcast_ln32_7_fu_477_p1(23 - 1 downto 0);
    trunc_ln32_s_fu_356_p4 <= p_read14(86 downto 64);
    trunc_ln37_fu_638_p1 <= bitcast_ln37_fu_625_p1(23 - 1 downto 0);
    trunc_ln40_fu_679_p1 <= bitcast_ln40_fu_666_p1(23 - 1 downto 0);
    trunc_ln48_fu_725_p1 <= bitcast_ln48_fu_712_p1(23 - 1 downto 0);
end behav;
