

================================================================
== Vitis HLS Report for 'keccak_top_Pipeline_ABSORB_BLOCK'
================================================================
* Date:           Mon Dec 22 22:18:16 2025

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        example
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.847 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+-------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |      Pipeline     |
    |   min   |   max   |    min    |    max   | min | max |        Type       |
    +---------+---------+-----------+----------+-----+-----+-------------------+
    |        2|       34|  10.000 ns|  0.170 us|    0|    0|  loop pipeline stp|
    +---------+---------+-----------+----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- ABSORB_BLOCK  |        0|       32|         2|          1|          1|  0 ~ 32|       yes|
        +----------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     100|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|     125|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     279|    -|
|Register         |        -|     -|      15|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      15|     504|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+----+---+-----+-----+
    |         Instance         |         Module        | BRAM_18K| DSP| FF| LUT | URAM|
    +--------------------------+-----------------------+---------+----+---+-----+-----+
    |sparsemux_51_5_64_1_1_U1  |sparsemux_51_5_64_1_1  |        0|   0|  0|  125|    0|
    +--------------------------+-----------------------+---------+----+---+-----+-----+
    |Total                     |                       |        0|   0|  0|  125|    0|
    +--------------------------+-----------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |add_ln300_fu_565_p2                    |         +|   0|  0|  13|           6|           1|
    |ap_block_pp0_stage0_01001_grp1         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1_grp1  |       and|   0|  0|   2|           1|           1|
    |tmp_1_nbreadreq_fu_188_p6              |       and|   0|  0|   2|           1|           0|
    |icmp_ln300_fu_559_p2                   |      icmp|   0|  0|  13|           6|           6|
    |message_done_2_fu_782_p2               |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    |state_25_fu_695_p2                     |       xor|   0|  0|  64|          64|          64|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0| 100|          81|          76|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2      |   9|          2|    6|         12|
    |i_fu_168                  |   9|          2|    6|         12|
    |input_stream_TDATA_blk_n  |   9|          2|    1|          2|
    |message_done_1_fu_172     |   9|          2|    1|          2|
    |state_10_o                |   9|          2|   64|        128|
    |state_11_o                |   9|          2|   64|        128|
    |state_12_o                |   9|          2|   64|        128|
    |state_13_o                |   9|          2|   64|        128|
    |state_14_o                |   9|          2|   64|        128|
    |state_15_o                |   9|          2|   64|        128|
    |state_16_o                |   9|          2|   64|        128|
    |state_17_o                |   9|          2|   64|        128|
    |state_18_o                |   9|          2|   64|        128|
    |state_19_o                |   9|          2|   64|        128|
    |state_1_o                 |   9|          2|   64|        128|
    |state_20_o                |   9|          2|   64|        128|
    |state_21_o                |   9|          2|   64|        128|
    |state_22_o                |   9|          2|   64|        128|
    |state_23_o                |   9|          2|   64|        128|
    |state_24_o                |   9|          2|   64|        128|
    |state_2_o                 |   9|          2|   64|        128|
    |state_3_o                 |   9|          2|   64|        128|
    |state_4_o                 |   9|          2|   64|        128|
    |state_5_o                 |   9|          2|   64|        128|
    |state_6_o                 |   9|          2|   64|        128|
    |state_7_o                 |   9|          2|   64|        128|
    |state_8_o                 |   9|          2|   64|        128|
    |state_9_o                 |   9|          2|   64|        128|
    |state_o                   |   9|          2|   64|        128|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 279|         62| 1616|       3232|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_168                 |  6|   0|    6|          0|
    |message_done_1_fu_172    |  1|   0|    1|          0|
    |trunc_ln300_reg_815      |  5|   0|    5|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 15|   0|   15|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+---------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  keccak_top_Pipeline_ABSORB_BLOCK|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  keccak_top_Pipeline_ABSORB_BLOCK|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  keccak_top_Pipeline_ABSORB_BLOCK|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  keccak_top_Pipeline_ABSORB_BLOCK|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  keccak_top_Pipeline_ABSORB_BLOCK|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  keccak_top_Pipeline_ABSORB_BLOCK|  return value|
|input_stream_TVALID        |   in|    1|        axis|             input_stream_V_data_V|       pointer|
|input_stream_TDATA         |   in|   64|        axis|             input_stream_V_data_V|       pointer|
|message_done               |   in|    1|     ap_none|                      message_done|        scalar|
|trunc_ln1                  |   in|    6|     ap_none|                         trunc_ln1|        scalar|
|state_24_i                 |   in|   64|     ap_ovld|                          state_24|       pointer|
|state_24_o                 |  out|   64|     ap_ovld|                          state_24|       pointer|
|state_24_o_ap_vld          |  out|    1|     ap_ovld|                          state_24|       pointer|
|state_23_i                 |   in|   64|     ap_ovld|                          state_23|       pointer|
|state_23_o                 |  out|   64|     ap_ovld|                          state_23|       pointer|
|state_23_o_ap_vld          |  out|    1|     ap_ovld|                          state_23|       pointer|
|state_22_i                 |   in|   64|     ap_ovld|                          state_22|       pointer|
|state_22_o                 |  out|   64|     ap_ovld|                          state_22|       pointer|
|state_22_o_ap_vld          |  out|    1|     ap_ovld|                          state_22|       pointer|
|state_21_i                 |   in|   64|     ap_ovld|                          state_21|       pointer|
|state_21_o                 |  out|   64|     ap_ovld|                          state_21|       pointer|
|state_21_o_ap_vld          |  out|    1|     ap_ovld|                          state_21|       pointer|
|state_20_i                 |   in|   64|     ap_ovld|                          state_20|       pointer|
|state_20_o                 |  out|   64|     ap_ovld|                          state_20|       pointer|
|state_20_o_ap_vld          |  out|    1|     ap_ovld|                          state_20|       pointer|
|state_19_i                 |   in|   64|     ap_ovld|                          state_19|       pointer|
|state_19_o                 |  out|   64|     ap_ovld|                          state_19|       pointer|
|state_19_o_ap_vld          |  out|    1|     ap_ovld|                          state_19|       pointer|
|state_18_i                 |   in|   64|     ap_ovld|                          state_18|       pointer|
|state_18_o                 |  out|   64|     ap_ovld|                          state_18|       pointer|
|state_18_o_ap_vld          |  out|    1|     ap_ovld|                          state_18|       pointer|
|state_17_i                 |   in|   64|     ap_ovld|                          state_17|       pointer|
|state_17_o                 |  out|   64|     ap_ovld|                          state_17|       pointer|
|state_17_o_ap_vld          |  out|    1|     ap_ovld|                          state_17|       pointer|
|state_16_i                 |   in|   64|     ap_ovld|                          state_16|       pointer|
|state_16_o                 |  out|   64|     ap_ovld|                          state_16|       pointer|
|state_16_o_ap_vld          |  out|    1|     ap_ovld|                          state_16|       pointer|
|state_15_i                 |   in|   64|     ap_ovld|                          state_15|       pointer|
|state_15_o                 |  out|   64|     ap_ovld|                          state_15|       pointer|
|state_15_o_ap_vld          |  out|    1|     ap_ovld|                          state_15|       pointer|
|state_14_i                 |   in|   64|     ap_ovld|                          state_14|       pointer|
|state_14_o                 |  out|   64|     ap_ovld|                          state_14|       pointer|
|state_14_o_ap_vld          |  out|    1|     ap_ovld|                          state_14|       pointer|
|state_13_i                 |   in|   64|     ap_ovld|                          state_13|       pointer|
|state_13_o                 |  out|   64|     ap_ovld|                          state_13|       pointer|
|state_13_o_ap_vld          |  out|    1|     ap_ovld|                          state_13|       pointer|
|state_12_i                 |   in|   64|     ap_ovld|                          state_12|       pointer|
|state_12_o                 |  out|   64|     ap_ovld|                          state_12|       pointer|
|state_12_o_ap_vld          |  out|    1|     ap_ovld|                          state_12|       pointer|
|state_11_i                 |   in|   64|     ap_ovld|                          state_11|       pointer|
|state_11_o                 |  out|   64|     ap_ovld|                          state_11|       pointer|
|state_11_o_ap_vld          |  out|    1|     ap_ovld|                          state_11|       pointer|
|state_10_i                 |   in|   64|     ap_ovld|                          state_10|       pointer|
|state_10_o                 |  out|   64|     ap_ovld|                          state_10|       pointer|
|state_10_o_ap_vld          |  out|    1|     ap_ovld|                          state_10|       pointer|
|state_9_i                  |   in|   64|     ap_ovld|                           state_9|       pointer|
|state_9_o                  |  out|   64|     ap_ovld|                           state_9|       pointer|
|state_9_o_ap_vld           |  out|    1|     ap_ovld|                           state_9|       pointer|
|state_8_i                  |   in|   64|     ap_ovld|                           state_8|       pointer|
|state_8_o                  |  out|   64|     ap_ovld|                           state_8|       pointer|
|state_8_o_ap_vld           |  out|    1|     ap_ovld|                           state_8|       pointer|
|state_7_i                  |   in|   64|     ap_ovld|                           state_7|       pointer|
|state_7_o                  |  out|   64|     ap_ovld|                           state_7|       pointer|
|state_7_o_ap_vld           |  out|    1|     ap_ovld|                           state_7|       pointer|
|state_6_i                  |   in|   64|     ap_ovld|                           state_6|       pointer|
|state_6_o                  |  out|   64|     ap_ovld|                           state_6|       pointer|
|state_6_o_ap_vld           |  out|    1|     ap_ovld|                           state_6|       pointer|
|state_5_i                  |   in|   64|     ap_ovld|                           state_5|       pointer|
|state_5_o                  |  out|   64|     ap_ovld|                           state_5|       pointer|
|state_5_o_ap_vld           |  out|    1|     ap_ovld|                           state_5|       pointer|
|state_4_i                  |   in|   64|     ap_ovld|                           state_4|       pointer|
|state_4_o                  |  out|   64|     ap_ovld|                           state_4|       pointer|
|state_4_o_ap_vld           |  out|    1|     ap_ovld|                           state_4|       pointer|
|state_3_i                  |   in|   64|     ap_ovld|                           state_3|       pointer|
|state_3_o                  |  out|   64|     ap_ovld|                           state_3|       pointer|
|state_3_o_ap_vld           |  out|    1|     ap_ovld|                           state_3|       pointer|
|state_2_i                  |   in|   64|     ap_ovld|                           state_2|       pointer|
|state_2_o                  |  out|   64|     ap_ovld|                           state_2|       pointer|
|state_2_o_ap_vld           |  out|    1|     ap_ovld|                           state_2|       pointer|
|state_1_i                  |   in|   64|     ap_ovld|                           state_1|       pointer|
|state_1_o                  |  out|   64|     ap_ovld|                           state_1|       pointer|
|state_1_o_ap_vld           |  out|    1|     ap_ovld|                           state_1|       pointer|
|state_i                    |   in|   64|     ap_ovld|                             state|       pointer|
|state_o                    |  out|   64|     ap_ovld|                             state|       pointer|
|state_o_ap_vld             |  out|    1|     ap_ovld|                             state|       pointer|
|input_stream_TREADY        |  out|    1|        axis|             input_stream_V_last_V|       pointer|
|input_stream_TLAST         |   in|    1|        axis|             input_stream_V_last_V|       pointer|
|input_stream_TKEEP         |   in|    8|        axis|             input_stream_V_keep_V|       pointer|
|input_stream_TSTRB         |   in|    8|        axis|             input_stream_V_strb_V|       pointer|
|message_done_1_out         |  out|    1|      ap_vld|                message_done_1_out|       pointer|
|message_done_1_out_ap_vld  |  out|    1|      ap_vld|                message_done_1_out|       pointer|
+---------------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.63>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [keccak.cpp:300]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%message_done_1 = alloca i32 1" [keccak.cpp:288]   --->   Operation 6 'alloca' 'message_done_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %input_stream_V_data_V, i8 %input_stream_V_keep_V, i8 %input_stream_V_strb_V, i1 0, i1 %input_stream_V_last_V, i1 0, i1 0, void @empty_10"   --->   Operation 7 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %input_stream_V_last_V, i8 %input_stream_V_strb_V, i8 %input_stream_V_keep_V, i64 %input_stream_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %trunc_ln1"   --->   Operation 9 'read' 'trunc_ln1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%message_done_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %message_done"   --->   Operation 10 'read' 'message_done_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln288 = store i1 %message_done_read, i1 %message_done_1" [keccak.cpp:288]   --->   Operation 11 'store' 'store_ln288' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln300 = store i6 0, i6 %i" [keccak.cpp:300]   --->   Operation 12 'store' 'store_ln300' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln300 = br void %for.body16" [keccak.cpp:300]   --->   Operation 13 'br' 'br_ln300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_2 = load i6 %i" [keccak.cpp:300]   --->   Operation 14 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.78ns)   --->   "%icmp_ln300 = icmp_eq  i6 %i_2, i6 %trunc_ln1_read" [keccak.cpp:300]   --->   Operation 15 'icmp' 'icmp_ln300' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 32, i64 0"   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.78ns)   --->   "%add_ln300 = add i6 %i_2, i6 1" [keccak.cpp:300]   --->   Operation 17 'add' 'add_ln300' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln300 = br i1 %icmp_ln300, void %for.body16.split, void %for.end29.exitStub" [keccak.cpp:300]   --->   Operation 18 'br' 'br_ln300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln300 = trunc i6 %i_2" [keccak.cpp:300]   --->   Operation 19 'trunc' 'trunc_ln300' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln300 = store i6 %add_ln300, i6 %i" [keccak.cpp:300]   --->   Operation 20 'store' 'store_ln300' <Predicate = (!icmp_ln300)> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln300 = br void %for.body16" [keccak.cpp:300]   --->   Operation 21 'br' 'br_ln300' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%message_done_1_load_1 = load i1 %message_done_1"   --->   Operation 111 'load' 'message_done_1_load_1' <Predicate = (icmp_ln300)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %message_done_1_out, i1 %message_done_1_load_1"   --->   Operation 112 'write' 'write_ln0' <Predicate = (icmp_ln300)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 113 'ret' 'ret_ln0' <Predicate = (icmp_ln300)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.84>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln301 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, i32 4294967295, void @empty_1" [keccak.cpp:301]   --->   Operation 22 'specpipeline' 'specpipeline_ln301' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln300 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [keccak.cpp:300]   --->   Operation 23 'specloopname' 'specloopname_ln300' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] ( I:0.59ns O:0.59ns )   --->   "%tmp_1 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i64P0A.i8P0A.i8P0A.i1P0A, i64 %input_stream_V_data_V, i8 %input_stream_V_keep_V, i8 %input_stream_V_strb_V, i1 %input_stream_V_last_V, i32 1" [keccak.cpp:302]   --->   Operation 24 'nbreadreq' 'tmp_1' <Predicate = true> <Delay = 0.59> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.73> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln302 = br i1 %tmp_1, void %for.inc27, void %if.then" [keccak.cpp:302]   --->   Operation 25 'br' 'br_ln302' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] ( I:0.07ns O:0.07ns )   --->   "%empty = read i81 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %input_stream_V_data_V, i8 %input_stream_V_keep_V, i8 %input_stream_V_strb_V, i1 %input_stream_V_last_V" [keccak.cpp:303]   --->   Operation 26 'read' 'empty' <Predicate = (tmp_1)> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.73> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node state_25)   --->   "%pkt_data = extractvalue i81 %empty" [keccak.cpp:303]   --->   Operation 27 'extractvalue' 'pkt_data' <Predicate = (tmp_1)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%pkt_last = extractvalue i81 %empty" [keccak.cpp:303]   --->   Operation 28 'extractvalue' 'pkt_last' <Predicate = (tmp_1)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%state_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %state" [keccak.cpp:304]   --->   Operation 29 'read' 'state_read' <Predicate = (tmp_1)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%state_1_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %state_1" [keccak.cpp:304]   --->   Operation 30 'read' 'state_1_read' <Predicate = (tmp_1)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%state_2_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %state_2" [keccak.cpp:304]   --->   Operation 31 'read' 'state_2_read' <Predicate = (tmp_1)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%state_3_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %state_3" [keccak.cpp:304]   --->   Operation 32 'read' 'state_3_read' <Predicate = (tmp_1)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%state_4_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %state_4" [keccak.cpp:304]   --->   Operation 33 'read' 'state_4_read' <Predicate = (tmp_1)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%state_5_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %state_5" [keccak.cpp:304]   --->   Operation 34 'read' 'state_5_read' <Predicate = (tmp_1)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%state_6_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %state_6" [keccak.cpp:304]   --->   Operation 35 'read' 'state_6_read' <Predicate = (tmp_1)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%state_7_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %state_7" [keccak.cpp:304]   --->   Operation 36 'read' 'state_7_read' <Predicate = (tmp_1)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%state_8_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %state_8" [keccak.cpp:304]   --->   Operation 37 'read' 'state_8_read' <Predicate = (tmp_1)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%state_9_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %state_9" [keccak.cpp:304]   --->   Operation 38 'read' 'state_9_read' <Predicate = (tmp_1)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%state_10_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %state_10" [keccak.cpp:304]   --->   Operation 39 'read' 'state_10_read' <Predicate = (tmp_1)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%state_11_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %state_11" [keccak.cpp:304]   --->   Operation 40 'read' 'state_11_read' <Predicate = (tmp_1)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%state_12_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %state_12" [keccak.cpp:304]   --->   Operation 41 'read' 'state_12_read' <Predicate = (tmp_1)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%state_13_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %state_13" [keccak.cpp:304]   --->   Operation 42 'read' 'state_13_read' <Predicate = (tmp_1)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%state_14_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %state_14" [keccak.cpp:304]   --->   Operation 43 'read' 'state_14_read' <Predicate = (tmp_1)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%state_15_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %state_15" [keccak.cpp:304]   --->   Operation 44 'read' 'state_15_read' <Predicate = (tmp_1)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%state_16_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %state_16" [keccak.cpp:304]   --->   Operation 45 'read' 'state_16_read' <Predicate = (tmp_1)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%state_17_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %state_17" [keccak.cpp:304]   --->   Operation 46 'read' 'state_17_read' <Predicate = (tmp_1)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%state_18_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %state_18" [keccak.cpp:304]   --->   Operation 47 'read' 'state_18_read' <Predicate = (tmp_1)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%state_19_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %state_19" [keccak.cpp:304]   --->   Operation 48 'read' 'state_19_read' <Predicate = (tmp_1)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%state_20_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %state_20" [keccak.cpp:304]   --->   Operation 49 'read' 'state_20_read' <Predicate = (tmp_1)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%state_21_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %state_21" [keccak.cpp:304]   --->   Operation 50 'read' 'state_21_read' <Predicate = (tmp_1)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%state_22_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %state_22" [keccak.cpp:304]   --->   Operation 51 'read' 'state_22_read' <Predicate = (tmp_1)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%state_23_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %state_23" [keccak.cpp:304]   --->   Operation 52 'read' 'state_23_read' <Predicate = (tmp_1)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%state_24_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %state_24" [keccak.cpp:304]   --->   Operation 53 'read' 'state_24_read' <Predicate = (tmp_1)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.87ns)   --->   "%tmp_2 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.25i64.i64.i5, i5 0, i64 %state_read, i5 1, i64 %state_1_read, i5 2, i64 %state_2_read, i5 3, i64 %state_3_read, i5 4, i64 %state_4_read, i5 5, i64 %state_5_read, i5 6, i64 %state_6_read, i5 7, i64 %state_7_read, i5 8, i64 %state_8_read, i5 9, i64 %state_9_read, i5 10, i64 %state_10_read, i5 11, i64 %state_11_read, i5 12, i64 %state_12_read, i5 13, i64 %state_13_read, i5 14, i64 %state_14_read, i5 15, i64 %state_15_read, i5 16, i64 %state_16_read, i5 17, i64 %state_17_read, i5 18, i64 %state_18_read, i5 19, i64 %state_19_read, i5 20, i64 %state_20_read, i5 21, i64 %state_21_read, i5 22, i64 %state_22_read, i5 23, i64 %state_23_read, i5 24, i64 %state_24_read, i64 0, i5 %trunc_ln300" [keccak.cpp:304]   --->   Operation 54 'sparsemux' 'tmp_2' <Predicate = (tmp_1)> <Delay = 0.87> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.37ns) (out node of the LUT)   --->   "%state_25 = xor i64 %pkt_data, i64 %tmp_2" [keccak.cpp:304]   --->   Operation 55 'xor' 'state_25' <Predicate = (tmp_1)> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.78ns)   --->   "%switch_ln304 = switch i5 %trunc_ln300, void %V22.i127.exit, i5 0, void %V22.i127.case.0, i5 1, void %V22.i127.case.1, i5 2, void %V22.i127.case.2, i5 3, void %V22.i127.case.3, i5 4, void %V22.i127.case.4, i5 5, void %V22.i127.case.5, i5 6, void %V22.i127.case.6, i5 7, void %V22.i127.case.7, i5 8, void %V22.i127.case.8, i5 9, void %V22.i127.case.9, i5 10, void %V22.i127.case.10, i5 11, void %V22.i127.case.11, i5 12, void %V22.i127.case.12, i5 13, void %V22.i127.case.13, i5 14, void %V22.i127.case.14, i5 15, void %V22.i127.case.15, i5 16, void %V22.i127.case.16, i5 17, void %V22.i127.case.17, i5 18, void %V22.i127.case.18, i5 19, void %V22.i127.case.19, i5 20, void %V22.i127.case.20, i5 21, void %V22.i127.case.21, i5 22, void %V22.i127.case.22, i5 23, void %V22.i127.case.23, i5 24, void %V22.i127.case.24" [keccak.cpp:304]   --->   Operation 56 'switch' 'switch_ln304' <Predicate = (tmp_1)> <Delay = 0.78>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %state_24, i64 %state_25" [keccak.cpp:304]   --->   Operation 57 'write' 'write_ln304' <Predicate = (tmp_1 & trunc_ln300 == 24)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln304 = br void %V22.i127.exit" [keccak.cpp:304]   --->   Operation 58 'br' 'br_ln304' <Predicate = (tmp_1 & trunc_ln300 == 24)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %state_23, i64 %state_25" [keccak.cpp:304]   --->   Operation 59 'write' 'write_ln304' <Predicate = (tmp_1 & trunc_ln300 == 23)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln304 = br void %V22.i127.exit" [keccak.cpp:304]   --->   Operation 60 'br' 'br_ln304' <Predicate = (tmp_1 & trunc_ln300 == 23)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %state_22, i64 %state_25" [keccak.cpp:304]   --->   Operation 61 'write' 'write_ln304' <Predicate = (tmp_1 & trunc_ln300 == 22)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln304 = br void %V22.i127.exit" [keccak.cpp:304]   --->   Operation 62 'br' 'br_ln304' <Predicate = (tmp_1 & trunc_ln300 == 22)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %state_21, i64 %state_25" [keccak.cpp:304]   --->   Operation 63 'write' 'write_ln304' <Predicate = (tmp_1 & trunc_ln300 == 21)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln304 = br void %V22.i127.exit" [keccak.cpp:304]   --->   Operation 64 'br' 'br_ln304' <Predicate = (tmp_1 & trunc_ln300 == 21)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %state_20, i64 %state_25" [keccak.cpp:304]   --->   Operation 65 'write' 'write_ln304' <Predicate = (tmp_1 & trunc_ln300 == 20)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln304 = br void %V22.i127.exit" [keccak.cpp:304]   --->   Operation 66 'br' 'br_ln304' <Predicate = (tmp_1 & trunc_ln300 == 20)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %state_19, i64 %state_25" [keccak.cpp:304]   --->   Operation 67 'write' 'write_ln304' <Predicate = (tmp_1 & trunc_ln300 == 19)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln304 = br void %V22.i127.exit" [keccak.cpp:304]   --->   Operation 68 'br' 'br_ln304' <Predicate = (tmp_1 & trunc_ln300 == 19)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %state_18, i64 %state_25" [keccak.cpp:304]   --->   Operation 69 'write' 'write_ln304' <Predicate = (tmp_1 & trunc_ln300 == 18)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln304 = br void %V22.i127.exit" [keccak.cpp:304]   --->   Operation 70 'br' 'br_ln304' <Predicate = (tmp_1 & trunc_ln300 == 18)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %state_17, i64 %state_25" [keccak.cpp:304]   --->   Operation 71 'write' 'write_ln304' <Predicate = (tmp_1 & trunc_ln300 == 17)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln304 = br void %V22.i127.exit" [keccak.cpp:304]   --->   Operation 72 'br' 'br_ln304' <Predicate = (tmp_1 & trunc_ln300 == 17)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %state_16, i64 %state_25" [keccak.cpp:304]   --->   Operation 73 'write' 'write_ln304' <Predicate = (tmp_1 & trunc_ln300 == 16)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln304 = br void %V22.i127.exit" [keccak.cpp:304]   --->   Operation 74 'br' 'br_ln304' <Predicate = (tmp_1 & trunc_ln300 == 16)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %state_15, i64 %state_25" [keccak.cpp:304]   --->   Operation 75 'write' 'write_ln304' <Predicate = (tmp_1 & trunc_ln300 == 15)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln304 = br void %V22.i127.exit" [keccak.cpp:304]   --->   Operation 76 'br' 'br_ln304' <Predicate = (tmp_1 & trunc_ln300 == 15)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %state_14, i64 %state_25" [keccak.cpp:304]   --->   Operation 77 'write' 'write_ln304' <Predicate = (tmp_1 & trunc_ln300 == 14)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln304 = br void %V22.i127.exit" [keccak.cpp:304]   --->   Operation 78 'br' 'br_ln304' <Predicate = (tmp_1 & trunc_ln300 == 14)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %state_13, i64 %state_25" [keccak.cpp:304]   --->   Operation 79 'write' 'write_ln304' <Predicate = (tmp_1 & trunc_ln300 == 13)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln304 = br void %V22.i127.exit" [keccak.cpp:304]   --->   Operation 80 'br' 'br_ln304' <Predicate = (tmp_1 & trunc_ln300 == 13)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %state_12, i64 %state_25" [keccak.cpp:304]   --->   Operation 81 'write' 'write_ln304' <Predicate = (tmp_1 & trunc_ln300 == 12)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln304 = br void %V22.i127.exit" [keccak.cpp:304]   --->   Operation 82 'br' 'br_ln304' <Predicate = (tmp_1 & trunc_ln300 == 12)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %state_11, i64 %state_25" [keccak.cpp:304]   --->   Operation 83 'write' 'write_ln304' <Predicate = (tmp_1 & trunc_ln300 == 11)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln304 = br void %V22.i127.exit" [keccak.cpp:304]   --->   Operation 84 'br' 'br_ln304' <Predicate = (tmp_1 & trunc_ln300 == 11)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %state_10, i64 %state_25" [keccak.cpp:304]   --->   Operation 85 'write' 'write_ln304' <Predicate = (tmp_1 & trunc_ln300 == 10)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln304 = br void %V22.i127.exit" [keccak.cpp:304]   --->   Operation 86 'br' 'br_ln304' <Predicate = (tmp_1 & trunc_ln300 == 10)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %state_9, i64 %state_25" [keccak.cpp:304]   --->   Operation 87 'write' 'write_ln304' <Predicate = (tmp_1 & trunc_ln300 == 9)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln304 = br void %V22.i127.exit" [keccak.cpp:304]   --->   Operation 88 'br' 'br_ln304' <Predicate = (tmp_1 & trunc_ln300 == 9)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %state_8, i64 %state_25" [keccak.cpp:304]   --->   Operation 89 'write' 'write_ln304' <Predicate = (tmp_1 & trunc_ln300 == 8)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln304 = br void %V22.i127.exit" [keccak.cpp:304]   --->   Operation 90 'br' 'br_ln304' <Predicate = (tmp_1 & trunc_ln300 == 8)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %state_7, i64 %state_25" [keccak.cpp:304]   --->   Operation 91 'write' 'write_ln304' <Predicate = (tmp_1 & trunc_ln300 == 7)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln304 = br void %V22.i127.exit" [keccak.cpp:304]   --->   Operation 92 'br' 'br_ln304' <Predicate = (tmp_1 & trunc_ln300 == 7)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %state_6, i64 %state_25" [keccak.cpp:304]   --->   Operation 93 'write' 'write_ln304' <Predicate = (tmp_1 & trunc_ln300 == 6)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln304 = br void %V22.i127.exit" [keccak.cpp:304]   --->   Operation 94 'br' 'br_ln304' <Predicate = (tmp_1 & trunc_ln300 == 6)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %state_5, i64 %state_25" [keccak.cpp:304]   --->   Operation 95 'write' 'write_ln304' <Predicate = (tmp_1 & trunc_ln300 == 5)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln304 = br void %V22.i127.exit" [keccak.cpp:304]   --->   Operation 96 'br' 'br_ln304' <Predicate = (tmp_1 & trunc_ln300 == 5)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %state_4, i64 %state_25" [keccak.cpp:304]   --->   Operation 97 'write' 'write_ln304' <Predicate = (tmp_1 & trunc_ln300 == 4)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln304 = br void %V22.i127.exit" [keccak.cpp:304]   --->   Operation 98 'br' 'br_ln304' <Predicate = (tmp_1 & trunc_ln300 == 4)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %state_3, i64 %state_25" [keccak.cpp:304]   --->   Operation 99 'write' 'write_ln304' <Predicate = (tmp_1 & trunc_ln300 == 3)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln304 = br void %V22.i127.exit" [keccak.cpp:304]   --->   Operation 100 'br' 'br_ln304' <Predicate = (tmp_1 & trunc_ln300 == 3)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %state_2, i64 %state_25" [keccak.cpp:304]   --->   Operation 101 'write' 'write_ln304' <Predicate = (tmp_1 & trunc_ln300 == 2)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln304 = br void %V22.i127.exit" [keccak.cpp:304]   --->   Operation 102 'br' 'br_ln304' <Predicate = (tmp_1 & trunc_ln300 == 2)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %state_1, i64 %state_25" [keccak.cpp:304]   --->   Operation 103 'write' 'write_ln304' <Predicate = (tmp_1 & trunc_ln300 == 1)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln304 = br void %V22.i127.exit" [keccak.cpp:304]   --->   Operation 104 'br' 'br_ln304' <Predicate = (tmp_1 & trunc_ln300 == 1)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %state, i64 %state_25" [keccak.cpp:304]   --->   Operation 105 'write' 'write_ln304' <Predicate = (tmp_1 & trunc_ln300 == 0)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln304 = br void %V22.i127.exit" [keccak.cpp:304]   --->   Operation 106 'br' 'br_ln304' <Predicate = (tmp_1 & trunc_ln300 == 0)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%message_done_1_load = load i1 %message_done_1" [keccak.cpp:306]   --->   Operation 107 'load' 'message_done_1_load' <Predicate = (tmp_1)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.28ns)   --->   "%message_done_2 = or i1 %pkt_last, i1 %message_done_1_load" [keccak.cpp:306]   --->   Operation 108 'or' 'message_done_2' <Predicate = (tmp_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.42ns)   --->   "%store_ln288 = store i1 %message_done_2, i1 %message_done_1" [keccak.cpp:288]   --->   Operation 109 'store' 'store_ln288' <Predicate = (tmp_1)> <Delay = 0.42>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln311 = br void %for.inc27" [keccak.cpp:311]   --->   Operation 110 'br' 'br_ln311' <Predicate = (tmp_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ message_done]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_24]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ state_23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ state_22]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ state_21]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ state_20]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ state_19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ state_18]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ state_17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ state_16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ state_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ state_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ state_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ state_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ state_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ state_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ state_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ state_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ state_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ state_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ state_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ state_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ state_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ state_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ state_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ state]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ input_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ message_done_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca             ) [ 010]
message_done_1          (alloca             ) [ 011]
specaxissidechannel_ln0 (specaxissidechannel) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
trunc_ln1_read          (read               ) [ 000]
message_done_read       (read               ) [ 000]
store_ln288             (store              ) [ 000]
store_ln300             (store              ) [ 000]
br_ln300                (br                 ) [ 000]
i_2                     (load               ) [ 000]
icmp_ln300              (icmp               ) [ 010]
speclooptripcount_ln0   (speclooptripcount  ) [ 000]
add_ln300               (add                ) [ 000]
br_ln300                (br                 ) [ 000]
trunc_ln300             (trunc              ) [ 011]
store_ln300             (store              ) [ 000]
br_ln300                (br                 ) [ 000]
specpipeline_ln301      (specpipeline       ) [ 000]
specloopname_ln300      (specloopname       ) [ 000]
tmp_1                   (nbreadreq          ) [ 011]
br_ln302                (br                 ) [ 000]
empty                   (read               ) [ 000]
pkt_data                (extractvalue       ) [ 000]
pkt_last                (extractvalue       ) [ 000]
state_read              (read               ) [ 000]
state_1_read            (read               ) [ 000]
state_2_read            (read               ) [ 000]
state_3_read            (read               ) [ 000]
state_4_read            (read               ) [ 000]
state_5_read            (read               ) [ 000]
state_6_read            (read               ) [ 000]
state_7_read            (read               ) [ 000]
state_8_read            (read               ) [ 000]
state_9_read            (read               ) [ 000]
state_10_read           (read               ) [ 000]
state_11_read           (read               ) [ 000]
state_12_read           (read               ) [ 000]
state_13_read           (read               ) [ 000]
state_14_read           (read               ) [ 000]
state_15_read           (read               ) [ 000]
state_16_read           (read               ) [ 000]
state_17_read           (read               ) [ 000]
state_18_read           (read               ) [ 000]
state_19_read           (read               ) [ 000]
state_20_read           (read               ) [ 000]
state_21_read           (read               ) [ 000]
state_22_read           (read               ) [ 000]
state_23_read           (read               ) [ 000]
state_24_read           (read               ) [ 000]
tmp_2                   (sparsemux          ) [ 000]
state_25                (xor                ) [ 000]
switch_ln304            (switch             ) [ 000]
write_ln304             (write              ) [ 000]
br_ln304                (br                 ) [ 000]
write_ln304             (write              ) [ 000]
br_ln304                (br                 ) [ 000]
write_ln304             (write              ) [ 000]
br_ln304                (br                 ) [ 000]
write_ln304             (write              ) [ 000]
br_ln304                (br                 ) [ 000]
write_ln304             (write              ) [ 000]
br_ln304                (br                 ) [ 000]
write_ln304             (write              ) [ 000]
br_ln304                (br                 ) [ 000]
write_ln304             (write              ) [ 000]
br_ln304                (br                 ) [ 000]
write_ln304             (write              ) [ 000]
br_ln304                (br                 ) [ 000]
write_ln304             (write              ) [ 000]
br_ln304                (br                 ) [ 000]
write_ln304             (write              ) [ 000]
br_ln304                (br                 ) [ 000]
write_ln304             (write              ) [ 000]
br_ln304                (br                 ) [ 000]
write_ln304             (write              ) [ 000]
br_ln304                (br                 ) [ 000]
write_ln304             (write              ) [ 000]
br_ln304                (br                 ) [ 000]
write_ln304             (write              ) [ 000]
br_ln304                (br                 ) [ 000]
write_ln304             (write              ) [ 000]
br_ln304                (br                 ) [ 000]
write_ln304             (write              ) [ 000]
br_ln304                (br                 ) [ 000]
write_ln304             (write              ) [ 000]
br_ln304                (br                 ) [ 000]
write_ln304             (write              ) [ 000]
br_ln304                (br                 ) [ 000]
write_ln304             (write              ) [ 000]
br_ln304                (br                 ) [ 000]
write_ln304             (write              ) [ 000]
br_ln304                (br                 ) [ 000]
write_ln304             (write              ) [ 000]
br_ln304                (br                 ) [ 000]
write_ln304             (write              ) [ 000]
br_ln304                (br                 ) [ 000]
write_ln304             (write              ) [ 000]
br_ln304                (br                 ) [ 000]
write_ln304             (write              ) [ 000]
br_ln304                (br                 ) [ 000]
write_ln304             (write              ) [ 000]
br_ln304                (br                 ) [ 000]
message_done_1_load     (load               ) [ 000]
message_done_2          (or                 ) [ 000]
store_ln288             (store              ) [ 000]
br_ln311                (br                 ) [ 000]
message_done_1_load_1   (load               ) [ 000]
write_ln0               (write              ) [ 000]
ret_ln0                 (ret                ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="message_done">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="message_done"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="trunc_ln1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="state_24">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_24"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="state_23">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_23"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="state_22">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_22"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="state_21">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_21"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="state_20">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_20"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="state_19">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_19"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="state_18">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_18"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="state_17">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_17"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="state_16">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_16"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="state_15">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_15"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="state_14">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_14"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="state_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="state_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_12"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="state_11">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_11"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="state_10">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_10"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="state_9">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_9"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="state_8">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="state_7">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_7"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="state_6">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="state_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="state_4">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="state_3">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="state_2">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="state_1">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="state">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="input_stream_V_data_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="input_stream_V_keep_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="input_stream_V_strb_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="input_stream_V_last_V">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="message_done_1_out">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="message_done_1_out"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i64P0A.i8P0A.i8P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.25i64.i64.i5"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="168" class="1004" name="i_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="message_done_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="message_done_1/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="trunc_ln1_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="6" slack="0"/>
<pin id="178" dir="0" index="1" bw="6" slack="0"/>
<pin id="179" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln1_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="message_done_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="message_done_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_1_nbreadreq_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="64" slack="0"/>
<pin id="191" dir="0" index="2" bw="8" slack="0"/>
<pin id="192" dir="0" index="3" bw="8" slack="0"/>
<pin id="193" dir="0" index="4" bw="1" slack="0"/>
<pin id="194" dir="0" index="5" bw="1" slack="0"/>
<pin id="195" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="empty_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="81" slack="0"/>
<pin id="204" dir="0" index="1" bw="64" slack="0"/>
<pin id="205" dir="0" index="2" bw="8" slack="0"/>
<pin id="206" dir="0" index="3" bw="8" slack="0"/>
<pin id="207" dir="0" index="4" bw="1" slack="0"/>
<pin id="208" dir="1" index="5" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="state_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="0"/>
<pin id="216" dir="0" index="1" bw="64" slack="0"/>
<pin id="217" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_read/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="state_1_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="0"/>
<pin id="222" dir="0" index="1" bw="64" slack="0"/>
<pin id="223" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_1_read/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="state_2_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="0"/>
<pin id="228" dir="0" index="1" bw="64" slack="0"/>
<pin id="229" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_2_read/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="state_3_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="0"/>
<pin id="234" dir="0" index="1" bw="64" slack="0"/>
<pin id="235" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_3_read/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="state_4_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="0"/>
<pin id="240" dir="0" index="1" bw="64" slack="0"/>
<pin id="241" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_4_read/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="state_5_read_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="0"/>
<pin id="246" dir="0" index="1" bw="64" slack="0"/>
<pin id="247" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_5_read/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="state_6_read_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="0"/>
<pin id="252" dir="0" index="1" bw="64" slack="0"/>
<pin id="253" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_6_read/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="state_7_read_read_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="0"/>
<pin id="258" dir="0" index="1" bw="64" slack="0"/>
<pin id="259" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_7_read/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="state_8_read_read_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="0"/>
<pin id="264" dir="0" index="1" bw="64" slack="0"/>
<pin id="265" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_8_read/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="state_9_read_read_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="64" slack="0"/>
<pin id="270" dir="0" index="1" bw="64" slack="0"/>
<pin id="271" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_9_read/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="state_10_read_read_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="0"/>
<pin id="276" dir="0" index="1" bw="64" slack="0"/>
<pin id="277" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_10_read/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="state_11_read_read_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="64" slack="0"/>
<pin id="282" dir="0" index="1" bw="64" slack="0"/>
<pin id="283" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_11_read/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="state_12_read_read_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="0"/>
<pin id="288" dir="0" index="1" bw="64" slack="0"/>
<pin id="289" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_12_read/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="state_13_read_read_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="64" slack="0"/>
<pin id="294" dir="0" index="1" bw="64" slack="0"/>
<pin id="295" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_13_read/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="state_14_read_read_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="0"/>
<pin id="300" dir="0" index="1" bw="64" slack="0"/>
<pin id="301" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_14_read/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="state_15_read_read_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="0"/>
<pin id="306" dir="0" index="1" bw="64" slack="0"/>
<pin id="307" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_15_read/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="state_16_read_read_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="0"/>
<pin id="312" dir="0" index="1" bw="64" slack="0"/>
<pin id="313" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_16_read/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="state_17_read_read_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="0"/>
<pin id="318" dir="0" index="1" bw="64" slack="0"/>
<pin id="319" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_17_read/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="state_18_read_read_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="0"/>
<pin id="324" dir="0" index="1" bw="64" slack="0"/>
<pin id="325" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_18_read/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="state_19_read_read_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="64" slack="0"/>
<pin id="330" dir="0" index="1" bw="64" slack="0"/>
<pin id="331" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_19_read/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="state_20_read_read_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="64" slack="0"/>
<pin id="336" dir="0" index="1" bw="64" slack="0"/>
<pin id="337" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_20_read/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="state_21_read_read_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="64" slack="0"/>
<pin id="342" dir="0" index="1" bw="64" slack="0"/>
<pin id="343" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_21_read/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="state_22_read_read_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="64" slack="0"/>
<pin id="348" dir="0" index="1" bw="64" slack="0"/>
<pin id="349" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_22_read/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="state_23_read_read_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="0"/>
<pin id="354" dir="0" index="1" bw="64" slack="0"/>
<pin id="355" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_23_read/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="state_24_read_read_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="64" slack="0"/>
<pin id="360" dir="0" index="1" bw="64" slack="0"/>
<pin id="361" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_24_read/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="write_ln304_write_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="0" slack="0"/>
<pin id="366" dir="0" index="1" bw="64" slack="0"/>
<pin id="367" dir="0" index="2" bw="64" slack="0"/>
<pin id="368" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="write_ln304_write_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="0" slack="0"/>
<pin id="373" dir="0" index="1" bw="64" slack="0"/>
<pin id="374" dir="0" index="2" bw="64" slack="0"/>
<pin id="375" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="write_ln304_write_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="0" slack="0"/>
<pin id="380" dir="0" index="1" bw="64" slack="0"/>
<pin id="381" dir="0" index="2" bw="64" slack="0"/>
<pin id="382" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="write_ln304_write_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="0" slack="0"/>
<pin id="387" dir="0" index="1" bw="64" slack="0"/>
<pin id="388" dir="0" index="2" bw="64" slack="0"/>
<pin id="389" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="write_ln304_write_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="0" slack="0"/>
<pin id="394" dir="0" index="1" bw="64" slack="0"/>
<pin id="395" dir="0" index="2" bw="64" slack="0"/>
<pin id="396" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="write_ln304_write_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="0" slack="0"/>
<pin id="401" dir="0" index="1" bw="64" slack="0"/>
<pin id="402" dir="0" index="2" bw="64" slack="0"/>
<pin id="403" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="write_ln304_write_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="0" slack="0"/>
<pin id="408" dir="0" index="1" bw="64" slack="0"/>
<pin id="409" dir="0" index="2" bw="64" slack="0"/>
<pin id="410" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="write_ln304_write_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="0" slack="0"/>
<pin id="415" dir="0" index="1" bw="64" slack="0"/>
<pin id="416" dir="0" index="2" bw="64" slack="0"/>
<pin id="417" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="write_ln304_write_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="0" slack="0"/>
<pin id="422" dir="0" index="1" bw="64" slack="0"/>
<pin id="423" dir="0" index="2" bw="64" slack="0"/>
<pin id="424" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="write_ln304_write_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="0" slack="0"/>
<pin id="429" dir="0" index="1" bw="64" slack="0"/>
<pin id="430" dir="0" index="2" bw="64" slack="0"/>
<pin id="431" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="write_ln304_write_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="0" slack="0"/>
<pin id="436" dir="0" index="1" bw="64" slack="0"/>
<pin id="437" dir="0" index="2" bw="64" slack="0"/>
<pin id="438" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="write_ln304_write_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="0" slack="0"/>
<pin id="443" dir="0" index="1" bw="64" slack="0"/>
<pin id="444" dir="0" index="2" bw="64" slack="0"/>
<pin id="445" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="write_ln304_write_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="0" slack="0"/>
<pin id="450" dir="0" index="1" bw="64" slack="0"/>
<pin id="451" dir="0" index="2" bw="64" slack="0"/>
<pin id="452" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="write_ln304_write_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="0" slack="0"/>
<pin id="457" dir="0" index="1" bw="64" slack="0"/>
<pin id="458" dir="0" index="2" bw="64" slack="0"/>
<pin id="459" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="write_ln304_write_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="0" slack="0"/>
<pin id="464" dir="0" index="1" bw="64" slack="0"/>
<pin id="465" dir="0" index="2" bw="64" slack="0"/>
<pin id="466" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="write_ln304_write_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="0" slack="0"/>
<pin id="471" dir="0" index="1" bw="64" slack="0"/>
<pin id="472" dir="0" index="2" bw="64" slack="0"/>
<pin id="473" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="write_ln304_write_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="0" slack="0"/>
<pin id="478" dir="0" index="1" bw="64" slack="0"/>
<pin id="479" dir="0" index="2" bw="64" slack="0"/>
<pin id="480" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="write_ln304_write_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="0" slack="0"/>
<pin id="485" dir="0" index="1" bw="64" slack="0"/>
<pin id="486" dir="0" index="2" bw="64" slack="0"/>
<pin id="487" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="write_ln304_write_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="0" slack="0"/>
<pin id="492" dir="0" index="1" bw="64" slack="0"/>
<pin id="493" dir="0" index="2" bw="64" slack="0"/>
<pin id="494" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="write_ln304_write_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="0" slack="0"/>
<pin id="499" dir="0" index="1" bw="64" slack="0"/>
<pin id="500" dir="0" index="2" bw="64" slack="0"/>
<pin id="501" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="write_ln304_write_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="0" slack="0"/>
<pin id="506" dir="0" index="1" bw="64" slack="0"/>
<pin id="507" dir="0" index="2" bw="64" slack="0"/>
<pin id="508" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="write_ln304_write_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="0" slack="0"/>
<pin id="513" dir="0" index="1" bw="64" slack="0"/>
<pin id="514" dir="0" index="2" bw="64" slack="0"/>
<pin id="515" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="write_ln304_write_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="0" slack="0"/>
<pin id="520" dir="0" index="1" bw="64" slack="0"/>
<pin id="521" dir="0" index="2" bw="64" slack="0"/>
<pin id="522" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="write_ln304_write_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="0" slack="0"/>
<pin id="527" dir="0" index="1" bw="64" slack="0"/>
<pin id="528" dir="0" index="2" bw="64" slack="0"/>
<pin id="529" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="write_ln304_write_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="0" slack="0"/>
<pin id="534" dir="0" index="1" bw="64" slack="0"/>
<pin id="535" dir="0" index="2" bw="64" slack="0"/>
<pin id="536" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="write_ln0_write_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="0" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="0" index="2" bw="1" slack="0"/>
<pin id="543" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="546" class="1004" name="store_ln288_store_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln288/1 "/>
</bind>
</comp>

<comp id="551" class="1004" name="store_ln300_store_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="0"/>
<pin id="553" dir="0" index="1" bw="6" slack="0"/>
<pin id="554" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln300/1 "/>
</bind>
</comp>

<comp id="556" class="1004" name="i_2_load_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="6" slack="0"/>
<pin id="558" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="559" class="1004" name="icmp_ln300_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="6" slack="0"/>
<pin id="561" dir="0" index="1" bw="6" slack="0"/>
<pin id="562" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln300/1 "/>
</bind>
</comp>

<comp id="565" class="1004" name="add_ln300_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="6" slack="0"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln300/1 "/>
</bind>
</comp>

<comp id="571" class="1004" name="trunc_ln300_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="6" slack="0"/>
<pin id="573" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln300/1 "/>
</bind>
</comp>

<comp id="575" class="1004" name="store_ln300_store_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="6" slack="0"/>
<pin id="577" dir="0" index="1" bw="6" slack="0"/>
<pin id="578" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln300/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="pkt_data_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="81" slack="0"/>
<pin id="582" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pkt_data/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="pkt_last_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="81" slack="0"/>
<pin id="586" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pkt_last/2 "/>
</bind>
</comp>

<comp id="588" class="1004" name="tmp_2_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="64" slack="0"/>
<pin id="590" dir="0" index="1" bw="5" slack="0"/>
<pin id="591" dir="0" index="2" bw="64" slack="0"/>
<pin id="592" dir="0" index="3" bw="5" slack="0"/>
<pin id="593" dir="0" index="4" bw="64" slack="0"/>
<pin id="594" dir="0" index="5" bw="5" slack="0"/>
<pin id="595" dir="0" index="6" bw="64" slack="0"/>
<pin id="596" dir="0" index="7" bw="5" slack="0"/>
<pin id="597" dir="0" index="8" bw="64" slack="0"/>
<pin id="598" dir="0" index="9" bw="5" slack="0"/>
<pin id="599" dir="0" index="10" bw="64" slack="0"/>
<pin id="600" dir="0" index="11" bw="5" slack="0"/>
<pin id="601" dir="0" index="12" bw="64" slack="0"/>
<pin id="602" dir="0" index="13" bw="5" slack="0"/>
<pin id="603" dir="0" index="14" bw="64" slack="0"/>
<pin id="604" dir="0" index="15" bw="5" slack="0"/>
<pin id="605" dir="0" index="16" bw="64" slack="0"/>
<pin id="606" dir="0" index="17" bw="5" slack="0"/>
<pin id="607" dir="0" index="18" bw="64" slack="0"/>
<pin id="608" dir="0" index="19" bw="5" slack="0"/>
<pin id="609" dir="0" index="20" bw="64" slack="0"/>
<pin id="610" dir="0" index="21" bw="5" slack="0"/>
<pin id="611" dir="0" index="22" bw="64" slack="0"/>
<pin id="612" dir="0" index="23" bw="5" slack="0"/>
<pin id="613" dir="0" index="24" bw="64" slack="0"/>
<pin id="614" dir="0" index="25" bw="5" slack="0"/>
<pin id="615" dir="0" index="26" bw="64" slack="0"/>
<pin id="616" dir="0" index="27" bw="5" slack="0"/>
<pin id="617" dir="0" index="28" bw="64" slack="0"/>
<pin id="618" dir="0" index="29" bw="5" slack="0"/>
<pin id="619" dir="0" index="30" bw="64" slack="0"/>
<pin id="620" dir="0" index="31" bw="5" slack="0"/>
<pin id="621" dir="0" index="32" bw="64" slack="0"/>
<pin id="622" dir="0" index="33" bw="5" slack="0"/>
<pin id="623" dir="0" index="34" bw="64" slack="0"/>
<pin id="624" dir="0" index="35" bw="5" slack="0"/>
<pin id="625" dir="0" index="36" bw="64" slack="0"/>
<pin id="626" dir="0" index="37" bw="5" slack="0"/>
<pin id="627" dir="0" index="38" bw="64" slack="0"/>
<pin id="628" dir="0" index="39" bw="5" slack="0"/>
<pin id="629" dir="0" index="40" bw="64" slack="0"/>
<pin id="630" dir="0" index="41" bw="5" slack="0"/>
<pin id="631" dir="0" index="42" bw="64" slack="0"/>
<pin id="632" dir="0" index="43" bw="5" slack="0"/>
<pin id="633" dir="0" index="44" bw="64" slack="0"/>
<pin id="634" dir="0" index="45" bw="5" slack="0"/>
<pin id="635" dir="0" index="46" bw="64" slack="0"/>
<pin id="636" dir="0" index="47" bw="5" slack="0"/>
<pin id="637" dir="0" index="48" bw="64" slack="0"/>
<pin id="638" dir="0" index="49" bw="5" slack="0"/>
<pin id="639" dir="0" index="50" bw="64" slack="0"/>
<pin id="640" dir="0" index="51" bw="64" slack="0"/>
<pin id="641" dir="0" index="52" bw="5" slack="1"/>
<pin id="642" dir="1" index="53" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="695" class="1004" name="state_25_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="64" slack="0"/>
<pin id="697" dir="0" index="1" bw="64" slack="0"/>
<pin id="698" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="state_25/2 "/>
</bind>
</comp>

<comp id="726" class="1004" name="switch_ln304_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="5" slack="1"/>
<pin id="728" dir="0" index="1" bw="1" slack="0"/>
<pin id="729" dir="0" index="2" bw="1" slack="0"/>
<pin id="730" dir="0" index="3" bw="3" slack="0"/>
<pin id="731" dir="0" index="4" bw="3" slack="0"/>
<pin id="732" dir="0" index="5" bw="4" slack="0"/>
<pin id="733" dir="0" index="6" bw="4" slack="0"/>
<pin id="734" dir="0" index="7" bw="4" slack="0"/>
<pin id="735" dir="0" index="8" bw="4" slack="0"/>
<pin id="736" dir="0" index="9" bw="5" slack="0"/>
<pin id="737" dir="0" index="10" bw="5" slack="0"/>
<pin id="738" dir="0" index="11" bw="5" slack="0"/>
<pin id="739" dir="0" index="12" bw="5" slack="0"/>
<pin id="740" dir="0" index="13" bw="5" slack="0"/>
<pin id="741" dir="0" index="14" bw="5" slack="0"/>
<pin id="742" dir="0" index="15" bw="5" slack="0"/>
<pin id="743" dir="0" index="16" bw="5" slack="0"/>
<pin id="744" dir="0" index="17" bw="5" slack="0"/>
<pin id="745" dir="0" index="18" bw="5" slack="0"/>
<pin id="746" dir="0" index="19" bw="5" slack="0"/>
<pin id="747" dir="0" index="20" bw="5" slack="0"/>
<pin id="748" dir="0" index="21" bw="5" slack="0"/>
<pin id="749" dir="0" index="22" bw="5" slack="0"/>
<pin id="750" dir="0" index="23" bw="5" slack="0"/>
<pin id="751" dir="0" index="24" bw="5" slack="0"/>
<pin id="752" dir="0" index="25" bw="4" slack="0"/>
<pin id="753" dir="1" index="26" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln304/2 "/>
</bind>
</comp>

<comp id="779" class="1004" name="message_done_1_load_load_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="1"/>
<pin id="781" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="message_done_1_load/2 "/>
</bind>
</comp>

<comp id="782" class="1004" name="message_done_2_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="0"/>
<pin id="784" dir="0" index="1" bw="1" slack="0"/>
<pin id="785" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="message_done_2/2 "/>
</bind>
</comp>

<comp id="788" class="1004" name="store_ln288_store_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="0"/>
<pin id="790" dir="0" index="1" bw="1" slack="1"/>
<pin id="791" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln288/2 "/>
</bind>
</comp>

<comp id="793" class="1004" name="message_done_1_load_1_load_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="0"/>
<pin id="795" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="message_done_1_load_1/1 "/>
</bind>
</comp>

<comp id="797" class="1005" name="i_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="6" slack="0"/>
<pin id="799" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="804" class="1005" name="message_done_1_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="0"/>
<pin id="806" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="message_done_1 "/>
</bind>
</comp>

<comp id="815" class="1005" name="trunc_ln300_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="5" slack="1"/>
<pin id="817" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln300 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="171"><net_src comp="64" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="64" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="84" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="2" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="86" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="0" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="196"><net_src comp="104" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="54" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="56" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="199"><net_src comp="58" pin="0"/><net_sink comp="188" pin=3"/></net>

<net id="200"><net_src comp="60" pin="0"/><net_sink comp="188" pin=4"/></net>

<net id="201"><net_src comp="64" pin="0"/><net_sink comp="188" pin=5"/></net>

<net id="209"><net_src comp="106" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="54" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="211"><net_src comp="56" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="212"><net_src comp="58" pin="0"/><net_sink comp="202" pin=3"/></net>

<net id="213"><net_src comp="60" pin="0"/><net_sink comp="202" pin=4"/></net>

<net id="218"><net_src comp="108" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="52" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="108" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="50" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="108" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="48" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="108" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="46" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="108" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="44" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="108" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="42" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="108" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="40" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="108" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="38" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="108" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="36" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="108" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="34" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="108" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="32" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="108" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="30" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="108" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="28" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="108" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="26" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="108" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="24" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="108" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="22" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="108" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="20" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="108" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="18" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="108" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="16" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="108" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="14" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="108" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="12" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="108" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="10" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="108" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="8" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="108" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="6" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="108" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="4" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="369"><net_src comp="164" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="4" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="376"><net_src comp="164" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="6" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="383"><net_src comp="164" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="8" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="390"><net_src comp="164" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="10" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="397"><net_src comp="164" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="12" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="404"><net_src comp="164" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="14" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="411"><net_src comp="164" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="16" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="418"><net_src comp="164" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="18" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="425"><net_src comp="164" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="20" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="432"><net_src comp="164" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="22" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="439"><net_src comp="164" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="24" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="446"><net_src comp="164" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="26" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="453"><net_src comp="164" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="28" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="460"><net_src comp="164" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="30" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="467"><net_src comp="164" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="32" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="474"><net_src comp="164" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="34" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="481"><net_src comp="164" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="36" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="488"><net_src comp="164" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="38" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="495"><net_src comp="164" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="40" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="502"><net_src comp="164" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="42" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="509"><net_src comp="164" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="44" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="516"><net_src comp="164" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="46" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="523"><net_src comp="164" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="48" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="530"><net_src comp="164" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="50" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="537"><net_src comp="164" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="52" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="544"><net_src comp="166" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="62" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="550"><net_src comp="182" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="555"><net_src comp="88" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="563"><net_src comp="556" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="176" pin="2"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="556" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="96" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="574"><net_src comp="556" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="579"><net_src comp="565" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="583"><net_src comp="202" pin="5"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="202" pin="5"/><net_sink comp="584" pin=0"/></net>

<net id="643"><net_src comp="110" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="644"><net_src comp="112" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="645"><net_src comp="214" pin="2"/><net_sink comp="588" pin=2"/></net>

<net id="646"><net_src comp="114" pin="0"/><net_sink comp="588" pin=3"/></net>

<net id="647"><net_src comp="220" pin="2"/><net_sink comp="588" pin=4"/></net>

<net id="648"><net_src comp="116" pin="0"/><net_sink comp="588" pin=5"/></net>

<net id="649"><net_src comp="226" pin="2"/><net_sink comp="588" pin=6"/></net>

<net id="650"><net_src comp="118" pin="0"/><net_sink comp="588" pin=7"/></net>

<net id="651"><net_src comp="232" pin="2"/><net_sink comp="588" pin=8"/></net>

<net id="652"><net_src comp="120" pin="0"/><net_sink comp="588" pin=9"/></net>

<net id="653"><net_src comp="238" pin="2"/><net_sink comp="588" pin=10"/></net>

<net id="654"><net_src comp="122" pin="0"/><net_sink comp="588" pin=11"/></net>

<net id="655"><net_src comp="244" pin="2"/><net_sink comp="588" pin=12"/></net>

<net id="656"><net_src comp="124" pin="0"/><net_sink comp="588" pin=13"/></net>

<net id="657"><net_src comp="250" pin="2"/><net_sink comp="588" pin=14"/></net>

<net id="658"><net_src comp="126" pin="0"/><net_sink comp="588" pin=15"/></net>

<net id="659"><net_src comp="256" pin="2"/><net_sink comp="588" pin=16"/></net>

<net id="660"><net_src comp="128" pin="0"/><net_sink comp="588" pin=17"/></net>

<net id="661"><net_src comp="262" pin="2"/><net_sink comp="588" pin=18"/></net>

<net id="662"><net_src comp="130" pin="0"/><net_sink comp="588" pin=19"/></net>

<net id="663"><net_src comp="268" pin="2"/><net_sink comp="588" pin=20"/></net>

<net id="664"><net_src comp="132" pin="0"/><net_sink comp="588" pin=21"/></net>

<net id="665"><net_src comp="274" pin="2"/><net_sink comp="588" pin=22"/></net>

<net id="666"><net_src comp="134" pin="0"/><net_sink comp="588" pin=23"/></net>

<net id="667"><net_src comp="280" pin="2"/><net_sink comp="588" pin=24"/></net>

<net id="668"><net_src comp="136" pin="0"/><net_sink comp="588" pin=25"/></net>

<net id="669"><net_src comp="286" pin="2"/><net_sink comp="588" pin=26"/></net>

<net id="670"><net_src comp="138" pin="0"/><net_sink comp="588" pin=27"/></net>

<net id="671"><net_src comp="292" pin="2"/><net_sink comp="588" pin=28"/></net>

<net id="672"><net_src comp="140" pin="0"/><net_sink comp="588" pin=29"/></net>

<net id="673"><net_src comp="298" pin="2"/><net_sink comp="588" pin=30"/></net>

<net id="674"><net_src comp="142" pin="0"/><net_sink comp="588" pin=31"/></net>

<net id="675"><net_src comp="304" pin="2"/><net_sink comp="588" pin=32"/></net>

<net id="676"><net_src comp="144" pin="0"/><net_sink comp="588" pin=33"/></net>

<net id="677"><net_src comp="310" pin="2"/><net_sink comp="588" pin=34"/></net>

<net id="678"><net_src comp="146" pin="0"/><net_sink comp="588" pin=35"/></net>

<net id="679"><net_src comp="316" pin="2"/><net_sink comp="588" pin=36"/></net>

<net id="680"><net_src comp="148" pin="0"/><net_sink comp="588" pin=37"/></net>

<net id="681"><net_src comp="322" pin="2"/><net_sink comp="588" pin=38"/></net>

<net id="682"><net_src comp="150" pin="0"/><net_sink comp="588" pin=39"/></net>

<net id="683"><net_src comp="328" pin="2"/><net_sink comp="588" pin=40"/></net>

<net id="684"><net_src comp="152" pin="0"/><net_sink comp="588" pin=41"/></net>

<net id="685"><net_src comp="334" pin="2"/><net_sink comp="588" pin=42"/></net>

<net id="686"><net_src comp="154" pin="0"/><net_sink comp="588" pin=43"/></net>

<net id="687"><net_src comp="340" pin="2"/><net_sink comp="588" pin=44"/></net>

<net id="688"><net_src comp="156" pin="0"/><net_sink comp="588" pin=45"/></net>

<net id="689"><net_src comp="346" pin="2"/><net_sink comp="588" pin=46"/></net>

<net id="690"><net_src comp="158" pin="0"/><net_sink comp="588" pin=47"/></net>

<net id="691"><net_src comp="352" pin="2"/><net_sink comp="588" pin=48"/></net>

<net id="692"><net_src comp="160" pin="0"/><net_sink comp="588" pin=49"/></net>

<net id="693"><net_src comp="358" pin="2"/><net_sink comp="588" pin=50"/></net>

<net id="694"><net_src comp="162" pin="0"/><net_sink comp="588" pin=51"/></net>

<net id="699"><net_src comp="580" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="588" pin="53"/><net_sink comp="695" pin=1"/></net>

<net id="701"><net_src comp="695" pin="2"/><net_sink comp="364" pin=2"/></net>

<net id="702"><net_src comp="695" pin="2"/><net_sink comp="371" pin=2"/></net>

<net id="703"><net_src comp="695" pin="2"/><net_sink comp="378" pin=2"/></net>

<net id="704"><net_src comp="695" pin="2"/><net_sink comp="385" pin=2"/></net>

<net id="705"><net_src comp="695" pin="2"/><net_sink comp="392" pin=2"/></net>

<net id="706"><net_src comp="695" pin="2"/><net_sink comp="399" pin=2"/></net>

<net id="707"><net_src comp="695" pin="2"/><net_sink comp="406" pin=2"/></net>

<net id="708"><net_src comp="695" pin="2"/><net_sink comp="413" pin=2"/></net>

<net id="709"><net_src comp="695" pin="2"/><net_sink comp="420" pin=2"/></net>

<net id="710"><net_src comp="695" pin="2"/><net_sink comp="427" pin=2"/></net>

<net id="711"><net_src comp="695" pin="2"/><net_sink comp="434" pin=2"/></net>

<net id="712"><net_src comp="695" pin="2"/><net_sink comp="441" pin=2"/></net>

<net id="713"><net_src comp="695" pin="2"/><net_sink comp="448" pin=2"/></net>

<net id="714"><net_src comp="695" pin="2"/><net_sink comp="455" pin=2"/></net>

<net id="715"><net_src comp="695" pin="2"/><net_sink comp="462" pin=2"/></net>

<net id="716"><net_src comp="695" pin="2"/><net_sink comp="469" pin=2"/></net>

<net id="717"><net_src comp="695" pin="2"/><net_sink comp="476" pin=2"/></net>

<net id="718"><net_src comp="695" pin="2"/><net_sink comp="483" pin=2"/></net>

<net id="719"><net_src comp="695" pin="2"/><net_sink comp="490" pin=2"/></net>

<net id="720"><net_src comp="695" pin="2"/><net_sink comp="497" pin=2"/></net>

<net id="721"><net_src comp="695" pin="2"/><net_sink comp="504" pin=2"/></net>

<net id="722"><net_src comp="695" pin="2"/><net_sink comp="511" pin=2"/></net>

<net id="723"><net_src comp="695" pin="2"/><net_sink comp="518" pin=2"/></net>

<net id="724"><net_src comp="695" pin="2"/><net_sink comp="525" pin=2"/></net>

<net id="725"><net_src comp="695" pin="2"/><net_sink comp="532" pin=2"/></net>

<net id="754"><net_src comp="112" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="755"><net_src comp="114" pin="0"/><net_sink comp="726" pin=2"/></net>

<net id="756"><net_src comp="116" pin="0"/><net_sink comp="726" pin=3"/></net>

<net id="757"><net_src comp="118" pin="0"/><net_sink comp="726" pin=4"/></net>

<net id="758"><net_src comp="120" pin="0"/><net_sink comp="726" pin=5"/></net>

<net id="759"><net_src comp="122" pin="0"/><net_sink comp="726" pin=6"/></net>

<net id="760"><net_src comp="124" pin="0"/><net_sink comp="726" pin=7"/></net>

<net id="761"><net_src comp="126" pin="0"/><net_sink comp="726" pin=8"/></net>

<net id="762"><net_src comp="128" pin="0"/><net_sink comp="726" pin=9"/></net>

<net id="763"><net_src comp="130" pin="0"/><net_sink comp="726" pin=10"/></net>

<net id="764"><net_src comp="132" pin="0"/><net_sink comp="726" pin=11"/></net>

<net id="765"><net_src comp="134" pin="0"/><net_sink comp="726" pin=12"/></net>

<net id="766"><net_src comp="136" pin="0"/><net_sink comp="726" pin=13"/></net>

<net id="767"><net_src comp="138" pin="0"/><net_sink comp="726" pin=14"/></net>

<net id="768"><net_src comp="140" pin="0"/><net_sink comp="726" pin=15"/></net>

<net id="769"><net_src comp="142" pin="0"/><net_sink comp="726" pin=16"/></net>

<net id="770"><net_src comp="144" pin="0"/><net_sink comp="726" pin=17"/></net>

<net id="771"><net_src comp="146" pin="0"/><net_sink comp="726" pin=18"/></net>

<net id="772"><net_src comp="148" pin="0"/><net_sink comp="726" pin=19"/></net>

<net id="773"><net_src comp="150" pin="0"/><net_sink comp="726" pin=20"/></net>

<net id="774"><net_src comp="152" pin="0"/><net_sink comp="726" pin=21"/></net>

<net id="775"><net_src comp="154" pin="0"/><net_sink comp="726" pin=22"/></net>

<net id="776"><net_src comp="156" pin="0"/><net_sink comp="726" pin=23"/></net>

<net id="777"><net_src comp="158" pin="0"/><net_sink comp="726" pin=24"/></net>

<net id="778"><net_src comp="160" pin="0"/><net_sink comp="726" pin=25"/></net>

<net id="786"><net_src comp="584" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="779" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="792"><net_src comp="782" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="796"><net_src comp="793" pin="1"/><net_sink comp="539" pin=2"/></net>

<net id="800"><net_src comp="168" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="802"><net_src comp="797" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="803"><net_src comp="797" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="807"><net_src comp="172" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="809"><net_src comp="804" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="810"><net_src comp="804" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="811"><net_src comp="804" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="818"><net_src comp="571" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="588" pin=52"/></net>

<net id="820"><net_src comp="815" pin="1"/><net_sink comp="726" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state_24 | {2 }
	Port: state_23 | {2 }
	Port: state_22 | {2 }
	Port: state_21 | {2 }
	Port: state_20 | {2 }
	Port: state_19 | {2 }
	Port: state_18 | {2 }
	Port: state_17 | {2 }
	Port: state_16 | {2 }
	Port: state_15 | {2 }
	Port: state_14 | {2 }
	Port: state_13 | {2 }
	Port: state_12 | {2 }
	Port: state_11 | {2 }
	Port: state_10 | {2 }
	Port: state_9 | {2 }
	Port: state_8 | {2 }
	Port: state_7 | {2 }
	Port: state_6 | {2 }
	Port: state_5 | {2 }
	Port: state_4 | {2 }
	Port: state_3 | {2 }
	Port: state_2 | {2 }
	Port: state_1 | {2 }
	Port: state | {2 }
	Port: input_stream_V_data_V | {}
	Port: input_stream_V_keep_V | {}
	Port: input_stream_V_strb_V | {}
	Port: input_stream_V_last_V | {}
	Port: message_done_1_out | {1 }
 - Input state : 
	Port: keccak_top_Pipeline_ABSORB_BLOCK : message_done | {1 }
	Port: keccak_top_Pipeline_ABSORB_BLOCK : trunc_ln1 | {1 }
	Port: keccak_top_Pipeline_ABSORB_BLOCK : state_24 | {2 }
	Port: keccak_top_Pipeline_ABSORB_BLOCK : state_23 | {2 }
	Port: keccak_top_Pipeline_ABSORB_BLOCK : state_22 | {2 }
	Port: keccak_top_Pipeline_ABSORB_BLOCK : state_21 | {2 }
	Port: keccak_top_Pipeline_ABSORB_BLOCK : state_20 | {2 }
	Port: keccak_top_Pipeline_ABSORB_BLOCK : state_19 | {2 }
	Port: keccak_top_Pipeline_ABSORB_BLOCK : state_18 | {2 }
	Port: keccak_top_Pipeline_ABSORB_BLOCK : state_17 | {2 }
	Port: keccak_top_Pipeline_ABSORB_BLOCK : state_16 | {2 }
	Port: keccak_top_Pipeline_ABSORB_BLOCK : state_15 | {2 }
	Port: keccak_top_Pipeline_ABSORB_BLOCK : state_14 | {2 }
	Port: keccak_top_Pipeline_ABSORB_BLOCK : state_13 | {2 }
	Port: keccak_top_Pipeline_ABSORB_BLOCK : state_12 | {2 }
	Port: keccak_top_Pipeline_ABSORB_BLOCK : state_11 | {2 }
	Port: keccak_top_Pipeline_ABSORB_BLOCK : state_10 | {2 }
	Port: keccak_top_Pipeline_ABSORB_BLOCK : state_9 | {2 }
	Port: keccak_top_Pipeline_ABSORB_BLOCK : state_8 | {2 }
	Port: keccak_top_Pipeline_ABSORB_BLOCK : state_7 | {2 }
	Port: keccak_top_Pipeline_ABSORB_BLOCK : state_6 | {2 }
	Port: keccak_top_Pipeline_ABSORB_BLOCK : state_5 | {2 }
	Port: keccak_top_Pipeline_ABSORB_BLOCK : state_4 | {2 }
	Port: keccak_top_Pipeline_ABSORB_BLOCK : state_3 | {2 }
	Port: keccak_top_Pipeline_ABSORB_BLOCK : state_2 | {2 }
	Port: keccak_top_Pipeline_ABSORB_BLOCK : state_1 | {2 }
	Port: keccak_top_Pipeline_ABSORB_BLOCK : state | {2 }
	Port: keccak_top_Pipeline_ABSORB_BLOCK : input_stream_V_data_V | {2 }
	Port: keccak_top_Pipeline_ABSORB_BLOCK : input_stream_V_keep_V | {2 }
	Port: keccak_top_Pipeline_ABSORB_BLOCK : input_stream_V_strb_V | {2 }
	Port: keccak_top_Pipeline_ABSORB_BLOCK : input_stream_V_last_V | {2 }
  - Chain level:
	State 1
		store_ln300 : 1
		i_2 : 1
		icmp_ln300 : 2
		add_ln300 : 2
		br_ln300 : 3
		trunc_ln300 : 2
		store_ln300 : 3
		message_done_1_load_1 : 1
		write_ln0 : 2
	State 2
		state_25 : 1
		write_ln304 : 1
		write_ln304 : 1
		write_ln304 : 1
		write_ln304 : 1
		write_ln304 : 1
		write_ln304 : 1
		write_ln304 : 1
		write_ln304 : 1
		write_ln304 : 1
		write_ln304 : 1
		write_ln304 : 1
		write_ln304 : 1
		write_ln304 : 1
		write_ln304 : 1
		write_ln304 : 1
		write_ln304 : 1
		write_ln304 : 1
		write_ln304 : 1
		write_ln304 : 1
		write_ln304 : 1
		write_ln304 : 1
		write_ln304 : 1
		write_ln304 : 1
		write_ln304 : 1
		write_ln304 : 1
		message_done_2 : 1
		store_ln288 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
| sparsemux|          tmp_2_fu_588         |    0    |   125   |
|----------|-------------------------------|---------|---------|
|    xor   |        state_25_fu_695        |    0    |    64   |
|----------|-------------------------------|---------|---------|
|   icmp   |       icmp_ln300_fu_559       |    0    |    13   |
|----------|-------------------------------|---------|---------|
|    add   |        add_ln300_fu_565       |    0    |    13   |
|----------|-------------------------------|---------|---------|
|    or    |     message_done_2_fu_782     |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |   trunc_ln1_read_read_fu_176  |    0    |    0    |
|          | message_done_read_read_fu_182 |    0    |    0    |
|          |       empty_read_fu_202       |    0    |    0    |
|          |     state_read_read_fu_214    |    0    |    0    |
|          |    state_1_read_read_fu_220   |    0    |    0    |
|          |    state_2_read_read_fu_226   |    0    |    0    |
|          |    state_3_read_read_fu_232   |    0    |    0    |
|          |    state_4_read_read_fu_238   |    0    |    0    |
|          |    state_5_read_read_fu_244   |    0    |    0    |
|          |    state_6_read_read_fu_250   |    0    |    0    |
|          |    state_7_read_read_fu_256   |    0    |    0    |
|          |    state_8_read_read_fu_262   |    0    |    0    |
|          |    state_9_read_read_fu_268   |    0    |    0    |
|   read   |   state_10_read_read_fu_274   |    0    |    0    |
|          |   state_11_read_read_fu_280   |    0    |    0    |
|          |   state_12_read_read_fu_286   |    0    |    0    |
|          |   state_13_read_read_fu_292   |    0    |    0    |
|          |   state_14_read_read_fu_298   |    0    |    0    |
|          |   state_15_read_read_fu_304   |    0    |    0    |
|          |   state_16_read_read_fu_310   |    0    |    0    |
|          |   state_17_read_read_fu_316   |    0    |    0    |
|          |   state_18_read_read_fu_322   |    0    |    0    |
|          |   state_19_read_read_fu_328   |    0    |    0    |
|          |   state_20_read_read_fu_334   |    0    |    0    |
|          |   state_21_read_read_fu_340   |    0    |    0    |
|          |   state_22_read_read_fu_346   |    0    |    0    |
|          |   state_23_read_read_fu_352   |    0    |    0    |
|          |   state_24_read_read_fu_358   |    0    |    0    |
|----------|-------------------------------|---------|---------|
| nbreadreq|     tmp_1_nbreadreq_fu_188    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |    write_ln304_write_fu_364   |    0    |    0    |
|          |    write_ln304_write_fu_371   |    0    |    0    |
|          |    write_ln304_write_fu_378   |    0    |    0    |
|          |    write_ln304_write_fu_385   |    0    |    0    |
|          |    write_ln304_write_fu_392   |    0    |    0    |
|          |    write_ln304_write_fu_399   |    0    |    0    |
|          |    write_ln304_write_fu_406   |    0    |    0    |
|          |    write_ln304_write_fu_413   |    0    |    0    |
|          |    write_ln304_write_fu_420   |    0    |    0    |
|          |    write_ln304_write_fu_427   |    0    |    0    |
|          |    write_ln304_write_fu_434   |    0    |    0    |
|          |    write_ln304_write_fu_441   |    0    |    0    |
|   write  |    write_ln304_write_fu_448   |    0    |    0    |
|          |    write_ln304_write_fu_455   |    0    |    0    |
|          |    write_ln304_write_fu_462   |    0    |    0    |
|          |    write_ln304_write_fu_469   |    0    |    0    |
|          |    write_ln304_write_fu_476   |    0    |    0    |
|          |    write_ln304_write_fu_483   |    0    |    0    |
|          |    write_ln304_write_fu_490   |    0    |    0    |
|          |    write_ln304_write_fu_497   |    0    |    0    |
|          |    write_ln304_write_fu_504   |    0    |    0    |
|          |    write_ln304_write_fu_511   |    0    |    0    |
|          |    write_ln304_write_fu_518   |    0    |    0    |
|          |    write_ln304_write_fu_525   |    0    |    0    |
|          |    write_ln304_write_fu_532   |    0    |    0    |
|          |     write_ln0_write_fu_539    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |       trunc_ln300_fu_571      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|extractvalue|        pkt_data_fu_580        |    0    |    0    |
|          |        pkt_last_fu_584        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|  switch  |      switch_ln304_fu_726      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   217   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|       i_reg_797      |    6   |
|message_done_1_reg_804|    1   |
|  trunc_ln300_reg_815 |    5   |
+----------------------+--------+
|         Total        |   12   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   217  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   12   |    -   |
+-----------+--------+--------+
|   Total   |   12   |   217  |
+-----------+--------+--------+
