============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Apr 02 2024  07:27:02 pm
  Module:                 floating_point_adder_tree
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                         Instance                                      Module              Cell Count  Cell Area  Net Area   Total Area  Wireload     
------------------------------------------------------------------------------------------------------------------------------------------------------
floating_point_adder_tree                                                                       10484  27155.106     0.000    27155.106    <none> (D) 
  adder_08                                                 floating_point_16bit_adder_190         656   1698.866     0.000     1698.866    <none> (D) 
    phase2_sub_20_30_Y_phase2_sub_16_30_Y_phase2_add_30_29 addsub_unsigned_32_1351                 24    144.544     0.000      144.544    <none> (D) 
  adder_07                                                 floating_point_16bit_adder_191         656   1698.866     0.000     1698.866    <none> (D) 
    phase2_sub_20_30_Y_phase2_sub_16_30_Y_phase2_add_30_29 addsub_unsigned_32_1350                 24    144.544     0.000      144.544    <none> (D) 
  adder_06                                                 floating_point_16bit_adder_192         656   1698.866     0.000     1698.866    <none> (D) 
    phase2_sub_20_30_Y_phase2_sub_16_30_Y_phase2_add_30_29 addsub_unsigned_32_1349                 24    144.544     0.000      144.544    <none> (D) 
  adder_05                                                 floating_point_16bit_adder_193         656   1698.866     0.000     1698.866    <none> (D) 
    phase2_sub_20_30_Y_phase2_sub_16_30_Y_phase2_add_30_29 addsub_unsigned_32_1348                 24    144.544     0.000      144.544    <none> (D) 
  adder_04                                                 floating_point_16bit_adder_194         656   1698.866     0.000     1698.866    <none> (D) 
    phase2_sub_20_30_Y_phase2_sub_16_30_Y_phase2_add_30_29 addsub_unsigned_32_1347                 24    144.544     0.000      144.544    <none> (D) 
  adder_03                                                 floating_point_16bit_adder_195         656   1698.866     0.000     1698.866    <none> (D) 
    phase2_sub_20_30_Y_phase2_sub_16_30_Y_phase2_add_30_29 addsub_unsigned_32_1346                 24    144.544     0.000      144.544    <none> (D) 
  adder_02                                                 floating_point_16bit_adder_196         656   1698.866     0.000     1698.866    <none> (D) 
    phase2_sub_20_30_Y_phase2_sub_16_30_Y_phase2_add_30_29 addsub_unsigned_32_1345                 24    144.544     0.000      144.544    <none> (D) 
  adder_01                                                 floating_point_16bit_adder             656   1698.866     0.000     1698.866    <none> (D) 
    phase2_sub_20_30_Y_phase2_sub_16_30_Y_phase2_add_30_29 addsub_unsigned_32                      24    144.544     0.000      144.544    <none> (D) 
  adder_15                                                 floating_point_16bit_adder_183         655   1696.520     0.000     1696.520    <none> (D) 
    phase2_sub_20_30_Y_phase2_sub_16_30_Y_phase2_add_30_29 addsub_unsigned_32_1358                 24    144.544     0.000      144.544    <none> (D) 
  adder_14                                                 floating_point_16bit_adder_184         655   1696.520     0.000     1696.520    <none> (D) 
    phase2_sub_20_30_Y_phase2_sub_16_30_Y_phase2_add_30_29 addsub_unsigned_32_1357                 24    144.544     0.000      144.544    <none> (D) 
  adder_13                                                 floating_point_16bit_adder_185         655   1696.520     0.000     1696.520    <none> (D) 
    phase2_sub_20_30_Y_phase2_sub_16_30_Y_phase2_add_30_29 addsub_unsigned_32_1356                 24    144.544     0.000      144.544    <none> (D) 
  adder_12                                                 floating_point_16bit_adder_186         655   1696.520     0.000     1696.520    <none> (D) 
    phase2_sub_20_30_Y_phase2_sub_16_30_Y_phase2_add_30_29 addsub_unsigned_32_1355                 24    144.544     0.000      144.544    <none> (D) 
  adder_11                                                 floating_point_16bit_adder_187         655   1696.520     0.000     1696.520    <none> (D) 
    phase2_sub_20_30_Y_phase2_sub_16_30_Y_phase2_add_30_29 addsub_unsigned_32_1354                 24    144.544     0.000      144.544    <none> (D) 
  adder_10                                                 floating_point_16bit_adder_188         655   1696.520     0.000     1696.520    <none> (D) 
    phase2_sub_20_30_Y_phase2_sub_16_30_Y_phase2_add_30_29 addsub_unsigned_32_1353                 24    144.544     0.000      144.544    <none> (D) 
  adder_09                                                 floating_point_16bit_adder_189         655   1696.520     0.000     1696.520    <none> (D) 
    phase2_sub_20_30_Y_phase2_sub_16_30_Y_phase2_add_30_29 addsub_unsigned_32_1352                 24    144.544     0.000      144.544    <none> (D) 
  adder_16                                                 floating_point_16bit_adder_182         651   1688.541     0.000     1688.541    <none> (D) 
    phase2_sub_20_30_Y_phase2_sub_16_30_Y_phase2_add_30_29 addsub_unsigned_32_1359                 24    144.544     0.000      144.544    <none> (D) 

 (D) = wireload is default in technology library
