Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Projects/Xilinx/Spring 2020/Electronic Design Automation/Router/Router/Router_tb_isim_beh.exe -prj C:/Projects/Xilinx/Spring 2020/Electronic Design Automation/Router/Router/Router_tb_beh.prj work.Router_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Projects/Xilinx/Spring 2020/Electronic Design Automation/Router/Router/GraytoBinary.vhd" into library work
Parsing VHDL file "C:/Projects/Xilinx/Spring 2020/Electronic Design Automation/Router/Router/GrayCounter.vhd" into library work
Parsing VHDL file "C:/Projects/Xilinx/Spring 2020/Electronic Design Automation/Router/Router/FIFO_control.vhd" into library work
Parsing VHDL file "C:/Projects/Xilinx/Spring 2020/Electronic Design Automation/Router/Router/DualRam.vhd" into library work
Parsing VHDL file "C:/Projects/Xilinx/Spring 2020/Electronic Design Automation/Router/Router/scheduler.vhd" into library work
Parsing VHDL file "C:/Projects/Xilinx/Spring 2020/Electronic Design Automation/Router/Router/ib.vhd" into library work
Parsing VHDL file "C:/Projects/Xilinx/Spring 2020/Electronic Design Automation/Router/Router/FIFO.vhd" into library work
Parsing VHDL file "C:/Projects/Xilinx/Spring 2020/Electronic Design Automation/Router/Router/DeMux.vhd" into library work
Parsing VHDL file "C:/Projects/Xilinx/Spring 2020/Electronic Design Automation/Router/Router/Router.vhd" into library work
Parsing VHDL file "C:/Projects/Xilinx/Spring 2020/Electronic Design Automation/Router/Router/Router_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behav of entity ib [ib_default]
Compiling architecture behav of entity DeMux [demux_default]
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity GrayCounter [graycounter_default]
Compiling architecture behavioral of entity GraytoBinary [graytobinary_default]
Compiling architecture behavioral of entity FIFO_control [\FIFO_control(3)\]
Compiling architecture behavioral of entity DualRam [dualram_default]
Compiling architecture behavioral of entity FIFO [fifo_default]
Compiling architecture behavioral of entity scheduler [scheduler_default]
Compiling architecture behavioral of entity Router [router_default]
Compiling architecture test of entity router_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 24 VHDL Units
Built simulation executable C:/Projects/Xilinx/Spring 2020/Electronic Design Automation/Router/Router/Router_tb_isim_beh.exe
Fuse Memory Usage: 38356 KB
Fuse CPU Usage: 561 ms
