
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1015 day(s)
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source /home/cody/mojo/test/work/project.tcl
# set projDir "/home/cody/mojo/test/work/planAhead"
# set projName "test"
# set topName top
# set device xc6slx9-2tqg144
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "/home/cody/mojo/test/work/verilog/mojo_top_0.v" "/home/cody/mojo/test/work/verilog/reset_conditioner_1.v" "/home/cody/mojo/test/work/verilog/avr_interface_2.v" "/home/cody/mojo/test/work/verilog/reg_interface_debug_3.v" "/home/cody/mojo/test/work/verilog/life_4.v" "/home/cody/mojo/test/work/verilog/pn_gen_5.v" "/home/cody/mojo/test/work/verilog/icap_6.v" "/home/cody/mojo/test/work/verilog/cclk_detector_7.v" "/home/cody/mojo/test/work/verilog/spi_slave_8.v" "/home/cody/mojo/test/work/verilog/uart_rx_9.v" "/home/cody/mojo/test/work/verilog/uart_tx_10.v" "/home/cody/mojo/test/work/verilog/reg_interface_11.v" "/home/cody/mojo/test/work/verilog/wave_capture_12.v" "/home/cody/mojo/test/work/verilog/life_init_13.v" "/home/cody/mojo/test/work/verilog/life_logic_14.v" "/home/cody/mojo/test/work/verilog/comm_PCD8544_15.v" "/home/cody/mojo/test/work/verilog/simple_dual_ram_16.v"]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set ucfSources [list "/home/cody/mojo/test/constraint/pins.ucf" "/home/cody/Downloads/mojo-ide-B1.3.6/library/components/mojo.ucf"]
# import_files -fileset [get_filesets constrs_1] -force -norecurse $ucfSources
# set coreSources [list "/home/cody/mojo/test/coreGen/lpfTest.ngc" "/home/cody/mojo/test/coreGen/lpfTest.v" "/home/cody/mojo/test/coreGen/screenBuf.v" "/home/cody/mojo/test/coreGen/screenBuf.ngc" "/home/cody/mojo/test/coreGen/semIP.v" "/home/cody/mojo/test/coreGen/semIP.ngc" "/home/cody/mojo/test/coreGen/microblaze_mcs_v1_4.ngc" "/home/cody/mojo/test/coreGen/microblaze_mcs_v1_4.v" "/home/cody/mojo/test/coreGen/clk_wiz.v" "/home/cody/mojo/test/coreGen/screenfifo.v" "/home/cody/mojo/test/coreGen/screenfifo.ngc"]
# import_files -fileset [get_filesets sources_1] -force -norecurse $coreSources
# set_property -name {steps.bitgen.args.More Options} -value {-g Binary:Yes -g Compress} -objects [get_runs impl_1]
# set_property steps.map.args.mt on [get_runs impl_1]
# set_property steps.map.args.pr b [get_runs impl_1]
# set_property steps.par.args.mt on [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1
[Sat Dec  9 19:34:44 2017] Launched synth_1...
Run output will be captured here: /home/cody/mojo/test/work/planAhead/test/test.runs/synth_1/runme.log
# wait_on_run synth_1
[Sat Dec  9 19:34:44 2017] Waiting for synth_1 to finish...

*** Running xst
    with args -ifn mojo_top_0.xst -ofn mojo_top_0.srp -intstyle ise

Reading design: mojo_top_0.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/simple_dual_ram_16.v" into library work
Parsing module <simple_dual_ram_16>.
Analyzing Verilog file "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/coreGen/screenBuf.v" into library work
Parsing module <screenBuf>.
Analyzing Verilog file "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/wave_capture_12.v" into library work
Parsing module <wave_capture_12>.
Analyzing Verilog file "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/uart_tx_10.v" into library work
Parsing module <uart_tx_10>.
Analyzing Verilog file "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/uart_rx_9.v" into library work
Parsing module <uart_rx_9>.
Analyzing Verilog file "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/spi_slave_8.v" into library work
Parsing module <spi_slave_8>.
Analyzing Verilog file "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/reg_interface_11.v" into library work
Parsing module <reg_interface_11>.
Analyzing Verilog file "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/life_logic_14.v" into library work
Parsing module <life_logic_14>.
Analyzing Verilog file "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/life_init_13.v" into library work
Parsing module <life_init_13>.
Analyzing Verilog file "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/comm_PCD8544_15.v" into library work
Parsing module <comm_PCD8544_15>.
Analyzing Verilog file "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/cclk_detector_7.v" into library work
Parsing module <cclk_detector_7>.
Analyzing Verilog file "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/coreGen/screenfifo.v" into library work
Parsing module <screenfifo>.
Analyzing Verilog file "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/reg_interface_debug_3.v" into library work
Parsing module <reg_interface_debug_3>.
Analyzing Verilog file "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/pn_gen_5.v" into library work
Parsing module <pn_gen_5>.
Analyzing Verilog file "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/life_4.v" into library work
Parsing module <life_4>.
Analyzing Verilog file "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/icap_6.v" into library work
Parsing module <icap_6>.
Analyzing Verilog file "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/avr_interface_2.v" into library work
Parsing module <avr_interface_2>.
Analyzing Verilog file "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/coreGen/semIP.v" into library work
Parsing module <semIP>.
Analyzing Verilog file "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/coreGen/microblaze_mcs_v1_4.v" into library work
Parsing module <microblaze_mcs_v1_4>.
Analyzing Verilog file "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/coreGen/lpfTest.v" into library work
Parsing module <lpfTest>.
Analyzing Verilog file "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/coreGen/clk_wiz.v" into library work
Parsing module <clk_wiz>.
Analyzing Verilog file "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <clk_wiz>.

Elaborating module <IBUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=10,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=10,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=50,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DIVIDE=2,CLKOUT2_PHASE=0.0,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT3_DIVIDE=5,CLKOUT3_PHASE=0.0,CLKOUT3_DUTY_CYCLE=0.5,CLKIN_PERIOD=20.0,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/coreGen/clk_wiz.v" Line 129: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/coreGen/clk_wiz.v" Line 130: Assignment to clkout5_unused ignored, since the identifier is never used

Elaborating module <BUFG>.
WARNING:HDLCompiler:1127 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 52: Assignment to M_clk_wiz_LOCKED ignored, since the identifier is never used

Elaborating module <reset_conditioner_1>.

Elaborating module <avr_interface_2>.

Elaborating module <cclk_detector_7>.

Elaborating module <spi_slave_8>.

Elaborating module <uart_rx_9>.

Elaborating module <uart_tx_10>.
WARNING:HDLCompiler:1127 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 118: Assignment to M_avr_new_sample ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 119: Assignment to M_avr_sample ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 120: Assignment to M_avr_sample_channel ignored, since the identifier is never used

Elaborating module <reg_interface_debug_3>.

Elaborating module <reg_interface_11>.

Elaborating module <wave_capture_12>.

Elaborating module <simple_dual_ram_16(SIZE=4'b1000,DEPTH=9'b100000000)>.

Elaborating module <life_4>.

Elaborating module <screenfifo>.
WARNING:HDLCompiler:1499 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/coreGen/screenfifo.v" Line 39: Empty module <screenfifo> remains a black box.

Elaborating module <life_init_13>.

Elaborating module <life_logic_14>.

Elaborating module <screenBuf>.
WARNING:HDLCompiler:1499 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/coreGen/screenBuf.v" Line 39: Empty module <screenBuf> remains a black box.

Elaborating module <comm_PCD8544_15>.
WARNING:HDLCompiler:1127 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 160: Assignment to M_life_running ignored, since the identifier is never used

Elaborating module <pn_gen_5>.

Elaborating module <semIP>.
WARNING:HDLCompiler:1127 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 220: Assignment to M_semIP_inst_status_correction ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 221: Assignment to M_semIP_inst_status_classification ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 222: Assignment to M_semIP_inst_status_injection ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 223: Assignment to M_semIP_inst_status_essential ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 225: Assignment to M_semIP_inst_monitor_txwrite ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 226: Assignment to M_semIP_inst_monitor_rxread ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 229: Assignment to M_semIP_inst_icap_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 230: Assignment to M_semIP_inst_monitor_txdata ignored, since the identifier is never used

Elaborating module <icap_6>.

Elaborating module <ICAP_SPARTAN6(DEVICE_ID=28'b0100000000000000000010010011,SIM_CFG_FILE_NAME="NONE")>.

Elaborating module <lpfTest>.

Elaborating module <microblaze_mcs_v1_4>.
WARNING:HDLCompiler:1127 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 279: Assignment to M_uBlaze_IO_Addr_Strobe ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 280: Assignment to M_uBlaze_IO_Read_Strobe ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 281: Assignment to M_uBlaze_IO_Write_Strobe ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 283: Assignment to M_uBlaze_FIT1_Interrupt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 284: Assignment to M_uBlaze_FIT1_Toggle ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 285: Assignment to M_uBlaze_PIT1_Interrupt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 286: Assignment to M_uBlaze_PIT1_Toggle ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 287: Assignment to M_uBlaze_INTC_IRQ ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 288: Assignment to M_uBlaze_IO_Address ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 289: Assignment to M_uBlaze_IO_Byte_Enable ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 290: Assignment to M_uBlaze_IO_Write_Data ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v".
INFO:Xst:3210 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" line 46: Output port <LOCKED> of the instance <clk_wiz> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" line 103: Output port <sample> of the instance <avr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" line 103: Output port <sample_channel> of the instance <avr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" line 103: Output port <new_sample> of the instance <avr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" line 152: Output port <running> of the instance <life> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" line 207: Output port <monitor_txdata> of the instance <semIP_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" line 207: Output port <status_correction> of the instance <semIP_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" line 207: Output port <status_classification> of the instance <semIP_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" line 207: Output port <status_injection> of the instance <semIP_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" line 207: Output port <status_essential> of the instance <semIP_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" line 207: Output port <monitor_txwrite> of the instance <semIP_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" line 207: Output port <monitor_rxread> of the instance <semIP_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" line 207: Output port <icap_request> of the instance <semIP_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" line 273: Output port <IO_Address> of the instance <uBlaze> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" line 273: Output port <IO_Byte_Enable> of the instance <uBlaze> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" line 273: Output port <IO_Write_Data> of the instance <uBlaze> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" line 273: Output port <IO_Addr_Strobe> of the instance <uBlaze> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" line 273: Output port <IO_Read_Strobe> of the instance <uBlaze> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" line 273: Output port <IO_Write_Strobe> of the instance <uBlaze> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" line 273: Output port <FIT1_Interrupt> of the instance <uBlaze> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" line 273: Output port <FIT1_Toggle> of the instance <uBlaze> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" line 273: Output port <PIT1_Interrupt> of the instance <uBlaze> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" line 273: Output port <PIT1_Toggle> of the instance <uBlaze> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" line 273: Output port <INTC_IRQ> of the instance <uBlaze> is unconnected or connected to loadless signal.
    Found 3-bit register for signal <M_lpfctr_q>.
    Found 32-bit register for signal <M_lpfVal_q>.
    Found 1-bit register for signal <M_lpfState_q>.
    Found 4-bit register for signal <M_semStatus_q>.
    Found 3-bit register for signal <M_lastLpfCtr_q>.
    Found 1-bit register for signal <M_lastutx_q>.
    Found 16-bit register for signal <M_scrnBLctr_q>.
    Found 16-bit register for signal <M_scrnBLmax_q>.
    Found 3-bit adder for signal <M_lpfctr_q[2]_GND_1_o_add_1_OUT> created at line 314.
    Found 16-bit adder for signal <M_scrnBLctr_d> created at line 374.
WARNING:Xst:737 - Found 1-bit latch for signal <lpfInData<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lpfInData<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lpfInData<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lpfInData<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lpfInData<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lpfInData<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lpfInData<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lpfInData<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lpfInData<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lpfInData<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lpfInData<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lpfInData<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lpfInData<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lpfInData<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lpfInData<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <seed<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <seed<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <seed<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <seed<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <seed<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <seed<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <seed<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <seed<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <seed<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <seed<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <seed<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <seed<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <seed<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <seed<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <seed<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <seed<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <seed<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <seed<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <seed<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <seed<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <seed<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <seed<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <seed<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <seed<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <seed<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <seed<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <seed<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <seed<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <seed<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <seed<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <seed<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <seed<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lpfInData<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 16-bit comparator greater for signal <scrn_backlight> created at line 375
    Summary:
    inferred   2 Adder/Subtractor(s).
    inferred  76 D-type flip-flop(s).
    inferred  48 Latch(s).
    inferred   1 Comparator(s).
    inferred   5 Multiplexer(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <clk_wiz>.
    Related source file is "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/coreGen/clk_wiz.v".
    Summary:
    no macro.
Unit <clk_wiz> synthesized.

Synthesizing Unit <reset_conditioner_1>.
    Related source file is "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/reset_conditioner_1.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
    inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_1> synthesized.

Synthesizing Unit <avr_interface_2>.
    Related source file is "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/avr_interface_2.v".
    Found 1-bit register for signal <M_busy_q>.
    Found 1-bit register for signal <M_newSampleReg_q>.
    Found 10-bit register for signal <M_sampleReg_q>.
    Found 4-bit register for signal <M_sampleChannelReg_q>.
    Found 2-bit register for signal <M_byteCt_q>.
    Found 4-bit register for signal <M_block_q>.
    Found finite state machine <FSM_0> for signal <M_byteCt_q>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | n_rdy (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 98
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 98
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 98
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 98
    Found 1-bit tristate buffer for signal <spi_miso> created at line 98
    Found 1-bit tristate buffer for signal <tx> created at line 98
    Summary:
    inferred  20 D-type flip-flop(s).
    inferred   3 Multiplexer(s).
    inferred   6 Tristate(s).
    inferred   1 Finite State Machine(s).
Unit <avr_interface_2> synthesized.

Synthesizing Unit <cclk_detector_7>.
    Related source file is "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/cclk_detector_7.v".
    Found 14-bit register for signal <M_ctr_q>.
    Found 14-bit adder for signal <M_ctr_q[13]_GND_8_o_add_3_OUT> created at line 33.
    Summary:
    inferred   1 Adder/Subtractor(s).
    inferred  14 D-type flip-flop(s).
Unit <cclk_detector_7> synthesized.

Synthesizing Unit <spi_slave_8>.
    Related source file is "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/spi_slave_8.v".
    Found 1-bit register for signal <M_miso_reg_q>.
    Found 2-bit register for signal <M_sck_reg_q>.
    Found 1-bit register for signal <M_ss_reg_q>.
    Found 8-bit register for signal <M_data_out_reg_q>.
    Found 1-bit register for signal <M_done_reg_q>.
    Found 3-bit register for signal <M_bit_ct_q>.
    Found 8-bit register for signal <M_data_q>.
    Found 1-bit register for signal <M_mosi_reg_q>.
    Found 3-bit subtractor for signal <M_bit_ct_q[2]_GND_9_o_sub_3_OUT> created at line 61.
    Found 15-bit shifter logical right for signal <n0056> created at line 68
    Summary:
    inferred   1 Adder/Subtractor(s).
    inferred  25 D-type flip-flop(s).
    inferred   8 Multiplexer(s).
    inferred   1 Combinational logic shifter(s).
Unit <spi_slave_8> synthesized.

Synthesizing Unit <uart_rx_9>.
    Related source file is "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/uart_rx_9.v".
    Found 3-bit register for signal <M_bitCtr_q>.
    Found 8-bit register for signal <M_savedData_q>.
    Found 1-bit register for signal <M_newData_q>.
    Found 1-bit register for signal <M_rxd_q>.
    Found 2-bit register for signal <M_state_q>.
    Found 7-bit register for signal <M_ctr_q>.
    Found finite state machine <FSM_1> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <M_ctr_q[6]_GND_10_o_add_6_OUT> created at line 69.
    Found 3-bit adder for signal <M_bitCtr_q[2]_GND_10_o_add_8_OUT> created at line 72.
    Summary:
    inferred   2 Adder/Subtractor(s).
    inferred  20 D-type flip-flop(s).
    inferred   6 Multiplexer(s).
    inferred   1 Finite State Machine(s).
Unit <uart_rx_9> synthesized.

Synthesizing Unit <uart_tx_10>.
    Related source file is "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/uart_tx_10.v".
    Found 3-bit register for signal <M_bitCtr_q>.
    Found 8-bit register for signal <M_savedData_q>.
    Found 1-bit register for signal <M_txReg_q>.
    Found 1-bit register for signal <M_blockFlag_q>.
    Found 2-bit register for signal <M_state_q>.
    Found 7-bit register for signal <M_ctr_q>.
    Found finite state machine <FSM_2> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <M_bitCtr_q[2]_GND_11_o_add_13_OUT> created at line 80.
    Found 7-bit adder for signal <M_ctr_q[6]_GND_11_o_add_19_OUT> created at line 88.
    Found 15-bit shifter logical right for signal <n0050> created at line 76
    Found 7-bit 4-to-1 multiplexer for signal <M_ctr_d> created at line 54.
    Summary:
    inferred   2 Adder/Subtractor(s).
    inferred  20 D-type flip-flop(s).
    inferred   5 Multiplexer(s).
    inferred   1 Combinational logic shifter(s).
    inferred   1 Finite State Machine(s).
Unit <uart_tx_10> synthesized.

Synthesizing Unit <reg_interface_debug_3>.
    Related source file is "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/reg_interface_debug_3.v".
    Found 32-bit comparator lessequal for signal <n0000> created at line 70
    Summary:
    inferred   1 Comparator(s).
    inferred   2 Multiplexer(s).
Unit <reg_interface_debug_3> synthesized.

Synthesizing Unit <reg_interface_11>.
    Related source file is "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/reg_interface_11.v".
    Found 2-bit register for signal <M_byte_ct_q>.
    Found 1-bit register for signal <M_inc_q>.
    Found 1-bit register for signal <M_wr_q>.
    Found 24-bit register for signal <M_timeout_q>.
    Found 32-bit register for signal <M_addr_q>.
    Found 32-bit register for signal <M_data_q>.
    Found 3-bit register for signal <M_state_q>.
    Found 6-bit register for signal <M_addr_ct_q>.
    Found finite state machine <FSM_3> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 26                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <M_addr_ct_q[5]_GND_19_o_sub_30_OUT> created at line 134.
    Found 24-bit adder for signal <M_timeout_q[23]_GND_19_o_add_0_OUT> created at line 59.
    Found 2-bit adder for signal <M_byte_ct_q[1]_GND_19_o_add_27_OUT> created at line 132.
    Found 32-bit adder for signal <M_addr_q[31]_GND_19_o_add_31_OUT> created at line 140.
    Summary:
    inferred   4 Adder/Subtractor(s).
    inferred  98 D-type flip-flop(s).
    inferred  13 Multiplexer(s).
    inferred   1 Finite State Machine(s).
Unit <reg_interface_11> synthesized.

Synthesizing Unit <wave_capture_12>.
    Related source file is "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/wave_capture_12.v".
    Found 8-bit register for signal <M_waddr_q>.
    Found 8-bit register for signal <M_data_old_q>.
    Found 32-bit register for signal <M_trigger_type_q>.
    Found 3-bit register for signal <M_trigger_index_q>.
    Found 2-bit register for signal <M_state_q>.
    Found 8-bit register for signal <M_raddr_q>.
    Found finite state machine <FSM_4> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 86                                             |
    | Inputs             | 16                                             |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <M_waddr_q[7]_GND_20_o_add_56_OUT> created at line 90.
    Found 8-bit adder for signal <M_raddr_q[7]_GND_20_o_add_123_OUT> created at line 142.
    Found 6-bit adder for signal <n0312> created at line 155.
    Found 63-bit shifter logical right for signal <n0300> created at line 155
    Summary:
    inferred   3 Adder/Subtractor(s).
    inferred  59 D-type flip-flop(s).
    inferred  46 Multiplexer(s).
    inferred   1 Combinational logic shifter(s).
    inferred   1 Finite State Machine(s).
Unit <wave_capture_12> synthesized.

Synthesizing Unit <simple_dual_ram_16>.
    Related source file is "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/simple_dual_ram_16.v".
        SIZE = 4'b1000
        DEPTH = 9'b100000000
    Found 256x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <read_data>.
    Summary:
    inferred   1 RAM(s).
    inferred   8 D-type flip-flop(s).
Unit <simple_dual_ram_16> synthesized.

Synthesizing Unit <life_4>.
    Related source file is "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/life_4.v".
    Summary:
    inferred   2 Multiplexer(s).
Unit <life_4> synthesized.

Synthesizing Unit <life_init_13>.
    Related source file is "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/life_init_13.v".
    Found 24-bit register for signal <M_timectr_q>.
    Found 4-bit register for signal <M_state_q>.
    Found 9-bit register for signal <M_cmdctr_q>.
    Found finite state machine <FSM_5> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 25                                             |
    | Inputs             | 5                                              |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 24-bit adder for signal <M_timectr_q[23]_GND_24_o_add_36_OUT> created at line 128.
    Found 9-bit adder for signal <M_cmdctr_q[8]_GND_24_o_add_40_OUT> created at line 140.
    Found 4x9-bit Read Only RAM for signal <_n0114>
    Found 8x9-bit Read Only RAM for signal <_n0117>
    Found 9-bit comparator greater for signal <M_cmdctr_q[8]_GND_24_o_LessThan_9_o> created at line 67
    Found 9-bit comparator greater for signal <M_cmdctr_q[8]_GND_24_o_LessThan_29_o> created at line 102
    Found 9-bit comparator greater for signal <M_cmdctr_q[8]_PWR_22_o_LessThan_42_o> created at line 141
    Summary:
    inferred   2 RAM(s).
    inferred   2 Adder/Subtractor(s).
    inferred  33 D-type flip-flop(s).
    inferred   3 Comparator(s).
    inferred  31 Multiplexer(s).
    inferred   1 Finite State Machine(s).
Unit <life_init_13> synthesized.

Synthesizing Unit <life_logic_14>.
    Related source file is "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/life_logic_14.v".
    Found 2-bit register for signal <M_bufferSel_q>.
    Found 2-bit register for signal <M_prevBufSel_q>.
    Found 9-bit register for signal <M_bufferSendCtr_q>.
    Found 26-bit register for signal <M_fpsCtr_q>.
    Found 4-bit register for signal <M_calcCtr_q>.
    Found 72-bit register for signal <M_cells_q>.
    Found 27-bit register for signal <M_calcRaddr_q>.
    Found 9-bit register for signal <M_calcWaddr_q>.
    Found 8-bit register for signal <M_outCell_q>.
    Found 7-bit register for signal <M_colCtr_q>.
    Found 3-bit register for signal <M_lineCtr_q>.
    Found 1-bit register for signal <M_calcDone_q>.
    Found 1-bit register for signal <M_prevFull_q>.
    Found 8-bit register for signal <M_prevData_q>.
    Found 3-bit register for signal <M_calcstate_q>.
    Found 2-bit register for signal <M_sendstate_q>.
    Found finite state machine <FSM_6> for signal <M_bufferSel_q>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 18                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <M_calcstate_q>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 8                                              |
    | Outputs            | 10                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <M_sendstate_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit subtractor for signal <M_lineCtr_q[2]_GND_25_o_sub_14_OUT> created at line 193.
    Found 9-bit subtractor for signal <M_lineCtr_q[2]_GND_25_o_sub_17_OUT> created at line 198.
    Found 9-bit subtractor for signal <M_lineCtr_q[2]_GND_25_o_sub_20_OUT> created at line 203.
    Found 9-bit adder for signal <M_calcRaddr_q[8]_GND_25_o_add_25_OUT> created at line 216.
    Found 9-bit adder for signal <M_calcRaddr_q[17]_GND_25_o_add_31_OUT> created at line 223.
    Found 9-bit adder for signal <M_calcRaddr_q[26]_GND_25_o_add_37_OUT> created at line 231.
    Found 4-bit adder for signal <M_calcCtr_q[3]_GND_25_o_add_44_OUT> created at line 245.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_46_OUT> created at line 256.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_48_OUT> created at line 259.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_50_OUT> created at line 262.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_52_OUT> created at line 265.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_54_OUT> created at line 268.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_56_OUT> created at line 271.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_58_OUT> created at line 274.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_61_OUT> created at line 283.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_63_OUT> created at line 286.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_65_OUT> created at line 289.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_67_OUT> created at line 292.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_69_OUT> created at line 295.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_71_OUT> created at line 298.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_73_OUT> created at line 301.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_76_OUT> created at line 310.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_78_OUT> created at line 313.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_80_OUT> created at line 316.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_82_OUT> created at line 319.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_84_OUT> created at line 322.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_86_OUT> created at line 325.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_88_OUT> created at line 328.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_91_OUT> created at line 337.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_93_OUT> created at line 340.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_95_OUT> created at line 343.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_97_OUT> created at line 346.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_99_OUT> created at line 349.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_101_OUT> created at line 352.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_103_OUT> created at line 355.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_106_OUT> created at line 364.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_108_OUT> created at line 367.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_110_OUT> created at line 370.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_112_OUT> created at line 373.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_114_OUT> created at line 376.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_116_OUT> created at line 379.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_118_OUT> created at line 382.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_121_OUT> created at line 391.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_123_OUT> created at line 394.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_125_OUT> created at line 397.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_127_OUT> created at line 400.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_129_OUT> created at line 403.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_131_OUT> created at line 406.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_133_OUT> created at line 409.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_136_OUT> created at line 418.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_138_OUT> created at line 421.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_140_OUT> created at line 424.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_142_OUT> created at line 427.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_144_OUT> created at line 430.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_146_OUT> created at line 433.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_148_OUT> created at line 436.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_151_OUT> created at line 445.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_153_OUT> created at line 448.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_155_OUT> created at line 451.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_157_OUT> created at line 454.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_159_OUT> created at line 457.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_161_OUT> created at line 460.
    Found 4-bit adder for signal <GND_25_o_GND_25_o_add_163_OUT> created at line 463.
    Found 7-bit adder for signal <M_colCtr_q[6]_GND_25_o_add_181_OUT> created at line 481.
    Found 9-bit adder for signal <M_calcWaddr_q[8]_GND_25_o_add_182_OUT> created at line 482.
    Found 3-bit adder for signal <M_lineCtr_q[2]_GND_25_o_add_185_OUT> created at line 492.
    Found 9-bit adder for signal <M_bufferSendCtr_q[8]_GND_25_o_add_234_OUT> created at line 538.
    Found 26-bit adder for signal <M_fpsCtr_q[25]_GND_25_o_add_235_OUT> created at line 539.
    Found 8x27-bit Read Only RAM for signal <initAddr>
    Found 4x9-bit Read Only RAM for signal <_n0950>
    Found 9-bit 4-to-1 multiplexer for signal <M_bufferSendCtr_d> created at line 549.
    Found 26-bit 4-to-1 multiplexer for signal <M_fpsCtr_d> created at line 549.
    Found 1-bit 4-to-1 multiplexer for signal <wr_valid> created at line 549.
    Found 9-bit 7-to-1 multiplexer for signal <_n0945> created at line 202.
    Found 9-bit 4-to-1 multiplexer for signal <_n0947> created at line 230.
    Found 1-bit 8-to-1 multiplexer for signal <_n0925> created at line 249.
    Found 4-bit 8-to-1 multiplexer for signal <_n0942> created at line 249.
WARNING:Xst:737 - Found 1-bit latch for signal <state<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <state<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <state<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <state<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <state<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <state<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 9-bit comparator equal for signal <M_calcRaddr_q[8]_M_lineCtr_q[2]_equal_28_o> created at line 218
    Found 9-bit comparator equal for signal <M_calcRaddr_q[17]_M_lineCtr_q[2]_equal_34_o> created at line 225
    Found 9-bit comparator equal for signal <M_calcRaddr_q[26]_M_lineCtr_q[2]_equal_40_o> created at line 233
    Found 4-bit comparator greater for signal <M_calcCtr_q[3]_GND_25_o_LessThan_178_o> created at line 471
    Found 4-bit comparator greater for signal <GND_25_o_M_calcCtr_q[3]_LessThan_179_o> created at line 471
    Found 2-bit comparator equal for signal <n0342> created at line 511
    Found 9-bit comparator greater for signal <M_bufferSendCtr_q[8]_PWR_23_o_LessThan_239_o> created at line 553
    Found 9-bit comparator greater for signal <M_bufferSendCtr_q[8]_GND_25_o_LessThan_254_o> created at line 580
    Found 9-bit comparator greater for signal <n0402> created at line 594
    Summary:
    inferred   2 RAM(s).
    inferred  68 Adder/Subtractor(s).
    inferred 177 D-type flip-flop(s).
    inferred   6 Latch(s).
    inferred   9 Comparator(s).
    inferred 270 Multiplexer(s).
    inferred   3 Finite State Machine(s).
Unit <life_logic_14> synthesized.

Synthesizing Unit <comm_PCD8544_15>.
    Related source file is "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/comm_PCD8544_15.v".
    Found 1-bit register for signal <M_sclkval_q>.
    Found 1-bit register for signal <M_sceval_q>.
    Found 9-bit register for signal <M_databuf_q>.
    Found 4-bit register for signal <M_bitCtr_q>.
    Found 3-bit register for signal <M_state_q>.
    Found 3-bit register for signal <M_laststate_q>.
    Found 6-bit register for signal <M_baudCtr_q>.
    Found finite state machine <FSM_9> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit adder for signal <M_baudCtr_q[5]_GND_34_o_add_0_OUT> created at line 57.
    Found 4-bit adder for signal <M_bitCtr_q[3]_GND_34_o_add_15_OUT> created at line 116.
    Found 6-bit comparator lessequal for signal <M_baudCtr_q[5]_GND_34_o_LessThan_2_o> created at line 69
    Found 3-bit comparator not equal for signal <n0005> created at line 85
    Summary:
    inferred   2 Adder/Subtractor(s).
    inferred  24 D-type flip-flop(s).
    inferred   2 Comparator(s).
    inferred  30 Multiplexer(s).
    inferred   1 Finite State Machine(s).
Unit <comm_PCD8544_15> synthesized.

Synthesizing Unit <pn_gen_5>.
    Related source file is "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/pn_gen_5.v".
    Found 32-bit register for signal <M_y_q>.
    Found 32-bit register for signal <M_z_q>.
    Found 32-bit register for signal <M_w_q>.
    Found 32-bit register for signal <M_x_q>.
    Summary:
    inferred 128 D-type flip-flop(s).
    inferred   4 Multiplexer(s).
Unit <pn_gen_5> synthesized.

Synthesizing Unit <icap_6>.
    Related source file is "/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/icap_6.v".
    Summary:
    no macro.
Unit <icap_6> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 256x8-bit dual-port RAM                               : 1
 4x9-bit single-port Read Only RAM                     : 2
 8x27-bit single-port Read Only RAM                    : 1
 8x9-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 87
 14-bit adder                                          : 1
 16-bit adder                                          : 1
 2-bit adder                                           : 1
 24-bit adder                                          : 2
 26-bit adder                                          : 1
 3-bit adder                                           : 4
 3-bit subtractor                                      : 1
 32-bit adder                                          : 1
 4-bit adder                                           : 58
 6-bit adder                                           : 2
 6-bit subtractor                                      : 1
 7-bit adder                                           : 3
 8-bit adder                                           : 2
 9-bit adder                                           : 6
 9-bit subtractor                                      : 3
# Registers                                            : 71
 1-bit register                                        : 18
 10-bit register                                       : 1
 14-bit register                                       : 1
 16-bit register                                       : 2
 2-bit register                                        : 3
 24-bit register                                       : 2
 26-bit register                                       : 1
 27-bit register                                       : 1
 3-bit register                                        : 8
 32-bit register                                       : 8
 4-bit register                                        : 6
 6-bit register                                        : 2
 7-bit register                                        : 3
 72-bit register                                       : 1
 8-bit register                                        : 10
 9-bit register                                        : 4
# Latches                                              : 54
 1-bit latch                                           : 54
# Comparators                                          : 16
 16-bit comparator greater                             : 1
 2-bit comparator equal                                : 1
 3-bit comparator not equal                            : 1
 32-bit comparator lessequal                           : 1
 4-bit comparator greater                              : 2
 6-bit comparator lessequal                            : 1
 9-bit comparator equal                                : 3
 9-bit comparator greater                              : 6
# Multiplexers                                         : 425
 1-bit 2-to-1 multiplexer                              : 230
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 5
 24-bit 2-to-1 multiplexer                             : 5
 26-bit 2-to-1 multiplexer                             : 1
 26-bit 4-to-1 multiplexer                             : 1
 27-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 5
 32-bit 2-to-1 multiplexer                             : 8
 33-bit 2-to-1 multiplexer                             : 6
 4-bit 2-to-1 multiplexer                              : 88
 4-bit 8-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 9
 7-bit 2-to-1 multiplexer                              : 7
 7-bit 4-to-1 multiplexer                              : 1
 72-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 12
 9-bit 2-to-1 multiplexer                              : 37
 9-bit 4-to-1 multiplexer                              : 2
 9-bit 7-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 15-bit shifter logical right                          : 2
 63-bit shifter logical right                          : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 10
# Xors                                                 : 4
 1-bit xor2                                            : 1
 32-bit xor2                                           : 2
 32-bit xor4                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../../test.srcs/sources_1/imports/coreGen/semIP.ngc>.
Reading core <../../test.srcs/sources_1/imports/coreGen/lpfTest.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <../../test.srcs/sources_1/imports/coreGen/microblaze_mcs_v1_4.ngc>.
Reading core <../../test.srcs/sources_1/imports/coreGen/screenfifo.ngc>.
Reading core <../../test.srcs/sources_1/imports/coreGen/screenBuf.ngc>.
Loading core <semIP> for timing and area information for instance <semIP_inst>.
Loading core <lpfTest> for timing and area information for instance <lpfTest>.
Loading core <microblaze_mcs_v1_4> for timing and area information for instance <uBlaze>.
Loading core <screenfifo> for timing and area information for instance <fifo>.
Loading core <screenBuf> for timing and area information for instance <buf1>.
Loading core <screenBuf> for timing and area information for instance <buf2>.

Synthesizing (advanced) Unit <cclk_detector_7>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <cclk_detector_7> synthesized (advanced).

Synthesizing (advanced) Unit <comm_PCD8544_15>.
The following registers are absorbed into counter <M_bitCtr_q>: 1 register on signal <M_bitCtr_q>.
Unit <comm_PCD8544_15> synthesized (advanced).

Synthesizing (advanced) Unit <life_init_13>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <M_cmdctr_q> prevents it from being combined with the RAM <Mram__n0114> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 9-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <M_cmdctr_q<1:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <M_cmdctr_q> prevents it from being combined with the RAM <Mram__n0117> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 9-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <M_cmdctr_q<2:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <life_init_13> synthesized (advanced).

Synthesizing (advanced) Unit <life_logic_14>.
The following registers are absorbed into counter <M_calcCtr_q>: 1 register on signal <M_calcCtr_q>.
The following registers are absorbed into counter <M_colCtr_q>: 1 register on signal <M_colCtr_q>.
The following registers are absorbed into counter <M_lineCtr_q>: 1 register on signal <M_lineCtr_q>.
INFO:Xst:3231 - The small RAM <Mram__n0950> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 9-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <M_bufferSendCtr_q<1:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_initAddr> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 27-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <M_lineCtr_q>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <initAddr>      |          |
    -----------------------------------------------------------------------
Unit <life_logic_14> synthesized (advanced).

Synthesizing (advanced) Unit <mojo_top_0>.
The following registers are absorbed into counter <M_scrnBLctr_q>: 1 register on signal <M_scrnBLctr_q>.
The following registers are absorbed into counter <M_lpfctr_q>: 1 register on signal <M_lpfctr_q>.
Unit <mojo_top_0> synthesized (advanced).

Synthesizing (advanced) Unit <reg_interface_11>.
The following registers are absorbed into counter <M_timeout_q>: 1 register on signal <M_timeout_q>.
Unit <reg_interface_11> synthesized (advanced).

Synthesizing (advanced) Unit <spi_slave_8>.
The following registers are absorbed into counter <M_bit_ct_q>: 1 register on signal <M_bit_ct_q>.
Unit <spi_slave_8> synthesized (advanced).

Synthesizing (advanced) Unit <uart_rx_9>.
The following registers are absorbed into counter <M_bitCtr_q>: 1 register on signal <M_bitCtr_q>.
Unit <uart_rx_9> synthesized (advanced).

Synthesizing (advanced) Unit <uart_tx_10>.
The following registers are absorbed into counter <M_bitCtr_q>: 1 register on signal <M_bitCtr_q>.
Unit <uart_tx_10> synthesized (advanced).

Synthesizing (advanced) Unit <wave_capture_12>.
The following registers are absorbed into counter <M_raddr_q>: 1 register on signal <M_raddr_q>.
INFO:Xst:3226 - The RAM <ram/Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ram/read_data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <M_ram_write_en> | high     |
    |     addrA          | connected to signal <M_waddr_q>     |          |
    |     diA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <M_raddr_q>     |          |
    |     doB            | connected to signal <M_ram_read_data> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <wave_capture_12> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 256x8-bit dual-port block RAM                         : 1
 4x9-bit single-port distributed Read Only RAM         : 2
 8x27-bit single-port distributed Read Only RAM        : 1
 8x9-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 75
 2-bit adder                                           : 1
 24-bit adder                                          : 1
 26-bit adder                                          : 1
 32-bit adder                                          : 1
 4-bit adder                                           : 56
 6-bit adder                                           : 2
 6-bit subtractor                                      : 1
 7-bit adder                                           : 2
 8-bit adder                                           : 1
 9-bit adder                                           : 6
 9-bit subtractor                                      : 3
# Counters                                             : 12
 14-bit up counter                                     : 1
 16-bit up counter                                     : 1
 24-bit up counter                                     : 1
 3-bit down counter                                    : 1
 3-bit up counter                                      : 4
 4-bit up counter                                      : 2
 7-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 606
 Flip-Flops                                            : 606
# Comparators                                          : 16
 16-bit comparator greater                             : 1
 2-bit comparator equal                                : 1
 3-bit comparator not equal                            : 1
 32-bit comparator lessequal                           : 1
 4-bit comparator greater                              : 2
 6-bit comparator lessequal                            : 1
 9-bit comparator equal                                : 3
 9-bit comparator greater                              : 6
# Multiplexers                                         : 503
 1-bit 2-to-1 multiplexer                              : 319
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 1
 2-bit 2-to-1 multiplexer                              : 5
 24-bit 2-to-1 multiplexer                             : 4
 26-bit 2-to-1 multiplexer                             : 1
 26-bit 4-to-1 multiplexer                             : 1
 27-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 8
 33-bit 2-to-1 multiplexer                             : 6
 4-bit 2-to-1 multiplexer                              : 86
 4-bit 8-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 9
 7-bit 2-to-1 multiplexer                              : 6
 7-bit 4-to-1 multiplexer                              : 1
 72-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 11
 9-bit 2-to-1 multiplexer                              : 36
 9-bit 4-to-1 multiplexer                              : 2
 9-bit 7-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 15-bit shifter logical right                          : 2
 63-bit shifter logical right                          : 1
# FSMs                                                 : 10
# Xors                                                 : 4
 1-bit xor2                                            : 1
 32-bit xor2                                           : 2
 32-bit xor4                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <state_6> (without init value) has a constant value of 0 in block <life_logic_14>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <M_data_q_0> in Unit <spi_slave_8> is equivalent to the following 7 FFs/Latches, which will be removed : <M_data_q_1> <M_data_q_2> <M_data_q_3> <M_data_q_4> <M_data_q_5> <M_data_q_6> <M_data_q_7>
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <avr/FSM_0> on signal <M_byteCt_q[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <avr/uart_tx/FSM_2> on signal <M_state_q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <avr/uart_rx/FSM_1> on signal <M_state_q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <L_reg/reg_interface/FSM_3> on signal <M_state_q[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 100   | 100
 010   | 010
 011   | 011
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <L_reg/wave_capture/FSM_4> on signal <M_state_q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <life/life_init/FSM_5> on signal <M_state_q[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 1001  | 1001
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <life/life_logic/FSM_8> on signal <M_sendstate_q[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <life/life_logic/FSM_6> on signal <M_bufferSel_q[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <life/life_logic/FSM_7> on signal <M_calcstate_q[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <life/comm_screen/FSM_9> on signal <M_state_q[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 100   | 100
 011   | 011
-------------------
WARNING:Xst:2677 - Node <M_cells_q_0> of sequential type is unconnected in block <life_logic_14>.
WARNING:Xst:2677 - Node <M_cells_q_1> of sequential type is unconnected in block <life_logic_14>.
WARNING:Xst:2677 - Node <M_cells_q_2> of sequential type is unconnected in block <life_logic_14>.
WARNING:Xst:2677 - Node <M_cells_q_3> of sequential type is unconnected in block <life_logic_14>.
WARNING:Xst:2677 - Node <M_cells_q_4> of sequential type is unconnected in block <life_logic_14>.
WARNING:Xst:2677 - Node <M_cells_q_5> of sequential type is unconnected in block <life_logic_14>.
WARNING:Xst:2677 - Node <M_cells_q_6> of sequential type is unconnected in block <life_logic_14>.
WARNING:Xst:2677 - Node <M_cells_q_17> of sequential type is unconnected in block <life_logic_14>.
WARNING:Xst:2677 - Node <M_cells_q_18> of sequential type is unconnected in block <life_logic_14>.
WARNING:Xst:2677 - Node <M_cells_q_19> of sequential type is unconnected in block <life_logic_14>.
WARNING:Xst:2677 - Node <M_cells_q_20> of sequential type is unconnected in block <life_logic_14>.
WARNING:Xst:2677 - Node <M_cells_q_21> of sequential type is unconnected in block <life_logic_14>.
WARNING:Xst:2677 - Node <M_cells_q_22> of sequential type is unconnected in block <life_logic_14>.
WARNING:Xst:2677 - Node <M_cells_q_23> of sequential type is unconnected in block <life_logic_14>.
WARNING:Xst:2677 - Node <M_cells_q_24> of sequential type is unconnected in block <life_logic_14>.
WARNING:Xst:2677 - Node <M_cells_q_25> of sequential type is unconnected in block <life_logic_14>.
WARNING:Xst:2677 - Node <M_cells_q_26> of sequential type is unconnected in block <life_logic_14>.
WARNING:Xst:2677 - Node <M_cells_q_27> of sequential type is unconnected in block <life_logic_14>.
WARNING:Xst:2677 - Node <M_cells_q_28> of sequential type is unconnected in block <life_logic_14>.
WARNING:Xst:2677 - Node <M_cells_q_29> of sequential type is unconnected in block <life_logic_14>.
WARNING:Xst:2677 - Node <M_cells_q_30> of sequential type is unconnected in block <life_logic_14>.
WARNING:Xst:2677 - Node <M_cells_q_41> of sequential type is unconnected in block <life_logic_14>.
WARNING:Xst:2677 - Node <M_cells_q_42> of sequential type is unconnected in block <life_logic_14>.
WARNING:Xst:2677 - Node <M_cells_q_43> of sequential type is unconnected in block <life_logic_14>.
WARNING:Xst:2677 - Node <M_cells_q_44> of sequential type is unconnected in block <life_logic_14>.
WARNING:Xst:2677 - Node <M_cells_q_45> of sequential type is unconnected in block <life_logic_14>.
WARNING:Xst:2677 - Node <M_cells_q_46> of sequential type is unconnected in block <life_logic_14>.
WARNING:Xst:2677 - Node <M_cells_q_47> of sequential type is unconnected in block <life_logic_14>.
WARNING:Xst:2677 - Node <M_cells_q_48> of sequential type is unconnected in block <life_logic_14>.
WARNING:Xst:2677 - Node <M_cells_q_49> of sequential type is unconnected in block <life_logic_14>.
WARNING:Xst:2677 - Node <M_cells_q_50> of sequential type is unconnected in block <life_logic_14>.
WARNING:Xst:2677 - Node <M_cells_q_51> of sequential type is unconnected in block <life_logic_14>.
WARNING:Xst:2677 - Node <M_cells_q_52> of sequential type is unconnected in block <life_logic_14>.
WARNING:Xst:2677 - Node <M_cells_q_53> of sequential type is unconnected in block <life_logic_14>.
WARNING:Xst:2677 - Node <M_cells_q_54> of sequential type is unconnected in block <life_logic_14>.
WARNING:Xst:2677 - Node <M_cells_q_65> of sequential type is unconnected in block <life_logic_14>.
WARNING:Xst:2677 - Node <M_cells_q_66> of sequential type is unconnected in block <life_logic_14>.
WARNING:Xst:2677 - Node <M_cells_q_67> of sequential type is unconnected in block <life_logic_14>.
WARNING:Xst:2677 - Node <M_cells_q_68> of sequential type is unconnected in block <life_logic_14>.
WARNING:Xst:2677 - Node <M_cells_q_69> of sequential type is unconnected in block <life_logic_14>.
WARNING:Xst:2677 - Node <M_cells_q_70> of sequential type is unconnected in block <life_logic_14>.
WARNING:Xst:2677 - Node <M_cells_q_71> of sequential type is unconnected in block <life_logic_14>.
INFO:Xst:1901 - Instance clk_wiz/pll_base_inst in unit clk_wiz/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
WARNING:Xst:2677 - Node <avr/M_byteCt_q_FSM_FFd1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_byteCt_q_FSM_FFd2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_9> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_8> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_7> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_6> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_5> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_4> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_0> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_newSampleReg_q> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleChannelReg_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleChannelReg_q_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleChannelReg_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleChannelReg_q_0> of sequential type is unconnected in block <mojo_top_0>.

Optimizing unit <mojo_top_0> ...

Optimizing unit <uart_tx_10> ...

Optimizing unit <spi_slave_8> ...

Optimizing unit <uart_rx_9> ...

Optimizing unit <reg_interface_11> ...

Optimizing unit <wave_capture_12> ...

Optimizing unit <life_init_13> ...

Optimizing unit <life_logic_14> ...

Optimizing unit <comm_PCD8544_15> ...

Optimizing unit <pn_gen_5> ...
WARNING:Xst:2677 - Node <avr/spi_slave/M_data_out_reg_q_7> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_data_out_reg_q_6> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_data_out_reg_q_5> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_data_out_reg_q_4> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_data_out_reg_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_data_out_reg_q_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_data_out_reg_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_data_out_reg_q_0> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_done_reg_q> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_mosi_reg_q> of sequential type is unconnected in block <mojo_top_0>.
INFO:Xst:2261 - The FF/Latch <life/life_logic/M_colCtr_q_0> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <life/life_logic/M_calcWaddr_q_0>
INFO:Xst:2261 - The FF/Latch <life/life_logic/M_colCtr_q_1> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <life/life_logic/M_calcWaddr_q_1>

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 50.
INFO:Xst:2260 - The FF/Latch <U0/ilmb/POR_FF_I> in Unit <uBlaze> is equivalent to the following FF/Latch : <U0/dlmb/POR_FF_I>
INFO:Xst:2260 - The FF/Latch <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i> in Unit <uBlaze> is equivalent to the following 29 FFs/Latches : <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[16].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[2].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[1].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i>
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <life/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i>
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <life/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0>
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <life/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i>
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <life/fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0>
INFO:Xst:2260 - The FF/Latch <U0/ilmb/POR_FF_I> in Unit <uBlaze> is equivalent to the following FF/Latch : <U0/dlmb/POR_FF_I>
INFO:Xst:2260 - The FF/Latch <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i> in Unit <uBlaze> is equivalent to the following 29 FFs/Latches : <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[16].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[2].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[1].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i>
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <life/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i>
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <life/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0>
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <life/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i>
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <life/fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0>

Final Macro Processing ...

Processing Unit <mojo_top_0> :
    Found 3-bit shift register for signal <avr/M_block_q_2>.
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 642
 Flip-Flops                                            : 642
# Shift Registers                                      : 1
 3-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
-----------------------------------------------------------------------------------------------+---------------------------------+-------+
Clock Signal                                                                                   | Clock buffer(FF name)           | Load  |
-----------------------------------------------------------------------------------------------+---------------------------------+-------+
clk_wiz/pll_base_inst/CLKOUT0                                                                  | BUFG                            | 613   |
clk_wiz/pll_base_inst/CLKOUT1                                                                  | BUFG                            | 423   |
M_reg_regOut[0]_M_reg_regOut[1]_AND_253_o(M_reg_regOut[0]_M_reg_regOut[1]_AND_253_o<0>1:O)     | BUFG(*)(seed_31)                | 32    |
lpfInValid(lpfInValid1:O)                                                                      | NONE(*)(lpfInData_13)           | 16    |
clk_wiz/pll_base_inst/CLKOUT2                                                                  | BUFG                            | 1289  |
clk_wiz/pll_base_inst/CLKOUT3                                                                  | BUFG                            | 816   |
life/life_logic/M_calcstate_q[2]_GND_27_o_Mux_219_o(life/life_logic/M_calcstate_q__n1014<1>1:O)| NONE(*)(life/life_logic/state_1)| 5     |
-----------------------------------------------------------------------------------------------+---------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 17.085ns (Maximum Frequency: 58.532MHz)
   Minimum input arrival time before clock: 3.849ns
   Maximum output required time after clock: 8.556ns
   Maximum combinational path delay: 6.110ns

=========================================================================
[Sat Dec  9 19:35:08 2017] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 154.199 ; gain = 4.000
# launch_runs -runs impl_1
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design mojo_top_0.ngc ...
WARNING:NetListWriters:298 - No output is written to mojo_top_0.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:304 - Port bus regIn<65 : 0> on block wave_capture_12 is
   not reconstructed, because there are some missing bus pins.
WARNING:NetListWriters:306 - Signal bus
   Madd_M_waddr_q[7]_GND_20_o_add_56_OUT_cy<5 : 2> on block wave_capture_12 is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:304 - Port bus regOut<65 : 0> on block reg_interface_11
   is not reconstructed, because there are some missing bus pins.
WARNING:NetListWriters:304 - Port bus regOut<65 : 2> on block
   reg_interface_debug_3 is not reconstructed, because there are some missing
   bus pins.
WARNING:NetListWriters:306 - Signal bus M_reg_interface_regOut<33 : 0> on block
   reg_interface_debug_3 is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus M_wave_capture_regOut<32 : 10> on block
   reg_interface_debug_3 is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus M_reg_regOut[65 : 2] on block mojo_top_0
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file mojo_top_0.edif ...
ngc2edif: Total memory usage is 108364 kilobytes

Parsing EDIF File [/home/cody/mojo/test/work/planAhead/test/test.data/cache/mojo_top_0_ngc_fdcfe2dc.edif]
Finished Parsing EDIF File [/home/cody/mojo/test/work/planAhead/test/test.data/cache/mojo_top_0_ngc_fdcfe2dc.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design screenBuf.ngc ...
WARNING:NetListWriters:298 - No output is written to screenBuf.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file screenBuf.edif ...
ngc2edif: Total memory usage is 103692 kilobytes

Reading core file '/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/coreGen/screenBuf.ngc' for (cell view 'screenBuf', library 'mojo_top_0_lib', file 'mojo_top_0.ngc')
Parsing EDIF File [/home/cody/mojo/test/work/planAhead/test/test.data/cache/screenBuf_ngc_e09e34d8.edif]
Finished Parsing EDIF File [/home/cody/mojo/test/work/planAhead/test/test.data/cache/screenBuf_ngc_e09e34d8.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design screenfifo.ngc ...
WARNING:NetListWriters:298 - No output is written to screenfifo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file screenfifo.edif ...
ngc2edif: Total memory usage is 104404 kilobytes

Reading core file '/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/coreGen/screenfifo.ngc' for (cell view 'screenfifo', library 'mojo_top_0_lib', file 'mojo_top_0.ngc')
Parsing EDIF File [/home/cody/mojo/test/work/planAhead/test/test.data/cache/screenfifo_ngc_e09e34d8.edif]
Finished Parsing EDIF File [/home/cody/mojo/test/work/planAhead/test/test.data/cache/screenfifo_ngc_e09e34d8.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design semIP.ngc ...
WARNING:NetListWriters:298 - No output is written to semIP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/wrapper_wrapper/gens6.wrapper_controller/Mmux__n0890_rs_lut<6 : 0> on
   block semIP is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/wrapper_wrapper/gens6.wrapper_controller/controller_dbuffer/dina<16 : 0>
   on block semIP is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   U0/wrapper_wrapper/gens6.wrapper_controller/controller_dbuffer/doutb<17 : 8>
   on block semIP is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file semIP.edif ...
ngc2edif: Total memory usage is 106824 kilobytes

Reading core file '/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/coreGen/semIP.ngc' for (cell view 'semIP', library 'mojo_top_0_lib', file 'mojo_top_0.ngc')
Parsing EDIF File [/home/cody/mojo/test/work/planAhead/test/test.data/cache/semIP_ngc_e09e34d8.edif]
Finished Parsing EDIF File [/home/cody/mojo/test/work/planAhead/test/test.data/cache/semIP_ngc_e09e34d8.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design lpfTest.ngc ...
WARNING:NetListWriters:298 - No output is written to lpfTest.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file lpfTest.edif ...
ngc2edif: Total memory usage is 108740 kilobytes

Reading core file '/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/coreGen/lpfTest.ngc' for (cell view 'lpfTest', library 'mojo_top_0_lib', file 'mojo_top_0.ngc')
Parsing EDIF File [/home/cody/mojo/test/work/planAhead/test/test.data/cache/lpfTest_ngc_e09e34d8.edif]
Finished Parsing EDIF File [/home/cody/mojo/test/work/planAhead/test/test.data/cache/lpfTest_ngc_e09e34d8.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design microblaze_mcs_v1_4.ngc ...
WARNING:NetListWriters:298 - No output is written to microblaze_mcs_v1_4.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus U0/iomodule_0/IO_Address[31 : 0] on
   block microblaze_mcs_v1_4 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status[
   6 : 0] on block microblaze_mcs_v1_4 is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR[7 : 3] on block
   microblaze_mcs_v1_4 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.mux_res[2 : 0] on
   block microblaze_mcs_v1_4 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr[7 : 3] on block
   microblaze_mcs_v1_4 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr[2 : 0] on block
   microblaze_mcs_v1_4 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/op1_s
   hift[29 : 0] on block microblaze_mcs_v1_4 is not reconstructed, because there
   are some missing bus signals.
  finished :Prep
Writing EDIF netlist file microblaze_mcs_v1_4.edif ...
ngc2edif: Total memory usage is 108544 kilobytes

Reading core file '/home/cody/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/coreGen/microblaze_mcs_v1_4.ngc' for (cell view 'microblaze_mcs_v1_4', library 'mojo_top_0_lib', file 'mojo_top_0.ngc')
Parsing EDIF File [/home/cody/mojo/test/work/planAhead/test/test.data/cache/microblaze_mcs_v1_4_ngc_e09e34d8.edif]
Finished Parsing EDIF File [/home/cody/mojo/test/work/planAhead/test/test.data/cache/microblaze_mcs_v1_4_ngc_e09e34d8.edif]
INFO: [Netlist 29-17] Analyzing 180 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/PinFunctions.xml...
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/drc.xml
Parsing UCF File [/home/cody/mojo/test/work/planAhead/test/test.srcs/constrs_1/imports/cody/mojo/test/constraint/pins.ucf]
Finished Parsing UCF File [/home/cody/mojo/test/work/planAhead/test/test.srcs/constrs_1/imports/cody/mojo/test/constraint/pins.ucf]
Parsing UCF File [/home/cody/mojo/test/work/planAhead/test/test.srcs/constrs_1/imports/cody/Downloads/mojo-ide-B1.3.6/library/components/mojo.ucf]
Finished Parsing UCF File [/home/cody/mojo/test/work/planAhead/test/test.srcs/constrs_1/imports/cody/Downloads/mojo-ide-B1.3.6/library/components/mojo.ucf]
[Sat Dec  9 19:35:19 2017] Launched impl_1...
Run output will be captured here: /home/cody/mojo/test/work/planAhead/test/test.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 317.676 ; gain = 163.477
# wait_on_run impl_1
[Sat Dec  9 19:35:19 2017] Waiting for impl_1 to finish...

*** Running ngdbuild
    with args -intstyle ise -p xc6slx9tqg144-2 -dd _ngo -uc mojo_top_0.ucf mojo_top_0.edf


Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -intstyle
ise -p xc6slx9tqg144-2 -dd _ngo -uc mojo_top_0.ucf mojo_top_0.edf

Executing edif2ngd -quiet "mojo_top_0.edf" "_ngo/mojo_top_0.ngo"
Release 14.7 - edif2ngd P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading NGO file
"/home/cody/mojo/test/work/planAhead/test/test.runs/impl_1/_ngo/mojo_top_0.ngo"
...
Executing edif2ngd -noa "fir_compiler_v6_3_xst.edn"
"_ngo/fir_compiler_v6_3_xst.ngo"
Release 14.7 - edif2ngd P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 14.7 edif2ngd P.20131013 (lin64)
INFO:NgdBuild - Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Writing module to "_ngo/fir_compiler_v6_3_xst.ngo"...
Loading design module
"/home/cody/mojo/test/work/planAhead/test/test.runs/impl_1/_ngo/fir_compiler_v6_
3_xst.ngo"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "mojo_top_0.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...




Done...

Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[8].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_
   FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/PC_EX_DFF' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[6].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[4].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[2].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_
   FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/PC_EX_DFF' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[0].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[9].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[7].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[5].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[28].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[3].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[26].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[31].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[1].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[19].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[24].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[22].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[17].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_
   FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/PC_EX_DFF' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_
   FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/PC_EX_DFF' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[20].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[15].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[29].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[13].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[27].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[11].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_
   FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/PC_EX_DFF' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[25].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[30].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[18].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[23].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[21].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[16].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[14].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[12].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[10].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_
   FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/PC_EX_DFF' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_
   FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/PC_EX_DFF' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_
   FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/PC_EX_DFF' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Ext_NM_BRK
   _FDRSE' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_
   FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/PC_EX_DFF' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_
   FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/PC_EX_DFF' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_
   FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/PC_EX_DFF' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_
   FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/PC_EX_DFF' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_
   FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/PC_EX_DFF' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000440/sig00000b8e'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000440/sig00000b8f'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000440/sig00000b90'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000440/sig00000b92'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000440/sig00000b93'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000441/sig00000ba0'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000441/sig00000ba1'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000441/sig00000ba2'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000441/sig00000ba4'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000441/sig00000ba5'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000442/sig00000bb2'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000442/sig00000bb3'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000442/sig00000bb4'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000442/sig00000bb6'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000442/sig00000bb7'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000443/sig00000bc4'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000443/sig00000bc5'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000443/sig00000bc6'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000443/sig00000bc8'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000443/sig00000bc9'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000444/sig00000bd6'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000444/sig00000bd7'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000444/sig00000bd8'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000444/sig00000bda'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000444/sig00000bdb'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000445/sig00000be8'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000445/sig00000be9'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000445/sig00000bea'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000445/sig00000bec'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000445/sig00000bed'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000446/sig00000bfa'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000446/sig00000bfb'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000446/sig00000bfc'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000446/sig00000bfe'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000446/sig00000bff'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000447/sig00000c0c'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000447/sig00000c0d'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000447/sig00000c0e'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000447/sig00000c10'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000447/sig00000c11'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk0000043e/sig00000b6a'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk0000043e/sig00000b6b'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk0000043e/sig00000b6c'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk0000043e/sig00000b6e'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk0000043e/sig00000b6f'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk0000043e/sig00000b70'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk0000043f/sig00000b7c'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk0000043f/sig00000b7d'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk0000043f/sig00000b7e'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk0000043f/sig00000b80'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk0000043f/sig00000b81'
   has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  97

Writing NGD file "mojo_top_0.ngd" ...
Total REAL time to NGDBUILD completion:  19 sec
Total CPU time to NGDBUILD completion:   5 sec

Writing NGDBUILD log file "mojo_top_0.bld"...

NGDBUILD done.

*** Running map
    with args -intstyle pa -w -pr b -mt on mojo_top_0.ngd

Using target part "6slx9tqg144-2".
INFO:Map:284 - Map is running with the multi-threading option on. Map currently
   supports the use of up to 2 processors. Based on the the user options and
   machine load, Map will use 2 processors during this run.
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 10 secs
Total CPU  time at the beginning of Placer: 10 secs

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:9141f0ea) REAL time: 11 secs

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:9141f0ea) REAL time: 11 secs

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:9141f0ea) REAL time: 11 secs

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:c151f9ed) REAL time: 16 secs

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:c151f9ed) REAL time: 16 secs

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:c151f9ed) REAL time: 16 secs

Phase 7.3  Local Placement Optimization

Phase 7.3  Local Placement Optimization (Checksum:ea0f26fd) REAL time: 16 secs

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:ea0f26fd) REAL time: 16 secs

Phase 9.8  Global Placement
......................
...................................................
...................................................................
.............................................................................
...........................................
Phase 9.8  Global Placement (Checksum:3c783fc6) REAL time: 37 secs

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:3c783fc6) REAL time: 37 secs

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:6e5f9e39) REAL time: 41 secs

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:6e5f9e39) REAL time: 41 secs

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:1dc3a003) REAL time: 42 secs

Total REAL time to Placer completion: 42 secs
Total CPU  time to Placer completion: 43 secs
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    3
Slice Logic Utilization:
  Number of Slice Registers:                 2,437 out of  11,440   21%
    Number used as Flip Flops:               2,387
    Number used as Latches:                     48
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                2
  Number of Slice LUTs:                      2,682 out of   5,720   46%
    Number used as logic:                    2,291 out of   5,720   40%
      Number using O6 output only:           1,485
      Number using O5 output only:             116
      Number using O5 and O6:                  690
      Number used as ROM:                        0
    Number used as Memory:                     310 out of   1,440   21%
      Number used as Dual Port RAM:             74
        Number using O6 output only:             2
        Number using O5 output only:             2
        Number using O5 and O6:                 70
      Number used as Single Port RAM:           14
        Number using O6 output only:            10
        Number using O5 output only:             0
        Number using O5 and O6:                  4
      Number used as Shift Register:           222
        Number using O6 output only:            46
        Number using O5 output only:             0
        Number using O5 and O6:                176
    Number used exclusively as route-thrus:     81
      Number with same-slice register load:     73
      Number with same-slice carry load:         8
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,003 out of   1,430   70%
  Number of MUXCYs used:                       412 out of   2,860   14%
  Number of LUT Flip Flop pairs used:        3,137
    Number with an unused Flip Flop:         1,153 out of   3,137   36%
    Number with an unused LUT:                 455 out of   3,137   14%
    Number of fully used LUT-FF pairs:       1,529 out of   3,137   48%
    Number of unique control sets:             156
    Number of slice register sites lost
      to control set restrictions:             413 out of  11,440    3%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        30 out of     102   29%
    Number of LOCed IOBs:                       30 out of      30  100%
    IOB Flip Flops:                              3
    IOB Latches:                                 5

Specific Feature Utilization:
  Number of RAMB16BWERs:                        20 out of      32   62%
  Number of RAMB8BWERs:                          5 out of      64    7%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       5 out of      16   31%
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   3 out of     200    1%
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0%
  Number of OLOGIC2/OSERDES2s:                   5 out of     200    2%
    Number used as OLOGIC2s:                     5
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                           11 out of      16   68%
  Number of ICAPs:                               1 out of       1  100%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.45

Peak Memory Usage:  826 MB
Total REAL time to MAP completion:  44 secs
Total CPU time to MAP completion (all processors):   45 secs

Mapping completed.
See MAP report file "mojo_top_0.mrp" for details.

*** Running par
    with args -intstyle pa mojo_top_0.ncd -w mojo_top_0_routed.ncd -mt on




Constraints file: mojo_top_0.pcf.
Loading device for application Rf_Device from file '6slx9.nph' in environment /opt/Xilinx/14.7/ISE_DS/ISE/.
   "mojo_top_0" is an NCD, version 3.2, device xc6slx9, package tqg144, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 2,437 out of  11,440   21%
    Number used as Flip Flops:               2,387
    Number used as Latches:                     48
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                2
  Number of Slice LUTs:                      2,682 out of   5,720   46%
    Number used as logic:                    2,291 out of   5,720   40%
      Number using O6 output only:           1,485
      Number using O5 output only:             116
      Number using O5 and O6:                  690
      Number used as ROM:                        0
    Number used as Memory:                     310 out of   1,440   21%
      Number used as Dual Port RAM:             74
        Number using O6 output only:             2
        Number using O5 output only:             2
        Number using O5 and O6:                 70
      Number used as Single Port RAM:           14
        Number using O6 output only:            10
        Number using O5 output only:             0
        Number using O5 and O6:                  4
      Number used as Shift Register:           222
        Number using O6 output only:            46
        Number using O5 output only:             0
        Number using O5 and O6:                176
    Number used exclusively as route-thrus:     81
      Number with same-slice register load:     73
      Number with same-slice carry load:         8
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,003 out of   1,430   70%
  Number of MUXCYs used:                       412 out of   2,860   14%
  Number of LUT Flip Flop pairs used:        3,137
    Number with an unused Flip Flop:         1,153 out of   3,137   36%
    Number with an unused LUT:                 455 out of   3,137   14%
    Number of fully used LUT-FF pairs:       1,529 out of   3,137   48%
    Number of slice register sites lost
      to control set restrictions:               0 out of  11,440    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        30 out of     102   29%
    Number of LOCed IOBs:                       30 out of      30  100%
    IOB Flip Flops:                              3
    IOB Latches:                                 5

Specific Feature Utilization:
  Number of RAMB16BWERs:                        20 out of      32   62%
  Number of RAMB8BWERs:                          5 out of      64    7%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       5 out of      16   31%
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   3 out of     200    1%
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0%
  Number of OLOGIC2/OSERDES2s:                   5 out of     200    2%
    Number used as OLOGIC2s:                     5
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                           11 out of      16   68%
  Number of ICAPs:                               1 out of       1  100%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   Standard
Router effort level (-rl):    High

PAR will use up to 2 processors
WARNING:Par:288 - The signal spi_mosi_IBUF has no load.  PAR will not attempt to route this signal.
Starting Multi-threaded Router


Phase  1  : 19209 unrouted;      REAL time: 6 secs

Phase  2  : 15412 unrouted;      REAL time: 6 secs

Phase  3  : 7228 unrouted;      REAL time: 10 secs

Phase  4  : 7283 unrouted; (Setup:34, Hold:2775, Component Switching Limit:0)     REAL time: 11 secs

Updating file: mojo_top_0_routed.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:1984, Component Switching Limit:0)     REAL time: 17 secs

Phase  6  : 0 unrouted; (Setup:0, Hold:1984, Component Switching Limit:0)     REAL time: 17 secs

Phase  7  : 0 unrouted; (Setup:0, Hold:1984, Component Switching Limit:0)     REAL time: 17 secs

Phase  8  : 0 unrouted; (Setup:0, Hold:1984, Component Switching Limit:0)     REAL time: 17 secs

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 17 secs

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 19 secs
Total REAL time to Router completion: 19 secs
Total CPU time to Router completion (all processors): 25 secs

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  M_clk_wiz_CLK_OUT3 |  BUFGMUX_X2Y2| No   |  201 |  0.118     |  1.509      |
+---------------------+--------------+------+------+------------+-------------+
|  M_clk_wiz_CLK_OUT2 |  BUFGMUX_X2Y4| No   |  132 |  0.137     |  1.527      |
+---------------------+--------------+------+------+------------+-------------+
|  M_clk_wiz_CLK_OUT4 | BUFGMUX_X3Y13| No   |  276 |  0.120     |  1.511      |
+---------------------+--------------+------+------+------------+-------------+
|  M_clk_wiz_CLK_OUT1 |  BUFGMUX_X2Y1| No   |  220 |  0.759     |  2.150      |
+---------------------+--------------+------+------+------------+-------------+
|M_reg_regOut[0]_M_re |              |      |      |            |             |
|g_regOut[1]_AND_253_ |              |      |      |            |             |
|              o_BUFG |  BUFGMUX_X2Y3| No   |    8 |  0.050     |  1.441      |
+---------------------+--------------+------+------+------------+-------------+
|          lpfInValid |         Local|      |    6 |  0.494     |  1.244      |
+---------------------+--------------+------+------+------------+-------------+
|life/life_logic/M_ca |              |      |      |            |             |
|lcstate_q[2]_GND_27_ |              |      |      |            |             |
|         o_Mux_219_o |         Local|      |    5 |  0.498     |  2.398      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing
                                            |             |    Slack   | Achievable | Errors |    Score
----------------------------------------------------------------------------------------------------------
  TS_clk_wiz_clkout0 = PERIOD TIMEGRP "clk_ | SETUP       |     0.019ns|    19.905ns|       0|           0
  wiz_clkout0" TS_clk HIGH 50%              | HOLD        |     0.003ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clk_wiz_clkout2 = PERIOD TIMEGRP "clk_ | SETUP       |     0.353ns|     3.647ns|       0|           0
  wiz_clkout2" TS_clk * 5 HIGH 50%          | HOLD        |     0.042ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clk_wiz_clkout3 = PERIOD TIMEGRP "clk_ | SETUP       |     0.641ns|     9.359ns|       0|           0
  wiz_clkout3" TS_clk * 2 HIGH 50%          | HOLD        |     0.342ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH | MINLOWPULSE |    15.000ns|     5.000ns|       0|           0
   50%                                      |             |            |            |        |
----------------------------------------------------------------------------------------------------------
  TS_clk_wiz_clkout1 = PERIOD TIMEGRP "clk_ | SETUP       |    82.308ns|    17.692ns|       0|           0
  wiz_clkout1" TS_clk * 0.2 HIGH 50%        | HOLD        |     0.390ns|            |       0|           0
                                            | MINPERIOD   |    50.000ns|    50.000ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     20.000ns|      5.000ns|     19.905ns|            0|            0|            0|       225616|
| TS_clk_wiz_clkout3            |     10.000ns|      9.359ns|          N/A|            0|            0|       110454|            0|
| TS_clk_wiz_clkout1            |    100.000ns|     50.000ns|          N/A|            0|            0|        77670|            0|
| TS_clk_wiz_clkout0            |     20.000ns|     19.905ns|          N/A|            0|            0|        32797|            0|
| TS_clk_wiz_clkout2            |      4.000ns|      3.647ns|          N/A|            0|            0|         4695|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 1 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 20 secs
Total CPU time to PAR completion (all processors): 26 secs

Peak Memory Usage:  813 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 3
Number of info messages: 0

Writing design to file mojo_top_0_routed.ncd



PAR done!

*** Running trce
    with args -intstyle ise -o mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Loading device for application Rf_Device from file '6slx9.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/.
   "mojo_top_0" is an NCD, version 3.2, device xc6slx9, package tqg144, speed -2

Analysis completed Sat Dec  9 19:36:56 2017
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 7 secs

*** Running xdl
    with args -secure -ncd2xdl -nopips mojo_top_0_routed.ncd mojo_top_0_routed.xdl

Release 14.7 - xdl P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

WARNING:XDL:213 - The resulting xdl output will not have LUT equation strings or RAM INIT strings.
Loading device for application Rf_Device from file '6slx9.nph' in environment /opt/Xilinx/14.7/ISE_DS/ISE/.
   "mojo_top_0" is an NCD, version 3.2, device xc6slx9, package tqg144, speed -2
Successfully converted design 'mojo_top_0_routed.ncd' to 'mojo_top_0_routed.xdl'.
[Sat Dec  9 19:37:01 2017] impl_1 finished
wait_on_run: Time (s): cpu = 00:01:45 ; elapsed = 00:01:42 . Memory (MB): peak = 317.676 ; gain = 0.000
# launch_runs impl_1 -to_step Bitgen
[Sat Dec  9 19:37:01 2017] Launched impl_1...
Run output will be captured here: /home/cody/mojo/test/work/planAhead/test/test.runs/impl_1/runme.log
# wait_on_run impl_1
[Sat Dec  9 19:37:01 2017] Waiting for impl_1 to finish...

*** Running ngdbuild
    with args -intstyle ise -p xc6slx9tqg144-2 -dd _ngo -uc mojo_top_0.ucf mojo_top_0.edf


Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -intstyle
ise -p xc6slx9tqg144-2 -dd _ngo -uc mojo_top_0.ucf mojo_top_0.edf

Executing edif2ngd -quiet "mojo_top_0.edf" "_ngo/mojo_top_0.ngo"
Release 14.7 - edif2ngd P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading NGO file
"/home/cody/mojo/test/work/planAhead/test/test.runs/impl_1/_ngo/mojo_top_0.ngo"
...
Executing edif2ngd -noa "fir_compiler_v6_3_xst.edn"
"_ngo/fir_compiler_v6_3_xst.ngo"
Release 14.7 - edif2ngd P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 14.7 edif2ngd P.20131013 (lin64)
INFO:NgdBuild - Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Writing module to "_ngo/fir_compiler_v6_3_xst.ngo"...
Loading design module
"/home/cody/mojo/test/work/planAhead/test/test.runs/impl_1/_ngo/fir_compiler_v6_
3_xst.ngo"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "mojo_top_0.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...




Done...

Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[8].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_
   FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/PC_EX_DFF' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[6].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[4].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[2].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_
   FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/PC_EX_DFF' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[0].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[9].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[7].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[5].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[28].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[3].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[26].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[31].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[1].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[19].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[24].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[22].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[17].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_
   FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/PC_EX_DFF' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_
   FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/PC_EX_DFF' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[20].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[15].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[29].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[13].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[27].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[11].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_
   FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/PC_EX_DFF' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[25].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[30].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[18].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[23].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[21].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[16].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[14].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[12].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using
   _FPGA.Result_Mux_Bits[10].Result_Mux_Bit_I/EX_Result_DFF' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_
   FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/PC_EX_DFF' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_
   FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/PC_EX_DFF' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_
   FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/PC_EX_DFF' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Ext_NM_BRK
   _FDRSE' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_
   FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/PC_EX_DFF' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_
   FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/PC_EX_DFF' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_
   FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/PC_EX_DFF' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_
   FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/PC_EX_DFF' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'uBlaze/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_
   FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/PC_EX_DFF' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000440/sig00000b8e'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000440/sig00000b8f'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000440/sig00000b90'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000440/sig00000b92'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000440/sig00000b93'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000441/sig00000ba0'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000441/sig00000ba1'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000441/sig00000ba2'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000441/sig00000ba4'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000441/sig00000ba5'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000442/sig00000bb2'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000442/sig00000bb3'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000442/sig00000bb4'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000442/sig00000bb6'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000442/sig00000bb7'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000443/sig00000bc4'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000443/sig00000bc5'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000443/sig00000bc6'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000443/sig00000bc8'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000443/sig00000bc9'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000444/sig00000bd6'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000444/sig00000bd7'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000444/sig00000bd8'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000444/sig00000bda'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000444/sig00000bdb'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000445/sig00000be8'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000445/sig00000be9'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000445/sig00000bea'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000445/sig00000bec'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000445/sig00000bed'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000446/sig00000bfa'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000446/sig00000bfb'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000446/sig00000bfc'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000446/sig00000bfe'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000446/sig00000bff'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000447/sig00000c0c'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000447/sig00000c0d'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000447/sig00000c0e'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000447/sig00000c10'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk00000447/sig00000c11'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk0000043e/sig00000b6a'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk0000043e/sig00000b6b'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk0000043e/sig00000b6c'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk0000043e/sig00000b6e'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk0000043e/sig00000b6f'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk0000043e/sig00000b70'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk0000043f/sig00000b7c'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk0000043f/sig00000b7d'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk0000043f/sig00000b7e'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk0000043f/sig00000b80'
   has no driver
WARNING:NgdBuild:452 - logical net 'lpfTest/blk00000001/blk0000043f/sig00000b81'
   has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  97

Writing NGD file "mojo_top_0.ngd" ...
Total REAL time to NGDBUILD completion:  19 sec
Total CPU time to NGDBUILD completion:   5 sec

Writing NGDBUILD log file "mojo_top_0.bld"...

NGDBUILD done.

*** Running map
    with args -intstyle pa -w -pr b -mt on mojo_top_0.ngd

Using target part "6slx9tqg144-2".
INFO:Map:284 - Map is running with the multi-threading option on. Map currently
   supports the use of up to 2 processors. Based on the the user options and
   machine load, Map will use 2 processors during this run.
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 10 secs
Total CPU  time at the beginning of Placer: 10 secs

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:9141f0ea) REAL time: 11 secs

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:9141f0ea) REAL time: 11 secs

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:9141f0ea) REAL time: 11 secs

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:c151f9ed) REAL time: 16 secs

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:c151f9ed) REAL time: 16 secs

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:c151f9ed) REAL time: 16 secs

Phase 7.3  Local Placement Optimization

Phase 7.3  Local Placement Optimization (Checksum:ea0f26fd) REAL time: 16 secs

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:ea0f26fd) REAL time: 16 secs

Phase 9.8  Global Placement
......................
...................................................
...................................................................
.............................................................................
...........................................
Phase 9.8  Global Placement (Checksum:3c783fc6) REAL time: 37 secs

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:3c783fc6) REAL time: 37 secs

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:6e5f9e39) REAL time: 41 secs

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:6e5f9e39) REAL time: 41 secs

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:1dc3a003) REAL time: 42 secs

Total REAL time to Placer completion: 42 secs
Total CPU  time to Placer completion: 43 secs
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    3
Slice Logic Utilization:
  Number of Slice Registers:                 2,437 out of  11,440   21%
    Number used as Flip Flops:               2,387
    Number used as Latches:                     48
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                2
  Number of Slice LUTs:                      2,682 out of   5,720   46%
    Number used as logic:                    2,291 out of   5,720   40%
      Number using O6 output only:           1,485
      Number using O5 output only:             116
      Number using O5 and O6:                  690
      Number used as ROM:                        0
    Number used as Memory:                     310 out of   1,440   21%
      Number used as Dual Port RAM:             74
        Number using O6 output only:             2
        Number using O5 output only:             2
        Number using O5 and O6:                 70
      Number used as Single Port RAM:           14
        Number using O6 output only:            10
        Number using O5 output only:             0
        Number using O5 and O6:                  4
      Number used as Shift Register:           222
        Number using O6 output only:            46
        Number using O5 output only:             0
        Number using O5 and O6:                176
    Number used exclusively as route-thrus:     81
      Number with same-slice register load:     73
      Number with same-slice carry load:         8
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,003 out of   1,430   70%
  Number of MUXCYs used:                       412 out of   2,860   14%
  Number of LUT Flip Flop pairs used:        3,137
    Number with an unused Flip Flop:         1,153 out of   3,137   36%
    Number with an unused LUT:                 455 out of   3,137   14%
    Number of fully used LUT-FF pairs:       1,529 out of   3,137   48%
    Number of unique control sets:             156
    Number of slice register sites lost
      to control set restrictions:             413 out of  11,440    3%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        30 out of     102   29%
    Number of LOCed IOBs:                       30 out of      30  100%
    IOB Flip Flops:                              3
    IOB Latches:                                 5

Specific Feature Utilization:
  Number of RAMB16BWERs:                        20 out of      32   62%
  Number of RAMB8BWERs:                          5 out of      64    7%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       5 out of      16   31%
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   3 out of     200    1%
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0%
  Number of OLOGIC2/OSERDES2s:                   5 out of     200    2%
    Number used as OLOGIC2s:                     5
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                           11 out of      16   68%
  Number of ICAPs:                               1 out of       1  100%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.45

Peak Memory Usage:  826 MB
Total REAL time to MAP completion:  44 secs
Total CPU time to MAP completion (all processors):   45 secs

Mapping completed.
See MAP report file "mojo_top_0.mrp" for details.

*** Running par
    with args -intstyle pa mojo_top_0.ncd -w mojo_top_0_routed.ncd -mt on




Constraints file: mojo_top_0.pcf.
Loading device for application Rf_Device from file '6slx9.nph' in environment /opt/Xilinx/14.7/ISE_DS/ISE/.
   "mojo_top_0" is an NCD, version 3.2, device xc6slx9, package tqg144, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 2,437 out of  11,440   21%
    Number used as Flip Flops:               2,387
    Number used as Latches:                     48
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                2
  Number of Slice LUTs:                      2,682 out of   5,720   46%
    Number used as logic:                    2,291 out of   5,720   40%
      Number using O6 output only:           1,485
      Number using O5 output only:             116
      Number using O5 and O6:                  690
      Number used as ROM:                        0
    Number used as Memory:                     310 out of   1,440   21%
      Number used as Dual Port RAM:             74
        Number using O6 output only:             2
        Number using O5 output only:             2
        Number using O5 and O6:                 70
      Number used as Single Port RAM:           14
        Number using O6 output only:            10
        Number using O5 output only:             0
        Number using O5 and O6:                  4
      Number used as Shift Register:           222
        Number using O6 output only:            46
        Number using O5 output only:             0
        Number using O5 and O6:                176
    Number used exclusively as route-thrus:     81
      Number with same-slice register load:     73
      Number with same-slice carry load:         8
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,003 out of   1,430   70%
  Number of MUXCYs used:                       412 out of   2,860   14%
  Number of LUT Flip Flop pairs used:        3,137
    Number with an unused Flip Flop:         1,153 out of   3,137   36%
    Number with an unused LUT:                 455 out of   3,137   14%
    Number of fully used LUT-FF pairs:       1,529 out of   3,137   48%
    Number of slice register sites lost
      to control set restrictions:               0 out of  11,440    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        30 out of     102   29%
    Number of LOCed IOBs:                       30 out of      30  100%
    IOB Flip Flops:                              3
    IOB Latches:                                 5

Specific Feature Utilization:
  Number of RAMB16BWERs:                        20 out of      32   62%
  Number of RAMB8BWERs:                          5 out of      64    7%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       5 out of      16   31%
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   3 out of     200    1%
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0%
  Number of OLOGIC2/OSERDES2s:                   5 out of     200    2%
    Number used as OLOGIC2s:                     5
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                           11 out of      16   68%
  Number of ICAPs:                               1 out of       1  100%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   Standard
Router effort level (-rl):    High

PAR will use up to 2 processors
WARNING:Par:288 - The signal spi_mosi_IBUF has no load.  PAR will not attempt to route this signal.
Starting Multi-threaded Router


Phase  1  : 19209 unrouted;      REAL time: 6 secs

Phase  2  : 15412 unrouted;      REAL time: 6 secs

Phase  3  : 7228 unrouted;      REAL time: 10 secs

Phase  4  : 7283 unrouted; (Setup:34, Hold:2775, Component Switching Limit:0)     REAL time: 11 secs

Updating file: mojo_top_0_routed.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:1984, Component Switching Limit:0)     REAL time: 17 secs

Phase  6  : 0 unrouted; (Setup:0, Hold:1984, Component Switching Limit:0)     REAL time: 17 secs

Phase  7  : 0 unrouted; (Setup:0, Hold:1984, Component Switching Limit:0)     REAL time: 17 secs

Phase  8  : 0 unrouted; (Setup:0, Hold:1984, Component Switching Limit:0)     REAL time: 17 secs

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 17 secs

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 19 secs
Total REAL time to Router completion: 19 secs
Total CPU time to Router completion (all processors): 25 secs

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  M_clk_wiz_CLK_OUT3 |  BUFGMUX_X2Y2| No   |  201 |  0.118     |  1.509      |
+---------------------+--------------+------+------+------------+-------------+
|  M_clk_wiz_CLK_OUT2 |  BUFGMUX_X2Y4| No   |  132 |  0.137     |  1.527      |
+---------------------+--------------+------+------+------------+-------------+
|  M_clk_wiz_CLK_OUT4 | BUFGMUX_X3Y13| No   |  276 |  0.120     |  1.511      |
+---------------------+--------------+------+------+------------+-------------+
|  M_clk_wiz_CLK_OUT1 |  BUFGMUX_X2Y1| No   |  220 |  0.759     |  2.150      |
+---------------------+--------------+------+------+------------+-------------+
|M_reg_regOut[0]_M_re |              |      |      |            |             |
|g_regOut[1]_AND_253_ |              |      |      |            |             |
|              o_BUFG |  BUFGMUX_X2Y3| No   |    8 |  0.050     |  1.441      |
+---------------------+--------------+------+------+------------+-------------+
|          lpfInValid |         Local|      |    6 |  0.494     |  1.244      |
+---------------------+--------------+------+------+------------+-------------+
|life/life_logic/M_ca |              |      |      |            |             |
|lcstate_q[2]_GND_27_ |              |      |      |            |             |
|         o_Mux_219_o |         Local|      |    5 |  0.498     |  2.398      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing
                                            |             |    Slack   | Achievable | Errors |    Score
----------------------------------------------------------------------------------------------------------
  TS_clk_wiz_clkout0 = PERIOD TIMEGRP "clk_ | SETUP       |     0.019ns|    19.905ns|       0|           0
  wiz_clkout0" TS_clk HIGH 50%              | HOLD        |     0.003ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clk_wiz_clkout2 = PERIOD TIMEGRP "clk_ | SETUP       |     0.353ns|     3.647ns|       0|           0
  wiz_clkout2" TS_clk * 5 HIGH 50%          | HOLD        |     0.042ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clk_wiz_clkout3 = PERIOD TIMEGRP "clk_ | SETUP       |     0.641ns|     9.359ns|       0|           0
  wiz_clkout3" TS_clk * 2 HIGH 50%          | HOLD        |     0.342ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH | MINLOWPULSE |    15.000ns|     5.000ns|       0|           0
   50%                                      |             |            |            |        |
----------------------------------------------------------------------------------------------------------
  TS_clk_wiz_clkout1 = PERIOD TIMEGRP "clk_ | SETUP       |    82.308ns|    17.692ns|       0|           0
  wiz_clkout1" TS_clk * 0.2 HIGH 50%        | HOLD        |     0.390ns|            |       0|           0
                                            | MINPERIOD   |    50.000ns|    50.000ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     20.000ns|      5.000ns|     19.905ns|            0|            0|            0|       225616|
| TS_clk_wiz_clkout3            |     10.000ns|      9.359ns|          N/A|            0|            0|       110454|            0|
| TS_clk_wiz_clkout1            |    100.000ns|     50.000ns|          N/A|            0|            0|        77670|            0|
| TS_clk_wiz_clkout0            |     20.000ns|     19.905ns|          N/A|            0|            0|        32797|            0|
| TS_clk_wiz_clkout2            |      4.000ns|      3.647ns|          N/A|            0|            0|         4695|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 1 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 20 secs
Total CPU time to PAR completion (all processors): 26 secs

Peak Memory Usage:  813 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 3
Number of info messages: 0

Writing design to file mojo_top_0_routed.ncd



PAR done!

*** Running trce
    with args -intstyle ise -o mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Loading device for application Rf_Device from file '6slx9.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/.
   "mojo_top_0" is an NCD, version 3.2, device xc6slx9, package tqg144, speed -2

Analysis completed Sat Dec  9 19:36:56 2017
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 7 secs

*** Running xdl
    with args -secure -ncd2xdl -nopips mojo_top_0_routed.ncd mojo_top_0_routed.xdl

Release 14.7 - xdl P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

WARNING:XDL:213 - The resulting xdl output will not have LUT equation strings or RAM INIT strings.
Loading device for application Rf_Device from file '6slx9.nph' in environment /opt/Xilinx/14.7/ISE_DS/ISE/.
   "mojo_top_0" is an NCD, version 3.2, device xc6slx9, package tqg144, speed -2
Successfully converted design 'mojo_top_0_routed.ncd' to 'mojo_top_0_routed.xdl'.

*** Running bitgen
    with args mojo_top_0_routed.ncd mojo_top_0.bit mojo_top_0.pcf -g Binary:Yes -g Compress -w -intstyle pa

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER).
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
WARNING:PhysDesignRules:372 - Gated clock. Clock net lpfInValid is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   life/life_logic/M_calcstate_q[2]_GND_27_o_Mux_219_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
[Sat Dec  9 19:37:21 2017] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 317.676 ; gain = 0.000
INFO: [Common 17-206] Exiting PlanAhead at Sat Dec  9 19:37:21 2017...
INFO: [Common 17-83] Releasing license: PlanAhead

Finished building project.
