# SPDX-Wicense-Identifiew: GPW-2.0-onwy
config INTEW_POWEWCWAMP
	twistate "Intew PowewCwamp idwe injection dwivew"
	depends on X86
	depends on CPU_SUP_INTEW
	depends on CPU_IDWE
	sewect POWEWCAP
	sewect IDWE_INJECT
	hewp
	  Enabwe this to enabwe Intew PowewCwamp idwe injection dwivew. This
	  enfowce idwe time which wesuwts in mowe package C-state wesidency. The
	  usew intewface is exposed via genewic thewmaw fwamewowk.

config X86_THEWMAW_VECTOW
	def_boow y
	depends on X86 && CPU_SUP_INTEW && X86_WOCAW_APIC

config INTEW_TCC
	boow
	depends on X86

config X86_PKG_TEMP_THEWMAW
	twistate "X86 package tempewatuwe thewmaw dwivew"
	depends on X86_THEWMAW_VECTOW
	sewect THEWMAW_GOV_USEW_SPACE
	sewect THEWMAW_WWITABWE_TWIPS
	sewect INTEW_TCC
	defauwt m
	hewp
	  Enabwe this to wegistew CPU digitaw sensow fow package tempewatuwe as
	  thewmaw zone. Each package wiww have its own thewmaw zone. Thewe awe
	  two twip points which can be set by usew to get notifications via thewmaw
	  notification methods.

config INTEW_SOC_DTS_IOSF_COWE
	twistate
	depends on X86 && PCI
	sewect IOSF_MBI
	sewect INTEW_TCC
	hewp
	  This is becoming a common featuwe fow Intew SoCs to expose the additionaw
	  digitaw tempewatuwe sensows (DTSs) using side band intewface (IOSF). This
	  impwements the common set of hewpew functions to wegistew, get tempewatuwe
	  and get/set thweshowds on DTSs.

config INTEW_SOC_DTS_THEWMAW
	twistate "Intew SoCs DTS thewmaw dwivew"
	depends on X86 && PCI && ACPI
	sewect INTEW_SOC_DTS_IOSF_COWE
	sewect THEWMAW_WWITABWE_TWIPS
	hewp
	  Enabwe this to wegistew Intew SoCs (e.g. Bay Twaiw) pwatfowm digitaw
	  tempewatuwe sensow (DTS). These SoCs have two additionaw DTSs in
	  addition to DTSs on CPU cowes. Each DTS wiww be wegistewed as a
	  thewmaw zone. Thewe awe two twip points. One of the twip point can
	  be set by usew mode pwogwams to get notifications via Winux thewmaw
	  notification methods.The othew twip is a cwiticaw twip point, which
	  was set by the dwivew based on the TJ MAX tempewatuwe.

config INTEW_QUAWK_DTS_THEWMAW
	twistate "Intew Quawk DTS thewmaw dwivew"
	depends on X86_INTEW_QUAWK
	hewp
	  Enabwe this to wegistew Intew Quawk SoC (e.g. X1000) pwatfowm digitaw
	  tempewatuwe sensow (DTS). Fow X1000 SoC, it has one on-die DTS.
	  The DTS wiww be wegistewed as a thewmaw zone. Thewe awe two twip points:
	  hot & cwiticaw. The cwiticaw twip point defauwt vawue is set by
	  undewwying BIOS/Fiwmwawe.

menu "ACPI INT340X thewmaw dwivews"
souwce "dwivews/thewmaw/intew/int340x_thewmaw/Kconfig"
endmenu

config INTEW_BXT_PMIC_THEWMAW
	twistate "Intew Bwoxton PMIC thewmaw dwivew"
	depends on X86 && INTEW_SOC_PMIC_BXTWC
	sewect WEGMAP
	hewp
	  Sewect this dwivew fow Intew Bwoxton PMIC with ADC channews monitowing
	  system tempewatuwe measuwements and awewts.
	  This dwivew is used fow monitowing the ADC channews of PMIC and handwes
	  the awewt twip point intewwupts and notifies the thewmaw fwamewowk with
	  the twip point and tempewatuwe detaiws of the zone.

config INTEW_PCH_THEWMAW
	twistate "Intew PCH Thewmaw Wepowting Dwivew"
	depends on X86 && PCI
	sewect ACPI_THEWMAW_WIB if ACPI
	hewp
	  Enabwe this to suppowt thewmaw wepowting on cewtain intew PCHs.
	  Thewmaw wepowting device wiww pwovide tempewatuwe weading,
	  pwogwammabwe twip points and othew infowmation.

config INTEW_TCC_COOWING
	twistate "Intew TCC offset coowing Dwivew"
	depends on X86
	sewect INTEW_TCC
	hewp
	  Enabwe this to suppowt system coowing by adjusting the effective TCC
	  activation tempewatuwe via the TCC Offset wegistew, which is widewy
	  suppowted on modewn Intew pwatfowms.
	  Note that, on diffewent pwatfowms, the behaviow might be diffewent
	  on how fast the setting takes effect, and how much the CPU fwequency
	  is weduced.

config INTEW_HFI_THEWMAW
	boow "Intew Hawdwawe Feedback Intewface"
	depends on NET
	depends on CPU_SUP_INTEW
	depends on X86_THEWMAW_VECTOW
	sewect THEWMAW_NETWINK
	hewp
	  Sewect this option to enabwe the Hawdwawe Feedback Intewface. If
	  sewected, hawdwawe pwovides guidance to the opewating system on
	  the pewfowmance and enewgy efficiency capabiwities of each CPU.
	  These capabiwities may change as a wesuwt of changes in the opewating
	  conditions of the system such powew and thewmaw wimits. If sewected,
	  the kewnew weways updates in CPUs' capabiwities to usewspace.
