<profile>

<section name = "Vivado HLS Report for 'calc_pt_hw'" level="0">
<item name = "Date">Thu Aug 23 18:06:27 2018
</item>
<item name = "Version">2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)</item>
<item name = "Project">hls_calc_pt</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx690tffg1927-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">4.11</item>
<item name = "Clock uncertainty (ns)">0.51</item>
<item name = "Target initiation interval">1</item>
<item name = "Estimated clock period (ns)">3.53</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">29, 29, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_rinvToPt_fu_97">rinvToPt, 5, 5, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 1, -, -</column>
<column name="Expression">-, -, 0, 669</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">14, 12, 974, 828</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, -</column>
<column name="Register">-, -, 498, 1</column>
<specialColumn name="Available">2940, 3600, 866400, 433200</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="calc_pt_hw_dmul_6dEe_U4">calc_pt_hw_dmul_6dEe, 0, 11, 456, 238</column>
<column name="calc_pt_hw_sitodpeOg_U5">calc_pt_hw_sitodpeOg, 0, 0, 412, 461</column>
<column name="grp_rinvToPt_fu_97">rinvToPt, 14, 1, 106, 129</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="calc_pt_hw_mul_mufYi_U6">calc_pt_hw_mul_mufYi, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ret_V_1_fu_424_p2">+, 0, 0, 14, 1, 14</column>
<column name="tmp_8_fu_212_p2">+, 0, 0, 12, 6, 12</column>
<column name="F2_fu_177_p2">-, 0, 0, 12, 11, 12</column>
<column name="man_V_1_fu_194_p2">-, 0, 0, 54, 1, 54</column>
<column name="tmp_9_fu_217_p2">-, 0, 0, 12, 5, 12</column>
<column name="sel_tmp2_fu_288_p2">and, 0, 0, 1, 1, 1</column>
<column name="sel_tmp3_fu_307_p2">and, 0, 0, 1, 1, 1</column>
<column name="sel_tmp5_fu_318_p2">and, 0, 0, 1, 1, 1</column>
<column name="sel_tmp7_fu_256_p2">and, 0, 0, 1, 1, 1</column>
<column name="sel_tmp8_fu_293_p2">and, 0, 0, 1, 1, 1</column>
<column name="tmp_12_fu_274_p2">ashr, 0, 0, 178, 54, 54</column>
<column name="tmp_10_fu_265_p2">icmp, 0, 0, 5, 12, 5</column>
<column name="tmp_17_fu_419_p2">icmp, 0, 0, 4, 10, 1</column>
<column name="tmp_1_fu_230_p2">icmp, 0, 0, 5, 12, 5</column>
<column name="tmp_5_fu_171_p2">icmp, 0, 0, 22, 63, 1</column>
<column name="tmp_6_fu_239_p2">icmp, 0, 0, 5, 12, 6</column>
<column name="tmp_7_fu_207_p2">icmp, 0, 0, 5, 12, 5</column>
<column name="or_cond1_fu_336_p2">or, 0, 0, 1, 1, 1</column>
<column name="or_cond2_fu_342_p2">or, 0, 0, 1, 1, 1</column>
<column name="or_cond_fu_323_p2">or, 0, 0, 1, 1, 1</column>
<column name="sel_tmp14_demorgan_fu_297_p2">or, 0, 0, 1, 1, 1</column>
<column name="sel_tmp6_demorgan_fu_245_p2">or, 0, 0, 1, 1, 1</column>
<column name="absInvRinv_V_1_fu_126_p3">select, 0, 0, 15, 1, 15</column>
<column name="grp_rinvToPt_fu_97_data_V_read">select, 0, 0, 24, 1, 24</column>
<column name="man_V_2_fu_200_p3">select, 0, 0, 54, 1, 54</column>
<column name="newSel1_fu_329_p3">select, 0, 0, 24, 1, 24</column>
<column name="newSel2_fu_374_p3">select, 0, 0, 24, 1, 24</column>
<column name="newSel_fu_367_p3">select, 0, 0, 24, 1, 24</column>
<column name="outPt_V">select, 0, 0, 14, 1, 14</column>
<column name="p_1_fu_348_p3">select, 0, 0, 2, 1, 2</column>
<column name="sh_amt_fu_222_p3">select, 0, 0, 12, 1, 12</column>
<column name="tmp_19_fu_429_p3">select, 0, 0, 14, 1, 14</column>
<column name="tmp_15_fu_358_p2">shl, 0, 0, 92, 32, 32</column>
<column name="absInvRinv_V_fu_120_p2">xor, 0, 0, 24, 15, 16</column>
<column name="sel_tmp1_fu_283_p2">xor, 0, 0, 2, 1, 2</column>
<column name="sel_tmp4_fu_313_p2">xor, 0, 0, 2, 1, 2</column>
<column name="sel_tmp6_fu_250_p2">xor, 0, 0, 2, 1, 2</column>
<column name="sel_tmp_fu_301_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="F2_reg_490">12, 0, 12, 0</column>
<column name="absInvRinv_V_1_reg_453">15, 0, 15, 0</column>
<column name="absPt_V_reg_567">14, 0, 14, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter19">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter20">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter21">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter22">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter23">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter24">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter25">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter26">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter27">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter28">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter29">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_pipeline_reg_pp0_iter18_tmp_5_reg_484">1, 0, 1, 0</column>
<column name="ap_pipeline_reg_pp0_iter19_tmp_22_reg_519">24, 0, 24, 0</column>
<column name="ap_reg_grp_rinvToPt_fu_97_ap_start">1, 0, 1, 0</column>
<column name="isneg_reg_473">1, 0, 1, 0</column>
<column name="man_V_2_reg_498">54, 0, 54, 0</column>
<column name="newSel1_reg_557">24, 0, 24, 0</column>
<column name="or_cond2_reg_562">1, 0, 1, 0</column>
<column name="or_cond_reg_552">1, 0, 1, 0</column>
<column name="r_V_reg_577">27, 0, 27, 0</column>
<column name="ret_V_reg_582">14, 0, 14, 0</column>
<column name="sel_tmp5_reg_547">1, 0, 1, 0</column>
<column name="sel_tmp6_demorgan_reg_531">1, 0, 1, 0</column>
<column name="sel_tmp7_reg_536">1, 0, 1, 0</column>
<column name="sh_amt_cast_reg_542">32, 0, 32, 0</column>
<column name="sh_amt_reg_508">12, 0, 12, 0</column>
<column name="tmp_18_reg_592">14, 0, 14, 0</column>
<column name="tmp_1_reg_514">1, 0, 1, 0</column>
<column name="tmp_20_reg_479">52, 0, 52, 0</column>
<column name="tmp_22_reg_519">24, 0, 24, 0</column>
<column name="tmp_27_reg_587">10, 0, 10, 0</column>
<column name="tmp_5_reg_484">1, 0, 1, 0</column>
<column name="tmp_6_reg_525">1, 0, 1, 0</column>
<column name="tmp_7_reg_503">1, 0, 1, 0</column>
<column name="tmp_s_reg_463">64, 0, 64, 0</column>
<column name="v_assign_reg_468">64, 0, 64, 0</column>
<column name="isneg_reg_473">0, 1, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, calc_pt_hw, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, calc_pt_hw, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, calc_pt_hw, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, calc_pt_hw, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, calc_pt_hw, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, calc_pt_hw, return value</column>
<column name="hwRinv_V">in, 15, ap_none, hwRinv_V, scalar</column>
<column name="outPt_V">out, 14, ap_vld, outPt_V, pointer</column>
<column name="outPt_V_ap_vld">out, 1, ap_vld, outPt_V, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">3.53</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'absPt.V', src/tk-mu_simple.h:499->src/tk-mu_simple.cpp:399">call, 3.53, 3.53, -, -, -, -, -, -, -, -, -, rinvToPt, -</column>
</table>
</item>
</section>
</profile>
