// Seed: 472973539
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    input tri1 id_2,
    input tri0 id_3,
    input uwire id_4,
    output tri1 id_5,
    output wire id_6,
    input supply1 id_7,
    output tri0 id_8
);
  id_10(
      .id_0(1), .id_1(1), .id_2(1)
  );
endmodule
module module_1 (
    output uwire id_0,
    input  uwire id_1,
    output wire  id_2,
    input  wor   id_3,
    input  tri0  id_4
);
  wire id_6;
  module_0(
      id_2, id_4, id_3, id_1, id_1, id_2, id_2, id_4, id_2
  );
endmodule
