
---------- Begin Simulation Statistics ----------
final_tick                                50461768000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  82009                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738304                       # Number of bytes of host memory used
host_op_rate                                    82350                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   771.79                       # Real time elapsed on the host
host_tick_rate                               65382787                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    63294007                       # Number of instructions simulated
sim_ops                                      63556993                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050462                       # Number of seconds simulated
sim_ticks                                 50461768000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.856160                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               12354485                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            14559326                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2832543                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         13639352                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            994799                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1001254                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            6455                       # Number of indirect misses.
system.cpu0.branchPred.lookups               16779529                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         4021                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         65826                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1530772                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   8106523                       # Number of branches committed
system.cpu0.commit.bw_lim_events               265799                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         197950                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       27823767                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            52854406                       # Number of instructions committed
system.cpu0.commit.committedOps              52920203                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     94744315                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.558558                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.040747                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     64843089     68.44%     68.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     15719002     16.59%     85.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      8966271      9.46%     94.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3679902      3.88%     98.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       594787      0.63%     99.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       457956      0.48%     99.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        88930      0.09%     99.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       128579      0.14%     99.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       265799      0.28%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     94744315                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                   5636177                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1603988                       # Number of function calls committed.
system.cpu0.commit.int_insts                 50309316                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5140314                       # Number of loads committed
system.cpu0.commit.membars                     131666                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       131675      0.25%      0.25% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        39930210     75.45%     75.70% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6136      0.01%     75.71% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            8240      0.02%     75.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       1572864      2.97%     78.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp       2359302      4.46%     83.16% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        851984      1.61%     84.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       786432      1.49%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5140582      9.71%     95.97% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2067183      3.91%     99.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead        65558      0.12%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           29      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         52920203                       # Class of committed instruction
system.cpu0.commit.refs                       7273352                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   52854406                       # Number of Instructions Simulated
system.cpu0.committedOps                     52920203                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.885917                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.885917                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             32601427                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1302148                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            10771936                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              87560216                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                16323142                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 47170958                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1531110                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2636402                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1205848                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   16779529                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 12035980                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     81979229                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                98372                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          167                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      99370861                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  98                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                5665768                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.168336                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          14020082                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          13349284                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.996908                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          98832485                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.006115                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.291457                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                43443643     43.96%     43.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                32330468     32.71%     76.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                12716667     12.87%     89.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4905831      4.96%     94.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 2040626      2.06%     96.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1584769      1.60%     98.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1806901      1.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     842      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2738      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            98832485                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 12346553                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 3850523                       # number of floating regfile writes
system.cpu0.idleCycles                         846556                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1697112                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                11716463                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.744852                       # Inst execution rate
system.cpu0.iew.exec_refs                    11231699                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2823412                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               29506750                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              8686826                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             66474                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           425749                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             3493450                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           80743425                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              8408287                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1465311                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             74246097                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                121349                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                95596                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1531110                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles               489480                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked         6290                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          288410                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         2002                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          388                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          104                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3546512                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1360412                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           388                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        72326                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1624786                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 56967759                       # num instructions consuming a value
system.cpu0.iew.wb_count                     73698636                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.820334                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 46732608                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.739359                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      73796635                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                85196046                       # number of integer regfile reads
system.cpu0.int_regfile_writes               56458373                       # number of integer regfile writes
system.cpu0.ipc                              0.530246                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.530246                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           131815      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             56990791     75.27%     75.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6169      0.01%     75.46% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 8251      0.01%     75.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            1860038      2.46%     77.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp            3385518      4.47%     82.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            1017683      1.34%     83.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            929278      1.23%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             8501091     11.23%     96.20% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2814636      3.72%     99.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead          66101      0.09%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            30      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              75711409                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                7259016                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           14517672                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses      7235961                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes           9114955                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     469418                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.006200                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 429568     91.51%     91.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  5225      1.11%     92.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                  10661      2.27%     94.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   80      0.02%     94.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                  167      0.04%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                  102      0.02%     94.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     94.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     94.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     94.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     94.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     94.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     94.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     94.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     94.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     94.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     94.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     94.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     94.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     94.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     94.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     94.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     94.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     94.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     94.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     94.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     94.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     94.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     94.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     94.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     94.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     94.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     94.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     94.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     94.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     94.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     94.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     94.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     94.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     94.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     94.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     94.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     94.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     94.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     94.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     94.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 21848      4.65%     99.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1756      0.37%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                7      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              68789996                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         236559255                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     66462675                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         99451940                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  80545179                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 75711409                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             198246                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       27823218                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           352207                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           296                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      8435625                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     98832485                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.766058                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.152980                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           55044249     55.69%     55.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           25372010     25.67%     81.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11722589     11.86%     93.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2897865      2.93%     96.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1901348      1.92%     98.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1144505      1.16%     99.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             455568      0.46%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             215507      0.22%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              78844      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       98832485                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.759552                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           508683                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          161014                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             8686826                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3493450                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               10888743                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               5570590                       # number of misc regfile writes
system.cpu0.numCycles                        99679041                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1244497                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               31185952                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             43417053                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               1089245                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                19142679                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                106522                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 6634                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            111522101                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              84686253                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           68582875                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 45300059                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                125636                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1531110                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              1651227                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                25165817                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         12681211                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        98840890                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         21458                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               550                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2478775                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           549                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   175220796                       # The number of ROB reads
system.cpu0.rob.rob_writes                  165576373                       # The number of ROB writes
system.cpu0.timesIdled                          10842                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  136                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            95.050888                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                1025543                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             1078941                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           181979                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          1337139                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             11016                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          14416                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3400                       # Number of indirect misses.
system.cpu1.branchPred.lookups                1637814                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1869                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         65659                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           175085                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                    926181                       # Number of branches committed
system.cpu1.commit.bw_lim_events                22504                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         197236                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        1551017                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts             3801001                       # Number of instructions committed
system.cpu1.commit.committedOps               3866731                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     23990247                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.161179                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.643536                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     21967600     91.57%     91.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      1065416      4.44%     96.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       393532      1.64%     97.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       381708      1.59%     99.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       120881      0.50%     99.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        29137      0.12%     99.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         6397      0.03%     99.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         3072      0.01%     99.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        22504      0.09%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     23990247                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               17205                       # Number of function calls committed.
system.cpu1.commit.int_insts                  3588096                       # Number of committed integer instructions.
system.cpu1.commit.loads                       986673                       # Number of loads committed
system.cpu1.commit.membars                     131340                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       131340      3.40%      3.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         2328970     60.23%     63.63% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            638      0.02%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              30      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1052326     27.21%     90.86% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        353403      9.14%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          3866731                       # Class of committed instruction
system.cpu1.commit.refs                       1405753                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                    3801001                       # Number of Instructions Simulated
system.cpu1.committedOps                      3866731                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.422936                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.422936                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             19612043                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 7021                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved              946163                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts               6102280                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 1023883                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  3269066                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                175288                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                13063                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               196544                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    1637814                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                   781302                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     23200929                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                54210                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                       6397706                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 364364                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.067086                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles            893693                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           1036559                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.262055                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          24276824                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.266256                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.670324                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                19813057     81.61%     81.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 3164306     13.03%     94.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  861349      3.55%     98.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  270713      1.12%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   91474      0.38%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   60409      0.25%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   13513      0.06%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     343      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1660      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            24276824                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                      12                       # number of floating regfile writes
system.cpu1.idleCycles                         136761                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              181879                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 1112872                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.198257                       # Inst execution rate
system.cpu1.iew.exec_refs                     1694863                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    525812                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               17992442                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              1316400                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             66057                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           165117                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              619167                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts            5417296                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              1169051                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           220619                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts              4840161                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 45286                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                47078                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                175288                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles               206894                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked         3124                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           39253                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         1904                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          320                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          128                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       329727                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       200087                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           320                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        86099                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect         95780                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                  2203799                       # num instructions consuming a value
system.cpu1.iew.wb_count                      4734105                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.785008                       # average fanout of values written-back
system.cpu1.iew.wb_producers                  1730000                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.193913                       # insts written-back per cycle
system.cpu1.iew.wb_sent                       4740067                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                 6088163                       # number of integer regfile reads
system.cpu1.int_regfile_writes                3046475                       # number of integer regfile writes
system.cpu1.ipc                              0.155692                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.155692                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           131423      2.60%      2.60% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              3153002     62.30%     64.90% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 647      0.01%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   30      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             1292753     25.54%     90.46% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             482883      9.54%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead             24      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               5060780                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 90                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           30                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                36                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                      33713                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006662                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  11672     34.62%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 21026     62.37%     96.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1009      2.99%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                2      0.01%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses               4963022                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads          34445058                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses      4734075                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes          6967982                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                   5219855                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                  5060780                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             197441                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        1550564                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            13051                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           205                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined       797366                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     24276824                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.208461                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.609498                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           20853134     85.90%     85.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            2363504      9.74%     95.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             677012      2.79%     98.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             251597      1.04%     99.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4              96914      0.40%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              14227      0.06%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              15331      0.06%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               3156      0.01%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               1949      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       24276824                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.207294                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           567399                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          182275                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             1316400                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             619167                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     83                       # number of misc regfile reads
system.cpu1.numCycles                        24413585                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    76505640                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               18987853                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps              2464418                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                512193                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 1194188                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                 46989                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                  283                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups              7495020                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts               5849549                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands            3654454                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  3226113                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 62272                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                175288                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles               685054                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 1190036                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups         7495002                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles          8328                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               323                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                   982391                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           321                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                    29384997                       # The number of ROB reads
system.cpu1.rob.rob_writes                   11122351                       # The number of ROB writes
system.cpu1.timesIdled                           2667                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.097051                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 850678                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups              885228                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           154471                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          1127524                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             10021                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          13066                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3045                       # Number of indirect misses.
system.cpu2.branchPred.lookups                1366664                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1793                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                         65661                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           147123                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                    800648                       # Number of branches committed
system.cpu2.commit.bw_lim_events                20157                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         197234                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        1241327                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts             3412181                       # Number of instructions committed
system.cpu2.commit.committedOps               3477912                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     23130424                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.150361                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.623625                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     21315659     92.15%     92.15% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       954634      4.13%     96.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       352474      1.52%     97.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       337753      1.46%     99.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       114777      0.50%     99.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        27660      0.12%     99.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6         4763      0.02%     99.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7         2547      0.01%     99.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        20157      0.09%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     23130424                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               16185                       # Number of function calls committed.
system.cpu2.commit.int_insts                  3228554                       # Number of committed integer instructions.
system.cpu2.commit.loads                       892375                       # Number of loads committed
system.cpu2.commit.membars                     131345                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       131345      3.78%      3.78% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         2074408     59.65%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            638      0.02%     63.44% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              30      0.00%     63.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.44% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead         958030     27.55%     90.99% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        313437      9.01%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          3477912                       # Class of committed instruction
system.cpu2.commit.refs                       1271491                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                    3412181                       # Number of Instructions Simulated
system.cpu2.committedOps                      3477912                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.887516                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.887516                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             19451848                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 7517                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved              790035                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts               5297724                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                  863240                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  2712616                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                147307                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                13654                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               188925                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    1366664                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                   647915                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     22454585                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                42587                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                       5529616                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 309310                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.058152                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles            754648                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches            860699                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.235288                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          23363936                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.239501                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.648019                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                19546440     83.66%     83.66% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 2674448     11.45%     95.11% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  755518      3.23%     98.34% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  231628      0.99%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   83921      0.36%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   56075      0.24%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   13792      0.06%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     415      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    1699      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            23363936                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                      12                       # number of floating regfile writes
system.cpu2.idleCycles                         137515                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              152573                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                  946539                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.181433                       # Inst execution rate
system.cpu2.iew.exec_refs                     1510415                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    466663                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               17762946                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              1152832                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             66030                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           136908                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              539687                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts            4718757                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              1043752                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           181092                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts              4263932                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 26419                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                54187                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                147307                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles               180242                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked         2824                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           33724                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         1602                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          255                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads           73                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       260457                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       160571                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           255                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        71982                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect         80591                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                  2037735                       # num instructions consuming a value
system.cpu2.iew.wb_count                      4175019                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.783534                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  1596634                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.177649                       # insts written-back per cycle
system.cpu2.iew.wb_sent                       4179010                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                 5373210                       # number of integer regfile reads
system.cpu2.int_regfile_writes                2710169                       # number of integer regfile writes
system.cpu2.ipc                              0.145190                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.145190                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           131426      2.96%      2.96% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              2736922     61.57%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 650      0.01%     64.54% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   30      0.00%     64.54% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.54% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.54% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.54% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.54% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.54% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.54% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.54% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.54% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             1156787     26.02%     90.57% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             419166      9.43%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead             25      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               4445024                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     49                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 92                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           30                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                36                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                      31748                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.007142                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  10594     33.37%     33.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     33.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     33.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     33.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     33.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     33.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     33.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     33.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     33.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     33.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     33.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     33.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     33.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     33.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     33.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     33.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     33.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     33.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     33.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     33.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     33.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     33.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     33.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     33.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     33.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     33.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     33.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     33.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     33.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     33.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     33.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     33.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     33.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     33.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     33.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     33.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     33.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     33.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     33.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     33.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     33.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     33.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     33.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 20076     63.24%     96.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1072      3.38%     99.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                2      0.01%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.01%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses               4345297                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads          32296426                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses      4174989                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes          5959704                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                   4521337                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                  4445024                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             197420                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        1240844                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            10786                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           186                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       624809                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     23363936                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.190252                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.589049                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           20382254     87.24%     87.24% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            2043307      8.75%     95.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             591125      2.53%     98.51% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             224099      0.96%     99.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4              93260      0.40%     99.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              11792      0.05%     99.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6              13396      0.06%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7               2830      0.01%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8               1873      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       23363936                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.189138                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           521391                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          161239                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             1152832                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             539687                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                     81                       # number of misc regfile reads
system.cpu2.numCycles                        23501451                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    77416674                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               18813127                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps              2240581                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                544647                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 1009756                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                 44183                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                  771                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups              6509840                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts               5082845                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands            3214517                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  2688697                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 48413                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                147307                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles               696606                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                  973936                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups         6509822                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles          8443                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               301                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                   967203                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           296                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                    27829090                       # The number of ROB reads
system.cpu2.rob.rob_writes                    9672210                       # The number of ROB writes
system.cpu2.timesIdled                           2683                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            93.875223                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                 778526                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups              829320                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           141307                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          1039562                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits              9876                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          12936                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            3060                       # Number of indirect misses.
system.cpu3.branchPred.lookups                1250746                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1749                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                         65655                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           134045                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                    744162                       # Number of branches committed
system.cpu3.commit.bw_lim_events                18191                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         197225                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        1111665                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts             3226419                       # Number of instructions committed
system.cpu3.commit.committedOps               3292147                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     22802653                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.144376                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.610700                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     21082987     92.46%     92.46% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       905082      3.97%     96.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       334325      1.47%     97.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       318036      1.39%     99.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       110212      0.48%     99.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        27337      0.12%     99.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6         4135      0.02%     99.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7         2348      0.01%     99.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        18191      0.08%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     22802653                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               15581                       # Number of function calls committed.
system.cpu3.commit.int_insts                  3055873                       # Number of committed integer instructions.
system.cpu3.commit.loads                       851200                       # Number of loads committed
system.cpu3.commit.membars                     131341                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       131341      3.99%      3.99% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         1950225     59.24%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            638      0.02%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              30      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead         916849     27.85%     91.10% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        293040      8.90%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          3292147                       # Class of committed instruction
system.cpu3.commit.refs                       1209913                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                    3226419                       # Number of Instructions Simulated
system.cpu3.committedOps                      3292147                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              7.176452                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        7.176452                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             19446918                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 7417                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved              724903                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts               4936596                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                  786652                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  2460241                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                134220                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                13524                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               185126                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    1250746                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                   586288                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     22183746                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                37797                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                       5139708                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 282964                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.054018                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles            687909                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches            788402                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.221977                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          23013157                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.226207                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.635461                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                19493658     84.71%     84.71% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 2433881     10.58%     95.28% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  720156      3.13%     98.41% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  217472      0.94%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   79198      0.34%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   53740      0.23%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   13200      0.06%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     375      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1477      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            23013157                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                      12                       # number of floating regfile writes
system.cpu3.idleCycles                         141083                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              139240                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                  873703                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.173063                       # Inst execution rate
system.cpu3.iew.exec_refs                     1434528                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    437746                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               17769115                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              1081992                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             66033                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           124490                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              499689                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts            4403394                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts               996782                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           163299                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts              4007143                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 26251                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                50343                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                134220                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles               175873                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked         2843                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           31769                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         1569                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          250                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads           94                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       230792                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       140976                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           250                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        65376                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect         73864                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                  1949873                       # num instructions consuming a value
system.cpu3.iew.wb_count                      3921731                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.786279                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  1533145                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.169374                       # insts written-back per cycle
system.cpu3.iew.wb_sent                       3924871                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                 5048525                       # number of integer regfile reads
system.cpu3.int_regfile_writes                2557485                       # number of integer regfile writes
system.cpu3.ipc                              0.139345                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.139345                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           131420      3.15%      3.15% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              2546140     61.05%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 647      0.02%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   30      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             1103774     26.47%     90.69% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             388392      9.31%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead             21      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               4170442                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     45                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 84                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           30                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                36                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                      31228                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.007488                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  10207     32.69%     32.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     32.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     32.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     32.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     32.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     32.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     32.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     32.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     32.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     32.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     32.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     32.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     32.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     32.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     32.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     32.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     32.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     32.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     32.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     32.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     32.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     32.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     32.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     32.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     32.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     32.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     32.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     32.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     32.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     32.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     32.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     32.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     32.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     32.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     32.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     32.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     32.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     32.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     32.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     32.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     32.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     32.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     32.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 20060     64.24%     96.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  955      3.06%     99.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                2      0.01%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.01%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses               4070205                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads          31395819                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses      3921701                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes          5514736                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                   4205972                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                  4170442                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             197422                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        1111246                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            10634                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           197                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined       547092                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     23013157                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.181220                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.578069                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           20229305     87.90%     87.90% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            1897211      8.24%     96.15% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             556885      2.42%     98.57% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             210241      0.91%     99.48% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4              91628      0.40%     99.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              10903      0.05%     99.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6              12914      0.06%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7               2333      0.01%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8               1737      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       23013157                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.180116                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           491073                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          148213                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             1081992                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             499689                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                     79                       # number of misc regfile reads
system.cpu3.numCycles                        23154240                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    77763526                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               18826387                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps              2131401                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                538342                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                  921533                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                 29595                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                  478                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups              6063713                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts               4738864                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands            3016803                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  2444600                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 48981                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                134220                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles               678174                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                  885402                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups         6063695                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles          8243                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               315                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                   957514                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           312                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    27187806                       # The number of ROB reads
system.cpu3.rob.rob_writes                    9018330                       # The number of ROB writes
system.cpu3.timesIdled                           2583                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       592291                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1152905                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       105650                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        30179                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       856479                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       432047                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1700063                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         462226                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  50461768000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             315644                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       396085                       # Transaction distribution
system.membus.trans_dist::CleanEvict           164348                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              396                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            194                       # Transaction distribution
system.membus.trans_dist::ReadExReq            276218                       # Transaction distribution
system.membus.trans_dist::ReadExResp           276198                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        315644                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            20                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1744747                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1744747                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     63227328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                63227328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              557                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            592472                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  592472    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              592472                       # Request fanout histogram
system.membus.respLayer1.occupancy         3120527500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          2905188500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                 97                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           49                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    782436244.897959                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   5344578176.926589                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           49    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        64000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value  37428213500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             49                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12122392000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  38339376000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  50461768000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst       643840                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          643840                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst       643840                       # number of overall hits
system.cpu2.icache.overall_hits::total         643840                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         4075                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4075                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         4075                       # number of overall misses
system.cpu2.icache.overall_misses::total         4075                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    163969000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    163969000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    163969000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    163969000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst       647915                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       647915                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst       647915                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       647915                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006289                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006289                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006289                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006289                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 40237.791411                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 40237.791411                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 40237.791411                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 40237.791411                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          411                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          137                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         3311                       # number of writebacks
system.cpu2.icache.writebacks::total             3311                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          732                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          732                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          732                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          732                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         3343                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3343                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         3343                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3343                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    132786500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    132786500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    132786500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    132786500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.005160                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005160                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.005160                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005160                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 39720.759797                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 39720.759797                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 39720.759797                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 39720.759797                       # average overall mshr miss latency
system.cpu2.icache.replacements                  3311                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst       643840                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         643840                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         4075                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4075                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    163969000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    163969000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst       647915                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       647915                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006289                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006289                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 40237.791411                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 40237.791411                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          732                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          732                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         3343                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3343                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    132786500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    132786500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.005160                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005160                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 39720.759797                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 39720.759797                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  50461768000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.020723                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             625581                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             3311                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           188.940199                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        371705000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.020723                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.969398                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.969398                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1299173                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1299173                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  50461768000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      1151473                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1151473                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      1151473                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1151473                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       157731                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        157731                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       157731                       # number of overall misses
system.cpu2.dcache.overall_misses::total       157731                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data  14221262060                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  14221262060                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data  14221262060                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  14221262060                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      1309204                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1309204                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      1309204                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1309204                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.120479                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.120479                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.120479                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.120479                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 90161.490512                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 90161.490512                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 90161.490512                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 90161.490512                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       169649                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        82109                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             2526                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            469                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    67.161124                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   175.072495                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       117394                       # number of writebacks
system.cpu2.dcache.writebacks::total           117394                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data        80055                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        80055                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data        80055                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        80055                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data        77676                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        77676                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data        77676                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        77676                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data   6614558336                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   6614558336                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data   6614558336                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   6614558336                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.059331                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.059331                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.059331                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.059331                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 85155.753849                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 85155.753849                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 85155.753849                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 85155.753849                       # average overall mshr miss latency
system.cpu2.dcache.replacements                117394                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data       889595                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         889595                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       106301                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       106301                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data   9465476500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   9465476500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data       995896                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       995896                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.106739                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.106739                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 89044.096481                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 89044.096481                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data        63428                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        63428                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data        42873                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        42873                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data   3290569000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3290569000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.043050                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.043050                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 76751.545262                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 76751.545262                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       261878                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        261878                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data        51430                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        51430                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data   4755785560                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   4755785560                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       313308                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       313308                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.164152                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.164152                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 92471.039471                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 92471.039471                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data        16627                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        16627                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        34803                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        34803                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   3323989336                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   3323989336                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.111082                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.111082                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 95508.701434                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 95508.701434                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          128                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          128                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           71                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           71                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      1764500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      1764500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          199                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          199                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.356784                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.356784                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 24852.112676                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24852.112676                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           41                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           41                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           30                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           30                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       150000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       150000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.150754                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.150754                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data         5000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           70                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           70                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data           59                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           59                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       378500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       378500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          129                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          129                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.457364                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.457364                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6415.254237                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6415.254237                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data           58                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           58                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       328500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       328500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.449612                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.449612                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5663.793103                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5663.793103                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data        77500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        77500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data        69500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        69500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         5331                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           5331                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data        60330                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total        60330                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data   3858999000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total   3858999000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data        65661                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total        65661                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.918810                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.918810                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 63964.843362                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 63964.843362                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data        60330                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total        60330                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data   3798669000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total   3798669000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.918810                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.918810                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 62964.843362                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 62964.843362                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  50461768000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.169090                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1294487                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           137942                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.384285                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        371716500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.169090                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.974034                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.974034                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          2888355                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         2888355                       # Number of data accesses
system.cpu3.numPwrStateTransitions                 85                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           43                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    895474802.325581                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   5704823151.625427                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           43    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        67500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value  37429000000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             43                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    11956351500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  38505416500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  50461768000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst       582410                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          582410                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst       582410                       # number of overall hits
system.cpu3.icache.overall_hits::total         582410                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3878                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3878                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3878                       # number of overall misses
system.cpu3.icache.overall_misses::total         3878                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    159422499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    159422499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    159422499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    159422499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst       586288                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       586288                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst       586288                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       586288                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.006614                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006614                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.006614                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006614                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 41109.463383                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 41109.463383                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 41109.463383                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 41109.463383                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          229                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    76.333333                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         3184                       # number of writebacks
system.cpu3.icache.writebacks::total             3184                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          662                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          662                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          662                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          662                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         3216                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         3216                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         3216                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         3216                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    131839500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    131839500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    131839500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    131839500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.005485                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.005485                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.005485                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.005485                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 40994.869403                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 40994.869403                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 40994.869403                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 40994.869403                       # average overall mshr miss latency
system.cpu3.icache.replacements                  3184                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst       582410                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         582410                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3878                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3878                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    159422499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    159422499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst       586288                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       586288                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.006614                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006614                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 41109.463383                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 41109.463383                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          662                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          662                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         3216                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         3216                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    131839500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    131839500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.005485                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.005485                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 40994.869403                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 40994.869403                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  50461768000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.758629                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             571607                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             3184                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           179.524812                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        379267000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.758629                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.992457                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.992457                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1175792                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1175792                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  50461768000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      1088850                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1088850                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      1088850                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1088850                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       153752                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        153752                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       153752                       # number of overall misses
system.cpu3.dcache.overall_misses::total       153752                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data  14127854640                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  14127854640                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data  14127854640                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  14127854640                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      1242602                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1242602                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      1242602                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1242602                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.123734                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.123734                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.123734                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.123734                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 91887.290182                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 91887.290182                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 91887.290182                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 91887.290182                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       170731                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       103759                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             2431                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            591                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    70.230769                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   175.565144                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       116879                       # number of writebacks
system.cpu3.dcache.writebacks::total           116879                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data        76790                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        76790                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data        76790                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        76790                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data        76962                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        76962                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data        76962                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        76962                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data   6553171394                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   6553171394                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data   6553171394                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   6553171394                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.061936                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.061936                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.061936                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.061936                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 85148.143162                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 85148.143162                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 85148.143162                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 85148.143162                       # average overall mshr miss latency
system.cpu3.dcache.replacements                116879                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data       846814                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         846814                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       102880                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       102880                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data   9448856500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   9448856500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data       949694                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       949694                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.108330                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.108330                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 91843.472978                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 91843.472978                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data        60689                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        60689                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data        42191                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        42191                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data   3242355500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3242355500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.044426                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.044426                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 76849.458415                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 76849.458415                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       242036                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        242036                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        50872                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        50872                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data   4678998140                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   4678998140                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       292908                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       292908                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.173679                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.173679                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 91975.903051                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 91975.903051                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        16101                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        16101                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        34771                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        34771                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   3310815894                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   3310815894                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.118710                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.118710                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 95217.735872                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 95217.735872                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          140                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          140                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data           62                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           62                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      1250000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      1250000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          202                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          202                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.306931                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.306931                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 20161.290323                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 20161.290323                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           30                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           30                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           32                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           32                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       158500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       158500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.158416                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.158416                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  4953.125000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4953.125000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data           69                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           69                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data           61                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           61                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       490500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       490500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          130                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          130                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.469231                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.469231                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8040.983607                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8040.983607                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data           61                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           61                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       433500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       433500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.469231                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.469231                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7106.557377                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7106.557377                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data        32000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        32000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data        28000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        28000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         5302                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           5302                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data        60353                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total        60353                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data   3870589500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total   3870589500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data        65655                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total        65655                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.919245                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.919245                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 64132.512054                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 64132.512054                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data        60353                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total        60353                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data   3810236500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total   3810236500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.919245                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.919245                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 63132.512054                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 63132.512054                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  50461768000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           29.694640                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1231553                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           137211                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             8.975614                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        379278500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    29.694640                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.927958                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.927958                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          2754416                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         2754416                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    88893142.857143                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   224552380.563852                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       107000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    598050000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    49839516000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    622252000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  50461768000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     12022357                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12022357                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     12022357                       # number of overall hits
system.cpu0.icache.overall_hits::total       12022357                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        13621                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13621                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        13621                       # number of overall misses
system.cpu0.icache.overall_misses::total        13621                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    774426992                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    774426992                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    774426992                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    774426992                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     12035978                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12035978                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     12035978                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12035978                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.001132                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001132                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.001132                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001132                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 56855.369797                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 56855.369797                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 56855.369797                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 56855.369797                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3884                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               56                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    69.357143                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11921                       # number of writebacks
system.cpu0.icache.writebacks::total            11921                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1666                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1666                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1666                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1666                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        11955                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11955                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        11955                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11955                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    686043994                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    686043994                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    686043994                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    686043994                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000993                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000993                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000993                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000993                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 57385.528565                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 57385.528565                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 57385.528565                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 57385.528565                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11921                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     12022357                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12022357                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        13621                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13621                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    774426992                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    774426992                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     12035978                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12035978                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.001132                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001132                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 56855.369797                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 56855.369797                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1666                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1666                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        11955                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11955                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    686043994                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    686043994                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000993                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000993                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 57385.528565                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 57385.528565                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  50461768000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.998781                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           12034225                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11921                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1009.497945                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.998781                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999962                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999962                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         24083909                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        24083909                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  50461768000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8645613                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8645613                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8645613                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8645613                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1513394                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1513394                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1513394                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1513394                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  73058054093                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  73058054093                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  73058054093                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  73058054093                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     10159007                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     10159007                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     10159007                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     10159007                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.148971                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.148971                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.148971                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.148971                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 48274.311972                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 48274.311972                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 48274.311972                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 48274.311972                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       289514                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       123990                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             5884                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            719                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.203603                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   172.447844                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       432504                       # number of writebacks
system.cpu0.dcache.writebacks::total           432504                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      1120655                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1120655                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      1120655                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1120655                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       392739                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       392739                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       392739                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       392739                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  20610545767                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  20610545767                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  20610545767                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  20610545767                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.038659                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.038659                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.038659                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.038659                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 52478.989270                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 52478.989270                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 52478.989270                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 52478.989270                       # average overall mshr miss latency
system.cpu0.dcache.replacements                432504                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      6668357                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        6668357                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      1423751                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1423751                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  65516622000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  65516622000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      8092108                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8092108                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.175943                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.175943                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 46016.910260                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 46016.910260                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1080059                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1080059                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       343692                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       343692                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  16256645000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  16256645000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.042472                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.042472                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 47300.038988                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 47300.038988                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1977256                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1977256                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        89643                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        89643                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   7541432093                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   7541432093                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2066899                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2066899                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.043371                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.043371                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 84127.395257                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 84127.395257                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        40596                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        40596                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        49047                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        49047                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4353900767                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4353900767                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023730                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023730                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 88769.970987                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 88769.970987                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          299                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          299                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           62                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           62                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      1532500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1532500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          361                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          361                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.171745                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.171745                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 24717.741935                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 24717.741935                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data           40                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           40                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           22                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           22                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       855500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       855500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.060942                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.060942                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 38886.363636                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 38886.363636                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          247                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          247                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data           65                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           65                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       371500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       371500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          312                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          312                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.208333                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.208333                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5715.384615                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5715.384615                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data           63                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           63                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       309500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       309500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.201923                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.201923                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4912.698413                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4912.698413                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         5693                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           5693                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        60133                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        60133                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   3876799500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   3876799500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        65826                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        65826                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.913514                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.913514                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 64470.415579                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 64470.415579                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        60133                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        60133                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   3816666500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   3816666500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.913514                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.913514                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 63470.415579                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 63470.415579                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  50461768000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.480061                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9104374                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           452707                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            20.110964                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.480061                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.983752                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.983752                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         20903750                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        20903750                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  50461768000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                4584                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              138685                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2304                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               21854                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                2283                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               21069                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                2174                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               20954                       # number of demand (read+write) hits
system.l2.demand_hits::total                   213907                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               4584                       # number of overall hits
system.l2.overall_hits::.cpu0.data             138685                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2304                       # number of overall hits
system.l2.overall_hits::.cpu1.data              21854                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               2283                       # number of overall hits
system.l2.overall_hits::.cpu2.data              21069                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               2174                       # number of overall hits
system.l2.overall_hits::.cpu3.data              20954                       # number of overall hits
system.l2.overall_hits::total                  213907                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              7370                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            293837                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1010                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             98614                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1060                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data             96394                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1042                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data             95844                       # number of demand (read+write) misses
system.l2.demand_misses::total                 595171                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             7370                       # number of overall misses
system.l2.overall_misses::.cpu0.data           293837                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1010                       # number of overall misses
system.l2.overall_misses::.cpu1.data            98614                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1060                       # number of overall misses
system.l2.overall_misses::.cpu2.data            96394                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1042                       # number of overall misses
system.l2.overall_misses::.cpu3.data            95844                       # number of overall misses
system.l2.overall_misses::total                595171                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    616282500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  22165948000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     96945500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  10062977500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    100942000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data   9878871000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    101400500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data   9827882500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      52851249500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    616282500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  22165948000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     96945500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  10062977500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    100942000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data   9878871000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    101400500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data   9827882500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     52851249500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           11954                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          432522                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            3314                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          120468                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            3343                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          117463                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            3216                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          116798                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               809078                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          11954                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         432522                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           3314                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         120468                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           3343                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         117463                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           3216                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         116798                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              809078                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.616530                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.679357                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.304768                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.818591                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.317080                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.820633                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.324005                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.820596                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.735616                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.616530                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.679357                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.304768                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.818591                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.317080                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.820633                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.324005                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.820596                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.735616                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83620.420624                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 75436.204426                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95985.643564                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102044.106314                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 95228.301887                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 102484.293628                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 97313.339731                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 102540.404198                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88800.108708                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83620.420624                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 75436.204426                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95985.643564                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102044.106314                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 95228.301887                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 102484.293628                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 97313.339731                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 102540.404198                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88800.108708                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              396086                       # number of writebacks
system.l2.writebacks::total                    396086                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             85                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            634                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            213                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            652                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            231                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            662                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            170                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            678                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                3325                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            85                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           634                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           213                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           652                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           231                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           662                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           170                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           678                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               3325                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         7285                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       293203                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          797                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        97962                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst          829                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data        95732                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          872                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data        95166                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            591846                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         7285                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       293203                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          797                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        97962                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst          829                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data        95732                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          872                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data        95166                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           591846                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    536494501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  19199967000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     72465000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   9048313000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     74798000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data   8886359500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     79840000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data   8838635500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  46736872501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    536494501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  19199967000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     72465000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   9048313000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     74798000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data   8886359500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     79840000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data   8838635500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  46736872501                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.609419                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.677892                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.240495                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.813179                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.247981                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.814997                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.271144                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.814791                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.731507                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.609419                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.677892                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.240495                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.813179                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.247981                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.814997                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.271144                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.814791                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.731507                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73643.720110                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 65483.528477                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 90922.208281                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92365.539699                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 90226.779252                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 92825.382317                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 91559.633028                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 92875.979867                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78967.962107                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73643.720110                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 65483.528477                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 90922.208281                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92365.539699                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 90226.779252                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 92825.382317                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 91559.633028                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 92875.979867                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78967.962107                       # average overall mshr miss latency
system.l2.replacements                        1021291                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       518005                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           518005                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       518005                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       518005                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       222098                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           222098                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       222098                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       222098                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   45                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 35                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       240500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       240500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               80                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.791667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.368421                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.294118                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.200000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.437500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 12657.894737                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6871.428571                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            35                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       381000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       140000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        99000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data        84000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       704000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.791667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.368421                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.294118                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.200000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.437500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20052.631579                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        19800                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        21000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20114.285714                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 29                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             44                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.250000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.400000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.400000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.312500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.340909                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        41000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        84000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        81000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       104500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       310500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.250000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.400000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.400000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.312500                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.340909                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        21000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20900                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20700                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            11050                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             9078                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             8880                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             8830                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 37838                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          78075                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          66225                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          65888                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          66013                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              276201                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   7801917000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   6847982000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   6807129000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   6804357000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   28261385000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        89125                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        75303                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        74768                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        74843                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            314039                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.876017                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.879447                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.881233                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.882020                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.879512                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99928.491835                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103404.786712                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 103313.638295                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 103076.015330                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102321.805497                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        78075                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        66225                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        65888                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        66013                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         276201                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   7021167000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   6185732000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   6148249000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   6144227000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  25499375000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.876017                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.879447                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.881233                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.882020                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.879512                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89928.491835                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93404.786712                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 93313.638295                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 93076.015330                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92321.805497                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          4584                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2304                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          2283                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          2174                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              11345                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         7370                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1010                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1060                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1042                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            10482                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    616282500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     96945500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    100942000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    101400500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    915570500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        11954                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         3314                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         3343                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         3216                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          21827                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.616530                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.304768                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.317080                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.324005                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.480231                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83620.420624                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95985.643564                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 95228.301887                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 97313.339731                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87346.928067                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           85                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          213                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          231                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          170                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           699                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         7285                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          797                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst          829                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          872                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         9783                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    536494501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     72465000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     74798000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     79840000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    763597501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.609419                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.240495                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.247981                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.271144                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.448206                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73643.720110                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 90922.208281                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 90226.779252                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 91559.633028                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78053.511295                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       127635                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        12776                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        12189                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        12124                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            164724                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       215762                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        32389                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data        30506                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data        29831                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          308488                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  14364031000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   3214995500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data   3071742000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data   3023525500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  23674294000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       343397                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        45165                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data        42695                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data        41955                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        473212                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.628316                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.717126                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.714510                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.711024                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.651902                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 66573.497650                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99261.956220                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 100693.043991                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 101355.150682                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76742.998107                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          634                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          652                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          662                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          678                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2626                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       215128                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        31737                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data        29844                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data        29153                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       305862                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  12178800000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   2862581000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data   2738110500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data   2694408500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  20473900000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.626470                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.702690                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.699005                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.694864                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.646353                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 56611.877580                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 90196.962536                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 91747.436671                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 92423.026790                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66938.357822                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           12                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              20                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           14                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            22                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.857143                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.909091                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           20                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       235500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        65500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        39000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        56000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       396000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.857143                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.909091                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19625                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 21833.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 18666.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19800                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  50461768000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998069                       # Cycle average of tags in use
system.l2.tags.total_refs                     1545802                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1021293                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.513573                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.088699                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.303061                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       36.324317                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.041093                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.338799                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.055009                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.933676                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.041404                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.872010                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.329511                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.004735                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.567567                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000642                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.036544                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000860                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.030214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000647                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.029250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999970                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13415973                       # Number of tag accesses
system.l2.tags.data_accesses                 13415973                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  50461768000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        466176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      18764800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         51008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       6269568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         53056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data       6126848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         55808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data       6090624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           37877888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       466176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        51008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        53056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        55808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        626048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     25349440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25349440                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           7284                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         293200                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            797                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          97962                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst            829                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data          95732                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            872                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data          95166                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              591842                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       396085                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             396085                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          9238202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        371861723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1010825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        124243923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          1051410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        121415643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          1105946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        120697792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             750625464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      9238202                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1010825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      1051410                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      1105946                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         12406383                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      502349422                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            502349422                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      502349422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         9238202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       371861723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1010825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       124243923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         1051410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       121415643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         1105946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       120697792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1252974886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    392653.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      7284.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    201790.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       797.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     92223.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples       829.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples     90324.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       872.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples     89717.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000584588750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        23699                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        23699                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1159450                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             370106                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      591842                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     396085                       # Number of write requests accepted
system.mem_ctrls.readBursts                    591842                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   396085                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 108006                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3432                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             48421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             52813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             33812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             35004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             35352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             85861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             82777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             31059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             35354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             33160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             34144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             79181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             81648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9272                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.44                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14180097750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2419180000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             23252022750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29307.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48057.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   274873                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  315206                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 56.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.28                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                591842                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               396085                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  210640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  122521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   86333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   42584                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   10084                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2331                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1821                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  19551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  24329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  26786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  27445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  27448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  27823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  25047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       286371                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    195.867207                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   118.986372                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   260.063938                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       160224     55.95%     55.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        69464     24.26%     80.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16890      5.90%     86.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8799      3.07%     89.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5517      1.93%     91.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3206      1.12%     92.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1947      0.68%     92.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1515      0.53%     93.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        18809      6.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       286371                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        23699                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.413351                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.957956                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     56.997374                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         23697     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         23699                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        23699                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.567324                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.537559                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.024951                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            17559     74.09%     74.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              456      1.92%     76.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4471     18.87%     94.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              939      3.96%     98.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              192      0.81%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               45      0.19%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               26      0.11%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         23699                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               30965504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6912384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25128256                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                37877888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25349440                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       613.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       497.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    750.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    502.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50461678500                       # Total gap between requests
system.mem_ctrls.avgGap                      51078.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       466176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     12914560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        51008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      5902272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        53056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data      5780736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        55808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data      5741888                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25128256                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 9238201.879886571318                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 255927616.329257458448                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1010824.670273146243                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 116965224.048432081938                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 1051409.851513724308                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 114556747.199186533689                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 1105946.188805751037                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 113786897.042529314756                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 497966222.665840804577                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         7284                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       293200                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          797                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        97962                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst          829                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data        95732                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          872                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data        95166                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       396085                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    235038750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   8027976000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     38857000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   5012084250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     39790500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data   4939649750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     43049250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data   4915577250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1219560206750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32267.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     27380.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     48754.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51163.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     47998.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     51598.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     49368.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     51652.66                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3079036.59                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1074305820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            570980520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1745872800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1158756480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       3982867200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      20873525400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1799613600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        31205921820                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        618.407223                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4388827750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1684800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  44388140250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            970490220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            515797425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1708716240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          890766900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       3982867200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14779336770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6931561920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        29779536675                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        590.140573                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17861572750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1684800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  30915395250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                 89                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           45                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    842018022.222222                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   5578188583.140196                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           45    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        23500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  37429454000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             45                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    12570957000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  37890811000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  50461768000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       777383                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          777383                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       777383                       # number of overall hits
system.cpu1.icache.overall_hits::total         777383                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3919                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3919                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3919                       # number of overall misses
system.cpu1.icache.overall_misses::total         3919                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    152675499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    152675499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    152675499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    152675499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       781302                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       781302                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       781302                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       781302                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005016                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005016                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005016                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005016                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 38957.769584                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 38957.769584                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 38957.769584                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 38957.769584                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          349                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   116.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         3282                       # number of writebacks
system.cpu1.icache.writebacks::total             3282                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          605                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          605                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          605                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          605                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         3314                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3314                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         3314                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3314                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    128622500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    128622500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    128622500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    128622500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004242                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004242                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004242                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004242                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 38811.858781                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 38811.858781                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 38811.858781                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 38811.858781                       # average overall mshr miss latency
system.cpu1.icache.replacements                  3282                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       777383                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         777383                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3919                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3919                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    152675499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    152675499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       781302                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       781302                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005016                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005016                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 38957.769584                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 38957.769584                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          605                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          605                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         3314                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3314                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    128622500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    128622500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004242                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004242                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 38811.858781                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 38811.858781                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  50461768000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.282943                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             767373                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3282                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           233.812614                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        364201000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.282943                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.946342                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.946342                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1565918                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1565918                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  50461768000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1293716                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1293716                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1293716                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1293716                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       173294                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        173294                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       173294                       # number of overall misses
system.cpu1.dcache.overall_misses::total       173294                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  15267865056                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  15267865056                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  15267865056                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  15267865056                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1467010                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1467010                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1467010                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1467010                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.118127                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.118127                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.118127                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.118127                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 88103.829654                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 88103.829654                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 88103.829654                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 88103.829654                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       182829                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       126890                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             2527                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            745                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    72.350218                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   170.322148                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       120450                       # number of writebacks
system.cpu1.dcache.writebacks::total           120450                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        92793                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        92793                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        92793                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        92793                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data        80501                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        80501                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data        80501                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        80501                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   6790122398                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6790122398                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   6790122398                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6790122398                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.054874                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054874                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.054874                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054874                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 84348.298754                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84348.298754                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 84348.298754                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84348.298754                       # average overall mshr miss latency
system.cpu1.dcache.replacements                120450                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       992913                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         992913                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       120830                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       120830                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  10442325500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  10442325500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1113743                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1113743                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.108490                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.108490                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 86421.629562                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86421.629562                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        75459                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        75459                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        45371                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        45371                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   3445483000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3445483000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.040737                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.040737                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 75940.204095                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 75940.204095                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       300803                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        300803                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        52464                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        52464                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   4825539556                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4825539556                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       353267                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       353267                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.148511                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.148511                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 91978.109866                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 91978.109866                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        17334                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        17334                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        35130                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        35130                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   3344639398                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3344639398                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.099443                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.099443                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 95207.497808                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 95207.497808                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          150                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          150                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           50                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           50                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      1243000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      1243000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          200                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          200                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data        24860                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        24860                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           28                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           28                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           22                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           22                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       130500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       130500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.110000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.110000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  5931.818182                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5931.818182                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data           78                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           78                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           66                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           66                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       400000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       400000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          144                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          144                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.458333                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.458333                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6060.606061                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6060.606061                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           63                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           63                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       346000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       346000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.437500                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.437500                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5492.063492                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5492.063492                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       102500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       102500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        93500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        93500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         5341                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           5341                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        60318                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        60318                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   3878881500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   3878881500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        65659                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        65659                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.918655                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.918655                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 64307.196857                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 64307.196857                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        60318                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        60318                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   3818563500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   3818563500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.918655                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.918655                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 63307.196857                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 63307.196857                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  50461768000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.702183                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1439816                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           140732                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.230907                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        364212500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.702183                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.928193                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.928193                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          3206789                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         3206789                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  50461768000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            495993                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       914091                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       290862                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          625205                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             438                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           223                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            661                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           22                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           22                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           394497                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          394497                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         21827                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       474167                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           22                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           22                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        35828                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1318021                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         9910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       381835                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         9997                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       372971                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         9616                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       371108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2509286                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1527936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     55360896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       422144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     15417536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       425856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     15030144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       409600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     14954304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              103548416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1103263                       # Total snoops (count)
system.tol2bus.snoopTraffic                  30561344                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1912487                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.374299                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.620388                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1297057     67.82%     67.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 551287     28.83%     96.65% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  35281      1.84%     98.49% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  21455      1.12%     99.61% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   7407      0.39%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1912487                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1658903490                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         207523442                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           5135699                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         206458424                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4916771                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         679709967                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          17980880                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         211703473                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           5084200                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               125791308500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  70564                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740352                       # Number of bytes of host memory used
host_op_rate                                    70678                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2552.40                       # Real time elapsed on the host
host_tick_rate                               29513168                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   180108356                       # Number of instructions simulated
sim_ops                                     180397954                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.075330                       # Number of seconds simulated
sim_ticks                                 75329540500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.716353                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                5030998                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             5096418                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           186549                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          5256804                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             29324                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          37701                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            8377                       # Number of indirect misses.
system.cpu0.branchPred.lookups                5387978                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6055                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          5666                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           179517                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   4220275                       # Number of branches committed
system.cpu0.commit.bw_lim_events               382678                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          22318                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        3002507                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            29972971                       # Number of instructions committed
system.cpu0.commit.committedOps              29978567                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    140463303                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.213426                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.099827                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    133085127     94.75%     94.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      2764390      1.97%     96.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       470352      0.33%     97.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       188107      0.13%     97.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       140163      0.10%     97.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       132490      0.09%     97.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1675346      1.19%     98.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1624650      1.16%     99.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       382678      0.27%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    140463303                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                   8919781                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               59541                       # Number of function calls committed.
system.cpu0.commit.int_insts                 25422197                       # Number of committed integer instructions.
system.cpu0.commit.loads                      8259033                       # Number of loads committed
system.cpu0.commit.membars                       9561                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        10044      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        16393710     54.68%     54.72% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6568      0.02%     54.74% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             792      0.00%     54.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       3948321     13.17%     67.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           466      0.00%     67.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        441591      1.47%     69.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       120092      0.40%     69.79% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.79% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv        147505      0.49%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc       146643      0.49%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        4460626     14.88%     85.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        187046      0.62%     86.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead      3804073     12.69%     98.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite       311090      1.04%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         29978567                       # Class of committed instruction
system.cpu0.commit.refs                       8762835                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   29972971                       # Number of Instructions Simulated
system.cpu0.committedOps                     29978567                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.964753                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.964753                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            130077784                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 7102                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             4480401                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              34406312                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 3302547                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                  4738931                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                185260                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                12873                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2642880                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                    5387978                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                   639046                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    138286338                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                14086                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           77                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      38311209                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                 384584                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.036207                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           2468688                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           5060322                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.257453                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         140947402                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.271875                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.706579                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               114815059     81.46%     81.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                20314090     14.41%     95.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  821295      0.58%     96.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4450675      3.16%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  145451      0.10%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   19643      0.01%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  345025      0.24%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   28154      0.02%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8010      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           140947402                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                  9222733                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 8679179                       # number of floating regfile writes
system.cpu0.idleCycles                        7860995                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              183759                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 4434274                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.362338                       # Inst execution rate
system.cpu0.iew.exec_refs                    32022153                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    509670                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               49729576                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              9109262                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             13601                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts            90208                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts              530976                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           32923845                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             31512483                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           152522                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             53918940                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                536352                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             45134659                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                185260                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             46168524                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2489603                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           10331                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          122                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         3658                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads       850229                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores        27174                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          3658                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        47312                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        136447                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 25832867                       # num instructions consuming a value
system.cpu0.iew.wb_count                     30762217                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.858399                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 22174904                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.206724                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      30790351                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                57499577                       # number of integer regfile reads
system.cpu0.int_regfile_writes               17203494                       # number of integer regfile writes
system.cpu0.ipc                              0.201420                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.201420                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            12404      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             17090969     31.61%     31.63% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6648      0.01%     31.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  816      0.00%     31.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            3962911      7.33%     38.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                484      0.00%     38.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt             488906      0.90%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            120254      0.22%     40.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     40.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv             147505      0.27%     40.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            148876      0.28%     40.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     40.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     40.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     40.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     40.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     40.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     40.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     40.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     40.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     40.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     40.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     40.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     40.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     40.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     40.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     40.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     40.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     40.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     40.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     40.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     40.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     40.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     40.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     40.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     40.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     40.65% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            18507325     34.23%     74.88% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             191749      0.35%     75.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead       13078548     24.19%     99.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite        314066      0.58%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              54071461                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               20501895                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           38779885                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses      8993867                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          10618873                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    6719104                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.124263                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 347815      5.18%      5.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      5.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      5.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    1      0.00%      5.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      5.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                 1335      0.02%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   2      0.00%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv               680659     10.13%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                 167      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               4123750     61.37%     76.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 7194      0.11%     76.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead          1558175     23.19%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               6      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              40276266                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         217146717                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     21768350                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         25253910                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  32899721                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 54071461                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded              24124                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        2945281                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           117173                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1806                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      2943881                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    140947402                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.383629                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.168892                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          121939973     86.51%     86.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            6345270      4.50%     91.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            3054658      2.17%     93.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2343446      1.66%     94.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4082867      2.90%     97.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1917205      1.36%     99.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             578690      0.41%     99.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             285440      0.20%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             399853      0.28%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      140947402                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.363363                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           148174                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           91217                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             9109262                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             530976                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                9247018                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               4804618                       # number of misc regfile writes
system.cpu0.numCycles                       148808397                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1850796                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              100121569                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             25286492                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6825294                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 4351873                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              26265888                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               161409                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             47467112                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              33542461                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           28358466                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                  5886182                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                250844                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                185260                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             30091599                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 3071979                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         10234585                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        37232527                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        310919                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              7553                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 16701972                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          7408                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   173034659                       # The number of ROB reads
system.cpu0.rob.rob_writes                   66446523                       # The number of ROB writes
system.cpu0.timesIdled                          78206                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2360                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.396164                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4988438                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             5018743                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           177043                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          5148532                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             13351                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          14810                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            1459                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5227567                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1230                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          5414                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           171776                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4044622                       # Number of branches committed
system.cpu1.commit.bw_lim_events               367284                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          21770                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        3094791                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            29009283                       # Number of instructions committed
system.cpu1.commit.committedOps              29016283                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    138694636                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.209210                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.094387                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    131719683     94.97%     94.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      2546015      1.84%     96.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       401928      0.29%     97.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       150775      0.11%     97.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       117637      0.08%     97.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       125092      0.09%     97.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1683747      1.21%     98.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1582475      1.14%     99.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       367284      0.26%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    138694636                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                   8879752                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               24981                       # Number of function calls committed.
system.cpu1.commit.int_insts                 24481533                       # Number of committed integer instructions.
system.cpu1.commit.loads                      8047484                       # Number of loads committed
system.cpu1.commit.membars                      11367                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        11367      0.04%      0.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        15816210     54.51%     54.55% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            258      0.00%     54.55% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             320      0.00%     54.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       3927627     13.54%     68.09% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     68.09% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt        443184      1.53%     69.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult       121538      0.42%     70.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     70.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv        147456      0.51%     70.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc       147648      0.51%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        4272519     14.72%     85.77% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         35857      0.12%     85.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead      3780379     13.03%     98.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite       311920      1.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         29016283                       # Class of committed instruction
system.cpu1.commit.refs                       8400675                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   29009283                       # Number of Instructions Simulated
system.cpu1.committedOps                     29016283                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.836144                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.836144                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            130107467                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 5294                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4408708                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              33542169                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 1920304                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  4349820                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                177588                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                13637                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2629715                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5227567                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                   521976                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    138027051                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                 6255                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      37534881                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 365710                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.037262                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles            974971                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           5001789                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.267546                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         139184894                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.269821                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.701523                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               113504202     81.55%     81.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                20009535     14.38%     95.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  740514      0.53%     96.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4428624      3.18%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  123938      0.09%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    9571      0.01%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  345476      0.25%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   22125      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     909      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           139184894                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                  9190222                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                 8644933                       # number of floating regfile writes
system.cpu1.idleCycles                        1108183                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              175656                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4263010                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.379642                       # Inst execution rate
system.cpu1.iew.exec_refs                    31959536                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    358165                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               50000616                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              8929348                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             12117                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts            83302                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              378492                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           32052207                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             31601371                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           144608                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             53261113                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                539368                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             45162350                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                177588                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             46204078                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      2508511                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            4374                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         4365                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       881864                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        25301                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          4365                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        37966                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        137690                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 25375274                       # num instructions consuming a value
system.cpu1.iew.wb_count                     29801851                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.858139                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 21775503                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.212426                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      29829362                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                56569864                       # number of integer regfile reads
system.cpu1.int_regfile_writes               16577972                       # number of integer regfile writes
system.cpu1.ipc                              0.206776                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.206776                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            13122      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             16506855     30.91%     30.93% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 260      0.00%     30.93% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  320      0.00%     30.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            3943044      7.38%     38.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     38.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt             494250      0.93%     39.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult            121787      0.23%     39.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     39.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv             147456      0.28%     39.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            150254      0.28%     40.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     40.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     40.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     40.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     40.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     40.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     40.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     40.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     40.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     40.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     40.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     40.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     40.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     40.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     40.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     40.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     40.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     40.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     40.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     40.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     40.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     40.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     40.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     40.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     40.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     40.03% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            18487093     34.62%     74.64% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              38028      0.07%     74.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead       13187971     24.69%     99.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite        315281      0.59%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              53405721                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               20617334                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           38992282                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses      8959892                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          10670014                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    6777283                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.126902                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 344733      5.09%      5.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      5.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      5.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    1      0.00%      5.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      5.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                 1620      0.02%      5.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   1      0.00%      5.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      5.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv               681075     10.05%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                  95      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               4175230     61.61%     76.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   29      0.00%     76.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead          1574497     23.23%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              39552548                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         213903881                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     20841959                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         24422482                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  32027933                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 53405721                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded              24274                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        3035924                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           122544                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved          2504                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      3077739                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    139184894                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.383703                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.172790                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          120645555     86.68%     86.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            6013909      4.32%     91.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2954554      2.12%     93.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2302025      1.65%     94.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4086544      2.94%     97.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1934494      1.39%     99.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             571215      0.41%     99.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             282091      0.20%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             394507      0.28%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      139184894                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.380673                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           147541                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           91888                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             8929348                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             378492                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                9214765                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               4787453                       # number of misc regfile writes
system.cpu1.numCycles                       140293077                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    10230942                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              100535474                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             24629663                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6785856                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 2955106                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              26141317                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               163334                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             46342609                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              32672078                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           27795300                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  5490533                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 73307                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                177588                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             29797444                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 3165637                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         10247067                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        36095542                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        228749                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              6439                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 16631267                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          6421                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   170427922                       # The number of ROB reads
system.cpu1.rob.rob_writes                   64712656                       # The number of ROB writes
system.cpu1.timesIdled                          14887                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.462588                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                4968758                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             4995605                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           176827                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          5128101                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             13085                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          14339                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            1254                       # Number of indirect misses.
system.cpu2.branchPred.lookups                5207250                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1003                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          5318                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           171454                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   4026291                       # Number of branches committed
system.cpu2.commit.bw_lim_events               366280                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          21552                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        3090971                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            28880514                       # Number of instructions committed
system.cpu2.commit.committedOps              28887474                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    138267814                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.208924                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.093447                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    131319195     94.97%     94.97% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      2538708      1.84%     96.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       399654      0.29%     97.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       150636      0.11%     97.21% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       118804      0.09%     97.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       124746      0.09%     97.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1680173      1.22%     98.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      1569618      1.14%     99.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       366280      0.26%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    138267814                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                   8843586                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               24800                       # Number of function calls committed.
system.cpu2.commit.int_insts                 24370767                       # Number of committed integer instructions.
system.cpu2.commit.loads                      8010943                       # Number of loads committed
system.cpu2.commit.membars                      11335                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        11335      0.04%      0.04% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        15742534     54.50%     54.54% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            250      0.00%     54.54% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             320      0.00%     54.54% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd       3909726     13.53%     68.07% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     68.07% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt        443184      1.53%     69.61% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult       121174      0.42%     70.03% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     70.03% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv        147456      0.51%     70.54% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc       147648      0.51%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        4253783     14.73%     85.77% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         35666      0.12%     85.90% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead      3762478     13.02%     98.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite       311920      1.08%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         28887474                       # Class of committed instruction
system.cpu2.commit.refs                       8363847                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   28880514                       # Number of Instructions Simulated
system.cpu2.committedOps                     28887474                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.846112                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.846112                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            129713134                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 5411                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             4389124                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              33404001                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 1919879                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  4328788                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                177189                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                14208                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2617894                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    5207250                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                   525109                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    137583008                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                 6183                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      37390772                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                 365124                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.037206                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles            991314                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           4981843                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.267157                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         138756884                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.269615                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.701703                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               113184797     81.57%     81.57% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                19921222     14.36%     95.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  740201      0.53%     96.46% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4407766      3.18%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  123278      0.09%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    9490      0.01%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  346312      0.25%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   22970      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     848      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           138756884                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                  9154469                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                 8609069                       # number of floating regfile writes
system.cpu2.idleCycles                        1201311                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              175504                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 4242985                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.379486                       # Inst execution rate
system.cpu2.iew.exec_refs                    31906292                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    358064                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               49878033                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              8890821                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             11905                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts            84260                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              378532                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           31920148                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             31548228                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           144945                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             53112114                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                537269                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents             44922670                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                177189                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             45959870                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked      2504185                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads            4300                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         4410                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       879878                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        25628                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          4410                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        38382                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        137122                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 25254005                       # num instructions consuming a value
system.cpu2.iew.wb_count                     29668392                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.858234                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 21673834                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.211980                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      29695732                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                56398999                       # number of integer regfile reads
system.cpu2.int_regfile_writes               16500180                       # number of integer regfile writes
system.cpu2.ipc                              0.206351                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.206351                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            13007      0.02%      0.02% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             16429009     30.85%     30.87% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 252      0.00%     30.87% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  320      0.00%     30.87% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd            3925339      7.37%     38.24% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     38.24% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt             494253      0.93%     39.17% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult            121452      0.23%     39.40% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     39.40% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv             147456      0.28%     39.68% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc            150348      0.28%     39.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     39.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     39.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     39.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     39.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     39.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     39.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     39.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     39.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     39.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     39.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     39.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     39.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     39.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     39.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     39.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     39.96% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            18453114     34.65%     74.61% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              37998      0.07%     74.68% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead       13169140     24.73%     99.41% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite        315371      0.59%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              53257059                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses               20575479                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads           38913918                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses      8924100                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes          10633890                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    6768898                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.127099                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 342031      5.05%      5.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      5.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      5.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    3      0.00%      5.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      5.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                 1297      0.02%      5.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   3      0.00%      5.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      5.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv               674605      9.97%     15.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                  89      0.00%     15.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     15.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     15.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     15.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     15.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     15.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     15.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     15.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     15.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     15.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     15.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     15.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     15.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     15.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     15.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     15.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     15.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     15.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     15.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     15.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     15.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     15.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     15.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     15.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     15.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     15.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     15.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     15.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     15.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     15.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     15.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     15.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     15.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     15.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               4174689     61.67%     76.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   58      0.00%     76.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead          1576118     23.28%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               5      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              39437471                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         213248424                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     20744292                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         24323342                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  31896086                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 53257059                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded              24062                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        3032674                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           122442                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved          2510                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      3080684                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    138756884                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.383816                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.172865                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          120272287     86.68%     86.68% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            5991409      4.32%     91.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2948782      2.13%     93.12% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2289780      1.65%     94.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            4080476      2.94%     97.71% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            1933081      1.39%     99.11% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             567784      0.41%     99.51% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             281547      0.20%     99.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             391738      0.28%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      138756884                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.380521                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           146914                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           92170                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             8890821                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             378532                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                9178769                       # number of misc regfile reads
system.cpu2.misc_regfile_writes               4769188                       # number of misc regfile writes
system.cpu2.numCycles                       139958195                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    10566776                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              100159320                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             24519295                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               6804080                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 2950970                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              26128935                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               160399                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             46155819                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              32540473                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           27682529                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  5463151                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 74063                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                177189                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             29773035                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 3163234                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups         10213395                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        35942424                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        233219                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              6297                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 16578203                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          6289                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   169870190                       # The number of ROB reads
system.cpu2.rob.rob_writes                   64446195                       # The number of ROB writes
system.cpu2.timesIdled                          15051                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.405552                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                4990280                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             5020122                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           177129                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          5146739                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             13288                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          14818                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            1530                       # Number of indirect misses.
system.cpu3.branchPred.lookups                5227679                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1178                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          5426                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           171721                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   4036783                       # Number of branches committed
system.cpu3.commit.bw_lim_events               367678                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          21875                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        3142122                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            28951581                       # Number of instructions committed
system.cpu3.commit.committedOps              28958637                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    138606112                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.208928                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.093526                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    131642283     94.98%     94.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      2543407      1.83%     96.81% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       399918      0.29%     97.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       151252      0.11%     97.21% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       118899      0.09%     97.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       124756      0.09%     97.38% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1684595      1.22%     98.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1573324      1.14%     99.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       367678      0.27%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    138606112                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                   8864584                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               25040                       # Number of function calls committed.
system.cpu3.commit.int_insts                 24430527                       # Number of committed integer instructions.
system.cpu3.commit.loads                      8030244                       # Number of loads committed
system.cpu3.commit.membars                      11434                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        11434      0.04%      0.04% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        15781828     54.50%     54.54% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            260      0.00%     54.54% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             320      0.00%     54.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd       3919558     13.54%     68.07% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     68.07% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt        444080      1.53%     69.61% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult       121612      0.42%     70.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv        147456      0.51%     70.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc       148096      0.51%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        4264256     14.73%     85.77% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         35955      0.12%     85.90% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead      3771414     13.02%     98.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite       312368      1.08%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         28958637                       # Class of committed instruction
system.cpu3.commit.refs                       8383993                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   28951581                       # Number of Instructions Simulated
system.cpu3.committedOps                     28958637                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.844336                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.844336                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            130000314                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 5445                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             4407685                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              33529527                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 1930497                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  4369340                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                177753                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                14524                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2624205                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    5227679                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                   529097                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    137919383                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                 6577                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      37528261                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                 366322                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.037274                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles            999565                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           5003568                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.267579                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         139102109                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.269930                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.701745                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               113432426     81.55%     81.55% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                19995840     14.37%     95.92% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  742319      0.53%     96.45% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4429654      3.18%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  123927      0.09%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    8764      0.01%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  346345      0.25%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   21883      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     951      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           139102109                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                  9177810                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                 8631739                       # number of floating regfile writes
system.cpu3.idleCycles                        1149074                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              175911                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 4259559                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.379633                       # Inst execution rate
system.cpu3.iew.exec_refs                    31970044                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    358863                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               50082134                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              8925293                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             12201                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts            81964                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              380171                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           32042748                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             31611181                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           145845                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             53244019                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                538849                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents             45006027                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                177753                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             46048429                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked      2509097                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads            4310                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         4646                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       895049                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        26422                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          4646                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        37653                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        138258                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 25324217                       # num instructions consuming a value
system.cpu3.iew.wb_count                     29760222                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.858122                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 21731263                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.212192                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      29787911                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                56544051                       # number of integer regfile reads
system.cpu3.int_regfile_writes               16552613                       # number of integer regfile writes
system.cpu3.ipc                              0.206427                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.206427                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            13174      0.02%      0.02% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             16483895     30.87%     30.90% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 262      0.00%     30.90% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  320      0.00%     30.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd            3935721      7.37%     38.27% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     38.27% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt             496632      0.93%     39.20% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult            121900      0.23%     39.43% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     39.43% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv             147456      0.28%     39.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc            150753      0.28%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            18499867     34.65%     74.64% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              38156      0.07%     74.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead       13185880     24.70%     99.41% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite        315848      0.59%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              53389864                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses               20608516                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads           38977361                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses      8947235                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes          10685602                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    6776302                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.126921                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 342601      5.06%      5.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      5.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      5.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    1      0.00%      5.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      5.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                 1565      0.02%      5.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   4      0.00%      5.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      5.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv               678614     10.01%     15.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                  88      0.00%     15.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     15.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     15.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     15.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     15.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     15.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     15.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     15.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     15.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     15.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     15.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     15.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     15.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     15.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     15.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     15.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     15.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     15.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     15.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     15.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     15.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     15.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     15.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     15.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     15.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     15.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     15.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     15.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     15.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     15.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     15.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     15.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     15.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     15.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               4179325     61.68%     76.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   50      0.00%     76.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead          1574052     23.23%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              39544476                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         213805160                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     20812987                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         24445903                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  32018230                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 53389864                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded              24518                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        3084111                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           124382                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved          2643                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      3123364                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    139102109                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.383818                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.172727                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          120568027     86.68%     86.68% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            6009347      4.32%     91.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2954081      2.12%     93.12% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2299598      1.65%     94.77% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            4090238      2.94%     97.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            1938328      1.39%     99.11% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             569167      0.41%     99.52% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             280617      0.20%     99.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             392706      0.28%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      139102109                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.380673                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           148202                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           93047                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             8925293                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             380171                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                9203049                       # number of misc regfile reads
system.cpu3.misc_regfile_writes               4780802                       # number of misc regfile writes
system.cpu3.numCycles                       140251183                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    10274087                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              100474596                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             24579321                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               6780535                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 2965576                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              26096763                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               163643                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             46325142                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              32662351                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           27784816                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  5503627                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 67530                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                177753                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             29746101                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 3205495                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups         10247714                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        36077428                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        234456                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              6447                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 16609207                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          6427                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   170329027                       # The number of ROB reads
system.cpu3.rob.rob_writes                   64697806                       # The number of ROB writes
system.cpu3.timesIdled                          14874                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8944907                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      15629723                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      5015484                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      2303180                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11013952                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7165500                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     23890475                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        9468680                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  75329540500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8854269                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       199445                       # Transaction distribution
system.membus.trans_dist::WritebackClean            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6485788                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7727                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4064                       # Transaction distribution
system.membus.trans_dist::ReadExReq             78426                       # Transaction distribution
system.membus.trans_dist::ReadExResp            77573                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8854270                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     24561565                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               24561565                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    584402560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               584402560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            11161                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8944487                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8944487    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8944487                       # Request fanout histogram
system.membus.respLayer1.occupancy        45938435506                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             61.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         19249843557                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              25.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1838                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          920                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5816198.369565                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   8904943.253542                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          920    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     69760500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            920                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    69978638000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   5350902500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  75329540500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst       508380                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          508380                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst       508380                       # number of overall hits
system.cpu2.icache.overall_hits::total         508380                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        16729                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         16729                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        16729                       # number of overall misses
system.cpu2.icache.overall_misses::total        16729                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1018823000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1018823000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1018823000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1018823000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst       525109                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       525109                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst       525109                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       525109                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.031858                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.031858                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.031858                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.031858                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 60901.607986                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 60901.607986                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 60901.607986                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 60901.607986                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          281                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    40.142857                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        15781                       # number of writebacks
system.cpu2.icache.writebacks::total            15781                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          948                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          948                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          948                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          948                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        15781                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        15781                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        15781                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        15781                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    954673500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    954673500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    954673500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    954673500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.030053                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.030053                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.030053                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.030053                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 60495.120715                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 60495.120715                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 60495.120715                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 60495.120715                       # average overall mshr miss latency
system.cpu2.icache.replacements                 15781                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst       508380                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         508380                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        16729                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        16729                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1018823000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1018823000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst       525109                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       525109                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.031858                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.031858                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 60901.607986                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 60901.607986                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          948                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          948                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        15781                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        15781                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    954673500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    954673500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.030053                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.030053                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 60495.120715                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 60495.120715                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  75329540500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             545763                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            15813                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            34.513565                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1065999                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1065999                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  75329540500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      2863511                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2863511                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      2863511                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2863511                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5720127                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5720127                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5720127                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5720127                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 427146831153                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 427146831153                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 427146831153                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 427146831153                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      8583638                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      8583638                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      8583638                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      8583638                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.666399                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.666399                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.666399                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.666399                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 74674.361453                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 74674.361453                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 74674.361453                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 74674.361453                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    108335012                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        16476                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          2535942                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            268                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    42.719830                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    61.477612                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2941892                       # number of writebacks
system.cpu2.dcache.writebacks::total          2941892                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      2773500                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2773500                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      2773500                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2773500                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      2946627                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2946627                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      2946627                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2946627                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 251309520383                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 251309520383                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 251309520383                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 251309520383                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.343284                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.343284                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.343284                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.343284                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 85287.184426                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 85287.184426                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 85287.184426                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 85287.184426                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2941892                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      2657444                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2657444                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      5581835                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      5581835                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 416468340500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 416468340500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      8239279                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8239279                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.677466                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.677466                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 74611.367140                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 74611.367140                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2657578                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2657578                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      2924257                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2924257                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 249724010000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 249724010000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.354917                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.354917                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 85397.422320                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 85397.422320                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       206067                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        206067                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       138292                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       138292                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  10678490653                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  10678490653                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       344359                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       344359                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.401593                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.401593                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 77216.980397                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 77216.980397                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       115922                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       115922                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        22370                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        22370                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1585510383                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1585510383                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.064961                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.064961                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 70876.637595                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 70876.637595                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         3088                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         3088                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          977                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          977                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     35948000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     35948000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         4065                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         4065                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.240344                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.240344                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 36794.268168                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 36794.268168                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          498                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          498                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          479                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          479                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      2787500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2787500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.117835                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.117835                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  5819.415449                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5819.415449                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         1458                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1458                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1469                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1469                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     11331500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     11331500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         2927                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         2927                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.501879                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.501879                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7713.750851                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7713.750851                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1413                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1413                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     10169500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     10169500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.482747                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.482747                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7197.098372                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7197.098372                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      2861500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2861500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      2610500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      2610500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1102                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1102                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         4216                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         4216                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data    128218000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total    128218000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         5318                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         5318                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.792779                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.792779                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 30412.239089                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 30412.239089                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         4215                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         4215                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data    124002000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total    124002000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.792591                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.792591                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 29419.217082                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 29419.217082                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  75329540500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.527528                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5824126                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2949653                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             1.974512                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.527528                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.985235                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.985235                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         20141522                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        20141522                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1928                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          965                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    5393192.746114                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   8741491.201445                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          965    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        11000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     69790500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            965                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    70125109500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   5204431000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  75329540500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst       511910                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          511910                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst       511910                       # number of overall hits
system.cpu3.icache.overall_hits::total         511910                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        17187                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         17187                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        17187                       # number of overall misses
system.cpu3.icache.overall_misses::total        17187                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1011188000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1011188000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1011188000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1011188000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst       529097                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       529097                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst       529097                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       529097                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.032484                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.032484                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.032484                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.032484                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 58834.467912                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 58834.467912                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 58834.467912                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 58834.467912                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          339                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    19.941176                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        16291                       # number of writebacks
system.cpu3.icache.writebacks::total            16291                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          896                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          896                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          896                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          896                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        16291                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        16291                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        16291                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        16291                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    951141500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    951141500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    951141500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    951141500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.030790                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.030790                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.030790                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.030790                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 58384.476091                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 58384.476091                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 58384.476091                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 58384.476091                       # average overall mshr miss latency
system.cpu3.icache.replacements                 16291                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst       511910                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         511910                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        17187                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        17187                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1011188000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1011188000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst       529097                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       529097                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.032484                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.032484                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 58834.467912                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 58834.467912                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          896                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          896                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        16291                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        16291                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    951141500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    951141500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.030790                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.030790                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 58384.476091                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 58384.476091                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  75329540500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             542220                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            16323                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            33.218158                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1074485                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1074485                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  75329540500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      2880309                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2880309                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      2880309                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2880309                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      5729360                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5729360                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      5729360                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5729360                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 428235842928                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 428235842928                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 428235842928                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 428235842928                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      8609669                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      8609669                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      8609669                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      8609669                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.665456                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.665456                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.665456                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.665456                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 74744.097583                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 74744.097583                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 74744.097583                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 74744.097583                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    108650118                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        20482                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          2540650                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            300                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    42.764693                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    68.273333                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2946669                       # number of writebacks
system.cpu3.dcache.writebacks::total          2946669                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2777568                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2777568                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2777568                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2777568                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      2951792                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2951792                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      2951792                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2951792                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 251916051285                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 251916051285                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 251916051285                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 251916051285                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.342846                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.342846                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.342846                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.342846                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 85343.429105                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 85343.429105                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 85343.429105                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 85343.429105                       # average overall mshr miss latency
system.cpu3.dcache.replacements               2946669                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2673220                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2673220                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      5591401                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      5591401                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 417723154500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 417723154500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      8264621                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8264621                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.676547                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.676547                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 74708.137460                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 74708.137460                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2662449                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2662449                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      2928952                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2928952                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 250336939500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 250336939500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.354396                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.354396                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 85469.799266                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 85469.799266                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       207089                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        207089                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       137959                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       137959                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  10512688428                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  10512688428                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       345048                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       345048                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.399826                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.399826                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 76201.541241                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 76201.541241                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       115119                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       115119                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        22840                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        22840                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1579111785                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1579111785                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.066194                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.066194                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 69137.994089                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 69137.994089                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         3177                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         3177                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1045                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1045                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     31931000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     31931000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         4222                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         4222                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.247513                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.247513                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 30555.980861                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 30555.980861                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          494                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          494                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          551                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          551                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3550500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3550500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.130507                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.130507                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  6443.738657                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6443.738657                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         1460                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1460                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1483                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1483                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     10408500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     10408500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         2943                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         2943                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.503908                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.503908                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7018.543493                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7018.543493                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1416                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1416                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      9235500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      9235500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.481142                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.481142                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6522.245763                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6522.245763                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      2795500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2795500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      2552500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2552500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1103                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1103                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         4323                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         4323                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data    127003000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total    127003000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         5426                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         5426                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.796719                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.796719                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 29378.440898                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 29378.440898                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            3                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         4320                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         4320                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data    122680000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total    122680000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.796167                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.796167                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 28398.148148                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 28398.148148                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  75329540500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.579596                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5845557                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2954693                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             1.978397                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.579596                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.986862                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.986862                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         20199186                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        20199186                       # Number of data accesses
system.cpu0.numPwrStateTransitions                564                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          282                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    3282053.191489                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   4473704.211568                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          282    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     13950000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            282                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    74404001500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    925539000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  75329540500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst       561476                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          561476                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       561476                       # number of overall hits
system.cpu0.icache.overall_hits::total         561476                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        77570                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         77570                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        77570                       # number of overall misses
system.cpu0.icache.overall_misses::total        77570                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5674324500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5674324500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5674324500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5674324500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       639046                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       639046                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       639046                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       639046                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.121384                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.121384                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.121384                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.121384                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 73151.018435                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 73151.018435                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 73151.018435                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 73151.018435                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2095                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               53                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    39.528302                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        73187                       # number of writebacks
system.cpu0.icache.writebacks::total            73187                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         4383                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         4383                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         4383                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         4383                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        73187                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        73187                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        73187                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        73187                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5336111500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5336111500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5336111500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5336111500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.114525                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.114525                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.114525                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.114525                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 72910.646700                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 72910.646700                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 72910.646700                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 72910.646700                       # average overall mshr miss latency
system.cpu0.icache.replacements                 73187                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       561476                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         561476                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        77570                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        77570                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5674324500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5674324500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       639046                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       639046                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.121384                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.121384                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 73151.018435                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 73151.018435                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         4383                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         4383                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        73187                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        73187                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5336111500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5336111500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.114525                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.114525                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 72910.646700                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 72910.646700                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  75329540500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             634748                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            73219                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.669171                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1351279                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1351279                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  75329540500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3114615                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3114615                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3114615                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3114615                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5860335                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5860335                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5860335                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5860335                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 437026898458                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 437026898458                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 437026898458                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 437026898458                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      8974950                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      8974950                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      8974950                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      8974950                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.652966                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.652966                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.652966                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.652966                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 74573.705848                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 74573.705848                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 74573.705848                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 74573.705848                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    108189388                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        14598                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2522264                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            216                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    42.893761                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    67.583333                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2965864                       # number of writebacks
system.cpu0.dcache.writebacks::total          2965864                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2892039                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2892039                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2892039                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2892039                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      2968296                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2968296                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      2968296                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2968296                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 252949720040                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 252949720040                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 252949720040                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 252949720040                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.330731                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.330731                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.330731                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.330731                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 85217.148169                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85217.148169                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 85217.148169                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85217.148169                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2965863                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      2801927                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2801927                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5679135                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5679135                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 423232687500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 423232687500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      8481062                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8481062                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.669625                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.669625                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 74524.146283                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 74524.146283                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2749563                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2749563                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      2929572                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2929572                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 250159703500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 250159703500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.345425                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.345425                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 85391.211924                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 85391.211924                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       312688                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        312688                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       181200                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       181200                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  13794210958                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  13794210958                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       493888                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       493888                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.366885                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.366885                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 76126.992042                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 76126.992042                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       142476                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       142476                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        38724                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        38724                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2790016540                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2790016540                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.078406                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.078406                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 72048.769239                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 72048.769239                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3935                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3935                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          937                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          937                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     36356500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     36356500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4872                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4872                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.192323                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.192323                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 38800.960512                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 38800.960512                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          811                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          811                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          126                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          126                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       755000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       755000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.025862                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.025862                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  5992.063492                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5992.063492                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3031                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3031                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1189                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1189                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      7419000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      7419000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.281754                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.281754                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6239.697225                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6239.697225                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1154                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1154                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      6285000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      6285000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.273460                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.273460                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5446.273830                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5446.273830                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       117000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       117000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        97000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        97000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2144                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2144                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3522                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3522                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    133196500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    133196500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         5666                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         5666                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.621603                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.621603                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 37818.427030                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 37818.427030                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3522                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3522                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    129674500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    129674500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.621603                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.621603                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 36818.427030                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 36818.427030                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  75329540500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.937320                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6098680                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2969718                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.053623                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.937320                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998041                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998041                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         20949103                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        20949103                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  75329540500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               10309                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              613012                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6537                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              611157                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                6060                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              609560                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                6576                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              608392                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2471603                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              10309                       # number of overall hits
system.l2.overall_hits::.cpu0.data             613012                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6537                       # number of overall hits
system.l2.overall_hits::.cpu1.data             611157                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               6060                       # number of overall hits
system.l2.overall_hits::.cpu2.data             609560                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               6576                       # number of overall hits
system.l2.overall_hits::.cpu3.data             608392                       # number of overall hits
system.l2.overall_hits::total                 2471603                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             62879                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2350218                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              9342                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2339051                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              9721                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           2333510                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              9715                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           2338580                       # number of demand (read+write) misses
system.l2.demand_misses::total                9453016                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            62879                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2350218                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             9342                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2339051                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             9721                       # number of overall misses
system.l2.overall_misses::.cpu2.data          2333510                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             9715                       # number of overall misses
system.l2.overall_misses::.cpu3.data          2338580                       # number of overall misses
system.l2.overall_misses::total               9453016                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5101113500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 239887879484                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    804848000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 238960293488                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    856686500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 238323517483                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    846112500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 238933058486                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     963713509441                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5101113500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 239887879484                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    804848000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 238960293488                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    856686500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 238323517483                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    846112500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 238933058486                       # number of overall miss cycles
system.l2.overall_miss_latency::total    963713509441                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           73188                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         2963230                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15879                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2950208                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           15781                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         2943070                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           16291                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         2946972                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11924619                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          73188                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        2963230                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15879                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2950208                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          15781                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        2943070                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          16291                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        2946972                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11924619                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.859144                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.793127                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.588324                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.792843                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.615994                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.792883                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.596342                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.793554                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.792731                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.859144                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.793127                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.588324                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.792843                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.615994                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.792883                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.596342                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.793554                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.792731                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81125.868732                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 102070.480051                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86153.714408                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102161.215590                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 88127.404588                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 102130.917580                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 87093.412249                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 102170.145339                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101947.728581                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81125.868732                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 102070.480051                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86153.714408                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102161.215590                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 88127.404588                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 102130.917580                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 87093.412249                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 102170.145339                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101947.728581                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              199444                       # number of writebacks
system.l2.writebacks::total                    199444                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            198                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         123316                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           2611                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         129841                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           2482                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         130825                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           2567                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         129289                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              521129                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           198                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        123316                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          2611                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        129841                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          2482                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        130825                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          2567                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        129289                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             521129                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        62681                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2226902                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6731                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2209210                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         7239                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      2202685                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         7148                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      2209291                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8931887                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        62681                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2226902                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6731                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2209210                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         7239                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      2202685                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         7148                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      2209291                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8931887                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4464881516                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 210339764497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    550331001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 209147286495                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    607189000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 208501486490                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    594852501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 209161256996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 843367048496                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4464881516                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 210339764497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    550331001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 209147286495                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    607189000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 208501486490                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    594852501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 209161256996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 843367048496                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.856438                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.751512                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.423893                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.748832                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.458716                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.748431                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.438770                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.749682                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.749029                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.856438                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.751512                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.423893                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.748832                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.458716                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.748431                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.438770                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.749682                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.749029                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71231.816914                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 94453.983380                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81760.659783                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94670.622754                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 83877.469264                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 94657.877313                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 83219.432149                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 94673.475335                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94422.046371                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71231.816914                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 94453.983380                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81760.659783                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94670.622754                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 83877.469264                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 94657.877313                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 83219.432149                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 94673.475335                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94422.046371                       # average overall mshr miss latency
system.l2.replacements                       16150008                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       259340                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           259340                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       259340                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       259340                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      7606316                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          7606316                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            3                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              3                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      7606319                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      7606319                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data             109                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             211                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             262                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             237                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  819                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           439                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           135                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           222                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           177                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                973                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      5279500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       648500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       687500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      1027500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      7643000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          548                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          346                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          484                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          414                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1792                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.801095                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.390173                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.458678                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.427536                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.542969                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 12026.195900                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4803.703704                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  3096.846847                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  5805.084746                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7855.087359                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu2.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          439                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          135                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          220                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          176                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           970                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      8772500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      2716000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      4497500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      3505000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     19491000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.801095                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.390173                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.454545                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.425121                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.541295                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19982.915718                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20118.518519                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20443.181818                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 19914.772727                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20093.814433                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           172                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           219                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           179                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                574                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           86                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          111                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          145                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          126                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              468                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1010000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       251500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       813500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       709500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2784500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           90                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          283                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          364                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          305                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1042                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.955556                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.392226                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.398352                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.413115                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.449136                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 11744.186047                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2265.765766                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  5610.344828                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  5630.952381                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5949.786325                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            12                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           82                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          110                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          140                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          124                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          456                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1926000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2269499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      3135500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      2740000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     10070999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.911111                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.388693                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.384615                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.406557                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.437620                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 23487.804878                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20631.809091                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 22396.428571                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 22096.774194                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 22085.524123                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             8427                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             7496                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             7140                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             7072                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 30135                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          29598                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          15972                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          15979                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          16067                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               77616                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2692067000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1565781500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   1536394000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1530643000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7324885500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        38025                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        23468                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        23119                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        23139                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            107751                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.778383                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.680586                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.691163                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.694369                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.720327                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 90954.355024                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98032.901327                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 96150.822955                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 95266.260036                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94373.395949                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu3.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        29598                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        15972                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        15979                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        16066                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          77615                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2396087000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1406061500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1376603501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1369953000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6548705001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.778383                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.680586                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.691163                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.694326                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.720318                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 80954.355024                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88032.901327                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 86150.791727                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 85270.322420                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84374.218914                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         10309                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6537                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          6060                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          6576                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              29482                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        62879                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         9342                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         9721                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         9715                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            91657                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5101113500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    804848000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    856686500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    846112500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7608760500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        73188                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15879                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        15781                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        16291                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         121139                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.859144                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.588324                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.615994                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.596342                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.756627                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81125.868732                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86153.714408                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 88127.404588                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 87093.412249                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83013.414142                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          198                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         2611                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         2482                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         2567                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          7858                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        62681                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6731                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         7239                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         7148                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        83799                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4464881516                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    550331001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    607189000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    594852501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6217254018                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.856438                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.423893                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.458716                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.438770                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.691759                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71231.816914                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81760.659783                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 83877.469264                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 83219.432149                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74192.460745                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       604585                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       603661                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       602420                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       601320                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2411986                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      2320620                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      2323079                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      2317531                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      2322513                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         9283743                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 237195812484                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 237394511988                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 236787123483                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 237402415486                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 948779863441                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      2925205                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2926740                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      2919951                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      2923833                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      11695729                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.793319                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.793743                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.793688                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.794338                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.793772                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 102212.259001                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 102189.599229                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 102172.149362                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 102217.905986                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102197.988833                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       123316                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       129841                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       130825                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       129288                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       513270                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      2197304                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      2193238                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      2186706                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      2193225                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      8770473                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 207943677497                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 207741224995                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 207124882989                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 207791303996                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 830601089477                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.751162                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.749379                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.748884                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.750120                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.749887                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 94635.825310                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94718.961187                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 94720.041464                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 94742.356118                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94704.252493                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  75329540500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    19270984                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16150072                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.193244                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.305630                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.663006                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.688737                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.090382                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.060597                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.097938                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        7.975351                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.093417                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        8.024941                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.457900                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.025984                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.135762                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001412                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.125947                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.001530                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.124615                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001460                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.125390                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 174494920                       # Number of tag accesses
system.l2.tags.data_accesses                174494920                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  75329540500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4011584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     142520768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        430784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     141389056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        463296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     140970880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        457472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     141394048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          571637888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4011584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       430784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       463296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       457472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5363136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12764480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12764480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          62681                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2226887                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6731                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2209204                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           7239                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        2202670                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           7148                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        2209282                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8931842                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       199445                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             199445                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         53253796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1891963857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          5718660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1876940375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          6150257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1871389087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          6072943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       1877006644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7588495618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     53253796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      5718660                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      6150257                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      6072943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         71195655                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      169448531                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            169448531                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      169448531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        53253796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1891963857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         5718660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1876940375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         6150257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1871389087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         6072943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      1877006644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7757944149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    116735.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     62682.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2202890.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6731.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2187180.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      7239.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   2180034.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      7148.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   2187213.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000463872250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7264                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7264                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            13623783                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             110118                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8931843                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     199448                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8931843                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   199448                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  90726                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 82713                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             56139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             78462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             77730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             65148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            110581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            103396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2782927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           3809409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1102024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             57134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           107757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           123938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           122944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           123997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            61992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            57539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             20087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             20090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             14128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.40                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 304748081455                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                44205585000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            470519025205                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34469.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53219.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7842441                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  105099                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8931843                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               199448                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  110657                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  208352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  489925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  912756                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1282936                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1403338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1197138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  972931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  831854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  665868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 441076                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 211604                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  69306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  27983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  11016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   4358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1010311                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    567.452612                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   338.468526                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   427.085753                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       265988     26.33%     26.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       114310     11.31%     37.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        58727      5.81%     43.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        45160      4.47%     47.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        35913      3.55%     51.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        29338      2.90%     54.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        24333      2.41%     56.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        20911      2.07%     58.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       415631     41.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1010311                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7264                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1217.113436                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    281.233436                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1424.211857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          4205     57.89%     57.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           34      0.47%     58.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           30      0.41%     58.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            3      0.04%     58.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           19      0.26%     59.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           40      0.55%     59.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           58      0.80%     60.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047          146      2.01%     62.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303          273      3.76%     66.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559          394      5.42%     71.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815          471      6.48%     78.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071          497      6.84%     84.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327          434      5.97%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583          342      4.71%     95.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839          176      2.42%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095           98      1.35%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351           31      0.43%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            9      0.12%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7264                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7264                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.069796                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.065146                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.406408                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7030     96.78%     96.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               31      0.43%     97.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              153      2.11%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               31      0.43%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               18      0.25%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7264                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              565831488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5806464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7470784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               571637952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12764672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7511.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        99.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7588.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    169.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        59.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    58.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   75329606500                       # Total gap between requests
system.mem_ctrls.avgGap                       8249.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4011648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    140984960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       430784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    139979520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       463296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    139522176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       457472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    139981632                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7470784                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 53254645.831803530455                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1871575998.794257879257                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 5718659.600744544528                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1858228778.124565839767                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 6150256.551744133234                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1852157534.400465488434                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 6072942.924694993533                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 1858256814.934374809265                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 99174692.297505781054                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        62682                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2226887                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6731                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2209204                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         7239                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      2202670                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         7148                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      2209282                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       199448                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1872135500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 117388023991                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    268184000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 116912765738                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    303955000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 116549032991                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    295311500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 116929616485                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1882329744750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29867.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     52713.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39843.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52920.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     41988.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     52912.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     41313.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     52926.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9437696.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2583666120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1373262495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12547300500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          112449240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       5946642000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      33918543120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        363559680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        56845423155                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        754.623256                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    610287750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2515500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  72203752750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4629925860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2460867750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         50578267740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          496886580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       5946642000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      34189810680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        135123840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        98437524450                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1306.758594                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     46829500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2515500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  72767211000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1906                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          954                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5433415.618449                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8750146.147510                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          954    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         8000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     69686500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            954                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    70146062000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   5183478500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  75329540500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       505106                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          505106                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       505106                       # number of overall hits
system.cpu1.icache.overall_hits::total         505106                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16870                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16870                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16870                       # number of overall misses
system.cpu1.icache.overall_misses::total        16870                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    973643499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    973643499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    973643499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    973643499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       521976                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       521976                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       521976                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       521976                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.032319                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.032319                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.032319                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.032319                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 57714.493124                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57714.493124                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 57714.493124                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57714.493124                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          697                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           41                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15879                       # number of writebacks
system.cpu1.icache.writebacks::total            15879                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          991                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          991                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          991                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          991                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15879                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15879                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15879                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15879                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    908678499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    908678499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    908678499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    908678499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.030421                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.030421                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.030421                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.030421                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 57225.171547                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 57225.171547                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 57225.171547                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 57225.171547                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15879                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       505106                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         505106                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16870                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16870                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    973643499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    973643499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       521976                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       521976                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.032319                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.032319                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 57714.493124                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57714.493124                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          991                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          991                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15879                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15879                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    908678499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    908678499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.030421                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.030421                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 57225.171547                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 57225.171547                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  75329540500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             534309                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15911                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            33.581107                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1059831                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1059831                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  75329540500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      2873474                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2873474                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      2873474                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2873474                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5748845                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5748845                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5748845                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5748845                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 429835188944                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 429835188944                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 429835188944                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 429835188944                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      8622319                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      8622319                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      8622319                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      8622319                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.666740                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.666740                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.666740                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.666740                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 74768.964713                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 74768.964713                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 74768.964713                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 74768.964713                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    108622668                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        17582                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2540438                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            282                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    42.757457                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    62.347518                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2949303                       # number of writebacks
system.cpu1.dcache.writebacks::total          2949303                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2794776                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2794776                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2794776                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2794776                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2954069                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2954069                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2954069                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2954069                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 251979610543                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 251979610543                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 251979610543                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 251979610543                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.342607                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.342607                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.342607                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.342607                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85299.162119                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85299.162119                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85299.162119                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85299.162119                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2949303                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      2667275                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2667275                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5610501                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5610501                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 418818664500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 418818664500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      8277776                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8277776                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.677779                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.677779                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 74649.066902                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74649.066902                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2679231                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2679231                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2931270                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2931270                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 250358944000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 250358944000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.354113                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.354113                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 85409.717972                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85409.717972                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       206199                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        206199                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       138344                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       138344                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  11016524444                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  11016524444                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       344543                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       344543                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.401529                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.401529                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 79631.385850                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 79631.385850                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       115545                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       115545                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        22799                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        22799                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1620666543                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1620666543                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.066172                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.066172                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 71084.983683                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 71084.983683                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         3160                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3160                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1017                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1017                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     33214500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     33214500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         4177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         4177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.243476                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.243476                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 32659.292035                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 32659.292035                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          482                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          482                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          535                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          535                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3455500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3455500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.128082                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.128082                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  6458.878505                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6458.878505                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         1434                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1434                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1485                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1485                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      9717500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      9717500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         2919                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2919                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.508736                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.508736                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6543.771044                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6543.771044                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1415                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1415                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      8547500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      8547500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.484755                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.484755                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6040.636042                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6040.636042                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2709500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2709500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2464500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2464500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1109                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1109                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         4305                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         4305                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    126534500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    126534500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         5414                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         5414                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.795161                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.795161                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 29392.450639                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 29392.450639                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         4305                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         4305                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    122229500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    122229500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.795161                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.795161                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 28392.450639                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 28392.450639                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  75329540500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.599167                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5840903                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2957256                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             1.975109                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.599167                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.987474                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.987474                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         20226883                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        20226883                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  75329540500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          11836677                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           19                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       458784                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     11665521                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15950565                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            8503                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4639                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          13142                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          759                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          759                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           114888                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          114888                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        121139                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     11715558                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       219562                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      8902842                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        47637                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8860498                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        47343                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      8838569                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        48873                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      8852475                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              35817799                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9367936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    379462016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2032512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    377568704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2019968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    376637440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2085248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    377192832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1526366656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        16188042                       # Total snoops (count)
system.tol2bus.snoopTraffic                  14538816                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         28115588                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.618888                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.743755                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               14544021     51.73%     51.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1               10327825     36.73%     88.46% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2705373      9.62%     98.09% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 491658      1.75%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  46711      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           28115588                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        23870248699                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             31.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        4502571766                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             6.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          24954151                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        4509542585                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             6.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          25760979                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4529137862                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         109930638                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4513595194                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             6.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          25159939                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
