//! Microarchitecture model.
//!
//! Defines pipeline structure, cache hierarchy, and timing behavior
//! for a specific processor implementation.
