
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 3.73

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.25 source latency lfsr_reg[7]$_DFFE_PN1P_/CLK ^
  -0.25 target latency lfsr_reg[8]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: lfsr_reg[7]$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net36 (net)
                  0.06    0.00    0.72 ^ input1/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.04    0.14    0.21    0.93 ^ input1/X (sky130_fd_sc_hd__clkbuf_4)
                                         net2 (net)
                  0.14    0.00    0.93 ^ lfsr_reg[7]$_DFFE_PN1P_/SET_B (sky130_fd_sc_hd__dfstp_1)
                                  0.93   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.14    0.25 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.07    0.00    0.25 ^ lfsr_reg[7]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
                          0.00    0.25   clock reconvergence pessimism
                          0.15    0.40   library removal time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: seed_in[4] (input port clocked by core_clock)
Endpoint: lfsr_reg[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ seed_in[4] (in)
                                         seed_in[4] (net)
                  0.00    0.00    0.20 ^ input12/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.08    0.09    0.29 ^ input12/X (sky130_fd_sc_hd__clkbuf_1)
                                         net13 (net)
                  0.08    0.00    0.29 ^ _098_/B (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.03    0.05    0.34 v _098_/Y (sky130_fd_sc_hd__nand2_1)
                                         _054_ (net)
                  0.03    0.00    0.34 v _099_/B1 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.07    0.06    0.40 ^ _099_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _010_ (net)
                  0.07    0.00    0.40 ^ lfsr_reg[4]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.40   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.14    0.25 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.07    0.00    0.25 ^ lfsr_reg[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.25   clock reconvergence pessimism
                         -0.04    0.21   library hold time
                                  0.21   data required time
-----------------------------------------------------------------------------
                                  0.21   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.19   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: lfsr_reg[12]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net36 (net)
                  0.06    0.00    0.72 ^ input1/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.04    0.14    0.21    0.93 ^ input1/X (sky130_fd_sc_hd__clkbuf_4)
                                         net2 (net)
                  0.14    0.00    0.93 ^ hold1/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.05    0.15    0.25    1.18 ^ hold1/X (sky130_fd_sc_hd__clkbuf_4)
                                         net1 (net)
                  0.15    0.00    1.18 ^ lfsr_reg[12]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.18   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.14    5.25 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.07    0.00    5.25 ^ lfsr_reg[12]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.25   clock reconvergence pessimism
                          0.21    5.46   library recovery time
                                  5.46   data required time
-----------------------------------------------------------------------------
                                  5.46   data required time
                                 -1.18   data arrival time
-----------------------------------------------------------------------------
                                  4.28   slack (MET)


Startpoint: lfsr_reg[10]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: lfsr_reg[0]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.14    0.25 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.07    0.00    0.25 ^ lfsr_reg[10]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
     4    0.02    0.17    0.60    0.85 ^ lfsr_reg[10]$_DFFE_PN1P_/Q (sky130_fd_sc_hd__dfstp_1)
                                         net20 (net)
                  0.17    0.00    0.85 ^ _066_/B (sky130_fd_sc_hd__xnor2_1)
     1    0.01    0.18    0.16    1.01 ^ _066_/Y (sky130_fd_sc_hd__xnor2_1)
                                         _032_ (net)
                  0.18    0.00    1.01 ^ _068_/A (sky130_fd_sc_hd__xnor2_1)
     1    0.01    0.19    0.17    1.18 ^ _068_/Y (sky130_fd_sc_hd__xnor2_1)
                                         _034_ (net)
                  0.19    0.00    1.18 ^ _070_/A2 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.06    0.10    1.28 v _070_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _036_ (net)
                  0.06    0.00    1.28 v _072_/B1 (sky130_fd_sc_hd__o22a_1)
     1    0.00    0.04    0.18    1.46 v _072_/X (sky130_fd_sc_hd__o22a_1)
                                         _000_ (net)
                  0.04    0.00    1.46 v lfsr_reg[0]$_DFFE_PN1P_/D (sky130_fd_sc_hd__dfstp_1)
                                  1.46   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.14    5.25 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.07    0.00    5.25 ^ lfsr_reg[0]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
                          0.00    5.25   clock reconvergence pessimism
                         -0.06    5.19   library setup time
                                  5.19   data required time
-----------------------------------------------------------------------------
                                  5.19   data required time
                                 -1.46   data arrival time
-----------------------------------------------------------------------------
                                  3.73   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: lfsr_reg[12]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net36 (net)
                  0.06    0.00    0.72 ^ input1/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.04    0.14    0.21    0.93 ^ input1/X (sky130_fd_sc_hd__clkbuf_4)
                                         net2 (net)
                  0.14    0.00    0.93 ^ hold1/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.05    0.15    0.25    1.18 ^ hold1/X (sky130_fd_sc_hd__clkbuf_4)
                                         net1 (net)
                  0.15    0.00    1.18 ^ lfsr_reg[12]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.18   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.14    5.25 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.07    0.00    5.25 ^ lfsr_reg[12]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.25   clock reconvergence pessimism
                          0.21    5.46   library recovery time
                                  5.46   data required time
-----------------------------------------------------------------------------
                                  5.46   data required time
                                 -1.18   data arrival time
-----------------------------------------------------------------------------
                                  4.28   slack (MET)


Startpoint: lfsr_reg[10]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: lfsr_reg[0]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.14    0.25 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.07    0.00    0.25 ^ lfsr_reg[10]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
     4    0.02    0.17    0.60    0.85 ^ lfsr_reg[10]$_DFFE_PN1P_/Q (sky130_fd_sc_hd__dfstp_1)
                                         net20 (net)
                  0.17    0.00    0.85 ^ _066_/B (sky130_fd_sc_hd__xnor2_1)
     1    0.01    0.18    0.16    1.01 ^ _066_/Y (sky130_fd_sc_hd__xnor2_1)
                                         _032_ (net)
                  0.18    0.00    1.01 ^ _068_/A (sky130_fd_sc_hd__xnor2_1)
     1    0.01    0.19    0.17    1.18 ^ _068_/Y (sky130_fd_sc_hd__xnor2_1)
                                         _034_ (net)
                  0.19    0.00    1.18 ^ _070_/A2 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.06    0.10    1.28 v _070_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _036_ (net)
                  0.06    0.00    1.28 v _072_/B1 (sky130_fd_sc_hd__o22a_1)
     1    0.00    0.04    0.18    1.46 v _072_/X (sky130_fd_sc_hd__o22a_1)
                                         _000_ (net)
                  0.04    0.00    1.46 v lfsr_reg[0]$_DFFE_PN1P_/D (sky130_fd_sc_hd__dfstp_1)
                                  1.46   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.14    5.25 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.07    0.00    5.25 ^ lfsr_reg[0]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
                          0.00    5.25   clock reconvergence pessimism
                         -0.06    5.19   library setup time
                                  5.19   data required time
-----------------------------------------------------------------------------
                                  5.19   data required time
                                 -1.46   data arrival time
-----------------------------------------------------------------------------
                                  3.73   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
1.1080704927444458

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.4862940311431885

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7455

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.02915024571120739

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.03663099929690361

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7958

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: lfsr_reg[10]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: lfsr_reg[0]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.14    0.25 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.25 ^ lfsr_reg[10]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
   0.60    0.85 ^ lfsr_reg[10]$_DFFE_PN1P_/Q (sky130_fd_sc_hd__dfstp_1)
   0.16    1.01 ^ _066_/Y (sky130_fd_sc_hd__xnor2_1)
   0.17    1.18 ^ _068_/Y (sky130_fd_sc_hd__xnor2_1)
   0.10    1.28 v _070_/Y (sky130_fd_sc_hd__a21oi_1)
   0.18    1.46 v _072_/X (sky130_fd_sc_hd__o22a_1)
   0.00    1.46 v lfsr_reg[0]$_DFFE_PN1P_/D (sky130_fd_sc_hd__dfstp_1)
           1.46   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.14    5.25 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    5.25 ^ lfsr_reg[0]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
   0.00    5.25   clock reconvergence pessimism
  -0.06    5.19   library setup time
           5.19   data required time
---------------------------------------------------------
           5.19   data required time
          -1.46   data arrival time
---------------------------------------------------------
           3.73   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: valid_reg$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: valid_reg$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.14    0.25 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.25 ^ valid_reg$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.35    0.61 ^ valid_reg$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.05    0.65 v _112_/Y (sky130_fd_sc_hd__nor2_1)
   0.07    0.73 ^ _113_/Y (sky130_fd_sc_hd__nor2_1)
   0.00    0.73 ^ valid_reg$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.73   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.14    0.25 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.25 ^ valid_reg$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.25   clock reconvergence pessimism
  -0.04    0.21   library hold time
           0.21   data required time
---------------------------------------------------------
           0.21   data required time
          -0.73   data arrival time
---------------------------------------------------------
           0.51   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.2505

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.2514

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
1.4569

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
3.7306

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
256.064246

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.56e-04   1.44e-05   1.88e-10   1.70e-04  50.3%
Combinational          3.41e-05   2.95e-05   2.19e-10   6.36e-05  18.8%
Clock                  5.66e-05   4.80e-05   2.28e-11   1.05e-04  30.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.46e-04   9.19e-05   4.29e-10   3.38e-04 100.0%
                          72.8%      27.2%       0.0%
