<def f='llvm/llvm/include/llvm/ADT/APInt.h' l='560' ll='562' type='static llvm::APInt llvm::APInt::getSignMask(unsigned int BitWidth)'/>
<doc f='llvm/llvm/include/llvm/ADT/APInt.h' l='556'>/// Get the SignMask for a specific bit width.
  ///
  /// This is just a wrapper function of getSignedMinValue(), and it helps code
  /// readability when we want to get a SignMask.</doc>
<use f='llvm/lldb/source/Utility/Scalar.cpp' l='758' u='c' c='_ZN12lldb_private6Scalar10SignExtendEj'/>
<use f='llvm/llvm/lib/Analysis/CmpInstAnalysis.cpp' l='82' u='c' c='_ZN4llvm20decomposeBitTestICmpEPNS_5ValueES1_RNS_7CmpInst9PredicateERS1_RNS_5APIntEb'/>
<use f='llvm/llvm/lib/Analysis/CmpInstAnalysis.cpp' l='89' u='c' c='_ZN4llvm20decomposeBitTestICmpEPNS_5ValueES1_RNS_7CmpInst9PredicateERS1_RNS_5APIntEb'/>
<use f='llvm/llvm/lib/Analysis/CmpInstAnalysis.cpp' l='96' u='c' c='_ZN4llvm20decomposeBitTestICmpEPNS_5ValueES1_RNS_7CmpInst9PredicateERS1_RNS_5APIntEb'/>
<use f='llvm/llvm/lib/Analysis/CmpInstAnalysis.cpp' l='103' u='c' c='_ZN4llvm20decomposeBitTestICmpEPNS_5ValueES1_RNS_7CmpInst9PredicateERS1_RNS_5APIntEb'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/GISelKnownBits.cpp' l='77' u='c' c='_ZN4llvm14GISelKnownBits13signBitIsZeroENS_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='2938' u='c' c='_ZN4llvm15LegalizerHelper5lowerERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5160' u='c' c='_ZN4llvm15LegalizerHelper11lowerFPTOUIERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5211' u='c' c='_ZN4llvm15LegalizerHelper11lowerFPTOSIERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5432' u='c' c='_ZN4llvm15LegalizerHelper14lowerFCopySignERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='3194' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner8visitSUBEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='12095' u='c' c='_ZL20foldBitcastedFPLogicPN4llvm6SDNodeERNS_12SelectionDAGERKNS_14TargetLoweringE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='12099' u='c' c='_ZL20foldBitcastedFPLogicPN4llvm6SDNodeERNS_12SelectionDAGERKNS_14TargetLoweringE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='12103' u='c' c='_ZL20foldBitcastedFPLogicPN4llvm6SDNodeERNS_12SelectionDAGERKNS_14TargetLoweringE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='12222' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner12visitBITCASTEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='12242' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner12visitBITCASTEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='12290' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner12visitBITCASTEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='12311' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner12visitBITCASTEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='21808' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner23foldSignChangeInBitcastEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='21814' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner23foldSignChangeInBitcastEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='1490' u='c' c='_ZNK12_GLOBAL__N_120SelectionDAGLegalize17getSignAsIntValueERNS_14FloatSignAsIntERKN4llvm5SDLocENS3_7SDValueE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeFloatTypes.cpp' l='478' u='c' c='_ZN4llvm16DAGTypeLegalizer19SoftenFloatRes_FNEGEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='2382' u='c' c='_ZNK4llvm12SelectionDAG13SignBitIsZeroENS_7SDValueEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='2104' u='c' c='_ZNK4llvm14TargetLowering20SimplifyDemandedBitsENS_7SDValueERKNS_5APIntES4_RNS_9KnownBitsERNS0_17TargetLoweringOptEjb'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='6554' u='c' c='_ZNK4llvm14TargetLowering16expandFP_TO_SINTEPNS_6SDNodeERNS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='6622' u='c' c='_ZNK4llvm14TargetLowering16expandFP_TO_UINTEPNS_6SDNodeERNS_7SDValueES4_RNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='2117' u='c' c='_ZNK4llvm19RISCVTargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='2198' u='c' c='_ZNK4llvm19RISCVTargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='21840' u='c' c='_ZL15LowerFABSorFNEGN4llvm7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='21899' u='c' c='_ZL14LowerFCOPYSIGNN4llvm7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='23231' u='c' c='_ZL11LowerVSETCCN4llvm7SDValueERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='28005' u='c' c='_ZL10LowerShiftN4llvm7SDValueERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='38886' u='c' c='_ZNK4llvm17X86TargetLowering33SimplifyDemandedBitsForTargetNodeENS_7SDValueERKNS_5APIntES4_RNS_9KnownBitsERNS_14TargetLowering17TargetLoweringOptEj'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='38936' u='c' c='_ZNK4llvm17X86TargetLowering33SimplifyDemandedBitsForTargetNodeENS_7SDValueERKNS_5APIntES4_RNS_9KnownBitsERNS_14TargetLowering17TargetLoweringOptEj'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='41012' u='c' c='_ZL22combineVSelectToBLENDVPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='41978' u='c' c='_ZL14combinePTESTCCN4llvm7SDValueERNS_3X868CondCodeERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='45250' u='c' c='_ZL17combineMaskedLoadPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='45325' u='c' c='_ZL18combineMaskedStorePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='47969' u='c' c='_ZL23combineX86GatherScatterPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='48064' u='c' c='_ZL20combineGatherScatterPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Transforms/InstCombine/InstCombineCompares.cpp' l='2295' u='c' c='_ZN4llvm16InstCombinerImpl20foldICmpSRemConstantERNS_8ICmpInstEPNS_14BinaryOperatorERKNS_5APIntE'/>
<use f='llvm/llvm/lib/Transforms/InstCombine/InstCombineCompares.cpp' l='4838' u='c' c='_ZL22getDemandedBitsLHSMaskRN4llvm8ICmpInstEj'/>
<use f='llvm/llvm/lib/Transforms/InstCombine/InstCombineMulDivRem.cpp' l='1186' u='c' c='_ZN4llvm16InstCombinerImpl9visitSDivERNS_14BinaryOperatorE'/>
<use f='llvm/llvm/lib/Transforms/InstCombine/InstCombineMulDivRem.cpp' l='1499' u='c' c='_ZN4llvm16InstCombinerImpl9visitSRemERNS_14BinaryOperatorE'/>
<use f='llvm/llvm/lib/Transforms/InstCombine/InstCombineShifts.cpp' l='1027' u='c' c='_ZN4llvm16InstCombinerImpl8visitShlERNS_14BinaryOperatorE'/>
<use f='llvm/llvm/lib/Transforms/InstCombine/InstCombineShifts.cpp' l='1320' u='c' c='_ZN4llvm16InstCombinerImpl9visitAShrERNS_14BinaryOperatorE'/>
<use f='llvm/llvm/lib/Transforms/InstCombine/InstCombineSimplifyDemanded.cpp' l='689' u='c' c='_ZN4llvm16InstCombinerImpl23SimplifyDemandedUseBitsEPNS_5ValueENS_5APIntERNS_9KnownBitsEjPNS_11InstructionE'/>
