0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/dinur/Project/3BitAdder/3BitAdder.srcs/sources_1/imports/new/FA.vhd,1740645794,vhdl,,,,fa,,,,,,,,
C:/Users/dinur/Project/3BitAdder/3BitAdder.srcs/sources_1/imports/new/HA.vhd,1740645795,vhdl,,,,ha,,,,,,,,
C:/Users/dinur/Project/3BitAdder/3BitAdder.srcs/sources_1/new/RCA_3.vhd,1745736286,vhdl,,,,rca_3,,,,,,,,
C:/Users/dinur/Project/3BitAdder/3BitAdder.srcs/sources_1/new/ThreeBA.vhd,1745644927,vhdl,,,,threeba,,,,,,,,
C:/Users/dinur/Project/AddSub Unit/AddSub Unit.srcs/sources_1/imports/new/RCA_4.vhd,1746531104,vhdl,,,,rca_4,,,,,,,,
C:/Users/dinur/Project/AddSub Unit/AddSub Unit.srcs/sources_1/new/ASU.vhd,1746531587,vhdl,,,,asu,,,,,,,,
C:/Users/dinur/Project/EightWay4Bit_MUX/EightWay4Bit_MUX.srcs/sources_1/new/EightWay4Bit_MUX.vhd,1748054886,vhdl,,,,eightway4bit_mux,,,,,,,,
C:/Users/dinur/Project/InstructionDecoder/InstructionDecoder.srcs/sources_1/imports/new/Decoder_2_to_4.vhd,1741005826,vhdl,,,,decoder_2_to_4,,,,,,,,
C:/Users/dinur/Project/InstructionDecoder/InstructionDecoder.srcs/sources_1/new/InstructionDecoder.vhd,1746545838,vhdl,,,,instructiondecoder,,,,,,,,
C:/Users/dinur/Project/Nanoprocessor/Nanoprocessor.srcs/sim_1/imports/Project/EightWay4Bit_MUX/EightWay4Bit_MUX.srcs/sim_1/new/EightWay4Bit Sim.vhd,1748055296,vhdl,,,,eightway4bit_mux_tb,,,,,,,,
C:/Users/dinur/Project/Nanoprocessor/Nanoprocessor.srcs/sim_1/imports/Project/TwoWay3Bit_MUX/TwoWay3Bit_MUX.srcs/sim_1/new/TwoWay3Bit_MUXSim.vhd,1747468208,vhdl,,,,twoway3bit_muxsim,,,,,,,,
C:/Users/dinur/Project/Nanoprocessor/Nanoprocessor.srcs/sim_1/imports/Project/TwoWay4Bit_MUX/TwoWay4Bit_MUX.srcs/sim_1/new/TwoWay4Bit Sim.vhd,1745663439,vhdl,,,,twoway4bit_mux_testbench,,,,,,,,
C:/Users/dinur/Project/Nanoprocessor/Nanoprocessor.srcs/sim_1/imports/dinur/Lab 7/Lab 7.srcs/sim_1/new/Slow_Clk_Sim.vhd,1745293691,vhdl,,,,slow_clk_sim,,,,,,,,
C:/Users/dinur/Project/Nanoprocessor/Nanoprocessor.srcs/sim_1/imports/dinur/Lab 8/Lab 8.srcs/sim_1/new/AU_7_Seg_Sim.vhd,1745125141,vhdl,,,,au_7_seg_sim,,,,,,,,
C:/Users/dinur/Project/Nanoprocessor/Nanoprocessor.srcs/sim_1/imports/dinur/Project/3BitAdder/3BitAdder.srcs/sim_1/new/ThreeBASim.vhd,1747465507,vhdl,,,,threebasim,,,,,,,,
C:/Users/dinur/Project/Nanoprocessor/Nanoprocessor.srcs/sim_1/imports/dinur/Project/AddSub Unit/AddSub Unit.srcs/sim_1/new/ASU_Sim.vhd,1745634659,vhdl,,,,asu_testbench,,,,,,,,
C:/Users/dinur/Project/Nanoprocessor/Nanoprocessor.srcs/sim_1/imports/dinur/Project/InstructionDecoder/InstructionDecoder.srcs/sim_1/new/InstructionDecoderSim.vhd,1747464418,vhdl,,,,instructiondecodersim,,,,,,,,
C:/Users/dinur/Project/Nanoprocessor/Nanoprocessor.srcs/sim_1/imports/dinur/Project/PC/PC.srcs/sim_1/new/PCSim.vhd,1747465110,vhdl,,,,pcsim,,,,,,,,
C:/Users/dinur/Project/Nanoprocessor/Nanoprocessor.srcs/sim_1/imports/dinur/Project/RegisterBank/RegisterBank.srcs/sim_1/new/RegisterBankSim.vhd,1746774604,vhdl,,,,registerbanksim,,,,,,,,
C:/Users/dinur/Project/Nanoprocessor/Nanoprocessor.srcs/sim_1/imports/new/7SegSim.vhd,1748054504,vhdl,,,,lut_16_7_tb,,,,,,,,
C:/Users/dinur/Project/Nanoprocessor/Nanoprocessor.srcs/sim_1/imports/new/LUT_8_12Sim.vhd,1746763881,vhdl,,,,lut_8_12sim,,,,,,,,
C:/Users/dinur/Project/Nanoprocessor/Nanoprocessor.srcs/sim_1/new/NanoprocessorSim.vhd,1746759493,vhdl,,,,nanoprocessorsim,,,,,,,,
C:/Users/dinur/Project/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/new/AU.vhd,1742914525,vhdl,,,,au,,,,,,,,
C:/Users/dinur/Project/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/new/AU_7_seg.vhd,1745123192,vhdl,,,,au_7_seg,,,,,,,,
C:/Users/dinur/Project/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/nanoprocessor.vhd,1747369723,vhdl,,,,nanoprocessor,,,,,,,,
C:/Users/dinur/Project/PC/PC.srcs/sources_1/imports/new/D_FF.vhd,1743417906,vhdl,,,,d_ff,,,,,,,,
C:/Users/dinur/Project/PC/PC.srcs/sources_1/new/PC.vhd,1746766533,vhdl,,,,pc,,,,,,,,
C:/Users/dinur/Project/Processor_Clock/Processor_Clock.srcs/sources_1/imports/new/Slow_Clk.vhd,1748051824,vhdl,,,,slow_clk,,,,,,,,
C:/Users/dinur/Project/ProgramROM/ProgramROM.srcs/sources_1/imports/new/LUT_16_7.vhd,1746529012,vhdl,,,,lut_8_12,,,,,,,,
C:/Users/dinur/Project/RegisterBank/RegisterBank.srcs/sources_1/imports/new/Decoder_3_to_8.vhd,1741671967,vhdl,,,,decoder_3_to_8,,,,,,,,
C:/Users/dinur/Project/RegisterBank/RegisterBank.srcs/sources_1/new/Reg.vhd,1746775540,vhdl,,,,reg,,,,,,,,
C:/Users/dinur/Project/RegisterBank/RegisterBank.srcs/sources_1/new/RegisterBank.vhd,1746530540,vhdl,,,,registerbank,,,,,,,,
C:/Users/dinur/Project/Seven_Segment_Display/Seven_Segment_Display.srcs/sources_1/imports/new/LUT_16_7.vhd,1747469734,vhdl,,,,lut_16_7,,,,,,,,
C:/Users/dinur/Project/TwoWay3Bit_MUX/TwoWay3Bit_MUX.srcs/sources_1/new/TwoWay3Bit_MUX.vhd,1746542201,vhdl,,,,twoway3bit_mux,,,,,,,,
C:/Users/dinur/Project/TwoWay4Bit_MUX/TwoWay4Bit_MUX.srcs/sources_1/new/TwoWay4Bit_Mux.vhd,1746543817,vhdl,,,,twoway4bit_mux,,,,,,,,
