#! /c/iverilog/bin/vvp
:ivl_version "0.9.4 " "(v0_9_4)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0100A020 .scope module, "controller_tb" "controller_tb" 2 1;
 .timescale 0 0;
v0105D700_0 .net "alucontrol", 2 0, v0087EF88_0; 1 drivers
v0105D440_0 .net "alusrca", 0 0, v0101D540_0; 1 drivers
v0105D390_0 .net "alusrcb", 1 0, v0101D598_0; 1 drivers
v0105DAC8_0 .var "clk", 0 0;
v0105DC80_0 .var "errors", 14 0;
v0105D5F8_0 .var "funct", 5 0;
v0105D650_0 .net "iord", 0 0, v008737F0_0; 1 drivers
v0105D498_0 .net "irwrite", 0 0, v00873848_0; 1 drivers
v0105D6A8_0 .net "memtoreg", 0 0, v008738A0_0; 1 drivers
v0105D968_0 .net "memwrite", 0 0, v0087C0A0_0; 1 drivers
v0105D9C0_0 .var "op", 5 0;
v0105DCD8_0 .net "pcen", 0 0, L_0105F9B8; 1 drivers
v0105DD30_0 .net "pcsrc", 1 0, v0105CEF0_0; 1 drivers
v0105D7B0_0 .net "regdst", 0 0, v0105D050_0; 1 drivers
v0105D758_0 .net "regwrite", 0 0, v0105CC88_0; 1 drivers
v0105DB20_0 .var "reset", 0 0;
v0105DDE0_0 .var "result", 14 0;
v0105DB78_0 .var "result_expected", 14 0;
v0105DA18 .array "testvector", 0 26, 38 0;
v0105D4F0_0 .var "vectornum", 14 0;
v0105DBD0_0 .var "zero", 0 0;
E_01027C80 .event negedge, v0101CF90_0;
E_01027D80 .event posedge, v0101CF90_0;
S_0100A1B8 .scope module, "dut" "controller" 2 13, 3 30, S_0100A020;
 .timescale 0 0;
L_0105FA60 .functor AND 1, v0101CF38_0, v0105DBD0_0, C4<1>, C4<1>;
L_0105F9B8 .functor OR 1, L_0105FA60, v0105CFF8_0, C4<0>, C4<0>;
v0105D0A8_0 .net *"_s0", 0 0, L_0105FA60; 1 drivers
v0105D100_0 .alias "alucontrol", 2 0, v0105D700_0;
v0105CB28_0 .net "aluop", 1 0, v0101D4E8_0; 1 drivers
v0105CDE8_0 .alias "alusrca", 0 0, v0105D440_0;
v0105CF48_0 .alias "alusrcb", 1 0, v0105D390_0;
v0105CC30_0 .net "branch", 0 0, v0101CF38_0; 1 drivers
v0105D208_0 .net "clk", 0 0, v0105DAC8_0; 1 drivers
v0105D158_0 .net "funct", 5 0, v0105D5F8_0; 1 drivers
v0105CE40_0 .alias "iord", 0 0, v0105D650_0;
v0105D260_0 .alias "irwrite", 0 0, v0105D498_0;
v0105CE98_0 .alias "memtoreg", 0 0, v0105D6A8_0;
v0105CFA0_0 .alias "memwrite", 0 0, v0105D968_0;
v0105D1B0_0 .net "op", 5 0, v0105D9C0_0; 1 drivers
v0105CBD8_0 .alias "pcen", 0 0, v0105DCD8_0;
v0105DD88_0 .alias "pcsrc", 1 0, v0105DD30_0;
v0105DC28_0 .net "pcwrite", 0 0, v0105CFF8_0; 1 drivers
v0105D3E8_0 .alias "regdst", 0 0, v0105D7B0_0;
v0105DA70_0 .alias "regwrite", 0 0, v0105D758_0;
v0105D808_0 .net "reset", 0 0, v0105DB20_0; 1 drivers
v0105D910_0 .net "zero", 0 0, v0105DBD0_0; 1 drivers
S_0100A570 .scope module, "md" "maindec" 3 42, 3 51, S_0100A1B8;
 .timescale 0 0;
P_0087CE0C .param/l "ADDI" 3 76, C4<001000>;
P_0087CE20 .param/l "ADDIEX" 3 68, C4<1001>;
P_0087CE34 .param/l "ADDIWB" 3 69, C4<1010>;
P_0087CE48 .param/l "BEQ" 3 75, C4<000100>;
P_0087CE5C .param/l "BEQEX" 3 67, C4<1000>;
P_0087CE70 .param/l "DECODE" 3 60, C4<0001>;
P_0087CE84 .param/l "FETCH" 3 59, C4<0000>;
P_0087CE98 .param/l "J" 3 77, C4<000010>;
P_0087CEAC .param/l "JEX" 3 70, C4<1011>;
P_0087CEC0 .param/l "LW" 3 72, C4<100011>;
P_0087CED4 .param/l "MEMADR" 3 61, C4<0010>;
P_0087CEE8 .param/l "MEMRD" 3 62, C4<0011>;
P_0087CEFC .param/l "MEMWB" 3 63, C4<0100>;
P_0087CF10 .param/l "MEMWR" 3 64, C4<0101>;
P_0087CF24 .param/l "RTYPE" 3 74, C4<000000>;
P_0087CF38 .param/l "RTYPEEX" 3 65, C4<0110>;
P_0087CF4C .param/l "RTYPEWB" 3 66, C4<0111>;
P_0087CF60 .param/l "SW" 3 73, C4<101011>;
v0101D4E8_0 .var "aluop", 1 0;
v0101D540_0 .var "alusrca", 0 0;
v0101D598_0 .var "alusrcb", 1 0;
v0101CF38_0 .var "branch", 0 0;
v0101CF90_0 .alias "clk", 0 0, v0105D208_0;
v0101CFE8_0 .var "controls", 14 0;
v008737F0_0 .var "iord", 0 0;
v00873848_0 .var "irwrite", 0 0;
v008738A0_0 .var "memtoreg", 0 0;
v0087C0A0_0 .var "memwrite", 0 0;
v0105CB80_0 .var "nextstate", 3 0;
v0105CD38_0 .alias "op", 5 0, v0105D1B0_0;
v0105CEF0_0 .var "pcsrc", 1 0;
v0105CFF8_0 .var "pcwrite", 0 0;
v0105D050_0 .var "regdst", 0 0;
v0105CC88_0 .var "regwrite", 0 0;
v0105CCE0_0 .alias "reset", 0 0, v0105D808_0;
v0105CD90_0 .var "state", 3 0;
E_01027DE0 .event edge, v0105CD90_0, v0101CFE8_0;
E_01027E20 .event edge, v0105CD90_0, v0105CD38_0;
E_01027E80 .event posedge, v0105CCE0_0, v0101CF90_0;
S_01009CF0 .scope module, "ad" "aludec" 3 46, 3 153, S_0100A1B8;
 .timescale 0 0;
v0087EF88_0 .var "alucontrol", 2 0;
v0087DD60_0 .alias "aluop", 1 0, v0105CB28_0;
v010117E8_0 .alias "funct", 5 0, v0105D158_0;
E_01027DA0 .event edge, v0087DD60_0, v010117E8_0;
S_0100A3D8 .scope module, "mips" "mips" 3 7;
 .timescale 0 0;
v0105F260_0 .net "adr", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0105F2B8_0 .net "alucontrol", 2 0, v0105EC88_0; 1 drivers
v0105EE40_0 .net "alusrca", 0 0, v0105EB80_0; 1 drivers
v0105EE98_0 .net "alusrcb", 1 0, v0105EA20_0; 1 drivers
v0105EEF0_0 .net "clk", 0 0, C4<z>; 0 drivers
v01060B08_0 .net "funct", 5 0, L_010602C8; 1 drivers
v01060C68_0 .net "iord", 0 0, v0105E7B8_0; 1 drivers
v01060AB0_0 .net "irwrite", 0 0, v0105E6B0_0; 1 drivers
v01060CC0_0 .net "memtoreg", 0 0, v0105E810_0; 1 drivers
v01060E20_0 .net "memwrite", 0 0, v0105E3F0_0; 1 drivers
v01060D18_0 .net "op", 5 0, L_01060218; 1 drivers
v01060B60_0 .net "pcen", 0 0, L_0105F7F8; 1 drivers
v01060D70_0 .net "pcsrc", 1 0, v0105E340_0; 1 drivers
v01060DC8_0 .net "readdata", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v01060E78_0 .net "regdst", 0 0, v0105E658_0; 1 drivers
v01060BB8_0 .net "regwrite", 0 0, v0105E5A8_0; 1 drivers
v01060ED0_0 .net "reset", 0 0, C4<z>; 0 drivers
v01060F28_0 .net "writedata", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v01060C10_0 .net "zero", 0 0, C4<z>; 0 drivers
S_01009D78 .scope module, "c" "controller" 3 18, 3 30, S_0100A3D8;
 .timescale 0 0;
L_0105F788 .functor AND 1, v0105E8C0_0, C4<z>, C4<1>, C4<1>;
L_0105F7F8 .functor OR 1, L_0105F788, v0105EBD8_0, C4<0>, C4<0>;
v0105EDE8_0 .net *"_s0", 0 0, L_0105F788; 1 drivers
v0105EAD0_0 .alias "alucontrol", 2 0, v0105F2B8_0;
v0105EB28_0 .net "aluop", 1 0, v0105E600_0; 1 drivers
v0105E4A0_0 .alias "alusrca", 0 0, v0105EE40_0;
v0105E550_0 .alias "alusrcb", 1 0, v0105EE98_0;
v0105E918_0 .net "branch", 0 0, v0105E8C0_0; 1 drivers
v0105EC30_0 .alias "clk", 0 0, v0105EEF0_0;
v0105E708_0 .alias "funct", 5 0, v01060B08_0;
v0105ECE0_0 .alias "iord", 0 0, v01060C68_0;
v0105ED38_0 .alias "irwrite", 0 0, v01060AB0_0;
v0105E760_0 .alias "memtoreg", 0 0, v01060CC0_0;
v0105F158_0 .alias "memwrite", 0 0, v01060E20_0;
v0105EFA0_0 .alias "op", 5 0, v01060D18_0;
v0105F050_0 .alias "pcen", 0 0, v01060B60_0;
v0105F1B0_0 .alias "pcsrc", 1 0, v01060D70_0;
v0105F100_0 .net "pcwrite", 0 0, v0105EBD8_0; 1 drivers
v0105EF48_0 .alias "regdst", 0 0, v01060E78_0;
v0105EFF8_0 .alias "regwrite", 0 0, v01060BB8_0;
v0105F0A8_0 .alias "reset", 0 0, v01060ED0_0;
v0105F208_0 .alias "zero", 0 0, v01060C10_0;
S_0100A4E8 .scope module, "md" "maindec" 3 42, 3 51, S_01009D78;
 .timescale 0 0;
P_0087D79C .param/l "ADDI" 3 76, C4<001000>;
P_0087D7B0 .param/l "ADDIEX" 3 68, C4<1001>;
P_0087D7C4 .param/l "ADDIWB" 3 69, C4<1010>;
P_0087D7D8 .param/l "BEQ" 3 75, C4<000100>;
P_0087D7EC .param/l "BEQEX" 3 67, C4<1000>;
P_0087D800 .param/l "DECODE" 3 60, C4<0001>;
P_0087D814 .param/l "FETCH" 3 59, C4<0000>;
P_0087D828 .param/l "J" 3 77, C4<000010>;
P_0087D83C .param/l "JEX" 3 70, C4<1011>;
P_0087D850 .param/l "LW" 3 72, C4<100011>;
P_0087D864 .param/l "MEMADR" 3 61, C4<0010>;
P_0087D878 .param/l "MEMRD" 3 62, C4<0011>;
P_0087D88C .param/l "MEMWB" 3 63, C4<0100>;
P_0087D8A0 .param/l "MEMWR" 3 64, C4<0101>;
P_0087D8B4 .param/l "RTYPE" 3 74, C4<000000>;
P_0087D8C8 .param/l "RTYPEEX" 3 65, C4<0110>;
P_0087D8DC .param/l "RTYPEWB" 3 66, C4<0111>;
P_0087D8F0 .param/l "SW" 3 73, C4<101011>;
v0105E600_0 .var "aluop", 1 0;
v0105EB80_0 .var "alusrca", 0 0;
v0105EA20_0 .var "alusrcb", 1 0;
v0105E8C0_0 .var "branch", 0 0;
v0105EA78_0 .alias "clk", 0 0, v0105EEF0_0;
v0105ED90_0 .var "controls", 14 0;
v0105E7B8_0 .var "iord", 0 0;
v0105E6B0_0 .var "irwrite", 0 0;
v0105E810_0 .var "memtoreg", 0 0;
v0105E3F0_0 .var "memwrite", 0 0;
v0105E970_0 .var "nextstate", 3 0;
v0105E448_0 .alias "op", 5 0, v01060D18_0;
v0105E340_0 .var "pcsrc", 1 0;
v0105EBD8_0 .var "pcwrite", 0 0;
v0105E658_0 .var "regdst", 0 0;
v0105E5A8_0 .var "regwrite", 0 0;
v0105E868_0 .alias "reset", 0 0, v01060ED0_0;
v0105E398_0 .var "state", 3 0;
E_010281A0 .event edge, v0105E398_0, v0105ED90_0;
E_01027EC0 .event edge, v0105E398_0, v0105E1A8_0;
E_01027EE0 .event posedge, v0105E0F8_0, v0105D8B8_0;
S_0100A2C8 .scope module, "ad" "aludec" 3 46, 3 153, S_01009D78;
 .timescale 0 0;
v0105EC88_0 .var "alucontrol", 2 0;
v0105E9C8_0 .alias "aluop", 1 0, v0105EB28_0;
v0105E4F8_0 .alias "funct", 5 0, v01060B08_0;
E_01028240 .event edge, v0105E9C8_0, v0105DE38_0;
S_0100A240 .scope module, "dp" "datapath" 3 22, 3 183, S_0100A3D8;
 .timescale 0 0;
v0105D338_0 .alias "adr", 31 0, v0105F260_0;
v0105D860_0 .alias "alucontrol", 2 0, v0105F2B8_0;
v0105D548_0 .alias "alusrca", 0 0, v0105EE40_0;
v0105D5A0_0 .alias "alusrcb", 1 0, v0105EE98_0;
v0105D8B8_0 .alias "clk", 0 0, v0105EEF0_0;
v0105DE38_0 .alias "funct", 5 0, v01060B08_0;
v0105DE90_0 .net "instr", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0105DF40_0 .alias "iord", 0 0, v01060C68_0;
v0105E258_0 .alias "irwrite", 0 0, v01060AB0_0;
v0105E2B0_0 .alias "memtoreg", 0 0, v01060CC0_0;
v0105E1A8_0 .alias "op", 5 0, v01060D18_0;
v0105E0A0_0 .alias "pcen", 0 0, v01060B60_0;
v0105DEE8_0 .alias "pcsrc", 1 0, v01060D70_0;
v0105DF98_0 .alias "readdata", 31 0, v01060DC8_0;
v0105DFF0_0 .alias "regdst", 0 0, v01060E78_0;
v0105E048_0 .alias "regwrite", 0 0, v01060BB8_0;
v0105E0F8_0 .alias "reset", 0 0, v01060ED0_0;
v0105E150_0 .alias "writedata", 31 0, v01060F28_0;
v0105E200_0 .alias "zero", 0 0, v01060C10_0;
L_01060218 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 26, 6;
L_010602C8 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 0, 6;
S_0100A130 .scope module, "mux3" "mux3" 3 227;
 .timescale 0 0;
P_01027BE4 .param/l "WIDTH" 3 227, +C4<01000>;
v01060270_0 .net *"_s1", 0 0, L_01060848; 1 drivers
v010603D0_0 .net *"_s3", 0 0, L_01060798; 1 drivers
v01060008_0 .net *"_s4", 7 0, L_01060320; 1 drivers
v01060480_0 .net "d0", 7 0, C4<zzzzzzzz>; 0 drivers
v010606E8_0 .net "d1", 7 0, C4<zzzzzzzz>; 0 drivers
v01060110_0 .net "d2", 7 0, C4<zzzzzzzz>; 0 drivers
v01060A58_0 .net "s", 1 0, C4<zz>; 0 drivers
v01060168_0 .net "y", 7 0, L_01060428; 1 drivers
L_01060848 .part C4<zz>, 1, 1;
L_01060798 .part C4<zz>, 0, 1;
L_01060320 .functor MUXZ 8, C4<zzzzzzzz>, C4<zzzzzzzz>, L_01060798, C4<>;
L_01060428 .delay (1,1,1) L_01060428/d;
L_01060428/d .functor MUXZ 8, L_01060320, C4<zzzzzzzz>, L_01060848, C4<>;
S_01009BE0 .scope module, "mux4" "mux4" 3 235;
 .timescale 0 0;
P_01027DC4 .param/l "WIDTH" 3 235, +C4<01000>;
v010607F0_0 .net "d0", 7 0, C4<zzzzzzzz>; 0 drivers
v01060638_0 .net "d1", 7 0, C4<zzzzzzzz>; 0 drivers
v01060740_0 .net "d2", 7 0, C4<zzzzzzzz>; 0 drivers
v010600B8_0 .net "d3", 7 0, C4<zzzzzzzz>; 0 drivers
v01060060_0 .net "s", 1 0, C4<zz>; 0 drivers
v010601C0_0 .var "y", 7 0;
E_01027FC0/0 .event edge, v01060060_0, v010607F0_0, v01060638_0, v01060740_0;
E_01027FC0/1 .event edge, v010600B8_0;
E_01027FC0 .event/or E_01027FC0/0, E_01027FC0/1;
    .scope S_0100A570;
T_0 ;
    %wait E_01027E80;
    %load/v 8, v0105CCE0_0, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0105CD90_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0105CB80_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0105CD90_0, 0, 8;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0100A570;
T_1 ;
    %wait E_01027E20;
    %load/v 8, v0105CD90_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_1.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_1.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_1.2, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_1.3, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_1.4, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_1.5, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_1.6, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_1.7, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_1.8, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_1.9, 6;
    %cmpi/u 8, 10, 4;
    %jmp/1 T_1.10, 6;
    %cmpi/u 8, 11, 4;
    %jmp/1 T_1.11, 6;
    %ix/load 0, 4, 0;
    %assign/v0 v0105CB80_0, 0, 2;
    %jmp T_1.13;
T_1.0 ;
    %movi 8, 1, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0105CB80_0, 0, 8;
    %jmp T_1.13;
T_1.1 ;
    %load/v 8, v0105CD38_0, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_1.14, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_1.15, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_1.16, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_1.17, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_1.18, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_1.19, 6;
    %ix/load 0, 4, 0;
    %assign/v0 v0105CB80_0, 0, 2;
    %jmp T_1.21;
T_1.14 ;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0105CB80_0, 0, 8;
    %jmp T_1.21;
T_1.15 ;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0105CB80_0, 0, 8;
    %jmp T_1.21;
T_1.16 ;
    %movi 8, 6, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0105CB80_0, 0, 8;
    %jmp T_1.21;
T_1.17 ;
    %movi 8, 8, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0105CB80_0, 0, 8;
    %jmp T_1.21;
T_1.18 ;
    %movi 8, 9, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0105CB80_0, 0, 8;
    %jmp T_1.21;
T_1.19 ;
    %movi 8, 11, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0105CB80_0, 0, 8;
    %jmp T_1.21;
T_1.21 ;
    %jmp T_1.13;
T_1.2 ;
    %load/v 8, v0105CD38_0, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_1.22, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_1.23, 6;
    %ix/load 0, 4, 0;
    %assign/v0 v0105CB80_0, 0, 2;
    %jmp T_1.25;
T_1.22 ;
    %movi 8, 3, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0105CB80_0, 0, 8;
    %jmp T_1.25;
T_1.23 ;
    %movi 8, 5, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0105CB80_0, 0, 8;
    %jmp T_1.25;
T_1.25 ;
    %jmp T_1.13;
T_1.3 ;
    %movi 8, 4, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0105CB80_0, 0, 8;
    %jmp T_1.13;
T_1.4 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0105CB80_0, 0, 0;
    %jmp T_1.13;
T_1.5 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0105CB80_0, 0, 0;
    %jmp T_1.13;
T_1.6 ;
    %movi 8, 7, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0105CB80_0, 0, 8;
    %jmp T_1.13;
T_1.7 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0105CB80_0, 0, 0;
    %jmp T_1.13;
T_1.8 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0105CB80_0, 0, 0;
    %jmp T_1.13;
T_1.9 ;
    %movi 8, 10, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0105CB80_0, 0, 8;
    %jmp T_1.13;
T_1.10 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0105CB80_0, 0, 0;
    %jmp T_1.13;
T_1.11 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0105CB80_0, 0, 0;
    %jmp T_1.13;
T_1.13 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0100A570;
T_2 ;
    %wait E_01027DE0;
    %load/v 8, v0105CD90_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_2.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_2.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_2.2, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_2.3, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_2.4, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_2.5, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_2.6, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_2.7, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_2.8, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_2.9, 6;
    %cmpi/u 8, 10, 4;
    %jmp/1 T_2.10, 6;
    %cmpi/u 8, 11, 4;
    %jmp/1 T_2.11, 6;
    %ix/load 0, 15, 0;
    %assign/v0 v0101CFE8_0, 0, 2;
    %jmp T_2.13;
T_2.0 ;
    %movi 8, 20496, 15;
    %ix/load 0, 15, 0;
    %assign/v0 v0101CFE8_0, 0, 8;
    %jmp T_2.13;
T_2.1 ;
    %movi 8, 48, 15;
    %ix/load 0, 15, 0;
    %assign/v0 v0101CFE8_0, 0, 8;
    %jmp T_2.13;
T_2.2 ;
    %movi 8, 1056, 15;
    %ix/load 0, 15, 0;
    %assign/v0 v0101CFE8_0, 0, 8;
    %jmp T_2.13;
T_2.3 ;
    %movi 8, 256, 15;
    %ix/load 0, 15, 0;
    %assign/v0 v0101CFE8_0, 0, 8;
    %jmp T_2.13;
T_2.4 ;
    %movi 8, 2176, 15;
    %ix/load 0, 15, 0;
    %assign/v0 v0101CFE8_0, 0, 8;
    %jmp T_2.13;
T_2.5 ;
    %movi 8, 8448, 15;
    %ix/load 0, 15, 0;
    %assign/v0 v0101CFE8_0, 0, 8;
    %jmp T_2.13;
T_2.6 ;
    %movi 8, 1026, 15;
    %ix/load 0, 15, 0;
    %assign/v0 v0101CFE8_0, 0, 8;
    %jmp T_2.13;
T_2.7 ;
    %movi 8, 2112, 15;
    %ix/load 0, 15, 0;
    %assign/v0 v0101CFE8_0, 0, 8;
    %jmp T_2.13;
T_2.8 ;
    %movi 8, 1541, 15;
    %ix/load 0, 15, 0;
    %assign/v0 v0101CFE8_0, 0, 8;
    %jmp T_2.13;
T_2.9 ;
    %movi 8, 1056, 15;
    %ix/load 0, 15, 0;
    %assign/v0 v0101CFE8_0, 0, 8;
    %jmp T_2.13;
T_2.10 ;
    %movi 8, 4096, 15;
    %ix/load 0, 15, 0;
    %assign/v0 v0101CFE8_0, 0, 8;
    %jmp T_2.13;
T_2.11 ;
    %movi 8, 16392, 15;
    %ix/load 0, 15, 0;
    %assign/v0 v0101CFE8_0, 0, 8;
    %jmp T_2.13;
T_2.13 ;
    %ix/load 1, 14, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.14, 4;
    %load/x1p 8, v0101CFE8_0, 1;
    %jmp T_2.15;
T_2.14 ;
    %mov 8, 2, 1;
T_2.15 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0105CFF8_0, 0, 8;
    %ix/load 1, 13, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.16, 4;
    %load/x1p 8, v0101CFE8_0, 1;
    %jmp T_2.17;
T_2.16 ;
    %mov 8, 2, 1;
T_2.17 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0087C0A0_0, 0, 8;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.18, 4;
    %load/x1p 8, v0101CFE8_0, 1;
    %jmp T_2.19;
T_2.18 ;
    %mov 8, 2, 1;
T_2.19 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v00873848_0, 0, 8;
    %ix/load 1, 11, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.20, 4;
    %load/x1p 8, v0101CFE8_0, 1;
    %jmp T_2.21;
T_2.20 ;
    %mov 8, 2, 1;
T_2.21 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0105CC88_0, 0, 8;
    %ix/load 1, 10, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.22, 4;
    %load/x1p 8, v0101CFE8_0, 1;
    %jmp T_2.23;
T_2.22 ;
    %mov 8, 2, 1;
T_2.23 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0101D540_0, 0, 8;
    %ix/load 1, 9, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.24, 4;
    %load/x1p 8, v0101CFE8_0, 1;
    %jmp T_2.25;
T_2.24 ;
    %mov 8, 2, 1;
T_2.25 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0101CF38_0, 0, 8;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.26, 4;
    %load/x1p 8, v0101CFE8_0, 1;
    %jmp T_2.27;
T_2.26 ;
    %mov 8, 2, 1;
T_2.27 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v008737F0_0, 0, 8;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.28, 4;
    %load/x1p 8, v0101CFE8_0, 1;
    %jmp T_2.29;
T_2.28 ;
    %mov 8, 2, 1;
T_2.29 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v008738A0_0, 0, 8;
    %ix/load 1, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.30, 4;
    %load/x1p 8, v0101CFE8_0, 1;
    %jmp T_2.31;
T_2.30 ;
    %mov 8, 2, 1;
T_2.31 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0105D050_0, 0, 8;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.32, 4;
    %load/x1p 8, v0101CFE8_0, 2;
    %jmp T_2.33;
T_2.32 ;
    %mov 8, 2, 2;
T_2.33 ;
; Save base=8 wid=2 in lookaside.
    %ix/load 0, 2, 0;
    %assign/v0 v0101D598_0, 0, 8;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.34, 4;
    %load/x1p 8, v0101CFE8_0, 2;
    %jmp T_2.35;
T_2.34 ;
    %mov 8, 2, 2;
T_2.35 ;
; Save base=8 wid=2 in lookaside.
    %ix/load 0, 2, 0;
    %assign/v0 v0105CEF0_0, 0, 8;
    %load/v 8, v0101CFE8_0, 2; Only need 2 of 15 bits
; Save base=8 wid=2 in lookaside.
    %ix/load 0, 2, 0;
    %assign/v0 v0101D4E8_0, 0, 8;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_01009CF0;
T_3 ;
    %wait E_01027DA0;
    %load/v 8, v0087DD60_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_3.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_3.1, 6;
    %load/v 8, v010117E8_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_3.4, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_3.5, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_3.6, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_3.7, 6;
    %cmpi/u 8, 42, 6;
    %jmp/1 T_3.8, 6;
    %ix/load 0, 3, 0;
    %assign/v0 v0087EF88_0, 0, 2;
    %jmp T_3.10;
T_3.4 ;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0087EF88_0, 0, 8;
    %jmp T_3.10;
T_3.5 ;
    %movi 8, 6, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0087EF88_0, 0, 8;
    %jmp T_3.10;
T_3.6 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0087EF88_0, 0, 0;
    %jmp T_3.10;
T_3.7 ;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0087EF88_0, 0, 8;
    %jmp T_3.10;
T_3.8 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0087EF88_0, 0, 1;
    %jmp T_3.10;
T_3.10 ;
    %jmp T_3.3;
T_3.0 ;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0087EF88_0, 0, 8;
    %jmp T_3.3;
T_3.1 ;
    %movi 8, 6, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0087EF88_0, 0, 8;
    %jmp T_3.3;
T_3.3 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0100A020;
T_4 ;
    %set/v v0105DAC8_0, 1, 1;
    %delay 10, 0;
    %set/v v0105DAC8_0, 0, 1;
    %delay 10, 0;
    %set/v v0105DB20_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0100A020;
T_5 ;
    %vpi_call 2 26 "$readmemh", "controller.tv", v0105DA18;
    %set/v v0105D4F0_0, 1, 15;
    %set/v v0105DC80_0, 0, 15;
    %set/v v0105DB20_0, 1, 1;
    %end;
    .thread T_5;
    .scope S_0100A020;
T_6 ;
    %wait E_01027D80;
    %movi 8, 28, 6;
    %ix/getv 3, v0105D4F0_0;
    %jmp/1 T_6.0, 4;
    %ix/get/s 0, 8, 6;
T_6.0 ;
    %load/avx.p 8, v0105DA18, 0;
    %load/avx.p 9, v0105DA18, 0;
    %load/avx.p 10, v0105DA18, 0;
    %load/avx.p 11, v0105DA18, 0;
    %load/avx.p 12, v0105DA18, 0;
    %load/avx.p 13, v0105DA18, 0;
; Save base=8 wid=6 in lookaside.
    %set/v v0105D9C0_0, 8, 6;
    %movi 8, 20, 6;
    %ix/getv 3, v0105D4F0_0;
    %jmp/1 T_6.1, 4;
    %ix/get/s 0, 8, 6;
T_6.1 ;
    %load/avx.p 8, v0105DA18, 0;
    %load/avx.p 9, v0105DA18, 0;
    %load/avx.p 10, v0105DA18, 0;
    %load/avx.p 11, v0105DA18, 0;
    %load/avx.p 12, v0105DA18, 0;
    %load/avx.p 13, v0105DA18, 0;
; Save base=8 wid=6 in lookaside.
    %set/v v0105D5F8_0, 8, 6;
    %movi 8, 16, 6;
    %ix/getv 3, v0105D4F0_0;
    %jmp/1 T_6.2, 4;
    %ix/get/s 0, 8, 6;
T_6.2 ;
    %load/avx.p 8, v0105DA18, 0;
; Save base=8 wid=1 in lookaside.
    %set/v v0105DBD0_0, 8, 1;
    %ix/getv 3, v0105D4F0_0;
    %jmp/1 T_6.3, 4;
    %ix/get/s 0, 0, 2;
T_6.3 ;
    %load/avx.p 8, v0105DA18, 0;
    %load/avx.p 9, v0105DA18, 0;
    %load/avx.p 10, v0105DA18, 0;
    %load/avx.p 11, v0105DA18, 0;
    %load/avx.p 12, v0105DA18, 0;
    %load/avx.p 13, v0105DA18, 0;
    %load/avx.p 14, v0105DA18, 0;
    %load/avx.p 15, v0105DA18, 0;
    %load/avx.p 16, v0105DA18, 0;
    %load/avx.p 17, v0105DA18, 0;
    %load/avx.p 18, v0105DA18, 0;
    %load/avx.p 19, v0105DA18, 0;
    %load/avx.p 20, v0105DA18, 0;
    %load/avx.p 21, v0105DA18, 0;
    %load/avx.p 22, v0105DA18, 0;
; Save base=8 wid=15 in lookaside.
    %set/v v0105DB78_0, 8, 15;
    %jmp T_6;
    .thread T_6;
    .scope S_0100A020;
T_7 ;
    %wait E_01027C80;
    %load/v 8, v0105D700_0, 3;
    %load/v 11, v0105DD30_0, 2;
    %load/v 13, v0105D390_0, 2;
    %load/v 15, v0105D7B0_0, 1;
    %load/v 16, v0105D6A8_0, 1;
    %load/v 17, v0105D650_0, 1;
    %load/v 18, v0105D440_0, 1;
    %load/v 19, v0105D758_0, 1;
    %load/v 20, v0105D498_0, 1;
    %load/v 21, v0105D968_0, 1;
    %load/v 22, v0105DCD8_0, 1;
    %ix/load 0, 15, 0;
    %assign/v0 v0105DDE0_0, 0, 8;
    %load/v 8, v0105D4F0_0, 15;
    %cmpi/u 8, 0, 15;
    %inv 4, 1;
    %jmp/0xz  T_7.0, 4;
    %load/v 8, v0105DDE0_0, 15;
    %load/v 23, v0105DB78_0, 15;
    %cmp/u 8, 23, 15;
    %inv 6, 1;
    %jmp/0xz  T_7.2, 6;
    %vpi_call 2 43 "$display", "\012Errors in vector %d", v0105D4F0_0;
    %vpi_call 2 44 "$display", " Inputs: op = %b, funct = %b, zero = %b", v0105D9C0_0, v0105D5F8_0, v0105DBD0_0;
    %vpi_call 2 45 "$display", " Outputs: result = %h (%h expected)", v0105DDE0_0, v0105DB78_0;
    %load/v 8, v0105DC80_0, 15;
    %mov 23, 0, 17;
    %addi 8, 1, 32;
    %set/v v0105DC80_0, 8, 15;
T_7.2 ;
T_7.0 ;
    %load/v 8, v0105D4F0_0, 15;
    %mov 23, 0, 17;
    %addi 8, 1, 32;
    %set/v v0105D4F0_0, 8, 15;
    %load/v 8, v0105D4F0_0, 15;
    %mov 23, 0, 1;
    %cmpi/u 8, 27, 16;
    %jmp/0xz  T_7.4, 6;
    %vpi_call 2 51 "$display", "%d tests (7 instructions) completed with %d error(s)", v0105D4F0_0, v0105DC80_0;
    %vpi_call 2 52 "$finish";
T_7.4 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0100A020;
T_8 ;
    %vpi_call 2 57 "$dumpfile", "mcp.vcd";
    %vpi_call 2 58 "$dumpvars";
    %end;
    .thread T_8;
    .scope S_0100A4E8;
T_9 ;
    %wait E_01027EE0;
    %load/v 8, v0105E868_0, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0105E398_0, 0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v0105E970_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0105E398_0, 0, 8;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0100A4E8;
T_10 ;
    %wait E_01027EC0;
    %load/v 8, v0105E398_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_10.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_10.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_10.2, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_10.3, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_10.4, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_10.5, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_10.6, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_10.7, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_10.8, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_10.9, 6;
    %cmpi/u 8, 10, 4;
    %jmp/1 T_10.10, 6;
    %cmpi/u 8, 11, 4;
    %jmp/1 T_10.11, 6;
    %ix/load 0, 4, 0;
    %assign/v0 v0105E970_0, 0, 2;
    %jmp T_10.13;
T_10.0 ;
    %movi 8, 1, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0105E970_0, 0, 8;
    %jmp T_10.13;
T_10.1 ;
    %load/v 8, v0105E448_0, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_10.14, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_10.15, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_10.16, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_10.17, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_10.18, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_10.19, 6;
    %ix/load 0, 4, 0;
    %assign/v0 v0105E970_0, 0, 2;
    %jmp T_10.21;
T_10.14 ;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0105E970_0, 0, 8;
    %jmp T_10.21;
T_10.15 ;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0105E970_0, 0, 8;
    %jmp T_10.21;
T_10.16 ;
    %movi 8, 6, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0105E970_0, 0, 8;
    %jmp T_10.21;
T_10.17 ;
    %movi 8, 8, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0105E970_0, 0, 8;
    %jmp T_10.21;
T_10.18 ;
    %movi 8, 9, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0105E970_0, 0, 8;
    %jmp T_10.21;
T_10.19 ;
    %movi 8, 11, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0105E970_0, 0, 8;
    %jmp T_10.21;
T_10.21 ;
    %jmp T_10.13;
T_10.2 ;
    %load/v 8, v0105E448_0, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_10.22, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_10.23, 6;
    %ix/load 0, 4, 0;
    %assign/v0 v0105E970_0, 0, 2;
    %jmp T_10.25;
T_10.22 ;
    %movi 8, 3, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0105E970_0, 0, 8;
    %jmp T_10.25;
T_10.23 ;
    %movi 8, 5, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0105E970_0, 0, 8;
    %jmp T_10.25;
T_10.25 ;
    %jmp T_10.13;
T_10.3 ;
    %movi 8, 4, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0105E970_0, 0, 8;
    %jmp T_10.13;
T_10.4 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0105E970_0, 0, 0;
    %jmp T_10.13;
T_10.5 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0105E970_0, 0, 0;
    %jmp T_10.13;
T_10.6 ;
    %movi 8, 7, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0105E970_0, 0, 8;
    %jmp T_10.13;
T_10.7 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0105E970_0, 0, 0;
    %jmp T_10.13;
T_10.8 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0105E970_0, 0, 0;
    %jmp T_10.13;
T_10.9 ;
    %movi 8, 10, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0105E970_0, 0, 8;
    %jmp T_10.13;
T_10.10 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0105E970_0, 0, 0;
    %jmp T_10.13;
T_10.11 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0105E970_0, 0, 0;
    %jmp T_10.13;
T_10.13 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0100A4E8;
T_11 ;
    %wait E_010281A0;
    %load/v 8, v0105E398_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_11.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_11.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_11.2, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_11.3, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_11.4, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_11.5, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_11.6, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_11.7, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_11.8, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_11.9, 6;
    %cmpi/u 8, 10, 4;
    %jmp/1 T_11.10, 6;
    %cmpi/u 8, 11, 4;
    %jmp/1 T_11.11, 6;
    %ix/load 0, 15, 0;
    %assign/v0 v0105ED90_0, 0, 2;
    %jmp T_11.13;
T_11.0 ;
    %movi 8, 20496, 15;
    %ix/load 0, 15, 0;
    %assign/v0 v0105ED90_0, 0, 8;
    %jmp T_11.13;
T_11.1 ;
    %movi 8, 48, 15;
    %ix/load 0, 15, 0;
    %assign/v0 v0105ED90_0, 0, 8;
    %jmp T_11.13;
T_11.2 ;
    %movi 8, 1056, 15;
    %ix/load 0, 15, 0;
    %assign/v0 v0105ED90_0, 0, 8;
    %jmp T_11.13;
T_11.3 ;
    %movi 8, 256, 15;
    %ix/load 0, 15, 0;
    %assign/v0 v0105ED90_0, 0, 8;
    %jmp T_11.13;
T_11.4 ;
    %movi 8, 2176, 15;
    %ix/load 0, 15, 0;
    %assign/v0 v0105ED90_0, 0, 8;
    %jmp T_11.13;
T_11.5 ;
    %movi 8, 8448, 15;
    %ix/load 0, 15, 0;
    %assign/v0 v0105ED90_0, 0, 8;
    %jmp T_11.13;
T_11.6 ;
    %movi 8, 1026, 15;
    %ix/load 0, 15, 0;
    %assign/v0 v0105ED90_0, 0, 8;
    %jmp T_11.13;
T_11.7 ;
    %movi 8, 2112, 15;
    %ix/load 0, 15, 0;
    %assign/v0 v0105ED90_0, 0, 8;
    %jmp T_11.13;
T_11.8 ;
    %movi 8, 1541, 15;
    %ix/load 0, 15, 0;
    %assign/v0 v0105ED90_0, 0, 8;
    %jmp T_11.13;
T_11.9 ;
    %movi 8, 1056, 15;
    %ix/load 0, 15, 0;
    %assign/v0 v0105ED90_0, 0, 8;
    %jmp T_11.13;
T_11.10 ;
    %movi 8, 4096, 15;
    %ix/load 0, 15, 0;
    %assign/v0 v0105ED90_0, 0, 8;
    %jmp T_11.13;
T_11.11 ;
    %movi 8, 16392, 15;
    %ix/load 0, 15, 0;
    %assign/v0 v0105ED90_0, 0, 8;
    %jmp T_11.13;
T_11.13 ;
    %ix/load 1, 14, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.14, 4;
    %load/x1p 8, v0105ED90_0, 1;
    %jmp T_11.15;
T_11.14 ;
    %mov 8, 2, 1;
T_11.15 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0105EBD8_0, 0, 8;
    %ix/load 1, 13, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.16, 4;
    %load/x1p 8, v0105ED90_0, 1;
    %jmp T_11.17;
T_11.16 ;
    %mov 8, 2, 1;
T_11.17 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0105E3F0_0, 0, 8;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.18, 4;
    %load/x1p 8, v0105ED90_0, 1;
    %jmp T_11.19;
T_11.18 ;
    %mov 8, 2, 1;
T_11.19 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0105E6B0_0, 0, 8;
    %ix/load 1, 11, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.20, 4;
    %load/x1p 8, v0105ED90_0, 1;
    %jmp T_11.21;
T_11.20 ;
    %mov 8, 2, 1;
T_11.21 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0105E5A8_0, 0, 8;
    %ix/load 1, 10, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.22, 4;
    %load/x1p 8, v0105ED90_0, 1;
    %jmp T_11.23;
T_11.22 ;
    %mov 8, 2, 1;
T_11.23 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0105EB80_0, 0, 8;
    %ix/load 1, 9, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.24, 4;
    %load/x1p 8, v0105ED90_0, 1;
    %jmp T_11.25;
T_11.24 ;
    %mov 8, 2, 1;
T_11.25 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0105E8C0_0, 0, 8;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.26, 4;
    %load/x1p 8, v0105ED90_0, 1;
    %jmp T_11.27;
T_11.26 ;
    %mov 8, 2, 1;
T_11.27 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0105E7B8_0, 0, 8;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.28, 4;
    %load/x1p 8, v0105ED90_0, 1;
    %jmp T_11.29;
T_11.28 ;
    %mov 8, 2, 1;
T_11.29 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0105E810_0, 0, 8;
    %ix/load 1, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.30, 4;
    %load/x1p 8, v0105ED90_0, 1;
    %jmp T_11.31;
T_11.30 ;
    %mov 8, 2, 1;
T_11.31 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0105E658_0, 0, 8;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.32, 4;
    %load/x1p 8, v0105ED90_0, 2;
    %jmp T_11.33;
T_11.32 ;
    %mov 8, 2, 2;
T_11.33 ;
; Save base=8 wid=2 in lookaside.
    %ix/load 0, 2, 0;
    %assign/v0 v0105EA20_0, 0, 8;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.34, 4;
    %load/x1p 8, v0105ED90_0, 2;
    %jmp T_11.35;
T_11.34 ;
    %mov 8, 2, 2;
T_11.35 ;
; Save base=8 wid=2 in lookaside.
    %ix/load 0, 2, 0;
    %assign/v0 v0105E340_0, 0, 8;
    %load/v 8, v0105ED90_0, 2; Only need 2 of 15 bits
; Save base=8 wid=2 in lookaside.
    %ix/load 0, 2, 0;
    %assign/v0 v0105E600_0, 0, 8;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0100A2C8;
T_12 ;
    %wait E_01028240;
    %load/v 8, v0105E9C8_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_12.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_12.1, 6;
    %load/v 8, v0105E4F8_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_12.4, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_12.5, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_12.6, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_12.7, 6;
    %cmpi/u 8, 42, 6;
    %jmp/1 T_12.8, 6;
    %ix/load 0, 3, 0;
    %assign/v0 v0105EC88_0, 0, 2;
    %jmp T_12.10;
T_12.4 ;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0105EC88_0, 0, 8;
    %jmp T_12.10;
T_12.5 ;
    %movi 8, 6, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0105EC88_0, 0, 8;
    %jmp T_12.10;
T_12.6 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0105EC88_0, 0, 0;
    %jmp T_12.10;
T_12.7 ;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0105EC88_0, 0, 8;
    %jmp T_12.10;
T_12.8 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0105EC88_0, 0, 1;
    %jmp T_12.10;
T_12.10 ;
    %jmp T_12.3;
T_12.0 ;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0105EC88_0, 0, 8;
    %jmp T_12.3;
T_12.1 ;
    %movi 8, 6, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0105EC88_0, 0, 8;
    %jmp T_12.3;
T_12.3 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_01009BE0;
T_13 ;
    %wait E_01027FC0;
    %load/v 8, v01060060_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_13.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_13.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_13.2, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_13.3, 6;
    %jmp T_13.4;
T_13.0 ;
    %load/v 8, v010607F0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v010601C0_0, 0, 8;
    %jmp T_13.4;
T_13.1 ;
    %load/v 8, v01060638_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v010601C0_0, 0, 8;
    %jmp T_13.4;
T_13.2 ;
    %load/v 8, v01060740_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v010601C0_0, 0, 8;
    %jmp T_13.4;
T_13.3 ;
    %load/v 8, v010600B8_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v010601C0_0, 0, 8;
    %jmp T_13.4;
T_13.4 ;
    %jmp T_13;
    .thread T_13, $push;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "controller_tb.v";
    "mipsmulti.v";
