Analysis & Synthesis report for to_usb
Fri Nov 20 12:59:37 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |BION_TOP|data_generation:data_generation_top|state
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component
 17. Source assignments for data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated
 18. Source assignments for data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|a_graycounter_9p6:rdptr_g1p
 19. Source assignments for data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|a_graycounter_57c:wrptr_g1p
 20. Source assignments for data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|altsyncram_0c41:fifo_ram
 21. Source assignments for data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|dffpipe_u09:rs_brp
 22. Source assignments for data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|dffpipe_u09:rs_bwp
 23. Source assignments for data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|alt_synch_pipe_ebl:rs_dgwp
 24. Source assignments for data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|alt_synch_pipe_ebl:rs_dgwp|dffpipe_119:dffpipe14
 25. Source assignments for data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|dffpipe_u09:ws_brp
 26. Source assignments for data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|dffpipe_u09:ws_bwp
 27. Source assignments for data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|alt_synch_pipe_fbl:ws_dgrp
 28. Source assignments for data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|alt_synch_pipe_fbl:ws_dgrp|dffpipe_219:dffpipe17
 29. Source assignments for sld_signaltap:auto_signaltap_0
 30. Parameter Settings for User Entity Instance: PLL:PLL_input|altpll:altpll_component
 31. Parameter Settings for User Entity Instance: two_ch_to_one_top:two_ch_to_one_comp|input_serial_channel:Deserial_1|count_n_modul:counter_bit
 32. Parameter Settings for User Entity Instance: two_ch_to_one_top:two_ch_to_one_comp|input_serial_channel:Deserial_1|count_n_modul:counter_for_load
 33. Parameter Settings for User Entity Instance: two_ch_to_one_top:two_ch_to_one_comp|input_serial_channel:Deserial_2|count_n_modul:counter_bit
 34. Parameter Settings for User Entity Instance: two_ch_to_one_top:two_ch_to_one_comp|input_serial_channel:Deserial_2|count_n_modul:counter_for_load
 35. Parameter Settings for User Entity Instance: two_ch_to_one_top:two_ch_to_one_comp|Aligner:Aligner_comp|TRS_gen:TRS_gen_q
 36. Parameter Settings for User Entity Instance: two_ch_to_one_top:two_ch_to_one_comp|Aligner:Aligner_comp|count_n_modul:counter_for_8_bit_data
 37. Parameter Settings for User Entity Instance: two_ch_to_one_top:two_ch_to_one_comp|Aligner:Aligner_comp|count_n_modul:counter_for_Align_word
 38. Parameter Settings for User Entity Instance: two_ch_to_one_top:two_ch_to_one_comp|mux_2_ch:mux_2_ch_comp|count_n_modul:counter_for_2_ch
 39. Parameter Settings for User Entity Instance: Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix
 40. Parameter Settings for User Entity Instance: Synth_gen:Synth_gen_top|count_n_modul:counter_for_line
 41. Parameter Settings for User Entity Instance: data_generation:data_generation_top|PATHERN_GENERATOR:PATHERN_GENERATOR_q|count_n_modul:counter_flex_gradient
 42. Parameter Settings for User Entity Instance: data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component
 43. Parameter Settings for User Entity Instance: JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0|lpm_constant:LPM_CONSTANT_component
 44. Parameter Settings for User Entity Instance: JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_1|lpm_constant:LPM_CONSTANT_component
 45. Parameter Settings for User Entity Instance: JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_2|lpm_constant:LPM_CONSTANT_component
 46. Parameter Settings for User Entity Instance: JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_3|lpm_constant:LPM_CONSTANT_component
 47. Parameter Settings for User Entity Instance: JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_4|lpm_constant:LPM_CONSTANT_component
 48. Parameter Settings for User Entity Instance: JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_5|lpm_constant:LPM_CONSTANT_component
 49. Parameter Settings for User Entity Instance: JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_6|lpm_constant:LPM_CONSTANT_component
 50. Parameter Settings for User Entity Instance: JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_7|lpm_constant:LPM_CONSTANT_component
 51. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 52. altpll Parameter Settings by Entity Instance
 53. dcfifo Parameter Settings by Entity Instance
 54. Port Connectivity Checks: "JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch"
 55. Port Connectivity Checks: "data_generation:data_generation_top|FIFO:Buffer_data"
 56. Port Connectivity Checks: "data_generation:data_generation_top|PATHERN_GENERATOR:PATHERN_GENERATOR_q|count_n_modul:counter_flex_gradient"
 57. Port Connectivity Checks: "data_generation:data_generation_top|PATHERN_GENERATOR:PATHERN_GENERATOR_q|noise_gen:noise_gen_0"
 58. Port Connectivity Checks: "data_generation:data_generation_top|PATHERN_GENERATOR:PATHERN_GENERATOR_q"
 59. Port Connectivity Checks: "Synth_gen:Synth_gen_top|count_n_modul:counter_for_line"
 60. Port Connectivity Checks: "Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix"
 61. Port Connectivity Checks: "Synth_gen:Synth_gen_top"
 62. Port Connectivity Checks: "two_ch_to_one_top:two_ch_to_one_comp|mux_2_ch:mux_2_ch_comp|count_n_modul:counter_for_2_ch"
 63. Port Connectivity Checks: "two_ch_to_one_top:two_ch_to_one_comp|Aligner:Aligner_comp|count_n_modul:counter_for_Align_word"
 64. Port Connectivity Checks: "two_ch_to_one_top:two_ch_to_one_comp|Aligner:Aligner_comp|count_n_modul:counter_for_8_bit_data"
 65. Port Connectivity Checks: "two_ch_to_one_top:two_ch_to_one_comp|Aligner:Aligner_comp|TRS_gen:TRS_gen_q"
 66. Port Connectivity Checks: "two_ch_to_one_top:two_ch_to_one_comp|Aligner:Aligner_comp"
 67. Port Connectivity Checks: "two_ch_to_one_top:two_ch_to_one_comp|input_serial_channel:Deserial_2"
 68. Port Connectivity Checks: "two_ch_to_one_top:two_ch_to_one_comp|input_serial_channel:Deserial_1|count_n_modul:counter_for_load"
 69. Port Connectivity Checks: "two_ch_to_one_top:two_ch_to_one_comp|input_serial_channel:Deserial_1|count_n_modul:counter_bit"
 70. Port Connectivity Checks: "two_ch_to_one_top:two_ch_to_one_comp"
 71. Port Connectivity Checks: "PLL:PLL_input"
 72. Signal Tap Logic Analyzer Settings
 73. In-System Memory Content Editor Settings
 74. Post-Synthesis Netlist Statistics for Top Partition
 75. Elapsed Time Per Partition
 76. Connections to In-System Debugging Instance "auto_signaltap_0"
 77. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Nov 20 12:59:37 2020       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; to_usb                                      ;
; Top-level Entity Name              ; BION_TOP                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,519                                       ;
;     Total combinational functions  ; 2,049                                       ;
;     Dedicated logic registers      ; 2,500                                       ;
; Total registers                    ; 2500                                        ;
; Total pins                         ; 53                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 425,984                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; BION_TOP           ; to_usb             ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                   ; Off                ;                    ;
; Verilog Show LMF Mapping Messages                                ; Off                ;                    ;
; Verilog Version                                                  ; SystemVerilog_2005 ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                   ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------+-------------+
; BION_to_usb/BION_TOP.vhd                                           ; yes             ; User VHDL File                               ; D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/BION_TOP.vhd                                           ;             ;
; BION_to_usb/2_ch_to_1/two_ch_to_one_top.vhd                        ; yes             ; User VHDL File                               ; D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/2_ch_to_1/two_ch_to_one_top.vhd                        ;             ;
; BION_to_usb/2_ch_to_1/mux_2_ch.vhd                                 ; yes             ; User VHDL File                               ; D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/2_ch_to_1/mux_2_ch.vhd                                 ;             ;
; BION_to_usb/2_ch_to_1/input_serial_channel.vhd                     ; yes             ; User VHDL File                               ; D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/2_ch_to_1/input_serial_channel.vhd                     ;             ;
; BION_to_usb/2_ch_to_1/Aligner.vhd                                  ; yes             ; User VHDL File                               ; D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/2_ch_to_1/Aligner.vhd                                  ;             ;
; Camera_simulation/TRS_gen.vhd                                      ; yes             ; User VHDL File                               ; D:/Dima/Desktop/USB_3_0_KPA/Camera_simulation/TRS_gen.vhd                                      ;             ;
; my_component_pkg.vhd                                               ; yes             ; User VHDL File                               ; D:/Dima/Desktop/USB_3_0_KPA/my_component_pkg.vhd                                               ;             ;
; VIDEO_CONSTANTS.vhd                                                ; yes             ; User VHDL File                               ; D:/Dima/Desktop/USB_3_0_KPA/VIDEO_CONSTANTS.vhd                                                ;             ;
; count_n_modul.vhd                                                  ; yes             ; User VHDL File                               ; D:/Dima/Desktop/USB_3_0_KPA/count_n_modul.vhd                                                  ;             ;
; BION_to_usb/Synth_gen.vhd                                          ; yes             ; User VHDL File                               ; D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/Synth_gen.vhd                                          ;             ;
; BION_to_usb/output_data_interface.vhd                              ; yes             ; User VHDL File                               ; D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/output_data_interface.vhd                              ;             ;
; BION_to_usb/noise_gen.vhd                                          ; yes             ; User VHDL File                               ; D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/noise_gen.vhd                                          ;             ;
; BION_to_usb/JTAG_DEBUG_CONST.vhd                                   ; yes             ; User VHDL File                               ; D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/JTAG_DEBUG_CONST.vhd                                   ;             ;
; BION_to_usb/data_generation.vhd                                    ; yes             ; User VHDL File                               ; D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/data_generation.vhd                                    ;             ;
; Megafunctions/PLL.vhd                                              ; yes             ; User Wizard-Generated File                   ; D:/Dima/Desktop/USB_3_0_KPA/Megafunctions/PLL.vhd                                              ;             ;
; Megafunctions/FIFO.vhd                                             ; yes             ; User Wizard-Generated File                   ; D:/Dima/Desktop/USB_3_0_KPA/Megafunctions/FIFO.vhd                                             ;             ;
; Megafunctions/const.vhd                                            ; yes             ; User Wizard-Generated File                   ; D:/Dima/Desktop/USB_3_0_KPA/Megafunctions/const.vhd                                            ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf                              ;             ;
; aglobal191.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc                          ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_pll.inc                         ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratixii_pll.inc                       ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/cycloneii_pll.inc                       ;             ;
; db/pll_altpll5.v                                                   ; yes             ; Auto-Generated Megafunction                  ; D:/Dima/Desktop/USB_3_0_KPA/db/pll_altpll5.v                                                   ;             ;
; pathern_generator.vhd                                              ; yes             ; Auto-Found VHDL File                         ; D:/Dima/Desktop/USB_3_0_KPA/pathern_generator.vhd                                              ;             ;
; dcfifo.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/dcfifo.tdf                              ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.inc                         ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc                         ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc                            ;             ;
; a_graycounter.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_graycounter.inc                       ;             ;
; a_fefifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_fefifo.inc                            ;             ;
; a_gray2bin.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_gray2bin.inc                          ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/dffpipe.inc                             ;             ;
; alt_sync_fifo.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                       ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_compare.inc                         ;             ;
; altsyncram_fifo.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                     ;             ;
; db/dcfifo_9ti1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/Dima/Desktop/USB_3_0_KPA/db/dcfifo_9ti1.tdf                                                 ;             ;
; db/a_gray2bin_cib.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/Dima/Desktop/USB_3_0_KPA/db/a_gray2bin_cib.tdf                                              ;             ;
; db/a_graycounter_9p6.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; D:/Dima/Desktop/USB_3_0_KPA/db/a_graycounter_9p6.tdf                                           ;             ;
; db/a_graycounter_57c.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; D:/Dima/Desktop/USB_3_0_KPA/db/a_graycounter_57c.tdf                                           ;             ;
; db/altsyncram_0c41.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/Dima/Desktop/USB_3_0_KPA/db/altsyncram_0c41.tdf                                             ;             ;
; db/decode_d87.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/Dima/Desktop/USB_3_0_KPA/db/decode_d87.tdf                                                  ;             ;
; db/mux_t28.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Dima/Desktop/USB_3_0_KPA/db/mux_t28.tdf                                                     ;             ;
; db/dffpipe_u09.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/Dima/Desktop/USB_3_0_KPA/db/dffpipe_u09.tdf                                                 ;             ;
; db/alt_synch_pipe_ebl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; D:/Dima/Desktop/USB_3_0_KPA/db/alt_synch_pipe_ebl.tdf                                          ;             ;
; db/dffpipe_119.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/Dima/Desktop/USB_3_0_KPA/db/dffpipe_119.tdf                                                 ;             ;
; db/alt_synch_pipe_fbl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; D:/Dima/Desktop/USB_3_0_KPA/db/alt_synch_pipe_fbl.tdf                                          ;             ;
; db/dffpipe_219.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/Dima/Desktop/USB_3_0_KPA/db/dffpipe_219.tdf                                                 ;             ;
; db/cmpr_t76.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Dima/Desktop/USB_3_0_KPA/db/cmpr_t76.tdf                                                    ;             ;
; lpm_constant.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_constant.tdf                        ;             ;
; db/lpm_constant_ma8.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; D:/Dima/Desktop/USB_3_0_KPA/db/lpm_constant_ma8.tdf                                            ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                     ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd           ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv       ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                          ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_signaltap.vhd                       ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                  ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_ela_control.vhd                     ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                        ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_constant.inc                        ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/dffeea.inc                              ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                           ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd            ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                  ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf                          ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc                   ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc                             ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc                          ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc                           ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc                              ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc                              ;             ;
; db/altsyncram_7b24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/Dima/Desktop/USB_3_0_KPA/db/altsyncram_7b24.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.tdf                            ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/others/maxplus2/memmodes.inc                          ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_hdffe.inc                             ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                     ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.inc                          ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf                             ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/muxlut.inc                              ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/bypassff.inc                            ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altshift.inc                            ;             ;
; db/mux_rsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Dima/Desktop/USB_3_0_KPA/db/mux_rsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.tdf                          ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/declut.inc                              ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/Dima/Desktop/USB_3_0_KPA/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.tdf                         ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/cmpconst.inc                            ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                 ;             ;
; db/cntr_ahi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Dima/Desktop/USB_3_0_KPA/db/cntr_ahi.tdf                                                    ;             ;
; db/cmpr_tgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Dima/Desktop/USB_3_0_KPA/db/cmpr_tgc.tdf                                                    ;             ;
; db/cntr_g9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Dima/Desktop/USB_3_0_KPA/db/cntr_g9j.tdf                                                    ;             ;
; db/cntr_fgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Dima/Desktop/USB_3_0_KPA/db/cntr_fgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Dima/Desktop/USB_3_0_KPA/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Dima/Desktop/USB_3_0_KPA/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Dima/Desktop/USB_3_0_KPA/db/cmpr_ngc.tdf                                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_hub.vhd                             ; altera_sld  ;
; db/ip/sld2a19252b/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Dima/Desktop/USB_3_0_KPA/db/ip/sld2a19252b/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld2a19252b/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Dima/Desktop/USB_3_0_KPA/db/ip/sld2a19252b/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld2a19252b/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/Dima/Desktop/USB_3_0_KPA/db/ip/sld2a19252b/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld2a19252b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Dima/Desktop/USB_3_0_KPA/db/ip/sld2a19252b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld2a19252b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/Dima/Desktop/USB_3_0_KPA/db/ip/sld2a19252b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld2a19252b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Dima/Desktop/USB_3_0_KPA/db/ip/sld2a19252b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                        ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 3,519                    ;
;                                             ;                          ;
; Total combinational functions               ; 2049                     ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 1192                     ;
;     -- 3 input functions                    ; 499                      ;
;     -- <=2 input functions                  ; 358                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 1859                     ;
;     -- arithmetic mode                      ; 190                      ;
;                                             ;                          ;
; Total registers                             ; 2500                     ;
;     -- Dedicated logic registers            ; 2500                     ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 53                       ;
; Total memory bits                           ; 425984                   ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Total PLLs                                  ; 1                        ;
;     -- PLLs                                 ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 1359                     ;
; Total fan-out                               ; 17497                    ;
; Average fan-out                             ; 3.66                     ;
+---------------------------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |BION_TOP                                                                                                                               ; 2049 (16)           ; 2500 (0)                  ; 425984      ; 0            ; 0       ; 0         ; 53   ; 0            ; |BION_TOP                                                                                                                                                                                                                                                                                                                                            ; BION_TOP                          ; work         ;
;    |JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|                                                                                             ; 311 (0)             ; 216 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch                                                                                                                                                                                                                                                                                                     ; JTAG_DEBUG_CONST                  ; work         ;
;       |const:const_8bit_0|                                                                                                              ; 39 (0)              ; 27 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0                                                                                                                                                                                                                                                                                  ; const                             ; work         ;
;          |lpm_constant:LPM_CONSTANT_component|                                                                                          ; 39 (0)              ; 27 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                              ; lpm_constant                      ; work         ;
;             |lpm_constant_ma8:ag|                                                                                                       ; 39 (0)              ; 27 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag                                                                                                                                                                                                                          ; lpm_constant_ma8                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim1|                                                                                              ; 39 (19)             ; 27 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                 ; 20 (20)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                            ; sld_rom_sr                        ; work         ;
;       |const:const_8bit_1|                                                                                                              ; 39 (0)              ; 27 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_1                                                                                                                                                                                                                                                                                  ; const                             ; work         ;
;          |lpm_constant:LPM_CONSTANT_component|                                                                                          ; 39 (0)              ; 27 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_1|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                              ; lpm_constant                      ; work         ;
;             |lpm_constant_ma8:ag|                                                                                                       ; 39 (0)              ; 27 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_1|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag                                                                                                                                                                                                                          ; lpm_constant_ma8                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim1|                                                                                              ; 39 (19)             ; 27 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_1|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                 ; 20 (20)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_1|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                            ; sld_rom_sr                        ; work         ;
;       |const:const_8bit_2|                                                                                                              ; 39 (0)              ; 27 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_2                                                                                                                                                                                                                                                                                  ; const                             ; work         ;
;          |lpm_constant:LPM_CONSTANT_component|                                                                                          ; 39 (0)              ; 27 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_2|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                              ; lpm_constant                      ; work         ;
;             |lpm_constant_ma8:ag|                                                                                                       ; 39 (0)              ; 27 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_2|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag                                                                                                                                                                                                                          ; lpm_constant_ma8                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim1|                                                                                              ; 39 (19)             ; 27 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_2|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                 ; 20 (20)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_2|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                            ; sld_rom_sr                        ; work         ;
;       |const:const_8bit_3|                                                                                                              ; 39 (0)              ; 27 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_3                                                                                                                                                                                                                                                                                  ; const                             ; work         ;
;          |lpm_constant:LPM_CONSTANT_component|                                                                                          ; 39 (0)              ; 27 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_3|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                              ; lpm_constant                      ; work         ;
;             |lpm_constant_ma8:ag|                                                                                                       ; 39 (0)              ; 27 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_3|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag                                                                                                                                                                                                                          ; lpm_constant_ma8                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim1|                                                                                              ; 39 (19)             ; 27 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_3|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                 ; 20 (20)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_3|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                            ; sld_rom_sr                        ; work         ;
;       |const:const_8bit_4|                                                                                                              ; 39 (0)              ; 27 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_4                                                                                                                                                                                                                                                                                  ; const                             ; work         ;
;          |lpm_constant:LPM_CONSTANT_component|                                                                                          ; 39 (0)              ; 27 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_4|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                              ; lpm_constant                      ; work         ;
;             |lpm_constant_ma8:ag|                                                                                                       ; 39 (0)              ; 27 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_4|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag                                                                                                                                                                                                                          ; lpm_constant_ma8                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim1|                                                                                              ; 39 (19)             ; 27 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_4|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                 ; 20 (20)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_4|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                            ; sld_rom_sr                        ; work         ;
;       |const:const_8bit_5|                                                                                                              ; 39 (0)              ; 27 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_5                                                                                                                                                                                                                                                                                  ; const                             ; work         ;
;          |lpm_constant:LPM_CONSTANT_component|                                                                                          ; 39 (0)              ; 27 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_5|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                              ; lpm_constant                      ; work         ;
;             |lpm_constant_ma8:ag|                                                                                                       ; 39 (0)              ; 27 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_5|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag                                                                                                                                                                                                                          ; lpm_constant_ma8                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim1|                                                                                              ; 39 (19)             ; 27 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_5|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                 ; 20 (20)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_5|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                            ; sld_rom_sr                        ; work         ;
;       |const:const_8bit_6|                                                                                                              ; 39 (0)              ; 27 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_6                                                                                                                                                                                                                                                                                  ; const                             ; work         ;
;          |lpm_constant:LPM_CONSTANT_component|                                                                                          ; 39 (0)              ; 27 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_6|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                              ; lpm_constant                      ; work         ;
;             |lpm_constant_ma8:ag|                                                                                                       ; 39 (0)              ; 27 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_6|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag                                                                                                                                                                                                                          ; lpm_constant_ma8                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim1|                                                                                              ; 39 (19)             ; 27 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_6|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                 ; 20 (20)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_6|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                            ; sld_rom_sr                        ; work         ;
;       |const:const_8bit_7|                                                                                                              ; 38 (0)              ; 27 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_7                                                                                                                                                                                                                                                                                  ; const                             ; work         ;
;          |lpm_constant:LPM_CONSTANT_component|                                                                                          ; 38 (0)              ; 27 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_7|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                              ; lpm_constant                      ; work         ;
;             |lpm_constant_ma8:ag|                                                                                                       ; 38 (0)              ; 27 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_7|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag                                                                                                                                                                                                                          ; lpm_constant_ma8                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim1|                                                                                              ; 38 (19)             ; 27 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_7|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                 ; 19 (19)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_7|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                            ; sld_rom_sr                        ; work         ;
;    |PLL:PLL_input|                                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|PLL:PLL_input                                                                                                                                                                                                                                                                                                                              ; PLL                               ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|PLL:PLL_input|altpll:altpll_component                                                                                                                                                                                                                                                                                                      ; altpll                            ; work         ;
;          |PLL_altpll5:auto_generated|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|PLL:PLL_input|altpll:altpll_component|PLL_altpll5:auto_generated                                                                                                                                                                                                                                                                           ; PLL_altpll5                       ; work         ;
;    |Synth_gen:Synth_gen_top|                                                                                                            ; 38 (1)              ; 46 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|Synth_gen:Synth_gen_top                                                                                                                                                                                                                                                                                                                    ; Synth_gen                         ; work         ;
;       |count_n_modul:counter_for_line|                                                                                                  ; 18 (18)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|Synth_gen:Synth_gen_top|count_n_modul:counter_for_line                                                                                                                                                                                                                                                                                     ; count_n_modul                     ; work         ;
;       |count_n_modul:counter_for_pix|                                                                                                   ; 19 (19)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix                                                                                                                                                                                                                                                                                      ; count_n_modul                     ; work         ;
;    |data_generation:data_generation_top|                                                                                                ; 449 (232)           ; 233 (33)                  ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|data_generation:data_generation_top                                                                                                                                                                                                                                                                                                        ; data_generation                   ; work         ;
;       |FIFO:Buffer_data|                                                                                                                ; 97 (0)              ; 128 (0)                   ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|data_generation:data_generation_top|FIFO:Buffer_data                                                                                                                                                                                                                                                                                       ; FIFO                              ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 97 (0)              ; 128 (0)                   ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component                                                                                                                                                                                                                                                               ; dcfifo                            ; work         ;
;             |dcfifo_9ti1:auto_generated|                                                                                                ; 97 (3)              ; 128 (48)                  ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated                                                                                                                                                                                                                                    ; dcfifo_9ti1                       ; work         ;
;                |a_graycounter_57c:wrptr_g1p|                                                                                            ; 30 (30)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|a_graycounter_57c:wrptr_g1p                                                                                                                                                                                                        ; a_graycounter_57c                 ; work         ;
;                |a_graycounter_9p6:rdptr_g1p|                                                                                            ; 32 (32)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|a_graycounter_9p6:rdptr_g1p                                                                                                                                                                                                        ; a_graycounter_9p6                 ; work         ;
;                |alt_synch_pipe_ebl:rs_dgwp|                                                                                             ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|alt_synch_pipe_ebl:rs_dgwp                                                                                                                                                                                                         ; alt_synch_pipe_ebl                ; work         ;
;                   |dffpipe_119:dffpipe14|                                                                                               ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|alt_synch_pipe_ebl:rs_dgwp|dffpipe_119:dffpipe14                                                                                                                                                                                   ; dffpipe_119                       ; work         ;
;                |altsyncram_0c41:fifo_ram|                                                                                               ; 22 (2)              ; 6 (6)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|altsyncram_0c41:fifo_ram                                                                                                                                                                                                           ; altsyncram_0c41                   ; work         ;
;                   |decode_d87:decode12|                                                                                                 ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|altsyncram_0c41:fifo_ram|decode_d87:decode12                                                                                                                                                                                       ; decode_d87                        ; work         ;
;                   |mux_t28:mux13|                                                                                                       ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|altsyncram_0c41:fifo_ram|mux_t28:mux13                                                                                                                                                                                             ; mux_t28                           ; work         ;
;                |cmpr_t76:rdempty_eq_comp|                                                                                               ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|cmpr_t76:rdempty_eq_comp                                                                                                                                                                                                           ; cmpr_t76                          ; work         ;
;       |PATHERN_GENERATOR:PATHERN_GENERATOR_q|                                                                                           ; 120 (78)            ; 72 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|data_generation:data_generation_top|PATHERN_GENERATOR:PATHERN_GENERATOR_q                                                                                                                                                                                                                                                                  ; PATHERN_GENERATOR                 ; work         ;
;          |count_n_modul:counter_flex_gradient|                                                                                          ; 16 (16)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|data_generation:data_generation_top|PATHERN_GENERATOR:PATHERN_GENERATOR_q|count_n_modul:counter_flex_gradient                                                                                                                                                                                                                              ; count_n_modul                     ; work         ;
;          |noise_gen:noise_gen_0|                                                                                                        ; 26 (26)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|data_generation:data_generation_top|PATHERN_GENERATOR:PATHERN_GENERATOR_q|noise_gen:noise_gen_0                                                                                                                                                                                                                                            ; noise_gen                         ; work         ;
;    |output_data_interface:output_data_interface_arch|                                                                                   ; 5 (5)               ; 65 (65)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|output_data_interface:output_data_interface_arch                                                                                                                                                                                                                                                                                           ; output_data_interface             ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 405 (1)             ; 241 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 404 (0)             ; 241 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 404 (0)             ; 241 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 404 (1)             ; 241 (13)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 403 (0)             ; 228 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 403 (353)           ; 228 (198)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 32 (32)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 812 (2)             ; 1637 (161)                ; 163840      ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 810 (0)             ; 1476 (0)                  ; 163840      ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 810 (88)            ; 1476 (402)                ; 163840      ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 25 (0)              ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_rsc:auto_generated|                                                                                              ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                              ; mux_rsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 163840      ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_7b24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 163840      ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_7b24:auto_generated                                                                                                                                                 ; altsyncram_7b24                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 88 (88)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 382 (3)             ; 741 (2)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 320 (0)             ; 720 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 480 (480)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 160 (0)             ; 80 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:1:trigger_match|                                                                      ; 160 (0)             ; 160 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 57 (57)             ; 13 (3)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;                |sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|                                                      ; 2 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match                                                                                                                                  ; sld_mbpmg                         ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                               ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                            ; sld_sbpmg                         ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 166 (10)            ; 150 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_ahi:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_ahi:auto_generated                                                             ; cntr_ahi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)              ; 11 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_g9j:auto_generated|                                                                                             ; 11 (11)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                      ; cntr_g9j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_fgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_fgi:auto_generated                                                                            ; cntr_fgi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 80 (80)             ; 80 (80)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |two_ch_to_one_top:two_ch_to_one_comp|                                                                                               ; 13 (0)              ; 62 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|two_ch_to_one_top:two_ch_to_one_comp                                                                                                                                                                                                                                                                                                       ; two_ch_to_one_top                 ; work         ;
;       |input_serial_channel:Deserial_1|                                                                                                 ; 5 (2)               ; 22 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|two_ch_to_one_top:two_ch_to_one_comp|input_serial_channel:Deserial_1                                                                                                                                                                                                                                                                       ; input_serial_channel              ; work         ;
;          |count_n_modul:counter_for_load|                                                                                               ; 3 (3)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|two_ch_to_one_top:two_ch_to_one_comp|input_serial_channel:Deserial_1|count_n_modul:counter_for_load                                                                                                                                                                                                                                        ; count_n_modul                     ; work         ;
;       |input_serial_channel:Deserial_2|                                                                                                 ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|two_ch_to_one_top:two_ch_to_one_comp|input_serial_channel:Deserial_2                                                                                                                                                                                                                                                                       ; input_serial_channel              ; work         ;
;       |mux_2_ch:mux_2_ch_comp|                                                                                                          ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BION_TOP|two_ch_to_one_top:two_ch_to_one_comp|mux_2_ch:mux_2_ch_comp                                                                                                                                                                                                                                                                                ; mux_2_ch                          ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|altsyncram_0c41:fifo_ram|ALTSYNCRAM                                                           ; AUTO ; Simple Dual Port ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_7b24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 80           ; 2048         ; 80           ; 163840 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File         ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |BION_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |BION_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |BION_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |BION_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |BION_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                         ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |BION_TOP|data_generation:data_generation_top|FIFO:Buffer_data                                                                                                                                                                                                                ; Megafunctions/FIFO.vhd  ;
; Altera ; LPM_CONSTANT ; 19.1    ; N/A          ; N/A          ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0                                                                                                                                                                                                           ; Megafunctions/const.vhd ;
; Altera ; LPM_CONSTANT ; 19.1    ; N/A          ; N/A          ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_1                                                                                                                                                                                                           ; Megafunctions/const.vhd ;
; Altera ; LPM_CONSTANT ; 19.1    ; N/A          ; N/A          ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_2                                                                                                                                                                                                           ; Megafunctions/const.vhd ;
; Altera ; LPM_CONSTANT ; 19.1    ; N/A          ; N/A          ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_3                                                                                                                                                                                                           ; Megafunctions/const.vhd ;
; Altera ; LPM_CONSTANT ; 19.1    ; N/A          ; N/A          ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_4                                                                                                                                                                                                           ; Megafunctions/const.vhd ;
; Altera ; LPM_CONSTANT ; 19.1    ; N/A          ; N/A          ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_5                                                                                                                                                                                                           ; Megafunctions/const.vhd ;
; Altera ; LPM_CONSTANT ; 19.1    ; N/A          ; N/A          ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_6                                                                                                                                                                                                           ; Megafunctions/const.vhd ;
; Altera ; LPM_CONSTANT ; 19.1    ; N/A          ; N/A          ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_7                                                                                                                                                                                                           ; Megafunctions/const.vhd ;
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |BION_TOP|PLL:PLL_input                                                                                                                                                                                                                                                       ; Megafunctions/PLL.vhd   ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |BION_TOP|data_generation:data_generation_top|state                                                                         ;
+--------------------------------+--------------------------------+-----------------------+----------------------------+----------------------+
; Name                           ; state.stream_in_write_wr_delay ; state.stream_in_write ; state.stream_in_wait_flagb ; state.stream_in_idle ;
+--------------------------------+--------------------------------+-----------------------+----------------------------+----------------------+
; state.stream_in_idle           ; 0                              ; 0                     ; 0                          ; 0                    ;
; state.stream_in_wait_flagb     ; 0                              ; 0                     ; 1                          ; 1                    ;
; state.stream_in_write          ; 0                              ; 1                     ; 0                          ; 1                    ;
; state.stream_in_write_wr_delay ; 1                              ; 0                     ; 0                          ; 1                    ;
+--------------------------------+--------------------------------+-----------------------+----------------------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                        ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|alt_synch_pipe_ebl:rs_dgwp|dffpipe_119:dffpipe14|dffe16a[14] ; yes                                                              ; yes                                        ;
; data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|alt_synch_pipe_ebl:rs_dgwp|dffpipe_119:dffpipe14|dffe16a[15] ; yes                                                              ; yes                                        ;
; data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|alt_synch_pipe_ebl:rs_dgwp|dffpipe_119:dffpipe14|dffe16a[12] ; yes                                                              ; yes                                        ;
; data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|alt_synch_pipe_ebl:rs_dgwp|dffpipe_119:dffpipe14|dffe16a[13] ; yes                                                              ; yes                                        ;
; data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|alt_synch_pipe_ebl:rs_dgwp|dffpipe_119:dffpipe14|dffe16a[10] ; yes                                                              ; yes                                        ;
; data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|alt_synch_pipe_ebl:rs_dgwp|dffpipe_119:dffpipe14|dffe16a[11] ; yes                                                              ; yes                                        ;
; data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|alt_synch_pipe_ebl:rs_dgwp|dffpipe_119:dffpipe14|dffe16a[8]  ; yes                                                              ; yes                                        ;
; data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|alt_synch_pipe_ebl:rs_dgwp|dffpipe_119:dffpipe14|dffe16a[9]  ; yes                                                              ; yes                                        ;
; data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|alt_synch_pipe_ebl:rs_dgwp|dffpipe_119:dffpipe14|dffe16a[6]  ; yes                                                              ; yes                                        ;
; data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|alt_synch_pipe_ebl:rs_dgwp|dffpipe_119:dffpipe14|dffe16a[7]  ; yes                                                              ; yes                                        ;
; data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|alt_synch_pipe_ebl:rs_dgwp|dffpipe_119:dffpipe14|dffe16a[4]  ; yes                                                              ; yes                                        ;
; data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|alt_synch_pipe_ebl:rs_dgwp|dffpipe_119:dffpipe14|dffe16a[5]  ; yes                                                              ; yes                                        ;
; data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|alt_synch_pipe_ebl:rs_dgwp|dffpipe_119:dffpipe14|dffe16a[2]  ; yes                                                              ; yes                                        ;
; data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|alt_synch_pipe_ebl:rs_dgwp|dffpipe_119:dffpipe14|dffe16a[3]  ; yes                                                              ; yes                                        ;
; data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|alt_synch_pipe_ebl:rs_dgwp|dffpipe_119:dffpipe14|dffe16a[0]  ; yes                                                              ; yes                                        ;
; data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|alt_synch_pipe_ebl:rs_dgwp|dffpipe_119:dffpipe14|dffe16a[1]  ; yes                                                              ; yes                                        ;
; data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|alt_synch_pipe_ebl:rs_dgwp|dffpipe_119:dffpipe14|dffe15a[14] ; yes                                                              ; yes                                        ;
; data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|alt_synch_pipe_ebl:rs_dgwp|dffpipe_119:dffpipe14|dffe15a[15] ; yes                                                              ; yes                                        ;
; data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|alt_synch_pipe_ebl:rs_dgwp|dffpipe_119:dffpipe14|dffe15a[12] ; yes                                                              ; yes                                        ;
; data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|alt_synch_pipe_ebl:rs_dgwp|dffpipe_119:dffpipe14|dffe15a[13] ; yes                                                              ; yes                                        ;
; data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|alt_synch_pipe_ebl:rs_dgwp|dffpipe_119:dffpipe14|dffe15a[10] ; yes                                                              ; yes                                        ;
; data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|alt_synch_pipe_ebl:rs_dgwp|dffpipe_119:dffpipe14|dffe15a[11] ; yes                                                              ; yes                                        ;
; data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|alt_synch_pipe_ebl:rs_dgwp|dffpipe_119:dffpipe14|dffe15a[8]  ; yes                                                              ; yes                                        ;
; data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|alt_synch_pipe_ebl:rs_dgwp|dffpipe_119:dffpipe14|dffe15a[9]  ; yes                                                              ; yes                                        ;
; data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|alt_synch_pipe_ebl:rs_dgwp|dffpipe_119:dffpipe14|dffe15a[6]  ; yes                                                              ; yes                                        ;
; data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|alt_synch_pipe_ebl:rs_dgwp|dffpipe_119:dffpipe14|dffe15a[7]  ; yes                                                              ; yes                                        ;
; data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|alt_synch_pipe_ebl:rs_dgwp|dffpipe_119:dffpipe14|dffe15a[4]  ; yes                                                              ; yes                                        ;
; data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|alt_synch_pipe_ebl:rs_dgwp|dffpipe_119:dffpipe14|dffe15a[5]  ; yes                                                              ; yes                                        ;
; data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|alt_synch_pipe_ebl:rs_dgwp|dffpipe_119:dffpipe14|dffe15a[2]  ; yes                                                              ; yes                                        ;
; data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|alt_synch_pipe_ebl:rs_dgwp|dffpipe_119:dffpipe14|dffe15a[3]  ; yes                                                              ; yes                                        ;
; data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|alt_synch_pipe_ebl:rs_dgwp|dffpipe_119:dffpipe14|dffe15a[0]  ; yes                                                              ; yes                                        ;
; data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|alt_synch_pipe_ebl:rs_dgwp|dffpipe_119:dffpipe14|dffe15a[1]  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 32                                                                                                                            ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                               ; Reason for Removal                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; data_generation:data_generation_top|PATHERN_GENERATOR:PATHERN_GENERATOR_q|chess_desk[0..3]                  ; Stuck at GND due to stuck port data_in                                                                                  ;
; data_generation:data_generation_top|PATHERN_GENERATOR:PATHERN_GENERATOR_q|chess_desk[5..7]                  ; Merged with data_generation:data_generation_top|PATHERN_GENERATOR:PATHERN_GENERATOR_q|chess_desk[4]                     ;
; two_ch_to_one_top:two_ch_to_one_comp|input_serial_channel:Deserial_2|pattern_load                           ; Merged with two_ch_to_one_top:two_ch_to_one_comp|input_serial_channel:Deserial_1|pattern_load                           ;
; two_ch_to_one_top:two_ch_to_one_comp|input_serial_channel:Deserial_2|count_n_modul:counter_for_load|qout[2] ; Merged with two_ch_to_one_top:two_ch_to_one_comp|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qout[2] ;
; two_ch_to_one_top:two_ch_to_one_comp|input_serial_channel:Deserial_2|count_n_modul:counter_for_load|qout[1] ; Merged with two_ch_to_one_top:two_ch_to_one_comp|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qout[1] ;
; two_ch_to_one_top:two_ch_to_one_comp|input_serial_channel:Deserial_2|count_n_modul:counter_for_load|qout[0] ; Merged with two_ch_to_one_top:two_ch_to_one_comp|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qout[0] ;
; two_ch_to_one_top:two_ch_to_one_comp|input_serial_channel:Deserial_2|count_n_modul:counter_for_load|qint[2] ; Merged with two_ch_to_one_top:two_ch_to_one_comp|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qint[2] ;
; two_ch_to_one_top:two_ch_to_one_comp|input_serial_channel:Deserial_2|count_n_modul:counter_for_load|qint[1] ; Merged with two_ch_to_one_top:two_ch_to_one_comp|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qint[1] ;
; two_ch_to_one_top:two_ch_to_one_comp|input_serial_channel:Deserial_2|count_n_modul:counter_for_load|qint[0] ; Merged with two_ch_to_one_top:two_ch_to_one_comp|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qint[0] ;
; two_ch_to_one_top:two_ch_to_one_comp|input_serial_channel:Deserial_2|count_n_modul:counter_for_load|qint[3] ; Merged with two_ch_to_one_top:two_ch_to_one_comp|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qint[3] ;
; two_ch_to_one_top:two_ch_to_one_comp|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qint[0] ; Merged with two_ch_to_one_top:two_ch_to_one_comp|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qout[0] ;
; two_ch_to_one_top:two_ch_to_one_comp|mux_2_ch:mux_2_ch_comp|flag                                            ; Merged with Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix|qint[0]                                               ;
; Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix|qint[0]                                               ; Merged with Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix|qout[0]                                               ;
; two_ch_to_one_top:two_ch_to_one_comp|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qint[3] ; Lost fanout                                                                                                             ;
; Total Number of Removed Registers = 19                                                                      ;                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2500  ;
; Number of registers using Synchronous Clear  ; 61    ;
; Number of registers using Synchronous Load   ; 75    ;
; Number of registers using Asynchronous Clear ; 900   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1284  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix|qout[0]                                                                                                                                                                                                                                                                   ; 32      ;
; data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|a_graycounter_9p6:rdptr_g1p|counter5a0                                                                                                                                                                                  ; 7       ;
; data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|a_graycounter_57c:wrptr_g1p|counter8a0                                                                                                                                                                                  ; 6       ;
; data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|a_graycounter_9p6:rdptr_g1p|parity6                                                                                                                                                                                     ; 4       ;
; data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|a_graycounter_57c:wrptr_g1p|parity9                                                                                                                                                                                     ; 4       ;
; two_ch_to_one_top:two_ch_to_one_comp|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qout[0]                                                                                                                                                                                                                     ; 4       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 20                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[7]                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_1|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[0]                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_2|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[0]                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_3|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[1]                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_4|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[2]                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_5|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[5]                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_6|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[7]                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_7|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[3]                                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |BION_TOP|data_generation:data_generation_top|PATHERN_GENERATOR:PATHERN_GENERATOR_q|horizontal_stripe[5]                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_1|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_2|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[1] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_3|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_4|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_5|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[1] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_6|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[2] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_7|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 16:1               ; 4 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |BION_TOP|data_generation:data_generation_top|PATHERN_GENERATOR:PATHERN_GENERATOR_q|data_out[1]                                                                                                                           ;
; 11:1               ; 2 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |BION_TOP|data_generation:data_generation_top|PATHERN_GENERATOR:PATHERN_GENERATOR_q|pix_flag                                                                                                                              ;
; 11:1               ; 4 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; Yes        ; |BION_TOP|data_generation:data_generation_top|PATHERN_GENERATOR:PATHERN_GENERATOR_q|data_out[4]                                                                                                                           ;
; 16:1               ; 4 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 16:1               ; 4 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_1|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 16:1               ; 4 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_2|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;
; 16:1               ; 4 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_3|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 16:1               ; 4 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_4|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 16:1               ; 4 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_5|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 16:1               ; 4 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_6|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 16:1               ; 4 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_7|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 18:1               ; 8 bits    ; 96 LEs        ; 88 LEs               ; 8 LEs                  ; Yes        ; |BION_TOP|data_generation:data_generation_top|data_in_sync_header[2]                                                                                                                                                      ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |BION_TOP|data_generation:data_generation_top|Selector9                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                 ;
+---------------------------------+-------+------+----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                  ;
+---------------------------------+-------+------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                      ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                       ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                       ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                       ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                 ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|a_graycounter_9p6:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                         ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                    ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|a_graycounter_57c:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                         ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                    ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|altsyncram_0c41:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|dffpipe_u09:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|dffpipe_u09:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|alt_synch_pipe_ebl:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                          ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                           ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|alt_synch_pipe_ebl:rs_dgwp|dffpipe_119:dffpipe14 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|dffpipe_u09:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|dffpipe_u09:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|alt_synch_pipe_fbl:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                          ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                           ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|alt_synch_pipe_fbl:ws_dgrp|dffpipe_219:dffpipe17 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:PLL_input|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------------+
; Parameter Name                ; Value                 ; Type                       ;
+-------------------------------+-----------------------+----------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                    ;
; PLL_TYPE                      ; AUTO                  ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 24691                 ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                    ;
; LOCK_HIGH                     ; 1                     ; Untyped                    ;
; LOCK_LOW                      ; 1                     ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                    ;
; SKIP_VCO                      ; OFF                   ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                    ;
; BANDWIDTH                     ; 0                     ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                    ;
; DOWN_SPREAD                   ; 0                     ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                    ;
; CLK1_MULTIPLY_BY              ; 1                     ; Signed Integer             ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                    ;
; CLK1_DIVIDE_BY                ; 4                     ; Signed Integer             ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                    ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer             ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                    ;
; DPA_DIVIDER                   ; 0                     ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                    ;
; VCO_MIN                       ; 0                     ; Untyped                    ;
; VCO_MAX                       ; 0                     ; Untyped                    ;
; VCO_CENTER                    ; 0                     ; Untyped                    ;
; PFD_MIN                       ; 0                     ; Untyped                    ;
; PFD_MAX                       ; 0                     ; Untyped                    ;
; M_INITIAL                     ; 0                     ; Untyped                    ;
; M                             ; 0                     ; Untyped                    ;
; N                             ; 1                     ; Untyped                    ;
; M2                            ; 1                     ; Untyped                    ;
; N2                            ; 1                     ; Untyped                    ;
; SS                            ; 1                     ; Untyped                    ;
; C0_HIGH                       ; 0                     ; Untyped                    ;
; C1_HIGH                       ; 0                     ; Untyped                    ;
; C2_HIGH                       ; 0                     ; Untyped                    ;
; C3_HIGH                       ; 0                     ; Untyped                    ;
; C4_HIGH                       ; 0                     ; Untyped                    ;
; C5_HIGH                       ; 0                     ; Untyped                    ;
; C6_HIGH                       ; 0                     ; Untyped                    ;
; C7_HIGH                       ; 0                     ; Untyped                    ;
; C8_HIGH                       ; 0                     ; Untyped                    ;
; C9_HIGH                       ; 0                     ; Untyped                    ;
; C0_LOW                        ; 0                     ; Untyped                    ;
; C1_LOW                        ; 0                     ; Untyped                    ;
; C2_LOW                        ; 0                     ; Untyped                    ;
; C3_LOW                        ; 0                     ; Untyped                    ;
; C4_LOW                        ; 0                     ; Untyped                    ;
; C5_LOW                        ; 0                     ; Untyped                    ;
; C6_LOW                        ; 0                     ; Untyped                    ;
; C7_LOW                        ; 0                     ; Untyped                    ;
; C8_LOW                        ; 0                     ; Untyped                    ;
; C9_LOW                        ; 0                     ; Untyped                    ;
; C0_INITIAL                    ; 0                     ; Untyped                    ;
; C1_INITIAL                    ; 0                     ; Untyped                    ;
; C2_INITIAL                    ; 0                     ; Untyped                    ;
; C3_INITIAL                    ; 0                     ; Untyped                    ;
; C4_INITIAL                    ; 0                     ; Untyped                    ;
; C5_INITIAL                    ; 0                     ; Untyped                    ;
; C6_INITIAL                    ; 0                     ; Untyped                    ;
; C7_INITIAL                    ; 0                     ; Untyped                    ;
; C8_INITIAL                    ; 0                     ; Untyped                    ;
; C9_INITIAL                    ; 0                     ; Untyped                    ;
; C0_MODE                       ; BYPASS                ; Untyped                    ;
; C1_MODE                       ; BYPASS                ; Untyped                    ;
; C2_MODE                       ; BYPASS                ; Untyped                    ;
; C3_MODE                       ; BYPASS                ; Untyped                    ;
; C4_MODE                       ; BYPASS                ; Untyped                    ;
; C5_MODE                       ; BYPASS                ; Untyped                    ;
; C6_MODE                       ; BYPASS                ; Untyped                    ;
; C7_MODE                       ; BYPASS                ; Untyped                    ;
; C8_MODE                       ; BYPASS                ; Untyped                    ;
; C9_MODE                       ; BYPASS                ; Untyped                    ;
; C0_PH                         ; 0                     ; Untyped                    ;
; C1_PH                         ; 0                     ; Untyped                    ;
; C2_PH                         ; 0                     ; Untyped                    ;
; C3_PH                         ; 0                     ; Untyped                    ;
; C4_PH                         ; 0                     ; Untyped                    ;
; C5_PH                         ; 0                     ; Untyped                    ;
; C6_PH                         ; 0                     ; Untyped                    ;
; C7_PH                         ; 0                     ; Untyped                    ;
; C8_PH                         ; 0                     ; Untyped                    ;
; C9_PH                         ; 0                     ; Untyped                    ;
; L0_HIGH                       ; 1                     ; Untyped                    ;
; L1_HIGH                       ; 1                     ; Untyped                    ;
; G0_HIGH                       ; 1                     ; Untyped                    ;
; G1_HIGH                       ; 1                     ; Untyped                    ;
; G2_HIGH                       ; 1                     ; Untyped                    ;
; G3_HIGH                       ; 1                     ; Untyped                    ;
; E0_HIGH                       ; 1                     ; Untyped                    ;
; E1_HIGH                       ; 1                     ; Untyped                    ;
; E2_HIGH                       ; 1                     ; Untyped                    ;
; E3_HIGH                       ; 1                     ; Untyped                    ;
; L0_LOW                        ; 1                     ; Untyped                    ;
; L1_LOW                        ; 1                     ; Untyped                    ;
; G0_LOW                        ; 1                     ; Untyped                    ;
; G1_LOW                        ; 1                     ; Untyped                    ;
; G2_LOW                        ; 1                     ; Untyped                    ;
; G3_LOW                        ; 1                     ; Untyped                    ;
; E0_LOW                        ; 1                     ; Untyped                    ;
; E1_LOW                        ; 1                     ; Untyped                    ;
; E2_LOW                        ; 1                     ; Untyped                    ;
; E3_LOW                        ; 1                     ; Untyped                    ;
; L0_INITIAL                    ; 1                     ; Untyped                    ;
; L1_INITIAL                    ; 1                     ; Untyped                    ;
; G0_INITIAL                    ; 1                     ; Untyped                    ;
; G1_INITIAL                    ; 1                     ; Untyped                    ;
; G2_INITIAL                    ; 1                     ; Untyped                    ;
; G3_INITIAL                    ; 1                     ; Untyped                    ;
; E0_INITIAL                    ; 1                     ; Untyped                    ;
; E1_INITIAL                    ; 1                     ; Untyped                    ;
; E2_INITIAL                    ; 1                     ; Untyped                    ;
; E3_INITIAL                    ; 1                     ; Untyped                    ;
; L0_MODE                       ; BYPASS                ; Untyped                    ;
; L1_MODE                       ; BYPASS                ; Untyped                    ;
; G0_MODE                       ; BYPASS                ; Untyped                    ;
; G1_MODE                       ; BYPASS                ; Untyped                    ;
; G2_MODE                       ; BYPASS                ; Untyped                    ;
; G3_MODE                       ; BYPASS                ; Untyped                    ;
; E0_MODE                       ; BYPASS                ; Untyped                    ;
; E1_MODE                       ; BYPASS                ; Untyped                    ;
; E2_MODE                       ; BYPASS                ; Untyped                    ;
; E3_MODE                       ; BYPASS                ; Untyped                    ;
; L0_PH                         ; 0                     ; Untyped                    ;
; L1_PH                         ; 0                     ; Untyped                    ;
; G0_PH                         ; 0                     ; Untyped                    ;
; G1_PH                         ; 0                     ; Untyped                    ;
; G2_PH                         ; 0                     ; Untyped                    ;
; G3_PH                         ; 0                     ; Untyped                    ;
; E0_PH                         ; 0                     ; Untyped                    ;
; E1_PH                         ; 0                     ; Untyped                    ;
; E2_PH                         ; 0                     ; Untyped                    ;
; E3_PH                         ; 0                     ; Untyped                    ;
; M_PH                          ; 0                     ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                    ;
; CLK0_COUNTER                  ; G0                    ; Untyped                    ;
; CLK1_COUNTER                  ; G0                    ; Untyped                    ;
; CLK2_COUNTER                  ; G0                    ; Untyped                    ;
; CLK3_COUNTER                  ; G0                    ; Untyped                    ;
; CLK4_COUNTER                  ; G0                    ; Untyped                    ;
; CLK5_COUNTER                  ; G0                    ; Untyped                    ;
; CLK6_COUNTER                  ; E0                    ; Untyped                    ;
; CLK7_COUNTER                  ; E1                    ; Untyped                    ;
; CLK8_COUNTER                  ; E2                    ; Untyped                    ;
; CLK9_COUNTER                  ; E3                    ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                    ;
; M_TIME_DELAY                  ; 0                     ; Untyped                    ;
; N_TIME_DELAY                  ; 0                     ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                    ;
; VCO_POST_SCALE                ; 0                     ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                    ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                    ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                    ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                    ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                    ;
; CBXI_PARAMETER                ; PLL_altpll5           ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                    ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE             ;
+-------------------------------+-----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: two_ch_to_one_top:two_ch_to_one_comp|input_serial_channel:Deserial_1|count_n_modul:counter_bit ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; n              ; 15    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: two_ch_to_one_top:two_ch_to_one_comp|input_serial_channel:Deserial_1|count_n_modul:counter_for_load ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: two_ch_to_one_top:two_ch_to_one_comp|input_serial_channel:Deserial_2|count_n_modul:counter_bit ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; n              ; 15    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: two_ch_to_one_top:two_ch_to_one_comp|input_serial_channel:Deserial_2|count_n_modul:counter_for_load ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: two_ch_to_one_top:two_ch_to_one_comp|Aligner:Aligner_comp|TRS_gen:TRS_gen_q ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; bit_data       ; 8     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: two_ch_to_one_top:two_ch_to_one_comp|Aligner:Aligner_comp|count_n_modul:counter_for_8_bit_data ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: two_ch_to_one_top:two_ch_to_one_comp|Aligner:Aligner_comp|count_n_modul:counter_for_Align_word ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: two_ch_to_one_top:two_ch_to_one_comp|mux_2_ch:mux_2_ch_comp|count_n_modul:counter_for_2_ch ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; n              ; 11    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Synth_gen:Synth_gen_top|count_n_modul:counter_for_line ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; n              ; 11    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_generation:data_generation_top|PATHERN_GENERATOR:PATHERN_GENERATOR_q|count_n_modul:counter_flex_gradient ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; n              ; 11    ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component ;
+-------------------------+--------------+----------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                             ;
+-------------------------+--------------+----------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                   ;
; LPM_WIDTH               ; 8            ; Signed Integer                                                                   ;
; LPM_NUMWORDS            ; 32768        ; Signed Integer                                                                   ;
; LPM_WIDTHU              ; 15           ; Signed Integer                                                                   ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                          ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                          ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                          ;
; USE_EAB                 ; ON           ; Untyped                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                          ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                          ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                          ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                          ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                   ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                   ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                          ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                          ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                          ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                          ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                          ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                          ;
; CBXI_PARAMETER          ; dcfifo_9ti1  ; Untyped                                                                          ;
+-------------------------+--------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                               ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 8                ; Signed Integer                                                                                     ;
; LPM_CVALUE         ; 8                ; Signed Integer                                                                                     ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                                            ;
; CBXI_PARAMETER     ; lpm_constant_ma8 ; Untyped                                                                                            ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_1|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                               ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 8                ; Signed Integer                                                                                     ;
; LPM_CVALUE         ; 8                ; Signed Integer                                                                                     ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                                            ;
; CBXI_PARAMETER     ; lpm_constant_ma8 ; Untyped                                                                                            ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_2|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                               ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 8                ; Signed Integer                                                                                     ;
; LPM_CVALUE         ; 8                ; Signed Integer                                                                                     ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                                            ;
; CBXI_PARAMETER     ; lpm_constant_ma8 ; Untyped                                                                                            ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_3|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                               ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 8                ; Signed Integer                                                                                     ;
; LPM_CVALUE         ; 8                ; Signed Integer                                                                                     ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                                            ;
; CBXI_PARAMETER     ; lpm_constant_ma8 ; Untyped                                                                                            ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_4|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                               ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 8                ; Signed Integer                                                                                     ;
; LPM_CVALUE         ; 8                ; Signed Integer                                                                                     ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                                            ;
; CBXI_PARAMETER     ; lpm_constant_ma8 ; Untyped                                                                                            ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_5|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                               ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 8                ; Signed Integer                                                                                     ;
; LPM_CVALUE         ; 8                ; Signed Integer                                                                                     ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                                            ;
; CBXI_PARAMETER     ; lpm_constant_ma8 ; Untyped                                                                                            ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_6|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                               ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 8                ; Signed Integer                                                                                     ;
; LPM_CVALUE         ; 8                ; Signed Integer                                                                                     ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                                            ;
; CBXI_PARAMETER     ; lpm_constant_ma8 ; Untyped                                                                                            ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_7|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                               ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 8                ; Signed Integer                                                                                     ;
; LPM_CVALUE         ; 8                ; Signed Integer                                                                                     ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                                            ;
; CBXI_PARAMETER     ; lpm_constant_ma8 ; Untyped                                                                                            ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_data_bits                                   ; 80                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_trigger_bits                                ; 80                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_sample_depth                                ; 2048                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_trigger_level                               ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_in_enabled                          ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; sld_inversion_mask_length                       ; 505                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_storage_qualifier_bits                      ; 80                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                          ;
+-------------------------------+---------------------------------------+
; Name                          ; Value                                 ;
+-------------------------------+---------------------------------------+
; Number of entity instances    ; 1                                     ;
; Entity Instance               ; PLL:PLL_input|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 24691                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
+-------------------------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                              ;
+----------------------------+------------------------------------------------------------------------------+
; Name                       ; Value                                                                        ;
+----------------------------+------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                            ;
; Entity Instance            ; data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                   ;
;     -- LPM_WIDTH           ; 8                                                                            ;
;     -- LPM_NUMWORDS        ; 32768                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                          ;
;     -- USE_EAB             ; ON                                                                           ;
+----------------------------+------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch"                                                         ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; reg_8bit_2[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_8bit_3[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_8bit_4       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_8bit_7       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_generation:data_generation_top|FIFO:Buffer_data"                                  ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rdfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rdusedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrusedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_generation:data_generation_top|PATHERN_GENERATOR:PATHERN_GENERATOR_q|count_n_modul:counter_flex_gradient" ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                 ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; reset       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; en          ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; modul[9..8] ; Input  ; Info     ; Stuck at GND                                                                                            ;
; modul[10]   ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; modul[7]    ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; modul[6]    ; Input  ; Info     ; Stuck at GND                                                                                            ;
; modul[5]    ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; qout[1..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
; qout[10]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
; cout        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_generation:data_generation_top|PATHERN_GENERATOR:PATHERN_GENERATOR_q|noise_gen:noise_gen_0" ;
+----------------+--------+----------+----------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                ;
+----------------+--------+----------+----------------------------------------------------------------------------------------+
; data_in[11]    ; Input  ; Info     ; Stuck at GND                                                                           ;
; crc_en         ; Input  ; Info     ; Stuck at VCC                                                                           ;
; crc_out[11..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
+----------------+--------+----------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_generation:data_generation_top|PATHERN_GENERATOR:PATHERN_GENERATOR_q" ;
+------------+-------+----------+-----------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                               ;
+------------+-------+----------+-----------------------------------------------------------------------+
; main_reset ; Input ; Info     ; Stuck at GND                                                          ;
; ena_clk    ; Input ; Info     ; Stuck at VCC                                                          ;
+------------+-------+----------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Synth_gen:Synth_gen_top|count_n_modul:counter_for_line" ;
+--------------+-------+----------+--------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                          ;
+--------------+-------+----------+--------------------------------------------------+
; modul[6..4]  ; Input ; Info     ; Stuck at VCC                                     ;
; modul[10..7] ; Input ; Info     ; Stuck at GND                                     ;
; modul[3..0]  ; Input ; Info     ; Stuck at GND                                     ;
+--------------+-------+----------+--------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix" ;
+-------------+-------+----------+--------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                          ;
+-------------+-------+----------+--------------------------------------------------+
; modul[5..4] ; Input ; Info     ; Stuck at VCC                                     ;
; modul[9..8] ; Input ; Info     ; Stuck at GND                                     ;
; modul[3..0] ; Input ; Info     ; Stuck at GND                                     ;
; modul[10]   ; Input ; Info     ; Stuck at VCC                                     ;
; modul[7]    ; Input ; Info     ; Stuck at VCC                                     ;
; modul[6]    ; Input ; Info     ; Stuck at GND                                     ;
+-------------+-------+----------+--------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "Synth_gen:Synth_gen_top" ;
+----------------+-------+----------+-----------------+
; Port           ; Type  ; Severity ; Details         ;
+----------------+-------+----------+-----------------+
; reset          ; Input ; Info     ; Stuck at GND    ;
; enable_for_pix ; Input ; Info     ; Stuck at VCC    ;
+----------------+-------+----------+-----------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "two_ch_to_one_top:two_ch_to_one_comp|mux_2_ch:mux_2_ch_comp|count_n_modul:counter_for_2_ch" ;
+-------------+--------+----------+--------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                              ;
+-------------+--------+----------+--------------------------------------------------------------------------------------+
; modul[2..0] ; Input  ; Info     ; Stuck at GND                                                                         ;
; modul[3]    ; Input  ; Info     ; Stuck at VCC                                                                         ;
; qout        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
; cout        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
+-------------+--------+----------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "two_ch_to_one_top:two_ch_to_one_comp|Aligner:Aligner_comp|count_n_modul:counter_for_Align_word" ;
+-------------+--------+----------+------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                  ;
+-------------+--------+----------+------------------------------------------------------------------------------------------+
; reset       ; Input  ; Info     ; Stuck at GND                                                                             ;
; modul[2..0] ; Input  ; Info     ; Stuck at GND                                                                             ;
; modul[3]    ; Input  ; Info     ; Stuck at VCC                                                                             ;
; qout        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.      ;
; cout        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.      ;
+-------------+--------+----------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "two_ch_to_one_top:two_ch_to_one_comp|Aligner:Aligner_comp|count_n_modul:counter_for_8_bit_data" ;
+-------------+--------+----------+------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                  ;
+-------------+--------+----------+------------------------------------------------------------------------------------------+
; reset       ; Input  ; Info     ; Stuck at GND                                                                             ;
; en          ; Input  ; Info     ; Stuck at VCC                                                                             ;
; modul[2..0] ; Input  ; Info     ; Stuck at GND                                                                             ;
; modul[3]    ; Input  ; Info     ; Stuck at VCC                                                                             ;
; qout[3]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.      ;
; qout[0]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.      ;
; cout        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.      ;
+-------------+--------+----------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "two_ch_to_one_top:two_ch_to_one_comp|Aligner:Aligner_comp|TRS_gen:TRS_gen_q"                ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; trs_sync_3ff ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; trs_sync_0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; trs_f0_v0_h0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; trs_f0_v0_h1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; trs_f0_v1_h0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; trs_f0_v1_h1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; trs_f1_v0_h0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; trs_f1_v0_h1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; trs_f1_v1_h0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; trs_f1_v1_h1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "two_ch_to_one_top:two_ch_to_one_comp|Aligner:Aligner_comp"                                     ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_each_line ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; align_word      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clk_pix         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clk_for_mux     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "two_ch_to_one_top:two_ch_to_one_comp|input_serial_channel:Deserial_2"                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; align_flag ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "two_ch_to_one_top:two_ch_to_one_comp|input_serial_channel:Deserial_1|count_n_modul:counter_for_load" ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                       ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------+
; reset       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; en          ; Input  ; Info     ; Stuck at VCC                                                                                  ;
; modul[2..0] ; Input  ; Info     ; Stuck at GND                                                                                  ;
; modul[3]    ; Input  ; Info     ; Stuck at VCC                                                                                  ;
; qout[3]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; cout        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "two_ch_to_one_top:two_ch_to_one_comp|input_serial_channel:Deserial_1|count_n_modul:counter_bit" ;
+---------------+--------+----------+----------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                ;
+---------------+--------+----------+----------------------------------------------------------------------------------------+
; reset         ; Input  ; Info     ; Stuck at GND                                                                           ;
; en            ; Input  ; Info     ; Stuck at VCC                                                                           ;
; modul[8..7]   ; Input  ; Info     ; Stuck at VCC                                                                           ;
; modul[12..11] ; Input  ; Info     ; Stuck at GND                                                                           ;
; modul[6..0]   ; Input  ; Info     ; Stuck at GND                                                                           ;
; modul[14]     ; Input  ; Info     ; Stuck at GND                                                                           ;
; modul[13]     ; Input  ; Info     ; Stuck at VCC                                                                           ;
; modul[10]     ; Input  ; Info     ; Stuck at VCC                                                                           ;
; modul[9]      ; Input  ; Info     ; Stuck at GND                                                                           ;
; qout          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
; cout          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
+---------------+--------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "two_ch_to_one_top:two_ch_to_one_comp" ;
+--------+-------+----------+--------------------------------------+
; Port   ; Type  ; Severity ; Details                              ;
+--------+-------+----------+--------------------------------------+
; reset  ; Input ; Info     ; Stuck at GND                         ;
; enable ; Input ; Info     ; Stuck at VCC                         ;
+--------+-------+----------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL:PLL_input"                                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 80                  ; 80               ; 2048         ; 1        ; continuous             ; sequential           ; 2                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                      ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                                ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; 0              ; Sw          ; 8     ; 1     ; Read/Write ; JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag ;
; 1              ; Sw          ; 8     ; 1     ; Read/Write ; JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_1|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag ;
; 2              ; Sw          ; 8     ; 1     ; Read/Write ; JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_2|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag ;
; 3              ; Sw          ; 8     ; 1     ; Read/Write ; JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_3|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag ;
; 4              ; Sw          ; 8     ; 1     ; Read/Write ; JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_4|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag ;
; 5              ; Sw          ; 8     ; 1     ; Read/Write ; JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_5|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag ;
; 6              ; Sw          ; 8     ; 1     ; Read/Write ; JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_6|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag ;
; 7              ; Sw          ; 8     ; 1     ; Read/Write ; JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_7|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 269                         ;
; cycloneiii_ff         ; 622                         ;
;     CLR               ; 24                          ;
;     ENA               ; 332                         ;
;     SCLR              ; 11                          ;
;     SLD               ; 4                           ;
;     plain             ; 251                         ;
; cycloneiii_lcell_comb ; 832                         ;
;     arith             ; 95                          ;
;         2 data inputs ; 73                          ;
;         3 data inputs ; 22                          ;
;     normal            ; 737                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 25                          ;
;         2 data inputs ; 84                          ;
;         3 data inputs ; 104                         ;
;         4 data inputs ; 522                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 10.10                       ;
; Average LUT depth     ; 3.16                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------+--------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; Name                                                                    ; Type         ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                       ; Details                                                                                  ;
+-------------------------------------------------------------------------+--------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; PCLK                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; Synth_gen:Synth_gen_top|clk_for_PCLK_in                                 ; N/A                                                                                      ;
; PCLK                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; Synth_gen:Synth_gen_top|clk_for_PCLK_in                                 ; N/A                                                                                      ;
; Synth_gen:Synth_gen_top|count_n_modul:counter_for_line|qint[0]          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Synth_gen:Synth_gen_top|count_n_modul:counter_for_line|qint[0]          ; N/A                                                                                      ;
; Synth_gen:Synth_gen_top|count_n_modul:counter_for_line|qint[0]          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Synth_gen:Synth_gen_top|count_n_modul:counter_for_line|qint[0]          ; N/A                                                                                      ;
; Synth_gen:Synth_gen_top|count_n_modul:counter_for_line|qint[10]         ; post-fitting ; connected ; Top                            ; post-synthesis    ; Synth_gen:Synth_gen_top|count_n_modul:counter_for_line|qint[10]         ; N/A                                                                                      ;
; Synth_gen:Synth_gen_top|count_n_modul:counter_for_line|qint[10]         ; post-fitting ; connected ; Top                            ; post-synthesis    ; Synth_gen:Synth_gen_top|count_n_modul:counter_for_line|qint[10]         ; N/A                                                                                      ;
; Synth_gen:Synth_gen_top|count_n_modul:counter_for_line|qint[1]          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Synth_gen:Synth_gen_top|count_n_modul:counter_for_line|qint[1]          ; N/A                                                                                      ;
; Synth_gen:Synth_gen_top|count_n_modul:counter_for_line|qint[1]          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Synth_gen:Synth_gen_top|count_n_modul:counter_for_line|qint[1]          ; N/A                                                                                      ;
; Synth_gen:Synth_gen_top|count_n_modul:counter_for_line|qint[2]          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Synth_gen:Synth_gen_top|count_n_modul:counter_for_line|qint[2]          ; N/A                                                                                      ;
; Synth_gen:Synth_gen_top|count_n_modul:counter_for_line|qint[2]          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Synth_gen:Synth_gen_top|count_n_modul:counter_for_line|qint[2]          ; N/A                                                                                      ;
; Synth_gen:Synth_gen_top|count_n_modul:counter_for_line|qint[3]          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Synth_gen:Synth_gen_top|count_n_modul:counter_for_line|qint[3]          ; N/A                                                                                      ;
; Synth_gen:Synth_gen_top|count_n_modul:counter_for_line|qint[3]          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Synth_gen:Synth_gen_top|count_n_modul:counter_for_line|qint[3]          ; N/A                                                                                      ;
; Synth_gen:Synth_gen_top|count_n_modul:counter_for_line|qint[4]          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Synth_gen:Synth_gen_top|count_n_modul:counter_for_line|qint[4]          ; N/A                                                                                      ;
; Synth_gen:Synth_gen_top|count_n_modul:counter_for_line|qint[4]          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Synth_gen:Synth_gen_top|count_n_modul:counter_for_line|qint[4]          ; N/A                                                                                      ;
; Synth_gen:Synth_gen_top|count_n_modul:counter_for_line|qint[5]          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Synth_gen:Synth_gen_top|count_n_modul:counter_for_line|qint[5]          ; N/A                                                                                      ;
; Synth_gen:Synth_gen_top|count_n_modul:counter_for_line|qint[5]          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Synth_gen:Synth_gen_top|count_n_modul:counter_for_line|qint[5]          ; N/A                                                                                      ;
; Synth_gen:Synth_gen_top|count_n_modul:counter_for_line|qint[6]          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Synth_gen:Synth_gen_top|count_n_modul:counter_for_line|qint[6]          ; N/A                                                                                      ;
; Synth_gen:Synth_gen_top|count_n_modul:counter_for_line|qint[6]          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Synth_gen:Synth_gen_top|count_n_modul:counter_for_line|qint[6]          ; N/A                                                                                      ;
; Synth_gen:Synth_gen_top|count_n_modul:counter_for_line|qint[7]          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Synth_gen:Synth_gen_top|count_n_modul:counter_for_line|qint[7]          ; N/A                                                                                      ;
; Synth_gen:Synth_gen_top|count_n_modul:counter_for_line|qint[7]          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Synth_gen:Synth_gen_top|count_n_modul:counter_for_line|qint[7]          ; N/A                                                                                      ;
; Synth_gen:Synth_gen_top|count_n_modul:counter_for_line|qint[8]          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Synth_gen:Synth_gen_top|count_n_modul:counter_for_line|qint[8]          ; N/A                                                                                      ;
; Synth_gen:Synth_gen_top|count_n_modul:counter_for_line|qint[8]          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Synth_gen:Synth_gen_top|count_n_modul:counter_for_line|qint[8]          ; N/A                                                                                      ;
; Synth_gen:Synth_gen_top|count_n_modul:counter_for_line|qint[9]          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Synth_gen:Synth_gen_top|count_n_modul:counter_for_line|qint[9]          ; N/A                                                                                      ;
; Synth_gen:Synth_gen_top|count_n_modul:counter_for_line|qint[9]          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Synth_gen:Synth_gen_top|count_n_modul:counter_for_line|qint[9]          ; N/A                                                                                      ;
; Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix|qint[0]           ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix|qint[0]           ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix|qint[10]          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix|qint[10]          ; N/A                                                                                      ;
; Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix|qint[10]          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix|qint[10]          ; N/A                                                                                      ;
; Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix|qint[1]           ; post-fitting ; connected ; Top                            ; post-synthesis    ; Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix|qint[1]           ; N/A                                                                                      ;
; Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix|qint[1]           ; post-fitting ; connected ; Top                            ; post-synthesis    ; Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix|qint[1]           ; N/A                                                                                      ;
; Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix|qint[2]           ; post-fitting ; connected ; Top                            ; post-synthesis    ; Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix|qint[2]           ; N/A                                                                                      ;
; Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix|qint[2]           ; post-fitting ; connected ; Top                            ; post-synthesis    ; Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix|qint[2]           ; N/A                                                                                      ;
; Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix|qint[3]           ; post-fitting ; connected ; Top                            ; post-synthesis    ; Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix|qint[3]           ; N/A                                                                                      ;
; Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix|qint[3]           ; post-fitting ; connected ; Top                            ; post-synthesis    ; Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix|qint[3]           ; N/A                                                                                      ;
; Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix|qint[4]           ; post-fitting ; connected ; Top                            ; post-synthesis    ; Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix|qint[4]           ; N/A                                                                                      ;
; Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix|qint[4]           ; post-fitting ; connected ; Top                            ; post-synthesis    ; Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix|qint[4]           ; N/A                                                                                      ;
; Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix|qint[5]           ; post-fitting ; connected ; Top                            ; post-synthesis    ; Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix|qint[5]           ; N/A                                                                                      ;
; Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix|qint[5]           ; post-fitting ; connected ; Top                            ; post-synthesis    ; Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix|qint[5]           ; N/A                                                                                      ;
; Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix|qint[6]           ; post-fitting ; connected ; Top                            ; post-synthesis    ; Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix|qint[6]           ; N/A                                                                                      ;
; Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix|qint[6]           ; post-fitting ; connected ; Top                            ; post-synthesis    ; Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix|qint[6]           ; N/A                                                                                      ;
; Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix|qint[7]           ; post-fitting ; connected ; Top                            ; post-synthesis    ; Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix|qint[7]           ; N/A                                                                                      ;
; Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix|qint[7]           ; post-fitting ; connected ; Top                            ; post-synthesis    ; Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix|qint[7]           ; N/A                                                                                      ;
; Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix|qint[8]           ; post-fitting ; connected ; Top                            ; post-synthesis    ; Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix|qint[8]           ; N/A                                                                                      ;
; Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix|qint[8]           ; post-fitting ; connected ; Top                            ; post-synthesis    ; Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix|qint[8]           ; N/A                                                                                      ;
; Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix|qint[9]           ; post-fitting ; connected ; Top                            ; post-synthesis    ; Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix|qint[9]           ; N/A                                                                                      ;
; Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix|qint[9]           ; post-fitting ; connected ; Top                            ; post-synthesis    ; Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix|qint[9]           ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                    ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                     ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                    ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                     ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                    ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                     ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                    ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                     ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                    ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                     ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                    ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                     ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                    ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                     ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                    ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                     ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                    ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                     ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                    ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                     ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                    ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                     ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                    ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                     ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                    ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                     ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                    ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                     ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                    ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                     ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                    ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                     ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                    ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                     ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                    ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                     ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                    ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                     ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                    ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                     ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                    ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                     ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                    ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                     ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                    ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                     ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                    ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                     ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                    ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                     ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                    ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                     ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                    ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                     ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                    ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                     ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                    ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                     ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                    ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                     ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                    ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                     ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                    ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                     ; N/A                                                                                      ;
; data_generation:data_generation_top|data_generator_blanc[0]             ; post-fitting ; connected ; Top                            ; post-synthesis    ; data_generation:data_generation_top|data_generator_blanc[0]             ; N/A                                                                                      ;
; data_generation:data_generation_top|data_generator_blanc[0]             ; post-fitting ; connected ; Top                            ; post-synthesis    ; data_generation:data_generation_top|data_generator_blanc[0]             ; N/A                                                                                      ;
; data_generation:data_generation_top|data_generator_blanc[1]             ; post-fitting ; connected ; Top                            ; post-synthesis    ; data_generation:data_generation_top|data_generator_blanc[1]             ; N/A                                                                                      ;
; data_generation:data_generation_top|data_generator_blanc[1]             ; post-fitting ; connected ; Top                            ; post-synthesis    ; data_generation:data_generation_top|data_generator_blanc[1]             ; N/A                                                                                      ;
; data_generation:data_generation_top|data_generator_blanc[2]             ; post-fitting ; connected ; Top                            ; post-synthesis    ; data_generation:data_generation_top|data_generator_blanc[2]             ; N/A                                                                                      ;
; data_generation:data_generation_top|data_generator_blanc[2]             ; post-fitting ; connected ; Top                            ; post-synthesis    ; data_generation:data_generation_top|data_generator_blanc[2]             ; N/A                                                                                      ;
; data_generation:data_generation_top|data_generator_blanc[3]             ; post-fitting ; connected ; Top                            ; post-synthesis    ; data_generation:data_generation_top|data_generator_blanc[3]             ; N/A                                                                                      ;
; data_generation:data_generation_top|data_generator_blanc[3]             ; post-fitting ; connected ; Top                            ; post-synthesis    ; data_generation:data_generation_top|data_generator_blanc[3]             ; N/A                                                                                      ;
; data_generation:data_generation_top|data_generator_blanc[4]             ; post-fitting ; connected ; Top                            ; post-synthesis    ; data_generation:data_generation_top|data_generator_blanc[4]             ; N/A                                                                                      ;
; data_generation:data_generation_top|data_generator_blanc[4]             ; post-fitting ; connected ; Top                            ; post-synthesis    ; data_generation:data_generation_top|data_generator_blanc[4]             ; N/A                                                                                      ;
; data_generation:data_generation_top|data_generator_blanc[5]             ; post-fitting ; connected ; Top                            ; post-synthesis    ; data_generation:data_generation_top|data_generator_blanc[5]             ; N/A                                                                                      ;
; data_generation:data_generation_top|data_generator_blanc[5]             ; post-fitting ; connected ; Top                            ; post-synthesis    ; data_generation:data_generation_top|data_generator_blanc[5]             ; N/A                                                                                      ;
; data_generation:data_generation_top|data_generator_blanc[6]             ; post-fitting ; connected ; Top                            ; post-synthesis    ; data_generation:data_generation_top|data_generator_blanc[6]             ; N/A                                                                                      ;
; data_generation:data_generation_top|data_generator_blanc[6]             ; post-fitting ; connected ; Top                            ; post-synthesis    ; data_generation:data_generation_top|data_generator_blanc[6]             ; N/A                                                                                      ;
; data_generation:data_generation_top|data_generator_blanc[7]             ; post-fitting ; connected ; Top                            ; post-synthesis    ; data_generation:data_generation_top|data_generator_blanc[7]             ; N/A                                                                                      ;
; data_generation:data_generation_top|data_generator_blanc[7]             ; post-fitting ; connected ; Top                            ; post-synthesis    ; data_generation:data_generation_top|data_generator_blanc[7]             ; N/A                                                                                      ;
; data_generation:data_generation_top|data_in_sync_header[0]              ; post-fitting ; connected ; Top                            ; post-synthesis    ; data_generation:data_generation_top|data_in_sync_header[0]              ; N/A                                                                                      ;
; data_generation:data_generation_top|data_in_sync_header[0]              ; post-fitting ; connected ; Top                            ; post-synthesis    ; data_generation:data_generation_top|data_in_sync_header[0]              ; N/A                                                                                      ;
; data_generation:data_generation_top|data_in_sync_header[1]              ; post-fitting ; connected ; Top                            ; post-synthesis    ; data_generation:data_generation_top|data_in_sync_header[1]              ; N/A                                                                                      ;
; data_generation:data_generation_top|data_in_sync_header[1]              ; post-fitting ; connected ; Top                            ; post-synthesis    ; data_generation:data_generation_top|data_in_sync_header[1]              ; N/A                                                                                      ;
; data_generation:data_generation_top|data_in_sync_header[2]              ; post-fitting ; connected ; Top                            ; post-synthesis    ; data_generation:data_generation_top|data_in_sync_header[2]              ; N/A                                                                                      ;
; data_generation:data_generation_top|data_in_sync_header[2]              ; post-fitting ; connected ; Top                            ; post-synthesis    ; data_generation:data_generation_top|data_in_sync_header[2]              ; N/A                                                                                      ;
; data_generation:data_generation_top|data_in_sync_header[3]              ; post-fitting ; connected ; Top                            ; post-synthesis    ; data_generation:data_generation_top|data_in_sync_header[3]              ; N/A                                                                                      ;
; data_generation:data_generation_top|data_in_sync_header[3]              ; post-fitting ; connected ; Top                            ; post-synthesis    ; data_generation:data_generation_top|data_in_sync_header[3]              ; N/A                                                                                      ;
; data_generation:data_generation_top|data_in_sync_header[4]              ; post-fitting ; connected ; Top                            ; post-synthesis    ; data_generation:data_generation_top|data_in_sync_header[4]              ; N/A                                                                                      ;
; data_generation:data_generation_top|data_in_sync_header[4]              ; post-fitting ; connected ; Top                            ; post-synthesis    ; data_generation:data_generation_top|data_in_sync_header[4]              ; N/A                                                                                      ;
; data_generation:data_generation_top|data_in_sync_header[5]              ; post-fitting ; connected ; Top                            ; post-synthesis    ; data_generation:data_generation_top|data_in_sync_header[5]              ; N/A                                                                                      ;
; data_generation:data_generation_top|data_in_sync_header[5]              ; post-fitting ; connected ; Top                            ; post-synthesis    ; data_generation:data_generation_top|data_in_sync_header[5]              ; N/A                                                                                      ;
; data_generation:data_generation_top|data_in_sync_header[6]              ; post-fitting ; connected ; Top                            ; post-synthesis    ; data_generation:data_generation_top|data_in_sync_header[6]              ; N/A                                                                                      ;
; data_generation:data_generation_top|data_in_sync_header[6]              ; post-fitting ; connected ; Top                            ; post-synthesis    ; data_generation:data_generation_top|data_in_sync_header[6]              ; N/A                                                                                      ;
; data_generation:data_generation_top|data_in_sync_header[7]              ; post-fitting ; connected ; Top                            ; post-synthesis    ; data_generation:data_generation_top|data_in_sync_header[7]              ; N/A                                                                                      ;
; data_generation:data_generation_top|data_in_sync_header[7]              ; post-fitting ; connected ; Top                            ; post-synthesis    ; data_generation:data_generation_top|data_in_sync_header[7]              ; N/A                                                                                      ;
; out1                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; Mux1~4                                                                  ; N/A                                                                                      ;
; out2                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; Mux0~8                                                                  ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[0]             ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[0]             ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[0]             ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[0]             ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[10]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[10]            ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[10]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[10]            ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[11]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[11]            ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[11]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[11]            ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[12]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[12]            ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[12]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[12]            ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[13]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[13]            ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[13]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[13]            ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[14]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[14]            ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[14]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[14]            ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[15]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[15]            ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[15]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[15]            ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[16]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[16]            ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[16]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[16]            ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[17]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[17]            ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[17]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[17]            ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[18]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[18]            ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[18]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[18]            ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[19]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[19]            ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[19]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[19]            ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[1]             ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[1]             ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[1]             ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[1]             ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[20]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[20]            ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[20]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[20]            ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[21]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[21]            ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[21]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[21]            ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[22]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[22]            ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[22]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[22]            ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[23]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[23]            ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[23]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[23]            ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[24]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[24]            ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[24]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[24]            ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[25]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[25]            ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[25]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[25]            ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[26]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[26]            ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[26]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[26]            ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[27]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[27]            ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[27]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[27]            ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[28]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[28]            ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[28]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[28]            ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[29]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[29]            ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[29]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[29]            ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[2]             ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[2]             ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[2]             ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[2]             ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[30]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[30]            ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[30]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[30]            ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[31]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[31]            ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[31]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[31]            ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[3]             ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[3]             ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[3]             ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[3]             ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[4]             ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[4]             ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[4]             ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[4]             ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[5]             ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[5]             ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[5]             ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[5]             ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[6]             ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[6]             ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[6]             ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[6]             ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[7]             ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[7]             ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[7]             ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[7]             ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[8]             ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[8]             ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[8]             ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[8]             ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[9]             ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[9]             ; N/A                                                                                      ;
; output_data_interface:output_data_interface_arch|databus[9]             ; post-fitting ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[9]             ; N/A                                                                                      ;
; slwr                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; data_generation:data_generation_top|enable_for_read_buffer~_wirecell    ; N/A                                                                                      ;
; slwr                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; data_generation:data_generation_top|enable_for_read_buffer~_wirecell    ; N/A                                                                                      ;
; two_ch_to_one_top:two_ch_to_one_comp|mux_2_ch:mux_2_ch_comp|data_out[0] ; post-fitting ; connected ; Top                            ; post-synthesis    ; two_ch_to_one_top:two_ch_to_one_comp|mux_2_ch:mux_2_ch_comp|data_out[0] ; N/A                                                                                      ;
; two_ch_to_one_top:two_ch_to_one_comp|mux_2_ch:mux_2_ch_comp|data_out[0] ; post-fitting ; connected ; Top                            ; post-synthesis    ; two_ch_to_one_top:two_ch_to_one_comp|mux_2_ch:mux_2_ch_comp|data_out[0] ; N/A                                                                                      ;
; two_ch_to_one_top:two_ch_to_one_comp|mux_2_ch:mux_2_ch_comp|data_out[1] ; post-fitting ; connected ; Top                            ; post-synthesis    ; two_ch_to_one_top:two_ch_to_one_comp|mux_2_ch:mux_2_ch_comp|data_out[1] ; N/A                                                                                      ;
; two_ch_to_one_top:two_ch_to_one_comp|mux_2_ch:mux_2_ch_comp|data_out[1] ; post-fitting ; connected ; Top                            ; post-synthesis    ; two_ch_to_one_top:two_ch_to_one_comp|mux_2_ch:mux_2_ch_comp|data_out[1] ; N/A                                                                                      ;
; two_ch_to_one_top:two_ch_to_one_comp|mux_2_ch:mux_2_ch_comp|data_out[2] ; post-fitting ; connected ; Top                            ; post-synthesis    ; two_ch_to_one_top:two_ch_to_one_comp|mux_2_ch:mux_2_ch_comp|data_out[2] ; N/A                                                                                      ;
; two_ch_to_one_top:two_ch_to_one_comp|mux_2_ch:mux_2_ch_comp|data_out[2] ; post-fitting ; connected ; Top                            ; post-synthesis    ; two_ch_to_one_top:two_ch_to_one_comp|mux_2_ch:mux_2_ch_comp|data_out[2] ; N/A                                                                                      ;
; two_ch_to_one_top:two_ch_to_one_comp|mux_2_ch:mux_2_ch_comp|data_out[3] ; post-fitting ; connected ; Top                            ; post-synthesis    ; two_ch_to_one_top:two_ch_to_one_comp|mux_2_ch:mux_2_ch_comp|data_out[3] ; N/A                                                                                      ;
; two_ch_to_one_top:two_ch_to_one_comp|mux_2_ch:mux_2_ch_comp|data_out[3] ; post-fitting ; connected ; Top                            ; post-synthesis    ; two_ch_to_one_top:two_ch_to_one_comp|mux_2_ch:mux_2_ch_comp|data_out[3] ; N/A                                                                                      ;
; two_ch_to_one_top:two_ch_to_one_comp|mux_2_ch:mux_2_ch_comp|data_out[4] ; post-fitting ; connected ; Top                            ; post-synthesis    ; two_ch_to_one_top:two_ch_to_one_comp|mux_2_ch:mux_2_ch_comp|data_out[4] ; N/A                                                                                      ;
; two_ch_to_one_top:two_ch_to_one_comp|mux_2_ch:mux_2_ch_comp|data_out[4] ; post-fitting ; connected ; Top                            ; post-synthesis    ; two_ch_to_one_top:two_ch_to_one_comp|mux_2_ch:mux_2_ch_comp|data_out[4] ; N/A                                                                                      ;
; two_ch_to_one_top:two_ch_to_one_comp|mux_2_ch:mux_2_ch_comp|data_out[5] ; post-fitting ; connected ; Top                            ; post-synthesis    ; two_ch_to_one_top:two_ch_to_one_comp|mux_2_ch:mux_2_ch_comp|data_out[5] ; N/A                                                                                      ;
; two_ch_to_one_top:two_ch_to_one_comp|mux_2_ch:mux_2_ch_comp|data_out[5] ; post-fitting ; connected ; Top                            ; post-synthesis    ; two_ch_to_one_top:two_ch_to_one_comp|mux_2_ch:mux_2_ch_comp|data_out[5] ; N/A                                                                                      ;
; two_ch_to_one_top:two_ch_to_one_comp|mux_2_ch:mux_2_ch_comp|data_out[6] ; post-fitting ; connected ; Top                            ; post-synthesis    ; two_ch_to_one_top:two_ch_to_one_comp|mux_2_ch:mux_2_ch_comp|data_out[6] ; N/A                                                                                      ;
; two_ch_to_one_top:two_ch_to_one_comp|mux_2_ch:mux_2_ch_comp|data_out[6] ; post-fitting ; connected ; Top                            ; post-synthesis    ; two_ch_to_one_top:two_ch_to_one_comp|mux_2_ch:mux_2_ch_comp|data_out[6] ; N/A                                                                                      ;
; two_ch_to_one_top:two_ch_to_one_comp|mux_2_ch:mux_2_ch_comp|data_out[7] ; post-fitting ; connected ; Top                            ; post-synthesis    ; two_ch_to_one_top:two_ch_to_one_comp|mux_2_ch:mux_2_ch_comp|data_out[7] ; N/A                                                                                      ;
; two_ch_to_one_top:two_ch_to_one_comp|mux_2_ch:mux_2_ch_comp|data_out[7] ; post-fitting ; connected ; Top                            ; post-synthesis    ; two_ch_to_one_top:two_ch_to_one_comp|mux_2_ch:mux_2_ch_comp|data_out[7] ; N/A                                                                                      ;
+-------------------------------------------------------------------------+--------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Fri Nov 20 12:58:29 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off to_usb -c to_usb
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file bion_to_usb/bion_top.vhd
    Info (12022): Found design unit 1: BION_TOP-BION_TOP_arch File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/BION_TOP.vhd Line: 36
    Info (12023): Found entity 1: BION_TOP File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/BION_TOP.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file bion_to_usb/2_ch_to_1/two_channel_input_serial.vhd
    Info (12022): Found design unit 1: Two_channel_input_serial-Two_channel_input_serial_arch File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/2_ch_to_1/Two_channel_input_serial.vhd Line: 26
    Info (12023): Found entity 1: Two_channel_input_serial File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/2_ch_to_1/Two_channel_input_serial.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file bion_to_usb/2_ch_to_1/two_ch_to_one_top.vhd
    Info (12022): Found design unit 1: two_ch_to_one_top-two_ch_to_one_top_arch File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/2_ch_to_1/two_ch_to_one_top.vhd Line: 25
    Info (12023): Found entity 1: two_ch_to_one_top File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/2_ch_to_1/two_ch_to_one_top.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file bion_to_usb/2_ch_to_1/mux_2_ch.vhd
    Info (12022): Found design unit 1: mux_2_ch-mux_2_ch_arch File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/2_ch_to_1/mux_2_ch.vhd Line: 22
    Info (12023): Found entity 1: mux_2_ch File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/2_ch_to_1/mux_2_ch.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file bion_to_usb/2_ch_to_1/input_serial_channel.vhd
    Info (12022): Found design unit 1: input_serial_channel-input_serial_channel_arch File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/2_ch_to_1/input_serial_channel.vhd Line: 26
    Info (12023): Found entity 1: input_serial_channel File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/2_ch_to_1/input_serial_channel.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file bion_to_usb/2_ch_to_1/count_fast.vhd
    Info (12022): Found design unit 1: count_fast-beh File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/2_ch_to_1/count_fast.vhd Line: 21
    Info (12023): Found entity 1: count_fast File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/2_ch_to_1/count_fast.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file bion_to_usb/2_ch_to_1/aligner.vhd
    Info (12022): Found design unit 1: Aligner-Aligner_arch File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/2_ch_to_1/Aligner.vhd Line: 26
    Info (12023): Found entity 1: Aligner File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/2_ch_to_1/Aligner.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file camera_simulation/two_channel_output_seial.vhd
    Info (12022): Found design unit 1: two_channel_output_serial-two_channel_output_serial_arch File: D:/Dima/Desktop/USB_3_0_KPA/Camera_simulation/Two_channel_output_seial.vhd Line: 23
    Info (12023): Found entity 1: two_channel_output_serial File: D:/Dima/Desktop/USB_3_0_KPA/Camera_simulation/Two_channel_output_seial.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file camera_simulation/trs_gen.vhd
    Info (12022): Found design unit 1: TRS_gen-beh File: D:/Dima/Desktop/USB_3_0_KPA/Camera_simulation/TRS_gen.vhd Line: 31
    Info (12023): Found entity 1: TRS_gen File: D:/Dima/Desktop/USB_3_0_KPA/Camera_simulation/TRS_gen.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file camera_simulation/synth_gen_cam.vhd
    Info (12022): Found design unit 1: Synth_gen_cam-Synth_gen_cam_arch File: D:/Dima/Desktop/USB_3_0_KPA/Camera_simulation/Synth_gen_cam.vhd Line: 28
    Info (12023): Found entity 1: Synth_gen_cam File: D:/Dima/Desktop/USB_3_0_KPA/Camera_simulation/Synth_gen_cam.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file camera_simulation/data_generation_cam.vhd
    Info (12022): Found design unit 1: data_generation_cam-data_generation_cam_arch File: D:/Dima/Desktop/USB_3_0_KPA/Camera_simulation/Data_generation_cam.vhd Line: 28
    Info (12023): Found entity 1: data_generation_cam File: D:/Dima/Desktop/USB_3_0_KPA/Camera_simulation/Data_generation_cam.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file camera_simulation/camera_sim_top.vhd
    Info (12022): Found design unit 1: Camera_sim-Camera_sim_arch File: D:/Dima/Desktop/USB_3_0_KPA/Camera_simulation/CAMERA_sim_top.vhd Line: 20
    Info (12023): Found entity 1: Camera_sim File: D:/Dima/Desktop/USB_3_0_KPA/Camera_simulation/CAMERA_sim_top.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file camera_simulation/parall_to_serial.vhd
    Info (12022): Found design unit 1: parall_to_serial-piso_arc File: D:/Dima/Desktop/USB_3_0_KPA/Camera_simulation/parall_to_serial.vhd Line: 23
    Info (12023): Found entity 1: parall_to_serial File: D:/Dima/Desktop/USB_3_0_KPA/Camera_simulation/parall_to_serial.vhd Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file my_component_pkg.vhd
    Info (12022): Found design unit 1: My_component_pkg File: D:/Dima/Desktop/USB_3_0_KPA/my_component_pkg.vhd Line: 6
Info (15248): File "D:/Dima/Desktop/USB_3_0_KPA/TRS_gen.vhd" is a duplicate of already analyzed file "D:/Dima/Desktop/USB_3_0_KPA/Camera_simulation/TRS_gen.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file trs_gen.vhd
Info (12021): Found 1 design units, including 0 entities, in source file video_constants.vhd
    Info (12022): Found design unit 1: VIDEO_CONSTANTS File: D:/Dima/Desktop/USB_3_0_KPA/VIDEO_CONSTANTS.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file count_n_modul.vhd
    Info (12022): Found design unit 1: count_n_modul-beh File: D:/Dima/Desktop/USB_3_0_KPA/count_n_modul.vhd Line: 17
    Info (12023): Found entity 1: count_n_modul File: D:/Dima/Desktop/USB_3_0_KPA/count_n_modul.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file bion_to_usb/synth_gen.vhd
    Info (12022): Found design unit 1: Synth_gen-Synth_gen_arch File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/Synth_gen.vhd Line: 28
    Info (12023): Found entity 1: Synth_gen File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/Synth_gen.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file bion_to_usb/output_data_interface.vhd
    Info (12022): Found design unit 1: output_data_interface-output_data_interface_arch File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/output_data_interface.vhd Line: 21
    Info (12023): Found entity 1: output_data_interface File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/output_data_interface.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file bion_to_usb/noise_gen.vhd
    Info (12022): Found design unit 1: noise_gen-beh File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/noise_gen.vhd Line: 25
    Info (12023): Found entity 1: noise_gen File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/noise_gen.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file bion_to_usb/jtag_debug_const.vhd
    Info (12022): Found design unit 1: JTAG_DEBUG_CONST-beh File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/JTAG_DEBUG_CONST.vhd Line: 25
    Info (12023): Found entity 1: JTAG_DEBUG_CONST File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/JTAG_DEBUG_CONST.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file bion_to_usb/data_generation.vhd
    Info (12022): Found design unit 1: data_generation-data_generation_arch File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/data_generation.vhd Line: 30
    Info (12023): Found entity 1: data_generation File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/data_generation.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file megafunctions/pll.vhd
    Info (12022): Found design unit 1: pll-SYN File: D:/Dima/Desktop/USB_3_0_KPA/Megafunctions/PLL.vhd Line: 54
    Info (12023): Found entity 1: PLL File: D:/Dima/Desktop/USB_3_0_KPA/Megafunctions/PLL.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file megafunctions/fifo.vhd
    Info (12022): Found design unit 1: fifo-SYN File: D:/Dima/Desktop/USB_3_0_KPA/Megafunctions/FIFO.vhd Line: 62
    Info (12023): Found entity 1: FIFO File: D:/Dima/Desktop/USB_3_0_KPA/Megafunctions/FIFO.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file megafunctions/const.vhd
    Info (12022): Found design unit 1: const-SYN File: D:/Dima/Desktop/USB_3_0_KPA/Megafunctions/const.vhd Line: 51
    Info (12023): Found entity 1: const File: D:/Dima/Desktop/USB_3_0_KPA/Megafunctions/const.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file pll_for_cam_sim.vhd
    Info (12022): Found design unit 1: pll_for_cam_sim-SYN File: D:/Dima/Desktop/USB_3_0_KPA/PLL_for_cam_sim.vhd Line: 54
    Info (12023): Found entity 1: PLL_for_cam_sim File: D:/Dima/Desktop/USB_3_0_KPA/PLL_for_cam_sim.vhd Line: 43
Info (12127): Elaborating entity "BION_TOP" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at BION_TOP.vhd(25): used implicit default value for signal "reset_FX" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/BION_TOP.vhd Line: 25
Warning (10036): Verilog HDL or VHDL warning at BION_TOP.vhd(62): object "debug_slwr" assigned a value but never read File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/BION_TOP.vhd Line: 62
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(295): signal "clk_pix_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/BION_TOP.vhd Line: 295
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(296): signal "Pix_per_line" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/BION_TOP.vhd Line: 296
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(297): signal "stroka_flag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/BION_TOP.vhd Line: 297
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(298): signal "Pix_per_line" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/BION_TOP.vhd Line: 298
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(299): signal "clk_bit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/BION_TOP.vhd Line: 299
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(300): signal "Pix_per_line" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/BION_TOP.vhd Line: 300
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(301): signal "Pix_per_line" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/BION_TOP.vhd Line: 301
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(302): signal "Pix_per_line" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/BION_TOP.vhd Line: 302
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(303): signal "Pix_per_line" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/BION_TOP.vhd Line: 303
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(304): signal "Pix_per_line" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/BION_TOP.vhd Line: 304
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(305): signal "Pix_per_line" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/BION_TOP.vhd Line: 305
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(306): signal "Line_per_frame" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/BION_TOP.vhd Line: 306
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(307): signal "Line_per_frame" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/BION_TOP.vhd Line: 307
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(308): signal "clk_pix_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/BION_TOP.vhd Line: 308
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(315): signal "stroka_flag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/BION_TOP.vhd Line: 315
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(316): signal "frame_flag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/BION_TOP.vhd Line: 316
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(317): signal "FLAGB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/BION_TOP.vhd Line: 317
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(318): signal "FLAGA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/BION_TOP.vhd Line: 318
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(321): signal "stroka_flag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/BION_TOP.vhd Line: 321
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:PLL_input" File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/BION_TOP.vhd Line: 169
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:PLL_input|altpll:altpll_component" File: D:/Dima/Desktop/USB_3_0_KPA/Megafunctions/PLL.vhd Line: 147
Info (12130): Elaborated megafunction instantiation "PLL:PLL_input|altpll:altpll_component" File: D:/Dima/Desktop/USB_3_0_KPA/Megafunctions/PLL.vhd Line: 147
Info (12133): Instantiated megafunction "PLL:PLL_input|altpll:altpll_component" with the following parameter: File: D:/Dima/Desktop/USB_3_0_KPA/Megafunctions/PLL.vhd Line: 147
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "4"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "24691"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll5.v
    Info (12023): Found entity 1: PLL_altpll5 File: D:/Dima/Desktop/USB_3_0_KPA/db/pll_altpll5.v Line: 30
Info (12128): Elaborating entity "PLL_altpll5" for hierarchy "PLL:PLL_input|altpll:altpll_component|PLL_altpll5:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "two_ch_to_one_top" for hierarchy "two_ch_to_one_top:two_ch_to_one_comp" File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/BION_TOP.vhd Line: 181
Warning (10036): Verilog HDL or VHDL warning at two_ch_to_one_top.vhd(32): object "reset_each_line_in" assigned a value but never read File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/2_ch_to_1/two_ch_to_one_top.vhd Line: 32
Info (12128): Elaborating entity "input_serial_channel" for hierarchy "two_ch_to_one_top:two_ch_to_one_comp|input_serial_channel:Deserial_1" File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/2_ch_to_1/two_ch_to_one_top.vhd Line: 80
Warning (10036): Verilog HDL or VHDL warning at input_serial_channel.vhd(36): object "bit_count" assigned a value but never read File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/2_ch_to_1/input_serial_channel.vhd Line: 36
Info (12128): Elaborating entity "count_n_modul" for hierarchy "two_ch_to_one_top:two_ch_to_one_comp|input_serial_channel:Deserial_1|count_n_modul:counter_bit" File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/2_ch_to_1/input_serial_channel.vhd Line: 68
Info (12128): Elaborating entity "count_n_modul" for hierarchy "two_ch_to_one_top:two_ch_to_one_comp|input_serial_channel:Deserial_1|count_n_modul:counter_for_load" File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/2_ch_to_1/input_serial_channel.vhd Line: 78
Info (12128): Elaborating entity "Aligner" for hierarchy "two_ch_to_one_top:two_ch_to_one_comp|Aligner:Aligner_comp" File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/2_ch_to_1/two_ch_to_one_top.vhd Line: 105
Warning (10541): VHDL Signal Declaration warning at Aligner.vhd(18): used implicit default value for signal "reset_each_line" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/2_ch_to_1/Aligner.vhd Line: 18
Warning (10541): VHDL Signal Declaration warning at Aligner.vhd(19): used implicit default value for signal "Align_word" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/2_ch_to_1/Aligner.vhd Line: 19
Warning (10540): VHDL Signal Declaration warning at Aligner.vhd(29): used explicit default value for signal "clk_pix_in" because signal was never assigned a value File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/2_ch_to_1/Aligner.vhd Line: 29
Warning (10541): VHDL Signal Declaration warning at Aligner.vhd(32): used implicit default value for signal "increment_Align_word" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/2_ch_to_1/Aligner.vhd Line: 32
Warning (10036): Verilog HDL or VHDL warning at Aligner.vhd(33): object "Align_word_in" assigned a value but never read File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/2_ch_to_1/Aligner.vhd Line: 33
Warning (10036): Verilog HDL or VHDL warning at Aligner.vhd(35): object "TRS_F0_V0_H0" assigned a value but never read File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/2_ch_to_1/Aligner.vhd Line: 35
Warning (10036): Verilog HDL or VHDL warning at Aligner.vhd(36): object "TRS_F0_V0_H1" assigned a value but never read File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/2_ch_to_1/Aligner.vhd Line: 36
Warning (10036): Verilog HDL or VHDL warning at Aligner.vhd(37): object "TRS_F0_V1_H0" assigned a value but never read File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/2_ch_to_1/Aligner.vhd Line: 37
Warning (10036): Verilog HDL or VHDL warning at Aligner.vhd(38): object "TRS_F0_V1_H1" assigned a value but never read File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/2_ch_to_1/Aligner.vhd Line: 38
Warning (10036): Verilog HDL or VHDL warning at Aligner.vhd(39): object "TRS_SYNC_3FF" assigned a value but never read File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/2_ch_to_1/Aligner.vhd Line: 39
Warning (10036): Verilog HDL or VHDL warning at Aligner.vhd(40): object "TRS_SYNC_0" assigned a value but never read File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/2_ch_to_1/Aligner.vhd Line: 40
Warning (10036): Verilog HDL or VHDL warning at Aligner.vhd(42): object "Up_left_of_frame" assigned a value but never read File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/2_ch_to_1/Aligner.vhd Line: 42
Warning (10036): Verilog HDL or VHDL warning at Aligner.vhd(43): object "Up_right_of_frame" assigned a value but never read File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/2_ch_to_1/Aligner.vhd Line: 43
Warning (10036): Verilog HDL or VHDL warning at Aligner.vhd(44): object "Down_left_of_frame" assigned a value but never read File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/2_ch_to_1/Aligner.vhd Line: 44
Warning (10036): Verilog HDL or VHDL warning at Aligner.vhd(45): object "Down_right_of_frame" assigned a value but never read File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/2_ch_to_1/Aligner.vhd Line: 45
Info (12128): Elaborating entity "TRS_gen" for hierarchy "two_ch_to_one_top:two_ch_to_one_comp|Aligner:Aligner_comp|TRS_gen:TRS_gen_q" File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/2_ch_to_1/Aligner.vhd Line: 78
Info (12128): Elaborating entity "mux_2_ch" for hierarchy "two_ch_to_one_top:two_ch_to_one_comp|mux_2_ch:mux_2_ch_comp" File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/2_ch_to_1/two_ch_to_one_top.vhd Line: 120
Warning (10036): Verilog HDL or VHDL warning at mux_2_ch.vhd(26): object "counter" assigned a value but never read File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/2_ch_to_1/mux_2_ch.vhd Line: 26
Info (12128): Elaborating entity "Synth_gen" for hierarchy "Synth_gen:Synth_gen_top" File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/BION_TOP.vhd Line: 197
Info (12128): Elaborating entity "count_n_modul" for hierarchy "Synth_gen:Synth_gen_top|count_n_modul:counter_for_pix" File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/Synth_gen.vhd Line: 59
Info (12128): Elaborating entity "data_generation" for hierarchy "data_generation:data_generation_top" File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/BION_TOP.vhd Line: 214
Warning (12125): Using design file pathern_generator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: PATHERN_GENERATOR-beh File: D:/Dima/Desktop/USB_3_0_KPA/pathern_generator.vhd Line: 35
    Info (12023): Found entity 1: PATHERN_GENERATOR File: D:/Dima/Desktop/USB_3_0_KPA/pathern_generator.vhd Line: 22
Info (12128): Elaborating entity "PATHERN_GENERATOR" for hierarchy "data_generation:data_generation_top|PATHERN_GENERATOR:PATHERN_GENERATOR_q" File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/data_generation.vhd Line: 101
Info (12128): Elaborating entity "noise_gen" for hierarchy "data_generation:data_generation_top|PATHERN_GENERATOR:PATHERN_GENERATOR_q|noise_gen:noise_gen_0" File: D:/Dima/Desktop/USB_3_0_KPA/pathern_generator.vhd Line: 96
Info (12128): Elaborating entity "FIFO" for hierarchy "data_generation:data_generation_top|FIFO:Buffer_data" File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/data_generation.vhd Line: 208
Info (12128): Elaborating entity "dcfifo" for hierarchy "data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component" File: D:/Dima/Desktop/USB_3_0_KPA/Megafunctions/FIFO.vhd Line: 113
Info (12130): Elaborated megafunction instantiation "data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component" File: D:/Dima/Desktop/USB_3_0_KPA/Megafunctions/FIFO.vhd Line: 113
Info (12133): Instantiated megafunction "data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component" with the following parameter: File: D:/Dima/Desktop/USB_3_0_KPA/Megafunctions/FIFO.vhd Line: 113
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "32768"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "15"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_9ti1.tdf
    Info (12023): Found entity 1: dcfifo_9ti1 File: D:/Dima/Desktop/USB_3_0_KPA/db/dcfifo_9ti1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_9ti1" for hierarchy "data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_cib.tdf
    Info (12023): Found entity 1: a_gray2bin_cib File: D:/Dima/Desktop/USB_3_0_KPA/db/a_gray2bin_cib.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_cib" for hierarchy "data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|a_gray2bin_cib:rdptr_g_gray2bin" File: D:/Dima/Desktop/USB_3_0_KPA/db/dcfifo_9ti1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_9p6.tdf
    Info (12023): Found entity 1: a_graycounter_9p6 File: D:/Dima/Desktop/USB_3_0_KPA/db/a_graycounter_9p6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_9p6" for hierarchy "data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|a_graycounter_9p6:rdptr_g1p" File: D:/Dima/Desktop/USB_3_0_KPA/db/dcfifo_9ti1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_57c.tdf
    Info (12023): Found entity 1: a_graycounter_57c File: D:/Dima/Desktop/USB_3_0_KPA/db/a_graycounter_57c.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_57c" for hierarchy "data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|a_graycounter_57c:wrptr_g1p" File: D:/Dima/Desktop/USB_3_0_KPA/db/dcfifo_9ti1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0c41.tdf
    Info (12023): Found entity 1: altsyncram_0c41 File: D:/Dima/Desktop/USB_3_0_KPA/db/altsyncram_0c41.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_0c41" for hierarchy "data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|altsyncram_0c41:fifo_ram" File: D:/Dima/Desktop/USB_3_0_KPA/db/dcfifo_9ti1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_d87.tdf
    Info (12023): Found entity 1: decode_d87 File: D:/Dima/Desktop/USB_3_0_KPA/db/decode_d87.tdf Line: 23
Info (12128): Elaborating entity "decode_d87" for hierarchy "data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|altsyncram_0c41:fifo_ram|decode_d87:decode12" File: D:/Dima/Desktop/USB_3_0_KPA/db/altsyncram_0c41.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_t28.tdf
    Info (12023): Found entity 1: mux_t28 File: D:/Dima/Desktop/USB_3_0_KPA/db/mux_t28.tdf Line: 23
Info (12128): Elaborating entity "mux_t28" for hierarchy "data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|altsyncram_0c41:fifo_ram|mux_t28:mux13" File: D:/Dima/Desktop/USB_3_0_KPA/db/altsyncram_0c41.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_u09.tdf
    Info (12023): Found entity 1: dffpipe_u09 File: D:/Dima/Desktop/USB_3_0_KPA/db/dffpipe_u09.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_u09" for hierarchy "data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|dffpipe_u09:rs_brp" File: D:/Dima/Desktop/USB_3_0_KPA/db/dcfifo_9ti1.tdf Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ebl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ebl File: D:/Dima/Desktop/USB_3_0_KPA/db/alt_synch_pipe_ebl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_ebl" for hierarchy "data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|alt_synch_pipe_ebl:rs_dgwp" File: D:/Dima/Desktop/USB_3_0_KPA/db/dcfifo_9ti1.tdf Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_119.tdf
    Info (12023): Found entity 1: dffpipe_119 File: D:/Dima/Desktop/USB_3_0_KPA/db/dffpipe_119.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_119" for hierarchy "data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|alt_synch_pipe_ebl:rs_dgwp|dffpipe_119:dffpipe14" File: D:/Dima/Desktop/USB_3_0_KPA/db/alt_synch_pipe_ebl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fbl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_fbl File: D:/Dima/Desktop/USB_3_0_KPA/db/alt_synch_pipe_fbl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_fbl" for hierarchy "data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|alt_synch_pipe_fbl:ws_dgrp" File: D:/Dima/Desktop/USB_3_0_KPA/db/dcfifo_9ti1.tdf Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_219.tdf
    Info (12023): Found entity 1: dffpipe_219 File: D:/Dima/Desktop/USB_3_0_KPA/db/dffpipe_219.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_219" for hierarchy "data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|alt_synch_pipe_fbl:ws_dgrp|dffpipe_219:dffpipe17" File: D:/Dima/Desktop/USB_3_0_KPA/db/alt_synch_pipe_fbl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_t76.tdf
    Info (12023): Found entity 1: cmpr_t76 File: D:/Dima/Desktop/USB_3_0_KPA/db/cmpr_t76.tdf Line: 23
Info (12128): Elaborating entity "cmpr_t76" for hierarchy "data_generation:data_generation_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_9ti1:auto_generated|cmpr_t76:rdempty_eq_comp" File: D:/Dima/Desktop/USB_3_0_KPA/db/dcfifo_9ti1.tdf Line: 82
Info (12128): Elaborating entity "output_data_interface" for hierarchy "output_data_interface:output_data_interface_arch" File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/BION_TOP.vhd Line: 235
Info (12128): Elaborating entity "JTAG_DEBUG_CONST" for hierarchy "JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch" File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/BION_TOP.vhd Line: 248
Info (12128): Elaborating entity "const" for hierarchy "JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0" File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/JTAG_DEBUG_CONST.vhd Line: 35
Info (12128): Elaborating entity "lpm_constant" for hierarchy "JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0|lpm_constant:LPM_CONSTANT_component" File: D:/Dima/Desktop/USB_3_0_KPA/Megafunctions/const.vhd Line: 72
Info (12130): Elaborated megafunction instantiation "JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0|lpm_constant:LPM_CONSTANT_component" File: D:/Dima/Desktop/USB_3_0_KPA/Megafunctions/const.vhd Line: 72
Info (12133): Instantiated megafunction "JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: D:/Dima/Desktop/USB_3_0_KPA/Megafunctions/const.vhd Line: 72
    Info (12134): Parameter "lpm_cvalue" = "8"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=Sw"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_ma8.tdf
    Info (12023): Found entity 1: lpm_constant_ma8 File: D:/Dima/Desktop/USB_3_0_KPA/db/lpm_constant_ma8.tdf Line: 26
Info (12128): Elaborating entity "lpm_constant_ma8" for hierarchy "JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_constant.tdf Line: 46
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1" File: D:/Dima/Desktop/USB_3_0_KPA/db/lpm_constant_ma8.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1" File: D:/Dima/Desktop/USB_3_0_KPA/db/lpm_constant_ma8.tdf Line: 31
Info (12133): Instantiated megafunction "JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: D:/Dima/Desktop/USB_3_0_KPA/db/lpm_constant_ma8.tdf Line: 31
    Info (12134): Parameter "CVALUE" = "00001000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "1400307712"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 485
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7b24.tdf
    Info (12023): Found entity 1: altsyncram_7b24 File: D:/Dima/Desktop/USB_3_0_KPA/db/altsyncram_7b24.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc File: D:/Dima/Desktop/USB_3_0_KPA/db/mux_rsc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: D:/Dima/Desktop/USB_3_0_KPA/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ahi.tdf
    Info (12023): Found entity 1: cntr_ahi File: D:/Dima/Desktop/USB_3_0_KPA/db/cntr_ahi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc File: D:/Dima/Desktop/USB_3_0_KPA/db/cmpr_tgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf
    Info (12023): Found entity 1: cntr_g9j File: D:/Dima/Desktop/USB_3_0_KPA/db/cntr_g9j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf
    Info (12023): Found entity 1: cntr_fgi File: D:/Dima/Desktop/USB_3_0_KPA/db/cntr_fgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: D:/Dima/Desktop/USB_3_0_KPA/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: D:/Dima/Desktop/USB_3_0_KPA/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: D:/Dima/Desktop/USB_3_0_KPA/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.11.20.12:59:21 Progress: Loading sld2a19252b/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2a19252b/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/Dima/Desktop/USB_3_0_KPA/db/ip/sld2a19252b/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2a19252b/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/Dima/Desktop/USB_3_0_KPA/db/ip/sld2a19252b/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2a19252b/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/Dima/Desktop/USB_3_0_KPA/db/ip/sld2a19252b/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2a19252b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/Dima/Desktop/USB_3_0_KPA/db/ip/sld2a19252b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld2a19252b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/Dima/Desktop/USB_3_0_KPA/db/ip/sld2a19252b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 422
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/Dima/Desktop/USB_3_0_KPA/db/ip/sld2a19252b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2a19252b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/Dima/Desktop/USB_3_0_KPA/db/ip/sld2a19252b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "A[0]" is stuck at GND File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/BION_TOP.vhd Line: 20
    Warning (13410): Pin "A[1]" is stuck at GND File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/BION_TOP.vhd Line: 20
    Warning (13410): Pin "slrd" is stuck at VCC File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/BION_TOP.vhd Line: 21
    Warning (13410): Pin "sloe" is stuck at VCC File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/BION_TOP.vhd Line: 23
    Warning (13410): Pin "pktend" is stuck at VCC File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/BION_TOP.vhd Line: 24
    Warning (13410): Pin "reset_FX" is stuck at GND File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/BION_TOP.vhd Line: 25
    Warning (13410): Pin "slcs" is stuck at GND File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/BION_TOP.vhd Line: 26
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 192 of its 194 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15751): Ignored Virtual Pin assignment to "FIFO_write_volume_0".
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "FLAGC" File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/BION_TOP.vhd Line: 14
    Warning (15610): No output dependent on input pin "FLAGD" File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/BION_TOP.vhd Line: 15
    Warning (15610): No output dependent on input pin "reset" File: D:/Dima/Desktop/USB_3_0_KPA/BION_to_usb/BION_TOP.vhd Line: 16
Info (21057): Implemented 3719 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 46 output pins
    Info (21061): Implemented 3548 logic cells
    Info (21064): Implemented 112 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings
    Info: Peak virtual memory: 4883 megabytes
    Info: Processing ended: Fri Nov 20 12:59:37 2020
    Info: Elapsed time: 00:01:08
    Info: Total CPU time (on all processors): 00:00:51


