
*** Running xst
    with args -ifn "mojo_top_0.xst" -ofn "mojo_top_0.srp" -intstyle ise

Reading design: mojo_top_0.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:/yilong/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/shifter_unit_12.v" into library work
Parsing module <shifter_unit_12>.
Analyzing Verilog file "D:/yilong/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/compare_unit_11.v" into library work
Parsing module <compare_unit_11>.
Analyzing Verilog file "D:/yilong/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/boolean_unit_14.v" into library work
Parsing module <boolean_unit_14>.
Analyzing Verilog file "D:/yilong/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/adder_unit_13.v" into library work
Parsing module <adder_unit_13>.
Analyzing Verilog file "D:/yilong/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/simple_ram_7.v" into library work
Parsing module <simple_ram_7>.
Analyzing Verilog file "D:/yilong/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/simple_ram_6.v" into library work
Parsing module <simple_ram_6>.
Analyzing Verilog file "D:/yilong/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/seven_seg_10.v" into library work
Parsing module <seven_seg_10>.
Analyzing Verilog file "D:/yilong/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/pipeline_5.v" into library work
Parsing module <pipeline_5>.
Analyzing Verilog file "D:/yilong/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/alu_unit_9.v" into library work
Parsing module <alu_unit_9>.
Analyzing Verilog file "D:/yilong/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "D:/yilong/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/edge_detector_3.v" into library work
Parsing module <edge_detector_3>.
Analyzing Verilog file "D:/yilong/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/button_conditioner_2.v" into library work
Parsing module <button_conditioner_2>.
Analyzing Verilog file "D:/yilong/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/ALU_controller_4.v" into library work
Parsing module <alu_controller_4>.
Analyzing Verilog file "D:/yilong/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <reset_conditioner_1>.

Elaborating module <button_conditioner_2>.

Elaborating module <pipeline_5>.

Elaborating module <edge_detector_3>.

Elaborating module <alu_controller_4>.

Elaborating module <simple_ram_6(SIZE=3'b110,DEPTH=1'b1)>.

Elaborating module <simple_ram_7(SIZE=5'b10000,DEPTH=1'b1)>.

Elaborating module <alu_unit_9>.

Elaborating module <compare_unit_11>.

Elaborating module <shifter_unit_12>.

Elaborating module <adder_unit_13>.

Elaborating module <boolean_unit_14>.

Elaborating module <seven_seg_10>.
WARNING:HDLCompiler:413 - "D:/yilong/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/ALU_controller_4.v" Line 92: Result of 16-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:/yilong/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/ALU_controller_4.v" Line 102: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:/yilong/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/ALU_controller_4.v" Line 109: Result of 13-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:/yilong/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/ALU_controller_4.v" Line 111: Result of 16-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:1127 - "D:/yilong/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 65: Assignment to M_alu_io_seg ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:/yilong/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 66: Assignment to M_alu_io_sel ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "D:/yilong/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <io_button<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_dip<23:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:/yilong/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 58: Output port <io_seg> of the instance <alu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/yilong/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 58: Output port <io_sel> of the instance <alu> is unconnected or connected to loadless signal.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 69
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 69
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 69
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 69
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 69
    Found 1-bit tristate buffer for signal <avr_rx> created at line 69
    Summary:
	inferred   6 Tristate(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <reset_conditioner_1>.
    Related source file is "D:/yilong/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/reset_conditioner_1.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_1> synthesized.

Synthesizing Unit <button_conditioner_2>.
    Related source file is "D:/yilong/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/button_conditioner_2.v".
    Found 20-bit register for signal <M_ctr_q>.
    Found 20-bit adder for signal <M_ctr_q[19]_GND_3_o_add_2_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
Unit <button_conditioner_2> synthesized.

Synthesizing Unit <pipeline_5>.
    Related source file is "D:/yilong/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/pipeline_5.v".
    Found 2-bit register for signal <M_pipe_q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <pipeline_5> synthesized.

Synthesizing Unit <edge_detector_3>.
    Related source file is "D:/yilong/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/edge_detector_3.v".
    Found 1-bit register for signal <M_last_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <edge_detector_3> synthesized.

Synthesizing Unit <alu_controller_4>.
    Related source file is "D:/yilong/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/ALU_controller_4.v".
    Found 3-bit register for signal <M_state_q>.
    Found finite state machine <FSM_0> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 1                                              |
    | Outputs            | 14                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <alu_controller_4> synthesized.

Synthesizing Unit <simple_ram_6>.
    Related source file is "D:/yilong/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/simple_ram_6.v".
        SIZE = 3'b110
        DEPTH = 1'b1
    Found 6-bit register for signal <ram<0>>.
    Found 6-bit register for signal <read_data>.
    Found 2-bit comparator greater for signal <_n0017> created at line 67
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <simple_ram_6> synthesized.

Synthesizing Unit <simple_ram_7>.
    Related source file is "D:/yilong/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/simple_ram_7.v".
        SIZE = 5'b10000
        DEPTH = 1'b1
    Found 16-bit register for signal <ram<0>>.
    Found 16-bit register for signal <read_data>.
    Found 2-bit comparator lessequal for signal <n0001> created at line 67
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <simple_ram_7> synthesized.

Synthesizing Unit <alu_unit_9>.
    Related source file is "D:/yilong/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/alu_unit_9.v".
    Found 16-bit 4-to-1 multiplexer for signal <out> created at line 83.
    Summary:
	inferred   1 Multiplexer(s).
Unit <alu_unit_9> synthesized.

Synthesizing Unit <compare_unit_11>.
    Related source file is "D:/yilong/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/compare_unit_11.v".
WARNING:Xst:647 - Input <alufn<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alufn<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit 4-to-1 multiplexer for signal <out> created at line 19.
    Summary:
	inferred   1 Multiplexer(s).
Unit <compare_unit_11> synthesized.

Synthesizing Unit <shifter_unit_12>.
    Related source file is "D:/yilong/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/shifter_unit_12.v".
WARNING:Xst:647 - Input <b<15:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alufn<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit shifter logical left for signal <a[15]_b[3]_shift_left_0_OUT> created at line 20
    Found 16-bit shifter logical right for signal <a[15]_b[3]_shift_right_1_OUT> created at line 23
    Found 16-bit shifter arithmetic right for signal <a[15]_b[3]_shift_right_2_OUT> created at line 26
    Found 16-bit 4-to-1 multiplexer for signal <out> created at line 18.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <shifter_unit_12> synthesized.

Synthesizing Unit <adder_unit_13>.
    Related source file is "D:/yilong/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/adder_unit_13.v".
WARNING:Xst:647 - Input <alufn<5:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit subtractor for signal <a[15]_b[15]_sub_2_OUT> created at line 26.
    Found 16-bit adder for signal <a[15]_b[15]_add_2_OUT> created at line 29.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <adder_unit_13> synthesized.

Synthesizing Unit <boolean_unit_14>.
    Related source file is "D:/yilong/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/boolean_unit_14.v".
WARNING:Xst:647 - Input <alufn<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit 16-to-1 multiplexer for signal <out> created at line 18.
    Summary:
	inferred   1 Multiplexer(s).
Unit <boolean_unit_14> synthesized.

Synthesizing Unit <seven_seg_10>.
    Related source file is "D:/yilong/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/seven_seg_10.v".
    Found 16x8-bit Read Only RAM for signal <out>
    Summary:
	inferred   1 RAM(s).
Unit <seven_seg_10> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 2
 16-bit addsub                                         : 1
 20-bit adder                                          : 1
# Registers                                            : 10
 1-bit register                                        : 1
 16-bit register                                       : 4
 2-bit register                                        : 1
 20-bit register                                       : 1
 4-bit register                                        : 1
 6-bit register                                        : 2
# Comparators                                          : 3
 2-bit comparator greater                              : 1
 2-bit comparator lessequal                            : 2
# Multiplexers                                         : 7
 16-bit 16-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 2
 16-bit 4-to-1 multiplexer                             : 3
 8-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 1
# Xors                                                 : 2
 16-bit xor2                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <button_conditioner_2>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <button_conditioner_2> synthesized (advanced).

Synthesizing (advanced) Unit <seven_seg_10>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_out> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <char>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <out>           |          |
    -----------------------------------------------------------------------
Unit <seven_seg_10> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 1
 16-bit addsub                                         : 1
# Counters                                             : 1
 20-bit up counter                                     : 1
# Registers                                            : 83
 Flip-Flops                                            : 83
# Comparators                                          : 3
 2-bit comparator greater                              : 1
 2-bit comparator lessequal                            : 2
# Multiplexers                                         : 7
 16-bit 16-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 2
 16-bit 4-to-1 multiplexer                             : 3
 8-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# FSMs                                                 : 1
# Xors                                                 : 2
 16-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <alu/FSM_0> on signal <M_state_q[1:5]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00001
 001   | 00010
 010   | 00100
 011   | 01000
 100   | 10000
-------------------

Optimizing unit <simple_ram_6> ...

Optimizing unit <mojo_top_0> ...

Optimizing unit <alu_controller_4> ...

Optimizing unit <adder_unit_13> ...

Optimizing unit <boolean_unit_14> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 6.

Final Macro Processing ...

Processing Unit <mojo_top_0> :
	Found 2-bit shift register for signal <next_button/sync/M_pipe_q_1>.
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 106
 Flip-Flops                                            : 106
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 108   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.929ns (Maximum Frequency: 202.881MHz)
   Minimum input arrival time before clock: 3.526ns
   Maximum output required time after clock: 14.260ns
   Maximum combinational path delay: No path found

=========================================================================
