parent	,	V_36
clk_doubler_lock	,	V_40
data	,	V_18
__iomem	,	T_2
pmc_base	,	V_2
max_rate	,	V_22
gate_name	,	V_31
audio_clks	,	V_23
"pll_a_out0"	,	L_4
tegra_audio_clk_initdata	,	V_24
CLK_SET_RATE_NO_REPARENT	,	V_28
clk_num	,	V_42
tegra_sync_source_initdata	,	V_17
pll_a_params	,	V_6
name_2x	,	V_35
sync_source_clks	,	V_16
tegra_clks	,	V_4
ARRAY_SIZE	,	F_6
mux_audio_sync_clk	,	V_27
clk	,	V_7
offset	,	V_29
tegra_clk_register_periph_gate	,	F_11
"pll_p_out1"	,	L_2
tegra_clk_register_pll_out	,	F_5
tegra_clk_pll_a	,	V_10
tegra_clk	,	V_3
div_offset	,	V_39
clk_register_mux	,	F_8
tegra_audio_clk_init	,	F_1
CLK_IGNORE_UNUSED	,	V_14
name	,	V_20
mux_clk_id	,	V_25
CLK_GATE_SET_TO_DISABLE	,	V_32
dt_clk	,	V_8
tegra_clk_pll_a_out0	,	V_11
PLLA_OUT	,	V_12
clk_id	,	V_19
tegra_clk_register_pll	,	F_3
tegra_clk_register_divider	,	F_4
div_name	,	V_37
rate	,	V_21
clk_register_gate	,	F_9
mux_name	,	V_26
"pll_a_out0_div"	,	L_3
TEGRA_DIVIDER_ROUND_UP	,	V_13
clk_register_fixed_factor	,	F_10
tegra_clk_register_sync_source	,	F_7
TEGRA_PERIPH_NO_RESET	,	V_41
periph_clk_enb_refcnt	,	V_43
"pll_a"	,	L_1
i	,	V_9
tegra_lookup_dt_id	,	F_2
AUDIO_SYNC_DOUBLER	,	V_38
CLK_SET_RATE_PARENT	,	V_15
audio2x_clks	,	V_33
tegra_clk_pll_params	,	V_5
tegra_audio2x_clk_initdata	,	V_34
__init	,	T_1
gate_clk_id	,	V_30
clk_base	,	V_1
