#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Oct  3 12:52:29 2019
# Process ID: 4016
# Current directory: C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1684 C:\Users\Malav\Documents\EE316Lab\LabWork\Lab_3\Lab_3.xpr
# Log file: C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3/vivado.log
# Journal file: C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3/Lab_3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:01:00 ; elapsed = 00:00:23 . Memory (MB): peak = 663.313 ; gain = 97.719
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1576.809 ; gain = 0.000
open_run: Time (s): cpu = 00:02:20 ; elapsed = 00:01:29 . Memory (MB): peak = 1576.809 ; gain = 905.094
INFO: [Common 17-344] 'open_run' was cancelled
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3/Lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_segment' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3/Lab_3.sim/sim_1/behav/xsim'
