// Seed: 1067203166
module module_0 (
    output tri0 id_0,
    input  wand id_1,
    output wire id_2
);
  wor id_4 = 1 == id_1 - 1;
endmodule
module module_0 (
    input wor id_0,
    input supply0 id_1,
    input wor id_2,
    output wor id_3,
    input supply0 id_4
    , id_11,
    input tri1 id_5,
    input wor id_6,
    output wire id_7,
    input tri0 id_8,
    output wand module_1
);
  wire id_12;
  module_0(
      id_3, id_6, id_3
  ); id_13(
      id_0 ^ id_1 == id_4, 1 == id_3 - 1, id_4
  );
endmodule
