// Seed: 1578244080
module module_0;
  wire id_2;
  wire id_3;
  wire id_4 = id_1;
  wire id_5;
endmodule
module module_1 (
    input wor id_0,
    input wand id_1,
    output wor id_2,
    input wire id_3,
    input tri1 id_4,
    output tri1 id_5,
    input supply0 id_6,
    output wor id_7,
    input tri1 id_8,
    input tri1 id_9,
    output wand id_10,
    input tri0 id_11,
    input tri0 id_12
);
  wand id_14 = 1'd0;
  assign id_10 = id_3;
  assign id_2  = id_4;
  module_0();
  assign id_2  = {1, 'b0};
  wire id_15;
  wire id_16;
endmodule
