synthflow/verilog/* linguist-vendored=true
