{
    "name": "F03x",
    "folder": "F03x",
    "sim_files": [],
    "files": [
        "klessydra-f0-3th/PKG_RiscV_Klessydra.vhd",
        "klessydra-f0-3th/PKG_RiscV_Klessydra_thread_parameters.vhd",
        "klessydra-f0-3th/CMP-TMR_REG.vhd"
    ],
    "include_dirs": [],
    "repository": "https://github.com/klessydra/F03x",
    "top_module": "TMR_sREG",
    "extra_flags": [],
    "language_version": "08",
    "march": "rv32i",
    "two_memory": false,
    "is_simulable": true
}