
t
Command: %s
53*	vivadotcl2L
8synth_design -top ov7670_cam_v1_0 -part xc7a100tcsg324-12default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
–
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
xc7a100t2default:defaultZ17-347
†
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
xc7a100t2default:defaultZ17-349

Pparameter declaration becomes local in %s with formal parameter declaration list2507*oasys2+
ov7670_cam_v1_0_M00_AXI2default:default2Y
Cd:/xilinx_proj/ip_repo/ov7670_cam_1.0/hdl/ov7670_cam_v1_0_M00_AXI.v2default:default2
1232default:default8@Z8-2507
—
%s*synth2‡
sStarting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 237.820 ; gain = 108.313
2default:default
Ä
synthesizing module '%s'638*oasys2#
ov7670_cam_v1_02default:default2Q
;d:/xilinx_proj/ip_repo/ov7670_cam_1.0/hdl/ov7670_cam_v1_0.v2default:default2
42default:default8@Z8-638
p
%s*synth2a
M	Parameter C_M00_AXI_START_DATA_VALUE bound to: -1442840576 - type: integer 
2default:default
u
%s*synth2f
R	Parameter C_M00_AXI_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M00_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M00_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M00_AXI_TRANSACTIONS_NUM bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S01_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_S01_AXI_ADDR_WIDTH bound to: 4 - type: integer 
2default:default
Ô
synthesizing module '%s'638*oasys2+
ov7670_cam_v1_0_M00_AXI2default:default2Y
Cd:/xilinx_proj/ip_repo/ov7670_cam_1.0/hdl/ov7670_cam_v1_0_M00_AXI.v2default:default2
42default:default8@Z8-638
j
%s*synth2[
G	Parameter C_M_START_DATA_VALUE bound to: -1442840576 - type: integer 
2default:default
o
%s*synth2`
L	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_M_TRANSACTIONS_NUM bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter TRANS_NUM_BITS bound to: 2 - type: integer 
2default:default
D
%s*synth25
!	Parameter IDLE bound to: 2'b00 
2default:default
J
%s*synth2;
'	Parameter INIT_WRITE bound to: 2'b01 
2default:default
I
%s*synth2:
&	Parameter INIT_READ bound to: 2'b10 
2default:default
L
%s*synth2=
)	Parameter INIT_COMPARE bound to: 2'b11 
2default:default

0Net %s in module/entity %s does not have driver.3422*oasys2

axi_araddr2default:default2+
ov7670_cam_v1_0_M00_AXI2default:default2Y
Cd:/xilinx_proj/ip_repo/ov7670_cam_1.0/hdl/ov7670_cam_v1_0_M00_AXI.v2default:default2
1442default:default8@Z8-3848

%done synthesizing module '%s' (%s#%s)256*oasys2+
ov7670_cam_v1_0_M00_AXI2default:default2
12default:default2
12default:default2Y
Cd:/xilinx_proj/ip_repo/ov7670_cam_1.0/hdl/ov7670_cam_v1_0_M00_AXI.v2default:default2
42default:default8@Z8-256
Ô
synthesizing module '%s'638*oasys2+
ov7670_cam_v1_0_S01_AXI2default:default2Y
Cd:/xilinx_proj/ip_repo/ov7670_cam_1.0/hdl/ov7670_cam_v1_0_S01_AXI.v2default:default2
42default:default8@Z8-638
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter ADDR_LSB bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
2default:default
¬
default block is never used226*oasys2Y
Cd:/xilinx_proj/ip_repo/ov7670_cam_1.0/hdl/ov7670_cam_v1_0_S01_AXI.v2default:default2
2242default:default8@Z8-226
¬
default block is never used226*oasys2Y
Cd:/xilinx_proj/ip_repo/ov7670_cam_1.0/hdl/ov7670_cam_v1_0_S01_AXI.v2default:default2
3712default:default8@Z8-226

%done synthesizing module '%s' (%s#%s)256*oasys2+
ov7670_cam_v1_0_S01_AXI2default:default2
22default:default2
12default:default2Y
Cd:/xilinx_proj/ip_repo/ov7670_cam_1.0/hdl/ov7670_cam_v1_0_S01_AXI.v2default:default2
42default:default8@Z8-256
÷
synthesizing module '%s'638*oasys2
debounce2default:default2‰
sd:/xilinx_proj/ip_repo/ov7670_cam_1.0/ov7670_cam_v1_0_project/ov7670_cam_v1_0_project.srcs/sources_1/new/debounce.v2default:default2
222default:default8@Z8-638
²
%done synthesizing module '%s' (%s#%s)256*oasys2
debounce2default:default2
32default:default2
12default:default2‰
sd:/xilinx_proj/ip_repo/ov7670_cam_1.0/ov7670_cam_v1_0_project/ov7670_cam_v1_0_project.srcs/sources_1/new/debounce.v2default:default2
222default:default8@Z8-256
Ã
synthesizing module '%s'638*oasys2"
ov7670_capture2default:default2P
:D:/Xilinx_proj/ip_repo/ov7670_cam_1.0/src/ov7670_capture.v2default:default2
232default:default8@Z8-638
þ
%done synthesizing module '%s' (%s#%s)256*oasys2"
ov7670_capture2default:default2
42default:default2
12default:default2P
:D:/Xilinx_proj/ip_repo/ov7670_cam_1.0/src/ov7670_capture.v2default:default2
232default:default8@Z8-256
Ç
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
322default:default2
addr2default:default2
172default:default2"
ov7670_capture2default:default2Q
;d:/xilinx_proj/ip_repo/ov7670_cam_1.0/hdl/ov7670_cam_v1_0.v2default:default2
2022default:default8@Z8-689

synthesizing module '%s'638*oasys2!
I2C_AV_Config2default:default2Ž
xd:/xilinx_proj/ip_repo/ov7670_cam_1.0/ov7670_cam_v1_0_project/ov7670_cam_v1_0_project.srcs/sources_1/new/I2C_AV_Config.v2default:default2
352default:default8@Z8-638
V
%s*synth2G
3	Parameter LUT_SIZE bound to: 193 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLK_Freq bound to: 25000000 - type: integer 
2default:default
X
%s*synth2I
5	Parameter I2C_Freq bound to: 10000 - type: integer 
2default:default
×
synthesizing module '%s'638*oasys2,
I2C_OV7670_RGB444_Config2default:default2Z
DD:/Xilinx_proj/ip_repo/ov7670_cam_1.0/src/I2C_OV7670_RGB444_Config.v2default:default2
172default:default8@Z8-638
U
%s*synth2F
2	Parameter Read_DATA bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SET_OV7670 bound to: 2 - type: integer 
2default:default
’
%done synthesizing module '%s' (%s#%s)256*oasys2,
I2C_OV7670_RGB444_Config2default:default2
52default:default2
12default:default2Z
DD:/Xilinx_proj/ip_repo/ov7670_cam_1.0/src/I2C_OV7670_RGB444_Config.v2default:default2
172default:default8@Z8-256
Ã
synthesizing module '%s'638*oasys2"
I2C_Controller2default:default2P
:D:/Xilinx_proj/ip_repo/ov7670_cam_1.0/src/I2C_Controller.v2default:default2
162default:default8@Z8-638
þ
%done synthesizing module '%s' (%s#%s)256*oasys2"
I2C_Controller2default:default2
62default:default2
12default:default2P
:D:/Xilinx_proj/ip_repo/ov7670_cam_1.0/src/I2C_Controller.v2default:default2
162default:default8@Z8-256
ô
-case statement is not full and has no default155*oasys2Ž
xd:/xilinx_proj/ip_repo/ov7670_cam_1.0/ov7670_cam_v1_0_project/ov7670_cam_v1_0_project.srcs/sources_1/new/I2C_AV_Config.v2default:default2
1222default:default8@Z8-155
¼
%done synthesizing module '%s' (%s#%s)256*oasys2!
I2C_AV_Config2default:default2
72default:default2
12default:default2Ž
xd:/xilinx_proj/ip_repo/ov7670_cam_1.0/ov7670_cam_v1_0_project/ov7670_cam_v1_0_project.srcs/sources_1/new/I2C_AV_Config.v2default:default2
352default:default8@Z8-256
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2#
ov7670_cam_v1_02default:default2
82default:default2
12default:default2Q
;d:/xilinx_proj/ip_repo/ov7670_cam_1.0/hdl/ov7670_cam_v1_0.v2default:default2
42default:default8@Z8-256
š
+design %s has port %s driven by constant %s3447*oasys2#
ov7670_cam_v1_02default:default2
pwdn2default:default2
02default:defaultZ8-3917
›
+design %s has port %s driven by constant %s3447*oasys2#
ov7670_cam_v1_02default:default2
reset2default:default2
12default:defaultZ8-3917
—
%s*synth2‡
sFinished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 261.910 ; gain = 132.402
2default:default
±
%s*synth2¡
ŒFinished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 261.910 ; gain = 132.402
2default:default

%s*synth2
yFinished RTL Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 261.910 ; gain = 132.402
2default:default
÷
merging register '%s' into '%s'3619*oasys2
	ERROR_reg2default:default2$
compare_done_reg2default:default2Y
Cd:/xilinx_proj/ip_repo/ov7670_cam_1.0/hdl/ov7670_cam_v1_0_M00_AXI.v2default:default2
4922default:default8@Z8-4471
‚
merging register '%s' into '%s'3619*oasys2&
slv_reg3_reg[31:0]2default:default2&
slv_reg2_reg[31:0]2default:default2Y
Cd:/xilinx_proj/ip_repo/ov7670_cam_1.0/hdl/ov7670_cam_v1_0_S01_AXI.v2default:default2
2192default:default8@Z8-4471

0Net %s in module/entity %s does not have driver.3422*oasys2

axi_araddr2default:default2+
ov7670_cam_v1_0_M00_AXI2default:default2Y
Cd:/xilinx_proj/ip_repo/ov7670_cam_1.0/hdl/ov7670_cam_v1_0_M00_AXI.v2default:default2
1442default:default8@Z8-3848
<
%s*synth2-

Report RTL Partitions: 
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
+| |RTL Partition |Replication |Instances |
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 34    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input     32 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  59 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	  41 Input      1 Bit        Muxes := 15    
2default:default
Q
%s*synth2B
.	  59 Input      1 Bit        Muxes := 14    
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 59    
2default:default
F
%s*synth27
#Hierarchical RTL Component report 
2default:default
;
%s*synth2,
Module ov7670_cam_v1_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
C
%s*synth24
 Module ov7670_cam_v1_0_M00_AXI 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 12    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 4     
2default:default
C
%s*synth24
 Module ov7670_cam_v1_0_S01_AXI 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input     32 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 6     
2default:default
4
%s*synth2%
Module debounce 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
:
%s*synth2+
Module ov7670_capture 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input     19 Bit        Muxes := 1     
2default:default
D
%s*synth25
!Module I2C_OV7670_RGB444_Config 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
:
%s*synth2+
Module I2C_Controller 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 9     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	  59 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 41    
2default:default
Q
%s*synth2B
.	  41 Input      1 Bit        Muxes := 15    
2default:default
Q
%s*synth2B
.	  59 Input      1 Bit        Muxes := 14    
2default:default
9
%s*synth2*
Module I2C_AV_Config 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 5     
2default:default
›
Loading clock regions from %s
13*device2d
PD:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml2default:defaultZ21-13
œ
Loading clock buffers from %s
11*device2e
QD:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml2default:defaultZ21-11
™
&Loading clock placement rules from %s
318*place2Y
ED:/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/ClockPlacerRules.xml2default:defaultZ30-318
—
)Loading package pin functions from %s...
17*device2U
AD:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/PinFunctions.xml2default:defaultZ21-17
˜
Loading package from %s
16*device2g
SD:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml2default:defaultZ21-16
Œ
Loading io standards from %s
15*device2V
BD:/Xilinx/Vivado/2014.1/data\./parts/xilinx/artix7/IOStandards.xml2default:defaultZ21-15
˜
+Loading device configuration modes from %s
14*device2T
@D:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/ConfigModes.xml2default:defaultZ21-14
z
%s*synth2k
WPart Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
2default:default
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2D
0\ov7670_cam_v1_0_S01_AXI_inst/axi_awaddr_reg[1] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2D
0\ov7670_cam_v1_0_S01_AXI_inst/axi_awaddr_reg[0] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2D
0\ov7670_cam_v1_0_S01_AXI_inst/axi_araddr_reg[1] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2D
0\ov7670_cam_v1_0_S01_AXI_inst/axi_araddr_reg[0] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
À
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2;
'\IIC/u_I2C_Controller/I2C_RDATA_reg[7] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
À
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2;
'\IIC/u_I2C_Controller/I2C_RDATA_reg[6] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
À
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2;
'\IIC/u_I2C_Controller/I2C_RDATA_reg[5] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
À
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2;
'\IIC/u_I2C_Controller/I2C_RDATA_reg[4] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
À
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2;
'\IIC/u_I2C_Controller/I2C_RDATA_reg[3] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
À
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2;
'\IIC/u_I2C_Controller/I2C_RDATA_reg[2] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
À
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2;
'\IIC/u_I2C_Controller/I2C_RDATA_reg[1] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
À
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2;
'\IIC/u_I2C_Controller/I2C_RDATA_reg[0] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2)
\IIC/Config_Done_reg 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2D
0\ov7670_cam_v1_0_S01_AXI_inst/axi_araddr_reg[1] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2D
0\ov7670_cam_v1_0_S01_AXI_inst/axi_araddr_reg[0] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2D
0\ov7670_cam_v1_0_S01_AXI_inst/axi_awaddr_reg[1] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2D
0\ov7670_cam_v1_0_S01_AXI_inst/axi_awaddr_reg[0] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
š
+design %s has port %s driven by constant %s3447*oasys2#
ov7670_cam_v1_02default:default2
pwdn2default:default2
02default:defaultZ8-3917
›
+design %s has port %s driven by constant %s3447*oasys2#
ov7670_cam_v1_02default:default2
reset2default:default2
12default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2#
ov7670_cam_v1_02default:default2%
m00_axi_awprot[2]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2#
ov7670_cam_v1_02default:default2%
m00_axi_awprot[1]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2#
ov7670_cam_v1_02default:default2%
m00_axi_awprot[0]2default:default2
02default:defaultZ8-3917
¦
+design %s has port %s driven by constant %s3447*oasys2#
ov7670_cam_v1_02default:default2$
m00_axi_wstrb[3]2default:default2
12default:defaultZ8-3917
¦
+design %s has port %s driven by constant %s3447*oasys2#
ov7670_cam_v1_02default:default2$
m00_axi_wstrb[2]2default:default2
12default:defaultZ8-3917
¦
+design %s has port %s driven by constant %s3447*oasys2#
ov7670_cam_v1_02default:default2$
m00_axi_wstrb[1]2default:default2
12default:defaultZ8-3917
¦
+design %s has port %s driven by constant %s3447*oasys2#
ov7670_cam_v1_02default:default2$
m00_axi_wstrb[0]2default:default2
12default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2#
ov7670_cam_v1_02default:default2%
m00_axi_arprot[2]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2#
ov7670_cam_v1_02default:default2%
m00_axi_arprot[1]2default:default2
02default:defaultZ8-3917
§
+design %s has port %s driven by constant %s3447*oasys2#
ov7670_cam_v1_02default:default2%
m00_axi_arprot[0]2default:default2
12default:defaultZ8-3917
…
!design %s has unconnected port %s3331*oasys2#
ov7670_cam_v1_02default:default2$
m00_axi_bresp[1]2default:defaultZ8-3331
…
!design %s has unconnected port %s3331*oasys2#
ov7670_cam_v1_02default:default2$
m00_axi_bresp[0]2default:defaultZ8-3331
†
!design %s has unconnected port %s3331*oasys2#
ov7670_cam_v1_02default:default2%
m00_axi_rdata[31]2default:defaultZ8-3331
†
!design %s has unconnected port %s3331*oasys2#
ov7670_cam_v1_02default:default2%
m00_axi_rdata[30]2default:defaultZ8-3331
†
!design %s has unconnected port %s3331*oasys2#
ov7670_cam_v1_02default:default2%
m00_axi_rdata[29]2default:defaultZ8-3331
†
!design %s has unconnected port %s3331*oasys2#
ov7670_cam_v1_02default:default2%
m00_axi_rdata[28]2default:defaultZ8-3331
†
!design %s has unconnected port %s3331*oasys2#
ov7670_cam_v1_02default:default2%
m00_axi_rdata[27]2default:defaultZ8-3331
†
!design %s has unconnected port %s3331*oasys2#
ov7670_cam_v1_02default:default2%
m00_axi_rdata[26]2default:defaultZ8-3331
†
!design %s has unconnected port %s3331*oasys2#
ov7670_cam_v1_02default:default2%
m00_axi_rdata[25]2default:defaultZ8-3331
†
!design %s has unconnected port %s3331*oasys2#
ov7670_cam_v1_02default:default2%
m00_axi_rdata[24]2default:defaultZ8-3331
†
!design %s has unconnected port %s3331*oasys2#
ov7670_cam_v1_02default:default2%
m00_axi_rdata[23]2default:defaultZ8-3331
†
!design %s has unconnected port %s3331*oasys2#
ov7670_cam_v1_02default:default2%
m00_axi_rdata[22]2default:defaultZ8-3331
†
!design %s has unconnected port %s3331*oasys2#
ov7670_cam_v1_02default:default2%
m00_axi_rdata[21]2default:defaultZ8-3331
†
!design %s has unconnected port %s3331*oasys2#
ov7670_cam_v1_02default:default2%
m00_axi_rdata[20]2default:defaultZ8-3331
†
!design %s has unconnected port %s3331*oasys2#
ov7670_cam_v1_02default:default2%
m00_axi_rdata[19]2default:defaultZ8-3331
†
!design %s has unconnected port %s3331*oasys2#
ov7670_cam_v1_02default:default2%
m00_axi_rdata[18]2default:defaultZ8-3331
†
!design %s has unconnected port %s3331*oasys2#
ov7670_cam_v1_02default:default2%
m00_axi_rdata[17]2default:defaultZ8-3331
†
!design %s has unconnected port %s3331*oasys2#
ov7670_cam_v1_02default:default2%
m00_axi_rdata[16]2default:defaultZ8-3331
†
!design %s has unconnected port %s3331*oasys2#
ov7670_cam_v1_02default:default2%
m00_axi_rdata[15]2default:defaultZ8-3331
†
!design %s has unconnected port %s3331*oasys2#
ov7670_cam_v1_02default:default2%
m00_axi_rdata[14]2default:defaultZ8-3331
†
!design %s has unconnected port %s3331*oasys2#
ov7670_cam_v1_02default:default2%
m00_axi_rdata[13]2default:defaultZ8-3331
†
!design %s has unconnected port %s3331*oasys2#
ov7670_cam_v1_02default:default2%
m00_axi_rdata[12]2default:defaultZ8-3331
†
!design %s has unconnected port %s3331*oasys2#
ov7670_cam_v1_02default:default2%
m00_axi_rdata[11]2default:defaultZ8-3331
†
!design %s has unconnected port %s3331*oasys2#
ov7670_cam_v1_02default:default2%
m00_axi_rdata[10]2default:defaultZ8-3331
…
!design %s has unconnected port %s3331*oasys2#
ov7670_cam_v1_02default:default2$
m00_axi_rdata[9]2default:defaultZ8-3331
…
!design %s has unconnected port %s3331*oasys2#
ov7670_cam_v1_02default:default2$
m00_axi_rdata[8]2default:defaultZ8-3331
…
!design %s has unconnected port %s3331*oasys2#
ov7670_cam_v1_02default:default2$
m00_axi_rdata[7]2default:defaultZ8-3331
…
!design %s has unconnected port %s3331*oasys2#
ov7670_cam_v1_02default:default2$
m00_axi_rdata[6]2default:defaultZ8-3331
…
!design %s has unconnected port %s3331*oasys2#
ov7670_cam_v1_02default:default2$
m00_axi_rdata[5]2default:defaultZ8-3331
…
!design %s has unconnected port %s3331*oasys2#
ov7670_cam_v1_02default:default2$
m00_axi_rdata[4]2default:defaultZ8-3331
…
!design %s has unconnected port %s3331*oasys2#
ov7670_cam_v1_02default:default2$
m00_axi_rdata[3]2default:defaultZ8-3331
…
!design %s has unconnected port %s3331*oasys2#
ov7670_cam_v1_02default:default2$
m00_axi_rdata[2]2default:defaultZ8-3331
…
!design %s has unconnected port %s3331*oasys2#
ov7670_cam_v1_02default:default2$
m00_axi_rdata[1]2default:defaultZ8-3331
…
!design %s has unconnected port %s3331*oasys2#
ov7670_cam_v1_02default:default2$
m00_axi_rdata[0]2default:defaultZ8-3331
…
!design %s has unconnected port %s3331*oasys2#
ov7670_cam_v1_02default:default2$
m00_axi_rresp[1]2default:defaultZ8-3331
…
!design %s has unconnected port %s3331*oasys2#
ov7670_cam_v1_02default:default2$
m00_axi_rresp[0]2default:defaultZ8-3331
†
!design %s has unconnected port %s3331*oasys2#
ov7670_cam_v1_02default:default2%
s01_axi_awaddr[1]2default:defaultZ8-3331
†
!design %s has unconnected port %s3331*oasys2#
ov7670_cam_v1_02default:default2%
s01_axi_awaddr[0]2default:defaultZ8-3331
†
!design %s has unconnected port %s3331*oasys2#
ov7670_cam_v1_02default:default2%
s01_axi_awprot[2]2default:defaultZ8-3331
†
!design %s has unconnected port %s3331*oasys2#
ov7670_cam_v1_02default:default2%
s01_axi_awprot[1]2default:defaultZ8-3331
†
!design %s has unconnected port %s3331*oasys2#
ov7670_cam_v1_02default:default2%
s01_axi_awprot[0]2default:defaultZ8-3331
†
!design %s has unconnected port %s3331*oasys2#
ov7670_cam_v1_02default:default2%
s01_axi_araddr[1]2default:defaultZ8-3331
†
!design %s has unconnected port %s3331*oasys2#
ov7670_cam_v1_02default:default2%
s01_axi_araddr[0]2default:defaultZ8-3331
†
!design %s has unconnected port %s3331*oasys2#
ov7670_cam_v1_02default:default2%
s01_axi_arprot[2]2default:defaultZ8-3331
†
!design %s has unconnected port %s3331*oasys2#
ov7670_cam_v1_02default:default2%
s01_axi_arprot[1]2default:defaultZ8-3331
†
!design %s has unconnected port %s3331*oasys2#
ov7670_cam_v1_02default:default2%
s01_axi_arprot[0]2default:defaultZ8-3331
©
%s*synth2™
„Finished Cross Boundary Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 560.438 ; gain = 430.930
2default:default
¢
%s*synth2’
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¦
%s*synth2–
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
ž
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default26
"i_35/\capture/address_next_reg[0] 2default:defaultZ8-3333
ž
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default26
"i_35/\capture/address_next_reg[1] 2default:defaultZ8-3333
«
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2C
/\ov7670_cam_v1_0_S01_AXI_inst/slv_reg2_reg[31] 2default:defaultZ8-3333
°
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2H
4\ov7670_cam_v1_0_M00_AXI_inst/start_single_read_reg 2default:defaultZ8-3333
«
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2C
/\ov7670_cam_v1_0_S01_AXI_inst/axi_rresp_reg[1] 2default:defaultZ8-3333
«
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2C
/\ov7670_cam_v1_0_S01_AXI_inst/axi_bresp_reg[1] 2default:defaultZ8-3333
«
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2C
/\ov7670_cam_v1_0_M00_AXI_inst/compare_done_reg 2default:defaultZ8-3333
ª
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2B
.\ov7670_cam_v1_0_M00_AXI_inst/axi_arvalid_reg 2default:defaultZ8-3333
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2C
/\ov7670_cam_v1_0_M00_AXI_inst/compare_done_reg 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2D
0\ov7670_cam_v1_0_M00_AXI_inst/axi_awaddr_reg[1] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2D
0\ov7670_cam_v1_0_M00_AXI_inst/axi_awaddr_reg[0] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2H
4\ov7670_cam_v1_0_M00_AXI_inst/start_single_read_reg 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2B
.\ov7670_cam_v1_0_M00_AXI_inst/axi_arvalid_reg 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2C
/\ov7670_cam_v1_0_S01_AXI_inst/axi_bresp_reg[1] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2C
/\ov7670_cam_v1_0_S01_AXI_inst/axi_bresp_reg[0] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2C
/\ov7670_cam_v1_0_S01_AXI_inst/axi_rresp_reg[1] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2C
/\ov7670_cam_v1_0_S01_AXI_inst/axi_rresp_reg[0] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
±
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\capture/address_reg[1] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
±
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\capture/address_reg[0] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys21
\capture/address_next_reg[0] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys21
\capture/address_next_reg[1] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2C
/\ov7670_cam_v1_0_S01_AXI_inst/slv_reg2_reg[31] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2C
/\ov7670_cam_v1_0_S01_AXI_inst/slv_reg2_reg[30] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2C
/\ov7670_cam_v1_0_S01_AXI_inst/slv_reg2_reg[29] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2C
/\ov7670_cam_v1_0_S01_AXI_inst/slv_reg2_reg[28] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2C
/\ov7670_cam_v1_0_S01_AXI_inst/slv_reg2_reg[27] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2C
/\ov7670_cam_v1_0_S01_AXI_inst/slv_reg2_reg[26] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2C
/\ov7670_cam_v1_0_S01_AXI_inst/slv_reg2_reg[25] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2C
/\ov7670_cam_v1_0_S01_AXI_inst/slv_reg2_reg[24] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2C
/\ov7670_cam_v1_0_S01_AXI_inst/slv_reg2_reg[23] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2C
/\ov7670_cam_v1_0_S01_AXI_inst/slv_reg2_reg[22] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2C
/\ov7670_cam_v1_0_S01_AXI_inst/slv_reg2_reg[21] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2C
/\ov7670_cam_v1_0_S01_AXI_inst/slv_reg2_reg[20] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2C
/\ov7670_cam_v1_0_S01_AXI_inst/slv_reg2_reg[19] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2C
/\ov7670_cam_v1_0_S01_AXI_inst/slv_reg2_reg[18] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2C
/\ov7670_cam_v1_0_S01_AXI_inst/slv_reg2_reg[17] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2C
/\ov7670_cam_v1_0_S01_AXI_inst/slv_reg2_reg[16] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2C
/\ov7670_cam_v1_0_S01_AXI_inst/slv_reg2_reg[15] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2C
/\ov7670_cam_v1_0_S01_AXI_inst/slv_reg2_reg[14] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2C
/\ov7670_cam_v1_0_S01_AXI_inst/slv_reg2_reg[13] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2C
/\ov7670_cam_v1_0_S01_AXI_inst/slv_reg2_reg[12] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2C
/\ov7670_cam_v1_0_S01_AXI_inst/slv_reg2_reg[11] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
È
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2C
/\ov7670_cam_v1_0_S01_AXI_inst/slv_reg2_reg[10] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2B
.\ov7670_cam_v1_0_S01_AXI_inst/slv_reg2_reg[9] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2B
.\ov7670_cam_v1_0_S01_AXI_inst/slv_reg2_reg[8] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2B
.\ov7670_cam_v1_0_S01_AXI_inst/slv_reg2_reg[7] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2B
.\ov7670_cam_v1_0_S01_AXI_inst/slv_reg2_reg[6] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2B
.\ov7670_cam_v1_0_S01_AXI_inst/slv_reg2_reg[5] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2B
.\ov7670_cam_v1_0_S01_AXI_inst/slv_reg2_reg[4] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2B
.\ov7670_cam_v1_0_S01_AXI_inst/slv_reg2_reg[3] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2B
.\ov7670_cam_v1_0_S01_AXI_inst/slv_reg2_reg[2] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2B
.\ov7670_cam_v1_0_S01_AXI_inst/slv_reg2_reg[1] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2B
.\ov7670_cam_v1_0_S01_AXI_inst/slv_reg2_reg[0] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
’
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2*
\capture/dout_reg[16] 2default:defaultZ8-3333
’
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2*
\capture/dout_reg[17] 2default:defaultZ8-3333
’
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2*
\capture/dout_reg[18] 2default:defaultZ8-3333
’
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2*
\capture/dout_reg[19] 2default:defaultZ8-3333
’
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2*
\capture/dout_reg[20] 2default:defaultZ8-3333
’
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2*
\capture/dout_reg[21] 2default:defaultZ8-3333
’
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2*
\capture/dout_reg[22] 2default:defaultZ8-3333
’
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2*
\capture/dout_reg[23] 2default:defaultZ8-3333
’
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2*
\capture/dout_reg[24] 2default:defaultZ8-3333
’
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2*
\capture/dout_reg[25] 2default:defaultZ8-3333
’
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2*
\capture/dout_reg[26] 2default:defaultZ8-3333
’
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2*
\capture/dout_reg[27] 2default:defaultZ8-3333
’
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2*
\capture/dout_reg[28] 2default:defaultZ8-3333
’
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2*
\capture/dout_reg[29] 2default:defaultZ8-3333
’
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2*
\capture/dout_reg[30] 2default:defaultZ8-3333
’
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2*
\capture/dout_reg[31] 2default:defaultZ8-3333
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2D
0\ov7670_cam_v1_0_M00_AXI_inst/axi_wdata_reg[31] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2D
0\ov7670_cam_v1_0_M00_AXI_inst/axi_wdata_reg[30] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2D
0\ov7670_cam_v1_0_M00_AXI_inst/axi_wdata_reg[29] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2D
0\ov7670_cam_v1_0_M00_AXI_inst/axi_wdata_reg[28] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2D
0\ov7670_cam_v1_0_M00_AXI_inst/axi_wdata_reg[27] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2D
0\ov7670_cam_v1_0_M00_AXI_inst/axi_wdata_reg[26] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2D
0\ov7670_cam_v1_0_M00_AXI_inst/axi_wdata_reg[25] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2D
0\ov7670_cam_v1_0_M00_AXI_inst/axi_wdata_reg[24] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2D
0\ov7670_cam_v1_0_M00_AXI_inst/axi_wdata_reg[23] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2D
0\ov7670_cam_v1_0_M00_AXI_inst/axi_wdata_reg[22] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2D
0\ov7670_cam_v1_0_M00_AXI_inst/axi_wdata_reg[21] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2D
0\ov7670_cam_v1_0_M00_AXI_inst/axi_wdata_reg[20] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2D
0\ov7670_cam_v1_0_M00_AXI_inst/axi_wdata_reg[19] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2D
0\ov7670_cam_v1_0_M00_AXI_inst/axi_wdata_reg[18] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2D
0\ov7670_cam_v1_0_M00_AXI_inst/axi_wdata_reg[17] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2D
0\ov7670_cam_v1_0_M00_AXI_inst/axi_wdata_reg[16] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
¯
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\capture/dout_reg[31] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
¯
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\capture/dout_reg[30] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
¯
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\capture/dout_reg[29] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
¯
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\capture/dout_reg[28] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
¯
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\capture/dout_reg[27] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
¯
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\capture/dout_reg[26] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
¯
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\capture/dout_reg[25] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
¯
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\capture/dout_reg[24] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
¯
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\capture/dout_reg[23] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
¯
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\capture/dout_reg[22] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
¯
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\capture/dout_reg[21] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
¯
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\capture/dout_reg[20] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
¯
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\capture/dout_reg[19] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
¯
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\capture/dout_reg[18] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
¯
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\capture/dout_reg[17] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
¯
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\capture/dout_reg[16] 2default:default2#
ov7670_cam_v1_02default:defaultZ8-3332
ž
%s*synth2Ž
zFinished Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 571.910 ; gain = 442.402
2default:default
 
%s*synth2
|Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 571.910 ; gain = 442.402
2default:default
Ÿ
%s*synth2
{Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 571.910 ; gain = 442.402
2default:default
™
%s*synth2‰
uFinished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 571.910 ; gain = 442.402
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
ª
%s*synth2š
…Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 571.910 ; gain = 442.402
2default:default
§
%s*synth2—
‚Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 571.910 ; gain = 442.402
2default:default
¢
%s*synth2’
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¦
%s*synth2–
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
8
%s*synth2)

Report BlackBoxes: 
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
| |BlackBox name |Instances |
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
8
%s*synth2)

Report Cell Usage: 
2default:default
;
%s*synth2,
+------+-------+------+
2default:default
;
%s*synth2,
|      |Cell   |Count |
2default:default
;
%s*synth2,
+------+-------+------+
2default:default
;
%s*synth2,
|1     |BUFG   |     5|
2default:default
;
%s*synth2,
|2     |CARRY4 |    18|
2default:default
;
%s*synth2,
|3     |INV    |     1|
2default:default
;
%s*synth2,
|4     |LUT1   |    59|
2default:default
;
%s*synth2,
|5     |LUT2   |    16|
2default:default
;
%s*synth2,
|6     |LUT3   |    13|
2default:default
;
%s*synth2,
|7     |LUT4   |    74|
2default:default
;
%s*synth2,
|8     |LUT5   |    21|
2default:default
;
%s*synth2,
|9     |LUT6   |   124|
2default:default
;
%s*synth2,
|10    |MUXF7  |     7|
2default:default
;
%s*synth2,
|11    |FDCE   |    46|
2default:default
;
%s*synth2,
|12    |FDPE   |     8|
2default:default
;
%s*synth2,
|13    |FDRE   |   265|
2default:default
;
%s*synth2,
|14    |IBUF   |    67|
2default:default
;
%s*synth2,
|15    |IOBUF  |     1|
2default:default
;
%s*synth2,
|16    |OBUF   |   158|
2default:default
;
%s*synth2,
+------+-------+------+
2default:default
<
%s*synth2-

Report Instance Areas: 
2default:default
m
%s*synth2^
J+------+-------------------------------+-------------------------+------+
2default:default
m
%s*synth2^
J|      |Instance                       |Module                   |Cells |
2default:default
m
%s*synth2^
J+------+-------------------------------+-------------------------+------+
2default:default
m
%s*synth2^
J|1     |top                            |                         |   883|
2default:default
m
%s*synth2^
J|2     |  IIC                          |I2C_AV_Config            |   236|
2default:default
m
%s*synth2^
J|3     |    u_I2C_Controller           |I2C_Controller           |   148|
2default:default
m
%s*synth2^
J|4     |    u_I2C_OV7725_RGB444_Config |I2C_OV7670_RGB444_Config |     7|
2default:default
m
%s*synth2^
J|5     |  btn_debounce                 |debounce                 |    61|
2default:default
m
%s*synth2^
J|6     |  capture                      |ov7670_capture           |   145|
2default:default
m
%s*synth2^
J|7     |  ov7670_cam_v1_0_M00_AXI_inst |ov7670_cam_v1_0_M00_AXI  |    52|
2default:default
m
%s*synth2^
J|8     |  ov7670_cam_v1_0_S01_AXI_inst |ov7670_cam_v1_0_S01_AXI  |   157|
2default:default
m
%s*synth2^
J+------+-------------------------------+-------------------------+------+
2default:default
¦
%s*synth2–
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 571.910 ; gain = 442.402
2default:default
k
%s*synth2\
HSynthesis finished with 0 errors, 0 critical warnings and 158 warnings.
2default:default
£
%s*synth2“
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 571.910 ; gain = 442.402
2default:default
]
-Analyzing %s Unisim elements for replacement
17*netlist2
682default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
Ã
!Unisim Transformation Summary:
%s111*project2†
r  A total of 2 instances were transformed.
  INV => LUT1: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
2default:defaultZ1-111
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
¿
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
532default:default2
1582default:default2
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
synth_design2default:defaultZ4-42
ü
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
synth_design: 2default:default2
00:00:182default:default2
00:00:262default:default2
571.9102default:default2
397.1332default:defaultZ17-268

sreport_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 571.910 ; gain = 0.000
*common
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Sat Feb 21 01:27:24 20152default:defaultZ17-206