// Seed: 2998016881
module module_0 (
    input  uwire id_0,
    output tri   id_1
);
  wire id_3, id_4;
  always begin : LABEL_0
    id_1 = 1;
  end
  assign module_1.id_14 = 0;
endmodule
module module_1 #(
    parameter id_15 = 32'd24,
    parameter id_16 = 32'd22,
    parameter id_17 = 32'd69,
    parameter id_18 = 32'd96,
    parameter id_19 = 32'd81,
    parameter id_20 = 32'd30
) (
    output supply0 id_0,
    input tri0 id_1,
    input wand id_2,
    inout wire id_3,
    input wand id_4,
    input tri0 id_5,
    output uwire id_6,
    input uwire id_7,
    output wire id_8
    , id_12,
    output wand id_9
    , id_13,
    input tri0 id_10
);
  import id_14::*;
  always id_14 = id_7;
  module_0 modCall_1 (
      id_3,
      id_8
  );
  defparam id_15.id_16 = 1'b0, id_17.id_18 = 1'b0, id_19.id_20 = id_20;
endmodule
