
FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004668  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  080047f8  080047f8  000147f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080048c8  080048c8  0002006c  2**0
                  CONTENTS
  4 .ARM          00000008  080048c8  080048c8  000148c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080048d0  080048d0  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080048d0  080048d0  000148d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080048d4  080048d4  000148d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  080048d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002006c  2**0
                  CONTENTS
 10 .bss          0000416c  2000006c  2000006c  0002006c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200041d8  200041d8  0002006c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000e2c1  00000000  00000000  000200df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000027db  00000000  00000000  0002e3a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000f08  00000000  00000000  00030b80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000b7b  00000000  00000000  00031a88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00023191  00000000  00000000  00032603  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001089a  00000000  00000000  00055794  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d2e86  00000000  00000000  0006602e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00004528  00000000  00000000  00138eb4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000061  00000000  00000000  0013d3dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080047e0 	.word	0x080047e0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	080047e0 	.word	0x080047e0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800056c:	b480      	push	{r7}
 800056e:	b085      	sub	sp, #20
 8000570:	af00      	add	r7, sp, #0
 8000572:	60f8      	str	r0, [r7, #12]
 8000574:	60b9      	str	r1, [r7, #8]
 8000576:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000578:	68fb      	ldr	r3, [r7, #12]
 800057a:	4a07      	ldr	r2, [pc, #28]	; (8000598 <vApplicationGetIdleTaskMemory+0x2c>)
 800057c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800057e:	68bb      	ldr	r3, [r7, #8]
 8000580:	4a06      	ldr	r2, [pc, #24]	; (800059c <vApplicationGetIdleTaskMemory+0x30>)
 8000582:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	2280      	movs	r2, #128	; 0x80
 8000588:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800058a:	bf00      	nop
 800058c:	3714      	adds	r7, #20
 800058e:	46bd      	mov	sp, r7
 8000590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000594:	4770      	bx	lr
 8000596:	bf00      	nop
 8000598:	20000088 	.word	0x20000088
 800059c:	200000dc 	.word	0x200000dc

080005a0 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80005a0:	b480      	push	{r7}
 80005a2:	b083      	sub	sp, #12
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005a8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005ac:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80005b0:	f003 0301 	and.w	r3, r3, #1
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d013      	beq.n	80005e0 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80005b8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005bc:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80005c0:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d00b      	beq.n	80005e0 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80005c8:	e000      	b.n	80005cc <ITM_SendChar+0x2c>
    {
      __NOP();
 80005ca:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005cc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d0f9      	beq.n	80005ca <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80005d6:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005da:	687a      	ldr	r2, [r7, #4]
 80005dc:	b2d2      	uxtb	r2, r2
 80005de:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80005e0:	687b      	ldr	r3, [r7, #4]
}
 80005e2:	4618      	mov	r0, r3
 80005e4:	370c      	adds	r7, #12
 80005e6:	46bd      	mov	sp, r7
 80005e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ec:	4770      	bx	lr

080005ee <_write>:
uint8_t indx = 0;
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len){
 80005ee:	b580      	push	{r7, lr}
 80005f0:	b086      	sub	sp, #24
 80005f2:	af00      	add	r7, sp, #0
 80005f4:	60f8      	str	r0, [r7, #12]
 80005f6:	60b9      	str	r1, [r7, #8]
 80005f8:	607a      	str	r2, [r7, #4]
	int i=0;
 80005fa:	2300      	movs	r3, #0
 80005fc:	617b      	str	r3, [r7, #20]
	for(i=0; i<len; i++)
 80005fe:	2300      	movs	r3, #0
 8000600:	617b      	str	r3, [r7, #20]
 8000602:	e009      	b.n	8000618 <_write+0x2a>
		ITM_SendChar((*ptr++));
 8000604:	68bb      	ldr	r3, [r7, #8]
 8000606:	1c5a      	adds	r2, r3, #1
 8000608:	60ba      	str	r2, [r7, #8]
 800060a:	781b      	ldrb	r3, [r3, #0]
 800060c:	4618      	mov	r0, r3
 800060e:	f7ff ffc7 	bl	80005a0 <ITM_SendChar>
	for(i=0; i<len; i++)
 8000612:	697b      	ldr	r3, [r7, #20]
 8000614:	3301      	adds	r3, #1
 8000616:	617b      	str	r3, [r7, #20]
 8000618:	697a      	ldr	r2, [r7, #20]
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	429a      	cmp	r2, r3
 800061e:	dbf1      	blt.n	8000604 <_write+0x16>
	return len;
 8000620:	687b      	ldr	r3, [r7, #4]
}
 8000622:	4618      	mov	r0, r3
 8000624:	3718      	adds	r7, #24
 8000626:	46bd      	mov	sp, r7
 8000628:	bd80      	pop	{r7, pc}
	...

0800062c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800062c:	b5b0      	push	{r4, r5, r7, lr}
 800062e:	b08e      	sub	sp, #56	; 0x38
 8000630:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000632:	f000 fac5 	bl	8000bc0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000636:	f000 f837 	bl	80006a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800063a:	f000 f89f 	bl	800077c <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  printf("Starting application...\n");
 800063e:	4815      	ldr	r0, [pc, #84]	; (8000694 <main+0x68>)
 8000640:	f003 fa64 	bl	8003b0c <puts>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000644:	4b14      	ldr	r3, [pc, #80]	; (8000698 <main+0x6c>)
 8000646:	f107 041c 	add.w	r4, r7, #28
 800064a:	461d      	mov	r5, r3
 800064c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800064e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000650:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000654:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000658:	f107 031c 	add.w	r3, r7, #28
 800065c:	2100      	movs	r1, #0
 800065e:	4618      	mov	r0, r3
 8000660:	f001 fcf7 	bl	8002052 <osThreadCreate>
 8000664:	4603      	mov	r3, r0
 8000666:	4a0d      	ldr	r2, [pc, #52]	; (800069c <main+0x70>)
 8000668:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  osThreadDef(MyTask,MyTask_Init,osPriorityHigh,0, 128 );
 800066a:	4b0d      	ldr	r3, [pc, #52]	; (80006a0 <main+0x74>)
 800066c:	463c      	mov	r4, r7
 800066e:	461d      	mov	r5, r3
 8000670:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000672:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000674:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000678:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  MyTaskHandler = osThreadCreate(osThread(MyTask),NULL);
 800067c:	463b      	mov	r3, r7
 800067e:	2100      	movs	r1, #0
 8000680:	4618      	mov	r0, r3
 8000682:	f001 fce6 	bl	8002052 <osThreadCreate>
 8000686:	4603      	mov	r3, r0
 8000688:	4a06      	ldr	r2, [pc, #24]	; (80006a4 <main+0x78>)
 800068a:	6013      	str	r3, [r2, #0]

  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800068c:	f001 fcda 	bl	8002044 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000690:	e7fe      	b.n	8000690 <main+0x64>
 8000692:	bf00      	nop
 8000694:	080047f8 	.word	0x080047f8
 8000698:	0800481c 	.word	0x0800481c
 800069c:	200002dc 	.word	0x200002dc
 80006a0:	08004840 	.word	0x08004840
 80006a4:	200002e0 	.word	0x200002e0

080006a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b094      	sub	sp, #80	; 0x50
 80006ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ae:	f107 0320 	add.w	r3, r7, #32
 80006b2:	2230      	movs	r2, #48	; 0x30
 80006b4:	2100      	movs	r1, #0
 80006b6:	4618      	mov	r0, r3
 80006b8:	f003 fb08 	bl	8003ccc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006bc:	f107 030c 	add.w	r3, r7, #12
 80006c0:	2200      	movs	r2, #0
 80006c2:	601a      	str	r2, [r3, #0]
 80006c4:	605a      	str	r2, [r3, #4]
 80006c6:	609a      	str	r2, [r3, #8]
 80006c8:	60da      	str	r2, [r3, #12]
 80006ca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006cc:	2300      	movs	r3, #0
 80006ce:	60bb      	str	r3, [r7, #8]
 80006d0:	4b28      	ldr	r3, [pc, #160]	; (8000774 <SystemClock_Config+0xcc>)
 80006d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006d4:	4a27      	ldr	r2, [pc, #156]	; (8000774 <SystemClock_Config+0xcc>)
 80006d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006da:	6413      	str	r3, [r2, #64]	; 0x40
 80006dc:	4b25      	ldr	r3, [pc, #148]	; (8000774 <SystemClock_Config+0xcc>)
 80006de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006e4:	60bb      	str	r3, [r7, #8]
 80006e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006e8:	2300      	movs	r3, #0
 80006ea:	607b      	str	r3, [r7, #4]
 80006ec:	4b22      	ldr	r3, [pc, #136]	; (8000778 <SystemClock_Config+0xd0>)
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	4a21      	ldr	r2, [pc, #132]	; (8000778 <SystemClock_Config+0xd0>)
 80006f2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006f6:	6013      	str	r3, [r2, #0]
 80006f8:	4b1f      	ldr	r3, [pc, #124]	; (8000778 <SystemClock_Config+0xd0>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000700:	607b      	str	r3, [r7, #4]
 8000702:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000704:	2302      	movs	r3, #2
 8000706:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000708:	2301      	movs	r3, #1
 800070a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800070c:	2310      	movs	r3, #16
 800070e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000710:	2302      	movs	r3, #2
 8000712:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000714:	2300      	movs	r3, #0
 8000716:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000718:	2308      	movs	r3, #8
 800071a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800071c:	23a8      	movs	r3, #168	; 0xa8
 800071e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000720:	2302      	movs	r3, #2
 8000722:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000724:	2304      	movs	r3, #4
 8000726:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000728:	f107 0320 	add.w	r3, r7, #32
 800072c:	4618      	mov	r0, r3
 800072e:	f000 fd07 	bl	8001140 <HAL_RCC_OscConfig>
 8000732:	4603      	mov	r3, r0
 8000734:	2b00      	cmp	r3, #0
 8000736:	d001      	beq.n	800073c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000738:	f000 f8b8 	bl	80008ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800073c:	230f      	movs	r3, #15
 800073e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000740:	2302      	movs	r3, #2
 8000742:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000744:	2300      	movs	r3, #0
 8000746:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000748:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800074c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800074e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000752:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000754:	f107 030c 	add.w	r3, r7, #12
 8000758:	2105      	movs	r1, #5
 800075a:	4618      	mov	r0, r3
 800075c:	f000 ff68 	bl	8001630 <HAL_RCC_ClockConfig>
 8000760:	4603      	mov	r3, r0
 8000762:	2b00      	cmp	r3, #0
 8000764:	d001      	beq.n	800076a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000766:	f000 f8a1 	bl	80008ac <Error_Handler>
  }
}
 800076a:	bf00      	nop
 800076c:	3750      	adds	r7, #80	; 0x50
 800076e:	46bd      	mov	sp, r7
 8000770:	bd80      	pop	{r7, pc}
 8000772:	bf00      	nop
 8000774:	40023800 	.word	0x40023800
 8000778:	40007000 	.word	0x40007000

0800077c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	b088      	sub	sp, #32
 8000780:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000782:	f107 030c 	add.w	r3, r7, #12
 8000786:	2200      	movs	r2, #0
 8000788:	601a      	str	r2, [r3, #0]
 800078a:	605a      	str	r2, [r3, #4]
 800078c:	609a      	str	r2, [r3, #8]
 800078e:	60da      	str	r2, [r3, #12]
 8000790:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000792:	2300      	movs	r3, #0
 8000794:	60bb      	str	r3, [r7, #8]
 8000796:	4b1d      	ldr	r3, [pc, #116]	; (800080c <MX_GPIO_Init+0x90>)
 8000798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800079a:	4a1c      	ldr	r2, [pc, #112]	; (800080c <MX_GPIO_Init+0x90>)
 800079c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80007a0:	6313      	str	r3, [r2, #48]	; 0x30
 80007a2:	4b1a      	ldr	r3, [pc, #104]	; (800080c <MX_GPIO_Init+0x90>)
 80007a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007aa:	60bb      	str	r3, [r7, #8]
 80007ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007ae:	2300      	movs	r3, #0
 80007b0:	607b      	str	r3, [r7, #4]
 80007b2:	4b16      	ldr	r3, [pc, #88]	; (800080c <MX_GPIO_Init+0x90>)
 80007b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b6:	4a15      	ldr	r2, [pc, #84]	; (800080c <MX_GPIO_Init+0x90>)
 80007b8:	f043 0308 	orr.w	r3, r3, #8
 80007bc:	6313      	str	r3, [r2, #48]	; 0x30
 80007be:	4b13      	ldr	r3, [pc, #76]	; (800080c <MX_GPIO_Init+0x90>)
 80007c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c2:	f003 0308 	and.w	r3, r3, #8
 80007c6:	607b      	str	r3, [r7, #4]
 80007c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ca:	2300      	movs	r3, #0
 80007cc:	603b      	str	r3, [r7, #0]
 80007ce:	4b0f      	ldr	r3, [pc, #60]	; (800080c <MX_GPIO_Init+0x90>)
 80007d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d2:	4a0e      	ldr	r2, [pc, #56]	; (800080c <MX_GPIO_Init+0x90>)
 80007d4:	f043 0301 	orr.w	r3, r3, #1
 80007d8:	6313      	str	r3, [r2, #48]	; 0x30
 80007da:	4b0c      	ldr	r3, [pc, #48]	; (800080c <MX_GPIO_Init+0x90>)
 80007dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007de:	f003 0301 	and.w	r3, r3, #1
 80007e2:	603b      	str	r3, [r7, #0]
 80007e4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : PD14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 80007e6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80007ea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80007ec:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80007f0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f2:	2300      	movs	r3, #0
 80007f4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80007f6:	f107 030c 	add.w	r3, r7, #12
 80007fa:	4619      	mov	r1, r3
 80007fc:	4804      	ldr	r0, [pc, #16]	; (8000810 <MX_GPIO_Init+0x94>)
 80007fe:	f000 fb03 	bl	8000e08 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000802:	bf00      	nop
 8000804:	3720      	adds	r7, #32
 8000806:	46bd      	mov	sp, r7
 8000808:	bd80      	pop	{r7, pc}
 800080a:	bf00      	nop
 800080c:	40023800 	.word	0x40023800
 8000810:	40020c00 	.word	0x40020c00

08000814 <MyTask_Init>:

/* USER CODE BEGIN 4 */
void MyTask_Init(void const *arg){
 8000814:	b580      	push	{r7, lr}
 8000816:	b082      	sub	sp, #8
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
	for(;;){
		printf("index = %d\n",indx++);
 800081c:	4b10      	ldr	r3, [pc, #64]	; (8000860 <MyTask_Init+0x4c>)
 800081e:	781b      	ldrb	r3, [r3, #0]
 8000820:	1c5a      	adds	r2, r3, #1
 8000822:	b2d1      	uxtb	r1, r2
 8000824:	4a0e      	ldr	r2, [pc, #56]	; (8000860 <MyTask_Init+0x4c>)
 8000826:	7011      	strb	r1, [r2, #0]
 8000828:	4619      	mov	r1, r3
 800082a:	480e      	ldr	r0, [pc, #56]	; (8000864 <MyTask_Init+0x50>)
 800082c:	f003 f908 	bl	8003a40 <iprintf>
		osDelay(2000);
 8000830:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000834:	f001 fc59 	bl	80020ea <osDelay>
		if(indx == 3)
 8000838:	4b09      	ldr	r3, [pc, #36]	; (8000860 <MyTask_Init+0x4c>)
 800083a:	781b      	ldrb	r3, [r3, #0]
 800083c:	2b03      	cmp	r3, #3
 800083e:	d104      	bne.n	800084a <MyTask_Init+0x36>
			osThreadSuspend(defaultTaskHandle);
 8000840:	4b09      	ldr	r3, [pc, #36]	; (8000868 <MyTask_Init+0x54>)
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	4618      	mov	r0, r3
 8000846:	f001 fc64 	bl	8002112 <osThreadSuspend>
		if(indx == 6)
 800084a:	4b05      	ldr	r3, [pc, #20]	; (8000860 <MyTask_Init+0x4c>)
 800084c:	781b      	ldrb	r3, [r3, #0]
 800084e:	2b06      	cmp	r3, #6
 8000850:	d1e4      	bne.n	800081c <MyTask_Init+0x8>
			osThreadResume(defaultTaskHandle);
 8000852:	4b05      	ldr	r3, [pc, #20]	; (8000868 <MyTask_Init+0x54>)
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	4618      	mov	r0, r3
 8000858:	f001 fc68 	bl	800212c <osThreadResume>
		printf("index = %d\n",indx++);
 800085c:	e7de      	b.n	800081c <MyTask_Init+0x8>
 800085e:	bf00      	nop
 8000860:	200002e4 	.word	0x200002e4
 8000864:	0800485c 	.word	0x0800485c
 8000868:	200002dc 	.word	0x200002dc

0800086c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b082      	sub	sp, #8
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	printf("DefaultTask\n");
 8000874:	4803      	ldr	r0, [pc, #12]	; (8000884 <StartDefaultTask+0x18>)
 8000876:	f003 f949 	bl	8003b0c <puts>
    osDelay(1000);
 800087a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800087e:	f001 fc34 	bl	80020ea <osDelay>
	printf("DefaultTask\n");
 8000882:	e7f7      	b.n	8000874 <StartDefaultTask+0x8>
 8000884:	08004868 	.word	0x08004868

08000888 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b082      	sub	sp, #8
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	4a04      	ldr	r2, [pc, #16]	; (80008a8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000896:	4293      	cmp	r3, r2
 8000898:	d101      	bne.n	800089e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800089a:	f000 f9b3 	bl	8000c04 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800089e:	bf00      	nop
 80008a0:	3708      	adds	r7, #8
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bd80      	pop	{r7, pc}
 80008a6:	bf00      	nop
 80008a8:	40010000 	.word	0x40010000

080008ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008ac:	b480      	push	{r7}
 80008ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008b0:	b672      	cpsid	i
}
 80008b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008b4:	e7fe      	b.n	80008b4 <Error_Handler+0x8>
	...

080008b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b082      	sub	sp, #8
 80008bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008be:	2300      	movs	r3, #0
 80008c0:	607b      	str	r3, [r7, #4]
 80008c2:	4b12      	ldr	r3, [pc, #72]	; (800090c <HAL_MspInit+0x54>)
 80008c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008c6:	4a11      	ldr	r2, [pc, #68]	; (800090c <HAL_MspInit+0x54>)
 80008c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008cc:	6453      	str	r3, [r2, #68]	; 0x44
 80008ce:	4b0f      	ldr	r3, [pc, #60]	; (800090c <HAL_MspInit+0x54>)
 80008d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80008d6:	607b      	str	r3, [r7, #4]
 80008d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008da:	2300      	movs	r3, #0
 80008dc:	603b      	str	r3, [r7, #0]
 80008de:	4b0b      	ldr	r3, [pc, #44]	; (800090c <HAL_MspInit+0x54>)
 80008e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008e2:	4a0a      	ldr	r2, [pc, #40]	; (800090c <HAL_MspInit+0x54>)
 80008e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008e8:	6413      	str	r3, [r2, #64]	; 0x40
 80008ea:	4b08      	ldr	r3, [pc, #32]	; (800090c <HAL_MspInit+0x54>)
 80008ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008f2:	603b      	str	r3, [r7, #0]
 80008f4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80008f6:	2200      	movs	r2, #0
 80008f8:	210f      	movs	r1, #15
 80008fa:	f06f 0001 	mvn.w	r0, #1
 80008fe:	f000 fa59 	bl	8000db4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000902:	bf00      	nop
 8000904:	3708      	adds	r7, #8
 8000906:	46bd      	mov	sp, r7
 8000908:	bd80      	pop	{r7, pc}
 800090a:	bf00      	nop
 800090c:	40023800 	.word	0x40023800

08000910 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b08c      	sub	sp, #48	; 0x30
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000918:	2300      	movs	r3, #0
 800091a:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 800091c:	2300      	movs	r3, #0
 800091e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000920:	2300      	movs	r3, #0
 8000922:	60bb      	str	r3, [r7, #8]
 8000924:	4b2f      	ldr	r3, [pc, #188]	; (80009e4 <HAL_InitTick+0xd4>)
 8000926:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000928:	4a2e      	ldr	r2, [pc, #184]	; (80009e4 <HAL_InitTick+0xd4>)
 800092a:	f043 0301 	orr.w	r3, r3, #1
 800092e:	6453      	str	r3, [r2, #68]	; 0x44
 8000930:	4b2c      	ldr	r3, [pc, #176]	; (80009e4 <HAL_InitTick+0xd4>)
 8000932:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000934:	f003 0301 	and.w	r3, r3, #1
 8000938:	60bb      	str	r3, [r7, #8]
 800093a:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800093c:	f107 020c 	add.w	r2, r7, #12
 8000940:	f107 0310 	add.w	r3, r7, #16
 8000944:	4611      	mov	r1, r2
 8000946:	4618      	mov	r0, r3
 8000948:	f001 f87e 	bl	8001a48 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 800094c:	f001 f868 	bl	8001a20 <HAL_RCC_GetPCLK2Freq>
 8000950:	4603      	mov	r3, r0
 8000952:	005b      	lsls	r3, r3, #1
 8000954:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000956:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000958:	4a23      	ldr	r2, [pc, #140]	; (80009e8 <HAL_InitTick+0xd8>)
 800095a:	fba2 2303 	umull	r2, r3, r2, r3
 800095e:	0c9b      	lsrs	r3, r3, #18
 8000960:	3b01      	subs	r3, #1
 8000962:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000964:	4b21      	ldr	r3, [pc, #132]	; (80009ec <HAL_InitTick+0xdc>)
 8000966:	4a22      	ldr	r2, [pc, #136]	; (80009f0 <HAL_InitTick+0xe0>)
 8000968:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800096a:	4b20      	ldr	r3, [pc, #128]	; (80009ec <HAL_InitTick+0xdc>)
 800096c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000970:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000972:	4a1e      	ldr	r2, [pc, #120]	; (80009ec <HAL_InitTick+0xdc>)
 8000974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000976:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000978:	4b1c      	ldr	r3, [pc, #112]	; (80009ec <HAL_InitTick+0xdc>)
 800097a:	2200      	movs	r2, #0
 800097c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800097e:	4b1b      	ldr	r3, [pc, #108]	; (80009ec <HAL_InitTick+0xdc>)
 8000980:	2200      	movs	r2, #0
 8000982:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000984:	4b19      	ldr	r3, [pc, #100]	; (80009ec <HAL_InitTick+0xdc>)
 8000986:	2200      	movs	r2, #0
 8000988:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 800098a:	4818      	ldr	r0, [pc, #96]	; (80009ec <HAL_InitTick+0xdc>)
 800098c:	f001 f88e 	bl	8001aac <HAL_TIM_Base_Init>
 8000990:	4603      	mov	r3, r0
 8000992:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8000996:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800099a:	2b00      	cmp	r3, #0
 800099c:	d11b      	bne.n	80009d6 <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 800099e:	4813      	ldr	r0, [pc, #76]	; (80009ec <HAL_InitTick+0xdc>)
 80009a0:	f001 f8de 	bl	8001b60 <HAL_TIM_Base_Start_IT>
 80009a4:	4603      	mov	r3, r0
 80009a6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 80009aa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d111      	bne.n	80009d6 <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80009b2:	2019      	movs	r0, #25
 80009b4:	f000 fa1a 	bl	8000dec <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	2b0f      	cmp	r3, #15
 80009bc:	d808      	bhi.n	80009d0 <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 80009be:	2200      	movs	r2, #0
 80009c0:	6879      	ldr	r1, [r7, #4]
 80009c2:	2019      	movs	r0, #25
 80009c4:	f000 f9f6 	bl	8000db4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80009c8:	4a0a      	ldr	r2, [pc, #40]	; (80009f4 <HAL_InitTick+0xe4>)
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	6013      	str	r3, [r2, #0]
 80009ce:	e002      	b.n	80009d6 <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 80009d0:	2301      	movs	r3, #1
 80009d2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80009d6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80009da:	4618      	mov	r0, r3
 80009dc:	3730      	adds	r7, #48	; 0x30
 80009de:	46bd      	mov	sp, r7
 80009e0:	bd80      	pop	{r7, pc}
 80009e2:	bf00      	nop
 80009e4:	40023800 	.word	0x40023800
 80009e8:	431bde83 	.word	0x431bde83
 80009ec:	200002e8 	.word	0x200002e8
 80009f0:	40010000 	.word	0x40010000
 80009f4:	20000004 	.word	0x20000004

080009f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009f8:	b480      	push	{r7}
 80009fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80009fc:	e7fe      	b.n	80009fc <NMI_Handler+0x4>

080009fe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009fe:	b480      	push	{r7}
 8000a00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a02:	e7fe      	b.n	8000a02 <HardFault_Handler+0x4>

08000a04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a04:	b480      	push	{r7}
 8000a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a08:	e7fe      	b.n	8000a08 <MemManage_Handler+0x4>

08000a0a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a0a:	b480      	push	{r7}
 8000a0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a0e:	e7fe      	b.n	8000a0e <BusFault_Handler+0x4>

08000a10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a10:	b480      	push	{r7}
 8000a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a14:	e7fe      	b.n	8000a14 <UsageFault_Handler+0x4>

08000a16 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a16:	b480      	push	{r7}
 8000a18:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a1a:	bf00      	nop
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a22:	4770      	bx	lr

08000a24 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000a28:	4802      	ldr	r0, [pc, #8]	; (8000a34 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000a2a:	f001 f909 	bl	8001c40 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000a2e:	bf00      	nop
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	bf00      	nop
 8000a34:	200002e8 	.word	0x200002e8

08000a38 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b086      	sub	sp, #24
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	60f8      	str	r0, [r7, #12]
 8000a40:	60b9      	str	r1, [r7, #8]
 8000a42:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a44:	2300      	movs	r3, #0
 8000a46:	617b      	str	r3, [r7, #20]
 8000a48:	e00a      	b.n	8000a60 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000a4a:	f3af 8000 	nop.w
 8000a4e:	4601      	mov	r1, r0
 8000a50:	68bb      	ldr	r3, [r7, #8]
 8000a52:	1c5a      	adds	r2, r3, #1
 8000a54:	60ba      	str	r2, [r7, #8]
 8000a56:	b2ca      	uxtb	r2, r1
 8000a58:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a5a:	697b      	ldr	r3, [r7, #20]
 8000a5c:	3301      	adds	r3, #1
 8000a5e:	617b      	str	r3, [r7, #20]
 8000a60:	697a      	ldr	r2, [r7, #20]
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	429a      	cmp	r2, r3
 8000a66:	dbf0      	blt.n	8000a4a <_read+0x12>
  }

  return len;
 8000a68:	687b      	ldr	r3, [r7, #4]
}
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	3718      	adds	r7, #24
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}

08000a72 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000a72:	b480      	push	{r7}
 8000a74:	b083      	sub	sp, #12
 8000a76:	af00      	add	r7, sp, #0
 8000a78:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000a7a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a7e:	4618      	mov	r0, r3
 8000a80:	370c      	adds	r7, #12
 8000a82:	46bd      	mov	sp, r7
 8000a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a88:	4770      	bx	lr

08000a8a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a8a:	b480      	push	{r7}
 8000a8c:	b083      	sub	sp, #12
 8000a8e:	af00      	add	r7, sp, #0
 8000a90:	6078      	str	r0, [r7, #4]
 8000a92:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000a94:	683b      	ldr	r3, [r7, #0]
 8000a96:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a9a:	605a      	str	r2, [r3, #4]
  return 0;
 8000a9c:	2300      	movs	r3, #0
}
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	370c      	adds	r7, #12
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa8:	4770      	bx	lr

08000aaa <_isatty>:

int _isatty(int file)
{
 8000aaa:	b480      	push	{r7}
 8000aac:	b083      	sub	sp, #12
 8000aae:	af00      	add	r7, sp, #0
 8000ab0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000ab2:	2301      	movs	r3, #1
}
 8000ab4:	4618      	mov	r0, r3
 8000ab6:	370c      	adds	r7, #12
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000abe:	4770      	bx	lr

08000ac0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	b085      	sub	sp, #20
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	60f8      	str	r0, [r7, #12]
 8000ac8:	60b9      	str	r1, [r7, #8]
 8000aca:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000acc:	2300      	movs	r3, #0
}
 8000ace:	4618      	mov	r0, r3
 8000ad0:	3714      	adds	r7, #20
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad8:	4770      	bx	lr
	...

08000adc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b086      	sub	sp, #24
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ae4:	4a14      	ldr	r2, [pc, #80]	; (8000b38 <_sbrk+0x5c>)
 8000ae6:	4b15      	ldr	r3, [pc, #84]	; (8000b3c <_sbrk+0x60>)
 8000ae8:	1ad3      	subs	r3, r2, r3
 8000aea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000aec:	697b      	ldr	r3, [r7, #20]
 8000aee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000af0:	4b13      	ldr	r3, [pc, #76]	; (8000b40 <_sbrk+0x64>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d102      	bne.n	8000afe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000af8:	4b11      	ldr	r3, [pc, #68]	; (8000b40 <_sbrk+0x64>)
 8000afa:	4a12      	ldr	r2, [pc, #72]	; (8000b44 <_sbrk+0x68>)
 8000afc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000afe:	4b10      	ldr	r3, [pc, #64]	; (8000b40 <_sbrk+0x64>)
 8000b00:	681a      	ldr	r2, [r3, #0]
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	4413      	add	r3, r2
 8000b06:	693a      	ldr	r2, [r7, #16]
 8000b08:	429a      	cmp	r2, r3
 8000b0a:	d207      	bcs.n	8000b1c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b0c:	f003 f92c 	bl	8003d68 <__errno>
 8000b10:	4603      	mov	r3, r0
 8000b12:	220c      	movs	r2, #12
 8000b14:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b16:	f04f 33ff 	mov.w	r3, #4294967295
 8000b1a:	e009      	b.n	8000b30 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b1c:	4b08      	ldr	r3, [pc, #32]	; (8000b40 <_sbrk+0x64>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b22:	4b07      	ldr	r3, [pc, #28]	; (8000b40 <_sbrk+0x64>)
 8000b24:	681a      	ldr	r2, [r3, #0]
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	4413      	add	r3, r2
 8000b2a:	4a05      	ldr	r2, [pc, #20]	; (8000b40 <_sbrk+0x64>)
 8000b2c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b2e:	68fb      	ldr	r3, [r7, #12]
}
 8000b30:	4618      	mov	r0, r3
 8000b32:	3718      	adds	r7, #24
 8000b34:	46bd      	mov	sp, r7
 8000b36:	bd80      	pop	{r7, pc}
 8000b38:	20020000 	.word	0x20020000
 8000b3c:	00000400 	.word	0x00000400
 8000b40:	20000330 	.word	0x20000330
 8000b44:	200041d8 	.word	0x200041d8

08000b48 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b4c:	4b06      	ldr	r3, [pc, #24]	; (8000b68 <SystemInit+0x20>)
 8000b4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b52:	4a05      	ldr	r2, [pc, #20]	; (8000b68 <SystemInit+0x20>)
 8000b54:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b58:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b5c:	bf00      	nop
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop
 8000b68:	e000ed00 	.word	0xe000ed00

08000b6c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000b6c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ba4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000b70:	f7ff ffea 	bl	8000b48 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b74:	480c      	ldr	r0, [pc, #48]	; (8000ba8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000b76:	490d      	ldr	r1, [pc, #52]	; (8000bac <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000b78:	4a0d      	ldr	r2, [pc, #52]	; (8000bb0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000b7a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b7c:	e002      	b.n	8000b84 <LoopCopyDataInit>

08000b7e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b7e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b80:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b82:	3304      	adds	r3, #4

08000b84 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b84:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b86:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b88:	d3f9      	bcc.n	8000b7e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b8a:	4a0a      	ldr	r2, [pc, #40]	; (8000bb4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000b8c:	4c0a      	ldr	r4, [pc, #40]	; (8000bb8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000b8e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b90:	e001      	b.n	8000b96 <LoopFillZerobss>

08000b92 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b92:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b94:	3204      	adds	r2, #4

08000b96 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b96:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b98:	d3fb      	bcc.n	8000b92 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b9a:	f003 f8eb 	bl	8003d74 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b9e:	f7ff fd45 	bl	800062c <main>
  bx  lr    
 8000ba2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000ba4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000ba8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bac:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000bb0:	080048d8 	.word	0x080048d8
  ldr r2, =_sbss
 8000bb4:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000bb8:	200041d8 	.word	0x200041d8

08000bbc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000bbc:	e7fe      	b.n	8000bbc <ADC_IRQHandler>
	...

08000bc0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000bc4:	4b0e      	ldr	r3, [pc, #56]	; (8000c00 <HAL_Init+0x40>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	4a0d      	ldr	r2, [pc, #52]	; (8000c00 <HAL_Init+0x40>)
 8000bca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000bce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000bd0:	4b0b      	ldr	r3, [pc, #44]	; (8000c00 <HAL_Init+0x40>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	4a0a      	ldr	r2, [pc, #40]	; (8000c00 <HAL_Init+0x40>)
 8000bd6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000bda:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bdc:	4b08      	ldr	r3, [pc, #32]	; (8000c00 <HAL_Init+0x40>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	4a07      	ldr	r2, [pc, #28]	; (8000c00 <HAL_Init+0x40>)
 8000be2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000be6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000be8:	2003      	movs	r0, #3
 8000bea:	f000 f8d8 	bl	8000d9e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000bee:	200f      	movs	r0, #15
 8000bf0:	f7ff fe8e 	bl	8000910 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000bf4:	f7ff fe60 	bl	80008b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000bf8:	2300      	movs	r3, #0
}
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	40023c00 	.word	0x40023c00

08000c04 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c04:	b480      	push	{r7}
 8000c06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c08:	4b06      	ldr	r3, [pc, #24]	; (8000c24 <HAL_IncTick+0x20>)
 8000c0a:	781b      	ldrb	r3, [r3, #0]
 8000c0c:	461a      	mov	r2, r3
 8000c0e:	4b06      	ldr	r3, [pc, #24]	; (8000c28 <HAL_IncTick+0x24>)
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	4413      	add	r3, r2
 8000c14:	4a04      	ldr	r2, [pc, #16]	; (8000c28 <HAL_IncTick+0x24>)
 8000c16:	6013      	str	r3, [r2, #0]
}
 8000c18:	bf00      	nop
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c20:	4770      	bx	lr
 8000c22:	bf00      	nop
 8000c24:	20000008 	.word	0x20000008
 8000c28:	20000334 	.word	0x20000334

08000c2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	af00      	add	r7, sp, #0
  return uwTick;
 8000c30:	4b03      	ldr	r3, [pc, #12]	; (8000c40 <HAL_GetTick+0x14>)
 8000c32:	681b      	ldr	r3, [r3, #0]
}
 8000c34:	4618      	mov	r0, r3
 8000c36:	46bd      	mov	sp, r7
 8000c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop
 8000c40:	20000334 	.word	0x20000334

08000c44 <__NVIC_SetPriorityGrouping>:
{
 8000c44:	b480      	push	{r7}
 8000c46:	b085      	sub	sp, #20
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	f003 0307 	and.w	r3, r3, #7
 8000c52:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c54:	4b0c      	ldr	r3, [pc, #48]	; (8000c88 <__NVIC_SetPriorityGrouping+0x44>)
 8000c56:	68db      	ldr	r3, [r3, #12]
 8000c58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c5a:	68ba      	ldr	r2, [r7, #8]
 8000c5c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c60:	4013      	ands	r3, r2
 8000c62:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c64:	68fb      	ldr	r3, [r7, #12]
 8000c66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c68:	68bb      	ldr	r3, [r7, #8]
 8000c6a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c6c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c76:	4a04      	ldr	r2, [pc, #16]	; (8000c88 <__NVIC_SetPriorityGrouping+0x44>)
 8000c78:	68bb      	ldr	r3, [r7, #8]
 8000c7a:	60d3      	str	r3, [r2, #12]
}
 8000c7c:	bf00      	nop
 8000c7e:	3714      	adds	r7, #20
 8000c80:	46bd      	mov	sp, r7
 8000c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c86:	4770      	bx	lr
 8000c88:	e000ed00 	.word	0xe000ed00

08000c8c <__NVIC_GetPriorityGrouping>:
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c90:	4b04      	ldr	r3, [pc, #16]	; (8000ca4 <__NVIC_GetPriorityGrouping+0x18>)
 8000c92:	68db      	ldr	r3, [r3, #12]
 8000c94:	0a1b      	lsrs	r3, r3, #8
 8000c96:	f003 0307 	and.w	r3, r3, #7
}
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca2:	4770      	bx	lr
 8000ca4:	e000ed00 	.word	0xe000ed00

08000ca8 <__NVIC_EnableIRQ>:
{
 8000ca8:	b480      	push	{r7}
 8000caa:	b083      	sub	sp, #12
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	4603      	mov	r3, r0
 8000cb0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	db0b      	blt.n	8000cd2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000cba:	79fb      	ldrb	r3, [r7, #7]
 8000cbc:	f003 021f 	and.w	r2, r3, #31
 8000cc0:	4907      	ldr	r1, [pc, #28]	; (8000ce0 <__NVIC_EnableIRQ+0x38>)
 8000cc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cc6:	095b      	lsrs	r3, r3, #5
 8000cc8:	2001      	movs	r0, #1
 8000cca:	fa00 f202 	lsl.w	r2, r0, r2
 8000cce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000cd2:	bf00      	nop
 8000cd4:	370c      	adds	r7, #12
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cdc:	4770      	bx	lr
 8000cde:	bf00      	nop
 8000ce0:	e000e100 	.word	0xe000e100

08000ce4 <__NVIC_SetPriority>:
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	b083      	sub	sp, #12
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	4603      	mov	r3, r0
 8000cec:	6039      	str	r1, [r7, #0]
 8000cee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cf0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	db0a      	blt.n	8000d0e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cf8:	683b      	ldr	r3, [r7, #0]
 8000cfa:	b2da      	uxtb	r2, r3
 8000cfc:	490c      	ldr	r1, [pc, #48]	; (8000d30 <__NVIC_SetPriority+0x4c>)
 8000cfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d02:	0112      	lsls	r2, r2, #4
 8000d04:	b2d2      	uxtb	r2, r2
 8000d06:	440b      	add	r3, r1
 8000d08:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000d0c:	e00a      	b.n	8000d24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d0e:	683b      	ldr	r3, [r7, #0]
 8000d10:	b2da      	uxtb	r2, r3
 8000d12:	4908      	ldr	r1, [pc, #32]	; (8000d34 <__NVIC_SetPriority+0x50>)
 8000d14:	79fb      	ldrb	r3, [r7, #7]
 8000d16:	f003 030f 	and.w	r3, r3, #15
 8000d1a:	3b04      	subs	r3, #4
 8000d1c:	0112      	lsls	r2, r2, #4
 8000d1e:	b2d2      	uxtb	r2, r2
 8000d20:	440b      	add	r3, r1
 8000d22:	761a      	strb	r2, [r3, #24]
}
 8000d24:	bf00      	nop
 8000d26:	370c      	adds	r7, #12
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2e:	4770      	bx	lr
 8000d30:	e000e100 	.word	0xe000e100
 8000d34:	e000ed00 	.word	0xe000ed00

08000d38 <NVIC_EncodePriority>:
{
 8000d38:	b480      	push	{r7}
 8000d3a:	b089      	sub	sp, #36	; 0x24
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	60f8      	str	r0, [r7, #12]
 8000d40:	60b9      	str	r1, [r7, #8]
 8000d42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d44:	68fb      	ldr	r3, [r7, #12]
 8000d46:	f003 0307 	and.w	r3, r3, #7
 8000d4a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d4c:	69fb      	ldr	r3, [r7, #28]
 8000d4e:	f1c3 0307 	rsb	r3, r3, #7
 8000d52:	2b04      	cmp	r3, #4
 8000d54:	bf28      	it	cs
 8000d56:	2304      	movcs	r3, #4
 8000d58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d5a:	69fb      	ldr	r3, [r7, #28]
 8000d5c:	3304      	adds	r3, #4
 8000d5e:	2b06      	cmp	r3, #6
 8000d60:	d902      	bls.n	8000d68 <NVIC_EncodePriority+0x30>
 8000d62:	69fb      	ldr	r3, [r7, #28]
 8000d64:	3b03      	subs	r3, #3
 8000d66:	e000      	b.n	8000d6a <NVIC_EncodePriority+0x32>
 8000d68:	2300      	movs	r3, #0
 8000d6a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d6c:	f04f 32ff 	mov.w	r2, #4294967295
 8000d70:	69bb      	ldr	r3, [r7, #24]
 8000d72:	fa02 f303 	lsl.w	r3, r2, r3
 8000d76:	43da      	mvns	r2, r3
 8000d78:	68bb      	ldr	r3, [r7, #8]
 8000d7a:	401a      	ands	r2, r3
 8000d7c:	697b      	ldr	r3, [r7, #20]
 8000d7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d80:	f04f 31ff 	mov.w	r1, #4294967295
 8000d84:	697b      	ldr	r3, [r7, #20]
 8000d86:	fa01 f303 	lsl.w	r3, r1, r3
 8000d8a:	43d9      	mvns	r1, r3
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d90:	4313      	orrs	r3, r2
}
 8000d92:	4618      	mov	r0, r3
 8000d94:	3724      	adds	r7, #36	; 0x24
 8000d96:	46bd      	mov	sp, r7
 8000d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9c:	4770      	bx	lr

08000d9e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d9e:	b580      	push	{r7, lr}
 8000da0:	b082      	sub	sp, #8
 8000da2:	af00      	add	r7, sp, #0
 8000da4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000da6:	6878      	ldr	r0, [r7, #4]
 8000da8:	f7ff ff4c 	bl	8000c44 <__NVIC_SetPriorityGrouping>
}
 8000dac:	bf00      	nop
 8000dae:	3708      	adds	r7, #8
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bd80      	pop	{r7, pc}

08000db4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b086      	sub	sp, #24
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	4603      	mov	r3, r0
 8000dbc:	60b9      	str	r1, [r7, #8]
 8000dbe:	607a      	str	r2, [r7, #4]
 8000dc0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000dc6:	f7ff ff61 	bl	8000c8c <__NVIC_GetPriorityGrouping>
 8000dca:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000dcc:	687a      	ldr	r2, [r7, #4]
 8000dce:	68b9      	ldr	r1, [r7, #8]
 8000dd0:	6978      	ldr	r0, [r7, #20]
 8000dd2:	f7ff ffb1 	bl	8000d38 <NVIC_EncodePriority>
 8000dd6:	4602      	mov	r2, r0
 8000dd8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ddc:	4611      	mov	r1, r2
 8000dde:	4618      	mov	r0, r3
 8000de0:	f7ff ff80 	bl	8000ce4 <__NVIC_SetPriority>
}
 8000de4:	bf00      	nop
 8000de6:	3718      	adds	r7, #24
 8000de8:	46bd      	mov	sp, r7
 8000dea:	bd80      	pop	{r7, pc}

08000dec <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b082      	sub	sp, #8
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	4603      	mov	r3, r0
 8000df4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000df6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	f7ff ff54 	bl	8000ca8 <__NVIC_EnableIRQ>
}
 8000e00:	bf00      	nop
 8000e02:	3708      	adds	r7, #8
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bd80      	pop	{r7, pc}

08000e08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	b089      	sub	sp, #36	; 0x24
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
 8000e10:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000e12:	2300      	movs	r3, #0
 8000e14:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000e16:	2300      	movs	r3, #0
 8000e18:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000e1e:	2300      	movs	r3, #0
 8000e20:	61fb      	str	r3, [r7, #28]
 8000e22:	e16b      	b.n	80010fc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000e24:	2201      	movs	r2, #1
 8000e26:	69fb      	ldr	r3, [r7, #28]
 8000e28:	fa02 f303 	lsl.w	r3, r2, r3
 8000e2c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	697a      	ldr	r2, [r7, #20]
 8000e34:	4013      	ands	r3, r2
 8000e36:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000e38:	693a      	ldr	r2, [r7, #16]
 8000e3a:	697b      	ldr	r3, [r7, #20]
 8000e3c:	429a      	cmp	r2, r3
 8000e3e:	f040 815a 	bne.w	80010f6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e42:	683b      	ldr	r3, [r7, #0]
 8000e44:	685b      	ldr	r3, [r3, #4]
 8000e46:	f003 0303 	and.w	r3, r3, #3
 8000e4a:	2b01      	cmp	r3, #1
 8000e4c:	d005      	beq.n	8000e5a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e4e:	683b      	ldr	r3, [r7, #0]
 8000e50:	685b      	ldr	r3, [r3, #4]
 8000e52:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e56:	2b02      	cmp	r3, #2
 8000e58:	d130      	bne.n	8000ebc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	689b      	ldr	r3, [r3, #8]
 8000e5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000e60:	69fb      	ldr	r3, [r7, #28]
 8000e62:	005b      	lsls	r3, r3, #1
 8000e64:	2203      	movs	r2, #3
 8000e66:	fa02 f303 	lsl.w	r3, r2, r3
 8000e6a:	43db      	mvns	r3, r3
 8000e6c:	69ba      	ldr	r2, [r7, #24]
 8000e6e:	4013      	ands	r3, r2
 8000e70:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e72:	683b      	ldr	r3, [r7, #0]
 8000e74:	68da      	ldr	r2, [r3, #12]
 8000e76:	69fb      	ldr	r3, [r7, #28]
 8000e78:	005b      	lsls	r3, r3, #1
 8000e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e7e:	69ba      	ldr	r2, [r7, #24]
 8000e80:	4313      	orrs	r3, r2
 8000e82:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	69ba      	ldr	r2, [r7, #24]
 8000e88:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	685b      	ldr	r3, [r3, #4]
 8000e8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e90:	2201      	movs	r2, #1
 8000e92:	69fb      	ldr	r3, [r7, #28]
 8000e94:	fa02 f303 	lsl.w	r3, r2, r3
 8000e98:	43db      	mvns	r3, r3
 8000e9a:	69ba      	ldr	r2, [r7, #24]
 8000e9c:	4013      	ands	r3, r2
 8000e9e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ea0:	683b      	ldr	r3, [r7, #0]
 8000ea2:	685b      	ldr	r3, [r3, #4]
 8000ea4:	091b      	lsrs	r3, r3, #4
 8000ea6:	f003 0201 	and.w	r2, r3, #1
 8000eaa:	69fb      	ldr	r3, [r7, #28]
 8000eac:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb0:	69ba      	ldr	r2, [r7, #24]
 8000eb2:	4313      	orrs	r3, r2
 8000eb4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	69ba      	ldr	r2, [r7, #24]
 8000eba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ebc:	683b      	ldr	r3, [r7, #0]
 8000ebe:	685b      	ldr	r3, [r3, #4]
 8000ec0:	f003 0303 	and.w	r3, r3, #3
 8000ec4:	2b03      	cmp	r3, #3
 8000ec6:	d017      	beq.n	8000ef8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	68db      	ldr	r3, [r3, #12]
 8000ecc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000ece:	69fb      	ldr	r3, [r7, #28]
 8000ed0:	005b      	lsls	r3, r3, #1
 8000ed2:	2203      	movs	r2, #3
 8000ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed8:	43db      	mvns	r3, r3
 8000eda:	69ba      	ldr	r2, [r7, #24]
 8000edc:	4013      	ands	r3, r2
 8000ede:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	689a      	ldr	r2, [r3, #8]
 8000ee4:	69fb      	ldr	r3, [r7, #28]
 8000ee6:	005b      	lsls	r3, r3, #1
 8000ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8000eec:	69ba      	ldr	r2, [r7, #24]
 8000eee:	4313      	orrs	r3, r2
 8000ef0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	69ba      	ldr	r2, [r7, #24]
 8000ef6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ef8:	683b      	ldr	r3, [r7, #0]
 8000efa:	685b      	ldr	r3, [r3, #4]
 8000efc:	f003 0303 	and.w	r3, r3, #3
 8000f00:	2b02      	cmp	r3, #2
 8000f02:	d123      	bne.n	8000f4c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f04:	69fb      	ldr	r3, [r7, #28]
 8000f06:	08da      	lsrs	r2, r3, #3
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	3208      	adds	r2, #8
 8000f0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f10:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f12:	69fb      	ldr	r3, [r7, #28]
 8000f14:	f003 0307 	and.w	r3, r3, #7
 8000f18:	009b      	lsls	r3, r3, #2
 8000f1a:	220f      	movs	r2, #15
 8000f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f20:	43db      	mvns	r3, r3
 8000f22:	69ba      	ldr	r2, [r7, #24]
 8000f24:	4013      	ands	r3, r2
 8000f26:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000f28:	683b      	ldr	r3, [r7, #0]
 8000f2a:	691a      	ldr	r2, [r3, #16]
 8000f2c:	69fb      	ldr	r3, [r7, #28]
 8000f2e:	f003 0307 	and.w	r3, r3, #7
 8000f32:	009b      	lsls	r3, r3, #2
 8000f34:	fa02 f303 	lsl.w	r3, r2, r3
 8000f38:	69ba      	ldr	r2, [r7, #24]
 8000f3a:	4313      	orrs	r3, r2
 8000f3c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000f3e:	69fb      	ldr	r3, [r7, #28]
 8000f40:	08da      	lsrs	r2, r3, #3
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	3208      	adds	r2, #8
 8000f46:	69b9      	ldr	r1, [r7, #24]
 8000f48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f52:	69fb      	ldr	r3, [r7, #28]
 8000f54:	005b      	lsls	r3, r3, #1
 8000f56:	2203      	movs	r2, #3
 8000f58:	fa02 f303 	lsl.w	r3, r2, r3
 8000f5c:	43db      	mvns	r3, r3
 8000f5e:	69ba      	ldr	r2, [r7, #24]
 8000f60:	4013      	ands	r3, r2
 8000f62:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	685b      	ldr	r3, [r3, #4]
 8000f68:	f003 0203 	and.w	r2, r3, #3
 8000f6c:	69fb      	ldr	r3, [r7, #28]
 8000f6e:	005b      	lsls	r3, r3, #1
 8000f70:	fa02 f303 	lsl.w	r3, r2, r3
 8000f74:	69ba      	ldr	r2, [r7, #24]
 8000f76:	4313      	orrs	r3, r2
 8000f78:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	69ba      	ldr	r2, [r7, #24]
 8000f7e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000f80:	683b      	ldr	r3, [r7, #0]
 8000f82:	685b      	ldr	r3, [r3, #4]
 8000f84:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	f000 80b4 	beq.w	80010f6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f8e:	2300      	movs	r3, #0
 8000f90:	60fb      	str	r3, [r7, #12]
 8000f92:	4b60      	ldr	r3, [pc, #384]	; (8001114 <HAL_GPIO_Init+0x30c>)
 8000f94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f96:	4a5f      	ldr	r2, [pc, #380]	; (8001114 <HAL_GPIO_Init+0x30c>)
 8000f98:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f9c:	6453      	str	r3, [r2, #68]	; 0x44
 8000f9e:	4b5d      	ldr	r3, [pc, #372]	; (8001114 <HAL_GPIO_Init+0x30c>)
 8000fa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fa2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000fa6:	60fb      	str	r3, [r7, #12]
 8000fa8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000faa:	4a5b      	ldr	r2, [pc, #364]	; (8001118 <HAL_GPIO_Init+0x310>)
 8000fac:	69fb      	ldr	r3, [r7, #28]
 8000fae:	089b      	lsrs	r3, r3, #2
 8000fb0:	3302      	adds	r3, #2
 8000fb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000fb8:	69fb      	ldr	r3, [r7, #28]
 8000fba:	f003 0303 	and.w	r3, r3, #3
 8000fbe:	009b      	lsls	r3, r3, #2
 8000fc0:	220f      	movs	r2, #15
 8000fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc6:	43db      	mvns	r3, r3
 8000fc8:	69ba      	ldr	r2, [r7, #24]
 8000fca:	4013      	ands	r3, r2
 8000fcc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	4a52      	ldr	r2, [pc, #328]	; (800111c <HAL_GPIO_Init+0x314>)
 8000fd2:	4293      	cmp	r3, r2
 8000fd4:	d02b      	beq.n	800102e <HAL_GPIO_Init+0x226>
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	4a51      	ldr	r2, [pc, #324]	; (8001120 <HAL_GPIO_Init+0x318>)
 8000fda:	4293      	cmp	r3, r2
 8000fdc:	d025      	beq.n	800102a <HAL_GPIO_Init+0x222>
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	4a50      	ldr	r2, [pc, #320]	; (8001124 <HAL_GPIO_Init+0x31c>)
 8000fe2:	4293      	cmp	r3, r2
 8000fe4:	d01f      	beq.n	8001026 <HAL_GPIO_Init+0x21e>
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	4a4f      	ldr	r2, [pc, #316]	; (8001128 <HAL_GPIO_Init+0x320>)
 8000fea:	4293      	cmp	r3, r2
 8000fec:	d019      	beq.n	8001022 <HAL_GPIO_Init+0x21a>
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	4a4e      	ldr	r2, [pc, #312]	; (800112c <HAL_GPIO_Init+0x324>)
 8000ff2:	4293      	cmp	r3, r2
 8000ff4:	d013      	beq.n	800101e <HAL_GPIO_Init+0x216>
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	4a4d      	ldr	r2, [pc, #308]	; (8001130 <HAL_GPIO_Init+0x328>)
 8000ffa:	4293      	cmp	r3, r2
 8000ffc:	d00d      	beq.n	800101a <HAL_GPIO_Init+0x212>
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	4a4c      	ldr	r2, [pc, #304]	; (8001134 <HAL_GPIO_Init+0x32c>)
 8001002:	4293      	cmp	r3, r2
 8001004:	d007      	beq.n	8001016 <HAL_GPIO_Init+0x20e>
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	4a4b      	ldr	r2, [pc, #300]	; (8001138 <HAL_GPIO_Init+0x330>)
 800100a:	4293      	cmp	r3, r2
 800100c:	d101      	bne.n	8001012 <HAL_GPIO_Init+0x20a>
 800100e:	2307      	movs	r3, #7
 8001010:	e00e      	b.n	8001030 <HAL_GPIO_Init+0x228>
 8001012:	2308      	movs	r3, #8
 8001014:	e00c      	b.n	8001030 <HAL_GPIO_Init+0x228>
 8001016:	2306      	movs	r3, #6
 8001018:	e00a      	b.n	8001030 <HAL_GPIO_Init+0x228>
 800101a:	2305      	movs	r3, #5
 800101c:	e008      	b.n	8001030 <HAL_GPIO_Init+0x228>
 800101e:	2304      	movs	r3, #4
 8001020:	e006      	b.n	8001030 <HAL_GPIO_Init+0x228>
 8001022:	2303      	movs	r3, #3
 8001024:	e004      	b.n	8001030 <HAL_GPIO_Init+0x228>
 8001026:	2302      	movs	r3, #2
 8001028:	e002      	b.n	8001030 <HAL_GPIO_Init+0x228>
 800102a:	2301      	movs	r3, #1
 800102c:	e000      	b.n	8001030 <HAL_GPIO_Init+0x228>
 800102e:	2300      	movs	r3, #0
 8001030:	69fa      	ldr	r2, [r7, #28]
 8001032:	f002 0203 	and.w	r2, r2, #3
 8001036:	0092      	lsls	r2, r2, #2
 8001038:	4093      	lsls	r3, r2
 800103a:	69ba      	ldr	r2, [r7, #24]
 800103c:	4313      	orrs	r3, r2
 800103e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001040:	4935      	ldr	r1, [pc, #212]	; (8001118 <HAL_GPIO_Init+0x310>)
 8001042:	69fb      	ldr	r3, [r7, #28]
 8001044:	089b      	lsrs	r3, r3, #2
 8001046:	3302      	adds	r3, #2
 8001048:	69ba      	ldr	r2, [r7, #24]
 800104a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800104e:	4b3b      	ldr	r3, [pc, #236]	; (800113c <HAL_GPIO_Init+0x334>)
 8001050:	689b      	ldr	r3, [r3, #8]
 8001052:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001054:	693b      	ldr	r3, [r7, #16]
 8001056:	43db      	mvns	r3, r3
 8001058:	69ba      	ldr	r2, [r7, #24]
 800105a:	4013      	ands	r3, r2
 800105c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	685b      	ldr	r3, [r3, #4]
 8001062:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001066:	2b00      	cmp	r3, #0
 8001068:	d003      	beq.n	8001072 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800106a:	69ba      	ldr	r2, [r7, #24]
 800106c:	693b      	ldr	r3, [r7, #16]
 800106e:	4313      	orrs	r3, r2
 8001070:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001072:	4a32      	ldr	r2, [pc, #200]	; (800113c <HAL_GPIO_Init+0x334>)
 8001074:	69bb      	ldr	r3, [r7, #24]
 8001076:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001078:	4b30      	ldr	r3, [pc, #192]	; (800113c <HAL_GPIO_Init+0x334>)
 800107a:	68db      	ldr	r3, [r3, #12]
 800107c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800107e:	693b      	ldr	r3, [r7, #16]
 8001080:	43db      	mvns	r3, r3
 8001082:	69ba      	ldr	r2, [r7, #24]
 8001084:	4013      	ands	r3, r2
 8001086:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	685b      	ldr	r3, [r3, #4]
 800108c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001090:	2b00      	cmp	r3, #0
 8001092:	d003      	beq.n	800109c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001094:	69ba      	ldr	r2, [r7, #24]
 8001096:	693b      	ldr	r3, [r7, #16]
 8001098:	4313      	orrs	r3, r2
 800109a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800109c:	4a27      	ldr	r2, [pc, #156]	; (800113c <HAL_GPIO_Init+0x334>)
 800109e:	69bb      	ldr	r3, [r7, #24]
 80010a0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80010a2:	4b26      	ldr	r3, [pc, #152]	; (800113c <HAL_GPIO_Init+0x334>)
 80010a4:	685b      	ldr	r3, [r3, #4]
 80010a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010a8:	693b      	ldr	r3, [r7, #16]
 80010aa:	43db      	mvns	r3, r3
 80010ac:	69ba      	ldr	r2, [r7, #24]
 80010ae:	4013      	ands	r3, r2
 80010b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	685b      	ldr	r3, [r3, #4]
 80010b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d003      	beq.n	80010c6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80010be:	69ba      	ldr	r2, [r7, #24]
 80010c0:	693b      	ldr	r3, [r7, #16]
 80010c2:	4313      	orrs	r3, r2
 80010c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80010c6:	4a1d      	ldr	r2, [pc, #116]	; (800113c <HAL_GPIO_Init+0x334>)
 80010c8:	69bb      	ldr	r3, [r7, #24]
 80010ca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80010cc:	4b1b      	ldr	r3, [pc, #108]	; (800113c <HAL_GPIO_Init+0x334>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010d2:	693b      	ldr	r3, [r7, #16]
 80010d4:	43db      	mvns	r3, r3
 80010d6:	69ba      	ldr	r2, [r7, #24]
 80010d8:	4013      	ands	r3, r2
 80010da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	685b      	ldr	r3, [r3, #4]
 80010e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d003      	beq.n	80010f0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80010e8:	69ba      	ldr	r2, [r7, #24]
 80010ea:	693b      	ldr	r3, [r7, #16]
 80010ec:	4313      	orrs	r3, r2
 80010ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80010f0:	4a12      	ldr	r2, [pc, #72]	; (800113c <HAL_GPIO_Init+0x334>)
 80010f2:	69bb      	ldr	r3, [r7, #24]
 80010f4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80010f6:	69fb      	ldr	r3, [r7, #28]
 80010f8:	3301      	adds	r3, #1
 80010fa:	61fb      	str	r3, [r7, #28]
 80010fc:	69fb      	ldr	r3, [r7, #28]
 80010fe:	2b0f      	cmp	r3, #15
 8001100:	f67f ae90 	bls.w	8000e24 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001104:	bf00      	nop
 8001106:	bf00      	nop
 8001108:	3724      	adds	r7, #36	; 0x24
 800110a:	46bd      	mov	sp, r7
 800110c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001110:	4770      	bx	lr
 8001112:	bf00      	nop
 8001114:	40023800 	.word	0x40023800
 8001118:	40013800 	.word	0x40013800
 800111c:	40020000 	.word	0x40020000
 8001120:	40020400 	.word	0x40020400
 8001124:	40020800 	.word	0x40020800
 8001128:	40020c00 	.word	0x40020c00
 800112c:	40021000 	.word	0x40021000
 8001130:	40021400 	.word	0x40021400
 8001134:	40021800 	.word	0x40021800
 8001138:	40021c00 	.word	0x40021c00
 800113c:	40013c00 	.word	0x40013c00

08001140 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b086      	sub	sp, #24
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d101      	bne.n	8001152 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800114e:	2301      	movs	r3, #1
 8001150:	e267      	b.n	8001622 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	f003 0301 	and.w	r3, r3, #1
 800115a:	2b00      	cmp	r3, #0
 800115c:	d075      	beq.n	800124a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800115e:	4b88      	ldr	r3, [pc, #544]	; (8001380 <HAL_RCC_OscConfig+0x240>)
 8001160:	689b      	ldr	r3, [r3, #8]
 8001162:	f003 030c 	and.w	r3, r3, #12
 8001166:	2b04      	cmp	r3, #4
 8001168:	d00c      	beq.n	8001184 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800116a:	4b85      	ldr	r3, [pc, #532]	; (8001380 <HAL_RCC_OscConfig+0x240>)
 800116c:	689b      	ldr	r3, [r3, #8]
 800116e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001172:	2b08      	cmp	r3, #8
 8001174:	d112      	bne.n	800119c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001176:	4b82      	ldr	r3, [pc, #520]	; (8001380 <HAL_RCC_OscConfig+0x240>)
 8001178:	685b      	ldr	r3, [r3, #4]
 800117a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800117e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001182:	d10b      	bne.n	800119c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001184:	4b7e      	ldr	r3, [pc, #504]	; (8001380 <HAL_RCC_OscConfig+0x240>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800118c:	2b00      	cmp	r3, #0
 800118e:	d05b      	beq.n	8001248 <HAL_RCC_OscConfig+0x108>
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	685b      	ldr	r3, [r3, #4]
 8001194:	2b00      	cmp	r3, #0
 8001196:	d157      	bne.n	8001248 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001198:	2301      	movs	r3, #1
 800119a:	e242      	b.n	8001622 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011a4:	d106      	bne.n	80011b4 <HAL_RCC_OscConfig+0x74>
 80011a6:	4b76      	ldr	r3, [pc, #472]	; (8001380 <HAL_RCC_OscConfig+0x240>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	4a75      	ldr	r2, [pc, #468]	; (8001380 <HAL_RCC_OscConfig+0x240>)
 80011ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011b0:	6013      	str	r3, [r2, #0]
 80011b2:	e01d      	b.n	80011f0 <HAL_RCC_OscConfig+0xb0>
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	685b      	ldr	r3, [r3, #4]
 80011b8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80011bc:	d10c      	bne.n	80011d8 <HAL_RCC_OscConfig+0x98>
 80011be:	4b70      	ldr	r3, [pc, #448]	; (8001380 <HAL_RCC_OscConfig+0x240>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	4a6f      	ldr	r2, [pc, #444]	; (8001380 <HAL_RCC_OscConfig+0x240>)
 80011c4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011c8:	6013      	str	r3, [r2, #0]
 80011ca:	4b6d      	ldr	r3, [pc, #436]	; (8001380 <HAL_RCC_OscConfig+0x240>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	4a6c      	ldr	r2, [pc, #432]	; (8001380 <HAL_RCC_OscConfig+0x240>)
 80011d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011d4:	6013      	str	r3, [r2, #0]
 80011d6:	e00b      	b.n	80011f0 <HAL_RCC_OscConfig+0xb0>
 80011d8:	4b69      	ldr	r3, [pc, #420]	; (8001380 <HAL_RCC_OscConfig+0x240>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	4a68      	ldr	r2, [pc, #416]	; (8001380 <HAL_RCC_OscConfig+0x240>)
 80011de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011e2:	6013      	str	r3, [r2, #0]
 80011e4:	4b66      	ldr	r3, [pc, #408]	; (8001380 <HAL_RCC_OscConfig+0x240>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	4a65      	ldr	r2, [pc, #404]	; (8001380 <HAL_RCC_OscConfig+0x240>)
 80011ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d013      	beq.n	8001220 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011f8:	f7ff fd18 	bl	8000c2c <HAL_GetTick>
 80011fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011fe:	e008      	b.n	8001212 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001200:	f7ff fd14 	bl	8000c2c <HAL_GetTick>
 8001204:	4602      	mov	r2, r0
 8001206:	693b      	ldr	r3, [r7, #16]
 8001208:	1ad3      	subs	r3, r2, r3
 800120a:	2b64      	cmp	r3, #100	; 0x64
 800120c:	d901      	bls.n	8001212 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800120e:	2303      	movs	r3, #3
 8001210:	e207      	b.n	8001622 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001212:	4b5b      	ldr	r3, [pc, #364]	; (8001380 <HAL_RCC_OscConfig+0x240>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800121a:	2b00      	cmp	r3, #0
 800121c:	d0f0      	beq.n	8001200 <HAL_RCC_OscConfig+0xc0>
 800121e:	e014      	b.n	800124a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001220:	f7ff fd04 	bl	8000c2c <HAL_GetTick>
 8001224:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001226:	e008      	b.n	800123a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001228:	f7ff fd00 	bl	8000c2c <HAL_GetTick>
 800122c:	4602      	mov	r2, r0
 800122e:	693b      	ldr	r3, [r7, #16]
 8001230:	1ad3      	subs	r3, r2, r3
 8001232:	2b64      	cmp	r3, #100	; 0x64
 8001234:	d901      	bls.n	800123a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001236:	2303      	movs	r3, #3
 8001238:	e1f3      	b.n	8001622 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800123a:	4b51      	ldr	r3, [pc, #324]	; (8001380 <HAL_RCC_OscConfig+0x240>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001242:	2b00      	cmp	r3, #0
 8001244:	d1f0      	bne.n	8001228 <HAL_RCC_OscConfig+0xe8>
 8001246:	e000      	b.n	800124a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001248:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	f003 0302 	and.w	r3, r3, #2
 8001252:	2b00      	cmp	r3, #0
 8001254:	d063      	beq.n	800131e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001256:	4b4a      	ldr	r3, [pc, #296]	; (8001380 <HAL_RCC_OscConfig+0x240>)
 8001258:	689b      	ldr	r3, [r3, #8]
 800125a:	f003 030c 	and.w	r3, r3, #12
 800125e:	2b00      	cmp	r3, #0
 8001260:	d00b      	beq.n	800127a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001262:	4b47      	ldr	r3, [pc, #284]	; (8001380 <HAL_RCC_OscConfig+0x240>)
 8001264:	689b      	ldr	r3, [r3, #8]
 8001266:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800126a:	2b08      	cmp	r3, #8
 800126c:	d11c      	bne.n	80012a8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800126e:	4b44      	ldr	r3, [pc, #272]	; (8001380 <HAL_RCC_OscConfig+0x240>)
 8001270:	685b      	ldr	r3, [r3, #4]
 8001272:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001276:	2b00      	cmp	r3, #0
 8001278:	d116      	bne.n	80012a8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800127a:	4b41      	ldr	r3, [pc, #260]	; (8001380 <HAL_RCC_OscConfig+0x240>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	f003 0302 	and.w	r3, r3, #2
 8001282:	2b00      	cmp	r3, #0
 8001284:	d005      	beq.n	8001292 <HAL_RCC_OscConfig+0x152>
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	68db      	ldr	r3, [r3, #12]
 800128a:	2b01      	cmp	r3, #1
 800128c:	d001      	beq.n	8001292 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800128e:	2301      	movs	r3, #1
 8001290:	e1c7      	b.n	8001622 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001292:	4b3b      	ldr	r3, [pc, #236]	; (8001380 <HAL_RCC_OscConfig+0x240>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	691b      	ldr	r3, [r3, #16]
 800129e:	00db      	lsls	r3, r3, #3
 80012a0:	4937      	ldr	r1, [pc, #220]	; (8001380 <HAL_RCC_OscConfig+0x240>)
 80012a2:	4313      	orrs	r3, r2
 80012a4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012a6:	e03a      	b.n	800131e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	68db      	ldr	r3, [r3, #12]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d020      	beq.n	80012f2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80012b0:	4b34      	ldr	r3, [pc, #208]	; (8001384 <HAL_RCC_OscConfig+0x244>)
 80012b2:	2201      	movs	r2, #1
 80012b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012b6:	f7ff fcb9 	bl	8000c2c <HAL_GetTick>
 80012ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012bc:	e008      	b.n	80012d0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80012be:	f7ff fcb5 	bl	8000c2c <HAL_GetTick>
 80012c2:	4602      	mov	r2, r0
 80012c4:	693b      	ldr	r3, [r7, #16]
 80012c6:	1ad3      	subs	r3, r2, r3
 80012c8:	2b02      	cmp	r3, #2
 80012ca:	d901      	bls.n	80012d0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80012cc:	2303      	movs	r3, #3
 80012ce:	e1a8      	b.n	8001622 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012d0:	4b2b      	ldr	r3, [pc, #172]	; (8001380 <HAL_RCC_OscConfig+0x240>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	f003 0302 	and.w	r3, r3, #2
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d0f0      	beq.n	80012be <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012dc:	4b28      	ldr	r3, [pc, #160]	; (8001380 <HAL_RCC_OscConfig+0x240>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	691b      	ldr	r3, [r3, #16]
 80012e8:	00db      	lsls	r3, r3, #3
 80012ea:	4925      	ldr	r1, [pc, #148]	; (8001380 <HAL_RCC_OscConfig+0x240>)
 80012ec:	4313      	orrs	r3, r2
 80012ee:	600b      	str	r3, [r1, #0]
 80012f0:	e015      	b.n	800131e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80012f2:	4b24      	ldr	r3, [pc, #144]	; (8001384 <HAL_RCC_OscConfig+0x244>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012f8:	f7ff fc98 	bl	8000c2c <HAL_GetTick>
 80012fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012fe:	e008      	b.n	8001312 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001300:	f7ff fc94 	bl	8000c2c <HAL_GetTick>
 8001304:	4602      	mov	r2, r0
 8001306:	693b      	ldr	r3, [r7, #16]
 8001308:	1ad3      	subs	r3, r2, r3
 800130a:	2b02      	cmp	r3, #2
 800130c:	d901      	bls.n	8001312 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800130e:	2303      	movs	r3, #3
 8001310:	e187      	b.n	8001622 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001312:	4b1b      	ldr	r3, [pc, #108]	; (8001380 <HAL_RCC_OscConfig+0x240>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	f003 0302 	and.w	r3, r3, #2
 800131a:	2b00      	cmp	r3, #0
 800131c:	d1f0      	bne.n	8001300 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f003 0308 	and.w	r3, r3, #8
 8001326:	2b00      	cmp	r3, #0
 8001328:	d036      	beq.n	8001398 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	695b      	ldr	r3, [r3, #20]
 800132e:	2b00      	cmp	r3, #0
 8001330:	d016      	beq.n	8001360 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001332:	4b15      	ldr	r3, [pc, #84]	; (8001388 <HAL_RCC_OscConfig+0x248>)
 8001334:	2201      	movs	r2, #1
 8001336:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001338:	f7ff fc78 	bl	8000c2c <HAL_GetTick>
 800133c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800133e:	e008      	b.n	8001352 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001340:	f7ff fc74 	bl	8000c2c <HAL_GetTick>
 8001344:	4602      	mov	r2, r0
 8001346:	693b      	ldr	r3, [r7, #16]
 8001348:	1ad3      	subs	r3, r2, r3
 800134a:	2b02      	cmp	r3, #2
 800134c:	d901      	bls.n	8001352 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800134e:	2303      	movs	r3, #3
 8001350:	e167      	b.n	8001622 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001352:	4b0b      	ldr	r3, [pc, #44]	; (8001380 <HAL_RCC_OscConfig+0x240>)
 8001354:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001356:	f003 0302 	and.w	r3, r3, #2
 800135a:	2b00      	cmp	r3, #0
 800135c:	d0f0      	beq.n	8001340 <HAL_RCC_OscConfig+0x200>
 800135e:	e01b      	b.n	8001398 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001360:	4b09      	ldr	r3, [pc, #36]	; (8001388 <HAL_RCC_OscConfig+0x248>)
 8001362:	2200      	movs	r2, #0
 8001364:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001366:	f7ff fc61 	bl	8000c2c <HAL_GetTick>
 800136a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800136c:	e00e      	b.n	800138c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800136e:	f7ff fc5d 	bl	8000c2c <HAL_GetTick>
 8001372:	4602      	mov	r2, r0
 8001374:	693b      	ldr	r3, [r7, #16]
 8001376:	1ad3      	subs	r3, r2, r3
 8001378:	2b02      	cmp	r3, #2
 800137a:	d907      	bls.n	800138c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800137c:	2303      	movs	r3, #3
 800137e:	e150      	b.n	8001622 <HAL_RCC_OscConfig+0x4e2>
 8001380:	40023800 	.word	0x40023800
 8001384:	42470000 	.word	0x42470000
 8001388:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800138c:	4b88      	ldr	r3, [pc, #544]	; (80015b0 <HAL_RCC_OscConfig+0x470>)
 800138e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001390:	f003 0302 	and.w	r3, r3, #2
 8001394:	2b00      	cmp	r3, #0
 8001396:	d1ea      	bne.n	800136e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	f003 0304 	and.w	r3, r3, #4
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	f000 8097 	beq.w	80014d4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013a6:	2300      	movs	r3, #0
 80013a8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013aa:	4b81      	ldr	r3, [pc, #516]	; (80015b0 <HAL_RCC_OscConfig+0x470>)
 80013ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d10f      	bne.n	80013d6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80013b6:	2300      	movs	r3, #0
 80013b8:	60bb      	str	r3, [r7, #8]
 80013ba:	4b7d      	ldr	r3, [pc, #500]	; (80015b0 <HAL_RCC_OscConfig+0x470>)
 80013bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013be:	4a7c      	ldr	r2, [pc, #496]	; (80015b0 <HAL_RCC_OscConfig+0x470>)
 80013c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013c4:	6413      	str	r3, [r2, #64]	; 0x40
 80013c6:	4b7a      	ldr	r3, [pc, #488]	; (80015b0 <HAL_RCC_OscConfig+0x470>)
 80013c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013ce:	60bb      	str	r3, [r7, #8]
 80013d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80013d2:	2301      	movs	r3, #1
 80013d4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013d6:	4b77      	ldr	r3, [pc, #476]	; (80015b4 <HAL_RCC_OscConfig+0x474>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d118      	bne.n	8001414 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80013e2:	4b74      	ldr	r3, [pc, #464]	; (80015b4 <HAL_RCC_OscConfig+0x474>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	4a73      	ldr	r2, [pc, #460]	; (80015b4 <HAL_RCC_OscConfig+0x474>)
 80013e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013ec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80013ee:	f7ff fc1d 	bl	8000c2c <HAL_GetTick>
 80013f2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013f4:	e008      	b.n	8001408 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80013f6:	f7ff fc19 	bl	8000c2c <HAL_GetTick>
 80013fa:	4602      	mov	r2, r0
 80013fc:	693b      	ldr	r3, [r7, #16]
 80013fe:	1ad3      	subs	r3, r2, r3
 8001400:	2b02      	cmp	r3, #2
 8001402:	d901      	bls.n	8001408 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001404:	2303      	movs	r3, #3
 8001406:	e10c      	b.n	8001622 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001408:	4b6a      	ldr	r3, [pc, #424]	; (80015b4 <HAL_RCC_OscConfig+0x474>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001410:	2b00      	cmp	r3, #0
 8001412:	d0f0      	beq.n	80013f6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	689b      	ldr	r3, [r3, #8]
 8001418:	2b01      	cmp	r3, #1
 800141a:	d106      	bne.n	800142a <HAL_RCC_OscConfig+0x2ea>
 800141c:	4b64      	ldr	r3, [pc, #400]	; (80015b0 <HAL_RCC_OscConfig+0x470>)
 800141e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001420:	4a63      	ldr	r2, [pc, #396]	; (80015b0 <HAL_RCC_OscConfig+0x470>)
 8001422:	f043 0301 	orr.w	r3, r3, #1
 8001426:	6713      	str	r3, [r2, #112]	; 0x70
 8001428:	e01c      	b.n	8001464 <HAL_RCC_OscConfig+0x324>
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	689b      	ldr	r3, [r3, #8]
 800142e:	2b05      	cmp	r3, #5
 8001430:	d10c      	bne.n	800144c <HAL_RCC_OscConfig+0x30c>
 8001432:	4b5f      	ldr	r3, [pc, #380]	; (80015b0 <HAL_RCC_OscConfig+0x470>)
 8001434:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001436:	4a5e      	ldr	r2, [pc, #376]	; (80015b0 <HAL_RCC_OscConfig+0x470>)
 8001438:	f043 0304 	orr.w	r3, r3, #4
 800143c:	6713      	str	r3, [r2, #112]	; 0x70
 800143e:	4b5c      	ldr	r3, [pc, #368]	; (80015b0 <HAL_RCC_OscConfig+0x470>)
 8001440:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001442:	4a5b      	ldr	r2, [pc, #364]	; (80015b0 <HAL_RCC_OscConfig+0x470>)
 8001444:	f043 0301 	orr.w	r3, r3, #1
 8001448:	6713      	str	r3, [r2, #112]	; 0x70
 800144a:	e00b      	b.n	8001464 <HAL_RCC_OscConfig+0x324>
 800144c:	4b58      	ldr	r3, [pc, #352]	; (80015b0 <HAL_RCC_OscConfig+0x470>)
 800144e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001450:	4a57      	ldr	r2, [pc, #348]	; (80015b0 <HAL_RCC_OscConfig+0x470>)
 8001452:	f023 0301 	bic.w	r3, r3, #1
 8001456:	6713      	str	r3, [r2, #112]	; 0x70
 8001458:	4b55      	ldr	r3, [pc, #340]	; (80015b0 <HAL_RCC_OscConfig+0x470>)
 800145a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800145c:	4a54      	ldr	r2, [pc, #336]	; (80015b0 <HAL_RCC_OscConfig+0x470>)
 800145e:	f023 0304 	bic.w	r3, r3, #4
 8001462:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	689b      	ldr	r3, [r3, #8]
 8001468:	2b00      	cmp	r3, #0
 800146a:	d015      	beq.n	8001498 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800146c:	f7ff fbde 	bl	8000c2c <HAL_GetTick>
 8001470:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001472:	e00a      	b.n	800148a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001474:	f7ff fbda 	bl	8000c2c <HAL_GetTick>
 8001478:	4602      	mov	r2, r0
 800147a:	693b      	ldr	r3, [r7, #16]
 800147c:	1ad3      	subs	r3, r2, r3
 800147e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001482:	4293      	cmp	r3, r2
 8001484:	d901      	bls.n	800148a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001486:	2303      	movs	r3, #3
 8001488:	e0cb      	b.n	8001622 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800148a:	4b49      	ldr	r3, [pc, #292]	; (80015b0 <HAL_RCC_OscConfig+0x470>)
 800148c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800148e:	f003 0302 	and.w	r3, r3, #2
 8001492:	2b00      	cmp	r3, #0
 8001494:	d0ee      	beq.n	8001474 <HAL_RCC_OscConfig+0x334>
 8001496:	e014      	b.n	80014c2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001498:	f7ff fbc8 	bl	8000c2c <HAL_GetTick>
 800149c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800149e:	e00a      	b.n	80014b6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014a0:	f7ff fbc4 	bl	8000c2c <HAL_GetTick>
 80014a4:	4602      	mov	r2, r0
 80014a6:	693b      	ldr	r3, [r7, #16]
 80014a8:	1ad3      	subs	r3, r2, r3
 80014aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80014ae:	4293      	cmp	r3, r2
 80014b0:	d901      	bls.n	80014b6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80014b2:	2303      	movs	r3, #3
 80014b4:	e0b5      	b.n	8001622 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014b6:	4b3e      	ldr	r3, [pc, #248]	; (80015b0 <HAL_RCC_OscConfig+0x470>)
 80014b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014ba:	f003 0302 	and.w	r3, r3, #2
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d1ee      	bne.n	80014a0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80014c2:	7dfb      	ldrb	r3, [r7, #23]
 80014c4:	2b01      	cmp	r3, #1
 80014c6:	d105      	bne.n	80014d4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80014c8:	4b39      	ldr	r3, [pc, #228]	; (80015b0 <HAL_RCC_OscConfig+0x470>)
 80014ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014cc:	4a38      	ldr	r2, [pc, #224]	; (80015b0 <HAL_RCC_OscConfig+0x470>)
 80014ce:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80014d2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	699b      	ldr	r3, [r3, #24]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	f000 80a1 	beq.w	8001620 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80014de:	4b34      	ldr	r3, [pc, #208]	; (80015b0 <HAL_RCC_OscConfig+0x470>)
 80014e0:	689b      	ldr	r3, [r3, #8]
 80014e2:	f003 030c 	and.w	r3, r3, #12
 80014e6:	2b08      	cmp	r3, #8
 80014e8:	d05c      	beq.n	80015a4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	699b      	ldr	r3, [r3, #24]
 80014ee:	2b02      	cmp	r3, #2
 80014f0:	d141      	bne.n	8001576 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014f2:	4b31      	ldr	r3, [pc, #196]	; (80015b8 <HAL_RCC_OscConfig+0x478>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014f8:	f7ff fb98 	bl	8000c2c <HAL_GetTick>
 80014fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014fe:	e008      	b.n	8001512 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001500:	f7ff fb94 	bl	8000c2c <HAL_GetTick>
 8001504:	4602      	mov	r2, r0
 8001506:	693b      	ldr	r3, [r7, #16]
 8001508:	1ad3      	subs	r3, r2, r3
 800150a:	2b02      	cmp	r3, #2
 800150c:	d901      	bls.n	8001512 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800150e:	2303      	movs	r3, #3
 8001510:	e087      	b.n	8001622 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001512:	4b27      	ldr	r3, [pc, #156]	; (80015b0 <HAL_RCC_OscConfig+0x470>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800151a:	2b00      	cmp	r3, #0
 800151c:	d1f0      	bne.n	8001500 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	69da      	ldr	r2, [r3, #28]
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	6a1b      	ldr	r3, [r3, #32]
 8001526:	431a      	orrs	r2, r3
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800152c:	019b      	lsls	r3, r3, #6
 800152e:	431a      	orrs	r2, r3
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001534:	085b      	lsrs	r3, r3, #1
 8001536:	3b01      	subs	r3, #1
 8001538:	041b      	lsls	r3, r3, #16
 800153a:	431a      	orrs	r2, r3
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001540:	061b      	lsls	r3, r3, #24
 8001542:	491b      	ldr	r1, [pc, #108]	; (80015b0 <HAL_RCC_OscConfig+0x470>)
 8001544:	4313      	orrs	r3, r2
 8001546:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001548:	4b1b      	ldr	r3, [pc, #108]	; (80015b8 <HAL_RCC_OscConfig+0x478>)
 800154a:	2201      	movs	r2, #1
 800154c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800154e:	f7ff fb6d 	bl	8000c2c <HAL_GetTick>
 8001552:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001554:	e008      	b.n	8001568 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001556:	f7ff fb69 	bl	8000c2c <HAL_GetTick>
 800155a:	4602      	mov	r2, r0
 800155c:	693b      	ldr	r3, [r7, #16]
 800155e:	1ad3      	subs	r3, r2, r3
 8001560:	2b02      	cmp	r3, #2
 8001562:	d901      	bls.n	8001568 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001564:	2303      	movs	r3, #3
 8001566:	e05c      	b.n	8001622 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001568:	4b11      	ldr	r3, [pc, #68]	; (80015b0 <HAL_RCC_OscConfig+0x470>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001570:	2b00      	cmp	r3, #0
 8001572:	d0f0      	beq.n	8001556 <HAL_RCC_OscConfig+0x416>
 8001574:	e054      	b.n	8001620 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001576:	4b10      	ldr	r3, [pc, #64]	; (80015b8 <HAL_RCC_OscConfig+0x478>)
 8001578:	2200      	movs	r2, #0
 800157a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800157c:	f7ff fb56 	bl	8000c2c <HAL_GetTick>
 8001580:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001582:	e008      	b.n	8001596 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001584:	f7ff fb52 	bl	8000c2c <HAL_GetTick>
 8001588:	4602      	mov	r2, r0
 800158a:	693b      	ldr	r3, [r7, #16]
 800158c:	1ad3      	subs	r3, r2, r3
 800158e:	2b02      	cmp	r3, #2
 8001590:	d901      	bls.n	8001596 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001592:	2303      	movs	r3, #3
 8001594:	e045      	b.n	8001622 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001596:	4b06      	ldr	r3, [pc, #24]	; (80015b0 <HAL_RCC_OscConfig+0x470>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d1f0      	bne.n	8001584 <HAL_RCC_OscConfig+0x444>
 80015a2:	e03d      	b.n	8001620 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	699b      	ldr	r3, [r3, #24]
 80015a8:	2b01      	cmp	r3, #1
 80015aa:	d107      	bne.n	80015bc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80015ac:	2301      	movs	r3, #1
 80015ae:	e038      	b.n	8001622 <HAL_RCC_OscConfig+0x4e2>
 80015b0:	40023800 	.word	0x40023800
 80015b4:	40007000 	.word	0x40007000
 80015b8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80015bc:	4b1b      	ldr	r3, [pc, #108]	; (800162c <HAL_RCC_OscConfig+0x4ec>)
 80015be:	685b      	ldr	r3, [r3, #4]
 80015c0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	699b      	ldr	r3, [r3, #24]
 80015c6:	2b01      	cmp	r3, #1
 80015c8:	d028      	beq.n	800161c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80015d4:	429a      	cmp	r2, r3
 80015d6:	d121      	bne.n	800161c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015e2:	429a      	cmp	r2, r3
 80015e4:	d11a      	bne.n	800161c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80015e6:	68fa      	ldr	r2, [r7, #12]
 80015e8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80015ec:	4013      	ands	r3, r2
 80015ee:	687a      	ldr	r2, [r7, #4]
 80015f0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80015f2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80015f4:	4293      	cmp	r3, r2
 80015f6:	d111      	bne.n	800161c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001602:	085b      	lsrs	r3, r3, #1
 8001604:	3b01      	subs	r3, #1
 8001606:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001608:	429a      	cmp	r2, r3
 800160a:	d107      	bne.n	800161c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001616:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001618:	429a      	cmp	r2, r3
 800161a:	d001      	beq.n	8001620 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800161c:	2301      	movs	r3, #1
 800161e:	e000      	b.n	8001622 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001620:	2300      	movs	r3, #0
}
 8001622:	4618      	mov	r0, r3
 8001624:	3718      	adds	r7, #24
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	40023800 	.word	0x40023800

08001630 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b084      	sub	sp, #16
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
 8001638:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	2b00      	cmp	r3, #0
 800163e:	d101      	bne.n	8001644 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001640:	2301      	movs	r3, #1
 8001642:	e0cc      	b.n	80017de <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001644:	4b68      	ldr	r3, [pc, #416]	; (80017e8 <HAL_RCC_ClockConfig+0x1b8>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f003 0307 	and.w	r3, r3, #7
 800164c:	683a      	ldr	r2, [r7, #0]
 800164e:	429a      	cmp	r2, r3
 8001650:	d90c      	bls.n	800166c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001652:	4b65      	ldr	r3, [pc, #404]	; (80017e8 <HAL_RCC_ClockConfig+0x1b8>)
 8001654:	683a      	ldr	r2, [r7, #0]
 8001656:	b2d2      	uxtb	r2, r2
 8001658:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800165a:	4b63      	ldr	r3, [pc, #396]	; (80017e8 <HAL_RCC_ClockConfig+0x1b8>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f003 0307 	and.w	r3, r3, #7
 8001662:	683a      	ldr	r2, [r7, #0]
 8001664:	429a      	cmp	r2, r3
 8001666:	d001      	beq.n	800166c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001668:	2301      	movs	r3, #1
 800166a:	e0b8      	b.n	80017de <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f003 0302 	and.w	r3, r3, #2
 8001674:	2b00      	cmp	r3, #0
 8001676:	d020      	beq.n	80016ba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	f003 0304 	and.w	r3, r3, #4
 8001680:	2b00      	cmp	r3, #0
 8001682:	d005      	beq.n	8001690 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001684:	4b59      	ldr	r3, [pc, #356]	; (80017ec <HAL_RCC_ClockConfig+0x1bc>)
 8001686:	689b      	ldr	r3, [r3, #8]
 8001688:	4a58      	ldr	r2, [pc, #352]	; (80017ec <HAL_RCC_ClockConfig+0x1bc>)
 800168a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800168e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f003 0308 	and.w	r3, r3, #8
 8001698:	2b00      	cmp	r3, #0
 800169a:	d005      	beq.n	80016a8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800169c:	4b53      	ldr	r3, [pc, #332]	; (80017ec <HAL_RCC_ClockConfig+0x1bc>)
 800169e:	689b      	ldr	r3, [r3, #8]
 80016a0:	4a52      	ldr	r2, [pc, #328]	; (80017ec <HAL_RCC_ClockConfig+0x1bc>)
 80016a2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80016a6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016a8:	4b50      	ldr	r3, [pc, #320]	; (80017ec <HAL_RCC_ClockConfig+0x1bc>)
 80016aa:	689b      	ldr	r3, [r3, #8]
 80016ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	689b      	ldr	r3, [r3, #8]
 80016b4:	494d      	ldr	r1, [pc, #308]	; (80017ec <HAL_RCC_ClockConfig+0x1bc>)
 80016b6:	4313      	orrs	r3, r2
 80016b8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f003 0301 	and.w	r3, r3, #1
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d044      	beq.n	8001750 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	685b      	ldr	r3, [r3, #4]
 80016ca:	2b01      	cmp	r3, #1
 80016cc:	d107      	bne.n	80016de <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016ce:	4b47      	ldr	r3, [pc, #284]	; (80017ec <HAL_RCC_ClockConfig+0x1bc>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d119      	bne.n	800170e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016da:	2301      	movs	r3, #1
 80016dc:	e07f      	b.n	80017de <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	685b      	ldr	r3, [r3, #4]
 80016e2:	2b02      	cmp	r3, #2
 80016e4:	d003      	beq.n	80016ee <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80016ea:	2b03      	cmp	r3, #3
 80016ec:	d107      	bne.n	80016fe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016ee:	4b3f      	ldr	r3, [pc, #252]	; (80017ec <HAL_RCC_ClockConfig+0x1bc>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d109      	bne.n	800170e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016fa:	2301      	movs	r3, #1
 80016fc:	e06f      	b.n	80017de <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016fe:	4b3b      	ldr	r3, [pc, #236]	; (80017ec <HAL_RCC_ClockConfig+0x1bc>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f003 0302 	and.w	r3, r3, #2
 8001706:	2b00      	cmp	r3, #0
 8001708:	d101      	bne.n	800170e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800170a:	2301      	movs	r3, #1
 800170c:	e067      	b.n	80017de <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800170e:	4b37      	ldr	r3, [pc, #220]	; (80017ec <HAL_RCC_ClockConfig+0x1bc>)
 8001710:	689b      	ldr	r3, [r3, #8]
 8001712:	f023 0203 	bic.w	r2, r3, #3
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	685b      	ldr	r3, [r3, #4]
 800171a:	4934      	ldr	r1, [pc, #208]	; (80017ec <HAL_RCC_ClockConfig+0x1bc>)
 800171c:	4313      	orrs	r3, r2
 800171e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001720:	f7ff fa84 	bl	8000c2c <HAL_GetTick>
 8001724:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001726:	e00a      	b.n	800173e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001728:	f7ff fa80 	bl	8000c2c <HAL_GetTick>
 800172c:	4602      	mov	r2, r0
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	1ad3      	subs	r3, r2, r3
 8001732:	f241 3288 	movw	r2, #5000	; 0x1388
 8001736:	4293      	cmp	r3, r2
 8001738:	d901      	bls.n	800173e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800173a:	2303      	movs	r3, #3
 800173c:	e04f      	b.n	80017de <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800173e:	4b2b      	ldr	r3, [pc, #172]	; (80017ec <HAL_RCC_ClockConfig+0x1bc>)
 8001740:	689b      	ldr	r3, [r3, #8]
 8001742:	f003 020c 	and.w	r2, r3, #12
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	009b      	lsls	r3, r3, #2
 800174c:	429a      	cmp	r2, r3
 800174e:	d1eb      	bne.n	8001728 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001750:	4b25      	ldr	r3, [pc, #148]	; (80017e8 <HAL_RCC_ClockConfig+0x1b8>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	f003 0307 	and.w	r3, r3, #7
 8001758:	683a      	ldr	r2, [r7, #0]
 800175a:	429a      	cmp	r2, r3
 800175c:	d20c      	bcs.n	8001778 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800175e:	4b22      	ldr	r3, [pc, #136]	; (80017e8 <HAL_RCC_ClockConfig+0x1b8>)
 8001760:	683a      	ldr	r2, [r7, #0]
 8001762:	b2d2      	uxtb	r2, r2
 8001764:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001766:	4b20      	ldr	r3, [pc, #128]	; (80017e8 <HAL_RCC_ClockConfig+0x1b8>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f003 0307 	and.w	r3, r3, #7
 800176e:	683a      	ldr	r2, [r7, #0]
 8001770:	429a      	cmp	r2, r3
 8001772:	d001      	beq.n	8001778 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001774:	2301      	movs	r3, #1
 8001776:	e032      	b.n	80017de <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f003 0304 	and.w	r3, r3, #4
 8001780:	2b00      	cmp	r3, #0
 8001782:	d008      	beq.n	8001796 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001784:	4b19      	ldr	r3, [pc, #100]	; (80017ec <HAL_RCC_ClockConfig+0x1bc>)
 8001786:	689b      	ldr	r3, [r3, #8]
 8001788:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	68db      	ldr	r3, [r3, #12]
 8001790:	4916      	ldr	r1, [pc, #88]	; (80017ec <HAL_RCC_ClockConfig+0x1bc>)
 8001792:	4313      	orrs	r3, r2
 8001794:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f003 0308 	and.w	r3, r3, #8
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d009      	beq.n	80017b6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80017a2:	4b12      	ldr	r3, [pc, #72]	; (80017ec <HAL_RCC_ClockConfig+0x1bc>)
 80017a4:	689b      	ldr	r3, [r3, #8]
 80017a6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	691b      	ldr	r3, [r3, #16]
 80017ae:	00db      	lsls	r3, r3, #3
 80017b0:	490e      	ldr	r1, [pc, #56]	; (80017ec <HAL_RCC_ClockConfig+0x1bc>)
 80017b2:	4313      	orrs	r3, r2
 80017b4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80017b6:	f000 f821 	bl	80017fc <HAL_RCC_GetSysClockFreq>
 80017ba:	4602      	mov	r2, r0
 80017bc:	4b0b      	ldr	r3, [pc, #44]	; (80017ec <HAL_RCC_ClockConfig+0x1bc>)
 80017be:	689b      	ldr	r3, [r3, #8]
 80017c0:	091b      	lsrs	r3, r3, #4
 80017c2:	f003 030f 	and.w	r3, r3, #15
 80017c6:	490a      	ldr	r1, [pc, #40]	; (80017f0 <HAL_RCC_ClockConfig+0x1c0>)
 80017c8:	5ccb      	ldrb	r3, [r1, r3]
 80017ca:	fa22 f303 	lsr.w	r3, r2, r3
 80017ce:	4a09      	ldr	r2, [pc, #36]	; (80017f4 <HAL_RCC_ClockConfig+0x1c4>)
 80017d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80017d2:	4b09      	ldr	r3, [pc, #36]	; (80017f8 <HAL_RCC_ClockConfig+0x1c8>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	4618      	mov	r0, r3
 80017d8:	f7ff f89a 	bl	8000910 <HAL_InitTick>

  return HAL_OK;
 80017dc:	2300      	movs	r3, #0
}
 80017de:	4618      	mov	r0, r3
 80017e0:	3710      	adds	r7, #16
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	bf00      	nop
 80017e8:	40023c00 	.word	0x40023c00
 80017ec:	40023800 	.word	0x40023800
 80017f0:	0800487c 	.word	0x0800487c
 80017f4:	20000000 	.word	0x20000000
 80017f8:	20000004 	.word	0x20000004

080017fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80017fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001800:	b094      	sub	sp, #80	; 0x50
 8001802:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001804:	2300      	movs	r3, #0
 8001806:	647b      	str	r3, [r7, #68]	; 0x44
 8001808:	2300      	movs	r3, #0
 800180a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800180c:	2300      	movs	r3, #0
 800180e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001810:	2300      	movs	r3, #0
 8001812:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001814:	4b79      	ldr	r3, [pc, #484]	; (80019fc <HAL_RCC_GetSysClockFreq+0x200>)
 8001816:	689b      	ldr	r3, [r3, #8]
 8001818:	f003 030c 	and.w	r3, r3, #12
 800181c:	2b08      	cmp	r3, #8
 800181e:	d00d      	beq.n	800183c <HAL_RCC_GetSysClockFreq+0x40>
 8001820:	2b08      	cmp	r3, #8
 8001822:	f200 80e1 	bhi.w	80019e8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001826:	2b00      	cmp	r3, #0
 8001828:	d002      	beq.n	8001830 <HAL_RCC_GetSysClockFreq+0x34>
 800182a:	2b04      	cmp	r3, #4
 800182c:	d003      	beq.n	8001836 <HAL_RCC_GetSysClockFreq+0x3a>
 800182e:	e0db      	b.n	80019e8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001830:	4b73      	ldr	r3, [pc, #460]	; (8001a00 <HAL_RCC_GetSysClockFreq+0x204>)
 8001832:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8001834:	e0db      	b.n	80019ee <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001836:	4b73      	ldr	r3, [pc, #460]	; (8001a04 <HAL_RCC_GetSysClockFreq+0x208>)
 8001838:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800183a:	e0d8      	b.n	80019ee <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800183c:	4b6f      	ldr	r3, [pc, #444]	; (80019fc <HAL_RCC_GetSysClockFreq+0x200>)
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001844:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001846:	4b6d      	ldr	r3, [pc, #436]	; (80019fc <HAL_RCC_GetSysClockFreq+0x200>)
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800184e:	2b00      	cmp	r3, #0
 8001850:	d063      	beq.n	800191a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001852:	4b6a      	ldr	r3, [pc, #424]	; (80019fc <HAL_RCC_GetSysClockFreq+0x200>)
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	099b      	lsrs	r3, r3, #6
 8001858:	2200      	movs	r2, #0
 800185a:	63bb      	str	r3, [r7, #56]	; 0x38
 800185c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800185e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001860:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001864:	633b      	str	r3, [r7, #48]	; 0x30
 8001866:	2300      	movs	r3, #0
 8001868:	637b      	str	r3, [r7, #52]	; 0x34
 800186a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800186e:	4622      	mov	r2, r4
 8001870:	462b      	mov	r3, r5
 8001872:	f04f 0000 	mov.w	r0, #0
 8001876:	f04f 0100 	mov.w	r1, #0
 800187a:	0159      	lsls	r1, r3, #5
 800187c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001880:	0150      	lsls	r0, r2, #5
 8001882:	4602      	mov	r2, r0
 8001884:	460b      	mov	r3, r1
 8001886:	4621      	mov	r1, r4
 8001888:	1a51      	subs	r1, r2, r1
 800188a:	6139      	str	r1, [r7, #16]
 800188c:	4629      	mov	r1, r5
 800188e:	eb63 0301 	sbc.w	r3, r3, r1
 8001892:	617b      	str	r3, [r7, #20]
 8001894:	f04f 0200 	mov.w	r2, #0
 8001898:	f04f 0300 	mov.w	r3, #0
 800189c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80018a0:	4659      	mov	r1, fp
 80018a2:	018b      	lsls	r3, r1, #6
 80018a4:	4651      	mov	r1, sl
 80018a6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80018aa:	4651      	mov	r1, sl
 80018ac:	018a      	lsls	r2, r1, #6
 80018ae:	4651      	mov	r1, sl
 80018b0:	ebb2 0801 	subs.w	r8, r2, r1
 80018b4:	4659      	mov	r1, fp
 80018b6:	eb63 0901 	sbc.w	r9, r3, r1
 80018ba:	f04f 0200 	mov.w	r2, #0
 80018be:	f04f 0300 	mov.w	r3, #0
 80018c2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80018c6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80018ca:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80018ce:	4690      	mov	r8, r2
 80018d0:	4699      	mov	r9, r3
 80018d2:	4623      	mov	r3, r4
 80018d4:	eb18 0303 	adds.w	r3, r8, r3
 80018d8:	60bb      	str	r3, [r7, #8]
 80018da:	462b      	mov	r3, r5
 80018dc:	eb49 0303 	adc.w	r3, r9, r3
 80018e0:	60fb      	str	r3, [r7, #12]
 80018e2:	f04f 0200 	mov.w	r2, #0
 80018e6:	f04f 0300 	mov.w	r3, #0
 80018ea:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80018ee:	4629      	mov	r1, r5
 80018f0:	024b      	lsls	r3, r1, #9
 80018f2:	4621      	mov	r1, r4
 80018f4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80018f8:	4621      	mov	r1, r4
 80018fa:	024a      	lsls	r2, r1, #9
 80018fc:	4610      	mov	r0, r2
 80018fe:	4619      	mov	r1, r3
 8001900:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001902:	2200      	movs	r2, #0
 8001904:	62bb      	str	r3, [r7, #40]	; 0x28
 8001906:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001908:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800190c:	f7fe fcb0 	bl	8000270 <__aeabi_uldivmod>
 8001910:	4602      	mov	r2, r0
 8001912:	460b      	mov	r3, r1
 8001914:	4613      	mov	r3, r2
 8001916:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001918:	e058      	b.n	80019cc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800191a:	4b38      	ldr	r3, [pc, #224]	; (80019fc <HAL_RCC_GetSysClockFreq+0x200>)
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	099b      	lsrs	r3, r3, #6
 8001920:	2200      	movs	r2, #0
 8001922:	4618      	mov	r0, r3
 8001924:	4611      	mov	r1, r2
 8001926:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800192a:	623b      	str	r3, [r7, #32]
 800192c:	2300      	movs	r3, #0
 800192e:	627b      	str	r3, [r7, #36]	; 0x24
 8001930:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001934:	4642      	mov	r2, r8
 8001936:	464b      	mov	r3, r9
 8001938:	f04f 0000 	mov.w	r0, #0
 800193c:	f04f 0100 	mov.w	r1, #0
 8001940:	0159      	lsls	r1, r3, #5
 8001942:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001946:	0150      	lsls	r0, r2, #5
 8001948:	4602      	mov	r2, r0
 800194a:	460b      	mov	r3, r1
 800194c:	4641      	mov	r1, r8
 800194e:	ebb2 0a01 	subs.w	sl, r2, r1
 8001952:	4649      	mov	r1, r9
 8001954:	eb63 0b01 	sbc.w	fp, r3, r1
 8001958:	f04f 0200 	mov.w	r2, #0
 800195c:	f04f 0300 	mov.w	r3, #0
 8001960:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001964:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001968:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800196c:	ebb2 040a 	subs.w	r4, r2, sl
 8001970:	eb63 050b 	sbc.w	r5, r3, fp
 8001974:	f04f 0200 	mov.w	r2, #0
 8001978:	f04f 0300 	mov.w	r3, #0
 800197c:	00eb      	lsls	r3, r5, #3
 800197e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001982:	00e2      	lsls	r2, r4, #3
 8001984:	4614      	mov	r4, r2
 8001986:	461d      	mov	r5, r3
 8001988:	4643      	mov	r3, r8
 800198a:	18e3      	adds	r3, r4, r3
 800198c:	603b      	str	r3, [r7, #0]
 800198e:	464b      	mov	r3, r9
 8001990:	eb45 0303 	adc.w	r3, r5, r3
 8001994:	607b      	str	r3, [r7, #4]
 8001996:	f04f 0200 	mov.w	r2, #0
 800199a:	f04f 0300 	mov.w	r3, #0
 800199e:	e9d7 4500 	ldrd	r4, r5, [r7]
 80019a2:	4629      	mov	r1, r5
 80019a4:	028b      	lsls	r3, r1, #10
 80019a6:	4621      	mov	r1, r4
 80019a8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80019ac:	4621      	mov	r1, r4
 80019ae:	028a      	lsls	r2, r1, #10
 80019b0:	4610      	mov	r0, r2
 80019b2:	4619      	mov	r1, r3
 80019b4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80019b6:	2200      	movs	r2, #0
 80019b8:	61bb      	str	r3, [r7, #24]
 80019ba:	61fa      	str	r2, [r7, #28]
 80019bc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80019c0:	f7fe fc56 	bl	8000270 <__aeabi_uldivmod>
 80019c4:	4602      	mov	r2, r0
 80019c6:	460b      	mov	r3, r1
 80019c8:	4613      	mov	r3, r2
 80019ca:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80019cc:	4b0b      	ldr	r3, [pc, #44]	; (80019fc <HAL_RCC_GetSysClockFreq+0x200>)
 80019ce:	685b      	ldr	r3, [r3, #4]
 80019d0:	0c1b      	lsrs	r3, r3, #16
 80019d2:	f003 0303 	and.w	r3, r3, #3
 80019d6:	3301      	adds	r3, #1
 80019d8:	005b      	lsls	r3, r3, #1
 80019da:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80019dc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80019de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80019e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80019e4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80019e6:	e002      	b.n	80019ee <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80019e8:	4b05      	ldr	r3, [pc, #20]	; (8001a00 <HAL_RCC_GetSysClockFreq+0x204>)
 80019ea:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80019ec:	bf00      	nop
    }
  }
  return sysclockfreq;
 80019ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80019f0:	4618      	mov	r0, r3
 80019f2:	3750      	adds	r7, #80	; 0x50
 80019f4:	46bd      	mov	sp, r7
 80019f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80019fa:	bf00      	nop
 80019fc:	40023800 	.word	0x40023800
 8001a00:	00f42400 	.word	0x00f42400
 8001a04:	007a1200 	.word	0x007a1200

08001a08 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001a0c:	4b03      	ldr	r3, [pc, #12]	; (8001a1c <HAL_RCC_GetHCLKFreq+0x14>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
}
 8001a10:	4618      	mov	r0, r3
 8001a12:	46bd      	mov	sp, r7
 8001a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a18:	4770      	bx	lr
 8001a1a:	bf00      	nop
 8001a1c:	20000000 	.word	0x20000000

08001a20 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001a24:	f7ff fff0 	bl	8001a08 <HAL_RCC_GetHCLKFreq>
 8001a28:	4602      	mov	r2, r0
 8001a2a:	4b05      	ldr	r3, [pc, #20]	; (8001a40 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001a2c:	689b      	ldr	r3, [r3, #8]
 8001a2e:	0b5b      	lsrs	r3, r3, #13
 8001a30:	f003 0307 	and.w	r3, r3, #7
 8001a34:	4903      	ldr	r1, [pc, #12]	; (8001a44 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001a36:	5ccb      	ldrb	r3, [r1, r3]
 8001a38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	40023800 	.word	0x40023800
 8001a44:	0800488c 	.word	0x0800488c

08001a48 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	b083      	sub	sp, #12
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
 8001a50:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	220f      	movs	r2, #15
 8001a56:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001a58:	4b12      	ldr	r3, [pc, #72]	; (8001aa4 <HAL_RCC_GetClockConfig+0x5c>)
 8001a5a:	689b      	ldr	r3, [r3, #8]
 8001a5c:	f003 0203 	and.w	r2, r3, #3
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001a64:	4b0f      	ldr	r3, [pc, #60]	; (8001aa4 <HAL_RCC_GetClockConfig+0x5c>)
 8001a66:	689b      	ldr	r3, [r3, #8]
 8001a68:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001a70:	4b0c      	ldr	r3, [pc, #48]	; (8001aa4 <HAL_RCC_GetClockConfig+0x5c>)
 8001a72:	689b      	ldr	r3, [r3, #8]
 8001a74:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001a7c:	4b09      	ldr	r3, [pc, #36]	; (8001aa4 <HAL_RCC_GetClockConfig+0x5c>)
 8001a7e:	689b      	ldr	r3, [r3, #8]
 8001a80:	08db      	lsrs	r3, r3, #3
 8001a82:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001a8a:	4b07      	ldr	r3, [pc, #28]	; (8001aa8 <HAL_RCC_GetClockConfig+0x60>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f003 0207 	and.w	r2, r3, #7
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	601a      	str	r2, [r3, #0]
}
 8001a96:	bf00      	nop
 8001a98:	370c      	adds	r7, #12
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa0:	4770      	bx	lr
 8001aa2:	bf00      	nop
 8001aa4:	40023800 	.word	0x40023800
 8001aa8:	40023c00 	.word	0x40023c00

08001aac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b082      	sub	sp, #8
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d101      	bne.n	8001abe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001aba:	2301      	movs	r3, #1
 8001abc:	e041      	b.n	8001b42 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001ac4:	b2db      	uxtb	r3, r3
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d106      	bne.n	8001ad8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	2200      	movs	r2, #0
 8001ace:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001ad2:	6878      	ldr	r0, [r7, #4]
 8001ad4:	f000 f839 	bl	8001b4a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	2202      	movs	r2, #2
 8001adc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681a      	ldr	r2, [r3, #0]
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	3304      	adds	r3, #4
 8001ae8:	4619      	mov	r1, r3
 8001aea:	4610      	mov	r0, r2
 8001aec:	f000 f9c0 	bl	8001e70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2201      	movs	r2, #1
 8001af4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	2201      	movs	r2, #1
 8001afc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2201      	movs	r2, #1
 8001b04:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	2201      	movs	r2, #1
 8001b0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	2201      	movs	r2, #1
 8001b14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	2201      	movs	r2, #1
 8001b1c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	2201      	movs	r2, #1
 8001b24:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	2201      	movs	r2, #1
 8001b34:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001b40:	2300      	movs	r3, #0
}
 8001b42:	4618      	mov	r0, r3
 8001b44:	3708      	adds	r7, #8
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}

08001b4a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001b4a:	b480      	push	{r7}
 8001b4c:	b083      	sub	sp, #12
 8001b4e:	af00      	add	r7, sp, #0
 8001b50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001b52:	bf00      	nop
 8001b54:	370c      	adds	r7, #12
 8001b56:	46bd      	mov	sp, r7
 8001b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5c:	4770      	bx	lr
	...

08001b60 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001b60:	b480      	push	{r7}
 8001b62:	b085      	sub	sp, #20
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b6e:	b2db      	uxtb	r3, r3
 8001b70:	2b01      	cmp	r3, #1
 8001b72:	d001      	beq.n	8001b78 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001b74:	2301      	movs	r3, #1
 8001b76:	e04e      	b.n	8001c16 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	2202      	movs	r2, #2
 8001b7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	68da      	ldr	r2, [r3, #12]
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f042 0201 	orr.w	r2, r2, #1
 8001b8e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a23      	ldr	r2, [pc, #140]	; (8001c24 <HAL_TIM_Base_Start_IT+0xc4>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d022      	beq.n	8001be0 <HAL_TIM_Base_Start_IT+0x80>
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ba2:	d01d      	beq.n	8001be0 <HAL_TIM_Base_Start_IT+0x80>
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4a1f      	ldr	r2, [pc, #124]	; (8001c28 <HAL_TIM_Base_Start_IT+0xc8>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d018      	beq.n	8001be0 <HAL_TIM_Base_Start_IT+0x80>
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4a1e      	ldr	r2, [pc, #120]	; (8001c2c <HAL_TIM_Base_Start_IT+0xcc>)
 8001bb4:	4293      	cmp	r3, r2
 8001bb6:	d013      	beq.n	8001be0 <HAL_TIM_Base_Start_IT+0x80>
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a1c      	ldr	r2, [pc, #112]	; (8001c30 <HAL_TIM_Base_Start_IT+0xd0>)
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	d00e      	beq.n	8001be0 <HAL_TIM_Base_Start_IT+0x80>
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	4a1b      	ldr	r2, [pc, #108]	; (8001c34 <HAL_TIM_Base_Start_IT+0xd4>)
 8001bc8:	4293      	cmp	r3, r2
 8001bca:	d009      	beq.n	8001be0 <HAL_TIM_Base_Start_IT+0x80>
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4a19      	ldr	r2, [pc, #100]	; (8001c38 <HAL_TIM_Base_Start_IT+0xd8>)
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d004      	beq.n	8001be0 <HAL_TIM_Base_Start_IT+0x80>
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	4a18      	ldr	r2, [pc, #96]	; (8001c3c <HAL_TIM_Base_Start_IT+0xdc>)
 8001bdc:	4293      	cmp	r3, r2
 8001bde:	d111      	bne.n	8001c04 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	689b      	ldr	r3, [r3, #8]
 8001be6:	f003 0307 	and.w	r3, r3, #7
 8001bea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	2b06      	cmp	r3, #6
 8001bf0:	d010      	beq.n	8001c14 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	681a      	ldr	r2, [r3, #0]
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f042 0201 	orr.w	r2, r2, #1
 8001c00:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001c02:	e007      	b.n	8001c14 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	681a      	ldr	r2, [r3, #0]
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f042 0201 	orr.w	r2, r2, #1
 8001c12:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001c14:	2300      	movs	r3, #0
}
 8001c16:	4618      	mov	r0, r3
 8001c18:	3714      	adds	r7, #20
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c20:	4770      	bx	lr
 8001c22:	bf00      	nop
 8001c24:	40010000 	.word	0x40010000
 8001c28:	40000400 	.word	0x40000400
 8001c2c:	40000800 	.word	0x40000800
 8001c30:	40000c00 	.word	0x40000c00
 8001c34:	40010400 	.word	0x40010400
 8001c38:	40014000 	.word	0x40014000
 8001c3c:	40001800 	.word	0x40001800

08001c40 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b084      	sub	sp, #16
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	68db      	ldr	r3, [r3, #12]
 8001c4e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	691b      	ldr	r3, [r3, #16]
 8001c56:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001c58:	68bb      	ldr	r3, [r7, #8]
 8001c5a:	f003 0302 	and.w	r3, r3, #2
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d020      	beq.n	8001ca4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	f003 0302 	and.w	r3, r3, #2
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d01b      	beq.n	8001ca4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f06f 0202 	mvn.w	r2, #2
 8001c74:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	2201      	movs	r2, #1
 8001c7a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	699b      	ldr	r3, [r3, #24]
 8001c82:	f003 0303 	and.w	r3, r3, #3
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d003      	beq.n	8001c92 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001c8a:	6878      	ldr	r0, [r7, #4]
 8001c8c:	f000 f8d2 	bl	8001e34 <HAL_TIM_IC_CaptureCallback>
 8001c90:	e005      	b.n	8001c9e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c92:	6878      	ldr	r0, [r7, #4]
 8001c94:	f000 f8c4 	bl	8001e20 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c98:	6878      	ldr	r0, [r7, #4]
 8001c9a:	f000 f8d5 	bl	8001e48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001ca4:	68bb      	ldr	r3, [r7, #8]
 8001ca6:	f003 0304 	and.w	r3, r3, #4
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d020      	beq.n	8001cf0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	f003 0304 	and.w	r3, r3, #4
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d01b      	beq.n	8001cf0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f06f 0204 	mvn.w	r2, #4
 8001cc0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	2202      	movs	r2, #2
 8001cc6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	699b      	ldr	r3, [r3, #24]
 8001cce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d003      	beq.n	8001cde <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001cd6:	6878      	ldr	r0, [r7, #4]
 8001cd8:	f000 f8ac 	bl	8001e34 <HAL_TIM_IC_CaptureCallback>
 8001cdc:	e005      	b.n	8001cea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001cde:	6878      	ldr	r0, [r7, #4]
 8001ce0:	f000 f89e 	bl	8001e20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ce4:	6878      	ldr	r0, [r7, #4]
 8001ce6:	f000 f8af 	bl	8001e48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	2200      	movs	r2, #0
 8001cee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001cf0:	68bb      	ldr	r3, [r7, #8]
 8001cf2:	f003 0308 	and.w	r3, r3, #8
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d020      	beq.n	8001d3c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	f003 0308 	and.w	r3, r3, #8
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d01b      	beq.n	8001d3c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f06f 0208 	mvn.w	r2, #8
 8001d0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	2204      	movs	r2, #4
 8001d12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	69db      	ldr	r3, [r3, #28]
 8001d1a:	f003 0303 	and.w	r3, r3, #3
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d003      	beq.n	8001d2a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d22:	6878      	ldr	r0, [r7, #4]
 8001d24:	f000 f886 	bl	8001e34 <HAL_TIM_IC_CaptureCallback>
 8001d28:	e005      	b.n	8001d36 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d2a:	6878      	ldr	r0, [r7, #4]
 8001d2c:	f000 f878 	bl	8001e20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d30:	6878      	ldr	r0, [r7, #4]
 8001d32:	f000 f889 	bl	8001e48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2200      	movs	r2, #0
 8001d3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001d3c:	68bb      	ldr	r3, [r7, #8]
 8001d3e:	f003 0310 	and.w	r3, r3, #16
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d020      	beq.n	8001d88 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	f003 0310 	and.w	r3, r3, #16
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d01b      	beq.n	8001d88 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f06f 0210 	mvn.w	r2, #16
 8001d58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	2208      	movs	r2, #8
 8001d5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	69db      	ldr	r3, [r3, #28]
 8001d66:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d003      	beq.n	8001d76 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d6e:	6878      	ldr	r0, [r7, #4]
 8001d70:	f000 f860 	bl	8001e34 <HAL_TIM_IC_CaptureCallback>
 8001d74:	e005      	b.n	8001d82 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d76:	6878      	ldr	r0, [r7, #4]
 8001d78:	f000 f852 	bl	8001e20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d7c:	6878      	ldr	r0, [r7, #4]
 8001d7e:	f000 f863 	bl	8001e48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	2200      	movs	r2, #0
 8001d86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001d88:	68bb      	ldr	r3, [r7, #8]
 8001d8a:	f003 0301 	and.w	r3, r3, #1
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d00c      	beq.n	8001dac <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	f003 0301 	and.w	r3, r3, #1
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d007      	beq.n	8001dac <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f06f 0201 	mvn.w	r2, #1
 8001da4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001da6:	6878      	ldr	r0, [r7, #4]
 8001da8:	f7fe fd6e 	bl	8000888 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001dac:	68bb      	ldr	r3, [r7, #8]
 8001dae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d00c      	beq.n	8001dd0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d007      	beq.n	8001dd0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001dc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001dca:	6878      	ldr	r0, [r7, #4]
 8001dcc:	f000 f906 	bl	8001fdc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001dd0:	68bb      	ldr	r3, [r7, #8]
 8001dd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d00c      	beq.n	8001df4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d007      	beq.n	8001df4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001dec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001dee:	6878      	ldr	r0, [r7, #4]
 8001df0:	f000 f834 	bl	8001e5c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001df4:	68bb      	ldr	r3, [r7, #8]
 8001df6:	f003 0320 	and.w	r3, r3, #32
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d00c      	beq.n	8001e18 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	f003 0320 	and.w	r3, r3, #32
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d007      	beq.n	8001e18 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f06f 0220 	mvn.w	r2, #32
 8001e10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001e12:	6878      	ldr	r0, [r7, #4]
 8001e14:	f000 f8d8 	bl	8001fc8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001e18:	bf00      	nop
 8001e1a:	3710      	adds	r7, #16
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bd80      	pop	{r7, pc}

08001e20 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b083      	sub	sp, #12
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001e28:	bf00      	nop
 8001e2a:	370c      	adds	r7, #12
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e32:	4770      	bx	lr

08001e34 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b083      	sub	sp, #12
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001e3c:	bf00      	nop
 8001e3e:	370c      	adds	r7, #12
 8001e40:	46bd      	mov	sp, r7
 8001e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e46:	4770      	bx	lr

08001e48 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	b083      	sub	sp, #12
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001e50:	bf00      	nop
 8001e52:	370c      	adds	r7, #12
 8001e54:	46bd      	mov	sp, r7
 8001e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5a:	4770      	bx	lr

08001e5c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b083      	sub	sp, #12
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001e64:	bf00      	nop
 8001e66:	370c      	adds	r7, #12
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6e:	4770      	bx	lr

08001e70 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001e70:	b480      	push	{r7}
 8001e72:	b085      	sub	sp, #20
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
 8001e78:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	4a46      	ldr	r2, [pc, #280]	; (8001f9c <TIM_Base_SetConfig+0x12c>)
 8001e84:	4293      	cmp	r3, r2
 8001e86:	d013      	beq.n	8001eb0 <TIM_Base_SetConfig+0x40>
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e8e:	d00f      	beq.n	8001eb0 <TIM_Base_SetConfig+0x40>
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	4a43      	ldr	r2, [pc, #268]	; (8001fa0 <TIM_Base_SetConfig+0x130>)
 8001e94:	4293      	cmp	r3, r2
 8001e96:	d00b      	beq.n	8001eb0 <TIM_Base_SetConfig+0x40>
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	4a42      	ldr	r2, [pc, #264]	; (8001fa4 <TIM_Base_SetConfig+0x134>)
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d007      	beq.n	8001eb0 <TIM_Base_SetConfig+0x40>
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	4a41      	ldr	r2, [pc, #260]	; (8001fa8 <TIM_Base_SetConfig+0x138>)
 8001ea4:	4293      	cmp	r3, r2
 8001ea6:	d003      	beq.n	8001eb0 <TIM_Base_SetConfig+0x40>
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	4a40      	ldr	r2, [pc, #256]	; (8001fac <TIM_Base_SetConfig+0x13c>)
 8001eac:	4293      	cmp	r3, r2
 8001eae:	d108      	bne.n	8001ec2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001eb6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	685b      	ldr	r3, [r3, #4]
 8001ebc:	68fa      	ldr	r2, [r7, #12]
 8001ebe:	4313      	orrs	r3, r2
 8001ec0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	4a35      	ldr	r2, [pc, #212]	; (8001f9c <TIM_Base_SetConfig+0x12c>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d02b      	beq.n	8001f22 <TIM_Base_SetConfig+0xb2>
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ed0:	d027      	beq.n	8001f22 <TIM_Base_SetConfig+0xb2>
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	4a32      	ldr	r2, [pc, #200]	; (8001fa0 <TIM_Base_SetConfig+0x130>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d023      	beq.n	8001f22 <TIM_Base_SetConfig+0xb2>
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	4a31      	ldr	r2, [pc, #196]	; (8001fa4 <TIM_Base_SetConfig+0x134>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d01f      	beq.n	8001f22 <TIM_Base_SetConfig+0xb2>
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	4a30      	ldr	r2, [pc, #192]	; (8001fa8 <TIM_Base_SetConfig+0x138>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d01b      	beq.n	8001f22 <TIM_Base_SetConfig+0xb2>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	4a2f      	ldr	r2, [pc, #188]	; (8001fac <TIM_Base_SetConfig+0x13c>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d017      	beq.n	8001f22 <TIM_Base_SetConfig+0xb2>
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	4a2e      	ldr	r2, [pc, #184]	; (8001fb0 <TIM_Base_SetConfig+0x140>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d013      	beq.n	8001f22 <TIM_Base_SetConfig+0xb2>
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	4a2d      	ldr	r2, [pc, #180]	; (8001fb4 <TIM_Base_SetConfig+0x144>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d00f      	beq.n	8001f22 <TIM_Base_SetConfig+0xb2>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	4a2c      	ldr	r2, [pc, #176]	; (8001fb8 <TIM_Base_SetConfig+0x148>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d00b      	beq.n	8001f22 <TIM_Base_SetConfig+0xb2>
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	4a2b      	ldr	r2, [pc, #172]	; (8001fbc <TIM_Base_SetConfig+0x14c>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d007      	beq.n	8001f22 <TIM_Base_SetConfig+0xb2>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	4a2a      	ldr	r2, [pc, #168]	; (8001fc0 <TIM_Base_SetConfig+0x150>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d003      	beq.n	8001f22 <TIM_Base_SetConfig+0xb2>
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	4a29      	ldr	r2, [pc, #164]	; (8001fc4 <TIM_Base_SetConfig+0x154>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d108      	bne.n	8001f34 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f28:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	68db      	ldr	r3, [r3, #12]
 8001f2e:	68fa      	ldr	r2, [r7, #12]
 8001f30:	4313      	orrs	r3, r2
 8001f32:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	695b      	ldr	r3, [r3, #20]
 8001f3e:	4313      	orrs	r3, r2
 8001f40:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	68fa      	ldr	r2, [r7, #12]
 8001f46:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	689a      	ldr	r2, [r3, #8]
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	681a      	ldr	r2, [r3, #0]
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	4a10      	ldr	r2, [pc, #64]	; (8001f9c <TIM_Base_SetConfig+0x12c>)
 8001f5c:	4293      	cmp	r3, r2
 8001f5e:	d003      	beq.n	8001f68 <TIM_Base_SetConfig+0xf8>
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	4a12      	ldr	r2, [pc, #72]	; (8001fac <TIM_Base_SetConfig+0x13c>)
 8001f64:	4293      	cmp	r3, r2
 8001f66:	d103      	bne.n	8001f70 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	691a      	ldr	r2, [r3, #16]
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2201      	movs	r2, #1
 8001f74:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	691b      	ldr	r3, [r3, #16]
 8001f7a:	f003 0301 	and.w	r3, r3, #1
 8001f7e:	2b01      	cmp	r3, #1
 8001f80:	d105      	bne.n	8001f8e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	691b      	ldr	r3, [r3, #16]
 8001f86:	f023 0201 	bic.w	r2, r3, #1
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	611a      	str	r2, [r3, #16]
  }
}
 8001f8e:	bf00      	nop
 8001f90:	3714      	adds	r7, #20
 8001f92:	46bd      	mov	sp, r7
 8001f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f98:	4770      	bx	lr
 8001f9a:	bf00      	nop
 8001f9c:	40010000 	.word	0x40010000
 8001fa0:	40000400 	.word	0x40000400
 8001fa4:	40000800 	.word	0x40000800
 8001fa8:	40000c00 	.word	0x40000c00
 8001fac:	40010400 	.word	0x40010400
 8001fb0:	40014000 	.word	0x40014000
 8001fb4:	40014400 	.word	0x40014400
 8001fb8:	40014800 	.word	0x40014800
 8001fbc:	40001800 	.word	0x40001800
 8001fc0:	40001c00 	.word	0x40001c00
 8001fc4:	40002000 	.word	0x40002000

08001fc8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b083      	sub	sp, #12
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001fd0:	bf00      	nop
 8001fd2:	370c      	adds	r7, #12
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fda:	4770      	bx	lr

08001fdc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b083      	sub	sp, #12
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001fe4:	bf00      	nop
 8001fe6:	370c      	adds	r7, #12
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fee:	4770      	bx	lr

08001ff0 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b085      	sub	sp, #20
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8001ffe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002002:	2b84      	cmp	r3, #132	; 0x84
 8002004:	d005      	beq.n	8002012 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8002006:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	4413      	add	r3, r2
 800200e:	3303      	adds	r3, #3
 8002010:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8002012:	68fb      	ldr	r3, [r7, #12]
}
 8002014:	4618      	mov	r0, r3
 8002016:	3714      	adds	r7, #20
 8002018:	46bd      	mov	sp, r7
 800201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201e:	4770      	bx	lr

08002020 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8002020:	b480      	push	{r7}
 8002022:	b083      	sub	sp, #12
 8002024:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002026:	f3ef 8305 	mrs	r3, IPSR
 800202a:	607b      	str	r3, [r7, #4]
  return(result);
 800202c:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800202e:	2b00      	cmp	r3, #0
 8002030:	bf14      	ite	ne
 8002032:	2301      	movne	r3, #1
 8002034:	2300      	moveq	r3, #0
 8002036:	b2db      	uxtb	r3, r3
}
 8002038:	4618      	mov	r0, r3
 800203a:	370c      	adds	r7, #12
 800203c:	46bd      	mov	sp, r7
 800203e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002042:	4770      	bx	lr

08002044 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8002048:	f000 fca2 	bl	8002990 <vTaskStartScheduler>
  
  return osOK;
 800204c:	2300      	movs	r3, #0
}
 800204e:	4618      	mov	r0, r3
 8002050:	bd80      	pop	{r7, pc}

08002052 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8002052:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002054:	b089      	sub	sp, #36	; 0x24
 8002056:	af04      	add	r7, sp, #16
 8002058:	6078      	str	r0, [r7, #4]
 800205a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	695b      	ldr	r3, [r3, #20]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d020      	beq.n	80020a6 <osThreadCreate+0x54>
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	699b      	ldr	r3, [r3, #24]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d01c      	beq.n	80020a6 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	685c      	ldr	r4, [r3, #4]
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	691e      	ldr	r6, [r3, #16]
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800207e:	4618      	mov	r0, r3
 8002080:	f7ff ffb6 	bl	8001ff0 <makeFreeRtosPriority>
 8002084:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	695b      	ldr	r3, [r3, #20]
 800208a:	687a      	ldr	r2, [r7, #4]
 800208c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800208e:	9202      	str	r2, [sp, #8]
 8002090:	9301      	str	r3, [sp, #4]
 8002092:	9100      	str	r1, [sp, #0]
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	4632      	mov	r2, r6
 8002098:	4629      	mov	r1, r5
 800209a:	4620      	mov	r0, r4
 800209c:	f000 f91c 	bl	80022d8 <xTaskCreateStatic>
 80020a0:	4603      	mov	r3, r0
 80020a2:	60fb      	str	r3, [r7, #12]
 80020a4:	e01c      	b.n	80020e0 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	685c      	ldr	r4, [r3, #4]
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80020b2:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80020ba:	4618      	mov	r0, r3
 80020bc:	f7ff ff98 	bl	8001ff0 <makeFreeRtosPriority>
 80020c0:	4602      	mov	r2, r0
 80020c2:	f107 030c 	add.w	r3, r7, #12
 80020c6:	9301      	str	r3, [sp, #4]
 80020c8:	9200      	str	r2, [sp, #0]
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	4632      	mov	r2, r6
 80020ce:	4629      	mov	r1, r5
 80020d0:	4620      	mov	r0, r4
 80020d2:	f000 f95e 	bl	8002392 <xTaskCreate>
 80020d6:	4603      	mov	r3, r0
 80020d8:	2b01      	cmp	r3, #1
 80020da:	d001      	beq.n	80020e0 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80020dc:	2300      	movs	r3, #0
 80020de:	e000      	b.n	80020e2 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80020e0:	68fb      	ldr	r3, [r7, #12]
}
 80020e2:	4618      	mov	r0, r3
 80020e4:	3714      	adds	r7, #20
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080020ea <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80020ea:	b580      	push	{r7, lr}
 80020ec:	b084      	sub	sp, #16
 80020ee:	af00      	add	r7, sp, #0
 80020f0:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d001      	beq.n	8002100 <osDelay+0x16>
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	e000      	b.n	8002102 <osDelay+0x18>
 8002100:	2301      	movs	r3, #1
 8002102:	4618      	mov	r0, r3
 8002104:	f000 fa7c 	bl	8002600 <vTaskDelay>
  
  return osOK;
 8002108:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800210a:	4618      	mov	r0, r3
 800210c:	3710      	adds	r7, #16
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}

08002112 <osThreadSuspend>:
* @brief  Suspend execution of a thread.
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osThreadSuspend (osThreadId thread_id)
{
 8002112:	b580      	push	{r7, lr}
 8002114:	b082      	sub	sp, #8
 8002116:	af00      	add	r7, sp, #0
 8002118:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskSuspend == 1)
    vTaskSuspend(thread_id);
 800211a:	6878      	ldr	r0, [r7, #4]
 800211c:	f000 faa4 	bl	8002668 <vTaskSuspend>
  
  return osOK;
 8002120:	2300      	movs	r3, #0
#else
  return osErrorResource;
#endif
}
 8002122:	4618      	mov	r0, r3
 8002124:	3708      	adds	r7, #8
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}
	...

0800212c <osThreadResume>:
* @brief  Resume execution of a suspended thread.
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osThreadResume (osThreadId thread_id)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b082      	sub	sp, #8
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskSuspend == 1)  
  if(inHandlerMode())
 8002134:	f7ff ff74 	bl	8002020 <inHandlerMode>
 8002138:	4603      	mov	r3, r0
 800213a:	2b00      	cmp	r3, #0
 800213c:	d00e      	beq.n	800215c <osThreadResume+0x30>
  {
    if (xTaskResumeFromISR(thread_id) == pdTRUE)
 800213e:	6878      	ldr	r0, [r7, #4]
 8002140:	f000 fbb4 	bl	80028ac <xTaskResumeFromISR>
 8002144:	4603      	mov	r3, r0
 8002146:	2b01      	cmp	r3, #1
 8002148:	d10b      	bne.n	8002162 <osThreadResume+0x36>
    {
      portYIELD_FROM_ISR(pdTRUE);
 800214a:	4b08      	ldr	r3, [pc, #32]	; (800216c <osThreadResume+0x40>)
 800214c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002150:	601a      	str	r2, [r3, #0]
 8002152:	f3bf 8f4f 	dsb	sy
 8002156:	f3bf 8f6f 	isb	sy
 800215a:	e002      	b.n	8002162 <osThreadResume+0x36>
    }
  }
  else
  {
    vTaskResume(thread_id);
 800215c:	6878      	ldr	r0, [r7, #4]
 800215e:	f000 fb47 	bl	80027f0 <vTaskResume>
  }
  return osOK;
 8002162:	2300      	movs	r3, #0
#else
  return osErrorResource;
#endif
}
 8002164:	4618      	mov	r0, r3
 8002166:	3708      	adds	r7, #8
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}
 800216c:	e000ed04 	.word	0xe000ed04

08002170 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002170:	b480      	push	{r7}
 8002172:	b083      	sub	sp, #12
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	f103 0208 	add.w	r2, r3, #8
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	f04f 32ff 	mov.w	r2, #4294967295
 8002188:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	f103 0208 	add.w	r2, r3, #8
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	f103 0208 	add.w	r2, r3, #8
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	2200      	movs	r2, #0
 80021a2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80021a4:	bf00      	nop
 80021a6:	370c      	adds	r7, #12
 80021a8:	46bd      	mov	sp, r7
 80021aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ae:	4770      	bx	lr

080021b0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80021b0:	b480      	push	{r7}
 80021b2:	b083      	sub	sp, #12
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2200      	movs	r2, #0
 80021bc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80021be:	bf00      	nop
 80021c0:	370c      	adds	r7, #12
 80021c2:	46bd      	mov	sp, r7
 80021c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c8:	4770      	bx	lr

080021ca <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80021ca:	b480      	push	{r7}
 80021cc:	b085      	sub	sp, #20
 80021ce:	af00      	add	r7, sp, #0
 80021d0:	6078      	str	r0, [r7, #4]
 80021d2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	68fa      	ldr	r2, [r7, #12]
 80021de:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	689a      	ldr	r2, [r3, #8]
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	689b      	ldr	r3, [r3, #8]
 80021ec:	683a      	ldr	r2, [r7, #0]
 80021ee:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	683a      	ldr	r2, [r7, #0]
 80021f4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	687a      	ldr	r2, [r7, #4]
 80021fa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	1c5a      	adds	r2, r3, #1
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	601a      	str	r2, [r3, #0]
}
 8002206:	bf00      	nop
 8002208:	3714      	adds	r7, #20
 800220a:	46bd      	mov	sp, r7
 800220c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002210:	4770      	bx	lr

08002212 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002212:	b480      	push	{r7}
 8002214:	b085      	sub	sp, #20
 8002216:	af00      	add	r7, sp, #0
 8002218:	6078      	str	r0, [r7, #4]
 800221a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002222:	68bb      	ldr	r3, [r7, #8]
 8002224:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002228:	d103      	bne.n	8002232 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	691b      	ldr	r3, [r3, #16]
 800222e:	60fb      	str	r3, [r7, #12]
 8002230:	e00c      	b.n	800224c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	3308      	adds	r3, #8
 8002236:	60fb      	str	r3, [r7, #12]
 8002238:	e002      	b.n	8002240 <vListInsert+0x2e>
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	685b      	ldr	r3, [r3, #4]
 800223e:	60fb      	str	r3, [r7, #12]
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	68ba      	ldr	r2, [r7, #8]
 8002248:	429a      	cmp	r2, r3
 800224a:	d2f6      	bcs.n	800223a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	685a      	ldr	r2, [r3, #4]
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	683a      	ldr	r2, [r7, #0]
 800225a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	68fa      	ldr	r2, [r7, #12]
 8002260:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	683a      	ldr	r2, [r7, #0]
 8002266:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	687a      	ldr	r2, [r7, #4]
 800226c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	1c5a      	adds	r2, r3, #1
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	601a      	str	r2, [r3, #0]
}
 8002278:	bf00      	nop
 800227a:	3714      	adds	r7, #20
 800227c:	46bd      	mov	sp, r7
 800227e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002282:	4770      	bx	lr

08002284 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002284:	b480      	push	{r7}
 8002286:	b085      	sub	sp, #20
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	691b      	ldr	r3, [r3, #16]
 8002290:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	687a      	ldr	r2, [r7, #4]
 8002298:	6892      	ldr	r2, [r2, #8]
 800229a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	689b      	ldr	r3, [r3, #8]
 80022a0:	687a      	ldr	r2, [r7, #4]
 80022a2:	6852      	ldr	r2, [r2, #4]
 80022a4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	687a      	ldr	r2, [r7, #4]
 80022ac:	429a      	cmp	r2, r3
 80022ae:	d103      	bne.n	80022b8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	689a      	ldr	r2, [r3, #8]
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2200      	movs	r2, #0
 80022bc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	1e5a      	subs	r2, r3, #1
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	681b      	ldr	r3, [r3, #0]
}
 80022cc:	4618      	mov	r0, r3
 80022ce:	3714      	adds	r7, #20
 80022d0:	46bd      	mov	sp, r7
 80022d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d6:	4770      	bx	lr

080022d8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b08e      	sub	sp, #56	; 0x38
 80022dc:	af04      	add	r7, sp, #16
 80022de:	60f8      	str	r0, [r7, #12]
 80022e0:	60b9      	str	r1, [r7, #8]
 80022e2:	607a      	str	r2, [r7, #4]
 80022e4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80022e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d10a      	bne.n	8002302 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80022ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022f0:	f383 8811 	msr	BASEPRI, r3
 80022f4:	f3bf 8f6f 	isb	sy
 80022f8:	f3bf 8f4f 	dsb	sy
 80022fc:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80022fe:	bf00      	nop
 8002300:	e7fe      	b.n	8002300 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8002302:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002304:	2b00      	cmp	r3, #0
 8002306:	d10a      	bne.n	800231e <xTaskCreateStatic+0x46>
	__asm volatile
 8002308:	f04f 0350 	mov.w	r3, #80	; 0x50
 800230c:	f383 8811 	msr	BASEPRI, r3
 8002310:	f3bf 8f6f 	isb	sy
 8002314:	f3bf 8f4f 	dsb	sy
 8002318:	61fb      	str	r3, [r7, #28]
}
 800231a:	bf00      	nop
 800231c:	e7fe      	b.n	800231c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800231e:	2354      	movs	r3, #84	; 0x54
 8002320:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8002322:	693b      	ldr	r3, [r7, #16]
 8002324:	2b54      	cmp	r3, #84	; 0x54
 8002326:	d00a      	beq.n	800233e <xTaskCreateStatic+0x66>
	__asm volatile
 8002328:	f04f 0350 	mov.w	r3, #80	; 0x50
 800232c:	f383 8811 	msr	BASEPRI, r3
 8002330:	f3bf 8f6f 	isb	sy
 8002334:	f3bf 8f4f 	dsb	sy
 8002338:	61bb      	str	r3, [r7, #24]
}
 800233a:	bf00      	nop
 800233c:	e7fe      	b.n	800233c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800233e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8002340:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002342:	2b00      	cmp	r3, #0
 8002344:	d01e      	beq.n	8002384 <xTaskCreateStatic+0xac>
 8002346:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002348:	2b00      	cmp	r3, #0
 800234a:	d01b      	beq.n	8002384 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800234c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800234e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002352:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002354:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002356:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002358:	2202      	movs	r2, #2
 800235a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800235e:	2300      	movs	r3, #0
 8002360:	9303      	str	r3, [sp, #12]
 8002362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002364:	9302      	str	r3, [sp, #8]
 8002366:	f107 0314 	add.w	r3, r7, #20
 800236a:	9301      	str	r3, [sp, #4]
 800236c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800236e:	9300      	str	r3, [sp, #0]
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	687a      	ldr	r2, [r7, #4]
 8002374:	68b9      	ldr	r1, [r7, #8]
 8002376:	68f8      	ldr	r0, [r7, #12]
 8002378:	f000 f850 	bl	800241c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800237c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800237e:	f000 f8d5 	bl	800252c <prvAddNewTaskToReadyList>
 8002382:	e001      	b.n	8002388 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8002384:	2300      	movs	r3, #0
 8002386:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8002388:	697b      	ldr	r3, [r7, #20]
	}
 800238a:	4618      	mov	r0, r3
 800238c:	3728      	adds	r7, #40	; 0x28
 800238e:	46bd      	mov	sp, r7
 8002390:	bd80      	pop	{r7, pc}

08002392 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002392:	b580      	push	{r7, lr}
 8002394:	b08c      	sub	sp, #48	; 0x30
 8002396:	af04      	add	r7, sp, #16
 8002398:	60f8      	str	r0, [r7, #12]
 800239a:	60b9      	str	r1, [r7, #8]
 800239c:	603b      	str	r3, [r7, #0]
 800239e:	4613      	mov	r3, r2
 80023a0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80023a2:	88fb      	ldrh	r3, [r7, #6]
 80023a4:	009b      	lsls	r3, r3, #2
 80023a6:	4618      	mov	r0, r3
 80023a8:	f001 f89e 	bl	80034e8 <pvPortMalloc>
 80023ac:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d00e      	beq.n	80023d2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80023b4:	2054      	movs	r0, #84	; 0x54
 80023b6:	f001 f897 	bl	80034e8 <pvPortMalloc>
 80023ba:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80023bc:	69fb      	ldr	r3, [r7, #28]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d003      	beq.n	80023ca <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80023c2:	69fb      	ldr	r3, [r7, #28]
 80023c4:	697a      	ldr	r2, [r7, #20]
 80023c6:	631a      	str	r2, [r3, #48]	; 0x30
 80023c8:	e005      	b.n	80023d6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80023ca:	6978      	ldr	r0, [r7, #20]
 80023cc:	f001 f958 	bl	8003680 <vPortFree>
 80023d0:	e001      	b.n	80023d6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80023d2:	2300      	movs	r3, #0
 80023d4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80023d6:	69fb      	ldr	r3, [r7, #28]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d017      	beq.n	800240c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80023dc:	69fb      	ldr	r3, [r7, #28]
 80023de:	2200      	movs	r2, #0
 80023e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80023e4:	88fa      	ldrh	r2, [r7, #6]
 80023e6:	2300      	movs	r3, #0
 80023e8:	9303      	str	r3, [sp, #12]
 80023ea:	69fb      	ldr	r3, [r7, #28]
 80023ec:	9302      	str	r3, [sp, #8]
 80023ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023f0:	9301      	str	r3, [sp, #4]
 80023f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023f4:	9300      	str	r3, [sp, #0]
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	68b9      	ldr	r1, [r7, #8]
 80023fa:	68f8      	ldr	r0, [r7, #12]
 80023fc:	f000 f80e 	bl	800241c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002400:	69f8      	ldr	r0, [r7, #28]
 8002402:	f000 f893 	bl	800252c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002406:	2301      	movs	r3, #1
 8002408:	61bb      	str	r3, [r7, #24]
 800240a:	e002      	b.n	8002412 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800240c:	f04f 33ff 	mov.w	r3, #4294967295
 8002410:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8002412:	69bb      	ldr	r3, [r7, #24]
	}
 8002414:	4618      	mov	r0, r3
 8002416:	3720      	adds	r7, #32
 8002418:	46bd      	mov	sp, r7
 800241a:	bd80      	pop	{r7, pc}

0800241c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b088      	sub	sp, #32
 8002420:	af00      	add	r7, sp, #0
 8002422:	60f8      	str	r0, [r7, #12]
 8002424:	60b9      	str	r1, [r7, #8]
 8002426:	607a      	str	r2, [r7, #4]
 8002428:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800242a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800242c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002434:	3b01      	subs	r3, #1
 8002436:	009b      	lsls	r3, r3, #2
 8002438:	4413      	add	r3, r2
 800243a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800243c:	69bb      	ldr	r3, [r7, #24]
 800243e:	f023 0307 	bic.w	r3, r3, #7
 8002442:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002444:	69bb      	ldr	r3, [r7, #24]
 8002446:	f003 0307 	and.w	r3, r3, #7
 800244a:	2b00      	cmp	r3, #0
 800244c:	d00a      	beq.n	8002464 <prvInitialiseNewTask+0x48>
	__asm volatile
 800244e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002452:	f383 8811 	msr	BASEPRI, r3
 8002456:	f3bf 8f6f 	isb	sy
 800245a:	f3bf 8f4f 	dsb	sy
 800245e:	617b      	str	r3, [r7, #20]
}
 8002460:	bf00      	nop
 8002462:	e7fe      	b.n	8002462 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8002464:	68bb      	ldr	r3, [r7, #8]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d01f      	beq.n	80024aa <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800246a:	2300      	movs	r3, #0
 800246c:	61fb      	str	r3, [r7, #28]
 800246e:	e012      	b.n	8002496 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002470:	68ba      	ldr	r2, [r7, #8]
 8002472:	69fb      	ldr	r3, [r7, #28]
 8002474:	4413      	add	r3, r2
 8002476:	7819      	ldrb	r1, [r3, #0]
 8002478:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800247a:	69fb      	ldr	r3, [r7, #28]
 800247c:	4413      	add	r3, r2
 800247e:	3334      	adds	r3, #52	; 0x34
 8002480:	460a      	mov	r2, r1
 8002482:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8002484:	68ba      	ldr	r2, [r7, #8]
 8002486:	69fb      	ldr	r3, [r7, #28]
 8002488:	4413      	add	r3, r2
 800248a:	781b      	ldrb	r3, [r3, #0]
 800248c:	2b00      	cmp	r3, #0
 800248e:	d006      	beq.n	800249e <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002490:	69fb      	ldr	r3, [r7, #28]
 8002492:	3301      	adds	r3, #1
 8002494:	61fb      	str	r3, [r7, #28]
 8002496:	69fb      	ldr	r3, [r7, #28]
 8002498:	2b0f      	cmp	r3, #15
 800249a:	d9e9      	bls.n	8002470 <prvInitialiseNewTask+0x54>
 800249c:	e000      	b.n	80024a0 <prvInitialiseNewTask+0x84>
			{
				break;
 800249e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80024a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024a2:	2200      	movs	r2, #0
 80024a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80024a8:	e003      	b.n	80024b2 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80024aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024ac:	2200      	movs	r2, #0
 80024ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80024b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024b4:	2b06      	cmp	r3, #6
 80024b6:	d901      	bls.n	80024bc <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80024b8:	2306      	movs	r3, #6
 80024ba:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80024bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024be:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80024c0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80024c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024c4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80024c6:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80024c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024ca:	2200      	movs	r2, #0
 80024cc:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80024ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024d0:	3304      	adds	r3, #4
 80024d2:	4618      	mov	r0, r3
 80024d4:	f7ff fe6c 	bl	80021b0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80024d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024da:	3318      	adds	r3, #24
 80024dc:	4618      	mov	r0, r3
 80024de:	f7ff fe67 	bl	80021b0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80024e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80024e6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80024e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024ea:	f1c3 0207 	rsb	r2, r3, #7
 80024ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024f0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80024f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80024f6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80024f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024fa:	2200      	movs	r2, #0
 80024fc:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80024fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002500:	2200      	movs	r2, #0
 8002502:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002506:	683a      	ldr	r2, [r7, #0]
 8002508:	68f9      	ldr	r1, [r7, #12]
 800250a:	69b8      	ldr	r0, [r7, #24]
 800250c:	f000 fd9a 	bl	8003044 <pxPortInitialiseStack>
 8002510:	4602      	mov	r2, r0
 8002512:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002514:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8002516:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002518:	2b00      	cmp	r3, #0
 800251a:	d002      	beq.n	8002522 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800251c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800251e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002520:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002522:	bf00      	nop
 8002524:	3720      	adds	r7, #32
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}
	...

0800252c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b082      	sub	sp, #8
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8002534:	f000 feb6 	bl	80032a4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002538:	4b2a      	ldr	r3, [pc, #168]	; (80025e4 <prvAddNewTaskToReadyList+0xb8>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	3301      	adds	r3, #1
 800253e:	4a29      	ldr	r2, [pc, #164]	; (80025e4 <prvAddNewTaskToReadyList+0xb8>)
 8002540:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8002542:	4b29      	ldr	r3, [pc, #164]	; (80025e8 <prvAddNewTaskToReadyList+0xbc>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d109      	bne.n	800255e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800254a:	4a27      	ldr	r2, [pc, #156]	; (80025e8 <prvAddNewTaskToReadyList+0xbc>)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002550:	4b24      	ldr	r3, [pc, #144]	; (80025e4 <prvAddNewTaskToReadyList+0xb8>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	2b01      	cmp	r3, #1
 8002556:	d110      	bne.n	800257a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8002558:	f000 fc50 	bl	8002dfc <prvInitialiseTaskLists>
 800255c:	e00d      	b.n	800257a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800255e:	4b23      	ldr	r3, [pc, #140]	; (80025ec <prvAddNewTaskToReadyList+0xc0>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d109      	bne.n	800257a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002566:	4b20      	ldr	r3, [pc, #128]	; (80025e8 <prvAddNewTaskToReadyList+0xbc>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002570:	429a      	cmp	r2, r3
 8002572:	d802      	bhi.n	800257a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8002574:	4a1c      	ldr	r2, [pc, #112]	; (80025e8 <prvAddNewTaskToReadyList+0xbc>)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800257a:	4b1d      	ldr	r3, [pc, #116]	; (80025f0 <prvAddNewTaskToReadyList+0xc4>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	3301      	adds	r3, #1
 8002580:	4a1b      	ldr	r2, [pc, #108]	; (80025f0 <prvAddNewTaskToReadyList+0xc4>)
 8002582:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002588:	2201      	movs	r2, #1
 800258a:	409a      	lsls	r2, r3
 800258c:	4b19      	ldr	r3, [pc, #100]	; (80025f4 <prvAddNewTaskToReadyList+0xc8>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4313      	orrs	r3, r2
 8002592:	4a18      	ldr	r2, [pc, #96]	; (80025f4 <prvAddNewTaskToReadyList+0xc8>)
 8002594:	6013      	str	r3, [r2, #0]
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800259a:	4613      	mov	r3, r2
 800259c:	009b      	lsls	r3, r3, #2
 800259e:	4413      	add	r3, r2
 80025a0:	009b      	lsls	r3, r3, #2
 80025a2:	4a15      	ldr	r2, [pc, #84]	; (80025f8 <prvAddNewTaskToReadyList+0xcc>)
 80025a4:	441a      	add	r2, r3
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	3304      	adds	r3, #4
 80025aa:	4619      	mov	r1, r3
 80025ac:	4610      	mov	r0, r2
 80025ae:	f7ff fe0c 	bl	80021ca <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80025b2:	f000 fea7 	bl	8003304 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80025b6:	4b0d      	ldr	r3, [pc, #52]	; (80025ec <prvAddNewTaskToReadyList+0xc0>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d00e      	beq.n	80025dc <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80025be:	4b0a      	ldr	r3, [pc, #40]	; (80025e8 <prvAddNewTaskToReadyList+0xbc>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025c8:	429a      	cmp	r2, r3
 80025ca:	d207      	bcs.n	80025dc <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80025cc:	4b0b      	ldr	r3, [pc, #44]	; (80025fc <prvAddNewTaskToReadyList+0xd0>)
 80025ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80025d2:	601a      	str	r2, [r3, #0]
 80025d4:	f3bf 8f4f 	dsb	sy
 80025d8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80025dc:	bf00      	nop
 80025de:	3708      	adds	r7, #8
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bd80      	pop	{r7, pc}
 80025e4:	20000438 	.word	0x20000438
 80025e8:	20000338 	.word	0x20000338
 80025ec:	20000444 	.word	0x20000444
 80025f0:	20000454 	.word	0x20000454
 80025f4:	20000440 	.word	0x20000440
 80025f8:	2000033c 	.word	0x2000033c
 80025fc:	e000ed04 	.word	0xe000ed04

08002600 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8002600:	b580      	push	{r7, lr}
 8002602:	b084      	sub	sp, #16
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8002608:	2300      	movs	r3, #0
 800260a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d017      	beq.n	8002642 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8002612:	4b13      	ldr	r3, [pc, #76]	; (8002660 <vTaskDelay+0x60>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d00a      	beq.n	8002630 <vTaskDelay+0x30>
	__asm volatile
 800261a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800261e:	f383 8811 	msr	BASEPRI, r3
 8002622:	f3bf 8f6f 	isb	sy
 8002626:	f3bf 8f4f 	dsb	sy
 800262a:	60bb      	str	r3, [r7, #8]
}
 800262c:	bf00      	nop
 800262e:	e7fe      	b.n	800262e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8002630:	f000 fa0e 	bl	8002a50 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002634:	2100      	movs	r1, #0
 8002636:	6878      	ldr	r0, [r7, #4]
 8002638:	f000 fc9e 	bl	8002f78 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800263c:	f000 fa16 	bl	8002a6c <xTaskResumeAll>
 8002640:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	2b00      	cmp	r3, #0
 8002646:	d107      	bne.n	8002658 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8002648:	4b06      	ldr	r3, [pc, #24]	; (8002664 <vTaskDelay+0x64>)
 800264a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800264e:	601a      	str	r2, [r3, #0]
 8002650:	f3bf 8f4f 	dsb	sy
 8002654:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002658:	bf00      	nop
 800265a:	3710      	adds	r7, #16
 800265c:	46bd      	mov	sp, r7
 800265e:	bd80      	pop	{r7, pc}
 8002660:	20000460 	.word	0x20000460
 8002664:	e000ed04 	.word	0xe000ed04

08002668 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8002668:	b580      	push	{r7, lr}
 800266a:	b084      	sub	sp, #16
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8002670:	f000 fe18 	bl	80032a4 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d102      	bne.n	8002680 <vTaskSuspend+0x18>
 800267a:	4b3c      	ldr	r3, [pc, #240]	; (800276c <vTaskSuspend+0x104>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	e000      	b.n	8002682 <vTaskSuspend+0x1a>
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	3304      	adds	r3, #4
 8002688:	4618      	mov	r0, r3
 800268a:	f7ff fdfb 	bl	8002284 <uxListRemove>
 800268e:	4603      	mov	r3, r0
 8002690:	2b00      	cmp	r3, #0
 8002692:	d115      	bne.n	80026c0 <vTaskSuspend+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002698:	4935      	ldr	r1, [pc, #212]	; (8002770 <vTaskSuspend+0x108>)
 800269a:	4613      	mov	r3, r2
 800269c:	009b      	lsls	r3, r3, #2
 800269e:	4413      	add	r3, r2
 80026a0:	009b      	lsls	r3, r3, #2
 80026a2:	440b      	add	r3, r1
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d10a      	bne.n	80026c0 <vTaskSuspend+0x58>
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026ae:	2201      	movs	r2, #1
 80026b0:	fa02 f303 	lsl.w	r3, r2, r3
 80026b4:	43da      	mvns	r2, r3
 80026b6:	4b2f      	ldr	r3, [pc, #188]	; (8002774 <vTaskSuspend+0x10c>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	4013      	ands	r3, r2
 80026bc:	4a2d      	ldr	r2, [pc, #180]	; (8002774 <vTaskSuspend+0x10c>)
 80026be:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d004      	beq.n	80026d2 <vTaskSuspend+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	3318      	adds	r3, #24
 80026cc:	4618      	mov	r0, r3
 80026ce:	f7ff fdd9 	bl	8002284 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	3304      	adds	r3, #4
 80026d6:	4619      	mov	r1, r3
 80026d8:	4827      	ldr	r0, [pc, #156]	; (8002778 <vTaskSuspend+0x110>)
 80026da:	f7ff fd76 	bl	80021ca <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80026e4:	b2db      	uxtb	r3, r3
 80026e6:	2b01      	cmp	r3, #1
 80026e8:	d103      	bne.n	80026f2 <vTaskSuspend+0x8a>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	2200      	movs	r2, #0
 80026ee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 80026f2:	f000 fe07 	bl	8003304 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 80026f6:	4b21      	ldr	r3, [pc, #132]	; (800277c <vTaskSuspend+0x114>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d005      	beq.n	800270a <vTaskSuspend+0xa2>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 80026fe:	f000 fdd1 	bl	80032a4 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8002702:	f000 fc19 	bl	8002f38 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 8002706:	f000 fdfd 	bl	8003304 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 800270a:	4b18      	ldr	r3, [pc, #96]	; (800276c <vTaskSuspend+0x104>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	68fa      	ldr	r2, [r7, #12]
 8002710:	429a      	cmp	r2, r3
 8002712:	d127      	bne.n	8002764 <vTaskSuspend+0xfc>
		{
			if( xSchedulerRunning != pdFALSE )
 8002714:	4b19      	ldr	r3, [pc, #100]	; (800277c <vTaskSuspend+0x114>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d017      	beq.n	800274c <vTaskSuspend+0xe4>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 800271c:	4b18      	ldr	r3, [pc, #96]	; (8002780 <vTaskSuspend+0x118>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d00a      	beq.n	800273a <vTaskSuspend+0xd2>
	__asm volatile
 8002724:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002728:	f383 8811 	msr	BASEPRI, r3
 800272c:	f3bf 8f6f 	isb	sy
 8002730:	f3bf 8f4f 	dsb	sy
 8002734:	60bb      	str	r3, [r7, #8]
}
 8002736:	bf00      	nop
 8002738:	e7fe      	b.n	8002738 <vTaskSuspend+0xd0>
				portYIELD_WITHIN_API();
 800273a:	4b12      	ldr	r3, [pc, #72]	; (8002784 <vTaskSuspend+0x11c>)
 800273c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002740:	601a      	str	r2, [r3, #0]
 8002742:	f3bf 8f4f 	dsb	sy
 8002746:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800274a:	e00b      	b.n	8002764 <vTaskSuspend+0xfc>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 800274c:	4b0a      	ldr	r3, [pc, #40]	; (8002778 <vTaskSuspend+0x110>)
 800274e:	681a      	ldr	r2, [r3, #0]
 8002750:	4b0d      	ldr	r3, [pc, #52]	; (8002788 <vTaskSuspend+0x120>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	429a      	cmp	r2, r3
 8002756:	d103      	bne.n	8002760 <vTaskSuspend+0xf8>
					pxCurrentTCB = NULL;
 8002758:	4b04      	ldr	r3, [pc, #16]	; (800276c <vTaskSuspend+0x104>)
 800275a:	2200      	movs	r2, #0
 800275c:	601a      	str	r2, [r3, #0]
	}
 800275e:	e001      	b.n	8002764 <vTaskSuspend+0xfc>
					vTaskSwitchContext();
 8002760:	f000 fad8 	bl	8002d14 <vTaskSwitchContext>
	}
 8002764:	bf00      	nop
 8002766:	3710      	adds	r7, #16
 8002768:	46bd      	mov	sp, r7
 800276a:	bd80      	pop	{r7, pc}
 800276c:	20000338 	.word	0x20000338
 8002770:	2000033c 	.word	0x2000033c
 8002774:	20000440 	.word	0x20000440
 8002778:	20000424 	.word	0x20000424
 800277c:	20000444 	.word	0x20000444
 8002780:	20000460 	.word	0x20000460
 8002784:	e000ed04 	.word	0xe000ed04
 8002788:	20000438 	.word	0x20000438

0800278c <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 800278c:	b480      	push	{r7}
 800278e:	b087      	sub	sp, #28
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8002794:	2300      	movs	r3, #0
 8002796:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d10a      	bne.n	80027b8 <prvTaskIsTaskSuspended+0x2c>
	__asm volatile
 80027a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027a6:	f383 8811 	msr	BASEPRI, r3
 80027aa:	f3bf 8f6f 	isb	sy
 80027ae:	f3bf 8f4f 	dsb	sy
 80027b2:	60fb      	str	r3, [r7, #12]
}
 80027b4:	bf00      	nop
 80027b6:	e7fe      	b.n	80027b6 <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 80027b8:	693b      	ldr	r3, [r7, #16]
 80027ba:	695b      	ldr	r3, [r3, #20]
 80027bc:	4a0a      	ldr	r2, [pc, #40]	; (80027e8 <prvTaskIsTaskSuspended+0x5c>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d10a      	bne.n	80027d8 <prvTaskIsTaskSuspended+0x4c>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 80027c2:	693b      	ldr	r3, [r7, #16]
 80027c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027c6:	4a09      	ldr	r2, [pc, #36]	; (80027ec <prvTaskIsTaskSuspended+0x60>)
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d005      	beq.n	80027d8 <prvTaskIsTaskSuspended+0x4c>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 80027cc:	693b      	ldr	r3, [r7, #16]
 80027ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d101      	bne.n	80027d8 <prvTaskIsTaskSuspended+0x4c>
				{
					xReturn = pdTRUE;
 80027d4:	2301      	movs	r3, #1
 80027d6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80027d8:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 80027da:	4618      	mov	r0, r3
 80027dc:	371c      	adds	r7, #28
 80027de:	46bd      	mov	sp, r7
 80027e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e4:	4770      	bx	lr
 80027e6:	bf00      	nop
 80027e8:	20000424 	.word	0x20000424
 80027ec:	200003f8 	.word	0x200003f8

080027f0 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b084      	sub	sp, #16
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d10a      	bne.n	8002818 <vTaskResume+0x28>
	__asm volatile
 8002802:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002806:	f383 8811 	msr	BASEPRI, r3
 800280a:	f3bf 8f6f 	isb	sy
 800280e:	f3bf 8f4f 	dsb	sy
 8002812:	60bb      	str	r3, [r7, #8]
}
 8002814:	bf00      	nop
 8002816:	e7fe      	b.n	8002816 <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 8002818:	4b20      	ldr	r3, [pc, #128]	; (800289c <vTaskResume+0xac>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	68fa      	ldr	r2, [r7, #12]
 800281e:	429a      	cmp	r2, r3
 8002820:	d037      	beq.n	8002892 <vTaskResume+0xa2>
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	2b00      	cmp	r3, #0
 8002826:	d034      	beq.n	8002892 <vTaskResume+0xa2>
		{
			taskENTER_CRITICAL();
 8002828:	f000 fd3c 	bl	80032a4 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 800282c:	68f8      	ldr	r0, [r7, #12]
 800282e:	f7ff ffad 	bl	800278c <prvTaskIsTaskSuspended>
 8002832:	4603      	mov	r3, r0
 8002834:	2b00      	cmp	r3, #0
 8002836:	d02a      	beq.n	800288e <vTaskResume+0x9e>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	3304      	adds	r3, #4
 800283c:	4618      	mov	r0, r3
 800283e:	f7ff fd21 	bl	8002284 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002846:	2201      	movs	r2, #1
 8002848:	409a      	lsls	r2, r3
 800284a:	4b15      	ldr	r3, [pc, #84]	; (80028a0 <vTaskResume+0xb0>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4313      	orrs	r3, r2
 8002850:	4a13      	ldr	r2, [pc, #76]	; (80028a0 <vTaskResume+0xb0>)
 8002852:	6013      	str	r3, [r2, #0]
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002858:	4613      	mov	r3, r2
 800285a:	009b      	lsls	r3, r3, #2
 800285c:	4413      	add	r3, r2
 800285e:	009b      	lsls	r3, r3, #2
 8002860:	4a10      	ldr	r2, [pc, #64]	; (80028a4 <vTaskResume+0xb4>)
 8002862:	441a      	add	r2, r3
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	3304      	adds	r3, #4
 8002868:	4619      	mov	r1, r3
 800286a:	4610      	mov	r0, r2
 800286c:	f7ff fcad 	bl	80021ca <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002874:	4b09      	ldr	r3, [pc, #36]	; (800289c <vTaskResume+0xac>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800287a:	429a      	cmp	r2, r3
 800287c:	d307      	bcc.n	800288e <vTaskResume+0x9e>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 800287e:	4b0a      	ldr	r3, [pc, #40]	; (80028a8 <vTaskResume+0xb8>)
 8002880:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002884:	601a      	str	r2, [r3, #0]
 8002886:	f3bf 8f4f 	dsb	sy
 800288a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 800288e:	f000 fd39 	bl	8003304 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002892:	bf00      	nop
 8002894:	3710      	adds	r7, #16
 8002896:	46bd      	mov	sp, r7
 8002898:	bd80      	pop	{r7, pc}
 800289a:	bf00      	nop
 800289c:	20000338 	.word	0x20000338
 80028a0:	20000440 	.word	0x20000440
 80028a4:	2000033c 	.word	0x2000033c
 80028a8:	e000ed04 	.word	0xe000ed04

080028ac <xTaskResumeFromISR>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	BaseType_t xTaskResumeFromISR( TaskHandle_t xTaskToResume )
	{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b08a      	sub	sp, #40	; 0x28
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
	BaseType_t xYieldRequired = pdFALSE;
 80028b4:	2300      	movs	r3, #0
 80028b6:	627b      	str	r3, [r7, #36]	; 0x24
	TCB_t * const pxTCB = xTaskToResume;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	623b      	str	r3, [r7, #32]
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToResume );
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d10a      	bne.n	80028d8 <xTaskResumeFromISR+0x2c>
	__asm volatile
 80028c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028c6:	f383 8811 	msr	BASEPRI, r3
 80028ca:	f3bf 8f6f 	isb	sy
 80028ce:	f3bf 8f4f 	dsb	sy
 80028d2:	61bb      	str	r3, [r7, #24]
}
 80028d4:	bf00      	nop
 80028d6:	e7fe      	b.n	80028d6 <xTaskResumeFromISR+0x2a>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		https://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80028d8:	f000 fdc6 	bl	8003468 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80028dc:	f3ef 8211 	mrs	r2, BASEPRI
 80028e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028e4:	f383 8811 	msr	BASEPRI, r3
 80028e8:	f3bf 8f6f 	isb	sy
 80028ec:	f3bf 8f4f 	dsb	sy
 80028f0:	617a      	str	r2, [r7, #20]
 80028f2:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80028f4:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80028f6:	61fb      	str	r3, [r7, #28]
		{
			if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 80028f8:	6a38      	ldr	r0, [r7, #32]
 80028fa:	f7ff ff47 	bl	800278c <prvTaskIsTaskSuspended>
 80028fe:	4603      	mov	r3, r0
 8002900:	2b00      	cmp	r3, #0
 8002902:	d02f      	beq.n	8002964 <xTaskResumeFromISR+0xb8>
			{
				traceTASK_RESUME_FROM_ISR( pxTCB );

				/* Check the ready lists can be accessed. */
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002904:	4b1d      	ldr	r3, [pc, #116]	; (800297c <xTaskResumeFromISR+0xd0>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d125      	bne.n	8002958 <xTaskResumeFromISR+0xac>
				{
					/* Ready lists can be accessed so move the task from the
					suspended list to the ready list directly. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800290c:	6a3b      	ldr	r3, [r7, #32]
 800290e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002910:	4b1b      	ldr	r3, [pc, #108]	; (8002980 <xTaskResumeFromISR+0xd4>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002916:	429a      	cmp	r2, r3
 8002918:	d301      	bcc.n	800291e <xTaskResumeFromISR+0x72>
					{
						xYieldRequired = pdTRUE;
 800291a:	2301      	movs	r3, #1
 800291c:	627b      	str	r3, [r7, #36]	; 0x24
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800291e:	6a3b      	ldr	r3, [r7, #32]
 8002920:	3304      	adds	r3, #4
 8002922:	4618      	mov	r0, r3
 8002924:	f7ff fcae 	bl	8002284 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002928:	6a3b      	ldr	r3, [r7, #32]
 800292a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800292c:	2201      	movs	r2, #1
 800292e:	409a      	lsls	r2, r3
 8002930:	4b14      	ldr	r3, [pc, #80]	; (8002984 <xTaskResumeFromISR+0xd8>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4313      	orrs	r3, r2
 8002936:	4a13      	ldr	r2, [pc, #76]	; (8002984 <xTaskResumeFromISR+0xd8>)
 8002938:	6013      	str	r3, [r2, #0]
 800293a:	6a3b      	ldr	r3, [r7, #32]
 800293c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800293e:	4613      	mov	r3, r2
 8002940:	009b      	lsls	r3, r3, #2
 8002942:	4413      	add	r3, r2
 8002944:	009b      	lsls	r3, r3, #2
 8002946:	4a10      	ldr	r2, [pc, #64]	; (8002988 <xTaskResumeFromISR+0xdc>)
 8002948:	441a      	add	r2, r3
 800294a:	6a3b      	ldr	r3, [r7, #32]
 800294c:	3304      	adds	r3, #4
 800294e:	4619      	mov	r1, r3
 8002950:	4610      	mov	r0, r2
 8002952:	f7ff fc3a 	bl	80021ca <vListInsertEnd>
 8002956:	e005      	b.n	8002964 <xTaskResumeFromISR+0xb8>
				else
				{
					/* The delayed or ready lists cannot be accessed so the task
					is held in the pending ready list until the scheduler is
					unsuspended. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8002958:	6a3b      	ldr	r3, [r7, #32]
 800295a:	3318      	adds	r3, #24
 800295c:	4619      	mov	r1, r3
 800295e:	480b      	ldr	r0, [pc, #44]	; (800298c <xTaskResumeFromISR+0xe0>)
 8002960:	f7ff fc33 	bl	80021ca <vListInsertEnd>
 8002964:	69fb      	ldr	r3, [r7, #28]
 8002966:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800296e:	bf00      	nop
				mtCOVERAGE_TEST_MARKER();
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xYieldRequired;
 8002970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8002972:	4618      	mov	r0, r3
 8002974:	3728      	adds	r7, #40	; 0x28
 8002976:	46bd      	mov	sp, r7
 8002978:	bd80      	pop	{r7, pc}
 800297a:	bf00      	nop
 800297c:	20000460 	.word	0x20000460
 8002980:	20000338 	.word	0x20000338
 8002984:	20000440 	.word	0x20000440
 8002988:	2000033c 	.word	0x2000033c
 800298c:	200003f8 	.word	0x200003f8

08002990 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b08a      	sub	sp, #40	; 0x28
 8002994:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8002996:	2300      	movs	r3, #0
 8002998:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800299a:	2300      	movs	r3, #0
 800299c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800299e:	463a      	mov	r2, r7
 80029a0:	1d39      	adds	r1, r7, #4
 80029a2:	f107 0308 	add.w	r3, r7, #8
 80029a6:	4618      	mov	r0, r3
 80029a8:	f7fd fde0 	bl	800056c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80029ac:	6839      	ldr	r1, [r7, #0]
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	68ba      	ldr	r2, [r7, #8]
 80029b2:	9202      	str	r2, [sp, #8]
 80029b4:	9301      	str	r3, [sp, #4]
 80029b6:	2300      	movs	r3, #0
 80029b8:	9300      	str	r3, [sp, #0]
 80029ba:	2300      	movs	r3, #0
 80029bc:	460a      	mov	r2, r1
 80029be:	491e      	ldr	r1, [pc, #120]	; (8002a38 <vTaskStartScheduler+0xa8>)
 80029c0:	481e      	ldr	r0, [pc, #120]	; (8002a3c <vTaskStartScheduler+0xac>)
 80029c2:	f7ff fc89 	bl	80022d8 <xTaskCreateStatic>
 80029c6:	4603      	mov	r3, r0
 80029c8:	4a1d      	ldr	r2, [pc, #116]	; (8002a40 <vTaskStartScheduler+0xb0>)
 80029ca:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80029cc:	4b1c      	ldr	r3, [pc, #112]	; (8002a40 <vTaskStartScheduler+0xb0>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d002      	beq.n	80029da <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80029d4:	2301      	movs	r3, #1
 80029d6:	617b      	str	r3, [r7, #20]
 80029d8:	e001      	b.n	80029de <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80029da:	2300      	movs	r3, #0
 80029dc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80029de:	697b      	ldr	r3, [r7, #20]
 80029e0:	2b01      	cmp	r3, #1
 80029e2:	d116      	bne.n	8002a12 <vTaskStartScheduler+0x82>
	__asm volatile
 80029e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029e8:	f383 8811 	msr	BASEPRI, r3
 80029ec:	f3bf 8f6f 	isb	sy
 80029f0:	f3bf 8f4f 	dsb	sy
 80029f4:	613b      	str	r3, [r7, #16]
}
 80029f6:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80029f8:	4b12      	ldr	r3, [pc, #72]	; (8002a44 <vTaskStartScheduler+0xb4>)
 80029fa:	f04f 32ff 	mov.w	r2, #4294967295
 80029fe:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8002a00:	4b11      	ldr	r3, [pc, #68]	; (8002a48 <vTaskStartScheduler+0xb8>)
 8002a02:	2201      	movs	r2, #1
 8002a04:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002a06:	4b11      	ldr	r3, [pc, #68]	; (8002a4c <vTaskStartScheduler+0xbc>)
 8002a08:	2200      	movs	r2, #0
 8002a0a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8002a0c:	f000 fba8 	bl	8003160 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8002a10:	e00e      	b.n	8002a30 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002a12:	697b      	ldr	r3, [r7, #20]
 8002a14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a18:	d10a      	bne.n	8002a30 <vTaskStartScheduler+0xa0>
	__asm volatile
 8002a1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a1e:	f383 8811 	msr	BASEPRI, r3
 8002a22:	f3bf 8f6f 	isb	sy
 8002a26:	f3bf 8f4f 	dsb	sy
 8002a2a:	60fb      	str	r3, [r7, #12]
}
 8002a2c:	bf00      	nop
 8002a2e:	e7fe      	b.n	8002a2e <vTaskStartScheduler+0x9e>
}
 8002a30:	bf00      	nop
 8002a32:	3718      	adds	r7, #24
 8002a34:	46bd      	mov	sp, r7
 8002a36:	bd80      	pop	{r7, pc}
 8002a38:	08004874 	.word	0x08004874
 8002a3c:	08002dcd 	.word	0x08002dcd
 8002a40:	2000045c 	.word	0x2000045c
 8002a44:	20000458 	.word	0x20000458
 8002a48:	20000444 	.word	0x20000444
 8002a4c:	2000043c 	.word	0x2000043c

08002a50 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002a50:	b480      	push	{r7}
 8002a52:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8002a54:	4b04      	ldr	r3, [pc, #16]	; (8002a68 <vTaskSuspendAll+0x18>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	3301      	adds	r3, #1
 8002a5a:	4a03      	ldr	r2, [pc, #12]	; (8002a68 <vTaskSuspendAll+0x18>)
 8002a5c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8002a5e:	bf00      	nop
 8002a60:	46bd      	mov	sp, r7
 8002a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a66:	4770      	bx	lr
 8002a68:	20000460 	.word	0x20000460

08002a6c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b084      	sub	sp, #16
 8002a70:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8002a72:	2300      	movs	r3, #0
 8002a74:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8002a76:	2300      	movs	r3, #0
 8002a78:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8002a7a:	4b41      	ldr	r3, [pc, #260]	; (8002b80 <xTaskResumeAll+0x114>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d10a      	bne.n	8002a98 <xTaskResumeAll+0x2c>
	__asm volatile
 8002a82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a86:	f383 8811 	msr	BASEPRI, r3
 8002a8a:	f3bf 8f6f 	isb	sy
 8002a8e:	f3bf 8f4f 	dsb	sy
 8002a92:	603b      	str	r3, [r7, #0]
}
 8002a94:	bf00      	nop
 8002a96:	e7fe      	b.n	8002a96 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8002a98:	f000 fc04 	bl	80032a4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8002a9c:	4b38      	ldr	r3, [pc, #224]	; (8002b80 <xTaskResumeAll+0x114>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	3b01      	subs	r3, #1
 8002aa2:	4a37      	ldr	r2, [pc, #220]	; (8002b80 <xTaskResumeAll+0x114>)
 8002aa4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002aa6:	4b36      	ldr	r3, [pc, #216]	; (8002b80 <xTaskResumeAll+0x114>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d161      	bne.n	8002b72 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002aae:	4b35      	ldr	r3, [pc, #212]	; (8002b84 <xTaskResumeAll+0x118>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d05d      	beq.n	8002b72 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002ab6:	e02e      	b.n	8002b16 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002ab8:	4b33      	ldr	r3, [pc, #204]	; (8002b88 <xTaskResumeAll+0x11c>)
 8002aba:	68db      	ldr	r3, [r3, #12]
 8002abc:	68db      	ldr	r3, [r3, #12]
 8002abe:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	3318      	adds	r3, #24
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	f7ff fbdd 	bl	8002284 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	3304      	adds	r3, #4
 8002ace:	4618      	mov	r0, r3
 8002ad0:	f7ff fbd8 	bl	8002284 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ad8:	2201      	movs	r2, #1
 8002ada:	409a      	lsls	r2, r3
 8002adc:	4b2b      	ldr	r3, [pc, #172]	; (8002b8c <xTaskResumeAll+0x120>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4313      	orrs	r3, r2
 8002ae2:	4a2a      	ldr	r2, [pc, #168]	; (8002b8c <xTaskResumeAll+0x120>)
 8002ae4:	6013      	str	r3, [r2, #0]
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002aea:	4613      	mov	r3, r2
 8002aec:	009b      	lsls	r3, r3, #2
 8002aee:	4413      	add	r3, r2
 8002af0:	009b      	lsls	r3, r3, #2
 8002af2:	4a27      	ldr	r2, [pc, #156]	; (8002b90 <xTaskResumeAll+0x124>)
 8002af4:	441a      	add	r2, r3
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	3304      	adds	r3, #4
 8002afa:	4619      	mov	r1, r3
 8002afc:	4610      	mov	r0, r2
 8002afe:	f7ff fb64 	bl	80021ca <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b06:	4b23      	ldr	r3, [pc, #140]	; (8002b94 <xTaskResumeAll+0x128>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b0c:	429a      	cmp	r2, r3
 8002b0e:	d302      	bcc.n	8002b16 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8002b10:	4b21      	ldr	r3, [pc, #132]	; (8002b98 <xTaskResumeAll+0x12c>)
 8002b12:	2201      	movs	r2, #1
 8002b14:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002b16:	4b1c      	ldr	r3, [pc, #112]	; (8002b88 <xTaskResumeAll+0x11c>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d1cc      	bne.n	8002ab8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d001      	beq.n	8002b28 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8002b24:	f000 fa08 	bl	8002f38 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002b28:	4b1c      	ldr	r3, [pc, #112]	; (8002b9c <xTaskResumeAll+0x130>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d010      	beq.n	8002b56 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8002b34:	f000 f836 	bl	8002ba4 <xTaskIncrementTick>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d002      	beq.n	8002b44 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8002b3e:	4b16      	ldr	r3, [pc, #88]	; (8002b98 <xTaskResumeAll+0x12c>)
 8002b40:	2201      	movs	r2, #1
 8002b42:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	3b01      	subs	r3, #1
 8002b48:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d1f1      	bne.n	8002b34 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8002b50:	4b12      	ldr	r3, [pc, #72]	; (8002b9c <xTaskResumeAll+0x130>)
 8002b52:	2200      	movs	r2, #0
 8002b54:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8002b56:	4b10      	ldr	r3, [pc, #64]	; (8002b98 <xTaskResumeAll+0x12c>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d009      	beq.n	8002b72 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8002b5e:	2301      	movs	r3, #1
 8002b60:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8002b62:	4b0f      	ldr	r3, [pc, #60]	; (8002ba0 <xTaskResumeAll+0x134>)
 8002b64:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002b68:	601a      	str	r2, [r3, #0]
 8002b6a:	f3bf 8f4f 	dsb	sy
 8002b6e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002b72:	f000 fbc7 	bl	8003304 <vPortExitCritical>

	return xAlreadyYielded;
 8002b76:	68bb      	ldr	r3, [r7, #8]
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	3710      	adds	r7, #16
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bd80      	pop	{r7, pc}
 8002b80:	20000460 	.word	0x20000460
 8002b84:	20000438 	.word	0x20000438
 8002b88:	200003f8 	.word	0x200003f8
 8002b8c:	20000440 	.word	0x20000440
 8002b90:	2000033c 	.word	0x2000033c
 8002b94:	20000338 	.word	0x20000338
 8002b98:	2000044c 	.word	0x2000044c
 8002b9c:	20000448 	.word	0x20000448
 8002ba0:	e000ed04 	.word	0xe000ed04

08002ba4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b086      	sub	sp, #24
 8002ba8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8002baa:	2300      	movs	r3, #0
 8002bac:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002bae:	4b4e      	ldr	r3, [pc, #312]	; (8002ce8 <xTaskIncrementTick+0x144>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	f040 808e 	bne.w	8002cd4 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002bb8:	4b4c      	ldr	r3, [pc, #304]	; (8002cec <xTaskIncrementTick+0x148>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	3301      	adds	r3, #1
 8002bbe:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8002bc0:	4a4a      	ldr	r2, [pc, #296]	; (8002cec <xTaskIncrementTick+0x148>)
 8002bc2:	693b      	ldr	r3, [r7, #16]
 8002bc4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002bc6:	693b      	ldr	r3, [r7, #16]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d120      	bne.n	8002c0e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8002bcc:	4b48      	ldr	r3, [pc, #288]	; (8002cf0 <xTaskIncrementTick+0x14c>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d00a      	beq.n	8002bec <xTaskIncrementTick+0x48>
	__asm volatile
 8002bd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bda:	f383 8811 	msr	BASEPRI, r3
 8002bde:	f3bf 8f6f 	isb	sy
 8002be2:	f3bf 8f4f 	dsb	sy
 8002be6:	603b      	str	r3, [r7, #0]
}
 8002be8:	bf00      	nop
 8002bea:	e7fe      	b.n	8002bea <xTaskIncrementTick+0x46>
 8002bec:	4b40      	ldr	r3, [pc, #256]	; (8002cf0 <xTaskIncrementTick+0x14c>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	60fb      	str	r3, [r7, #12]
 8002bf2:	4b40      	ldr	r3, [pc, #256]	; (8002cf4 <xTaskIncrementTick+0x150>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	4a3e      	ldr	r2, [pc, #248]	; (8002cf0 <xTaskIncrementTick+0x14c>)
 8002bf8:	6013      	str	r3, [r2, #0]
 8002bfa:	4a3e      	ldr	r2, [pc, #248]	; (8002cf4 <xTaskIncrementTick+0x150>)
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	6013      	str	r3, [r2, #0]
 8002c00:	4b3d      	ldr	r3, [pc, #244]	; (8002cf8 <xTaskIncrementTick+0x154>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	3301      	adds	r3, #1
 8002c06:	4a3c      	ldr	r2, [pc, #240]	; (8002cf8 <xTaskIncrementTick+0x154>)
 8002c08:	6013      	str	r3, [r2, #0]
 8002c0a:	f000 f995 	bl	8002f38 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002c0e:	4b3b      	ldr	r3, [pc, #236]	; (8002cfc <xTaskIncrementTick+0x158>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	693a      	ldr	r2, [r7, #16]
 8002c14:	429a      	cmp	r2, r3
 8002c16:	d348      	bcc.n	8002caa <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002c18:	4b35      	ldr	r3, [pc, #212]	; (8002cf0 <xTaskIncrementTick+0x14c>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d104      	bne.n	8002c2c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002c22:	4b36      	ldr	r3, [pc, #216]	; (8002cfc <xTaskIncrementTick+0x158>)
 8002c24:	f04f 32ff 	mov.w	r2, #4294967295
 8002c28:	601a      	str	r2, [r3, #0]
					break;
 8002c2a:	e03e      	b.n	8002caa <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002c2c:	4b30      	ldr	r3, [pc, #192]	; (8002cf0 <xTaskIncrementTick+0x14c>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	68db      	ldr	r3, [r3, #12]
 8002c32:	68db      	ldr	r3, [r3, #12]
 8002c34:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002c36:	68bb      	ldr	r3, [r7, #8]
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8002c3c:	693a      	ldr	r2, [r7, #16]
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	429a      	cmp	r2, r3
 8002c42:	d203      	bcs.n	8002c4c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8002c44:	4a2d      	ldr	r2, [pc, #180]	; (8002cfc <xTaskIncrementTick+0x158>)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8002c4a:	e02e      	b.n	8002caa <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002c4c:	68bb      	ldr	r3, [r7, #8]
 8002c4e:	3304      	adds	r3, #4
 8002c50:	4618      	mov	r0, r3
 8002c52:	f7ff fb17 	bl	8002284 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002c56:	68bb      	ldr	r3, [r7, #8]
 8002c58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d004      	beq.n	8002c68 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002c5e:	68bb      	ldr	r3, [r7, #8]
 8002c60:	3318      	adds	r3, #24
 8002c62:	4618      	mov	r0, r3
 8002c64:	f7ff fb0e 	bl	8002284 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8002c68:	68bb      	ldr	r3, [r7, #8]
 8002c6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c6c:	2201      	movs	r2, #1
 8002c6e:	409a      	lsls	r2, r3
 8002c70:	4b23      	ldr	r3, [pc, #140]	; (8002d00 <xTaskIncrementTick+0x15c>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4313      	orrs	r3, r2
 8002c76:	4a22      	ldr	r2, [pc, #136]	; (8002d00 <xTaskIncrementTick+0x15c>)
 8002c78:	6013      	str	r3, [r2, #0]
 8002c7a:	68bb      	ldr	r3, [r7, #8]
 8002c7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c7e:	4613      	mov	r3, r2
 8002c80:	009b      	lsls	r3, r3, #2
 8002c82:	4413      	add	r3, r2
 8002c84:	009b      	lsls	r3, r3, #2
 8002c86:	4a1f      	ldr	r2, [pc, #124]	; (8002d04 <xTaskIncrementTick+0x160>)
 8002c88:	441a      	add	r2, r3
 8002c8a:	68bb      	ldr	r3, [r7, #8]
 8002c8c:	3304      	adds	r3, #4
 8002c8e:	4619      	mov	r1, r3
 8002c90:	4610      	mov	r0, r2
 8002c92:	f7ff fa9a 	bl	80021ca <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002c96:	68bb      	ldr	r3, [r7, #8]
 8002c98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c9a:	4b1b      	ldr	r3, [pc, #108]	; (8002d08 <xTaskIncrementTick+0x164>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ca0:	429a      	cmp	r2, r3
 8002ca2:	d3b9      	bcc.n	8002c18 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002ca8:	e7b6      	b.n	8002c18 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002caa:	4b17      	ldr	r3, [pc, #92]	; (8002d08 <xTaskIncrementTick+0x164>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002cb0:	4914      	ldr	r1, [pc, #80]	; (8002d04 <xTaskIncrementTick+0x160>)
 8002cb2:	4613      	mov	r3, r2
 8002cb4:	009b      	lsls	r3, r3, #2
 8002cb6:	4413      	add	r3, r2
 8002cb8:	009b      	lsls	r3, r3, #2
 8002cba:	440b      	add	r3, r1
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	2b01      	cmp	r3, #1
 8002cc0:	d901      	bls.n	8002cc6 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8002cc6:	4b11      	ldr	r3, [pc, #68]	; (8002d0c <xTaskIncrementTick+0x168>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d007      	beq.n	8002cde <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8002cce:	2301      	movs	r3, #1
 8002cd0:	617b      	str	r3, [r7, #20]
 8002cd2:	e004      	b.n	8002cde <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8002cd4:	4b0e      	ldr	r3, [pc, #56]	; (8002d10 <xTaskIncrementTick+0x16c>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	3301      	adds	r3, #1
 8002cda:	4a0d      	ldr	r2, [pc, #52]	; (8002d10 <xTaskIncrementTick+0x16c>)
 8002cdc:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8002cde:	697b      	ldr	r3, [r7, #20]
}
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	3718      	adds	r7, #24
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bd80      	pop	{r7, pc}
 8002ce8:	20000460 	.word	0x20000460
 8002cec:	2000043c 	.word	0x2000043c
 8002cf0:	200003f0 	.word	0x200003f0
 8002cf4:	200003f4 	.word	0x200003f4
 8002cf8:	20000450 	.word	0x20000450
 8002cfc:	20000458 	.word	0x20000458
 8002d00:	20000440 	.word	0x20000440
 8002d04:	2000033c 	.word	0x2000033c
 8002d08:	20000338 	.word	0x20000338
 8002d0c:	2000044c 	.word	0x2000044c
 8002d10:	20000448 	.word	0x20000448

08002d14 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002d14:	b480      	push	{r7}
 8002d16:	b087      	sub	sp, #28
 8002d18:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002d1a:	4b27      	ldr	r3, [pc, #156]	; (8002db8 <vTaskSwitchContext+0xa4>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d003      	beq.n	8002d2a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8002d22:	4b26      	ldr	r3, [pc, #152]	; (8002dbc <vTaskSwitchContext+0xa8>)
 8002d24:	2201      	movs	r2, #1
 8002d26:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8002d28:	e03f      	b.n	8002daa <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 8002d2a:	4b24      	ldr	r3, [pc, #144]	; (8002dbc <vTaskSwitchContext+0xa8>)
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002d30:	4b23      	ldr	r3, [pc, #140]	; (8002dc0 <vTaskSwitchContext+0xac>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	fab3 f383 	clz	r3, r3
 8002d3c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8002d3e:	7afb      	ldrb	r3, [r7, #11]
 8002d40:	f1c3 031f 	rsb	r3, r3, #31
 8002d44:	617b      	str	r3, [r7, #20]
 8002d46:	491f      	ldr	r1, [pc, #124]	; (8002dc4 <vTaskSwitchContext+0xb0>)
 8002d48:	697a      	ldr	r2, [r7, #20]
 8002d4a:	4613      	mov	r3, r2
 8002d4c:	009b      	lsls	r3, r3, #2
 8002d4e:	4413      	add	r3, r2
 8002d50:	009b      	lsls	r3, r3, #2
 8002d52:	440b      	add	r3, r1
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d10a      	bne.n	8002d70 <vTaskSwitchContext+0x5c>
	__asm volatile
 8002d5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d5e:	f383 8811 	msr	BASEPRI, r3
 8002d62:	f3bf 8f6f 	isb	sy
 8002d66:	f3bf 8f4f 	dsb	sy
 8002d6a:	607b      	str	r3, [r7, #4]
}
 8002d6c:	bf00      	nop
 8002d6e:	e7fe      	b.n	8002d6e <vTaskSwitchContext+0x5a>
 8002d70:	697a      	ldr	r2, [r7, #20]
 8002d72:	4613      	mov	r3, r2
 8002d74:	009b      	lsls	r3, r3, #2
 8002d76:	4413      	add	r3, r2
 8002d78:	009b      	lsls	r3, r3, #2
 8002d7a:	4a12      	ldr	r2, [pc, #72]	; (8002dc4 <vTaskSwitchContext+0xb0>)
 8002d7c:	4413      	add	r3, r2
 8002d7e:	613b      	str	r3, [r7, #16]
 8002d80:	693b      	ldr	r3, [r7, #16]
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	685a      	ldr	r2, [r3, #4]
 8002d86:	693b      	ldr	r3, [r7, #16]
 8002d88:	605a      	str	r2, [r3, #4]
 8002d8a:	693b      	ldr	r3, [r7, #16]
 8002d8c:	685a      	ldr	r2, [r3, #4]
 8002d8e:	693b      	ldr	r3, [r7, #16]
 8002d90:	3308      	adds	r3, #8
 8002d92:	429a      	cmp	r2, r3
 8002d94:	d104      	bne.n	8002da0 <vTaskSwitchContext+0x8c>
 8002d96:	693b      	ldr	r3, [r7, #16]
 8002d98:	685b      	ldr	r3, [r3, #4]
 8002d9a:	685a      	ldr	r2, [r3, #4]
 8002d9c:	693b      	ldr	r3, [r7, #16]
 8002d9e:	605a      	str	r2, [r3, #4]
 8002da0:	693b      	ldr	r3, [r7, #16]
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	68db      	ldr	r3, [r3, #12]
 8002da6:	4a08      	ldr	r2, [pc, #32]	; (8002dc8 <vTaskSwitchContext+0xb4>)
 8002da8:	6013      	str	r3, [r2, #0]
}
 8002daa:	bf00      	nop
 8002dac:	371c      	adds	r7, #28
 8002dae:	46bd      	mov	sp, r7
 8002db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db4:	4770      	bx	lr
 8002db6:	bf00      	nop
 8002db8:	20000460 	.word	0x20000460
 8002dbc:	2000044c 	.word	0x2000044c
 8002dc0:	20000440 	.word	0x20000440
 8002dc4:	2000033c 	.word	0x2000033c
 8002dc8:	20000338 	.word	0x20000338

08002dcc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b082      	sub	sp, #8
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8002dd4:	f000 f852 	bl	8002e7c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002dd8:	4b06      	ldr	r3, [pc, #24]	; (8002df4 <prvIdleTask+0x28>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	2b01      	cmp	r3, #1
 8002dde:	d9f9      	bls.n	8002dd4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8002de0:	4b05      	ldr	r3, [pc, #20]	; (8002df8 <prvIdleTask+0x2c>)
 8002de2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002de6:	601a      	str	r2, [r3, #0]
 8002de8:	f3bf 8f4f 	dsb	sy
 8002dec:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8002df0:	e7f0      	b.n	8002dd4 <prvIdleTask+0x8>
 8002df2:	bf00      	nop
 8002df4:	2000033c 	.word	0x2000033c
 8002df8:	e000ed04 	.word	0xe000ed04

08002dfc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b082      	sub	sp, #8
 8002e00:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002e02:	2300      	movs	r3, #0
 8002e04:	607b      	str	r3, [r7, #4]
 8002e06:	e00c      	b.n	8002e22 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002e08:	687a      	ldr	r2, [r7, #4]
 8002e0a:	4613      	mov	r3, r2
 8002e0c:	009b      	lsls	r3, r3, #2
 8002e0e:	4413      	add	r3, r2
 8002e10:	009b      	lsls	r3, r3, #2
 8002e12:	4a12      	ldr	r2, [pc, #72]	; (8002e5c <prvInitialiseTaskLists+0x60>)
 8002e14:	4413      	add	r3, r2
 8002e16:	4618      	mov	r0, r3
 8002e18:	f7ff f9aa 	bl	8002170 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	3301      	adds	r3, #1
 8002e20:	607b      	str	r3, [r7, #4]
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2b06      	cmp	r3, #6
 8002e26:	d9ef      	bls.n	8002e08 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8002e28:	480d      	ldr	r0, [pc, #52]	; (8002e60 <prvInitialiseTaskLists+0x64>)
 8002e2a:	f7ff f9a1 	bl	8002170 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8002e2e:	480d      	ldr	r0, [pc, #52]	; (8002e64 <prvInitialiseTaskLists+0x68>)
 8002e30:	f7ff f99e 	bl	8002170 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002e34:	480c      	ldr	r0, [pc, #48]	; (8002e68 <prvInitialiseTaskLists+0x6c>)
 8002e36:	f7ff f99b 	bl	8002170 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8002e3a:	480c      	ldr	r0, [pc, #48]	; (8002e6c <prvInitialiseTaskLists+0x70>)
 8002e3c:	f7ff f998 	bl	8002170 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8002e40:	480b      	ldr	r0, [pc, #44]	; (8002e70 <prvInitialiseTaskLists+0x74>)
 8002e42:	f7ff f995 	bl	8002170 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8002e46:	4b0b      	ldr	r3, [pc, #44]	; (8002e74 <prvInitialiseTaskLists+0x78>)
 8002e48:	4a05      	ldr	r2, [pc, #20]	; (8002e60 <prvInitialiseTaskLists+0x64>)
 8002e4a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002e4c:	4b0a      	ldr	r3, [pc, #40]	; (8002e78 <prvInitialiseTaskLists+0x7c>)
 8002e4e:	4a05      	ldr	r2, [pc, #20]	; (8002e64 <prvInitialiseTaskLists+0x68>)
 8002e50:	601a      	str	r2, [r3, #0]
}
 8002e52:	bf00      	nop
 8002e54:	3708      	adds	r7, #8
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bd80      	pop	{r7, pc}
 8002e5a:	bf00      	nop
 8002e5c:	2000033c 	.word	0x2000033c
 8002e60:	200003c8 	.word	0x200003c8
 8002e64:	200003dc 	.word	0x200003dc
 8002e68:	200003f8 	.word	0x200003f8
 8002e6c:	2000040c 	.word	0x2000040c
 8002e70:	20000424 	.word	0x20000424
 8002e74:	200003f0 	.word	0x200003f0
 8002e78:	200003f4 	.word	0x200003f4

08002e7c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b082      	sub	sp, #8
 8002e80:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002e82:	e019      	b.n	8002eb8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8002e84:	f000 fa0e 	bl	80032a4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002e88:	4b10      	ldr	r3, [pc, #64]	; (8002ecc <prvCheckTasksWaitingTermination+0x50>)
 8002e8a:	68db      	ldr	r3, [r3, #12]
 8002e8c:	68db      	ldr	r3, [r3, #12]
 8002e8e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	3304      	adds	r3, #4
 8002e94:	4618      	mov	r0, r3
 8002e96:	f7ff f9f5 	bl	8002284 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8002e9a:	4b0d      	ldr	r3, [pc, #52]	; (8002ed0 <prvCheckTasksWaitingTermination+0x54>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	3b01      	subs	r3, #1
 8002ea0:	4a0b      	ldr	r2, [pc, #44]	; (8002ed0 <prvCheckTasksWaitingTermination+0x54>)
 8002ea2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8002ea4:	4b0b      	ldr	r3, [pc, #44]	; (8002ed4 <prvCheckTasksWaitingTermination+0x58>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	3b01      	subs	r3, #1
 8002eaa:	4a0a      	ldr	r2, [pc, #40]	; (8002ed4 <prvCheckTasksWaitingTermination+0x58>)
 8002eac:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8002eae:	f000 fa29 	bl	8003304 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8002eb2:	6878      	ldr	r0, [r7, #4]
 8002eb4:	f000 f810 	bl	8002ed8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002eb8:	4b06      	ldr	r3, [pc, #24]	; (8002ed4 <prvCheckTasksWaitingTermination+0x58>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d1e1      	bne.n	8002e84 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8002ec0:	bf00      	nop
 8002ec2:	bf00      	nop
 8002ec4:	3708      	adds	r7, #8
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}
 8002eca:	bf00      	nop
 8002ecc:	2000040c 	.word	0x2000040c
 8002ed0:	20000438 	.word	0x20000438
 8002ed4:	20000420 	.word	0x20000420

08002ed8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b084      	sub	sp, #16
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d108      	bne.n	8002efc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eee:	4618      	mov	r0, r3
 8002ef0:	f000 fbc6 	bl	8003680 <vPortFree>
				vPortFree( pxTCB );
 8002ef4:	6878      	ldr	r0, [r7, #4]
 8002ef6:	f000 fbc3 	bl	8003680 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8002efa:	e018      	b.n	8002f2e <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002f02:	2b01      	cmp	r3, #1
 8002f04:	d103      	bne.n	8002f0e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8002f06:	6878      	ldr	r0, [r7, #4]
 8002f08:	f000 fbba 	bl	8003680 <vPortFree>
	}
 8002f0c:	e00f      	b.n	8002f2e <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002f14:	2b02      	cmp	r3, #2
 8002f16:	d00a      	beq.n	8002f2e <prvDeleteTCB+0x56>
	__asm volatile
 8002f18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f1c:	f383 8811 	msr	BASEPRI, r3
 8002f20:	f3bf 8f6f 	isb	sy
 8002f24:	f3bf 8f4f 	dsb	sy
 8002f28:	60fb      	str	r3, [r7, #12]
}
 8002f2a:	bf00      	nop
 8002f2c:	e7fe      	b.n	8002f2c <prvDeleteTCB+0x54>
	}
 8002f2e:	bf00      	nop
 8002f30:	3710      	adds	r7, #16
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}
	...

08002f38 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002f38:	b480      	push	{r7}
 8002f3a:	b083      	sub	sp, #12
 8002f3c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002f3e:	4b0c      	ldr	r3, [pc, #48]	; (8002f70 <prvResetNextTaskUnblockTime+0x38>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d104      	bne.n	8002f52 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8002f48:	4b0a      	ldr	r3, [pc, #40]	; (8002f74 <prvResetNextTaskUnblockTime+0x3c>)
 8002f4a:	f04f 32ff 	mov.w	r2, #4294967295
 8002f4e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8002f50:	e008      	b.n	8002f64 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002f52:	4b07      	ldr	r3, [pc, #28]	; (8002f70 <prvResetNextTaskUnblockTime+0x38>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	68db      	ldr	r3, [r3, #12]
 8002f58:	68db      	ldr	r3, [r3, #12]
 8002f5a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	4a04      	ldr	r2, [pc, #16]	; (8002f74 <prvResetNextTaskUnblockTime+0x3c>)
 8002f62:	6013      	str	r3, [r2, #0]
}
 8002f64:	bf00      	nop
 8002f66:	370c      	adds	r7, #12
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6e:	4770      	bx	lr
 8002f70:	200003f0 	.word	0x200003f0
 8002f74:	20000458 	.word	0x20000458

08002f78 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b084      	sub	sp, #16
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
 8002f80:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8002f82:	4b29      	ldr	r3, [pc, #164]	; (8003028 <prvAddCurrentTaskToDelayedList+0xb0>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002f88:	4b28      	ldr	r3, [pc, #160]	; (800302c <prvAddCurrentTaskToDelayedList+0xb4>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	3304      	adds	r3, #4
 8002f8e:	4618      	mov	r0, r3
 8002f90:	f7ff f978 	bl	8002284 <uxListRemove>
 8002f94:	4603      	mov	r3, r0
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d10b      	bne.n	8002fb2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8002f9a:	4b24      	ldr	r3, [pc, #144]	; (800302c <prvAddCurrentTaskToDelayedList+0xb4>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fa0:	2201      	movs	r2, #1
 8002fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa6:	43da      	mvns	r2, r3
 8002fa8:	4b21      	ldr	r3, [pc, #132]	; (8003030 <prvAddCurrentTaskToDelayedList+0xb8>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	4013      	ands	r3, r2
 8002fae:	4a20      	ldr	r2, [pc, #128]	; (8003030 <prvAddCurrentTaskToDelayedList+0xb8>)
 8002fb0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fb8:	d10a      	bne.n	8002fd0 <prvAddCurrentTaskToDelayedList+0x58>
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d007      	beq.n	8002fd0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002fc0:	4b1a      	ldr	r3, [pc, #104]	; (800302c <prvAddCurrentTaskToDelayedList+0xb4>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	3304      	adds	r3, #4
 8002fc6:	4619      	mov	r1, r3
 8002fc8:	481a      	ldr	r0, [pc, #104]	; (8003034 <prvAddCurrentTaskToDelayedList+0xbc>)
 8002fca:	f7ff f8fe 	bl	80021ca <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8002fce:	e026      	b.n	800301e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8002fd0:	68fa      	ldr	r2, [r7, #12]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	4413      	add	r3, r2
 8002fd6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002fd8:	4b14      	ldr	r3, [pc, #80]	; (800302c <prvAddCurrentTaskToDelayedList+0xb4>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	68ba      	ldr	r2, [r7, #8]
 8002fde:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8002fe0:	68ba      	ldr	r2, [r7, #8]
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	429a      	cmp	r2, r3
 8002fe6:	d209      	bcs.n	8002ffc <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002fe8:	4b13      	ldr	r3, [pc, #76]	; (8003038 <prvAddCurrentTaskToDelayedList+0xc0>)
 8002fea:	681a      	ldr	r2, [r3, #0]
 8002fec:	4b0f      	ldr	r3, [pc, #60]	; (800302c <prvAddCurrentTaskToDelayedList+0xb4>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	3304      	adds	r3, #4
 8002ff2:	4619      	mov	r1, r3
 8002ff4:	4610      	mov	r0, r2
 8002ff6:	f7ff f90c 	bl	8002212 <vListInsert>
}
 8002ffa:	e010      	b.n	800301e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002ffc:	4b0f      	ldr	r3, [pc, #60]	; (800303c <prvAddCurrentTaskToDelayedList+0xc4>)
 8002ffe:	681a      	ldr	r2, [r3, #0]
 8003000:	4b0a      	ldr	r3, [pc, #40]	; (800302c <prvAddCurrentTaskToDelayedList+0xb4>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	3304      	adds	r3, #4
 8003006:	4619      	mov	r1, r3
 8003008:	4610      	mov	r0, r2
 800300a:	f7ff f902 	bl	8002212 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800300e:	4b0c      	ldr	r3, [pc, #48]	; (8003040 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	68ba      	ldr	r2, [r7, #8]
 8003014:	429a      	cmp	r2, r3
 8003016:	d202      	bcs.n	800301e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8003018:	4a09      	ldr	r2, [pc, #36]	; (8003040 <prvAddCurrentTaskToDelayedList+0xc8>)
 800301a:	68bb      	ldr	r3, [r7, #8]
 800301c:	6013      	str	r3, [r2, #0]
}
 800301e:	bf00      	nop
 8003020:	3710      	adds	r7, #16
 8003022:	46bd      	mov	sp, r7
 8003024:	bd80      	pop	{r7, pc}
 8003026:	bf00      	nop
 8003028:	2000043c 	.word	0x2000043c
 800302c:	20000338 	.word	0x20000338
 8003030:	20000440 	.word	0x20000440
 8003034:	20000424 	.word	0x20000424
 8003038:	200003f4 	.word	0x200003f4
 800303c:	200003f0 	.word	0x200003f0
 8003040:	20000458 	.word	0x20000458

08003044 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8003044:	b480      	push	{r7}
 8003046:	b085      	sub	sp, #20
 8003048:	af00      	add	r7, sp, #0
 800304a:	60f8      	str	r0, [r7, #12]
 800304c:	60b9      	str	r1, [r7, #8]
 800304e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	3b04      	subs	r3, #4
 8003054:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800305c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	3b04      	subs	r3, #4
 8003062:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003064:	68bb      	ldr	r3, [r7, #8]
 8003066:	f023 0201 	bic.w	r2, r3, #1
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	3b04      	subs	r3, #4
 8003072:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003074:	4a0c      	ldr	r2, [pc, #48]	; (80030a8 <pxPortInitialiseStack+0x64>)
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	3b14      	subs	r3, #20
 800307e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003080:	687a      	ldr	r2, [r7, #4]
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	3b04      	subs	r3, #4
 800308a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	f06f 0202 	mvn.w	r2, #2
 8003092:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	3b20      	subs	r3, #32
 8003098:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800309a:	68fb      	ldr	r3, [r7, #12]
}
 800309c:	4618      	mov	r0, r3
 800309e:	3714      	adds	r7, #20
 80030a0:	46bd      	mov	sp, r7
 80030a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a6:	4770      	bx	lr
 80030a8:	080030ad 	.word	0x080030ad

080030ac <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80030ac:	b480      	push	{r7}
 80030ae:	b085      	sub	sp, #20
 80030b0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80030b2:	2300      	movs	r3, #0
 80030b4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80030b6:	4b12      	ldr	r3, [pc, #72]	; (8003100 <prvTaskExitError+0x54>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030be:	d00a      	beq.n	80030d6 <prvTaskExitError+0x2a>
	__asm volatile
 80030c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030c4:	f383 8811 	msr	BASEPRI, r3
 80030c8:	f3bf 8f6f 	isb	sy
 80030cc:	f3bf 8f4f 	dsb	sy
 80030d0:	60fb      	str	r3, [r7, #12]
}
 80030d2:	bf00      	nop
 80030d4:	e7fe      	b.n	80030d4 <prvTaskExitError+0x28>
	__asm volatile
 80030d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030da:	f383 8811 	msr	BASEPRI, r3
 80030de:	f3bf 8f6f 	isb	sy
 80030e2:	f3bf 8f4f 	dsb	sy
 80030e6:	60bb      	str	r3, [r7, #8]
}
 80030e8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80030ea:	bf00      	nop
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d0fc      	beq.n	80030ec <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80030f2:	bf00      	nop
 80030f4:	bf00      	nop
 80030f6:	3714      	adds	r7, #20
 80030f8:	46bd      	mov	sp, r7
 80030fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fe:	4770      	bx	lr
 8003100:	2000000c 	.word	0x2000000c
	...

08003110 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003110:	4b07      	ldr	r3, [pc, #28]	; (8003130 <pxCurrentTCBConst2>)
 8003112:	6819      	ldr	r1, [r3, #0]
 8003114:	6808      	ldr	r0, [r1, #0]
 8003116:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800311a:	f380 8809 	msr	PSP, r0
 800311e:	f3bf 8f6f 	isb	sy
 8003122:	f04f 0000 	mov.w	r0, #0
 8003126:	f380 8811 	msr	BASEPRI, r0
 800312a:	4770      	bx	lr
 800312c:	f3af 8000 	nop.w

08003130 <pxCurrentTCBConst2>:
 8003130:	20000338 	.word	0x20000338
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003134:	bf00      	nop
 8003136:	bf00      	nop

08003138 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8003138:	4808      	ldr	r0, [pc, #32]	; (800315c <prvPortStartFirstTask+0x24>)
 800313a:	6800      	ldr	r0, [r0, #0]
 800313c:	6800      	ldr	r0, [r0, #0]
 800313e:	f380 8808 	msr	MSP, r0
 8003142:	f04f 0000 	mov.w	r0, #0
 8003146:	f380 8814 	msr	CONTROL, r0
 800314a:	b662      	cpsie	i
 800314c:	b661      	cpsie	f
 800314e:	f3bf 8f4f 	dsb	sy
 8003152:	f3bf 8f6f 	isb	sy
 8003156:	df00      	svc	0
 8003158:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800315a:	bf00      	nop
 800315c:	e000ed08 	.word	0xe000ed08

08003160 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b086      	sub	sp, #24
 8003164:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003166:	4b46      	ldr	r3, [pc, #280]	; (8003280 <xPortStartScheduler+0x120>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	4a46      	ldr	r2, [pc, #280]	; (8003284 <xPortStartScheduler+0x124>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d10a      	bne.n	8003186 <xPortStartScheduler+0x26>
	__asm volatile
 8003170:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003174:	f383 8811 	msr	BASEPRI, r3
 8003178:	f3bf 8f6f 	isb	sy
 800317c:	f3bf 8f4f 	dsb	sy
 8003180:	613b      	str	r3, [r7, #16]
}
 8003182:	bf00      	nop
 8003184:	e7fe      	b.n	8003184 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003186:	4b3e      	ldr	r3, [pc, #248]	; (8003280 <xPortStartScheduler+0x120>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4a3f      	ldr	r2, [pc, #252]	; (8003288 <xPortStartScheduler+0x128>)
 800318c:	4293      	cmp	r3, r2
 800318e:	d10a      	bne.n	80031a6 <xPortStartScheduler+0x46>
	__asm volatile
 8003190:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003194:	f383 8811 	msr	BASEPRI, r3
 8003198:	f3bf 8f6f 	isb	sy
 800319c:	f3bf 8f4f 	dsb	sy
 80031a0:	60fb      	str	r3, [r7, #12]
}
 80031a2:	bf00      	nop
 80031a4:	e7fe      	b.n	80031a4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80031a6:	4b39      	ldr	r3, [pc, #228]	; (800328c <xPortStartScheduler+0x12c>)
 80031a8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80031aa:	697b      	ldr	r3, [r7, #20]
 80031ac:	781b      	ldrb	r3, [r3, #0]
 80031ae:	b2db      	uxtb	r3, r3
 80031b0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80031b2:	697b      	ldr	r3, [r7, #20]
 80031b4:	22ff      	movs	r2, #255	; 0xff
 80031b6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80031b8:	697b      	ldr	r3, [r7, #20]
 80031ba:	781b      	ldrb	r3, [r3, #0]
 80031bc:	b2db      	uxtb	r3, r3
 80031be:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80031c0:	78fb      	ldrb	r3, [r7, #3]
 80031c2:	b2db      	uxtb	r3, r3
 80031c4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80031c8:	b2da      	uxtb	r2, r3
 80031ca:	4b31      	ldr	r3, [pc, #196]	; (8003290 <xPortStartScheduler+0x130>)
 80031cc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80031ce:	4b31      	ldr	r3, [pc, #196]	; (8003294 <xPortStartScheduler+0x134>)
 80031d0:	2207      	movs	r2, #7
 80031d2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80031d4:	e009      	b.n	80031ea <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80031d6:	4b2f      	ldr	r3, [pc, #188]	; (8003294 <xPortStartScheduler+0x134>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	3b01      	subs	r3, #1
 80031dc:	4a2d      	ldr	r2, [pc, #180]	; (8003294 <xPortStartScheduler+0x134>)
 80031de:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80031e0:	78fb      	ldrb	r3, [r7, #3]
 80031e2:	b2db      	uxtb	r3, r3
 80031e4:	005b      	lsls	r3, r3, #1
 80031e6:	b2db      	uxtb	r3, r3
 80031e8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80031ea:	78fb      	ldrb	r3, [r7, #3]
 80031ec:	b2db      	uxtb	r3, r3
 80031ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031f2:	2b80      	cmp	r3, #128	; 0x80
 80031f4:	d0ef      	beq.n	80031d6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80031f6:	4b27      	ldr	r3, [pc, #156]	; (8003294 <xPortStartScheduler+0x134>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f1c3 0307 	rsb	r3, r3, #7
 80031fe:	2b04      	cmp	r3, #4
 8003200:	d00a      	beq.n	8003218 <xPortStartScheduler+0xb8>
	__asm volatile
 8003202:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003206:	f383 8811 	msr	BASEPRI, r3
 800320a:	f3bf 8f6f 	isb	sy
 800320e:	f3bf 8f4f 	dsb	sy
 8003212:	60bb      	str	r3, [r7, #8]
}
 8003214:	bf00      	nop
 8003216:	e7fe      	b.n	8003216 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003218:	4b1e      	ldr	r3, [pc, #120]	; (8003294 <xPortStartScheduler+0x134>)
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	021b      	lsls	r3, r3, #8
 800321e:	4a1d      	ldr	r2, [pc, #116]	; (8003294 <xPortStartScheduler+0x134>)
 8003220:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003222:	4b1c      	ldr	r3, [pc, #112]	; (8003294 <xPortStartScheduler+0x134>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800322a:	4a1a      	ldr	r2, [pc, #104]	; (8003294 <xPortStartScheduler+0x134>)
 800322c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	b2da      	uxtb	r2, r3
 8003232:	697b      	ldr	r3, [r7, #20]
 8003234:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003236:	4b18      	ldr	r3, [pc, #96]	; (8003298 <xPortStartScheduler+0x138>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4a17      	ldr	r2, [pc, #92]	; (8003298 <xPortStartScheduler+0x138>)
 800323c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003240:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003242:	4b15      	ldr	r3, [pc, #84]	; (8003298 <xPortStartScheduler+0x138>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4a14      	ldr	r2, [pc, #80]	; (8003298 <xPortStartScheduler+0x138>)
 8003248:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800324c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800324e:	f000 f8dd 	bl	800340c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8003252:	4b12      	ldr	r3, [pc, #72]	; (800329c <xPortStartScheduler+0x13c>)
 8003254:	2200      	movs	r2, #0
 8003256:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8003258:	f000 f8fc 	bl	8003454 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800325c:	4b10      	ldr	r3, [pc, #64]	; (80032a0 <xPortStartScheduler+0x140>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	4a0f      	ldr	r2, [pc, #60]	; (80032a0 <xPortStartScheduler+0x140>)
 8003262:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8003266:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8003268:	f7ff ff66 	bl	8003138 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800326c:	f7ff fd52 	bl	8002d14 <vTaskSwitchContext>
	prvTaskExitError();
 8003270:	f7ff ff1c 	bl	80030ac <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8003274:	2300      	movs	r3, #0
}
 8003276:	4618      	mov	r0, r3
 8003278:	3718      	adds	r7, #24
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}
 800327e:	bf00      	nop
 8003280:	e000ed00 	.word	0xe000ed00
 8003284:	410fc271 	.word	0x410fc271
 8003288:	410fc270 	.word	0x410fc270
 800328c:	e000e400 	.word	0xe000e400
 8003290:	20000464 	.word	0x20000464
 8003294:	20000468 	.word	0x20000468
 8003298:	e000ed20 	.word	0xe000ed20
 800329c:	2000000c 	.word	0x2000000c
 80032a0:	e000ef34 	.word	0xe000ef34

080032a4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80032a4:	b480      	push	{r7}
 80032a6:	b083      	sub	sp, #12
 80032a8:	af00      	add	r7, sp, #0
	__asm volatile
 80032aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032ae:	f383 8811 	msr	BASEPRI, r3
 80032b2:	f3bf 8f6f 	isb	sy
 80032b6:	f3bf 8f4f 	dsb	sy
 80032ba:	607b      	str	r3, [r7, #4]
}
 80032bc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80032be:	4b0f      	ldr	r3, [pc, #60]	; (80032fc <vPortEnterCritical+0x58>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	3301      	adds	r3, #1
 80032c4:	4a0d      	ldr	r2, [pc, #52]	; (80032fc <vPortEnterCritical+0x58>)
 80032c6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80032c8:	4b0c      	ldr	r3, [pc, #48]	; (80032fc <vPortEnterCritical+0x58>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	2b01      	cmp	r3, #1
 80032ce:	d10f      	bne.n	80032f0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80032d0:	4b0b      	ldr	r3, [pc, #44]	; (8003300 <vPortEnterCritical+0x5c>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	b2db      	uxtb	r3, r3
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d00a      	beq.n	80032f0 <vPortEnterCritical+0x4c>
	__asm volatile
 80032da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032de:	f383 8811 	msr	BASEPRI, r3
 80032e2:	f3bf 8f6f 	isb	sy
 80032e6:	f3bf 8f4f 	dsb	sy
 80032ea:	603b      	str	r3, [r7, #0]
}
 80032ec:	bf00      	nop
 80032ee:	e7fe      	b.n	80032ee <vPortEnterCritical+0x4a>
	}
}
 80032f0:	bf00      	nop
 80032f2:	370c      	adds	r7, #12
 80032f4:	46bd      	mov	sp, r7
 80032f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fa:	4770      	bx	lr
 80032fc:	2000000c 	.word	0x2000000c
 8003300:	e000ed04 	.word	0xe000ed04

08003304 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003304:	b480      	push	{r7}
 8003306:	b083      	sub	sp, #12
 8003308:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800330a:	4b12      	ldr	r3, [pc, #72]	; (8003354 <vPortExitCritical+0x50>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d10a      	bne.n	8003328 <vPortExitCritical+0x24>
	__asm volatile
 8003312:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003316:	f383 8811 	msr	BASEPRI, r3
 800331a:	f3bf 8f6f 	isb	sy
 800331e:	f3bf 8f4f 	dsb	sy
 8003322:	607b      	str	r3, [r7, #4]
}
 8003324:	bf00      	nop
 8003326:	e7fe      	b.n	8003326 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8003328:	4b0a      	ldr	r3, [pc, #40]	; (8003354 <vPortExitCritical+0x50>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	3b01      	subs	r3, #1
 800332e:	4a09      	ldr	r2, [pc, #36]	; (8003354 <vPortExitCritical+0x50>)
 8003330:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8003332:	4b08      	ldr	r3, [pc, #32]	; (8003354 <vPortExitCritical+0x50>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d105      	bne.n	8003346 <vPortExitCritical+0x42>
 800333a:	2300      	movs	r3, #0
 800333c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	f383 8811 	msr	BASEPRI, r3
}
 8003344:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8003346:	bf00      	nop
 8003348:	370c      	adds	r7, #12
 800334a:	46bd      	mov	sp, r7
 800334c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003350:	4770      	bx	lr
 8003352:	bf00      	nop
 8003354:	2000000c 	.word	0x2000000c
	...

08003360 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003360:	f3ef 8009 	mrs	r0, PSP
 8003364:	f3bf 8f6f 	isb	sy
 8003368:	4b15      	ldr	r3, [pc, #84]	; (80033c0 <pxCurrentTCBConst>)
 800336a:	681a      	ldr	r2, [r3, #0]
 800336c:	f01e 0f10 	tst.w	lr, #16
 8003370:	bf08      	it	eq
 8003372:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003376:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800337a:	6010      	str	r0, [r2, #0]
 800337c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003380:	f04f 0050 	mov.w	r0, #80	; 0x50
 8003384:	f380 8811 	msr	BASEPRI, r0
 8003388:	f3bf 8f4f 	dsb	sy
 800338c:	f3bf 8f6f 	isb	sy
 8003390:	f7ff fcc0 	bl	8002d14 <vTaskSwitchContext>
 8003394:	f04f 0000 	mov.w	r0, #0
 8003398:	f380 8811 	msr	BASEPRI, r0
 800339c:	bc09      	pop	{r0, r3}
 800339e:	6819      	ldr	r1, [r3, #0]
 80033a0:	6808      	ldr	r0, [r1, #0]
 80033a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80033a6:	f01e 0f10 	tst.w	lr, #16
 80033aa:	bf08      	it	eq
 80033ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80033b0:	f380 8809 	msr	PSP, r0
 80033b4:	f3bf 8f6f 	isb	sy
 80033b8:	4770      	bx	lr
 80033ba:	bf00      	nop
 80033bc:	f3af 8000 	nop.w

080033c0 <pxCurrentTCBConst>:
 80033c0:	20000338 	.word	0x20000338
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80033c4:	bf00      	nop
 80033c6:	bf00      	nop

080033c8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b082      	sub	sp, #8
 80033cc:	af00      	add	r7, sp, #0
	__asm volatile
 80033ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033d2:	f383 8811 	msr	BASEPRI, r3
 80033d6:	f3bf 8f6f 	isb	sy
 80033da:	f3bf 8f4f 	dsb	sy
 80033de:	607b      	str	r3, [r7, #4]
}
 80033e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80033e2:	f7ff fbdf 	bl	8002ba4 <xTaskIncrementTick>
 80033e6:	4603      	mov	r3, r0
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d003      	beq.n	80033f4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80033ec:	4b06      	ldr	r3, [pc, #24]	; (8003408 <SysTick_Handler+0x40>)
 80033ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80033f2:	601a      	str	r2, [r3, #0]
 80033f4:	2300      	movs	r3, #0
 80033f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	f383 8811 	msr	BASEPRI, r3
}
 80033fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8003400:	bf00      	nop
 8003402:	3708      	adds	r7, #8
 8003404:	46bd      	mov	sp, r7
 8003406:	bd80      	pop	{r7, pc}
 8003408:	e000ed04 	.word	0xe000ed04

0800340c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800340c:	b480      	push	{r7}
 800340e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003410:	4b0b      	ldr	r3, [pc, #44]	; (8003440 <vPortSetupTimerInterrupt+0x34>)
 8003412:	2200      	movs	r2, #0
 8003414:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003416:	4b0b      	ldr	r3, [pc, #44]	; (8003444 <vPortSetupTimerInterrupt+0x38>)
 8003418:	2200      	movs	r2, #0
 800341a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800341c:	4b0a      	ldr	r3, [pc, #40]	; (8003448 <vPortSetupTimerInterrupt+0x3c>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	4a0a      	ldr	r2, [pc, #40]	; (800344c <vPortSetupTimerInterrupt+0x40>)
 8003422:	fba2 2303 	umull	r2, r3, r2, r3
 8003426:	099b      	lsrs	r3, r3, #6
 8003428:	4a09      	ldr	r2, [pc, #36]	; (8003450 <vPortSetupTimerInterrupt+0x44>)
 800342a:	3b01      	subs	r3, #1
 800342c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800342e:	4b04      	ldr	r3, [pc, #16]	; (8003440 <vPortSetupTimerInterrupt+0x34>)
 8003430:	2207      	movs	r2, #7
 8003432:	601a      	str	r2, [r3, #0]
}
 8003434:	bf00      	nop
 8003436:	46bd      	mov	sp, r7
 8003438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343c:	4770      	bx	lr
 800343e:	bf00      	nop
 8003440:	e000e010 	.word	0xe000e010
 8003444:	e000e018 	.word	0xe000e018
 8003448:	20000000 	.word	0x20000000
 800344c:	10624dd3 	.word	0x10624dd3
 8003450:	e000e014 	.word	0xe000e014

08003454 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8003454:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8003464 <vPortEnableVFP+0x10>
 8003458:	6801      	ldr	r1, [r0, #0]
 800345a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800345e:	6001      	str	r1, [r0, #0]
 8003460:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8003462:	bf00      	nop
 8003464:	e000ed88 	.word	0xe000ed88

08003468 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8003468:	b480      	push	{r7}
 800346a:	b085      	sub	sp, #20
 800346c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800346e:	f3ef 8305 	mrs	r3, IPSR
 8003472:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	2b0f      	cmp	r3, #15
 8003478:	d914      	bls.n	80034a4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800347a:	4a17      	ldr	r2, [pc, #92]	; (80034d8 <vPortValidateInterruptPriority+0x70>)
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	4413      	add	r3, r2
 8003480:	781b      	ldrb	r3, [r3, #0]
 8003482:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8003484:	4b15      	ldr	r3, [pc, #84]	; (80034dc <vPortValidateInterruptPriority+0x74>)
 8003486:	781b      	ldrb	r3, [r3, #0]
 8003488:	7afa      	ldrb	r2, [r7, #11]
 800348a:	429a      	cmp	r2, r3
 800348c:	d20a      	bcs.n	80034a4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800348e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003492:	f383 8811 	msr	BASEPRI, r3
 8003496:	f3bf 8f6f 	isb	sy
 800349a:	f3bf 8f4f 	dsb	sy
 800349e:	607b      	str	r3, [r7, #4]
}
 80034a0:	bf00      	nop
 80034a2:	e7fe      	b.n	80034a2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80034a4:	4b0e      	ldr	r3, [pc, #56]	; (80034e0 <vPortValidateInterruptPriority+0x78>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80034ac:	4b0d      	ldr	r3, [pc, #52]	; (80034e4 <vPortValidateInterruptPriority+0x7c>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	429a      	cmp	r2, r3
 80034b2:	d90a      	bls.n	80034ca <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80034b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034b8:	f383 8811 	msr	BASEPRI, r3
 80034bc:	f3bf 8f6f 	isb	sy
 80034c0:	f3bf 8f4f 	dsb	sy
 80034c4:	603b      	str	r3, [r7, #0]
}
 80034c6:	bf00      	nop
 80034c8:	e7fe      	b.n	80034c8 <vPortValidateInterruptPriority+0x60>
	}
 80034ca:	bf00      	nop
 80034cc:	3714      	adds	r7, #20
 80034ce:	46bd      	mov	sp, r7
 80034d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d4:	4770      	bx	lr
 80034d6:	bf00      	nop
 80034d8:	e000e3f0 	.word	0xe000e3f0
 80034dc:	20000464 	.word	0x20000464
 80034e0:	e000ed0c 	.word	0xe000ed0c
 80034e4:	20000468 	.word	0x20000468

080034e8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b08a      	sub	sp, #40	; 0x28
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80034f0:	2300      	movs	r3, #0
 80034f2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80034f4:	f7ff faac 	bl	8002a50 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80034f8:	4b5b      	ldr	r3, [pc, #364]	; (8003668 <pvPortMalloc+0x180>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d101      	bne.n	8003504 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8003500:	f000 f920 	bl	8003744 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003504:	4b59      	ldr	r3, [pc, #356]	; (800366c <pvPortMalloc+0x184>)
 8003506:	681a      	ldr	r2, [r3, #0]
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	4013      	ands	r3, r2
 800350c:	2b00      	cmp	r3, #0
 800350e:	f040 8093 	bne.w	8003638 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d01d      	beq.n	8003554 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8003518:	2208      	movs	r2, #8
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	4413      	add	r3, r2
 800351e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	f003 0307 	and.w	r3, r3, #7
 8003526:	2b00      	cmp	r3, #0
 8003528:	d014      	beq.n	8003554 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	f023 0307 	bic.w	r3, r3, #7
 8003530:	3308      	adds	r3, #8
 8003532:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	f003 0307 	and.w	r3, r3, #7
 800353a:	2b00      	cmp	r3, #0
 800353c:	d00a      	beq.n	8003554 <pvPortMalloc+0x6c>
	__asm volatile
 800353e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003542:	f383 8811 	msr	BASEPRI, r3
 8003546:	f3bf 8f6f 	isb	sy
 800354a:	f3bf 8f4f 	dsb	sy
 800354e:	617b      	str	r3, [r7, #20]
}
 8003550:	bf00      	nop
 8003552:	e7fe      	b.n	8003552 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d06e      	beq.n	8003638 <pvPortMalloc+0x150>
 800355a:	4b45      	ldr	r3, [pc, #276]	; (8003670 <pvPortMalloc+0x188>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	687a      	ldr	r2, [r7, #4]
 8003560:	429a      	cmp	r2, r3
 8003562:	d869      	bhi.n	8003638 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8003564:	4b43      	ldr	r3, [pc, #268]	; (8003674 <pvPortMalloc+0x18c>)
 8003566:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8003568:	4b42      	ldr	r3, [pc, #264]	; (8003674 <pvPortMalloc+0x18c>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800356e:	e004      	b.n	800357a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8003570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003572:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8003574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800357a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	687a      	ldr	r2, [r7, #4]
 8003580:	429a      	cmp	r2, r3
 8003582:	d903      	bls.n	800358c <pvPortMalloc+0xa4>
 8003584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	2b00      	cmp	r3, #0
 800358a:	d1f1      	bne.n	8003570 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800358c:	4b36      	ldr	r3, [pc, #216]	; (8003668 <pvPortMalloc+0x180>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003592:	429a      	cmp	r2, r3
 8003594:	d050      	beq.n	8003638 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003596:	6a3b      	ldr	r3, [r7, #32]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	2208      	movs	r2, #8
 800359c:	4413      	add	r3, r2
 800359e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80035a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035a2:	681a      	ldr	r2, [r3, #0]
 80035a4:	6a3b      	ldr	r3, [r7, #32]
 80035a6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80035a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035aa:	685a      	ldr	r2, [r3, #4]
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	1ad2      	subs	r2, r2, r3
 80035b0:	2308      	movs	r3, #8
 80035b2:	005b      	lsls	r3, r3, #1
 80035b4:	429a      	cmp	r2, r3
 80035b6:	d91f      	bls.n	80035f8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80035b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	4413      	add	r3, r2
 80035be:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80035c0:	69bb      	ldr	r3, [r7, #24]
 80035c2:	f003 0307 	and.w	r3, r3, #7
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d00a      	beq.n	80035e0 <pvPortMalloc+0xf8>
	__asm volatile
 80035ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035ce:	f383 8811 	msr	BASEPRI, r3
 80035d2:	f3bf 8f6f 	isb	sy
 80035d6:	f3bf 8f4f 	dsb	sy
 80035da:	613b      	str	r3, [r7, #16]
}
 80035dc:	bf00      	nop
 80035de:	e7fe      	b.n	80035de <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80035e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035e2:	685a      	ldr	r2, [r3, #4]
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	1ad2      	subs	r2, r2, r3
 80035e8:	69bb      	ldr	r3, [r7, #24]
 80035ea:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80035ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035ee:	687a      	ldr	r2, [r7, #4]
 80035f0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80035f2:	69b8      	ldr	r0, [r7, #24]
 80035f4:	f000 f908 	bl	8003808 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80035f8:	4b1d      	ldr	r3, [pc, #116]	; (8003670 <pvPortMalloc+0x188>)
 80035fa:	681a      	ldr	r2, [r3, #0]
 80035fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035fe:	685b      	ldr	r3, [r3, #4]
 8003600:	1ad3      	subs	r3, r2, r3
 8003602:	4a1b      	ldr	r2, [pc, #108]	; (8003670 <pvPortMalloc+0x188>)
 8003604:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003606:	4b1a      	ldr	r3, [pc, #104]	; (8003670 <pvPortMalloc+0x188>)
 8003608:	681a      	ldr	r2, [r3, #0]
 800360a:	4b1b      	ldr	r3, [pc, #108]	; (8003678 <pvPortMalloc+0x190>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	429a      	cmp	r2, r3
 8003610:	d203      	bcs.n	800361a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003612:	4b17      	ldr	r3, [pc, #92]	; (8003670 <pvPortMalloc+0x188>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4a18      	ldr	r2, [pc, #96]	; (8003678 <pvPortMalloc+0x190>)
 8003618:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800361a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800361c:	685a      	ldr	r2, [r3, #4]
 800361e:	4b13      	ldr	r3, [pc, #76]	; (800366c <pvPortMalloc+0x184>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	431a      	orrs	r2, r3
 8003624:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003626:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8003628:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800362a:	2200      	movs	r2, #0
 800362c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800362e:	4b13      	ldr	r3, [pc, #76]	; (800367c <pvPortMalloc+0x194>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	3301      	adds	r3, #1
 8003634:	4a11      	ldr	r2, [pc, #68]	; (800367c <pvPortMalloc+0x194>)
 8003636:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8003638:	f7ff fa18 	bl	8002a6c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800363c:	69fb      	ldr	r3, [r7, #28]
 800363e:	f003 0307 	and.w	r3, r3, #7
 8003642:	2b00      	cmp	r3, #0
 8003644:	d00a      	beq.n	800365c <pvPortMalloc+0x174>
	__asm volatile
 8003646:	f04f 0350 	mov.w	r3, #80	; 0x50
 800364a:	f383 8811 	msr	BASEPRI, r3
 800364e:	f3bf 8f6f 	isb	sy
 8003652:	f3bf 8f4f 	dsb	sy
 8003656:	60fb      	str	r3, [r7, #12]
}
 8003658:	bf00      	nop
 800365a:	e7fe      	b.n	800365a <pvPortMalloc+0x172>
	return pvReturn;
 800365c:	69fb      	ldr	r3, [r7, #28]
}
 800365e:	4618      	mov	r0, r3
 8003660:	3728      	adds	r7, #40	; 0x28
 8003662:	46bd      	mov	sp, r7
 8003664:	bd80      	pop	{r7, pc}
 8003666:	bf00      	nop
 8003668:	20004074 	.word	0x20004074
 800366c:	20004088 	.word	0x20004088
 8003670:	20004078 	.word	0x20004078
 8003674:	2000406c 	.word	0x2000406c
 8003678:	2000407c 	.word	0x2000407c
 800367c:	20004080 	.word	0x20004080

08003680 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b086      	sub	sp, #24
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2b00      	cmp	r3, #0
 8003690:	d04d      	beq.n	800372e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8003692:	2308      	movs	r3, #8
 8003694:	425b      	negs	r3, r3
 8003696:	697a      	ldr	r2, [r7, #20]
 8003698:	4413      	add	r3, r2
 800369a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800369c:	697b      	ldr	r3, [r7, #20]
 800369e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80036a0:	693b      	ldr	r3, [r7, #16]
 80036a2:	685a      	ldr	r2, [r3, #4]
 80036a4:	4b24      	ldr	r3, [pc, #144]	; (8003738 <vPortFree+0xb8>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4013      	ands	r3, r2
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d10a      	bne.n	80036c4 <vPortFree+0x44>
	__asm volatile
 80036ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036b2:	f383 8811 	msr	BASEPRI, r3
 80036b6:	f3bf 8f6f 	isb	sy
 80036ba:	f3bf 8f4f 	dsb	sy
 80036be:	60fb      	str	r3, [r7, #12]
}
 80036c0:	bf00      	nop
 80036c2:	e7fe      	b.n	80036c2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80036c4:	693b      	ldr	r3, [r7, #16]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d00a      	beq.n	80036e2 <vPortFree+0x62>
	__asm volatile
 80036cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036d0:	f383 8811 	msr	BASEPRI, r3
 80036d4:	f3bf 8f6f 	isb	sy
 80036d8:	f3bf 8f4f 	dsb	sy
 80036dc:	60bb      	str	r3, [r7, #8]
}
 80036de:	bf00      	nop
 80036e0:	e7fe      	b.n	80036e0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80036e2:	693b      	ldr	r3, [r7, #16]
 80036e4:	685a      	ldr	r2, [r3, #4]
 80036e6:	4b14      	ldr	r3, [pc, #80]	; (8003738 <vPortFree+0xb8>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	4013      	ands	r3, r2
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d01e      	beq.n	800372e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80036f0:	693b      	ldr	r3, [r7, #16]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d11a      	bne.n	800372e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80036f8:	693b      	ldr	r3, [r7, #16]
 80036fa:	685a      	ldr	r2, [r3, #4]
 80036fc:	4b0e      	ldr	r3, [pc, #56]	; (8003738 <vPortFree+0xb8>)
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	43db      	mvns	r3, r3
 8003702:	401a      	ands	r2, r3
 8003704:	693b      	ldr	r3, [r7, #16]
 8003706:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8003708:	f7ff f9a2 	bl	8002a50 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800370c:	693b      	ldr	r3, [r7, #16]
 800370e:	685a      	ldr	r2, [r3, #4]
 8003710:	4b0a      	ldr	r3, [pc, #40]	; (800373c <vPortFree+0xbc>)
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	4413      	add	r3, r2
 8003716:	4a09      	ldr	r2, [pc, #36]	; (800373c <vPortFree+0xbc>)
 8003718:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800371a:	6938      	ldr	r0, [r7, #16]
 800371c:	f000 f874 	bl	8003808 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8003720:	4b07      	ldr	r3, [pc, #28]	; (8003740 <vPortFree+0xc0>)
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	3301      	adds	r3, #1
 8003726:	4a06      	ldr	r2, [pc, #24]	; (8003740 <vPortFree+0xc0>)
 8003728:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800372a:	f7ff f99f 	bl	8002a6c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800372e:	bf00      	nop
 8003730:	3718      	adds	r7, #24
 8003732:	46bd      	mov	sp, r7
 8003734:	bd80      	pop	{r7, pc}
 8003736:	bf00      	nop
 8003738:	20004088 	.word	0x20004088
 800373c:	20004078 	.word	0x20004078
 8003740:	20004084 	.word	0x20004084

08003744 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8003744:	b480      	push	{r7}
 8003746:	b085      	sub	sp, #20
 8003748:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800374a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800374e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8003750:	4b27      	ldr	r3, [pc, #156]	; (80037f0 <prvHeapInit+0xac>)
 8003752:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	f003 0307 	and.w	r3, r3, #7
 800375a:	2b00      	cmp	r3, #0
 800375c:	d00c      	beq.n	8003778 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	3307      	adds	r3, #7
 8003762:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	f023 0307 	bic.w	r3, r3, #7
 800376a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800376c:	68ba      	ldr	r2, [r7, #8]
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	1ad3      	subs	r3, r2, r3
 8003772:	4a1f      	ldr	r2, [pc, #124]	; (80037f0 <prvHeapInit+0xac>)
 8003774:	4413      	add	r3, r2
 8003776:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800377c:	4a1d      	ldr	r2, [pc, #116]	; (80037f4 <prvHeapInit+0xb0>)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8003782:	4b1c      	ldr	r3, [pc, #112]	; (80037f4 <prvHeapInit+0xb0>)
 8003784:	2200      	movs	r2, #0
 8003786:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	68ba      	ldr	r2, [r7, #8]
 800378c:	4413      	add	r3, r2
 800378e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8003790:	2208      	movs	r2, #8
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	1a9b      	subs	r3, r3, r2
 8003796:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	f023 0307 	bic.w	r3, r3, #7
 800379e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	4a15      	ldr	r2, [pc, #84]	; (80037f8 <prvHeapInit+0xb4>)
 80037a4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80037a6:	4b14      	ldr	r3, [pc, #80]	; (80037f8 <prvHeapInit+0xb4>)
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	2200      	movs	r2, #0
 80037ac:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80037ae:	4b12      	ldr	r3, [pc, #72]	; (80037f8 <prvHeapInit+0xb4>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	2200      	movs	r2, #0
 80037b4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	68fa      	ldr	r2, [r7, #12]
 80037be:	1ad2      	subs	r2, r2, r3
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80037c4:	4b0c      	ldr	r3, [pc, #48]	; (80037f8 <prvHeapInit+0xb4>)
 80037c6:	681a      	ldr	r2, [r3, #0]
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	4a0a      	ldr	r2, [pc, #40]	; (80037fc <prvHeapInit+0xb8>)
 80037d2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	685b      	ldr	r3, [r3, #4]
 80037d8:	4a09      	ldr	r2, [pc, #36]	; (8003800 <prvHeapInit+0xbc>)
 80037da:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80037dc:	4b09      	ldr	r3, [pc, #36]	; (8003804 <prvHeapInit+0xc0>)
 80037de:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80037e2:	601a      	str	r2, [r3, #0]
}
 80037e4:	bf00      	nop
 80037e6:	3714      	adds	r7, #20
 80037e8:	46bd      	mov	sp, r7
 80037ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ee:	4770      	bx	lr
 80037f0:	2000046c 	.word	0x2000046c
 80037f4:	2000406c 	.word	0x2000406c
 80037f8:	20004074 	.word	0x20004074
 80037fc:	2000407c 	.word	0x2000407c
 8003800:	20004078 	.word	0x20004078
 8003804:	20004088 	.word	0x20004088

08003808 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8003808:	b480      	push	{r7}
 800380a:	b085      	sub	sp, #20
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003810:	4b28      	ldr	r3, [pc, #160]	; (80038b4 <prvInsertBlockIntoFreeList+0xac>)
 8003812:	60fb      	str	r3, [r7, #12]
 8003814:	e002      	b.n	800381c <prvInsertBlockIntoFreeList+0x14>
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	60fb      	str	r3, [r7, #12]
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	687a      	ldr	r2, [r7, #4]
 8003822:	429a      	cmp	r2, r3
 8003824:	d8f7      	bhi.n	8003816 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	685b      	ldr	r3, [r3, #4]
 800382e:	68ba      	ldr	r2, [r7, #8]
 8003830:	4413      	add	r3, r2
 8003832:	687a      	ldr	r2, [r7, #4]
 8003834:	429a      	cmp	r2, r3
 8003836:	d108      	bne.n	800384a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	685a      	ldr	r2, [r3, #4]
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	685b      	ldr	r3, [r3, #4]
 8003840:	441a      	add	r2, r3
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	68ba      	ldr	r2, [r7, #8]
 8003854:	441a      	add	r2, r3
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	429a      	cmp	r2, r3
 800385c:	d118      	bne.n	8003890 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	681a      	ldr	r2, [r3, #0]
 8003862:	4b15      	ldr	r3, [pc, #84]	; (80038b8 <prvInsertBlockIntoFreeList+0xb0>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	429a      	cmp	r2, r3
 8003868:	d00d      	beq.n	8003886 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	685a      	ldr	r2, [r3, #4]
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	441a      	add	r2, r3
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	681a      	ldr	r2, [r3, #0]
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	601a      	str	r2, [r3, #0]
 8003884:	e008      	b.n	8003898 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8003886:	4b0c      	ldr	r3, [pc, #48]	; (80038b8 <prvInsertBlockIntoFreeList+0xb0>)
 8003888:	681a      	ldr	r2, [r3, #0]
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	601a      	str	r2, [r3, #0]
 800388e:	e003      	b.n	8003898 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681a      	ldr	r2, [r3, #0]
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8003898:	68fa      	ldr	r2, [r7, #12]
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	429a      	cmp	r2, r3
 800389e:	d002      	beq.n	80038a6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	687a      	ldr	r2, [r7, #4]
 80038a4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80038a6:	bf00      	nop
 80038a8:	3714      	adds	r7, #20
 80038aa:	46bd      	mov	sp, r7
 80038ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b0:	4770      	bx	lr
 80038b2:	bf00      	nop
 80038b4:	2000406c 	.word	0x2000406c
 80038b8:	20004074 	.word	0x20004074

080038bc <std>:
 80038bc:	2300      	movs	r3, #0
 80038be:	b510      	push	{r4, lr}
 80038c0:	4604      	mov	r4, r0
 80038c2:	e9c0 3300 	strd	r3, r3, [r0]
 80038c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80038ca:	6083      	str	r3, [r0, #8]
 80038cc:	8181      	strh	r1, [r0, #12]
 80038ce:	6643      	str	r3, [r0, #100]	; 0x64
 80038d0:	81c2      	strh	r2, [r0, #14]
 80038d2:	6183      	str	r3, [r0, #24]
 80038d4:	4619      	mov	r1, r3
 80038d6:	2208      	movs	r2, #8
 80038d8:	305c      	adds	r0, #92	; 0x5c
 80038da:	f000 f9f7 	bl	8003ccc <memset>
 80038de:	4b0d      	ldr	r3, [pc, #52]	; (8003914 <std+0x58>)
 80038e0:	6263      	str	r3, [r4, #36]	; 0x24
 80038e2:	4b0d      	ldr	r3, [pc, #52]	; (8003918 <std+0x5c>)
 80038e4:	62a3      	str	r3, [r4, #40]	; 0x28
 80038e6:	4b0d      	ldr	r3, [pc, #52]	; (800391c <std+0x60>)
 80038e8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80038ea:	4b0d      	ldr	r3, [pc, #52]	; (8003920 <std+0x64>)
 80038ec:	6323      	str	r3, [r4, #48]	; 0x30
 80038ee:	4b0d      	ldr	r3, [pc, #52]	; (8003924 <std+0x68>)
 80038f0:	6224      	str	r4, [r4, #32]
 80038f2:	429c      	cmp	r4, r3
 80038f4:	d006      	beq.n	8003904 <std+0x48>
 80038f6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80038fa:	4294      	cmp	r4, r2
 80038fc:	d002      	beq.n	8003904 <std+0x48>
 80038fe:	33d0      	adds	r3, #208	; 0xd0
 8003900:	429c      	cmp	r4, r3
 8003902:	d105      	bne.n	8003910 <std+0x54>
 8003904:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003908:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800390c:	f000 ba56 	b.w	8003dbc <__retarget_lock_init_recursive>
 8003910:	bd10      	pop	{r4, pc}
 8003912:	bf00      	nop
 8003914:	08003b1d 	.word	0x08003b1d
 8003918:	08003b3f 	.word	0x08003b3f
 800391c:	08003b77 	.word	0x08003b77
 8003920:	08003b9b 	.word	0x08003b9b
 8003924:	2000408c 	.word	0x2000408c

08003928 <stdio_exit_handler>:
 8003928:	4a02      	ldr	r2, [pc, #8]	; (8003934 <stdio_exit_handler+0xc>)
 800392a:	4903      	ldr	r1, [pc, #12]	; (8003938 <stdio_exit_handler+0x10>)
 800392c:	4803      	ldr	r0, [pc, #12]	; (800393c <stdio_exit_handler+0x14>)
 800392e:	f000 b869 	b.w	8003a04 <_fwalk_sglue>
 8003932:	bf00      	nop
 8003934:	20000010 	.word	0x20000010
 8003938:	08004669 	.word	0x08004669
 800393c:	2000001c 	.word	0x2000001c

08003940 <cleanup_stdio>:
 8003940:	6841      	ldr	r1, [r0, #4]
 8003942:	4b0c      	ldr	r3, [pc, #48]	; (8003974 <cleanup_stdio+0x34>)
 8003944:	4299      	cmp	r1, r3
 8003946:	b510      	push	{r4, lr}
 8003948:	4604      	mov	r4, r0
 800394a:	d001      	beq.n	8003950 <cleanup_stdio+0x10>
 800394c:	f000 fe8c 	bl	8004668 <_fflush_r>
 8003950:	68a1      	ldr	r1, [r4, #8]
 8003952:	4b09      	ldr	r3, [pc, #36]	; (8003978 <cleanup_stdio+0x38>)
 8003954:	4299      	cmp	r1, r3
 8003956:	d002      	beq.n	800395e <cleanup_stdio+0x1e>
 8003958:	4620      	mov	r0, r4
 800395a:	f000 fe85 	bl	8004668 <_fflush_r>
 800395e:	68e1      	ldr	r1, [r4, #12]
 8003960:	4b06      	ldr	r3, [pc, #24]	; (800397c <cleanup_stdio+0x3c>)
 8003962:	4299      	cmp	r1, r3
 8003964:	d004      	beq.n	8003970 <cleanup_stdio+0x30>
 8003966:	4620      	mov	r0, r4
 8003968:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800396c:	f000 be7c 	b.w	8004668 <_fflush_r>
 8003970:	bd10      	pop	{r4, pc}
 8003972:	bf00      	nop
 8003974:	2000408c 	.word	0x2000408c
 8003978:	200040f4 	.word	0x200040f4
 800397c:	2000415c 	.word	0x2000415c

08003980 <global_stdio_init.part.0>:
 8003980:	b510      	push	{r4, lr}
 8003982:	4b0b      	ldr	r3, [pc, #44]	; (80039b0 <global_stdio_init.part.0+0x30>)
 8003984:	4c0b      	ldr	r4, [pc, #44]	; (80039b4 <global_stdio_init.part.0+0x34>)
 8003986:	4a0c      	ldr	r2, [pc, #48]	; (80039b8 <global_stdio_init.part.0+0x38>)
 8003988:	601a      	str	r2, [r3, #0]
 800398a:	4620      	mov	r0, r4
 800398c:	2200      	movs	r2, #0
 800398e:	2104      	movs	r1, #4
 8003990:	f7ff ff94 	bl	80038bc <std>
 8003994:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8003998:	2201      	movs	r2, #1
 800399a:	2109      	movs	r1, #9
 800399c:	f7ff ff8e 	bl	80038bc <std>
 80039a0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80039a4:	2202      	movs	r2, #2
 80039a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80039aa:	2112      	movs	r1, #18
 80039ac:	f7ff bf86 	b.w	80038bc <std>
 80039b0:	200041c4 	.word	0x200041c4
 80039b4:	2000408c 	.word	0x2000408c
 80039b8:	08003929 	.word	0x08003929

080039bc <__sfp_lock_acquire>:
 80039bc:	4801      	ldr	r0, [pc, #4]	; (80039c4 <__sfp_lock_acquire+0x8>)
 80039be:	f000 b9fe 	b.w	8003dbe <__retarget_lock_acquire_recursive>
 80039c2:	bf00      	nop
 80039c4:	200041cd 	.word	0x200041cd

080039c8 <__sfp_lock_release>:
 80039c8:	4801      	ldr	r0, [pc, #4]	; (80039d0 <__sfp_lock_release+0x8>)
 80039ca:	f000 b9f9 	b.w	8003dc0 <__retarget_lock_release_recursive>
 80039ce:	bf00      	nop
 80039d0:	200041cd 	.word	0x200041cd

080039d4 <__sinit>:
 80039d4:	b510      	push	{r4, lr}
 80039d6:	4604      	mov	r4, r0
 80039d8:	f7ff fff0 	bl	80039bc <__sfp_lock_acquire>
 80039dc:	6a23      	ldr	r3, [r4, #32]
 80039de:	b11b      	cbz	r3, 80039e8 <__sinit+0x14>
 80039e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80039e4:	f7ff bff0 	b.w	80039c8 <__sfp_lock_release>
 80039e8:	4b04      	ldr	r3, [pc, #16]	; (80039fc <__sinit+0x28>)
 80039ea:	6223      	str	r3, [r4, #32]
 80039ec:	4b04      	ldr	r3, [pc, #16]	; (8003a00 <__sinit+0x2c>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d1f5      	bne.n	80039e0 <__sinit+0xc>
 80039f4:	f7ff ffc4 	bl	8003980 <global_stdio_init.part.0>
 80039f8:	e7f2      	b.n	80039e0 <__sinit+0xc>
 80039fa:	bf00      	nop
 80039fc:	08003941 	.word	0x08003941
 8003a00:	200041c4 	.word	0x200041c4

08003a04 <_fwalk_sglue>:
 8003a04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003a08:	4607      	mov	r7, r0
 8003a0a:	4688      	mov	r8, r1
 8003a0c:	4614      	mov	r4, r2
 8003a0e:	2600      	movs	r6, #0
 8003a10:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003a14:	f1b9 0901 	subs.w	r9, r9, #1
 8003a18:	d505      	bpl.n	8003a26 <_fwalk_sglue+0x22>
 8003a1a:	6824      	ldr	r4, [r4, #0]
 8003a1c:	2c00      	cmp	r4, #0
 8003a1e:	d1f7      	bne.n	8003a10 <_fwalk_sglue+0xc>
 8003a20:	4630      	mov	r0, r6
 8003a22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003a26:	89ab      	ldrh	r3, [r5, #12]
 8003a28:	2b01      	cmp	r3, #1
 8003a2a:	d907      	bls.n	8003a3c <_fwalk_sglue+0x38>
 8003a2c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003a30:	3301      	adds	r3, #1
 8003a32:	d003      	beq.n	8003a3c <_fwalk_sglue+0x38>
 8003a34:	4629      	mov	r1, r5
 8003a36:	4638      	mov	r0, r7
 8003a38:	47c0      	blx	r8
 8003a3a:	4306      	orrs	r6, r0
 8003a3c:	3568      	adds	r5, #104	; 0x68
 8003a3e:	e7e9      	b.n	8003a14 <_fwalk_sglue+0x10>

08003a40 <iprintf>:
 8003a40:	b40f      	push	{r0, r1, r2, r3}
 8003a42:	b507      	push	{r0, r1, r2, lr}
 8003a44:	4906      	ldr	r1, [pc, #24]	; (8003a60 <iprintf+0x20>)
 8003a46:	ab04      	add	r3, sp, #16
 8003a48:	6808      	ldr	r0, [r1, #0]
 8003a4a:	f853 2b04 	ldr.w	r2, [r3], #4
 8003a4e:	6881      	ldr	r1, [r0, #8]
 8003a50:	9301      	str	r3, [sp, #4]
 8003a52:	f000 fad9 	bl	8004008 <_vfiprintf_r>
 8003a56:	b003      	add	sp, #12
 8003a58:	f85d eb04 	ldr.w	lr, [sp], #4
 8003a5c:	b004      	add	sp, #16
 8003a5e:	4770      	bx	lr
 8003a60:	20000068 	.word	0x20000068

08003a64 <_puts_r>:
 8003a64:	6a03      	ldr	r3, [r0, #32]
 8003a66:	b570      	push	{r4, r5, r6, lr}
 8003a68:	6884      	ldr	r4, [r0, #8]
 8003a6a:	4605      	mov	r5, r0
 8003a6c:	460e      	mov	r6, r1
 8003a6e:	b90b      	cbnz	r3, 8003a74 <_puts_r+0x10>
 8003a70:	f7ff ffb0 	bl	80039d4 <__sinit>
 8003a74:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003a76:	07db      	lsls	r3, r3, #31
 8003a78:	d405      	bmi.n	8003a86 <_puts_r+0x22>
 8003a7a:	89a3      	ldrh	r3, [r4, #12]
 8003a7c:	0598      	lsls	r0, r3, #22
 8003a7e:	d402      	bmi.n	8003a86 <_puts_r+0x22>
 8003a80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003a82:	f000 f99c 	bl	8003dbe <__retarget_lock_acquire_recursive>
 8003a86:	89a3      	ldrh	r3, [r4, #12]
 8003a88:	0719      	lsls	r1, r3, #28
 8003a8a:	d513      	bpl.n	8003ab4 <_puts_r+0x50>
 8003a8c:	6923      	ldr	r3, [r4, #16]
 8003a8e:	b18b      	cbz	r3, 8003ab4 <_puts_r+0x50>
 8003a90:	3e01      	subs	r6, #1
 8003a92:	68a3      	ldr	r3, [r4, #8]
 8003a94:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003a98:	3b01      	subs	r3, #1
 8003a9a:	60a3      	str	r3, [r4, #8]
 8003a9c:	b9e9      	cbnz	r1, 8003ada <_puts_r+0x76>
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	da2e      	bge.n	8003b00 <_puts_r+0x9c>
 8003aa2:	4622      	mov	r2, r4
 8003aa4:	210a      	movs	r1, #10
 8003aa6:	4628      	mov	r0, r5
 8003aa8:	f000 f87b 	bl	8003ba2 <__swbuf_r>
 8003aac:	3001      	adds	r0, #1
 8003aae:	d007      	beq.n	8003ac0 <_puts_r+0x5c>
 8003ab0:	250a      	movs	r5, #10
 8003ab2:	e007      	b.n	8003ac4 <_puts_r+0x60>
 8003ab4:	4621      	mov	r1, r4
 8003ab6:	4628      	mov	r0, r5
 8003ab8:	f000 f8b0 	bl	8003c1c <__swsetup_r>
 8003abc:	2800      	cmp	r0, #0
 8003abe:	d0e7      	beq.n	8003a90 <_puts_r+0x2c>
 8003ac0:	f04f 35ff 	mov.w	r5, #4294967295
 8003ac4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003ac6:	07da      	lsls	r2, r3, #31
 8003ac8:	d405      	bmi.n	8003ad6 <_puts_r+0x72>
 8003aca:	89a3      	ldrh	r3, [r4, #12]
 8003acc:	059b      	lsls	r3, r3, #22
 8003ace:	d402      	bmi.n	8003ad6 <_puts_r+0x72>
 8003ad0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003ad2:	f000 f975 	bl	8003dc0 <__retarget_lock_release_recursive>
 8003ad6:	4628      	mov	r0, r5
 8003ad8:	bd70      	pop	{r4, r5, r6, pc}
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	da04      	bge.n	8003ae8 <_puts_r+0x84>
 8003ade:	69a2      	ldr	r2, [r4, #24]
 8003ae0:	429a      	cmp	r2, r3
 8003ae2:	dc06      	bgt.n	8003af2 <_puts_r+0x8e>
 8003ae4:	290a      	cmp	r1, #10
 8003ae6:	d004      	beq.n	8003af2 <_puts_r+0x8e>
 8003ae8:	6823      	ldr	r3, [r4, #0]
 8003aea:	1c5a      	adds	r2, r3, #1
 8003aec:	6022      	str	r2, [r4, #0]
 8003aee:	7019      	strb	r1, [r3, #0]
 8003af0:	e7cf      	b.n	8003a92 <_puts_r+0x2e>
 8003af2:	4622      	mov	r2, r4
 8003af4:	4628      	mov	r0, r5
 8003af6:	f000 f854 	bl	8003ba2 <__swbuf_r>
 8003afa:	3001      	adds	r0, #1
 8003afc:	d1c9      	bne.n	8003a92 <_puts_r+0x2e>
 8003afe:	e7df      	b.n	8003ac0 <_puts_r+0x5c>
 8003b00:	6823      	ldr	r3, [r4, #0]
 8003b02:	250a      	movs	r5, #10
 8003b04:	1c5a      	adds	r2, r3, #1
 8003b06:	6022      	str	r2, [r4, #0]
 8003b08:	701d      	strb	r5, [r3, #0]
 8003b0a:	e7db      	b.n	8003ac4 <_puts_r+0x60>

08003b0c <puts>:
 8003b0c:	4b02      	ldr	r3, [pc, #8]	; (8003b18 <puts+0xc>)
 8003b0e:	4601      	mov	r1, r0
 8003b10:	6818      	ldr	r0, [r3, #0]
 8003b12:	f7ff bfa7 	b.w	8003a64 <_puts_r>
 8003b16:	bf00      	nop
 8003b18:	20000068 	.word	0x20000068

08003b1c <__sread>:
 8003b1c:	b510      	push	{r4, lr}
 8003b1e:	460c      	mov	r4, r1
 8003b20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b24:	f000 f8fc 	bl	8003d20 <_read_r>
 8003b28:	2800      	cmp	r0, #0
 8003b2a:	bfab      	itete	ge
 8003b2c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003b2e:	89a3      	ldrhlt	r3, [r4, #12]
 8003b30:	181b      	addge	r3, r3, r0
 8003b32:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003b36:	bfac      	ite	ge
 8003b38:	6563      	strge	r3, [r4, #84]	; 0x54
 8003b3a:	81a3      	strhlt	r3, [r4, #12]
 8003b3c:	bd10      	pop	{r4, pc}

08003b3e <__swrite>:
 8003b3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b42:	461f      	mov	r7, r3
 8003b44:	898b      	ldrh	r3, [r1, #12]
 8003b46:	05db      	lsls	r3, r3, #23
 8003b48:	4605      	mov	r5, r0
 8003b4a:	460c      	mov	r4, r1
 8003b4c:	4616      	mov	r6, r2
 8003b4e:	d505      	bpl.n	8003b5c <__swrite+0x1e>
 8003b50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b54:	2302      	movs	r3, #2
 8003b56:	2200      	movs	r2, #0
 8003b58:	f000 f8d0 	bl	8003cfc <_lseek_r>
 8003b5c:	89a3      	ldrh	r3, [r4, #12]
 8003b5e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003b62:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003b66:	81a3      	strh	r3, [r4, #12]
 8003b68:	4632      	mov	r2, r6
 8003b6a:	463b      	mov	r3, r7
 8003b6c:	4628      	mov	r0, r5
 8003b6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003b72:	f000 b8e7 	b.w	8003d44 <_write_r>

08003b76 <__sseek>:
 8003b76:	b510      	push	{r4, lr}
 8003b78:	460c      	mov	r4, r1
 8003b7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b7e:	f000 f8bd 	bl	8003cfc <_lseek_r>
 8003b82:	1c43      	adds	r3, r0, #1
 8003b84:	89a3      	ldrh	r3, [r4, #12]
 8003b86:	bf15      	itete	ne
 8003b88:	6560      	strne	r0, [r4, #84]	; 0x54
 8003b8a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003b8e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003b92:	81a3      	strheq	r3, [r4, #12]
 8003b94:	bf18      	it	ne
 8003b96:	81a3      	strhne	r3, [r4, #12]
 8003b98:	bd10      	pop	{r4, pc}

08003b9a <__sclose>:
 8003b9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b9e:	f000 b89d 	b.w	8003cdc <_close_r>

08003ba2 <__swbuf_r>:
 8003ba2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ba4:	460e      	mov	r6, r1
 8003ba6:	4614      	mov	r4, r2
 8003ba8:	4605      	mov	r5, r0
 8003baa:	b118      	cbz	r0, 8003bb4 <__swbuf_r+0x12>
 8003bac:	6a03      	ldr	r3, [r0, #32]
 8003bae:	b90b      	cbnz	r3, 8003bb4 <__swbuf_r+0x12>
 8003bb0:	f7ff ff10 	bl	80039d4 <__sinit>
 8003bb4:	69a3      	ldr	r3, [r4, #24]
 8003bb6:	60a3      	str	r3, [r4, #8]
 8003bb8:	89a3      	ldrh	r3, [r4, #12]
 8003bba:	071a      	lsls	r2, r3, #28
 8003bbc:	d525      	bpl.n	8003c0a <__swbuf_r+0x68>
 8003bbe:	6923      	ldr	r3, [r4, #16]
 8003bc0:	b31b      	cbz	r3, 8003c0a <__swbuf_r+0x68>
 8003bc2:	6823      	ldr	r3, [r4, #0]
 8003bc4:	6922      	ldr	r2, [r4, #16]
 8003bc6:	1a98      	subs	r0, r3, r2
 8003bc8:	6963      	ldr	r3, [r4, #20]
 8003bca:	b2f6      	uxtb	r6, r6
 8003bcc:	4283      	cmp	r3, r0
 8003bce:	4637      	mov	r7, r6
 8003bd0:	dc04      	bgt.n	8003bdc <__swbuf_r+0x3a>
 8003bd2:	4621      	mov	r1, r4
 8003bd4:	4628      	mov	r0, r5
 8003bd6:	f000 fd47 	bl	8004668 <_fflush_r>
 8003bda:	b9e0      	cbnz	r0, 8003c16 <__swbuf_r+0x74>
 8003bdc:	68a3      	ldr	r3, [r4, #8]
 8003bde:	3b01      	subs	r3, #1
 8003be0:	60a3      	str	r3, [r4, #8]
 8003be2:	6823      	ldr	r3, [r4, #0]
 8003be4:	1c5a      	adds	r2, r3, #1
 8003be6:	6022      	str	r2, [r4, #0]
 8003be8:	701e      	strb	r6, [r3, #0]
 8003bea:	6962      	ldr	r2, [r4, #20]
 8003bec:	1c43      	adds	r3, r0, #1
 8003bee:	429a      	cmp	r2, r3
 8003bf0:	d004      	beq.n	8003bfc <__swbuf_r+0x5a>
 8003bf2:	89a3      	ldrh	r3, [r4, #12]
 8003bf4:	07db      	lsls	r3, r3, #31
 8003bf6:	d506      	bpl.n	8003c06 <__swbuf_r+0x64>
 8003bf8:	2e0a      	cmp	r6, #10
 8003bfa:	d104      	bne.n	8003c06 <__swbuf_r+0x64>
 8003bfc:	4621      	mov	r1, r4
 8003bfe:	4628      	mov	r0, r5
 8003c00:	f000 fd32 	bl	8004668 <_fflush_r>
 8003c04:	b938      	cbnz	r0, 8003c16 <__swbuf_r+0x74>
 8003c06:	4638      	mov	r0, r7
 8003c08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003c0a:	4621      	mov	r1, r4
 8003c0c:	4628      	mov	r0, r5
 8003c0e:	f000 f805 	bl	8003c1c <__swsetup_r>
 8003c12:	2800      	cmp	r0, #0
 8003c14:	d0d5      	beq.n	8003bc2 <__swbuf_r+0x20>
 8003c16:	f04f 37ff 	mov.w	r7, #4294967295
 8003c1a:	e7f4      	b.n	8003c06 <__swbuf_r+0x64>

08003c1c <__swsetup_r>:
 8003c1c:	b538      	push	{r3, r4, r5, lr}
 8003c1e:	4b2a      	ldr	r3, [pc, #168]	; (8003cc8 <__swsetup_r+0xac>)
 8003c20:	4605      	mov	r5, r0
 8003c22:	6818      	ldr	r0, [r3, #0]
 8003c24:	460c      	mov	r4, r1
 8003c26:	b118      	cbz	r0, 8003c30 <__swsetup_r+0x14>
 8003c28:	6a03      	ldr	r3, [r0, #32]
 8003c2a:	b90b      	cbnz	r3, 8003c30 <__swsetup_r+0x14>
 8003c2c:	f7ff fed2 	bl	80039d4 <__sinit>
 8003c30:	89a3      	ldrh	r3, [r4, #12]
 8003c32:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003c36:	0718      	lsls	r0, r3, #28
 8003c38:	d422      	bmi.n	8003c80 <__swsetup_r+0x64>
 8003c3a:	06d9      	lsls	r1, r3, #27
 8003c3c:	d407      	bmi.n	8003c4e <__swsetup_r+0x32>
 8003c3e:	2309      	movs	r3, #9
 8003c40:	602b      	str	r3, [r5, #0]
 8003c42:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003c46:	81a3      	strh	r3, [r4, #12]
 8003c48:	f04f 30ff 	mov.w	r0, #4294967295
 8003c4c:	e034      	b.n	8003cb8 <__swsetup_r+0x9c>
 8003c4e:	0758      	lsls	r0, r3, #29
 8003c50:	d512      	bpl.n	8003c78 <__swsetup_r+0x5c>
 8003c52:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003c54:	b141      	cbz	r1, 8003c68 <__swsetup_r+0x4c>
 8003c56:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003c5a:	4299      	cmp	r1, r3
 8003c5c:	d002      	beq.n	8003c64 <__swsetup_r+0x48>
 8003c5e:	4628      	mov	r0, r5
 8003c60:	f000 f8b0 	bl	8003dc4 <_free_r>
 8003c64:	2300      	movs	r3, #0
 8003c66:	6363      	str	r3, [r4, #52]	; 0x34
 8003c68:	89a3      	ldrh	r3, [r4, #12]
 8003c6a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003c6e:	81a3      	strh	r3, [r4, #12]
 8003c70:	2300      	movs	r3, #0
 8003c72:	6063      	str	r3, [r4, #4]
 8003c74:	6923      	ldr	r3, [r4, #16]
 8003c76:	6023      	str	r3, [r4, #0]
 8003c78:	89a3      	ldrh	r3, [r4, #12]
 8003c7a:	f043 0308 	orr.w	r3, r3, #8
 8003c7e:	81a3      	strh	r3, [r4, #12]
 8003c80:	6923      	ldr	r3, [r4, #16]
 8003c82:	b94b      	cbnz	r3, 8003c98 <__swsetup_r+0x7c>
 8003c84:	89a3      	ldrh	r3, [r4, #12]
 8003c86:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003c8a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003c8e:	d003      	beq.n	8003c98 <__swsetup_r+0x7c>
 8003c90:	4621      	mov	r1, r4
 8003c92:	4628      	mov	r0, r5
 8003c94:	f000 fd36 	bl	8004704 <__smakebuf_r>
 8003c98:	89a0      	ldrh	r0, [r4, #12]
 8003c9a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003c9e:	f010 0301 	ands.w	r3, r0, #1
 8003ca2:	d00a      	beq.n	8003cba <__swsetup_r+0x9e>
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	60a3      	str	r3, [r4, #8]
 8003ca8:	6963      	ldr	r3, [r4, #20]
 8003caa:	425b      	negs	r3, r3
 8003cac:	61a3      	str	r3, [r4, #24]
 8003cae:	6923      	ldr	r3, [r4, #16]
 8003cb0:	b943      	cbnz	r3, 8003cc4 <__swsetup_r+0xa8>
 8003cb2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003cb6:	d1c4      	bne.n	8003c42 <__swsetup_r+0x26>
 8003cb8:	bd38      	pop	{r3, r4, r5, pc}
 8003cba:	0781      	lsls	r1, r0, #30
 8003cbc:	bf58      	it	pl
 8003cbe:	6963      	ldrpl	r3, [r4, #20]
 8003cc0:	60a3      	str	r3, [r4, #8]
 8003cc2:	e7f4      	b.n	8003cae <__swsetup_r+0x92>
 8003cc4:	2000      	movs	r0, #0
 8003cc6:	e7f7      	b.n	8003cb8 <__swsetup_r+0x9c>
 8003cc8:	20000068 	.word	0x20000068

08003ccc <memset>:
 8003ccc:	4402      	add	r2, r0
 8003cce:	4603      	mov	r3, r0
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d100      	bne.n	8003cd6 <memset+0xa>
 8003cd4:	4770      	bx	lr
 8003cd6:	f803 1b01 	strb.w	r1, [r3], #1
 8003cda:	e7f9      	b.n	8003cd0 <memset+0x4>

08003cdc <_close_r>:
 8003cdc:	b538      	push	{r3, r4, r5, lr}
 8003cde:	4d06      	ldr	r5, [pc, #24]	; (8003cf8 <_close_r+0x1c>)
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	4604      	mov	r4, r0
 8003ce4:	4608      	mov	r0, r1
 8003ce6:	602b      	str	r3, [r5, #0]
 8003ce8:	f7fc fec3 	bl	8000a72 <_close>
 8003cec:	1c43      	adds	r3, r0, #1
 8003cee:	d102      	bne.n	8003cf6 <_close_r+0x1a>
 8003cf0:	682b      	ldr	r3, [r5, #0]
 8003cf2:	b103      	cbz	r3, 8003cf6 <_close_r+0x1a>
 8003cf4:	6023      	str	r3, [r4, #0]
 8003cf6:	bd38      	pop	{r3, r4, r5, pc}
 8003cf8:	200041c8 	.word	0x200041c8

08003cfc <_lseek_r>:
 8003cfc:	b538      	push	{r3, r4, r5, lr}
 8003cfe:	4d07      	ldr	r5, [pc, #28]	; (8003d1c <_lseek_r+0x20>)
 8003d00:	4604      	mov	r4, r0
 8003d02:	4608      	mov	r0, r1
 8003d04:	4611      	mov	r1, r2
 8003d06:	2200      	movs	r2, #0
 8003d08:	602a      	str	r2, [r5, #0]
 8003d0a:	461a      	mov	r2, r3
 8003d0c:	f7fc fed8 	bl	8000ac0 <_lseek>
 8003d10:	1c43      	adds	r3, r0, #1
 8003d12:	d102      	bne.n	8003d1a <_lseek_r+0x1e>
 8003d14:	682b      	ldr	r3, [r5, #0]
 8003d16:	b103      	cbz	r3, 8003d1a <_lseek_r+0x1e>
 8003d18:	6023      	str	r3, [r4, #0]
 8003d1a:	bd38      	pop	{r3, r4, r5, pc}
 8003d1c:	200041c8 	.word	0x200041c8

08003d20 <_read_r>:
 8003d20:	b538      	push	{r3, r4, r5, lr}
 8003d22:	4d07      	ldr	r5, [pc, #28]	; (8003d40 <_read_r+0x20>)
 8003d24:	4604      	mov	r4, r0
 8003d26:	4608      	mov	r0, r1
 8003d28:	4611      	mov	r1, r2
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	602a      	str	r2, [r5, #0]
 8003d2e:	461a      	mov	r2, r3
 8003d30:	f7fc fe82 	bl	8000a38 <_read>
 8003d34:	1c43      	adds	r3, r0, #1
 8003d36:	d102      	bne.n	8003d3e <_read_r+0x1e>
 8003d38:	682b      	ldr	r3, [r5, #0]
 8003d3a:	b103      	cbz	r3, 8003d3e <_read_r+0x1e>
 8003d3c:	6023      	str	r3, [r4, #0]
 8003d3e:	bd38      	pop	{r3, r4, r5, pc}
 8003d40:	200041c8 	.word	0x200041c8

08003d44 <_write_r>:
 8003d44:	b538      	push	{r3, r4, r5, lr}
 8003d46:	4d07      	ldr	r5, [pc, #28]	; (8003d64 <_write_r+0x20>)
 8003d48:	4604      	mov	r4, r0
 8003d4a:	4608      	mov	r0, r1
 8003d4c:	4611      	mov	r1, r2
 8003d4e:	2200      	movs	r2, #0
 8003d50:	602a      	str	r2, [r5, #0]
 8003d52:	461a      	mov	r2, r3
 8003d54:	f7fc fc4b 	bl	80005ee <_write>
 8003d58:	1c43      	adds	r3, r0, #1
 8003d5a:	d102      	bne.n	8003d62 <_write_r+0x1e>
 8003d5c:	682b      	ldr	r3, [r5, #0]
 8003d5e:	b103      	cbz	r3, 8003d62 <_write_r+0x1e>
 8003d60:	6023      	str	r3, [r4, #0]
 8003d62:	bd38      	pop	{r3, r4, r5, pc}
 8003d64:	200041c8 	.word	0x200041c8

08003d68 <__errno>:
 8003d68:	4b01      	ldr	r3, [pc, #4]	; (8003d70 <__errno+0x8>)
 8003d6a:	6818      	ldr	r0, [r3, #0]
 8003d6c:	4770      	bx	lr
 8003d6e:	bf00      	nop
 8003d70:	20000068 	.word	0x20000068

08003d74 <__libc_init_array>:
 8003d74:	b570      	push	{r4, r5, r6, lr}
 8003d76:	4d0d      	ldr	r5, [pc, #52]	; (8003dac <__libc_init_array+0x38>)
 8003d78:	4c0d      	ldr	r4, [pc, #52]	; (8003db0 <__libc_init_array+0x3c>)
 8003d7a:	1b64      	subs	r4, r4, r5
 8003d7c:	10a4      	asrs	r4, r4, #2
 8003d7e:	2600      	movs	r6, #0
 8003d80:	42a6      	cmp	r6, r4
 8003d82:	d109      	bne.n	8003d98 <__libc_init_array+0x24>
 8003d84:	4d0b      	ldr	r5, [pc, #44]	; (8003db4 <__libc_init_array+0x40>)
 8003d86:	4c0c      	ldr	r4, [pc, #48]	; (8003db8 <__libc_init_array+0x44>)
 8003d88:	f000 fd2a 	bl	80047e0 <_init>
 8003d8c:	1b64      	subs	r4, r4, r5
 8003d8e:	10a4      	asrs	r4, r4, #2
 8003d90:	2600      	movs	r6, #0
 8003d92:	42a6      	cmp	r6, r4
 8003d94:	d105      	bne.n	8003da2 <__libc_init_array+0x2e>
 8003d96:	bd70      	pop	{r4, r5, r6, pc}
 8003d98:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d9c:	4798      	blx	r3
 8003d9e:	3601      	adds	r6, #1
 8003da0:	e7ee      	b.n	8003d80 <__libc_init_array+0xc>
 8003da2:	f855 3b04 	ldr.w	r3, [r5], #4
 8003da6:	4798      	blx	r3
 8003da8:	3601      	adds	r6, #1
 8003daa:	e7f2      	b.n	8003d92 <__libc_init_array+0x1e>
 8003dac:	080048d0 	.word	0x080048d0
 8003db0:	080048d0 	.word	0x080048d0
 8003db4:	080048d0 	.word	0x080048d0
 8003db8:	080048d4 	.word	0x080048d4

08003dbc <__retarget_lock_init_recursive>:
 8003dbc:	4770      	bx	lr

08003dbe <__retarget_lock_acquire_recursive>:
 8003dbe:	4770      	bx	lr

08003dc0 <__retarget_lock_release_recursive>:
 8003dc0:	4770      	bx	lr
	...

08003dc4 <_free_r>:
 8003dc4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003dc6:	2900      	cmp	r1, #0
 8003dc8:	d044      	beq.n	8003e54 <_free_r+0x90>
 8003dca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003dce:	9001      	str	r0, [sp, #4]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	f1a1 0404 	sub.w	r4, r1, #4
 8003dd6:	bfb8      	it	lt
 8003dd8:	18e4      	addlt	r4, r4, r3
 8003dda:	f000 f8df 	bl	8003f9c <__malloc_lock>
 8003dde:	4a1e      	ldr	r2, [pc, #120]	; (8003e58 <_free_r+0x94>)
 8003de0:	9801      	ldr	r0, [sp, #4]
 8003de2:	6813      	ldr	r3, [r2, #0]
 8003de4:	b933      	cbnz	r3, 8003df4 <_free_r+0x30>
 8003de6:	6063      	str	r3, [r4, #4]
 8003de8:	6014      	str	r4, [r2, #0]
 8003dea:	b003      	add	sp, #12
 8003dec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003df0:	f000 b8da 	b.w	8003fa8 <__malloc_unlock>
 8003df4:	42a3      	cmp	r3, r4
 8003df6:	d908      	bls.n	8003e0a <_free_r+0x46>
 8003df8:	6825      	ldr	r5, [r4, #0]
 8003dfa:	1961      	adds	r1, r4, r5
 8003dfc:	428b      	cmp	r3, r1
 8003dfe:	bf01      	itttt	eq
 8003e00:	6819      	ldreq	r1, [r3, #0]
 8003e02:	685b      	ldreq	r3, [r3, #4]
 8003e04:	1949      	addeq	r1, r1, r5
 8003e06:	6021      	streq	r1, [r4, #0]
 8003e08:	e7ed      	b.n	8003de6 <_free_r+0x22>
 8003e0a:	461a      	mov	r2, r3
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	b10b      	cbz	r3, 8003e14 <_free_r+0x50>
 8003e10:	42a3      	cmp	r3, r4
 8003e12:	d9fa      	bls.n	8003e0a <_free_r+0x46>
 8003e14:	6811      	ldr	r1, [r2, #0]
 8003e16:	1855      	adds	r5, r2, r1
 8003e18:	42a5      	cmp	r5, r4
 8003e1a:	d10b      	bne.n	8003e34 <_free_r+0x70>
 8003e1c:	6824      	ldr	r4, [r4, #0]
 8003e1e:	4421      	add	r1, r4
 8003e20:	1854      	adds	r4, r2, r1
 8003e22:	42a3      	cmp	r3, r4
 8003e24:	6011      	str	r1, [r2, #0]
 8003e26:	d1e0      	bne.n	8003dea <_free_r+0x26>
 8003e28:	681c      	ldr	r4, [r3, #0]
 8003e2a:	685b      	ldr	r3, [r3, #4]
 8003e2c:	6053      	str	r3, [r2, #4]
 8003e2e:	440c      	add	r4, r1
 8003e30:	6014      	str	r4, [r2, #0]
 8003e32:	e7da      	b.n	8003dea <_free_r+0x26>
 8003e34:	d902      	bls.n	8003e3c <_free_r+0x78>
 8003e36:	230c      	movs	r3, #12
 8003e38:	6003      	str	r3, [r0, #0]
 8003e3a:	e7d6      	b.n	8003dea <_free_r+0x26>
 8003e3c:	6825      	ldr	r5, [r4, #0]
 8003e3e:	1961      	adds	r1, r4, r5
 8003e40:	428b      	cmp	r3, r1
 8003e42:	bf04      	itt	eq
 8003e44:	6819      	ldreq	r1, [r3, #0]
 8003e46:	685b      	ldreq	r3, [r3, #4]
 8003e48:	6063      	str	r3, [r4, #4]
 8003e4a:	bf04      	itt	eq
 8003e4c:	1949      	addeq	r1, r1, r5
 8003e4e:	6021      	streq	r1, [r4, #0]
 8003e50:	6054      	str	r4, [r2, #4]
 8003e52:	e7ca      	b.n	8003dea <_free_r+0x26>
 8003e54:	b003      	add	sp, #12
 8003e56:	bd30      	pop	{r4, r5, pc}
 8003e58:	200041d0 	.word	0x200041d0

08003e5c <sbrk_aligned>:
 8003e5c:	b570      	push	{r4, r5, r6, lr}
 8003e5e:	4e0e      	ldr	r6, [pc, #56]	; (8003e98 <sbrk_aligned+0x3c>)
 8003e60:	460c      	mov	r4, r1
 8003e62:	6831      	ldr	r1, [r6, #0]
 8003e64:	4605      	mov	r5, r0
 8003e66:	b911      	cbnz	r1, 8003e6e <sbrk_aligned+0x12>
 8003e68:	f000 fcaa 	bl	80047c0 <_sbrk_r>
 8003e6c:	6030      	str	r0, [r6, #0]
 8003e6e:	4621      	mov	r1, r4
 8003e70:	4628      	mov	r0, r5
 8003e72:	f000 fca5 	bl	80047c0 <_sbrk_r>
 8003e76:	1c43      	adds	r3, r0, #1
 8003e78:	d00a      	beq.n	8003e90 <sbrk_aligned+0x34>
 8003e7a:	1cc4      	adds	r4, r0, #3
 8003e7c:	f024 0403 	bic.w	r4, r4, #3
 8003e80:	42a0      	cmp	r0, r4
 8003e82:	d007      	beq.n	8003e94 <sbrk_aligned+0x38>
 8003e84:	1a21      	subs	r1, r4, r0
 8003e86:	4628      	mov	r0, r5
 8003e88:	f000 fc9a 	bl	80047c0 <_sbrk_r>
 8003e8c:	3001      	adds	r0, #1
 8003e8e:	d101      	bne.n	8003e94 <sbrk_aligned+0x38>
 8003e90:	f04f 34ff 	mov.w	r4, #4294967295
 8003e94:	4620      	mov	r0, r4
 8003e96:	bd70      	pop	{r4, r5, r6, pc}
 8003e98:	200041d4 	.word	0x200041d4

08003e9c <_malloc_r>:
 8003e9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003ea0:	1ccd      	adds	r5, r1, #3
 8003ea2:	f025 0503 	bic.w	r5, r5, #3
 8003ea6:	3508      	adds	r5, #8
 8003ea8:	2d0c      	cmp	r5, #12
 8003eaa:	bf38      	it	cc
 8003eac:	250c      	movcc	r5, #12
 8003eae:	2d00      	cmp	r5, #0
 8003eb0:	4607      	mov	r7, r0
 8003eb2:	db01      	blt.n	8003eb8 <_malloc_r+0x1c>
 8003eb4:	42a9      	cmp	r1, r5
 8003eb6:	d905      	bls.n	8003ec4 <_malloc_r+0x28>
 8003eb8:	230c      	movs	r3, #12
 8003eba:	603b      	str	r3, [r7, #0]
 8003ebc:	2600      	movs	r6, #0
 8003ebe:	4630      	mov	r0, r6
 8003ec0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003ec4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8003f98 <_malloc_r+0xfc>
 8003ec8:	f000 f868 	bl	8003f9c <__malloc_lock>
 8003ecc:	f8d8 3000 	ldr.w	r3, [r8]
 8003ed0:	461c      	mov	r4, r3
 8003ed2:	bb5c      	cbnz	r4, 8003f2c <_malloc_r+0x90>
 8003ed4:	4629      	mov	r1, r5
 8003ed6:	4638      	mov	r0, r7
 8003ed8:	f7ff ffc0 	bl	8003e5c <sbrk_aligned>
 8003edc:	1c43      	adds	r3, r0, #1
 8003ede:	4604      	mov	r4, r0
 8003ee0:	d155      	bne.n	8003f8e <_malloc_r+0xf2>
 8003ee2:	f8d8 4000 	ldr.w	r4, [r8]
 8003ee6:	4626      	mov	r6, r4
 8003ee8:	2e00      	cmp	r6, #0
 8003eea:	d145      	bne.n	8003f78 <_malloc_r+0xdc>
 8003eec:	2c00      	cmp	r4, #0
 8003eee:	d048      	beq.n	8003f82 <_malloc_r+0xe6>
 8003ef0:	6823      	ldr	r3, [r4, #0]
 8003ef2:	4631      	mov	r1, r6
 8003ef4:	4638      	mov	r0, r7
 8003ef6:	eb04 0903 	add.w	r9, r4, r3
 8003efa:	f000 fc61 	bl	80047c0 <_sbrk_r>
 8003efe:	4581      	cmp	r9, r0
 8003f00:	d13f      	bne.n	8003f82 <_malloc_r+0xe6>
 8003f02:	6821      	ldr	r1, [r4, #0]
 8003f04:	1a6d      	subs	r5, r5, r1
 8003f06:	4629      	mov	r1, r5
 8003f08:	4638      	mov	r0, r7
 8003f0a:	f7ff ffa7 	bl	8003e5c <sbrk_aligned>
 8003f0e:	3001      	adds	r0, #1
 8003f10:	d037      	beq.n	8003f82 <_malloc_r+0xe6>
 8003f12:	6823      	ldr	r3, [r4, #0]
 8003f14:	442b      	add	r3, r5
 8003f16:	6023      	str	r3, [r4, #0]
 8003f18:	f8d8 3000 	ldr.w	r3, [r8]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d038      	beq.n	8003f92 <_malloc_r+0xf6>
 8003f20:	685a      	ldr	r2, [r3, #4]
 8003f22:	42a2      	cmp	r2, r4
 8003f24:	d12b      	bne.n	8003f7e <_malloc_r+0xe2>
 8003f26:	2200      	movs	r2, #0
 8003f28:	605a      	str	r2, [r3, #4]
 8003f2a:	e00f      	b.n	8003f4c <_malloc_r+0xb0>
 8003f2c:	6822      	ldr	r2, [r4, #0]
 8003f2e:	1b52      	subs	r2, r2, r5
 8003f30:	d41f      	bmi.n	8003f72 <_malloc_r+0xd6>
 8003f32:	2a0b      	cmp	r2, #11
 8003f34:	d917      	bls.n	8003f66 <_malloc_r+0xca>
 8003f36:	1961      	adds	r1, r4, r5
 8003f38:	42a3      	cmp	r3, r4
 8003f3a:	6025      	str	r5, [r4, #0]
 8003f3c:	bf18      	it	ne
 8003f3e:	6059      	strne	r1, [r3, #4]
 8003f40:	6863      	ldr	r3, [r4, #4]
 8003f42:	bf08      	it	eq
 8003f44:	f8c8 1000 	streq.w	r1, [r8]
 8003f48:	5162      	str	r2, [r4, r5]
 8003f4a:	604b      	str	r3, [r1, #4]
 8003f4c:	4638      	mov	r0, r7
 8003f4e:	f104 060b 	add.w	r6, r4, #11
 8003f52:	f000 f829 	bl	8003fa8 <__malloc_unlock>
 8003f56:	f026 0607 	bic.w	r6, r6, #7
 8003f5a:	1d23      	adds	r3, r4, #4
 8003f5c:	1af2      	subs	r2, r6, r3
 8003f5e:	d0ae      	beq.n	8003ebe <_malloc_r+0x22>
 8003f60:	1b9b      	subs	r3, r3, r6
 8003f62:	50a3      	str	r3, [r4, r2]
 8003f64:	e7ab      	b.n	8003ebe <_malloc_r+0x22>
 8003f66:	42a3      	cmp	r3, r4
 8003f68:	6862      	ldr	r2, [r4, #4]
 8003f6a:	d1dd      	bne.n	8003f28 <_malloc_r+0x8c>
 8003f6c:	f8c8 2000 	str.w	r2, [r8]
 8003f70:	e7ec      	b.n	8003f4c <_malloc_r+0xb0>
 8003f72:	4623      	mov	r3, r4
 8003f74:	6864      	ldr	r4, [r4, #4]
 8003f76:	e7ac      	b.n	8003ed2 <_malloc_r+0x36>
 8003f78:	4634      	mov	r4, r6
 8003f7a:	6876      	ldr	r6, [r6, #4]
 8003f7c:	e7b4      	b.n	8003ee8 <_malloc_r+0x4c>
 8003f7e:	4613      	mov	r3, r2
 8003f80:	e7cc      	b.n	8003f1c <_malloc_r+0x80>
 8003f82:	230c      	movs	r3, #12
 8003f84:	603b      	str	r3, [r7, #0]
 8003f86:	4638      	mov	r0, r7
 8003f88:	f000 f80e 	bl	8003fa8 <__malloc_unlock>
 8003f8c:	e797      	b.n	8003ebe <_malloc_r+0x22>
 8003f8e:	6025      	str	r5, [r4, #0]
 8003f90:	e7dc      	b.n	8003f4c <_malloc_r+0xb0>
 8003f92:	605b      	str	r3, [r3, #4]
 8003f94:	deff      	udf	#255	; 0xff
 8003f96:	bf00      	nop
 8003f98:	200041d0 	.word	0x200041d0

08003f9c <__malloc_lock>:
 8003f9c:	4801      	ldr	r0, [pc, #4]	; (8003fa4 <__malloc_lock+0x8>)
 8003f9e:	f7ff bf0e 	b.w	8003dbe <__retarget_lock_acquire_recursive>
 8003fa2:	bf00      	nop
 8003fa4:	200041cc 	.word	0x200041cc

08003fa8 <__malloc_unlock>:
 8003fa8:	4801      	ldr	r0, [pc, #4]	; (8003fb0 <__malloc_unlock+0x8>)
 8003faa:	f7ff bf09 	b.w	8003dc0 <__retarget_lock_release_recursive>
 8003fae:	bf00      	nop
 8003fb0:	200041cc 	.word	0x200041cc

08003fb4 <__sfputc_r>:
 8003fb4:	6893      	ldr	r3, [r2, #8]
 8003fb6:	3b01      	subs	r3, #1
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	b410      	push	{r4}
 8003fbc:	6093      	str	r3, [r2, #8]
 8003fbe:	da08      	bge.n	8003fd2 <__sfputc_r+0x1e>
 8003fc0:	6994      	ldr	r4, [r2, #24]
 8003fc2:	42a3      	cmp	r3, r4
 8003fc4:	db01      	blt.n	8003fca <__sfputc_r+0x16>
 8003fc6:	290a      	cmp	r1, #10
 8003fc8:	d103      	bne.n	8003fd2 <__sfputc_r+0x1e>
 8003fca:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003fce:	f7ff bde8 	b.w	8003ba2 <__swbuf_r>
 8003fd2:	6813      	ldr	r3, [r2, #0]
 8003fd4:	1c58      	adds	r0, r3, #1
 8003fd6:	6010      	str	r0, [r2, #0]
 8003fd8:	7019      	strb	r1, [r3, #0]
 8003fda:	4608      	mov	r0, r1
 8003fdc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003fe0:	4770      	bx	lr

08003fe2 <__sfputs_r>:
 8003fe2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fe4:	4606      	mov	r6, r0
 8003fe6:	460f      	mov	r7, r1
 8003fe8:	4614      	mov	r4, r2
 8003fea:	18d5      	adds	r5, r2, r3
 8003fec:	42ac      	cmp	r4, r5
 8003fee:	d101      	bne.n	8003ff4 <__sfputs_r+0x12>
 8003ff0:	2000      	movs	r0, #0
 8003ff2:	e007      	b.n	8004004 <__sfputs_r+0x22>
 8003ff4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003ff8:	463a      	mov	r2, r7
 8003ffa:	4630      	mov	r0, r6
 8003ffc:	f7ff ffda 	bl	8003fb4 <__sfputc_r>
 8004000:	1c43      	adds	r3, r0, #1
 8004002:	d1f3      	bne.n	8003fec <__sfputs_r+0xa>
 8004004:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004008 <_vfiprintf_r>:
 8004008:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800400c:	460d      	mov	r5, r1
 800400e:	b09d      	sub	sp, #116	; 0x74
 8004010:	4614      	mov	r4, r2
 8004012:	4698      	mov	r8, r3
 8004014:	4606      	mov	r6, r0
 8004016:	b118      	cbz	r0, 8004020 <_vfiprintf_r+0x18>
 8004018:	6a03      	ldr	r3, [r0, #32]
 800401a:	b90b      	cbnz	r3, 8004020 <_vfiprintf_r+0x18>
 800401c:	f7ff fcda 	bl	80039d4 <__sinit>
 8004020:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004022:	07d9      	lsls	r1, r3, #31
 8004024:	d405      	bmi.n	8004032 <_vfiprintf_r+0x2a>
 8004026:	89ab      	ldrh	r3, [r5, #12]
 8004028:	059a      	lsls	r2, r3, #22
 800402a:	d402      	bmi.n	8004032 <_vfiprintf_r+0x2a>
 800402c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800402e:	f7ff fec6 	bl	8003dbe <__retarget_lock_acquire_recursive>
 8004032:	89ab      	ldrh	r3, [r5, #12]
 8004034:	071b      	lsls	r3, r3, #28
 8004036:	d501      	bpl.n	800403c <_vfiprintf_r+0x34>
 8004038:	692b      	ldr	r3, [r5, #16]
 800403a:	b99b      	cbnz	r3, 8004064 <_vfiprintf_r+0x5c>
 800403c:	4629      	mov	r1, r5
 800403e:	4630      	mov	r0, r6
 8004040:	f7ff fdec 	bl	8003c1c <__swsetup_r>
 8004044:	b170      	cbz	r0, 8004064 <_vfiprintf_r+0x5c>
 8004046:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004048:	07dc      	lsls	r4, r3, #31
 800404a:	d504      	bpl.n	8004056 <_vfiprintf_r+0x4e>
 800404c:	f04f 30ff 	mov.w	r0, #4294967295
 8004050:	b01d      	add	sp, #116	; 0x74
 8004052:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004056:	89ab      	ldrh	r3, [r5, #12]
 8004058:	0598      	lsls	r0, r3, #22
 800405a:	d4f7      	bmi.n	800404c <_vfiprintf_r+0x44>
 800405c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800405e:	f7ff feaf 	bl	8003dc0 <__retarget_lock_release_recursive>
 8004062:	e7f3      	b.n	800404c <_vfiprintf_r+0x44>
 8004064:	2300      	movs	r3, #0
 8004066:	9309      	str	r3, [sp, #36]	; 0x24
 8004068:	2320      	movs	r3, #32
 800406a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800406e:	f8cd 800c 	str.w	r8, [sp, #12]
 8004072:	2330      	movs	r3, #48	; 0x30
 8004074:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8004228 <_vfiprintf_r+0x220>
 8004078:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800407c:	f04f 0901 	mov.w	r9, #1
 8004080:	4623      	mov	r3, r4
 8004082:	469a      	mov	sl, r3
 8004084:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004088:	b10a      	cbz	r2, 800408e <_vfiprintf_r+0x86>
 800408a:	2a25      	cmp	r2, #37	; 0x25
 800408c:	d1f9      	bne.n	8004082 <_vfiprintf_r+0x7a>
 800408e:	ebba 0b04 	subs.w	fp, sl, r4
 8004092:	d00b      	beq.n	80040ac <_vfiprintf_r+0xa4>
 8004094:	465b      	mov	r3, fp
 8004096:	4622      	mov	r2, r4
 8004098:	4629      	mov	r1, r5
 800409a:	4630      	mov	r0, r6
 800409c:	f7ff ffa1 	bl	8003fe2 <__sfputs_r>
 80040a0:	3001      	adds	r0, #1
 80040a2:	f000 80a9 	beq.w	80041f8 <_vfiprintf_r+0x1f0>
 80040a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80040a8:	445a      	add	r2, fp
 80040aa:	9209      	str	r2, [sp, #36]	; 0x24
 80040ac:	f89a 3000 	ldrb.w	r3, [sl]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	f000 80a1 	beq.w	80041f8 <_vfiprintf_r+0x1f0>
 80040b6:	2300      	movs	r3, #0
 80040b8:	f04f 32ff 	mov.w	r2, #4294967295
 80040bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80040c0:	f10a 0a01 	add.w	sl, sl, #1
 80040c4:	9304      	str	r3, [sp, #16]
 80040c6:	9307      	str	r3, [sp, #28]
 80040c8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80040cc:	931a      	str	r3, [sp, #104]	; 0x68
 80040ce:	4654      	mov	r4, sl
 80040d0:	2205      	movs	r2, #5
 80040d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80040d6:	4854      	ldr	r0, [pc, #336]	; (8004228 <_vfiprintf_r+0x220>)
 80040d8:	f7fc f87a 	bl	80001d0 <memchr>
 80040dc:	9a04      	ldr	r2, [sp, #16]
 80040de:	b9d8      	cbnz	r0, 8004118 <_vfiprintf_r+0x110>
 80040e0:	06d1      	lsls	r1, r2, #27
 80040e2:	bf44      	itt	mi
 80040e4:	2320      	movmi	r3, #32
 80040e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80040ea:	0713      	lsls	r3, r2, #28
 80040ec:	bf44      	itt	mi
 80040ee:	232b      	movmi	r3, #43	; 0x2b
 80040f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80040f4:	f89a 3000 	ldrb.w	r3, [sl]
 80040f8:	2b2a      	cmp	r3, #42	; 0x2a
 80040fa:	d015      	beq.n	8004128 <_vfiprintf_r+0x120>
 80040fc:	9a07      	ldr	r2, [sp, #28]
 80040fe:	4654      	mov	r4, sl
 8004100:	2000      	movs	r0, #0
 8004102:	f04f 0c0a 	mov.w	ip, #10
 8004106:	4621      	mov	r1, r4
 8004108:	f811 3b01 	ldrb.w	r3, [r1], #1
 800410c:	3b30      	subs	r3, #48	; 0x30
 800410e:	2b09      	cmp	r3, #9
 8004110:	d94d      	bls.n	80041ae <_vfiprintf_r+0x1a6>
 8004112:	b1b0      	cbz	r0, 8004142 <_vfiprintf_r+0x13a>
 8004114:	9207      	str	r2, [sp, #28]
 8004116:	e014      	b.n	8004142 <_vfiprintf_r+0x13a>
 8004118:	eba0 0308 	sub.w	r3, r0, r8
 800411c:	fa09 f303 	lsl.w	r3, r9, r3
 8004120:	4313      	orrs	r3, r2
 8004122:	9304      	str	r3, [sp, #16]
 8004124:	46a2      	mov	sl, r4
 8004126:	e7d2      	b.n	80040ce <_vfiprintf_r+0xc6>
 8004128:	9b03      	ldr	r3, [sp, #12]
 800412a:	1d19      	adds	r1, r3, #4
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	9103      	str	r1, [sp, #12]
 8004130:	2b00      	cmp	r3, #0
 8004132:	bfbb      	ittet	lt
 8004134:	425b      	neglt	r3, r3
 8004136:	f042 0202 	orrlt.w	r2, r2, #2
 800413a:	9307      	strge	r3, [sp, #28]
 800413c:	9307      	strlt	r3, [sp, #28]
 800413e:	bfb8      	it	lt
 8004140:	9204      	strlt	r2, [sp, #16]
 8004142:	7823      	ldrb	r3, [r4, #0]
 8004144:	2b2e      	cmp	r3, #46	; 0x2e
 8004146:	d10c      	bne.n	8004162 <_vfiprintf_r+0x15a>
 8004148:	7863      	ldrb	r3, [r4, #1]
 800414a:	2b2a      	cmp	r3, #42	; 0x2a
 800414c:	d134      	bne.n	80041b8 <_vfiprintf_r+0x1b0>
 800414e:	9b03      	ldr	r3, [sp, #12]
 8004150:	1d1a      	adds	r2, r3, #4
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	9203      	str	r2, [sp, #12]
 8004156:	2b00      	cmp	r3, #0
 8004158:	bfb8      	it	lt
 800415a:	f04f 33ff 	movlt.w	r3, #4294967295
 800415e:	3402      	adds	r4, #2
 8004160:	9305      	str	r3, [sp, #20]
 8004162:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8004238 <_vfiprintf_r+0x230>
 8004166:	7821      	ldrb	r1, [r4, #0]
 8004168:	2203      	movs	r2, #3
 800416a:	4650      	mov	r0, sl
 800416c:	f7fc f830 	bl	80001d0 <memchr>
 8004170:	b138      	cbz	r0, 8004182 <_vfiprintf_r+0x17a>
 8004172:	9b04      	ldr	r3, [sp, #16]
 8004174:	eba0 000a 	sub.w	r0, r0, sl
 8004178:	2240      	movs	r2, #64	; 0x40
 800417a:	4082      	lsls	r2, r0
 800417c:	4313      	orrs	r3, r2
 800417e:	3401      	adds	r4, #1
 8004180:	9304      	str	r3, [sp, #16]
 8004182:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004186:	4829      	ldr	r0, [pc, #164]	; (800422c <_vfiprintf_r+0x224>)
 8004188:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800418c:	2206      	movs	r2, #6
 800418e:	f7fc f81f 	bl	80001d0 <memchr>
 8004192:	2800      	cmp	r0, #0
 8004194:	d03f      	beq.n	8004216 <_vfiprintf_r+0x20e>
 8004196:	4b26      	ldr	r3, [pc, #152]	; (8004230 <_vfiprintf_r+0x228>)
 8004198:	bb1b      	cbnz	r3, 80041e2 <_vfiprintf_r+0x1da>
 800419a:	9b03      	ldr	r3, [sp, #12]
 800419c:	3307      	adds	r3, #7
 800419e:	f023 0307 	bic.w	r3, r3, #7
 80041a2:	3308      	adds	r3, #8
 80041a4:	9303      	str	r3, [sp, #12]
 80041a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80041a8:	443b      	add	r3, r7
 80041aa:	9309      	str	r3, [sp, #36]	; 0x24
 80041ac:	e768      	b.n	8004080 <_vfiprintf_r+0x78>
 80041ae:	fb0c 3202 	mla	r2, ip, r2, r3
 80041b2:	460c      	mov	r4, r1
 80041b4:	2001      	movs	r0, #1
 80041b6:	e7a6      	b.n	8004106 <_vfiprintf_r+0xfe>
 80041b8:	2300      	movs	r3, #0
 80041ba:	3401      	adds	r4, #1
 80041bc:	9305      	str	r3, [sp, #20]
 80041be:	4619      	mov	r1, r3
 80041c0:	f04f 0c0a 	mov.w	ip, #10
 80041c4:	4620      	mov	r0, r4
 80041c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80041ca:	3a30      	subs	r2, #48	; 0x30
 80041cc:	2a09      	cmp	r2, #9
 80041ce:	d903      	bls.n	80041d8 <_vfiprintf_r+0x1d0>
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d0c6      	beq.n	8004162 <_vfiprintf_r+0x15a>
 80041d4:	9105      	str	r1, [sp, #20]
 80041d6:	e7c4      	b.n	8004162 <_vfiprintf_r+0x15a>
 80041d8:	fb0c 2101 	mla	r1, ip, r1, r2
 80041dc:	4604      	mov	r4, r0
 80041de:	2301      	movs	r3, #1
 80041e0:	e7f0      	b.n	80041c4 <_vfiprintf_r+0x1bc>
 80041e2:	ab03      	add	r3, sp, #12
 80041e4:	9300      	str	r3, [sp, #0]
 80041e6:	462a      	mov	r2, r5
 80041e8:	4b12      	ldr	r3, [pc, #72]	; (8004234 <_vfiprintf_r+0x22c>)
 80041ea:	a904      	add	r1, sp, #16
 80041ec:	4630      	mov	r0, r6
 80041ee:	f3af 8000 	nop.w
 80041f2:	4607      	mov	r7, r0
 80041f4:	1c78      	adds	r0, r7, #1
 80041f6:	d1d6      	bne.n	80041a6 <_vfiprintf_r+0x19e>
 80041f8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80041fa:	07d9      	lsls	r1, r3, #31
 80041fc:	d405      	bmi.n	800420a <_vfiprintf_r+0x202>
 80041fe:	89ab      	ldrh	r3, [r5, #12]
 8004200:	059a      	lsls	r2, r3, #22
 8004202:	d402      	bmi.n	800420a <_vfiprintf_r+0x202>
 8004204:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004206:	f7ff fddb 	bl	8003dc0 <__retarget_lock_release_recursive>
 800420a:	89ab      	ldrh	r3, [r5, #12]
 800420c:	065b      	lsls	r3, r3, #25
 800420e:	f53f af1d 	bmi.w	800404c <_vfiprintf_r+0x44>
 8004212:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004214:	e71c      	b.n	8004050 <_vfiprintf_r+0x48>
 8004216:	ab03      	add	r3, sp, #12
 8004218:	9300      	str	r3, [sp, #0]
 800421a:	462a      	mov	r2, r5
 800421c:	4b05      	ldr	r3, [pc, #20]	; (8004234 <_vfiprintf_r+0x22c>)
 800421e:	a904      	add	r1, sp, #16
 8004220:	4630      	mov	r0, r6
 8004222:	f000 f879 	bl	8004318 <_printf_i>
 8004226:	e7e4      	b.n	80041f2 <_vfiprintf_r+0x1ea>
 8004228:	08004894 	.word	0x08004894
 800422c:	0800489e 	.word	0x0800489e
 8004230:	00000000 	.word	0x00000000
 8004234:	08003fe3 	.word	0x08003fe3
 8004238:	0800489a 	.word	0x0800489a

0800423c <_printf_common>:
 800423c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004240:	4616      	mov	r6, r2
 8004242:	4699      	mov	r9, r3
 8004244:	688a      	ldr	r2, [r1, #8]
 8004246:	690b      	ldr	r3, [r1, #16]
 8004248:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800424c:	4293      	cmp	r3, r2
 800424e:	bfb8      	it	lt
 8004250:	4613      	movlt	r3, r2
 8004252:	6033      	str	r3, [r6, #0]
 8004254:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004258:	4607      	mov	r7, r0
 800425a:	460c      	mov	r4, r1
 800425c:	b10a      	cbz	r2, 8004262 <_printf_common+0x26>
 800425e:	3301      	adds	r3, #1
 8004260:	6033      	str	r3, [r6, #0]
 8004262:	6823      	ldr	r3, [r4, #0]
 8004264:	0699      	lsls	r1, r3, #26
 8004266:	bf42      	ittt	mi
 8004268:	6833      	ldrmi	r3, [r6, #0]
 800426a:	3302      	addmi	r3, #2
 800426c:	6033      	strmi	r3, [r6, #0]
 800426e:	6825      	ldr	r5, [r4, #0]
 8004270:	f015 0506 	ands.w	r5, r5, #6
 8004274:	d106      	bne.n	8004284 <_printf_common+0x48>
 8004276:	f104 0a19 	add.w	sl, r4, #25
 800427a:	68e3      	ldr	r3, [r4, #12]
 800427c:	6832      	ldr	r2, [r6, #0]
 800427e:	1a9b      	subs	r3, r3, r2
 8004280:	42ab      	cmp	r3, r5
 8004282:	dc26      	bgt.n	80042d2 <_printf_common+0x96>
 8004284:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004288:	1e13      	subs	r3, r2, #0
 800428a:	6822      	ldr	r2, [r4, #0]
 800428c:	bf18      	it	ne
 800428e:	2301      	movne	r3, #1
 8004290:	0692      	lsls	r2, r2, #26
 8004292:	d42b      	bmi.n	80042ec <_printf_common+0xb0>
 8004294:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004298:	4649      	mov	r1, r9
 800429a:	4638      	mov	r0, r7
 800429c:	47c0      	blx	r8
 800429e:	3001      	adds	r0, #1
 80042a0:	d01e      	beq.n	80042e0 <_printf_common+0xa4>
 80042a2:	6823      	ldr	r3, [r4, #0]
 80042a4:	6922      	ldr	r2, [r4, #16]
 80042a6:	f003 0306 	and.w	r3, r3, #6
 80042aa:	2b04      	cmp	r3, #4
 80042ac:	bf02      	ittt	eq
 80042ae:	68e5      	ldreq	r5, [r4, #12]
 80042b0:	6833      	ldreq	r3, [r6, #0]
 80042b2:	1aed      	subeq	r5, r5, r3
 80042b4:	68a3      	ldr	r3, [r4, #8]
 80042b6:	bf0c      	ite	eq
 80042b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80042bc:	2500      	movne	r5, #0
 80042be:	4293      	cmp	r3, r2
 80042c0:	bfc4      	itt	gt
 80042c2:	1a9b      	subgt	r3, r3, r2
 80042c4:	18ed      	addgt	r5, r5, r3
 80042c6:	2600      	movs	r6, #0
 80042c8:	341a      	adds	r4, #26
 80042ca:	42b5      	cmp	r5, r6
 80042cc:	d11a      	bne.n	8004304 <_printf_common+0xc8>
 80042ce:	2000      	movs	r0, #0
 80042d0:	e008      	b.n	80042e4 <_printf_common+0xa8>
 80042d2:	2301      	movs	r3, #1
 80042d4:	4652      	mov	r2, sl
 80042d6:	4649      	mov	r1, r9
 80042d8:	4638      	mov	r0, r7
 80042da:	47c0      	blx	r8
 80042dc:	3001      	adds	r0, #1
 80042de:	d103      	bne.n	80042e8 <_printf_common+0xac>
 80042e0:	f04f 30ff 	mov.w	r0, #4294967295
 80042e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042e8:	3501      	adds	r5, #1
 80042ea:	e7c6      	b.n	800427a <_printf_common+0x3e>
 80042ec:	18e1      	adds	r1, r4, r3
 80042ee:	1c5a      	adds	r2, r3, #1
 80042f0:	2030      	movs	r0, #48	; 0x30
 80042f2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80042f6:	4422      	add	r2, r4
 80042f8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80042fc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004300:	3302      	adds	r3, #2
 8004302:	e7c7      	b.n	8004294 <_printf_common+0x58>
 8004304:	2301      	movs	r3, #1
 8004306:	4622      	mov	r2, r4
 8004308:	4649      	mov	r1, r9
 800430a:	4638      	mov	r0, r7
 800430c:	47c0      	blx	r8
 800430e:	3001      	adds	r0, #1
 8004310:	d0e6      	beq.n	80042e0 <_printf_common+0xa4>
 8004312:	3601      	adds	r6, #1
 8004314:	e7d9      	b.n	80042ca <_printf_common+0x8e>
	...

08004318 <_printf_i>:
 8004318:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800431c:	7e0f      	ldrb	r7, [r1, #24]
 800431e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004320:	2f78      	cmp	r7, #120	; 0x78
 8004322:	4691      	mov	r9, r2
 8004324:	4680      	mov	r8, r0
 8004326:	460c      	mov	r4, r1
 8004328:	469a      	mov	sl, r3
 800432a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800432e:	d807      	bhi.n	8004340 <_printf_i+0x28>
 8004330:	2f62      	cmp	r7, #98	; 0x62
 8004332:	d80a      	bhi.n	800434a <_printf_i+0x32>
 8004334:	2f00      	cmp	r7, #0
 8004336:	f000 80d4 	beq.w	80044e2 <_printf_i+0x1ca>
 800433a:	2f58      	cmp	r7, #88	; 0x58
 800433c:	f000 80c0 	beq.w	80044c0 <_printf_i+0x1a8>
 8004340:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004344:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004348:	e03a      	b.n	80043c0 <_printf_i+0xa8>
 800434a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800434e:	2b15      	cmp	r3, #21
 8004350:	d8f6      	bhi.n	8004340 <_printf_i+0x28>
 8004352:	a101      	add	r1, pc, #4	; (adr r1, 8004358 <_printf_i+0x40>)
 8004354:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004358:	080043b1 	.word	0x080043b1
 800435c:	080043c5 	.word	0x080043c5
 8004360:	08004341 	.word	0x08004341
 8004364:	08004341 	.word	0x08004341
 8004368:	08004341 	.word	0x08004341
 800436c:	08004341 	.word	0x08004341
 8004370:	080043c5 	.word	0x080043c5
 8004374:	08004341 	.word	0x08004341
 8004378:	08004341 	.word	0x08004341
 800437c:	08004341 	.word	0x08004341
 8004380:	08004341 	.word	0x08004341
 8004384:	080044c9 	.word	0x080044c9
 8004388:	080043f1 	.word	0x080043f1
 800438c:	08004483 	.word	0x08004483
 8004390:	08004341 	.word	0x08004341
 8004394:	08004341 	.word	0x08004341
 8004398:	080044eb 	.word	0x080044eb
 800439c:	08004341 	.word	0x08004341
 80043a0:	080043f1 	.word	0x080043f1
 80043a4:	08004341 	.word	0x08004341
 80043a8:	08004341 	.word	0x08004341
 80043ac:	0800448b 	.word	0x0800448b
 80043b0:	682b      	ldr	r3, [r5, #0]
 80043b2:	1d1a      	adds	r2, r3, #4
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	602a      	str	r2, [r5, #0]
 80043b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80043bc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80043c0:	2301      	movs	r3, #1
 80043c2:	e09f      	b.n	8004504 <_printf_i+0x1ec>
 80043c4:	6820      	ldr	r0, [r4, #0]
 80043c6:	682b      	ldr	r3, [r5, #0]
 80043c8:	0607      	lsls	r7, r0, #24
 80043ca:	f103 0104 	add.w	r1, r3, #4
 80043ce:	6029      	str	r1, [r5, #0]
 80043d0:	d501      	bpl.n	80043d6 <_printf_i+0xbe>
 80043d2:	681e      	ldr	r6, [r3, #0]
 80043d4:	e003      	b.n	80043de <_printf_i+0xc6>
 80043d6:	0646      	lsls	r6, r0, #25
 80043d8:	d5fb      	bpl.n	80043d2 <_printf_i+0xba>
 80043da:	f9b3 6000 	ldrsh.w	r6, [r3]
 80043de:	2e00      	cmp	r6, #0
 80043e0:	da03      	bge.n	80043ea <_printf_i+0xd2>
 80043e2:	232d      	movs	r3, #45	; 0x2d
 80043e4:	4276      	negs	r6, r6
 80043e6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80043ea:	485a      	ldr	r0, [pc, #360]	; (8004554 <_printf_i+0x23c>)
 80043ec:	230a      	movs	r3, #10
 80043ee:	e012      	b.n	8004416 <_printf_i+0xfe>
 80043f0:	682b      	ldr	r3, [r5, #0]
 80043f2:	6820      	ldr	r0, [r4, #0]
 80043f4:	1d19      	adds	r1, r3, #4
 80043f6:	6029      	str	r1, [r5, #0]
 80043f8:	0605      	lsls	r5, r0, #24
 80043fa:	d501      	bpl.n	8004400 <_printf_i+0xe8>
 80043fc:	681e      	ldr	r6, [r3, #0]
 80043fe:	e002      	b.n	8004406 <_printf_i+0xee>
 8004400:	0641      	lsls	r1, r0, #25
 8004402:	d5fb      	bpl.n	80043fc <_printf_i+0xe4>
 8004404:	881e      	ldrh	r6, [r3, #0]
 8004406:	4853      	ldr	r0, [pc, #332]	; (8004554 <_printf_i+0x23c>)
 8004408:	2f6f      	cmp	r7, #111	; 0x6f
 800440a:	bf0c      	ite	eq
 800440c:	2308      	moveq	r3, #8
 800440e:	230a      	movne	r3, #10
 8004410:	2100      	movs	r1, #0
 8004412:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004416:	6865      	ldr	r5, [r4, #4]
 8004418:	60a5      	str	r5, [r4, #8]
 800441a:	2d00      	cmp	r5, #0
 800441c:	bfa2      	ittt	ge
 800441e:	6821      	ldrge	r1, [r4, #0]
 8004420:	f021 0104 	bicge.w	r1, r1, #4
 8004424:	6021      	strge	r1, [r4, #0]
 8004426:	b90e      	cbnz	r6, 800442c <_printf_i+0x114>
 8004428:	2d00      	cmp	r5, #0
 800442a:	d04b      	beq.n	80044c4 <_printf_i+0x1ac>
 800442c:	4615      	mov	r5, r2
 800442e:	fbb6 f1f3 	udiv	r1, r6, r3
 8004432:	fb03 6711 	mls	r7, r3, r1, r6
 8004436:	5dc7      	ldrb	r7, [r0, r7]
 8004438:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800443c:	4637      	mov	r7, r6
 800443e:	42bb      	cmp	r3, r7
 8004440:	460e      	mov	r6, r1
 8004442:	d9f4      	bls.n	800442e <_printf_i+0x116>
 8004444:	2b08      	cmp	r3, #8
 8004446:	d10b      	bne.n	8004460 <_printf_i+0x148>
 8004448:	6823      	ldr	r3, [r4, #0]
 800444a:	07de      	lsls	r6, r3, #31
 800444c:	d508      	bpl.n	8004460 <_printf_i+0x148>
 800444e:	6923      	ldr	r3, [r4, #16]
 8004450:	6861      	ldr	r1, [r4, #4]
 8004452:	4299      	cmp	r1, r3
 8004454:	bfde      	ittt	le
 8004456:	2330      	movle	r3, #48	; 0x30
 8004458:	f805 3c01 	strble.w	r3, [r5, #-1]
 800445c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004460:	1b52      	subs	r2, r2, r5
 8004462:	6122      	str	r2, [r4, #16]
 8004464:	f8cd a000 	str.w	sl, [sp]
 8004468:	464b      	mov	r3, r9
 800446a:	aa03      	add	r2, sp, #12
 800446c:	4621      	mov	r1, r4
 800446e:	4640      	mov	r0, r8
 8004470:	f7ff fee4 	bl	800423c <_printf_common>
 8004474:	3001      	adds	r0, #1
 8004476:	d14a      	bne.n	800450e <_printf_i+0x1f6>
 8004478:	f04f 30ff 	mov.w	r0, #4294967295
 800447c:	b004      	add	sp, #16
 800447e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004482:	6823      	ldr	r3, [r4, #0]
 8004484:	f043 0320 	orr.w	r3, r3, #32
 8004488:	6023      	str	r3, [r4, #0]
 800448a:	4833      	ldr	r0, [pc, #204]	; (8004558 <_printf_i+0x240>)
 800448c:	2778      	movs	r7, #120	; 0x78
 800448e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004492:	6823      	ldr	r3, [r4, #0]
 8004494:	6829      	ldr	r1, [r5, #0]
 8004496:	061f      	lsls	r7, r3, #24
 8004498:	f851 6b04 	ldr.w	r6, [r1], #4
 800449c:	d402      	bmi.n	80044a4 <_printf_i+0x18c>
 800449e:	065f      	lsls	r7, r3, #25
 80044a0:	bf48      	it	mi
 80044a2:	b2b6      	uxthmi	r6, r6
 80044a4:	07df      	lsls	r7, r3, #31
 80044a6:	bf48      	it	mi
 80044a8:	f043 0320 	orrmi.w	r3, r3, #32
 80044ac:	6029      	str	r1, [r5, #0]
 80044ae:	bf48      	it	mi
 80044b0:	6023      	strmi	r3, [r4, #0]
 80044b2:	b91e      	cbnz	r6, 80044bc <_printf_i+0x1a4>
 80044b4:	6823      	ldr	r3, [r4, #0]
 80044b6:	f023 0320 	bic.w	r3, r3, #32
 80044ba:	6023      	str	r3, [r4, #0]
 80044bc:	2310      	movs	r3, #16
 80044be:	e7a7      	b.n	8004410 <_printf_i+0xf8>
 80044c0:	4824      	ldr	r0, [pc, #144]	; (8004554 <_printf_i+0x23c>)
 80044c2:	e7e4      	b.n	800448e <_printf_i+0x176>
 80044c4:	4615      	mov	r5, r2
 80044c6:	e7bd      	b.n	8004444 <_printf_i+0x12c>
 80044c8:	682b      	ldr	r3, [r5, #0]
 80044ca:	6826      	ldr	r6, [r4, #0]
 80044cc:	6961      	ldr	r1, [r4, #20]
 80044ce:	1d18      	adds	r0, r3, #4
 80044d0:	6028      	str	r0, [r5, #0]
 80044d2:	0635      	lsls	r5, r6, #24
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	d501      	bpl.n	80044dc <_printf_i+0x1c4>
 80044d8:	6019      	str	r1, [r3, #0]
 80044da:	e002      	b.n	80044e2 <_printf_i+0x1ca>
 80044dc:	0670      	lsls	r0, r6, #25
 80044de:	d5fb      	bpl.n	80044d8 <_printf_i+0x1c0>
 80044e0:	8019      	strh	r1, [r3, #0]
 80044e2:	2300      	movs	r3, #0
 80044e4:	6123      	str	r3, [r4, #16]
 80044e6:	4615      	mov	r5, r2
 80044e8:	e7bc      	b.n	8004464 <_printf_i+0x14c>
 80044ea:	682b      	ldr	r3, [r5, #0]
 80044ec:	1d1a      	adds	r2, r3, #4
 80044ee:	602a      	str	r2, [r5, #0]
 80044f0:	681d      	ldr	r5, [r3, #0]
 80044f2:	6862      	ldr	r2, [r4, #4]
 80044f4:	2100      	movs	r1, #0
 80044f6:	4628      	mov	r0, r5
 80044f8:	f7fb fe6a 	bl	80001d0 <memchr>
 80044fc:	b108      	cbz	r0, 8004502 <_printf_i+0x1ea>
 80044fe:	1b40      	subs	r0, r0, r5
 8004500:	6060      	str	r0, [r4, #4]
 8004502:	6863      	ldr	r3, [r4, #4]
 8004504:	6123      	str	r3, [r4, #16]
 8004506:	2300      	movs	r3, #0
 8004508:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800450c:	e7aa      	b.n	8004464 <_printf_i+0x14c>
 800450e:	6923      	ldr	r3, [r4, #16]
 8004510:	462a      	mov	r2, r5
 8004512:	4649      	mov	r1, r9
 8004514:	4640      	mov	r0, r8
 8004516:	47d0      	blx	sl
 8004518:	3001      	adds	r0, #1
 800451a:	d0ad      	beq.n	8004478 <_printf_i+0x160>
 800451c:	6823      	ldr	r3, [r4, #0]
 800451e:	079b      	lsls	r3, r3, #30
 8004520:	d413      	bmi.n	800454a <_printf_i+0x232>
 8004522:	68e0      	ldr	r0, [r4, #12]
 8004524:	9b03      	ldr	r3, [sp, #12]
 8004526:	4298      	cmp	r0, r3
 8004528:	bfb8      	it	lt
 800452a:	4618      	movlt	r0, r3
 800452c:	e7a6      	b.n	800447c <_printf_i+0x164>
 800452e:	2301      	movs	r3, #1
 8004530:	4632      	mov	r2, r6
 8004532:	4649      	mov	r1, r9
 8004534:	4640      	mov	r0, r8
 8004536:	47d0      	blx	sl
 8004538:	3001      	adds	r0, #1
 800453a:	d09d      	beq.n	8004478 <_printf_i+0x160>
 800453c:	3501      	adds	r5, #1
 800453e:	68e3      	ldr	r3, [r4, #12]
 8004540:	9903      	ldr	r1, [sp, #12]
 8004542:	1a5b      	subs	r3, r3, r1
 8004544:	42ab      	cmp	r3, r5
 8004546:	dcf2      	bgt.n	800452e <_printf_i+0x216>
 8004548:	e7eb      	b.n	8004522 <_printf_i+0x20a>
 800454a:	2500      	movs	r5, #0
 800454c:	f104 0619 	add.w	r6, r4, #25
 8004550:	e7f5      	b.n	800453e <_printf_i+0x226>
 8004552:	bf00      	nop
 8004554:	080048a5 	.word	0x080048a5
 8004558:	080048b6 	.word	0x080048b6

0800455c <__sflush_r>:
 800455c:	898a      	ldrh	r2, [r1, #12]
 800455e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004562:	4605      	mov	r5, r0
 8004564:	0710      	lsls	r0, r2, #28
 8004566:	460c      	mov	r4, r1
 8004568:	d458      	bmi.n	800461c <__sflush_r+0xc0>
 800456a:	684b      	ldr	r3, [r1, #4]
 800456c:	2b00      	cmp	r3, #0
 800456e:	dc05      	bgt.n	800457c <__sflush_r+0x20>
 8004570:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004572:	2b00      	cmp	r3, #0
 8004574:	dc02      	bgt.n	800457c <__sflush_r+0x20>
 8004576:	2000      	movs	r0, #0
 8004578:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800457c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800457e:	2e00      	cmp	r6, #0
 8004580:	d0f9      	beq.n	8004576 <__sflush_r+0x1a>
 8004582:	2300      	movs	r3, #0
 8004584:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004588:	682f      	ldr	r7, [r5, #0]
 800458a:	6a21      	ldr	r1, [r4, #32]
 800458c:	602b      	str	r3, [r5, #0]
 800458e:	d032      	beq.n	80045f6 <__sflush_r+0x9a>
 8004590:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004592:	89a3      	ldrh	r3, [r4, #12]
 8004594:	075a      	lsls	r2, r3, #29
 8004596:	d505      	bpl.n	80045a4 <__sflush_r+0x48>
 8004598:	6863      	ldr	r3, [r4, #4]
 800459a:	1ac0      	subs	r0, r0, r3
 800459c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800459e:	b10b      	cbz	r3, 80045a4 <__sflush_r+0x48>
 80045a0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80045a2:	1ac0      	subs	r0, r0, r3
 80045a4:	2300      	movs	r3, #0
 80045a6:	4602      	mov	r2, r0
 80045a8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80045aa:	6a21      	ldr	r1, [r4, #32]
 80045ac:	4628      	mov	r0, r5
 80045ae:	47b0      	blx	r6
 80045b0:	1c43      	adds	r3, r0, #1
 80045b2:	89a3      	ldrh	r3, [r4, #12]
 80045b4:	d106      	bne.n	80045c4 <__sflush_r+0x68>
 80045b6:	6829      	ldr	r1, [r5, #0]
 80045b8:	291d      	cmp	r1, #29
 80045ba:	d82b      	bhi.n	8004614 <__sflush_r+0xb8>
 80045bc:	4a29      	ldr	r2, [pc, #164]	; (8004664 <__sflush_r+0x108>)
 80045be:	410a      	asrs	r2, r1
 80045c0:	07d6      	lsls	r6, r2, #31
 80045c2:	d427      	bmi.n	8004614 <__sflush_r+0xb8>
 80045c4:	2200      	movs	r2, #0
 80045c6:	6062      	str	r2, [r4, #4]
 80045c8:	04d9      	lsls	r1, r3, #19
 80045ca:	6922      	ldr	r2, [r4, #16]
 80045cc:	6022      	str	r2, [r4, #0]
 80045ce:	d504      	bpl.n	80045da <__sflush_r+0x7e>
 80045d0:	1c42      	adds	r2, r0, #1
 80045d2:	d101      	bne.n	80045d8 <__sflush_r+0x7c>
 80045d4:	682b      	ldr	r3, [r5, #0]
 80045d6:	b903      	cbnz	r3, 80045da <__sflush_r+0x7e>
 80045d8:	6560      	str	r0, [r4, #84]	; 0x54
 80045da:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80045dc:	602f      	str	r7, [r5, #0]
 80045de:	2900      	cmp	r1, #0
 80045e0:	d0c9      	beq.n	8004576 <__sflush_r+0x1a>
 80045e2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80045e6:	4299      	cmp	r1, r3
 80045e8:	d002      	beq.n	80045f0 <__sflush_r+0x94>
 80045ea:	4628      	mov	r0, r5
 80045ec:	f7ff fbea 	bl	8003dc4 <_free_r>
 80045f0:	2000      	movs	r0, #0
 80045f2:	6360      	str	r0, [r4, #52]	; 0x34
 80045f4:	e7c0      	b.n	8004578 <__sflush_r+0x1c>
 80045f6:	2301      	movs	r3, #1
 80045f8:	4628      	mov	r0, r5
 80045fa:	47b0      	blx	r6
 80045fc:	1c41      	adds	r1, r0, #1
 80045fe:	d1c8      	bne.n	8004592 <__sflush_r+0x36>
 8004600:	682b      	ldr	r3, [r5, #0]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d0c5      	beq.n	8004592 <__sflush_r+0x36>
 8004606:	2b1d      	cmp	r3, #29
 8004608:	d001      	beq.n	800460e <__sflush_r+0xb2>
 800460a:	2b16      	cmp	r3, #22
 800460c:	d101      	bne.n	8004612 <__sflush_r+0xb6>
 800460e:	602f      	str	r7, [r5, #0]
 8004610:	e7b1      	b.n	8004576 <__sflush_r+0x1a>
 8004612:	89a3      	ldrh	r3, [r4, #12]
 8004614:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004618:	81a3      	strh	r3, [r4, #12]
 800461a:	e7ad      	b.n	8004578 <__sflush_r+0x1c>
 800461c:	690f      	ldr	r7, [r1, #16]
 800461e:	2f00      	cmp	r7, #0
 8004620:	d0a9      	beq.n	8004576 <__sflush_r+0x1a>
 8004622:	0793      	lsls	r3, r2, #30
 8004624:	680e      	ldr	r6, [r1, #0]
 8004626:	bf08      	it	eq
 8004628:	694b      	ldreq	r3, [r1, #20]
 800462a:	600f      	str	r7, [r1, #0]
 800462c:	bf18      	it	ne
 800462e:	2300      	movne	r3, #0
 8004630:	eba6 0807 	sub.w	r8, r6, r7
 8004634:	608b      	str	r3, [r1, #8]
 8004636:	f1b8 0f00 	cmp.w	r8, #0
 800463a:	dd9c      	ble.n	8004576 <__sflush_r+0x1a>
 800463c:	6a21      	ldr	r1, [r4, #32]
 800463e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004640:	4643      	mov	r3, r8
 8004642:	463a      	mov	r2, r7
 8004644:	4628      	mov	r0, r5
 8004646:	47b0      	blx	r6
 8004648:	2800      	cmp	r0, #0
 800464a:	dc06      	bgt.n	800465a <__sflush_r+0xfe>
 800464c:	89a3      	ldrh	r3, [r4, #12]
 800464e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004652:	81a3      	strh	r3, [r4, #12]
 8004654:	f04f 30ff 	mov.w	r0, #4294967295
 8004658:	e78e      	b.n	8004578 <__sflush_r+0x1c>
 800465a:	4407      	add	r7, r0
 800465c:	eba8 0800 	sub.w	r8, r8, r0
 8004660:	e7e9      	b.n	8004636 <__sflush_r+0xda>
 8004662:	bf00      	nop
 8004664:	dfbffffe 	.word	0xdfbffffe

08004668 <_fflush_r>:
 8004668:	b538      	push	{r3, r4, r5, lr}
 800466a:	690b      	ldr	r3, [r1, #16]
 800466c:	4605      	mov	r5, r0
 800466e:	460c      	mov	r4, r1
 8004670:	b913      	cbnz	r3, 8004678 <_fflush_r+0x10>
 8004672:	2500      	movs	r5, #0
 8004674:	4628      	mov	r0, r5
 8004676:	bd38      	pop	{r3, r4, r5, pc}
 8004678:	b118      	cbz	r0, 8004682 <_fflush_r+0x1a>
 800467a:	6a03      	ldr	r3, [r0, #32]
 800467c:	b90b      	cbnz	r3, 8004682 <_fflush_r+0x1a>
 800467e:	f7ff f9a9 	bl	80039d4 <__sinit>
 8004682:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004686:	2b00      	cmp	r3, #0
 8004688:	d0f3      	beq.n	8004672 <_fflush_r+0xa>
 800468a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800468c:	07d0      	lsls	r0, r2, #31
 800468e:	d404      	bmi.n	800469a <_fflush_r+0x32>
 8004690:	0599      	lsls	r1, r3, #22
 8004692:	d402      	bmi.n	800469a <_fflush_r+0x32>
 8004694:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004696:	f7ff fb92 	bl	8003dbe <__retarget_lock_acquire_recursive>
 800469a:	4628      	mov	r0, r5
 800469c:	4621      	mov	r1, r4
 800469e:	f7ff ff5d 	bl	800455c <__sflush_r>
 80046a2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80046a4:	07da      	lsls	r2, r3, #31
 80046a6:	4605      	mov	r5, r0
 80046a8:	d4e4      	bmi.n	8004674 <_fflush_r+0xc>
 80046aa:	89a3      	ldrh	r3, [r4, #12]
 80046ac:	059b      	lsls	r3, r3, #22
 80046ae:	d4e1      	bmi.n	8004674 <_fflush_r+0xc>
 80046b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80046b2:	f7ff fb85 	bl	8003dc0 <__retarget_lock_release_recursive>
 80046b6:	e7dd      	b.n	8004674 <_fflush_r+0xc>

080046b8 <__swhatbuf_r>:
 80046b8:	b570      	push	{r4, r5, r6, lr}
 80046ba:	460c      	mov	r4, r1
 80046bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80046c0:	2900      	cmp	r1, #0
 80046c2:	b096      	sub	sp, #88	; 0x58
 80046c4:	4615      	mov	r5, r2
 80046c6:	461e      	mov	r6, r3
 80046c8:	da0d      	bge.n	80046e6 <__swhatbuf_r+0x2e>
 80046ca:	89a3      	ldrh	r3, [r4, #12]
 80046cc:	f013 0f80 	tst.w	r3, #128	; 0x80
 80046d0:	f04f 0100 	mov.w	r1, #0
 80046d4:	bf0c      	ite	eq
 80046d6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80046da:	2340      	movne	r3, #64	; 0x40
 80046dc:	2000      	movs	r0, #0
 80046de:	6031      	str	r1, [r6, #0]
 80046e0:	602b      	str	r3, [r5, #0]
 80046e2:	b016      	add	sp, #88	; 0x58
 80046e4:	bd70      	pop	{r4, r5, r6, pc}
 80046e6:	466a      	mov	r2, sp
 80046e8:	f000 f848 	bl	800477c <_fstat_r>
 80046ec:	2800      	cmp	r0, #0
 80046ee:	dbec      	blt.n	80046ca <__swhatbuf_r+0x12>
 80046f0:	9901      	ldr	r1, [sp, #4]
 80046f2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80046f6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80046fa:	4259      	negs	r1, r3
 80046fc:	4159      	adcs	r1, r3
 80046fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004702:	e7eb      	b.n	80046dc <__swhatbuf_r+0x24>

08004704 <__smakebuf_r>:
 8004704:	898b      	ldrh	r3, [r1, #12]
 8004706:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004708:	079d      	lsls	r5, r3, #30
 800470a:	4606      	mov	r6, r0
 800470c:	460c      	mov	r4, r1
 800470e:	d507      	bpl.n	8004720 <__smakebuf_r+0x1c>
 8004710:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004714:	6023      	str	r3, [r4, #0]
 8004716:	6123      	str	r3, [r4, #16]
 8004718:	2301      	movs	r3, #1
 800471a:	6163      	str	r3, [r4, #20]
 800471c:	b002      	add	sp, #8
 800471e:	bd70      	pop	{r4, r5, r6, pc}
 8004720:	ab01      	add	r3, sp, #4
 8004722:	466a      	mov	r2, sp
 8004724:	f7ff ffc8 	bl	80046b8 <__swhatbuf_r>
 8004728:	9900      	ldr	r1, [sp, #0]
 800472a:	4605      	mov	r5, r0
 800472c:	4630      	mov	r0, r6
 800472e:	f7ff fbb5 	bl	8003e9c <_malloc_r>
 8004732:	b948      	cbnz	r0, 8004748 <__smakebuf_r+0x44>
 8004734:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004738:	059a      	lsls	r2, r3, #22
 800473a:	d4ef      	bmi.n	800471c <__smakebuf_r+0x18>
 800473c:	f023 0303 	bic.w	r3, r3, #3
 8004740:	f043 0302 	orr.w	r3, r3, #2
 8004744:	81a3      	strh	r3, [r4, #12]
 8004746:	e7e3      	b.n	8004710 <__smakebuf_r+0xc>
 8004748:	89a3      	ldrh	r3, [r4, #12]
 800474a:	6020      	str	r0, [r4, #0]
 800474c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004750:	81a3      	strh	r3, [r4, #12]
 8004752:	9b00      	ldr	r3, [sp, #0]
 8004754:	6163      	str	r3, [r4, #20]
 8004756:	9b01      	ldr	r3, [sp, #4]
 8004758:	6120      	str	r0, [r4, #16]
 800475a:	b15b      	cbz	r3, 8004774 <__smakebuf_r+0x70>
 800475c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004760:	4630      	mov	r0, r6
 8004762:	f000 f81d 	bl	80047a0 <_isatty_r>
 8004766:	b128      	cbz	r0, 8004774 <__smakebuf_r+0x70>
 8004768:	89a3      	ldrh	r3, [r4, #12]
 800476a:	f023 0303 	bic.w	r3, r3, #3
 800476e:	f043 0301 	orr.w	r3, r3, #1
 8004772:	81a3      	strh	r3, [r4, #12]
 8004774:	89a3      	ldrh	r3, [r4, #12]
 8004776:	431d      	orrs	r5, r3
 8004778:	81a5      	strh	r5, [r4, #12]
 800477a:	e7cf      	b.n	800471c <__smakebuf_r+0x18>

0800477c <_fstat_r>:
 800477c:	b538      	push	{r3, r4, r5, lr}
 800477e:	4d07      	ldr	r5, [pc, #28]	; (800479c <_fstat_r+0x20>)
 8004780:	2300      	movs	r3, #0
 8004782:	4604      	mov	r4, r0
 8004784:	4608      	mov	r0, r1
 8004786:	4611      	mov	r1, r2
 8004788:	602b      	str	r3, [r5, #0]
 800478a:	f7fc f97e 	bl	8000a8a <_fstat>
 800478e:	1c43      	adds	r3, r0, #1
 8004790:	d102      	bne.n	8004798 <_fstat_r+0x1c>
 8004792:	682b      	ldr	r3, [r5, #0]
 8004794:	b103      	cbz	r3, 8004798 <_fstat_r+0x1c>
 8004796:	6023      	str	r3, [r4, #0]
 8004798:	bd38      	pop	{r3, r4, r5, pc}
 800479a:	bf00      	nop
 800479c:	200041c8 	.word	0x200041c8

080047a0 <_isatty_r>:
 80047a0:	b538      	push	{r3, r4, r5, lr}
 80047a2:	4d06      	ldr	r5, [pc, #24]	; (80047bc <_isatty_r+0x1c>)
 80047a4:	2300      	movs	r3, #0
 80047a6:	4604      	mov	r4, r0
 80047a8:	4608      	mov	r0, r1
 80047aa:	602b      	str	r3, [r5, #0]
 80047ac:	f7fc f97d 	bl	8000aaa <_isatty>
 80047b0:	1c43      	adds	r3, r0, #1
 80047b2:	d102      	bne.n	80047ba <_isatty_r+0x1a>
 80047b4:	682b      	ldr	r3, [r5, #0]
 80047b6:	b103      	cbz	r3, 80047ba <_isatty_r+0x1a>
 80047b8:	6023      	str	r3, [r4, #0]
 80047ba:	bd38      	pop	{r3, r4, r5, pc}
 80047bc:	200041c8 	.word	0x200041c8

080047c0 <_sbrk_r>:
 80047c0:	b538      	push	{r3, r4, r5, lr}
 80047c2:	4d06      	ldr	r5, [pc, #24]	; (80047dc <_sbrk_r+0x1c>)
 80047c4:	2300      	movs	r3, #0
 80047c6:	4604      	mov	r4, r0
 80047c8:	4608      	mov	r0, r1
 80047ca:	602b      	str	r3, [r5, #0]
 80047cc:	f7fc f986 	bl	8000adc <_sbrk>
 80047d0:	1c43      	adds	r3, r0, #1
 80047d2:	d102      	bne.n	80047da <_sbrk_r+0x1a>
 80047d4:	682b      	ldr	r3, [r5, #0]
 80047d6:	b103      	cbz	r3, 80047da <_sbrk_r+0x1a>
 80047d8:	6023      	str	r3, [r4, #0]
 80047da:	bd38      	pop	{r3, r4, r5, pc}
 80047dc:	200041c8 	.word	0x200041c8

080047e0 <_init>:
 80047e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047e2:	bf00      	nop
 80047e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80047e6:	bc08      	pop	{r3}
 80047e8:	469e      	mov	lr, r3
 80047ea:	4770      	bx	lr

080047ec <_fini>:
 80047ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047ee:	bf00      	nop
 80047f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80047f2:	bc08      	pop	{r3}
 80047f4:	469e      	mov	lr, r3
 80047f6:	4770      	bx	lr
