$date
	Thu May 05 15:11:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module INT32_to_FP16_tb $end
$scope module int32_to_fp16_0 $end
$var wire 32 ! int32_val [31:0] $end
$var wire 12 " mantissa [11:0] $end
$var wire 16 # fp16_val [15:0] $end
$var wire 4 $ exponent [3:0] $end
$var reg 5 % MSO [4:0] $end
$var integer 32 & i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100000 &
b1011 %
b1011 $
b1011000000000000 #
b0 "
b0 !
$end
#1000
b1001 $
b1001110011001000 #
b110011001000 "
b11001 %
b100000 &
b11001100100000000000000000 !
#2000
b1010 $
b100000 &
b11010 %
b1010110110001000 #
b110110001000 "
b110110001000000000000000000 !
#3000
b1011 $
b100000 &
b11011 %
b1011110110001000 #
b110110001000 "
b1101100010000000000000000000 !
#4000
b1100 $
b100000 &
b11100 %
b1100110111101000 #
b110111101000 "
b11011110100000000000000000000 !
#5000
b1101 $
b100000 &
b11101 %
b1101110111011000 #
b110111011000 "
b110111011000000000000000000000 !
#6000
b1110 $
b100000 &
b11110 %
b1110110111101000 #
b110111101000 "
b1101111010000000000000000000000 !
#7000
b1011 $
b100000 &
b1011 %
b1011000000111100 #
b111100 "
b111100 !
#10000000
