<stg><name>relu_2</name>


<trans_list>

<trans id="59" from="1" to="2">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="2" to="3">
<condition id="26">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="3" to="4">
<condition id="28">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="3" to="2">
<condition id="37">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="4" to="5">
<condition id="29">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="4" to="3">
<condition id="35">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="5" to="6">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="6" to="4">
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.loopexit:0  %i = phi i3 [ 0, %0 ], [ %i_5, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:1  %exitcond2 = icmp eq i3 %i, -2

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:3  %i_5 = add i3 %i, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond2, label %3, label %.preheader3.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader3.preheader:0  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %i, i4 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="7">
<![CDATA[
.preheader3.preheader:1  %p_shl_cast = zext i7 %tmp to i8

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader3.preheader:2  %tmp_s = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="4">
<![CDATA[
.preheader3.preheader:3  %p_shl1_cast = zext i4 %tmp_s to i8

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader3.preheader:4  %tmp_8 = sub i8 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="8">
<![CDATA[
.preheader3.preheader:5  %tmp_20_cast = sext i8 %tmp_8 to i9

]]></Node>
<StgValue><ssdm name="tmp_20_cast"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:6  br label %.preheader3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader3:0  %j = phi i4 [ 0, %.preheader3.preheader ], [ %j_4, %.preheader3.loopexit ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3:1  %exitcond1 = icmp eq i4 %j, -2

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:2  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3:3  %j_4 = add i4 %j, 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:4  br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="4">
<![CDATA[
.preheader.preheader:0  %tmp_cast = zext i4 %j to i9

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:1  %tmp_9 = add i9 %tmp_20_cast, %tmp_cast

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="9">
<![CDATA[
.preheader.preheader:2  %tmp_10 = trunc i9 %tmp_9 to i8

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader.preheader:3  %p_shl2_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_10, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.preheader.preheader:4  %tmp_11 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_9, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="10">
<![CDATA[
.preheader.preheader:5  %p_shl3_cast = sext i10 %tmp_11 to i12

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:6  %tmp_12 = sub i12 %p_shl2_cast, %p_shl3_cast

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:7  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:0  %k = phi i4 [ %k_3, %._crit_edge ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %exitcond = icmp eq i4 %k, -2

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %k_3 = add i4 %k, 1

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %.preheader3.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="4">
<![CDATA[
:0  %tmp_1_cast = zext i4 %k to i12

]]></Node>
<StgValue><ssdm name="tmp_1_cast"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_13 = add i12 %tmp_12, %tmp_1_cast

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_25_cast = zext i12 %tmp_13 to i64

]]></Node>
<StgValue><ssdm name="tmp_25_cast"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %output_addr = getelementptr [1176 x float]* %output_r, i64 0, i64 %tmp_25_cast

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="11">
<![CDATA[
:4  %output_load = load float* %output_addr, align 4

]]></Node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.loopexit:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="46" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="11">
<![CDATA[
:4  %output_load = load float* %output_addr, align 4

]]></Node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="47" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
:5  %output_load_to_int = bitcast float %output_load to i32

]]></Node>
<StgValue><ssdm name="output_load_to_int"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %output_load_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="23" op_0_bw="32">
<![CDATA[
:7  %tmp_14 = trunc i32 %output_load_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %notlhs = icmp ne i8 %tmp_3, -1

]]></Node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:9  %notrhs = icmp eq i23 %tmp_14, 0

]]></Node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %tmp_5 = or i1 %notrhs, %notlhs

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_6 = fcmp olt float %output_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12  %tmp_7 = and i1 %tmp_5, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %tmp_7, label %2, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:0  store float 0.000000e+00, float* %output_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="68" name="output_r" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="70" from="StgValue_69" to="i" fromId="69" toId="8">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="71" from="StgValue_7" to="i" fromId="7" toId="8">
</dataflow>
<dataflow id="72" from="i_5" to="i" fromId="11" toId="8">
<BackEdge/>
<condition id="45">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="73" from="StgValue_34" to="i" fromId="34" toId="8">
<BackEdge/>
</dataflow>
<dataflow id="74" from="i" to="exitcond2" fromId="8" toId="9">
</dataflow>
<dataflow id="76" from="StgValue_75" to="exitcond2" fromId="75" toId="9">
</dataflow>
<dataflow id="78" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="77" toId="10">
</dataflow>
<dataflow id="80" from="StgValue_79" to="empty" fromId="79" toId="10">
</dataflow>
<dataflow id="81" from="StgValue_79" to="empty" fromId="79" toId="10">
</dataflow>
<dataflow id="82" from="StgValue_79" to="empty" fromId="79" toId="10">
</dataflow>
<dataflow id="83" from="i" to="i_5" fromId="8" toId="11">
</dataflow>
<dataflow id="85" from="StgValue_84" to="i_5" fromId="84" toId="11">
</dataflow>
<dataflow id="86" from="exitcond2" to="StgValue_12" fromId="9" toId="12">
</dataflow>
<dataflow id="88" from="_ssdm_op_BitConcatenate.i7.i3.i4" to="tmp" fromId="87" toId="13">
</dataflow>
<dataflow id="89" from="i" to="tmp" fromId="8" toId="13">
</dataflow>
<dataflow id="91" from="StgValue_90" to="tmp" fromId="90" toId="13">
</dataflow>
<dataflow id="92" from="tmp" to="p_shl_cast" fromId="13" toId="14">
</dataflow>
<dataflow id="94" from="_ssdm_op_BitConcatenate.i4.i3.i1" to="tmp_s" fromId="93" toId="15">
</dataflow>
<dataflow id="95" from="i" to="tmp_s" fromId="8" toId="15">
</dataflow>
<dataflow id="97" from="StgValue_96" to="tmp_s" fromId="96" toId="15">
</dataflow>
<dataflow id="98" from="tmp_s" to="p_shl1_cast" fromId="15" toId="16">
</dataflow>
<dataflow id="99" from="p_shl_cast" to="tmp_8" fromId="14" toId="17">
</dataflow>
<dataflow id="100" from="p_shl1_cast" to="tmp_8" fromId="16" toId="17">
</dataflow>
<dataflow id="101" from="tmp_8" to="tmp_20_cast" fromId="17" toId="18">
</dataflow>
<dataflow id="102" from="StgValue_90" to="j" fromId="90" toId="21">
<condition id="46">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="103" from="StgValue_19" to="j" fromId="19" toId="21">
</dataflow>
<dataflow id="104" from="j_4" to="j" fromId="24" toId="21">
<BackEdge/>
<condition id="47">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="105" from="StgValue_45" to="j" fromId="45" toId="21">
<BackEdge/>
</dataflow>
<dataflow id="106" from="j" to="exitcond1" fromId="21" toId="22">
</dataflow>
<dataflow id="108" from="StgValue_107" to="exitcond1" fromId="107" toId="22">
</dataflow>
<dataflow id="109" from="_ssdm_op_SpecLoopTripCount" to="empty_10" fromId="77" toId="23">
</dataflow>
<dataflow id="111" from="StgValue_110" to="empty_10" fromId="110" toId="23">
</dataflow>
<dataflow id="112" from="StgValue_110" to="empty_10" fromId="110" toId="23">
</dataflow>
<dataflow id="113" from="StgValue_110" to="empty_10" fromId="110" toId="23">
</dataflow>
<dataflow id="114" from="j" to="j_4" fromId="21" toId="24">
</dataflow>
<dataflow id="116" from="StgValue_115" to="j_4" fromId="115" toId="24">
</dataflow>
<dataflow id="117" from="exitcond1" to="StgValue_25" fromId="22" toId="25">
</dataflow>
<dataflow id="118" from="j" to="tmp_cast" fromId="21" toId="26">
</dataflow>
<dataflow id="119" from="tmp_20_cast" to="tmp_9" fromId="18" toId="27">
</dataflow>
<dataflow id="120" from="tmp_cast" to="tmp_9" fromId="26" toId="27">
</dataflow>
<dataflow id="121" from="tmp_9" to="tmp_10" fromId="27" toId="28">
</dataflow>
<dataflow id="123" from="_ssdm_op_BitConcatenate.i12.i8.i4" to="p_shl2_cast" fromId="122" toId="29">
</dataflow>
<dataflow id="124" from="tmp_10" to="p_shl2_cast" fromId="28" toId="29">
</dataflow>
<dataflow id="125" from="StgValue_90" to="p_shl2_cast" fromId="90" toId="29">
</dataflow>
<dataflow id="127" from="_ssdm_op_BitConcatenate.i10.i9.i1" to="tmp_11" fromId="126" toId="30">
</dataflow>
<dataflow id="128" from="tmp_9" to="tmp_11" fromId="27" toId="30">
</dataflow>
<dataflow id="129" from="StgValue_96" to="tmp_11" fromId="96" toId="30">
</dataflow>
<dataflow id="130" from="tmp_11" to="p_shl3_cast" fromId="30" toId="31">
</dataflow>
<dataflow id="131" from="p_shl2_cast" to="tmp_12" fromId="29" toId="32">
</dataflow>
<dataflow id="132" from="p_shl3_cast" to="tmp_12" fromId="31" toId="32">
</dataflow>
<dataflow id="133" from="k_3" to="k" fromId="38" toId="35">
<BackEdge/>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="134" from="StgValue_58" to="k" fromId="58" toId="35">
<BackEdge/>
</dataflow>
<dataflow id="135" from="StgValue_90" to="k" fromId="90" toId="35">
<condition id="49">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="136" from="StgValue_33" to="k" fromId="33" toId="35">
</dataflow>
<dataflow id="137" from="k" to="exitcond" fromId="35" toId="36">
</dataflow>
<dataflow id="138" from="StgValue_107" to="exitcond" fromId="107" toId="36">
</dataflow>
<dataflow id="139" from="_ssdm_op_SpecLoopTripCount" to="empty_11" fromId="77" toId="37">
</dataflow>
<dataflow id="140" from="StgValue_110" to="empty_11" fromId="110" toId="37">
</dataflow>
<dataflow id="141" from="StgValue_110" to="empty_11" fromId="110" toId="37">
</dataflow>
<dataflow id="142" from="StgValue_110" to="empty_11" fromId="110" toId="37">
</dataflow>
<dataflow id="143" from="k" to="k_3" fromId="35" toId="38">
</dataflow>
<dataflow id="144" from="StgValue_115" to="k_3" fromId="115" toId="38">
</dataflow>
<dataflow id="145" from="exitcond" to="StgValue_39" fromId="36" toId="39">
</dataflow>
<dataflow id="146" from="k" to="tmp_1_cast" fromId="35" toId="40">
</dataflow>
<dataflow id="147" from="tmp_12" to="tmp_13" fromId="32" toId="41">
</dataflow>
<dataflow id="148" from="tmp_1_cast" to="tmp_13" fromId="40" toId="41">
</dataflow>
<dataflow id="149" from="tmp_13" to="tmp_25_cast" fromId="41" toId="42">
</dataflow>
<dataflow id="150" from="output_r" to="output_addr" fromId="68" toId="43">
</dataflow>
<dataflow id="152" from="StgValue_151" to="output_addr" fromId="151" toId="43">
</dataflow>
<dataflow id="153" from="tmp_25_cast" to="output_addr" fromId="42" toId="43">
</dataflow>
<dataflow id="154" from="output_addr" to="output_load" fromId="43" toId="44">
</dataflow>
<dataflow id="155" from="output_addr" to="output_load" fromId="43" toId="46">
</dataflow>
<dataflow id="156" from="output_load" to="output_load_to_int" fromId="46" toId="47">
</dataflow>
<dataflow id="158" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_3" fromId="157" toId="48">
</dataflow>
<dataflow id="159" from="output_load_to_int" to="tmp_3" fromId="47" toId="48">
</dataflow>
<dataflow id="161" from="StgValue_160" to="tmp_3" fromId="160" toId="48">
</dataflow>
<dataflow id="163" from="StgValue_162" to="tmp_3" fromId="162" toId="48">
</dataflow>
<dataflow id="164" from="output_load_to_int" to="tmp_14" fromId="47" toId="49">
</dataflow>
<dataflow id="165" from="tmp_3" to="notlhs" fromId="48" toId="50">
</dataflow>
<dataflow id="167" from="StgValue_166" to="notlhs" fromId="166" toId="50">
</dataflow>
<dataflow id="168" from="tmp_14" to="notrhs" fromId="49" toId="51">
</dataflow>
<dataflow id="170" from="StgValue_169" to="notrhs" fromId="169" toId="51">
</dataflow>
<dataflow id="171" from="notrhs" to="tmp_5" fromId="51" toId="52">
</dataflow>
<dataflow id="172" from="notlhs" to="tmp_5" fromId="50" toId="52">
</dataflow>
<dataflow id="173" from="output_load" to="tmp_6" fromId="46" toId="53">
</dataflow>
<dataflow id="175" from="StgValue_174" to="tmp_6" fromId="174" toId="53">
</dataflow>
<dataflow id="176" from="tmp_5" to="tmp_7" fromId="52" toId="54">
</dataflow>
<dataflow id="177" from="tmp_6" to="tmp_7" fromId="53" toId="54">
</dataflow>
<dataflow id="178" from="tmp_7" to="StgValue_55" fromId="54" toId="55">
</dataflow>
<dataflow id="179" from="StgValue_174" to="StgValue_56" fromId="174" toId="56">
</dataflow>
<dataflow id="180" from="output_addr" to="StgValue_56" fromId="43" toId="56">
</dataflow>
<dataflow id="181" from="exitcond2" to="StgValue_2" fromId="9" toId="2">
</dataflow>
<dataflow id="182" from="exitcond1" to="StgValue_3" fromId="22" toId="3">
</dataflow>
<dataflow id="183" from="exitcond" to="StgValue_4" fromId="36" toId="4">
</dataflow>
<dataflow id="184" from="tmp_7" to="StgValue_6" fromId="54" toId="6">
</dataflow>
</dataflows>


</stg>
