
Lora_RX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003e7c  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000264  08003f88  08003f88  00004f88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080041ec  080041ec  0000605c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080041ec  080041ec  000051ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080041f4  080041f4  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080041f4  080041f4  000051f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080041f8  080041f8  000051f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080041fc  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000590  2000005c  08004258  0000605c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005ec  08004258  000065ec  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008c6a  00000000  00000000  00006085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000016ec  00000000  00000000  0000ecef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008d8  00000000  00000000  000103e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006cc  00000000  00000000  00010cb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017213  00000000  00000000  00011384  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009b60  00000000  00000000  00028597  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008456f  00000000  00000000  000320f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b6666  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000029ac  00000000  00000000  000b66ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000b9058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08003f70 	.word	0x08003f70

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08003f70 	.word	0x08003f70

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <__aeabi_uldivmod>:
 800015c:	b953      	cbnz	r3, 8000174 <__aeabi_uldivmod+0x18>
 800015e:	b94a      	cbnz	r2, 8000174 <__aeabi_uldivmod+0x18>
 8000160:	2900      	cmp	r1, #0
 8000162:	bf08      	it	eq
 8000164:	2800      	cmpeq	r0, #0
 8000166:	bf1c      	itt	ne
 8000168:	f04f 31ff 	movne.w	r1, #4294967295
 800016c:	f04f 30ff 	movne.w	r0, #4294967295
 8000170:	f000 b98c 	b.w	800048c <__aeabi_idiv0>
 8000174:	f1ad 0c08 	sub.w	ip, sp, #8
 8000178:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800017c:	f000 f806 	bl	800018c <__udivmoddi4>
 8000180:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000184:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000188:	b004      	add	sp, #16
 800018a:	4770      	bx	lr

0800018c <__udivmoddi4>:
 800018c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000190:	9d08      	ldr	r5, [sp, #32]
 8000192:	468e      	mov	lr, r1
 8000194:	4604      	mov	r4, r0
 8000196:	4688      	mov	r8, r1
 8000198:	2b00      	cmp	r3, #0
 800019a:	d14a      	bne.n	8000232 <__udivmoddi4+0xa6>
 800019c:	428a      	cmp	r2, r1
 800019e:	4617      	mov	r7, r2
 80001a0:	d962      	bls.n	8000268 <__udivmoddi4+0xdc>
 80001a2:	fab2 f682 	clz	r6, r2
 80001a6:	b14e      	cbz	r6, 80001bc <__udivmoddi4+0x30>
 80001a8:	f1c6 0320 	rsb	r3, r6, #32
 80001ac:	fa01 f806 	lsl.w	r8, r1, r6
 80001b0:	fa20 f303 	lsr.w	r3, r0, r3
 80001b4:	40b7      	lsls	r7, r6
 80001b6:	ea43 0808 	orr.w	r8, r3, r8
 80001ba:	40b4      	lsls	r4, r6
 80001bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80001c0:	fbb8 f1fe 	udiv	r1, r8, lr
 80001c4:	fa1f fc87 	uxth.w	ip, r7
 80001c8:	fb0e 8811 	mls	r8, lr, r1, r8
 80001cc:	fb01 f20c 	mul.w	r2, r1, ip
 80001d0:	0c23      	lsrs	r3, r4, #16
 80001d2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80001d6:	429a      	cmp	r2, r3
 80001d8:	d909      	bls.n	80001ee <__udivmoddi4+0x62>
 80001da:	18fb      	adds	r3, r7, r3
 80001dc:	f101 30ff 	add.w	r0, r1, #4294967295
 80001e0:	f080 80eb 	bcs.w	80003ba <__udivmoddi4+0x22e>
 80001e4:	429a      	cmp	r2, r3
 80001e6:	f240 80e8 	bls.w	80003ba <__udivmoddi4+0x22e>
 80001ea:	3902      	subs	r1, #2
 80001ec:	443b      	add	r3, r7
 80001ee:	1a9a      	subs	r2, r3, r2
 80001f0:	fbb2 f0fe 	udiv	r0, r2, lr
 80001f4:	fb0e 2210 	mls	r2, lr, r0, r2
 80001f8:	fb00 fc0c 	mul.w	ip, r0, ip
 80001fc:	b2a3      	uxth	r3, r4
 80001fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000202:	459c      	cmp	ip, r3
 8000204:	d909      	bls.n	800021a <__udivmoddi4+0x8e>
 8000206:	18fb      	adds	r3, r7, r3
 8000208:	f100 32ff 	add.w	r2, r0, #4294967295
 800020c:	f080 80d7 	bcs.w	80003be <__udivmoddi4+0x232>
 8000210:	459c      	cmp	ip, r3
 8000212:	f240 80d4 	bls.w	80003be <__udivmoddi4+0x232>
 8000216:	443b      	add	r3, r7
 8000218:	3802      	subs	r0, #2
 800021a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800021e:	2100      	movs	r1, #0
 8000220:	eba3 030c 	sub.w	r3, r3, ip
 8000224:	b11d      	cbz	r5, 800022e <__udivmoddi4+0xa2>
 8000226:	2200      	movs	r2, #0
 8000228:	40f3      	lsrs	r3, r6
 800022a:	e9c5 3200 	strd	r3, r2, [r5]
 800022e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000232:	428b      	cmp	r3, r1
 8000234:	d905      	bls.n	8000242 <__udivmoddi4+0xb6>
 8000236:	b10d      	cbz	r5, 800023c <__udivmoddi4+0xb0>
 8000238:	e9c5 0100 	strd	r0, r1, [r5]
 800023c:	2100      	movs	r1, #0
 800023e:	4608      	mov	r0, r1
 8000240:	e7f5      	b.n	800022e <__udivmoddi4+0xa2>
 8000242:	fab3 f183 	clz	r1, r3
 8000246:	2900      	cmp	r1, #0
 8000248:	d146      	bne.n	80002d8 <__udivmoddi4+0x14c>
 800024a:	4573      	cmp	r3, lr
 800024c:	d302      	bcc.n	8000254 <__udivmoddi4+0xc8>
 800024e:	4282      	cmp	r2, r0
 8000250:	f200 8108 	bhi.w	8000464 <__udivmoddi4+0x2d8>
 8000254:	1a84      	subs	r4, r0, r2
 8000256:	eb6e 0203 	sbc.w	r2, lr, r3
 800025a:	2001      	movs	r0, #1
 800025c:	4690      	mov	r8, r2
 800025e:	2d00      	cmp	r5, #0
 8000260:	d0e5      	beq.n	800022e <__udivmoddi4+0xa2>
 8000262:	e9c5 4800 	strd	r4, r8, [r5]
 8000266:	e7e2      	b.n	800022e <__udivmoddi4+0xa2>
 8000268:	2a00      	cmp	r2, #0
 800026a:	f000 8091 	beq.w	8000390 <__udivmoddi4+0x204>
 800026e:	fab2 f682 	clz	r6, r2
 8000272:	2e00      	cmp	r6, #0
 8000274:	f040 80a5 	bne.w	80003c2 <__udivmoddi4+0x236>
 8000278:	1a8a      	subs	r2, r1, r2
 800027a:	2101      	movs	r1, #1
 800027c:	0c03      	lsrs	r3, r0, #16
 800027e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000282:	b280      	uxth	r0, r0
 8000284:	b2bc      	uxth	r4, r7
 8000286:	fbb2 fcfe 	udiv	ip, r2, lr
 800028a:	fb0e 221c 	mls	r2, lr, ip, r2
 800028e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000292:	fb04 f20c 	mul.w	r2, r4, ip
 8000296:	429a      	cmp	r2, r3
 8000298:	d907      	bls.n	80002aa <__udivmoddi4+0x11e>
 800029a:	18fb      	adds	r3, r7, r3
 800029c:	f10c 38ff 	add.w	r8, ip, #4294967295
 80002a0:	d202      	bcs.n	80002a8 <__udivmoddi4+0x11c>
 80002a2:	429a      	cmp	r2, r3
 80002a4:	f200 80e3 	bhi.w	800046e <__udivmoddi4+0x2e2>
 80002a8:	46c4      	mov	ip, r8
 80002aa:	1a9b      	subs	r3, r3, r2
 80002ac:	fbb3 f2fe 	udiv	r2, r3, lr
 80002b0:	fb0e 3312 	mls	r3, lr, r2, r3
 80002b4:	fb02 f404 	mul.w	r4, r2, r4
 80002b8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80002bc:	429c      	cmp	r4, r3
 80002be:	d907      	bls.n	80002d0 <__udivmoddi4+0x144>
 80002c0:	18fb      	adds	r3, r7, r3
 80002c2:	f102 30ff 	add.w	r0, r2, #4294967295
 80002c6:	d202      	bcs.n	80002ce <__udivmoddi4+0x142>
 80002c8:	429c      	cmp	r4, r3
 80002ca:	f200 80cd 	bhi.w	8000468 <__udivmoddi4+0x2dc>
 80002ce:	4602      	mov	r2, r0
 80002d0:	1b1b      	subs	r3, r3, r4
 80002d2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80002d6:	e7a5      	b.n	8000224 <__udivmoddi4+0x98>
 80002d8:	f1c1 0620 	rsb	r6, r1, #32
 80002dc:	408b      	lsls	r3, r1
 80002de:	fa22 f706 	lsr.w	r7, r2, r6
 80002e2:	431f      	orrs	r7, r3
 80002e4:	fa2e fa06 	lsr.w	sl, lr, r6
 80002e8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80002ec:	fbba f8f9 	udiv	r8, sl, r9
 80002f0:	fa0e fe01 	lsl.w	lr, lr, r1
 80002f4:	fa20 f306 	lsr.w	r3, r0, r6
 80002f8:	fb09 aa18 	mls	sl, r9, r8, sl
 80002fc:	fa1f fc87 	uxth.w	ip, r7
 8000300:	ea43 030e 	orr.w	r3, r3, lr
 8000304:	fa00 fe01 	lsl.w	lr, r0, r1
 8000308:	fb08 f00c 	mul.w	r0, r8, ip
 800030c:	0c1c      	lsrs	r4, r3, #16
 800030e:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000312:	42a0      	cmp	r0, r4
 8000314:	fa02 f201 	lsl.w	r2, r2, r1
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x1a4>
 800031a:	193c      	adds	r4, r7, r4
 800031c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000320:	f080 809e 	bcs.w	8000460 <__udivmoddi4+0x2d4>
 8000324:	42a0      	cmp	r0, r4
 8000326:	f240 809b 	bls.w	8000460 <__udivmoddi4+0x2d4>
 800032a:	f1a8 0802 	sub.w	r8, r8, #2
 800032e:	443c      	add	r4, r7
 8000330:	1a24      	subs	r4, r4, r0
 8000332:	b298      	uxth	r0, r3
 8000334:	fbb4 f3f9 	udiv	r3, r4, r9
 8000338:	fb09 4413 	mls	r4, r9, r3, r4
 800033c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000340:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8000344:	45a4      	cmp	ip, r4
 8000346:	d909      	bls.n	800035c <__udivmoddi4+0x1d0>
 8000348:	193c      	adds	r4, r7, r4
 800034a:	f103 30ff 	add.w	r0, r3, #4294967295
 800034e:	f080 8085 	bcs.w	800045c <__udivmoddi4+0x2d0>
 8000352:	45a4      	cmp	ip, r4
 8000354:	f240 8082 	bls.w	800045c <__udivmoddi4+0x2d0>
 8000358:	3b02      	subs	r3, #2
 800035a:	443c      	add	r4, r7
 800035c:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000360:	eba4 040c 	sub.w	r4, r4, ip
 8000364:	fba0 8c02 	umull	r8, ip, r0, r2
 8000368:	4564      	cmp	r4, ip
 800036a:	4643      	mov	r3, r8
 800036c:	46e1      	mov	r9, ip
 800036e:	d364      	bcc.n	800043a <__udivmoddi4+0x2ae>
 8000370:	d061      	beq.n	8000436 <__udivmoddi4+0x2aa>
 8000372:	b15d      	cbz	r5, 800038c <__udivmoddi4+0x200>
 8000374:	ebbe 0203 	subs.w	r2, lr, r3
 8000378:	eb64 0409 	sbc.w	r4, r4, r9
 800037c:	fa04 f606 	lsl.w	r6, r4, r6
 8000380:	fa22 f301 	lsr.w	r3, r2, r1
 8000384:	431e      	orrs	r6, r3
 8000386:	40cc      	lsrs	r4, r1
 8000388:	e9c5 6400 	strd	r6, r4, [r5]
 800038c:	2100      	movs	r1, #0
 800038e:	e74e      	b.n	800022e <__udivmoddi4+0xa2>
 8000390:	fbb1 fcf2 	udiv	ip, r1, r2
 8000394:	0c01      	lsrs	r1, r0, #16
 8000396:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800039a:	b280      	uxth	r0, r0
 800039c:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80003a0:	463b      	mov	r3, r7
 80003a2:	fbb1 f1f7 	udiv	r1, r1, r7
 80003a6:	4638      	mov	r0, r7
 80003a8:	463c      	mov	r4, r7
 80003aa:	46b8      	mov	r8, r7
 80003ac:	46be      	mov	lr, r7
 80003ae:	2620      	movs	r6, #32
 80003b0:	eba2 0208 	sub.w	r2, r2, r8
 80003b4:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80003b8:	e765      	b.n	8000286 <__udivmoddi4+0xfa>
 80003ba:	4601      	mov	r1, r0
 80003bc:	e717      	b.n	80001ee <__udivmoddi4+0x62>
 80003be:	4610      	mov	r0, r2
 80003c0:	e72b      	b.n	800021a <__udivmoddi4+0x8e>
 80003c2:	f1c6 0120 	rsb	r1, r6, #32
 80003c6:	fa2e fc01 	lsr.w	ip, lr, r1
 80003ca:	40b7      	lsls	r7, r6
 80003cc:	fa0e fe06 	lsl.w	lr, lr, r6
 80003d0:	fa20 f101 	lsr.w	r1, r0, r1
 80003d4:	ea41 010e 	orr.w	r1, r1, lr
 80003d8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003dc:	fbbc f8fe 	udiv	r8, ip, lr
 80003e0:	b2bc      	uxth	r4, r7
 80003e2:	fb0e cc18 	mls	ip, lr, r8, ip
 80003e6:	fb08 f904 	mul.w	r9, r8, r4
 80003ea:	0c0a      	lsrs	r2, r1, #16
 80003ec:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 80003f0:	40b0      	lsls	r0, r6
 80003f2:	4591      	cmp	r9, r2
 80003f4:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80003f8:	b280      	uxth	r0, r0
 80003fa:	d93e      	bls.n	800047a <__udivmoddi4+0x2ee>
 80003fc:	18ba      	adds	r2, r7, r2
 80003fe:	f108 3cff 	add.w	ip, r8, #4294967295
 8000402:	d201      	bcs.n	8000408 <__udivmoddi4+0x27c>
 8000404:	4591      	cmp	r9, r2
 8000406:	d81f      	bhi.n	8000448 <__udivmoddi4+0x2bc>
 8000408:	eba2 0209 	sub.w	r2, r2, r9
 800040c:	fbb2 f9fe 	udiv	r9, r2, lr
 8000410:	fb09 f804 	mul.w	r8, r9, r4
 8000414:	fb0e 2a19 	mls	sl, lr, r9, r2
 8000418:	b28a      	uxth	r2, r1
 800041a:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 800041e:	4542      	cmp	r2, r8
 8000420:	d229      	bcs.n	8000476 <__udivmoddi4+0x2ea>
 8000422:	18ba      	adds	r2, r7, r2
 8000424:	f109 31ff 	add.w	r1, r9, #4294967295
 8000428:	d2c2      	bcs.n	80003b0 <__udivmoddi4+0x224>
 800042a:	4542      	cmp	r2, r8
 800042c:	d2c0      	bcs.n	80003b0 <__udivmoddi4+0x224>
 800042e:	f1a9 0102 	sub.w	r1, r9, #2
 8000432:	443a      	add	r2, r7
 8000434:	e7bc      	b.n	80003b0 <__udivmoddi4+0x224>
 8000436:	45c6      	cmp	lr, r8
 8000438:	d29b      	bcs.n	8000372 <__udivmoddi4+0x1e6>
 800043a:	ebb8 0302 	subs.w	r3, r8, r2
 800043e:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000442:	3801      	subs	r0, #1
 8000444:	46e1      	mov	r9, ip
 8000446:	e794      	b.n	8000372 <__udivmoddi4+0x1e6>
 8000448:	eba7 0909 	sub.w	r9, r7, r9
 800044c:	444a      	add	r2, r9
 800044e:	fbb2 f9fe 	udiv	r9, r2, lr
 8000452:	f1a8 0c02 	sub.w	ip, r8, #2
 8000456:	fb09 f804 	mul.w	r8, r9, r4
 800045a:	e7db      	b.n	8000414 <__udivmoddi4+0x288>
 800045c:	4603      	mov	r3, r0
 800045e:	e77d      	b.n	800035c <__udivmoddi4+0x1d0>
 8000460:	46d0      	mov	r8, sl
 8000462:	e765      	b.n	8000330 <__udivmoddi4+0x1a4>
 8000464:	4608      	mov	r0, r1
 8000466:	e6fa      	b.n	800025e <__udivmoddi4+0xd2>
 8000468:	443b      	add	r3, r7
 800046a:	3a02      	subs	r2, #2
 800046c:	e730      	b.n	80002d0 <__udivmoddi4+0x144>
 800046e:	f1ac 0c02 	sub.w	ip, ip, #2
 8000472:	443b      	add	r3, r7
 8000474:	e719      	b.n	80002aa <__udivmoddi4+0x11e>
 8000476:	4649      	mov	r1, r9
 8000478:	e79a      	b.n	80003b0 <__udivmoddi4+0x224>
 800047a:	eba2 0209 	sub.w	r2, r2, r9
 800047e:	fbb2 f9fe 	udiv	r9, r2, lr
 8000482:	46c4      	mov	ip, r8
 8000484:	fb09 f804 	mul.w	r8, r9, r4
 8000488:	e7c4      	b.n	8000414 <__udivmoddi4+0x288>
 800048a:	bf00      	nop

0800048c <__aeabi_idiv0>:
 800048c:	4770      	bx	lr
 800048e:	bf00      	nop

08000490 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000490:	b480      	push	{r7}
 8000492:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000494:	f3bf 8f4f 	dsb	sy
}
 8000498:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800049a:	4b06      	ldr	r3, [pc, #24]	@ (80004b4 <__NVIC_SystemReset+0x24>)
 800049c:	68db      	ldr	r3, [r3, #12]
 800049e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80004a2:	4904      	ldr	r1, [pc, #16]	@ (80004b4 <__NVIC_SystemReset+0x24>)
 80004a4:	4b04      	ldr	r3, [pc, #16]	@ (80004b8 <__NVIC_SystemReset+0x28>)
 80004a6:	4313      	orrs	r3, r2
 80004a8:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80004aa:	f3bf 8f4f 	dsb	sy
}
 80004ae:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80004b0:	bf00      	nop
 80004b2:	e7fd      	b.n	80004b0 <__NVIC_SystemReset+0x20>
 80004b4:	e000ed00 	.word	0xe000ed00
 80004b8:	05fa0004 	.word	0x05fa0004

080004bc <uart_raw_tx>:
  g_uart_log_enabled = (enable ? 1u : 0u);
}

/* Niegatowany TX – używamy tylko w PANIC/reset itp. */
static void uart_raw_tx(const uint8_t *data, uint16_t len)
{
 80004bc:	b580      	push	{r7, lr}
 80004be:	b082      	sub	sp, #8
 80004c0:	af00      	add	r7, sp, #0
 80004c2:	6078      	str	r0, [r7, #4]
 80004c4:	460b      	mov	r3, r1
 80004c6:	807b      	strh	r3, [r7, #2]
  if (data == NULL || len == 0) return;
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	d009      	beq.n	80004e2 <uart_raw_tx+0x26>
 80004ce:	887b      	ldrh	r3, [r7, #2]
 80004d0:	2b00      	cmp	r3, #0
 80004d2:	d006      	beq.n	80004e2 <uart_raw_tx+0x26>
  (void)HAL_UART_Transmit(&huart1, (uint8_t*)data, len, 200);
 80004d4:	887a      	ldrh	r2, [r7, #2]
 80004d6:	23c8      	movs	r3, #200	@ 0xc8
 80004d8:	6879      	ldr	r1, [r7, #4]
 80004da:	4804      	ldr	r0, [pc, #16]	@ (80004ec <uart_raw_tx+0x30>)
 80004dc:	f002 fe73 	bl	80031c6 <HAL_UART_Transmit>
 80004e0:	e000      	b.n	80004e4 <uart_raw_tx+0x28>
  if (data == NULL || len == 0) return;
 80004e2:	bf00      	nop
}
 80004e4:	3708      	adds	r7, #8
 80004e6:	46bd      	mov	sp, r7
 80004e8:	bd80      	pop	{r7, pc}
 80004ea:	bf00      	nop
 80004ec:	20000444 	.word	0x20000444

080004f0 <uart_tx>:

/* Gatowany TX – normalne logi przechodzą tylko gdy flaga=1 */
static void uart_tx(const uint8_t *data, uint16_t len)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b082      	sub	sp, #8
 80004f4:	af00      	add	r7, sp, #0
 80004f6:	6078      	str	r0, [r7, #4]
 80004f8:	460b      	mov	r3, r1
 80004fa:	807b      	strh	r3, [r7, #2]
  if (!g_uart_log_enabled) return;
 80004fc:	4b07      	ldr	r3, [pc, #28]	@ (800051c <uart_tx+0x2c>)
 80004fe:	781b      	ldrb	r3, [r3, #0]
 8000500:	b2db      	uxtb	r3, r3
 8000502:	2b00      	cmp	r3, #0
 8000504:	d005      	beq.n	8000512 <uart_tx+0x22>
  uart_raw_tx(data, len);
 8000506:	887b      	ldrh	r3, [r7, #2]
 8000508:	4619      	mov	r1, r3
 800050a:	6878      	ldr	r0, [r7, #4]
 800050c:	f7ff ffd6 	bl	80004bc <uart_raw_tx>
 8000510:	e000      	b.n	8000514 <uart_tx+0x24>
  if (!g_uart_log_enabled) return;
 8000512:	bf00      	nop
}
 8000514:	3708      	adds	r7, #8
 8000516:	46bd      	mov	sp, r7
 8000518:	bd80      	pop	{r7, pc}
 800051a:	bf00      	nop
 800051c:	2000048c 	.word	0x2000048c

08000520 <uart_puts>:

static void uart_puts(const char *s)
{
 8000520:	b580      	push	{r7, lr}
 8000522:	b082      	sub	sp, #8
 8000524:	af00      	add	r7, sp, #0
 8000526:	6078      	str	r0, [r7, #4]
  if (s == NULL) return;
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	2b00      	cmp	r3, #0
 800052c:	d009      	beq.n	8000542 <uart_puts+0x22>
  uart_tx((const uint8_t*)s, (uint16_t)strlen(s));
 800052e:	6878      	ldr	r0, [r7, #4]
 8000530:	f7ff fe0c 	bl	800014c <strlen>
 8000534:	4603      	mov	r3, r0
 8000536:	b29b      	uxth	r3, r3
 8000538:	4619      	mov	r1, r3
 800053a:	6878      	ldr	r0, [r7, #4]
 800053c:	f7ff ffd8 	bl	80004f0 <uart_tx>
 8000540:	e000      	b.n	8000544 <uart_puts+0x24>
  if (s == NULL) return;
 8000542:	bf00      	nop
}
 8000544:	3708      	adds	r7, #8
 8000546:	46bd      	mov	sp, r7
 8000548:	bd80      	pop	{r7, pc}
	...

0800054c <uart_printf>:

static void uart_printf(const char *fmt, ...)
{
 800054c:	b40f      	push	{r0, r1, r2, r3}
 800054e:	b580      	push	{r7, lr}
 8000550:	b082      	sub	sp, #8
 8000552:	af00      	add	r7, sp, #0
  if (!g_uart_log_enabled) return;
 8000554:	4b0f      	ldr	r3, [pc, #60]	@ (8000594 <uart_printf+0x48>)
 8000556:	781b      	ldrb	r3, [r3, #0]
 8000558:	b2db      	uxtb	r3, r3
 800055a:	2b00      	cmp	r3, #0
 800055c:	d013      	beq.n	8000586 <uart_printf+0x3a>

  va_list ap;
  va_start(ap, fmt);
 800055e:	f107 0314 	add.w	r3, r7, #20
 8000562:	607b      	str	r3, [r7, #4]
  vsnprintf(g_uart_buf, sizeof(g_uart_buf), fmt, ap);
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	693a      	ldr	r2, [r7, #16]
 8000568:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800056c:	480a      	ldr	r0, [pc, #40]	@ (8000598 <uart_printf+0x4c>)
 800056e:	f003 f863 	bl	8003638 <vsniprintf>
  va_end(ap);

  uart_raw_tx((const uint8_t*)g_uart_buf, (uint16_t)strlen(g_uart_buf));
 8000572:	4809      	ldr	r0, [pc, #36]	@ (8000598 <uart_printf+0x4c>)
 8000574:	f7ff fdea 	bl	800014c <strlen>
 8000578:	4603      	mov	r3, r0
 800057a:	b29b      	uxth	r3, r3
 800057c:	4619      	mov	r1, r3
 800057e:	4806      	ldr	r0, [pc, #24]	@ (8000598 <uart_printf+0x4c>)
 8000580:	f7ff ff9c 	bl	80004bc <uart_raw_tx>
 8000584:	e000      	b.n	8000588 <uart_printf+0x3c>
  if (!g_uart_log_enabled) return;
 8000586:	bf00      	nop
}
 8000588:	3708      	adds	r7, #8
 800058a:	46bd      	mov	sp, r7
 800058c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000590:	b004      	add	sp, #16
 8000592:	4770      	bx	lr
 8000594:	2000048c 	.word	0x2000048c
 8000598:	20000078 	.word	0x20000078

0800059c <system_panic_reset>:

static void system_panic_reset(const char *reason)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b084      	sub	sp, #16
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
  /* PANIC zawsze wysyłamy (nawet gdy logi są wyłączone) */
  int n = snprintf(g_uart_buf, sizeof(g_uart_buf), "PANIC: %s -> RESET\r\n", (reason ? reason : "unknown"));
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d001      	beq.n	80005ae <system_panic_reset+0x12>
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	e000      	b.n	80005b0 <system_panic_reset+0x14>
 80005ae:	4b0c      	ldr	r3, [pc, #48]	@ (80005e0 <system_panic_reset+0x44>)
 80005b0:	4a0c      	ldr	r2, [pc, #48]	@ (80005e4 <system_panic_reset+0x48>)
 80005b2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80005b6:	480c      	ldr	r0, [pc, #48]	@ (80005e8 <system_panic_reset+0x4c>)
 80005b8:	f002 ffda 	bl	8003570 <sniprintf>
 80005bc:	60f8      	str	r0, [r7, #12]
  if (n > 0) uart_raw_tx((const uint8_t*)g_uart_buf, (uint16_t)n);
 80005be:	68fb      	ldr	r3, [r7, #12]
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	dd05      	ble.n	80005d0 <system_panic_reset+0x34>
 80005c4:	68fb      	ldr	r3, [r7, #12]
 80005c6:	b29b      	uxth	r3, r3
 80005c8:	4619      	mov	r1, r3
 80005ca:	4807      	ldr	r0, [pc, #28]	@ (80005e8 <system_panic_reset+0x4c>)
 80005cc:	f7ff ff76 	bl	80004bc <uart_raw_tx>

  /* Daj UARTowi chwilę na wysłanie */
  HAL_Delay(50);
 80005d0:	2032      	movs	r0, #50	@ 0x32
 80005d2:	f001 f903 	bl	80017dc <HAL_Delay>
  __ASM volatile ("cpsid i" : : : "memory");
 80005d6:	b672      	cpsid	i
}
 80005d8:	bf00      	nop

  /* Twardy reset MCU */
  __disable_irq();
  NVIC_SystemReset();
 80005da:	f7ff ff59 	bl	8000490 <__NVIC_SystemReset>
 80005de:	bf00      	nop
 80005e0:	08003f88 	.word	0x08003f88
 80005e4:	08003f90 	.word	0x08003f90
 80005e8:	20000078 	.word	0x20000078

080005ec <SPI_Lock>:
   SPI lock (prosty)
   ========================= */
static volatile uint8_t spi_busy = 0;
static volatile uint32_t spi_err_count = 0;

static void SPI_Lock(void)   { while (spi_busy) {} spi_busy = 1; }
 80005ec:	b480      	push	{r7}
 80005ee:	af00      	add	r7, sp, #0
 80005f0:	bf00      	nop
 80005f2:	4b06      	ldr	r3, [pc, #24]	@ (800060c <SPI_Lock+0x20>)
 80005f4:	781b      	ldrb	r3, [r3, #0]
 80005f6:	b2db      	uxtb	r3, r3
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d1fa      	bne.n	80005f2 <SPI_Lock+0x6>
 80005fc:	4b03      	ldr	r3, [pc, #12]	@ (800060c <SPI_Lock+0x20>)
 80005fe:	2201      	movs	r2, #1
 8000600:	701a      	strb	r2, [r3, #0]
 8000602:	bf00      	nop
 8000604:	46bd      	mov	sp, r7
 8000606:	bc80      	pop	{r7}
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop
 800060c:	2000048d 	.word	0x2000048d

08000610 <SPI_Unlock>:
static void SPI_Unlock(void) { spi_busy = 0; }
 8000610:	b480      	push	{r7}
 8000612:	af00      	add	r7, sp, #0
 8000614:	4b03      	ldr	r3, [pc, #12]	@ (8000624 <SPI_Unlock+0x14>)
 8000616:	2200      	movs	r2, #0
 8000618:	701a      	strb	r2, [r3, #0]
 800061a:	bf00      	nop
 800061c:	46bd      	mov	sp, r7
 800061e:	bc80      	pop	{r7}
 8000620:	4770      	bx	lr
 8000622:	bf00      	nop
 8000624:	2000048d 	.word	0x2000048d

08000628 <RADIO_NSS_LOW>:

/* =========================
   NSS helpers
   ========================= */
static inline void RADIO_NSS_LOW(uint8_t rid)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b082      	sub	sp, #8
 800062c:	af00      	add	r7, sp, #0
 800062e:	4603      	mov	r3, r0
 8000630:	71fb      	strb	r3, [r7, #7]
  if (rid == RID_RX1) HAL_GPIO_WritePin(RX1_NSS_GPIO_Port, RX1_NSS_Pin, GPIO_PIN_RESET);
 8000632:	79fb      	ldrb	r3, [r7, #7]
 8000634:	2b01      	cmp	r3, #1
 8000636:	d105      	bne.n	8000644 <RADIO_NSS_LOW+0x1c>
 8000638:	2200      	movs	r2, #0
 800063a:	2110      	movs	r1, #16
 800063c:	4806      	ldr	r0, [pc, #24]	@ (8000658 <RADIO_NSS_LOW+0x30>)
 800063e:	f001 fb83 	bl	8001d48 <HAL_GPIO_WritePin>
  else               HAL_GPIO_WritePin(RX2_NSS_GPIO_Port, RX2_NSS_Pin, GPIO_PIN_RESET);
}
 8000642:	e004      	b.n	800064e <RADIO_NSS_LOW+0x26>
  else               HAL_GPIO_WritePin(RX2_NSS_GPIO_Port, RX2_NSS_Pin, GPIO_PIN_RESET);
 8000644:	2200      	movs	r2, #0
 8000646:	2108      	movs	r1, #8
 8000648:	4803      	ldr	r0, [pc, #12]	@ (8000658 <RADIO_NSS_LOW+0x30>)
 800064a:	f001 fb7d 	bl	8001d48 <HAL_GPIO_WritePin>
}
 800064e:	bf00      	nop
 8000650:	3708      	adds	r7, #8
 8000652:	46bd      	mov	sp, r7
 8000654:	bd80      	pop	{r7, pc}
 8000656:	bf00      	nop
 8000658:	40010800 	.word	0x40010800

0800065c <RADIO_NSS_HIGH>:
static inline void RADIO_NSS_HIGH(uint8_t rid)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	af00      	add	r7, sp, #0
 8000662:	4603      	mov	r3, r0
 8000664:	71fb      	strb	r3, [r7, #7]
  if (rid == RID_RX1) HAL_GPIO_WritePin(RX1_NSS_GPIO_Port, RX1_NSS_Pin, GPIO_PIN_SET);
 8000666:	79fb      	ldrb	r3, [r7, #7]
 8000668:	2b01      	cmp	r3, #1
 800066a:	d105      	bne.n	8000678 <RADIO_NSS_HIGH+0x1c>
 800066c:	2201      	movs	r2, #1
 800066e:	2110      	movs	r1, #16
 8000670:	4806      	ldr	r0, [pc, #24]	@ (800068c <RADIO_NSS_HIGH+0x30>)
 8000672:	f001 fb69 	bl	8001d48 <HAL_GPIO_WritePin>
  else               HAL_GPIO_WritePin(RX2_NSS_GPIO_Port, RX2_NSS_Pin, GPIO_PIN_SET);
}
 8000676:	e004      	b.n	8000682 <RADIO_NSS_HIGH+0x26>
  else               HAL_GPIO_WritePin(RX2_NSS_GPIO_Port, RX2_NSS_Pin, GPIO_PIN_SET);
 8000678:	2201      	movs	r2, #1
 800067a:	2108      	movs	r1, #8
 800067c:	4803      	ldr	r0, [pc, #12]	@ (800068c <RADIO_NSS_HIGH+0x30>)
 800067e:	f001 fb63 	bl	8001d48 <HAL_GPIO_WritePin>
}
 8000682:	bf00      	nop
 8000684:	3708      	adds	r7, #8
 8000686:	46bd      	mov	sp, r7
 8000688:	bd80      	pop	{r7, pc}
 800068a:	bf00      	nop
 800068c:	40010800 	.word	0x40010800

08000690 <RADIO_Reset>:

/* =========================
   Reset SX127x
   ========================= */
static void RADIO_Reset(uint8_t rid)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b082      	sub	sp, #8
 8000694:	af00      	add	r7, sp, #0
 8000696:	4603      	mov	r3, r0
 8000698:	71fb      	strb	r3, [r7, #7]
  if (rid == RID_RX1)
 800069a:	79fb      	ldrb	r3, [r7, #7]
 800069c:	2b01      	cmp	r3, #1
 800069e:	d10d      	bne.n	80006bc <RADIO_Reset+0x2c>
  {
    HAL_GPIO_WritePin(RX1_RST_GPIO_Port, RX1_RST_Pin, GPIO_PIN_RESET);
 80006a0:	2200      	movs	r2, #0
 80006a2:	2101      	movs	r1, #1
 80006a4:	4810      	ldr	r0, [pc, #64]	@ (80006e8 <RADIO_Reset+0x58>)
 80006a6:	f001 fb4f 	bl	8001d48 <HAL_GPIO_WritePin>
    HAL_Delay(2);
 80006aa:	2002      	movs	r0, #2
 80006ac:	f001 f896 	bl	80017dc <HAL_Delay>
    HAL_GPIO_WritePin(RX1_RST_GPIO_Port, RX1_RST_Pin, GPIO_PIN_SET);
 80006b0:	2201      	movs	r2, #1
 80006b2:	2101      	movs	r1, #1
 80006b4:	480c      	ldr	r0, [pc, #48]	@ (80006e8 <RADIO_Reset+0x58>)
 80006b6:	f001 fb47 	bl	8001d48 <HAL_GPIO_WritePin>
 80006ba:	e00e      	b.n	80006da <RADIO_Reset+0x4a>
  }
  else
  {
    HAL_GPIO_WritePin(RX2_RST_GPIO_Port, RX2_RST_Pin, GPIO_PIN_RESET);
 80006bc:	2200      	movs	r2, #0
 80006be:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80006c2:	4809      	ldr	r0, [pc, #36]	@ (80006e8 <RADIO_Reset+0x58>)
 80006c4:	f001 fb40 	bl	8001d48 <HAL_GPIO_WritePin>
    HAL_Delay(2);
 80006c8:	2002      	movs	r0, #2
 80006ca:	f001 f887 	bl	80017dc <HAL_Delay>
    HAL_GPIO_WritePin(RX2_RST_GPIO_Port, RX2_RST_Pin, GPIO_PIN_SET);
 80006ce:	2201      	movs	r2, #1
 80006d0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80006d4:	4804      	ldr	r0, [pc, #16]	@ (80006e8 <RADIO_Reset+0x58>)
 80006d6:	f001 fb37 	bl	8001d48 <HAL_GPIO_WritePin>
  }
  HAL_Delay(10);
 80006da:	200a      	movs	r0, #10
 80006dc:	f001 f87e 	bl	80017dc <HAL_Delay>
}
 80006e0:	bf00      	nop
 80006e2:	3708      	adds	r7, #8
 80006e4:	46bd      	mov	sp, r7
 80006e6:	bd80      	pop	{r7, pc}
 80006e8:	40010c00 	.word	0x40010c00

080006ec <RADIO_ReadReg>:

/* =========================
   SPI read/write SX reg
   ========================= */
static uint8_t RADIO_ReadReg(uint8_t rid, uint8_t reg)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b084      	sub	sp, #16
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	4603      	mov	r3, r0
 80006f4:	460a      	mov	r2, r1
 80006f6:	71fb      	strb	r3, [r7, #7]
 80006f8:	4613      	mov	r3, r2
 80006fa:	71bb      	strb	r3, [r7, #6]
  uint8_t addr = reg & 0x7F;
 80006fc:	79bb      	ldrb	r3, [r7, #6]
 80006fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000702:	b2db      	uxtb	r3, r3
 8000704:	737b      	strb	r3, [r7, #13]
  uint8_t val = 0;
 8000706:	2300      	movs	r3, #0
 8000708:	733b      	strb	r3, [r7, #12]

  SPI_Lock();
 800070a:	f7ff ff6f 	bl	80005ec <SPI_Lock>
  RADIO_NSS_LOW(rid);
 800070e:	79fb      	ldrb	r3, [r7, #7]
 8000710:	4618      	mov	r0, r3
 8000712:	f7ff ff89 	bl	8000628 <RADIO_NSS_LOW>

  HAL_StatusTypeDef st1 = HAL_SPI_Transmit(&hspi1, &addr, 1, 50);
 8000716:	f107 010d 	add.w	r1, r7, #13
 800071a:	2332      	movs	r3, #50	@ 0x32
 800071c:	2201      	movs	r2, #1
 800071e:	4813      	ldr	r0, [pc, #76]	@ (800076c <RADIO_ReadReg+0x80>)
 8000720:	f001 fff0 	bl	8002704 <HAL_SPI_Transmit>
 8000724:	4603      	mov	r3, r0
 8000726:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef st2 = (st1 == HAL_OK) ? HAL_SPI_Receive(&hspi1, &val, 1, 50) : st1;
 8000728:	7bfb      	ldrb	r3, [r7, #15]
 800072a:	2b00      	cmp	r3, #0
 800072c:	d108      	bne.n	8000740 <RADIO_ReadReg+0x54>
 800072e:	f107 010c 	add.w	r1, r7, #12
 8000732:	2332      	movs	r3, #50	@ 0x32
 8000734:	2201      	movs	r2, #1
 8000736:	480d      	ldr	r0, [pc, #52]	@ (800076c <RADIO_ReadReg+0x80>)
 8000738:	f002 f928 	bl	800298c <HAL_SPI_Receive>
 800073c:	4603      	mov	r3, r0
 800073e:	e000      	b.n	8000742 <RADIO_ReadReg+0x56>
 8000740:	7bfb      	ldrb	r3, [r7, #15]
 8000742:	73bb      	strb	r3, [r7, #14]

  RADIO_NSS_HIGH(rid);
 8000744:	79fb      	ldrb	r3, [r7, #7]
 8000746:	4618      	mov	r0, r3
 8000748:	f7ff ff88 	bl	800065c <RADIO_NSS_HIGH>
  SPI_Unlock();
 800074c:	f7ff ff60 	bl	8000610 <SPI_Unlock>

  if (st2 != HAL_OK) spi_err_count++;
 8000750:	7bbb      	ldrb	r3, [r7, #14]
 8000752:	2b00      	cmp	r3, #0
 8000754:	d004      	beq.n	8000760 <RADIO_ReadReg+0x74>
 8000756:	4b06      	ldr	r3, [pc, #24]	@ (8000770 <RADIO_ReadReg+0x84>)
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	3301      	adds	r3, #1
 800075c:	4a04      	ldr	r2, [pc, #16]	@ (8000770 <RADIO_ReadReg+0x84>)
 800075e:	6013      	str	r3, [r2, #0]
  return val;
 8000760:	7b3b      	ldrb	r3, [r7, #12]
}
 8000762:	4618      	mov	r0, r3
 8000764:	3710      	adds	r7, #16
 8000766:	46bd      	mov	sp, r7
 8000768:	bd80      	pop	{r7, pc}
 800076a:	bf00      	nop
 800076c:	200003ec 	.word	0x200003ec
 8000770:	20000490 	.word	0x20000490

08000774 <RADIO_WriteReg>:

static void RADIO_WriteReg(uint8_t rid, uint8_t reg, uint8_t val)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b084      	sub	sp, #16
 8000778:	af00      	add	r7, sp, #0
 800077a:	4603      	mov	r3, r0
 800077c:	71fb      	strb	r3, [r7, #7]
 800077e:	460b      	mov	r3, r1
 8000780:	71bb      	strb	r3, [r7, #6]
 8000782:	4613      	mov	r3, r2
 8000784:	717b      	strb	r3, [r7, #5]
  uint8_t buf[2] = { (uint8_t)(reg | 0x80), val };
 8000786:	79bb      	ldrb	r3, [r7, #6]
 8000788:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800078c:	b2db      	uxtb	r3, r3
 800078e:	733b      	strb	r3, [r7, #12]
 8000790:	797b      	ldrb	r3, [r7, #5]
 8000792:	737b      	strb	r3, [r7, #13]

  SPI_Lock();
 8000794:	f7ff ff2a 	bl	80005ec <SPI_Lock>
  RADIO_NSS_LOW(rid);
 8000798:	79fb      	ldrb	r3, [r7, #7]
 800079a:	4618      	mov	r0, r3
 800079c:	f7ff ff44 	bl	8000628 <RADIO_NSS_LOW>

  HAL_StatusTypeDef st = HAL_SPI_Transmit(&hspi1, buf, 2, 50);
 80007a0:	f107 010c 	add.w	r1, r7, #12
 80007a4:	2332      	movs	r3, #50	@ 0x32
 80007a6:	2202      	movs	r2, #2
 80007a8:	480b      	ldr	r0, [pc, #44]	@ (80007d8 <RADIO_WriteReg+0x64>)
 80007aa:	f001 ffab 	bl	8002704 <HAL_SPI_Transmit>
 80007ae:	4603      	mov	r3, r0
 80007b0:	73fb      	strb	r3, [r7, #15]

  RADIO_NSS_HIGH(rid);
 80007b2:	79fb      	ldrb	r3, [r7, #7]
 80007b4:	4618      	mov	r0, r3
 80007b6:	f7ff ff51 	bl	800065c <RADIO_NSS_HIGH>
  SPI_Unlock();
 80007ba:	f7ff ff29 	bl	8000610 <SPI_Unlock>

  if (st != HAL_OK) spi_err_count++;
 80007be:	7bfb      	ldrb	r3, [r7, #15]
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d004      	beq.n	80007ce <RADIO_WriteReg+0x5a>
 80007c4:	4b05      	ldr	r3, [pc, #20]	@ (80007dc <RADIO_WriteReg+0x68>)
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	3301      	adds	r3, #1
 80007ca:	4a04      	ldr	r2, [pc, #16]	@ (80007dc <RADIO_WriteReg+0x68>)
 80007cc:	6013      	str	r3, [r2, #0]
}
 80007ce:	bf00      	nop
 80007d0:	3710      	adds	r7, #16
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}
 80007d6:	bf00      	nop
 80007d8:	200003ec 	.word	0x200003ec
 80007dc:	20000490 	.word	0x20000490

080007e0 <RADIO_ReadFifo>:

static void RADIO_ReadFifo(uint8_t rid, uint8_t *buf, uint8_t len)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b084      	sub	sp, #16
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	4603      	mov	r3, r0
 80007e8:	6039      	str	r1, [r7, #0]
 80007ea:	71fb      	strb	r3, [r7, #7]
 80007ec:	4613      	mov	r3, r2
 80007ee:	71bb      	strb	r3, [r7, #6]
  uint8_t addr = (uint8_t)(REG_FIFO & 0x7F);
 80007f0:	2300      	movs	r3, #0
 80007f2:	737b      	strb	r3, [r7, #13]

  SPI_Lock();
 80007f4:	f7ff fefa 	bl	80005ec <SPI_Lock>
  RADIO_NSS_LOW(rid);
 80007f8:	79fb      	ldrb	r3, [r7, #7]
 80007fa:	4618      	mov	r0, r3
 80007fc:	f7ff ff14 	bl	8000628 <RADIO_NSS_LOW>

  HAL_StatusTypeDef st1 = HAL_SPI_Transmit(&hspi1, &addr, 1, 50);
 8000800:	f107 010d 	add.w	r1, r7, #13
 8000804:	2332      	movs	r3, #50	@ 0x32
 8000806:	2201      	movs	r2, #1
 8000808:	4812      	ldr	r0, [pc, #72]	@ (8000854 <RADIO_ReadFifo+0x74>)
 800080a:	f001 ff7b 	bl	8002704 <HAL_SPI_Transmit>
 800080e:	4603      	mov	r3, r0
 8000810:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef st2 = (st1 == HAL_OK) ? HAL_SPI_Receive(&hspi1, buf, len, 200) : st1;
 8000812:	7bfb      	ldrb	r3, [r7, #15]
 8000814:	2b00      	cmp	r3, #0
 8000816:	d108      	bne.n	800082a <RADIO_ReadFifo+0x4a>
 8000818:	79bb      	ldrb	r3, [r7, #6]
 800081a:	b29a      	uxth	r2, r3
 800081c:	23c8      	movs	r3, #200	@ 0xc8
 800081e:	6839      	ldr	r1, [r7, #0]
 8000820:	480c      	ldr	r0, [pc, #48]	@ (8000854 <RADIO_ReadFifo+0x74>)
 8000822:	f002 f8b3 	bl	800298c <HAL_SPI_Receive>
 8000826:	4603      	mov	r3, r0
 8000828:	e000      	b.n	800082c <RADIO_ReadFifo+0x4c>
 800082a:	7bfb      	ldrb	r3, [r7, #15]
 800082c:	73bb      	strb	r3, [r7, #14]

  RADIO_NSS_HIGH(rid);
 800082e:	79fb      	ldrb	r3, [r7, #7]
 8000830:	4618      	mov	r0, r3
 8000832:	f7ff ff13 	bl	800065c <RADIO_NSS_HIGH>
  SPI_Unlock();
 8000836:	f7ff feeb 	bl	8000610 <SPI_Unlock>

  if (st2 != HAL_OK) spi_err_count++;
 800083a:	7bbb      	ldrb	r3, [r7, #14]
 800083c:	2b00      	cmp	r3, #0
 800083e:	d004      	beq.n	800084a <RADIO_ReadFifo+0x6a>
 8000840:	4b05      	ldr	r3, [pc, #20]	@ (8000858 <RADIO_ReadFifo+0x78>)
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	3301      	adds	r3, #1
 8000846:	4a04      	ldr	r2, [pc, #16]	@ (8000858 <RADIO_ReadFifo+0x78>)
 8000848:	6013      	str	r3, [r2, #0]
}
 800084a:	bf00      	nop
 800084c:	3710      	adds	r7, #16
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}
 8000852:	bf00      	nop
 8000854:	200003ec 	.word	0x200003ec
 8000858:	20000490 	.word	0x20000490

0800085c <RADIO_WriteFifo>:

static void RADIO_WriteFifo(uint8_t rid, const uint8_t *buf, uint8_t len)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b084      	sub	sp, #16
 8000860:	af00      	add	r7, sp, #0
 8000862:	4603      	mov	r3, r0
 8000864:	6039      	str	r1, [r7, #0]
 8000866:	71fb      	strb	r3, [r7, #7]
 8000868:	4613      	mov	r3, r2
 800086a:	71bb      	strb	r3, [r7, #6]
  uint8_t addr = (uint8_t)(REG_FIFO | 0x80);
 800086c:	2380      	movs	r3, #128	@ 0x80
 800086e:	737b      	strb	r3, [r7, #13]

  SPI_Lock();
 8000870:	f7ff febc 	bl	80005ec <SPI_Lock>
  RADIO_NSS_LOW(rid);
 8000874:	79fb      	ldrb	r3, [r7, #7]
 8000876:	4618      	mov	r0, r3
 8000878:	f7ff fed6 	bl	8000628 <RADIO_NSS_LOW>

  HAL_StatusTypeDef st1 = HAL_SPI_Transmit(&hspi1, &addr, 1, 50);
 800087c:	f107 010d 	add.w	r1, r7, #13
 8000880:	2332      	movs	r3, #50	@ 0x32
 8000882:	2201      	movs	r2, #1
 8000884:	4812      	ldr	r0, [pc, #72]	@ (80008d0 <RADIO_WriteFifo+0x74>)
 8000886:	f001 ff3d 	bl	8002704 <HAL_SPI_Transmit>
 800088a:	4603      	mov	r3, r0
 800088c:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef st2 = (st1 == HAL_OK) ? HAL_SPI_Transmit(&hspi1, (uint8_t*)buf, len, 200) : st1;
 800088e:	7bfb      	ldrb	r3, [r7, #15]
 8000890:	2b00      	cmp	r3, #0
 8000892:	d108      	bne.n	80008a6 <RADIO_WriteFifo+0x4a>
 8000894:	79bb      	ldrb	r3, [r7, #6]
 8000896:	b29a      	uxth	r2, r3
 8000898:	23c8      	movs	r3, #200	@ 0xc8
 800089a:	6839      	ldr	r1, [r7, #0]
 800089c:	480c      	ldr	r0, [pc, #48]	@ (80008d0 <RADIO_WriteFifo+0x74>)
 800089e:	f001 ff31 	bl	8002704 <HAL_SPI_Transmit>
 80008a2:	4603      	mov	r3, r0
 80008a4:	e000      	b.n	80008a8 <RADIO_WriteFifo+0x4c>
 80008a6:	7bfb      	ldrb	r3, [r7, #15]
 80008a8:	73bb      	strb	r3, [r7, #14]

  RADIO_NSS_HIGH(rid);
 80008aa:	79fb      	ldrb	r3, [r7, #7]
 80008ac:	4618      	mov	r0, r3
 80008ae:	f7ff fed5 	bl	800065c <RADIO_NSS_HIGH>
  SPI_Unlock();
 80008b2:	f7ff fead 	bl	8000610 <SPI_Unlock>

  if (st2 != HAL_OK) spi_err_count++;
 80008b6:	7bbb      	ldrb	r3, [r7, #14]
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d004      	beq.n	80008c6 <RADIO_WriteFifo+0x6a>
 80008bc:	4b05      	ldr	r3, [pc, #20]	@ (80008d4 <RADIO_WriteFifo+0x78>)
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	3301      	adds	r3, #1
 80008c2:	4a04      	ldr	r2, [pc, #16]	@ (80008d4 <RADIO_WriteFifo+0x78>)
 80008c4:	6013      	str	r3, [r2, #0]
}
 80008c6:	bf00      	nop
 80008c8:	3710      	adds	r7, #16
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bd80      	pop	{r7, pc}
 80008ce:	bf00      	nop
 80008d0:	200003ec 	.word	0x200003ec
 80008d4:	20000490 	.word	0x20000490

080008d8 <RADIO_SetMode>:

/* =========================
   Helpers: Mode + Freq + IQ
   ========================= */
static void RADIO_SetMode(uint8_t rid, uint8_t mode)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b082      	sub	sp, #8
 80008dc:	af00      	add	r7, sp, #0
 80008de:	4603      	mov	r3, r0
 80008e0:	460a      	mov	r2, r1
 80008e2:	71fb      	strb	r3, [r7, #7]
 80008e4:	4613      	mov	r3, r2
 80008e6:	71bb      	strb	r3, [r7, #6]
  RADIO_WriteReg(rid, REG_OP_MODE, (uint8_t)(LONG_RANGE_MODE | mode));
 80008e8:	79bb      	ldrb	r3, [r7, #6]
 80008ea:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80008ee:	b2da      	uxtb	r2, r3
 80008f0:	79fb      	ldrb	r3, [r7, #7]
 80008f2:	2101      	movs	r1, #1
 80008f4:	4618      	mov	r0, r3
 80008f6:	f7ff ff3d 	bl	8000774 <RADIO_WriteReg>
}
 80008fa:	bf00      	nop
 80008fc:	3708      	adds	r7, #8
 80008fe:	46bd      	mov	sp, r7
 8000900:	bd80      	pop	{r7, pc}
	...

08000904 <RADIO_SetFrequency_Hz>:

static void RADIO_SetFrequency_Hz(uint8_t rid, uint32_t hz)
{
 8000904:	b5b0      	push	{r4, r5, r7, lr}
 8000906:	b084      	sub	sp, #16
 8000908:	af00      	add	r7, sp, #0
 800090a:	6039      	str	r1, [r7, #0]
 800090c:	4601      	mov	r1, r0
 800090e:	71f9      	strb	r1, [r7, #7]
  // FRF = (hz << 19) / 32e6
  uint64_t frf = ((uint64_t)hz << 19) / 32000000ULL;
 8000910:	6839      	ldr	r1, [r7, #0]
 8000912:	2000      	movs	r0, #0
 8000914:	460a      	mov	r2, r1
 8000916:	4603      	mov	r3, r0
 8000918:	0b55      	lsrs	r5, r2, #13
 800091a:	04d4      	lsls	r4, r2, #19
 800091c:	4a1a      	ldr	r2, [pc, #104]	@ (8000988 <RADIO_SetFrequency_Hz+0x84>)
 800091e:	f04f 0300 	mov.w	r3, #0
 8000922:	4620      	mov	r0, r4
 8000924:	4629      	mov	r1, r5
 8000926:	f7ff fc19 	bl	800015c <__aeabi_uldivmod>
 800092a:	4602      	mov	r2, r0
 800092c:	460b      	mov	r3, r1
 800092e:	e9c7 2302 	strd	r2, r3, [r7, #8]
  RADIO_WriteReg(rid, REG_FRF_MSB, (uint8_t)(frf >> 16));
 8000932:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000936:	f04f 0200 	mov.w	r2, #0
 800093a:	f04f 0300 	mov.w	r3, #0
 800093e:	0c02      	lsrs	r2, r0, #16
 8000940:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000944:	0c0b      	lsrs	r3, r1, #16
 8000946:	b2d2      	uxtb	r2, r2
 8000948:	79fb      	ldrb	r3, [r7, #7]
 800094a:	2106      	movs	r1, #6
 800094c:	4618      	mov	r0, r3
 800094e:	f7ff ff11 	bl	8000774 <RADIO_WriteReg>
  RADIO_WriteReg(rid, REG_FRF_MID, (uint8_t)(frf >> 8));
 8000952:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000956:	f04f 0200 	mov.w	r2, #0
 800095a:	f04f 0300 	mov.w	r3, #0
 800095e:	0a02      	lsrs	r2, r0, #8
 8000960:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8000964:	0a0b      	lsrs	r3, r1, #8
 8000966:	b2d2      	uxtb	r2, r2
 8000968:	79fb      	ldrb	r3, [r7, #7]
 800096a:	2107      	movs	r1, #7
 800096c:	4618      	mov	r0, r3
 800096e:	f7ff ff01 	bl	8000774 <RADIO_WriteReg>
  RADIO_WriteReg(rid, REG_FRF_LSB, (uint8_t)(frf >> 0));
 8000972:	7a3a      	ldrb	r2, [r7, #8]
 8000974:	79fb      	ldrb	r3, [r7, #7]
 8000976:	2108      	movs	r1, #8
 8000978:	4618      	mov	r0, r3
 800097a:	f7ff fefb 	bl	8000774 <RADIO_WriteReg>
}
 800097e:	bf00      	nop
 8000980:	3710      	adds	r7, #16
 8000982:	46bd      	mov	sp, r7
 8000984:	bdb0      	pop	{r4, r5, r7, pc}
 8000986:	bf00      	nop
 8000988:	01e84800 	.word	0x01e84800

0800098c <RADIO_SetInvertIQ>:

static void RADIO_SetInvertIQ(uint8_t rid, uint8_t invert)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b082      	sub	sp, #8
 8000990:	af00      	add	r7, sp, #0
 8000992:	4603      	mov	r3, r0
 8000994:	460a      	mov	r2, r1
 8000996:	71fb      	strb	r3, [r7, #7]
 8000998:	4613      	mov	r3, r2
 800099a:	71bb      	strb	r3, [r7, #6]
  if (!invert)
 800099c:	79bb      	ldrb	r3, [r7, #6]
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d10c      	bne.n	80009bc <RADIO_SetInvertIQ+0x30>
  {
    RADIO_WriteReg(rid, REG_INVERT_IQ,  0x27);
 80009a2:	79fb      	ldrb	r3, [r7, #7]
 80009a4:	2227      	movs	r2, #39	@ 0x27
 80009a6:	2133      	movs	r1, #51	@ 0x33
 80009a8:	4618      	mov	r0, r3
 80009aa:	f7ff fee3 	bl	8000774 <RADIO_WriteReg>
    RADIO_WriteReg(rid, REG_INVERT_IQ2, 0x1D);
 80009ae:	79fb      	ldrb	r3, [r7, #7]
 80009b0:	221d      	movs	r2, #29
 80009b2:	213b      	movs	r1, #59	@ 0x3b
 80009b4:	4618      	mov	r0, r3
 80009b6:	f7ff fedd 	bl	8000774 <RADIO_WriteReg>
  else
  {
    RADIO_WriteReg(rid, REG_INVERT_IQ,  0x66);
    RADIO_WriteReg(rid, REG_INVERT_IQ2, 0x19);
  }
}
 80009ba:	e00b      	b.n	80009d4 <RADIO_SetInvertIQ+0x48>
    RADIO_WriteReg(rid, REG_INVERT_IQ,  0x66);
 80009bc:	79fb      	ldrb	r3, [r7, #7]
 80009be:	2266      	movs	r2, #102	@ 0x66
 80009c0:	2133      	movs	r1, #51	@ 0x33
 80009c2:	4618      	mov	r0, r3
 80009c4:	f7ff fed6 	bl	8000774 <RADIO_WriteReg>
    RADIO_WriteReg(rid, REG_INVERT_IQ2, 0x19);
 80009c8:	79fb      	ldrb	r3, [r7, #7]
 80009ca:	2219      	movs	r2, #25
 80009cc:	213b      	movs	r1, #59	@ 0x3b
 80009ce:	4618      	mov	r0, r3
 80009d0:	f7ff fed0 	bl	8000774 <RADIO_WriteReg>
}
 80009d4:	bf00      	nop
 80009d6:	3708      	adds	r7, #8
 80009d8:	46bd      	mov	sp, r7
 80009da:	bd80      	pop	{r7, pc}

080009dc <RADIO_ReadPacketSNR_q4>:

/* =========================
   Packet SNR/RSSI (debug)
   ========================= */
static int8_t RADIO_ReadPacketSNR_q4(uint8_t rid)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b082      	sub	sp, #8
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	4603      	mov	r3, r0
 80009e4:	71fb      	strb	r3, [r7, #7]
  return (int8_t)RADIO_ReadReg(rid, REG_PKT_SNR_VALUE);
 80009e6:	79fb      	ldrb	r3, [r7, #7]
 80009e8:	2119      	movs	r1, #25
 80009ea:	4618      	mov	r0, r3
 80009ec:	f7ff fe7e 	bl	80006ec <RADIO_ReadReg>
 80009f0:	4603      	mov	r3, r0
 80009f2:	b25b      	sxtb	r3, r3
}
 80009f4:	4618      	mov	r0, r3
 80009f6:	3708      	adds	r7, #8
 80009f8:	46bd      	mov	sp, r7
 80009fa:	bd80      	pop	{r7, pc}

080009fc <RADIO_ReadPacketRSSI_dBm>:

static int16_t RADIO_ReadPacketRSSI_dBm(uint8_t rid)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b084      	sub	sp, #16
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	4603      	mov	r3, r0
 8000a04:	71fb      	strb	r3, [r7, #7]
  // approximate for 433MHz band
  uint8_t raw = RADIO_ReadReg(rid, REG_PKT_RSSI_VALUE);
 8000a06:	79fb      	ldrb	r3, [r7, #7]
 8000a08:	211a      	movs	r1, #26
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	f7ff fe6e 	bl	80006ec <RADIO_ReadReg>
 8000a10:	4603      	mov	r3, r0
 8000a12:	73fb      	strb	r3, [r7, #15]
  return (int16_t)raw - 157;
 8000a14:	7bfb      	ldrb	r3, [r7, #15]
 8000a16:	b29b      	uxth	r3, r3
 8000a18:	3b9d      	subs	r3, #157	@ 0x9d
 8000a1a:	b29b      	uxth	r3, r3
 8000a1c:	b21b      	sxth	r3, r3
}
 8000a1e:	4618      	mov	r0, r3
 8000a20:	3710      	adds	r7, #16
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bd80      	pop	{r7, pc}

08000a26 <RADIO_RX_LoRaInit>:

/* =========================
   LoRa init + RX start
   ========================= */
static void RADIO_RX_LoRaInit(uint8_t rid)
{
 8000a26:	b580      	push	{r7, lr}
 8000a28:	b084      	sub	sp, #16
 8000a2a:	af00      	add	r7, sp, #0
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	71fb      	strb	r3, [r7, #7]
  RADIO_SetMode(rid, MODE_SLEEP);
 8000a30:	79fb      	ldrb	r3, [r7, #7]
 8000a32:	2100      	movs	r1, #0
 8000a34:	4618      	mov	r0, r3
 8000a36:	f7ff ff4f 	bl	80008d8 <RADIO_SetMode>
  HAL_Delay(5);
 8000a3a:	2005      	movs	r0, #5
 8000a3c:	f000 fece 	bl	80017dc <HAL_Delay>

  RADIO_WriteReg(rid, REG_FIFO_TX_BASE_ADDR, 0x00);
 8000a40:	79fb      	ldrb	r3, [r7, #7]
 8000a42:	2200      	movs	r2, #0
 8000a44:	210e      	movs	r1, #14
 8000a46:	4618      	mov	r0, r3
 8000a48:	f7ff fe94 	bl	8000774 <RADIO_WriteReg>
  RADIO_WriteReg(rid, REG_FIFO_RX_BASE_ADDR, 0x00);
 8000a4c:	79fb      	ldrb	r3, [r7, #7]
 8000a4e:	2200      	movs	r2, #0
 8000a50:	210f      	movs	r1, #15
 8000a52:	4618      	mov	r0, r3
 8000a54:	f7ff fe8e 	bl	8000774 <RADIO_WriteReg>

  // LNA boost
  RADIO_WriteReg(rid, REG_LNA, (uint8_t)(RADIO_ReadReg(rid, REG_LNA) | 0x03));
 8000a58:	79fb      	ldrb	r3, [r7, #7]
 8000a5a:	210c      	movs	r1, #12
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	f7ff fe45 	bl	80006ec <RADIO_ReadReg>
 8000a62:	4603      	mov	r3, r0
 8000a64:	f043 0303 	orr.w	r3, r3, #3
 8000a68:	b2da      	uxtb	r2, r3
 8000a6a:	79fb      	ldrb	r3, [r7, #7]
 8000a6c:	210c      	movs	r1, #12
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f7ff fe80 	bl	8000774 <RADIO_WriteReg>

  // SyncWord + modem config
  RADIO_WriteReg(rid, REG_SYNC_WORD, RX_LORA_SYNCWORD);
 8000a74:	79fb      	ldrb	r3, [r7, #7]
 8000a76:	2212      	movs	r2, #18
 8000a78:	2139      	movs	r1, #57	@ 0x39
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	f7ff fe7a 	bl	8000774 <RADIO_WriteReg>

  // DIO mapping: DIO0=RxDone (LoRa)
  RADIO_WriteReg(rid, REG_DIO_MAPPING_1, 0x00);
 8000a80:	79fb      	ldrb	r3, [r7, #7]
 8000a82:	2200      	movs	r2, #0
 8000a84:	2140      	movs	r1, #64	@ 0x40
 8000a86:	4618      	mov	r0, r3
 8000a88:	f7ff fe74 	bl	8000774 <RADIO_WriteReg>
  RADIO_WriteReg(rid, REG_DIO_MAPPING_2, 0x00);
 8000a8c:	79fb      	ldrb	r3, [r7, #7]
 8000a8e:	2200      	movs	r2, #0
 8000a90:	2141      	movs	r1, #65	@ 0x41
 8000a92:	4618      	mov	r0, r3
 8000a94:	f7ff fe6e 	bl	8000774 <RADIO_WriteReg>

  RADIO_WriteReg(rid, REG_MODEM_CONFIG_1, RX_LORA_BW_CR_EXPL);
 8000a98:	79fb      	ldrb	r3, [r7, #7]
 8000a9a:	2274      	movs	r2, #116	@ 0x74
 8000a9c:	211d      	movs	r1, #29
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	f7ff fe68 	bl	8000774 <RADIO_WriteReg>
  RADIO_WriteReg(rid, REG_MODEM_CONFIG_2, RX_LORA_SF_CRC);
 8000aa4:	79fb      	ldrb	r3, [r7, #7]
 8000aa6:	2294      	movs	r2, #148	@ 0x94
 8000aa8:	211e      	movs	r1, #30
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f7ff fe62 	bl	8000774 <RADIO_WriteReg>
  RADIO_WriteReg(rid, REG_MODEM_CONFIG_3, RX_LORA_MODEM_CFG3);
 8000ab0:	79fb      	ldrb	r3, [r7, #7]
 8000ab2:	2204      	movs	r2, #4
 8000ab4:	2126      	movs	r1, #38	@ 0x26
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	f7ff fe5c 	bl	8000774 <RADIO_WriteReg>

  RADIO_SetInvertIQ(rid, RX_LORA_INVERT_IQ);
 8000abc:	79fb      	ldrb	r3, [r7, #7]
 8000abe:	2100      	movs	r1, #0
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	f7ff ff63 	bl	800098c <RADIO_SetInvertIQ>

  // Preamble = 8
  RADIO_WriteReg(rid, REG_PREAMBLE_MSB, 0x00);
 8000ac6:	79fb      	ldrb	r3, [r7, #7]
 8000ac8:	2200      	movs	r2, #0
 8000aca:	2120      	movs	r1, #32
 8000acc:	4618      	mov	r0, r3
 8000ace:	f7ff fe51 	bl	8000774 <RADIO_WriteReg>
  RADIO_WriteReg(rid, REG_PREAMBLE_LSB, 0x08);
 8000ad2:	79fb      	ldrb	r3, [r7, #7]
 8000ad4:	2208      	movs	r2, #8
 8000ad6:	2121      	movs	r1, #33	@ 0x21
 8000ad8:	4618      	mov	r0, r3
 8000ada:	f7ff fe4b 	bl	8000774 <RADIO_WriteReg>

  // DIO0 = RxDone
  uint8_t dmap1 = RADIO_ReadReg(rid, REG_DIO_MAPPING_1);
 8000ade:	79fb      	ldrb	r3, [r7, #7]
 8000ae0:	2140      	movs	r1, #64	@ 0x40
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	f7ff fe02 	bl	80006ec <RADIO_ReadReg>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	73fb      	strb	r3, [r7, #15]
  dmap1 &= 0x3F;
 8000aec:	7bfb      	ldrb	r3, [r7, #15]
 8000aee:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000af2:	73fb      	strb	r3, [r7, #15]
  RADIO_WriteReg(rid, REG_DIO_MAPPING_1, dmap1);
 8000af4:	7bfa      	ldrb	r2, [r7, #15]
 8000af6:	79fb      	ldrb	r3, [r7, #7]
 8000af8:	2140      	movs	r1, #64	@ 0x40
 8000afa:	4618      	mov	r0, r3
 8000afc:	f7ff fe3a 	bl	8000774 <RADIO_WriteReg>

  // clear IRQ
  RADIO_WriteReg(rid, REG_IRQ_FLAGS, 0xFF);
 8000b00:	79fb      	ldrb	r3, [r7, #7]
 8000b02:	22ff      	movs	r2, #255	@ 0xff
 8000b04:	2112      	movs	r1, #18
 8000b06:	4618      	mov	r0, r3
 8000b08:	f7ff fe34 	bl	8000774 <RADIO_WriteReg>

  RADIO_SetMode(rid, MODE_STDBY);
 8000b0c:	79fb      	ldrb	r3, [r7, #7]
 8000b0e:	2101      	movs	r1, #1
 8000b10:	4618      	mov	r0, r3
 8000b12:	f7ff fee1 	bl	80008d8 <RADIO_SetMode>
  HAL_Delay(5);
 8000b16:	2005      	movs	r0, #5
 8000b18:	f000 fe60 	bl	80017dc <HAL_Delay>
}
 8000b1c:	bf00      	nop
 8000b1e:	3710      	adds	r7, #16
 8000b20:	46bd      	mov	sp, r7
 8000b22:	bd80      	pop	{r7, pc}

08000b24 <RADIO_RX_StartContinuous>:

static void RADIO_RX_StartContinuous(uint8_t rid)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b082      	sub	sp, #8
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	71fb      	strb	r3, [r7, #7]
  RADIO_WriteReg(rid, REG_IRQ_FLAGS, 0xFF);
 8000b2e:	79fb      	ldrb	r3, [r7, #7]
 8000b30:	22ff      	movs	r2, #255	@ 0xff
 8000b32:	2112      	movs	r1, #18
 8000b34:	4618      	mov	r0, r3
 8000b36:	f7ff fe1d 	bl	8000774 <RADIO_WriteReg>
  RADIO_SetMode(rid, MODE_RX_CONTINUOUS);
 8000b3a:	79fb      	ldrb	r3, [r7, #7]
 8000b3c:	2105      	movs	r1, #5
 8000b3e:	4618      	mov	r0, r3
 8000b40:	f7ff feca 	bl	80008d8 <RADIO_SetMode>
}
 8000b44:	bf00      	nop
 8000b46:	3708      	adds	r7, #8
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	bd80      	pop	{r7, pc}

08000b4c <RADIO_TX_Send>:

/* =========================
   TX send on Radio2
   ========================= */
static void RADIO_TX_Send(uint8_t rid, const uint8_t *payload, uint8_t len)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b086      	sub	sp, #24
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	4603      	mov	r3, r0
 8000b54:	6039      	str	r1, [r7, #0]
 8000b56:	71fb      	strb	r3, [r7, #7]
 8000b58:	4613      	mov	r3, r2
 8000b5a:	71bb      	strb	r3, [r7, #6]
  if (len == 0) return;
 8000b5c:	79bb      	ldrb	r3, [r7, #6]
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d06f      	beq.n	8000c42 <RADIO_TX_Send+0xf6>

  RADIO_SetMode(rid, MODE_STDBY);
 8000b62:	79fb      	ldrb	r3, [r7, #7]
 8000b64:	2101      	movs	r1, #1
 8000b66:	4618      	mov	r0, r3
 8000b68:	f7ff feb6 	bl	80008d8 <RADIO_SetMode>
  HAL_Delay(1);
 8000b6c:	2001      	movs	r0, #1
 8000b6e:	f000 fe35 	bl	80017dc <HAL_Delay>

  // DIO0 = TxDone (LoRa): bits [7:6] = 01
  uint8_t dmap1 = RADIO_ReadReg(rid, REG_DIO_MAPPING_1);
 8000b72:	79fb      	ldrb	r3, [r7, #7]
 8000b74:	2140      	movs	r1, #64	@ 0x40
 8000b76:	4618      	mov	r0, r3
 8000b78:	f7ff fdb8 	bl	80006ec <RADIO_ReadReg>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	75bb      	strb	r3, [r7, #22]
  dmap1 = (uint8_t)((dmap1 & 0x3F) | 0x40);
 8000b80:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8000b84:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000b88:	b25b      	sxtb	r3, r3
 8000b8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000b8e:	b25b      	sxtb	r3, r3
 8000b90:	75bb      	strb	r3, [r7, #22]
  RADIO_WriteReg(rid, REG_DIO_MAPPING_1, dmap1);
 8000b92:	7dba      	ldrb	r2, [r7, #22]
 8000b94:	79fb      	ldrb	r3, [r7, #7]
 8000b96:	2140      	movs	r1, #64	@ 0x40
 8000b98:	4618      	mov	r0, r3
 8000b9a:	f7ff fdeb 	bl	8000774 <RADIO_WriteReg>

  RADIO_WriteReg(rid, REG_IRQ_FLAGS, 0xFF);
 8000b9e:	79fb      	ldrb	r3, [r7, #7]
 8000ba0:	22ff      	movs	r2, #255	@ 0xff
 8000ba2:	2112      	movs	r1, #18
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f7ff fde5 	bl	8000774 <RADIO_WriteReg>

  RADIO_WriteReg(rid, REG_FIFO_TX_BASE_ADDR, 0x00);
 8000baa:	79fb      	ldrb	r3, [r7, #7]
 8000bac:	2200      	movs	r2, #0
 8000bae:	210e      	movs	r1, #14
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	f7ff fddf 	bl	8000774 <RADIO_WriteReg>
  RADIO_WriteReg(rid, REG_FIFO_ADDR_PTR, 0x00);
 8000bb6:	79fb      	ldrb	r3, [r7, #7]
 8000bb8:	2200      	movs	r2, #0
 8000bba:	210d      	movs	r1, #13
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f7ff fdd9 	bl	8000774 <RADIO_WriteReg>

  RADIO_WriteFifo(rid, payload, len);
 8000bc2:	79ba      	ldrb	r2, [r7, #6]
 8000bc4:	79fb      	ldrb	r3, [r7, #7]
 8000bc6:	6839      	ldr	r1, [r7, #0]
 8000bc8:	4618      	mov	r0, r3
 8000bca:	f7ff fe47 	bl	800085c <RADIO_WriteFifo>
  RADIO_WriteReg(rid, REG_PAYLOAD_LENGTH, len);
 8000bce:	79ba      	ldrb	r2, [r7, #6]
 8000bd0:	79fb      	ldrb	r3, [r7, #7]
 8000bd2:	2122      	movs	r1, #34	@ 0x22
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	f7ff fdcd 	bl	8000774 <RADIO_WriteReg>

  RADIO_SetMode(rid, MODE_TX);
 8000bda:	79fb      	ldrb	r3, [r7, #7]
 8000bdc:	2103      	movs	r1, #3
 8000bde:	4618      	mov	r0, r3
 8000be0:	f7ff fe7a 	bl	80008d8 <RADIO_SetMode>

  uint32_t t0 = HAL_GetTick();
 8000be4:	f000 fdf0 	bl	80017c8 <HAL_GetTick>
 8000be8:	6138      	str	r0, [r7, #16]
  uint8_t tx_done = 0;
 8000bea:	2300      	movs	r3, #0
 8000bec:	75fb      	strb	r3, [r7, #23]

  while (HAL_GetTick() - t0 < 2000)
 8000bee:	e014      	b.n	8000c1a <RADIO_TX_Send+0xce>
  {
    uint8_t irq = RADIO_ReadReg(rid, REG_IRQ_FLAGS);
 8000bf0:	79fb      	ldrb	r3, [r7, #7]
 8000bf2:	2112      	movs	r1, #18
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	f7ff fd79 	bl	80006ec <RADIO_ReadReg>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	73fb      	strb	r3, [r7, #15]
    if (irq & IRQ_TX_DONE)
 8000bfe:	7bfb      	ldrb	r3, [r7, #15]
 8000c00:	f003 0308 	and.w	r3, r3, #8
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d008      	beq.n	8000c1a <RADIO_TX_Send+0xce>
    {
      RADIO_WriteReg(rid, REG_IRQ_FLAGS, irq);
 8000c08:	7bfa      	ldrb	r2, [r7, #15]
 8000c0a:	79fb      	ldrb	r3, [r7, #7]
 8000c0c:	2112      	movs	r1, #18
 8000c0e:	4618      	mov	r0, r3
 8000c10:	f7ff fdb0 	bl	8000774 <RADIO_WriteReg>
      tx_done = 1;
 8000c14:	2301      	movs	r3, #1
 8000c16:	75fb      	strb	r3, [r7, #23]
      break;
 8000c18:	e007      	b.n	8000c2a <RADIO_TX_Send+0xde>
  while (HAL_GetTick() - t0 < 2000)
 8000c1a:	f000 fdd5 	bl	80017c8 <HAL_GetTick>
 8000c1e:	4602      	mov	r2, r0
 8000c20:	693b      	ldr	r3, [r7, #16]
 8000c22:	1ad3      	subs	r3, r2, r3
 8000c24:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000c28:	d3e2      	bcc.n	8000bf0 <RADIO_TX_Send+0xa4>
    }
  }

  /* TX się nie zakończył → reset całości */
  if (!tx_done)
 8000c2a:	7dfb      	ldrb	r3, [r7, #23]
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d102      	bne.n	8000c36 <RADIO_TX_Send+0xea>
  {
    system_panic_reset("TX stuck");
 8000c30:	4806      	ldr	r0, [pc, #24]	@ (8000c4c <RADIO_TX_Send+0x100>)
 8000c32:	f7ff fcb3 	bl	800059c <system_panic_reset>
  }

  /* R2 wraca do STDBY (oszczędność energii) */
  RADIO_SetMode(rid, MODE_STDBY);
 8000c36:	79fb      	ldrb	r3, [r7, #7]
 8000c38:	2101      	movs	r1, #1
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	f7ff fe4c 	bl	80008d8 <RADIO_SetMode>
 8000c40:	e000      	b.n	8000c44 <RADIO_TX_Send+0xf8>
  if (len == 0) return;
 8000c42:	bf00      	nop
}
 8000c44:	3718      	adds	r7, #24
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	08003fa8 	.word	0x08003fa8

08000c50 <print_aprs_payload>:

/* =========================
   APRS print: HEX + ASCII (sanitized) with optional 3-byte header skip
   ========================= */
static void print_aprs_payload(uint8_t rid, const uint8_t *buf, uint8_t len)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b088      	sub	sp, #32
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	4603      	mov	r3, r0
 8000c58:	6039      	str	r1, [r7, #0]
 8000c5a:	71fb      	strb	r3, [r7, #7]
 8000c5c:	4613      	mov	r3, r2
 8000c5e:	71bb      	strb	r3, [r7, #6]
  uint8_t start = 0;
 8000c60:	2300      	movs	r3, #0
 8000c62:	77fb      	strb	r3, [r7, #31]

  // iGate header: 3C FF 01
  if (len > 3 && buf[0] == 0x3C && buf[1] == 0xFF && buf[2] == 0x01)
 8000c64:	79bb      	ldrb	r3, [r7, #6]
 8000c66:	2b03      	cmp	r3, #3
 8000c68:	d90f      	bls.n	8000c8a <print_aprs_payload+0x3a>
 8000c6a:	683b      	ldr	r3, [r7, #0]
 8000c6c:	781b      	ldrb	r3, [r3, #0]
 8000c6e:	2b3c      	cmp	r3, #60	@ 0x3c
 8000c70:	d10b      	bne.n	8000c8a <print_aprs_payload+0x3a>
 8000c72:	683b      	ldr	r3, [r7, #0]
 8000c74:	3301      	adds	r3, #1
 8000c76:	781b      	ldrb	r3, [r3, #0]
 8000c78:	2bff      	cmp	r3, #255	@ 0xff
 8000c7a:	d106      	bne.n	8000c8a <print_aprs_payload+0x3a>
 8000c7c:	683b      	ldr	r3, [r7, #0]
 8000c7e:	3302      	adds	r3, #2
 8000c80:	781b      	ldrb	r3, [r3, #0]
 8000c82:	2b01      	cmp	r3, #1
 8000c84:	d101      	bne.n	8000c8a <print_aprs_payload+0x3a>
    start = 3;
 8000c86:	2303      	movs	r3, #3
 8000c88:	77fb      	strb	r3, [r7, #31]

  char *out = g_aprs_out;
 8000c8a:	4b4b      	ldr	r3, [pc, #300]	@ (8000db8 <print_aprs_payload+0x168>)
 8000c8c:	613b      	str	r3, [r7, #16]
  int pos = 0;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	61bb      	str	r3, [r7, #24]

  pos += snprintf(out + pos, sizeof(g_aprs_out) - pos, "R%u HEX:", (unsigned)rid);
 8000c92:	69bb      	ldr	r3, [r7, #24]
 8000c94:	693a      	ldr	r2, [r7, #16]
 8000c96:	18d0      	adds	r0, r2, r3
 8000c98:	69bb      	ldr	r3, [r7, #24]
 8000c9a:	f1c3 01f0 	rsb	r1, r3, #240	@ 0xf0
 8000c9e:	79fb      	ldrb	r3, [r7, #7]
 8000ca0:	4a46      	ldr	r2, [pc, #280]	@ (8000dbc <print_aprs_payload+0x16c>)
 8000ca2:	f002 fc65 	bl	8003570 <sniprintf>
 8000ca6:	4602      	mov	r2, r0
 8000ca8:	69bb      	ldr	r3, [r7, #24]
 8000caa:	4413      	add	r3, r2
 8000cac:	61bb      	str	r3, [r7, #24]
  for (uint8_t i = 0; i < len && pos < (int)sizeof(g_aprs_out) - 4; i++)
 8000cae:	2300      	movs	r3, #0
 8000cb0:	75fb      	strb	r3, [r7, #23]
 8000cb2:	e013      	b.n	8000cdc <print_aprs_payload+0x8c>
    pos += snprintf(out + pos, sizeof(g_aprs_out) - pos, " %02X", buf[i]);
 8000cb4:	69bb      	ldr	r3, [r7, #24]
 8000cb6:	693a      	ldr	r2, [r7, #16]
 8000cb8:	18d0      	adds	r0, r2, r3
 8000cba:	69bb      	ldr	r3, [r7, #24]
 8000cbc:	f1c3 01f0 	rsb	r1, r3, #240	@ 0xf0
 8000cc0:	7dfb      	ldrb	r3, [r7, #23]
 8000cc2:	683a      	ldr	r2, [r7, #0]
 8000cc4:	4413      	add	r3, r2
 8000cc6:	781b      	ldrb	r3, [r3, #0]
 8000cc8:	4a3d      	ldr	r2, [pc, #244]	@ (8000dc0 <print_aprs_payload+0x170>)
 8000cca:	f002 fc51 	bl	8003570 <sniprintf>
 8000cce:	4602      	mov	r2, r0
 8000cd0:	69bb      	ldr	r3, [r7, #24]
 8000cd2:	4413      	add	r3, r2
 8000cd4:	61bb      	str	r3, [r7, #24]
  for (uint8_t i = 0; i < len && pos < (int)sizeof(g_aprs_out) - 4; i++)
 8000cd6:	7dfb      	ldrb	r3, [r7, #23]
 8000cd8:	3301      	adds	r3, #1
 8000cda:	75fb      	strb	r3, [r7, #23]
 8000cdc:	7dfa      	ldrb	r2, [r7, #23]
 8000cde:	79bb      	ldrb	r3, [r7, #6]
 8000ce0:	429a      	cmp	r2, r3
 8000ce2:	d202      	bcs.n	8000cea <print_aprs_payload+0x9a>
 8000ce4:	69bb      	ldr	r3, [r7, #24]
 8000ce6:	2beb      	cmp	r3, #235	@ 0xeb
 8000ce8:	dde4      	ble.n	8000cb4 <print_aprs_payload+0x64>
  pos += snprintf(out + pos, sizeof(g_aprs_out) - pos, "\r\n");
 8000cea:	69bb      	ldr	r3, [r7, #24]
 8000cec:	693a      	ldr	r2, [r7, #16]
 8000cee:	18d0      	adds	r0, r2, r3
 8000cf0:	69bb      	ldr	r3, [r7, #24]
 8000cf2:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 8000cf6:	4a33      	ldr	r2, [pc, #204]	@ (8000dc4 <print_aprs_payload+0x174>)
 8000cf8:	4619      	mov	r1, r3
 8000cfa:	f002 fc39 	bl	8003570 <sniprintf>
 8000cfe:	4602      	mov	r2, r0
 8000d00:	69bb      	ldr	r3, [r7, #24]
 8000d02:	4413      	add	r3, r2
 8000d04:	61bb      	str	r3, [r7, #24]

  uart_tx((const uint8_t*)out, (uint16_t)pos);
 8000d06:	69bb      	ldr	r3, [r7, #24]
 8000d08:	b29b      	uxth	r3, r3
 8000d0a:	4619      	mov	r1, r3
 8000d0c:	6938      	ldr	r0, [r7, #16]
 8000d0e:	f7ff fbef 	bl	80004f0 <uart_tx>

  pos = 0;
 8000d12:	2300      	movs	r3, #0
 8000d14:	61bb      	str	r3, [r7, #24]
  pos += snprintf(out + pos, sizeof(g_aprs_out) - pos, "R%u ASCII: ", (unsigned)rid);
 8000d16:	69bb      	ldr	r3, [r7, #24]
 8000d18:	693a      	ldr	r2, [r7, #16]
 8000d1a:	18d0      	adds	r0, r2, r3
 8000d1c:	69bb      	ldr	r3, [r7, #24]
 8000d1e:	f1c3 01f0 	rsb	r1, r3, #240	@ 0xf0
 8000d22:	79fb      	ldrb	r3, [r7, #7]
 8000d24:	4a28      	ldr	r2, [pc, #160]	@ (8000dc8 <print_aprs_payload+0x178>)
 8000d26:	f002 fc23 	bl	8003570 <sniprintf>
 8000d2a:	4602      	mov	r2, r0
 8000d2c:	69bb      	ldr	r3, [r7, #24]
 8000d2e:	4413      	add	r3, r2
 8000d30:	61bb      	str	r3, [r7, #24]

  for (uint8_t i = start; i < len && pos < (int)sizeof(g_aprs_out) - 3; i++)
 8000d32:	7ffb      	ldrb	r3, [r7, #31]
 8000d34:	75bb      	strb	r3, [r7, #22]
 8000d36:	e01e      	b.n	8000d76 <print_aprs_payload+0x126>
  {
    uint8_t c = buf[i];
 8000d38:	7dbb      	ldrb	r3, [r7, #22]
 8000d3a:	683a      	ldr	r2, [r7, #0]
 8000d3c:	4413      	add	r3, r2
 8000d3e:	781b      	ldrb	r3, [r3, #0]
 8000d40:	73fb      	strb	r3, [r7, #15]
    if (c >= 32 && c <= 126) out[pos++] = (char)c;
 8000d42:	7bfb      	ldrb	r3, [r7, #15]
 8000d44:	2b1f      	cmp	r3, #31
 8000d46:	d90b      	bls.n	8000d60 <print_aprs_payload+0x110>
 8000d48:	7bfb      	ldrb	r3, [r7, #15]
 8000d4a:	2b7e      	cmp	r3, #126	@ 0x7e
 8000d4c:	d808      	bhi.n	8000d60 <print_aprs_payload+0x110>
 8000d4e:	69bb      	ldr	r3, [r7, #24]
 8000d50:	1c5a      	adds	r2, r3, #1
 8000d52:	61ba      	str	r2, [r7, #24]
 8000d54:	461a      	mov	r2, r3
 8000d56:	693b      	ldr	r3, [r7, #16]
 8000d58:	4413      	add	r3, r2
 8000d5a:	7bfa      	ldrb	r2, [r7, #15]
 8000d5c:	701a      	strb	r2, [r3, #0]
 8000d5e:	e007      	b.n	8000d70 <print_aprs_payload+0x120>
    else out[pos++] = '.';
 8000d60:	69bb      	ldr	r3, [r7, #24]
 8000d62:	1c5a      	adds	r2, r3, #1
 8000d64:	61ba      	str	r2, [r7, #24]
 8000d66:	461a      	mov	r2, r3
 8000d68:	693b      	ldr	r3, [r7, #16]
 8000d6a:	4413      	add	r3, r2
 8000d6c:	222e      	movs	r2, #46	@ 0x2e
 8000d6e:	701a      	strb	r2, [r3, #0]
  for (uint8_t i = start; i < len && pos < (int)sizeof(g_aprs_out) - 3; i++)
 8000d70:	7dbb      	ldrb	r3, [r7, #22]
 8000d72:	3301      	adds	r3, #1
 8000d74:	75bb      	strb	r3, [r7, #22]
 8000d76:	7dba      	ldrb	r2, [r7, #22]
 8000d78:	79bb      	ldrb	r3, [r7, #6]
 8000d7a:	429a      	cmp	r2, r3
 8000d7c:	d202      	bcs.n	8000d84 <print_aprs_payload+0x134>
 8000d7e:	69bb      	ldr	r3, [r7, #24]
 8000d80:	2bec      	cmp	r3, #236	@ 0xec
 8000d82:	ddd9      	ble.n	8000d38 <print_aprs_payload+0xe8>
  }

  out[pos++] = '\r';
 8000d84:	69bb      	ldr	r3, [r7, #24]
 8000d86:	1c5a      	adds	r2, r3, #1
 8000d88:	61ba      	str	r2, [r7, #24]
 8000d8a:	461a      	mov	r2, r3
 8000d8c:	693b      	ldr	r3, [r7, #16]
 8000d8e:	4413      	add	r3, r2
 8000d90:	220d      	movs	r2, #13
 8000d92:	701a      	strb	r2, [r3, #0]
  out[pos++] = '\n';
 8000d94:	69bb      	ldr	r3, [r7, #24]
 8000d96:	1c5a      	adds	r2, r3, #1
 8000d98:	61ba      	str	r2, [r7, #24]
 8000d9a:	461a      	mov	r2, r3
 8000d9c:	693b      	ldr	r3, [r7, #16]
 8000d9e:	4413      	add	r3, r2
 8000da0:	220a      	movs	r2, #10
 8000da2:	701a      	strb	r2, [r3, #0]
  uart_tx((const uint8_t*)out, (uint16_t)pos);
 8000da4:	69bb      	ldr	r3, [r7, #24]
 8000da6:	b29b      	uxth	r3, r3
 8000da8:	4619      	mov	r1, r3
 8000daa:	6938      	ldr	r0, [r7, #16]
 8000dac:	f7ff fba0 	bl	80004f0 <uart_tx>
}
 8000db0:	bf00      	nop
 8000db2:	3720      	adds	r7, #32
 8000db4:	46bd      	mov	sp, r7
 8000db6:	bd80      	pop	{r7, pc}
 8000db8:	20000178 	.word	0x20000178
 8000dbc:	08003fb4 	.word	0x08003fb4
 8000dc0:	08003fc0 	.word	0x08003fc0
 8000dc4:	08003fc8 	.word	0x08003fc8
 8000dc8:	08003fcc 	.word	0x08003fcc

08000dcc <RADIO_RX_ProcessIfAny>:

/* =========================
   Odbiór pakietu dla danego radia (RX_DONE)
   ========================= */
static void RADIO_RX_ProcessIfAny(uint8_t rid)
{
 8000dcc:	b590      	push	{r4, r7, lr}
 8000dce:	b08b      	sub	sp, #44	@ 0x2c
 8000dd0:	af02      	add	r7, sp, #8
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	71fb      	strb	r3, [r7, #7]
  uint8_t irq = RADIO_ReadReg(rid, REG_IRQ_FLAGS);
 8000dd6:	79fb      	ldrb	r3, [r7, #7]
 8000dd8:	2112      	movs	r1, #18
 8000dda:	4618      	mov	r0, r3
 8000ddc:	f7ff fc86 	bl	80006ec <RADIO_ReadReg>
 8000de0:	4603      	mov	r3, r0
 8000de2:	77bb      	strb	r3, [r7, #30]

  // tylko ValidHeader/Timeout -> czyścimy i wracamy
  if ((irq & (IRQ_RX_DONE | IRQ_PAYLOAD_CRC_ERROR)) == 0)
 8000de4:	7fbb      	ldrb	r3, [r7, #30]
 8000de6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d10c      	bne.n	8000e08 <RADIO_RX_ProcessIfAny+0x3c>
  {
    if (irq & (IRQ_VALID_HEADER | IRQ_RX_TIMEOUT))
 8000dee:	7fbb      	ldrb	r3, [r7, #30]
 8000df0:	f003 0390 	and.w	r3, r3, #144	@ 0x90
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	f000 80a8 	beq.w	8000f4a <RADIO_RX_ProcessIfAny+0x17e>
      RADIO_WriteReg(rid, REG_IRQ_FLAGS, (uint8_t)(IRQ_VALID_HEADER | IRQ_RX_TIMEOUT));
 8000dfa:	79fb      	ldrb	r3, [r7, #7]
 8000dfc:	2290      	movs	r2, #144	@ 0x90
 8000dfe:	2112      	movs	r1, #18
 8000e00:	4618      	mov	r0, r3
 8000e02:	f7ff fcb7 	bl	8000774 <RADIO_WriteReg>
    return;
 8000e06:	e0a0      	b.n	8000f4a <RADIO_RX_ProcessIfAny+0x17e>
  }

  // Czyścimy IRQ dopiero po RxDone/CRC error
  RADIO_WriteReg(rid, REG_IRQ_FLAGS, 0xFF);
 8000e08:	79fb      	ldrb	r3, [r7, #7]
 8000e0a:	22ff      	movs	r2, #255	@ 0xff
 8000e0c:	2112      	movs	r1, #18
 8000e0e:	4618      	mov	r0, r3
 8000e10:	f7ff fcb0 	bl	8000774 <RADIO_WriteReg>

  if (irq & IRQ_PAYLOAD_CRC_ERROR)
 8000e14:	7fbb      	ldrb	r3, [r7, #30]
 8000e16:	f003 0320 	and.w	r3, r3, #32
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d00d      	beq.n	8000e3a <RADIO_RX_ProcessIfAny+0x6e>
  {
    if (++crc_storm > 10)
 8000e1e:	4b4d      	ldr	r3, [pc, #308]	@ (8000f54 <RADIO_RX_ProcessIfAny+0x188>)
 8000e20:	781b      	ldrb	r3, [r3, #0]
 8000e22:	3301      	adds	r3, #1
 8000e24:	b2da      	uxtb	r2, r3
 8000e26:	4b4b      	ldr	r3, [pc, #300]	@ (8000f54 <RADIO_RX_ProcessIfAny+0x188>)
 8000e28:	701a      	strb	r2, [r3, #0]
 8000e2a:	4b4a      	ldr	r3, [pc, #296]	@ (8000f54 <RADIO_RX_ProcessIfAny+0x188>)
 8000e2c:	781b      	ldrb	r3, [r3, #0]
 8000e2e:	2b0a      	cmp	r3, #10
 8000e30:	d906      	bls.n	8000e40 <RADIO_RX_ProcessIfAny+0x74>
      system_panic_reset("CRC storm");
 8000e32:	4849      	ldr	r0, [pc, #292]	@ (8000f58 <RADIO_RX_ProcessIfAny+0x18c>)
 8000e34:	f7ff fbb2 	bl	800059c <system_panic_reset>
 8000e38:	e002      	b.n	8000e40 <RADIO_RX_ProcessIfAny+0x74>
  }
  else
  {
    crc_storm = 0;
 8000e3a:	4b46      	ldr	r3, [pc, #280]	@ (8000f54 <RADIO_RX_ProcessIfAny+0x188>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	701a      	strb	r2, [r3, #0]
  }

  // RX DONE
  uint8_t cur = RADIO_ReadReg(rid, REG_FIFO_RX_CURRENT);
 8000e40:	79fb      	ldrb	r3, [r7, #7]
 8000e42:	2110      	movs	r1, #16
 8000e44:	4618      	mov	r0, r3
 8000e46:	f7ff fc51 	bl	80006ec <RADIO_ReadReg>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	777b      	strb	r3, [r7, #29]
  RADIO_WriteReg(rid, REG_FIFO_ADDR_PTR, cur);
 8000e4e:	7f7a      	ldrb	r2, [r7, #29]
 8000e50:	79fb      	ldrb	r3, [r7, #7]
 8000e52:	210d      	movs	r1, #13
 8000e54:	4618      	mov	r0, r3
 8000e56:	f7ff fc8d 	bl	8000774 <RADIO_WriteReg>

  uint8_t len = RADIO_ReadReg(rid, REG_RX_NB_BYTES);
 8000e5a:	79fb      	ldrb	r3, [r7, #7]
 8000e5c:	2113      	movs	r1, #19
 8000e5e:	4618      	mov	r0, r3
 8000e60:	f7ff fc44 	bl	80006ec <RADIO_ReadReg>
 8000e64:	4603      	mov	r3, r0
 8000e66:	77fb      	strb	r3, [r7, #31]
  if (len > 128) len = 128;
 8000e68:	7ffb      	ldrb	r3, [r7, #31]
 8000e6a:	2b80      	cmp	r3, #128	@ 0x80
 8000e6c:	d901      	bls.n	8000e72 <RADIO_RX_ProcessIfAny+0xa6>
 8000e6e:	2380      	movs	r3, #128	@ 0x80
 8000e70:	77fb      	strb	r3, [r7, #31]

  uint8_t *buf = (rid == RID_RX1) ? g_rx_buf_1 : g_rx_buf_2;
 8000e72:	79fb      	ldrb	r3, [r7, #7]
 8000e74:	2b01      	cmp	r3, #1
 8000e76:	d101      	bne.n	8000e7c <RADIO_RX_ProcessIfAny+0xb0>
 8000e78:	4b38      	ldr	r3, [pc, #224]	@ (8000f5c <RADIO_RX_ProcessIfAny+0x190>)
 8000e7a:	e000      	b.n	8000e7e <RADIO_RX_ProcessIfAny+0xb2>
 8000e7c:	4b38      	ldr	r3, [pc, #224]	@ (8000f60 <RADIO_RX_ProcessIfAny+0x194>)
 8000e7e:	61bb      	str	r3, [r7, #24]
  memset(buf, 0, 128);
 8000e80:	2280      	movs	r2, #128	@ 0x80
 8000e82:	2100      	movs	r1, #0
 8000e84:	69b8      	ldr	r0, [r7, #24]
 8000e86:	f002 fbe5 	bl	8003654 <memset>
  RADIO_ReadFifo(rid, buf, len);
 8000e8a:	7ffa      	ldrb	r2, [r7, #31]
 8000e8c:	79fb      	ldrb	r3, [r7, #7]
 8000e8e:	69b9      	ldr	r1, [r7, #24]
 8000e90:	4618      	mov	r0, r3
 8000e92:	f7ff fca5 	bl	80007e0 <RADIO_ReadFifo>

  int16_t rssi = RADIO_ReadPacketRSSI_dBm(rid);
 8000e96:	79fb      	ldrb	r3, [r7, #7]
 8000e98:	4618      	mov	r0, r3
 8000e9a:	f7ff fdaf 	bl	80009fc <RADIO_ReadPacketRSSI_dBm>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	82fb      	strh	r3, [r7, #22]
  int8_t snr_q4 = RADIO_ReadPacketSNR_q4(rid);
 8000ea2:	79fb      	ldrb	r3, [r7, #7]
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	f7ff fd99 	bl	80009dc <RADIO_ReadPacketSNR_q4>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	757b      	strb	r3, [r7, #21]

  int8_t snr_int = (int8_t)(snr_q4 / 4);
 8000eae:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	da00      	bge.n	8000eb8 <RADIO_RX_ProcessIfAny+0xec>
 8000eb6:	3303      	adds	r3, #3
 8000eb8:	109b      	asrs	r3, r3, #2
 8000eba:	753b      	strb	r3, [r7, #20]
  uint8_t snr_frac = (uint8_t)(snr_q4 & 0x03);
 8000ebc:	7d7b      	ldrb	r3, [r7, #21]
 8000ebe:	f003 0303 	and.w	r3, r3, #3
 8000ec2:	74fb      	strb	r3, [r7, #19]
  const char *snr_frac_txt = (snr_frac == 0) ? "00" : (snr_frac == 1) ? "25" : (snr_frac == 2) ? "50" : "75";
 8000ec4:	7cfb      	ldrb	r3, [r7, #19]
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d00b      	beq.n	8000ee2 <RADIO_RX_ProcessIfAny+0x116>
 8000eca:	7cfb      	ldrb	r3, [r7, #19]
 8000ecc:	2b01      	cmp	r3, #1
 8000ece:	d006      	beq.n	8000ede <RADIO_RX_ProcessIfAny+0x112>
 8000ed0:	7cfb      	ldrb	r3, [r7, #19]
 8000ed2:	2b02      	cmp	r3, #2
 8000ed4:	d101      	bne.n	8000eda <RADIO_RX_ProcessIfAny+0x10e>
 8000ed6:	4b23      	ldr	r3, [pc, #140]	@ (8000f64 <RADIO_RX_ProcessIfAny+0x198>)
 8000ed8:	e004      	b.n	8000ee4 <RADIO_RX_ProcessIfAny+0x118>
 8000eda:	4b23      	ldr	r3, [pc, #140]	@ (8000f68 <RADIO_RX_ProcessIfAny+0x19c>)
 8000edc:	e002      	b.n	8000ee4 <RADIO_RX_ProcessIfAny+0x118>
 8000ede:	4b23      	ldr	r3, [pc, #140]	@ (8000f6c <RADIO_RX_ProcessIfAny+0x1a0>)
 8000ee0:	e000      	b.n	8000ee4 <RADIO_RX_ProcessIfAny+0x118>
 8000ee2:	4b23      	ldr	r3, [pc, #140]	@ (8000f70 <RADIO_RX_ProcessIfAny+0x1a4>)
 8000ee4:	60fb      	str	r3, [r7, #12]

  uart_printf("R%u RX DONE: len=%u RSSI=%ddBm SNR=%d.%s dB\r\n",
 8000ee6:	79f9      	ldrb	r1, [r7, #7]
 8000ee8:	7ff8      	ldrb	r0, [r7, #31]
 8000eea:	f9b7 4016 	ldrsh.w	r4, [r7, #22]
 8000eee:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8000ef2:	68fa      	ldr	r2, [r7, #12]
 8000ef4:	9201      	str	r2, [sp, #4]
 8000ef6:	9300      	str	r3, [sp, #0]
 8000ef8:	4623      	mov	r3, r4
 8000efa:	4602      	mov	r2, r0
 8000efc:	481d      	ldr	r0, [pc, #116]	@ (8000f74 <RADIO_RX_ProcessIfAny+0x1a8>)
 8000efe:	f7ff fb25 	bl	800054c <uart_printf>
              (unsigned)rid, (unsigned)len, (int)rssi, (int)snr_int, snr_frac_txt);

  print_aprs_payload(rid, buf, len);
 8000f02:	7ffa      	ldrb	r2, [r7, #31]
 8000f04:	79fb      	ldrb	r3, [r7, #7]
 8000f06:	69b9      	ldr	r1, [r7, #24]
 8000f08:	4618      	mov	r0, r3
 8000f0a:	f7ff fea1 	bl	8000c50 <print_aprs_payload>

  /* Forwarding: Radio1 RX -> queue TX on Radio2 (same bytes) */
  if (rid == RID_RX1)
 8000f0e:	79fb      	ldrb	r3, [r7, #7]
 8000f10:	2b01      	cmp	r3, #1
 8000f12:	d114      	bne.n	8000f3e <RADIO_RX_ProcessIfAny+0x172>
  {
    if (!g_tx_pending_2)
 8000f14:	4b18      	ldr	r3, [pc, #96]	@ (8000f78 <RADIO_RX_ProcessIfAny+0x1ac>)
 8000f16:	781b      	ldrb	r3, [r3, #0]
 8000f18:	b2db      	uxtb	r3, r3
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d10c      	bne.n	8000f38 <RADIO_RX_ProcessIfAny+0x16c>
    {
      g_tx_len_2 = len;
 8000f1e:	4a17      	ldr	r2, [pc, #92]	@ (8000f7c <RADIO_RX_ProcessIfAny+0x1b0>)
 8000f20:	7ffb      	ldrb	r3, [r7, #31]
 8000f22:	7013      	strb	r3, [r2, #0]
      memcpy((void*)g_tx_buf_2, buf, len);
 8000f24:	7ffb      	ldrb	r3, [r7, #31]
 8000f26:	461a      	mov	r2, r3
 8000f28:	69b9      	ldr	r1, [r7, #24]
 8000f2a:	4815      	ldr	r0, [pc, #84]	@ (8000f80 <RADIO_RX_ProcessIfAny+0x1b4>)
 8000f2c:	f002 fbc6 	bl	80036bc <memcpy>
      g_tx_pending_2 = 1;
 8000f30:	4b11      	ldr	r3, [pc, #68]	@ (8000f78 <RADIO_RX_ProcessIfAny+0x1ac>)
 8000f32:	2201      	movs	r2, #1
 8000f34:	701a      	strb	r2, [r3, #0]
 8000f36:	e002      	b.n	8000f3e <RADIO_RX_ProcessIfAny+0x172>
    }
    else
    {
      uart_puts("R1 RX: TX queue busy -> drop\r\n");
 8000f38:	4812      	ldr	r0, [pc, #72]	@ (8000f84 <RADIO_RX_ProcessIfAny+0x1b8>)
 8000f3a:	f7ff faf1 	bl	8000520 <uart_puts>
    }
  }

  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000f3e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000f42:	4811      	ldr	r0, [pc, #68]	@ (8000f88 <RADIO_RX_ProcessIfAny+0x1bc>)
 8000f44:	f000 ff18 	bl	8001d78 <HAL_GPIO_TogglePin>
 8000f48:	e000      	b.n	8000f4c <RADIO_RX_ProcessIfAny+0x180>
    return;
 8000f4a:	bf00      	nop
}
 8000f4c:	3724      	adds	r7, #36	@ 0x24
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd90      	pop	{r4, r7, pc}
 8000f52:	bf00      	nop
 8000f54:	200003ea 	.word	0x200003ea
 8000f58:	08003fd8 	.word	0x08003fd8
 8000f5c:	20000268 	.word	0x20000268
 8000f60:	200002e8 	.word	0x200002e8
 8000f64:	08003fe4 	.word	0x08003fe4
 8000f68:	08003fe8 	.word	0x08003fe8
 8000f6c:	08003fec 	.word	0x08003fec
 8000f70:	08003ff0 	.word	0x08003ff0
 8000f74:	08003ff4 	.word	0x08003ff4
 8000f78:	200003e9 	.word	0x200003e9
 8000f7c:	200003e8 	.word	0x200003e8
 8000f80:	20000368 	.word	0x20000368
 8000f84:	08004024 	.word	0x08004024
 8000f88:	40011000 	.word	0x40011000

08000f8c <HAL_GPIO_EXTI_Callback>:
   ========================================================= */
static volatile uint8_t rx1_dio0_flag = 0;
static volatile uint8_t rx2_dio0_flag = 0;

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b083      	sub	sp, #12
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	4603      	mov	r3, r0
 8000f94:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == RX1_DIO0_Pin) rx1_dio0_flag = 1;
 8000f96:	88fb      	ldrh	r3, [r7, #6]
 8000f98:	2b02      	cmp	r3, #2
 8000f9a:	d102      	bne.n	8000fa2 <HAL_GPIO_EXTI_Callback+0x16>
 8000f9c:	4b03      	ldr	r3, [pc, #12]	@ (8000fac <HAL_GPIO_EXTI_Callback+0x20>)
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	701a      	strb	r2, [r3, #0]
}
 8000fa2:	bf00      	nop
 8000fa4:	370c      	adds	r7, #12
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bc80      	pop	{r7}
 8000faa:	4770      	bx	lr
 8000fac:	20000494 	.word	0x20000494

08000fb0 <main>:

/* =========================================================
   main
   ========================================================= */
int main(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b082      	sub	sp, #8
 8000fb4:	af00      	add	r7, sp, #0
  HAL_Init();
 8000fb6:	f000 fbaf 	bl	8001718 <HAL_Init>
  SystemClock_Config();
 8000fba:	f000 f8d1 	bl	8001160 <SystemClock_Config>
  MX_GPIO_Init();
 8000fbe:	f000 f911 	bl	80011e4 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000fc2:	f000 fa03 	bl	80013cc <MX_USART1_UART_Init>
  MX_SPI1_Init();
 8000fc6:	f000 f9bd 	bl	8001344 <MX_SPI1_Init>

  uart_puts("\r\n=== DUAL SX127x (RX1 RX, RX2 TX-FWD) START ===\r\n");
 8000fca:	4852      	ldr	r0, [pc, #328]	@ (8001114 <main+0x164>)
 8000fcc:	f7ff faa8 	bl	8000520 <uart_puts>

  // oba CS w high
  RADIO_NSS_HIGH(RID_RX1);
 8000fd0:	2001      	movs	r0, #1
 8000fd2:	f7ff fb43 	bl	800065c <RADIO_NSS_HIGH>
  RADIO_NSS_HIGH(RID_RX2);
 8000fd6:	2002      	movs	r0, #2
 8000fd8:	f7ff fb40 	bl	800065c <RADIO_NSS_HIGH>
  HAL_Delay(20);
 8000fdc:	2014      	movs	r0, #20
 8000fde:	f000 fbfd 	bl	80017dc <HAL_Delay>

  uart_puts("Reset RX1...\r\n");
 8000fe2:	484d      	ldr	r0, [pc, #308]	@ (8001118 <main+0x168>)
 8000fe4:	f7ff fa9c 	bl	8000520 <uart_puts>
  RADIO_Reset(RID_RX1);
 8000fe8:	2001      	movs	r0, #1
 8000fea:	f7ff fb51 	bl	8000690 <RADIO_Reset>
  uart_puts("Reset RX2...\r\n");
 8000fee:	484b      	ldr	r0, [pc, #300]	@ (800111c <main+0x16c>)
 8000ff0:	f7ff fa96 	bl	8000520 <uart_puts>
  RADIO_Reset(RID_RX2);
 8000ff4:	2002      	movs	r0, #2
 8000ff6:	f7ff fb4b 	bl	8000690 <RADIO_Reset>

  uint8_t v1 = RADIO_ReadReg(RID_RX1, REG_VERSION);
 8000ffa:	2142      	movs	r1, #66	@ 0x42
 8000ffc:	2001      	movs	r0, #1
 8000ffe:	f7ff fb75 	bl	80006ec <RADIO_ReadReg>
 8001002:	4603      	mov	r3, r0
 8001004:	70fb      	strb	r3, [r7, #3]
  uint8_t v2 = RADIO_ReadReg(RID_RX2, REG_VERSION);
 8001006:	2142      	movs	r1, #66	@ 0x42
 8001008:	2002      	movs	r0, #2
 800100a:	f7ff fb6f 	bl	80006ec <RADIO_ReadReg>
 800100e:	4603      	mov	r3, r0
 8001010:	70bb      	strb	r3, [r7, #2]
  uart_printf("RX1 RegVersion=0x%02X\r\n", v1);
 8001012:	78fb      	ldrb	r3, [r7, #3]
 8001014:	4619      	mov	r1, r3
 8001016:	4842      	ldr	r0, [pc, #264]	@ (8001120 <main+0x170>)
 8001018:	f7ff fa98 	bl	800054c <uart_printf>
  uart_printf("RX2 RegVersion=0x%02X\r\n", v2);
 800101c:	78bb      	ldrb	r3, [r7, #2]
 800101e:	4619      	mov	r1, r3
 8001020:	4840      	ldr	r0, [pc, #256]	@ (8001124 <main+0x174>)
 8001022:	f7ff fa93 	bl	800054c <uart_printf>

  uart_printf("R1 freq=%luHz, R2 freq=%luHz BW125 SF9 CR4/7 Sync=0x%02X\r\n",
 8001026:	2312      	movs	r3, #18
 8001028:	4a3f      	ldr	r2, [pc, #252]	@ (8001128 <main+0x178>)
 800102a:	4940      	ldr	r1, [pc, #256]	@ (800112c <main+0x17c>)
 800102c:	4840      	ldr	r0, [pc, #256]	@ (8001130 <main+0x180>)
 800102e:	f7ff fa8d 	bl	800054c <uart_printf>
              (unsigned long)RX1_LORA_FREQ_HZ, (unsigned long)RX2_LORA_FREQ_HZ, (unsigned)RX_LORA_SYNCWORD);

  // init + start RX na obu
  RADIO_RX_LoRaInit(RID_RX1);
 8001032:	2001      	movs	r0, #1
 8001034:	f7ff fcf7 	bl	8000a26 <RADIO_RX_LoRaInit>
  RADIO_SetFrequency_Hz(RID_RX1, RX1_LORA_FREQ_HZ);
 8001038:	493c      	ldr	r1, [pc, #240]	@ (800112c <main+0x17c>)
 800103a:	2001      	movs	r0, #1
 800103c:	f7ff fc62 	bl	8000904 <RADIO_SetFrequency_Hz>
  RADIO_RX_StartContinuous(RID_RX1);
 8001040:	2001      	movs	r0, #1
 8001042:	f7ff fd6f 	bl	8000b24 <RADIO_RX_StartContinuous>

  RADIO_RX_LoRaInit(RID_RX2);
 8001046:	2002      	movs	r0, #2
 8001048:	f7ff fced 	bl	8000a26 <RADIO_RX_LoRaInit>
  RADIO_SetFrequency_Hz(RID_RX2, RX2_LORA_FREQ_HZ);
 800104c:	4936      	ldr	r1, [pc, #216]	@ (8001128 <main+0x178>)
 800104e:	2002      	movs	r0, #2
 8001050:	f7ff fc58 	bl	8000904 <RADIO_SetFrequency_Hz>
  /* R2 stays in STDBY until TX */
  RADIO_SetMode(RID_RX2, MODE_STDBY);
 8001054:	2101      	movs	r1, #1
 8001056:	2002      	movs	r0, #2
 8001058:	f7ff fc3e 	bl	80008d8 <RADIO_SetMode>


  if (v1 == 0x00 || v1 == 0xFF)
 800105c:	78fb      	ldrb	r3, [r7, #3]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d002      	beq.n	8001068 <main+0xb8>
 8001062:	78fb      	ldrb	r3, [r7, #3]
 8001064:	2bff      	cmp	r3, #255	@ 0xff
 8001066:	d102      	bne.n	800106e <main+0xbe>
  {
    system_panic_reset("SX127x RX1 no response");
 8001068:	4832      	ldr	r0, [pc, #200]	@ (8001134 <main+0x184>)
 800106a:	f7ff fa97 	bl	800059c <system_panic_reset>
  }
  if (v2 == 0x00 || v2 == 0xFF)
 800106e:	78bb      	ldrb	r3, [r7, #2]
 8001070:	2b00      	cmp	r3, #0
 8001072:	d002      	beq.n	800107a <main+0xca>
 8001074:	78bb      	ldrb	r3, [r7, #2]
 8001076:	2bff      	cmp	r3, #255	@ 0xff
 8001078:	d102      	bne.n	8001080 <main+0xd0>
  {
    system_panic_reset("SX127x RX2 no response");
 800107a:	482f      	ldr	r0, [pc, #188]	@ (8001138 <main+0x188>)
 800107c:	f7ff fa8e 	bl	800059c <system_panic_reset>
  }

  uart_puts("Start RX continuous on RX1 and RX2...\r\n");
 8001080:	482e      	ldr	r0, [pc, #184]	@ (800113c <main+0x18c>)
 8001082:	f7ff fa4d 	bl	8000520 <uart_puts>

  uint32_t last_poll = HAL_GetTick();
 8001086:	f000 fb9f 	bl	80017c8 <HAL_GetTick>
 800108a:	6078      	str	r0, [r7, #4]

  while (1)
  {
    static uint32_t last_led = 0;
    if (HAL_GetTick() - last_led > 500)
 800108c:	f000 fb9c 	bl	80017c8 <HAL_GetTick>
 8001090:	4602      	mov	r2, r0
 8001092:	4b2b      	ldr	r3, [pc, #172]	@ (8001140 <main+0x190>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	1ad3      	subs	r3, r2, r3
 8001098:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800109c:	d904      	bls.n	80010a8 <main+0xf8>
    {
      last_led = HAL_GetTick();
 800109e:	f000 fb93 	bl	80017c8 <HAL_GetTick>
 80010a2:	4603      	mov	r3, r0
 80010a4:	4a26      	ldr	r2, [pc, #152]	@ (8001140 <main+0x190>)
 80010a6:	6013      	str	r3, [r2, #0]
      // HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin); // opcjonalnie
    }

    // EXTI-driven
    if (rx1_dio0_flag) { rx1_dio0_flag = 0; RADIO_RX_ProcessIfAny(RID_RX1); }
 80010a8:	4b26      	ldr	r3, [pc, #152]	@ (8001144 <main+0x194>)
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	b2db      	uxtb	r3, r3
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d005      	beq.n	80010be <main+0x10e>
 80010b2:	4b24      	ldr	r3, [pc, #144]	@ (8001144 <main+0x194>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	701a      	strb	r2, [r3, #0]
 80010b8:	2001      	movs	r0, #1
 80010ba:	f7ff fe87 	bl	8000dcc <RADIO_RX_ProcessIfAny>

    /* TX forwarding: if R1 queued a packet, transmit it on Radio2 */
    if (g_tx_pending_2)
 80010be:	4b22      	ldr	r3, [pc, #136]	@ (8001148 <main+0x198>)
 80010c0:	781b      	ldrb	r3, [r3, #0]
 80010c2:	b2db      	uxtb	r3, r3
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d010      	beq.n	80010ea <main+0x13a>
    {
      uint8_t len = g_tx_len_2;
 80010c8:	4b20      	ldr	r3, [pc, #128]	@ (800114c <main+0x19c>)
 80010ca:	781b      	ldrb	r3, [r3, #0]
 80010cc:	707b      	strb	r3, [r7, #1]
      g_tx_pending_2 = 0;
 80010ce:	4b1e      	ldr	r3, [pc, #120]	@ (8001148 <main+0x198>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	701a      	strb	r2, [r3, #0]

      uart_printf("R2 TX: forwarding %u bytes\r\n", (unsigned)len);
 80010d4:	787b      	ldrb	r3, [r7, #1]
 80010d6:	4619      	mov	r1, r3
 80010d8:	481d      	ldr	r0, [pc, #116]	@ (8001150 <main+0x1a0>)
 80010da:	f7ff fa37 	bl	800054c <uart_printf>
      RADIO_TX_Send(RID_RX2, g_tx_buf_2, len);
 80010de:	787b      	ldrb	r3, [r7, #1]
 80010e0:	461a      	mov	r2, r3
 80010e2:	491c      	ldr	r1, [pc, #112]	@ (8001154 <main+0x1a4>)
 80010e4:	2002      	movs	r0, #2
 80010e6:	f7ff fd31 	bl	8000b4c <RADIO_TX_Send>
    }

    // polling co ~50ms (działa nawet bez EXTI w it.c)
    if (HAL_GetTick() - last_poll >= 50)
 80010ea:	f000 fb6d 	bl	80017c8 <HAL_GetTick>
 80010ee:	4602      	mov	r2, r0
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	1ad3      	subs	r3, r2, r3
 80010f4:	2b31      	cmp	r3, #49	@ 0x31
 80010f6:	d905      	bls.n	8001104 <main+0x154>
    {
      last_poll = HAL_GetTick();
 80010f8:	f000 fb66 	bl	80017c8 <HAL_GetTick>
 80010fc:	6078      	str	r0, [r7, #4]
      RADIO_RX_ProcessIfAny(RID_RX1);
 80010fe:	2001      	movs	r0, #1
 8001100:	f7ff fe64 	bl	8000dcc <RADIO_RX_ProcessIfAny>
    }

    // restarts on spi errors
    if (spi_err_count > 50)
 8001104:	4b14      	ldr	r3, [pc, #80]	@ (8001158 <main+0x1a8>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	2b32      	cmp	r3, #50	@ 0x32
 800110a:	d9bf      	bls.n	800108c <main+0xdc>
    {
      system_panic_reset("SPI error storm");
 800110c:	4813      	ldr	r0, [pc, #76]	@ (800115c <main+0x1ac>)
 800110e:	f7ff fa45 	bl	800059c <system_panic_reset>
  {
 8001112:	e7bb      	b.n	800108c <main+0xdc>
 8001114:	08004044 	.word	0x08004044
 8001118:	08004078 	.word	0x08004078
 800111c:	08004088 	.word	0x08004088
 8001120:	08004098 	.word	0x08004098
 8001124:	080040b0 	.word	0x080040b0
 8001128:	19ece2f8 	.word	0x19ece2f8
 800112c:	19eb5c58 	.word	0x19eb5c58
 8001130:	080040c8 	.word	0x080040c8
 8001134:	08004104 	.word	0x08004104
 8001138:	0800411c 	.word	0x0800411c
 800113c:	08004134 	.word	0x08004134
 8001140:	20000498 	.word	0x20000498
 8001144:	20000494 	.word	0x20000494
 8001148:	200003e9 	.word	0x200003e9
 800114c:	200003e8 	.word	0x200003e8
 8001150:	0800415c 	.word	0x0800415c
 8001154:	20000368 	.word	0x20000368
 8001158:	20000490 	.word	0x20000490
 800115c:	0800417c 	.word	0x0800417c

08001160 <SystemClock_Config>:

/* =========================================================
   Minimalne inicjalizacje (jeśli masz CubeMX, możesz zostawić swoje)
   ========================================================= */
void SystemClock_Config(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b090      	sub	sp, #64	@ 0x40
 8001164:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001166:	f107 0318 	add.w	r3, r7, #24
 800116a:	2228      	movs	r2, #40	@ 0x28
 800116c:	2100      	movs	r1, #0
 800116e:	4618      	mov	r0, r3
 8001170:	f002 fa70 	bl	8003654 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001174:	1d3b      	adds	r3, r7, #4
 8001176:	2200      	movs	r2, #0
 8001178:	601a      	str	r2, [r3, #0]
 800117a:	605a      	str	r2, [r3, #4]
 800117c:	609a      	str	r2, [r3, #8]
 800117e:	60da      	str	r2, [r3, #12]
 8001180:	611a      	str	r2, [r3, #16]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001182:	2302      	movs	r3, #2
 8001184:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001186:	2301      	movs	r3, #1
 8001188:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800118a:	2310      	movs	r3, #16
 800118c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800118e:	2302      	movs	r3, #2
 8001190:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001192:	2300      	movs	r3, #0
 8001194:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16; // 64MHz
 8001196:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 800119a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) { Error_Handler(); }
 800119c:	f107 0318 	add.w	r3, r7, #24
 80011a0:	4618      	mov	r0, r3
 80011a2:	f000 fe1b 	bl	8001ddc <HAL_RCC_OscConfig>
 80011a6:	4603      	mov	r3, r0
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d001      	beq.n	80011b0 <SystemClock_Config+0x50>
 80011ac:	f000 f948 	bl	8001440 <Error_Handler>

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 80011b0:	230f      	movs	r3, #15
 80011b2:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011b4:	2302      	movs	r3, #2
 80011b6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011b8:	2300      	movs	r3, #0
 80011ba:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80011bc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80011c0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011c2:	2300      	movs	r3, #0
 80011c4:	617b      	str	r3, [r7, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) { Error_Handler(); }
 80011c6:	1d3b      	adds	r3, r7, #4
 80011c8:	2102      	movs	r1, #2
 80011ca:	4618      	mov	r0, r3
 80011cc:	f001 f888 	bl	80022e0 <HAL_RCC_ClockConfig>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d001      	beq.n	80011da <SystemClock_Config+0x7a>
 80011d6:	f000 f933 	bl	8001440 <Error_Handler>
}
 80011da:	bf00      	nop
 80011dc:	3740      	adds	r7, #64	@ 0x40
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
	...

080011e4 <MX_GPIO_Init>:

static void MX_GPIO_Init(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b088      	sub	sp, #32
 80011e8:	af00      	add	r7, sp, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011ea:	4b51      	ldr	r3, [pc, #324]	@ (8001330 <MX_GPIO_Init+0x14c>)
 80011ec:	699b      	ldr	r3, [r3, #24]
 80011ee:	4a50      	ldr	r2, [pc, #320]	@ (8001330 <MX_GPIO_Init+0x14c>)
 80011f0:	f043 0304 	orr.w	r3, r3, #4
 80011f4:	6193      	str	r3, [r2, #24]
 80011f6:	4b4e      	ldr	r3, [pc, #312]	@ (8001330 <MX_GPIO_Init+0x14c>)
 80011f8:	699b      	ldr	r3, [r3, #24]
 80011fa:	f003 0304 	and.w	r3, r3, #4
 80011fe:	60fb      	str	r3, [r7, #12]
 8001200:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001202:	4b4b      	ldr	r3, [pc, #300]	@ (8001330 <MX_GPIO_Init+0x14c>)
 8001204:	699b      	ldr	r3, [r3, #24]
 8001206:	4a4a      	ldr	r2, [pc, #296]	@ (8001330 <MX_GPIO_Init+0x14c>)
 8001208:	f043 0308 	orr.w	r3, r3, #8
 800120c:	6193      	str	r3, [r2, #24]
 800120e:	4b48      	ldr	r3, [pc, #288]	@ (8001330 <MX_GPIO_Init+0x14c>)
 8001210:	699b      	ldr	r3, [r3, #24]
 8001212:	f003 0308 	and.w	r3, r3, #8
 8001216:	60bb      	str	r3, [r7, #8]
 8001218:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800121a:	4b45      	ldr	r3, [pc, #276]	@ (8001330 <MX_GPIO_Init+0x14c>)
 800121c:	699b      	ldr	r3, [r3, #24]
 800121e:	4a44      	ldr	r2, [pc, #272]	@ (8001330 <MX_GPIO_Init+0x14c>)
 8001220:	f043 0310 	orr.w	r3, r3, #16
 8001224:	6193      	str	r3, [r2, #24]
 8001226:	4b42      	ldr	r3, [pc, #264]	@ (8001330 <MX_GPIO_Init+0x14c>)
 8001228:	699b      	ldr	r3, [r3, #24]
 800122a:	f003 0310 	and.w	r3, r3, #16
 800122e:	607b      	str	r3, [r7, #4]
 8001230:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_AFIO_CLK_ENABLE();
 8001232:	4b3f      	ldr	r3, [pc, #252]	@ (8001330 <MX_GPIO_Init+0x14c>)
 8001234:	699b      	ldr	r3, [r3, #24]
 8001236:	4a3e      	ldr	r2, [pc, #248]	@ (8001330 <MX_GPIO_Init+0x14c>)
 8001238:	f043 0301 	orr.w	r3, r3, #1
 800123c:	6193      	str	r3, [r2, #24]
 800123e:	4b3c      	ldr	r3, [pc, #240]	@ (8001330 <MX_GPIO_Init+0x14c>)
 8001240:	699b      	ldr	r3, [r3, #24]
 8001242:	f003 0301 	and.w	r3, r3, #1
 8001246:	603b      	str	r3, [r7, #0]
 8001248:	683b      	ldr	r3, [r7, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800124a:	f107 0310 	add.w	r3, r7, #16
 800124e:	2200      	movs	r2, #0
 8001250:	601a      	str	r2, [r3, #0]
 8001252:	605a      	str	r2, [r3, #4]
 8001254:	609a      	str	r2, [r3, #8]
 8001256:	60da      	str	r2, [r3, #12]

  // NSS outputs
  HAL_GPIO_WritePin(RX1_NSS_GPIO_Port, RX1_NSS_Pin, GPIO_PIN_SET);
 8001258:	2201      	movs	r2, #1
 800125a:	2110      	movs	r1, #16
 800125c:	4835      	ldr	r0, [pc, #212]	@ (8001334 <MX_GPIO_Init+0x150>)
 800125e:	f000 fd73 	bl	8001d48 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RX2_NSS_GPIO_Port, RX2_NSS_Pin, GPIO_PIN_SET);
 8001262:	2201      	movs	r2, #1
 8001264:	2108      	movs	r1, #8
 8001266:	4833      	ldr	r0, [pc, #204]	@ (8001334 <MX_GPIO_Init+0x150>)
 8001268:	f000 fd6e 	bl	8001d48 <HAL_GPIO_WritePin>

  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800126c:	2301      	movs	r3, #1
 800126e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001270:	2303      	movs	r3, #3
 8001272:	61fb      	str	r3, [r7, #28]

  GPIO_InitStruct.Pin = RX1_NSS_Pin;
 8001274:	2310      	movs	r3, #16
 8001276:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(RX1_NSS_GPIO_Port, &GPIO_InitStruct);
 8001278:	f107 0310 	add.w	r3, r7, #16
 800127c:	4619      	mov	r1, r3
 800127e:	482d      	ldr	r0, [pc, #180]	@ (8001334 <MX_GPIO_Init+0x150>)
 8001280:	f000 fbde 	bl	8001a40 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = RX2_NSS_Pin;
 8001284:	2308      	movs	r3, #8
 8001286:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(RX2_NSS_GPIO_Port, &GPIO_InitStruct);
 8001288:	f107 0310 	add.w	r3, r7, #16
 800128c:	4619      	mov	r1, r3
 800128e:	4829      	ldr	r0, [pc, #164]	@ (8001334 <MX_GPIO_Init+0x150>)
 8001290:	f000 fbd6 	bl	8001a40 <HAL_GPIO_Init>

  // RESET outputs
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001294:	2301      	movs	r3, #1
 8001296:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001298:	2302      	movs	r3, #2
 800129a:	61fb      	str	r3, [r7, #28]

  GPIO_InitStruct.Pin = RX1_RST_Pin;
 800129c:	2301      	movs	r3, #1
 800129e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(RX1_RST_GPIO_Port, &GPIO_InitStruct);
 80012a0:	f107 0310 	add.w	r3, r7, #16
 80012a4:	4619      	mov	r1, r3
 80012a6:	4824      	ldr	r0, [pc, #144]	@ (8001338 <MX_GPIO_Init+0x154>)
 80012a8:	f000 fbca 	bl	8001a40 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = RX2_RST_Pin;
 80012ac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80012b0:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(RX2_RST_GPIO_Port, &GPIO_InitStruct);
 80012b2:	f107 0310 	add.w	r3, r7, #16
 80012b6:	4619      	mov	r1, r3
 80012b8:	481f      	ldr	r0, [pc, #124]	@ (8001338 <MX_GPIO_Init+0x154>)
 80012ba:	f000 fbc1 	bl	8001a40 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(RX1_RST_GPIO_Port, RX1_RST_Pin, GPIO_PIN_SET);
 80012be:	2201      	movs	r2, #1
 80012c0:	2101      	movs	r1, #1
 80012c2:	481d      	ldr	r0, [pc, #116]	@ (8001338 <MX_GPIO_Init+0x154>)
 80012c4:	f000 fd40 	bl	8001d48 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RX2_RST_GPIO_Port, RX2_RST_Pin, GPIO_PIN_SET);
 80012c8:	2201      	movs	r2, #1
 80012ca:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80012ce:	481a      	ldr	r0, [pc, #104]	@ (8001338 <MX_GPIO_Init+0x154>)
 80012d0:	f000 fd3a 	bl	8001d48 <HAL_GPIO_WritePin>

  // DIO0 inputs with EXTI rising
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012d4:	4b19      	ldr	r3, [pc, #100]	@ (800133c <MX_GPIO_Init+0x158>)
 80012d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d8:	2300      	movs	r3, #0
 80012da:	61bb      	str	r3, [r7, #24]

  GPIO_InitStruct.Pin = RX1_DIO0_Pin;
 80012dc:	2302      	movs	r3, #2
 80012de:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(RX1_DIO0_GPIO_Port, &GPIO_InitStruct);
 80012e0:	f107 0310 	add.w	r3, r7, #16
 80012e4:	4619      	mov	r1, r3
 80012e6:	4814      	ldr	r0, [pc, #80]	@ (8001338 <MX_GPIO_Init+0x154>)
 80012e8:	f000 fbaa 	bl	8001a40 <HAL_GPIO_Init>

  // LED output
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012ec:	2301      	movs	r3, #1
 80012ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012f0:	2302      	movs	r3, #2
 80012f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pin = LED_Pin;
 80012f4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80012f8:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80012fa:	f107 0310 	add.w	r3, r7, #16
 80012fe:	4619      	mov	r1, r3
 8001300:	480f      	ldr	r0, [pc, #60]	@ (8001340 <MX_GPIO_Init+0x15c>)
 8001302:	f000 fb9d 	bl	8001a40 <HAL_GPIO_Init>

  // NVIC for EXTI lines (RX1 on PB1 -> EXTI1, RX2 on PB11 -> EXTI15_10)
  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8001306:	2200      	movs	r2, #0
 8001308:	2105      	movs	r1, #5
 800130a:	2007      	movs	r0, #7
 800130c:	f000 fb61 	bl	80019d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001310:	2007      	movs	r0, #7
 8001312:	f000 fb7a 	bl	8001a0a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001316:	2200      	movs	r2, #0
 8001318:	2105      	movs	r1, #5
 800131a:	2028      	movs	r0, #40	@ 0x28
 800131c:	f000 fb59 	bl	80019d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001320:	2028      	movs	r0, #40	@ 0x28
 8001322:	f000 fb72 	bl	8001a0a <HAL_NVIC_EnableIRQ>
}
 8001326:	bf00      	nop
 8001328:	3720      	adds	r7, #32
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	40021000 	.word	0x40021000
 8001334:	40010800 	.word	0x40010800
 8001338:	40010c00 	.word	0x40010c00
 800133c:	10110000 	.word	0x10110000
 8001340:	40011000 	.word	0x40011000

08001344 <MX_SPI1_Init>:

static void MX_SPI1_Init(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b082      	sub	sp, #8
 8001348:	af00      	add	r7, sp, #0
  __HAL_RCC_SPI1_CLK_ENABLE();
 800134a:	4b1d      	ldr	r3, [pc, #116]	@ (80013c0 <MX_SPI1_Init+0x7c>)
 800134c:	699b      	ldr	r3, [r3, #24]
 800134e:	4a1c      	ldr	r2, [pc, #112]	@ (80013c0 <MX_SPI1_Init+0x7c>)
 8001350:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001354:	6193      	str	r3, [r2, #24]
 8001356:	4b1a      	ldr	r3, [pc, #104]	@ (80013c0 <MX_SPI1_Init+0x7c>)
 8001358:	699b      	ldr	r3, [r3, #24]
 800135a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800135e:	607b      	str	r3, [r7, #4]
 8001360:	687b      	ldr	r3, [r7, #4]

  hspi1.Instance = SPI1;
 8001362:	4b18      	ldr	r3, [pc, #96]	@ (80013c4 <MX_SPI1_Init+0x80>)
 8001364:	4a18      	ldr	r2, [pc, #96]	@ (80013c8 <MX_SPI1_Init+0x84>)
 8001366:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001368:	4b16      	ldr	r3, [pc, #88]	@ (80013c4 <MX_SPI1_Init+0x80>)
 800136a:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800136e:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001370:	4b14      	ldr	r3, [pc, #80]	@ (80013c4 <MX_SPI1_Init+0x80>)
 8001372:	2200      	movs	r2, #0
 8001374:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001376:	4b13      	ldr	r3, [pc, #76]	@ (80013c4 <MX_SPI1_Init+0x80>)
 8001378:	2200      	movs	r2, #0
 800137a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800137c:	4b11      	ldr	r3, [pc, #68]	@ (80013c4 <MX_SPI1_Init+0x80>)
 800137e:	2200      	movs	r2, #0
 8001380:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001382:	4b10      	ldr	r3, [pc, #64]	@ (80013c4 <MX_SPI1_Init+0x80>)
 8001384:	2200      	movs	r2, #0
 8001386:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001388:	4b0e      	ldr	r3, [pc, #56]	@ (80013c4 <MX_SPI1_Init+0x80>)
 800138a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800138e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001390:	4b0c      	ldr	r3, [pc, #48]	@ (80013c4 <MX_SPI1_Init+0x80>)
 8001392:	2218      	movs	r2, #24
 8001394:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001396:	4b0b      	ldr	r3, [pc, #44]	@ (80013c4 <MX_SPI1_Init+0x80>)
 8001398:	2200      	movs	r2, #0
 800139a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800139c:	4b09      	ldr	r3, [pc, #36]	@ (80013c4 <MX_SPI1_Init+0x80>)
 800139e:	2200      	movs	r2, #0
 80013a0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013a2:	4b08      	ldr	r3, [pc, #32]	@ (80013c4 <MX_SPI1_Init+0x80>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (HAL_SPI_Init(&hspi1) != HAL_OK) Error_Handler();
 80013a8:	4806      	ldr	r0, [pc, #24]	@ (80013c4 <MX_SPI1_Init+0x80>)
 80013aa:	f001 f927 	bl	80025fc <HAL_SPI_Init>
 80013ae:	4603      	mov	r3, r0
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d001      	beq.n	80013b8 <MX_SPI1_Init+0x74>
 80013b4:	f000 f844 	bl	8001440 <Error_Handler>
}
 80013b8:	bf00      	nop
 80013ba:	3708      	adds	r7, #8
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	40021000 	.word	0x40021000
 80013c4:	200003ec 	.word	0x200003ec
 80013c8:	40013000 	.word	0x40013000

080013cc <MX_USART1_UART_Init>:

static void MX_USART1_UART_Init(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b082      	sub	sp, #8
 80013d0:	af00      	add	r7, sp, #0
  __HAL_RCC_USART1_CLK_ENABLE();
 80013d2:	4b18      	ldr	r3, [pc, #96]	@ (8001434 <MX_USART1_UART_Init+0x68>)
 80013d4:	699b      	ldr	r3, [r3, #24]
 80013d6:	4a17      	ldr	r2, [pc, #92]	@ (8001434 <MX_USART1_UART_Init+0x68>)
 80013d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013dc:	6193      	str	r3, [r2, #24]
 80013de:	4b15      	ldr	r3, [pc, #84]	@ (8001434 <MX_USART1_UART_Init+0x68>)
 80013e0:	699b      	ldr	r3, [r3, #24]
 80013e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013e6:	607b      	str	r3, [r7, #4]
 80013e8:	687b      	ldr	r3, [r7, #4]

  huart1.Instance = USART1;
 80013ea:	4b13      	ldr	r3, [pc, #76]	@ (8001438 <MX_USART1_UART_Init+0x6c>)
 80013ec:	4a13      	ldr	r2, [pc, #76]	@ (800143c <MX_USART1_UART_Init+0x70>)
 80013ee:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80013f0:	4b11      	ldr	r3, [pc, #68]	@ (8001438 <MX_USART1_UART_Init+0x6c>)
 80013f2:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80013f6:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80013f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001438 <MX_USART1_UART_Init+0x6c>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80013fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001438 <MX_USART1_UART_Init+0x6c>)
 8001400:	2200      	movs	r2, #0
 8001402:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001404:	4b0c      	ldr	r3, [pc, #48]	@ (8001438 <MX_USART1_UART_Init+0x6c>)
 8001406:	2200      	movs	r2, #0
 8001408:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800140a:	4b0b      	ldr	r3, [pc, #44]	@ (8001438 <MX_USART1_UART_Init+0x6c>)
 800140c:	220c      	movs	r2, #12
 800140e:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001410:	4b09      	ldr	r3, [pc, #36]	@ (8001438 <MX_USART1_UART_Init+0x6c>)
 8001412:	2200      	movs	r2, #0
 8001414:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001416:	4b08      	ldr	r3, [pc, #32]	@ (8001438 <MX_USART1_UART_Init+0x6c>)
 8001418:	2200      	movs	r2, #0
 800141a:	61da      	str	r2, [r3, #28]

  if (HAL_UART_Init(&huart1) != HAL_OK) Error_Handler();
 800141c:	4806      	ldr	r0, [pc, #24]	@ (8001438 <MX_USART1_UART_Init+0x6c>)
 800141e:	f001 fe82 	bl	8003126 <HAL_UART_Init>
 8001422:	4603      	mov	r3, r0
 8001424:	2b00      	cmp	r3, #0
 8001426:	d001      	beq.n	800142c <MX_USART1_UART_Init+0x60>
 8001428:	f000 f80a 	bl	8001440 <Error_Handler>
}
 800142c:	bf00      	nop
 800142e:	3708      	adds	r7, #8
 8001430:	46bd      	mov	sp, r7
 8001432:	bd80      	pop	{r7, pc}
 8001434:	40021000 	.word	0x40021000
 8001438:	20000444 	.word	0x20000444
 800143c:	40013800 	.word	0x40013800

08001440 <Error_Handler>:

void Error_Handler(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001444:	b672      	cpsid	i
}
 8001446:	bf00      	nop
  __disable_irq();
  while(1) {}
 8001448:	bf00      	nop
 800144a:	e7fd      	b.n	8001448 <Error_Handler+0x8>

0800144c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800144c:	b480      	push	{r7}
 800144e:	b085      	sub	sp, #20
 8001450:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001452:	4b15      	ldr	r3, [pc, #84]	@ (80014a8 <HAL_MspInit+0x5c>)
 8001454:	699b      	ldr	r3, [r3, #24]
 8001456:	4a14      	ldr	r2, [pc, #80]	@ (80014a8 <HAL_MspInit+0x5c>)
 8001458:	f043 0301 	orr.w	r3, r3, #1
 800145c:	6193      	str	r3, [r2, #24]
 800145e:	4b12      	ldr	r3, [pc, #72]	@ (80014a8 <HAL_MspInit+0x5c>)
 8001460:	699b      	ldr	r3, [r3, #24]
 8001462:	f003 0301 	and.w	r3, r3, #1
 8001466:	60bb      	str	r3, [r7, #8]
 8001468:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800146a:	4b0f      	ldr	r3, [pc, #60]	@ (80014a8 <HAL_MspInit+0x5c>)
 800146c:	69db      	ldr	r3, [r3, #28]
 800146e:	4a0e      	ldr	r2, [pc, #56]	@ (80014a8 <HAL_MspInit+0x5c>)
 8001470:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001474:	61d3      	str	r3, [r2, #28]
 8001476:	4b0c      	ldr	r3, [pc, #48]	@ (80014a8 <HAL_MspInit+0x5c>)
 8001478:	69db      	ldr	r3, [r3, #28]
 800147a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800147e:	607b      	str	r3, [r7, #4]
 8001480:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001482:	4b0a      	ldr	r3, [pc, #40]	@ (80014ac <HAL_MspInit+0x60>)
 8001484:	685b      	ldr	r3, [r3, #4]
 8001486:	60fb      	str	r3, [r7, #12]
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800148e:	60fb      	str	r3, [r7, #12]
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001496:	60fb      	str	r3, [r7, #12]
 8001498:	4a04      	ldr	r2, [pc, #16]	@ (80014ac <HAL_MspInit+0x60>)
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800149e:	bf00      	nop
 80014a0:	3714      	adds	r7, #20
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bc80      	pop	{r7}
 80014a6:	4770      	bx	lr
 80014a8:	40021000 	.word	0x40021000
 80014ac:	40010000 	.word	0x40010000

080014b0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b088      	sub	sp, #32
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014b8:	f107 0310 	add.w	r3, r7, #16
 80014bc:	2200      	movs	r2, #0
 80014be:	601a      	str	r2, [r3, #0]
 80014c0:	605a      	str	r2, [r3, #4]
 80014c2:	609a      	str	r2, [r3, #8]
 80014c4:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	4a1b      	ldr	r2, [pc, #108]	@ (8001538 <HAL_SPI_MspInit+0x88>)
 80014cc:	4293      	cmp	r3, r2
 80014ce:	d12f      	bne.n	8001530 <HAL_SPI_MspInit+0x80>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80014d0:	4b1a      	ldr	r3, [pc, #104]	@ (800153c <HAL_SPI_MspInit+0x8c>)
 80014d2:	699b      	ldr	r3, [r3, #24]
 80014d4:	4a19      	ldr	r2, [pc, #100]	@ (800153c <HAL_SPI_MspInit+0x8c>)
 80014d6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80014da:	6193      	str	r3, [r2, #24]
 80014dc:	4b17      	ldr	r3, [pc, #92]	@ (800153c <HAL_SPI_MspInit+0x8c>)
 80014de:	699b      	ldr	r3, [r3, #24]
 80014e0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80014e4:	60fb      	str	r3, [r7, #12]
 80014e6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014e8:	4b14      	ldr	r3, [pc, #80]	@ (800153c <HAL_SPI_MspInit+0x8c>)
 80014ea:	699b      	ldr	r3, [r3, #24]
 80014ec:	4a13      	ldr	r2, [pc, #76]	@ (800153c <HAL_SPI_MspInit+0x8c>)
 80014ee:	f043 0304 	orr.w	r3, r3, #4
 80014f2:	6193      	str	r3, [r2, #24]
 80014f4:	4b11      	ldr	r3, [pc, #68]	@ (800153c <HAL_SPI_MspInit+0x8c>)
 80014f6:	699b      	ldr	r3, [r3, #24]
 80014f8:	f003 0304 	and.w	r3, r3, #4
 80014fc:	60bb      	str	r3, [r7, #8]
 80014fe:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = LORA_SCK_Pin|LORA_MOSI_Pin;
 8001500:	23a0      	movs	r3, #160	@ 0xa0
 8001502:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001504:	2302      	movs	r3, #2
 8001506:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001508:	2303      	movs	r3, #3
 800150a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800150c:	f107 0310 	add.w	r3, r7, #16
 8001510:	4619      	mov	r1, r3
 8001512:	480b      	ldr	r0, [pc, #44]	@ (8001540 <HAL_SPI_MspInit+0x90>)
 8001514:	f000 fa94 	bl	8001a40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LORA_MISO_Pin;
 8001518:	2340      	movs	r3, #64	@ 0x40
 800151a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800151c:	2300      	movs	r3, #0
 800151e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001520:	2300      	movs	r3, #0
 8001522:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LORA_MISO_GPIO_Port, &GPIO_InitStruct);
 8001524:	f107 0310 	add.w	r3, r7, #16
 8001528:	4619      	mov	r1, r3
 800152a:	4805      	ldr	r0, [pc, #20]	@ (8001540 <HAL_SPI_MspInit+0x90>)
 800152c:	f000 fa88 	bl	8001a40 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001530:	bf00      	nop
 8001532:	3720      	adds	r7, #32
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}
 8001538:	40013000 	.word	0x40013000
 800153c:	40021000 	.word	0x40021000
 8001540:	40010800 	.word	0x40010800

08001544 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b088      	sub	sp, #32
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800154c:	f107 0310 	add.w	r3, r7, #16
 8001550:	2200      	movs	r2, #0
 8001552:	601a      	str	r2, [r3, #0]
 8001554:	605a      	str	r2, [r3, #4]
 8001556:	609a      	str	r2, [r3, #8]
 8001558:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	4a1c      	ldr	r2, [pc, #112]	@ (80015d0 <HAL_UART_MspInit+0x8c>)
 8001560:	4293      	cmp	r3, r2
 8001562:	d131      	bne.n	80015c8 <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001564:	4b1b      	ldr	r3, [pc, #108]	@ (80015d4 <HAL_UART_MspInit+0x90>)
 8001566:	699b      	ldr	r3, [r3, #24]
 8001568:	4a1a      	ldr	r2, [pc, #104]	@ (80015d4 <HAL_UART_MspInit+0x90>)
 800156a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800156e:	6193      	str	r3, [r2, #24]
 8001570:	4b18      	ldr	r3, [pc, #96]	@ (80015d4 <HAL_UART_MspInit+0x90>)
 8001572:	699b      	ldr	r3, [r3, #24]
 8001574:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001578:	60fb      	str	r3, [r7, #12]
 800157a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800157c:	4b15      	ldr	r3, [pc, #84]	@ (80015d4 <HAL_UART_MspInit+0x90>)
 800157e:	699b      	ldr	r3, [r3, #24]
 8001580:	4a14      	ldr	r2, [pc, #80]	@ (80015d4 <HAL_UART_MspInit+0x90>)
 8001582:	f043 0304 	orr.w	r3, r3, #4
 8001586:	6193      	str	r3, [r2, #24]
 8001588:	4b12      	ldr	r3, [pc, #72]	@ (80015d4 <HAL_UART_MspInit+0x90>)
 800158a:	699b      	ldr	r3, [r3, #24]
 800158c:	f003 0304 	and.w	r3, r3, #4
 8001590:	60bb      	str	r3, [r7, #8]
 8001592:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001594:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001598:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800159a:	2302      	movs	r3, #2
 800159c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800159e:	2303      	movs	r3, #3
 80015a0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015a2:	f107 0310 	add.w	r3, r7, #16
 80015a6:	4619      	mov	r1, r3
 80015a8:	480b      	ldr	r0, [pc, #44]	@ (80015d8 <HAL_UART_MspInit+0x94>)
 80015aa:	f000 fa49 	bl	8001a40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80015ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80015b2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015b4:	2300      	movs	r3, #0
 80015b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b8:	2300      	movs	r3, #0
 80015ba:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015bc:	f107 0310 	add.w	r3, r7, #16
 80015c0:	4619      	mov	r1, r3
 80015c2:	4805      	ldr	r0, [pc, #20]	@ (80015d8 <HAL_UART_MspInit+0x94>)
 80015c4:	f000 fa3c 	bl	8001a40 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80015c8:	bf00      	nop
 80015ca:	3720      	adds	r7, #32
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}
 80015d0:	40013800 	.word	0x40013800
 80015d4:	40021000 	.word	0x40021000
 80015d8:	40010800 	.word	0x40010800

080015dc <NMI_Handler>:
/******************************************************************************/
/*           Cortex-M3 Processor Interruption and Exception Handlers          */
/******************************************************************************/

void NMI_Handler(void)
{
 80015dc:	b480      	push	{r7}
 80015de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  /* USER CODE END NonMaskableInt_IRQn 0 */
  while (1)
 80015e0:	bf00      	nop
 80015e2:	e7fd      	b.n	80015e0 <NMI_Handler+0x4>

080015e4 <HardFault_Handler>:
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  /* USER CODE END NonMaskableInt_IRQn 1 */
}

void HardFault_Handler(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015e8:	bf00      	nop
 80015ea:	e7fd      	b.n	80015e8 <HardFault_Handler+0x4>

080015ec <MemManage_Handler>:
    /* USER CODE END W1_HardFault_IRQn 0 */
  }
}

void MemManage_Handler(void)
{
 80015ec:	b480      	push	{r7}
 80015ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */
  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015f0:	bf00      	nop
 80015f2:	e7fd      	b.n	80015f0 <MemManage_Handler+0x4>

080015f4 <BusFault_Handler>:
    /* USER CODE END W1_MemoryManagement_IRQn 0 */
  }
}

void BusFault_Handler(void)
{
 80015f4:	b480      	push	{r7}
 80015f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */
  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015f8:	bf00      	nop
 80015fa:	e7fd      	b.n	80015f8 <BusFault_Handler+0x4>

080015fc <UsageFault_Handler>:
    /* USER CODE END W1_BusFault_IRQn 0 */
  }
}

void UsageFault_Handler(void)
{
 80015fc:	b480      	push	{r7}
 80015fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */
  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001600:	bf00      	nop
 8001602:	e7fd      	b.n	8001600 <UsageFault_Handler+0x4>

08001604 <SVC_Handler>:
    /* USER CODE END W1_UsageFault_IRQn 0 */
  }
}

void SVC_Handler(void)
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SVCall_IRQn 0 */
  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */
  /* USER CODE END SVCall_IRQn 1 */
}
 8001608:	bf00      	nop
 800160a:	46bd      	mov	sp, r7
 800160c:	bc80      	pop	{r7}
 800160e:	4770      	bx	lr

08001610 <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 8001610:	b480      	push	{r7}
 8001612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DebugMonitor_IRQn 0 */
  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */
  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001614:	bf00      	nop
 8001616:	46bd      	mov	sp, r7
 8001618:	bc80      	pop	{r7}
 800161a:	4770      	bx	lr

0800161c <PendSV_Handler>:

void PendSV_Handler(void)
{
 800161c:	b480      	push	{r7}
 800161e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PendSV_IRQn 0 */
  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */
  /* USER CODE END PendSV_IRQn 1 */
}
 8001620:	bf00      	nop
 8001622:	46bd      	mov	sp, r7
 8001624:	bc80      	pop	{r7}
 8001626:	4770      	bx	lr

08001628 <SysTick_Handler>:

void SysTick_Handler(void)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800162c:	f000 f8ba 	bl	80017a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  /* USER CODE END SysTick_IRQn 1 */
}
 8001630:	bf00      	nop
 8001632:	bd80      	pop	{r7, pc}

08001634 <EXTI1_IRQHandler>:
/**
  * @brief This function handles EXTI line1 interrupt.
  * CubeMX: LORA_DIO0 is on PB1 -> EXTI1.
  */
void EXTI1_IRQHandler(void)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */
  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LORA_DIO0_Pin);
 8001638:	2002      	movs	r0, #2
 800163a:	f000 fbb7 	bl	8001dac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */
  /* USER CODE END EXTI1_IRQn 1 */
}
 800163e:	bf00      	nop
 8001640:	bd80      	pop	{r7, pc}

08001642 <EXTI15_10_IRQHandler>:
/**
  * @brief This function handles EXTI lines 10..15 interrupt.
  * CubeMX: TX_DIO0 is on PB11 -> EXTI15_10.
  */
void EXTI15_10_IRQHandler(void)
{
 8001642:	b580      	push	{r7, lr}
 8001644:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
  /* USER CODE END EXTI15_10_IRQn 0 */

  /* Handle PB11 (TX_DIO0) */
  HAL_GPIO_EXTI_IRQHandler(TX_DIO0_Pin);
 8001646:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800164a:	f000 fbaf 	bl	8001dac <HAL_GPIO_EXTI_IRQHandler>
   * HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
   */

  /* USER CODE BEGIN EXTI15_10_IRQn 1 */
  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800164e:	bf00      	nop
 8001650:	bd80      	pop	{r7, pc}
	...

08001654 <_sbrk>:
 * reserved size, please increase the '_Min_Stack_Size'.
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void* _sbrk(ptrdiff_t incr) {
 8001654:	b580      	push	{r7, lr}
 8001656:	b086      	sub	sp, #24
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
	extern uint8_t _end; /* Symbol defined in the linker script */
	extern uint8_t _estack; /* Symbol defined in the linker script */
	extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
	const uint32_t stack_limit = (uint32_t) &_estack
 800165c:	4a14      	ldr	r2, [pc, #80]	@ (80016b0 <_sbrk+0x5c>)
			- (uint32_t) &_Min_Stack_Size;
 800165e:	4b15      	ldr	r3, [pc, #84]	@ (80016b4 <_sbrk+0x60>)
	const uint32_t stack_limit = (uint32_t) &_estack
 8001660:	1ad3      	subs	r3, r2, r3
 8001662:	617b      	str	r3, [r7, #20]
	const uint8_t *max_heap = (uint8_t*) stack_limit;
 8001664:	697b      	ldr	r3, [r7, #20]
 8001666:	613b      	str	r3, [r7, #16]
	uint8_t *prev_heap_end;

	/* Initialize heap end at first call */
	if (NULL == __sbrk_heap_end) {
 8001668:	4b13      	ldr	r3, [pc, #76]	@ (80016b8 <_sbrk+0x64>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	2b00      	cmp	r3, #0
 800166e:	d102      	bne.n	8001676 <_sbrk+0x22>
		__sbrk_heap_end = &_end;
 8001670:	4b11      	ldr	r3, [pc, #68]	@ (80016b8 <_sbrk+0x64>)
 8001672:	4a12      	ldr	r2, [pc, #72]	@ (80016bc <_sbrk+0x68>)
 8001674:	601a      	str	r2, [r3, #0]
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap) {
 8001676:	4b10      	ldr	r3, [pc, #64]	@ (80016b8 <_sbrk+0x64>)
 8001678:	681a      	ldr	r2, [r3, #0]
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	4413      	add	r3, r2
 800167e:	693a      	ldr	r2, [r7, #16]
 8001680:	429a      	cmp	r2, r3
 8001682:	d207      	bcs.n	8001694 <_sbrk+0x40>
		errno = ENOMEM;
 8001684:	f001 ffee 	bl	8003664 <__errno>
 8001688:	4603      	mov	r3, r0
 800168a:	220c      	movs	r2, #12
 800168c:	601a      	str	r2, [r3, #0]
		return (void*) -1;
 800168e:	f04f 33ff 	mov.w	r3, #4294967295
 8001692:	e009      	b.n	80016a8 <_sbrk+0x54>
	}

	prev_heap_end = __sbrk_heap_end;
 8001694:	4b08      	ldr	r3, [pc, #32]	@ (80016b8 <_sbrk+0x64>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	60fb      	str	r3, [r7, #12]
	__sbrk_heap_end += incr;
 800169a:	4b07      	ldr	r3, [pc, #28]	@ (80016b8 <_sbrk+0x64>)
 800169c:	681a      	ldr	r2, [r3, #0]
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	4413      	add	r3, r2
 80016a2:	4a05      	ldr	r2, [pc, #20]	@ (80016b8 <_sbrk+0x64>)
 80016a4:	6013      	str	r3, [r2, #0]

	return (void*) prev_heap_end;
 80016a6:	68fb      	ldr	r3, [r7, #12]
}
 80016a8:	4618      	mov	r0, r3
 80016aa:	3718      	adds	r7, #24
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	20005000 	.word	0x20005000
 80016b4:	00000400 	.word	0x00000400
 80016b8:	2000049c 	.word	0x2000049c
 80016bc:	200005f0 	.word	0x200005f0

080016c0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80016c0:	b480      	push	{r7}
 80016c2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80016c4:	bf00      	nop
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bc80      	pop	{r7}
 80016ca:	4770      	bx	lr

080016cc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80016cc:	f7ff fff8 	bl	80016c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80016d0:	480b      	ldr	r0, [pc, #44]	@ (8001700 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80016d2:	490c      	ldr	r1, [pc, #48]	@ (8001704 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80016d4:	4a0c      	ldr	r2, [pc, #48]	@ (8001708 <LoopFillZerobss+0x16>)
  movs r3, #0
 80016d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016d8:	e002      	b.n	80016e0 <LoopCopyDataInit>

080016da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016de:	3304      	adds	r3, #4

080016e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016e4:	d3f9      	bcc.n	80016da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016e6:	4a09      	ldr	r2, [pc, #36]	@ (800170c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80016e8:	4c09      	ldr	r4, [pc, #36]	@ (8001710 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80016ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016ec:	e001      	b.n	80016f2 <LoopFillZerobss>

080016ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016f0:	3204      	adds	r2, #4

080016f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016f4:	d3fb      	bcc.n	80016ee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80016f6:	f001 ffbb 	bl	8003670 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80016fa:	f7ff fc59 	bl	8000fb0 <main>
  bx lr
 80016fe:	4770      	bx	lr
  ldr r0, =_sdata
 8001700:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001704:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001708:	080041fc 	.word	0x080041fc
  ldr r2, =_sbss
 800170c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001710:	200005ec 	.word	0x200005ec

08001714 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001714:	e7fe      	b.n	8001714 <ADC1_2_IRQHandler>
	...

08001718 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800171c:	4b08      	ldr	r3, [pc, #32]	@ (8001740 <HAL_Init+0x28>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4a07      	ldr	r2, [pc, #28]	@ (8001740 <HAL_Init+0x28>)
 8001722:	f043 0310 	orr.w	r3, r3, #16
 8001726:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001728:	2003      	movs	r0, #3
 800172a:	f000 f947 	bl	80019bc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800172e:	200f      	movs	r0, #15
 8001730:	f000 f808 	bl	8001744 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001734:	f7ff fe8a 	bl	800144c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001738:	2300      	movs	r3, #0
}
 800173a:	4618      	mov	r0, r3
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	40022000 	.word	0x40022000

08001744 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b082      	sub	sp, #8
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800174c:	4b12      	ldr	r3, [pc, #72]	@ (8001798 <HAL_InitTick+0x54>)
 800174e:	681a      	ldr	r2, [r3, #0]
 8001750:	4b12      	ldr	r3, [pc, #72]	@ (800179c <HAL_InitTick+0x58>)
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	4619      	mov	r1, r3
 8001756:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800175a:	fbb3 f3f1 	udiv	r3, r3, r1
 800175e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001762:	4618      	mov	r0, r3
 8001764:	f000 f95f 	bl	8001a26 <HAL_SYSTICK_Config>
 8001768:	4603      	mov	r3, r0
 800176a:	2b00      	cmp	r3, #0
 800176c:	d001      	beq.n	8001772 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800176e:	2301      	movs	r3, #1
 8001770:	e00e      	b.n	8001790 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	2b0f      	cmp	r3, #15
 8001776:	d80a      	bhi.n	800178e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001778:	2200      	movs	r2, #0
 800177a:	6879      	ldr	r1, [r7, #4]
 800177c:	f04f 30ff 	mov.w	r0, #4294967295
 8001780:	f000 f927 	bl	80019d2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001784:	4a06      	ldr	r2, [pc, #24]	@ (80017a0 <HAL_InitTick+0x5c>)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800178a:	2300      	movs	r3, #0
 800178c:	e000      	b.n	8001790 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800178e:	2301      	movs	r3, #1
}
 8001790:	4618      	mov	r0, r3
 8001792:	3708      	adds	r7, #8
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}
 8001798:	20000000 	.word	0x20000000
 800179c:	20000008 	.word	0x20000008
 80017a0:	20000004 	.word	0x20000004

080017a4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017a4:	b480      	push	{r7}
 80017a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017a8:	4b05      	ldr	r3, [pc, #20]	@ (80017c0 <HAL_IncTick+0x1c>)
 80017aa:	781b      	ldrb	r3, [r3, #0]
 80017ac:	461a      	mov	r2, r3
 80017ae:	4b05      	ldr	r3, [pc, #20]	@ (80017c4 <HAL_IncTick+0x20>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	4413      	add	r3, r2
 80017b4:	4a03      	ldr	r2, [pc, #12]	@ (80017c4 <HAL_IncTick+0x20>)
 80017b6:	6013      	str	r3, [r2, #0]
}
 80017b8:	bf00      	nop
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bc80      	pop	{r7}
 80017be:	4770      	bx	lr
 80017c0:	20000008 	.word	0x20000008
 80017c4:	200004a0 	.word	0x200004a0

080017c8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017c8:	b480      	push	{r7}
 80017ca:	af00      	add	r7, sp, #0
  return uwTick;
 80017cc:	4b02      	ldr	r3, [pc, #8]	@ (80017d8 <HAL_GetTick+0x10>)
 80017ce:	681b      	ldr	r3, [r3, #0]
}
 80017d0:	4618      	mov	r0, r3
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bc80      	pop	{r7}
 80017d6:	4770      	bx	lr
 80017d8:	200004a0 	.word	0x200004a0

080017dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b084      	sub	sp, #16
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017e4:	f7ff fff0 	bl	80017c8 <HAL_GetTick>
 80017e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017f4:	d005      	beq.n	8001802 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80017f6:	4b0a      	ldr	r3, [pc, #40]	@ (8001820 <HAL_Delay+0x44>)
 80017f8:	781b      	ldrb	r3, [r3, #0]
 80017fa:	461a      	mov	r2, r3
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	4413      	add	r3, r2
 8001800:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001802:	bf00      	nop
 8001804:	f7ff ffe0 	bl	80017c8 <HAL_GetTick>
 8001808:	4602      	mov	r2, r0
 800180a:	68bb      	ldr	r3, [r7, #8]
 800180c:	1ad3      	subs	r3, r2, r3
 800180e:	68fa      	ldr	r2, [r7, #12]
 8001810:	429a      	cmp	r2, r3
 8001812:	d8f7      	bhi.n	8001804 <HAL_Delay+0x28>
  {
  }
}
 8001814:	bf00      	nop
 8001816:	bf00      	nop
 8001818:	3710      	adds	r7, #16
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	20000008 	.word	0x20000008

08001824 <__NVIC_SetPriorityGrouping>:
{
 8001824:	b480      	push	{r7}
 8001826:	b085      	sub	sp, #20
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	f003 0307 	and.w	r3, r3, #7
 8001832:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001834:	4b0c      	ldr	r3, [pc, #48]	@ (8001868 <__NVIC_SetPriorityGrouping+0x44>)
 8001836:	68db      	ldr	r3, [r3, #12]
 8001838:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800183a:	68ba      	ldr	r2, [r7, #8]
 800183c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001840:	4013      	ands	r3, r2
 8001842:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001848:	68bb      	ldr	r3, [r7, #8]
 800184a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800184c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001850:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001854:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001856:	4a04      	ldr	r2, [pc, #16]	@ (8001868 <__NVIC_SetPriorityGrouping+0x44>)
 8001858:	68bb      	ldr	r3, [r7, #8]
 800185a:	60d3      	str	r3, [r2, #12]
}
 800185c:	bf00      	nop
 800185e:	3714      	adds	r7, #20
 8001860:	46bd      	mov	sp, r7
 8001862:	bc80      	pop	{r7}
 8001864:	4770      	bx	lr
 8001866:	bf00      	nop
 8001868:	e000ed00 	.word	0xe000ed00

0800186c <__NVIC_GetPriorityGrouping>:
{
 800186c:	b480      	push	{r7}
 800186e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001870:	4b04      	ldr	r3, [pc, #16]	@ (8001884 <__NVIC_GetPriorityGrouping+0x18>)
 8001872:	68db      	ldr	r3, [r3, #12]
 8001874:	0a1b      	lsrs	r3, r3, #8
 8001876:	f003 0307 	and.w	r3, r3, #7
}
 800187a:	4618      	mov	r0, r3
 800187c:	46bd      	mov	sp, r7
 800187e:	bc80      	pop	{r7}
 8001880:	4770      	bx	lr
 8001882:	bf00      	nop
 8001884:	e000ed00 	.word	0xe000ed00

08001888 <__NVIC_EnableIRQ>:
{
 8001888:	b480      	push	{r7}
 800188a:	b083      	sub	sp, #12
 800188c:	af00      	add	r7, sp, #0
 800188e:	4603      	mov	r3, r0
 8001890:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001892:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001896:	2b00      	cmp	r3, #0
 8001898:	db0b      	blt.n	80018b2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800189a:	79fb      	ldrb	r3, [r7, #7]
 800189c:	f003 021f 	and.w	r2, r3, #31
 80018a0:	4906      	ldr	r1, [pc, #24]	@ (80018bc <__NVIC_EnableIRQ+0x34>)
 80018a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018a6:	095b      	lsrs	r3, r3, #5
 80018a8:	2001      	movs	r0, #1
 80018aa:	fa00 f202 	lsl.w	r2, r0, r2
 80018ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80018b2:	bf00      	nop
 80018b4:	370c      	adds	r7, #12
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bc80      	pop	{r7}
 80018ba:	4770      	bx	lr
 80018bc:	e000e100 	.word	0xe000e100

080018c0 <__NVIC_SetPriority>:
{
 80018c0:	b480      	push	{r7}
 80018c2:	b083      	sub	sp, #12
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	4603      	mov	r3, r0
 80018c8:	6039      	str	r1, [r7, #0]
 80018ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	db0a      	blt.n	80018ea <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	b2da      	uxtb	r2, r3
 80018d8:	490c      	ldr	r1, [pc, #48]	@ (800190c <__NVIC_SetPriority+0x4c>)
 80018da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018de:	0112      	lsls	r2, r2, #4
 80018e0:	b2d2      	uxtb	r2, r2
 80018e2:	440b      	add	r3, r1
 80018e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80018e8:	e00a      	b.n	8001900 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	b2da      	uxtb	r2, r3
 80018ee:	4908      	ldr	r1, [pc, #32]	@ (8001910 <__NVIC_SetPriority+0x50>)
 80018f0:	79fb      	ldrb	r3, [r7, #7]
 80018f2:	f003 030f 	and.w	r3, r3, #15
 80018f6:	3b04      	subs	r3, #4
 80018f8:	0112      	lsls	r2, r2, #4
 80018fa:	b2d2      	uxtb	r2, r2
 80018fc:	440b      	add	r3, r1
 80018fe:	761a      	strb	r2, [r3, #24]
}
 8001900:	bf00      	nop
 8001902:	370c      	adds	r7, #12
 8001904:	46bd      	mov	sp, r7
 8001906:	bc80      	pop	{r7}
 8001908:	4770      	bx	lr
 800190a:	bf00      	nop
 800190c:	e000e100 	.word	0xe000e100
 8001910:	e000ed00 	.word	0xe000ed00

08001914 <NVIC_EncodePriority>:
{
 8001914:	b480      	push	{r7}
 8001916:	b089      	sub	sp, #36	@ 0x24
 8001918:	af00      	add	r7, sp, #0
 800191a:	60f8      	str	r0, [r7, #12]
 800191c:	60b9      	str	r1, [r7, #8]
 800191e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	f003 0307 	and.w	r3, r3, #7
 8001926:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001928:	69fb      	ldr	r3, [r7, #28]
 800192a:	f1c3 0307 	rsb	r3, r3, #7
 800192e:	2b04      	cmp	r3, #4
 8001930:	bf28      	it	cs
 8001932:	2304      	movcs	r3, #4
 8001934:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001936:	69fb      	ldr	r3, [r7, #28]
 8001938:	3304      	adds	r3, #4
 800193a:	2b06      	cmp	r3, #6
 800193c:	d902      	bls.n	8001944 <NVIC_EncodePriority+0x30>
 800193e:	69fb      	ldr	r3, [r7, #28]
 8001940:	3b03      	subs	r3, #3
 8001942:	e000      	b.n	8001946 <NVIC_EncodePriority+0x32>
 8001944:	2300      	movs	r3, #0
 8001946:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001948:	f04f 32ff 	mov.w	r2, #4294967295
 800194c:	69bb      	ldr	r3, [r7, #24]
 800194e:	fa02 f303 	lsl.w	r3, r2, r3
 8001952:	43da      	mvns	r2, r3
 8001954:	68bb      	ldr	r3, [r7, #8]
 8001956:	401a      	ands	r2, r3
 8001958:	697b      	ldr	r3, [r7, #20]
 800195a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800195c:	f04f 31ff 	mov.w	r1, #4294967295
 8001960:	697b      	ldr	r3, [r7, #20]
 8001962:	fa01 f303 	lsl.w	r3, r1, r3
 8001966:	43d9      	mvns	r1, r3
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800196c:	4313      	orrs	r3, r2
}
 800196e:	4618      	mov	r0, r3
 8001970:	3724      	adds	r7, #36	@ 0x24
 8001972:	46bd      	mov	sp, r7
 8001974:	bc80      	pop	{r7}
 8001976:	4770      	bx	lr

08001978 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b082      	sub	sp, #8
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	3b01      	subs	r3, #1
 8001984:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001988:	d301      	bcc.n	800198e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800198a:	2301      	movs	r3, #1
 800198c:	e00f      	b.n	80019ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800198e:	4a0a      	ldr	r2, [pc, #40]	@ (80019b8 <SysTick_Config+0x40>)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	3b01      	subs	r3, #1
 8001994:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001996:	210f      	movs	r1, #15
 8001998:	f04f 30ff 	mov.w	r0, #4294967295
 800199c:	f7ff ff90 	bl	80018c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019a0:	4b05      	ldr	r3, [pc, #20]	@ (80019b8 <SysTick_Config+0x40>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019a6:	4b04      	ldr	r3, [pc, #16]	@ (80019b8 <SysTick_Config+0x40>)
 80019a8:	2207      	movs	r2, #7
 80019aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019ac:	2300      	movs	r3, #0
}
 80019ae:	4618      	mov	r0, r3
 80019b0:	3708      	adds	r7, #8
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	e000e010 	.word	0xe000e010

080019bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b082      	sub	sp, #8
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019c4:	6878      	ldr	r0, [r7, #4]
 80019c6:	f7ff ff2d 	bl	8001824 <__NVIC_SetPriorityGrouping>
}
 80019ca:	bf00      	nop
 80019cc:	3708      	adds	r7, #8
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}

080019d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80019d2:	b580      	push	{r7, lr}
 80019d4:	b086      	sub	sp, #24
 80019d6:	af00      	add	r7, sp, #0
 80019d8:	4603      	mov	r3, r0
 80019da:	60b9      	str	r1, [r7, #8]
 80019dc:	607a      	str	r2, [r7, #4]
 80019de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80019e0:	2300      	movs	r3, #0
 80019e2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80019e4:	f7ff ff42 	bl	800186c <__NVIC_GetPriorityGrouping>
 80019e8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019ea:	687a      	ldr	r2, [r7, #4]
 80019ec:	68b9      	ldr	r1, [r7, #8]
 80019ee:	6978      	ldr	r0, [r7, #20]
 80019f0:	f7ff ff90 	bl	8001914 <NVIC_EncodePriority>
 80019f4:	4602      	mov	r2, r0
 80019f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019fa:	4611      	mov	r1, r2
 80019fc:	4618      	mov	r0, r3
 80019fe:	f7ff ff5f 	bl	80018c0 <__NVIC_SetPriority>
}
 8001a02:	bf00      	nop
 8001a04:	3718      	adds	r7, #24
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}

08001a0a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a0a:	b580      	push	{r7, lr}
 8001a0c:	b082      	sub	sp, #8
 8001a0e:	af00      	add	r7, sp, #0
 8001a10:	4603      	mov	r3, r0
 8001a12:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a18:	4618      	mov	r0, r3
 8001a1a:	f7ff ff35 	bl	8001888 <__NVIC_EnableIRQ>
}
 8001a1e:	bf00      	nop
 8001a20:	3708      	adds	r7, #8
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}

08001a26 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a26:	b580      	push	{r7, lr}
 8001a28:	b082      	sub	sp, #8
 8001a2a:	af00      	add	r7, sp, #0
 8001a2c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a2e:	6878      	ldr	r0, [r7, #4]
 8001a30:	f7ff ffa2 	bl	8001978 <SysTick_Config>
 8001a34:	4603      	mov	r3, r0
}
 8001a36:	4618      	mov	r0, r3
 8001a38:	3708      	adds	r7, #8
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}
	...

08001a40 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a40:	b480      	push	{r7}
 8001a42:	b08b      	sub	sp, #44	@ 0x2c
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
 8001a48:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a52:	e169      	b.n	8001d28 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001a54:	2201      	movs	r2, #1
 8001a56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a58:	fa02 f303 	lsl.w	r3, r2, r3
 8001a5c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	69fa      	ldr	r2, [r7, #28]
 8001a64:	4013      	ands	r3, r2
 8001a66:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001a68:	69ba      	ldr	r2, [r7, #24]
 8001a6a:	69fb      	ldr	r3, [r7, #28]
 8001a6c:	429a      	cmp	r2, r3
 8001a6e:	f040 8158 	bne.w	8001d22 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	685b      	ldr	r3, [r3, #4]
 8001a76:	4a9a      	ldr	r2, [pc, #616]	@ (8001ce0 <HAL_GPIO_Init+0x2a0>)
 8001a78:	4293      	cmp	r3, r2
 8001a7a:	d05e      	beq.n	8001b3a <HAL_GPIO_Init+0xfa>
 8001a7c:	4a98      	ldr	r2, [pc, #608]	@ (8001ce0 <HAL_GPIO_Init+0x2a0>)
 8001a7e:	4293      	cmp	r3, r2
 8001a80:	d875      	bhi.n	8001b6e <HAL_GPIO_Init+0x12e>
 8001a82:	4a98      	ldr	r2, [pc, #608]	@ (8001ce4 <HAL_GPIO_Init+0x2a4>)
 8001a84:	4293      	cmp	r3, r2
 8001a86:	d058      	beq.n	8001b3a <HAL_GPIO_Init+0xfa>
 8001a88:	4a96      	ldr	r2, [pc, #600]	@ (8001ce4 <HAL_GPIO_Init+0x2a4>)
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d86f      	bhi.n	8001b6e <HAL_GPIO_Init+0x12e>
 8001a8e:	4a96      	ldr	r2, [pc, #600]	@ (8001ce8 <HAL_GPIO_Init+0x2a8>)
 8001a90:	4293      	cmp	r3, r2
 8001a92:	d052      	beq.n	8001b3a <HAL_GPIO_Init+0xfa>
 8001a94:	4a94      	ldr	r2, [pc, #592]	@ (8001ce8 <HAL_GPIO_Init+0x2a8>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d869      	bhi.n	8001b6e <HAL_GPIO_Init+0x12e>
 8001a9a:	4a94      	ldr	r2, [pc, #592]	@ (8001cec <HAL_GPIO_Init+0x2ac>)
 8001a9c:	4293      	cmp	r3, r2
 8001a9e:	d04c      	beq.n	8001b3a <HAL_GPIO_Init+0xfa>
 8001aa0:	4a92      	ldr	r2, [pc, #584]	@ (8001cec <HAL_GPIO_Init+0x2ac>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d863      	bhi.n	8001b6e <HAL_GPIO_Init+0x12e>
 8001aa6:	4a92      	ldr	r2, [pc, #584]	@ (8001cf0 <HAL_GPIO_Init+0x2b0>)
 8001aa8:	4293      	cmp	r3, r2
 8001aaa:	d046      	beq.n	8001b3a <HAL_GPIO_Init+0xfa>
 8001aac:	4a90      	ldr	r2, [pc, #576]	@ (8001cf0 <HAL_GPIO_Init+0x2b0>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d85d      	bhi.n	8001b6e <HAL_GPIO_Init+0x12e>
 8001ab2:	2b12      	cmp	r3, #18
 8001ab4:	d82a      	bhi.n	8001b0c <HAL_GPIO_Init+0xcc>
 8001ab6:	2b12      	cmp	r3, #18
 8001ab8:	d859      	bhi.n	8001b6e <HAL_GPIO_Init+0x12e>
 8001aba:	a201      	add	r2, pc, #4	@ (adr r2, 8001ac0 <HAL_GPIO_Init+0x80>)
 8001abc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ac0:	08001b3b 	.word	0x08001b3b
 8001ac4:	08001b15 	.word	0x08001b15
 8001ac8:	08001b27 	.word	0x08001b27
 8001acc:	08001b69 	.word	0x08001b69
 8001ad0:	08001b6f 	.word	0x08001b6f
 8001ad4:	08001b6f 	.word	0x08001b6f
 8001ad8:	08001b6f 	.word	0x08001b6f
 8001adc:	08001b6f 	.word	0x08001b6f
 8001ae0:	08001b6f 	.word	0x08001b6f
 8001ae4:	08001b6f 	.word	0x08001b6f
 8001ae8:	08001b6f 	.word	0x08001b6f
 8001aec:	08001b6f 	.word	0x08001b6f
 8001af0:	08001b6f 	.word	0x08001b6f
 8001af4:	08001b6f 	.word	0x08001b6f
 8001af8:	08001b6f 	.word	0x08001b6f
 8001afc:	08001b6f 	.word	0x08001b6f
 8001b00:	08001b6f 	.word	0x08001b6f
 8001b04:	08001b1d 	.word	0x08001b1d
 8001b08:	08001b31 	.word	0x08001b31
 8001b0c:	4a79      	ldr	r2, [pc, #484]	@ (8001cf4 <HAL_GPIO_Init+0x2b4>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d013      	beq.n	8001b3a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001b12:	e02c      	b.n	8001b6e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	68db      	ldr	r3, [r3, #12]
 8001b18:	623b      	str	r3, [r7, #32]
          break;
 8001b1a:	e029      	b.n	8001b70 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	68db      	ldr	r3, [r3, #12]
 8001b20:	3304      	adds	r3, #4
 8001b22:	623b      	str	r3, [r7, #32]
          break;
 8001b24:	e024      	b.n	8001b70 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	68db      	ldr	r3, [r3, #12]
 8001b2a:	3308      	adds	r3, #8
 8001b2c:	623b      	str	r3, [r7, #32]
          break;
 8001b2e:	e01f      	b.n	8001b70 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	68db      	ldr	r3, [r3, #12]
 8001b34:	330c      	adds	r3, #12
 8001b36:	623b      	str	r3, [r7, #32]
          break;
 8001b38:	e01a      	b.n	8001b70 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	689b      	ldr	r3, [r3, #8]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d102      	bne.n	8001b48 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001b42:	2304      	movs	r3, #4
 8001b44:	623b      	str	r3, [r7, #32]
          break;
 8001b46:	e013      	b.n	8001b70 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	689b      	ldr	r3, [r3, #8]
 8001b4c:	2b01      	cmp	r3, #1
 8001b4e:	d105      	bne.n	8001b5c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b50:	2308      	movs	r3, #8
 8001b52:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	69fa      	ldr	r2, [r7, #28]
 8001b58:	611a      	str	r2, [r3, #16]
          break;
 8001b5a:	e009      	b.n	8001b70 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b5c:	2308      	movs	r3, #8
 8001b5e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	69fa      	ldr	r2, [r7, #28]
 8001b64:	615a      	str	r2, [r3, #20]
          break;
 8001b66:	e003      	b.n	8001b70 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	623b      	str	r3, [r7, #32]
          break;
 8001b6c:	e000      	b.n	8001b70 <HAL_GPIO_Init+0x130>
          break;
 8001b6e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001b70:	69bb      	ldr	r3, [r7, #24]
 8001b72:	2bff      	cmp	r3, #255	@ 0xff
 8001b74:	d801      	bhi.n	8001b7a <HAL_GPIO_Init+0x13a>
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	e001      	b.n	8001b7e <HAL_GPIO_Init+0x13e>
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	3304      	adds	r3, #4
 8001b7e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001b80:	69bb      	ldr	r3, [r7, #24]
 8001b82:	2bff      	cmp	r3, #255	@ 0xff
 8001b84:	d802      	bhi.n	8001b8c <HAL_GPIO_Init+0x14c>
 8001b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b88:	009b      	lsls	r3, r3, #2
 8001b8a:	e002      	b.n	8001b92 <HAL_GPIO_Init+0x152>
 8001b8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b8e:	3b08      	subs	r3, #8
 8001b90:	009b      	lsls	r3, r3, #2
 8001b92:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001b94:	697b      	ldr	r3, [r7, #20]
 8001b96:	681a      	ldr	r2, [r3, #0]
 8001b98:	210f      	movs	r1, #15
 8001b9a:	693b      	ldr	r3, [r7, #16]
 8001b9c:	fa01 f303 	lsl.w	r3, r1, r3
 8001ba0:	43db      	mvns	r3, r3
 8001ba2:	401a      	ands	r2, r3
 8001ba4:	6a39      	ldr	r1, [r7, #32]
 8001ba6:	693b      	ldr	r3, [r7, #16]
 8001ba8:	fa01 f303 	lsl.w	r3, r1, r3
 8001bac:	431a      	orrs	r2, r3
 8001bae:	697b      	ldr	r3, [r7, #20]
 8001bb0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	f000 80b1 	beq.w	8001d22 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001bc0:	4b4d      	ldr	r3, [pc, #308]	@ (8001cf8 <HAL_GPIO_Init+0x2b8>)
 8001bc2:	699b      	ldr	r3, [r3, #24]
 8001bc4:	4a4c      	ldr	r2, [pc, #304]	@ (8001cf8 <HAL_GPIO_Init+0x2b8>)
 8001bc6:	f043 0301 	orr.w	r3, r3, #1
 8001bca:	6193      	str	r3, [r2, #24]
 8001bcc:	4b4a      	ldr	r3, [pc, #296]	@ (8001cf8 <HAL_GPIO_Init+0x2b8>)
 8001bce:	699b      	ldr	r3, [r3, #24]
 8001bd0:	f003 0301 	and.w	r3, r3, #1
 8001bd4:	60bb      	str	r3, [r7, #8]
 8001bd6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001bd8:	4a48      	ldr	r2, [pc, #288]	@ (8001cfc <HAL_GPIO_Init+0x2bc>)
 8001bda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bdc:	089b      	lsrs	r3, r3, #2
 8001bde:	3302      	adds	r3, #2
 8001be0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001be4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001be6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001be8:	f003 0303 	and.w	r3, r3, #3
 8001bec:	009b      	lsls	r3, r3, #2
 8001bee:	220f      	movs	r2, #15
 8001bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf4:	43db      	mvns	r3, r3
 8001bf6:	68fa      	ldr	r2, [r7, #12]
 8001bf8:	4013      	ands	r3, r2
 8001bfa:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	4a40      	ldr	r2, [pc, #256]	@ (8001d00 <HAL_GPIO_Init+0x2c0>)
 8001c00:	4293      	cmp	r3, r2
 8001c02:	d013      	beq.n	8001c2c <HAL_GPIO_Init+0x1ec>
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	4a3f      	ldr	r2, [pc, #252]	@ (8001d04 <HAL_GPIO_Init+0x2c4>)
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	d00d      	beq.n	8001c28 <HAL_GPIO_Init+0x1e8>
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	4a3e      	ldr	r2, [pc, #248]	@ (8001d08 <HAL_GPIO_Init+0x2c8>)
 8001c10:	4293      	cmp	r3, r2
 8001c12:	d007      	beq.n	8001c24 <HAL_GPIO_Init+0x1e4>
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	4a3d      	ldr	r2, [pc, #244]	@ (8001d0c <HAL_GPIO_Init+0x2cc>)
 8001c18:	4293      	cmp	r3, r2
 8001c1a:	d101      	bne.n	8001c20 <HAL_GPIO_Init+0x1e0>
 8001c1c:	2303      	movs	r3, #3
 8001c1e:	e006      	b.n	8001c2e <HAL_GPIO_Init+0x1ee>
 8001c20:	2304      	movs	r3, #4
 8001c22:	e004      	b.n	8001c2e <HAL_GPIO_Init+0x1ee>
 8001c24:	2302      	movs	r3, #2
 8001c26:	e002      	b.n	8001c2e <HAL_GPIO_Init+0x1ee>
 8001c28:	2301      	movs	r3, #1
 8001c2a:	e000      	b.n	8001c2e <HAL_GPIO_Init+0x1ee>
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c30:	f002 0203 	and.w	r2, r2, #3
 8001c34:	0092      	lsls	r2, r2, #2
 8001c36:	4093      	lsls	r3, r2
 8001c38:	68fa      	ldr	r2, [r7, #12]
 8001c3a:	4313      	orrs	r3, r2
 8001c3c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001c3e:	492f      	ldr	r1, [pc, #188]	@ (8001cfc <HAL_GPIO_Init+0x2bc>)
 8001c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c42:	089b      	lsrs	r3, r3, #2
 8001c44:	3302      	adds	r3, #2
 8001c46:	68fa      	ldr	r2, [r7, #12]
 8001c48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d006      	beq.n	8001c66 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001c58:	4b2d      	ldr	r3, [pc, #180]	@ (8001d10 <HAL_GPIO_Init+0x2d0>)
 8001c5a:	689a      	ldr	r2, [r3, #8]
 8001c5c:	492c      	ldr	r1, [pc, #176]	@ (8001d10 <HAL_GPIO_Init+0x2d0>)
 8001c5e:	69bb      	ldr	r3, [r7, #24]
 8001c60:	4313      	orrs	r3, r2
 8001c62:	608b      	str	r3, [r1, #8]
 8001c64:	e006      	b.n	8001c74 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001c66:	4b2a      	ldr	r3, [pc, #168]	@ (8001d10 <HAL_GPIO_Init+0x2d0>)
 8001c68:	689a      	ldr	r2, [r3, #8]
 8001c6a:	69bb      	ldr	r3, [r7, #24]
 8001c6c:	43db      	mvns	r3, r3
 8001c6e:	4928      	ldr	r1, [pc, #160]	@ (8001d10 <HAL_GPIO_Init+0x2d0>)
 8001c70:	4013      	ands	r3, r2
 8001c72:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d006      	beq.n	8001c8e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001c80:	4b23      	ldr	r3, [pc, #140]	@ (8001d10 <HAL_GPIO_Init+0x2d0>)
 8001c82:	68da      	ldr	r2, [r3, #12]
 8001c84:	4922      	ldr	r1, [pc, #136]	@ (8001d10 <HAL_GPIO_Init+0x2d0>)
 8001c86:	69bb      	ldr	r3, [r7, #24]
 8001c88:	4313      	orrs	r3, r2
 8001c8a:	60cb      	str	r3, [r1, #12]
 8001c8c:	e006      	b.n	8001c9c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001c8e:	4b20      	ldr	r3, [pc, #128]	@ (8001d10 <HAL_GPIO_Init+0x2d0>)
 8001c90:	68da      	ldr	r2, [r3, #12]
 8001c92:	69bb      	ldr	r3, [r7, #24]
 8001c94:	43db      	mvns	r3, r3
 8001c96:	491e      	ldr	r1, [pc, #120]	@ (8001d10 <HAL_GPIO_Init+0x2d0>)
 8001c98:	4013      	ands	r3, r2
 8001c9a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	685b      	ldr	r3, [r3, #4]
 8001ca0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d006      	beq.n	8001cb6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001ca8:	4b19      	ldr	r3, [pc, #100]	@ (8001d10 <HAL_GPIO_Init+0x2d0>)
 8001caa:	685a      	ldr	r2, [r3, #4]
 8001cac:	4918      	ldr	r1, [pc, #96]	@ (8001d10 <HAL_GPIO_Init+0x2d0>)
 8001cae:	69bb      	ldr	r3, [r7, #24]
 8001cb0:	4313      	orrs	r3, r2
 8001cb2:	604b      	str	r3, [r1, #4]
 8001cb4:	e006      	b.n	8001cc4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001cb6:	4b16      	ldr	r3, [pc, #88]	@ (8001d10 <HAL_GPIO_Init+0x2d0>)
 8001cb8:	685a      	ldr	r2, [r3, #4]
 8001cba:	69bb      	ldr	r3, [r7, #24]
 8001cbc:	43db      	mvns	r3, r3
 8001cbe:	4914      	ldr	r1, [pc, #80]	@ (8001d10 <HAL_GPIO_Init+0x2d0>)
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d021      	beq.n	8001d14 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001cd0:	4b0f      	ldr	r3, [pc, #60]	@ (8001d10 <HAL_GPIO_Init+0x2d0>)
 8001cd2:	681a      	ldr	r2, [r3, #0]
 8001cd4:	490e      	ldr	r1, [pc, #56]	@ (8001d10 <HAL_GPIO_Init+0x2d0>)
 8001cd6:	69bb      	ldr	r3, [r7, #24]
 8001cd8:	4313      	orrs	r3, r2
 8001cda:	600b      	str	r3, [r1, #0]
 8001cdc:	e021      	b.n	8001d22 <HAL_GPIO_Init+0x2e2>
 8001cde:	bf00      	nop
 8001ce0:	10320000 	.word	0x10320000
 8001ce4:	10310000 	.word	0x10310000
 8001ce8:	10220000 	.word	0x10220000
 8001cec:	10210000 	.word	0x10210000
 8001cf0:	10120000 	.word	0x10120000
 8001cf4:	10110000 	.word	0x10110000
 8001cf8:	40021000 	.word	0x40021000
 8001cfc:	40010000 	.word	0x40010000
 8001d00:	40010800 	.word	0x40010800
 8001d04:	40010c00 	.word	0x40010c00
 8001d08:	40011000 	.word	0x40011000
 8001d0c:	40011400 	.word	0x40011400
 8001d10:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001d14:	4b0b      	ldr	r3, [pc, #44]	@ (8001d44 <HAL_GPIO_Init+0x304>)
 8001d16:	681a      	ldr	r2, [r3, #0]
 8001d18:	69bb      	ldr	r3, [r7, #24]
 8001d1a:	43db      	mvns	r3, r3
 8001d1c:	4909      	ldr	r1, [pc, #36]	@ (8001d44 <HAL_GPIO_Init+0x304>)
 8001d1e:	4013      	ands	r3, r2
 8001d20:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001d22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d24:	3301      	adds	r3, #1
 8001d26:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	681a      	ldr	r2, [r3, #0]
 8001d2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d2e:	fa22 f303 	lsr.w	r3, r2, r3
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	f47f ae8e 	bne.w	8001a54 <HAL_GPIO_Init+0x14>
  }
}
 8001d38:	bf00      	nop
 8001d3a:	bf00      	nop
 8001d3c:	372c      	adds	r7, #44	@ 0x2c
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bc80      	pop	{r7}
 8001d42:	4770      	bx	lr
 8001d44:	40010400 	.word	0x40010400

08001d48 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	b083      	sub	sp, #12
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
 8001d50:	460b      	mov	r3, r1
 8001d52:	807b      	strh	r3, [r7, #2]
 8001d54:	4613      	mov	r3, r2
 8001d56:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001d58:	787b      	ldrb	r3, [r7, #1]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d003      	beq.n	8001d66 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d5e:	887a      	ldrh	r2, [r7, #2]
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001d64:	e003      	b.n	8001d6e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001d66:	887b      	ldrh	r3, [r7, #2]
 8001d68:	041a      	lsls	r2, r3, #16
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	611a      	str	r2, [r3, #16]
}
 8001d6e:	bf00      	nop
 8001d70:	370c      	adds	r7, #12
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bc80      	pop	{r7}
 8001d76:	4770      	bx	lr

08001d78 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	b085      	sub	sp, #20
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
 8001d80:	460b      	mov	r3, r1
 8001d82:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	68db      	ldr	r3, [r3, #12]
 8001d88:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001d8a:	887a      	ldrh	r2, [r7, #2]
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	4013      	ands	r3, r2
 8001d90:	041a      	lsls	r2, r3, #16
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	43d9      	mvns	r1, r3
 8001d96:	887b      	ldrh	r3, [r7, #2]
 8001d98:	400b      	ands	r3, r1
 8001d9a:	431a      	orrs	r2, r3
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	611a      	str	r2, [r3, #16]
}
 8001da0:	bf00      	nop
 8001da2:	3714      	adds	r7, #20
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bc80      	pop	{r7}
 8001da8:	4770      	bx	lr
	...

08001dac <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b082      	sub	sp, #8
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	4603      	mov	r3, r0
 8001db4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001db6:	4b08      	ldr	r3, [pc, #32]	@ (8001dd8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001db8:	695a      	ldr	r2, [r3, #20]
 8001dba:	88fb      	ldrh	r3, [r7, #6]
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d006      	beq.n	8001dd0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001dc2:	4a05      	ldr	r2, [pc, #20]	@ (8001dd8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001dc4:	88fb      	ldrh	r3, [r7, #6]
 8001dc6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001dc8:	88fb      	ldrh	r3, [r7, #6]
 8001dca:	4618      	mov	r0, r3
 8001dcc:	f7ff f8de 	bl	8000f8c <HAL_GPIO_EXTI_Callback>
  }
}
 8001dd0:	bf00      	nop
 8001dd2:	3708      	adds	r7, #8
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	40010400 	.word	0x40010400

08001ddc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b086      	sub	sp, #24
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d101      	bne.n	8001dee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001dea:	2301      	movs	r3, #1
 8001dec:	e272      	b.n	80022d4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f003 0301 	and.w	r3, r3, #1
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	f000 8087 	beq.w	8001f0a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001dfc:	4b92      	ldr	r3, [pc, #584]	@ (8002048 <HAL_RCC_OscConfig+0x26c>)
 8001dfe:	685b      	ldr	r3, [r3, #4]
 8001e00:	f003 030c 	and.w	r3, r3, #12
 8001e04:	2b04      	cmp	r3, #4
 8001e06:	d00c      	beq.n	8001e22 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001e08:	4b8f      	ldr	r3, [pc, #572]	@ (8002048 <HAL_RCC_OscConfig+0x26c>)
 8001e0a:	685b      	ldr	r3, [r3, #4]
 8001e0c:	f003 030c 	and.w	r3, r3, #12
 8001e10:	2b08      	cmp	r3, #8
 8001e12:	d112      	bne.n	8001e3a <HAL_RCC_OscConfig+0x5e>
 8001e14:	4b8c      	ldr	r3, [pc, #560]	@ (8002048 <HAL_RCC_OscConfig+0x26c>)
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e20:	d10b      	bne.n	8001e3a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e22:	4b89      	ldr	r3, [pc, #548]	@ (8002048 <HAL_RCC_OscConfig+0x26c>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d06c      	beq.n	8001f08 <HAL_RCC_OscConfig+0x12c>
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	685b      	ldr	r3, [r3, #4]
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d168      	bne.n	8001f08 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001e36:	2301      	movs	r3, #1
 8001e38:	e24c      	b.n	80022d4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	685b      	ldr	r3, [r3, #4]
 8001e3e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e42:	d106      	bne.n	8001e52 <HAL_RCC_OscConfig+0x76>
 8001e44:	4b80      	ldr	r3, [pc, #512]	@ (8002048 <HAL_RCC_OscConfig+0x26c>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4a7f      	ldr	r2, [pc, #508]	@ (8002048 <HAL_RCC_OscConfig+0x26c>)
 8001e4a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e4e:	6013      	str	r3, [r2, #0]
 8001e50:	e02e      	b.n	8001eb0 <HAL_RCC_OscConfig+0xd4>
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	685b      	ldr	r3, [r3, #4]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d10c      	bne.n	8001e74 <HAL_RCC_OscConfig+0x98>
 8001e5a:	4b7b      	ldr	r3, [pc, #492]	@ (8002048 <HAL_RCC_OscConfig+0x26c>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	4a7a      	ldr	r2, [pc, #488]	@ (8002048 <HAL_RCC_OscConfig+0x26c>)
 8001e60:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e64:	6013      	str	r3, [r2, #0]
 8001e66:	4b78      	ldr	r3, [pc, #480]	@ (8002048 <HAL_RCC_OscConfig+0x26c>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	4a77      	ldr	r2, [pc, #476]	@ (8002048 <HAL_RCC_OscConfig+0x26c>)
 8001e6c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e70:	6013      	str	r3, [r2, #0]
 8001e72:	e01d      	b.n	8001eb0 <HAL_RCC_OscConfig+0xd4>
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001e7c:	d10c      	bne.n	8001e98 <HAL_RCC_OscConfig+0xbc>
 8001e7e:	4b72      	ldr	r3, [pc, #456]	@ (8002048 <HAL_RCC_OscConfig+0x26c>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4a71      	ldr	r2, [pc, #452]	@ (8002048 <HAL_RCC_OscConfig+0x26c>)
 8001e84:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001e88:	6013      	str	r3, [r2, #0]
 8001e8a:	4b6f      	ldr	r3, [pc, #444]	@ (8002048 <HAL_RCC_OscConfig+0x26c>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4a6e      	ldr	r2, [pc, #440]	@ (8002048 <HAL_RCC_OscConfig+0x26c>)
 8001e90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e94:	6013      	str	r3, [r2, #0]
 8001e96:	e00b      	b.n	8001eb0 <HAL_RCC_OscConfig+0xd4>
 8001e98:	4b6b      	ldr	r3, [pc, #428]	@ (8002048 <HAL_RCC_OscConfig+0x26c>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	4a6a      	ldr	r2, [pc, #424]	@ (8002048 <HAL_RCC_OscConfig+0x26c>)
 8001e9e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ea2:	6013      	str	r3, [r2, #0]
 8001ea4:	4b68      	ldr	r3, [pc, #416]	@ (8002048 <HAL_RCC_OscConfig+0x26c>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4a67      	ldr	r2, [pc, #412]	@ (8002048 <HAL_RCC_OscConfig+0x26c>)
 8001eaa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001eae:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	685b      	ldr	r3, [r3, #4]
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d013      	beq.n	8001ee0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eb8:	f7ff fc86 	bl	80017c8 <HAL_GetTick>
 8001ebc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ebe:	e008      	b.n	8001ed2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ec0:	f7ff fc82 	bl	80017c8 <HAL_GetTick>
 8001ec4:	4602      	mov	r2, r0
 8001ec6:	693b      	ldr	r3, [r7, #16]
 8001ec8:	1ad3      	subs	r3, r2, r3
 8001eca:	2b64      	cmp	r3, #100	@ 0x64
 8001ecc:	d901      	bls.n	8001ed2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001ece:	2303      	movs	r3, #3
 8001ed0:	e200      	b.n	80022d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ed2:	4b5d      	ldr	r3, [pc, #372]	@ (8002048 <HAL_RCC_OscConfig+0x26c>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d0f0      	beq.n	8001ec0 <HAL_RCC_OscConfig+0xe4>
 8001ede:	e014      	b.n	8001f0a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ee0:	f7ff fc72 	bl	80017c8 <HAL_GetTick>
 8001ee4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ee6:	e008      	b.n	8001efa <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ee8:	f7ff fc6e 	bl	80017c8 <HAL_GetTick>
 8001eec:	4602      	mov	r2, r0
 8001eee:	693b      	ldr	r3, [r7, #16]
 8001ef0:	1ad3      	subs	r3, r2, r3
 8001ef2:	2b64      	cmp	r3, #100	@ 0x64
 8001ef4:	d901      	bls.n	8001efa <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001ef6:	2303      	movs	r3, #3
 8001ef8:	e1ec      	b.n	80022d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001efa:	4b53      	ldr	r3, [pc, #332]	@ (8002048 <HAL_RCC_OscConfig+0x26c>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d1f0      	bne.n	8001ee8 <HAL_RCC_OscConfig+0x10c>
 8001f06:	e000      	b.n	8001f0a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f003 0302 	and.w	r3, r3, #2
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d063      	beq.n	8001fde <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f16:	4b4c      	ldr	r3, [pc, #304]	@ (8002048 <HAL_RCC_OscConfig+0x26c>)
 8001f18:	685b      	ldr	r3, [r3, #4]
 8001f1a:	f003 030c 	and.w	r3, r3, #12
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d00b      	beq.n	8001f3a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001f22:	4b49      	ldr	r3, [pc, #292]	@ (8002048 <HAL_RCC_OscConfig+0x26c>)
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	f003 030c 	and.w	r3, r3, #12
 8001f2a:	2b08      	cmp	r3, #8
 8001f2c:	d11c      	bne.n	8001f68 <HAL_RCC_OscConfig+0x18c>
 8001f2e:	4b46      	ldr	r3, [pc, #280]	@ (8002048 <HAL_RCC_OscConfig+0x26c>)
 8001f30:	685b      	ldr	r3, [r3, #4]
 8001f32:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d116      	bne.n	8001f68 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f3a:	4b43      	ldr	r3, [pc, #268]	@ (8002048 <HAL_RCC_OscConfig+0x26c>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f003 0302 	and.w	r3, r3, #2
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d005      	beq.n	8001f52 <HAL_RCC_OscConfig+0x176>
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	691b      	ldr	r3, [r3, #16]
 8001f4a:	2b01      	cmp	r3, #1
 8001f4c:	d001      	beq.n	8001f52 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001f4e:	2301      	movs	r3, #1
 8001f50:	e1c0      	b.n	80022d4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f52:	4b3d      	ldr	r3, [pc, #244]	@ (8002048 <HAL_RCC_OscConfig+0x26c>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	695b      	ldr	r3, [r3, #20]
 8001f5e:	00db      	lsls	r3, r3, #3
 8001f60:	4939      	ldr	r1, [pc, #228]	@ (8002048 <HAL_RCC_OscConfig+0x26c>)
 8001f62:	4313      	orrs	r3, r2
 8001f64:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f66:	e03a      	b.n	8001fde <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	691b      	ldr	r3, [r3, #16]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d020      	beq.n	8001fb2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f70:	4b36      	ldr	r3, [pc, #216]	@ (800204c <HAL_RCC_OscConfig+0x270>)
 8001f72:	2201      	movs	r2, #1
 8001f74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f76:	f7ff fc27 	bl	80017c8 <HAL_GetTick>
 8001f7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f7c:	e008      	b.n	8001f90 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f7e:	f7ff fc23 	bl	80017c8 <HAL_GetTick>
 8001f82:	4602      	mov	r2, r0
 8001f84:	693b      	ldr	r3, [r7, #16]
 8001f86:	1ad3      	subs	r3, r2, r3
 8001f88:	2b02      	cmp	r3, #2
 8001f8a:	d901      	bls.n	8001f90 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001f8c:	2303      	movs	r3, #3
 8001f8e:	e1a1      	b.n	80022d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f90:	4b2d      	ldr	r3, [pc, #180]	@ (8002048 <HAL_RCC_OscConfig+0x26c>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f003 0302 	and.w	r3, r3, #2
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d0f0      	beq.n	8001f7e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f9c:	4b2a      	ldr	r3, [pc, #168]	@ (8002048 <HAL_RCC_OscConfig+0x26c>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	695b      	ldr	r3, [r3, #20]
 8001fa8:	00db      	lsls	r3, r3, #3
 8001faa:	4927      	ldr	r1, [pc, #156]	@ (8002048 <HAL_RCC_OscConfig+0x26c>)
 8001fac:	4313      	orrs	r3, r2
 8001fae:	600b      	str	r3, [r1, #0]
 8001fb0:	e015      	b.n	8001fde <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001fb2:	4b26      	ldr	r3, [pc, #152]	@ (800204c <HAL_RCC_OscConfig+0x270>)
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fb8:	f7ff fc06 	bl	80017c8 <HAL_GetTick>
 8001fbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fbe:	e008      	b.n	8001fd2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fc0:	f7ff fc02 	bl	80017c8 <HAL_GetTick>
 8001fc4:	4602      	mov	r2, r0
 8001fc6:	693b      	ldr	r3, [r7, #16]
 8001fc8:	1ad3      	subs	r3, r2, r3
 8001fca:	2b02      	cmp	r3, #2
 8001fcc:	d901      	bls.n	8001fd2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001fce:	2303      	movs	r3, #3
 8001fd0:	e180      	b.n	80022d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fd2:	4b1d      	ldr	r3, [pc, #116]	@ (8002048 <HAL_RCC_OscConfig+0x26c>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f003 0302 	and.w	r3, r3, #2
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d1f0      	bne.n	8001fc0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f003 0308 	and.w	r3, r3, #8
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d03a      	beq.n	8002060 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	699b      	ldr	r3, [r3, #24]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d019      	beq.n	8002026 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ff2:	4b17      	ldr	r3, [pc, #92]	@ (8002050 <HAL_RCC_OscConfig+0x274>)
 8001ff4:	2201      	movs	r2, #1
 8001ff6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ff8:	f7ff fbe6 	bl	80017c8 <HAL_GetTick>
 8001ffc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ffe:	e008      	b.n	8002012 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002000:	f7ff fbe2 	bl	80017c8 <HAL_GetTick>
 8002004:	4602      	mov	r2, r0
 8002006:	693b      	ldr	r3, [r7, #16]
 8002008:	1ad3      	subs	r3, r2, r3
 800200a:	2b02      	cmp	r3, #2
 800200c:	d901      	bls.n	8002012 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800200e:	2303      	movs	r3, #3
 8002010:	e160      	b.n	80022d4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002012:	4b0d      	ldr	r3, [pc, #52]	@ (8002048 <HAL_RCC_OscConfig+0x26c>)
 8002014:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002016:	f003 0302 	and.w	r3, r3, #2
 800201a:	2b00      	cmp	r3, #0
 800201c:	d0f0      	beq.n	8002000 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800201e:	2001      	movs	r0, #1
 8002020:	f000 face 	bl	80025c0 <RCC_Delay>
 8002024:	e01c      	b.n	8002060 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002026:	4b0a      	ldr	r3, [pc, #40]	@ (8002050 <HAL_RCC_OscConfig+0x274>)
 8002028:	2200      	movs	r2, #0
 800202a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800202c:	f7ff fbcc 	bl	80017c8 <HAL_GetTick>
 8002030:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002032:	e00f      	b.n	8002054 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002034:	f7ff fbc8 	bl	80017c8 <HAL_GetTick>
 8002038:	4602      	mov	r2, r0
 800203a:	693b      	ldr	r3, [r7, #16]
 800203c:	1ad3      	subs	r3, r2, r3
 800203e:	2b02      	cmp	r3, #2
 8002040:	d908      	bls.n	8002054 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002042:	2303      	movs	r3, #3
 8002044:	e146      	b.n	80022d4 <HAL_RCC_OscConfig+0x4f8>
 8002046:	bf00      	nop
 8002048:	40021000 	.word	0x40021000
 800204c:	42420000 	.word	0x42420000
 8002050:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002054:	4b92      	ldr	r3, [pc, #584]	@ (80022a0 <HAL_RCC_OscConfig+0x4c4>)
 8002056:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002058:	f003 0302 	and.w	r3, r3, #2
 800205c:	2b00      	cmp	r3, #0
 800205e:	d1e9      	bne.n	8002034 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f003 0304 	and.w	r3, r3, #4
 8002068:	2b00      	cmp	r3, #0
 800206a:	f000 80a6 	beq.w	80021ba <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800206e:	2300      	movs	r3, #0
 8002070:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002072:	4b8b      	ldr	r3, [pc, #556]	@ (80022a0 <HAL_RCC_OscConfig+0x4c4>)
 8002074:	69db      	ldr	r3, [r3, #28]
 8002076:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800207a:	2b00      	cmp	r3, #0
 800207c:	d10d      	bne.n	800209a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800207e:	4b88      	ldr	r3, [pc, #544]	@ (80022a0 <HAL_RCC_OscConfig+0x4c4>)
 8002080:	69db      	ldr	r3, [r3, #28]
 8002082:	4a87      	ldr	r2, [pc, #540]	@ (80022a0 <HAL_RCC_OscConfig+0x4c4>)
 8002084:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002088:	61d3      	str	r3, [r2, #28]
 800208a:	4b85      	ldr	r3, [pc, #532]	@ (80022a0 <HAL_RCC_OscConfig+0x4c4>)
 800208c:	69db      	ldr	r3, [r3, #28]
 800208e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002092:	60bb      	str	r3, [r7, #8]
 8002094:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002096:	2301      	movs	r3, #1
 8002098:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800209a:	4b82      	ldr	r3, [pc, #520]	@ (80022a4 <HAL_RCC_OscConfig+0x4c8>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d118      	bne.n	80020d8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80020a6:	4b7f      	ldr	r3, [pc, #508]	@ (80022a4 <HAL_RCC_OscConfig+0x4c8>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	4a7e      	ldr	r2, [pc, #504]	@ (80022a4 <HAL_RCC_OscConfig+0x4c8>)
 80020ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020b2:	f7ff fb89 	bl	80017c8 <HAL_GetTick>
 80020b6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020b8:	e008      	b.n	80020cc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020ba:	f7ff fb85 	bl	80017c8 <HAL_GetTick>
 80020be:	4602      	mov	r2, r0
 80020c0:	693b      	ldr	r3, [r7, #16]
 80020c2:	1ad3      	subs	r3, r2, r3
 80020c4:	2b64      	cmp	r3, #100	@ 0x64
 80020c6:	d901      	bls.n	80020cc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80020c8:	2303      	movs	r3, #3
 80020ca:	e103      	b.n	80022d4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020cc:	4b75      	ldr	r3, [pc, #468]	@ (80022a4 <HAL_RCC_OscConfig+0x4c8>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d0f0      	beq.n	80020ba <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	68db      	ldr	r3, [r3, #12]
 80020dc:	2b01      	cmp	r3, #1
 80020de:	d106      	bne.n	80020ee <HAL_RCC_OscConfig+0x312>
 80020e0:	4b6f      	ldr	r3, [pc, #444]	@ (80022a0 <HAL_RCC_OscConfig+0x4c4>)
 80020e2:	6a1b      	ldr	r3, [r3, #32]
 80020e4:	4a6e      	ldr	r2, [pc, #440]	@ (80022a0 <HAL_RCC_OscConfig+0x4c4>)
 80020e6:	f043 0301 	orr.w	r3, r3, #1
 80020ea:	6213      	str	r3, [r2, #32]
 80020ec:	e02d      	b.n	800214a <HAL_RCC_OscConfig+0x36e>
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	68db      	ldr	r3, [r3, #12]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d10c      	bne.n	8002110 <HAL_RCC_OscConfig+0x334>
 80020f6:	4b6a      	ldr	r3, [pc, #424]	@ (80022a0 <HAL_RCC_OscConfig+0x4c4>)
 80020f8:	6a1b      	ldr	r3, [r3, #32]
 80020fa:	4a69      	ldr	r2, [pc, #420]	@ (80022a0 <HAL_RCC_OscConfig+0x4c4>)
 80020fc:	f023 0301 	bic.w	r3, r3, #1
 8002100:	6213      	str	r3, [r2, #32]
 8002102:	4b67      	ldr	r3, [pc, #412]	@ (80022a0 <HAL_RCC_OscConfig+0x4c4>)
 8002104:	6a1b      	ldr	r3, [r3, #32]
 8002106:	4a66      	ldr	r2, [pc, #408]	@ (80022a0 <HAL_RCC_OscConfig+0x4c4>)
 8002108:	f023 0304 	bic.w	r3, r3, #4
 800210c:	6213      	str	r3, [r2, #32]
 800210e:	e01c      	b.n	800214a <HAL_RCC_OscConfig+0x36e>
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	68db      	ldr	r3, [r3, #12]
 8002114:	2b05      	cmp	r3, #5
 8002116:	d10c      	bne.n	8002132 <HAL_RCC_OscConfig+0x356>
 8002118:	4b61      	ldr	r3, [pc, #388]	@ (80022a0 <HAL_RCC_OscConfig+0x4c4>)
 800211a:	6a1b      	ldr	r3, [r3, #32]
 800211c:	4a60      	ldr	r2, [pc, #384]	@ (80022a0 <HAL_RCC_OscConfig+0x4c4>)
 800211e:	f043 0304 	orr.w	r3, r3, #4
 8002122:	6213      	str	r3, [r2, #32]
 8002124:	4b5e      	ldr	r3, [pc, #376]	@ (80022a0 <HAL_RCC_OscConfig+0x4c4>)
 8002126:	6a1b      	ldr	r3, [r3, #32]
 8002128:	4a5d      	ldr	r2, [pc, #372]	@ (80022a0 <HAL_RCC_OscConfig+0x4c4>)
 800212a:	f043 0301 	orr.w	r3, r3, #1
 800212e:	6213      	str	r3, [r2, #32]
 8002130:	e00b      	b.n	800214a <HAL_RCC_OscConfig+0x36e>
 8002132:	4b5b      	ldr	r3, [pc, #364]	@ (80022a0 <HAL_RCC_OscConfig+0x4c4>)
 8002134:	6a1b      	ldr	r3, [r3, #32]
 8002136:	4a5a      	ldr	r2, [pc, #360]	@ (80022a0 <HAL_RCC_OscConfig+0x4c4>)
 8002138:	f023 0301 	bic.w	r3, r3, #1
 800213c:	6213      	str	r3, [r2, #32]
 800213e:	4b58      	ldr	r3, [pc, #352]	@ (80022a0 <HAL_RCC_OscConfig+0x4c4>)
 8002140:	6a1b      	ldr	r3, [r3, #32]
 8002142:	4a57      	ldr	r2, [pc, #348]	@ (80022a0 <HAL_RCC_OscConfig+0x4c4>)
 8002144:	f023 0304 	bic.w	r3, r3, #4
 8002148:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	68db      	ldr	r3, [r3, #12]
 800214e:	2b00      	cmp	r3, #0
 8002150:	d015      	beq.n	800217e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002152:	f7ff fb39 	bl	80017c8 <HAL_GetTick>
 8002156:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002158:	e00a      	b.n	8002170 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800215a:	f7ff fb35 	bl	80017c8 <HAL_GetTick>
 800215e:	4602      	mov	r2, r0
 8002160:	693b      	ldr	r3, [r7, #16]
 8002162:	1ad3      	subs	r3, r2, r3
 8002164:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002168:	4293      	cmp	r3, r2
 800216a:	d901      	bls.n	8002170 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800216c:	2303      	movs	r3, #3
 800216e:	e0b1      	b.n	80022d4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002170:	4b4b      	ldr	r3, [pc, #300]	@ (80022a0 <HAL_RCC_OscConfig+0x4c4>)
 8002172:	6a1b      	ldr	r3, [r3, #32]
 8002174:	f003 0302 	and.w	r3, r3, #2
 8002178:	2b00      	cmp	r3, #0
 800217a:	d0ee      	beq.n	800215a <HAL_RCC_OscConfig+0x37e>
 800217c:	e014      	b.n	80021a8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800217e:	f7ff fb23 	bl	80017c8 <HAL_GetTick>
 8002182:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002184:	e00a      	b.n	800219c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002186:	f7ff fb1f 	bl	80017c8 <HAL_GetTick>
 800218a:	4602      	mov	r2, r0
 800218c:	693b      	ldr	r3, [r7, #16]
 800218e:	1ad3      	subs	r3, r2, r3
 8002190:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002194:	4293      	cmp	r3, r2
 8002196:	d901      	bls.n	800219c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002198:	2303      	movs	r3, #3
 800219a:	e09b      	b.n	80022d4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800219c:	4b40      	ldr	r3, [pc, #256]	@ (80022a0 <HAL_RCC_OscConfig+0x4c4>)
 800219e:	6a1b      	ldr	r3, [r3, #32]
 80021a0:	f003 0302 	and.w	r3, r3, #2
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d1ee      	bne.n	8002186 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80021a8:	7dfb      	ldrb	r3, [r7, #23]
 80021aa:	2b01      	cmp	r3, #1
 80021ac:	d105      	bne.n	80021ba <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021ae:	4b3c      	ldr	r3, [pc, #240]	@ (80022a0 <HAL_RCC_OscConfig+0x4c4>)
 80021b0:	69db      	ldr	r3, [r3, #28]
 80021b2:	4a3b      	ldr	r2, [pc, #236]	@ (80022a0 <HAL_RCC_OscConfig+0x4c4>)
 80021b4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80021b8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	69db      	ldr	r3, [r3, #28]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	f000 8087 	beq.w	80022d2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021c4:	4b36      	ldr	r3, [pc, #216]	@ (80022a0 <HAL_RCC_OscConfig+0x4c4>)
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	f003 030c 	and.w	r3, r3, #12
 80021cc:	2b08      	cmp	r3, #8
 80021ce:	d061      	beq.n	8002294 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	69db      	ldr	r3, [r3, #28]
 80021d4:	2b02      	cmp	r3, #2
 80021d6:	d146      	bne.n	8002266 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021d8:	4b33      	ldr	r3, [pc, #204]	@ (80022a8 <HAL_RCC_OscConfig+0x4cc>)
 80021da:	2200      	movs	r2, #0
 80021dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021de:	f7ff faf3 	bl	80017c8 <HAL_GetTick>
 80021e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021e4:	e008      	b.n	80021f8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021e6:	f7ff faef 	bl	80017c8 <HAL_GetTick>
 80021ea:	4602      	mov	r2, r0
 80021ec:	693b      	ldr	r3, [r7, #16]
 80021ee:	1ad3      	subs	r3, r2, r3
 80021f0:	2b02      	cmp	r3, #2
 80021f2:	d901      	bls.n	80021f8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80021f4:	2303      	movs	r3, #3
 80021f6:	e06d      	b.n	80022d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021f8:	4b29      	ldr	r3, [pc, #164]	@ (80022a0 <HAL_RCC_OscConfig+0x4c4>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002200:	2b00      	cmp	r3, #0
 8002202:	d1f0      	bne.n	80021e6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6a1b      	ldr	r3, [r3, #32]
 8002208:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800220c:	d108      	bne.n	8002220 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800220e:	4b24      	ldr	r3, [pc, #144]	@ (80022a0 <HAL_RCC_OscConfig+0x4c4>)
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	689b      	ldr	r3, [r3, #8]
 800221a:	4921      	ldr	r1, [pc, #132]	@ (80022a0 <HAL_RCC_OscConfig+0x4c4>)
 800221c:	4313      	orrs	r3, r2
 800221e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002220:	4b1f      	ldr	r3, [pc, #124]	@ (80022a0 <HAL_RCC_OscConfig+0x4c4>)
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6a19      	ldr	r1, [r3, #32]
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002230:	430b      	orrs	r3, r1
 8002232:	491b      	ldr	r1, [pc, #108]	@ (80022a0 <HAL_RCC_OscConfig+0x4c4>)
 8002234:	4313      	orrs	r3, r2
 8002236:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002238:	4b1b      	ldr	r3, [pc, #108]	@ (80022a8 <HAL_RCC_OscConfig+0x4cc>)
 800223a:	2201      	movs	r2, #1
 800223c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800223e:	f7ff fac3 	bl	80017c8 <HAL_GetTick>
 8002242:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002244:	e008      	b.n	8002258 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002246:	f7ff fabf 	bl	80017c8 <HAL_GetTick>
 800224a:	4602      	mov	r2, r0
 800224c:	693b      	ldr	r3, [r7, #16]
 800224e:	1ad3      	subs	r3, r2, r3
 8002250:	2b02      	cmp	r3, #2
 8002252:	d901      	bls.n	8002258 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002254:	2303      	movs	r3, #3
 8002256:	e03d      	b.n	80022d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002258:	4b11      	ldr	r3, [pc, #68]	@ (80022a0 <HAL_RCC_OscConfig+0x4c4>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002260:	2b00      	cmp	r3, #0
 8002262:	d0f0      	beq.n	8002246 <HAL_RCC_OscConfig+0x46a>
 8002264:	e035      	b.n	80022d2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002266:	4b10      	ldr	r3, [pc, #64]	@ (80022a8 <HAL_RCC_OscConfig+0x4cc>)
 8002268:	2200      	movs	r2, #0
 800226a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800226c:	f7ff faac 	bl	80017c8 <HAL_GetTick>
 8002270:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002272:	e008      	b.n	8002286 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002274:	f7ff faa8 	bl	80017c8 <HAL_GetTick>
 8002278:	4602      	mov	r2, r0
 800227a:	693b      	ldr	r3, [r7, #16]
 800227c:	1ad3      	subs	r3, r2, r3
 800227e:	2b02      	cmp	r3, #2
 8002280:	d901      	bls.n	8002286 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002282:	2303      	movs	r3, #3
 8002284:	e026      	b.n	80022d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002286:	4b06      	ldr	r3, [pc, #24]	@ (80022a0 <HAL_RCC_OscConfig+0x4c4>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800228e:	2b00      	cmp	r3, #0
 8002290:	d1f0      	bne.n	8002274 <HAL_RCC_OscConfig+0x498>
 8002292:	e01e      	b.n	80022d2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	69db      	ldr	r3, [r3, #28]
 8002298:	2b01      	cmp	r3, #1
 800229a:	d107      	bne.n	80022ac <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800229c:	2301      	movs	r3, #1
 800229e:	e019      	b.n	80022d4 <HAL_RCC_OscConfig+0x4f8>
 80022a0:	40021000 	.word	0x40021000
 80022a4:	40007000 	.word	0x40007000
 80022a8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80022ac:	4b0b      	ldr	r3, [pc, #44]	@ (80022dc <HAL_RCC_OscConfig+0x500>)
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6a1b      	ldr	r3, [r3, #32]
 80022bc:	429a      	cmp	r2, r3
 80022be:	d106      	bne.n	80022ce <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022ca:	429a      	cmp	r2, r3
 80022cc:	d001      	beq.n	80022d2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80022ce:	2301      	movs	r3, #1
 80022d0:	e000      	b.n	80022d4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80022d2:	2300      	movs	r3, #0
}
 80022d4:	4618      	mov	r0, r3
 80022d6:	3718      	adds	r7, #24
 80022d8:	46bd      	mov	sp, r7
 80022da:	bd80      	pop	{r7, pc}
 80022dc:	40021000 	.word	0x40021000

080022e0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b084      	sub	sp, #16
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
 80022e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d101      	bne.n	80022f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80022f0:	2301      	movs	r3, #1
 80022f2:	e0d0      	b.n	8002496 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80022f4:	4b6a      	ldr	r3, [pc, #424]	@ (80024a0 <HAL_RCC_ClockConfig+0x1c0>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f003 0307 	and.w	r3, r3, #7
 80022fc:	683a      	ldr	r2, [r7, #0]
 80022fe:	429a      	cmp	r2, r3
 8002300:	d910      	bls.n	8002324 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002302:	4b67      	ldr	r3, [pc, #412]	@ (80024a0 <HAL_RCC_ClockConfig+0x1c0>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f023 0207 	bic.w	r2, r3, #7
 800230a:	4965      	ldr	r1, [pc, #404]	@ (80024a0 <HAL_RCC_ClockConfig+0x1c0>)
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	4313      	orrs	r3, r2
 8002310:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002312:	4b63      	ldr	r3, [pc, #396]	@ (80024a0 <HAL_RCC_ClockConfig+0x1c0>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f003 0307 	and.w	r3, r3, #7
 800231a:	683a      	ldr	r2, [r7, #0]
 800231c:	429a      	cmp	r2, r3
 800231e:	d001      	beq.n	8002324 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002320:	2301      	movs	r3, #1
 8002322:	e0b8      	b.n	8002496 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f003 0302 	and.w	r3, r3, #2
 800232c:	2b00      	cmp	r3, #0
 800232e:	d020      	beq.n	8002372 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f003 0304 	and.w	r3, r3, #4
 8002338:	2b00      	cmp	r3, #0
 800233a:	d005      	beq.n	8002348 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800233c:	4b59      	ldr	r3, [pc, #356]	@ (80024a4 <HAL_RCC_ClockConfig+0x1c4>)
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	4a58      	ldr	r2, [pc, #352]	@ (80024a4 <HAL_RCC_ClockConfig+0x1c4>)
 8002342:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002346:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f003 0308 	and.w	r3, r3, #8
 8002350:	2b00      	cmp	r3, #0
 8002352:	d005      	beq.n	8002360 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002354:	4b53      	ldr	r3, [pc, #332]	@ (80024a4 <HAL_RCC_ClockConfig+0x1c4>)
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	4a52      	ldr	r2, [pc, #328]	@ (80024a4 <HAL_RCC_ClockConfig+0x1c4>)
 800235a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800235e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002360:	4b50      	ldr	r3, [pc, #320]	@ (80024a4 <HAL_RCC_ClockConfig+0x1c4>)
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	689b      	ldr	r3, [r3, #8]
 800236c:	494d      	ldr	r1, [pc, #308]	@ (80024a4 <HAL_RCC_ClockConfig+0x1c4>)
 800236e:	4313      	orrs	r3, r2
 8002370:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f003 0301 	and.w	r3, r3, #1
 800237a:	2b00      	cmp	r3, #0
 800237c:	d040      	beq.n	8002400 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	2b01      	cmp	r3, #1
 8002384:	d107      	bne.n	8002396 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002386:	4b47      	ldr	r3, [pc, #284]	@ (80024a4 <HAL_RCC_ClockConfig+0x1c4>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800238e:	2b00      	cmp	r3, #0
 8002390:	d115      	bne.n	80023be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002392:	2301      	movs	r3, #1
 8002394:	e07f      	b.n	8002496 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	2b02      	cmp	r3, #2
 800239c:	d107      	bne.n	80023ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800239e:	4b41      	ldr	r3, [pc, #260]	@ (80024a4 <HAL_RCC_ClockConfig+0x1c4>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d109      	bne.n	80023be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023aa:	2301      	movs	r3, #1
 80023ac:	e073      	b.n	8002496 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023ae:	4b3d      	ldr	r3, [pc, #244]	@ (80024a4 <HAL_RCC_ClockConfig+0x1c4>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f003 0302 	and.w	r3, r3, #2
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d101      	bne.n	80023be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023ba:	2301      	movs	r3, #1
 80023bc:	e06b      	b.n	8002496 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80023be:	4b39      	ldr	r3, [pc, #228]	@ (80024a4 <HAL_RCC_ClockConfig+0x1c4>)
 80023c0:	685b      	ldr	r3, [r3, #4]
 80023c2:	f023 0203 	bic.w	r2, r3, #3
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	685b      	ldr	r3, [r3, #4]
 80023ca:	4936      	ldr	r1, [pc, #216]	@ (80024a4 <HAL_RCC_ClockConfig+0x1c4>)
 80023cc:	4313      	orrs	r3, r2
 80023ce:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80023d0:	f7ff f9fa 	bl	80017c8 <HAL_GetTick>
 80023d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023d6:	e00a      	b.n	80023ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023d8:	f7ff f9f6 	bl	80017c8 <HAL_GetTick>
 80023dc:	4602      	mov	r2, r0
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	1ad3      	subs	r3, r2, r3
 80023e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d901      	bls.n	80023ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80023ea:	2303      	movs	r3, #3
 80023ec:	e053      	b.n	8002496 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023ee:	4b2d      	ldr	r3, [pc, #180]	@ (80024a4 <HAL_RCC_ClockConfig+0x1c4>)
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	f003 020c 	and.w	r2, r3, #12
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	009b      	lsls	r3, r3, #2
 80023fc:	429a      	cmp	r2, r3
 80023fe:	d1eb      	bne.n	80023d8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002400:	4b27      	ldr	r3, [pc, #156]	@ (80024a0 <HAL_RCC_ClockConfig+0x1c0>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f003 0307 	and.w	r3, r3, #7
 8002408:	683a      	ldr	r2, [r7, #0]
 800240a:	429a      	cmp	r2, r3
 800240c:	d210      	bcs.n	8002430 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800240e:	4b24      	ldr	r3, [pc, #144]	@ (80024a0 <HAL_RCC_ClockConfig+0x1c0>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f023 0207 	bic.w	r2, r3, #7
 8002416:	4922      	ldr	r1, [pc, #136]	@ (80024a0 <HAL_RCC_ClockConfig+0x1c0>)
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	4313      	orrs	r3, r2
 800241c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800241e:	4b20      	ldr	r3, [pc, #128]	@ (80024a0 <HAL_RCC_ClockConfig+0x1c0>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f003 0307 	and.w	r3, r3, #7
 8002426:	683a      	ldr	r2, [r7, #0]
 8002428:	429a      	cmp	r2, r3
 800242a:	d001      	beq.n	8002430 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800242c:	2301      	movs	r3, #1
 800242e:	e032      	b.n	8002496 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f003 0304 	and.w	r3, r3, #4
 8002438:	2b00      	cmp	r3, #0
 800243a:	d008      	beq.n	800244e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800243c:	4b19      	ldr	r3, [pc, #100]	@ (80024a4 <HAL_RCC_ClockConfig+0x1c4>)
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	68db      	ldr	r3, [r3, #12]
 8002448:	4916      	ldr	r1, [pc, #88]	@ (80024a4 <HAL_RCC_ClockConfig+0x1c4>)
 800244a:	4313      	orrs	r3, r2
 800244c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f003 0308 	and.w	r3, r3, #8
 8002456:	2b00      	cmp	r3, #0
 8002458:	d009      	beq.n	800246e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800245a:	4b12      	ldr	r3, [pc, #72]	@ (80024a4 <HAL_RCC_ClockConfig+0x1c4>)
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	691b      	ldr	r3, [r3, #16]
 8002466:	00db      	lsls	r3, r3, #3
 8002468:	490e      	ldr	r1, [pc, #56]	@ (80024a4 <HAL_RCC_ClockConfig+0x1c4>)
 800246a:	4313      	orrs	r3, r2
 800246c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800246e:	f000 f821 	bl	80024b4 <HAL_RCC_GetSysClockFreq>
 8002472:	4602      	mov	r2, r0
 8002474:	4b0b      	ldr	r3, [pc, #44]	@ (80024a4 <HAL_RCC_ClockConfig+0x1c4>)
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	091b      	lsrs	r3, r3, #4
 800247a:	f003 030f 	and.w	r3, r3, #15
 800247e:	490a      	ldr	r1, [pc, #40]	@ (80024a8 <HAL_RCC_ClockConfig+0x1c8>)
 8002480:	5ccb      	ldrb	r3, [r1, r3]
 8002482:	fa22 f303 	lsr.w	r3, r2, r3
 8002486:	4a09      	ldr	r2, [pc, #36]	@ (80024ac <HAL_RCC_ClockConfig+0x1cc>)
 8002488:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800248a:	4b09      	ldr	r3, [pc, #36]	@ (80024b0 <HAL_RCC_ClockConfig+0x1d0>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4618      	mov	r0, r3
 8002490:	f7ff f958 	bl	8001744 <HAL_InitTick>

  return HAL_OK;
 8002494:	2300      	movs	r3, #0
}
 8002496:	4618      	mov	r0, r3
 8002498:	3710      	adds	r7, #16
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}
 800249e:	bf00      	nop
 80024a0:	40022000 	.word	0x40022000
 80024a4:	40021000 	.word	0x40021000
 80024a8:	0800418c 	.word	0x0800418c
 80024ac:	20000000 	.word	0x20000000
 80024b0:	20000004 	.word	0x20000004

080024b4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b087      	sub	sp, #28
 80024b8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80024ba:	2300      	movs	r3, #0
 80024bc:	60fb      	str	r3, [r7, #12]
 80024be:	2300      	movs	r3, #0
 80024c0:	60bb      	str	r3, [r7, #8]
 80024c2:	2300      	movs	r3, #0
 80024c4:	617b      	str	r3, [r7, #20]
 80024c6:	2300      	movs	r3, #0
 80024c8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80024ca:	2300      	movs	r3, #0
 80024cc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80024ce:	4b1e      	ldr	r3, [pc, #120]	@ (8002548 <HAL_RCC_GetSysClockFreq+0x94>)
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	f003 030c 	and.w	r3, r3, #12
 80024da:	2b04      	cmp	r3, #4
 80024dc:	d002      	beq.n	80024e4 <HAL_RCC_GetSysClockFreq+0x30>
 80024de:	2b08      	cmp	r3, #8
 80024e0:	d003      	beq.n	80024ea <HAL_RCC_GetSysClockFreq+0x36>
 80024e2:	e027      	b.n	8002534 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80024e4:	4b19      	ldr	r3, [pc, #100]	@ (800254c <HAL_RCC_GetSysClockFreq+0x98>)
 80024e6:	613b      	str	r3, [r7, #16]
      break;
 80024e8:	e027      	b.n	800253a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	0c9b      	lsrs	r3, r3, #18
 80024ee:	f003 030f 	and.w	r3, r3, #15
 80024f2:	4a17      	ldr	r2, [pc, #92]	@ (8002550 <HAL_RCC_GetSysClockFreq+0x9c>)
 80024f4:	5cd3      	ldrb	r3, [r2, r3]
 80024f6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d010      	beq.n	8002524 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002502:	4b11      	ldr	r3, [pc, #68]	@ (8002548 <HAL_RCC_GetSysClockFreq+0x94>)
 8002504:	685b      	ldr	r3, [r3, #4]
 8002506:	0c5b      	lsrs	r3, r3, #17
 8002508:	f003 0301 	and.w	r3, r3, #1
 800250c:	4a11      	ldr	r2, [pc, #68]	@ (8002554 <HAL_RCC_GetSysClockFreq+0xa0>)
 800250e:	5cd3      	ldrb	r3, [r2, r3]
 8002510:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	4a0d      	ldr	r2, [pc, #52]	@ (800254c <HAL_RCC_GetSysClockFreq+0x98>)
 8002516:	fb03 f202 	mul.w	r2, r3, r2
 800251a:	68bb      	ldr	r3, [r7, #8]
 800251c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002520:	617b      	str	r3, [r7, #20]
 8002522:	e004      	b.n	800252e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	4a0c      	ldr	r2, [pc, #48]	@ (8002558 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002528:	fb02 f303 	mul.w	r3, r2, r3
 800252c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800252e:	697b      	ldr	r3, [r7, #20]
 8002530:	613b      	str	r3, [r7, #16]
      break;
 8002532:	e002      	b.n	800253a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002534:	4b05      	ldr	r3, [pc, #20]	@ (800254c <HAL_RCC_GetSysClockFreq+0x98>)
 8002536:	613b      	str	r3, [r7, #16]
      break;
 8002538:	bf00      	nop
    }
  }
  return sysclockfreq;
 800253a:	693b      	ldr	r3, [r7, #16]
}
 800253c:	4618      	mov	r0, r3
 800253e:	371c      	adds	r7, #28
 8002540:	46bd      	mov	sp, r7
 8002542:	bc80      	pop	{r7}
 8002544:	4770      	bx	lr
 8002546:	bf00      	nop
 8002548:	40021000 	.word	0x40021000
 800254c:	007a1200 	.word	0x007a1200
 8002550:	080041a4 	.word	0x080041a4
 8002554:	080041b4 	.word	0x080041b4
 8002558:	003d0900 	.word	0x003d0900

0800255c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800255c:	b480      	push	{r7}
 800255e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002560:	4b02      	ldr	r3, [pc, #8]	@ (800256c <HAL_RCC_GetHCLKFreq+0x10>)
 8002562:	681b      	ldr	r3, [r3, #0]
}
 8002564:	4618      	mov	r0, r3
 8002566:	46bd      	mov	sp, r7
 8002568:	bc80      	pop	{r7}
 800256a:	4770      	bx	lr
 800256c:	20000000 	.word	0x20000000

08002570 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002574:	f7ff fff2 	bl	800255c <HAL_RCC_GetHCLKFreq>
 8002578:	4602      	mov	r2, r0
 800257a:	4b05      	ldr	r3, [pc, #20]	@ (8002590 <HAL_RCC_GetPCLK1Freq+0x20>)
 800257c:	685b      	ldr	r3, [r3, #4]
 800257e:	0a1b      	lsrs	r3, r3, #8
 8002580:	f003 0307 	and.w	r3, r3, #7
 8002584:	4903      	ldr	r1, [pc, #12]	@ (8002594 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002586:	5ccb      	ldrb	r3, [r1, r3]
 8002588:	fa22 f303 	lsr.w	r3, r2, r3
}
 800258c:	4618      	mov	r0, r3
 800258e:	bd80      	pop	{r7, pc}
 8002590:	40021000 	.word	0x40021000
 8002594:	0800419c 	.word	0x0800419c

08002598 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800259c:	f7ff ffde 	bl	800255c <HAL_RCC_GetHCLKFreq>
 80025a0:	4602      	mov	r2, r0
 80025a2:	4b05      	ldr	r3, [pc, #20]	@ (80025b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80025a4:	685b      	ldr	r3, [r3, #4]
 80025a6:	0adb      	lsrs	r3, r3, #11
 80025a8:	f003 0307 	and.w	r3, r3, #7
 80025ac:	4903      	ldr	r1, [pc, #12]	@ (80025bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80025ae:	5ccb      	ldrb	r3, [r1, r3]
 80025b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025b4:	4618      	mov	r0, r3
 80025b6:	bd80      	pop	{r7, pc}
 80025b8:	40021000 	.word	0x40021000
 80025bc:	0800419c 	.word	0x0800419c

080025c0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b085      	sub	sp, #20
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80025c8:	4b0a      	ldr	r3, [pc, #40]	@ (80025f4 <RCC_Delay+0x34>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4a0a      	ldr	r2, [pc, #40]	@ (80025f8 <RCC_Delay+0x38>)
 80025ce:	fba2 2303 	umull	r2, r3, r2, r3
 80025d2:	0a5b      	lsrs	r3, r3, #9
 80025d4:	687a      	ldr	r2, [r7, #4]
 80025d6:	fb02 f303 	mul.w	r3, r2, r3
 80025da:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80025dc:	bf00      	nop
  }
  while (Delay --);
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	1e5a      	subs	r2, r3, #1
 80025e2:	60fa      	str	r2, [r7, #12]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d1f9      	bne.n	80025dc <RCC_Delay+0x1c>
}
 80025e8:	bf00      	nop
 80025ea:	bf00      	nop
 80025ec:	3714      	adds	r7, #20
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bc80      	pop	{r7}
 80025f2:	4770      	bx	lr
 80025f4:	20000000 	.word	0x20000000
 80025f8:	10624dd3 	.word	0x10624dd3

080025fc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b082      	sub	sp, #8
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d101      	bne.n	800260e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800260a:	2301      	movs	r3, #1
 800260c:	e076      	b.n	80026fc <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002612:	2b00      	cmp	r3, #0
 8002614:	d108      	bne.n	8002628 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800261e:	d009      	beq.n	8002634 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2200      	movs	r2, #0
 8002624:	61da      	str	r2, [r3, #28]
 8002626:	e005      	b.n	8002634 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2200      	movs	r2, #0
 800262c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2200      	movs	r2, #0
 8002632:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2200      	movs	r2, #0
 8002638:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002640:	b2db      	uxtb	r3, r3
 8002642:	2b00      	cmp	r3, #0
 8002644:	d106      	bne.n	8002654 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2200      	movs	r2, #0
 800264a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800264e:	6878      	ldr	r0, [r7, #4]
 8002650:	f7fe ff2e 	bl	80014b0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2202      	movs	r2, #2
 8002658:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	681a      	ldr	r2, [r3, #0]
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800266a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	689b      	ldr	r3, [r3, #8]
 8002678:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800267c:	431a      	orrs	r2, r3
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	68db      	ldr	r3, [r3, #12]
 8002682:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002686:	431a      	orrs	r2, r3
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	691b      	ldr	r3, [r3, #16]
 800268c:	f003 0302 	and.w	r3, r3, #2
 8002690:	431a      	orrs	r2, r3
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	695b      	ldr	r3, [r3, #20]
 8002696:	f003 0301 	and.w	r3, r3, #1
 800269a:	431a      	orrs	r2, r3
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	699b      	ldr	r3, [r3, #24]
 80026a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80026a4:	431a      	orrs	r2, r3
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	69db      	ldr	r3, [r3, #28]
 80026aa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80026ae:	431a      	orrs	r2, r3
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6a1b      	ldr	r3, [r3, #32]
 80026b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026b8:	ea42 0103 	orr.w	r1, r2, r3
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026c0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	430a      	orrs	r2, r1
 80026ca:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	699b      	ldr	r3, [r3, #24]
 80026d0:	0c1a      	lsrs	r2, r3, #16
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f002 0204 	and.w	r2, r2, #4
 80026da:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	69da      	ldr	r2, [r3, #28]
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80026ea:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	2200      	movs	r2, #0
 80026f0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	2201      	movs	r2, #1
 80026f6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80026fa:	2300      	movs	r3, #0
}
 80026fc:	4618      	mov	r0, r3
 80026fe:	3708      	adds	r7, #8
 8002700:	46bd      	mov	sp, r7
 8002702:	bd80      	pop	{r7, pc}

08002704 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b088      	sub	sp, #32
 8002708:	af00      	add	r7, sp, #0
 800270a:	60f8      	str	r0, [r7, #12]
 800270c:	60b9      	str	r1, [r7, #8]
 800270e:	603b      	str	r3, [r7, #0]
 8002710:	4613      	mov	r3, r2
 8002712:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002714:	f7ff f858 	bl	80017c8 <HAL_GetTick>
 8002718:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800271a:	88fb      	ldrh	r3, [r7, #6]
 800271c:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002724:	b2db      	uxtb	r3, r3
 8002726:	2b01      	cmp	r3, #1
 8002728:	d001      	beq.n	800272e <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800272a:	2302      	movs	r3, #2
 800272c:	e12a      	b.n	8002984 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800272e:	68bb      	ldr	r3, [r7, #8]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d002      	beq.n	800273a <HAL_SPI_Transmit+0x36>
 8002734:	88fb      	ldrh	r3, [r7, #6]
 8002736:	2b00      	cmp	r3, #0
 8002738:	d101      	bne.n	800273e <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800273a:	2301      	movs	r3, #1
 800273c:	e122      	b.n	8002984 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002744:	2b01      	cmp	r3, #1
 8002746:	d101      	bne.n	800274c <HAL_SPI_Transmit+0x48>
 8002748:	2302      	movs	r3, #2
 800274a:	e11b      	b.n	8002984 <HAL_SPI_Transmit+0x280>
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	2201      	movs	r2, #1
 8002750:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	2203      	movs	r2, #3
 8002758:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	2200      	movs	r2, #0
 8002760:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	68ba      	ldr	r2, [r7, #8]
 8002766:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	88fa      	ldrh	r2, [r7, #6]
 800276c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	88fa      	ldrh	r2, [r7, #6]
 8002772:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	2200      	movs	r2, #0
 8002778:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	2200      	movs	r2, #0
 800277e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	2200      	movs	r2, #0
 8002784:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	2200      	movs	r2, #0
 800278a:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	2200      	movs	r2, #0
 8002790:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	689b      	ldr	r3, [r3, #8]
 8002796:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800279a:	d10f      	bne.n	80027bc <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	681a      	ldr	r2, [r3, #0]
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80027aa:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	681a      	ldr	r2, [r3, #0]
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80027ba:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027c6:	2b40      	cmp	r3, #64	@ 0x40
 80027c8:	d007      	beq.n	80027da <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	681a      	ldr	r2, [r3, #0]
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80027d8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	68db      	ldr	r3, [r3, #12]
 80027de:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80027e2:	d152      	bne.n	800288a <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d002      	beq.n	80027f2 <HAL_SPI_Transmit+0xee>
 80027ec:	8b7b      	ldrh	r3, [r7, #26]
 80027ee:	2b01      	cmp	r3, #1
 80027f0:	d145      	bne.n	800287e <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027f6:	881a      	ldrh	r2, [r3, #0]
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002802:	1c9a      	adds	r2, r3, #2
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800280c:	b29b      	uxth	r3, r3
 800280e:	3b01      	subs	r3, #1
 8002810:	b29a      	uxth	r2, r3
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002816:	e032      	b.n	800287e <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	689b      	ldr	r3, [r3, #8]
 800281e:	f003 0302 	and.w	r3, r3, #2
 8002822:	2b02      	cmp	r3, #2
 8002824:	d112      	bne.n	800284c <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800282a:	881a      	ldrh	r2, [r3, #0]
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002836:	1c9a      	adds	r2, r3, #2
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002840:	b29b      	uxth	r3, r3
 8002842:	3b01      	subs	r3, #1
 8002844:	b29a      	uxth	r2, r3
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	86da      	strh	r2, [r3, #54]	@ 0x36
 800284a:	e018      	b.n	800287e <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800284c:	f7fe ffbc 	bl	80017c8 <HAL_GetTick>
 8002850:	4602      	mov	r2, r0
 8002852:	69fb      	ldr	r3, [r7, #28]
 8002854:	1ad3      	subs	r3, r2, r3
 8002856:	683a      	ldr	r2, [r7, #0]
 8002858:	429a      	cmp	r2, r3
 800285a:	d803      	bhi.n	8002864 <HAL_SPI_Transmit+0x160>
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002862:	d102      	bne.n	800286a <HAL_SPI_Transmit+0x166>
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d109      	bne.n	800287e <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	2201      	movs	r2, #1
 800286e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	2200      	movs	r2, #0
 8002876:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800287a:	2303      	movs	r3, #3
 800287c:	e082      	b.n	8002984 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002882:	b29b      	uxth	r3, r3
 8002884:	2b00      	cmp	r3, #0
 8002886:	d1c7      	bne.n	8002818 <HAL_SPI_Transmit+0x114>
 8002888:	e053      	b.n	8002932 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d002      	beq.n	8002898 <HAL_SPI_Transmit+0x194>
 8002892:	8b7b      	ldrh	r3, [r7, #26]
 8002894:	2b01      	cmp	r3, #1
 8002896:	d147      	bne.n	8002928 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	330c      	adds	r3, #12
 80028a2:	7812      	ldrb	r2, [r2, #0]
 80028a4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028aa:	1c5a      	adds	r2, r3, #1
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80028b4:	b29b      	uxth	r3, r3
 80028b6:	3b01      	subs	r3, #1
 80028b8:	b29a      	uxth	r2, r3
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80028be:	e033      	b.n	8002928 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	689b      	ldr	r3, [r3, #8]
 80028c6:	f003 0302 	and.w	r3, r3, #2
 80028ca:	2b02      	cmp	r3, #2
 80028cc:	d113      	bne.n	80028f6 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	330c      	adds	r3, #12
 80028d8:	7812      	ldrb	r2, [r2, #0]
 80028da:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028e0:	1c5a      	adds	r2, r3, #1
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80028ea:	b29b      	uxth	r3, r3
 80028ec:	3b01      	subs	r3, #1
 80028ee:	b29a      	uxth	r2, r3
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	86da      	strh	r2, [r3, #54]	@ 0x36
 80028f4:	e018      	b.n	8002928 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80028f6:	f7fe ff67 	bl	80017c8 <HAL_GetTick>
 80028fa:	4602      	mov	r2, r0
 80028fc:	69fb      	ldr	r3, [r7, #28]
 80028fe:	1ad3      	subs	r3, r2, r3
 8002900:	683a      	ldr	r2, [r7, #0]
 8002902:	429a      	cmp	r2, r3
 8002904:	d803      	bhi.n	800290e <HAL_SPI_Transmit+0x20a>
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	f1b3 3fff 	cmp.w	r3, #4294967295
 800290c:	d102      	bne.n	8002914 <HAL_SPI_Transmit+0x210>
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d109      	bne.n	8002928 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	2201      	movs	r2, #1
 8002918:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	2200      	movs	r2, #0
 8002920:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002924:	2303      	movs	r3, #3
 8002926:	e02d      	b.n	8002984 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800292c:	b29b      	uxth	r3, r3
 800292e:	2b00      	cmp	r3, #0
 8002930:	d1c6      	bne.n	80028c0 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002932:	69fa      	ldr	r2, [r7, #28]
 8002934:	6839      	ldr	r1, [r7, #0]
 8002936:	68f8      	ldr	r0, [r7, #12]
 8002938:	f000 fbc4 	bl	80030c4 <SPI_EndRxTxTransaction>
 800293c:	4603      	mov	r3, r0
 800293e:	2b00      	cmp	r3, #0
 8002940:	d002      	beq.n	8002948 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	2220      	movs	r2, #32
 8002946:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	689b      	ldr	r3, [r3, #8]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d10a      	bne.n	8002966 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002950:	2300      	movs	r3, #0
 8002952:	617b      	str	r3, [r7, #20]
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	68db      	ldr	r3, [r3, #12]
 800295a:	617b      	str	r3, [r7, #20]
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	689b      	ldr	r3, [r3, #8]
 8002962:	617b      	str	r3, [r7, #20]
 8002964:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	2201      	movs	r2, #1
 800296a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	2200      	movs	r2, #0
 8002972:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800297a:	2b00      	cmp	r3, #0
 800297c:	d001      	beq.n	8002982 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800297e:	2301      	movs	r3, #1
 8002980:	e000      	b.n	8002984 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8002982:	2300      	movs	r3, #0
  }
}
 8002984:	4618      	mov	r0, r3
 8002986:	3720      	adds	r7, #32
 8002988:	46bd      	mov	sp, r7
 800298a:	bd80      	pop	{r7, pc}

0800298c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b088      	sub	sp, #32
 8002990:	af02      	add	r7, sp, #8
 8002992:	60f8      	str	r0, [r7, #12]
 8002994:	60b9      	str	r1, [r7, #8]
 8002996:	603b      	str	r3, [r7, #0]
 8002998:	4613      	mov	r3, r2
 800299a:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80029a2:	b2db      	uxtb	r3, r3
 80029a4:	2b01      	cmp	r3, #1
 80029a6:	d001      	beq.n	80029ac <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80029a8:	2302      	movs	r3, #2
 80029aa:	e104      	b.n	8002bb6 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80029b4:	d112      	bne.n	80029dc <HAL_SPI_Receive+0x50>
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	689b      	ldr	r3, [r3, #8]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d10e      	bne.n	80029dc <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	2204      	movs	r2, #4
 80029c2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80029c6:	88fa      	ldrh	r2, [r7, #6]
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	9300      	str	r3, [sp, #0]
 80029cc:	4613      	mov	r3, r2
 80029ce:	68ba      	ldr	r2, [r7, #8]
 80029d0:	68b9      	ldr	r1, [r7, #8]
 80029d2:	68f8      	ldr	r0, [r7, #12]
 80029d4:	f000 f8f3 	bl	8002bbe <HAL_SPI_TransmitReceive>
 80029d8:	4603      	mov	r3, r0
 80029da:	e0ec      	b.n	8002bb6 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80029dc:	f7fe fef4 	bl	80017c8 <HAL_GetTick>
 80029e0:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 80029e2:	68bb      	ldr	r3, [r7, #8]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d002      	beq.n	80029ee <HAL_SPI_Receive+0x62>
 80029e8:	88fb      	ldrh	r3, [r7, #6]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d101      	bne.n	80029f2 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 80029ee:	2301      	movs	r3, #1
 80029f0:	e0e1      	b.n	8002bb6 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80029f8:	2b01      	cmp	r3, #1
 80029fa:	d101      	bne.n	8002a00 <HAL_SPI_Receive+0x74>
 80029fc:	2302      	movs	r3, #2
 80029fe:	e0da      	b.n	8002bb6 <HAL_SPI_Receive+0x22a>
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	2201      	movs	r2, #1
 8002a04:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	2204      	movs	r2, #4
 8002a0c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	2200      	movs	r2, #0
 8002a14:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	68ba      	ldr	r2, [r7, #8]
 8002a1a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	88fa      	ldrh	r2, [r7, #6]
 8002a20:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	88fa      	ldrh	r2, [r7, #6]
 8002a26:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	2200      	movs	r2, #0
 8002a32:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	2200      	movs	r2, #0
 8002a38:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	2200      	movs	r2, #0
 8002a44:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	689b      	ldr	r3, [r3, #8]
 8002a4a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002a4e:	d10f      	bne.n	8002a70 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	681a      	ldr	r2, [r3, #0]
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002a5e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	681a      	ldr	r2, [r3, #0]
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002a6e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a7a:	2b40      	cmp	r3, #64	@ 0x40
 8002a7c:	d007      	beq.n	8002a8e <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	681a      	ldr	r2, [r3, #0]
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002a8c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	68db      	ldr	r3, [r3, #12]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d170      	bne.n	8002b78 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002a96:	e035      	b.n	8002b04 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	f003 0301 	and.w	r3, r3, #1
 8002aa2:	2b01      	cmp	r3, #1
 8002aa4:	d115      	bne.n	8002ad2 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f103 020c 	add.w	r2, r3, #12
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ab2:	7812      	ldrb	r2, [r2, #0]
 8002ab4:	b2d2      	uxtb	r2, r2
 8002ab6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002abc:	1c5a      	adds	r2, r3, #1
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002ac6:	b29b      	uxth	r3, r3
 8002ac8:	3b01      	subs	r3, #1
 8002aca:	b29a      	uxth	r2, r3
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002ad0:	e018      	b.n	8002b04 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002ad2:	f7fe fe79 	bl	80017c8 <HAL_GetTick>
 8002ad6:	4602      	mov	r2, r0
 8002ad8:	697b      	ldr	r3, [r7, #20]
 8002ada:	1ad3      	subs	r3, r2, r3
 8002adc:	683a      	ldr	r2, [r7, #0]
 8002ade:	429a      	cmp	r2, r3
 8002ae0:	d803      	bhi.n	8002aea <HAL_SPI_Receive+0x15e>
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ae8:	d102      	bne.n	8002af0 <HAL_SPI_Receive+0x164>
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d109      	bne.n	8002b04 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	2201      	movs	r2, #1
 8002af4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	2200      	movs	r2, #0
 8002afc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002b00:	2303      	movs	r3, #3
 8002b02:	e058      	b.n	8002bb6 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002b08:	b29b      	uxth	r3, r3
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d1c4      	bne.n	8002a98 <HAL_SPI_Receive+0x10c>
 8002b0e:	e038      	b.n	8002b82 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	689b      	ldr	r3, [r3, #8]
 8002b16:	f003 0301 	and.w	r3, r3, #1
 8002b1a:	2b01      	cmp	r3, #1
 8002b1c:	d113      	bne.n	8002b46 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	68da      	ldr	r2, [r3, #12]
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b28:	b292      	uxth	r2, r2
 8002b2a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b30:	1c9a      	adds	r2, r3, #2
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002b3a:	b29b      	uxth	r3, r3
 8002b3c:	3b01      	subs	r3, #1
 8002b3e:	b29a      	uxth	r2, r3
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002b44:	e018      	b.n	8002b78 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002b46:	f7fe fe3f 	bl	80017c8 <HAL_GetTick>
 8002b4a:	4602      	mov	r2, r0
 8002b4c:	697b      	ldr	r3, [r7, #20]
 8002b4e:	1ad3      	subs	r3, r2, r3
 8002b50:	683a      	ldr	r2, [r7, #0]
 8002b52:	429a      	cmp	r2, r3
 8002b54:	d803      	bhi.n	8002b5e <HAL_SPI_Receive+0x1d2>
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b5c:	d102      	bne.n	8002b64 <HAL_SPI_Receive+0x1d8>
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d109      	bne.n	8002b78 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	2201      	movs	r2, #1
 8002b68:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	2200      	movs	r2, #0
 8002b70:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002b74:	2303      	movs	r3, #3
 8002b76:	e01e      	b.n	8002bb6 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002b7c:	b29b      	uxth	r3, r3
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d1c6      	bne.n	8002b10 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002b82:	697a      	ldr	r2, [r7, #20]
 8002b84:	6839      	ldr	r1, [r7, #0]
 8002b86:	68f8      	ldr	r0, [r7, #12]
 8002b88:	f000 fa4a 	bl	8003020 <SPI_EndRxTransaction>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d002      	beq.n	8002b98 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	2220      	movs	r2, #32
 8002b96:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	2201      	movs	r2, #1
 8002b9c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d001      	beq.n	8002bb4 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8002bb0:	2301      	movs	r3, #1
 8002bb2:	e000      	b.n	8002bb6 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8002bb4:	2300      	movs	r3, #0
  }
}
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	3718      	adds	r7, #24
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bd80      	pop	{r7, pc}

08002bbe <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002bbe:	b580      	push	{r7, lr}
 8002bc0:	b08a      	sub	sp, #40	@ 0x28
 8002bc2:	af00      	add	r7, sp, #0
 8002bc4:	60f8      	str	r0, [r7, #12]
 8002bc6:	60b9      	str	r1, [r7, #8]
 8002bc8:	607a      	str	r2, [r7, #4]
 8002bca:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002bcc:	2301      	movs	r3, #1
 8002bce:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002bd0:	f7fe fdfa 	bl	80017c8 <HAL_GetTick>
 8002bd4:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002bdc:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8002be4:	887b      	ldrh	r3, [r7, #2]
 8002be6:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002be8:	7ffb      	ldrb	r3, [r7, #31]
 8002bea:	2b01      	cmp	r3, #1
 8002bec:	d00c      	beq.n	8002c08 <HAL_SPI_TransmitReceive+0x4a>
 8002bee:	69bb      	ldr	r3, [r7, #24]
 8002bf0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002bf4:	d106      	bne.n	8002c04 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	689b      	ldr	r3, [r3, #8]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d102      	bne.n	8002c04 <HAL_SPI_TransmitReceive+0x46>
 8002bfe:	7ffb      	ldrb	r3, [r7, #31]
 8002c00:	2b04      	cmp	r3, #4
 8002c02:	d001      	beq.n	8002c08 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8002c04:	2302      	movs	r3, #2
 8002c06:	e17f      	b.n	8002f08 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002c08:	68bb      	ldr	r3, [r7, #8]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d005      	beq.n	8002c1a <HAL_SPI_TransmitReceive+0x5c>
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d002      	beq.n	8002c1a <HAL_SPI_TransmitReceive+0x5c>
 8002c14:	887b      	ldrh	r3, [r7, #2]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d101      	bne.n	8002c1e <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	e174      	b.n	8002f08 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002c24:	2b01      	cmp	r3, #1
 8002c26:	d101      	bne.n	8002c2c <HAL_SPI_TransmitReceive+0x6e>
 8002c28:	2302      	movs	r3, #2
 8002c2a:	e16d      	b.n	8002f08 <HAL_SPI_TransmitReceive+0x34a>
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	2201      	movs	r2, #1
 8002c30:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002c3a:	b2db      	uxtb	r3, r3
 8002c3c:	2b04      	cmp	r3, #4
 8002c3e:	d003      	beq.n	8002c48 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	2205      	movs	r2, #5
 8002c44:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	687a      	ldr	r2, [r7, #4]
 8002c52:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	887a      	ldrh	r2, [r7, #2]
 8002c58:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	887a      	ldrh	r2, [r7, #2]
 8002c5e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	68ba      	ldr	r2, [r7, #8]
 8002c64:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	887a      	ldrh	r2, [r7, #2]
 8002c6a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	887a      	ldrh	r2, [r7, #2]
 8002c70:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	2200      	movs	r2, #0
 8002c76:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c88:	2b40      	cmp	r3, #64	@ 0x40
 8002c8a:	d007      	beq.n	8002c9c <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	681a      	ldr	r2, [r3, #0]
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002c9a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	68db      	ldr	r3, [r3, #12]
 8002ca0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002ca4:	d17e      	bne.n	8002da4 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d002      	beq.n	8002cb4 <HAL_SPI_TransmitReceive+0xf6>
 8002cae:	8afb      	ldrh	r3, [r7, #22]
 8002cb0:	2b01      	cmp	r3, #1
 8002cb2:	d16c      	bne.n	8002d8e <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cb8:	881a      	ldrh	r2, [r3, #0]
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cc4:	1c9a      	adds	r2, r3, #2
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002cce:	b29b      	uxth	r3, r3
 8002cd0:	3b01      	subs	r3, #1
 8002cd2:	b29a      	uxth	r2, r3
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002cd8:	e059      	b.n	8002d8e <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	689b      	ldr	r3, [r3, #8]
 8002ce0:	f003 0302 	and.w	r3, r3, #2
 8002ce4:	2b02      	cmp	r3, #2
 8002ce6:	d11b      	bne.n	8002d20 <HAL_SPI_TransmitReceive+0x162>
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002cec:	b29b      	uxth	r3, r3
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d016      	beq.n	8002d20 <HAL_SPI_TransmitReceive+0x162>
 8002cf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cf4:	2b01      	cmp	r3, #1
 8002cf6:	d113      	bne.n	8002d20 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cfc:	881a      	ldrh	r2, [r3, #0]
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d08:	1c9a      	adds	r2, r3, #2
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002d12:	b29b      	uxth	r3, r3
 8002d14:	3b01      	subs	r3, #1
 8002d16:	b29a      	uxth	r2, r3
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	689b      	ldr	r3, [r3, #8]
 8002d26:	f003 0301 	and.w	r3, r3, #1
 8002d2a:	2b01      	cmp	r3, #1
 8002d2c:	d119      	bne.n	8002d62 <HAL_SPI_TransmitReceive+0x1a4>
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002d32:	b29b      	uxth	r3, r3
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d014      	beq.n	8002d62 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	68da      	ldr	r2, [r3, #12]
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d42:	b292      	uxth	r2, r2
 8002d44:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d4a:	1c9a      	adds	r2, r3, #2
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002d54:	b29b      	uxth	r3, r3
 8002d56:	3b01      	subs	r3, #1
 8002d58:	b29a      	uxth	r2, r3
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002d5e:	2301      	movs	r3, #1
 8002d60:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002d62:	f7fe fd31 	bl	80017c8 <HAL_GetTick>
 8002d66:	4602      	mov	r2, r0
 8002d68:	6a3b      	ldr	r3, [r7, #32]
 8002d6a:	1ad3      	subs	r3, r2, r3
 8002d6c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002d6e:	429a      	cmp	r2, r3
 8002d70:	d80d      	bhi.n	8002d8e <HAL_SPI_TransmitReceive+0x1d0>
 8002d72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d78:	d009      	beq.n	8002d8e <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	2201      	movs	r2, #1
 8002d7e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	2200      	movs	r2, #0
 8002d86:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8002d8a:	2303      	movs	r3, #3
 8002d8c:	e0bc      	b.n	8002f08 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002d92:	b29b      	uxth	r3, r3
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d1a0      	bne.n	8002cda <HAL_SPI_TransmitReceive+0x11c>
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002d9c:	b29b      	uxth	r3, r3
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d19b      	bne.n	8002cda <HAL_SPI_TransmitReceive+0x11c>
 8002da2:	e082      	b.n	8002eaa <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d002      	beq.n	8002db2 <HAL_SPI_TransmitReceive+0x1f4>
 8002dac:	8afb      	ldrh	r3, [r7, #22]
 8002dae:	2b01      	cmp	r3, #1
 8002db0:	d171      	bne.n	8002e96 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	330c      	adds	r3, #12
 8002dbc:	7812      	ldrb	r2, [r2, #0]
 8002dbe:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dc4:	1c5a      	adds	r2, r3, #1
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002dce:	b29b      	uxth	r3, r3
 8002dd0:	3b01      	subs	r3, #1
 8002dd2:	b29a      	uxth	r2, r3
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002dd8:	e05d      	b.n	8002e96 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	689b      	ldr	r3, [r3, #8]
 8002de0:	f003 0302 	and.w	r3, r3, #2
 8002de4:	2b02      	cmp	r3, #2
 8002de6:	d11c      	bne.n	8002e22 <HAL_SPI_TransmitReceive+0x264>
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002dec:	b29b      	uxth	r3, r3
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d017      	beq.n	8002e22 <HAL_SPI_TransmitReceive+0x264>
 8002df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002df4:	2b01      	cmp	r3, #1
 8002df6:	d114      	bne.n	8002e22 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	330c      	adds	r3, #12
 8002e02:	7812      	ldrb	r2, [r2, #0]
 8002e04:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e0a:	1c5a      	adds	r2, r3, #1
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002e14:	b29b      	uxth	r3, r3
 8002e16:	3b01      	subs	r3, #1
 8002e18:	b29a      	uxth	r2, r3
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002e1e:	2300      	movs	r3, #0
 8002e20:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	689b      	ldr	r3, [r3, #8]
 8002e28:	f003 0301 	and.w	r3, r3, #1
 8002e2c:	2b01      	cmp	r3, #1
 8002e2e:	d119      	bne.n	8002e64 <HAL_SPI_TransmitReceive+0x2a6>
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002e34:	b29b      	uxth	r3, r3
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d014      	beq.n	8002e64 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	68da      	ldr	r2, [r3, #12]
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e44:	b2d2      	uxtb	r2, r2
 8002e46:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e4c:	1c5a      	adds	r2, r3, #1
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002e56:	b29b      	uxth	r3, r3
 8002e58:	3b01      	subs	r3, #1
 8002e5a:	b29a      	uxth	r2, r3
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002e60:	2301      	movs	r3, #1
 8002e62:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002e64:	f7fe fcb0 	bl	80017c8 <HAL_GetTick>
 8002e68:	4602      	mov	r2, r0
 8002e6a:	6a3b      	ldr	r3, [r7, #32]
 8002e6c:	1ad3      	subs	r3, r2, r3
 8002e6e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002e70:	429a      	cmp	r2, r3
 8002e72:	d803      	bhi.n	8002e7c <HAL_SPI_TransmitReceive+0x2be>
 8002e74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e7a:	d102      	bne.n	8002e82 <HAL_SPI_TransmitReceive+0x2c4>
 8002e7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d109      	bne.n	8002e96 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	2201      	movs	r2, #1
 8002e86:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8002e92:	2303      	movs	r3, #3
 8002e94:	e038      	b.n	8002f08 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002e9a:	b29b      	uxth	r3, r3
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d19c      	bne.n	8002dda <HAL_SPI_TransmitReceive+0x21c>
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002ea4:	b29b      	uxth	r3, r3
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d197      	bne.n	8002dda <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002eaa:	6a3a      	ldr	r2, [r7, #32]
 8002eac:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002eae:	68f8      	ldr	r0, [r7, #12]
 8002eb0:	f000 f908 	bl	80030c4 <SPI_EndRxTxTransaction>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d008      	beq.n	8002ecc <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	2220      	movs	r2, #32
 8002ebe:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8002ec8:	2301      	movs	r3, #1
 8002eca:	e01d      	b.n	8002f08 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	689b      	ldr	r3, [r3, #8]
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d10a      	bne.n	8002eea <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	613b      	str	r3, [r7, #16]
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	68db      	ldr	r3, [r3, #12]
 8002ede:	613b      	str	r3, [r7, #16]
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	689b      	ldr	r3, [r3, #8]
 8002ee6:	613b      	str	r3, [r7, #16]
 8002ee8:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	2201      	movs	r2, #1
 8002eee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d001      	beq.n	8002f06 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8002f02:	2301      	movs	r3, #1
 8002f04:	e000      	b.n	8002f08 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8002f06:	2300      	movs	r3, #0
  }
}
 8002f08:	4618      	mov	r0, r3
 8002f0a:	3728      	adds	r7, #40	@ 0x28
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bd80      	pop	{r7, pc}

08002f10 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b088      	sub	sp, #32
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	60f8      	str	r0, [r7, #12]
 8002f18:	60b9      	str	r1, [r7, #8]
 8002f1a:	603b      	str	r3, [r7, #0]
 8002f1c:	4613      	mov	r3, r2
 8002f1e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002f20:	f7fe fc52 	bl	80017c8 <HAL_GetTick>
 8002f24:	4602      	mov	r2, r0
 8002f26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f28:	1a9b      	subs	r3, r3, r2
 8002f2a:	683a      	ldr	r2, [r7, #0]
 8002f2c:	4413      	add	r3, r2
 8002f2e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002f30:	f7fe fc4a 	bl	80017c8 <HAL_GetTick>
 8002f34:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002f36:	4b39      	ldr	r3, [pc, #228]	@ (800301c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	015b      	lsls	r3, r3, #5
 8002f3c:	0d1b      	lsrs	r3, r3, #20
 8002f3e:	69fa      	ldr	r2, [r7, #28]
 8002f40:	fb02 f303 	mul.w	r3, r2, r3
 8002f44:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002f46:	e054      	b.n	8002ff2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f4e:	d050      	beq.n	8002ff2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002f50:	f7fe fc3a 	bl	80017c8 <HAL_GetTick>
 8002f54:	4602      	mov	r2, r0
 8002f56:	69bb      	ldr	r3, [r7, #24]
 8002f58:	1ad3      	subs	r3, r2, r3
 8002f5a:	69fa      	ldr	r2, [r7, #28]
 8002f5c:	429a      	cmp	r2, r3
 8002f5e:	d902      	bls.n	8002f66 <SPI_WaitFlagStateUntilTimeout+0x56>
 8002f60:	69fb      	ldr	r3, [r7, #28]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d13d      	bne.n	8002fe2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	685a      	ldr	r2, [r3, #4]
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002f74:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002f7e:	d111      	bne.n	8002fa4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	689b      	ldr	r3, [r3, #8]
 8002f84:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002f88:	d004      	beq.n	8002f94 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	689b      	ldr	r3, [r3, #8]
 8002f8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f92:	d107      	bne.n	8002fa4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	681a      	ldr	r2, [r3, #0]
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002fa2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fa8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002fac:	d10f      	bne.n	8002fce <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	681a      	ldr	r2, [r3, #0]
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002fbc:	601a      	str	r2, [r3, #0]
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	681a      	ldr	r2, [r3, #0]
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002fcc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	2201      	movs	r2, #1
 8002fd2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	2200      	movs	r2, #0
 8002fda:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8002fde:	2303      	movs	r3, #3
 8002fe0:	e017      	b.n	8003012 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002fe2:	697b      	ldr	r3, [r7, #20]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d101      	bne.n	8002fec <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002fe8:	2300      	movs	r3, #0
 8002fea:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002fec:	697b      	ldr	r3, [r7, #20]
 8002fee:	3b01      	subs	r3, #1
 8002ff0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	689a      	ldr	r2, [r3, #8]
 8002ff8:	68bb      	ldr	r3, [r7, #8]
 8002ffa:	4013      	ands	r3, r2
 8002ffc:	68ba      	ldr	r2, [r7, #8]
 8002ffe:	429a      	cmp	r2, r3
 8003000:	bf0c      	ite	eq
 8003002:	2301      	moveq	r3, #1
 8003004:	2300      	movne	r3, #0
 8003006:	b2db      	uxtb	r3, r3
 8003008:	461a      	mov	r2, r3
 800300a:	79fb      	ldrb	r3, [r7, #7]
 800300c:	429a      	cmp	r2, r3
 800300e:	d19b      	bne.n	8002f48 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003010:	2300      	movs	r3, #0
}
 8003012:	4618      	mov	r0, r3
 8003014:	3720      	adds	r7, #32
 8003016:	46bd      	mov	sp, r7
 8003018:	bd80      	pop	{r7, pc}
 800301a:	bf00      	nop
 800301c:	20000000 	.word	0x20000000

08003020 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b086      	sub	sp, #24
 8003024:	af02      	add	r7, sp, #8
 8003026:	60f8      	str	r0, [r7, #12]
 8003028:	60b9      	str	r1, [r7, #8]
 800302a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003034:	d111      	bne.n	800305a <SPI_EndRxTransaction+0x3a>
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	689b      	ldr	r3, [r3, #8]
 800303a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800303e:	d004      	beq.n	800304a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	689b      	ldr	r3, [r3, #8]
 8003044:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003048:	d107      	bne.n	800305a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	681a      	ldr	r2, [r3, #0]
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003058:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003062:	d117      	bne.n	8003094 <SPI_EndRxTransaction+0x74>
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	689b      	ldr	r3, [r3, #8]
 8003068:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800306c:	d112      	bne.n	8003094 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	9300      	str	r3, [sp, #0]
 8003072:	68bb      	ldr	r3, [r7, #8]
 8003074:	2200      	movs	r2, #0
 8003076:	2101      	movs	r1, #1
 8003078:	68f8      	ldr	r0, [r7, #12]
 800307a:	f7ff ff49 	bl	8002f10 <SPI_WaitFlagStateUntilTimeout>
 800307e:	4603      	mov	r3, r0
 8003080:	2b00      	cmp	r3, #0
 8003082:	d01a      	beq.n	80030ba <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003088:	f043 0220 	orr.w	r2, r3, #32
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003090:	2303      	movs	r3, #3
 8003092:	e013      	b.n	80030bc <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	9300      	str	r3, [sp, #0]
 8003098:	68bb      	ldr	r3, [r7, #8]
 800309a:	2200      	movs	r2, #0
 800309c:	2180      	movs	r1, #128	@ 0x80
 800309e:	68f8      	ldr	r0, [r7, #12]
 80030a0:	f7ff ff36 	bl	8002f10 <SPI_WaitFlagStateUntilTimeout>
 80030a4:	4603      	mov	r3, r0
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d007      	beq.n	80030ba <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030ae:	f043 0220 	orr.w	r2, r3, #32
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80030b6:	2303      	movs	r3, #3
 80030b8:	e000      	b.n	80030bc <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 80030ba:	2300      	movs	r3, #0
}
 80030bc:	4618      	mov	r0, r3
 80030be:	3710      	adds	r7, #16
 80030c0:	46bd      	mov	sp, r7
 80030c2:	bd80      	pop	{r7, pc}

080030c4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b086      	sub	sp, #24
 80030c8:	af02      	add	r7, sp, #8
 80030ca:	60f8      	str	r0, [r7, #12]
 80030cc:	60b9      	str	r1, [r7, #8]
 80030ce:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	9300      	str	r3, [sp, #0]
 80030d4:	68bb      	ldr	r3, [r7, #8]
 80030d6:	2201      	movs	r2, #1
 80030d8:	2102      	movs	r1, #2
 80030da:	68f8      	ldr	r0, [r7, #12]
 80030dc:	f7ff ff18 	bl	8002f10 <SPI_WaitFlagStateUntilTimeout>
 80030e0:	4603      	mov	r3, r0
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d007      	beq.n	80030f6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030ea:	f043 0220 	orr.w	r2, r3, #32
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80030f2:	2303      	movs	r3, #3
 80030f4:	e013      	b.n	800311e <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	9300      	str	r3, [sp, #0]
 80030fa:	68bb      	ldr	r3, [r7, #8]
 80030fc:	2200      	movs	r2, #0
 80030fe:	2180      	movs	r1, #128	@ 0x80
 8003100:	68f8      	ldr	r0, [r7, #12]
 8003102:	f7ff ff05 	bl	8002f10 <SPI_WaitFlagStateUntilTimeout>
 8003106:	4603      	mov	r3, r0
 8003108:	2b00      	cmp	r3, #0
 800310a:	d007      	beq.n	800311c <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003110:	f043 0220 	orr.w	r2, r3, #32
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003118:	2303      	movs	r3, #3
 800311a:	e000      	b.n	800311e <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 800311c:	2300      	movs	r3, #0
}
 800311e:	4618      	mov	r0, r3
 8003120:	3710      	adds	r7, #16
 8003122:	46bd      	mov	sp, r7
 8003124:	bd80      	pop	{r7, pc}

08003126 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003126:	b580      	push	{r7, lr}
 8003128:	b082      	sub	sp, #8
 800312a:	af00      	add	r7, sp, #0
 800312c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d101      	bne.n	8003138 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003134:	2301      	movs	r3, #1
 8003136:	e042      	b.n	80031be <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800313e:	b2db      	uxtb	r3, r3
 8003140:	2b00      	cmp	r3, #0
 8003142:	d106      	bne.n	8003152 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2200      	movs	r2, #0
 8003148:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800314c:	6878      	ldr	r0, [r7, #4]
 800314e:	f7fe f9f9 	bl	8001544 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	2224      	movs	r2, #36	@ 0x24
 8003156:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	68da      	ldr	r2, [r3, #12]
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003168:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800316a:	6878      	ldr	r0, [r7, #4]
 800316c:	f000 f972 	bl	8003454 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	691a      	ldr	r2, [r3, #16]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800317e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	695a      	ldr	r2, [r3, #20]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800318e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	68da      	ldr	r2, [r3, #12]
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800319e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2200      	movs	r2, #0
 80031a4:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2220      	movs	r2, #32
 80031aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2220      	movs	r2, #32
 80031b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2200      	movs	r2, #0
 80031ba:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80031bc:	2300      	movs	r3, #0
}
 80031be:	4618      	mov	r0, r3
 80031c0:	3708      	adds	r7, #8
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}

080031c6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031c6:	b580      	push	{r7, lr}
 80031c8:	b08a      	sub	sp, #40	@ 0x28
 80031ca:	af02      	add	r7, sp, #8
 80031cc:	60f8      	str	r0, [r7, #12]
 80031ce:	60b9      	str	r1, [r7, #8]
 80031d0:	603b      	str	r3, [r7, #0]
 80031d2:	4613      	mov	r3, r2
 80031d4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80031d6:	2300      	movs	r3, #0
 80031d8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031e0:	b2db      	uxtb	r3, r3
 80031e2:	2b20      	cmp	r3, #32
 80031e4:	d175      	bne.n	80032d2 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80031e6:	68bb      	ldr	r3, [r7, #8]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d002      	beq.n	80031f2 <HAL_UART_Transmit+0x2c>
 80031ec:	88fb      	ldrh	r3, [r7, #6]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d101      	bne.n	80031f6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80031f2:	2301      	movs	r3, #1
 80031f4:	e06e      	b.n	80032d4 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	2200      	movs	r2, #0
 80031fa:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	2221      	movs	r2, #33	@ 0x21
 8003200:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003204:	f7fe fae0 	bl	80017c8 <HAL_GetTick>
 8003208:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	88fa      	ldrh	r2, [r7, #6]
 800320e:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	88fa      	ldrh	r2, [r7, #6]
 8003214:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	689b      	ldr	r3, [r3, #8]
 800321a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800321e:	d108      	bne.n	8003232 <HAL_UART_Transmit+0x6c>
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	691b      	ldr	r3, [r3, #16]
 8003224:	2b00      	cmp	r3, #0
 8003226:	d104      	bne.n	8003232 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003228:	2300      	movs	r3, #0
 800322a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800322c:	68bb      	ldr	r3, [r7, #8]
 800322e:	61bb      	str	r3, [r7, #24]
 8003230:	e003      	b.n	800323a <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003232:	68bb      	ldr	r3, [r7, #8]
 8003234:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003236:	2300      	movs	r3, #0
 8003238:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800323a:	e02e      	b.n	800329a <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	9300      	str	r3, [sp, #0]
 8003240:	697b      	ldr	r3, [r7, #20]
 8003242:	2200      	movs	r2, #0
 8003244:	2180      	movs	r1, #128	@ 0x80
 8003246:	68f8      	ldr	r0, [r7, #12]
 8003248:	f000 f848 	bl	80032dc <UART_WaitOnFlagUntilTimeout>
 800324c:	4603      	mov	r3, r0
 800324e:	2b00      	cmp	r3, #0
 8003250:	d005      	beq.n	800325e <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	2220      	movs	r2, #32
 8003256:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800325a:	2303      	movs	r3, #3
 800325c:	e03a      	b.n	80032d4 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800325e:	69fb      	ldr	r3, [r7, #28]
 8003260:	2b00      	cmp	r3, #0
 8003262:	d10b      	bne.n	800327c <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003264:	69bb      	ldr	r3, [r7, #24]
 8003266:	881b      	ldrh	r3, [r3, #0]
 8003268:	461a      	mov	r2, r3
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003272:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003274:	69bb      	ldr	r3, [r7, #24]
 8003276:	3302      	adds	r3, #2
 8003278:	61bb      	str	r3, [r7, #24]
 800327a:	e007      	b.n	800328c <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800327c:	69fb      	ldr	r3, [r7, #28]
 800327e:	781a      	ldrb	r2, [r3, #0]
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003286:	69fb      	ldr	r3, [r7, #28]
 8003288:	3301      	adds	r3, #1
 800328a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003290:	b29b      	uxth	r3, r3
 8003292:	3b01      	subs	r3, #1
 8003294:	b29a      	uxth	r2, r3
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800329e:	b29b      	uxth	r3, r3
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d1cb      	bne.n	800323c <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	9300      	str	r3, [sp, #0]
 80032a8:	697b      	ldr	r3, [r7, #20]
 80032aa:	2200      	movs	r2, #0
 80032ac:	2140      	movs	r1, #64	@ 0x40
 80032ae:	68f8      	ldr	r0, [r7, #12]
 80032b0:	f000 f814 	bl	80032dc <UART_WaitOnFlagUntilTimeout>
 80032b4:	4603      	mov	r3, r0
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d005      	beq.n	80032c6 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	2220      	movs	r2, #32
 80032be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80032c2:	2303      	movs	r3, #3
 80032c4:	e006      	b.n	80032d4 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	2220      	movs	r2, #32
 80032ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80032ce:	2300      	movs	r3, #0
 80032d0:	e000      	b.n	80032d4 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80032d2:	2302      	movs	r3, #2
  }
}
 80032d4:	4618      	mov	r0, r3
 80032d6:	3720      	adds	r7, #32
 80032d8:	46bd      	mov	sp, r7
 80032da:	bd80      	pop	{r7, pc}

080032dc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b086      	sub	sp, #24
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	60f8      	str	r0, [r7, #12]
 80032e4:	60b9      	str	r1, [r7, #8]
 80032e6:	603b      	str	r3, [r7, #0]
 80032e8:	4613      	mov	r3, r2
 80032ea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80032ec:	e03b      	b.n	8003366 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032ee:	6a3b      	ldr	r3, [r7, #32]
 80032f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032f4:	d037      	beq.n	8003366 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032f6:	f7fe fa67 	bl	80017c8 <HAL_GetTick>
 80032fa:	4602      	mov	r2, r0
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	1ad3      	subs	r3, r2, r3
 8003300:	6a3a      	ldr	r2, [r7, #32]
 8003302:	429a      	cmp	r2, r3
 8003304:	d302      	bcc.n	800330c <UART_WaitOnFlagUntilTimeout+0x30>
 8003306:	6a3b      	ldr	r3, [r7, #32]
 8003308:	2b00      	cmp	r3, #0
 800330a:	d101      	bne.n	8003310 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800330c:	2303      	movs	r3, #3
 800330e:	e03a      	b.n	8003386 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	68db      	ldr	r3, [r3, #12]
 8003316:	f003 0304 	and.w	r3, r3, #4
 800331a:	2b00      	cmp	r3, #0
 800331c:	d023      	beq.n	8003366 <UART_WaitOnFlagUntilTimeout+0x8a>
 800331e:	68bb      	ldr	r3, [r7, #8]
 8003320:	2b80      	cmp	r3, #128	@ 0x80
 8003322:	d020      	beq.n	8003366 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003324:	68bb      	ldr	r3, [r7, #8]
 8003326:	2b40      	cmp	r3, #64	@ 0x40
 8003328:	d01d      	beq.n	8003366 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f003 0308 	and.w	r3, r3, #8
 8003334:	2b08      	cmp	r3, #8
 8003336:	d116      	bne.n	8003366 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003338:	2300      	movs	r3, #0
 800333a:	617b      	str	r3, [r7, #20]
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	617b      	str	r3, [r7, #20]
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	617b      	str	r3, [r7, #20]
 800334c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800334e:	68f8      	ldr	r0, [r7, #12]
 8003350:	f000 f81d 	bl	800338e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	2208      	movs	r2, #8
 8003358:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	2200      	movs	r2, #0
 800335e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003362:	2301      	movs	r3, #1
 8003364:	e00f      	b.n	8003386 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	681a      	ldr	r2, [r3, #0]
 800336c:	68bb      	ldr	r3, [r7, #8]
 800336e:	4013      	ands	r3, r2
 8003370:	68ba      	ldr	r2, [r7, #8]
 8003372:	429a      	cmp	r2, r3
 8003374:	bf0c      	ite	eq
 8003376:	2301      	moveq	r3, #1
 8003378:	2300      	movne	r3, #0
 800337a:	b2db      	uxtb	r3, r3
 800337c:	461a      	mov	r2, r3
 800337e:	79fb      	ldrb	r3, [r7, #7]
 8003380:	429a      	cmp	r2, r3
 8003382:	d0b4      	beq.n	80032ee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003384:	2300      	movs	r3, #0
}
 8003386:	4618      	mov	r0, r3
 8003388:	3718      	adds	r7, #24
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}

0800338e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800338e:	b480      	push	{r7}
 8003390:	b095      	sub	sp, #84	@ 0x54
 8003392:	af00      	add	r7, sp, #0
 8003394:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	330c      	adds	r3, #12
 800339c:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800339e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033a0:	e853 3f00 	ldrex	r3, [r3]
 80033a4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80033a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033a8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80033ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	330c      	adds	r3, #12
 80033b4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80033b6:	643a      	str	r2, [r7, #64]	@ 0x40
 80033b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033ba:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80033bc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80033be:	e841 2300 	strex	r3, r2, [r1]
 80033c2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80033c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d1e5      	bne.n	8003396 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	3314      	adds	r3, #20
 80033d0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033d2:	6a3b      	ldr	r3, [r7, #32]
 80033d4:	e853 3f00 	ldrex	r3, [r3]
 80033d8:	61fb      	str	r3, [r7, #28]
   return(result);
 80033da:	69fb      	ldr	r3, [r7, #28]
 80033dc:	f023 0301 	bic.w	r3, r3, #1
 80033e0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	3314      	adds	r3, #20
 80033e8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80033ea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80033ec:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033ee:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80033f0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80033f2:	e841 2300 	strex	r3, r2, [r1]
 80033f6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80033f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d1e5      	bne.n	80033ca <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003402:	2b01      	cmp	r3, #1
 8003404:	d119      	bne.n	800343a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	330c      	adds	r3, #12
 800340c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	e853 3f00 	ldrex	r3, [r3]
 8003414:	60bb      	str	r3, [r7, #8]
   return(result);
 8003416:	68bb      	ldr	r3, [r7, #8]
 8003418:	f023 0310 	bic.w	r3, r3, #16
 800341c:	647b      	str	r3, [r7, #68]	@ 0x44
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	330c      	adds	r3, #12
 8003424:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003426:	61ba      	str	r2, [r7, #24]
 8003428:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800342a:	6979      	ldr	r1, [r7, #20]
 800342c:	69ba      	ldr	r2, [r7, #24]
 800342e:	e841 2300 	strex	r3, r2, [r1]
 8003432:	613b      	str	r3, [r7, #16]
   return(result);
 8003434:	693b      	ldr	r3, [r7, #16]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d1e5      	bne.n	8003406 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	2220      	movs	r2, #32
 800343e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2200      	movs	r2, #0
 8003446:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003448:	bf00      	nop
 800344a:	3754      	adds	r7, #84	@ 0x54
 800344c:	46bd      	mov	sp, r7
 800344e:	bc80      	pop	{r7}
 8003450:	4770      	bx	lr
	...

08003454 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b084      	sub	sp, #16
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	691b      	ldr	r3, [r3, #16]
 8003462:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	68da      	ldr	r2, [r3, #12]
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	430a      	orrs	r2, r1
 8003470:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	689a      	ldr	r2, [r3, #8]
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	691b      	ldr	r3, [r3, #16]
 800347a:	431a      	orrs	r2, r3
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	695b      	ldr	r3, [r3, #20]
 8003480:	4313      	orrs	r3, r2
 8003482:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	68db      	ldr	r3, [r3, #12]
 800348a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800348e:	f023 030c 	bic.w	r3, r3, #12
 8003492:	687a      	ldr	r2, [r7, #4]
 8003494:	6812      	ldr	r2, [r2, #0]
 8003496:	68b9      	ldr	r1, [r7, #8]
 8003498:	430b      	orrs	r3, r1
 800349a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	695b      	ldr	r3, [r3, #20]
 80034a2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	699a      	ldr	r2, [r3, #24]
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	430a      	orrs	r2, r1
 80034b0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4a2c      	ldr	r2, [pc, #176]	@ (8003568 <UART_SetConfig+0x114>)
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d103      	bne.n	80034c4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80034bc:	f7ff f86c 	bl	8002598 <HAL_RCC_GetPCLK2Freq>
 80034c0:	60f8      	str	r0, [r7, #12]
 80034c2:	e002      	b.n	80034ca <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80034c4:	f7ff f854 	bl	8002570 <HAL_RCC_GetPCLK1Freq>
 80034c8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80034ca:	68fa      	ldr	r2, [r7, #12]
 80034cc:	4613      	mov	r3, r2
 80034ce:	009b      	lsls	r3, r3, #2
 80034d0:	4413      	add	r3, r2
 80034d2:	009a      	lsls	r2, r3, #2
 80034d4:	441a      	add	r2, r3
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	685b      	ldr	r3, [r3, #4]
 80034da:	009b      	lsls	r3, r3, #2
 80034dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80034e0:	4a22      	ldr	r2, [pc, #136]	@ (800356c <UART_SetConfig+0x118>)
 80034e2:	fba2 2303 	umull	r2, r3, r2, r3
 80034e6:	095b      	lsrs	r3, r3, #5
 80034e8:	0119      	lsls	r1, r3, #4
 80034ea:	68fa      	ldr	r2, [r7, #12]
 80034ec:	4613      	mov	r3, r2
 80034ee:	009b      	lsls	r3, r3, #2
 80034f0:	4413      	add	r3, r2
 80034f2:	009a      	lsls	r2, r3, #2
 80034f4:	441a      	add	r2, r3
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	009b      	lsls	r3, r3, #2
 80034fc:	fbb2 f2f3 	udiv	r2, r2, r3
 8003500:	4b1a      	ldr	r3, [pc, #104]	@ (800356c <UART_SetConfig+0x118>)
 8003502:	fba3 0302 	umull	r0, r3, r3, r2
 8003506:	095b      	lsrs	r3, r3, #5
 8003508:	2064      	movs	r0, #100	@ 0x64
 800350a:	fb00 f303 	mul.w	r3, r0, r3
 800350e:	1ad3      	subs	r3, r2, r3
 8003510:	011b      	lsls	r3, r3, #4
 8003512:	3332      	adds	r3, #50	@ 0x32
 8003514:	4a15      	ldr	r2, [pc, #84]	@ (800356c <UART_SetConfig+0x118>)
 8003516:	fba2 2303 	umull	r2, r3, r2, r3
 800351a:	095b      	lsrs	r3, r3, #5
 800351c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003520:	4419      	add	r1, r3
 8003522:	68fa      	ldr	r2, [r7, #12]
 8003524:	4613      	mov	r3, r2
 8003526:	009b      	lsls	r3, r3, #2
 8003528:	4413      	add	r3, r2
 800352a:	009a      	lsls	r2, r3, #2
 800352c:	441a      	add	r2, r3
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	009b      	lsls	r3, r3, #2
 8003534:	fbb2 f2f3 	udiv	r2, r2, r3
 8003538:	4b0c      	ldr	r3, [pc, #48]	@ (800356c <UART_SetConfig+0x118>)
 800353a:	fba3 0302 	umull	r0, r3, r3, r2
 800353e:	095b      	lsrs	r3, r3, #5
 8003540:	2064      	movs	r0, #100	@ 0x64
 8003542:	fb00 f303 	mul.w	r3, r0, r3
 8003546:	1ad3      	subs	r3, r2, r3
 8003548:	011b      	lsls	r3, r3, #4
 800354a:	3332      	adds	r3, #50	@ 0x32
 800354c:	4a07      	ldr	r2, [pc, #28]	@ (800356c <UART_SetConfig+0x118>)
 800354e:	fba2 2303 	umull	r2, r3, r2, r3
 8003552:	095b      	lsrs	r3, r3, #5
 8003554:	f003 020f 	and.w	r2, r3, #15
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	440a      	add	r2, r1
 800355e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003560:	bf00      	nop
 8003562:	3710      	adds	r7, #16
 8003564:	46bd      	mov	sp, r7
 8003566:	bd80      	pop	{r7, pc}
 8003568:	40013800 	.word	0x40013800
 800356c:	51eb851f 	.word	0x51eb851f

08003570 <sniprintf>:
 8003570:	b40c      	push	{r2, r3}
 8003572:	b530      	push	{r4, r5, lr}
 8003574:	4b18      	ldr	r3, [pc, #96]	@ (80035d8 <sniprintf+0x68>)
 8003576:	1e0c      	subs	r4, r1, #0
 8003578:	681d      	ldr	r5, [r3, #0]
 800357a:	b09d      	sub	sp, #116	@ 0x74
 800357c:	da08      	bge.n	8003590 <sniprintf+0x20>
 800357e:	238b      	movs	r3, #139	@ 0x8b
 8003580:	f04f 30ff 	mov.w	r0, #4294967295
 8003584:	602b      	str	r3, [r5, #0]
 8003586:	b01d      	add	sp, #116	@ 0x74
 8003588:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800358c:	b002      	add	sp, #8
 800358e:	4770      	bx	lr
 8003590:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8003594:	f8ad 3014 	strh.w	r3, [sp, #20]
 8003598:	f04f 0300 	mov.w	r3, #0
 800359c:	931b      	str	r3, [sp, #108]	@ 0x6c
 800359e:	bf0c      	ite	eq
 80035a0:	4623      	moveq	r3, r4
 80035a2:	f104 33ff 	addne.w	r3, r4, #4294967295
 80035a6:	9304      	str	r3, [sp, #16]
 80035a8:	9307      	str	r3, [sp, #28]
 80035aa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80035ae:	9002      	str	r0, [sp, #8]
 80035b0:	9006      	str	r0, [sp, #24]
 80035b2:	f8ad 3016 	strh.w	r3, [sp, #22]
 80035b6:	4628      	mov	r0, r5
 80035b8:	ab21      	add	r3, sp, #132	@ 0x84
 80035ba:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80035bc:	a902      	add	r1, sp, #8
 80035be:	9301      	str	r3, [sp, #4]
 80035c0:	f000 f9dc 	bl	800397c <_svfiprintf_r>
 80035c4:	1c43      	adds	r3, r0, #1
 80035c6:	bfbc      	itt	lt
 80035c8:	238b      	movlt	r3, #139	@ 0x8b
 80035ca:	602b      	strlt	r3, [r5, #0]
 80035cc:	2c00      	cmp	r4, #0
 80035ce:	d0da      	beq.n	8003586 <sniprintf+0x16>
 80035d0:	2200      	movs	r2, #0
 80035d2:	9b02      	ldr	r3, [sp, #8]
 80035d4:	701a      	strb	r2, [r3, #0]
 80035d6:	e7d6      	b.n	8003586 <sniprintf+0x16>
 80035d8:	2000000c 	.word	0x2000000c

080035dc <_vsniprintf_r>:
 80035dc:	b530      	push	{r4, r5, lr}
 80035de:	4614      	mov	r4, r2
 80035e0:	2c00      	cmp	r4, #0
 80035e2:	4605      	mov	r5, r0
 80035e4:	461a      	mov	r2, r3
 80035e6:	b09b      	sub	sp, #108	@ 0x6c
 80035e8:	da05      	bge.n	80035f6 <_vsniprintf_r+0x1a>
 80035ea:	238b      	movs	r3, #139	@ 0x8b
 80035ec:	6003      	str	r3, [r0, #0]
 80035ee:	f04f 30ff 	mov.w	r0, #4294967295
 80035f2:	b01b      	add	sp, #108	@ 0x6c
 80035f4:	bd30      	pop	{r4, r5, pc}
 80035f6:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80035fa:	f8ad 300c 	strh.w	r3, [sp, #12]
 80035fe:	f04f 0300 	mov.w	r3, #0
 8003602:	9319      	str	r3, [sp, #100]	@ 0x64
 8003604:	bf0c      	ite	eq
 8003606:	4623      	moveq	r3, r4
 8003608:	f104 33ff 	addne.w	r3, r4, #4294967295
 800360c:	9302      	str	r3, [sp, #8]
 800360e:	9305      	str	r3, [sp, #20]
 8003610:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003614:	9100      	str	r1, [sp, #0]
 8003616:	9104      	str	r1, [sp, #16]
 8003618:	f8ad 300e 	strh.w	r3, [sp, #14]
 800361c:	4669      	mov	r1, sp
 800361e:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8003620:	f000 f9ac 	bl	800397c <_svfiprintf_r>
 8003624:	1c43      	adds	r3, r0, #1
 8003626:	bfbc      	itt	lt
 8003628:	238b      	movlt	r3, #139	@ 0x8b
 800362a:	602b      	strlt	r3, [r5, #0]
 800362c:	2c00      	cmp	r4, #0
 800362e:	d0e0      	beq.n	80035f2 <_vsniprintf_r+0x16>
 8003630:	2200      	movs	r2, #0
 8003632:	9b00      	ldr	r3, [sp, #0]
 8003634:	701a      	strb	r2, [r3, #0]
 8003636:	e7dc      	b.n	80035f2 <_vsniprintf_r+0x16>

08003638 <vsniprintf>:
 8003638:	b507      	push	{r0, r1, r2, lr}
 800363a:	9300      	str	r3, [sp, #0]
 800363c:	4613      	mov	r3, r2
 800363e:	460a      	mov	r2, r1
 8003640:	4601      	mov	r1, r0
 8003642:	4803      	ldr	r0, [pc, #12]	@ (8003650 <vsniprintf+0x18>)
 8003644:	6800      	ldr	r0, [r0, #0]
 8003646:	f7ff ffc9 	bl	80035dc <_vsniprintf_r>
 800364a:	b003      	add	sp, #12
 800364c:	f85d fb04 	ldr.w	pc, [sp], #4
 8003650:	2000000c 	.word	0x2000000c

08003654 <memset>:
 8003654:	4603      	mov	r3, r0
 8003656:	4402      	add	r2, r0
 8003658:	4293      	cmp	r3, r2
 800365a:	d100      	bne.n	800365e <memset+0xa>
 800365c:	4770      	bx	lr
 800365e:	f803 1b01 	strb.w	r1, [r3], #1
 8003662:	e7f9      	b.n	8003658 <memset+0x4>

08003664 <__errno>:
 8003664:	4b01      	ldr	r3, [pc, #4]	@ (800366c <__errno+0x8>)
 8003666:	6818      	ldr	r0, [r3, #0]
 8003668:	4770      	bx	lr
 800366a:	bf00      	nop
 800366c:	2000000c 	.word	0x2000000c

08003670 <__libc_init_array>:
 8003670:	b570      	push	{r4, r5, r6, lr}
 8003672:	2600      	movs	r6, #0
 8003674:	4d0c      	ldr	r5, [pc, #48]	@ (80036a8 <__libc_init_array+0x38>)
 8003676:	4c0d      	ldr	r4, [pc, #52]	@ (80036ac <__libc_init_array+0x3c>)
 8003678:	1b64      	subs	r4, r4, r5
 800367a:	10a4      	asrs	r4, r4, #2
 800367c:	42a6      	cmp	r6, r4
 800367e:	d109      	bne.n	8003694 <__libc_init_array+0x24>
 8003680:	f000 fc76 	bl	8003f70 <_init>
 8003684:	2600      	movs	r6, #0
 8003686:	4d0a      	ldr	r5, [pc, #40]	@ (80036b0 <__libc_init_array+0x40>)
 8003688:	4c0a      	ldr	r4, [pc, #40]	@ (80036b4 <__libc_init_array+0x44>)
 800368a:	1b64      	subs	r4, r4, r5
 800368c:	10a4      	asrs	r4, r4, #2
 800368e:	42a6      	cmp	r6, r4
 8003690:	d105      	bne.n	800369e <__libc_init_array+0x2e>
 8003692:	bd70      	pop	{r4, r5, r6, pc}
 8003694:	f855 3b04 	ldr.w	r3, [r5], #4
 8003698:	4798      	blx	r3
 800369a:	3601      	adds	r6, #1
 800369c:	e7ee      	b.n	800367c <__libc_init_array+0xc>
 800369e:	f855 3b04 	ldr.w	r3, [r5], #4
 80036a2:	4798      	blx	r3
 80036a4:	3601      	adds	r6, #1
 80036a6:	e7f2      	b.n	800368e <__libc_init_array+0x1e>
 80036a8:	080041f4 	.word	0x080041f4
 80036ac:	080041f4 	.word	0x080041f4
 80036b0:	080041f4 	.word	0x080041f4
 80036b4:	080041f8 	.word	0x080041f8

080036b8 <__retarget_lock_acquire_recursive>:
 80036b8:	4770      	bx	lr

080036ba <__retarget_lock_release_recursive>:
 80036ba:	4770      	bx	lr

080036bc <memcpy>:
 80036bc:	440a      	add	r2, r1
 80036be:	4291      	cmp	r1, r2
 80036c0:	f100 33ff 	add.w	r3, r0, #4294967295
 80036c4:	d100      	bne.n	80036c8 <memcpy+0xc>
 80036c6:	4770      	bx	lr
 80036c8:	b510      	push	{r4, lr}
 80036ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80036ce:	4291      	cmp	r1, r2
 80036d0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80036d4:	d1f9      	bne.n	80036ca <memcpy+0xe>
 80036d6:	bd10      	pop	{r4, pc}

080036d8 <_free_r>:
 80036d8:	b538      	push	{r3, r4, r5, lr}
 80036da:	4605      	mov	r5, r0
 80036dc:	2900      	cmp	r1, #0
 80036de:	d040      	beq.n	8003762 <_free_r+0x8a>
 80036e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80036e4:	1f0c      	subs	r4, r1, #4
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	bfb8      	it	lt
 80036ea:	18e4      	addlt	r4, r4, r3
 80036ec:	f000 f8de 	bl	80038ac <__malloc_lock>
 80036f0:	4a1c      	ldr	r2, [pc, #112]	@ (8003764 <_free_r+0x8c>)
 80036f2:	6813      	ldr	r3, [r2, #0]
 80036f4:	b933      	cbnz	r3, 8003704 <_free_r+0x2c>
 80036f6:	6063      	str	r3, [r4, #4]
 80036f8:	6014      	str	r4, [r2, #0]
 80036fa:	4628      	mov	r0, r5
 80036fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003700:	f000 b8da 	b.w	80038b8 <__malloc_unlock>
 8003704:	42a3      	cmp	r3, r4
 8003706:	d908      	bls.n	800371a <_free_r+0x42>
 8003708:	6820      	ldr	r0, [r4, #0]
 800370a:	1821      	adds	r1, r4, r0
 800370c:	428b      	cmp	r3, r1
 800370e:	bf01      	itttt	eq
 8003710:	6819      	ldreq	r1, [r3, #0]
 8003712:	685b      	ldreq	r3, [r3, #4]
 8003714:	1809      	addeq	r1, r1, r0
 8003716:	6021      	streq	r1, [r4, #0]
 8003718:	e7ed      	b.n	80036f6 <_free_r+0x1e>
 800371a:	461a      	mov	r2, r3
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	b10b      	cbz	r3, 8003724 <_free_r+0x4c>
 8003720:	42a3      	cmp	r3, r4
 8003722:	d9fa      	bls.n	800371a <_free_r+0x42>
 8003724:	6811      	ldr	r1, [r2, #0]
 8003726:	1850      	adds	r0, r2, r1
 8003728:	42a0      	cmp	r0, r4
 800372a:	d10b      	bne.n	8003744 <_free_r+0x6c>
 800372c:	6820      	ldr	r0, [r4, #0]
 800372e:	4401      	add	r1, r0
 8003730:	1850      	adds	r0, r2, r1
 8003732:	4283      	cmp	r3, r0
 8003734:	6011      	str	r1, [r2, #0]
 8003736:	d1e0      	bne.n	80036fa <_free_r+0x22>
 8003738:	6818      	ldr	r0, [r3, #0]
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	4408      	add	r0, r1
 800373e:	6010      	str	r0, [r2, #0]
 8003740:	6053      	str	r3, [r2, #4]
 8003742:	e7da      	b.n	80036fa <_free_r+0x22>
 8003744:	d902      	bls.n	800374c <_free_r+0x74>
 8003746:	230c      	movs	r3, #12
 8003748:	602b      	str	r3, [r5, #0]
 800374a:	e7d6      	b.n	80036fa <_free_r+0x22>
 800374c:	6820      	ldr	r0, [r4, #0]
 800374e:	1821      	adds	r1, r4, r0
 8003750:	428b      	cmp	r3, r1
 8003752:	bf01      	itttt	eq
 8003754:	6819      	ldreq	r1, [r3, #0]
 8003756:	685b      	ldreq	r3, [r3, #4]
 8003758:	1809      	addeq	r1, r1, r0
 800375a:	6021      	streq	r1, [r4, #0]
 800375c:	6063      	str	r3, [r4, #4]
 800375e:	6054      	str	r4, [r2, #4]
 8003760:	e7cb      	b.n	80036fa <_free_r+0x22>
 8003762:	bd38      	pop	{r3, r4, r5, pc}
 8003764:	200005e8 	.word	0x200005e8

08003768 <sbrk_aligned>:
 8003768:	b570      	push	{r4, r5, r6, lr}
 800376a:	4e0f      	ldr	r6, [pc, #60]	@ (80037a8 <sbrk_aligned+0x40>)
 800376c:	460c      	mov	r4, r1
 800376e:	6831      	ldr	r1, [r6, #0]
 8003770:	4605      	mov	r5, r0
 8003772:	b911      	cbnz	r1, 800377a <sbrk_aligned+0x12>
 8003774:	f000 fba8 	bl	8003ec8 <_sbrk_r>
 8003778:	6030      	str	r0, [r6, #0]
 800377a:	4621      	mov	r1, r4
 800377c:	4628      	mov	r0, r5
 800377e:	f000 fba3 	bl	8003ec8 <_sbrk_r>
 8003782:	1c43      	adds	r3, r0, #1
 8003784:	d103      	bne.n	800378e <sbrk_aligned+0x26>
 8003786:	f04f 34ff 	mov.w	r4, #4294967295
 800378a:	4620      	mov	r0, r4
 800378c:	bd70      	pop	{r4, r5, r6, pc}
 800378e:	1cc4      	adds	r4, r0, #3
 8003790:	f024 0403 	bic.w	r4, r4, #3
 8003794:	42a0      	cmp	r0, r4
 8003796:	d0f8      	beq.n	800378a <sbrk_aligned+0x22>
 8003798:	1a21      	subs	r1, r4, r0
 800379a:	4628      	mov	r0, r5
 800379c:	f000 fb94 	bl	8003ec8 <_sbrk_r>
 80037a0:	3001      	adds	r0, #1
 80037a2:	d1f2      	bne.n	800378a <sbrk_aligned+0x22>
 80037a4:	e7ef      	b.n	8003786 <sbrk_aligned+0x1e>
 80037a6:	bf00      	nop
 80037a8:	200005e4 	.word	0x200005e4

080037ac <_malloc_r>:
 80037ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80037b0:	1ccd      	adds	r5, r1, #3
 80037b2:	f025 0503 	bic.w	r5, r5, #3
 80037b6:	3508      	adds	r5, #8
 80037b8:	2d0c      	cmp	r5, #12
 80037ba:	bf38      	it	cc
 80037bc:	250c      	movcc	r5, #12
 80037be:	2d00      	cmp	r5, #0
 80037c0:	4606      	mov	r6, r0
 80037c2:	db01      	blt.n	80037c8 <_malloc_r+0x1c>
 80037c4:	42a9      	cmp	r1, r5
 80037c6:	d904      	bls.n	80037d2 <_malloc_r+0x26>
 80037c8:	230c      	movs	r3, #12
 80037ca:	6033      	str	r3, [r6, #0]
 80037cc:	2000      	movs	r0, #0
 80037ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80037d2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80038a8 <_malloc_r+0xfc>
 80037d6:	f000 f869 	bl	80038ac <__malloc_lock>
 80037da:	f8d8 3000 	ldr.w	r3, [r8]
 80037de:	461c      	mov	r4, r3
 80037e0:	bb44      	cbnz	r4, 8003834 <_malloc_r+0x88>
 80037e2:	4629      	mov	r1, r5
 80037e4:	4630      	mov	r0, r6
 80037e6:	f7ff ffbf 	bl	8003768 <sbrk_aligned>
 80037ea:	1c43      	adds	r3, r0, #1
 80037ec:	4604      	mov	r4, r0
 80037ee:	d158      	bne.n	80038a2 <_malloc_r+0xf6>
 80037f0:	f8d8 4000 	ldr.w	r4, [r8]
 80037f4:	4627      	mov	r7, r4
 80037f6:	2f00      	cmp	r7, #0
 80037f8:	d143      	bne.n	8003882 <_malloc_r+0xd6>
 80037fa:	2c00      	cmp	r4, #0
 80037fc:	d04b      	beq.n	8003896 <_malloc_r+0xea>
 80037fe:	6823      	ldr	r3, [r4, #0]
 8003800:	4639      	mov	r1, r7
 8003802:	4630      	mov	r0, r6
 8003804:	eb04 0903 	add.w	r9, r4, r3
 8003808:	f000 fb5e 	bl	8003ec8 <_sbrk_r>
 800380c:	4581      	cmp	r9, r0
 800380e:	d142      	bne.n	8003896 <_malloc_r+0xea>
 8003810:	6821      	ldr	r1, [r4, #0]
 8003812:	4630      	mov	r0, r6
 8003814:	1a6d      	subs	r5, r5, r1
 8003816:	4629      	mov	r1, r5
 8003818:	f7ff ffa6 	bl	8003768 <sbrk_aligned>
 800381c:	3001      	adds	r0, #1
 800381e:	d03a      	beq.n	8003896 <_malloc_r+0xea>
 8003820:	6823      	ldr	r3, [r4, #0]
 8003822:	442b      	add	r3, r5
 8003824:	6023      	str	r3, [r4, #0]
 8003826:	f8d8 3000 	ldr.w	r3, [r8]
 800382a:	685a      	ldr	r2, [r3, #4]
 800382c:	bb62      	cbnz	r2, 8003888 <_malloc_r+0xdc>
 800382e:	f8c8 7000 	str.w	r7, [r8]
 8003832:	e00f      	b.n	8003854 <_malloc_r+0xa8>
 8003834:	6822      	ldr	r2, [r4, #0]
 8003836:	1b52      	subs	r2, r2, r5
 8003838:	d420      	bmi.n	800387c <_malloc_r+0xd0>
 800383a:	2a0b      	cmp	r2, #11
 800383c:	d917      	bls.n	800386e <_malloc_r+0xc2>
 800383e:	1961      	adds	r1, r4, r5
 8003840:	42a3      	cmp	r3, r4
 8003842:	6025      	str	r5, [r4, #0]
 8003844:	bf18      	it	ne
 8003846:	6059      	strne	r1, [r3, #4]
 8003848:	6863      	ldr	r3, [r4, #4]
 800384a:	bf08      	it	eq
 800384c:	f8c8 1000 	streq.w	r1, [r8]
 8003850:	5162      	str	r2, [r4, r5]
 8003852:	604b      	str	r3, [r1, #4]
 8003854:	4630      	mov	r0, r6
 8003856:	f000 f82f 	bl	80038b8 <__malloc_unlock>
 800385a:	f104 000b 	add.w	r0, r4, #11
 800385e:	1d23      	adds	r3, r4, #4
 8003860:	f020 0007 	bic.w	r0, r0, #7
 8003864:	1ac2      	subs	r2, r0, r3
 8003866:	bf1c      	itt	ne
 8003868:	1a1b      	subne	r3, r3, r0
 800386a:	50a3      	strne	r3, [r4, r2]
 800386c:	e7af      	b.n	80037ce <_malloc_r+0x22>
 800386e:	6862      	ldr	r2, [r4, #4]
 8003870:	42a3      	cmp	r3, r4
 8003872:	bf0c      	ite	eq
 8003874:	f8c8 2000 	streq.w	r2, [r8]
 8003878:	605a      	strne	r2, [r3, #4]
 800387a:	e7eb      	b.n	8003854 <_malloc_r+0xa8>
 800387c:	4623      	mov	r3, r4
 800387e:	6864      	ldr	r4, [r4, #4]
 8003880:	e7ae      	b.n	80037e0 <_malloc_r+0x34>
 8003882:	463c      	mov	r4, r7
 8003884:	687f      	ldr	r7, [r7, #4]
 8003886:	e7b6      	b.n	80037f6 <_malloc_r+0x4a>
 8003888:	461a      	mov	r2, r3
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	42a3      	cmp	r3, r4
 800388e:	d1fb      	bne.n	8003888 <_malloc_r+0xdc>
 8003890:	2300      	movs	r3, #0
 8003892:	6053      	str	r3, [r2, #4]
 8003894:	e7de      	b.n	8003854 <_malloc_r+0xa8>
 8003896:	230c      	movs	r3, #12
 8003898:	4630      	mov	r0, r6
 800389a:	6033      	str	r3, [r6, #0]
 800389c:	f000 f80c 	bl	80038b8 <__malloc_unlock>
 80038a0:	e794      	b.n	80037cc <_malloc_r+0x20>
 80038a2:	6005      	str	r5, [r0, #0]
 80038a4:	e7d6      	b.n	8003854 <_malloc_r+0xa8>
 80038a6:	bf00      	nop
 80038a8:	200005e8 	.word	0x200005e8

080038ac <__malloc_lock>:
 80038ac:	4801      	ldr	r0, [pc, #4]	@ (80038b4 <__malloc_lock+0x8>)
 80038ae:	f7ff bf03 	b.w	80036b8 <__retarget_lock_acquire_recursive>
 80038b2:	bf00      	nop
 80038b4:	200005e0 	.word	0x200005e0

080038b8 <__malloc_unlock>:
 80038b8:	4801      	ldr	r0, [pc, #4]	@ (80038c0 <__malloc_unlock+0x8>)
 80038ba:	f7ff befe 	b.w	80036ba <__retarget_lock_release_recursive>
 80038be:	bf00      	nop
 80038c0:	200005e0 	.word	0x200005e0

080038c4 <__ssputs_r>:
 80038c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80038c8:	461f      	mov	r7, r3
 80038ca:	688e      	ldr	r6, [r1, #8]
 80038cc:	4682      	mov	sl, r0
 80038ce:	42be      	cmp	r6, r7
 80038d0:	460c      	mov	r4, r1
 80038d2:	4690      	mov	r8, r2
 80038d4:	680b      	ldr	r3, [r1, #0]
 80038d6:	d82d      	bhi.n	8003934 <__ssputs_r+0x70>
 80038d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80038dc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80038e0:	d026      	beq.n	8003930 <__ssputs_r+0x6c>
 80038e2:	6965      	ldr	r5, [r4, #20]
 80038e4:	6909      	ldr	r1, [r1, #16]
 80038e6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80038ea:	eba3 0901 	sub.w	r9, r3, r1
 80038ee:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80038f2:	1c7b      	adds	r3, r7, #1
 80038f4:	444b      	add	r3, r9
 80038f6:	106d      	asrs	r5, r5, #1
 80038f8:	429d      	cmp	r5, r3
 80038fa:	bf38      	it	cc
 80038fc:	461d      	movcc	r5, r3
 80038fe:	0553      	lsls	r3, r2, #21
 8003900:	d527      	bpl.n	8003952 <__ssputs_r+0x8e>
 8003902:	4629      	mov	r1, r5
 8003904:	f7ff ff52 	bl	80037ac <_malloc_r>
 8003908:	4606      	mov	r6, r0
 800390a:	b360      	cbz	r0, 8003966 <__ssputs_r+0xa2>
 800390c:	464a      	mov	r2, r9
 800390e:	6921      	ldr	r1, [r4, #16]
 8003910:	f7ff fed4 	bl	80036bc <memcpy>
 8003914:	89a3      	ldrh	r3, [r4, #12]
 8003916:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800391a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800391e:	81a3      	strh	r3, [r4, #12]
 8003920:	6126      	str	r6, [r4, #16]
 8003922:	444e      	add	r6, r9
 8003924:	6026      	str	r6, [r4, #0]
 8003926:	463e      	mov	r6, r7
 8003928:	6165      	str	r5, [r4, #20]
 800392a:	eba5 0509 	sub.w	r5, r5, r9
 800392e:	60a5      	str	r5, [r4, #8]
 8003930:	42be      	cmp	r6, r7
 8003932:	d900      	bls.n	8003936 <__ssputs_r+0x72>
 8003934:	463e      	mov	r6, r7
 8003936:	4632      	mov	r2, r6
 8003938:	4641      	mov	r1, r8
 800393a:	6820      	ldr	r0, [r4, #0]
 800393c:	f000 faaa 	bl	8003e94 <memmove>
 8003940:	2000      	movs	r0, #0
 8003942:	68a3      	ldr	r3, [r4, #8]
 8003944:	1b9b      	subs	r3, r3, r6
 8003946:	60a3      	str	r3, [r4, #8]
 8003948:	6823      	ldr	r3, [r4, #0]
 800394a:	4433      	add	r3, r6
 800394c:	6023      	str	r3, [r4, #0]
 800394e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003952:	462a      	mov	r2, r5
 8003954:	f000 fad6 	bl	8003f04 <_realloc_r>
 8003958:	4606      	mov	r6, r0
 800395a:	2800      	cmp	r0, #0
 800395c:	d1e0      	bne.n	8003920 <__ssputs_r+0x5c>
 800395e:	4650      	mov	r0, sl
 8003960:	6921      	ldr	r1, [r4, #16]
 8003962:	f7ff feb9 	bl	80036d8 <_free_r>
 8003966:	230c      	movs	r3, #12
 8003968:	f8ca 3000 	str.w	r3, [sl]
 800396c:	89a3      	ldrh	r3, [r4, #12]
 800396e:	f04f 30ff 	mov.w	r0, #4294967295
 8003972:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003976:	81a3      	strh	r3, [r4, #12]
 8003978:	e7e9      	b.n	800394e <__ssputs_r+0x8a>
	...

0800397c <_svfiprintf_r>:
 800397c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003980:	4698      	mov	r8, r3
 8003982:	898b      	ldrh	r3, [r1, #12]
 8003984:	4607      	mov	r7, r0
 8003986:	061b      	lsls	r3, r3, #24
 8003988:	460d      	mov	r5, r1
 800398a:	4614      	mov	r4, r2
 800398c:	b09d      	sub	sp, #116	@ 0x74
 800398e:	d510      	bpl.n	80039b2 <_svfiprintf_r+0x36>
 8003990:	690b      	ldr	r3, [r1, #16]
 8003992:	b973      	cbnz	r3, 80039b2 <_svfiprintf_r+0x36>
 8003994:	2140      	movs	r1, #64	@ 0x40
 8003996:	f7ff ff09 	bl	80037ac <_malloc_r>
 800399a:	6028      	str	r0, [r5, #0]
 800399c:	6128      	str	r0, [r5, #16]
 800399e:	b930      	cbnz	r0, 80039ae <_svfiprintf_r+0x32>
 80039a0:	230c      	movs	r3, #12
 80039a2:	603b      	str	r3, [r7, #0]
 80039a4:	f04f 30ff 	mov.w	r0, #4294967295
 80039a8:	b01d      	add	sp, #116	@ 0x74
 80039aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80039ae:	2340      	movs	r3, #64	@ 0x40
 80039b0:	616b      	str	r3, [r5, #20]
 80039b2:	2300      	movs	r3, #0
 80039b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80039b6:	2320      	movs	r3, #32
 80039b8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80039bc:	2330      	movs	r3, #48	@ 0x30
 80039be:	f04f 0901 	mov.w	r9, #1
 80039c2:	f8cd 800c 	str.w	r8, [sp, #12]
 80039c6:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8003b60 <_svfiprintf_r+0x1e4>
 80039ca:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80039ce:	4623      	mov	r3, r4
 80039d0:	469a      	mov	sl, r3
 80039d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80039d6:	b10a      	cbz	r2, 80039dc <_svfiprintf_r+0x60>
 80039d8:	2a25      	cmp	r2, #37	@ 0x25
 80039da:	d1f9      	bne.n	80039d0 <_svfiprintf_r+0x54>
 80039dc:	ebba 0b04 	subs.w	fp, sl, r4
 80039e0:	d00b      	beq.n	80039fa <_svfiprintf_r+0x7e>
 80039e2:	465b      	mov	r3, fp
 80039e4:	4622      	mov	r2, r4
 80039e6:	4629      	mov	r1, r5
 80039e8:	4638      	mov	r0, r7
 80039ea:	f7ff ff6b 	bl	80038c4 <__ssputs_r>
 80039ee:	3001      	adds	r0, #1
 80039f0:	f000 80a7 	beq.w	8003b42 <_svfiprintf_r+0x1c6>
 80039f4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80039f6:	445a      	add	r2, fp
 80039f8:	9209      	str	r2, [sp, #36]	@ 0x24
 80039fa:	f89a 3000 	ldrb.w	r3, [sl]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	f000 809f 	beq.w	8003b42 <_svfiprintf_r+0x1c6>
 8003a04:	2300      	movs	r3, #0
 8003a06:	f04f 32ff 	mov.w	r2, #4294967295
 8003a0a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003a0e:	f10a 0a01 	add.w	sl, sl, #1
 8003a12:	9304      	str	r3, [sp, #16]
 8003a14:	9307      	str	r3, [sp, #28]
 8003a16:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003a1a:	931a      	str	r3, [sp, #104]	@ 0x68
 8003a1c:	4654      	mov	r4, sl
 8003a1e:	2205      	movs	r2, #5
 8003a20:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003a24:	484e      	ldr	r0, [pc, #312]	@ (8003b60 <_svfiprintf_r+0x1e4>)
 8003a26:	f000 fa5f 	bl	8003ee8 <memchr>
 8003a2a:	9a04      	ldr	r2, [sp, #16]
 8003a2c:	b9d8      	cbnz	r0, 8003a66 <_svfiprintf_r+0xea>
 8003a2e:	06d0      	lsls	r0, r2, #27
 8003a30:	bf44      	itt	mi
 8003a32:	2320      	movmi	r3, #32
 8003a34:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003a38:	0711      	lsls	r1, r2, #28
 8003a3a:	bf44      	itt	mi
 8003a3c:	232b      	movmi	r3, #43	@ 0x2b
 8003a3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003a42:	f89a 3000 	ldrb.w	r3, [sl]
 8003a46:	2b2a      	cmp	r3, #42	@ 0x2a
 8003a48:	d015      	beq.n	8003a76 <_svfiprintf_r+0xfa>
 8003a4a:	4654      	mov	r4, sl
 8003a4c:	2000      	movs	r0, #0
 8003a4e:	f04f 0c0a 	mov.w	ip, #10
 8003a52:	9a07      	ldr	r2, [sp, #28]
 8003a54:	4621      	mov	r1, r4
 8003a56:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003a5a:	3b30      	subs	r3, #48	@ 0x30
 8003a5c:	2b09      	cmp	r3, #9
 8003a5e:	d94b      	bls.n	8003af8 <_svfiprintf_r+0x17c>
 8003a60:	b1b0      	cbz	r0, 8003a90 <_svfiprintf_r+0x114>
 8003a62:	9207      	str	r2, [sp, #28]
 8003a64:	e014      	b.n	8003a90 <_svfiprintf_r+0x114>
 8003a66:	eba0 0308 	sub.w	r3, r0, r8
 8003a6a:	fa09 f303 	lsl.w	r3, r9, r3
 8003a6e:	4313      	orrs	r3, r2
 8003a70:	46a2      	mov	sl, r4
 8003a72:	9304      	str	r3, [sp, #16]
 8003a74:	e7d2      	b.n	8003a1c <_svfiprintf_r+0xa0>
 8003a76:	9b03      	ldr	r3, [sp, #12]
 8003a78:	1d19      	adds	r1, r3, #4
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	9103      	str	r1, [sp, #12]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	bfbb      	ittet	lt
 8003a82:	425b      	neglt	r3, r3
 8003a84:	f042 0202 	orrlt.w	r2, r2, #2
 8003a88:	9307      	strge	r3, [sp, #28]
 8003a8a:	9307      	strlt	r3, [sp, #28]
 8003a8c:	bfb8      	it	lt
 8003a8e:	9204      	strlt	r2, [sp, #16]
 8003a90:	7823      	ldrb	r3, [r4, #0]
 8003a92:	2b2e      	cmp	r3, #46	@ 0x2e
 8003a94:	d10a      	bne.n	8003aac <_svfiprintf_r+0x130>
 8003a96:	7863      	ldrb	r3, [r4, #1]
 8003a98:	2b2a      	cmp	r3, #42	@ 0x2a
 8003a9a:	d132      	bne.n	8003b02 <_svfiprintf_r+0x186>
 8003a9c:	9b03      	ldr	r3, [sp, #12]
 8003a9e:	3402      	adds	r4, #2
 8003aa0:	1d1a      	adds	r2, r3, #4
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	9203      	str	r2, [sp, #12]
 8003aa6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003aaa:	9305      	str	r3, [sp, #20]
 8003aac:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8003b64 <_svfiprintf_r+0x1e8>
 8003ab0:	2203      	movs	r2, #3
 8003ab2:	4650      	mov	r0, sl
 8003ab4:	7821      	ldrb	r1, [r4, #0]
 8003ab6:	f000 fa17 	bl	8003ee8 <memchr>
 8003aba:	b138      	cbz	r0, 8003acc <_svfiprintf_r+0x150>
 8003abc:	2240      	movs	r2, #64	@ 0x40
 8003abe:	9b04      	ldr	r3, [sp, #16]
 8003ac0:	eba0 000a 	sub.w	r0, r0, sl
 8003ac4:	4082      	lsls	r2, r0
 8003ac6:	4313      	orrs	r3, r2
 8003ac8:	3401      	adds	r4, #1
 8003aca:	9304      	str	r3, [sp, #16]
 8003acc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003ad0:	2206      	movs	r2, #6
 8003ad2:	4825      	ldr	r0, [pc, #148]	@ (8003b68 <_svfiprintf_r+0x1ec>)
 8003ad4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003ad8:	f000 fa06 	bl	8003ee8 <memchr>
 8003adc:	2800      	cmp	r0, #0
 8003ade:	d036      	beq.n	8003b4e <_svfiprintf_r+0x1d2>
 8003ae0:	4b22      	ldr	r3, [pc, #136]	@ (8003b6c <_svfiprintf_r+0x1f0>)
 8003ae2:	bb1b      	cbnz	r3, 8003b2c <_svfiprintf_r+0x1b0>
 8003ae4:	9b03      	ldr	r3, [sp, #12]
 8003ae6:	3307      	adds	r3, #7
 8003ae8:	f023 0307 	bic.w	r3, r3, #7
 8003aec:	3308      	adds	r3, #8
 8003aee:	9303      	str	r3, [sp, #12]
 8003af0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003af2:	4433      	add	r3, r6
 8003af4:	9309      	str	r3, [sp, #36]	@ 0x24
 8003af6:	e76a      	b.n	80039ce <_svfiprintf_r+0x52>
 8003af8:	460c      	mov	r4, r1
 8003afa:	2001      	movs	r0, #1
 8003afc:	fb0c 3202 	mla	r2, ip, r2, r3
 8003b00:	e7a8      	b.n	8003a54 <_svfiprintf_r+0xd8>
 8003b02:	2300      	movs	r3, #0
 8003b04:	f04f 0c0a 	mov.w	ip, #10
 8003b08:	4619      	mov	r1, r3
 8003b0a:	3401      	adds	r4, #1
 8003b0c:	9305      	str	r3, [sp, #20]
 8003b0e:	4620      	mov	r0, r4
 8003b10:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003b14:	3a30      	subs	r2, #48	@ 0x30
 8003b16:	2a09      	cmp	r2, #9
 8003b18:	d903      	bls.n	8003b22 <_svfiprintf_r+0x1a6>
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d0c6      	beq.n	8003aac <_svfiprintf_r+0x130>
 8003b1e:	9105      	str	r1, [sp, #20]
 8003b20:	e7c4      	b.n	8003aac <_svfiprintf_r+0x130>
 8003b22:	4604      	mov	r4, r0
 8003b24:	2301      	movs	r3, #1
 8003b26:	fb0c 2101 	mla	r1, ip, r1, r2
 8003b2a:	e7f0      	b.n	8003b0e <_svfiprintf_r+0x192>
 8003b2c:	ab03      	add	r3, sp, #12
 8003b2e:	9300      	str	r3, [sp, #0]
 8003b30:	462a      	mov	r2, r5
 8003b32:	4638      	mov	r0, r7
 8003b34:	4b0e      	ldr	r3, [pc, #56]	@ (8003b70 <_svfiprintf_r+0x1f4>)
 8003b36:	a904      	add	r1, sp, #16
 8003b38:	f3af 8000 	nop.w
 8003b3c:	1c42      	adds	r2, r0, #1
 8003b3e:	4606      	mov	r6, r0
 8003b40:	d1d6      	bne.n	8003af0 <_svfiprintf_r+0x174>
 8003b42:	89ab      	ldrh	r3, [r5, #12]
 8003b44:	065b      	lsls	r3, r3, #25
 8003b46:	f53f af2d 	bmi.w	80039a4 <_svfiprintf_r+0x28>
 8003b4a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003b4c:	e72c      	b.n	80039a8 <_svfiprintf_r+0x2c>
 8003b4e:	ab03      	add	r3, sp, #12
 8003b50:	9300      	str	r3, [sp, #0]
 8003b52:	462a      	mov	r2, r5
 8003b54:	4638      	mov	r0, r7
 8003b56:	4b06      	ldr	r3, [pc, #24]	@ (8003b70 <_svfiprintf_r+0x1f4>)
 8003b58:	a904      	add	r1, sp, #16
 8003b5a:	f000 f87d 	bl	8003c58 <_printf_i>
 8003b5e:	e7ed      	b.n	8003b3c <_svfiprintf_r+0x1c0>
 8003b60:	080041b6 	.word	0x080041b6
 8003b64:	080041bc 	.word	0x080041bc
 8003b68:	080041c0 	.word	0x080041c0
 8003b6c:	00000000 	.word	0x00000000
 8003b70:	080038c5 	.word	0x080038c5

08003b74 <_printf_common>:
 8003b74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b78:	4616      	mov	r6, r2
 8003b7a:	4698      	mov	r8, r3
 8003b7c:	688a      	ldr	r2, [r1, #8]
 8003b7e:	690b      	ldr	r3, [r1, #16]
 8003b80:	4607      	mov	r7, r0
 8003b82:	4293      	cmp	r3, r2
 8003b84:	bfb8      	it	lt
 8003b86:	4613      	movlt	r3, r2
 8003b88:	6033      	str	r3, [r6, #0]
 8003b8a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003b8e:	460c      	mov	r4, r1
 8003b90:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003b94:	b10a      	cbz	r2, 8003b9a <_printf_common+0x26>
 8003b96:	3301      	adds	r3, #1
 8003b98:	6033      	str	r3, [r6, #0]
 8003b9a:	6823      	ldr	r3, [r4, #0]
 8003b9c:	0699      	lsls	r1, r3, #26
 8003b9e:	bf42      	ittt	mi
 8003ba0:	6833      	ldrmi	r3, [r6, #0]
 8003ba2:	3302      	addmi	r3, #2
 8003ba4:	6033      	strmi	r3, [r6, #0]
 8003ba6:	6825      	ldr	r5, [r4, #0]
 8003ba8:	f015 0506 	ands.w	r5, r5, #6
 8003bac:	d106      	bne.n	8003bbc <_printf_common+0x48>
 8003bae:	f104 0a19 	add.w	sl, r4, #25
 8003bb2:	68e3      	ldr	r3, [r4, #12]
 8003bb4:	6832      	ldr	r2, [r6, #0]
 8003bb6:	1a9b      	subs	r3, r3, r2
 8003bb8:	42ab      	cmp	r3, r5
 8003bba:	dc2b      	bgt.n	8003c14 <_printf_common+0xa0>
 8003bbc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003bc0:	6822      	ldr	r2, [r4, #0]
 8003bc2:	3b00      	subs	r3, #0
 8003bc4:	bf18      	it	ne
 8003bc6:	2301      	movne	r3, #1
 8003bc8:	0692      	lsls	r2, r2, #26
 8003bca:	d430      	bmi.n	8003c2e <_printf_common+0xba>
 8003bcc:	4641      	mov	r1, r8
 8003bce:	4638      	mov	r0, r7
 8003bd0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003bd4:	47c8      	blx	r9
 8003bd6:	3001      	adds	r0, #1
 8003bd8:	d023      	beq.n	8003c22 <_printf_common+0xae>
 8003bda:	6823      	ldr	r3, [r4, #0]
 8003bdc:	6922      	ldr	r2, [r4, #16]
 8003bde:	f003 0306 	and.w	r3, r3, #6
 8003be2:	2b04      	cmp	r3, #4
 8003be4:	bf14      	ite	ne
 8003be6:	2500      	movne	r5, #0
 8003be8:	6833      	ldreq	r3, [r6, #0]
 8003bea:	f04f 0600 	mov.w	r6, #0
 8003bee:	bf08      	it	eq
 8003bf0:	68e5      	ldreq	r5, [r4, #12]
 8003bf2:	f104 041a 	add.w	r4, r4, #26
 8003bf6:	bf08      	it	eq
 8003bf8:	1aed      	subeq	r5, r5, r3
 8003bfa:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003bfe:	bf08      	it	eq
 8003c00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003c04:	4293      	cmp	r3, r2
 8003c06:	bfc4      	itt	gt
 8003c08:	1a9b      	subgt	r3, r3, r2
 8003c0a:	18ed      	addgt	r5, r5, r3
 8003c0c:	42b5      	cmp	r5, r6
 8003c0e:	d11a      	bne.n	8003c46 <_printf_common+0xd2>
 8003c10:	2000      	movs	r0, #0
 8003c12:	e008      	b.n	8003c26 <_printf_common+0xb2>
 8003c14:	2301      	movs	r3, #1
 8003c16:	4652      	mov	r2, sl
 8003c18:	4641      	mov	r1, r8
 8003c1a:	4638      	mov	r0, r7
 8003c1c:	47c8      	blx	r9
 8003c1e:	3001      	adds	r0, #1
 8003c20:	d103      	bne.n	8003c2a <_printf_common+0xb6>
 8003c22:	f04f 30ff 	mov.w	r0, #4294967295
 8003c26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c2a:	3501      	adds	r5, #1
 8003c2c:	e7c1      	b.n	8003bb2 <_printf_common+0x3e>
 8003c2e:	2030      	movs	r0, #48	@ 0x30
 8003c30:	18e1      	adds	r1, r4, r3
 8003c32:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003c36:	1c5a      	adds	r2, r3, #1
 8003c38:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003c3c:	4422      	add	r2, r4
 8003c3e:	3302      	adds	r3, #2
 8003c40:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003c44:	e7c2      	b.n	8003bcc <_printf_common+0x58>
 8003c46:	2301      	movs	r3, #1
 8003c48:	4622      	mov	r2, r4
 8003c4a:	4641      	mov	r1, r8
 8003c4c:	4638      	mov	r0, r7
 8003c4e:	47c8      	blx	r9
 8003c50:	3001      	adds	r0, #1
 8003c52:	d0e6      	beq.n	8003c22 <_printf_common+0xae>
 8003c54:	3601      	adds	r6, #1
 8003c56:	e7d9      	b.n	8003c0c <_printf_common+0x98>

08003c58 <_printf_i>:
 8003c58:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003c5c:	7e0f      	ldrb	r7, [r1, #24]
 8003c5e:	4691      	mov	r9, r2
 8003c60:	2f78      	cmp	r7, #120	@ 0x78
 8003c62:	4680      	mov	r8, r0
 8003c64:	460c      	mov	r4, r1
 8003c66:	469a      	mov	sl, r3
 8003c68:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003c6a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003c6e:	d807      	bhi.n	8003c80 <_printf_i+0x28>
 8003c70:	2f62      	cmp	r7, #98	@ 0x62
 8003c72:	d80a      	bhi.n	8003c8a <_printf_i+0x32>
 8003c74:	2f00      	cmp	r7, #0
 8003c76:	f000 80d1 	beq.w	8003e1c <_printf_i+0x1c4>
 8003c7a:	2f58      	cmp	r7, #88	@ 0x58
 8003c7c:	f000 80b8 	beq.w	8003df0 <_printf_i+0x198>
 8003c80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003c84:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003c88:	e03a      	b.n	8003d00 <_printf_i+0xa8>
 8003c8a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003c8e:	2b15      	cmp	r3, #21
 8003c90:	d8f6      	bhi.n	8003c80 <_printf_i+0x28>
 8003c92:	a101      	add	r1, pc, #4	@ (adr r1, 8003c98 <_printf_i+0x40>)
 8003c94:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003c98:	08003cf1 	.word	0x08003cf1
 8003c9c:	08003d05 	.word	0x08003d05
 8003ca0:	08003c81 	.word	0x08003c81
 8003ca4:	08003c81 	.word	0x08003c81
 8003ca8:	08003c81 	.word	0x08003c81
 8003cac:	08003c81 	.word	0x08003c81
 8003cb0:	08003d05 	.word	0x08003d05
 8003cb4:	08003c81 	.word	0x08003c81
 8003cb8:	08003c81 	.word	0x08003c81
 8003cbc:	08003c81 	.word	0x08003c81
 8003cc0:	08003c81 	.word	0x08003c81
 8003cc4:	08003e03 	.word	0x08003e03
 8003cc8:	08003d2f 	.word	0x08003d2f
 8003ccc:	08003dbd 	.word	0x08003dbd
 8003cd0:	08003c81 	.word	0x08003c81
 8003cd4:	08003c81 	.word	0x08003c81
 8003cd8:	08003e25 	.word	0x08003e25
 8003cdc:	08003c81 	.word	0x08003c81
 8003ce0:	08003d2f 	.word	0x08003d2f
 8003ce4:	08003c81 	.word	0x08003c81
 8003ce8:	08003c81 	.word	0x08003c81
 8003cec:	08003dc5 	.word	0x08003dc5
 8003cf0:	6833      	ldr	r3, [r6, #0]
 8003cf2:	1d1a      	adds	r2, r3, #4
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	6032      	str	r2, [r6, #0]
 8003cf8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003cfc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003d00:	2301      	movs	r3, #1
 8003d02:	e09c      	b.n	8003e3e <_printf_i+0x1e6>
 8003d04:	6833      	ldr	r3, [r6, #0]
 8003d06:	6820      	ldr	r0, [r4, #0]
 8003d08:	1d19      	adds	r1, r3, #4
 8003d0a:	6031      	str	r1, [r6, #0]
 8003d0c:	0606      	lsls	r6, r0, #24
 8003d0e:	d501      	bpl.n	8003d14 <_printf_i+0xbc>
 8003d10:	681d      	ldr	r5, [r3, #0]
 8003d12:	e003      	b.n	8003d1c <_printf_i+0xc4>
 8003d14:	0645      	lsls	r5, r0, #25
 8003d16:	d5fb      	bpl.n	8003d10 <_printf_i+0xb8>
 8003d18:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003d1c:	2d00      	cmp	r5, #0
 8003d1e:	da03      	bge.n	8003d28 <_printf_i+0xd0>
 8003d20:	232d      	movs	r3, #45	@ 0x2d
 8003d22:	426d      	negs	r5, r5
 8003d24:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003d28:	230a      	movs	r3, #10
 8003d2a:	4858      	ldr	r0, [pc, #352]	@ (8003e8c <_printf_i+0x234>)
 8003d2c:	e011      	b.n	8003d52 <_printf_i+0xfa>
 8003d2e:	6821      	ldr	r1, [r4, #0]
 8003d30:	6833      	ldr	r3, [r6, #0]
 8003d32:	0608      	lsls	r0, r1, #24
 8003d34:	f853 5b04 	ldr.w	r5, [r3], #4
 8003d38:	d402      	bmi.n	8003d40 <_printf_i+0xe8>
 8003d3a:	0649      	lsls	r1, r1, #25
 8003d3c:	bf48      	it	mi
 8003d3e:	b2ad      	uxthmi	r5, r5
 8003d40:	2f6f      	cmp	r7, #111	@ 0x6f
 8003d42:	6033      	str	r3, [r6, #0]
 8003d44:	bf14      	ite	ne
 8003d46:	230a      	movne	r3, #10
 8003d48:	2308      	moveq	r3, #8
 8003d4a:	4850      	ldr	r0, [pc, #320]	@ (8003e8c <_printf_i+0x234>)
 8003d4c:	2100      	movs	r1, #0
 8003d4e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003d52:	6866      	ldr	r6, [r4, #4]
 8003d54:	2e00      	cmp	r6, #0
 8003d56:	60a6      	str	r6, [r4, #8]
 8003d58:	db05      	blt.n	8003d66 <_printf_i+0x10e>
 8003d5a:	6821      	ldr	r1, [r4, #0]
 8003d5c:	432e      	orrs	r6, r5
 8003d5e:	f021 0104 	bic.w	r1, r1, #4
 8003d62:	6021      	str	r1, [r4, #0]
 8003d64:	d04b      	beq.n	8003dfe <_printf_i+0x1a6>
 8003d66:	4616      	mov	r6, r2
 8003d68:	fbb5 f1f3 	udiv	r1, r5, r3
 8003d6c:	fb03 5711 	mls	r7, r3, r1, r5
 8003d70:	5dc7      	ldrb	r7, [r0, r7]
 8003d72:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003d76:	462f      	mov	r7, r5
 8003d78:	42bb      	cmp	r3, r7
 8003d7a:	460d      	mov	r5, r1
 8003d7c:	d9f4      	bls.n	8003d68 <_printf_i+0x110>
 8003d7e:	2b08      	cmp	r3, #8
 8003d80:	d10b      	bne.n	8003d9a <_printf_i+0x142>
 8003d82:	6823      	ldr	r3, [r4, #0]
 8003d84:	07df      	lsls	r7, r3, #31
 8003d86:	d508      	bpl.n	8003d9a <_printf_i+0x142>
 8003d88:	6923      	ldr	r3, [r4, #16]
 8003d8a:	6861      	ldr	r1, [r4, #4]
 8003d8c:	4299      	cmp	r1, r3
 8003d8e:	bfde      	ittt	le
 8003d90:	2330      	movle	r3, #48	@ 0x30
 8003d92:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003d96:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003d9a:	1b92      	subs	r2, r2, r6
 8003d9c:	6122      	str	r2, [r4, #16]
 8003d9e:	464b      	mov	r3, r9
 8003da0:	4621      	mov	r1, r4
 8003da2:	4640      	mov	r0, r8
 8003da4:	f8cd a000 	str.w	sl, [sp]
 8003da8:	aa03      	add	r2, sp, #12
 8003daa:	f7ff fee3 	bl	8003b74 <_printf_common>
 8003dae:	3001      	adds	r0, #1
 8003db0:	d14a      	bne.n	8003e48 <_printf_i+0x1f0>
 8003db2:	f04f 30ff 	mov.w	r0, #4294967295
 8003db6:	b004      	add	sp, #16
 8003db8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003dbc:	6823      	ldr	r3, [r4, #0]
 8003dbe:	f043 0320 	orr.w	r3, r3, #32
 8003dc2:	6023      	str	r3, [r4, #0]
 8003dc4:	2778      	movs	r7, #120	@ 0x78
 8003dc6:	4832      	ldr	r0, [pc, #200]	@ (8003e90 <_printf_i+0x238>)
 8003dc8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003dcc:	6823      	ldr	r3, [r4, #0]
 8003dce:	6831      	ldr	r1, [r6, #0]
 8003dd0:	061f      	lsls	r7, r3, #24
 8003dd2:	f851 5b04 	ldr.w	r5, [r1], #4
 8003dd6:	d402      	bmi.n	8003dde <_printf_i+0x186>
 8003dd8:	065f      	lsls	r7, r3, #25
 8003dda:	bf48      	it	mi
 8003ddc:	b2ad      	uxthmi	r5, r5
 8003dde:	6031      	str	r1, [r6, #0]
 8003de0:	07d9      	lsls	r1, r3, #31
 8003de2:	bf44      	itt	mi
 8003de4:	f043 0320 	orrmi.w	r3, r3, #32
 8003de8:	6023      	strmi	r3, [r4, #0]
 8003dea:	b11d      	cbz	r5, 8003df4 <_printf_i+0x19c>
 8003dec:	2310      	movs	r3, #16
 8003dee:	e7ad      	b.n	8003d4c <_printf_i+0xf4>
 8003df0:	4826      	ldr	r0, [pc, #152]	@ (8003e8c <_printf_i+0x234>)
 8003df2:	e7e9      	b.n	8003dc8 <_printf_i+0x170>
 8003df4:	6823      	ldr	r3, [r4, #0]
 8003df6:	f023 0320 	bic.w	r3, r3, #32
 8003dfa:	6023      	str	r3, [r4, #0]
 8003dfc:	e7f6      	b.n	8003dec <_printf_i+0x194>
 8003dfe:	4616      	mov	r6, r2
 8003e00:	e7bd      	b.n	8003d7e <_printf_i+0x126>
 8003e02:	6833      	ldr	r3, [r6, #0]
 8003e04:	6825      	ldr	r5, [r4, #0]
 8003e06:	1d18      	adds	r0, r3, #4
 8003e08:	6961      	ldr	r1, [r4, #20]
 8003e0a:	6030      	str	r0, [r6, #0]
 8003e0c:	062e      	lsls	r6, r5, #24
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	d501      	bpl.n	8003e16 <_printf_i+0x1be>
 8003e12:	6019      	str	r1, [r3, #0]
 8003e14:	e002      	b.n	8003e1c <_printf_i+0x1c4>
 8003e16:	0668      	lsls	r0, r5, #25
 8003e18:	d5fb      	bpl.n	8003e12 <_printf_i+0x1ba>
 8003e1a:	8019      	strh	r1, [r3, #0]
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	4616      	mov	r6, r2
 8003e20:	6123      	str	r3, [r4, #16]
 8003e22:	e7bc      	b.n	8003d9e <_printf_i+0x146>
 8003e24:	6833      	ldr	r3, [r6, #0]
 8003e26:	2100      	movs	r1, #0
 8003e28:	1d1a      	adds	r2, r3, #4
 8003e2a:	6032      	str	r2, [r6, #0]
 8003e2c:	681e      	ldr	r6, [r3, #0]
 8003e2e:	6862      	ldr	r2, [r4, #4]
 8003e30:	4630      	mov	r0, r6
 8003e32:	f000 f859 	bl	8003ee8 <memchr>
 8003e36:	b108      	cbz	r0, 8003e3c <_printf_i+0x1e4>
 8003e38:	1b80      	subs	r0, r0, r6
 8003e3a:	6060      	str	r0, [r4, #4]
 8003e3c:	6863      	ldr	r3, [r4, #4]
 8003e3e:	6123      	str	r3, [r4, #16]
 8003e40:	2300      	movs	r3, #0
 8003e42:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003e46:	e7aa      	b.n	8003d9e <_printf_i+0x146>
 8003e48:	4632      	mov	r2, r6
 8003e4a:	4649      	mov	r1, r9
 8003e4c:	4640      	mov	r0, r8
 8003e4e:	6923      	ldr	r3, [r4, #16]
 8003e50:	47d0      	blx	sl
 8003e52:	3001      	adds	r0, #1
 8003e54:	d0ad      	beq.n	8003db2 <_printf_i+0x15a>
 8003e56:	6823      	ldr	r3, [r4, #0]
 8003e58:	079b      	lsls	r3, r3, #30
 8003e5a:	d413      	bmi.n	8003e84 <_printf_i+0x22c>
 8003e5c:	68e0      	ldr	r0, [r4, #12]
 8003e5e:	9b03      	ldr	r3, [sp, #12]
 8003e60:	4298      	cmp	r0, r3
 8003e62:	bfb8      	it	lt
 8003e64:	4618      	movlt	r0, r3
 8003e66:	e7a6      	b.n	8003db6 <_printf_i+0x15e>
 8003e68:	2301      	movs	r3, #1
 8003e6a:	4632      	mov	r2, r6
 8003e6c:	4649      	mov	r1, r9
 8003e6e:	4640      	mov	r0, r8
 8003e70:	47d0      	blx	sl
 8003e72:	3001      	adds	r0, #1
 8003e74:	d09d      	beq.n	8003db2 <_printf_i+0x15a>
 8003e76:	3501      	adds	r5, #1
 8003e78:	68e3      	ldr	r3, [r4, #12]
 8003e7a:	9903      	ldr	r1, [sp, #12]
 8003e7c:	1a5b      	subs	r3, r3, r1
 8003e7e:	42ab      	cmp	r3, r5
 8003e80:	dcf2      	bgt.n	8003e68 <_printf_i+0x210>
 8003e82:	e7eb      	b.n	8003e5c <_printf_i+0x204>
 8003e84:	2500      	movs	r5, #0
 8003e86:	f104 0619 	add.w	r6, r4, #25
 8003e8a:	e7f5      	b.n	8003e78 <_printf_i+0x220>
 8003e8c:	080041c7 	.word	0x080041c7
 8003e90:	080041d8 	.word	0x080041d8

08003e94 <memmove>:
 8003e94:	4288      	cmp	r0, r1
 8003e96:	b510      	push	{r4, lr}
 8003e98:	eb01 0402 	add.w	r4, r1, r2
 8003e9c:	d902      	bls.n	8003ea4 <memmove+0x10>
 8003e9e:	4284      	cmp	r4, r0
 8003ea0:	4623      	mov	r3, r4
 8003ea2:	d807      	bhi.n	8003eb4 <memmove+0x20>
 8003ea4:	1e43      	subs	r3, r0, #1
 8003ea6:	42a1      	cmp	r1, r4
 8003ea8:	d008      	beq.n	8003ebc <memmove+0x28>
 8003eaa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003eae:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003eb2:	e7f8      	b.n	8003ea6 <memmove+0x12>
 8003eb4:	4601      	mov	r1, r0
 8003eb6:	4402      	add	r2, r0
 8003eb8:	428a      	cmp	r2, r1
 8003eba:	d100      	bne.n	8003ebe <memmove+0x2a>
 8003ebc:	bd10      	pop	{r4, pc}
 8003ebe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003ec2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003ec6:	e7f7      	b.n	8003eb8 <memmove+0x24>

08003ec8 <_sbrk_r>:
 8003ec8:	b538      	push	{r3, r4, r5, lr}
 8003eca:	2300      	movs	r3, #0
 8003ecc:	4d05      	ldr	r5, [pc, #20]	@ (8003ee4 <_sbrk_r+0x1c>)
 8003ece:	4604      	mov	r4, r0
 8003ed0:	4608      	mov	r0, r1
 8003ed2:	602b      	str	r3, [r5, #0]
 8003ed4:	f7fd fbbe 	bl	8001654 <_sbrk>
 8003ed8:	1c43      	adds	r3, r0, #1
 8003eda:	d102      	bne.n	8003ee2 <_sbrk_r+0x1a>
 8003edc:	682b      	ldr	r3, [r5, #0]
 8003ede:	b103      	cbz	r3, 8003ee2 <_sbrk_r+0x1a>
 8003ee0:	6023      	str	r3, [r4, #0]
 8003ee2:	bd38      	pop	{r3, r4, r5, pc}
 8003ee4:	200005dc 	.word	0x200005dc

08003ee8 <memchr>:
 8003ee8:	4603      	mov	r3, r0
 8003eea:	b510      	push	{r4, lr}
 8003eec:	b2c9      	uxtb	r1, r1
 8003eee:	4402      	add	r2, r0
 8003ef0:	4293      	cmp	r3, r2
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	d101      	bne.n	8003efa <memchr+0x12>
 8003ef6:	2000      	movs	r0, #0
 8003ef8:	e003      	b.n	8003f02 <memchr+0x1a>
 8003efa:	7804      	ldrb	r4, [r0, #0]
 8003efc:	3301      	adds	r3, #1
 8003efe:	428c      	cmp	r4, r1
 8003f00:	d1f6      	bne.n	8003ef0 <memchr+0x8>
 8003f02:	bd10      	pop	{r4, pc}

08003f04 <_realloc_r>:
 8003f04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003f08:	4607      	mov	r7, r0
 8003f0a:	4614      	mov	r4, r2
 8003f0c:	460d      	mov	r5, r1
 8003f0e:	b921      	cbnz	r1, 8003f1a <_realloc_r+0x16>
 8003f10:	4611      	mov	r1, r2
 8003f12:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003f16:	f7ff bc49 	b.w	80037ac <_malloc_r>
 8003f1a:	b92a      	cbnz	r2, 8003f28 <_realloc_r+0x24>
 8003f1c:	f7ff fbdc 	bl	80036d8 <_free_r>
 8003f20:	4625      	mov	r5, r4
 8003f22:	4628      	mov	r0, r5
 8003f24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003f28:	f000 f81a 	bl	8003f60 <_malloc_usable_size_r>
 8003f2c:	4284      	cmp	r4, r0
 8003f2e:	4606      	mov	r6, r0
 8003f30:	d802      	bhi.n	8003f38 <_realloc_r+0x34>
 8003f32:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003f36:	d8f4      	bhi.n	8003f22 <_realloc_r+0x1e>
 8003f38:	4621      	mov	r1, r4
 8003f3a:	4638      	mov	r0, r7
 8003f3c:	f7ff fc36 	bl	80037ac <_malloc_r>
 8003f40:	4680      	mov	r8, r0
 8003f42:	b908      	cbnz	r0, 8003f48 <_realloc_r+0x44>
 8003f44:	4645      	mov	r5, r8
 8003f46:	e7ec      	b.n	8003f22 <_realloc_r+0x1e>
 8003f48:	42b4      	cmp	r4, r6
 8003f4a:	4622      	mov	r2, r4
 8003f4c:	4629      	mov	r1, r5
 8003f4e:	bf28      	it	cs
 8003f50:	4632      	movcs	r2, r6
 8003f52:	f7ff fbb3 	bl	80036bc <memcpy>
 8003f56:	4629      	mov	r1, r5
 8003f58:	4638      	mov	r0, r7
 8003f5a:	f7ff fbbd 	bl	80036d8 <_free_r>
 8003f5e:	e7f1      	b.n	8003f44 <_realloc_r+0x40>

08003f60 <_malloc_usable_size_r>:
 8003f60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003f64:	1f18      	subs	r0, r3, #4
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	bfbc      	itt	lt
 8003f6a:	580b      	ldrlt	r3, [r1, r0]
 8003f6c:	18c0      	addlt	r0, r0, r3
 8003f6e:	4770      	bx	lr

08003f70 <_init>:
 8003f70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f72:	bf00      	nop
 8003f74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f76:	bc08      	pop	{r3}
 8003f78:	469e      	mov	lr, r3
 8003f7a:	4770      	bx	lr

08003f7c <_fini>:
 8003f7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f7e:	bf00      	nop
 8003f80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f82:	bc08      	pop	{r3}
 8003f84:	469e      	mov	lr, r3
 8003f86:	4770      	bx	lr
