
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003692                       # Number of seconds simulated
sim_ticks                                  3691681401                       # Number of ticks simulated
final_tick                               533263025655                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 316860                       # Simulator instruction rate (inst/s)
host_op_rate                                   400836                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 288467                       # Simulator tick rate (ticks/s)
host_mem_usage                               16928868                       # Number of bytes of host memory used
host_seconds                                 12797.57                       # Real time elapsed on the host
sim_insts                                  4055039384                       # Number of instructions simulated
sim_ops                                    5129733913                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       239488                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       251904                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        77312                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        59776                       # Number of bytes read from this memory
system.physmem.bytes_read::total               649216                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           20736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       220672                       # Number of bytes written to this memory
system.physmem.bytes_written::total            220672                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1871                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1968                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          604                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          467                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5072                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1724                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1724                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1456247                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     64872337                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1386902                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     68235574                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1456247                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     20942219                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1317557                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     16192080                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               175859163                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1456247                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1386902                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1456247                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1317557                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5616953                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          59775472                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               59775472                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          59775472                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1456247                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     64872337                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1386902                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     68235574                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1456247                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     20942219                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1317557                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     16192080                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              235634635                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8852954                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3082967                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2530977                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206403                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1306935                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1196008                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299386                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8826                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3320297                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16799281                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3082967                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1495394                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3597277                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1038058                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        833808                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1633364                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92070                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8579783                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.400948                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.309437                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4982506     58.07%     58.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354798      4.14%     62.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          337088      3.93%     66.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          317029      3.70%     69.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          260492      3.04%     72.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          187896      2.19%     75.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          136410      1.59%     76.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          208864      2.43%     79.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1794700     20.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8579783                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.348242                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.897590                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3475846                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       800310                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3438029                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41049                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        824546                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496197                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3874                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19953106                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10452                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        824546                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3658727                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         420084                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       100016                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3289485                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       286922                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19356057                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           41                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        153320                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        82881                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26835223                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90169901                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90169901                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10040045                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3723                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2009                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           704460                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1896017                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1018849                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23379                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       412987                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18041869                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3621                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14612556                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23172                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5710940                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17429705                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          369                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8579783                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.703138                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.838723                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3095407     36.08%     36.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1714437     19.98%     56.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1355475     15.80%     71.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       818003      9.53%     81.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       836205      9.75%     91.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       379770      4.43%     95.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       243785      2.84%     98.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        66828      0.78%     99.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69873      0.81%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8579783                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63418     58.56%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         20276     18.72%     77.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24606     22.72%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12012249     82.20%     82.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200516      1.37%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1548374     10.60%     94.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       849823      5.82%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14612556                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.650585                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             108300                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007411                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37936365                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23756651                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14241125                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14720856                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45852                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       663654                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          442                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          228                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       236880                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           76                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        824546                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         331779                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14013                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18045491                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        79577                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1896017                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1018849                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1999                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9527                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1440                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          228                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122856                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115092                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237948                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14372228                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1470074                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       240326                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2305799                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2020186                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            835725                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.623439                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14251736                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14241125                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9201587                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24883664                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.608630                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369784                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5807129                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3252                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205650                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7755237                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.578184                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.108032                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3162198     40.78%     40.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2050981     26.45%     67.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       851631     10.98%     78.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       432744      5.58%     83.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       448528      5.78%     89.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       227427      2.93%     92.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       154413      1.99%     94.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89529      1.15%     95.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       337786      4.36%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7755237                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014327                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232358                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009335                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       337786                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25463615                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36917746                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4162                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 273171                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.885295                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.885295                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.129566                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.129566                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64974567                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19481178                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18740883                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3244                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8852954                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3109501                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2523849                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       212239                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1300754                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1220905                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          331023                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9145                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3258046                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17147517                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3109501                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1551928                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3618532                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1116095                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        696508                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines          1602840                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        96548                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8472074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.494565                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.316079                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4853542     57.29%     57.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          226859      2.68%     59.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          258104      3.05%     63.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          469905      5.55%     68.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          210487      2.48%     71.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          325994      3.85%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          178624      2.11%     77.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          150778      1.78%     78.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1797781     21.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8472074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.351239                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.936926                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3437801                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       649472                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3452855                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        35032                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        896911                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       527563                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2865                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20400241                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4809                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        896911                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3625228                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         144721                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       247849                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3296211                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       261147                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19600398                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3747                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        140312                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        76209                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          857                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27462036                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91305696                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91305696                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16871416                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10590591                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4226                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2588                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           671784                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1826846                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       933602                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13636                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       336846                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18414520                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4237                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14814089                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29338                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6225717                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18671171                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          901                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8472074                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.748579                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.916648                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3041459     35.90%     35.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1761901     20.80%     56.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1225955     14.47%     71.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       841380      9.93%     81.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       692483      8.17%     89.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       378009      4.46%     93.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       372626      4.40%     98.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        85683      1.01%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        72578      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8472074                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         107328     77.07%     77.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     77.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14864     10.67%     87.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17069     12.26%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12352342     83.38%     83.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       209526      1.41%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1632      0.01%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1478125      9.98%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       772464      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14814089                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.673350                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             139262                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009401                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38268848                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24644618                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14386352                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14953351                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        28790                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       713940                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          249                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          151                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       236171                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        896911                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          60957                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8787                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18418760                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        64881                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1826846                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       933602                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2572                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6433                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          151                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125740                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       121528                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       247268                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14535428                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1378123                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       278657                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2122308                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2057905                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            744185                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.641873                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14397691                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14386352                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9414863                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26424216                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.625034                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356297                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9888822                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12145443                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6273371                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       214996                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7575163                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.603324                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.151778                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3063427     40.44%     40.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2029780     26.80%     67.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       833196     11.00%     78.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       414810      5.48%     83.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       425312      5.61%     89.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       168233      2.22%     91.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       183400      2.42%     93.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        94012      1.24%     95.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       362993      4.79%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7575163                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9888822                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12145443                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1810334                       # Number of memory references committed
system.switch_cpus1.commit.loads              1112903                       # Number of loads committed
system.switch_cpus1.commit.membars               1658                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1746154                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10942057                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       247121                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       362993                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25630815                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37735368                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4641                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 380880                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9888822                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12145443                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9888822                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.895249                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.895249                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.117008                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.117008                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65347491                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19893742                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18882676                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3330                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8852954                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3300340                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2694861                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       219245                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1385984                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1291358                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          348845                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9726                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3403039                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              18048768                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3300340                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1640203                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3791675                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1178397                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        482943                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1669852                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        95232                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8633680                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.595742                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.376571                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4842005     56.08%     56.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          261381      3.03%     59.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          286720      3.32%     62.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          432632      5.01%     67.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          201314      2.33%     69.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          290357      3.36%     73.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          194394      2.25%     75.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          144332      1.67%     77.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1980545     22.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8633680                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.372795                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.038728                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3581968                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       438967                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3627741                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        30058                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        954945                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       554205                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1078                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21606772                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4069                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        954945                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3765064                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         105716                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       100967                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3473306                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       233674                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20816458                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           38                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        136034                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        67892                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     29094495                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     96952737                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     96952737                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17768212                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11326187                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3576                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1826                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           612684                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1926396                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      1003680                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10626                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       461275                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19464752                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3588                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15504711                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29905                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6686891                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     20473418                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           27                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8633680                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.795840                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.926725                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2960426     34.29%     34.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1849053     21.42%     55.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1284698     14.88%     70.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       834323      9.66%     80.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       737209      8.54%     88.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       423411      4.90%     93.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       375739      4.35%     98.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        87600      1.01%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        81221      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8633680                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         116586     78.31%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16440     11.04%     89.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        15853     10.65%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12942657     83.48%     83.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       205983      1.33%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1748      0.01%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1547885      9.98%     94.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       806438      5.20%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15504711                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.751360                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             148879                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009602                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     39821882                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     26155345                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     15057136                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15653590                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        21998                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       763404                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           53                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          120                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       267420                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        954945                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          62934                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        13115                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19468343                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        50501                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1926396                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      1003680                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1814                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10722                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          120                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       133303                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       122683                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       255986                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     15225373                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1442722                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       279334                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2225623                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2157187                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            782901                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.719807                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              15069953                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             15057136                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9863984                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         28022178                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.700804                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.352006                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10354268                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12748840                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6719481                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3561                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       221243                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7678735                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.660279                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.171554                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2919930     38.03%     38.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2180697     28.40%     66.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       865197     11.27%     77.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       435137      5.67%     83.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       405190      5.28%     88.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       187112      2.44%     91.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       202218      2.63%     93.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       103322      1.35%     95.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       379932      4.95%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7678735                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10354268                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12748840                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1899249                       # Number of memory references committed
system.switch_cpus2.commit.loads              1162989                       # Number of loads committed
system.switch_cpus2.commit.membars               1774                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1840779                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11484955                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       262876                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       379932                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26766955                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           39892688                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3768                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 219274                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10354268                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12748840                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10354268                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.855005                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.855005                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.169583                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.169583                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        68358947                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20876880                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19851766                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3548                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus3.numCycles                 8852954                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3260489                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2655172                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       220604                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1337870                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1273764                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          344862                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9835                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3418749                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17781276                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3260489                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1618626                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3945471                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1133656                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        546894                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1674956                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        89678                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8822182                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.493692                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.318769                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4876711     55.28%     55.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          407438      4.62%     59.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          408632      4.63%     64.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          509036      5.77%     70.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          158733      1.80%     72.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          198517      2.25%     74.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          165764      1.88%     76.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          152911      1.73%     77.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1944440     22.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8822182                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.368294                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.008513                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3585658                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       518273                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3772695                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        34788                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        910761                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       553077                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          297                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      21207312                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1758                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        910761                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3747347                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          50232                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       280933                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3643594                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       189308                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20479116                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        117636                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        51052                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28743013                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     95419353                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     95419353                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17874181                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10868736                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3807                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2027                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           516130                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1899760                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       983330                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         9099                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       296639                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          19257334                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3817                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15515219                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        32582                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6408952                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19349724                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          191                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8822182                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.758660                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.909171                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3168008     35.91%     35.91% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1824103     20.68%     56.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1216052     13.78%     70.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       846550      9.60%     79.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       843154      9.56%     89.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       406358      4.61%     94.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       383417      4.35%     98.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        61866      0.70%     99.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        72674      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8822182                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          98316     75.60%     75.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     75.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         16359     12.58%     88.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        15374     11.82%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12968167     83.58%     83.58% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       194263      1.25%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1773      0.01%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1533902      9.89%     94.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       817114      5.27%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15515219                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.752547                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             130049                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008382                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     40015250                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25670217                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     15083237                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15645268                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        18987                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       733170                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          120                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       242735                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        910761                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          26503                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         4515                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     19261155                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        41624                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1899760                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       983330                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2011                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          3536                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          120                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       133079                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       124934                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       258013                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     15247690                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1432803                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       267528                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2222314                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2178405                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            789511                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.722328                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              15100773                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             15083237                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9795314                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         27638433                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.703752                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.354409                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10397064                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12816350                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6444796                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3626                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       222242                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7911421                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.619981                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.159210                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3146401     39.77%     39.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2146995     27.14%     66.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       872899     11.03%     77.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       474714      6.00%     83.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       416140      5.26%     89.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       168887      2.13%     91.34% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       190294      2.41%     93.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       112072      1.42%     95.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       383019      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7911421                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10397064                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12816350                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1907174                       # Number of memory references committed
system.switch_cpus3.commit.loads              1166586                       # Number of loads committed
system.switch_cpus3.commit.membars               1802                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1859876                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11537253                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       264880                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       383019                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26789366                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           39433989                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1957                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  30772                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10397064                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12816350                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10397064                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.851486                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.851486                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.174417                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.174417                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        68441589                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20960068                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19584647                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3620                       # number of misc regfile writes
system.l20.replacements                          1913                       # number of replacements
system.l20.tagsinuse                      8190.961303                       # Cycle average of tags in use
system.l20.total_refs                          629510                       # Total number of references to valid blocks.
system.l20.sampled_refs                         10105                       # Sample count of references to valid blocks.
system.l20.avg_refs                         62.296883                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           28.082291                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    38.130354                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   930.264391                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7194.484266                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.003428                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.004655                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.113558                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.878233                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999873                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         8468                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   8469                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1889                       # number of Writeback hits
system.l20.Writeback_hits::total                 1889                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   48                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         8516                       # number of demand (read+write) hits
system.l20.demand_hits::total                    8517                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         8516                       # number of overall hits
system.l20.overall_hits::total                   8517                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1871                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1913                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1871                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1913                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1871                       # number of overall misses
system.l20.overall_misses::total                 1913                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     11997166                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    303665186                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      315662352                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     11997166                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    303665186                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       315662352                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     11997166                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    303665186                       # number of overall miss cycles
system.l20.overall_miss_latency::total      315662352                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           43                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        10339                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              10382                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1889                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1889                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               48                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           43                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        10387                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               10430                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           43                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        10387                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              10430                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.976744                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.180965                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.184261                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.976744                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.180129                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.183413                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.976744                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.180129                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.183413                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 285646.809524                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 162301.008017                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 165009.070570                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 285646.809524                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 162301.008017                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 165009.070570                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 285646.809524                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 162301.008017                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 165009.070570                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 510                       # number of writebacks
system.l20.writebacks::total                      510                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1871                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1913                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1871                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1913                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1871                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1913                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     11520912                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    282372715                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    293893627                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     11520912                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    282372715                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    293893627                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     11520912                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    282372715                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    293893627                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.180965                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.184261                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.976744                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.180129                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.183413                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.976744                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.180129                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.183413                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 274307.428571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 150920.745591                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 153629.705698                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 274307.428571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 150920.745591                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 153629.705698                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 274307.428571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 150920.745591                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 153629.705698                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2008                       # number of replacements
system.l21.tagsinuse                      8190.297214                       # Cycle average of tags in use
system.l21.total_refs                          705001                       # Total number of references to valid blocks.
system.l21.sampled_refs                         10197                       # Sample count of references to valid blocks.
system.l21.avg_refs                         69.138080                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          210.196992                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    36.108001                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   949.179227                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          6994.812993                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.025659                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.004408                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.115867                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.853859                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999792                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         5502                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   5506                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2104                       # number of Writeback hits
system.l21.Writeback_hits::total                 2104                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           63                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   63                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         5565                       # number of demand (read+write) hits
system.l21.demand_hits::total                    5569                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         5565                       # number of overall hits
system.l21.overall_hits::total                   5569                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1968                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2008                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1968                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2008                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1968                       # number of overall misses
system.l21.overall_misses::total                 2008                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     16843674                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    320048172                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      336891846                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     16843674                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    320048172                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       336891846                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     16843674                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    320048172                       # number of overall miss cycles
system.l21.overall_miss_latency::total      336891846                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         7470                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               7514                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2104                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2104                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           63                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               63                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         7533                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                7577                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         7533                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               7577                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.909091                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.263454                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.267234                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.909091                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.261250                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.265013                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.909091                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.261250                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.265013                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 421091.850000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 162626.103659                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 167774.823705                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 421091.850000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 162626.103659                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 167774.823705                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 421091.850000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 162626.103659                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 167774.823705                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 451                       # number of writebacks
system.l21.writebacks::total                      451                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1968                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2008                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1968                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2008                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1968                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2008                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     16375035                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    296815591                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    313190626                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     16375035                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    296815591                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    313190626                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     16375035                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    296815591                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    313190626                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.909091                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.263454                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.267234                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.909091                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.261250                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.265013                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.909091                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.261250                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.265013                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 409375.875000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 150820.930386                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 155971.427291                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 409375.875000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 150820.930386                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 155971.427291                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 409375.875000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 150820.930386                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 155971.427291                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           646                       # number of replacements
system.l22.tagsinuse                      8189.945740                       # Cycle average of tags in use
system.l22.total_refs                          359653                       # Total number of references to valid blocks.
system.l22.sampled_refs                          8838                       # Sample count of references to valid blocks.
system.l22.avg_refs                         40.693935                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          269.939841                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    37.336704                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   310.522031                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7572.147163                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.032952                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.004558                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.037906                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.924334                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999749                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         3998                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   4000                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1174                       # number of Writeback hits
system.l22.Writeback_hits::total                 1174                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           52                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         4050                       # number of demand (read+write) hits
system.l22.demand_hits::total                    4052                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         4050                       # number of overall hits
system.l22.overall_hits::total                   4052                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           42                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          604                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  646                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           42                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          604                       # number of demand (read+write) misses
system.l22.demand_misses::total                   646                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           42                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          604                       # number of overall misses
system.l22.overall_misses::total                  646                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     14840954                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     99509374                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      114350328                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     14840954                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     99509374                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       114350328                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     14840954                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     99509374                       # number of overall miss cycles
system.l22.overall_miss_latency::total      114350328                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           44                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         4602                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               4646                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1174                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1174                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           52                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               52                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           44                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         4654                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                4698                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           44                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         4654                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               4698                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.131247                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.139044                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.129781                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.137505                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.129781                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.137505                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 353356.047619                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 164750.619205                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 177012.891641                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 353356.047619                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 164750.619205                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 177012.891641                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 353356.047619                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 164750.619205                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 177012.891641                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 423                       # number of writebacks
system.l22.writebacks::total                      423                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          604                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             646                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          604                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              646                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          604                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             646                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     14361213                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     92635630                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    106996843                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     14361213                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     92635630                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    106996843                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     14361213                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     92635630                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    106996843                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.131247                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.139044                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.129781                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.137505                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.129781                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.137505                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 341933.642857                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 153370.248344                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 165629.787926                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 341933.642857                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 153370.248344                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 165629.787926                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 341933.642857                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 153370.248344                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 165629.787926                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           505                       # number of replacements
system.l23.tagsinuse                      8190.507783                       # Cycle average of tags in use
system.l23.total_refs                          324106                       # Total number of references to valid blocks.
system.l23.sampled_refs                          8697                       # Sample count of references to valid blocks.
system.l23.avg_refs                         37.266414                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          393.970790                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    36.668671                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   251.100169                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          7508.768153                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.048092                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.004476                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.030652                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.916598                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999818                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         3562                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3563                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1112                       # number of Writeback hits
system.l23.Writeback_hits::total                 1112                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           41                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   41                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         3603                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3604                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         3603                       # number of overall hits
system.l23.overall_hits::total                   3604                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           38                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          467                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  505                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           38                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          467                       # number of demand (read+write) misses
system.l23.demand_misses::total                   505                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           38                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          467                       # number of overall misses
system.l23.overall_misses::total                  505                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     13472759                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     75997109                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       89469868                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     13472759                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     75997109                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        89469868                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     13472759                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     75997109                       # number of overall miss cycles
system.l23.overall_miss_latency::total       89469868                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           39                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         4029                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               4068                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1112                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1112                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           41                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               41                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           39                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         4070                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                4109                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           39                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         4070                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               4109                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.115910                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.124140                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.114742                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.122901                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.114742                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.122901                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 354546.289474                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 162734.708779                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 177168.055446                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 354546.289474                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 162734.708779                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 177168.055446                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 354546.289474                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 162734.708779                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 177168.055446                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 340                       # number of writebacks
system.l23.writebacks::total                      340                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          467                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             505                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          467                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              505                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          467                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             505                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     13039785                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     70662350                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     83702135                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     13039785                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     70662350                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     83702135                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     13039785                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     70662350                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     83702135                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.115910                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.124140                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.114742                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.122901                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.114742                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.122901                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 343152.236842                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 151311.241970                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 165746.801980                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 343152.236842                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 151311.241970                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 165746.801980                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 343152.236842                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 151311.241970                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 165746.801980                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               578.190746                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001641993                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   584                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1715140.398973                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.069656                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   539.121090                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.062612                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.863976                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.926588                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1633299                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1633299                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1633299                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1633299                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1633299                       # number of overall hits
system.cpu0.icache.overall_hits::total        1633299                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           65                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           65                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            65                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           65                       # number of overall misses
system.cpu0.icache.overall_misses::total           65                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     19090130                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     19090130                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     19090130                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     19090130                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     19090130                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     19090130                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1633364                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1633364                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1633364                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1633364                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1633364                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1633364                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 293694.307692                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 293694.307692                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 293694.307692                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 293694.307692                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 293694.307692                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 293694.307692                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           22                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           22                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           22                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     12212287                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     12212287                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     12212287                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     12212287                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     12212287                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     12212287                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 284006.674419                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 284006.674419                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 284006.674419                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 284006.674419                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 284006.674419                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 284006.674419                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10387                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174379057                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10643                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16384.389458                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.243700                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.756300                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899389                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100611                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1134251                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1134251                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778473                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778473                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1805                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1805                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1622                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1622                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1912724                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1912724                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1912724                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1912724                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        36325                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        36325                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          172                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          172                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        36497                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         36497                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        36497                       # number of overall misses
system.cpu0.dcache.overall_misses::total        36497                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1816168641                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1816168641                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      6198193                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6198193                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1822366834                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1822366834                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1822366834                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1822366834                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1170576                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1170576                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1805                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1805                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1949221                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1949221                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1949221                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1949221                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031032                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031032                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000221                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000221                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018724                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018724                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018724                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018724                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 49997.760248                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 49997.760248                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 36036.005814                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 36036.005814                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 49931.962463                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49931.962463                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 49931.962463                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49931.962463                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1889                       # number of writebacks
system.cpu0.dcache.writebacks::total             1889                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        25986                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        25986                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          124                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          124                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26110                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26110                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26110                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26110                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10339                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10339                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10387                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10387                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10387                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10387                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    382881813                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    382881813                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       913196                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       913196                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    383795009                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    383795009                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    383795009                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    383795009                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008832                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008832                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005329                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005329                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005329                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005329                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 37032.770384                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 37032.770384                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 19024.916667                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19024.916667                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 36949.553191                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 36949.553191                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 36949.553191                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 36949.553191                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               512.362374                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006647021                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1950866.319767                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    40.362374                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.064683                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.821094                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1602775                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1602775                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1602775                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1602775                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1602775                       # number of overall hits
system.cpu1.icache.overall_hits::total        1602775                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           65                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           65                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            65                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           65                       # number of overall misses
system.cpu1.icache.overall_misses::total           65                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     29543801                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     29543801                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     29543801                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     29543801                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     29543801                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     29543801                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1602840                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1602840                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1602840                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1602840                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1602840                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1602840                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000041                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000041                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 454520.015385                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 454520.015385                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 454520.015385                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 454520.015385                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 454520.015385                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 454520.015385                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs        97487                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs        97487                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           21                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           21                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           21                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     17058772                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     17058772                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     17058772                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     17058772                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     17058772                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     17058772                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 387699.363636                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 387699.363636                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 387699.363636                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 387699.363636                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 387699.363636                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 387699.363636                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7533                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165327602                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7789                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              21225.780203                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.292360                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.707640                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.887861                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.112139                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1074113                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1074113                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       693796                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        693796                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2510                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2510                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1665                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1665                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1767909                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1767909                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1767909                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1767909                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        15045                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        15045                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          234                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          234                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15279                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15279                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15279                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15279                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    945249651                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    945249651                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      9640703                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      9640703                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    954890354                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    954890354                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    954890354                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    954890354                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1089158                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1089158                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       694030                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       694030                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2510                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2510                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1665                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1665                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1783188                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1783188                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1783188                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1783188                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013813                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013813                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000337                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000337                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008568                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008568                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008568                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008568                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 62828.158923                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 62828.158923                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 41199.585470                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 41199.585470                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 62496.914327                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 62496.914327                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 62496.914327                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 62496.914327                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2104                       # number of writebacks
system.cpu1.dcache.writebacks::total             2104                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7575                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7575                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          171                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          171                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7746                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7746                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7746                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7746                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7470                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7470                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           63                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           63                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7533                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7533                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7533                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7533                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    368666715                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    368666715                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1716610                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1716610                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    370383325                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    370383325                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    370383325                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    370383325                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006859                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006859                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000091                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000091                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004224                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004224                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004224                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004224                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 49352.973896                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 49352.973896                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 27247.777778                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 27247.777778                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 49168.103677                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 49168.103677                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 49168.103677                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 49168.103677                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               501.198275                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004718359                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1985609.405138                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    39.198275                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.062818                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.803202                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1669796                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1669796                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1669796                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1669796                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1669796                       # number of overall hits
system.cpu2.icache.overall_hits::total        1669796                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           56                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           56                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           56                       # number of overall misses
system.cpu2.icache.overall_misses::total           56                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     19721549                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     19721549                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     19721549                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     19721549                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     19721549                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     19721549                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1669852                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1669852                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1669852                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1669852                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1669852                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1669852                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 352170.517857                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 352170.517857                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 352170.517857                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 352170.517857                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 352170.517857                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 352170.517857                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           12                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           12                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           44                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           44                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           44                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     15001013                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     15001013                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     15001013                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     15001013                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     15001013                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     15001013                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 340932.113636                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 340932.113636                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 340932.113636                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 340932.113636                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 340932.113636                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 340932.113636                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4654                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               153873950                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4910                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              31338.890020                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   226.508975                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    29.491025                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.884801                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.115199                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1131475                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1131475                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       732532                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        732532                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1775                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1775                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1774                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1774                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1864007                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1864007                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1864007                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1864007                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        11481                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        11481                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          165                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          165                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        11646                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         11646                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        11646                       # number of overall misses
system.cpu2.dcache.overall_misses::total        11646                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    632968399                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    632968399                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5299538                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5299538                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    638267937                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    638267937                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    638267937                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    638267937                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1142956                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1142956                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       732697                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       732697                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1775                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1775                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1774                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1774                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1875653                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1875653                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1875653                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1875653                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010045                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010045                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000225                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000225                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006209                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006209                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006209                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006209                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 55131.817699                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 55131.817699                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 32118.412121                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 32118.412121                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 54805.764812                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 54805.764812                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 54805.764812                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 54805.764812                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1174                       # number of writebacks
system.cpu2.dcache.writebacks::total             1174                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6879                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6879                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          113                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          113                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6992                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6992                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6992                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6992                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4602                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4602                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4654                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4654                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4654                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4654                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    131726360                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    131726360                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1135970                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1135970                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    132862330                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    132862330                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    132862330                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    132862330                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004026                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004026                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002481                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002481                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002481                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002481                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 28623.720122                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 28623.720122                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 21845.576923                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 21845.576923                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 28547.986678                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 28547.986678                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 28547.986678                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 28547.986678                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               505.658020                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1008007646                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1988180.761341                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    37.658020                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          468                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.060349                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.750000                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.810349                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1674898                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1674898                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1674898                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1674898                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1674898                       # number of overall hits
system.cpu3.icache.overall_hits::total        1674898                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           58                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           58                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           58                       # number of overall misses
system.cpu3.icache.overall_misses::total           58                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     21608731                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     21608731                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     21608731                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     21608731                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     21608731                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     21608731                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1674956                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1674956                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1674956                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1674956                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1674956                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1674956                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 372564.327586                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 372564.327586                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 372564.327586                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 372564.327586                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 372564.327586                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 372564.327586                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           19                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           19                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           19                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           39                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           39                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           39                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     13573298                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     13573298                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     13573298                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     13573298                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     13573298                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     13573298                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 348033.282051                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 348033.282051                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 348033.282051                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 348033.282051                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 348033.282051                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 348033.282051                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4070                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               148937165                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4326                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              34428.378410                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   223.139607                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    32.860393                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.871639                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.128361                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1122989                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1122989                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       736677                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        736677                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1950                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1950                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1810                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1810                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1859666                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1859666                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1859666                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1859666                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         7853                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         7853                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          174                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          174                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         8027                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          8027                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         8027                       # number of overall misses
system.cpu3.dcache.overall_misses::total         8027                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    307068535                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    307068535                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      5892304                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      5892304                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    312960839                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    312960839                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    312960839                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    312960839                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1130842                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1130842                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       736851                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       736851                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1950                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1950                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1810                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1810                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1867693                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1867693                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1867693                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1867693                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006944                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006944                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000236                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000236                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.004298                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.004298                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.004298                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.004298                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 39102.067363                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 39102.067363                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 33863.816092                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 33863.816092                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 38988.518625                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 38988.518625                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 38988.518625                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 38988.518625                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1112                       # number of writebacks
system.cpu3.dcache.writebacks::total             1112                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         3824                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3824                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          133                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          133                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         3957                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         3957                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         3957                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         3957                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4029                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4029                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           41                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           41                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4070                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4070                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4070                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4070                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    109387744                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    109387744                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       968973                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       968973                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    110356717                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    110356717                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    110356717                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    110356717                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003563                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003563                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002179                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002179                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002179                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002179                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 27150.097791                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 27150.097791                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 23633.487805                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 23633.487805                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 27114.672482                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 27114.672482                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 27114.672482                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 27114.672482                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
