{"text": "Publications Book Chapters BC4 Nga Dang Elaheh Bozorgzadeh Nalini Venkatasubramanian Energy Harvesting for Sustainable Smart Spaces Book chapter in Green Computing edited by Ali Hurson Advance in Computing volume 47 Elsevier 2 12 BC3 E Bozorgzadeh A Kaplan R Kastner S Ogrenci Memik and M Sarrafzadeh Optimization for Reconfigurable Systems Using Hierarchical Abstraction J Cong and J R Shinnerl Editors Multilevel Optimization and VLSI CAD Kluwer Academic Publishers Boston 2 2 BC2 X Yang E Bozorgzadeh M Sarrafzadeh and M Wang Modern Standard cell Placement Techniques Layout Optimization in VLSI Design Kluwer Academic Publishers 2 2 BC1 E Bozorgzadeh R Kastner S Ogrenci Memik and M Sarrafzadeh Strategically Programmable Systems The Computer Engineering Handbook CRC Press December 2 1 Journal Papers J21 M Rahmatian H Kooti Ian G Harris and E Bozorgzadeh Hardware Assisted Detection of Malicious Software in Embedded Systems IEEE Embedded Systems Letters ESL accepted for publication J2 Nga Dang Elaheh Bozorgzadeh Nalini Venkatasubramanian QuARES Quality aware Renewable Energy driven Sensing Framework in Elseiver Sustainable Computing Informatics and Systems Journal 2 12 J19 Houman Homayoun Shahin Golshan Eli Bozorgzadeh Alex Veidenbaum Fadi Kurdahi On Leakage Power Optimization in Clock Tree Networks for ASICs and General Purpose Processors Elsevier Journal of Sustainable Computing Information and Sciences Volume 1 Issue 1 March 2 11 Pages 75 87 J18 Shahin Golshan Hessam Kooti Eli Bozorgzadeh SEU aware High level Data Path Synthesis and Layout Generation on SRAM based FPGAs in IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems TCAD Vol 3 No 6 pp 829 84 2 11 J17 S Banerjee E Bozorgzadeh J Noguera and N Dutt Bandwidth Management in Application Mapping for Dynamically Reconfigurable Architectures in ACM Transactions on Reconfigurable Technology and Systems TRETS pp 1 3 Volume 3 No 3 September 2 1 J16 S Banerjee E Bozorgzadeh and N Dutt Exploiting application data parallelism on dynamically reconfigurable architectures placement and architectural considerations in IEEE Transactions on VLSI TVLSI vol 17 no 2 pp 234 247 Feb 2 9 J15 S Oh T Kim J Cho and E Bozorgzadeh Speculative Loop Pipelining in Binary Translation for Hardware Acceleration IEEE Transactions on CAD TCAD pp 4 9 422 No 3 Vol 27 2 8 J14 L Singhal and E Bozorgzadeh Multi layer Floorplanning for Reconfigurable Designs in IET Computers Digital Techniques pp 276 294 No 1 Vol 4 2 7 J13 L Singhal E Bozorgzadeh and D Eppstein Interconnect Criticality Driven Delay Relaxation in IEEE Transactions on CAD TCAD pp 18 3 1817 No 1 Vol 26 2 7 J12 S Banerjee E Bozorgzadeh N Dutt Integrating physical constraints in HW SW partitioning for architectures with partial dynamic reconfiguration in IEEE Transactions on VLSI TVLSI Vol 14 11 pp 1189 12 2 Nov 2 6 J11 S Ghiasi E Bozorgzadeh P Huang R Jafari and M Sarrafzadeh A Unified Theory of Timing Budget Management in IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems TCAD Vol 25 No 11 pp 2364 2375 November 2 6 J1 S Pasricha N Dutt E Bozorgzadeh M Ben Romdhane FABSYN Floorplan Aware Bus Architecture Synthesis in IEEE Transactions on VLSI TVLSI pp 241 253 Vol 14 No 3 2 6 J9 G Wang S Sivaswamy C Ababei K Bazargan R Kastner and E Bozorgzadeh Statistical Analysis and Design of HARP FPGAs in IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems TCAD pp 2 88 21 2 Vol 25 No 1 2 6 J8 S Ghiasi K Nguyen E Bozorgzadeh M Sarrafzadeh Efficient Timing Budget Management for Accuracy Improvement in a Collaborative Object Tracking System in Journal of VLSI Signal Processing for Signal Processing and Video Technology 42 1 pp 43 55 2 6 J7 S Ogrenci Memik R Kastner E Bozorgzadeh and M Sarrafzadeh A Scheduling Algorithm for Optimization and Early Planning in High level Synthesis ACM Transactions on Design Automation of Electronic Systems TODAES Vol 1 No 1 pp 33 57 January 2 5 J6 E Bozorgzadeh S Ghiasi A Takahashi and M Sarrafzadeh Optimal Integer Delay Budget Assignment on Directed Acyclic Graphs in IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems TCAD Vol 23 No 7 pp 1184 1199 August 2 4 J5 E Bozrgzadeh S Ogrenci Memik X Yang and M Sarrafzadeh Routability driven Packing Metrics and Algorithms for Cluster based FPGAs in Journal of Circuits Systems and Computers JCSC Vol 13 No 1 pp 77 1 Feb 2 4 J4 E Bozorgzadeh R Kastner and Majid Sarrafzadeh Creating and Exploiting Flexibility in Rectilinear Steiner Trees IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems TCAD pp 6 5 615 Vol 22 No 5 May 2 3 J3 R Kastner Adam Kaplan S Ogrenci Memik E Bozorgzadeh Instruction Generation for Hybrid Reconfigurable Systems ACM Transactions on Design Automation of Embedded Systems TODAES pp 6 5 627 Vol 7 No 4 October 2 2 J2 C Chen E Bozorgzadeh A Srivastava and Majid Sarrafzadeh Budget Management with Applications Algorithmica Vol 34 No 3 pp 261 275 July 2 2 J1 R Kastner E Bozorgzadeh and M Sarrafzadeh Pattern Routing Use and Theory for Increasing Predictability and Avoiding Coupling IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems TCAD pp 777 79 vol 21 No 7 July 2 2 Conference Papers C5 Mehryar Rahmatian Hessam Kooti Ian Harris and Elaheh Bozorgzadeh Minimization of Trojan Footprint by Reducing Delay and Area Impact in IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems October 2 12 C49 M Rahmatian H Kooti I Harris and E Bozorgzadeh Adaptable Intrusion Detection Using Partial Runtime Reconfiguration in 3 th IEEE International Conference on Computer Design ICCD 12 October 2 12 C48 H Kooti N Dang D Mishra E Bozorgzadeh Energy Budget Management for Energy Harvesting Embedded Systems in 18th IEEE International Conference on Embedded and Real Time Computing System and Applications RTCSA12 August 2 12 C47 D Mishra Y Samei N Dang R Doemer E Bozorgzadeh Multi layer Configuration Exploration of MPSoCs for Streaming Applications in Electronic System Level Synthesis Conference San Francisco California June 2 12 C46 L Singhal H Kooti and E Bozorgzadeh Process Variation aware Task Replication for Throughput Optimization in Configurable MPSoCs in 2 12 Electronic System Level Synthesis Conference ESLsyn12 June 2 12 C45 Shahin Golshan Amin Khajeh Houman Homayoun Eli Bozorgzadeh Ahmed M Eltawil Fadi J Kurdahi Reliability aware placement in SRAM based FPGA for voltage scaling realization in the presence of process variations CODES ISSS 2 11 257 266 C44 Nga Dang Elaheh Bozorgzadeh Nalini Venkatasubramanian QuARES Quality aware Data Collection in Energy Harvesting Sensor Networks 2nd Green Computing Conference IGCC 11 July 25 28 2 11 Florida USA C43 Shahin Golshan Love Singhal Eli Bozorgzadeh Process variation aware system level load assignment for total energy minimization using stochastic ordering ISQED 2 11 pp 566 571 C42 H Kooti D Mishra and E Bozorgzadeh Reconfiguration aware real time Scheduling under QoS Constraint in 16th Asia and South Pacific Design Automation Conference ASP DAC11 January 2 11 C41 H Kooti E Bozorgzadeh Unified Theory of Real Time Task Scheduling and Dynamic Voltage Frequency Scaling on MPSoCs in ACM IEEE International Conference on Computer Aided Design ICCAD1 San Jose November 2 1 C4 S Golshan E Bozorgzadeh B Carri n Sch fer K Wakabayashi H Homayoun A Veidenbaum Exploiting power budgeting in thermal aware dynamic placement for reconfigurable systems in IEEE International Symposium on Low Power Electronics and Design ISLPED pp 49 54 2 1 C39 H Homayoun S Golshan E Bozorgzadeh Fadi Kurdahi Alex Veidenbaum Post Synthesis Sleep Transistor Insertion for Leakage Power Optimization in Clock Tree Networks in 11th IEEE International Symposium on Quality Electronic Design ISQED pp 499 5 7 2 1 C38 H Kooti E Bozorgzadeh S Liao and L Bao Reconfiguration aware Spectrum Sharing for FPGA based Software Defined Radio in 17th Reconfigurable Architectures Workshop RAW1 Atlanta April 2 1 C37 H Kooti E Bozorgzadeh S Liao and L Bao Transition aware Real Time Task Scheduling for Reconfigurable Embedded Systems in IEEE Design Automation and Test in Europe DATE1 Germany pp 232 237 March 2 1 C36 L Bao S Liao and E Bozorgzadeh Spectrum Access Scheduling among Heterogeneous Wireless Systems in Proc of SDR Forum Technical Conference and Product Exposition SDR Washington DC 2 9 C35 S Golshan and E Bozorgzadeh SEU Aware Resource Binding for Modular Redundancy Based Designs on FPGAs to appear in ACM IEEE International Conference on Design Automation and Test in Europe DATE pp 1124 1129 April 2 9 C34 L Singhal and E Bozorgzadeh Process Variation Aware System level Task Allocation using Stochastic Ordering of Delay Distributions in ACM IEEE International Conference on Computer Aided Design ICCAD pp 57 574 November 2 8 C33 L Singhal S Oh and E Bozorgzadeh Yield Maximization for System level Task Assignment and Configuration Selection of Configurable Multiprocessors in ACM IEEE IEEE ACM international Conference on Hardware Software Codesign and System Synthesis CODES ISSS pp 249 254 October 2 8 C32 A Gholamipour E Bozorgzadeh and L Bao Seamless Sequence of Software Defined Radio Designs through Hardware Reconfigurability of FPGAs in IEEE International Conference on Computer Design ICCD pp 26 265 October 2 8 C31 L Singhal S Oh and E Bozorgzadeh Statistical Power Profile Correlation for Realistic Thermal Estimation in ACM IEEE Asia South Pacific Design Automation Conference ASPDAC pp 67 7 January 2 8 C3 A Gholamipour E Bozorgzadeh and S Banerjee Energy aware Co processor Selection for Embedded Processors on FPGAs in International Conference on Computer Design ICCD pp 158 163 October 2 7 C29 L Singhal and E Bozorgzadeh Novel multi layer floorplanning for Heterogeneous FPGAs in IEEE International Conference on Field Programmable Logic and Applications FPL pp 613 616 August 2 7 C28 S Golshan and E Bozorgzadeh Single Event Upset Awareness in FPGA Routing in Proc of ACM IEEE Design Automation Conference DAC p 33 333 June 2 7 C27 S Banerjee E Bozorgzadeh J Noguera and N Dutt Selective bandwidth and resource management in scheduling for dynamically reconfigurable architectures in Proc of ACM IEEE Design Automation Conference DAC pp 771 776 June 2 7 C26 L Singhal and E Bozorgzadeh Heterogeneous Floorplanner for FPGA in IEEE Field Programmable Custom Computing Machines FCCM pp 311 312 April 2 7 C25 S Banerjee E Bozorgzadeh J Noguera N Dutt Minimizing Peak Power For Application Chains on Architectures with Partial Dynamic Reconfiguration in International Conference on Field Programmable Technology FPT pp 273 276 December 2 6 C24 L Singhal and E Bozorgzadeh Multi layer Floorplanning on a Sequence of Reconfigurable Designs in IEEE International Conference on Field Programmable Logic and Applications FPL pp 6 5 612 2 6 received the best paper award C23 S Dai and E Bozorgzadeh CAD Tool for FPGAs with Embedded Hard Cores for Design Space Exploration of Future Architectures in Proceedings of IEEE Symposium on Field Programmable Custom Computing Machines pp 329 33 April 2 6 C22 L Singhal and E Bozorgzadeh Physically aware Exploitation of Component Reuse in Partially Reconfigurable Architectures in Proceedings of Parallel and Distributed Processing Symposium IPDPS RAW Greece April 2 6 C21 S Banerjee E Bozorgzadeh and N Dutt PARLGRAN Parallelism Granularity Selection for Scheduling Task Chains on Dynamically Reconfigurable Architectures in ACM IEEE Asia South Pacific Design Automation Conference ASPDAC 1 pp 491 496 Japan January 2 6 C2 L Singhal and E Bozorgzadeh Fast Timing Closure through Interconnect Criticality Driven Delay Relaxation in ACM IEEE International Conference on Computer Aided Design ICCAD pp 791 796 Nov 2 5 C19 S Banerjee E Bozorgzadeh N Dutt Physically aware HW SW Partitioning for reconfigurable architectures with partial dynamic reconfiguration in ACM IEEE Design Automation Conference DAC pp 335 34 June 2 5 C18 S Pasricha N Dutt E Bozorgzadeh M Ben Romdhane Floorplan aware Automated Synthesis of Bus based Communication Architectures in ACM IEEE Design Automation Conference DAC pp 565 57 June 2 5 nominated for best paper award C17 S Banerjee E Bozorgzadeh and N Dutt Considering runtime reconfiguration overhead in Task Graph Transformations for dynamically reconfigurable architectures in IEEE Symposium on Field Programmable Custom Computing Machines FCCM pp 273 274 Napa April 2 5 C16 S Sivaswamy G Wang C Ababei K Bazargan R Kastner and E Bozorgzadeh HARP Hard wired Routing Pattern FPGAs in Proceedings of ACM International Symposium on Field Programmable Gate Arrays FPGA pp 21 29 Feb 2 5 C15 S Ghiasi E Bozorgzadeh S Choudhuri M Sarrafzadeh A Unified Theory for Timing Budget Management ACM IEEE International Conference on Computer Aided Design pp 653 659 Nov 2 4 C14 E Bozorgzadeh S Ghiasi A Takahashi and M Sarrafzadeh Incremental Timing Budget Management in Programmable Systems International Conference on Embedded and Reconfigurable Systems and Architecture pp 24 246 July 2 4 C13 S Ghiasi K Nguyen E Bozorgzadeh and M Sarrafzadeh On Computation and Resource Management in Networked Embedded Systems International Conference on Parallel and Distributed Computing and Systems pp 445 451 November 2 3 C12 E Bozorgzadeh S Ghiasi A Takahashi and M Sarrafzadeh Optimal Integer Delay Budgeting on Directed Acyclic Graphs ACM IEEE Design Automation Conference DAC 3 pp 92 925 2 3 C11 E Bozorgzadeh S Ogrenci Memik R Kastner and M Sarrafzadeh Pattern Selection Customized Block Allocation for Domain Specific Programmable Systems International Conference on Engineering of Reconfigurable Systems and Algorithms ERSA 2 pp 19 196 June 2 2 C1 R Kastner S Ogrenci Memik E Bozorgzadeh and M Sarrafzadeh Instruction Generation for Hybrid Reconfigurable Systems ACM IEEE International Conference on Computer Aided Design ICCAD 1 pp 127 13 November 2 1 C9 S Ogrenci Memik E Bozorgzadeh R Kastner and M Sarrafzadeh A Super Scheduler for Embedded Reconfigurable Systems ACM IEEE International Conference on Computer Aided Design ICCAD 1 pp 391 394 November 2 1 C8 E Bozorgzadeh R Kastner and M Sarrafzadeh Creating and Exploiting Flexibility in Steiner Trees ACM IEEE 38th Design Automation Conference DAC 1 pp 195 198 June 2 1 C7 S Ogrenci Memik E Bozorgzadeh R Kastner and M Sarrafzadeh SPS A Strategically Programmable System Reconfigurable Architecture Workshop RAW 1 April 2 1 C6 R Kastner E Bozorgzadeh and M Sarrafzadeh An Exact Algorithm for Coupling Free Routing ACM IEEE International Symposium on Physical Design ISPD 1 pp 1 15 April 2 1 C5 M Sarrafzadeh E Bozorgzadeh R Kastner and A Srivastava Design and Analysis of Physical Design Algorithms ACM IEEE International Symposium on Physical Design ISPD 1 pp 82 89 April 2 1 C4 X Yang E Bozorgzadeh and M Sarrafzadeh Wirelength and Rent exponents of Partitioning and Placement ACM IEEE International Workshop on System Level Interconnect Prediction SLIP 1 pp 25 31 April 2 1 C3 E Bozorgzadeh S Ogrenci Memik andM Sarrafzadeh RPack Routability Driven Packing for Cluster Based FPGAs Asia South Pacific Design Automation Conference ASPDAC 1 pp 629 634 January 2 1 C2 R Kastner E Bozorgzadeh and M Sarrafzadeh Predictable Routing ACM IEEE International Conference on Computer Aided Design ICCAD pp 11 114 November 2 C1 R Kastner E Bozorgzadeh and M Sarrafzadeh Coupling Aware Routing IEEE International ASIC SOC Conference pp 392 396 September 2 ", "_id": "http://www.ics.uci.edu/~eli/pub.htm", "title": "", "html": "<html xmlns:v=\"urn:schemas-microsoft-com:vml\"\r\nxmlns:o=\"urn:schemas-microsoft-com:office:office\"\r\nxmlns:w=\"urn:schemas-microsoft-com:office:word\"\r\nxmlns:m=\"http://schemas.microsoft.com/office/2004/12/omml\"\r\nxmlns:st1=\"urn:schemas-microsoft-com:office:smarttags\"\r\nxmlns=\"http://www.w3.org/TR/REC-html40\">\r\n\r\n<head>\r\n<meta http-equiv=Content-Type content=\"text/html; charset=windows-1252\">\r\n<meta name=ProgId content=Word.Document>\r\n<meta name=Generator content=\"Microsoft Word 14\">\r\n<meta name=Originator content=\"Microsoft Word 14\">\r\n<link rel=File-List href=\"pub_files/filelist.xml\">\r\n<o:SmartTagType namespaceuri=\"urn:schemas-microsoft-com:office:smarttags\"\r\n name=\"stockticker\"/>\r\n<o:SmartTagType namespaceuri=\"urn:schemas-microsoft-com:office:smarttags\"\r\n name=\"place\"/>\r\n<!--[if gte mso 9]><xml>\r\n <o:DocumentProperties>\r\n  <o:Author>eli</o:Author>\r\n  <o:Template>Normal</o:Template>\r\n  <o:LastAuthor>eli</o:LastAuthor>\r\n  <o:Revision>5</o:Revision>\r\n  <o:TotalTime>3</o:TotalTime>\r\n  <o:Created>2013-02-14T22:04:00Z</o:Created>\r\n  <o:LastSaved>2013-02-14T22:07:00Z</o:LastSaved>\r\n  <o:Pages>3</o:Pages>\r\n  <o:Words>2280</o:Words>\r\n  <o:Characters>14918</o:Characters>\r\n  <o:Lines>339</o:Lines>\r\n  <o:Paragraphs>195</o:Paragraphs>\r\n  <o:CharactersWithSpaces>17003</o:CharactersWithSpaces>\r\n  <o:Version>14.00</o:Version>\r\n </o:DocumentProperties>\r\n <o:OfficeDocumentSettings>\r\n  <o:AllowPNG/>\r\n </o:OfficeDocumentSettings>\r\n</xml><![endif]-->\r\n<link rel=themeData href=\"pub_files/themedata.thmx\">\r\n<link rel=colorSchemeMapping href=\"pub_files/colorschememapping.xml\">\r\n<!--[if gte mso 9]><xml>\r\n <w:WordDocument>\r\n  <w:Zoom>150</w:Zoom>\r\n  <w:SpellingState>Clean</w:SpellingState>\r\n  <w:GrammarState>Clean</w:GrammarState>\r\n  <w:TrackMoves>false</w:TrackMoves>\r\n  <w:TrackFormatting/>\r\n  <w:PunctuationKerning/>\r\n  <w:ValidateAgainstSchemas/>\r\n  <w:SaveIfXMLInvalid>false</w:SaveIfXMLInvalid>\r\n  <w:IgnoreMixedContent>false</w:IgnoreMixedContent>\r\n  <w:AlwaysShowPlaceholderText>false</w:AlwaysShowPlaceholderText>\r\n  <w:DoNotPromoteQF/>\r\n  <w:LidThemeOther>EN-US</w:LidThemeOther>\r\n  <w:LidThemeAsian>X-NONE</w:LidThemeAsian>\r\n  <w:LidThemeComplexScript>X-NONE</w:LidThemeComplexScript>\r\n  <w:Compatibility>\r\n   <w:BreakWrappedTables/>\r\n   <w:SnapToGridInCell/>\r\n   <w:WrapTextWithPunct/>\r\n   <w:UseAsianBreakRules/>\r\n   <w:DontGrowAutofit/>\r\n   <w:SplitPgBreakAndParaMark/>\r\n   <w:EnableOpenTypeKerning/>\r\n   <w:DontFlipMirrorIndents/>\r\n   <w:OverrideTableStyleHps/>\r\n  </w:Compatibility>\r\n  <m:mathPr>\r\n   <m:mathFont m:val=\"Cambria Math\"/>\r\n   <m:brkBin m:val=\"before\"/>\r\n   <m:brkBinSub m:val=\"&#45;-\"/>\r\n   <m:smallFrac m:val=\"off\"/>\r\n   <m:dispDef/>\r\n   <m:lMargin m:val=\"0\"/>\r\n   <m:rMargin m:val=\"0\"/>\r\n   <m:defJc m:val=\"centerGroup\"/>\r\n   <m:wrapIndent m:val=\"1440\"/>\r\n   <m:intLim m:val=\"subSup\"/>\r\n   <m:naryLim m:val=\"undOvr\"/>\r\n  </m:mathPr></w:WordDocument>\r\n</xml><![endif]--><!--[if gte mso 9]><xml>\r\n <w:LatentStyles DefLockedState=\"false\" DefUnhideWhenUsed=\"true\"\r\n  DefSemiHidden=\"true\" DefQFormat=\"false\" DefPriority=\"99\"\r\n  LatentStyleCount=\"267\">\r\n  <w:LsdException Locked=\"false\" Priority=\"0\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" QFormat=\"true\" Name=\"Normal\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"9\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" QFormat=\"true\" Name=\"heading 1\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"9\" QFormat=\"true\" Name=\"heading 2\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"9\" QFormat=\"true\" Name=\"heading 3\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"9\" QFormat=\"true\" Name=\"heading 4\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"9\" QFormat=\"true\" Name=\"heading 5\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"9\" QFormat=\"true\" Name=\"heading 6\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"9\" QFormat=\"true\" Name=\"heading 7\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"9\" QFormat=\"true\" Name=\"heading 8\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"9\" QFormat=\"true\" Name=\"heading 9\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"39\" Name=\"toc 1\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"39\" Name=\"toc 2\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"39\" Name=\"toc 3\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"39\" Name=\"toc 4\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"39\" Name=\"toc 5\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"39\" Name=\"toc 6\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"39\" Name=\"toc 7\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"39\" Name=\"toc 8\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"39\" Name=\"toc 9\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"35\" QFormat=\"true\" Name=\"caption\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"10\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" QFormat=\"true\" Name=\"Title\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"1\" Name=\"Default Paragraph Font\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"11\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" QFormat=\"true\" Name=\"Subtitle\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"0\" Name=\"Hyperlink\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"0\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" QFormat=\"true\" Name=\"Strong\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"20\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" QFormat=\"true\" Name=\"Emphasis\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"59\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Table Grid\"/>\r\n  <w:LsdException Locked=\"false\" UnhideWhenUsed=\"false\" Name=\"Placeholder Text\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"1\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" QFormat=\"true\" Name=\"No Spacing\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"60\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Light Shading\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"61\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Light List\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"62\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Light Grid\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"63\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Medium Shading 1\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"64\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Medium Shading 2\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"65\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Medium List 1\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"66\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Medium List 2\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"67\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Medium Grid 1\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"68\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Medium Grid 2\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"69\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Medium Grid 3\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"70\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Dark List\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"71\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Colorful Shading\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"72\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Colorful List\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"73\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Colorful Grid\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"60\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Light Shading Accent 1\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"61\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Light List Accent 1\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"62\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Light Grid Accent 1\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"63\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Medium Shading 1 Accent 1\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"64\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Medium Shading 2 Accent 1\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"65\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Medium List 1 Accent 1\"/>\r\n  <w:LsdException Locked=\"false\" UnhideWhenUsed=\"false\" Name=\"Revision\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"34\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" QFormat=\"true\" Name=\"List Paragraph\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"29\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" QFormat=\"true\" Name=\"Quote\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"30\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" QFormat=\"true\" Name=\"Intense Quote\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"66\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Medium List 2 Accent 1\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"67\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Medium Grid 1 Accent 1\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"68\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Medium Grid 2 Accent 1\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"69\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Medium Grid 3 Accent 1\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"70\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Dark List Accent 1\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"71\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Colorful Shading Accent 1\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"72\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Colorful List Accent 1\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"73\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Colorful Grid Accent 1\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"60\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Light Shading Accent 2\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"61\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Light List Accent 2\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"62\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Light Grid Accent 2\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"63\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Medium Shading 1 Accent 2\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"64\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Medium Shading 2 Accent 2\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"65\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Medium List 1 Accent 2\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"66\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Medium List 2 Accent 2\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"67\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Medium Grid 1 Accent 2\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"68\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Medium Grid 2 Accent 2\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"69\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Medium Grid 3 Accent 2\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"70\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Dark List Accent 2\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"71\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Colorful Shading Accent 2\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"72\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Colorful List Accent 2\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"73\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Colorful Grid Accent 2\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"60\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Light Shading Accent 3\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"61\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Light List Accent 3\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"62\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Light Grid Accent 3\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"63\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Medium Shading 1 Accent 3\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"64\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Medium Shading 2 Accent 3\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"65\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Medium List 1 Accent 3\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"66\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Medium List 2 Accent 3\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"67\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Medium Grid 1 Accent 3\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"68\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Medium Grid 2 Accent 3\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"69\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Medium Grid 3 Accent 3\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"70\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Dark List Accent 3\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"71\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Colorful Shading Accent 3\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"72\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Colorful List Accent 3\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"73\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Colorful Grid Accent 3\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"60\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Light Shading Accent 4\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"61\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Light List Accent 4\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"62\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Light Grid Accent 4\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"63\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Medium Shading 1 Accent 4\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"64\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Medium Shading 2 Accent 4\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"65\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Medium List 1 Accent 4\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"66\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Medium List 2 Accent 4\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"67\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Medium Grid 1 Accent 4\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"68\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Medium Grid 2 Accent 4\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"69\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Medium Grid 3 Accent 4\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"70\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Dark List Accent 4\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"71\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Colorful Shading Accent 4\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"72\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Colorful List Accent 4\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"73\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Colorful Grid Accent 4\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"60\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Light Shading Accent 5\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"61\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Light List Accent 5\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"62\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Light Grid Accent 5\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"63\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Medium Shading 1 Accent 5\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"64\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Medium Shading 2 Accent 5\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"65\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Medium List 1 Accent 5\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"66\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Medium List 2 Accent 5\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"67\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Medium Grid 1 Accent 5\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"68\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Medium Grid 2 Accent 5\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"69\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Medium Grid 3 Accent 5\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"70\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Dark List Accent 5\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"71\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Colorful Shading Accent 5\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"72\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Colorful List Accent 5\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"73\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Colorful Grid Accent 5\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"60\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Light Shading Accent 6\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"61\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Light List Accent 6\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"62\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Light Grid Accent 6\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"63\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Medium Shading 1 Accent 6\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"64\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Medium Shading 2 Accent 6\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"65\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Medium List 1 Accent 6\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"66\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Medium List 2 Accent 6\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"67\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Medium Grid 1 Accent 6\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"68\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Medium Grid 2 Accent 6\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"69\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Medium Grid 3 Accent 6\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"70\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Dark List Accent 6\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"71\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Colorful Shading Accent 6\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"72\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Colorful List Accent 6\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"73\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" Name=\"Colorful Grid Accent 6\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"19\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" QFormat=\"true\" Name=\"Subtle Emphasis\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"21\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" QFormat=\"true\" Name=\"Intense Emphasis\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"31\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" QFormat=\"true\" Name=\"Subtle Reference\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"32\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" QFormat=\"true\" Name=\"Intense Reference\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"33\" SemiHidden=\"false\"\r\n   UnhideWhenUsed=\"false\" QFormat=\"true\" Name=\"Book Title\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"37\" Name=\"Bibliography\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"39\" QFormat=\"true\" Name=\"TOC Heading\"/>\r\n </w:LatentStyles>\r\n</xml><![endif]--><!--[if !mso]><object\r\n classid=\"clsid:38481807-CA0E-42D2-BF39-B33AF135CC4D\" id=ieooui></object>\r\n<style>\r\nst1\\:*{behavior:url(#ieooui) }\r\n</style>\r\n<![endif]-->\r\n<style>\r\n<!--\r\n /* Font Definitions */\r\n @font-face\r\n\t{font-family:\"Cambria Math\";\r\n\tpanose-1:2 4 5 3 5 4 6 3 2 4;\r\n\tmso-font-charset:0;\r\n\tmso-generic-font-family:roman;\r\n\tmso-font-pitch:variable;\r\n\tmso-font-signature:-536870145 1107305727 0 0 415 0;}\r\n@font-face\r\n\t{font-family:Cambria;\r\n\tpanose-1:2 4 5 3 5 4 6 3 2 4;\r\n\tmso-font-charset:0;\r\n\tmso-generic-font-family:roman;\r\n\tmso-font-pitch:variable;\r\n\tmso-font-signature:-536870145 1073743103 0 0 415 0;}\r\n@font-face\r\n\t{font-family:Calibri;\r\n\tpanose-1:2 15 5 2 2 2 4 3 2 4;\r\n\tmso-font-charset:0;\r\n\tmso-generic-font-family:swiss;\r\n\tmso-font-pitch:variable;\r\n\tmso-font-signature:-536870145 1073786111 1 0 415 0;}\r\n /* Style Definitions */\r\n p.MsoNormal, li.MsoNormal, div.MsoNormal\r\n\t{mso-style-unhide:no;\r\n\tmso-style-qformat:yes;\r\n\tmso-style-parent:\"\";\r\n\tmargin-top:0in;\r\n\tmargin-right:0in;\r\n\tmargin-bottom:10.0pt;\r\n\tmargin-left:0in;\r\n\tline-height:115%;\r\n\tmso-pagination:widow-orphan;\r\n\tfont-size:11.0pt;\r\n\tfont-family:\"Calibri\",\"sans-serif\";\r\n\tmso-ascii-font-family:Calibri;\r\n\tmso-ascii-theme-font:minor-latin;\r\n\tmso-fareast-font-family:Calibri;\r\n\tmso-fareast-theme-font:minor-latin;\r\n\tmso-hansi-font-family:Calibri;\r\n\tmso-hansi-theme-font:minor-latin;\r\n\tmso-bidi-font-family:\"Times New Roman\";\r\n\tmso-bidi-theme-font:minor-bidi;}\r\nh2\r\n\t{mso-style-priority:9;\r\n\tmso-style-qformat:yes;\r\n\tmso-style-link:\"Heading 2 Char\";\r\n\tmso-style-next:Normal;\r\n\tmargin-top:10.0pt;\r\n\tmargin-right:0in;\r\n\tmargin-bottom:0in;\r\n\tmargin-left:0in;\r\n\tmargin-bottom:.0001pt;\r\n\tline-height:115%;\r\n\tmso-pagination:widow-orphan lines-together;\r\n\tpage-break-after:avoid;\r\n\tmso-outline-level:2;\r\n\tfont-size:13.0pt;\r\n\tfont-family:\"Cambria\",\"serif\";\r\n\tmso-ascii-font-family:Cambria;\r\n\tmso-ascii-theme-font:major-latin;\r\n\tmso-fareast-font-family:\"Times New Roman\";\r\n\tmso-fareast-theme-font:major-fareast;\r\n\tmso-hansi-font-family:Cambria;\r\n\tmso-hansi-theme-font:major-latin;\r\n\tmso-bidi-font-family:\"Times New Roman\";\r\n\tmso-bidi-theme-font:major-bidi;\r\n\tcolor:#4F81BD;\r\n\tmso-themecolor:accent1;}\r\np.MsoTitle, li.MsoTitle, div.MsoTitle\r\n\t{mso-style-priority:10;\r\n\tmso-style-unhide:no;\r\n\tmso-style-qformat:yes;\r\n\tmso-style-link:\"Title Char\";\r\n\tmso-style-next:Normal;\r\n\tmargin-top:0in;\r\n\tmargin-right:0in;\r\n\tmargin-bottom:15.0pt;\r\n\tmargin-left:0in;\r\n\tmso-add-space:auto;\r\n\tmso-pagination:widow-orphan;\r\n\tborder:none;\r\n\tmso-border-bottom-alt:solid #4F81BD 1.0pt;\r\n\tmso-border-bottom-themecolor:accent1;\r\n\tpadding:0in;\r\n\tmso-padding-alt:0in 0in 4.0pt 0in;\r\n\tfont-size:26.0pt;\r\n\tfont-family:\"Cambria\",\"serif\";\r\n\tmso-ascii-font-family:Cambria;\r\n\tmso-ascii-theme-font:major-latin;\r\n\tmso-fareast-font-family:\"Times New Roman\";\r\n\tmso-fareast-theme-font:major-fareast;\r\n\tmso-hansi-font-family:Cambria;\r\n\tmso-hansi-theme-font:major-latin;\r\n\tmso-bidi-font-family:\"Times New Roman\";\r\n\tmso-bidi-theme-font:major-bidi;\r\n\tcolor:#17365D;\r\n\tmso-themecolor:text2;\r\n\tmso-themeshade:191;\r\n\tletter-spacing:.25pt;\r\n\tmso-font-kerning:14.0pt;}\r\np.MsoTitleCxSpFirst, li.MsoTitleCxSpFirst, div.MsoTitleCxSpFirst\r\n\t{mso-style-priority:10;\r\n\tmso-style-unhide:no;\r\n\tmso-style-qformat:yes;\r\n\tmso-style-link:\"Title Char\";\r\n\tmso-style-next:Normal;\r\n\tmso-style-type:export-only;\r\n\tmargin:0in;\r\n\tmargin-bottom:.0001pt;\r\n\tmso-add-space:auto;\r\n\tmso-pagination:widow-orphan;\r\n\tborder:none;\r\n\tmso-border-bottom-alt:solid #4F81BD 1.0pt;\r\n\tmso-border-bottom-themecolor:accent1;\r\n\tpadding:0in;\r\n\tmso-padding-alt:0in 0in 4.0pt 0in;\r\n\tfont-size:26.0pt;\r\n\tfont-family:\"Cambria\",\"serif\";\r\n\tmso-ascii-font-family:Cambria;\r\n\tmso-ascii-theme-font:major-latin;\r\n\tmso-fareast-font-family:\"Times New Roman\";\r\n\tmso-fareast-theme-font:major-fareast;\r\n\tmso-hansi-font-family:Cambria;\r\n\tmso-hansi-theme-font:major-latin;\r\n\tmso-bidi-font-family:\"Times New Roman\";\r\n\tmso-bidi-theme-font:major-bidi;\r\n\tcolor:#17365D;\r\n\tmso-themecolor:text2;\r\n\tmso-themeshade:191;\r\n\tletter-spacing:.25pt;\r\n\tmso-font-kerning:14.0pt;}\r\np.MsoTitleCxSpMiddle, li.MsoTitleCxSpMiddle, div.MsoTitleCxSpMiddle\r\n\t{mso-style-priority:10;\r\n\tmso-style-unhide:no;\r\n\tmso-style-qformat:yes;\r\n\tmso-style-link:\"Title Char\";\r\n\tmso-style-next:Normal;\r\n\tmso-style-type:export-only;\r\n\tmargin:0in;\r\n\tmargin-bottom:.0001pt;\r\n\tmso-add-space:auto;\r\n\tmso-pagination:widow-orphan;\r\n\tborder:none;\r\n\tmso-border-bottom-alt:solid #4F81BD 1.0pt;\r\n\tmso-border-bottom-themecolor:accent1;\r\n\tpadding:0in;\r\n\tmso-padding-alt:0in 0in 4.0pt 0in;\r\n\tfont-size:26.0pt;\r\n\tfont-family:\"Cambria\",\"serif\";\r\n\tmso-ascii-font-family:Cambria;\r\n\tmso-ascii-theme-font:major-latin;\r\n\tmso-fareast-font-family:\"Times New Roman\";\r\n\tmso-fareast-theme-font:major-fareast;\r\n\tmso-hansi-font-family:Cambria;\r\n\tmso-hansi-theme-font:major-latin;\r\n\tmso-bidi-font-family:\"Times New Roman\";\r\n\tmso-bidi-theme-font:major-bidi;\r\n\tcolor:#17365D;\r\n\tmso-themecolor:text2;\r\n\tmso-themeshade:191;\r\n\tletter-spacing:.25pt;\r\n\tmso-font-kerning:14.0pt;}\r\np.MsoTitleCxSpLast, li.MsoTitleCxSpLast, div.MsoTitleCxSpLast\r\n\t{mso-style-priority:10;\r\n\tmso-style-unhide:no;\r\n\tmso-style-qformat:yes;\r\n\tmso-style-link:\"Title Char\";\r\n\tmso-style-next:Normal;\r\n\tmso-style-type:export-only;\r\n\tmargin-top:0in;\r\n\tmargin-right:0in;\r\n\tmargin-bottom:15.0pt;\r\n\tmargin-left:0in;\r\n\tmso-add-space:auto;\r\n\tmso-pagination:widow-orphan;\r\n\tborder:none;\r\n\tmso-border-bottom-alt:solid #4F81BD 1.0pt;\r\n\tmso-border-bottom-themecolor:accent1;\r\n\tpadding:0in;\r\n\tmso-padding-alt:0in 0in 4.0pt 0in;\r\n\tfont-size:26.0pt;\r\n\tfont-family:\"Cambria\",\"serif\";\r\n\tmso-ascii-font-family:Cambria;\r\n\tmso-ascii-theme-font:major-latin;\r\n\tmso-fareast-font-family:\"Times New Roman\";\r\n\tmso-fareast-theme-font:major-fareast;\r\n\tmso-hansi-font-family:Cambria;\r\n\tmso-hansi-theme-font:major-latin;\r\n\tmso-bidi-font-family:\"Times New Roman\";\r\n\tmso-bidi-theme-font:major-bidi;\r\n\tcolor:#17365D;\r\n\tmso-themecolor:text2;\r\n\tmso-themeshade:191;\r\n\tletter-spacing:.25pt;\r\n\tmso-font-kerning:14.0pt;}\r\na:link, span.MsoHyperlink\r\n\t{mso-style-unhide:no;\r\n\tmso-style-parent:\"\";\r\n\tcolor:blue;\r\n\ttext-decoration:underline;\r\n\ttext-underline:single;}\r\na:visited, span.MsoHyperlinkFollowed\r\n\t{mso-style-noshow:yes;\r\n\tmso-style-priority:99;\r\n\tcolor:purple;\r\n\tmso-themecolor:followedhyperlink;\r\n\ttext-decoration:underline;\r\n\ttext-underline:single;}\r\nspan.apple-converted-space\r\n\t{mso-style-name:apple-converted-space;\r\n\tmso-style-unhide:no;\r\n\tmso-style-parent:\"\";}\r\nspan.doctitle\r\n\t{mso-style-name:doctitle;\r\n\tmso-style-unhide:no;\r\n\tmso-style-parent:\"\";}\r\nspan.cjtitle\r\n\t{mso-style-name:cjtitle;\r\n\tmso-style-unhide:no;\r\n\tmso-style-parent:\"\";}\r\nspan.spelle\r\n\t{mso-style-name:spelle;\r\n\tmso-style-unhide:no;}\r\nspan.grame\r\n\t{mso-style-name:grame;\r\n\tmso-style-unhide:no;\r\n\tmso-style-parent:\"\";}\r\nspan.dftblue\r\n\t{mso-style-name:dftblue;\r\n\tmso-style-unhide:no;\r\n\tmso-style-parent:\"\";}\r\nspan.TitleChar\r\n\t{mso-style-name:\"Title Char\";\r\n\tmso-style-priority:10;\r\n\tmso-style-unhide:no;\r\n\tmso-style-locked:yes;\r\n\tmso-style-link:Title;\r\n\tmso-ansi-font-size:26.0pt;\r\n\tmso-bidi-font-size:26.0pt;\r\n\tfont-family:\"Cambria\",\"serif\";\r\n\tmso-ascii-font-family:Cambria;\r\n\tmso-ascii-theme-font:major-latin;\r\n\tmso-fareast-font-family:\"Times New Roman\";\r\n\tmso-fareast-theme-font:major-fareast;\r\n\tmso-hansi-font-family:Cambria;\r\n\tmso-hansi-theme-font:major-latin;\r\n\tmso-bidi-font-family:\"Times New Roman\";\r\n\tmso-bidi-theme-font:major-bidi;\r\n\tcolor:#17365D;\r\n\tmso-themecolor:text2;\r\n\tmso-themeshade:191;\r\n\tletter-spacing:.25pt;\r\n\tmso-font-kerning:14.0pt;}\r\nspan.Heading2Char\r\n\t{mso-style-name:\"Heading 2 Char\";\r\n\tmso-style-priority:9;\r\n\tmso-style-unhide:no;\r\n\tmso-style-locked:yes;\r\n\tmso-style-link:\"Heading 2\";\r\n\tmso-ansi-font-size:13.0pt;\r\n\tmso-bidi-font-size:13.0pt;\r\n\tfont-family:\"Cambria\",\"serif\";\r\n\tmso-ascii-font-family:Cambria;\r\n\tmso-ascii-theme-font:major-latin;\r\n\tmso-fareast-font-family:\"Times New Roman\";\r\n\tmso-fareast-theme-font:major-fareast;\r\n\tmso-hansi-font-family:Cambria;\r\n\tmso-hansi-theme-font:major-latin;\r\n\tmso-bidi-font-family:\"Times New Roman\";\r\n\tmso-bidi-theme-font:major-bidi;\r\n\tcolor:#4F81BD;\r\n\tmso-themecolor:accent1;\r\n\tfont-weight:bold;}\r\nspan.SpellE\r\n\t{mso-style-name:\"\";\r\n\tmso-spl-e:yes;}\r\nspan.GramE\r\n\t{mso-style-name:\"\";\r\n\tmso-gram-e:yes;}\r\n.MsoChpDefault\r\n\t{mso-style-type:export-only;\r\n\tmso-default-props:yes;\r\n\tfont-family:\"Calibri\",\"sans-serif\";\r\n\tmso-ascii-font-family:Calibri;\r\n\tmso-ascii-theme-font:minor-latin;\r\n\tmso-fareast-font-family:Calibri;\r\n\tmso-fareast-theme-font:minor-latin;\r\n\tmso-hansi-font-family:Calibri;\r\n\tmso-hansi-theme-font:minor-latin;\r\n\tmso-bidi-font-family:\"Times New Roman\";\r\n\tmso-bidi-theme-font:minor-bidi;}\r\n.MsoPapDefault\r\n\t{mso-style-type:export-only;\r\n\tmargin-bottom:10.0pt;\r\n\tline-height:115%;}\r\n@page WordSection1\r\n\t{size:8.5in 11.0in;\r\n\tmargin:1.0in 1.0in 1.0in 1.0in;\r\n\tmso-header-margin:.5in;\r\n\tmso-footer-margin:.5in;\r\n\tmso-paper-source:0;}\r\ndiv.WordSection1\r\n\t{page:WordSection1;}\r\n-->\r\n</style>\r\n<!--[if gte mso 10]>\r\n<style>\r\n /* Style Definitions */\r\n table.MsoNormalTable\r\n\t{mso-style-name:\"Table Normal\";\r\n\tmso-tstyle-rowband-size:0;\r\n\tmso-tstyle-colband-size:0;\r\n\tmso-style-noshow:yes;\r\n\tmso-style-priority:99;\r\n\tmso-style-parent:\"\";\r\n\tmso-padding-alt:0in 5.4pt 0in 5.4pt;\r\n\tmso-para-margin-top:0in;\r\n\tmso-para-margin-right:0in;\r\n\tmso-para-margin-bottom:10.0pt;\r\n\tmso-para-margin-left:0in;\r\n\tline-height:115%;\r\n\tmso-pagination:widow-orphan;\r\n\tfont-size:11.0pt;\r\n\tfont-family:\"Calibri\",\"sans-serif\";\r\n\tmso-ascii-font-family:Calibri;\r\n\tmso-ascii-theme-font:minor-latin;\r\n\tmso-hansi-font-family:Calibri;\r\n\tmso-hansi-theme-font:minor-latin;}\r\n</style>\r\n<![endif]--><!--[if gte mso 9]><xml>\r\n <o:shapedefaults v:ext=\"edit\" spidmax=\"1026\"/>\r\n</xml><![endif]--><!--[if gte mso 9]><xml>\r\n <o:shapelayout v:ext=\"edit\">\r\n  <o:idmap v:ext=\"edit\" data=\"1\"/>\r\n </o:shapelayout></xml><![endif]-->\r\n</head>\r\n\r\n<body lang=EN-US link=blue vlink=purple style='tab-interval:.5in'>\r\n\r\n<div class=WordSection1>\r\n\r\n<div style='mso-element:para-border-div;border:none;border-bottom:solid #4F81BD 1.0pt;\r\nmso-border-bottom-themecolor:accent1;padding:0in 0in 4.0pt 0in'>\r\n\r\n<p class=MsoTitle><span style='font-family:\"Calibri\",\"sans-serif\";mso-ascii-theme-font:\r\nminor-latin;mso-hansi-theme-font:minor-latin'>Publications<o:p></o:p></span></p>\r\n\r\n</div>\r\n\r\n<h2>Book Chapters</h2>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto'><b\r\nstyle='mso-bidi-font-weight:normal'><span style='mso-bidi-font-size:10.0pt;\r\nline-height:115%'>BC4- </span></b><span class=SpellE><span style='mso-bidi-font-size:\r\n13.5pt;line-height:115%;color:black'>Nga</span></span><span style='mso-bidi-font-size:\r\n13.5pt;line-height:115%;color:black'> Dang, <span class=SpellE>Elaheh</span> <span\r\nclass=SpellE>Bozorgzadeh</span>, <span class=SpellE>Nalini</span> <span\r\nclass=SpellE>Venkatasubramanian</span><span class=apple-converted-space>&nbsp;</span><span\r\nstyle='mso-bidi-font-weight:bold'>, \ufffdEnergy Harvesting for Sustainable Smart\r\nSpaces</span><span class=apple-converted-space>\ufffd, </span>Book chapter in <i\r\nstyle='mso-bidi-font-style:normal'>Green Computing</i>, edited by Ali <span\r\nclass=SpellE>Hurson</span>, Advance in Computing, volume 47, Elsevier, 2012<span\r\nclass=apple-converted-space>.</span></span><span style='font-size:9.0pt;\r\nmso-bidi-font-size:10.0pt;line-height:115%'><o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><span class=GramE><b style='mso-bidi-font-weight:normal'><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%'>BC3- </span></b><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%'>E. <span class=SpellE>Bozorgzadeh</span>,\r\nA. Kaplan, R. <span class=SpellE>Kastner</span>, S. <span class=SpellE>Ogrenci</span>\r\n<span class=SpellE>Memik</span>, and M. <span class=SpellE>Sarrafzadeh</span>,\r\n&quot;Optimization for Reconfigurable Systems Using Hierarchical\r\nAbstraction&quot;, J. Cong and J. R. <span class=SpellE>Shinnerl</span>\r\n(Editors).</span></span><span style='mso-bidi-font-size:10.0pt;line-height:\r\n115%'> <span class=GramE><i>Multilevel Optimization and VLSI CAD</i>.</span> <span\r\nclass=GramE>Kluwer Academic Publishers, Boston, 2002.</span> <o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><span class=GramE><b style='mso-bidi-font-weight:normal'><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%'>BC2-</span></b><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%'> X. Yang, E. <span\r\nclass=SpellE>Bozorgzadeh</span>, M. <span class=SpellE>Sarrafzadeh</span>, and\r\nM. Wang, &quot;Modern Standard-cell Placement Techniques&quot;.</span></span><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%'> <span class=GramE><i>Layout\r\nOptimization in VLSI Design, </i>Kluwer Academic Publishers,<i> </i>2002.</span><o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal><b style='mso-bidi-font-weight:normal'><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%'>BC1-</span></b><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%'> E. <span class=SpellE>Bozorgzadeh</span>,\r\nR. <span class=SpellE>Kastner</span>, S. <span class=SpellE>Ogrenci</span> <span\r\nclass=SpellE>Memik</span>, and M. <span class=SpellE>Sarrafzadeh</span>, &quot;Strategically\r\nProgrammable Systems &quot;,<i> <span class=GramE>The</span></i> <i>Computer\r\nEngineering Handbook, <st1:stockticker w:st=\"on\">CRC</st1:stockticker> Press</i>,\r\nDecember 2001.&nbsp;<o:p></o:p></span></p>\r\n\r\n<h2>Journal Papers</h2>\r\n\r\n<p class=MsoNormal style='mso-layout-grid-align:none'><b><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%;mso-fareast-language:JA'>J21-</span></b><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%;mso-fareast-language:JA;\r\nmso-bidi-font-weight:bold'> </span>M.<span style='mso-bidi-font-size:13.5pt;\r\nline-height:115%'> <span class=SpellE>Rahmatian</span>, H. <span class=SpellE>Kooti</span>,\r\nIan G. Harris and E. <span class=SpellE>Bozorgzadeh</span>,<span\r\nclass=apple-converted-space>&nbsp;</span><span class=doctitle><span\r\nstyle='mso-bidi-font-weight:bold'>&quot;Hardware-Assisted Detection of\r\nMalicious Software in Embedded Systems&quot;</span></span>,<span\r\nclass=apple-converted-space>&nbsp;</span><span class=cjtitle><i>IEEE Embedded\r\nSystems Letters (ESL)</i></span>, accepted for publication.</span><span\r\nstyle='font-size:10.0pt;line-height:115%;mso-fareast-language:JA;mso-bidi-font-weight:\r\nbold'><o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='mso-layout-grid-align:none'><b><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%;color:black;mso-fareast-language:\r\nJA'>J20- </span></b><span class=SpellE><span style='mso-bidi-font-size:13.5pt;\r\nline-height:115%;color:black'>Nga</span></span><span style='mso-bidi-font-size:\r\n13.5pt;line-height:115%;color:black'> Dang, <span class=SpellE>Elaheh</span> <span\r\nclass=SpellE>Bozorgzadeh</span>, <span class=SpellE>Nalini</span> <span\r\nclass=SpellE><span class=GramE>Venkatasubramanian</span></span><span\r\nclass=GramE><span class=apple-converted-space>&nbsp;</span><span\r\nstyle='mso-bidi-font-weight:bold'>,</span></span><span style='mso-bidi-font-weight:\r\nbold'> \ufffd<span class=SpellE>QuARES:Quality-aware</span> Renewable Energy-driven\r\nSensing Framework</span><span class=apple-converted-space>\ufffd, in <span\r\nclass=SpellE>Elseiver</span> </span>Sustainable Computing: Informatics and\r\nSystems Journal, 2012.</span><span style='font-size:9.0pt;mso-bidi-font-size:\r\n10.0pt;line-height:115%;color:black;mso-fareast-language:JA;mso-bidi-font-weight:\r\nbold'><o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='mso-layout-grid-align:none'><b><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%;color:black;mso-fareast-language:\r\nJA'>J19- </span></b><span class=SpellE><span style='mso-bidi-font-size:10.5pt;\r\nline-height:115%;color:black'>Houman</span></span><span style='mso-bidi-font-size:\r\n10.5pt;line-height:115%;color:black'> <span class=SpellE>Homayoun</span>, <span\r\nclass=SpellE>Shahin</span> <span class=SpellE>Golshan</span>, Eli <span\r\nclass=SpellE>Bozorgzadeh</span>, Alex <span class=SpellE>Veidenbaum</span>, <span\r\nclass=SpellE>Fadi</span> <span class=SpellE>Kurdahi</span>, \ufffd</span><span\r\nstyle='mso-bidi-font-size:10.5pt;line-height:115%'>On Leakage Power\r\nOptimization in Clock Tree Networks for ASICs and General-Purpose Processors<span\r\nstyle='color:black'>\ufffd<span class=apple-converted-space>, </span>Elsevier\r\nJournal of Sustainable Computing: Information and Sciences, Volume 1, Issue 1,\r\nMarch 2011, Pages 75-87.</span></span><b><span style='font-size:12.0pt;\r\nmso-bidi-font-size:10.0pt;line-height:115%;color:black;mso-fareast-language:\r\nJA'><o:p></o:p></span></b></p>\r\n\r\n<p class=MsoNormal style='mso-layout-grid-align:none'><b><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%;color:black;mso-fareast-language:\r\nJA'><span style='mso-spacerun:yes'>\ufffd</span>J18- &nbsp;</span></b><span\r\nclass=SpellE><span style='mso-bidi-font-size:10.0pt;line-height:115%;\r\ncolor:black;mso-fareast-language:JA;mso-bidi-font-weight:bold'>Shahin</span></span><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%;color:black;mso-fareast-language:\r\nJA;mso-bidi-font-weight:bold'>&nbsp;<span class=SpellE>Golshan</span>, <span\r\nclass=SpellE>Hessam</span> <span class=SpellE>Kooti</span>, Eli <span\r\nclass=SpellE>Bozorgzadeh</span> , \ufffdSEU-aware High-level Data Path Synthesis and\r\nLayout Generation on SRAM-based </span><span style='color:black;mso-fareast-language:\r\nJA;mso-bidi-font-weight:bold'>FPGAs\ufffd, in <i>IEEE Transactions on Computer-Aided\r\nDesign of Integrated Circuits and Systems (TCAD), </i><span style='mso-bidi-font-style:\r\nitalic'>Vol.</span></span><a\r\nhref=\"http://www.informatik.uni-trier.de/~ley/db/journals/tcad/tcad30.html#GolshanKB11\"><span\r\nclass=GramE><span style='color:black;background:white;text-decoration:none;\r\ntext-underline:none'>30</span></span></a><span class=GramE> <span\r\nstyle='color:black;background:white'>(No.6), pp.829-840, 2011.</span></span><b><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%;color:black;mso-fareast-language:\r\nJA'><o:p></o:p></span></b></p>\r\n\r\n<p class=MsoNormal style='mso-layout-grid-align:none'><b><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%;color:black;mso-fareast-language:\r\nJA'>J17-<span style='mso-spacerun:yes'>\ufffd </span></span></b><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%;color:black'>S. Banerjee, E. <span\r\nclass=SpellE>Bozorgzadeh</span>, J <span class=SpellE>Noguera</span>, and N. <span\r\nclass=SpellE>Dutt</span>, \ufffdBandwidth Management in Application Mapping for\r\nDynamically Reconfigurable Architectures\ufffd, in <i style='mso-bidi-font-style:\r\nnormal'>ACM Transactions on Reconfigurable Technology and Systems (TRETS),<span\r\nstyle='mso-spacerun:yes'>\ufffd </span>pp. 1-30, Volume 3, No. 3, September 2010.</i></span><b><i\r\nstyle='mso-bidi-font-style:normal'><span style='mso-bidi-font-size:10.0pt;\r\nline-height:115%;color:black;mso-fareast-language:JA'><o:p></o:p></span></i></b></p>\r\n\r\n<p class=MsoNormal style='text-align:justify;mso-layout-grid-align:none'><b><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%;color:black;mso-fareast-language:\r\nJA'>J16- </span></b><span style='mso-bidi-font-size:10.0pt;line-height:115%;\r\ncolor:black;mso-fareast-language:JA'>S. Banerjee, E. <span class=SpellE>Bozorgzadeh</span>,\r\nand N. <span class=SpellE>Dutt</span>, &quot;Exploiting application\r\ndata-parallelism on dynamically reconfigurable architectures: placement and\r\narchitectural considerations &quot;, <span class=GramE>in<span\r\nstyle='mso-spacerun:yes'>\ufffd </span><i>IEEE</i></span><i> Transactions on VLSI\r\n(TVLSI),</i></span><span style='font-size:14.0pt;mso-bidi-font-size:11.0pt;\r\nline-height:115%;color:black'> </span><i><span style='mso-bidi-font-size:10.0pt;\r\nline-height:115%;color:black;mso-fareast-language:JA'>vol.17, no.2, pp.234-247,\r\nFeb. 2009.<o:p></o:p></span></i></p>\r\n\r\n<p class=MsoNormal style='text-align:justify;mso-layout-grid-align:none'><b><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%;color:black'>J15- </span></b><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%'>S. Oh, T. Kim, J. Cho and <st1:place\r\nw:st=\"on\">E. <span class=SpellE>Bozorgzadeh</span></st1:place>, &quot;Speculative\r\nLoop-Pipelining in Binary Translation for Hardware Acceleration&quot;, <i>IEEE\r\nTransactions on CAD (TCAD)<span class=GramE>, <span style='font-style:normal;\r\nmso-bidi-font-style:italic'><span style='mso-spacerun:yes'>\ufffd</span>pp</span></span></i><span\r\nstyle='mso-bidi-font-style:italic'>. 409- 422, No. 3, Vol. 27, 2008.<o:p></o:p></span></span></p>\r\n\r\n<p class=MsoNormal style='text-align:justify;mso-layout-grid-align:none'><span\r\nclass=GramE><b><span style='mso-bidi-font-size:10.0pt;line-height:115%;\r\ncolor:black'>J14- </span></b><span style='mso-bidi-font-size:10.0pt;line-height:\r\n115%;color:black'>L. <span class=SpellE>Singhal</span> and E. <span\r\nclass=SpellE>Bozorgzadeh</span>, &quot;Multi-layer <span class=SpellE>Floorplanning</span>\r\nfor Reconfigurable Designs&quot;, in <i>IET Computers &amp; Digital Techniques</i><span\r\nstyle='mso-bidi-font-style:italic'>, pp. 276-294, No. 1, Vol. 4, 2007</span>.</span></span><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%;color:black'><o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='text-align:justify;mso-layout-grid-align:none'><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%;color:black'>&nbsp;</span><span\r\nclass=GramE><b><span style='mso-bidi-font-size:10.0pt;line-height:115%'>J13-</span></b><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%'>L.</span></span><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%'> <span class=SpellE>Singhal</span>,\r\n<st1:place w:st=\"on\">E. <span class=SpellE>Bozorgzadeh</span></st1:place>, and\r\nD. <span class=SpellE>Eppstein</span>, &quot;Interconnect Criticality Driven\r\nDelay Relaxation&quot;, in <i>IEEE Transactions on CAD (TCAD),</i><span\r\nstyle='mso-bidi-font-style:italic'>pp.1803-1817, ,No. 10,<span\r\nstyle='mso-spacerun:yes'>\ufffd </span>Vol. 26, 2007.</span><span style='color:black'><o:p></o:p></span></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><b><span style='mso-bidi-font-size:10.0pt;line-height:115%'>J12-\r\n</span></b><span style='mso-bidi-font-size:10.0pt;line-height:115%;color:black'>S.\r\nBanerjee, E. <span class=SpellE>Bozorgzadeh</span>, N. <span class=SpellE>Dutt</span>,\r\n&quot;Integrating physical constraints in HW-SW partitioning for architectures\r\nwith partial dynamic reconfiguration&quot;, </span><span style='mso-bidi-font-size:\r\n10.0pt;line-height:115%'>in <i>IEEE Transactions on VLSI (TVLSI), </i><span\r\nclass=SpellE>Vol</span> 14 (11), <span class=SpellE>pp</span> 1189-1202,\r\n&nbsp;Nov 2006<i><span style='color:black'>.</span></i><span style='color:black'><o:p></o:p></span></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><b><span style='mso-bidi-font-size:10.0pt;line-height:115%'>J11-\r\n</span></b><span style='mso-bidi-font-size:10.0pt;line-height:115%'>S. <span\r\nclass=SpellE>Ghiasi</span>, E. <span class=SpellE>Bozorgzadeh</span>, P. Huang,\r\nR. <span class=SpellE>Jafari</span>, and M. <span class=SpellE>Sarrafzadeh</span>,\r\n&quot;A Unified Theory of Timing Budget Management&quot;,<span\r\nstyle='mso-spacerun:yes'>\ufffd </span>in&nbsp; <i>IEEE Transactions on\r\nComputer-Aided Design of Integrated Circuits and Systems (TCAD),</i></span><span\r\nstyle='font-size:14.0pt;mso-bidi-font-size:11.0pt;line-height:115%'> </span><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%'>Vol. 25, No. 11, pp.\r\n2364-2375, November 2006.<b><o:p></o:p></b></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><b><span style='mso-bidi-font-size:10.0pt;line-height:115%'>J10-\r\n</span></b><span style='mso-bidi-font-size:10.0pt;line-height:115%'>S. <span\r\nclass=SpellE>Pasricha</span>, N. <span class=SpellE>Dutt</span>, , E. <span\r\nclass=SpellE>Bozorgzadeh</span>, M. Ben-<span class=SpellE>Romdhane</span>,\r\n&quot;</span><span style='mso-bidi-font-family:\"Courier New\"'> </span>FABSYN: <span\r\nclass=SpellE>Floorplan</span>-Aware Bus Architecture <span style='mso-bidi-font-size:\r\n10.0pt;line-height:115%'>Synthesis&quot;, in <i>IEEE Transactions on VLSI\r\n(TVLSI),</i><b> </b><span style='mso-bidi-font-weight:bold'>pp. 241-253</span><span\r\nstyle='mso-bidi-font-style:italic'> ,Vol. 14, No. 3, 2006.</span><o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><b><span lang=NL style='mso-bidi-font-size:10.0pt;\r\nline-height:115%;mso-ansi-language:NL'>J9- </span></b><span lang=NL\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%;mso-ansi-language:NL'>G.\r\nWang, S. Sivaswamy, C.&nbsp; </span><span class=SpellE><span style='mso-bidi-font-size:\r\n10.0pt;line-height:115%'>Ababei</span></span><span style='mso-bidi-font-size:\r\n10.0pt;line-height:115%'>,&nbsp; K. <span class=SpellE>Bazargan</span>, R. <span\r\nclass=SpellE>Kastner</span>, and E. <span class=SpellE>Bozorgzadeh</span>,\r\n&quot;Statistical Analysis and Design of HARP FPGAs&quot;,<span\r\nstyle='mso-spacerun:yes'>\ufffd </span>in <i>IEEE Transactions on Computer-Aided\r\nDesign of Integrated Circuits and Systems (TCAD),</i><span style='mso-bidi-font-style:\r\nitalic'> pp. 2088-2102, Vol. 25, No. 10, 2006</span>.</span><span\r\nstyle='font-size:14.0pt;mso-bidi-font-size:11.0pt;line-height:115%'><o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><b><span style='mso-bidi-font-size:10.0pt;line-height:115%'>J8-</span></b><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%'> S. <span class=SpellE>Ghiasi</span>,\r\nK. Nguyen, <st1:place w:st=\"on\">E. <span class=SpellE>Bozorgzadeh</span></st1:place>,\r\nM. <span class=SpellE>Sarrafzadeh</span>, <i>&quot;</i>Efficient Timing Budget\r\nManagement for Accuracy Improvement in a Collaborative Object Tracking System<i>&quot;,&nbsp;\r\n</i>in <span style='mso-spacerun:yes'>\ufffd</span><i>Journal of VLSI Signal\r\nProcessing for Signal Processing and Video Technology, 42(1), pp. 43-55</i>.\r\n2006<span style='mso-bidi-font-style:italic'>.</span>&nbsp;</span><span\r\nstyle='font-size:14.0pt;mso-bidi-font-size:11.0pt;line-height:115%'><o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><b><span style='mso-bidi-font-size:10.0pt;line-height:115%'>J7-</span></b><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%'> S. <span class=SpellE>Ogrenci</span>\r\n<span class=SpellE>Memik</span>, R. <span class=SpellE>Kastner</span>, E. <span\r\nclass=SpellE>Bozorgzadeh</span>, and M. <span class=SpellE>Sarrafzadeh</span>,\r\n&quot;A Scheduling Algorithm for Optimization and Early Planning in High level\r\nSynthesis&quot;,&nbsp; <i>ACM Transactions on Design Automation of Electronic\r\nSystems (TODAES), </i>Vol. 10, No. 1, pp. 33\ufffd57, January 2005</span><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%;mso-bidi-font-family:Arial'>.</span><span\r\nstyle='font-size:14.0pt;mso-bidi-font-size:11.0pt;line-height:115%'><o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><b><span style='mso-bidi-font-size:10.0pt;line-height:115%'>J6-</span></b><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%'> E. <span class=SpellE>Bozorgzadeh</span>,\r\nS. <span class=SpellE>Ghiasi</span>, A. Takahashi , and M. <span class=SpellE>Sarrafzadeh</span>,\r\n&quot;Optimal Integer Delay Budget Assignment on Directed Acyclic Graphs&quot;,\r\nin <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and\r\nSystems (TCAD),</i></span><span style='mso-bidi-font-size:10.0pt;line-height:\r\n115%;mso-bidi-font-family:Arial'> </span><span style='mso-bidi-font-size:10.0pt;\r\nline-height:115%'>Vol. 23, No. 7, <span style='mso-spacerun:yes'>\ufffd</span>pp.\r\n1184- 1199 , August 2004.</span><span style='font-size:14.0pt;mso-bidi-font-size:\r\n11.0pt;line-height:115%'><o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><b><span style='mso-bidi-font-size:10.0pt;line-height:115%'>J5-</span></b><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%'> E. <span class=SpellE>Bozrgzadeh</span>,\r\nS. <span class=SpellE>Ogrenci</span> <span class=SpellE>Memik</span>, X. Yang,\r\nand M. <span class=SpellE>Sarrafzadeh</span>, &quot;<span class=SpellE>Routability</span>-driven\r\nPacking : Metrics and Algorithms for Cluster-based FPGAs&quot;, &nbsp;in&nbsp; <i>Journal\r\nof Circuits, Systems, and Computers (JCSC</i>), Vol. 13, No. 1, pp. 77-100,\r\nFeb. 2004.</span><span style='font-size:14.0pt;mso-bidi-font-size:11.0pt;\r\nline-height:115%'><o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><b><span style='mso-bidi-font-size:10.0pt;line-height:115%'>&nbsp;J4-\r\n</span></b><span style='mso-bidi-font-size:10.0pt;line-height:115%'>E. <span\r\nclass=SpellE>Bozorgzadeh</span>, R. <span class=SpellE>Kastner</span>, and <span\r\nclass=SpellE>Majid</span> <span class=SpellE>Sarrafzadeh</span>, &quot;Creating\r\nand Exploiting Flexibility in Rectilinear Steiner Trees&quot;<span\r\nstyle='color:black'>,</span> <i><span style='color:black'>IEEE Transactions on\r\nComputer-Aided Design of Integrated Circuits and Systems (TCAD), </span></i><span\r\nstyle='color:black'>pp.605-615, Vol. 22, No. 5, May 2003. </span></span><span\r\nstyle='font-size:14.0pt;mso-bidi-font-size:11.0pt;line-height:115%'><o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><b><span style='mso-bidi-font-size:10.0pt;line-height:115%'>J3-</span></b><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%'> R. <span class=SpellE>Kastner</span>,\r\nAdam Kaplan,&nbsp; S. <span class=SpellE>Ogrenci</span> <span class=SpellE>Memik</span>,\r\nE. <span class=SpellE>Bozorgzadeh</span>, &quot;Instruction Generation for\r\nHybrid Reconfigurable Systems&quot;, <i>ACM Transactions on Design Automation\r\nof Embedded Systems (TODAES), </i>pp. 605-627, Vol.7, No. 4, October 2002<i>. </i></span><span\r\nstyle='font-size:14.0pt;mso-bidi-font-size:11.0pt;line-height:115%'><o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><b><span style='mso-bidi-font-size:10.0pt;line-height:115%'>J2-</span></b><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%'> C. Chen, <st1:place w:st=\"on\">E.\r\n <span class=SpellE>Bozorgzadeh</span></st1:place>, A. <span class=SpellE>Srivastava</span>,\r\nand <span class=SpellE>Majid</span> <span class=SpellE>Sarrafzadeh</span>,\r\n&quot;Budget Management with Applications&quot;<span class=GramE><span\r\nstyle='color:black'>,</span> <i><span style='color:black'>&nbsp;<span\r\nclass=SpellE>Algorithmica</span></span></i></span><i><span style='color:black'>,</span></i><span\r\nstyle='color:black'> Vol. 34, No. 3,&nbsp; pp. 261-275, July 2002. </span></span><span\r\nstyle='font-size:14.0pt;mso-bidi-font-size:11.0pt;line-height:115%'><o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal><b><span style='mso-bidi-font-size:10.0pt;line-height:115%'>J1-</span></b><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%'> R. <span class=SpellE>Kastner</span>,\r\nE. <span class=SpellE>Bozorgzadeh</span>, and M. <span class=SpellE>Sarrafzadeh</span>,\r\n&quot;Pattern Routing: Use and Theory for Increasing Predictability and\r\nAvoiding Coupling&quot;, <i>IEEE Transactions on Computer-Aided Design of\r\nIntegrated Circuits and Systems (TCAD), </i>pp. 777-790, vol. 21, No. 7, July\r\n2002<o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal><span style='mso-bidi-font-size:10.0pt;line-height:115%'><o:p>&nbsp;</o:p></span></p>\r\n\r\n<h2><span style='font-family:\"Calibri\",\"sans-serif\";mso-ascii-theme-font:minor-latin;\r\nmso-hansi-theme-font:minor-latin'>Conference Papers<o:p></o:p></span></h2>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto'><b><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%;mso-fareast-language:JA'>C50-\r\n</span></b><span class=SpellE><span style='mso-bidi-font-size:10.0pt;\r\nline-height:115%;mso-bidi-font-style:italic'>Mehryar</span></span><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%;mso-bidi-font-style:italic'> <span\r\nclass=SpellE>Rahmatian</span>, <span class=SpellE>Hessam</span> <span\r\nclass=SpellE>Kooti</span>, Ian Harris and <span class=SpellE>Elaheh</span> <span\r\nclass=SpellE>Bozorgzadeh</span>, \ufffd</span><span style='mso-bidi-font-size:10.0pt;\r\nline-height:115%'>Minimization of Trojan Footprint by Reducing Delay and Area\r\nImpact<span class=dftblue> \ufffd, in <i style='mso-bidi-font-style:normal'>IEEE\r\nInternational Symposium on Defect and Fault Tolerance in VLSI and\r\nNanotechnology Systems</i>, October 2012.</span></span><span style='mso-bidi-font-size:\r\n10.0pt;line-height:115%;mso-fareast-language:JA;mso-bidi-font-weight:bold'><o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><span class=GramE><b><span style='mso-bidi-font-size:10.0pt;\r\nline-height:115%;color:black;mso-fareast-language:JA'>C49- </span></b><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%;color:black'>M.<span\r\nclass=apple-converted-space>&nbsp;</span><span class=SpellE><span class=spelle>Rahmatian</span></span>,<span\r\nclass=apple-converted-space>&nbsp;</span><span style='mso-bidi-font-weight:\r\nbold'>H. <span class=SpellE>Kooti</span></span>, I. Harris and E. <span\r\nclass=SpellE>Bozorgzadeh</span>, &quot;<span style='mso-bidi-font-weight:bold'>\r\nAdaptable Intrusion Detection Using Partial Runtime Reconfiguration\ufffd, </span><span\r\nclass=grame>in</span><span class=apple-converted-space>&nbsp;</span><i\r\nstyle='mso-bidi-font-style:normal'>30th IEEE International Conference on\r\nComputer Design (ICCD\ufffd12),</i> October 2012.</span></span><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%;color:black;mso-fareast-language:\r\nJA;mso-bidi-font-weight:bold'><o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><b><span style='mso-bidi-font-size:10.0pt;line-height:115%;\r\ncolor:black;mso-fareast-language:JA'>C48- </span></b><span style='mso-bidi-font-size:\r\n10.0pt;line-height:115%;color:black;mso-bidi-font-weight:bold'>H. <span\r\nclass=SpellE>Kooti</span></span><span style='mso-bidi-font-size:10.0pt;\r\nline-height:115%;color:black'>, N. Dang, D. Mishra, E. <span class=SpellE>Bozorgzadeh</span>,\r\n&quot;<span style='mso-bidi-font-weight:bold'>Energy Budget Management for\r\nEnergy Harvesting Embedded Systems</span>&quot;, <span class=grame>in</span><span\r\nclass=apple-converted-space>&nbsp;</span><i style='mso-bidi-font-style:normal'>18th\r\nIEEE International Conference on Embedded and Real-Time Computing System and\r\nApplications (<span style='mso-bidi-font-weight:bold'>RTCSA12), </span></i><span\r\nstyle='mso-bidi-font-weight:bold'>August 2012.</span></span><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%;color:black;mso-fareast-language:\r\nJA;mso-bidi-font-weight:bold'><o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto'><b><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%;color:black;mso-fareast-language:\r\nJA'>C47-</span></b><span style='mso-bidi-font-size:10.0pt;line-height:115%;\r\ncolor:black'> D. Mishra, Y. <span class=SpellE>Samei</span>, N. Dang, R. <span\r\nclass=SpellE>Doemer</span>, E. <span class=SpellE>Bozorgzadeh</span><span\r\nclass=apple-converted-space>, </span></span><span style='mso-bidi-font-size:\r\n10.0pt;line-height:115%;color:black;mso-fareast-language:JA;mso-bidi-font-weight:\r\nbold'><span style='mso-spacerun:yes'>\ufffd</span>\ufffd</span><span style='mso-bidi-font-size:\r\n10.0pt;line-height:115%;color:black;mso-bidi-font-weight:bold'>Multi-layer\r\nConfiguration Exploration of <span class=SpellE>MPSoCs</span> for Streaming\r\nApplications</span><span class=apple-converted-space><span style='mso-bidi-font-size:\r\n10.0pt;line-height:115%;color:black'>\ufffd, in </span></span><i style='mso-bidi-font-style:\r\nnormal'><span style='mso-bidi-font-size:10.0pt;line-height:115%;color:black'>Electronic\r\nSystem Level Synthesis Conference, S</span></i><span style='mso-bidi-font-size:\r\n10.0pt;line-height:115%;color:black'>an Francisco, California, June 2012<span\r\nclass=apple-converted-space>.</span></span><b><span style='mso-bidi-font-size:\r\n10.0pt;line-height:115%;color:black;mso-fareast-language:JA'><o:p></o:p></span></b></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><b><span style='mso-bidi-font-size:10.0pt;line-height:115%;\r\ncolor:black;mso-fareast-language:JA'>C46- </span></b><span style='mso-bidi-font-size:\r\n10.0pt;line-height:115%;color:black'>L.<span class=apple-converted-space>&nbsp;</span><span\r\nclass=SpellE><span class=spelle>Singhal</span></span>,<span\r\nclass=apple-converted-space>&nbsp;</span><span style='mso-bidi-font-weight:\r\nbold'>H. <span class=SpellE>Kooti</span></span><span\r\nclass=apple-converted-space>&nbsp;</span>and E. <span class=SpellE>Bozorgzadeh</span>,\r\n<span class=GramE>&quot;<span class=apple-converted-space>&nbsp;</span><span\r\nstyle='mso-bidi-font-weight:bold'>Process</span></span><span style='mso-bidi-font-weight:\r\nbold'> Variation-aware Task Replication for Throughput Optimization in\r\nConfigurable <span class=SpellE>MPSoCs</span>\ufffd, </span><span class=grame>in</span><span\r\nclass=apple-converted-space>&nbsp;</span>2012 <i style='mso-bidi-font-style:\r\nnormal'>Electronic System Level Synthesis Conference (ESLsyn12), </i>June 2012.</span><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%;color:black;mso-fareast-language:\r\nJA;mso-bidi-font-weight:bold'><o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><b><span style='mso-bidi-font-size:10.0pt;line-height:115%;\r\ncolor:black;mso-fareast-language:JA'>C45- </span></b><span class=SpellE><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%;color:black;background:white'>Shahin</span></span><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%;color:black;background:white'>\r\n<span class=SpellE>Golshan</span>,<span class=apple-converted-space>&nbsp;</span></span><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%;background:white'>Amin <span\r\nclass=SpellE>Khajeh</span><span style='color:black'>,<span\r\nclass=apple-converted-space>&nbsp;</span></span><span class=SpellE>Houman</span>\r\n<span class=SpellE>Homayoun</span><span style='color:black'>,<span\r\nclass=apple-converted-space>&nbsp;</span></span>Eli <span class=SpellE>Bozorgzadeh</span><span\r\nstyle='color:black'>,<span class=apple-converted-space>&nbsp;</span></span>Ahmed\r\nM. <span class=SpellE>Eltawil</span><span style='color:black'>,<span\r\nclass=apple-converted-space>&nbsp;</span></span><span class=SpellE>Fadi</span>\r\nJ. <span class=SpellE>Kurdahi</span><span style='color:black'>:\r\nReliability-aware placement in SRAM-based FPGA for voltage scaling realization\r\nin the presence of process variations.<span class=apple-converted-space>&nbsp;</span></span><i\r\nstyle='mso-bidi-font-style:normal'>CODES+ISSS 2011</i><span style='color:black'>:\r\n257-266<o:p></o:p></span></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto'><b><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%;color:black;mso-fareast-language:\r\nJA'>C44- </span></b><span class=SpellE><span style='mso-bidi-font-size:10.0pt;\r\nline-height:115%;color:black'>Nga</span></span><span style='mso-bidi-font-size:\r\n10.0pt;line-height:115%;color:black'> Dang, <span class=SpellE>Elaheh</span> <span\r\nclass=SpellE>Bozorgzadeh</span>, <span class=SpellE>Nalini</span> <span\r\nclass=SpellE><span class=GramE>Venkatasubramanian</span></span><span\r\nclass=GramE><span class=apple-converted-space>&nbsp;</span><span\r\nstyle='mso-bidi-font-weight:bold'>,</span></span><span style='mso-bidi-font-weight:\r\nbold'> \ufffd<span class=SpellE>QuARES</span>: Quality-aware Data Collection in\r\nEnergy Harvesting Sensor Networks</span><span class=apple-converted-space>\ufffd, </span><i\r\nstyle='mso-bidi-font-style:normal'>2nd Green Computing Conference (IGCC'11),</i>\r\nJuly 25-28, 2011, Florida, USA<span class=apple-converted-space>.</span></span><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%;color:black;mso-fareast-language:\r\nJA;mso-bidi-font-weight:bold'><o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><b><span style='mso-bidi-font-size:10.0pt;line-height:115%;\r\ncolor:black;mso-fareast-language:JA'>C43-</span></b><span style='mso-bidi-font-size:\r\n10.0pt;line-height:115%;color:black;background:white'> <span class=SpellE>Shahin</span>\r\n<span class=SpellE>Golshan</span>,<span class=apple-converted-space>&nbsp;</span></span><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%;background:white'>Love <span\r\nclass=SpellE>Singhal</span><span style='color:black'>,<span\r\nclass=apple-converted-space>&nbsp;</span></span>Eli <span class=SpellE>Bozorgzadeh</span><span\r\nstyle='color:black'>: Process variation aware system-level load assignment for\r\ntotal energy minimization using stochastic ordering.<span\r\nclass=apple-converted-space>&nbsp;</span></span><i style='mso-bidi-font-style:\r\nnormal'>ISQED 2011</i><span style='color:black'>: pp. 566-571.</span></span><b><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%;color:black;mso-fareast-language:\r\nJA'><o:p></o:p></span></b></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><b><span style='mso-bidi-font-size:10.0pt;line-height:115%;\r\ncolor:black;mso-fareast-language:JA'>C42</span></b><span style='mso-bidi-font-size:\r\n10.0pt;line-height:115%;color:black;mso-fareast-language:JA;mso-bidi-font-weight:\r\nbold'>- </span><span style='mso-bidi-font-size:10.0pt;line-height:115%;\r\ncolor:black;mso-bidi-font-weight:bold'>H. <span class=SpellE>Kooti</span></span><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%;color:black'>, D. Mishra and\r\nE. <span class=SpellE>Bozorgzadeh</span><span class=GramE>,<span\r\nstyle='mso-spacerun:yes'>\ufffd </span>&quot;</span><span style='mso-bidi-font-weight:\r\nbold'>Reconfiguration-aware real time Scheduling under <span class=SpellE>QoS</span>\r\nConstraint</span>&quot;,<span class=grame> <i style='mso-bidi-font-style:normal'>in</i></span><span\r\nclass=apple-converted-space><i style='mso-bidi-font-style:normal'>&nbsp;</i></span><i\r\nstyle='mso-bidi-font-style:normal'>16th Asia and South Pacific Design\r\nAutomation Conference<span class=apple-converted-space>&nbsp;</span><span\r\nstyle='mso-bidi-font-weight:bold'>(ASP-DAC11)</span></i><span style='mso-bidi-font-weight:\r\nbold'>, January 2011<b>.</b></span></span><b><span style='mso-bidi-font-size:\r\n10.0pt;line-height:115%;color:black;mso-fareast-language:JA'><o:p></o:p></span></b></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><b><span style='mso-bidi-font-size:10.0pt;line-height:115%;\r\ncolor:black;mso-fareast-language:JA'>C41- </span></b><span style='mso-bidi-font-size:\r\n10.0pt;line-height:115%;color:black;mso-fareast-language:JA;mso-bidi-font-weight:\r\nbold'>H.&nbsp;<span class=SpellE>Kooti</span>, E.&nbsp;<span class=SpellE>Bozorgzadeh</span>,\r\n&quot;Unified Theory of Real-Time Task Scheduling and Dynamic Voltage/Frequency\r\nScaling on&nbsp;<span class=SpellE>MPSoCs</span>&quot;, in&nbsp;<i\r\nstyle='mso-bidi-font-style:normal'>ACM/IEEE<span class=GramE>&nbsp;&nbsp;International</span>\r\nConference on Computer-Aided Design&nbsp;(ICCAD10),</i> San Jose, November 2010.<b><o:p></o:p></b></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><b><span style='mso-bidi-font-size:10.0pt;line-height:115%;\r\ncolor:black;mso-fareast-language:JA'>C40-</span></b><span style='mso-bidi-font-size:\r\n10.0pt;line-height:115%;color:black'> </span><span style='mso-bidi-font-size:\r\n10.0pt;line-height:115%;color:black;mso-fareast-language:JA;mso-bidi-font-weight:\r\nbold'>S. <span class=SpellE>Golshan</span>,&nbsp;E <span class=SpellE>Bozorgzadeh</span>,&nbsp;B.\r\n<span class=SpellE>Carri\ufffdn</span> <span class=SpellE>Sch\ufffdfer</span>,&nbsp;K.\r\nWakabayashi,&nbsp;H. <span class=SpellE>Homayoun</span>,&nbsp;A.. <span\r\nclass=SpellE>Veidenbaum</span>, \ufffdExploiting power budgeting in thermal-aware\r\ndynamic placement for reconfigurable systems\ufffd, in <i style='mso-bidi-font-style:\r\nnormal'>IEEE &nbsp;&nbsp;International Symposium on Low Power Electronics and\r\nDesign (ISLPED), </i>pp. 49-54, 2010. <o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><b><span style='mso-bidi-font-size:10.0pt;line-height:115%;\r\ncolor:black;mso-fareast-language:JA'>C39- </span></b><span style='mso-bidi-font-size:\r\n10.0pt;line-height:115%;color:black;mso-fareast-language:JA;mso-bidi-font-weight:\r\nbold'>H. <span class=SpellE>Homayoun</span>, S. <span class=SpellE>Golshan</span>,\r\nE. <span class=SpellE>Bozorgzadeh</span>, <span class=SpellE>Fadi</span> <span\r\nclass=SpellE>Kurdahi</span>, Alex <span class=SpellE>Veidenbaum</span>, <b>\ufffd</b>Post-Synthesis\r\nSleep Transistor Insertion for Leakage Power Optimization in Clock Tree\r\nNetworks\ufffd, in<b> </b>11th &nbsp;<i style='mso-bidi-font-style:normal'>IEEE\r\nInternational</i> <i style='mso-bidi-font-style:normal'>Symposium on Quality\r\nElectronic Design. <span class=GramE>(ISQED), <span style='font-style:normal'>pp.\r\n499-507, 2010.</span></span></i><b><o:p></o:p></b></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><b><span style='mso-bidi-font-size:10.0pt;line-height:115%;\r\ncolor:black;mso-fareast-language:JA'>C38- </span></b><span style='mso-bidi-font-size:\r\n10.0pt;line-height:115%;color:black;mso-fareast-language:JA;mso-bidi-font-weight:\r\nbold'>H. <span class=SpellE>Kooti</span>, E. <span class=SpellE>Bozorgzadeh</span>,\r\nS. Liao and L. <span class=SpellE>Bao</span>, &quot;Reconfiguration-aware\r\nSpectrum Sharing for FPGA based Software Defined Radio&quot;, in 17th <i\r\nstyle='mso-bidi-font-style:normal'>Reconfigurable Architectures Workshop\r\n(RAW10),</i> Atlanta, April 2010. <o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><b><span style='mso-bidi-font-size:10.0pt;line-height:115%;\r\ncolor:black;mso-fareast-language:JA'>C37- </span></b><span style='mso-bidi-font-size:\r\n10.0pt;line-height:115%;color:black;mso-fareast-language:JA;mso-bidi-font-weight:\r\nbold'>H. <span class=SpellE>Kooti</span>, E. <span class=SpellE>Bozorgzadeh</span>,\r\nS. Liao and L. <span class=SpellE>Bao</span>, &quot;Transition-aware Real-Time\r\nTask Scheduling for Reconfigurable Embedded Systems&quot;, in <i\r\nstyle='mso-bidi-font-style:normal'>IEEE Design, Automation and Test in Europe\r\n(DATE10),</i> Germany, pp. 232-237, March 2010 <o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><span class=GramE><b><span style='mso-bidi-font-size:10.0pt;\r\nline-height:115%;color:black;mso-fareast-language:JA'>C36-</span></b><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%;color:black;mso-fareast-language:\r\nJA;mso-bidi-font-weight:bold'> L. <span class=SpellE>Bao</span>, S. Liao and E.\r\n<span class=SpellE>Bozorgzadeh</span>, &quot;<i>Spectrum Access Scheduling\r\namong Heterogeneous Wireless Systems</i>&quot;, in Proc. of SDR Forum Technical\r\nConference and Product Exposition (SDR), Washington, DC, 2009.</span></span><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%;color:black;mso-fareast-language:\r\nJA;mso-bidi-font-weight:bold'><o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><b><span style='mso-bidi-font-size:10.0pt;line-height:115%;\r\ncolor:black;mso-fareast-language:JA'>C35- </span></b><span style='mso-bidi-font-size:\r\n10.0pt;line-height:115%;color:black;mso-fareast-language:JA;mso-bidi-font-weight:\r\nbold'>S. <span class=SpellE>Golshan</span>, and E. <span class=SpellE>Bozorgzadeh</span>,\r\n&quot;SEU-Aware Resource Binding for Modular Redundancy Based Designs on\r\nFPGAs&quot;, to appear in <i>ACM/IEEE International Conference on Design,\r\nAutomation, and Test in Europe (DATE),</i> pp. 1124-1129, April 2009.<o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><b><span style='mso-bidi-font-size:10.0pt;line-height:115%;\r\ncolor:black;mso-fareast-language:JA'>C34</span></b><span style='mso-bidi-font-size:\r\n10.0pt;line-height:115%;color:black;mso-fareast-language:JA;mso-bidi-font-weight:\r\nbold'>- L. <span class=SpellE>Singhal</span> and E. <span class=SpellE>Bozorgzadeh</span>,\r\n&quot; Process Variation Aware System-level Task Allocation using Stochastic\r\nOrdering of Delay Distributions&quot;, in <i>ACM/IEEE International Conference\r\non Computer-Aided Design (ICCAD)</i>, pp. 570-574, November 2008.<o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><b><span style='mso-bidi-font-size:10.0pt;line-height:115%;\r\ncolor:black;mso-fareast-language:JA'>C33- </span></b><span style='mso-bidi-font-size:\r\n10.0pt;line-height:115%'>L. <span class=SpellE>Singhal</span>, S. Oh, and E. <span\r\nclass=SpellE>Bozorgzadeh</span>, &quot; Yield Maximization for System-level\r\nTask Assignment and Configuration Selection of Configurable\r\nMultiprocessors&quot;, in <i style='mso-bidi-font-style:normal'>ACM/IEEE\r\nIEEE/ACM international Conference on Hardware/Software <span class=SpellE>Codesign</span>\r\nand System Synthesis (CODES+ISSS),</i> pp. 249-254, October 2008.<o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><b><span style='mso-bidi-font-size:10.0pt;line-height:115%;\r\nmso-fareast-language:JA'>C32. </span></b><span style='mso-bidi-font-size:10.0pt;\r\nline-height:115%;mso-fareast-language:JA;mso-bidi-font-weight:bold'>A. <span\r\nclass=SpellE>Gholamipour</span>, E. <span class=SpellE>Bozorgzadeh</span>, and\r\nL. <span class=SpellE>Bao</span>, \ufffdSeamless Sequence of Software Defined Radio\r\nDesigns through Hardware <span class=SpellE>Reconfigurability</span> of\r\nFPGAs\ufffd,<span style='mso-spacerun:yes'>\ufffd </span>in <i style='mso-bidi-font-style:\r\nnormal'>IEEE International Conference on Computer Design (ICCD),</i>pp. 260-265,\r\nOctober 2008.<i style='mso-bidi-font-style:normal'><o:p></o:p></i></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><b><span style='mso-bidi-font-size:10.0pt;line-height:115%;\r\ncolor:black;mso-fareast-language:JA'>C31-<span class=GramE>&nbsp; <span\r\nstyle='font-weight:normal'>L</span></span></span></b><span style='mso-bidi-font-size:\r\n10.0pt;line-height:115%;color:black;mso-fareast-language:JA'>. <span\r\nclass=SpellE>Singhal</span>, S. Oh, and E. <span class=SpellE>Bozorgzadeh</span>,\r\n&quot;Statistical Power Profile Correlation for Realistic Thermal\r\nEstimation&quot;, in <i>ACM/IEEE Asia-South Pacific Design Automation\r\nConference (ASPDAC)</i>, pp. 67-70, January 2008.<o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><b><span style='mso-bidi-font-size:10.0pt;line-height:115%;\r\ncolor:black;mso-fareast-language:JA'>C30- </span></b><span style='mso-bidi-font-size:\r\n10.0pt;line-height:115%;color:black;mso-fareast-language:JA;mso-bidi-font-weight:\r\nbold'>A. <span class=SpellE>Gholamipour</span>, E. <span class=SpellE>Bozorgzadeh</span>\r\n<span style='mso-spacerun:yes'>\ufffd</span>and S. Banerjee, \ufffdEnergy-aware\r\nCo-processor Selection for Embedded Processors on FPGAs\ufffd, in<i\r\nstyle='mso-bidi-font-style:normal'> International Conference on Computer Design\r\n(ICCD)</i>, pp. 158-163, October 2007.<o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><b><span style='mso-bidi-font-size:10.0pt;line-height:115%;\r\ncolor:black'>C29- L</span></b><span style='mso-bidi-font-size:10.0pt;\r\nline-height:115%;color:black'>. <span class=SpellE>Singhal</span> and E. <span\r\nclass=SpellE>Bozorgzadeh</span>, &quot;Novel multi-layer <span class=SpellE>floorplanning</span>\r\nfor Heterogeneous FPGAs&quot;, in <i>IEEE International Conference on Field\r\nProgrammable Logic and Applications (FPL)</i>, pp. 613-616, <span\r\nstyle='mso-spacerun:yes'>\ufffd</span>August 2007.<o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><b><span style='mso-bidi-font-size:10.0pt;line-height:115%;\r\ncolor:black'>C28- </span></b><span style='mso-bidi-font-size:10.0pt;line-height:\r\n115%;color:black'>S. <span class=SpellE>Golshan</span> and E. <span\r\nclass=SpellE>Bozorgzadeh</span>, &quot;Single-Event-Upset Awareness in FPGA\r\nRouting&quot;, in Proc. of<span style='mso-spacerun:yes'>\ufffd </span><i>ACM/IEEE\r\nDesign Automation Conference (DAC),</i> p. 330 \ufffd 333, June 2007.<o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><b><span style='mso-bidi-font-size:10.0pt;line-height:115%;\r\ncolor:black'>C27- </span></b><span style='mso-bidi-font-size:10.0pt;line-height:\r\n115%;color:black'>S. Banerjee, E. <span class=SpellE>Bozorgzadeh</span>, J <span\r\nclass=SpellE>Noguera</span>, and N. <span class=SpellE>Dutt</span>,\r\n&quot;Selective bandwidth and resource management in scheduling for dynamically\r\nreconfigurable architectures&quot;<span class=GramE>,<span\r\nstyle='mso-spacerun:yes'>\ufffd </span>in</span> Proc. of <i>ACM/IEEE Design\r\nAutomation Conference (DAC), </i><span style='mso-bidi-font-style:italic'>pp.\r\n771 \ufffd 776, June </span>2007.<o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><b><span style='mso-bidi-font-size:10.0pt;line-height:115%'>C26-\r\n</span></b><span style='mso-bidi-font-size:10.0pt;line-height:115%'>L. <span\r\nclass=SpellE>Singhal</span> and E. <span class=SpellE>Bozorgzadeh</span>,\r\n&quot;Heterogeneous <span class=SpellE>Floorplanner</span> for FPGA&quot;, in <i>IEEE\r\nField Programmable Custom Computing Machines (FCCM)</i>, pp. 311-312, April\r\n2007.<b><o:p></o:p></b></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><span class=GramE><b><span style='mso-bidi-font-size:10.0pt;\r\nline-height:115%'>C25-</span></b><span style='mso-bidi-font-size:10.0pt;\r\nline-height:115%;color:black'>S.</span></span><span style='mso-bidi-font-size:\r\n10.0pt;line-height:115%;color:black'> Banerjee, E. <span class=SpellE>Bozorgzadeh</span>,\r\nJ. <span class=SpellE>Noguera</span>, <span style='mso-spacerun:yes'>\ufffd</span>N.\r\n<span class=SpellE>Dutt</span>, &quot;Minimizing Peak Power For Application\r\nChains on Architectures with Partial Dynamic Reconfiguration&quot;, in <i>International\r\nConference on Field Programmable Technology (FPT)</i>,</span><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%;mso-bidi-font-family:Arial'> pp.\r\n</span><span style='mso-bidi-font-size:10.0pt;line-height:115%;color:black'>273\r\n\ufffd 276, <span style='mso-spacerun:yes'>\ufffd</span>December 2006. <o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><b><span style='mso-bidi-font-size:10.0pt;line-height:115%'>C24-\r\n</span></b><span style='mso-bidi-font-size:10.0pt;line-height:115%'>L. <span\r\nclass=SpellE>Singhal</span> and E. <span class=SpellE>Bozorgzadeh</span>,\r\n&quot;Multi-layer <span class=SpellE>Floorplanning</span> on a Sequence of\r\nReconfigurable Designs&quot;, in <i>IEEE International Conference on Field\r\nProgrammable Logic and Applications (FPL)</i>, pp. 605-612<span class=GramE>, <span\r\nstyle='mso-spacerun:yes'>\ufffd</span>2006</span>.<b style='mso-bidi-font-weight:\r\nnormal'><i style='mso-bidi-font-style:normal'><u> (<span class=GramE>received</span>\r\nthe best paper award)</u></i></b><span style='color:black'><o:p></o:p></span></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><b><span style='mso-bidi-font-size:10.0pt;line-height:115%'>C23-\r\n</span></b><span style='mso-bidi-font-size:10.0pt;line-height:115%;mso-bidi-font-weight:\r\nbold'>S. Dai and E. <span class=SpellE>Bozorgzadeh</span>, \ufffdCAD Tool for FPGAs\r\nwith Embedded Hard Cores for Design Space Exploration of Future\r\nArchitectures\ufffd,<span style='mso-spacerun:yes'>\ufffd </span>in Proceedings of <i\r\nstyle='mso-bidi-font-style:normal'>IEEE </i></span><i style='mso-bidi-font-style:\r\nnormal'><span style='mso-bidi-font-size:10.0pt;line-height:115%'>Symposium on\r\nField-Programmable Custom Computing Machines,</span></i><span style='mso-bidi-font-size:\r\n10.0pt;line-height:115%'> pp. 329-330<i style='mso-bidi-font-style:normal'>,\r\nApril </i>2006.<b><o:p></o:p></b></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><span class=GramE><b><span style='mso-bidi-font-size:10.0pt;\r\nline-height:115%'>C22-</span></b><span style='mso-bidi-font-size:10.0pt;\r\nline-height:115%'>L.</span></span><span style='mso-bidi-font-size:10.0pt;\r\nline-height:115%'> <span class=SpellE>Singhal</span>, and E. <span\r\nclass=SpellE>Bozorgzadeh</span>, &quot;Physically-aware Exploitation of\r\nComponent Reuse in Partially Reconfigurable Architectures\ufffd, in Proceedings of <a\r\nhref=\"http://ieeexplore.ieee.org/xpl/RecentCon.jsp?punumber=10917\"><strong><i\r\nstyle='mso-bidi-font-style:normal'><span style='font-family:\"Calibri\",\"sans-serif\";\r\nmso-ascii-theme-font:minor-latin;mso-hansi-theme-font:minor-latin;mso-bidi-font-family:\r\n\"Times New Roman\";mso-bidi-theme-font:minor-bidi;color:windowtext;font-weight:\r\nnormal;mso-bidi-font-weight:bold;text-decoration:none;text-underline:none'>Parallel\r\nand Distributed Processing Symposium (IPDPS-RAW)</span></i></strong></a><strong><i><span\r\nstyle='font-family:\"Calibri\",\"sans-serif\";mso-ascii-theme-font:minor-latin;\r\nmso-hansi-theme-font:minor-latin;mso-bidi-font-family:\"Times New Roman\";\r\nmso-bidi-theme-font:minor-bidi;font-weight:normal'>, </span></i></strong><strong><span\r\nstyle='font-family:\"Calibri\",\"sans-serif\";mso-ascii-theme-font:minor-latin;\r\nmso-hansi-theme-font:minor-latin;mso-bidi-font-family:\"Times New Roman\";\r\nmso-bidi-theme-font:minor-bidi;font-weight:normal'>Greece<i>, April </i>2006.</span></strong><b\r\nstyle='mso-bidi-font-weight:normal'><o:p></o:p></b></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><b style='mso-bidi-font-weight:normal'><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%'>&nbsp;<span class=GramE><span\r\nstyle='mso-bidi-font-weight:bold'>C21-</span><span style='font-weight:normal'>S.</span></span></span></b><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%'> Banerjee, E. <span\r\nclass=SpellE>Bozorgzadeh</span>, and N. <span class=SpellE>Dutt</span>,\r\n&quot;PARLGRAN: Parallelism Granularity Selection for Scheduling Task Chains on\r\nDynamically Reconfigurable Architectures&quot;, in <i>ACM/IEEE</i> <i>Asia-South\r\nPacific Design Automation Conference (ASPDAC'01)</i>, pp.491-496 Japan, January\r\n2006.<o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><b><span style='mso-bidi-font-size:10.0pt;line-height:115%'>C20-\r\n</span></b><span style='mso-bidi-font-size:10.0pt;line-height:115%'>L. <span\r\nclass=SpellE>Singhal</span> and E. <span class=SpellE>Bozorgzadeh</span>, \ufffdFast\r\nTiming Closure through Interconnect Criticality Driven Delay Relaxation&quot;,\r\nin <i>ACM/IEEE International Conference on Computer-Aided Design (ICCAD)</i>,\r\npp. 791-796, Nov. 2005.<o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><b><span style='mso-bidi-font-size:10.0pt;line-height:115%'>C19-\r\n</span></b><span style='mso-bidi-font-size:10.0pt;line-height:115%'>S.\r\nBanerjee, E. <span class=SpellE>Bozorgzadeh</span>, N. <span class=SpellE>Dutt</span>,\r\n&quot;Physically-aware HW-SW Partitioning for reconfigurable architectures with\r\npartial dynamic reconfiguration&quot;, in <i>ACM/IEEE Design Automation\r\nConference (DAC)</i>, pp. <span style='color:black'>335 \ufffd 340, </span>June 2005<o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><b><span style='mso-bidi-font-size:10.0pt;line-height:115%'>C18-\r\n</span></b><span style='mso-bidi-font-size:10.0pt;line-height:115%'>S. <span\r\nclass=SpellE>Pasricha</span>, N. <span class=SpellE>Dutt</span>, , E. <span\r\nclass=SpellE>Bozorgzadeh</span>, M. Ben-<span class=SpellE>Romdhane</span>,\r\n&quot;<span class=SpellE>Floorplan</span>-aware Automated Synthesis of\r\nBus-based Communication Architectures&quot;,&nbsp; in <i>ACM/IEEE Design\r\nAutomation Conference (DAC)</i>, pp. 565- 570, June 2005<b style='mso-bidi-font-weight:\r\nnormal'>.<i style='mso-bidi-font-style:normal'> (<span class=GramE><u>nominated</u></span><u>\r\nfor best paper award</u>) <o:p></o:p></i></b></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><span class=GramE><b><span style='mso-bidi-font-size:10.0pt;\r\nline-height:115%'>C17-</span></b><span style='mso-bidi-font-size:10.0pt;\r\nline-height:115%'>S.</span></span><span style='mso-bidi-font-size:10.0pt;\r\nline-height:115%'> Banerjee, E. <span class=SpellE>Bozorgzadeh</span>, and N. <span\r\nclass=SpellE>Dutt</span>, &quot;Considering runtime reconfiguration overhead in\r\nTask Graph Transformations for dynamically reconfigurable architectures&quot;,\r\nin <i>&nbsp;IEEE Symposium on Field-Programmable Custom Computing Machines\r\n(FCCM) , </i>pp. 273- 274, Napa, April 2005<o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><b><span style='mso-bidi-font-size:10.0pt;line-height:115%'>C16-\r\n</span></b><span style='mso-bidi-font-size:10.0pt;line-height:115%'>S. <span\r\nclass=SpellE>Sivaswamy</span>, G. Wang, C. <span class=SpellE>Ababei</span>, K.\r\n<span class=SpellE>Bazargan</span>, <span class=SpellE>R.Kastner</span>, and E.\r\n<span class=SpellE>Bozorgzadeh</span>, \ufffd<span class=SpellE>HARP:Hard-wired</span>\r\nRouting Pattern FPGAs\ufffd, in Proceedings of&nbsp; <i>ACM International Symposium\r\non Field-Programmable Gate Arrays (FPGA)</i>, pp. <span style='color:black'>21\r\n\ufffd 29, </span>Feb. 2005.<o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><span class=GramE><b><span style='mso-bidi-font-size:10.0pt;\r\nline-height:115%'>C15-</span></b><span style='mso-bidi-font-size:10.0pt;\r\nline-height:115%'> S. <span class=SpellE>Ghiasi</span>, E. <span class=SpellE>Bozorgzadeh</span>,\r\nS.</span></span><span style='mso-bidi-font-size:10.0pt;line-height:115%'>&nbsp;\r\n<span class=SpellE>Choudhuri</span>, M. <span class=SpellE>Sarrafzadeh</span>,\r\n&quot;A Unified Theory for Timing Budget Management&quot;, <i>ACM/IEEE\r\nInternational Conference on Computer-Aided Design,</i><span style='mso-bidi-font-style:\r\nitalic'> pp. </span><span style='color:black'>653 \ufffd 659,</span><span\r\nstyle='mso-bidi-font-style:italic'> Nov. </span>2004. <o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><b><span style='mso-bidi-font-size:10.0pt;line-height:115%'>C14-\r\n</span></b><span style='mso-bidi-font-size:10.0pt;line-height:115%'>E. <span\r\nclass=SpellE>Bozorgzadeh</span>, S. <span class=SpellE>Ghiasi</span>, A.\r\nTakahashi, and M. <span class=SpellE>Sarrafzadeh</span>, &quot;Incremental\r\nTiming Budget Management in Programmable Systems&quot;, <i>International\r\nConference on Embedded and Reconfigurable Systems and Architecture</i>, pp.\r\n240-246, July<i> 2004</i>. <o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><b><span style='mso-bidi-font-size:10.0pt;line-height:115%'>C13-</span></b><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%'> S. <span class=SpellE>Ghiasi</span>,\r\nK. Nguyen, E <span class=SpellE>Bozorgzadeh</span>, and M <span class=SpellE>Sarrafzadeh</span>,\r\n&quot;On Computation and Resource Management in Networked Embedded\r\nSystems&quot;, <i>International Conference on Parallel and Distributed\r\nComputing and Systems</i>, pp. 445-451, November 2003.<o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><b><span style='mso-bidi-font-size:10.0pt;line-height:115%'>C12-\r\n</span></b><span style='mso-bidi-font-size:10.0pt;line-height:115%'>E. <span\r\nclass=SpellE>Bozorgzadeh</span>, S. <span class=SpellE>Ghiasi</span>, A.\r\nTakahashi, and M. <span class=SpellE>Sarrafzadeh</span>, &quot;Optimal Integer\r\nDelay Budgeting on Directed Acyclic Graphs&quot;, <i>&nbsp;ACM/IEEE Design\r\nAutomation Conference (DAC'03)</i> <i>,</i><span style='mso-bidi-font-style:\r\nitalic'> pp. </span><span style='color:black'>920 - 925&nbsp;&nbsp;,</span>2003.\r\n<o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><b><span style='mso-bidi-font-size:10.0pt;line-height:115%'>C11-</span></b><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%'> E. <span class=SpellE>Bozorgzadeh</span>,\r\nS. <span class=SpellE>Ogrenci</span> <span class=SpellE>Memik</span>, R. <span\r\nclass=SpellE>Kastner</span>, and M. <span class=SpellE>Sarrafzadeh</span>,\r\n&quot;Pattern Selection: Customized Block Allocation for Domain-Specific\r\nProgrammable Systems&quot;, <i>International Conference on Engineering of Reconfigurable\r\nSystems and Algorithms (ERSA'02)</i>, pp. 190-196<span class=GramE>,<span\r\nstyle='mso-spacerun:yes'>\ufffd </span>June</span> 2002.<o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><b><span style='mso-bidi-font-size:10.0pt;line-height:115%'>C10-</span></b><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%'> R. <span class=SpellE>Kastner</span>,\r\nS. <span class=SpellE>Ogrenci</span> <span class=SpellE>Memik</span>, E. <span\r\nclass=SpellE>Bozorgzadeh</span>, and M. <span class=SpellE>Sarrafzadeh</span>,\r\n&quot;Instruction Generation for Hybrid Reconfigurable Systems&quot;,<i>\r\nACM/IEEE International Conference on Computer-Aided Design (ICCAD'01), </i><span\r\nstyle='mso-bidi-font-style:italic'>pp. 127-130,</span> November, 2001. &nbsp;<o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><b><span style='mso-bidi-font-size:10.0pt;line-height:115%'>C9-</span></b><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%'> S. <span class=SpellE>Ogrenci</span>\r\n<span class=SpellE>Memik</span>, E. <span class=SpellE>Bozorgzadeh</span>, R. <span\r\nclass=SpellE>Kastner</span>, and M. <span class=SpellE>Sarrafzadeh</span>,\r\n&quot;A Super-Scheduler for Embedded Reconfigurable Systems &quot;, <i>ACM/IEEE\r\nInternational Conference on Computer-Aided Design (ICCAD'01)</i>, pp. 391-394, November,\r\n2001. </span><span style='mso-bidi-font-size:10.0pt;line-height:115%;\r\nmso-bidi-font-family:Arial'>&nbsp;</span><span style='mso-bidi-font-size:10.0pt;\r\nline-height:115%'><o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><b><span style='mso-bidi-font-size:10.0pt;line-height:115%'>C8-\r\n</span></b><span style='mso-bidi-font-size:10.0pt;line-height:115%'>E. <span\r\nclass=SpellE>Bozorgzadeh</span>, <span class=SpellE>R.Kastner</span>, and M. <span\r\nclass=SpellE>Sarrafzadeh</span>, &quot;Creating and Exploiting Flexibility in\r\nSteiner Trees&quot;, <i>ACM/IEEE&nbsp;38th Design Automation Conference\r\n(DAC'01),</i> pp. 195 \ufffd 198, June 2001. <o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><b><span style='mso-bidi-font-size:10.0pt;line-height:115%'>C7-\r\n</span></b><span style='mso-bidi-font-size:10.0pt;line-height:115%'>S. <span\r\nclass=SpellE>Ogrenci</span> <span class=SpellE>Memik</span>, E. <span\r\nclass=SpellE>Bozorgzadeh</span>, R. <span class=SpellE>Kastner</span>, and M. <span\r\nclass=SpellE>Sarrafzadeh</span>, &quot;SPS: A Strategically Programmable\r\nSystem&quot;, <i>Reconfigurable Architecture Workshop (RAW'01)</i>, April 2001.<o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><b><span style='mso-bidi-font-size:10.0pt;line-height:115%'>C6-</span></b><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%'> R. <span class=SpellE>Kastner</span>,\r\nE. <span class=SpellE>Bozorgzadeh</span>, and M. <span class=SpellE>Sarrafzadeh</span>,\r\n&quot;An Exact Algorithm for Coupling-Free Routing&quot;, <i>ACM/IEEE&nbsp;International\r\nSymposium on Physical Design (ISPD'01)</i>, pp. 10 \ufffd 15, April 2001.<o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><b><span style='mso-bidi-font-size:10.0pt;line-height:115%'>C5-</span></b><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%'> M. <span class=SpellE>Sarrafzadeh</span>,\r\nE. <span class=SpellE>Bozorgzadeh</span>, R. <span class=SpellE>Kastner</span>\r\nand A. <span class=SpellE>Srivastava</span>, &quot;Design and Analysis of\r\nPhysical Design Algorithms &quot;, <i>ACM/IEEE&nbsp;International Symposium on\r\nPhysical Design (ISPD'01)</i>, pp. 82 \ufffd 89, April 2001. <o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><span class=GramE><b><span style='mso-bidi-font-size:10.0pt;\r\nline-height:115%'>C4-</span></b><span style='mso-bidi-font-size:10.0pt;\r\nline-height:115%'> <span class=SpellE>X.Yang</span>, E. <span class=SpellE>Bozorgzadeh</span>,\r\nand M. <span class=SpellE>Sarrafzadeh</span>, &quot;<span class=SpellE>Wirelength</span>\r\nand Rent exponents of Partitioning and Placement&quot;, <i>ACM/IEEE\r\nInternational Workshop on System Level Interconnect Prediction (SLIP'01)</i>, pp.\r\n25 \ufffd 31, April 2001.</span></span><span style='mso-bidi-font-size:10.0pt;\r\nline-height:115%'><o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><b><span lang=PL style='mso-bidi-font-size:10.0pt;\r\nline-height:115%;mso-ansi-language:PL'>C3-</span></b><span lang=PL\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%;mso-ansi-language:PL'> E.\r\nBozorgzadeh, S. Ogrenci Memik,&nbsp; andM. </span><span class=SpellE><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%'>Sarrafzadeh</span></span><span\r\nstyle='mso-bidi-font-size:10.0pt;line-height:115%'>, &quot;<span class=SpellE>RPack</span>:\r\n<span class=SpellE>Routability</span>-Driven Packing for Cluster-Based\r\nFPGAs&quot;, <i>Asia-South Pacific Design Automation Conference (ASPDAC'01)</i>,\r\npp. 629 - 634, January 2001.<o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;\r\ntext-align:justify'><b><span style='mso-bidi-font-size:10.0pt;line-height:115%'>C2-\r\n</span></b><span style='mso-bidi-font-size:10.0pt;line-height:115%'>R. <span\r\nclass=SpellE>Kastner</span>, E. <span class=SpellE>Bozorgzadeh</span>, and M. <span\r\nclass=SpellE>Sarrafzadeh</span>, &quot;Predictable Routing&quot;, <i>ACM/IEEE\r\nInternational Conference on Computer-Aided Design (ICCAD'00)</i>, pp. 110 \ufffd\r\n114, November, 2000.</span><span style='mso-bidi-font-size:10.0pt;line-height:\r\n115%;mso-bidi-font-family:Arial'> </span><span style='mso-bidi-font-size:10.0pt;\r\nline-height:115%'><o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='text-align:justify'><b><span style='mso-bidi-font-size:\r\n10.0pt;line-height:115%'>C1-</span></b><span style='mso-bidi-font-size:10.0pt;\r\nline-height:115%'> R. <span class=SpellE>Kastner</span>, E. <span class=SpellE>Bozorgzadeh</span>,\r\nand M. <span class=SpellE>Sarrafzadeh</span>, &quot;Coupling Aware\r\nRouting&quot;, <i>IEEE International ASIC/SOC Conference,</i> pp. 392-396, September\r\n2000.<o:p></o:p></span></p>\r\n\r\n</div>\r\n\r\n</body>\r\n\r\n</html>\r\n", "id": 7669.0}