{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1493496834661 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493496834661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 29 22:13:54 2017 " "Processing started: Sat Apr 29 22:13:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493496834661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493496834661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips_project -c mips_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips_project -c mips_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493496834661 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1493496834911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_project.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "mips_project.v" "" { Text "C:/Users/Hesham/Desktop/yarab/mips_project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493496850519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493496850519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_32.v 1 1 " "Found 1 design units, including 1 entities, in source file add_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_32 " "Found entity 1: add_32" {  } { { "add_32.v" "" { Text "C:/Users/Hesham/Desktop/yarab/add_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493496850523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493496850523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Hesham/Desktop/yarab/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493496850523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493496850523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "alu_control.v" "" { Text "C:/Users/Hesham/Desktop/yarab/alu_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493496850527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493496850527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_reg " "Found entity 1: IF_ID_reg" {  } { { "IF_ID_reg.v" "" { Text "C:/Users/Hesham/Desktop/yarab/IF_ID_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493496850531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493496850531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_32 " "Found entity 1: mux_2x1_32" {  } { { "mux_2x1_32.v" "" { Text "C:/Users/Hesham/Desktop/yarab/mux_2x1_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493496850535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493496850535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "C:/Users/Hesham/Desktop/yarab/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493496850539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493496850539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_2.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_2 " "Found entity 1: shift_left_2" {  } { { "shift_left_2.v" "" { Text "C:/Users/Hesham/Desktop/yarab/shift_left_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493496850543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493496850543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender_16to32.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extender_16to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extender_16to32 " "Found entity 1: sign_extender_16to32" {  } { { "sign_extender_16to32.v" "" { Text "C:/Users/Hesham/Desktop/yarab/sign_extender_16to32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493496850543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493496850543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file id_ex_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX_reg " "Found entity 1: ID_EX_reg" {  } { { "ID_EX_reg.v" "" { Text "C:/Users/Hesham/Desktop/yarab/ID_EX_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493496850547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493496850547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB_reg " "Found entity 1: MEM_WB_reg" {  } { { "MEM_WB_reg.v" "" { Text "C:/Users/Hesham/Desktop/yarab/MEM_WB_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493496850551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493496850551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM_reg " "Found entity 1: EX_MEM_reg" {  } { { "EX_MEM_reg.v" "" { Text "C:/Users/Hesham/Desktop/yarab/EX_MEM_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493496850551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493496850551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_5 " "Found entity 1: mux_2x1_5" {  } { { "mux_2x1_5.v" "" { Text "C:/Users/Hesham/Desktop/yarab/mux_2x1_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493496850555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493496850555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.v 1 1 " "Found 1 design units, including 1 entities, in source file reg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "reg32.v" "" { Text "C:/Users/Hesham/Desktop/yarab/reg32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493496850555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493496850555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.v" "" { Text "C:/Users/Hesham/Desktop/yarab/Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493496850559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493496850559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_4.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_4 " "Found entity 1: pc_4" {  } { { "pc_4.v" "" { Text "C:/Users/Hesham/Desktop/yarab/pc_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493496850563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493496850563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "C:/Users/Hesham/Desktop/yarab/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493496850563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493496850563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "C:/Users/Hesham/Desktop/yarab/instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493496850567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493496850567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stageone.v 1 1 " "Found 1 design units, including 1 entities, in source file stageone.v" { { "Info" "ISGN_ENTITY_NAME" "1 StageOne " "Found entity 1: StageOne" {  } { { "StageOne.v" "" { Text "C:/Users/Hesham/Desktop/yarab/StageOne.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493496850571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493496850571 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "signExt signext StageTwo.v(6) " "Verilog HDL Declaration information at StageTwo.v(6): object \"signExt\" differs only in case from object \"signext\" in the same scope" {  } { { "StageTwo.v" "" { Text "C:/Users/Hesham/Desktop/yarab/StageTwo.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493496850575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stagetwo.v 1 1 " "Found 1 design units, including 1 entities, in source file stagetwo.v" { { "Info" "ISGN_ENTITY_NAME" "1 StageTwo " "Found entity 1: StageTwo" {  } { { "StageTwo.v" "" { Text "C:/Users/Hesham/Desktop/yarab/StageTwo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493496850575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493496850575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stagethree.v 1 1 " "Found 1 design units, including 1 entities, in source file stagethree.v" { { "Info" "ISGN_ENTITY_NAME" "1 StageThree " "Found entity 1: StageThree" {  } { { "StageThree.v" "" { Text "C:/Users/Hesham/Desktop/yarab/StageThree.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493496850579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493496850579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stagefour.v 1 1 " "Found 1 design units, including 1 entities, in source file stagefour.v" { { "Info" "ISGN_ENTITY_NAME" "1 StageFour " "Found entity 1: StageFour" {  } { { "StageFour.v" "" { Text "C:/Users/Hesham/Desktop/yarab/StageFour.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493496850583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493496850583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stagefive.v 1 1 " "Found 1 design units, including 1 entities, in source file stagefive.v" { { "Info" "ISGN_ENTITY_NAME" "1 StageFive " "Found entity 1: StageFive" {  } { { "StageFive.v" "" { Text "C:/Users/Hesham/Desktop/yarab/StageFive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493496850587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493496850587 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "add_32 test.v(1) " "Verilog HDL error at test.v(1): module \"add_32\" cannot be declared more than once" {  } { { "test.v" "" { Text "C:/Users/Hesham/Desktop/yarab/test.v" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1493496850591 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "add_32 add_32.v(1) " "HDL info at add_32.v(1): see declaration for object \"add_32\"" {  } { { "add_32.v" "" { Text "C:/Users/Hesham/Desktop/yarab/add_32.v" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493496850591 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ALU test.v(8) " "Ignored design unit \"ALU\" at test.v(8) due to previous errors" {  } { { "test.v" "" { Text "C:/Users/Hesham/Desktop/yarab/test.v" 8 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1493496850591 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "alu_control test.v(33) " "Ignored design unit \"alu_control\" at test.v(33) due to previous errors" {  } { { "test.v" "" { Text "C:/Users/Hesham/Desktop/yarab/test.v" 33 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1493496850591 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Control test.v(82) " "Ignored design unit \"Control\" at test.v(82) due to previous errors" {  } { { "test.v" "" { Text "C:/Users/Hesham/Desktop/yarab/test.v" 82 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1493496850591 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "DataMemory test.v(205) " "Ignored design unit \"DataMemory\" at test.v(205) due to previous errors" {  } { { "test.v" "" { Text "C:/Users/Hesham/Desktop/yarab/test.v" 205 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1493496850591 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "EX_MEM_reg test.v(222) " "Ignored design unit \"EX_MEM_reg\" at test.v(222) due to previous errors" {  } { { "test.v" "" { Text "C:/Users/Hesham/Desktop/yarab/test.v" 222 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1493496850591 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ID_EX_reg test.v(253) " "Ignored design unit \"ID_EX_reg\" at test.v(253) due to previous errors" {  } { { "test.v" "" { Text "C:/Users/Hesham/Desktop/yarab/test.v" 253 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1493496850591 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "IF_ID_reg test.v(295) " "Ignored design unit \"IF_ID_reg\" at test.v(295) due to previous errors" {  } { { "test.v" "" { Text "C:/Users/Hesham/Desktop/yarab/test.v" 295 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1493496850591 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "MEM_WB_reg test.v(309) " "Ignored design unit \"MEM_WB_reg\" at test.v(309) due to previous errors" {  } { { "test.v" "" { Text "C:/Users/Hesham/Desktop/yarab/test.v" 309 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1493496850591 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mux_2x1_5 test.v(335) " "Ignored design unit \"mux_2x1_5\" at test.v(335) due to previous errors" {  } { { "test.v" "" { Text "C:/Users/Hesham/Desktop/yarab/test.v" 335 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1493496850591 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mux_2x1_32 test.v(356) " "Ignored design unit \"mux_2x1_32\" at test.v(356) due to previous errors" {  } { { "test.v" "" { Text "C:/Users/Hesham/Desktop/yarab/test.v" 356 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1493496850591 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "pc_4 test.v(382) " "Ignored design unit \"pc_4\" at test.v(382) due to previous errors" {  } { { "test.v" "" { Text "C:/Users/Hesham/Desktop/yarab/test.v" 382 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1493496850591 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "reg32 test.v(396) " "Ignored design unit \"reg32\" at test.v(396) due to previous errors" {  } { { "test.v" "" { Text "C:/Users/Hesham/Desktop/yarab/test.v" 396 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1493496850591 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "register_file test.v(413) " "Ignored design unit \"register_file\" at test.v(413) due to previous errors" {  } { { "test.v" "" { Text "C:/Users/Hesham/Desktop/yarab/test.v" 413 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1493496850595 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "shift_left_2 test.v(465) " "Ignored design unit \"shift_left_2\" at test.v(465) due to previous errors" {  } { { "test.v" "" { Text "C:/Users/Hesham/Desktop/yarab/test.v" 465 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1493496850595 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "sign_extender_16to32 test.v(479) " "Ignored design unit \"sign_extender_16to32\" at test.v(479) due to previous errors" {  } { { "test.v" "" { Text "C:/Users/Hesham/Desktop/yarab/test.v" 479 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1493496850595 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "StageFive test.v(493) " "Ignored design unit \"StageFive\" at test.v(493) due to previous errors" {  } { { "test.v" "" { Text "C:/Users/Hesham/Desktop/yarab/test.v" 493 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1493496850595 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "StageFour test.v(513) " "Ignored design unit \"StageFour\" at test.v(513) due to previous errors" {  } { { "test.v" "" { Text "C:/Users/Hesham/Desktop/yarab/test.v" 513 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1493496850595 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "StageOne test.v(544) " "Ignored design unit \"StageOne\" at test.v(544) due to previous errors" {  } { { "test.v" "" { Text "C:/Users/Hesham/Desktop/yarab/test.v" 544 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1493496850595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 0 0 " "Found 0 design units, including 0 entities, in source file test.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493496850595 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Hesham/Desktop/yarab/output_files/mips_project.map.smsg " "Generated suppressed messages file C:/Users/Hesham/Desktop/yarab/output_files/mips_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493496850631 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "796 " "Peak virtual memory: 796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493496850755 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 29 22:14:10 2017 " "Processing ended: Sat Apr 29 22:14:10 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493496850755 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493496850755 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493496850755 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1493496850755 ""}
