Running: C:\hlocal\Xilins\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/hlocal/EjerciciosTOC/Practica2/test_isim_beh.exe -prj C:/hlocal/EjerciciosTOC/Practica2/test_beh.prj work.test 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/hlocal/EjerciciosTOC/Practica2/divisor(1).vhd" into library work
Parsing VHDL file "C:/hlocal/EjerciciosTOC/Practica2/FMS.vhd" into library work
Parsing VHDL file "C:/hlocal/EjerciciosTOC/Practica2/test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture divisor_arch of entity divisor [divisor_default]
Compiling architecture behavioral of entity FMS [fms_default]
Compiling architecture behavior of entity test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 VHDL Units
Built simulation executable C:/hlocal/EjerciciosTOC/Practica2/test_isim_beh.exe
Fuse Memory Usage: 35200 KB
Fuse CPU Usage: 749 ms
