Date Mon Dec GMT Server NCSA Content type text html CSE Homework Assignment CSE Principles Digital Systems Design Carl Ebeling Fall Homework Distributed Friday Oct Due Monday Oct class For problems involving Verilog code hand your code and your simulation log least part really long For the synthesis problems hand printout the circuit schematic generated Generate all the kernels the following expression using the rectangle covering method ace acg bce bcg ade adg bde bdg Minimize the following expression using multi level logic The cost this expression implemented directly gates gates and inputs literals Minimize this circuit terms literals Use the rectangle method find interesting kernel and cube divisors Remember that each time you factor the function you create new expression and new rectangle covering table adeg cdeg afg bdeg cfg bfg Look the two Verilog implementations comparator projects lis cse verilog examples comparator and simulate each using the verilog simulator verilog exe compare will the trick Use the comparator Verilog module construct MIN MAX circuit This MIN MAX module has two bit inputs and and two bit outputs Large and Small where Large the larger and and Small the smaller Simulate your circuit validate its behavior Use the MIN MAX circuit implement sorting network that sorts four numbers Simulate and validate its behavior Synthesize the circuit for the expression problem using Synopsys Directions for synthesis Does Synopsys give you the same circuit you found Synthesize the bit comparator module compare Try different opimization settings including the defaults What the best circuit you can come with Try synthesizing bit comparator using Synopsys How well can you guide the results fiddling different timing and cost constraints ebeling washington edu 