<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element $${FILENAME}
   {
   }
   element clk_100
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element clk_50
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element clock_bridge_0
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element master_0
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element mem
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element mm_clock_crossing_bridge_0
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
   }
   element simple_2_avalon
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="EP4CE6E22C8" />
 <parameter name="deviceFamily" value="Cyclone IV E" />
 <parameter name="deviceSpeedGrade" value="8" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="theremin.qpf" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk" internal="clk_50.clk_in" type="clock" dir="end" />
 <interface name="reset" internal="clk_50.clk_in_reset" type="reset" dir="end" />
 <interface name="mem_wire" internal="mem.wire" type="conduit" dir="end" />
 <interface
   name="mem_clk"
   internal="clock_bridge_0.out_clk"
   type="clock"
   dir="start" />
 <interface
   name="simple_2_avalon_conduit_end_0"
   internal="simple_2_avalon.conduit_end_0"
   type="conduit"
   dir="end" />
 <interface name="clk_100" internal="clk_100.clk_in" type="clock" dir="end" />
 <module kind="clock_source" version="14.0" enabled="1" name="clk_50">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module
   kind="altera_avalon_new_sdram_controller"
   version="14.0"
   enabled="1"
   name="mem">
  <parameter name="TAC" value="5.5" />
  <parameter name="TRCD" value="15.0" />
  <parameter name="TRFC" value="70.0" />
  <parameter name="TRP" value="20.0" />
  <parameter name="TWR" value="7.0" />
  <parameter name="casLatency" value="3" />
  <parameter name="columnWidth" value="8" />
  <parameter name="dataWidth" value="16" />
  <parameter name="generateSimulationModel" value="true" />
  <parameter name="initRefreshCommands" value="2" />
  <parameter name="model">single_Micron_MT48LC4M32B2_7_chip</parameter>
  <parameter name="numberOfBanks" value="2" />
  <parameter name="numberOfChipSelects" value="1" />
  <parameter name="pinsSharedViaTriState" value="false" />
  <parameter name="powerUpDelay" value="200.0" />
  <parameter name="refreshPeriod" value="15.625" />
  <parameter name="rowWidth" value="11" />
  <parameter name="masteredTristateBridgeSlave" value="0" />
  <parameter name="TMRD" value="3" />
  <parameter name="initNOPDelay" value="0.0" />
  <parameter name="registerDataIn" value="true" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="componentName" value="$${FILENAME}_mem" />
 </module>
 <module
   kind="altera_jtag_avalon_master"
   version="14.0"
   enabled="1"
   name="master_0">
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="FAST_VER" value="0" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_DEVICE" value="EP4CE6E22C8" />
 </module>
 <module
   kind="altera_clock_bridge"
   version="14.0"
   enabled="1"
   name="clock_bridge_0">
  <parameter name="DERIVED_CLOCK_RATE" value="100000000" />
  <parameter name="EXPLICIT_CLOCK_RATE" value="0" />
  <parameter name="NUM_CLOCK_OUTPUTS" value="1" />
 </module>
 <module
   kind="simple_2_avalon"
   version="1.0"
   enabled="1"
   name="simple_2_avalon">
  <parameter name="ADDR_W" value="21" />
  <parameter name="AUTO_CLOCK_CLOCK_RATE" value="50000000" />
 </module>
 <module
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="14.0"
   enabled="1"
   name="mm_clock_crossing_bridge_0">
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="ADDRESS_WIDTH" value="19" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="21" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="0" />
  <parameter name="ADDRESS_UNITS" value="WORDS" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="COMMAND_FIFO_DEPTH" value="4" />
  <parameter name="RESPONSE_FIFO_DEPTH" value="4" />
  <parameter name="MASTER_SYNC_DEPTH" value="2" />
  <parameter name="SLAVE_SYNC_DEPTH" value="2" />
  <parameter name="AUTO_M0_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_S0_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
 </module>
 <module kind="clock_source" version="14.0" enabled="1" name="clk_100">
  <parameter name="clockFrequency" value="100000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <connection kind="reset" version="14.0" start="clk_50.clk_reset" end="mem.reset" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_50.clk_reset"
   end="master_0.clk_reset" />
 <connection
   kind="reset"
   version="14.0"
   start="master_0.master_reset"
   end="mem.reset" />
 <connection kind="avalon" version="14.0" start="master_0.master" end="mem.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.0"
   start="simple_2_avalon.master"
   end="mm_clock_crossing_bridge_0.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.0"
   start="mm_clock_crossing_bridge_0.m0"
   end="mem.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="14.0"
   start="clk_50.clk_reset"
   end="mm_clock_crossing_bridge_0.m0_reset" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_50.clk_reset"
   end="mm_clock_crossing_bridge_0.s0_reset" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_50.clk_reset"
   end="simple_2_avalon.reset" />
 <connection
   kind="clock"
   version="14.0"
   start="clk_50.clk"
   end="mm_clock_crossing_bridge_0.s0_clk" />
 <connection
   kind="clock"
   version="14.0"
   start="clk_50.clk"
   end="simple_2_avalon.clock" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_50.clk_reset"
   end="clk_100.clk_in_reset" />
 <connection
   kind="clock"
   version="14.0"
   start="clk_100.clk"
   end="clock_bridge_0.in_clk" />
 <connection kind="clock" version="14.0" start="clk_100.clk" end="mem.clk" />
 <connection kind="clock" version="14.0" start="clk_100.clk" end="master_0.clk" />
 <connection
   kind="clock"
   version="14.0"
   start="clk_100.clk"
   end="mm_clock_crossing_bridge_0.m0_clk" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
</system>
