<html>
<head><meta charset="utf-8"><title>[isabelle] FMCAD&#x27;08: Early registration ends Oct. 16th (C... · Archive Mirror: Isabelle Users Mailing List · Zulip Chat Archive</title></head>
<h2>Stream: <a href="http://isabelle.systems/zulip-archive/stream/336180-Archive-Mirror.3A-Isabelle-Users-Mailing-List/index.html">Archive Mirror: Isabelle Users Mailing List</a></h2>
<h3>Topic: <a href="http://isabelle.systems/zulip-archive/stream/336180-Archive-Mirror.3A-Isabelle-Users-Mailing-List/topic/.5Bisabelle.5D.20FMCAD.2708.3A.20Early.20registration.20ends.20Oct.2E.2016th.20.28C.2E.2E.2E.html">[isabelle] FMCAD&#x27;08: Early registration ends Oct. 16th (C...</a></h3>

<hr>

<base href="https://isabelle.zulipchat.com/">

<head><link href="http://isabelle.systems/zulip-archive/style.css" rel="stylesheet"></head>

<a name="294067318"></a>
<h4><a href="https://isabelle.zulipchat.com/#narrow/stream/336180-Archive%20Mirror%3A%20Isabelle%20Users%20Mailing%20List/topic/%5Bisabelle%5D%20FMCAD%2708%3A%20Early%20registration%20ends%20Oct.%2016th%20%28C.../near/294067318" class="zl"><img src="http://isabelle.systems/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Email Gateway <a href="http://isabelle.systems/zulip-archive/stream/336180-Archive-Mirror.3A-Isabelle-Users-Mailing-List/topic/.5Bisabelle.5D.20FMCAD.2708.3A.20Early.20registration.20ends.20Oct.2E.2016th.20.28C.2E.2E.2E.html#294067318">(Aug 18 2022 at 12:31)</a>:</h4>
<p>From: Lee Pike &lt;<a href="mailto:leepike@galois.com">leepike@galois.com</a>&gt;<br>
Please note that early registration ends Oct. 16th, and the hotel  <br>
registration deadline is Oct. 18th.</p>
<p>========================================================================<br>
                        CALL FOR PARTICIPATION<br>
========================================================================</p>
<p>FMCAD 2008<br>
International Conference on Formal Methods in Computer-Aided Design<br>
<a href="http://fmcad.org/2008">http://fmcad.org/2008</a></p>
<p>November 17-20, 2008<br>
                  Embassy Suites Portland--Downtown<br>
                           Portland, Oregon</p>
<p>========================================================================</p>
<p>Important Dates<br>
===============<br>
  Early Registration Deadline: October 16, 2008<br>
  Hotel Registration Deadline: October 18, 2008</p>
<p>Conference Overview<br>
===================<br>
  FMCAD 2008 is the eighth in a series of conferences on the theory<br>
  and application of formal methods in hardware and system design and<br>
  verification. In 2005, the bi-annual FMCAD and sister conference<br>
  CHARME decided to merge to form an annual conference with a unified<br>
  community. The resulting unified FMCAD provides a leading<br>
  international forum to researchers and practitioners in academia and<br>
  industry for presenting and discussing groundbreaking methods,<br>
  technologies, theoretical results, and tools for formally reasoning<br>
  about computing systems, as well as open challenges therein.</p>
<p>Local Information<br>
=================<br>
  The Conference will be held at the Embassy Suites (Downtown) in<br>
  Portland, Oregon.  We have negotiated a special rate with the hotel<br>
  for conference attendees.  Please book early to secure the reduced<br>
  rate.  For details, please see the conference web page.  A dinner<br>
  cruise on the Willamette River is planned.</p>
<p>Technical Program<br>
=================<br>
  The technical program is available at the conference web page.  It<br>
  includes 2 invited keynotes, 4 invited tutorials, 24 regular papers,<br>
  4 short papers, and 2 panels.</p>
<p>Keynotes</p>
<hr>
<p>o Ken McMillan (Cadence): Interpolation -- Theory and Applications<br>
  o Carl Seger (Intel): Formal Methods and Physical Design: Match Made<br>
    in Heaven or Fools' Paradise?</p>
<p>Tutorials</p>
<hr>
<p>o Kevin Jones (Rambus): Analog and Mixed Signal Verification: The<br>
    State of the Art and some Open Problems<br>
  o Moshe Levinger (IBM): Building a Bridge: From Pre-Silicon<br>
    Verification to Post-Silicon Validation<br>
  o Byron Cook (Microsoft): Computing Bounds on Space and Time for<br>
    Hardware Compilation.<br>
  o David Hardin (Rockwell Collins): Considerations in the Design and<br>
    Verification of Microprocessors for Safety-Critical and<br>
    Security-Critical Applications.</p>
<p>Panels</p>
<hr>
<p>o High Level Design and ESL: Who Cares?<br>
  o The Future of Formal: Academic, IC, EDA, and Software Perspectives</p>
<p>Sponsors<br>
========<br>
         Sponsored by: IEEE CEDA<br>
  In cooperation with: ACM SIGDA<br>
    Financial support: Cadence, Galois, IBM, Intel, NEC, Synopsys</p>
<p>========================================================================</p>



<hr><p>Last updated: Nov 01 2025 at 16:22 UTC</p>
</html>