/**************************************************************************
**
** Version: @(#)regtc1796b.xml	1.14 09/11/24
** Generated from @(#)regtc1796b.xml	1.14 09/11/24
** 
** This file contains all SFR and BIT names and on-chip register definitions
** It is based on the following document(s):
** - TC1796B_dave_20030813.txt
** 
** Copyright 2002-2010 Altium BV
**
**************************************************************************/
#ifndef _REGTC1796B_H
#define _REGTC1796B_H

/* Core Base */
#define core_base	0xF7E1	/* The base address off the memory for the CSFR's */

/* Core Special Function Registers (CSFR). Macros, such as PCXI, that expand to a 16-bit number do not directly represent a memory address.
   They are intended to be used with the intrinsic functions __mfcr(...) and __mtcr(...). */
#define PCXI	0xFE00	/* Previous Context Info Register */
#define PSW	0xFE04	/* Program Status Word */
#define PC	0xFE08	/* Program Counter */
#define SYSCON	0xFE14	/* System Configuration Control Register */
#define CPU_ID	0xFE18	/* CPU Identification Register */
#define BIV	0xFE20	/* Interrupt Vector Table */
#define BTV	0xFE24	/* Trap Vector Table Pointer. */
#define ISP	0xFE28	/* Interrupt Stack Pointer */
#define ICR	0xFE2C	/* Interrupt Unit Control Register */
#define FCX	0xFE38	/* Free CSA List Head Pointer */
#define LCX	0xFE3C	/* Free CSA List Limit Pointer */
#define DPR0_0L	0xC000	/* Data Seg. Prot. Reg. 0, Set 0, lower */
#define DPR0_0U	0xC004	/* Data Seg. Prot. Reg. 0, Set 0, upper */
#define DPR0_1L	0xC008	/* Data Seg. Prot. Reg. 1, Set 0, lower */
#define DPR0_1U	0xC00C	/* Data Seg. Prot. Reg. 1, Set 0, upper */
#define DPR0_2L	0xC010	/* Data Seg. Prot. Reg. 2, Set 0, lower */
#define DPR0_2U	0xC014	/* Data Seg. Prot. Reg. 2, Set 0, upper */
#define DPR0_3L	0xC018	/* Data Seg. Prot. Reg. 3, Set 0, lower */
#define DPR0_3U	0xC01C	/* Data Seg. Prot. Reg. 3, Set 0, upper */
#define DPR1_0L	0xC400	/* Data Seg. Prot. Reg. 0, Set 1, lower */
#define DPR1_0U	0xC404	/* Data Seg. Prot. Reg. 0, Set 1, upper */
#define DPR1_1L	0xC408	/* Data Seg. Prot. Reg. 1, Set 1, lower */
#define DPR1_1U	0xC40C	/* Data Seg. Prot. Reg. 1, Set 1, upper */
#define DPR1_2L	0xC410	/* Data Seg. Prot. Reg. 2, Set 1, lower */
#define DPR1_2U	0xC414	/* Data Seg. Prot. Reg. 2, Set 1, upper */
#define DPR1_3L	0xC418	/* Data Seg. Prot. Reg. 3, Set 1, lower */
#define DPR1_3U	0xC41C	/* Data Seg. Prot. Reg. 3, Set 1, upper */
#define CPR0_0L	0xD000	/* Code Seg. Prot. Reg. 0, Set 0, lower */
#define CPR0_0U	0xD004	/* Code Seg. Prot. Reg. 0, Set 0, upper */
#define CPR0_1L	0xD008	/* Code Seg. Prot. Reg. 1, Set 0, lower */
#define CPR0_1U	0xD00C	/* Code Seg. Prot. Reg. 1, Set 0, upper */
#define CPR1_0L	0xD400	/* Code Seg. Prot. Reg. 0, Set 1, lower */
#define CPR1_0U	0xD404	/* Code Seg. Prot. Reg. 0, Set 1, upper */
#define CPR1_1L	0xD408	/* Code Seg. Prot. Reg. 1, Set 1, lower */
#define CPR1_1U	0xD40C	/* Code Seg. Prot. Reg. 1, Set 1, upper */
#define DPM0	0xE000	/* Data Protection Mode Register, Set 0 (4 bytes) */
#define DPM1	0xE080	/* Data Protection Mode Register, Set 1 (4 bytes) */
#define CPM0	0xE200	/* Code Protection Mode Register, Set 0 (2 bytes) */
#define CPM1	0xE280	/* Code Protection Mode Register, Set 1 (2 bytes) */
#define DBGSR	0xFD00	/* Debug Status Register */
#define EXEVT	0xFD08	/* External Break Input Event Specifier */
#define CREVT	0xFD0C	/* Emulator Resource Protection Event Specifier */
#define SWEVT	0xFD10	/* Software Break Event Specifier */
#define TR0EVT	0xFD20	/* Trigger Event 0 Specifier */
#define TR1EVT	0xFD24	/* Trigger Event 1 Specifier */
#define DMS	0xFD40	/* Debug Monitor Start Address Register */
#define DCX	0xFD44	/* Debug Contest Save Area Pointer */

/* SCU */
typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MOD_REV        : 8;
		/* const */ unsigned int MOD_TYPE       : 8;
		/* const */ unsigned int MOD_NUMBER     : 16;
	} B;
	int I;
	unsigned int U;

} SCU_ID_type;
#define SCU_ID	(*( SCU_ID_type *) 0xF0000008u)	/* SCU Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int STEP           : 10;
		unsigned int                : 1;
		unsigned int SM             : 1;
		unsigned int SC             : 2;
		unsigned int DM             : 2;
		/* const */ unsigned int RESULT         : 10;
		unsigned int                : 2;
		/* const */ unsigned int SUSACK         : 1;
		/* const */ unsigned int SUSREQ         : 1;
		unsigned int ENHW           : 1;
		unsigned int DISCLK         : 1;
	} B;
	int I;
	unsigned int U;

} SCU_SCLKFDR_type;
#define SCU_SCLKFDR	(*( SCU_SCLKFDR_type *) 0xF000000Cu)	/* SCU System Clock Fractional Divider Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RRSTM          : 1;
		unsigned int                : 1;
		unsigned int RREXT          : 1;
		unsigned int                : 13;
		unsigned int SWCFG          : 4;
		unsigned int                : 1;
		unsigned int SWBRKIN        : 1;
		unsigned int                : 2;
		unsigned int SWBOOT         : 1;
		unsigned int                : 7;
	} B;
	int I;
	unsigned int U;

} RST_REQ_type;
#define RST_REQ	(*( RST_REQ_type *) 0xF0000010u)	/* Reset Request Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RSSTM          : 1;
		/* const */ unsigned int                : 1;
		/* const */ unsigned int RSEXT          : 1;
		/* const */ unsigned int                : 13;
		/* const */ unsigned int HWCFG          : 4;
		/* const */ unsigned int                : 1;
		/* const */ unsigned int HWBRKIN        : 1;
		/* const */ unsigned int TMPLS          : 1;
		/* const */ unsigned int                : 4;
		/* const */ unsigned int PWORST         : 1;
		/* const */ unsigned int HDRST          : 1;
		/* const */ unsigned int SFTRST         : 1;
		/* const */ unsigned int WDTRST         : 1;
		/* const */ unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} RST_SR_type;
#define RST_SR	(*( RST_SR_type *) 0xF0000014u)	/* Reset Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int MOSC           : 1;
		/* const */ unsigned int OSCR           : 1;
		unsigned int ORDRES         : 1;
		unsigned int                : 1;
		unsigned int OGC            : 1;
		unsigned int                : 27;
	} B;
	int I;
	unsigned int U;

} OSC_CON_type;
#define OSC_CON	(*( OSC_CON_type *) 0xF0000018u)	/* Oscillator Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ENDINIT        : 1;
		unsigned int WDTLCK         : 1;
		unsigned int WDTHPW0        : 2;
		unsigned int WDTHPW1        : 4;
		unsigned int WDTPW          : 8;
		unsigned int WDTREL         : 16;
	} B;
	int I;
	unsigned int U;

} WDT_CON0_type;
#define WDT_CON0	(*( WDT_CON0_type *) 0xF0000020u)	/* Watchdog Timer Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 2;
		unsigned int WDTIR          : 1;
		unsigned int WDTDR          : 1;
		unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} WDT_CON1_type;
#define WDT_CON1	(*( WDT_CON1_type *) 0xF0000024u)	/* Watchdog Timer Control Register 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int WDTAE          : 1;
		/* const */ unsigned int WDTOE          : 1;
		/* const */ unsigned int WDTIS          : 1;
		/* const */ unsigned int WDTDS          : 1;
		/* const */ unsigned int WDTTO          : 1;
		/* const */ unsigned int WDTPR          : 1;
		/* const */ unsigned int                : 10;
		/* const */ unsigned int WDTTIM         : 16;
	} B;
	int I;
	unsigned int U;

} WDT_SR_type;
#define WDT_SR	(*( WDT_SR_type *) 0xF0000028u)	/* Watchdog Timer Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int NMIEXT         : 1;
		/* const */ unsigned int NMIPLL         : 1;
		/* const */ unsigned int NMIWDT         : 1;
		/* const */ unsigned int NMIPER         : 1;
		/* const */ unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} NMISR_type;
#define NMISR	(*( NMISR_type *) 0xF000002Cu)	/* NMI Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int REQSLP         : 2;
		/* const */ unsigned int                : 6;
		/* const */ unsigned int PMST           : 3;
		/* const */ unsigned int                : 21;
	} B;
	int I;
	unsigned int U;

} PMG_CSR_type;
#define PMG_CSR	(*( PMG_CSR_type *) 0xF0000034u)	/* Power Management Control and Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int SW0PT0         : 1;
		/* const */ unsigned int SWOPT1         : 1;
		/* const */ unsigned int SWOPT2         : 1;
		/* const */ unsigned int SWOPT3         : 1;
		/* const */ unsigned int SWOPT4         : 1;
		/* const */ unsigned int SWOPT5         : 1;
		/* const */ unsigned int SWOPT6         : 1;
		/* const */ unsigned int SWOPT7         : 1;
		/* const */ unsigned int SWOPT8         : 1;
		/* const */ unsigned int SWOPT9         : 1;
		/* const */ unsigned int SWOPT10        : 1;
		/* const */ unsigned int SWOPT11        : 1;
		/* const */ unsigned int SWOPT12        : 1;
		/* const */ unsigned int SWOPT13        : 1;
		/* const */ unsigned int SWOPT14        : 1;
		/* const */ unsigned int SWOPT15        : 1;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SCU_SCLIR_type;
#define SCU_SCLIR	(*( SCU_SCLIR_type *) 0xF0000038u)	/* SCU Software Configuration Latched Inputs Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int LOCK           : 1;
		unsigned int RESLD          : 1;
		unsigned int SYSFS          : 1;
		unsigned int                : 2;
		unsigned int VCOBYP         : 1;
		unsigned int VCOSEL         : 2;
		unsigned int KDIV           : 4;
		unsigned int                : 1;
		unsigned int PDIV           : 3;
		unsigned int NDIV           : 7;
		unsigned int                : 1;
		unsigned int OSCDISC        : 1;
		unsigned int                : 4;
		/* const */ unsigned int BYPPIN         : 1;
		unsigned int                : 2;
	} B;
	int I;
	unsigned int U;

} PLL_CLC_type;
#define PLL_CLC	(*( PLL_CLC_type *) 0xF0000040u)	/* PLL Clock Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int POL            : 1;
		unsigned int MODE           : 1;
		unsigned int ENON           : 1;
		unsigned int                : 13;
		/* const */ unsigned int EMSF           : 1;
		unsigned int                : 7;
		unsigned int EMSFM          : 2;
		unsigned int                : 6;
	} B;
	int I;
	unsigned int U;

} SCU_EMSR_type;
#define SCU_EMSR	(*( SCU_EMSR_type *) 0xF0000044u)	/* SCU Emergency Stop Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TCV0           : 2;
		unsigned int                : 1;
		unsigned int TCE0           : 1;
		unsigned int TCC0           : 2;
		unsigned int                : 1;
		unsigned int TCS0           : 1;
		unsigned int TCDIV          : 8;
		/* const */ unsigned int TCV1           : 2;
		unsigned int                : 1;
		unsigned int TCE1           : 1;
		unsigned int TCC1           : 2;
		unsigned int                : 1;
		unsigned int TCS1           : 1;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} SCU_TCCON_type;
#define SCU_TCCON	(*( SCU_TCCON_type *) 0xF0000048u)	/* SCU Temperature Compensation Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int FIEN           : 1;
		unsigned int CSEEN          : 1;
		unsigned int CSOEN          : 1;
		unsigned int CSGEN          : 1;
		unsigned int EPUD           : 1;
		unsigned int NMIEN          : 1;
		unsigned int AN7TM          : 1;
		unsigned int RBOOTA         : 1;
		unsigned int RFCBAE         : 1;
		unsigned int DTSON          : 1;
		unsigned int LDEN           : 1;
		unsigned int RPARAV         : 1;
		unsigned int                : 4;
		unsigned int SLSPDR         : 1;
		unsigned int SSC0PDR        : 1;
		unsigned int GIN1S          : 2;
		unsigned int ZERO           : 4;
		unsigned int ONE            : 8;
	} B;
	int I;
	unsigned int U;

} SCU_CON_type;
#define SCU_CON	(*( SCU_CON_type *) 0xF0000050u)	/* SCU Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int FXI            : 1;
		/* const */ unsigned int FUI            : 1;
		/* const */ unsigned int FZI            : 1;
		/* const */ unsigned int FVI            : 1;
		/* const */ unsigned int FII            : 1;
		/* const */ unsigned int                : 3;
		/* const */ unsigned int EEA            : 1;
		/* const */ unsigned int                : 4;
		/* const */ unsigned int PARAV          : 1;
		/* const */ unsigned int FCBAE          : 1;
		/* const */ unsigned int BOOTA          : 1;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SCU_STAT_type;
#define SCU_STAT	(*( SCU_STAT_type *) 0xF0000054u)	/* SCU Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int THMIN0         : 8;
		unsigned int THMED0         : 8;
		unsigned int THMAX0         : 8;
		/* const */ unsigned int THCOUNT        : 8;
	} B;
	int I;
	unsigned int U;

} SCU_TCLR0_type;
#define SCU_TCLR0	(*( SCU_TCLR0_type *) 0xF0000058u)	/* SCU Temperature Compensation Level Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int THMIN1         : 8;
		unsigned int THMED1         : 8;
		unsigned int THMAX1         : 8;
		/* const */ unsigned int THCOUNT        : 8;
	} B;
	int I;
	unsigned int U;

} SCU_TCLR1_type;
#define SCU_TCLR1	(*( SCU_TCLR1_type *) 0xF000005Cu)	/* SCU Temperature Compensation Level Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int CA0EN          : 1;
		unsigned int CA1EN          : 1;
		unsigned int                : 14;
		unsigned int BCCH0          : 8;
		unsigned int BCCH1          : 8;
	} B;
	int I;
	unsigned int U;

} PCP_PSCACTL_type;
#define PCP_PSCACTL	(*( PCP_PSCACTL_type *) 0xF0000060u)	/* PCP SRAM Control Array Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DICH0          : 16;
		unsigned int DICH1          : 16;
	} B;
	int I;
	unsigned int U;

} PCP_PSCADIN_type;
#define PCP_PSCADIN	(*( PCP_PSCADIN_type *) 0xF0000064u)	/* PCP SRAM Control Array Data In Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DOCH0          : 16;
		/* const */ unsigned int DOCH1          : 16;
	} B;
	int I;
	unsigned int U;

} PCP_PSCADOUT_type;
#define PCP_PSCADOUT	(*( PCP_PSCADOUT_type *) 0xF0000068u)	/* PCP SRAM Control Array Data Out Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DEPT           : 5;
		/* const */ unsigned int MANUF          : 11;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} MANID_type;
#define MANID	(*( MANID_type *) 0xF0000070u)	/* Manufacturer Identification Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int CHREV          : 8;
		/* const */ unsigned int CHID           : 8;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CHIPID_type;
#define CHIPID	(*( CHIPID_type *) 0xF0000074u)	/* Chip Identification Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RT0            : 1;
		/* const */ unsigned int RT1            : 1;
		/* const */ unsigned int RT2            : 1;
		/* const */ unsigned int RT3            : 1;
		/* const */ unsigned int RT4            : 1;
		/* const */ unsigned int RT5            : 1;
		/* const */ unsigned int RT6            : 1;
		/* const */ unsigned int RT7            : 1;
		/* const */ unsigned int RT8            : 1;
		/* const */ unsigned int RT9            : 1;
		/* const */ unsigned int RT10           : 1;
		/* const */ unsigned int RT11           : 1;
		/* const */ unsigned int RT12           : 1;
		/* const */ unsigned int RT13           : 1;
		/* const */ unsigned int RT14           : 1;
		/* const */ unsigned int RT15           : 1;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} RTID_type;
#define RTID	(*( RTID_type *) 0xF0000078u)	/* Redesign Tracing Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int EXIS0          : 2;
		unsigned int                : 2;
		unsigned int FEN0           : 1;
		unsigned int REN0           : 1;
		unsigned int LDEN0          : 1;
		unsigned int EIEN0          : 1;
		unsigned int INP0           : 3;
		unsigned int                : 5;
		unsigned int EXIS1          : 2;
		unsigned int                : 2;
		unsigned int FEN1           : 1;
		unsigned int REN1           : 1;
		unsigned int LDEN1          : 1;
		unsigned int EIEN1          : 1;
		unsigned int INP1           : 3;
		unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} EICR0_type;
#define EICR0	(*( EICR0_type *) 0xF0000080u)	/* External Input Channel Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int EXIS2          : 2;
		unsigned int                : 2;
		unsigned int FEN2           : 1;
		unsigned int REN2           : 1;
		unsigned int LDEN2          : 1;
		unsigned int EIEN2          : 1;
		unsigned int INP2           : 3;
		unsigned int                : 5;
		unsigned int EXIS3          : 2;
		unsigned int                : 2;
		unsigned int FEN3           : 1;
		unsigned int REN3           : 1;
		unsigned int LDEN3          : 1;
		unsigned int EIEN3          : 1;
		unsigned int INP3           : 3;
		unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} EICR1_type;
#define EICR1	(*( EICR1_type *) 0xF0000084u)	/* External Input Channel Register 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int INTF0          : 1;
		/* const */ unsigned int INTF1          : 1;
		/* const */ unsigned int INTF2          : 1;
		/* const */ unsigned int INTF3          : 1;
		/* const */ unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} EIFR_type;
#define EIFR	(*( EIFR_type *) 0xF0000088u)	/* External Input Flag Register */

typedef volatile union
{
	struct
	{ 
		unsigned int FS0            : 1;
		unsigned int FS1            : 1;
		unsigned int FS2            : 1;
		unsigned int FS3            : 1;
		unsigned int                : 12;
		unsigned int FC0            : 1;
		unsigned int FC1            : 1;
		unsigned int FC2            : 1;
		unsigned int FC3            : 1;
		unsigned int                : 12;
	} B;
	int I;
	unsigned int U;

} FMR_type;
#define FMR	(*( FMR_type *) 0xF000008Cu)	/* SCU Flag Modification Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int PDR0           : 1;
		/* const */ unsigned int PDR1           : 1;
		/* const */ unsigned int PDR2           : 1;
		/* const */ unsigned int PDR3           : 1;
		/* const */ unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} PDRR_type;
#define PDRR	(*( PDRR_type *) 0xF0000090u)	/* Pattern Detection Result Register */

typedef volatile union
{
	struct
	{ 
		unsigned int IPEN00         : 1;
		unsigned int IPEN01         : 1;
		unsigned int IPEN02         : 1;
		unsigned int IPEN03         : 1;
		unsigned int                : 9;
		unsigned int GEEN0          : 1;
		unsigned int IGP0           : 2;
		unsigned int IPEN10         : 1;
		unsigned int IPEN11         : 1;
		unsigned int IPEN12         : 1;
		unsigned int IPEN13         : 1;
		unsigned int                : 9;
		unsigned int GEEN1          : 1;
		unsigned int IGP1           : 2;
	} B;
	int I;
	unsigned int U;

} IGCR0_type;
#define IGCR0	(*( IGCR0_type *) 0xF0000094u)	/* Interrupt Gating Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int IPEN20         : 1;
		unsigned int IPEN21         : 1;
		unsigned int IPEN22         : 1;
		unsigned int IPEN23         : 1;
		unsigned int                : 9;
		unsigned int GEEN2          : 1;
		unsigned int IGP2           : 2;
		unsigned int IPEN30         : 1;
		unsigned int IPEN31         : 1;
		unsigned int IPEN32         : 1;
		unsigned int IPEN33         : 1;
		unsigned int                : 9;
		unsigned int GEEN3          : 1;
		unsigned int IGP3           : 2;
	} B;
	int I;
	unsigned int U;

} IGCR1_type;
#define IGCR1	(*( IGCR1_type *) 0xF0000098u)	/* Interrupt Gating Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int ETRSEL         : 3;
		unsigned int                : 1;
		unsigned int SW0TRSEL       : 3;
		unsigned int                : 1;
		unsigned int QTRSEL         : 3;
		unsigned int                : 1;
		unsigned int TTRSEL         : 3;
		unsigned int                : 1;
		unsigned int EGTSEL         : 3;
		unsigned int                : 1;
		unsigned int SW0GTSEL       : 3;
		unsigned int                : 9;
	} B;
	int I;
	unsigned int U;

} TGADC0_type;
#define TGADC0	(*( TGADC0_type *) 0xF000009Cu)	/* Trigger Gating ADC0 Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ETRSEL         : 3;
		unsigned int                : 1;
		unsigned int SW0TRSEL       : 3;
		unsigned int                : 1;
		unsigned int QTRSEL         : 3;
		unsigned int                : 1;
		unsigned int TTRSEL         : 3;
		unsigned int                : 1;
		unsigned int EGTSEL         : 3;
		unsigned int                : 1;
		unsigned int SW0GTSEL       : 3;
		unsigned int                : 9;
	} B;
	int I;
	unsigned int U;

} TGADC1_type;
#define TGADC1	(*( TGADC1_type *) 0xF00000A0u)	/* Trigger Gating ADC1 Register */

typedef volatile union
{
	struct
	{ 
		unsigned int OTMLC          : 8;
		/* const */ unsigned int                : 23;
		/* const */ unsigned int OTMEN          : 1;
	} B;
	int I;
	unsigned int U;

} SCU_OTCON_type;
#define SCU_OTCON	(*( SCU_OTCON_type *) 0xF00000A8u)	/* SCU On Chip Test Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int T0             : 1;
		unsigned int T1             : 1;
		unsigned int T2             : 1;
		unsigned int T3             : 1;
		unsigned int T4             : 1;
		unsigned int T5             : 1;
		unsigned int                : 1;
		unsigned int T7             : 1;
		unsigned int                : 4;
		unsigned int T12            : 1;
		unsigned int T13            : 1;
		unsigned int T14            : 1;
		unsigned int T15            : 1;
		unsigned int T16            : 1;
		unsigned int T17            : 1;
		unsigned int T18            : 1;
		unsigned int T19            : 1;
		unsigned int T20            : 1;
		unsigned int T21            : 1;
		unsigned int T22            : 1;
		unsigned int T23            : 1;
		unsigned int T24            : 1;
		unsigned int                : 7;
	} B;
	int I;
	unsigned int U;

} SCU_OTDAT_type;
#define SCU_OTDAT	(*( SCU_OTDAT_type *) 0xF00000ACu)	/* SCU On Chip Test Data Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PTMLC          : 8;
		unsigned int ENOUT0         : 1;
		unsigned int ENOUT1         : 1;
		unsigned int ENOUT2         : 1;
		unsigned int ENOUT3         : 1;
		unsigned int RDSS0          : 1;
		unsigned int RDSS1          : 1;
		unsigned int RDSS2          : 1;
		unsigned int RDSS3          : 1;
		unsigned int PT0            : 1;
		unsigned int PT1            : 1;
		unsigned int DISWRJ         : 1;
		/* const */ unsigned int                : 12;
		/* const */ unsigned int PTMEN          : 1;
	} B;
	int I;
	unsigned int U;

} SCU_PTCON_type;
#define SCU_PTCON	(*( SCU_PTCON_type *) 0xF00000B0u)	/* SCU Pad Test Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int A0             : 1;
		unsigned int A1             : 1;
		unsigned int A2             : 1;
		unsigned int A3             : 1;
		unsigned int A4             : 1;
		unsigned int A5             : 1;
		unsigned int A6             : 1;
		unsigned int A7             : 1;
		unsigned int A8             : 1;
		unsigned int A9             : 1;
		unsigned int A10            : 1;
		unsigned int A11            : 1;
		unsigned int A12            : 1;
		unsigned int A13            : 1;
		unsigned int A14            : 1;
		unsigned int A15            : 1;
		unsigned int A16            : 1;
		unsigned int A17            : 1;
		unsigned int A18            : 1;
		unsigned int A19            : 1;
		unsigned int A20            : 1;
		unsigned int A21            : 1;
		unsigned int A22            : 1;
		unsigned int A23            : 1;
		unsigned int BC0            : 1;
		unsigned int BC1            : 1;
		unsigned int BC2            : 1;
		unsigned int BC3            : 1;
		unsigned int RD             : 1;
		unsigned int RDWR           : 1;
		unsigned int ADV            : 1;
		unsigned int MRW            : 1;
	} B;
	int I;
	unsigned int U;

} SCU_PTDAT0_type;
#define SCU_PTDAT0	(*( SCU_PTDAT0_type *) 0xF00000B4u)	/* SCU Pad Test Data Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int OL20           : 1;
		unsigned int OL21           : 1;
		unsigned int OL22           : 1;
		unsigned int OL23           : 1;
		unsigned int OL24           : 1;
		unsigned int OL25           : 1;
		unsigned int OL26           : 1;
		unsigned int OL27           : 1;
		unsigned int OL28           : 1;
		unsigned int OL29           : 1;
		unsigned int OL210          : 1;
		unsigned int OL211          : 1;
		unsigned int AOL2           : 1;
		unsigned int OL213          : 1;
		unsigned int OL214          : 1;
		unsigned int OL215          : 1;
		unsigned int BRKIN          : 1;
		unsigned int BRKOUT         : 1;
		unsigned int TRCLK          : 1;
		unsigned int HDRST          : 1;
		unsigned int NMI            : 1;
		unsigned int HOLD           : 1;
		unsigned int HLDA           : 1;
		unsigned int BREQ           : 1;
		unsigned int CS0            : 1;
		unsigned int CS1            : 1;
		unsigned int CS2            : 1;
		unsigned int CS3            : 1;
		unsigned int CSCOMB         : 1;
		unsigned int WAIT           : 1;
		unsigned int BAA            : 1;
		unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} SCU_PTDAT1_type;
#define SCU_PTDAT1	(*( SCU_PTDAT1_type *) 0xF00000B8u)	/* SCU Pad Test Data Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int BYPASS         : 1;
		unsigned int BFCLKI         : 1;
		unsigned int BFCLKO         : 1;
		unsigned int TRST           : 1;
		unsigned int TCK            : 1;
		unsigned int TDI            : 1;
		unsigned int TDO            : 1;
		unsigned int TMS            : 1;
		/* const */ unsigned int TESTMODE       : 1;
		/* const */ unsigned int TSTRES         : 1;
		unsigned int                : 6;
		unsigned int BCK            : 1;
		unsigned int BCKN           : 1;
		unsigned int DSQ0           : 1;
		unsigned int DSQ1           : 1;
		unsigned int NC0            : 1;
		unsigned int NC1            : 1;
		unsigned int NC2            : 1;
		unsigned int NC3            : 1;
		unsigned int NC4            : 1;
		unsigned int NC5            : 1;
		unsigned int SLSO0          : 1;
		unsigned int SLSO1          : 1;
		unsigned int MTSR0          : 1;
		unsigned int MRST0          : 1;
		unsigned int SCLK0          : 1;
		unsigned int SLSI0          : 1;
	} B;
	int I;
	unsigned int U;

} SCU_PTDAT2_type;
#define SCU_PTDAT2	(*( SCU_PTDAT2_type *) 0xF00000BCu)	/* SCU Pad Test Data Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int D0             : 1;
		unsigned int D1             : 1;
		unsigned int D2             : 1;
		unsigned int D3             : 1;
		unsigned int D4             : 1;
		unsigned int D5             : 1;
		unsigned int D6             : 1;
		unsigned int D7             : 1;
		unsigned int D8             : 1;
		unsigned int D9             : 1;
		unsigned int D10            : 1;
		unsigned int D11            : 1;
		unsigned int D12            : 1;
		unsigned int D13            : 1;
		unsigned int D14            : 1;
		unsigned int D15            : 1;
		unsigned int D16            : 1;
		unsigned int D17            : 1;
		unsigned int D18            : 1;
		unsigned int D19            : 1;
		unsigned int D20            : 1;
		unsigned int D21            : 1;
		unsigned int D22            : 1;
		unsigned int D23            : 1;
		unsigned int D24            : 1;
		unsigned int D25            : 1;
		unsigned int D26            : 1;
		unsigned int D27            : 1;
		unsigned int D28            : 1;
		unsigned int D29            : 1;
		unsigned int D30            : 1;
		unsigned int D31            : 1;
	} B;
	int I;
	unsigned int U;

} SCU_PTDAT3_type;
#define SCU_PTDAT3	(*( SCU_PTDAT3_type *) 0xF00000C0u)	/* SCU Pad Test Data Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int PEN0           : 1;
		unsigned int PEN1           : 1;
		unsigned int PEN2           : 1;
		unsigned int PEN3           : 1;
		unsigned int PEN4           : 1;
		unsigned int PEN5           : 1;
		unsigned int PEN6           : 1;
		unsigned int                : 25;
	} B;
	int I;
	unsigned int U;

} SCU_PETCR_type;
#define SCU_PETCR	(*( SCU_PETCR_type *) 0xF00000D0u)	/* SCU Parity Error Trap Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int PFL0           : 1;
		/* const */ unsigned int PFL1           : 1;
		/* const */ unsigned int PFL2           : 1;
		/* const */ unsigned int PFL3           : 1;
		/* const */ unsigned int PFL4           : 1;
		/* const */ unsigned int PFL5           : 1;
		/* const */ unsigned int PFL6           : 1;
		/* const */ unsigned int                : 25;
	} B;
	int I;
	unsigned int U;

} SCU_PETSR_type;
#define SCU_PETSR	(*( SCU_PETSR_type *) 0xF00000D4u)	/* SCU Parity Error Trap Status Register */


/* SBCU */
typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MOD_REV        : 8;
		/* const */ unsigned int MOD_NUMBER     : 8;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SBCU_ID_type;
#define SBCU_ID	(*( SBCU_ID_type *) 0xF0000108u)	/* SBCU Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TOUT           : 16;	/* Bus time-out value */
		unsigned int DBG            : 1;	/* Debug trace */
		unsigned int                : 1;
		unsigned int PSE            : 1;	/* Power saving */
		unsigned int SPE            : 1;	/* Starvation protection */
		unsigned int                : 4;
		unsigned int SPC            : 8;	/* Starvation counter sample period */
	} B;
	int I;
	unsigned int U;

} SBCU_CON_type;
#define SBCU_CON	(*( SBCU_CON_type *) 0xF0000110u)	/* SBCU Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ERRCNT         : 16;
		unsigned int TOUT           : 1;
		unsigned int RDY            : 1;
		unsigned int ABT            : 1;
		unsigned int ACK            : 2;
		unsigned int SVM            : 1;
		unsigned int WRN            : 1;
		unsigned int RDN            : 1;
		unsigned int TAG            : 4;
		unsigned int OPC            : 4;
	} B;
	int I;
	unsigned int U;

} SBCU_ECON_type;
#define SBCU_ECON	(*( SBCU_ECON_type *) 0xF0000120u)	/* Error Control Capture Register */

typedef volatile union
{
	struct
	{ 
		unsigned int FPIADR         : 32;
	} B;
	int I;
	unsigned int U;

} SBCU_EADD_type;
#define SBCU_EADD	(*( SBCU_EADD_type *) 0xF0000124u)	/* Error Address Capture Register */

typedef volatile union
{
	struct
	{ 
		unsigned int FPIDAT         : 32;
	} B;
	int I;
	unsigned int U;

} SBCU_EDAT_type;
#define SBCU_EDAT	(*( SBCU_EDAT_type *) 0xF0000128u)	/* Error Data Capture Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int EO             : 1;
		/* const */ unsigned int OA             : 1;
		unsigned int                : 2;
		unsigned int RA             : 1;
		unsigned int                : 7;
		unsigned int CONCOM         : 3;
		unsigned int                : 1;
		unsigned int ONG            : 1;
		unsigned int                : 3;
		unsigned int ONA1           : 2;
		unsigned int                : 2;
		unsigned int ONA2           : 2;
		unsigned int                : 2;
		unsigned int ONBOS          : 4;
	} B;
	int I;
	unsigned int U;

} SBCU_DBCNTL_type;
#define SBCU_DBCNTL	(*( SBCU_DBCNTL_type *) 0xF0000130u)	/* Debug Control Register (OCDS) */

typedef volatile union
{
	struct
	{ 
		unsigned int FPIGRNT        : 16;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SBCU_DBGRNT_type;
#define SBCU_DBGRNT	(*( SBCU_DBGRNT_type *) 0xF0000134u)	/* Debug Grant Mask Register (OCDS) */

typedef volatile union
{
	struct
	{ 
		unsigned int ADR1           : 32;
	} B;
	int I;
	unsigned int U;

} SBCU_DBADR1_type;
#define SBCU_DBADR1	(*( SBCU_DBADR1_type *) 0xF0000138u)	/* Debug Address1 Register (OCDS) */

typedef volatile union
{
	struct
	{ 
		unsigned int ADR2           : 32;
	} B;
	int I;
	unsigned int U;

} SBCU_DBADR2_type;
#define SBCU_DBADR2	(*( SBCU_DBADR2_type *) 0xF000013Cu)	/* Debug Address2 Register (OCDS) */

typedef volatile union
{
	struct
	{ 
		unsigned int OPC            : 4;
		unsigned int SVM            : 1;
		unsigned int                : 3;
		unsigned int WR             : 1;
		unsigned int                : 3;
		unsigned int RD             : 1;
		unsigned int                : 19;
	} B;
	int I;
	unsigned int U;

} SBCU_DBBOS_type;
#define SBCU_DBBOS	(*( SBCU_DBBOS_type *) 0xF0000140u)	/* Debug Bus Operation Register (OCDS) */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int FPIGNT         : 16;
		/* const */ unsigned int DMALAST        : 16;
	} B;
	int I;
	unsigned int U;

} SBCU_DBGNTT_type;
#define SBCU_DBGNTT	(*( SBCU_DBGNTT_type *) 0xF0000144u)	/* Debug Trapped Master Register (OCDS) */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int FPIADR         : 32;
	} B;
	int I;
	unsigned int U;

} SBCU_DBADRT_type;
#define SBCU_DBADRT	(*( SBCU_DBADRT_type *) 0xF0000148u)	/* Debug Trapped Address Register (OCDS) */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int FPIOPC         : 4;
		/* const */ unsigned int FPISVM         : 1;
		/* const */ unsigned int FPIACK         : 2;
		/* const */ unsigned int FPIRDY         : 1;
		/* const */ unsigned int FPIWR          : 1;
		/* const */ unsigned int FPIRST         : 2;
		/* const */ unsigned int FPIOPS         : 1;
		/* const */ unsigned int FPIRD          : 1;
		/* const */ unsigned int FPIABORT       : 1;
		/* const */ unsigned int FPITOUT        : 1;
		/* const */ unsigned int                : 1;
		/* const */ unsigned int FPITAG         : 4;
		/* const */ unsigned int                : 12;
	} B;
	int I;
	unsigned int U;

} SBCU_DBBOST_type;
#define SBCU_DBBOST	(*( SBCU_DBBOST_type *) 0xF000014Cu)	/* Debug Trapped Bus Operation Register (OCDS) */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SBCU_SRC_type;
#define SBCU_SRC	(*( SBCU_SRC_type *) 0xF00001FCu)	/* SBCU Service Request Control Register */


/* STM */
typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;
		/* const */ unsigned int DISS           : 1;
		unsigned int SPEN           : 1;
		unsigned int EDIS           : 1;
		unsigned int SBWE           : 1;
		unsigned int FSOE           : 1;
		unsigned int                : 2;
		unsigned int RMC            : 3;
		unsigned int                : 21;
	} B;
	int I;
	unsigned int U;

} STM_CLC_type;
#define STM_CLC	(*( STM_CLC_type *) 0xF0000200u)	/* STM Clock Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MOD_REV        : 8;
		/* const */ unsigned int MOD_TYPE       : 8;
		/* const */ unsigned int MOD_NUMBER     : 16;
	} B;
	int I;
	unsigned int U;

} STM_ID_type;
#define STM_ID	(*( STM_ID_type *) 0xF0000208u)	/* STM Module Identification Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int STM            : 32;
	} B;
	int I;
	unsigned int U;

} STM_TIM0_type;
#define STM_TIM0	(*( STM_TIM0_type *) 0xF0000210u)	/* STM Register 0 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int STM            : 32;
	} B;
	int I;
	unsigned int U;

} STM_TIM1_type;
#define STM_TIM1	(*( STM_TIM1_type *) 0xF0000214u)	/* STM Register 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int STM            : 32;
	} B;
	int I;
	unsigned int U;

} STM_TIM2_type;
#define STM_TIM2	(*( STM_TIM2_type *) 0xF0000218u)	/* STM Register 2 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int STM            : 32;
	} B;
	int I;
	unsigned int U;

} STM_TIM3_type;
#define STM_TIM3	(*( STM_TIM3_type *) 0xF000021Cu)	/* STM Register 3 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int STM            : 32;
	} B;
	int I;
	unsigned int U;

} STM_TIM4_type;
#define STM_TIM4	(*( STM_TIM4_type *) 0xF0000220u)	/* STM Register 4 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int STM            : 32;
	} B;
	int I;
	unsigned int U;

} STM_TIM5_type;
#define STM_TIM5	(*( STM_TIM5_type *) 0xF0000224u)	/* STM Register 5 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int STM            : 24;
		/* const */ unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} STM_TIM6_type;
#define STM_TIM6	(*( STM_TIM6_type *) 0xF0000228u)	/* STM Register 6 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int STM_CAP        : 24;
		/* const */ unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} STM_CAP_type;
#define STM_CAP	(*( STM_CAP_type *) 0xF000022Cu)	/* STM Capture Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CMPVAL         : 32;
	} B;
	int I;
	unsigned int U;

} STM_CMP0_type;
#define STM_CMP0	(*( STM_CMP0_type *) 0xF0000230u)	/* Compare Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int CMPVAL         : 32;
	} B;
	int I;
	unsigned int U;

} STM_CMP1_type;
#define STM_CMP1	(*( STM_CMP1_type *) 0xF0000234u)	/* Compare Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int MSIZE0         : 5;
		unsigned int                : 3;
		unsigned int MSTART0        : 5;
		unsigned int                : 3;
		unsigned int MSIZE1         : 5;
		unsigned int                : 3;
		unsigned int MSTART1        : 5;
		unsigned int                : 3;
	} B;
	int I;
	unsigned int U;

} STM_CMCON_type;
#define STM_CMCON	(*( STM_CMCON_type *) 0xF0000238u)	/* Compare Match Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CMP0EN         : 1;
		/* const */ unsigned int CMP0IR         : 1;
		unsigned int CMP0OS         : 1;
		unsigned int                : 1;
		unsigned int CMP1EN         : 1;
		/* const */ unsigned int CMP1IR         : 1;
		unsigned int CMP1OS         : 1;
		unsigned int                : 25;
	} B;
	int I;
	unsigned int U;

} STM_ICR_type;
#define STM_ICR	(*( STM_ICR_type *) 0xF000023Cu)	/* STM Interrupt Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CMP0IRR        : 1;
		unsigned int CMP0IRS        : 1;
		unsigned int CMP1IRR        : 1;
		unsigned int CMP1IRS        : 1;
		unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} STM_ISRR_type;
#define STM_ISRR	(*( STM_ISRR_type *) 0xF0000240u)	/* Interrupt Set/Reset Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} STM_SRC1_type;
#define STM_SRC1	(*( STM_SRC1_type *) 0xF00002F8u)	/* STM Service Request Control Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} STM_SRC0_type;
#define STM_SRC0	(*( STM_SRC0_type *) 0xF00002FCu)	/* STM Service Request Control Register 0 */

#define SYSTIME_LOW	STM_TIM0.U
#define SYSTIME_HIGH	STM_CAP.U

/* Cerberus */
typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int REVISION       : 8;
		/* const */ unsigned int MODULE         : 8;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CBS_JDP_ID_type;
#define CBS_JDP_ID	(*( CBS_JDP_ID_type *) 0xF0000408u)	/* Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DATA           : 32;
	} B;
	int I;
	unsigned int U;

} CBS_COMDATA_type;
#define CBS_COMDATA	(*( CBS_COMDATA_type *) 0xF0000468u)	/* Cerberus Communication Mode Data Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		/* const */ unsigned int CRSYNC         : 1;
		/* const */ unsigned int CWSYNC         : 1;
		unsigned int CWACK          : 1;
		/* const */ unsigned int COMSYNC        : 1;
		unsigned int                : 4;
		/* const */ unsigned int CHANNEL        : 3;
		unsigned int                : 17;
	} B;
	int I;
	unsigned int U;

} CBS_IOSR_type;
#define CBS_IOSR	(*( CBS_IOSR_type *) 0xF000046Cu)	/* Cerberus Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int BSTC           : 1;
		unsigned int BSMCD          : 1;
		unsigned int BSSB           : 1;
		unsigned int BSRB           : 1;
		unsigned int BSPCP          : 1;
		unsigned int BSDMA          : 1;
		unsigned int BSPCPEN        : 1;
		unsigned int                : 1;
		unsigned int BTTC           : 1;
		unsigned int BTMCD          : 1;
		unsigned int                : 2;
		unsigned int BTPCP          : 1;
		unsigned int                : 1;
		unsigned int BTPCPEN        : 1;
		unsigned int                : 1;
		unsigned int BSPIN          : 1;
		unsigned int BSPINA         : 1;
		unsigned int BTPINA         : 1;
		unsigned int BTPIN          : 1;
		unsigned int BTT            : 1;
		unsigned int                : 2;
		unsigned int BTSS           : 1;
		unsigned int BTTIEN         : 1;
		unsigned int                : 7;
	} B;
	int I;
	unsigned int U;

} CBS_MCDBBS_type;
#define CBS_MCDBBS	(*( CBS_MCDBBS_type *) 0xF0000470u)	/* Break Bus Switch Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned int BTSCL          : 1;
		/* const */ unsigned int                : 5;
		unsigned int SUSP           : 1;
		unsigned int SUS            : 1;
		unsigned int BTSP           : 1;
		unsigned int BTSEN          : 1;
		unsigned int BTSM           : 1;
		/* const */ unsigned int                : 5;
		/* const */ unsigned int SSSTC          : 1;
		/* const */ unsigned int                : 5;
		/* const */ unsigned int SSSBRK         : 1;
		/* const */ unsigned int                : 1;
		/* const */ unsigned int SOS            : 1;
		/* const */ unsigned int SDS            : 1;
		/* const */ unsigned int                : 6;
	} B;
	int I;
	unsigned int U;

} CBS_MCDSSG_type;
#define CBS_MCDSSG	(*( CBS_MCDSSG_type *) 0xF0000474u)	/* Cerberus Suspend Signal Generation Status and Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PAT            : 8;
		unsigned int                : 8;
		unsigned int IFLCKP         : 1;
		unsigned int IFLCK          : 1;
		unsigned int AUTOKP         : 1;
		unsigned int AUTOK          : 1;
		unsigned int                : 12;
	} B;
	int I;
	unsigned int U;

} CBS_OEC_type;
#define CBS_OEC	(*( CBS_OEC_type *) 0xF0000478u)	/* Cerberus OCDS Enable Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TRCENP         : 1;
		unsigned int TRCEN          : 1;
		unsigned int TRCMUXP        : 1;
		unsigned int TRCMUX         : 1;
		unsigned int TRCDENP        : 1;
		unsigned int TRCDEN         : 1;
		unsigned int TRCDSP         : 1;
		unsigned int TRCDS          : 1;
		unsigned int                : 2;
		unsigned int EECENP         : 1;
		unsigned int EECEN          : 1;
		unsigned int WDTSUSP        : 1;
		unsigned int WDTSUS         : 1;
		unsigned int                : 2;
		unsigned int HARRP          : 1;
		unsigned int HARR           : 1;
		unsigned int                : 14;
	} B;
	int I;
	unsigned int U;

} CBS_OCNTRL_type;
#define CBS_OCNTRL	(*( CBS_OCNTRL_type *) 0xF000047Cu)	/* Cerberus OSCU Configuration and Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int OEN            : 1;
		/* const */ unsigned int TRCEN          : 1;
		/* const */ unsigned int TRCMUX         : 1;
		/* const */ unsigned int TRCDEN         : 1;
		/* const */ unsigned int TRCDS          : 1;
		/* const */ unsigned int TRCEEC         : 1;
		/* const */ unsigned int EECDIS         : 1;
		/* const */ unsigned int WDTSUS         : 1;
		/* const */ unsigned int HARR           : 1;
		/* const */ unsigned int                : 7;
		/* const */ unsigned int IFLCK          : 1;
		/* const */ unsigned int AUTOK          : 1;
		/* const */ unsigned int                : 14;
	} B;
	int I;
	unsigned int U;

} CBS_OSTATE_type;
#define CBS_OSTATE	(*( CBS_OSTATE_type *) 0xF0000480u)	/* Cerberus OSCU Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SETCRS         : 1;
		unsigned int SETCWS         : 1;
		unsigned int SETCS          : 1;
		unsigned int CLRCS          : 1;
		unsigned int CHANNEL_P      : 1;
		unsigned int CHANNEL        : 3;
		/* const */ unsigned int                : 8;
		unsigned int SETINTMOD      : 1;
		/* const */ unsigned int                : 1;
		unsigned int SETINTTRC      : 1;
		unsigned int CLRINTTRC      : 1;
		unsigned int TRCMODP        : 1;
		unsigned int TRCMOD         : 2;
		/* const */ unsigned int                : 1;
		/* const */ unsigned int INTMOD         : 1;
		/* const */ unsigned int INTTRC         : 1;
		/* const */ unsigned int                : 6;
	} B;
	int I;
	unsigned int U;

} CBS_INTMOD_type;
#define CBS_INTMOD	(*( CBS_INTMOD_type *) 0xF0000484u)	/* Cerberus Internal Mode Status and Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDR           : 32;
	} B;
	int I;
	unsigned int U;

} CBS_ICTSA_type;
#define CBS_ICTSA	(*( CBS_ICTSA_type *) 0xF0000488u)	/* Cerberus Internal Controlled Trace Source Address Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDR           : 32;
	} B;
	int I;
	unsigned int U;

} CBS_ICTTA_type;
#define CBS_ICTTA	(*( CBS_ICTTA_type *) 0xF000048Cu)	/* Cerberus Internal Controlled Trace Target Address Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int BSSTC          : 1;
		/* const */ unsigned int BSSMCD         : 1;
		/* const */ unsigned int BSSSB          : 1;
		/* const */ unsigned int BSSRB          : 1;
		/* const */ unsigned int BSSPCP         : 1;
		/* const */ unsigned int BSSDMA         : 1;
		unsigned int                : 2;
		/* const */ unsigned int BSCTC          : 1;
		/* const */ unsigned int BSCMCD         : 1;
		/* const */ unsigned int BSCSB          : 1;
		/* const */ unsigned int BSCRB          : 1;
		/* const */ unsigned int BSCPCP         : 1;
		/* const */ unsigned int BSCDMA         : 1;
		unsigned int                : 2;
		/* const */ unsigned int BBS0           : 1;
		/* const */ unsigned int BBS1           : 1;
		/* const */ unsigned int BBC0           : 1;
		/* const */ unsigned int BBC1           : 1;
		unsigned int                : 4;
		unsigned int CAPCLR         : 1;
		unsigned int                : 7;
	} B;
	int I;
	unsigned int U;

} CBS_MCDBBSS_type;
#define CBS_MCDBBSS	(*( CBS_MCDBBSS_type *) 0xF0000490u)	/* Cerberus Break Bus Switch Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int STCP           : 1;
		unsigned int STCM           : 1;
		unsigned int STCTC          : 1;
		unsigned int STCPCP         : 1;
		unsigned int STCPMU         : 1;
		unsigned int                : 27;
	} B;
	int I;
	unsigned int U;

} CBS_MCDSSGC_type;
#define CBS_MCDSSGC	(*( CBS_MCDSSGC_type *) 0xF0000494u)	/* Cerberus Suspend Signal Generation Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CBS_SRC_type;
#define CBS_SRC	(*( CBS_SRC_type *) 0xF00004FCu)	/* Cerberus Service Request Control Register */


/* MSC0 */
typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;
		/* const */ unsigned int DISS           : 1;
		unsigned int SPEN           : 1;
		unsigned int EDIS           : 1;
		unsigned int SBWE           : 1;
		unsigned int FSOE           : 1;
		unsigned int                : 26;
	} B;
	int I;
	unsigned int U;

} MSC0_CLC_type;
#define MSC0_CLC	(*( MSC0_CLC_type *) 0xF0000800u)	/* MSC Clock Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MOD_REV        : 8;
		/* const */ unsigned int MOD_TYPE       : 8;
		/* const */ unsigned int MOD_NUMBER     : 16;
	} B;
	int I;
	unsigned int U;

} MSC0_ID_type;
#define MSC0_ID	(*( MSC0_ID_type *) 0xF0000808u)	/* MSC Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int STEP           : 10;
		unsigned int                : 1;
		unsigned int SM             : 1;
		unsigned int SC             : 2;
		unsigned int DM             : 2;
		/* const */ unsigned int RESULT         : 10;
		unsigned int                : 2;
		/* const */ unsigned int SUSACK         : 1;
		/* const */ unsigned int SUSREQ         : 1;
		unsigned int ENHW           : 1;
		unsigned int DISCLK         : 1;
	} B;
	int I;
	unsigned int U;

} MSC0_FDR_type;
#define MSC0_FDR	(*( MSC0_FDR_type *) 0xF000080Cu)	/* MSC Fractional Divider Register */

typedef volatile union
{
	struct
	{ 
		unsigned int UFT            : 1;
		unsigned int URR            : 3;
		unsigned int PCTR           : 1;
		/* const */ unsigned int                : 11;
		/* const */ unsigned int UC             : 5;
		/* const */ unsigned int                : 11;
	} B;
	int I;
	unsigned int U;

} MSC0_USR_type;
#define MSC0_USR	(*( MSC0_USR_type *) 0xF0000810u)	/* Upstream Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TM             : 1;
		/* const */ unsigned int CP             : 1;
		/* const */ unsigned int DP             : 1;
		unsigned int NDBL           : 5;
		unsigned int NDBH           : 5;
		unsigned int ENSELL         : 1;
		unsigned int ENSELH         : 1;
		/* const */ unsigned int DSDIS          : 1;
		unsigned int NBC            : 6;
		unsigned int                : 2;
		unsigned int PPD            : 5;
		unsigned int                : 3;
	} B;
	int I;
	unsigned int U;

} MSC0_DSC_type;
#define MSC0_DSC	(*( MSC0_DSC_type *) 0xF0000814u)	/* Downstream Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int PFC            : 4;
		unsigned int                : 4;
		unsigned int NPTF           : 4;
		unsigned int                : 4;
		/* const */ unsigned int DC             : 7;
		unsigned int                : 1;
		/* const */ unsigned int DFA            : 1;
		/* const */ unsigned int CFA            : 1;
		unsigned int                : 6;
	} B;
	int I;
	unsigned int U;

} MSC0_DSS_type;
#define MSC0_DSS	(*( MSC0_DSS_type *) 0xF0000818u)	/* Downstream Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DDL            : 16;
		unsigned int DDH            : 16;
	} B;
	int I;
	unsigned int U;

} MSC0_DD_type;
#define MSC0_DD	(*( MSC0_DD_type *) 0xF000081Cu)	/* Downstream Data Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DCL            : 16;
		unsigned int DCH            : 16;
	} B;
	int I;
	unsigned int U;

} MSC0_DC_type;
#define MSC0_DC	(*( MSC0_DC_type *) 0xF0000820u)	/* Downstream Command Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SL0            : 2;
		unsigned int SL1            : 2;
		unsigned int SL2            : 2;
		unsigned int SL3            : 2;
		unsigned int SL4            : 2;
		unsigned int SL5            : 2;
		unsigned int SL6            : 2;
		unsigned int SL7            : 2;
		unsigned int SL8            : 2;
		unsigned int SL9            : 2;
		unsigned int SL10           : 2;
		unsigned int SL11           : 2;
		unsigned int SL12           : 2;
		unsigned int SL13           : 2;
		unsigned int SL14           : 2;
		unsigned int SL15           : 2;
	} B;
	int I;
	unsigned int U;

} MSC0_DSDSL_type;
#define MSC0_DSDSL	(*( MSC0_DSDSL_type *) 0xF0000824u)	/* Downstream Select Data Source Register Low */

typedef volatile union
{
	struct
	{ 
		unsigned int SH0            : 2;
		unsigned int SH1            : 2;
		unsigned int SH2            : 2;
		unsigned int SH3            : 2;
		unsigned int SH4            : 2;
		unsigned int SH5            : 2;
		unsigned int SH6            : 2;
		unsigned int SH7            : 2;
		unsigned int SH8            : 2;
		unsigned int SH9            : 2;
		unsigned int SH10           : 2;
		unsigned int SH11           : 2;
		unsigned int SH12           : 2;
		unsigned int SH13           : 2;
		unsigned int SH14           : 2;
		unsigned int SH15           : 2;
	} B;
	int I;
	unsigned int U;

} MSC0_DSDSH_type;
#define MSC0_DSDSH	(*( MSC0_DSDSH_type *) 0xF0000828u)	/* Downstream Select Data Source Register High */

typedef volatile union
{
	struct
	{ 
		unsigned int ENL0           : 1;
		unsigned int ENL1           : 1;
		unsigned int ENL2           : 1;
		unsigned int ENL3           : 1;
		unsigned int ENL4           : 1;
		unsigned int ENL5           : 1;
		unsigned int ENL6           : 1;
		unsigned int ENL7           : 1;
		unsigned int ENL8           : 1;
		unsigned int ENL9           : 1;
		unsigned int ENL10          : 1;
		unsigned int ENL11          : 1;
		unsigned int ENL12          : 1;
		unsigned int ENL13          : 1;
		unsigned int ENL14          : 1;
		unsigned int ENL15          : 1;
		unsigned int ENH0           : 1;
		unsigned int ENH1           : 1;
		unsigned int ENH2           : 1;
		unsigned int ENH3           : 1;
		unsigned int ENH4           : 1;
		unsigned int ENH5           : 1;
		unsigned int ENH6           : 1;
		unsigned int ENH7           : 1;
		unsigned int ENH8           : 1;
		unsigned int ENH9           : 1;
		unsigned int ENH10          : 1;
		unsigned int ENH11          : 1;
		unsigned int ENH12          : 1;
		unsigned int ENH13          : 1;
		unsigned int ENH14          : 1;
		unsigned int ENH15          : 1;
	} B;
	int I;
	unsigned int U;

} MSC0_ESR_type;
#define MSC0_ESR	(*( MSC0_ESR_type *) 0xF000082Cu)	/* MSC Emergency Stop Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DATA           : 8;
		unsigned int                : 8;
		/* const */ unsigned int V              : 1;
		/* const */ unsigned int P              : 1;
		unsigned int C              : 1;
		/* const */ unsigned int LABF           : 2;
		/* const */ unsigned int IPF            : 1;
		/* const */ unsigned int PERR           : 1;
		unsigned int                : 9;
	} B;
	int I;
	unsigned int U;

} MSC0_UD0_type;
#define MSC0_UD0	(*( MSC0_UD0_type *) 0xF0000830u)	/* Upstream Data Register 0 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DATA           : 8;
		unsigned int                : 8;
		/* const */ unsigned int V              : 1;
		/* const */ unsigned int P              : 1;
		unsigned int C              : 1;
		/* const */ unsigned int LABF           : 2;
		/* const */ unsigned int IPF            : 1;
		/* const */ unsigned int PERR           : 1;
		unsigned int                : 9;
	} B;
	int I;
	unsigned int U;

} MSC0_UD1_type;
#define MSC0_UD1	(*( MSC0_UD1_type *) 0xF0000834u)	/* Upstream Data Register 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DATA           : 8;
		unsigned int                : 8;
		/* const */ unsigned int V              : 1;
		/* const */ unsigned int P              : 1;
		unsigned int C              : 1;
		/* const */ unsigned int LABF           : 2;
		/* const */ unsigned int IPF            : 1;
		/* const */ unsigned int PERR           : 1;
		unsigned int                : 9;
	} B;
	int I;
	unsigned int U;

} MSC0_UD2_type;
#define MSC0_UD2	(*( MSC0_UD2_type *) 0xF0000838u)	/* Upstream Data Register 2 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DATA           : 8;
		unsigned int                : 8;
		/* const */ unsigned int V              : 1;
		/* const */ unsigned int P              : 1;
		unsigned int C              : 1;
		/* const */ unsigned int LABF           : 2;
		/* const */ unsigned int IPF            : 1;
		/* const */ unsigned int PERR           : 1;
		unsigned int                : 9;
	} B;
	int I;
	unsigned int U;

} MSC0_UD3_type;
#define MSC0_UD3	(*( MSC0_UD3_type *) 0xF000083Cu)	/* Upstream Data Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int EDIP           : 2;
		unsigned int EDIE           : 2;
		unsigned int ECIP           : 2;
		unsigned int                : 1;
		unsigned int ECIE           : 1;
		unsigned int TFIP           : 2;
		unsigned int                : 1;
		unsigned int TFIE           : 1;
		unsigned int RDIP           : 2;
		unsigned int RDIE           : 2;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} MSC0_ICR_type;
#define MSC0_ICR	(*( MSC0_ICR_type *) 0xF0000840u)	/* MSC Interrupt Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DEDI           : 1;
		/* const */ unsigned int DECI           : 1;
		/* const */ unsigned int DTFI           : 1;
		/* const */ unsigned int URDI           : 1;
		/* const */ unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} MSC0_ISR_type;
#define MSC0_ISR	(*( MSC0_ISR_type *) 0xF0000844u)	/* MSC Interrupt Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CDEDI          : 1;
		unsigned int CDECI          : 1;
		unsigned int CDTFI          : 1;
		unsigned int CURDI          : 1;
		unsigned int CDP            : 1;
		unsigned int CCP            : 1;
		unsigned int CDDIS          : 1;
		unsigned int                : 9;
		unsigned int SDEDI          : 1;
		unsigned int SDECI          : 1;
		unsigned int SDTFI          : 1;
		unsigned int SURDI          : 1;
		unsigned int SDP            : 1;
		unsigned int SCP            : 1;
		unsigned int SDDIS          : 1;
		unsigned int                : 9;
	} B;
	int I;
	unsigned int U;

} MSC0_ISC_type;
#define MSC0_ISC	(*( MSC0_ISC_type *) 0xF0000848u)	/* Interrupt Set Clear Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CLP            : 1;
		unsigned int SLP            : 1;
		unsigned int CSLP           : 1;
		unsigned int ILP            : 1;
		unsigned int                : 4;
		unsigned int CLKCTRL        : 1;
		unsigned int CSL            : 2;
		unsigned int CSH            : 2;
		unsigned int CSC            : 2;
		unsigned int                : 1;
		unsigned int SDISEL         : 3;
		unsigned int                : 13;
	} B;
	int I;
	unsigned int U;

} MSC0_OCR_type;
#define MSC0_OCR	(*( MSC0_OCR_type *) 0xF000084Cu)	/* Output Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} MSC0_SRC1_type;
#define MSC0_SRC1	(*( MSC0_SRC1_type *) 0xF00008F8u)	/* MSC Service Request Control Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} MSC0_SRC0_type;
#define MSC0_SRC0	(*( MSC0_SRC0_type *) 0xF00008FCu)	/* MSC Service Request Control Register 0 */


/* MSC1 */
typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;
		/* const */ unsigned int DISS           : 1;
		unsigned int SPEN           : 1;
		unsigned int EDIS           : 1;
		unsigned int SBWE           : 1;
		unsigned int FSOE           : 1;
		unsigned int                : 26;
	} B;
	int I;
	unsigned int U;

} MSC1_CLC_type;
#define MSC1_CLC	(*( MSC1_CLC_type *) 0xF0000900u)	/* MSC Clock Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MOD_REV        : 8;
		/* const */ unsigned int MOD_TYPE       : 8;
		/* const */ unsigned int MOD_NUMBER     : 16;
	} B;
	int I;
	unsigned int U;

} MSC1_ID_type;
#define MSC1_ID	(*( MSC1_ID_type *) 0xF0000908u)	/* MSC Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int STEP           : 10;
		unsigned int                : 1;
		unsigned int SM             : 1;
		unsigned int SC             : 2;
		unsigned int DM             : 2;
		/* const */ unsigned int RESULT         : 10;
		unsigned int                : 2;
		/* const */ unsigned int SUSACK         : 1;
		/* const */ unsigned int SUSREQ         : 1;
		unsigned int ENHW           : 1;
		unsigned int DISCLK         : 1;
	} B;
	int I;
	unsigned int U;

} MSC1_FDR_type;
#define MSC1_FDR	(*( MSC1_FDR_type *) 0xF000090Cu)	/* MSC Fractional Divider Register */

typedef volatile union
{
	struct
	{ 
		unsigned int UFT            : 1;
		unsigned int URR            : 3;
		unsigned int PCTR           : 1;
		/* const */ unsigned int                : 11;
		/* const */ unsigned int UC             : 5;
		/* const */ unsigned int                : 11;
	} B;
	int I;
	unsigned int U;

} MSC1_USR_type;
#define MSC1_USR	(*( MSC1_USR_type *) 0xF0000910u)	/* Upstream Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TM             : 1;
		/* const */ unsigned int CP             : 1;
		/* const */ unsigned int DP             : 1;
		unsigned int NDBL           : 5;
		unsigned int NDBH           : 5;
		unsigned int ENSELL         : 1;
		unsigned int ENSELH         : 1;
		/* const */ unsigned int DSDIS          : 1;
		unsigned int NBC            : 6;
		unsigned int                : 2;
		unsigned int PPD            : 5;
		unsigned int                : 3;
	} B;
	int I;
	unsigned int U;

} MSC1_DSC_type;
#define MSC1_DSC	(*( MSC1_DSC_type *) 0xF0000914u)	/* Downstream Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int PFC            : 4;
		unsigned int                : 4;
		unsigned int NPTF           : 4;
		unsigned int                : 4;
		/* const */ unsigned int DC             : 7;
		unsigned int                : 1;
		/* const */ unsigned int DFA            : 1;
		/* const */ unsigned int CFA            : 1;
		unsigned int                : 6;
	} B;
	int I;
	unsigned int U;

} MSC1_DSS_type;
#define MSC1_DSS	(*( MSC1_DSS_type *) 0xF0000918u)	/* Downstream Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DDL            : 16;
		unsigned int DDH            : 16;
	} B;
	int I;
	unsigned int U;

} MSC1_DD_type;
#define MSC1_DD	(*( MSC1_DD_type *) 0xF000091Cu)	/* Downstream Data Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DCL            : 16;
		unsigned int DCH            : 16;
	} B;
	int I;
	unsigned int U;

} MSC1_DC_type;
#define MSC1_DC	(*( MSC1_DC_type *) 0xF0000920u)	/* Downstream Command Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SL0            : 2;
		unsigned int SL1            : 2;
		unsigned int SL2            : 2;
		unsigned int SL3            : 2;
		unsigned int SL4            : 2;
		unsigned int SL5            : 2;
		unsigned int SL6            : 2;
		unsigned int SL7            : 2;
		unsigned int SL8            : 2;
		unsigned int SL9            : 2;
		unsigned int SL10           : 2;
		unsigned int SL11           : 2;
		unsigned int SL12           : 2;
		unsigned int SL13           : 2;
		unsigned int SL14           : 2;
		unsigned int SL15           : 2;
	} B;
	int I;
	unsigned int U;

} MSC1_DSDSL_type;
#define MSC1_DSDSL	(*( MSC1_DSDSL_type *) 0xF0000924u)	/* Downstream Select Data Source Register Low */

typedef volatile union
{
	struct
	{ 
		unsigned int SH0            : 2;
		unsigned int SH1            : 2;
		unsigned int SH2            : 2;
		unsigned int SH3            : 2;
		unsigned int SH4            : 2;
		unsigned int SH5            : 2;
		unsigned int SH6            : 2;
		unsigned int SH7            : 2;
		unsigned int SH8            : 2;
		unsigned int SH9            : 2;
		unsigned int SH10           : 2;
		unsigned int SH11           : 2;
		unsigned int SH12           : 2;
		unsigned int SH13           : 2;
		unsigned int SH14           : 2;
		unsigned int SH15           : 2;
	} B;
	int I;
	unsigned int U;

} MSC1_DSDSH_type;
#define MSC1_DSDSH	(*( MSC1_DSDSH_type *) 0xF0000928u)	/* Downstream Select Data Source Register High */

typedef volatile union
{
	struct
	{ 
		unsigned int ENL0           : 1;
		unsigned int ENL1           : 1;
		unsigned int ENL2           : 1;
		unsigned int ENL3           : 1;
		unsigned int ENL4           : 1;
		unsigned int ENL5           : 1;
		unsigned int ENL6           : 1;
		unsigned int ENL7           : 1;
		unsigned int ENL8           : 1;
		unsigned int ENL9           : 1;
		unsigned int ENL10          : 1;
		unsigned int ENL11          : 1;
		unsigned int ENL12          : 1;
		unsigned int ENL13          : 1;
		unsigned int ENL14          : 1;
		unsigned int ENL15          : 1;
		unsigned int ENH0           : 1;
		unsigned int ENH1           : 1;
		unsigned int ENH2           : 1;
		unsigned int ENH3           : 1;
		unsigned int ENH4           : 1;
		unsigned int ENH5           : 1;
		unsigned int ENH6           : 1;
		unsigned int ENH7           : 1;
		unsigned int ENH8           : 1;
		unsigned int ENH9           : 1;
		unsigned int ENH10          : 1;
		unsigned int ENH11          : 1;
		unsigned int ENH12          : 1;
		unsigned int ENH13          : 1;
		unsigned int ENH14          : 1;
		unsigned int ENH15          : 1;
	} B;
	int I;
	unsigned int U;

} MSC1_ESR_type;
#define MSC1_ESR	(*( MSC1_ESR_type *) 0xF000092Cu)	/* MSC Emergency Stop Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DATA           : 8;
		unsigned int                : 8;
		/* const */ unsigned int V              : 1;
		/* const */ unsigned int P              : 1;
		unsigned int C              : 1;
		/* const */ unsigned int LABF           : 2;
		/* const */ unsigned int IPF            : 1;
		/* const */ unsigned int PERR           : 1;
		unsigned int                : 9;
	} B;
	int I;
	unsigned int U;

} MSC1_UD0_type;
#define MSC1_UD0	(*( MSC1_UD0_type *) 0xF0000930u)	/* Upstream Data Register 0 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DATA           : 8;
		unsigned int                : 8;
		/* const */ unsigned int V              : 1;
		/* const */ unsigned int P              : 1;
		unsigned int C              : 1;
		/* const */ unsigned int LABF           : 2;
		/* const */ unsigned int IPF            : 1;
		/* const */ unsigned int PERR           : 1;
		unsigned int                : 9;
	} B;
	int I;
	unsigned int U;

} MSC1_UD1_type;
#define MSC1_UD1	(*( MSC1_UD1_type *) 0xF0000934u)	/* Upstream Data Register 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DATA           : 8;
		unsigned int                : 8;
		/* const */ unsigned int V              : 1;
		/* const */ unsigned int P              : 1;
		unsigned int C              : 1;
		/* const */ unsigned int LABF           : 2;
		/* const */ unsigned int IPF            : 1;
		/* const */ unsigned int PERR           : 1;
		unsigned int                : 9;
	} B;
	int I;
	unsigned int U;

} MSC1_UD2_type;
#define MSC1_UD2	(*( MSC1_UD2_type *) 0xF0000938u)	/* Upstream Data Register 2 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DATA           : 8;
		unsigned int                : 8;
		/* const */ unsigned int V              : 1;
		/* const */ unsigned int P              : 1;
		unsigned int C              : 1;
		/* const */ unsigned int LABF           : 2;
		/* const */ unsigned int IPF            : 1;
		/* const */ unsigned int PERR           : 1;
		unsigned int                : 9;
	} B;
	int I;
	unsigned int U;

} MSC1_UD3_type;
#define MSC1_UD3	(*( MSC1_UD3_type *) 0xF000093Cu)	/* Upstream Data Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int EDIP           : 2;
		unsigned int EDIE           : 2;
		unsigned int ECIP           : 2;
		unsigned int                : 1;
		unsigned int ECIE           : 1;
		unsigned int TFIP           : 2;
		unsigned int                : 1;
		unsigned int TFIE           : 1;
		unsigned int RDIP           : 2;
		unsigned int RDIE           : 2;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} MSC1_ICR_type;
#define MSC1_ICR	(*( MSC1_ICR_type *) 0xF0000940u)	/* MSC Interrupt Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DEDI           : 1;
		/* const */ unsigned int DECI           : 1;
		/* const */ unsigned int DTFI           : 1;
		/* const */ unsigned int URDI           : 1;
		/* const */ unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} MSC1_ISR_type;
#define MSC1_ISR	(*( MSC1_ISR_type *) 0xF0000944u)	/* MSC Interrupt Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CDEDI          : 1;
		unsigned int CDECI          : 1;
		unsigned int CDTFI          : 1;
		unsigned int CURDI          : 1;
		unsigned int CDP            : 1;
		unsigned int CCP            : 1;
		unsigned int CDDIS          : 1;
		unsigned int                : 9;
		unsigned int SDEDI          : 1;
		unsigned int SDECI          : 1;
		unsigned int SDTFI          : 1;
		unsigned int SURDI          : 1;
		unsigned int SDP            : 1;
		unsigned int SCP            : 1;
		unsigned int SDDIS          : 1;
		unsigned int                : 9;
	} B;
	int I;
	unsigned int U;

} MSC1_ISC_type;
#define MSC1_ISC	(*( MSC1_ISC_type *) 0xF0000948u)	/* Interrupt Set Clear Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CLP            : 1;
		unsigned int SLP            : 1;
		unsigned int CSLP           : 1;
		unsigned int ILP            : 1;
		unsigned int                : 4;
		unsigned int CLKCTRL        : 1;
		unsigned int CSL            : 2;
		unsigned int CSH            : 2;
		unsigned int CSC            : 2;
		unsigned int                : 1;
		unsigned int SDISEL         : 3;
		unsigned int                : 13;
	} B;
	int I;
	unsigned int U;

} MSC1_OCR_type;
#define MSC1_OCR	(*( MSC1_OCR_type *) 0xF000094Cu)	/* Output Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} MSC1_SRC1_type;
#define MSC1_SRC1	(*( MSC1_SRC1_type *) 0xF00009F8u)	/* MSC Service Request Control Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} MSC1_SRC0_type;
#define MSC1_SRC0	(*( MSC1_SRC0_type *) 0xF00009FCu)	/* MSC Service Request Control Register 0 */


/* ASC0 */
typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;
		/* const */ unsigned int DISS           : 1;
		unsigned int SPEN           : 1;
		unsigned int EDIS           : 1;
		unsigned int SBWE           : 1;
		unsigned int FSOE           : 1;
		unsigned int                : 2;
		unsigned int RMC            : 8;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ASC0_CLC_type;
#define ASC0_CLC	(*( ASC0_CLC_type *) 0xF0000A00u)	/* ASC Clock Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RIS            : 1;
		unsigned int                : 31;
	} B;
	int I;
	unsigned int U;

} ASC0_PISEL_type;
#define ASC0_PISEL	(*( ASC0_PISEL_type *) 0xF0000A04u)	/* ASC Peripheral Input Select Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MOD_REV        : 8;
		/* const */ unsigned int MOD_NUMBER     : 8;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ASC0_ID_type;
#define ASC0_ID	(*( ASC0_ID_type *) 0xF0000A08u)	/* ASC Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int M              : 3;
		unsigned int STP            : 1;
		unsigned int REN            : 1;
		unsigned int PEN            : 1;
		unsigned int FEN            : 1;
		unsigned int OEN            : 1;
		unsigned int PE             : 1;
		unsigned int FE             : 1;
		unsigned int OE             : 1;
		unsigned int FDE            : 1;
		unsigned int ODD            : 1;
		unsigned int BRS            : 1;
		unsigned int LB             : 1;
		unsigned int R              : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ASC0_CON_type;
#define ASC0_CON	(*( ASC0_CON_type *) 0xF0000A10u)	/* ASC Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int BR_VALUE       : 13;
		unsigned int                : 19;
	} B;
	int I;
	unsigned int U;

} ASC0_BG_type;
#define ASC0_BG	(*( ASC0_BG_type *) 0xF0000A14u)	/* ASC Baudrate Timer Reload Register */

typedef volatile union
{
	struct
	{ 
		unsigned int FD_VALUE       : 9;
		unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} ASC0_FDV_type;
#define ASC0_FDV	(*( ASC0_FDV_type *) 0xF0000A18u)	/* ASC Fractional Divider Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TD_VALUE       : 9;
		unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} ASC0_TBUF_type;
#define ASC0_TBUF	(*( ASC0_TBUF_type *) 0xF0000A20u)	/* ASC Transmit Buffer Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RD_VALUE       : 9;
		/* const */ unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} ASC0_RBUF_type;
#define ASC0_RBUF	(*( ASC0_RBUF_type *) 0xF0000A24u)	/* ASC Receive Buffer Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int CLRREN         : 1;
		unsigned int SETREN         : 1;
		unsigned int                : 2;
		unsigned int CLRPE          : 1;
		unsigned int CLRFE          : 1;
		unsigned int CLROE          : 1;
		unsigned int SETPE          : 1;
		unsigned int SETFE          : 1;
		unsigned int SETOE          : 1;
		unsigned int                : 18;
	} B;
	int I;
	unsigned int U;

} ASC0_WHBCON_type;
#define ASC0_WHBCON	(*( ASC0_WHBCON_type *) 0xF0000A50u)	/* ASC Hardware Bits Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ASC0_TSRC_type;
#define ASC0_TSRC	(*( ASC0_TSRC_type *) 0xF0000AF0u)	/* ASC Transmit Interrupt Service Request Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ASC0_RSRC_type;
#define ASC0_RSRC	(*( ASC0_RSRC_type *) 0xF0000AF4u)	/* ASC Receive Interrupt Service Request Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ASC0_ESRC_type;
#define ASC0_ESRC	(*( ASC0_ESRC_type *) 0xF0000AF8u)	/* ASC Error Interrupt Service Request Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ASC0_TBSRC_type;
#define ASC0_TBSRC	(*( ASC0_TBSRC_type *) 0xF0000AFCu)	/* ASC Transmit Buffer Service Request Control Register */


/* ASC1 */
typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;
		/* const */ unsigned int DISS           : 1;
		unsigned int SPEN           : 1;
		unsigned int EDIS           : 1;
		unsigned int SBWE           : 1;
		unsigned int FSOE           : 1;
		unsigned int                : 2;
		unsigned int RMC            : 8;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ASC1_CLC_type;
#define ASC1_CLC	(*( ASC1_CLC_type *) 0xF0000B00u)	/* ASC Clock Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RIS            : 1;
		unsigned int                : 31;
	} B;
	int I;
	unsigned int U;

} ASC1_PISEL_type;
#define ASC1_PISEL	(*( ASC1_PISEL_type *) 0xF0000B04u)	/* ASC Peripheral Input Select Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MOD_REV        : 8;
		/* const */ unsigned int MOD_NUMBER     : 8;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ASC1_ID_type;
#define ASC1_ID	(*( ASC1_ID_type *) 0xF0000B08u)	/* ASC Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int M              : 3;
		unsigned int STP            : 1;
		unsigned int REN            : 1;
		unsigned int PEN            : 1;
		unsigned int FEN            : 1;
		unsigned int OEN            : 1;
		unsigned int PE             : 1;
		unsigned int FE             : 1;
		unsigned int OE             : 1;
		unsigned int FDE            : 1;
		unsigned int ODD            : 1;
		unsigned int BRS            : 1;
		unsigned int LB             : 1;
		unsigned int R              : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ASC1_CON_type;
#define ASC1_CON	(*( ASC1_CON_type *) 0xF0000B10u)	/* ASC Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int BR_VALUE       : 13;
		unsigned int                : 19;
	} B;
	int I;
	unsigned int U;

} ASC1_BG_type;
#define ASC1_BG	(*( ASC1_BG_type *) 0xF0000B14u)	/* ASC Baudrate Timer Reload Register */

typedef volatile union
{
	struct
	{ 
		unsigned int FD_VALUE       : 9;
		unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} ASC1_FDV_type;
#define ASC1_FDV	(*( ASC1_FDV_type *) 0xF0000B18u)	/* ASC Fractional Divider Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TD_VALUE       : 9;
		unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} ASC1_TBUF_type;
#define ASC1_TBUF	(*( ASC1_TBUF_type *) 0xF0000B20u)	/* ASC Transmit Buffer Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RD_VALUE       : 9;
		/* const */ unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} ASC1_RBUF_type;
#define ASC1_RBUF	(*( ASC1_RBUF_type *) 0xF0000B24u)	/* ASC Receive Buffer Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int CLRREN         : 1;
		unsigned int SETREN         : 1;
		unsigned int                : 2;
		unsigned int CLRPE          : 1;
		unsigned int CLRFE          : 1;
		unsigned int CLROE          : 1;
		unsigned int SETPE          : 1;
		unsigned int SETFE          : 1;
		unsigned int SETOE          : 1;
		unsigned int                : 18;
	} B;
	int I;
	unsigned int U;

} ASC1_WHBCON_type;
#define ASC1_WHBCON	(*( ASC1_WHBCON_type *) 0xF0000B50u)	/* ASC Hardware Bits Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ASC1_TSRC_type;
#define ASC1_TSRC	(*( ASC1_TSRC_type *) 0xF0000BF0u)	/* ASC Transmit Interrupt Service Request Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ASC1_RSRC_type;
#define ASC1_RSRC	(*( ASC1_RSRC_type *) 0xF0000BF4u)	/* ASC Receive Interrupt Service Request Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ASC1_ESRC_type;
#define ASC1_ESRC	(*( ASC1_ESRC_type *) 0xF0000BF8u)	/* ASC Error Interrupt Service Request Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ASC1_TBSRC_type;
#define ASC1_TBSRC	(*( ASC1_TBSRC_type *) 0xF0000BFCu)	/* ASC Transmit Buffer Service Request Control Register */


/* P0 */
typedef volatile union
{
	struct
	{ 
		unsigned int P0             : 1;
		unsigned int P1             : 1;
		unsigned int P2             : 1;
		unsigned int P3             : 1;
		unsigned int P4             : 1;
		unsigned int P5             : 1;
		unsigned int P6             : 1;
		unsigned int P7             : 1;
		unsigned int P8             : 1;
		unsigned int P9             : 1;
		unsigned int P10            : 1;
		unsigned int P11            : 1;
		unsigned int P12            : 1;
		unsigned int P13            : 1;
		unsigned int P14            : 1;
		unsigned int P15            : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} P0_OUT_type;
#define P0_OUT	(*( P0_OUT_type *) 0xF0000C00u)	/* Output Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PS0            : 1;
		unsigned int PS1            : 1;
		unsigned int PS2            : 1;
		unsigned int PS3            : 1;
		unsigned int PS4            : 1;
		unsigned int PS5            : 1;
		unsigned int PS6            : 1;
		unsigned int PS7            : 1;
		unsigned int PS8            : 1;
		unsigned int PS9            : 1;
		unsigned int PS10           : 1;
		unsigned int PS11           : 1;
		unsigned int PS12           : 1;
		unsigned int PS13           : 1;
		unsigned int PS14           : 1;
		unsigned int PS15           : 1;
		unsigned int PR0            : 1;
		unsigned int PR1            : 1;
		unsigned int PR2            : 1;
		unsigned int PR3            : 1;
		unsigned int PR4            : 1;
		unsigned int PR5            : 1;
		unsigned int PR6            : 1;
		unsigned int PR7            : 1;
		unsigned int PR8            : 1;
		unsigned int PR9            : 1;
		unsigned int PR10           : 1;
		unsigned int PR11           : 1;
		unsigned int PR12           : 1;
		unsigned int PR13           : 1;
		unsigned int PR14           : 1;
		unsigned int PR15           : 1;
	} B;
	int I;
	unsigned int U;

} P0_OMR_type;
#define P0_OMR	(*( P0_OMR_type *) 0xF0000C04u)	/* Port 0 Output Modification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC0            : 4;
		unsigned int                : 4;
		unsigned int PC1            : 4;
		unsigned int                : 4;
		unsigned int PC2            : 4;
		unsigned int                : 4;
		unsigned int PC3            : 4;
	} B;
	int I;
	unsigned int U;

} P0_IOCR0_type;
#define P0_IOCR0	(*( P0_IOCR0_type *) 0xF0000C10u)	/* Input/Output Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC4            : 4;
		unsigned int                : 4;
		unsigned int PC5            : 4;
		unsigned int                : 4;
		unsigned int PC6            : 4;
		unsigned int                : 4;
		unsigned int PC7            : 4;
	} B;
	int I;
	unsigned int U;

} P0_IOCR4_type;
#define P0_IOCR4	(*( P0_IOCR4_type *) 0xF0000C14u)	/* Input/Output Control Register 4 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC8            : 4;
		unsigned int                : 4;
		unsigned int PC9            : 4;
		unsigned int                : 4;
		unsigned int PC10           : 4;
		unsigned int                : 4;
		unsigned int PC11           : 4;
	} B;
	int I;
	unsigned int U;

} P0_IOCR8_type;
#define P0_IOCR8	(*( P0_IOCR8_type *) 0xF0000C18u)	/* Input/Output Control Register 8 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC12           : 4;
		unsigned int                : 4;
		unsigned int PC13           : 4;
		unsigned int                : 4;
		unsigned int PC14           : 4;
		unsigned int                : 4;
		unsigned int PC15           : 4;
	} B;
	int I;
	unsigned int U;

} P0_IOCR12_type;
#define P0_IOCR12	(*( P0_IOCR12_type *) 0xF0000C1Cu)	/* Input/Output Control Register 12 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int P0             : 1;
		/* const */ unsigned int P1             : 1;
		/* const */ unsigned int P2             : 1;
		/* const */ unsigned int P3             : 1;
		/* const */ unsigned int P4             : 1;
		/* const */ unsigned int P5             : 1;
		/* const */ unsigned int P6             : 1;
		/* const */ unsigned int P7             : 1;
		/* const */ unsigned int P8             : 1;
		/* const */ unsigned int P9             : 1;
		/* const */ unsigned int P10            : 1;
		/* const */ unsigned int P11            : 1;
		/* const */ unsigned int P12            : 1;
		/* const */ unsigned int P13            : 1;
		/* const */ unsigned int P14            : 1;
		/* const */ unsigned int P15            : 1;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} P0_IN_type;
#define P0_IN	(*( P0_IN_type *) 0xF0000C24u)	/* Port 0 Input Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PD0            : 3;
		unsigned int                : 1;
		unsigned int PD1            : 3;
		unsigned int                : 25;
	} B;
	int I;
	unsigned int U;

} P0_PDR_type;
#define P0_PDR	(*( P0_PDR_type *) 0xF0000C40u)	/* Port 0 Pad Driver Mode Register */


/* P1 */
typedef volatile union
{
	struct
	{ 
		unsigned int P0             : 1;
		unsigned int P1             : 1;
		unsigned int P2             : 1;
		unsigned int P3             : 1;
		unsigned int P4             : 1;
		unsigned int P5             : 1;
		unsigned int P6             : 1;
		unsigned int P7             : 1;
		unsigned int P8             : 1;
		unsigned int P9             : 1;
		unsigned int P10            : 1;
		unsigned int P11            : 1;
		unsigned int P12            : 1;
		unsigned int P13            : 1;
		unsigned int P14            : 1;
		unsigned int P15            : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} P1_OUT_type;
#define P1_OUT	(*( P1_OUT_type *) 0xF0000D00u)	/* Output Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PS0            : 1;
		unsigned int PS1            : 1;
		unsigned int PS2            : 1;
		unsigned int PS3            : 1;
		unsigned int PS4            : 1;
		unsigned int PS5            : 1;
		unsigned int PS6            : 1;
		unsigned int PS7            : 1;
		unsigned int PS8            : 1;
		unsigned int PS9            : 1;
		unsigned int PS10           : 1;
		unsigned int PS11           : 1;
		unsigned int PS12           : 1;
		unsigned int PS13           : 1;
		unsigned int PS14           : 1;
		unsigned int PS15           : 1;
		unsigned int PR0            : 1;
		unsigned int PR1            : 1;
		unsigned int PR2            : 1;
		unsigned int PR3            : 1;
		unsigned int PR4            : 1;
		unsigned int PR5            : 1;
		unsigned int PR6            : 1;
		unsigned int PR7            : 1;
		unsigned int PR8            : 1;
		unsigned int PR9            : 1;
		unsigned int PR10           : 1;
		unsigned int PR11           : 1;
		unsigned int PR12           : 1;
		unsigned int PR13           : 1;
		unsigned int PR14           : 1;
		unsigned int PR15           : 1;
	} B;
	int I;
	unsigned int U;

} P1_OMR_type;
#define P1_OMR	(*( P1_OMR_type *) 0xF0000D04u)	/* Port 1 Output Modification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC0            : 4;
		unsigned int                : 4;
		unsigned int PC1            : 4;
		unsigned int                : 4;
		unsigned int PC2            : 4;
		unsigned int                : 4;
		unsigned int PC3            : 4;
	} B;
	int I;
	unsigned int U;

} P1_IOCR0_type;
#define P1_IOCR0	(*( P1_IOCR0_type *) 0xF0000D10u)	/* Input/Output Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC4            : 4;
		unsigned int                : 4;
		unsigned int PC5            : 4;
		unsigned int                : 4;
		unsigned int PC6            : 4;
		unsigned int                : 4;
		unsigned int PC7            : 4;
	} B;
	int I;
	unsigned int U;

} P1_IOCR4_type;
#define P1_IOCR4	(*( P1_IOCR4_type *) 0xF0000D14u)	/* Input/Output Control Register 4 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC8            : 4;
		unsigned int                : 4;
		unsigned int PC9            : 4;
		unsigned int                : 4;
		unsigned int PC10           : 4;
		unsigned int                : 4;
		unsigned int PC11           : 4;
	} B;
	int I;
	unsigned int U;

} P1_IOCR8_type;
#define P1_IOCR8	(*( P1_IOCR8_type *) 0xF0000D18u)	/* Input/Output Control Register 8 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC12           : 4;
		unsigned int                : 4;
		unsigned int PC13           : 4;
		unsigned int                : 4;
		unsigned int PC14           : 4;
		unsigned int                : 4;
		unsigned int PC15           : 4;
	} B;
	int I;
	unsigned int U;

} P1_IOCR12_type;
#define P1_IOCR12	(*( P1_IOCR12_type *) 0xF0000D1Cu)	/* Input/Output Control Register 12 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int P0             : 1;
		/* const */ unsigned int P1             : 1;
		/* const */ unsigned int P2             : 1;
		/* const */ unsigned int P3             : 1;
		/* const */ unsigned int P4             : 1;
		/* const */ unsigned int P5             : 1;
		/* const */ unsigned int P6             : 1;
		/* const */ unsigned int P7             : 1;
		/* const */ unsigned int P8             : 1;
		/* const */ unsigned int P9             : 1;
		/* const */ unsigned int P10            : 1;
		/* const */ unsigned int P11            : 1;
		/* const */ unsigned int P12            : 1;
		/* const */ unsigned int P13            : 1;
		/* const */ unsigned int P14            : 1;
		/* const */ unsigned int P15            : 1;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} P1_IN_type;
#define P1_IN	(*( P1_IN_type *) 0xF0000D24u)	/* Port 1 Input Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PD0            : 3;
		unsigned int                : 1;
		unsigned int PD1            : 3;
		unsigned int                : 9;
		unsigned int PDMLI0         : 3;
		unsigned int                : 1;
		unsigned int PDSYSCLK       : 3;
		unsigned int                : 9;
	} B;
	int I;
	unsigned int U;

} P1_PDR_type;
#define P1_PDR	(*( P1_PDR_type *) 0xF0000D40u)	/* Port 1 Pad Driver Mode Register */


/* P2 */
typedef volatile union
{
	struct
	{ 
		unsigned int P0             : 1;
		unsigned int P1             : 1;
		unsigned int P2             : 1;
		unsigned int P3             : 1;
		unsigned int P4             : 1;
		unsigned int P5             : 1;
		unsigned int P6             : 1;
		unsigned int P7             : 1;
		unsigned int P8             : 1;
		unsigned int P9             : 1;
		unsigned int P10            : 1;
		unsigned int P11            : 1;
		unsigned int P12            : 1;
		unsigned int P13            : 1;
		unsigned int P14            : 1;
		unsigned int P15            : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} P2_OUT_type;
#define P2_OUT	(*( P2_OUT_type *) 0xF0000E00u)	/* Output Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PS0            : 1;
		unsigned int PS1            : 1;
		unsigned int PS2            : 1;
		unsigned int PS3            : 1;
		unsigned int PS4            : 1;
		unsigned int PS5            : 1;
		unsigned int PS6            : 1;
		unsigned int PS7            : 1;
		unsigned int PS8            : 1;
		unsigned int PS9            : 1;
		unsigned int PS10           : 1;
		unsigned int PS11           : 1;
		unsigned int PS12           : 1;
		unsigned int PS13           : 1;
		unsigned int PS14           : 1;
		unsigned int PS15           : 1;
		unsigned int PR0            : 1;
		unsigned int PR1            : 1;
		unsigned int PR2            : 1;
		unsigned int PR3            : 1;
		unsigned int PR4            : 1;
		unsigned int PR5            : 1;
		unsigned int PR6            : 1;
		unsigned int PR7            : 1;
		unsigned int PR8            : 1;
		unsigned int PR9            : 1;
		unsigned int PR10           : 1;
		unsigned int PR11           : 1;
		unsigned int PR12           : 1;
		unsigned int PR13           : 1;
		unsigned int PR14           : 1;
		unsigned int PR15           : 1;
	} B;
	int I;
	unsigned int U;

} P2_OMR_type;
#define P2_OMR	(*( P2_OMR_type *) 0xF0000E04u)	/* Port 2 Output Modification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC0            : 4;
		unsigned int                : 4;
		unsigned int PC1            : 4;
		unsigned int                : 4;
		unsigned int PC2            : 4;
		unsigned int                : 4;
		unsigned int PC3            : 4;
	} B;
	int I;
	unsigned int U;

} P2_IOCR0_type;
#define P2_IOCR0	(*( P2_IOCR0_type *) 0xF0000E10u)	/* Input/Output Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC4            : 4;
		unsigned int                : 4;
		unsigned int PC5            : 4;
		unsigned int                : 4;
		unsigned int PC6            : 4;
		unsigned int                : 4;
		unsigned int PC7            : 4;
	} B;
	int I;
	unsigned int U;

} P2_IOCR4_type;
#define P2_IOCR4	(*( P2_IOCR4_type *) 0xF0000E14u)	/* Input/Output Control Register 4 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC8            : 4;
		unsigned int                : 4;
		unsigned int PC9            : 4;
		unsigned int                : 4;
		unsigned int PC10           : 4;
		unsigned int                : 4;
		unsigned int PC11           : 4;
	} B;
	int I;
	unsigned int U;

} P2_IOCR8_type;
#define P2_IOCR8	(*( P2_IOCR8_type *) 0xF0000E18u)	/* Input/Output Control Register 8 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC12           : 4;
		unsigned int                : 4;
		unsigned int PC13           : 4;
		unsigned int                : 4;
		unsigned int PC14           : 4;
		unsigned int                : 4;
		unsigned int PC15           : 4;
	} B;
	int I;
	unsigned int U;

} P2_IOCR12_type;
#define P2_IOCR12	(*( P2_IOCR12_type *) 0xF0000E1Cu)	/* Input/Output Control Register 12 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int P0             : 1;
		/* const */ unsigned int P1             : 1;
		/* const */ unsigned int P2             : 1;
		/* const */ unsigned int P3             : 1;
		/* const */ unsigned int P4             : 1;
		/* const */ unsigned int P5             : 1;
		/* const */ unsigned int P6             : 1;
		/* const */ unsigned int P7             : 1;
		/* const */ unsigned int P8             : 1;
		/* const */ unsigned int P9             : 1;
		/* const */ unsigned int P10            : 1;
		/* const */ unsigned int P11            : 1;
		/* const */ unsigned int P12            : 1;
		/* const */ unsigned int P13            : 1;
		/* const */ unsigned int P14            : 1;
		/* const */ unsigned int P15            : 1;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} P2_IN_type;
#define P2_IN	(*( P2_IN_type *) 0xF0000E24u)	/* Port 2 Input Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PD1            : 3;
		unsigned int                : 9;
		unsigned int PDSLS0         : 3;
		unsigned int                : 1;
		unsigned int PDSLS1         : 3;
		unsigned int                : 9;
	} B;
	int I;
	unsigned int U;

} P2_PDR_type;
#define P2_PDR	(*( P2_PDR_type *) 0xF0000E40u)	/* Port 2 Pad Driver Mode Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 8;
		unsigned int EN8            : 1;
		unsigned int EN9            : 1;
		unsigned int EN10           : 1;
		unsigned int EN11           : 1;
		unsigned int EN12           : 1;
		unsigned int EN13           : 1;
		unsigned int EN14           : 1;
		unsigned int EN15           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} P2_ESR_type;
#define P2_ESR	(*( P2_ESR_type *) 0xF0000E50u)	/* Port 2 Emergency Stop Register */


/* P3 */
typedef volatile union
{
	struct
	{ 
		unsigned int P0             : 1;
		unsigned int P1             : 1;
		unsigned int P2             : 1;
		unsigned int P3             : 1;
		unsigned int P4             : 1;
		unsigned int P5             : 1;
		unsigned int P6             : 1;
		unsigned int P7             : 1;
		unsigned int P8             : 1;
		unsigned int P9             : 1;
		unsigned int P10            : 1;
		unsigned int P11            : 1;
		unsigned int P12            : 1;
		unsigned int P13            : 1;
		unsigned int P14            : 1;
		unsigned int P15            : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} P3_OUT_type;
#define P3_OUT	(*( P3_OUT_type *) 0xF0000F00u)	/* Output Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PS0            : 1;
		unsigned int PS1            : 1;
		unsigned int PS2            : 1;
		unsigned int PS3            : 1;
		unsigned int PS4            : 1;
		unsigned int PS5            : 1;
		unsigned int PS6            : 1;
		unsigned int PS7            : 1;
		unsigned int PS8            : 1;
		unsigned int PS9            : 1;
		unsigned int PS10           : 1;
		unsigned int PS11           : 1;
		unsigned int PS12           : 1;
		unsigned int PS13           : 1;
		unsigned int PS14           : 1;
		unsigned int PS15           : 1;
		unsigned int PR0            : 1;
		unsigned int PR1            : 1;
		unsigned int PR2            : 1;
		unsigned int PR3            : 1;
		unsigned int PR4            : 1;
		unsigned int PR5            : 1;
		unsigned int PR6            : 1;
		unsigned int PR7            : 1;
		unsigned int PR8            : 1;
		unsigned int PR9            : 1;
		unsigned int PR10           : 1;
		unsigned int PR11           : 1;
		unsigned int PR12           : 1;
		unsigned int PR13           : 1;
		unsigned int PR14           : 1;
		unsigned int PR15           : 1;
	} B;
	int I;
	unsigned int U;

} P3_OMR_type;
#define P3_OMR	(*( P3_OMR_type *) 0xF0000F04u)	/* Port 3 Output Modification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC0            : 4;
		unsigned int                : 4;
		unsigned int PC1            : 4;
		unsigned int                : 4;
		unsigned int PC2            : 4;
		unsigned int                : 4;
		unsigned int PC3            : 4;
	} B;
	int I;
	unsigned int U;

} P3_IOCR0_type;
#define P3_IOCR0	(*( P3_IOCR0_type *) 0xF0000F10u)	/* Input/Output Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC4            : 4;
		unsigned int                : 4;
		unsigned int PC5            : 4;
		unsigned int                : 4;
		unsigned int PC6            : 4;
		unsigned int                : 4;
		unsigned int PC7            : 4;
	} B;
	int I;
	unsigned int U;

} P3_IOCR4_type;
#define P3_IOCR4	(*( P3_IOCR4_type *) 0xF0000F14u)	/* Input/Output Control Register 4 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC8            : 4;
		unsigned int                : 4;
		unsigned int PC9            : 4;
		unsigned int                : 4;
		unsigned int PC10           : 4;
		unsigned int                : 4;
		unsigned int PC11           : 4;
	} B;
	int I;
	unsigned int U;

} P3_IOCR8_type;
#define P3_IOCR8	(*( P3_IOCR8_type *) 0xF0000F18u)	/* Input/Output Control Register 8 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC12           : 4;
		unsigned int                : 4;
		unsigned int PC13           : 4;
		unsigned int                : 4;
		unsigned int PC14           : 4;
		unsigned int                : 4;
		unsigned int PC15           : 4;
	} B;
	int I;
	unsigned int U;

} P3_IOCR12_type;
#define P3_IOCR12	(*( P3_IOCR12_type *) 0xF0000F1Cu)	/* Input/Output Control Register 12 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int P0             : 1;
		/* const */ unsigned int P1             : 1;
		/* const */ unsigned int P2             : 1;
		/* const */ unsigned int P3             : 1;
		/* const */ unsigned int P4             : 1;
		/* const */ unsigned int P5             : 1;
		/* const */ unsigned int P6             : 1;
		/* const */ unsigned int P7             : 1;
		/* const */ unsigned int P8             : 1;
		/* const */ unsigned int P9             : 1;
		/* const */ unsigned int P10            : 1;
		/* const */ unsigned int P11            : 1;
		/* const */ unsigned int P12            : 1;
		/* const */ unsigned int P13            : 1;
		/* const */ unsigned int P14            : 1;
		/* const */ unsigned int P15            : 1;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} P3_IN_type;
#define P3_IN	(*( P3_IN_type *) 0xF0000F24u)	/* Port 3 Input Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PD0            : 3;
		unsigned int                : 1;
		unsigned int PD1            : 3;
		unsigned int                : 25;
	} B;
	int I;
	unsigned int U;

} P3_PDR_type;
#define P3_PDR	(*( P3_PDR_type *) 0xF0000F40u)	/* Port 3 Pad Driver Mode Register */

typedef volatile union
{
	struct
	{ 
		unsigned int EN0            : 1;
		unsigned int EN1            : 1;
		unsigned int EN2            : 1;
		unsigned int EN3            : 1;
		unsigned int EN4            : 1;
		unsigned int EN5            : 1;
		unsigned int EN6            : 1;
		unsigned int EN7            : 1;
		unsigned int EN8            : 1;
		unsigned int EN9            : 1;
		unsigned int EN10           : 1;
		unsigned int EN11           : 1;
		unsigned int EN12           : 1;
		unsigned int EN13           : 1;
		unsigned int EN14           : 1;
		unsigned int EN15           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} P3_ESR_type;
#define P3_ESR	(*( P3_ESR_type *) 0xF0000F50u)	/* Port 3 Emergency Stop Register */


/* P4 */
typedef volatile union
{
	struct
	{ 
		unsigned int P0             : 1;
		unsigned int P1             : 1;
		unsigned int P2             : 1;
		unsigned int P3             : 1;
		unsigned int P4             : 1;
		unsigned int P5             : 1;
		unsigned int P6             : 1;
		unsigned int P7             : 1;
		unsigned int P8             : 1;
		unsigned int P9             : 1;
		unsigned int P10            : 1;
		unsigned int P11            : 1;
		unsigned int P12            : 1;
		unsigned int P13            : 1;
		unsigned int P14            : 1;
		unsigned int P15            : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} P4_OUT_type;
#define P4_OUT	(*( P4_OUT_type *) 0xF0001000u)	/* Output Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PS0            : 1;
		unsigned int PS1            : 1;
		unsigned int PS2            : 1;
		unsigned int PS3            : 1;
		unsigned int PS4            : 1;
		unsigned int PS5            : 1;
		unsigned int PS6            : 1;
		unsigned int PS7            : 1;
		unsigned int PS8            : 1;
		unsigned int PS9            : 1;
		unsigned int PS10           : 1;
		unsigned int PS11           : 1;
		unsigned int PS12           : 1;
		unsigned int PS13           : 1;
		unsigned int PS14           : 1;
		unsigned int PS15           : 1;
		unsigned int PR0            : 1;
		unsigned int PR1            : 1;
		unsigned int PR2            : 1;
		unsigned int PR3            : 1;
		unsigned int PR4            : 1;
		unsigned int PR5            : 1;
		unsigned int PR6            : 1;
		unsigned int PR7            : 1;
		unsigned int PR8            : 1;
		unsigned int PR9            : 1;
		unsigned int PR10           : 1;
		unsigned int PR11           : 1;
		unsigned int PR12           : 1;
		unsigned int PR13           : 1;
		unsigned int PR14           : 1;
		unsigned int PR15           : 1;
	} B;
	int I;
	unsigned int U;

} P4_OMR_type;
#define P4_OMR	(*( P4_OMR_type *) 0xF0001004u)	/* Port 4 Output Modification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC0            : 4;
		unsigned int                : 4;
		unsigned int PC1            : 4;
		unsigned int                : 4;
		unsigned int PC2            : 4;
		unsigned int                : 4;
		unsigned int PC3            : 4;
	} B;
	int I;
	unsigned int U;

} P4_IOCR0_type;
#define P4_IOCR0	(*( P4_IOCR0_type *) 0xF0001010u)	/* Input/Output Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC4            : 4;
		unsigned int                : 4;
		unsigned int PC5            : 4;
		unsigned int                : 4;
		unsigned int PC6            : 4;
		unsigned int                : 4;
		unsigned int PC7            : 4;
	} B;
	int I;
	unsigned int U;

} P4_IOCR4_type;
#define P4_IOCR4	(*( P4_IOCR4_type *) 0xF0001014u)	/* Input/Output Control Register 4 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC8            : 4;
		unsigned int                : 4;
		unsigned int PC9            : 4;
		unsigned int                : 4;
		unsigned int PC10           : 4;
		unsigned int                : 4;
		unsigned int PC11           : 4;
	} B;
	int I;
	unsigned int U;

} P4_IOCR8_type;
#define P4_IOCR8	(*( P4_IOCR8_type *) 0xF0001018u)	/* Input/Output Control Register 8 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC12           : 4;
		unsigned int                : 4;
		unsigned int PC13           : 4;
		unsigned int                : 4;
		unsigned int PC14           : 4;
		unsigned int                : 4;
		unsigned int PC15           : 4;
	} B;
	int I;
	unsigned int U;

} P4_IOCR12_type;
#define P4_IOCR12	(*( P4_IOCR12_type *) 0xF000101Cu)	/* Input/Output Control Register 12 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int P0             : 1;
		/* const */ unsigned int P1             : 1;
		/* const */ unsigned int P2             : 1;
		/* const */ unsigned int P3             : 1;
		/* const */ unsigned int P4             : 1;
		/* const */ unsigned int P5             : 1;
		/* const */ unsigned int P6             : 1;
		/* const */ unsigned int P7             : 1;
		/* const */ unsigned int P8             : 1;
		/* const */ unsigned int P9             : 1;
		/* const */ unsigned int P10            : 1;
		/* const */ unsigned int P11            : 1;
		/* const */ unsigned int P12            : 1;
		/* const */ unsigned int P13            : 1;
		/* const */ unsigned int P14            : 1;
		/* const */ unsigned int P15            : 1;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} P4_IN_type;
#define P4_IN	(*( P4_IN_type *) 0xF0001024u)	/* Port 4 Input Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PD0            : 3;
		unsigned int                : 1;
		unsigned int PD1            : 3;
		unsigned int                : 25;
	} B;
	int I;
	unsigned int U;

} P4_PDR_type;
#define P4_PDR	(*( P4_PDR_type *) 0xF0001040u)	/* Port 4 Pad Driver Mode Register */

typedef volatile union
{
	struct
	{ 
		unsigned int EN0            : 1;
		unsigned int EN1            : 1;
		unsigned int EN2            : 1;
		unsigned int EN3            : 1;
		unsigned int EN4            : 1;
		unsigned int EN5            : 1;
		unsigned int EN6            : 1;
		unsigned int EN7            : 1;
		unsigned int EN8            : 1;
		unsigned int EN9            : 1;
		unsigned int EN10           : 1;
		unsigned int EN11           : 1;
		unsigned int EN12           : 1;
		unsigned int EN13           : 1;
		unsigned int EN14           : 1;
		unsigned int EN15           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} P4_ESR_type;
#define P4_ESR	(*( P4_ESR_type *) 0xF0001050u)	/* Port 4 Emergency Stop Register */


/* P5 */
typedef volatile union
{
	struct
	{ 
		unsigned int P0             : 1;
		unsigned int P1             : 1;
		unsigned int P2             : 1;
		unsigned int P3             : 1;
		unsigned int P4             : 1;
		unsigned int P5             : 1;
		unsigned int P6             : 1;
		unsigned int P7             : 1;
		unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} P5_OUT_type;
#define P5_OUT	(*( P5_OUT_type *) 0xF0001100u)	/* Port 5 Output Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PS0            : 1;
		unsigned int PS1            : 1;
		unsigned int PS2            : 1;
		unsigned int PS3            : 1;
		unsigned int PS4            : 1;
		unsigned int PS5            : 1;
		unsigned int PS6            : 1;
		unsigned int PS7            : 1;
		unsigned int                : 8;
		unsigned int PR0            : 1;
		unsigned int PR1            : 1;
		unsigned int PR2            : 1;
		unsigned int PR3            : 1;
		unsigned int PR4            : 1;
		unsigned int PR5            : 1;
		unsigned int PR6            : 1;
		unsigned int PR7            : 1;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} P5_OMR_type;
#define P5_OMR	(*( P5_OMR_type *) 0xF0001104u)	/* Port 5 Output Modification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC0            : 4;
		unsigned int                : 4;
		unsigned int PC1            : 4;
		unsigned int                : 4;
		unsigned int PC2            : 4;
		unsigned int                : 4;
		unsigned int PC3            : 4;
	} B;
	int I;
	unsigned int U;

} P5_IOCR0_type;
#define P5_IOCR0	(*( P5_IOCR0_type *) 0xF0001110u)	/* Input/Output Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC4            : 4;
		unsigned int                : 4;
		unsigned int PC5            : 4;
		unsigned int                : 4;
		unsigned int PC6            : 4;
		unsigned int                : 4;
		unsigned int PC7            : 4;
	} B;
	int I;
	unsigned int U;

} P5_IOCR4_type;
#define P5_IOCR4	(*( P5_IOCR4_type *) 0xF0001114u)	/* Input/Output Control Register 4 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int P0             : 1;
		/* const */ unsigned int P1             : 1;
		/* const */ unsigned int P2             : 1;
		/* const */ unsigned int P3             : 1;
		/* const */ unsigned int P4             : 1;
		/* const */ unsigned int P5             : 1;
		/* const */ unsigned int P6             : 1;
		/* const */ unsigned int P7             : 1;
		/* const */ unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} P5_IN_type;
#define P5_IN	(*( P5_IN_type *) 0xF0001124u)	/* Port 5 Input Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 16;
		unsigned int PDASC0         : 3;
		unsigned int                : 1;
		unsigned int PDASC1         : 3;
		unsigned int                : 1;
		unsigned int PDMSC0         : 3;
		unsigned int                : 1;
		unsigned int PDMSC1         : 3;
		unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} P5_PDR_type;
#define P5_PDR	(*( P5_PDR_type *) 0xF0001140u)	/* Port 5 Pad Driver Mode Register */


/* P6 */
typedef volatile union
{
	struct
	{ 
		unsigned int P0             : 1;
		unsigned int P1             : 1;
		unsigned int P2             : 1;
		unsigned int P3             : 1;
		unsigned int P4             : 1;
		unsigned int P5             : 1;
		unsigned int P6             : 1;
		unsigned int P7             : 1;
		unsigned int P8             : 1;
		unsigned int P9             : 1;
		unsigned int P10            : 1;
		unsigned int P11            : 1;
		unsigned int P12            : 1;
		unsigned int P13            : 1;
		unsigned int P14            : 1;
		unsigned int P15            : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} P6_OUT_type;
#define P6_OUT	(*( P6_OUT_type *) 0xF0001200u)	/* Output Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PS0            : 1;
		unsigned int PS1            : 1;
		unsigned int PS2            : 1;
		unsigned int PS3            : 1;
		unsigned int PS4            : 1;
		unsigned int PS5            : 1;
		unsigned int PS6            : 1;
		unsigned int PS7            : 1;
		unsigned int PS8            : 1;
		unsigned int PS9            : 1;
		unsigned int PS10           : 1;
		unsigned int PS11           : 1;
		unsigned int PS12           : 1;
		unsigned int PS13           : 1;
		unsigned int PS14           : 1;
		unsigned int PS15           : 1;
		unsigned int PR0            : 1;
		unsigned int PR1            : 1;
		unsigned int PR2            : 1;
		unsigned int PR3            : 1;
		unsigned int PR4            : 1;
		unsigned int PR5            : 1;
		unsigned int PR6            : 1;
		unsigned int PR7            : 1;
		unsigned int PR8            : 1;
		unsigned int PR9            : 1;
		unsigned int PR10           : 1;
		unsigned int PR11           : 1;
		unsigned int PR12           : 1;
		unsigned int PR13           : 1;
		unsigned int PR14           : 1;
		unsigned int PR15           : 1;
	} B;
	int I;
	unsigned int U;

} P6_OMR_type;
#define P6_OMR	(*( P6_OMR_type *) 0xF0001204u)	/* Port 6 Output Modification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC4            : 4;
		unsigned int                : 4;
		unsigned int PC5            : 4;
		unsigned int                : 4;
		unsigned int PC6            : 4;
		unsigned int                : 4;
		unsigned int PC7            : 4;
	} B;
	int I;
	unsigned int U;

} P6_IOCR4_type;
#define P6_IOCR4	(*( P6_IOCR4_type *) 0xF0001214u)	/* Input/Output Control Register 4 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC8            : 4;
		unsigned int                : 4;
		unsigned int PC9            : 4;
		unsigned int                : 4;
		unsigned int PC10           : 4;
		unsigned int                : 4;
		unsigned int PC11           : 4;
	} B;
	int I;
	unsigned int U;

} P6_IOCR8_type;
#define P6_IOCR8	(*( P6_IOCR8_type *) 0xF0001218u)	/* Input/Output Control Register 8 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC12           : 4;
		unsigned int                : 4;
		unsigned int PC13           : 4;
		unsigned int                : 4;
		unsigned int PC14           : 4;
		unsigned int                : 4;
		unsigned int PC15           : 4;
	} B;
	int I;
	unsigned int U;

} P6_IOCR12_type;
#define P6_IOCR12	(*( P6_IOCR12_type *) 0xF000121Cu)	/* Input/Output Control Register 12 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int P0             : 1;
		/* const */ unsigned int P1             : 1;
		/* const */ unsigned int P2             : 1;
		/* const */ unsigned int P3             : 1;
		/* const */ unsigned int P4             : 1;
		/* const */ unsigned int P5             : 1;
		/* const */ unsigned int P6             : 1;
		/* const */ unsigned int P7             : 1;
		/* const */ unsigned int P8             : 1;
		/* const */ unsigned int P9             : 1;
		/* const */ unsigned int P10            : 1;
		/* const */ unsigned int P11            : 1;
		/* const */ unsigned int P12            : 1;
		/* const */ unsigned int P13            : 1;
		/* const */ unsigned int P14            : 1;
		/* const */ unsigned int P15            : 1;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} P6_IN_type;
#define P6_IN	(*( P6_IN_type *) 0xF0001224u)	/* Port 6 Input Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 16;
		unsigned int PDSSC0         : 3;
		unsigned int                : 1;
		unsigned int PDSSC1         : 3;
		unsigned int                : 1;
		unsigned int PDCAN01        : 3;
		unsigned int                : 1;
		unsigned int PCCAN23        : 3;
		unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} P6_PDR_type;
#define P6_PDR	(*( P6_PDR_type *) 0xF0001240u)	/* Port 6 Pad Driver Mode Register */


/* P7 */
typedef volatile union
{
	struct
	{ 
		unsigned int P0             : 1;
		unsigned int P1             : 1;
		unsigned int P2             : 1;
		unsigned int P3             : 1;
		unsigned int P4             : 1;
		unsigned int P5             : 1;
		unsigned int P6             : 1;
		unsigned int P7             : 1;
		unsigned int P8             : 1;
		unsigned int P9             : 1;
		unsigned int P10            : 1;
		unsigned int P11            : 1;
		unsigned int P12            : 1;
		unsigned int P13            : 1;
		unsigned int P14            : 1;
		unsigned int P15            : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} P7_OUT_type;
#define P7_OUT	(*( P7_OUT_type *) 0xF0001300u)	/* Output Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PS0            : 1;
		unsigned int PS1            : 1;
		unsigned int PS2            : 1;
		unsigned int PS3            : 1;
		unsigned int PS4            : 1;
		unsigned int PS5            : 1;
		unsigned int PS6            : 1;
		unsigned int PS7            : 1;
		unsigned int PS8            : 1;
		unsigned int PS9            : 1;
		unsigned int PS10           : 1;
		unsigned int PS11           : 1;
		unsigned int PS12           : 1;
		unsigned int PS13           : 1;
		unsigned int PS14           : 1;
		unsigned int PS15           : 1;
		unsigned int PR0            : 1;
		unsigned int PR1            : 1;
		unsigned int PR2            : 1;
		unsigned int PR3            : 1;
		unsigned int PR4            : 1;
		unsigned int PR5            : 1;
		unsigned int PR6            : 1;
		unsigned int PR7            : 1;
		unsigned int PR8            : 1;
		unsigned int PR9            : 1;
		unsigned int PR10           : 1;
		unsigned int PR11           : 1;
		unsigned int PR12           : 1;
		unsigned int PR13           : 1;
		unsigned int PR14           : 1;
		unsigned int PR15           : 1;
	} B;
	int I;
	unsigned int U;

} P7_OMR_type;
#define P7_OMR	(*( P7_OMR_type *) 0xF0001304u)	/* Port 7 Output Modification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC0            : 4;
		unsigned int                : 4;
		unsigned int PC1            : 4;
		unsigned int                : 4;
		unsigned int PC2            : 4;
		unsigned int                : 4;
		unsigned int PC3            : 4;
	} B;
	int I;
	unsigned int U;

} P7_IOCR0_type;
#define P7_IOCR0	(*( P7_IOCR0_type *) 0xF0001310u)	/* Input/Output Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC4            : 4;
		unsigned int                : 4;
		unsigned int PC5            : 4;
		unsigned int                : 4;
		unsigned int PC6            : 4;
		unsigned int                : 4;
		unsigned int PC7            : 4;
	} B;
	int I;
	unsigned int U;

} P7_IOCR4_type;
#define P7_IOCR4	(*( P7_IOCR4_type *) 0xF0001314u)	/* Input/Output Control Register 4 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int P0             : 1;
		/* const */ unsigned int P1             : 1;
		/* const */ unsigned int P2             : 1;
		/* const */ unsigned int P3             : 1;
		/* const */ unsigned int P4             : 1;
		/* const */ unsigned int P5             : 1;
		/* const */ unsigned int P6             : 1;
		/* const */ unsigned int P7             : 1;
		/* const */ unsigned int P8             : 1;
		/* const */ unsigned int P9             : 1;
		/* const */ unsigned int P10            : 1;
		/* const */ unsigned int P11            : 1;
		/* const */ unsigned int P12            : 1;
		/* const */ unsigned int P13            : 1;
		/* const */ unsigned int P14            : 1;
		/* const */ unsigned int P15            : 1;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} P7_IN_type;
#define P7_IN	(*( P7_IN_type *) 0xF0001324u)	/* Port 7 Input Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PD0            : 3;
		unsigned int                : 29;
	} B;
	int I;
	unsigned int U;

} P7_PDR_type;
#define P7_PDR	(*( P7_PDR_type *) 0xF0001340u)	/* Port 7 Pad Driver Mode Register */


/* P8 */
typedef volatile union
{
	struct
	{ 
		unsigned int P0             : 1;
		unsigned int P1             : 1;
		unsigned int P2             : 1;
		unsigned int P3             : 1;
		unsigned int P4             : 1;
		unsigned int P5             : 1;
		unsigned int P6             : 1;
		unsigned int P7             : 1;
		unsigned int P8             : 1;
		unsigned int P9             : 1;
		unsigned int P10            : 1;
		unsigned int P11            : 1;
		unsigned int P12            : 1;
		unsigned int P13            : 1;
		unsigned int P14            : 1;
		unsigned int P15            : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} P8_OUT_type;
#define P8_OUT	(*( P8_OUT_type *) 0xF0001400u)	/* Output Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PS0            : 1;
		unsigned int PS1            : 1;
		unsigned int PS2            : 1;
		unsigned int PS3            : 1;
		unsigned int PS4            : 1;
		unsigned int PS5            : 1;
		unsigned int PS6            : 1;
		unsigned int PS7            : 1;
		unsigned int PS8            : 1;
		unsigned int PS9            : 1;
		unsigned int PS10           : 1;
		unsigned int PS11           : 1;
		unsigned int PS12           : 1;
		unsigned int PS13           : 1;
		unsigned int PS14           : 1;
		unsigned int PS15           : 1;
		unsigned int PR0            : 1;
		unsigned int PR1            : 1;
		unsigned int PR2            : 1;
		unsigned int PR3            : 1;
		unsigned int PR4            : 1;
		unsigned int PR5            : 1;
		unsigned int PR6            : 1;
		unsigned int PR7            : 1;
		unsigned int PR8            : 1;
		unsigned int PR9            : 1;
		unsigned int PR10           : 1;
		unsigned int PR11           : 1;
		unsigned int PR12           : 1;
		unsigned int PR13           : 1;
		unsigned int PR14           : 1;
		unsigned int PR15           : 1;
	} B;
	int I;
	unsigned int U;

} P8_OMR_type;
#define P8_OMR	(*( P8_OMR_type *) 0xF0001404u)	/* Port 8 Output Modification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC0            : 4;
		unsigned int                : 4;
		unsigned int PC1            : 4;
		unsigned int                : 4;
		unsigned int PC2            : 4;
		unsigned int                : 4;
		unsigned int PC3            : 4;
	} B;
	int I;
	unsigned int U;

} P8_IOCR0_type;
#define P8_IOCR0	(*( P8_IOCR0_type *) 0xF0001410u)	/* Input/Output Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC4            : 4;
		unsigned int                : 4;
		unsigned int PC5            : 4;
		unsigned int                : 4;
		unsigned int PC6            : 4;
		unsigned int                : 4;
		unsigned int PC7            : 4;
	} B;
	int I;
	unsigned int U;

} P8_IOCR4_type;
#define P8_IOCR4	(*( P8_IOCR4_type *) 0xF0001414u)	/* Input/Output Control Register 4 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int P0             : 1;
		/* const */ unsigned int P1             : 1;
		/* const */ unsigned int P2             : 1;
		/* const */ unsigned int P3             : 1;
		/* const */ unsigned int P4             : 1;
		/* const */ unsigned int P5             : 1;
		/* const */ unsigned int P6             : 1;
		/* const */ unsigned int P7             : 1;
		/* const */ unsigned int P8             : 1;
		/* const */ unsigned int P9             : 1;
		/* const */ unsigned int P10            : 1;
		/* const */ unsigned int P11            : 1;
		/* const */ unsigned int P12            : 1;
		/* const */ unsigned int P13            : 1;
		/* const */ unsigned int P14            : 1;
		/* const */ unsigned int P15            : 1;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} P8_IN_type;
#define P8_IN	(*( P8_IN_type *) 0xF0001424u)	/* Port 8 Input Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PD0            : 3;
		unsigned int                : 13;
		unsigned int PDMLI1         : 3;
		unsigned int                : 13;
	} B;
	int I;
	unsigned int U;

} P8_PDR_type;
#define P8_PDR	(*( P8_PDR_type *) 0xF0001440u)	/* Port 8 Pad Driver Mode Register */

typedef volatile union
{
	struct
	{ 
		unsigned int EN0            : 1;
		unsigned int EN1            : 1;
		unsigned int EN2            : 1;
		unsigned int EN3            : 1;
		unsigned int EN4            : 1;
		unsigned int EN5            : 1;
		unsigned int EN6            : 1;
		unsigned int EN7            : 1;
		unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} P8_ESR_type;
#define P8_ESR	(*( P8_ESR_type *) 0xF0001450u)	/* Port 8 Emergency Stop Register */


/* P9 */
typedef volatile union
{
	struct
	{ 
		unsigned int P0             : 1;
		unsigned int P1             : 1;
		unsigned int P2             : 1;
		unsigned int P3             : 1;
		unsigned int P4             : 1;
		unsigned int P5             : 1;
		unsigned int P6             : 1;
		unsigned int P7             : 1;
		unsigned int P8             : 1;
		unsigned int P9             : 1;
		unsigned int P10            : 1;
		unsigned int P11            : 1;
		unsigned int P12            : 1;
		unsigned int P13            : 1;
		unsigned int P14            : 1;
		unsigned int P15            : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} P9_OUT_type;
#define P9_OUT	(*( P9_OUT_type *) 0xF0001500u)	/* Output Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PS0            : 1;
		unsigned int PS1            : 1;
		unsigned int PS2            : 1;
		unsigned int PS3            : 1;
		unsigned int PS4            : 1;
		unsigned int PS5            : 1;
		unsigned int PS6            : 1;
		unsigned int PS7            : 1;
		unsigned int PS8            : 1;
		unsigned int PS9            : 1;
		unsigned int PS10           : 1;
		unsigned int PS11           : 1;
		unsigned int PS12           : 1;
		unsigned int PS13           : 1;
		unsigned int PS14           : 1;
		unsigned int PS15           : 1;
		unsigned int PR0            : 1;
		unsigned int PR1            : 1;
		unsigned int PR2            : 1;
		unsigned int PR3            : 1;
		unsigned int PR4            : 1;
		unsigned int PR5            : 1;
		unsigned int PR6            : 1;
		unsigned int PR7            : 1;
		unsigned int PR8            : 1;
		unsigned int PR9            : 1;
		unsigned int PR10           : 1;
		unsigned int PR11           : 1;
		unsigned int PR12           : 1;
		unsigned int PR13           : 1;
		unsigned int PR14           : 1;
		unsigned int PR15           : 1;
	} B;
	int I;
	unsigned int U;

} P9_OMR_type;
#define P9_OMR	(*( P9_OMR_type *) 0xF0001504u)	/* Port 9 Output Modification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC0            : 4;
		unsigned int                : 4;
		unsigned int PC1            : 4;
		unsigned int                : 4;
		unsigned int PC2            : 4;
		unsigned int                : 4;
		unsigned int PC3            : 4;
	} B;
	int I;
	unsigned int U;

} P9_IOCR0_type;
#define P9_IOCR0	(*( P9_IOCR0_type *) 0xF0001510u)	/* Input/Output Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC4            : 4;
		unsigned int                : 4;
		unsigned int PC5            : 4;
		unsigned int                : 4;
		unsigned int PC6            : 4;
		unsigned int                : 4;
		unsigned int PC7            : 4;
	} B;
	int I;
	unsigned int U;

} P9_IOCR4_type;
#define P9_IOCR4	(*( P9_IOCR4_type *) 0xF0001514u)	/* Input/Output Control Register 4 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC8            : 4;
		unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} P9_IOCR8_type;
#define P9_IOCR8	(*( P9_IOCR8_type *) 0xF0001518u)	/* Input/Output Control Register 8 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int P0             : 1;
		/* const */ unsigned int P1             : 1;
		/* const */ unsigned int P2             : 1;
		/* const */ unsigned int P3             : 1;
		/* const */ unsigned int P4             : 1;
		/* const */ unsigned int P5             : 1;
		/* const */ unsigned int P6             : 1;
		/* const */ unsigned int P7             : 1;
		/* const */ unsigned int P8             : 1;
		/* const */ unsigned int P9             : 1;
		/* const */ unsigned int P10            : 1;
		/* const */ unsigned int P11            : 1;
		/* const */ unsigned int P12            : 1;
		/* const */ unsigned int P13            : 1;
		/* const */ unsigned int P14            : 1;
		/* const */ unsigned int P15            : 1;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} P9_IN_type;
#define P9_IN	(*( P9_IN_type *) 0xF0001524u)	/* Port 9 Input Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PD0            : 3;
		unsigned int                : 13;
		unsigned int PDMSC0         : 3;
		unsigned int                : 1;
		unsigned int PDMSC1         : 3;
		unsigned int                : 9;
	} B;
	int I;
	unsigned int U;

} P9_PDR_type;
#define P9_PDR	(*( P9_PDR_type *) 0xF0001540u)	/* Port 9 Port Driver Mode Register */

typedef volatile union
{
	struct
	{ 
		unsigned int EN0            : 1;
		unsigned int EN1            : 1;
		unsigned int EN2            : 1;
		unsigned int EN3            : 1;
		unsigned int EN4            : 1;
		unsigned int EN5            : 1;
		unsigned int EN6            : 1;
		unsigned int EN7            : 1;
		unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} P9_ESR_type;
#define P9_ESR	(*( P9_ESR_type *) 0xF0001550u)	/* Port 9 Emergency Stop Register */


/* P10 */
typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int P0             : 1;
		/* const */ unsigned int P1             : 1;
		/* const */ unsigned int P2             : 1;
		/* const */ unsigned int P3             : 1;
		/* const */ unsigned int P4             : 1;
		/* const */ unsigned int P5             : 1;
		/* const */ unsigned int P6             : 1;
		/* const */ unsigned int P7             : 1;
		/* const */ unsigned int P8             : 1;
		/* const */ unsigned int P9             : 1;
		/* const */ unsigned int P10            : 1;
		/* const */ unsigned int P11            : 1;
		/* const */ unsigned int P12            : 1;
		/* const */ unsigned int P13            : 1;
		/* const */ unsigned int P14            : 1;
		/* const */ unsigned int P15            : 1;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} P10_IN_type;
#define P10_IN	(*( P10_IN_type *) 0xF0001624u)	/* Port 10 Input Register */


/* GPTA0 */
typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;
		/* const */ unsigned int DISS           : 1;
		unsigned int SPEN           : 1;
		unsigned int EDIS           : 1;
		unsigned int SBWE           : 1;
		unsigned int FSOE           : 1;
		unsigned int                : 26;
	} B;
	int I;
	unsigned int U;

} GPTA0_CLC_type;
#define GPTA0_CLC	(*( GPTA0_CLC_type *) 0xF0001800u)	/* GPTA Clock Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CLKCNT         : 16;
		unsigned int                : 15;
		unsigned int DBGCEN         : 1;
	} B;
	int I;
	unsigned int U;

} GPTA0_DBGCTR_type;
#define GPTA0_DBGCTR	(*( GPTA0_DBGCTR_type *) 0xF0001804u)	/* GPTA Debug Clock Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MOD_REV        : 8;
		/* const */ unsigned int MOD_TYPE       : 8;
		/* const */ unsigned int MOD_NUMBER     : 16;
	} B;
	int I;
	unsigned int U;

} GPTA0_ID_type;
#define GPTA0_ID	(*( GPTA0_ID_type *) 0xF0001808u)	/* GPTA Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int STEP           : 10;
		unsigned int                : 1;
		unsigned int SM             : 1;
		unsigned int SC             : 2;
		unsigned int DM             : 2;
		/* const */ unsigned int RESULT         : 10;
		unsigned int                : 2;
		/* const */ unsigned int SUSACK         : 1;
		/* const */ unsigned int SUSREQ         : 1;
		unsigned int ENHW           : 1;
		unsigned int DISCLK         : 1;
	} B;
	int I;
	unsigned int U;

} GPTA0_FDR_type;
#define GPTA0_FDR	(*( GPTA0_FDR_type *) 0xF000180Cu)	/* GPTA Fractional Divider Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DCM00R         : 1;
		unsigned int DCM00F         : 1;
		unsigned int DCM00C         : 1;
		unsigned int DCM01R         : 1;
		unsigned int DCM01F         : 1;
		unsigned int DCM01C         : 1;
		unsigned int DCM02R         : 1;
		unsigned int DCM02F         : 1;
		unsigned int DCM02C         : 1;
		unsigned int DCM03R         : 1;
		unsigned int DCM03F         : 1;
		unsigned int DCM03C         : 1;
		unsigned int PLL            : 1;
		unsigned int GT00           : 1;
		unsigned int GT01           : 1;
		unsigned int                : 17;
	} B;
	int I;
	unsigned int U;

} GPTA0_SRSC0_type;
#define GPTA0_SRSC0	(*( GPTA0_SRSC0_type *) 0xF0001810u)	/* GPTA Service Request Clear Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int DCM00R         : 1;
		unsigned int DCM00F         : 1;
		unsigned int DCM00C         : 1;
		unsigned int DCM01R         : 1;
		unsigned int DCM01F         : 1;
		unsigned int DCM01C         : 1;
		unsigned int DCM02R         : 1;
		unsigned int DCM02F         : 1;
		unsigned int DCM02C         : 1;
		unsigned int DCM03R         : 1;
		unsigned int DCM03F         : 1;
		unsigned int DCM03C         : 1;
		unsigned int PLL            : 1;
		unsigned int GT00           : 1;
		unsigned int GT01           : 1;
		unsigned int                : 17;
	} B;
	int I;
	unsigned int U;

} GPTA0_SRSS0_type;
#define GPTA0_SRSS0	(*( GPTA0_SRSS0_type *) 0xF0001814u)	/* GPTA Service Request Set Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int GTC00          : 1;
		unsigned int GTC01          : 1;
		unsigned int GTC02          : 1;
		unsigned int GTC03          : 1;
		unsigned int GTC04          : 1;
		unsigned int GTC05          : 1;
		unsigned int GTC06          : 1;
		unsigned int GTC07          : 1;
		unsigned int GTC08          : 1;
		unsigned int GTC09          : 1;
		unsigned int GTC10          : 1;
		unsigned int GTC11          : 1;
		unsigned int GTC12          : 1;
		unsigned int GTC13          : 1;
		unsigned int GTC14          : 1;
		unsigned int GTC15          : 1;
		unsigned int GTC16          : 1;
		unsigned int GTC17          : 1;
		unsigned int GTC18          : 1;
		unsigned int GTC19          : 1;
		unsigned int GTC20          : 1;
		unsigned int GTC21          : 1;
		unsigned int GTC22          : 1;
		unsigned int GTC23          : 1;
		unsigned int GTC24          : 1;
		unsigned int GTC25          : 1;
		unsigned int GTC26          : 1;
		unsigned int GTC27          : 1;
		unsigned int GTC28          : 1;
		unsigned int GTC29          : 1;
		unsigned int GTC30          : 1;
		unsigned int GTC31          : 1;
	} B;
	int I;
	unsigned int U;

} GPTA0_SRSC1_type;
#define GPTA0_SRSC1	(*( GPTA0_SRSC1_type *) 0xF0001818u)	/* GPTA Service Request Clear Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int GTC00          : 1;
		unsigned int GTC01          : 1;
		unsigned int GTC02          : 1;
		unsigned int GTC03          : 1;
		unsigned int GTC04          : 1;
		unsigned int GTC05          : 1;
		unsigned int GTC06          : 1;
		unsigned int GTC07          : 1;
		unsigned int GTC08          : 1;
		unsigned int GTC09          : 1;
		unsigned int GTC10          : 1;
		unsigned int GTC11          : 1;
		unsigned int GTC12          : 1;
		unsigned int GTC13          : 1;
		unsigned int GTC14          : 1;
		unsigned int GTC15          : 1;
		unsigned int GTC16          : 1;
		unsigned int GTC17          : 1;
		unsigned int GTC18          : 1;
		unsigned int GTC19          : 1;
		unsigned int GTC20          : 1;
		unsigned int GTC21          : 1;
		unsigned int GTC22          : 1;
		unsigned int GTC23          : 1;
		unsigned int GTC24          : 1;
		unsigned int GTC25          : 1;
		unsigned int GTC26          : 1;
		unsigned int GTC27          : 1;
		unsigned int GTC28          : 1;
		unsigned int GTC29          : 1;
		unsigned int GTC30          : 1;
		unsigned int GTC31          : 1;
	} B;
	int I;
	unsigned int U;

} GPTA0_SRSS1_type;
#define GPTA0_SRSS1	(*( GPTA0_SRSS1_type *) 0xF000181Cu)	/* GPTA Service Request Set Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int LTC00          : 1;
		unsigned int LTC01          : 1;
		unsigned int LTC02          : 1;
		unsigned int LTC03          : 1;
		unsigned int LTC04          : 1;
		unsigned int LTC05          : 1;
		unsigned int LTC06          : 1;
		unsigned int LTC07          : 1;
		unsigned int LTC08          : 1;
		unsigned int LTC09          : 1;
		unsigned int LTC10          : 1;
		unsigned int LTC11          : 1;
		unsigned int LTC12          : 1;
		unsigned int LTC13          : 1;
		unsigned int LTC14          : 1;
		unsigned int LTC15          : 1;
		unsigned int LTC16          : 1;
		unsigned int LTC17          : 1;
		unsigned int LTC18          : 1;
		unsigned int LTC19          : 1;
		unsigned int LTC20          : 1;
		unsigned int LTC21          : 1;
		unsigned int LTC22          : 1;
		unsigned int LTC23          : 1;
		unsigned int LTC24          : 1;
		unsigned int LTC25          : 1;
		unsigned int LTC26          : 1;
		unsigned int LTC27          : 1;
		unsigned int LTC28          : 1;
		unsigned int LTC29          : 1;
		unsigned int LTC30          : 1;
		unsigned int LTC31          : 1;
	} B;
	int I;
	unsigned int U;

} GPTA0_SRSC2_type;
#define GPTA0_SRSC2	(*( GPTA0_SRSC2_type *) 0xF0001820u)	/* GPTA Service Request Clear Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int LTC00          : 1;
		unsigned int LTC01          : 1;
		unsigned int LTC02          : 1;
		unsigned int LTC03          : 1;
		unsigned int LTC04          : 1;
		unsigned int LTC05          : 1;
		unsigned int LTC06          : 1;
		unsigned int LTC07          : 1;
		unsigned int LTC08          : 1;
		unsigned int LTC09          : 1;
		unsigned int LTC10          : 1;
		unsigned int LTC11          : 1;
		unsigned int LTC12          : 1;
		unsigned int LTC13          : 1;
		unsigned int LTC14          : 1;
		unsigned int LTC15          : 1;
		unsigned int LTC16          : 1;
		unsigned int LTC17          : 1;
		unsigned int LTC18          : 1;
		unsigned int LTC19          : 1;
		unsigned int LTC20          : 1;
		unsigned int LTC21          : 1;
		unsigned int LTC22          : 1;
		unsigned int LTC23          : 1;
		unsigned int LTC24          : 1;
		unsigned int LTC25          : 1;
		unsigned int LTC26          : 1;
		unsigned int LTC27          : 1;
		unsigned int LTC28          : 1;
		unsigned int LTC29          : 1;
		unsigned int LTC30          : 1;
		unsigned int LTC31          : 1;
	} B;
	int I;
	unsigned int U;

} GPTA0_SRSS2_type;
#define GPTA0_SRSS2	(*( GPTA0_SRSS2_type *) 0xF0001824u)	/* GPTA Service Request Set Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int LTC32          : 1;
		unsigned int LTC33          : 1;
		unsigned int LTC34          : 1;
		unsigned int LTC35          : 1;
		unsigned int LTC36          : 1;
		unsigned int LTC37          : 1;
		unsigned int LTC38          : 1;
		unsigned int LTC39          : 1;
		unsigned int LTC40          : 1;
		unsigned int LTC41          : 1;
		unsigned int LTC42          : 1;
		unsigned int LTC43          : 1;
		unsigned int LTC44          : 1;
		unsigned int LTC45          : 1;
		unsigned int LTC46          : 1;
		unsigned int LTC47          : 1;
		unsigned int LTC48          : 1;
		unsigned int LTC49          : 1;
		unsigned int LTC50          : 1;
		unsigned int LTC51          : 1;
		unsigned int LTC52          : 1;
		unsigned int LTC53          : 1;
		unsigned int LTC54          : 1;
		unsigned int LTC55          : 1;
		unsigned int LTC56          : 1;
		unsigned int LTC57          : 1;
		unsigned int LTC58          : 1;
		unsigned int LTC59          : 1;
		unsigned int LTC60          : 1;
		unsigned int LTC61          : 1;
		unsigned int LTC62          : 1;
		unsigned int LTC63          : 1;
	} B;
	int I;
	unsigned int U;

} GPTA0_SRSC3_type;
#define GPTA0_SRSC3	(*( GPTA0_SRSC3_type *) 0xF0001828u)	/* GPTA Service Request Clear Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int LTC32          : 1;
		unsigned int LTC33          : 1;
		unsigned int LTC34          : 1;
		unsigned int LTC35          : 1;
		unsigned int LTC36          : 1;
		unsigned int LTC37          : 1;
		unsigned int LTC38          : 1;
		unsigned int LTC39          : 1;
		unsigned int LTC40          : 1;
		unsigned int LTC41          : 1;
		unsigned int LTC42          : 1;
		unsigned int LTC43          : 1;
		unsigned int LTC44          : 1;
		unsigned int LTC45          : 1;
		unsigned int LTC46          : 1;
		unsigned int LTC47          : 1;
		unsigned int LTC48          : 1;
		unsigned int LTC49          : 1;
		unsigned int LTC50          : 1;
		unsigned int LTC51          : 1;
		unsigned int LTC52          : 1;
		unsigned int LTC53          : 1;
		unsigned int LTC54          : 1;
		unsigned int LTC55          : 1;
		unsigned int LTC56          : 1;
		unsigned int LTC57          : 1;
		unsigned int LTC58          : 1;
		unsigned int LTC59          : 1;
		unsigned int LTC60          : 1;
		unsigned int LTC61          : 1;
		unsigned int LTC62          : 1;
		unsigned int LTC63          : 1;
	} B;
	int I;
	unsigned int U;

} GPTA0_SRSS3_type;
#define GPTA0_SRSS3	(*( GPTA0_SRSS3_type *) 0xF000182Cu)	/* GPTA Service Request Set Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int GTC01R         : 1;
		unsigned int GTC03R         : 1;
		unsigned int GTC05R         : 1;
		unsigned int GTC07R         : 1;
		unsigned int GTC09R         : 1;
		unsigned int GTC11R         : 1;
		unsigned int GTC13R         : 1;
		unsigned int GTC15R         : 1;
		unsigned int GTC17R         : 1;
		unsigned int GTC19R         : 1;
		unsigned int GTC21R         : 1;
		unsigned int GTC23R         : 1;
		unsigned int GTC25R         : 1;
		unsigned int GTC27R         : 1;
		unsigned int GTC29R         : 1;
		unsigned int GTC31R         : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA0_SRNR_type;
#define GPTA0_SRNR	(*( GPTA0_SRNR_type *) 0xF0001830u)	/* Service Request Node Redirection Register */

typedef volatile union
{
	struct
	{ 
		unsigned int MAEN           : 1;
		unsigned int WCRES          : 1;
		/* const */ unsigned int FIFOFULL       : 1;
		/* const */ unsigned int                : 5;
		/* const */ unsigned int FIFOFILLCNT    : 6;
		/* const */ unsigned int                : 18;
	} B;
	int I;
	unsigned int U;

} GPTA0_MRACTL_type;
#define GPTA0_MRACTL	(*( GPTA0_MRACTL_type *) 0xF0001838u)	/* GPTA Multiplexer Register Array Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 DATAIN         : 32;
	} B;
	int I;
	unsigned int U;

} GPTA0_MRADIN_type;
#define GPTA0_MRADIN	(*( GPTA0_MRADIN_type *) 0xF000183Cu)	/* GPTA Multiplexer Register Array Data In Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 DATAOUT        : 32;
	} B;
	int I;
	unsigned int U;

} GPTA0_MRADOUT_type;
#define GPTA0_MRADOUT	(*( GPTA0_MRADOUT_type *) 0xF0001840u)	/* GPTA Multiplexer Register Array Data Out Register */

typedef volatile union
{
	struct
	{ 
		unsigned int REG0           : 1;
		unsigned int REG1           : 1;
		unsigned int REG2           : 1;
		unsigned int REG3           : 1;
		unsigned int REG4           : 1;
		unsigned int REG5           : 1;
		unsigned int                : 2;
		unsigned int FEG0           : 1;
		unsigned int FEG1           : 1;
		unsigned int FEG2           : 1;
		unsigned int FEG3           : 1;
		unsigned int FEG4           : 1;
		unsigned int FEG5           : 1;
		unsigned int                : 18;
	} B;
	int I;
	unsigned int U;

} GPTA0_FPCSTAT_type;
#define GPTA0_FPCSTAT	(*( GPTA0_FPCSTAT_type *) 0xF0001844u)	/* GPTA Filter and Prescaler Cell Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CMP            : 16;
		unsigned int MOD            : 3;
		unsigned int IPS            : 3;
		unsigned int CLK            : 2;
		unsigned int RTG            : 1;
		unsigned int                : 7;
	} B;
	int I;
	unsigned int U;

} GPTA0_FPCCTR0_type;
#define GPTA0_FPCCTR0	(*( GPTA0_FPCCTR0_type *) 0xF0001848u)	/* GPTA Filter and Prescaler Cell Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int TIM            : 16;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA0_FPCTIM0_type;
#define GPTA0_FPCTIM0	(*( GPTA0_FPCTIM0_type *) 0xF000184Cu)	/* GPTA Filter and Prescaler Cell Timer Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int CMP            : 16;
		unsigned int MOD            : 3;
		unsigned int IPS            : 3;
		unsigned int CLK            : 2;
		unsigned int RTG            : 1;
		unsigned int                : 7;
	} B;
	int I;
	unsigned int U;

} GPTA0_FPCCTR1_type;
#define GPTA0_FPCCTR1	(*( GPTA0_FPCCTR1_type *) 0xF0001850u)	/* GPTA Filter and Prescaler Cell Control Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int TIM            : 16;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA0_FPCTIM1_type;
#define GPTA0_FPCTIM1	(*( GPTA0_FPCTIM1_type *) 0xF0001854u)	/* GPTA Filter and Prescaler Cell Timer Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int CMP            : 16;
		unsigned int MOD            : 3;
		unsigned int IPS            : 3;
		unsigned int CLK            : 2;
		unsigned int RTG            : 1;
		unsigned int                : 7;
	} B;
	int I;
	unsigned int U;

} GPTA0_FPCCTR2_type;
#define GPTA0_FPCCTR2	(*( GPTA0_FPCCTR2_type *) 0xF0001858u)	/* GPTA Filter and Prescaler Cell Control Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int TIM            : 16;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA0_FPCTIM2_type;
#define GPTA0_FPCTIM2	(*( GPTA0_FPCTIM2_type *) 0xF000185Cu)	/* GPTA Filter and Prescaler Cell Timer Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int CMP            : 16;
		unsigned int MOD            : 3;
		unsigned int IPS            : 3;
		unsigned int CLK            : 2;
		unsigned int RTG            : 1;
		unsigned int                : 7;
	} B;
	int I;
	unsigned int U;

} GPTA0_FPCCTR3_type;
#define GPTA0_FPCCTR3	(*( GPTA0_FPCCTR3_type *) 0xF0001860u)	/* GPTA Filter and Prescaler Cell Control Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int TIM            : 16;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA0_FPCTIM3_type;
#define GPTA0_FPCTIM3	(*( GPTA0_FPCTIM3_type *) 0xF0001864u)	/* GPTA Filter and Prescaler Cell Timer Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int CMP            : 16;
		unsigned int MOD            : 3;
		unsigned int IPS            : 3;
		unsigned int CLK            : 2;
		unsigned int RTG            : 1;
		unsigned int                : 7;
	} B;
	int I;
	unsigned int U;

} GPTA0_FPCCTR4_type;
#define GPTA0_FPCCTR4	(*( GPTA0_FPCCTR4_type *) 0xF0001868u)	/* GPTA Filter and Prescaler Cell Control Register 4 */

typedef volatile union
{
	struct
	{ 
		unsigned int TIM            : 16;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA0_FPCTIM4_type;
#define GPTA0_FPCTIM4	(*( GPTA0_FPCTIM4_type *) 0xF000186Cu)	/* GPTA Filter and Prescaler Cell Timer Register 4 */

typedef volatile union
{
	struct
	{ 
		unsigned int CMP            : 16;
		unsigned int MOD            : 3;
		unsigned int IPS            : 3;
		unsigned int CLK            : 2;
		unsigned int RTG            : 1;
		unsigned int                : 7;
	} B;
	int I;
	unsigned int U;

} GPTA0_FPCCTR5_type;
#define GPTA0_FPCCTR5	(*( GPTA0_FPCCTR5_type *) 0xF0001870u)	/* GPTA Filter and Prescaler Cell Control Register 5 */

typedef volatile union
{
	struct
	{ 
		unsigned int TIM            : 16;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA0_FPCTIM5_type;
#define GPTA0_FPCTIM5	(*( GPTA0_FPCTIM5_type *) 0xF0001874u)	/* GPTA Filter and Prescaler Cell Timer Register 5 */

typedef volatile union
{
	struct
	{ 
		unsigned int MUX0           : 1;
		unsigned int TSE0           : 1;
		unsigned int ERR0           : 1;
		unsigned int                : 1;
		unsigned int MUX1           : 1;
		unsigned int TSE1           : 1;
		unsigned int ERR1           : 1;
		unsigned int                : 25;
	} B;
	int I;
	unsigned int U;

} GPTA0_PDLCTR_type;
#define GPTA0_PDLCTR	(*( GPTA0_PDLCTR_type *) 0xF0001878u)	/* GPTA Phase Discrimination Logic Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RCA            : 1;
		unsigned int OCA            : 1;
		unsigned int RZE            : 1;
		unsigned int FZE            : 1;
		unsigned int RCK            : 1;
		unsigned int FCK            : 1;
		unsigned int QCK            : 1;
		unsigned int RRE            : 1;
		unsigned int FRE            : 1;
		unsigned int CRE            : 1;
		unsigned int                : 22;
	} B;
	int I;
	unsigned int U;

} GPTA0_DCMCTR0_type;
#define GPTA0_DCMCTR0	(*( GPTA0_DCMCTR0_type *) 0xF0001880u)	/* GPTA Duty Cycle Measurement Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int TIM            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA0_DCMTIM0_type;
#define GPTA0_DCMTIM0	(*( GPTA0_DCMTIM0_type *) 0xF0001884u)	/* GPTA Duty Cycle Measurement Timer Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int CAV            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA0_DCMCAV0_type;
#define GPTA0_DCMCAV0	(*( GPTA0_DCMCAV0_type *) 0xF0001888u)	/* GPTA Duty Cycle Measurement Capture Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int COV            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA0_DCMCOV0_type;
#define GPTA0_DCMCOV0	(*( GPTA0_DCMCOV0_type *) 0xF000188Cu)	/* GPTA Duty Cycle Measurement Capture/Compare Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int RCA            : 1;
		unsigned int OCA            : 1;
		unsigned int RZE            : 1;
		unsigned int FZE            : 1;
		unsigned int RCK            : 1;
		unsigned int FCK            : 1;
		unsigned int QCK            : 1;
		unsigned int RRE            : 1;
		unsigned int FRE            : 1;
		unsigned int CRE            : 1;
		unsigned int                : 22;
	} B;
	int I;
	unsigned int U;

} GPTA0_DCMCTR1_type;
#define GPTA0_DCMCTR1	(*( GPTA0_DCMCTR1_type *) 0xF0001890u)	/* GPTA Duty Cycle Measurement Control Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int TIM            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA0_DCMTIM1_type;
#define GPTA0_DCMTIM1	(*( GPTA0_DCMTIM1_type *) 0xF0001894u)	/* GPTA Duty Cycle Measurement Timer Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int CAV            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA0_DCMCAV1_type;
#define GPTA0_DCMCAV1	(*( GPTA0_DCMCAV1_type *) 0xF0001898u)	/* GPTA Duty Cycle Measurement Capture Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int COV            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA0_DCMCOV1_type;
#define GPTA0_DCMCOV1	(*( GPTA0_DCMCOV1_type *) 0xF000189Cu)	/* GPTA Duty Cycle Measurement Capture/Compare Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int RCA            : 1;
		unsigned int OCA            : 1;
		unsigned int RZE            : 1;
		unsigned int FZE            : 1;
		unsigned int RCK            : 1;
		unsigned int FCK            : 1;
		unsigned int QCK            : 1;
		unsigned int RRE            : 1;
		unsigned int FRE            : 1;
		unsigned int CRE            : 1;
		unsigned int                : 22;
	} B;
	int I;
	unsigned int U;

} GPTA0_DCMCTR2_type;
#define GPTA0_DCMCTR2	(*( GPTA0_DCMCTR2_type *) 0xF00018A0u)	/* GPTA Duty Cycle Measurement Control Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int TIM            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA0_DCMTIM2_type;
#define GPTA0_DCMTIM2	(*( GPTA0_DCMTIM2_type *) 0xF00018A4u)	/* GPTA Duty Cycle Measurement Timer Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int CAV            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA0_DCMCAV2_type;
#define GPTA0_DCMCAV2	(*( GPTA0_DCMCAV2_type *) 0xF00018A8u)	/* GPTA Duty Cycle Measurement Capture Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int COV            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA0_DCMCOV2_type;
#define GPTA0_DCMCOV2	(*( GPTA0_DCMCOV2_type *) 0xF00018ACu)	/* GPTA Duty Cycle Measurement Capture/Compare Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int RCA            : 1;
		unsigned int OCA            : 1;
		unsigned int RZE            : 1;
		unsigned int FZE            : 1;
		unsigned int RCK            : 1;
		unsigned int FCK            : 1;
		unsigned int QCK            : 1;
		unsigned int RRE            : 1;
		unsigned int FRE            : 1;
		unsigned int CRE            : 1;
		unsigned int                : 22;
	} B;
	int I;
	unsigned int U;

} GPTA0_DCMCTR3_type;
#define GPTA0_DCMCTR3	(*( GPTA0_DCMCTR3_type *) 0xF00018B0u)	/* GPTA Duty Cycle Measurement Control Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int TIM            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA0_DCMTIM3_type;
#define GPTA0_DCMTIM3	(*( GPTA0_DCMTIM3_type *) 0xF00018B4u)	/* GPTA Duty Cycle Measurement Timer Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int CAV            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA0_DCMCAV3_type;
#define GPTA0_DCMCAV3	(*( GPTA0_DCMCAV3_type *) 0xF00018B8u)	/* GPTA Duty Cycle Measurement Capture Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int COV            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA0_DCMCOV3_type;
#define GPTA0_DCMCOV3	(*( GPTA0_DCMCOV3_type *) 0xF00018BCu)	/* GPTA Duty Cycle Measurement Capture/Compare Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int MUX            : 2;
		unsigned int AEN            : 1;
		unsigned int PEN            : 1;
		unsigned int REN            : 1;
		unsigned int                : 27;
	} B;
	int I;
	unsigned int U;

} GPTA0_PLLCTR_type;
#define GPTA0_PLLCTR	(*( GPTA0_PLLCTR_type *) 0xF00018C0u)	/* GPTA Phase Locked Loop Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int MTI            : 16;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA0_PLLMTI_type;
#define GPTA0_PLLMTI	(*( GPTA0_PLLMTI_type *) 0xF00018C4u)	/* GPTA Phase Locked Loop Micro Tick Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CNT            : 16;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA0_PLLCNT_type;
#define GPTA0_PLLCNT	(*( GPTA0_PLLCNT_type *) 0xF00018C8u)	/* GPTA Phase Locked Loop Counter Register */

typedef volatile union
{
	struct
	{ 
		unsigned int STP            : 16;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA0_PLLSTP_type;
#define GPTA0_PLLSTP	(*( GPTA0_PLLSTP_type *) 0xF00018CCu)	/* GPTA Phase Locked Loop Step Register */

typedef volatile union
{
	struct
	{ 
		unsigned int REV            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA0_PLLREV_type;
#define GPTA0_PLLREV	(*( GPTA0_PLLREV_type *) 0xF00018D0u)	/* GPTA Phase Locked Loop Reload Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DTR            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA0_PLLDTR_type;
#define GPTA0_PLLDTR	(*( GPTA0_PLLDTR_type *) 0xF00018D4u)	/* GPTA Phase Locked Loop Delta Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DFA02          : 4;
		unsigned int DFA04          : 4;
		unsigned int DFA06          : 4;
		unsigned int DFA07          : 4;
		unsigned int DFA03          : 2;
		/* const */ unsigned int DFALTC         : 3;
		/* const */ unsigned int                : 11;
	} B;
	int I;
	unsigned int U;

} GPTA0_CKBCTR_type;
#define GPTA0_CKBCTR	(*( GPTA0_CKBCTR_type *) 0xF00018D8u)	/* GPTA Clock Bus Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SCO            : 4;
		unsigned int MUX            : 3;
		unsigned int REN            : 1;
		unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} GPTA0_GTCTR0_type;
#define GPTA0_GTCTR0	(*( GPTA0_GTCTR0_type *) 0xF00018E0u)	/* GPTA Global Timer Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int REV            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA0_GTREV0_type;
#define GPTA0_GTREV0	(*( GPTA0_GTREV0_type *) 0xF00018E4u)	/* GPTA Global Timer Reload Value Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int TIM            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA0_GTTIM0_type;
#define GPTA0_GTTIM0	(*( GPTA0_GTTIM0_type *) 0xF00018E8u)	/* GPTA Global Timer Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int SCO            : 4;
		unsigned int MUX            : 3;
		unsigned int REN            : 1;
		unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} GPTA0_GTCTR1_type;
#define GPTA0_GTCTR1	(*( GPTA0_GTCTR1_type *) 0xF00018F0u)	/* GPTA Global Timer Control Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int REV            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA0_GTREV1_type;
#define GPTA0_GTREV1	(*( GPTA0_GTREV1_type *) 0xF00018F4u)	/* GPTA Global Timer Reload Value Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int TIM            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA0_GTTIM1_type;
#define GPTA0_GTTIM1	(*( GPTA0_GTTIM1_type *) 0xF00018F8u)	/* GPTA Global Timer Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int MOD            : 2;
		unsigned int OSM            : 1;
		unsigned int REN            : 1;
		unsigned int RED            : 1;
		unsigned int FED            : 1;
		unsigned int NE             : 1;
		unsigned int BYP            : 1;
		unsigned int EOA            : 1;
		unsigned int                : 1;
		/* const */ unsigned int CEN            : 1;
		unsigned int OCM            : 3;
		unsigned int OIA            : 1;
		/* const */ unsigned int OUT            : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA0_GTCCTR_type;
#define GPTA0_GTCCTR00	(*( GPTA0_GTCCTR_type *) 0xF0001900u)	/* GPTA Global Timer Cell Control Register 00 */
#define GPTA0_GTCCTR01	(*( GPTA0_GTCCTR_type *) 0xF0001908u)	/* GPTA Global Timer Cell Control Register 01 */
#define GPTA0_GTCCTR02	(*( GPTA0_GTCCTR_type *) 0xF0001910u)	/* GPTA Global Timer Cell Control Register 02 */
#define GPTA0_GTCCTR03	(*( GPTA0_GTCCTR_type *) 0xF0001918u)	/* GPTA Global Timer Cell Control Register 03 */
#define GPTA0_GTCCTR04	(*( GPTA0_GTCCTR_type *) 0xF0001920u)	/* GPTA Global Timer Cell Control Register 04 */
#define GPTA0_GTCCTR05	(*( GPTA0_GTCCTR_type *) 0xF0001928u)	/* GPTA Global Timer Cell Control Register 05 */
#define GPTA0_GTCCTR06	(*( GPTA0_GTCCTR_type *) 0xF0001930u)	/* GPTA Global Timer Cell Control Register 06 */
#define GPTA0_GTCCTR07	(*( GPTA0_GTCCTR_type *) 0xF0001938u)	/* GPTA Global Timer Cell Control Register 07 */
#define GPTA0_GTCCTR08	(*( GPTA0_GTCCTR_type *) 0xF0001940u)	/* GPTA Global Timer Cell Control Register 08 */
#define GPTA0_GTCCTR09	(*( GPTA0_GTCCTR_type *) 0xF0001948u)	/* GPTA Global Timer Cell Control Register 09 */
#define GPTA0_GTCCTR10	(*( GPTA0_GTCCTR_type *) 0xF0001950u)	/* GPTA Global Timer Cell Control Register 10 */
#define GPTA0_GTCCTR11	(*( GPTA0_GTCCTR_type *) 0xF0001958u)	/* GPTA Global Timer Cell Control Register 11 */
#define GPTA0_GTCCTR12	(*( GPTA0_GTCCTR_type *) 0xF0001960u)	/* GPTA Global Timer Cell Control Register 12 */
#define GPTA0_GTCCTR13	(*( GPTA0_GTCCTR_type *) 0xF0001968u)	/* GPTA Global Timer Cell Control Register 13 */
#define GPTA0_GTCCTR14	(*( GPTA0_GTCCTR_type *) 0xF0001970u)	/* GPTA Global Timer Cell Control Register 14 */
#define GPTA0_GTCCTR15	(*( GPTA0_GTCCTR_type *) 0xF0001978u)	/* GPTA Global Timer Cell Control Register 15 */
#define GPTA0_GTCCTR16	(*( GPTA0_GTCCTR_type *) 0xF0001980u)	/* GPTA Global Timer Cell Control Register 16 */
#define GPTA0_GTCCTR17	(*( GPTA0_GTCCTR_type *) 0xF0001988u)	/* GPTA Global Timer Cell Control Register 17 */
#define GPTA0_GTCCTR18	(*( GPTA0_GTCCTR_type *) 0xF0001990u)	/* GPTA Global Timer Cell Control Register 18 */
#define GPTA0_GTCCTR19	(*( GPTA0_GTCCTR_type *) 0xF0001998u)	/* GPTA Global Timer Cell Control Register 19 */
#define GPTA0_GTCCTR20	(*( GPTA0_GTCCTR_type *) 0xF00019A0u)	/* GPTA Global Timer Cell Control Register 20 */
#define GPTA0_GTCCTR21	(*( GPTA0_GTCCTR_type *) 0xF00019A8u)	/* GPTA Global Timer Cell Control Register 21 */
#define GPTA0_GTCCTR22	(*( GPTA0_GTCCTR_type *) 0xF00019B0u)	/* GPTA Global Timer Cell Control Register 22 */
#define GPTA0_GTCCTR23	(*( GPTA0_GTCCTR_type *) 0xF00019B8u)	/* GPTA Global Timer Cell Control Register 23 */
#define GPTA0_GTCCTR24	(*( GPTA0_GTCCTR_type *) 0xF00019C0u)	/* GPTA Global Timer Cell Control Register 24 */
#define GPTA0_GTCCTR25	(*( GPTA0_GTCCTR_type *) 0xF00019C8u)	/* GPTA Global Timer Cell Control Register 25 */
#define GPTA0_GTCCTR26	(*( GPTA0_GTCCTR_type *) 0xF00019D0u)	/* GPTA Global Timer Cell Control Register 26 */
#define GPTA0_GTCCTR27	(*( GPTA0_GTCCTR_type *) 0xF00019D8u)	/* GPTA Global Timer Cell Control Register 27 */
#define GPTA0_GTCCTR28	(*( GPTA0_GTCCTR_type *) 0xF00019E0u)	/* GPTA Global Timer Cell Control Register 28 */
#define GPTA0_GTCCTR29	(*( GPTA0_GTCCTR_type *) 0xF00019E8u)	/* GPTA Global Timer Cell Control Register 29 */
#define GPTA0_GTCCTR30	(*( GPTA0_GTCCTR_type *) 0xF00019F0u)	/* GPTA Global Timer Cell Control Register 30 */
#define GPTA0_GTCCTR31	(*( GPTA0_GTCCTR_type *) 0xF00019F8u)	/* GPTA Global Timer Cell Control Register 31 */

typedef volatile union
{
	struct
	{ 
		unsigned int X              : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA0_GTCXR_type;
#define GPTA0_GTCXR00	(*( GPTA0_GTCXR_type *) 0xF0001904u)	/* GPTA Global Timer Cell X Register 00 */
#define GPTA0_GTCXR01	(*( GPTA0_GTCXR_type *) 0xF000190Cu)	/* GPTA Global Timer Cell X Register 01 */
#define GPTA0_GTCXR02	(*( GPTA0_GTCXR_type *) 0xF0001914u)	/* GPTA Global Timer Cell X Register 02 */
#define GPTA0_GTCXR03	(*( GPTA0_GTCXR_type *) 0xF000191Cu)	/* GPTA Global Timer Cell X Register 03 */
#define GPTA0_GTCXR04	(*( GPTA0_GTCXR_type *) 0xF0001924u)	/* GPTA Global Timer Cell X Register 04 */
#define GPTA0_GTCXR05	(*( GPTA0_GTCXR_type *) 0xF000192Cu)	/* GPTA Global Timer Cell X Register 05 */
#define GPTA0_GTCXR06	(*( GPTA0_GTCXR_type *) 0xF0001934u)	/* GPTA Global Timer Cell X Register 06 */
#define GPTA0_GTCXR07	(*( GPTA0_GTCXR_type *) 0xF000193Cu)	/* GPTA Global Timer Cell X Register 07 */
#define GPTA0_GTCXR08	(*( GPTA0_GTCXR_type *) 0xF0001944u)	/* GPTA Global Timer Cell X Register 08 */
#define GPTA0_GTCXR09	(*( GPTA0_GTCXR_type *) 0xF000194Cu)	/* GPTA Global Timer Cell X Register 09 */
#define GPTA0_GTCXR10	(*( GPTA0_GTCXR_type *) 0xF0001954u)	/* GPTA Global Timer Cell X Register 10 */
#define GPTA0_GTCXR11	(*( GPTA0_GTCXR_type *) 0xF000195Cu)	/* GPTA Global Timer Cell X Register 11 */
#define GPTA0_GTCXR12	(*( GPTA0_GTCXR_type *) 0xF0001964u)	/* GPTA Global Timer Cell X Register 12 */
#define GPTA0_GTCXR13	(*( GPTA0_GTCXR_type *) 0xF000196Cu)	/* GPTA Global Timer Cell X Register 13 */
#define GPTA0_GTCXR14	(*( GPTA0_GTCXR_type *) 0xF0001974u)	/* GPTA Global Timer Cell X Register 14 */
#define GPTA0_GTCXR15	(*( GPTA0_GTCXR_type *) 0xF000197Cu)	/* GPTA Global Timer Cell X Register 15 */
#define GPTA0_GTCXR16	(*( GPTA0_GTCXR_type *) 0xF0001984u)	/* GPTA Global Timer Cell X Register 16 */
#define GPTA0_GTCXR17	(*( GPTA0_GTCXR_type *) 0xF000198Cu)	/* GPTA Global Timer Cell X Register 17 */
#define GPTA0_GTCXR18	(*( GPTA0_GTCXR_type *) 0xF0001994u)	/* GPTA Global Timer Cell X Register 18 */
#define GPTA0_GTCXR19	(*( GPTA0_GTCXR_type *) 0xF000199Cu)	/* GPTA Global Timer Cell X Register 19 */
#define GPTA0_GTCXR20	(*( GPTA0_GTCXR_type *) 0xF00019A4u)	/* GPTA Global Timer Cell X Register 20 */
#define GPTA0_GTCXR21	(*( GPTA0_GTCXR_type *) 0xF00019ACu)	/* GPTA Global Timer Cell X Register 21 */
#define GPTA0_GTCXR22	(*( GPTA0_GTCXR_type *) 0xF00019B4u)	/* GPTA Global Timer Cell X Register 22 */
#define GPTA0_GTCXR23	(*( GPTA0_GTCXR_type *) 0xF00019BCu)	/* GPTA Global Timer Cell X Register 23 */
#define GPTA0_GTCXR24	(*( GPTA0_GTCXR_type *) 0xF00019C4u)	/* GPTA Global Timer Cell X Register 24 */
#define GPTA0_GTCXR25	(*( GPTA0_GTCXR_type *) 0xF00019CCu)	/* GPTA Global Timer Cell X Register 25 */
#define GPTA0_GTCXR26	(*( GPTA0_GTCXR_type *) 0xF00019D4u)	/* GPTA Global Timer Cell X Register 26 */
#define GPTA0_GTCXR27	(*( GPTA0_GTCXR_type *) 0xF00019DCu)	/* GPTA Global Timer Cell X Register 27 */
#define GPTA0_GTCXR28	(*( GPTA0_GTCXR_type *) 0xF00019E4u)	/* GPTA Global Timer Cell X Register 28 */
#define GPTA0_GTCXR29	(*( GPTA0_GTCXR_type *) 0xF00019ECu)	/* GPTA Global Timer Cell X Register 29 */
#define GPTA0_GTCXR30	(*( GPTA0_GTCXR_type *) 0xF00019F4u)	/* GPTA Global Timer Cell X Register 30 */
#define GPTA0_GTCXR31	(*( GPTA0_GTCXR_type *) 0xF00019FCu)	/* GPTA Global Timer Cell X Register 31 */

typedef volatile union
{
	struct
	{ 
		unsigned int MOD            : 2;
		unsigned int OSM            : 1;
		unsigned int REN            : 1;
		unsigned int RED            : 1;
		unsigned int FED            : 1;
		unsigned int SLO            : 1;
		unsigned int NE             : 1;
		unsigned int ILM            : 1;
		unsigned int CUD            : 1;
		/* const */ unsigned int CEN            : 1;
		unsigned int OCM            : 3;
		unsigned int OIA            : 1;
		/* const */ unsigned int OUT            : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA0_LTCCTR_type;
#define GPTA0_LTCCTR00	(*( GPTA0_LTCCTR_type *) 0xF0001A00u)	/* GPTA Local Timer Cell Control Register 00 */
#define GPTA0_LTCCTR01	(*( GPTA0_LTCCTR_type *) 0xF0001A08u)	/* GPTA Local Timer Cell Control Register 01 */
#define GPTA0_LTCCTR02	(*( GPTA0_LTCCTR_type *) 0xF0001A10u)	/* GPTA Local Timer Cell Control Register 02 */
#define GPTA0_LTCCTR03	(*( GPTA0_LTCCTR_type *) 0xF0001A18u)	/* GPTA Local Timer Cell Control Register 03 */
#define GPTA0_LTCCTR04	(*( GPTA0_LTCCTR_type *) 0xF0001A20u)	/* GPTA Local Timer Cell Control Register 04 */
#define GPTA0_LTCCTR05	(*( GPTA0_LTCCTR_type *) 0xF0001A28u)	/* GPTA Local Timer Cell Control Register 05 */
#define GPTA0_LTCCTR06	(*( GPTA0_LTCCTR_type *) 0xF0001A30u)	/* GPTA Local Timer Cell Control Register 06 */
#define GPTA0_LTCCTR07	(*( GPTA0_LTCCTR_type *) 0xF0001A38u)	/* GPTA Local Timer Cell Control Register 07 */
#define GPTA0_LTCCTR08	(*( GPTA0_LTCCTR_type *) 0xF0001A40u)	/* GPTA Local Timer Cell Control Register 08 */
#define GPTA0_LTCCTR09	(*( GPTA0_LTCCTR_type *) 0xF0001A48u)	/* GPTA Local Timer Cell Control Register 09 */
#define GPTA0_LTCCTR10	(*( GPTA0_LTCCTR_type *) 0xF0001A50u)	/* GPTA Local Timer Cell Control Register 10 */
#define GPTA0_LTCCTR11	(*( GPTA0_LTCCTR_type *) 0xF0001A58u)	/* GPTA Local Timer Cell Control Register 11 */
#define GPTA0_LTCCTR12	(*( GPTA0_LTCCTR_type *) 0xF0001A60u)	/* GPTA Local Timer Cell Control Register 12 */
#define GPTA0_LTCCTR13	(*( GPTA0_LTCCTR_type *) 0xF0001A68u)	/* GPTA Local Timer Cell Control Register 13 */
#define GPTA0_LTCCTR14	(*( GPTA0_LTCCTR_type *) 0xF0001A70u)	/* GPTA Local Timer Cell Control Register 14 */
#define GPTA0_LTCCTR15	(*( GPTA0_LTCCTR_type *) 0xF0001A78u)	/* GPTA Local Timer Cell Control Register 15 */
#define GPTA0_LTCCTR16	(*( GPTA0_LTCCTR_type *) 0xF0001A80u)	/* GPTA Local Timer Cell Control Register 16 */
#define GPTA0_LTCCTR17	(*( GPTA0_LTCCTR_type *) 0xF0001A88u)	/* GPTA Local Timer Cell Control Register 17 */
#define GPTA0_LTCCTR18	(*( GPTA0_LTCCTR_type *) 0xF0001A90u)	/* GPTA Local Timer Cell Control Register 18 */
#define GPTA0_LTCCTR19	(*( GPTA0_LTCCTR_type *) 0xF0001A98u)	/* GPTA Local Timer Cell Control Register 19 */
#define GPTA0_LTCCTR20	(*( GPTA0_LTCCTR_type *) 0xF0001AA0u)	/* GPTA Local Timer Cell Control Register 20 */
#define GPTA0_LTCCTR21	(*( GPTA0_LTCCTR_type *) 0xF0001AA8u)	/* GPTA Local Timer Cell Control Register 21 */
#define GPTA0_LTCCTR22	(*( GPTA0_LTCCTR_type *) 0xF0001AB0u)	/* GPTA Local Timer Cell Control Register 22 */
#define GPTA0_LTCCTR23	(*( GPTA0_LTCCTR_type *) 0xF0001AB8u)	/* GPTA Local Timer Cell Control Register 23 */
#define GPTA0_LTCCTR24	(*( GPTA0_LTCCTR_type *) 0xF0001AC0u)	/* GPTA Local Timer Cell Control Register 24 */
#define GPTA0_LTCCTR25	(*( GPTA0_LTCCTR_type *) 0xF0001AC8u)	/* GPTA Local Timer Cell Control Register 25 */
#define GPTA0_LTCCTR26	(*( GPTA0_LTCCTR_type *) 0xF0001AD0u)	/* GPTA Local Timer Cell Control Register 26 */
#define GPTA0_LTCCTR27	(*( GPTA0_LTCCTR_type *) 0xF0001AD8u)	/* GPTA Local Timer Cell Control Register 27 */
#define GPTA0_LTCCTR28	(*( GPTA0_LTCCTR_type *) 0xF0001AE0u)	/* GPTA Local Timer Cell Control Register 28 */
#define GPTA0_LTCCTR29	(*( GPTA0_LTCCTR_type *) 0xF0001AE8u)	/* GPTA Local Timer Cell Control Register 29 */
#define GPTA0_LTCCTR30	(*( GPTA0_LTCCTR_type *) 0xF0001AF0u)	/* GPTA Local Timer Cell Control Register 30 */
#define GPTA0_LTCCTR31	(*( GPTA0_LTCCTR_type *) 0xF0001AF8u)	/* GPTA Local Timer Cell Control Register 31 */
#define GPTA0_LTCCTR32	(*( GPTA0_LTCCTR_type *) 0xF0001B00u)	/* GPTA Local Timer Cell Control Register 32 */
#define GPTA0_LTCCTR33	(*( GPTA0_LTCCTR_type *) 0xF0001B08u)	/* GPTA Local Timer Cell Control Register 33 */
#define GPTA0_LTCCTR34	(*( GPTA0_LTCCTR_type *) 0xF0001B10u)	/* GPTA Local Timer Cell Control Register 34 */
#define GPTA0_LTCCTR35	(*( GPTA0_LTCCTR_type *) 0xF0001B18u)	/* GPTA Local Timer Cell Control Register 35 */
#define GPTA0_LTCCTR36	(*( GPTA0_LTCCTR_type *) 0xF0001B20u)	/* GPTA Local Timer Cell Control Register 36 */
#define GPTA0_LTCCTR37	(*( GPTA0_LTCCTR_type *) 0xF0001B28u)	/* GPTA Local Timer Cell Control Register 37 */
#define GPTA0_LTCCTR38	(*( GPTA0_LTCCTR_type *) 0xF0001B30u)	/* GPTA Local Timer Cell Control Register 38 */
#define GPTA0_LTCCTR39	(*( GPTA0_LTCCTR_type *) 0xF0001B38u)	/* GPTA Local Timer Cell Control Register 39 */
#define GPTA0_LTCCTR40	(*( GPTA0_LTCCTR_type *) 0xF0001B40u)	/* GPTA Local Timer Cell Control Register 40 */
#define GPTA0_LTCCTR41	(*( GPTA0_LTCCTR_type *) 0xF0001B48u)	/* GPTA Local Timer Cell Control Register 41 */
#define GPTA0_LTCCTR42	(*( GPTA0_LTCCTR_type *) 0xF0001B50u)	/* GPTA Local Timer Cell Control Register 42 */
#define GPTA0_LTCCTR43	(*( GPTA0_LTCCTR_type *) 0xF0001B58u)	/* GPTA Local Timer Cell Control Register 43 */
#define GPTA0_LTCCTR44	(*( GPTA0_LTCCTR_type *) 0xF0001B60u)	/* GPTA Local Timer Cell Control Register 44 */
#define GPTA0_LTCCTR45	(*( GPTA0_LTCCTR_type *) 0xF0001B68u)	/* GPTA Local Timer Cell Control Register 45 */
#define GPTA0_LTCCTR46	(*( GPTA0_LTCCTR_type *) 0xF0001B70u)	/* GPTA Local Timer Cell Control Register 46 */
#define GPTA0_LTCCTR47	(*( GPTA0_LTCCTR_type *) 0xF0001B78u)	/* GPTA Local Timer Cell Control Register 47 */
#define GPTA0_LTCCTR48	(*( GPTA0_LTCCTR_type *) 0xF0001B80u)	/* GPTA Local Timer Cell Control Register 48 */
#define GPTA0_LTCCTR49	(*( GPTA0_LTCCTR_type *) 0xF0001B88u)	/* GPTA Local Timer Cell Control Register 49 */
#define GPTA0_LTCCTR50	(*( GPTA0_LTCCTR_type *) 0xF0001B90u)	/* GPTA Local Timer Cell Control Register 50 */
#define GPTA0_LTCCTR51	(*( GPTA0_LTCCTR_type *) 0xF0001B98u)	/* GPTA Local Timer Cell Control Register 51 */
#define GPTA0_LTCCTR52	(*( GPTA0_LTCCTR_type *) 0xF0001BA0u)	/* GPTA Local Timer Cell Control Register 52 */
#define GPTA0_LTCCTR53	(*( GPTA0_LTCCTR_type *) 0xF0001BA8u)	/* GPTA Local Timer Cell Control Register 53 */
#define GPTA0_LTCCTR54	(*( GPTA0_LTCCTR_type *) 0xF0001BB0u)	/* GPTA Local Timer Cell Control Register 54 */
#define GPTA0_LTCCTR55	(*( GPTA0_LTCCTR_type *) 0xF0001BB8u)	/* GPTA Local Timer Cell Control Register 55 */
#define GPTA0_LTCCTR56	(*( GPTA0_LTCCTR_type *) 0xF0001BC0u)	/* GPTA Local Timer Cell Control Register 56 */
#define GPTA0_LTCCTR57	(*( GPTA0_LTCCTR_type *) 0xF0001BC8u)	/* GPTA Local Timer Cell Control Register 57 */
#define GPTA0_LTCCTR58	(*( GPTA0_LTCCTR_type *) 0xF0001BD0u)	/* GPTA Local Timer Cell Control Register 58 */
#define GPTA0_LTCCTR59	(*( GPTA0_LTCCTR_type *) 0xF0001BD8u)	/* GPTA Local Timer Cell Control Register 59 */
#define GPTA0_LTCCTR60	(*( GPTA0_LTCCTR_type *) 0xF0001BE0u)	/* GPTA Local Timer Cell Control Register 60 */
#define GPTA0_LTCCTR61	(*( GPTA0_LTCCTR_type *) 0xF0001BE8u)	/* GPTA Local Timer Cell Control Register 61 */
#define GPTA0_LTCCTR62	(*( GPTA0_LTCCTR_type *) 0xF0001BF0u)	/* GPTA Local Timer Cell Control Register 62 */

typedef volatile union
{
	struct
	{ 
		unsigned int X              : 16;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA0_LTCXR_type;
#define GPTA0_LTCXR00	(*( GPTA0_LTCXR_type *) 0xF0001A04u)	/* GPTA Local Timer Cell X Register 00 */
#define GPTA0_LTCXR01	(*( GPTA0_LTCXR_type *) 0xF0001A0Cu)	/* GPTA Local Timer Cell X Register 01 */
#define GPTA0_LTCXR02	(*( GPTA0_LTCXR_type *) 0xF0001A14u)	/* GPTA Local Timer Cell X Register 02 */
#define GPTA0_LTCXR03	(*( GPTA0_LTCXR_type *) 0xF0001A1Cu)	/* GPTA Local Timer Cell X Register 03 */
#define GPTA0_LTCXR04	(*( GPTA0_LTCXR_type *) 0xF0001A24u)	/* GPTA Local Timer Cell X Register 04 */
#define GPTA0_LTCXR05	(*( GPTA0_LTCXR_type *) 0xF0001A2Cu)	/* GPTA Local Timer Cell X Register 05 */
#define GPTA0_LTCXR06	(*( GPTA0_LTCXR_type *) 0xF0001A34u)	/* GPTA Local Timer Cell X Register 06 */
#define GPTA0_LTCXR07	(*( GPTA0_LTCXR_type *) 0xF0001A3Cu)	/* GPTA Local Timer Cell X Register 07 */
#define GPTA0_LTCXR08	(*( GPTA0_LTCXR_type *) 0xF0001A44u)	/* GPTA Local Timer Cell X Register 08 */
#define GPTA0_LTCXR09	(*( GPTA0_LTCXR_type *) 0xF0001A4Cu)	/* GPTA Local Timer Cell X Register 09 */
#define GPTA0_LTCXR10	(*( GPTA0_LTCXR_type *) 0xF0001A54u)	/* GPTA Local Timer Cell X Register 10 */
#define GPTA0_LTCXR11	(*( GPTA0_LTCXR_type *) 0xF0001A5Cu)	/* GPTA Local Timer Cell X Register 11 */
#define GPTA0_LTCXR12	(*( GPTA0_LTCXR_type *) 0xF0001A64u)	/* GPTA Local Timer Cell X Register 12 */
#define GPTA0_LTCXR13	(*( GPTA0_LTCXR_type *) 0xF0001A6Cu)	/* GPTA Local Timer Cell X Register 13 */
#define GPTA0_LTCXR14	(*( GPTA0_LTCXR_type *) 0xF0001A74u)	/* GPTA Local Timer Cell X Register 14 */
#define GPTA0_LTCXR15	(*( GPTA0_LTCXR_type *) 0xF0001A7Cu)	/* GPTA Local Timer Cell X Register 15 */
#define GPTA0_LTCXR16	(*( GPTA0_LTCXR_type *) 0xF0001A84u)	/* GPTA Local Timer Cell X Register 16 */
#define GPTA0_LTCXR17	(*( GPTA0_LTCXR_type *) 0xF0001A8Cu)	/* GPTA Local Timer Cell X Register 17 */
#define GPTA0_LTCXR18	(*( GPTA0_LTCXR_type *) 0xF0001A94u)	/* GPTA Local Timer Cell X Register 18 */
#define GPTA0_LTCXR19	(*( GPTA0_LTCXR_type *) 0xF0001A9Cu)	/* GPTA Local Timer Cell X Register 19 */
#define GPTA0_LTCXR20	(*( GPTA0_LTCXR_type *) 0xF0001AA4u)	/* GPTA Local Timer Cell X Register 20 */
#define GPTA0_LTCXR21	(*( GPTA0_LTCXR_type *) 0xF0001AACu)	/* GPTA Local Timer Cell X Register 21 */
#define GPTA0_LTCXR22	(*( GPTA0_LTCXR_type *) 0xF0001AB4u)	/* GPTA Local Timer Cell X Register 22 */
#define GPTA0_LTCXR23	(*( GPTA0_LTCXR_type *) 0xF0001ABCu)	/* GPTA Local Timer Cell X Register 23 */
#define GPTA0_LTCXR24	(*( GPTA0_LTCXR_type *) 0xF0001AC4u)	/* GPTA Local Timer Cell X Register 24 */
#define GPTA0_LTCXR25	(*( GPTA0_LTCXR_type *) 0xF0001ACCu)	/* GPTA Local Timer Cell X Register 25 */
#define GPTA0_LTCXR26	(*( GPTA0_LTCXR_type *) 0xF0001AD4u)	/* GPTA Local Timer Cell X Register 26 */
#define GPTA0_LTCXR27	(*( GPTA0_LTCXR_type *) 0xF0001ADCu)	/* GPTA Local Timer Cell X Register 27 */
#define GPTA0_LTCXR28	(*( GPTA0_LTCXR_type *) 0xF0001AE4u)	/* GPTA Local Timer Cell X Register 28 */
#define GPTA0_LTCXR29	(*( GPTA0_LTCXR_type *) 0xF0001AECu)	/* GPTA Local Timer Cell X Register 29 */
#define GPTA0_LTCXR30	(*( GPTA0_LTCXR_type *) 0xF0001AF4u)	/* GPTA Local Timer Cell X Register 30 */
#define GPTA0_LTCXR31	(*( GPTA0_LTCXR_type *) 0xF0001AFCu)	/* GPTA Local Timer Cell X Register 31 */
#define GPTA0_LTCXR32	(*( GPTA0_LTCXR_type *) 0xF0001B04u)	/* GPTA Local Timer Cell X Register 32 */
#define GPTA0_LTCXR33	(*( GPTA0_LTCXR_type *) 0xF0001B0Cu)	/* GPTA Local Timer Cell X Register 33 */
#define GPTA0_LTCXR34	(*( GPTA0_LTCXR_type *) 0xF0001B14u)	/* GPTA Local Timer Cell X Register 34 */
#define GPTA0_LTCXR35	(*( GPTA0_LTCXR_type *) 0xF0001B1Cu)	/* GPTA Local Timer Cell X Register 35 */
#define GPTA0_LTCXR36	(*( GPTA0_LTCXR_type *) 0xF0001B24u)	/* GPTA Local Timer Cell X Register 36 */
#define GPTA0_LTCXR37	(*( GPTA0_LTCXR_type *) 0xF0001B2Cu)	/* GPTA Local Timer Cell X Register 37 */
#define GPTA0_LTCXR38	(*( GPTA0_LTCXR_type *) 0xF0001B34u)	/* GPTA Local Timer Cell X Register 38 */
#define GPTA0_LTCXR39	(*( GPTA0_LTCXR_type *) 0xF0001B3Cu)	/* GPTA Local Timer Cell X Register 39 */
#define GPTA0_LTCXR40	(*( GPTA0_LTCXR_type *) 0xF0001B44u)	/* GPTA Local Timer Cell X Register 40 */
#define GPTA0_LTCXR41	(*( GPTA0_LTCXR_type *) 0xF0001B4Cu)	/* GPTA Local Timer Cell X Register 41 */
#define GPTA0_LTCXR42	(*( GPTA0_LTCXR_type *) 0xF0001B54u)	/* GPTA Local Timer Cell X Register 42 */
#define GPTA0_LTCXR43	(*( GPTA0_LTCXR_type *) 0xF0001B5Cu)	/* GPTA Local Timer Cell X Register 43 */
#define GPTA0_LTCXR44	(*( GPTA0_LTCXR_type *) 0xF0001B64u)	/* GPTA Local Timer Cell X Register 44 */
#define GPTA0_LTCXR45	(*( GPTA0_LTCXR_type *) 0xF0001B6Cu)	/* GPTA Local Timer Cell X Register 45 */
#define GPTA0_LTCXR46	(*( GPTA0_LTCXR_type *) 0xF0001B74u)	/* GPTA Local Timer Cell X Register 46 */
#define GPTA0_LTCXR47	(*( GPTA0_LTCXR_type *) 0xF0001B7Cu)	/* GPTA Local Timer Cell X Register 47 */
#define GPTA0_LTCXR48	(*( GPTA0_LTCXR_type *) 0xF0001B84u)	/* GPTA Local Timer Cell X Register 48 */
#define GPTA0_LTCXR49	(*( GPTA0_LTCXR_type *) 0xF0001B8Cu)	/* GPTA Local Timer Cell X Register 49 */
#define GPTA0_LTCXR50	(*( GPTA0_LTCXR_type *) 0xF0001B94u)	/* GPTA Local Timer Cell X Register 50 */
#define GPTA0_LTCXR51	(*( GPTA0_LTCXR_type *) 0xF0001B9Cu)	/* GPTA Local Timer Cell X Register 51 */
#define GPTA0_LTCXR52	(*( GPTA0_LTCXR_type *) 0xF0001BA4u)	/* GPTA Local Timer Cell X Register 52 */
#define GPTA0_LTCXR53	(*( GPTA0_LTCXR_type *) 0xF0001BACu)	/* GPTA Local Timer Cell X Register 53 */
#define GPTA0_LTCXR54	(*( GPTA0_LTCXR_type *) 0xF0001BB4u)	/* GPTA Local Timer Cell X Register 54 */
#define GPTA0_LTCXR55	(*( GPTA0_LTCXR_type *) 0xF0001BBCu)	/* GPTA Local Timer Cell X Register 55 */
#define GPTA0_LTCXR56	(*( GPTA0_LTCXR_type *) 0xF0001BC4u)	/* GPTA Local Timer Cell X Register 56 */
#define GPTA0_LTCXR57	(*( GPTA0_LTCXR_type *) 0xF0001BCCu)	/* GPTA Local Timer Cell X Register 57 */
#define GPTA0_LTCXR58	(*( GPTA0_LTCXR_type *) 0xF0001BD4u)	/* GPTA Local Timer Cell X Register 58 */
#define GPTA0_LTCXR59	(*( GPTA0_LTCXR_type *) 0xF0001BDCu)	/* GPTA Local Timer Cell X Register 59 */
#define GPTA0_LTCXR60	(*( GPTA0_LTCXR_type *) 0xF0001BE4u)	/* GPTA Local Timer Cell X Register 60 */
#define GPTA0_LTCXR61	(*( GPTA0_LTCXR_type *) 0xF0001BECu)	/* GPTA Local Timer Cell X Register 61 */
#define GPTA0_LTCXR62	(*( GPTA0_LTCXR_type *) 0xF0001BF4u)	/* GPTA Local Timer Cell X Register 62 */

typedef volatile union
{
	struct
	{ 
		unsigned int BRM            : 1;
		unsigned int OSM            : 1;
		unsigned int REN            : 2;
		unsigned int RED            : 1;
		unsigned int FED            : 1;
		/* const */ unsigned int                : 2;
		unsigned int ILM            : 1;
		/* const */ unsigned int                : 1;
		/* const */ unsigned int CEN            : 1;
		/* const */ unsigned int                : 4;
		/* const */ unsigned int OUT            : 1;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA0_LTCCTR63_type;
#define GPTA0_LTCCTR63	(*( GPTA0_LTCCTR63_type *) 0xF0001BF8u)	/* GPTA Local Timer Cell Control Register 63 */

typedef volatile union
{
	struct
	{ 
		unsigned int X              : 16;
		unsigned int XS             : 16;
	} B;
	int I;
	unsigned int U;

} GPTA0_LTCXR63_type;
#define GPTA0_LTCXR63	(*( GPTA0_LTCXR63_type *) 0xF0001BFCu)	/* GPTA Local Timer Cell X Register 63 */

typedef volatile union
{
	struct
	{ 
		unsigned int GT00RUN        : 1;
		unsigned int GT01RUN        : 1;
		unsigned int GT10RUN        : 1;
		unsigned int GT11RUN        : 1;
		unsigned int                : 4;
		unsigned int G0EN           : 1;
		unsigned int G1EN           : 1;
		unsigned int L2EN           : 1;
		unsigned int                : 21;
	} B;
	int I;
	unsigned int U;

} GPTA0_EDCTR_type;
#define GPTA0_EDCTR	(*( GPTA0_EDCTR_type *) 0xF0001C00u)	/* GPTA Clock Enable/Disable Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int MUX0           : 2;
		unsigned int MUX1           : 2;
		unsigned int MUX2           : 2;
		unsigned int MUX3           : 2;
		unsigned int MUX4           : 2;
		unsigned int MUX5           : 2;
		unsigned int MUX6           : 2;
		unsigned int MUX7           : 2;
		unsigned int MUX8           : 2;
		unsigned int MUX9           : 2;
		unsigned int MUX10          : 2;
		unsigned int MUX11          : 2;
		unsigned int MUX12          : 2;
		unsigned int MUX13          : 2;
		unsigned int MUX14          : 2;
		unsigned int MUX15          : 2;
	} B;
	int I;
	unsigned int U;

} GPTA0_MMXCTR00_type;
#define GPTA0_MMXCTR00	(*( GPTA0_MMXCTR00_type *) 0xF0001F00u)	/* GPTA-to-MSC Multiplexer Control Register 00 */

typedef volatile union
{
	struct
	{ 
		unsigned int MUX0           : 2;
		unsigned int MUX1           : 2;
		unsigned int MUX2           : 2;
		unsigned int MUX3           : 2;
		unsigned int MUX4           : 2;
		unsigned int MUX5           : 2;
		unsigned int MUX6           : 2;
		unsigned int MUX7           : 2;
		unsigned int MUX8           : 2;
		unsigned int MUX9           : 2;
		unsigned int MUX10          : 2;
		unsigned int MUX11          : 2;
		unsigned int MUX12          : 2;
		unsigned int MUX13          : 2;
		unsigned int MUX14          : 2;
		unsigned int MUX15          : 2;
	} B;
	int I;
	unsigned int U;

} GPTA0_MMXCTR01_type;
#define GPTA0_MMXCTR01	(*( GPTA0_MMXCTR01_type *) 0xF0001F04u)	/* GPTA-to-MSC Multiplexer Control Register 01 */

typedef volatile union
{
	struct
	{ 
		unsigned int MUX0           : 2;
		unsigned int MUX1           : 2;
		unsigned int MUX2           : 2;
		unsigned int MUX3           : 2;
		unsigned int MUX4           : 2;
		unsigned int MUX5           : 2;
		unsigned int MUX6           : 2;
		unsigned int MUX7           : 2;
		unsigned int MUX8           : 2;
		unsigned int MUX9           : 2;
		unsigned int MUX10          : 2;
		unsigned int MUX11          : 2;
		unsigned int MUX12          : 2;
		unsigned int MUX13          : 2;
		unsigned int MUX14          : 2;
		unsigned int MUX15          : 2;
	} B;
	int I;
	unsigned int U;

} GPTA0_MMXCTR10_type;
#define GPTA0_MMXCTR10	(*( GPTA0_MMXCTR10_type *) 0xF0001F08u)	/* GPTA-to-MSC Multiplexer Control Register 10 */

typedef volatile union
{
	struct
	{ 
		unsigned int MUX0           : 2;
		unsigned int MUX1           : 2;
		unsigned int MUX2           : 2;
		unsigned int MUX3           : 2;
		unsigned int MUX4           : 2;
		unsigned int MUX5           : 2;
		unsigned int MUX6           : 2;
		unsigned int MUX7           : 2;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA0_MMXCTR11_type;
#define GPTA0_MMXCTR11	(*( GPTA0_MMXCTR11_type *) 0xF0001F0Cu)	/* GPTA-to-MSC Multiplexer Control Register 11 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA0_SRC_type;
#define GPTA0_SRC37	(*( GPTA0_SRC_type *) 0xF0001F68u)	/* GPTA Service Request Control Register 37 */
#define GPTA0_SRC36	(*( GPTA0_SRC_type *) 0xF0001F6Cu)	/* GPTA Service Request Control Register 36 */
#define GPTA0_SRC35	(*( GPTA0_SRC_type *) 0xF0001F70u)	/* GPTA Service Request Control Register 35 */
#define GPTA0_SRC34	(*( GPTA0_SRC_type *) 0xF0001F74u)	/* GPTA Service Request Control Register 34 */
#define GPTA0_SRC33	(*( GPTA0_SRC_type *) 0xF0001F78u)	/* GPTA Service Request Control Register 33 */
#define GPTA0_SRC32	(*( GPTA0_SRC_type *) 0xF0001F7Cu)	/* GPTA Service Request Control Register 32 */
#define GPTA0_SRC31	(*( GPTA0_SRC_type *) 0xF0001F80u)	/* GPTA Service Request Control Register 31 */
#define GPTA0_SRC30	(*( GPTA0_SRC_type *) 0xF0001F84u)	/* GPTA Service Request Control Register 30 */
#define GPTA0_SRC29	(*( GPTA0_SRC_type *) 0xF0001F88u)	/* GPTA Service Request Control Register 29 */
#define GPTA0_SRC28	(*( GPTA0_SRC_type *) 0xF0001F8Cu)	/* GPTA Service Request Control Register 28 */
#define GPTA0_SRC27	(*( GPTA0_SRC_type *) 0xF0001F90u)	/* GPTA Service Request Control Register 27 */
#define GPTA0_SRC26	(*( GPTA0_SRC_type *) 0xF0001F94u)	/* GPTA Service Request Control Register 26 */
#define GPTA0_SRC25	(*( GPTA0_SRC_type *) 0xF0001F98u)	/* GPTA Service Request Control Register 25 */
#define GPTA0_SRC24	(*( GPTA0_SRC_type *) 0xF0001F9Cu)	/* GPTA Service Request Control Register 24 */
#define GPTA0_SRC23	(*( GPTA0_SRC_type *) 0xF0001FA0u)	/* GPTA Service Request Control Register 23 */
#define GPTA0_SRC22	(*( GPTA0_SRC_type *) 0xF0001FA4u)	/* GPTA Service Request Control Register 22 */
#define GPTA0_SRC21	(*( GPTA0_SRC_type *) 0xF0001FA8u)	/* GPTA Service Request Control Register 21 */
#define GPTA0_SRC20	(*( GPTA0_SRC_type *) 0xF0001FACu)	/* GPTA Service Request Control Register 20 */
#define GPTA0_SRC19	(*( GPTA0_SRC_type *) 0xF0001FB0u)	/* GPTA Service Request Control Register 19 */
#define GPTA0_SRC18	(*( GPTA0_SRC_type *) 0xF0001FB4u)	/* GPTA Service Request Control Register 18 */
#define GPTA0_SRC17	(*( GPTA0_SRC_type *) 0xF0001FB8u)	/* GPTA Service Request Control Register 17 */
#define GPTA0_SRC16	(*( GPTA0_SRC_type *) 0xF0001FBCu)	/* GPTA Service Request Control Register 16 */
#define GPTA0_SRC15	(*( GPTA0_SRC_type *) 0xF0001FC0u)	/* GPTA Service Request Control Register 15 */
#define GPTA0_SRC14	(*( GPTA0_SRC_type *) 0xF0001FC4u)	/* GPTA Service Request Control Register 14 */
#define GPTA0_SRC13	(*( GPTA0_SRC_type *) 0xF0001FC8u)	/* GPTA Service Request Control Register 13 */
#define GPTA0_SRC12	(*( GPTA0_SRC_type *) 0xF0001FCCu)	/* GPTA Service Request Control Register 12 */
#define GPTA0_SRC11	(*( GPTA0_SRC_type *) 0xF0001FD0u)	/* GPTA Service Request Control Register 11 */
#define GPTA0_SRC10	(*( GPTA0_SRC_type *) 0xF0001FD4u)	/* GPTA Service Request Control Register 10 */
#define GPTA0_SRC09	(*( GPTA0_SRC_type *) 0xF0001FD8u)	/* GPTA Service Request Control Register 09 */
#define GPTA0_SRC08	(*( GPTA0_SRC_type *) 0xF0001FDCu)	/* GPTA Service Request Control Register 08 */
#define GPTA0_SRC07	(*( GPTA0_SRC_type *) 0xF0001FE0u)	/* GPTA Service Request Control Register 07 */
#define GPTA0_SRC06	(*( GPTA0_SRC_type *) 0xF0001FE4u)	/* GPTA Service Request Control Register 06 */
#define GPTA0_SRC05	(*( GPTA0_SRC_type *) 0xF0001FE8u)	/* GPTA Service Request Control Register 05 */
#define GPTA0_SRC04	(*( GPTA0_SRC_type *) 0xF0001FECu)	/* GPTA Service Request Control Register 04 */
#define GPTA0_SRC03	(*( GPTA0_SRC_type *) 0xF0001FF0u)	/* GPTA Service Request Control Register 03 */
#define GPTA0_SRC02	(*( GPTA0_SRC_type *) 0xF0001FF4u)	/* GPTA Service Request Control Register 02 */
#define GPTA0_SRC01	(*( GPTA0_SRC_type *) 0xF0001FF8u)	/* GPTA Service Request Control Register 01 */
#define GPTA0_SRC00	(*( GPTA0_SRC_type *) 0xF0001FFCu)	/* GPTA Service Request Control Register 00 */


/* GPTA1 */
typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MOD_REV        : 8;
		/* const */ unsigned int MOD_TYPE       : 8;
		/* const */ unsigned int MOD_NUMBER     : 16;
	} B;
	int I;
	unsigned int U;

} GPTA1_ID_type;
#define GPTA1_ID	(*( GPTA1_ID_type *) 0xF0002008u)	/* GPTA Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DCM00R         : 1;
		unsigned int DCM00F         : 1;
		unsigned int DCM00C         : 1;
		unsigned int DCM01R         : 1;
		unsigned int DCM01F         : 1;
		unsigned int DCM01C         : 1;
		unsigned int DCM02R         : 1;
		unsigned int DCM02F         : 1;
		unsigned int DCM02C         : 1;
		unsigned int DCM03R         : 1;
		unsigned int DCM03F         : 1;
		unsigned int DCM03C         : 1;
		unsigned int PLL            : 1;
		unsigned int GT00           : 1;
		unsigned int GT01           : 1;
		unsigned int                : 17;
	} B;
	int I;
	unsigned int U;

} GPTA1_SRSC0_type;
#define GPTA1_SRSC0	(*( GPTA1_SRSC0_type *) 0xF0002010u)	/* GPTA Service Request Clear Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int DCM00R         : 1;
		unsigned int DCM00F         : 1;
		unsigned int DCM00C         : 1;
		unsigned int DCM01R         : 1;
		unsigned int DCM01F         : 1;
		unsigned int DCM01C         : 1;
		unsigned int DCM02R         : 1;
		unsigned int DCM02F         : 1;
		unsigned int DCM02C         : 1;
		unsigned int DCM03R         : 1;
		unsigned int DCM03F         : 1;
		unsigned int DCM03C         : 1;
		unsigned int PLL            : 1;
		unsigned int GT00           : 1;
		unsigned int GT01           : 1;
		unsigned int                : 17;
	} B;
	int I;
	unsigned int U;

} GPTA1_SRSS0_type;
#define GPTA1_SRSS0	(*( GPTA1_SRSS0_type *) 0xF0002014u)	/* GPTA Service Request Set Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int GTC00          : 1;
		unsigned int GTC01          : 1;
		unsigned int GTC02          : 1;
		unsigned int GTC03          : 1;
		unsigned int GTC04          : 1;
		unsigned int GTC05          : 1;
		unsigned int GTC06          : 1;
		unsigned int GTC07          : 1;
		unsigned int GTC08          : 1;
		unsigned int GTC09          : 1;
		unsigned int GTC10          : 1;
		unsigned int GTC11          : 1;
		unsigned int GTC12          : 1;
		unsigned int GTC13          : 1;
		unsigned int GTC14          : 1;
		unsigned int GTC15          : 1;
		unsigned int GTC16          : 1;
		unsigned int GTC17          : 1;
		unsigned int GTC18          : 1;
		unsigned int GTC19          : 1;
		unsigned int GTC20          : 1;
		unsigned int GTC21          : 1;
		unsigned int GTC22          : 1;
		unsigned int GTC23          : 1;
		unsigned int GTC24          : 1;
		unsigned int GTC25          : 1;
		unsigned int GTC26          : 1;
		unsigned int GTC27          : 1;
		unsigned int GTC28          : 1;
		unsigned int GTC29          : 1;
		unsigned int GTC30          : 1;
		unsigned int GTC31          : 1;
	} B;
	int I;
	unsigned int U;

} GPTA1_SRSC1_type;
#define GPTA1_SRSC1	(*( GPTA1_SRSC1_type *) 0xF0002018u)	/* GPTA Service Request Clear Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int GTC00          : 1;
		unsigned int GTC01          : 1;
		unsigned int GTC02          : 1;
		unsigned int GTC03          : 1;
		unsigned int GTC04          : 1;
		unsigned int GTC05          : 1;
		unsigned int GTC06          : 1;
		unsigned int GTC07          : 1;
		unsigned int GTC08          : 1;
		unsigned int GTC09          : 1;
		unsigned int GTC10          : 1;
		unsigned int GTC11          : 1;
		unsigned int GTC12          : 1;
		unsigned int GTC13          : 1;
		unsigned int GTC14          : 1;
		unsigned int GTC15          : 1;
		unsigned int GTC16          : 1;
		unsigned int GTC17          : 1;
		unsigned int GTC18          : 1;
		unsigned int GTC19          : 1;
		unsigned int GTC20          : 1;
		unsigned int GTC21          : 1;
		unsigned int GTC22          : 1;
		unsigned int GTC23          : 1;
		unsigned int GTC24          : 1;
		unsigned int GTC25          : 1;
		unsigned int GTC26          : 1;
		unsigned int GTC27          : 1;
		unsigned int GTC28          : 1;
		unsigned int GTC29          : 1;
		unsigned int GTC30          : 1;
		unsigned int GTC31          : 1;
	} B;
	int I;
	unsigned int U;

} GPTA1_SRSS1_type;
#define GPTA1_SRSS1	(*( GPTA1_SRSS1_type *) 0xF000201Cu)	/* GPTA Service Request Set Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int LTC00          : 1;
		unsigned int LTC01          : 1;
		unsigned int LTC02          : 1;
		unsigned int LTC03          : 1;
		unsigned int LTC04          : 1;
		unsigned int LTC05          : 1;
		unsigned int LTC06          : 1;
		unsigned int LTC07          : 1;
		unsigned int LTC08          : 1;
		unsigned int LTC09          : 1;
		unsigned int LTC10          : 1;
		unsigned int LTC11          : 1;
		unsigned int LTC12          : 1;
		unsigned int LTC13          : 1;
		unsigned int LTC14          : 1;
		unsigned int LTC15          : 1;
		unsigned int LTC16          : 1;
		unsigned int LTC17          : 1;
		unsigned int LTC18          : 1;
		unsigned int LTC19          : 1;
		unsigned int LTC20          : 1;
		unsigned int LTC21          : 1;
		unsigned int LTC22          : 1;
		unsigned int LTC23          : 1;
		unsigned int LTC24          : 1;
		unsigned int LTC25          : 1;
		unsigned int LTC26          : 1;
		unsigned int LTC27          : 1;
		unsigned int LTC28          : 1;
		unsigned int LTC29          : 1;
		unsigned int LTC30          : 1;
		unsigned int LTC31          : 1;
	} B;
	int I;
	unsigned int U;

} GPTA1_SRSC2_type;
#define GPTA1_SRSC2	(*( GPTA1_SRSC2_type *) 0xF0002020u)	/* GPTA Service Request Clear Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int LTC00          : 1;
		unsigned int LTC01          : 1;
		unsigned int LTC02          : 1;
		unsigned int LTC03          : 1;
		unsigned int LTC04          : 1;
		unsigned int LTC05          : 1;
		unsigned int LTC06          : 1;
		unsigned int LTC07          : 1;
		unsigned int LTC08          : 1;
		unsigned int LTC09          : 1;
		unsigned int LTC10          : 1;
		unsigned int LTC11          : 1;
		unsigned int LTC12          : 1;
		unsigned int LTC13          : 1;
		unsigned int LTC14          : 1;
		unsigned int LTC15          : 1;
		unsigned int LTC16          : 1;
		unsigned int LTC17          : 1;
		unsigned int LTC18          : 1;
		unsigned int LTC19          : 1;
		unsigned int LTC20          : 1;
		unsigned int LTC21          : 1;
		unsigned int LTC22          : 1;
		unsigned int LTC23          : 1;
		unsigned int LTC24          : 1;
		unsigned int LTC25          : 1;
		unsigned int LTC26          : 1;
		unsigned int LTC27          : 1;
		unsigned int LTC28          : 1;
		unsigned int LTC29          : 1;
		unsigned int LTC30          : 1;
		unsigned int LTC31          : 1;
	} B;
	int I;
	unsigned int U;

} GPTA1_SRSS2_type;
#define GPTA1_SRSS2	(*( GPTA1_SRSS2_type *) 0xF0002024u)	/* GPTA Service Request Set Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int LTC32          : 1;
		unsigned int LTC33          : 1;
		unsigned int LTC34          : 1;
		unsigned int LTC35          : 1;
		unsigned int LTC36          : 1;
		unsigned int LTC37          : 1;
		unsigned int LTC38          : 1;
		unsigned int LTC39          : 1;
		unsigned int LTC40          : 1;
		unsigned int LTC41          : 1;
		unsigned int LTC42          : 1;
		unsigned int LTC43          : 1;
		unsigned int LTC44          : 1;
		unsigned int LTC45          : 1;
		unsigned int LTC46          : 1;
		unsigned int LTC47          : 1;
		unsigned int LTC48          : 1;
		unsigned int LTC49          : 1;
		unsigned int LTC50          : 1;
		unsigned int LTC51          : 1;
		unsigned int LTC52          : 1;
		unsigned int LTC53          : 1;
		unsigned int LTC54          : 1;
		unsigned int LTC55          : 1;
		unsigned int LTC56          : 1;
		unsigned int LTC57          : 1;
		unsigned int LTC58          : 1;
		unsigned int LTC59          : 1;
		unsigned int LTC60          : 1;
		unsigned int LTC61          : 1;
		unsigned int LTC62          : 1;
		unsigned int LTC63          : 1;
	} B;
	int I;
	unsigned int U;

} GPTA1_SRSC3_type;
#define GPTA1_SRSC3	(*( GPTA1_SRSC3_type *) 0xF0002028u)	/* GPTA Service Request Clear Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int LTC32          : 1;
		unsigned int LTC33          : 1;
		unsigned int LTC34          : 1;
		unsigned int LTC35          : 1;
		unsigned int LTC36          : 1;
		unsigned int LTC37          : 1;
		unsigned int LTC38          : 1;
		unsigned int LTC39          : 1;
		unsigned int LTC40          : 1;
		unsigned int LTC41          : 1;
		unsigned int LTC42          : 1;
		unsigned int LTC43          : 1;
		unsigned int LTC44          : 1;
		unsigned int LTC45          : 1;
		unsigned int LTC46          : 1;
		unsigned int LTC47          : 1;
		unsigned int LTC48          : 1;
		unsigned int LTC49          : 1;
		unsigned int LTC50          : 1;
		unsigned int LTC51          : 1;
		unsigned int LTC52          : 1;
		unsigned int LTC53          : 1;
		unsigned int LTC54          : 1;
		unsigned int LTC55          : 1;
		unsigned int LTC56          : 1;
		unsigned int LTC57          : 1;
		unsigned int LTC58          : 1;
		unsigned int LTC59          : 1;
		unsigned int LTC60          : 1;
		unsigned int LTC61          : 1;
		unsigned int LTC62          : 1;
		unsigned int LTC63          : 1;
	} B;
	int I;
	unsigned int U;

} GPTA1_SRSS3_type;
#define GPTA1_SRSS3	(*( GPTA1_SRSS3_type *) 0xF000202Cu)	/* GPTA Service Request Set Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int GTC01R         : 1;
		unsigned int GTC03R         : 1;
		unsigned int GTC05R         : 1;
		unsigned int GTC07R         : 1;
		unsigned int GTC09R         : 1;
		unsigned int GTC11R         : 1;
		unsigned int GTC13R         : 1;
		unsigned int GTC15R         : 1;
		unsigned int GTC17R         : 1;
		unsigned int GTC19R         : 1;
		unsigned int GTC21R         : 1;
		unsigned int GTC23R         : 1;
		unsigned int GTC25R         : 1;
		unsigned int GTC27R         : 1;
		unsigned int GTC29R         : 1;
		unsigned int GTC31R         : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA1_SRNR_type;
#define GPTA1_SRNR	(*( GPTA1_SRNR_type *) 0xF0002030u)	/* Service Request Node Redirection Register */

typedef volatile union
{
	struct
	{ 
		unsigned int MAEN           : 1;
		unsigned int WCRES          : 1;
		/* const */ unsigned int FIFOFULL       : 1;
		/* const */ unsigned int                : 5;
		/* const */ unsigned int FIFOFILLCNT    : 6;
		/* const */ unsigned int                : 18;
	} B;
	int I;
	unsigned int U;

} GPTA1_MRACTL_type;
#define GPTA1_MRACTL	(*( GPTA1_MRACTL_type *) 0xF0002038u)	/* GPTA Multiplexer Register Array Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 DATAIN         : 32;
	} B;
	int I;
	unsigned int U;

} GPTA1_MRADIN_type;
#define GPTA1_MRADIN	(*( GPTA1_MRADIN_type *) 0xF000203Cu)	/* GPTA Multiplexer Register Array Data In Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 DATAOUT        : 32;
	} B;
	int I;
	unsigned int U;

} GPTA1_MRADOUT_type;
#define GPTA1_MRADOUT	(*( GPTA1_MRADOUT_type *) 0xF0002040u)	/* GPTA Multiplexer Register Array Data Out Register */

typedef volatile union
{
	struct
	{ 
		unsigned int REG0           : 1;
		unsigned int REG1           : 1;
		unsigned int REG2           : 1;
		unsigned int REG3           : 1;
		unsigned int REG4           : 1;
		unsigned int REG5           : 1;
		unsigned int                : 2;
		unsigned int FEG0           : 1;
		unsigned int FEG1           : 1;
		unsigned int FEG2           : 1;
		unsigned int FEG3           : 1;
		unsigned int FEG4           : 1;
		unsigned int FEG5           : 1;
		unsigned int                : 18;
	} B;
	int I;
	unsigned int U;

} GPTA1_FPCSTAT_type;
#define GPTA1_FPCSTAT	(*( GPTA1_FPCSTAT_type *) 0xF0002044u)	/* GPTA Filter and Prescaler Cell Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CMP            : 16;
		unsigned int MOD            : 3;
		unsigned int IPS            : 3;
		unsigned int CLK            : 2;
		unsigned int RTG            : 1;
		unsigned int                : 7;
	} B;
	int I;
	unsigned int U;

} GPTA1_FPCCTR0_type;
#define GPTA1_FPCCTR0	(*( GPTA1_FPCCTR0_type *) 0xF0002048u)	/* GPTA Filter and Prescaler Cell Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int TIM            : 16;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA1_FPCTIM0_type;
#define GPTA1_FPCTIM0	(*( GPTA1_FPCTIM0_type *) 0xF000204Cu)	/* GPTA Filter and Prescaler Cell Timer Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int CMP            : 16;
		unsigned int MOD            : 3;
		unsigned int IPS            : 3;
		unsigned int CLK            : 2;
		unsigned int RTG            : 1;
		unsigned int                : 7;
	} B;
	int I;
	unsigned int U;

} GPTA1_FPCCTR1_type;
#define GPTA1_FPCCTR1	(*( GPTA1_FPCCTR1_type *) 0xF0002050u)	/* GPTA Filter and Prescaler Cell Control Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int TIM            : 16;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA1_FPCTIM1_type;
#define GPTA1_FPCTIM1	(*( GPTA1_FPCTIM1_type *) 0xF0002054u)	/* GPTA Filter and Prescaler Cell Timer Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int CMP            : 16;
		unsigned int MOD            : 3;
		unsigned int IPS            : 3;
		unsigned int CLK            : 2;
		unsigned int RTG            : 1;
		unsigned int                : 7;
	} B;
	int I;
	unsigned int U;

} GPTA1_FPCCTR2_type;
#define GPTA1_FPCCTR2	(*( GPTA1_FPCCTR2_type *) 0xF0002058u)	/* GPTA Filter and Prescaler Cell Control Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int TIM            : 16;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA1_FPCTIM2_type;
#define GPTA1_FPCTIM2	(*( GPTA1_FPCTIM2_type *) 0xF000205Cu)	/* GPTA Filter and Prescaler Cell Timer Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int CMP            : 16;
		unsigned int MOD            : 3;
		unsigned int IPS            : 3;
		unsigned int CLK            : 2;
		unsigned int RTG            : 1;
		unsigned int                : 7;
	} B;
	int I;
	unsigned int U;

} GPTA1_FPCCTR3_type;
#define GPTA1_FPCCTR3	(*( GPTA1_FPCCTR3_type *) 0xF0002060u)	/* GPTA Filter and Prescaler Cell Control Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int TIM            : 16;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA1_FPCTIM3_type;
#define GPTA1_FPCTIM3	(*( GPTA1_FPCTIM3_type *) 0xF0002064u)	/* GPTA Filter and Prescaler Cell Timer Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int CMP            : 16;
		unsigned int MOD            : 3;
		unsigned int IPS            : 3;
		unsigned int CLK            : 2;
		unsigned int RTG            : 1;
		unsigned int                : 7;
	} B;
	int I;
	unsigned int U;

} GPTA1_FPCCTR4_type;
#define GPTA1_FPCCTR4	(*( GPTA1_FPCCTR4_type *) 0xF0002068u)	/* GPTA Filter and Prescaler Cell Control Register 4 */

typedef volatile union
{
	struct
	{ 
		unsigned int TIM            : 16;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA1_FPCTIM4_type;
#define GPTA1_FPCTIM4	(*( GPTA1_FPCTIM4_type *) 0xF000206Cu)	/* GPTA Filter and Prescaler Cell Timer Register 4 */

typedef volatile union
{
	struct
	{ 
		unsigned int CMP            : 16;
		unsigned int MOD            : 3;
		unsigned int IPS            : 3;
		unsigned int CLK            : 2;
		unsigned int RTG            : 1;
		unsigned int                : 7;
	} B;
	int I;
	unsigned int U;

} GPTA1_FPCCTR5_type;
#define GPTA1_FPCCTR5	(*( GPTA1_FPCCTR5_type *) 0xF0002070u)	/* GPTA Filter and Prescaler Cell Control Register 5 */

typedef volatile union
{
	struct
	{ 
		unsigned int TIM            : 16;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA1_FPCTIM5_type;
#define GPTA1_FPCTIM5	(*( GPTA1_FPCTIM5_type *) 0xF0002074u)	/* GPTA Filter and Prescaler Cell Timer Register 5 */

typedef volatile union
{
	struct
	{ 
		unsigned int MUX0           : 1;
		unsigned int TSE0           : 1;
		unsigned int ERR0           : 1;
		unsigned int                : 1;
		unsigned int MUX1           : 1;
		unsigned int TSE1           : 1;
		unsigned int ERR1           : 1;
		unsigned int                : 25;
	} B;
	int I;
	unsigned int U;

} GPTA1_PDLCTR_type;
#define GPTA1_PDLCTR	(*( GPTA1_PDLCTR_type *) 0xF0002078u)	/* GPTA Phase Discrimination Logic Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RCA            : 1;
		unsigned int OCA            : 1;
		unsigned int RZE            : 1;
		unsigned int FZE            : 1;
		unsigned int RCK            : 1;
		unsigned int FCK            : 1;
		unsigned int QCK            : 1;
		unsigned int RRE            : 1;
		unsigned int FRE            : 1;
		unsigned int CRE            : 1;
		unsigned int                : 22;
	} B;
	int I;
	unsigned int U;

} GPTA1_DCMCTR0_type;
#define GPTA1_DCMCTR0	(*( GPTA1_DCMCTR0_type *) 0xF0002080u)	/* GPTA Duty Cycle Measurement Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int TIM            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA1_DCMTIM0_type;
#define GPTA1_DCMTIM0	(*( GPTA1_DCMTIM0_type *) 0xF0002084u)	/* GPTA Duty Cycle Measurement Timer Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int CAV            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA1_DCMCAV0_type;
#define GPTA1_DCMCAV0	(*( GPTA1_DCMCAV0_type *) 0xF0002088u)	/* GPTA Duty Cycle Measurement Capture Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int COV            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA1_DCMCOV0_type;
#define GPTA1_DCMCOV0	(*( GPTA1_DCMCOV0_type *) 0xF000208Cu)	/* GPTA Duty Cycle Measurement Capture/Compare Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int RCA            : 1;
		unsigned int OCA            : 1;
		unsigned int RZE            : 1;
		unsigned int FZE            : 1;
		unsigned int RCK            : 1;
		unsigned int FCK            : 1;
		unsigned int QCK            : 1;
		unsigned int RRE            : 1;
		unsigned int FRE            : 1;
		unsigned int CRE            : 1;
		unsigned int                : 22;
	} B;
	int I;
	unsigned int U;

} GPTA1_DCMCTR1_type;
#define GPTA1_DCMCTR1	(*( GPTA1_DCMCTR1_type *) 0xF0002090u)	/* GPTA Duty Cycle Measurement Control Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int TIM            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA1_DCMTIM1_type;
#define GPTA1_DCMTIM1	(*( GPTA1_DCMTIM1_type *) 0xF0002094u)	/* GPTA Duty Cycle Measurement Timer Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int CAV            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA1_DCMCAV1_type;
#define GPTA1_DCMCAV1	(*( GPTA1_DCMCAV1_type *) 0xF0002098u)	/* GPTA Duty Cycle Measurement Capture Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int COV            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA1_DCMCOV1_type;
#define GPTA1_DCMCOV1	(*( GPTA1_DCMCOV1_type *) 0xF000209Cu)	/* GPTA Duty Cycle Measurement Capture/Compare Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int RCA            : 1;
		unsigned int OCA            : 1;
		unsigned int RZE            : 1;
		unsigned int FZE            : 1;
		unsigned int RCK            : 1;
		unsigned int FCK            : 1;
		unsigned int QCK            : 1;
		unsigned int RRE            : 1;
		unsigned int FRE            : 1;
		unsigned int CRE            : 1;
		unsigned int                : 22;
	} B;
	int I;
	unsigned int U;

} GPTA1_DCMCTR2_type;
#define GPTA1_DCMCTR2	(*( GPTA1_DCMCTR2_type *) 0xF00020A0u)	/* GPTA Duty Cycle Measurement Control Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int TIM            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA1_DCMTIM2_type;
#define GPTA1_DCMTIM2	(*( GPTA1_DCMTIM2_type *) 0xF00020A4u)	/* GPTA Duty Cycle Measurement Timer Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int CAV            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA1_DCMCAV2_type;
#define GPTA1_DCMCAV2	(*( GPTA1_DCMCAV2_type *) 0xF00020A8u)	/* GPTA Duty Cycle Measurement Capture Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int COV            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA1_DCMCOV2_type;
#define GPTA1_DCMCOV2	(*( GPTA1_DCMCOV2_type *) 0xF00020ACu)	/* GPTA Duty Cycle Measurement Capture/Compare Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int RCA            : 1;
		unsigned int OCA            : 1;
		unsigned int RZE            : 1;
		unsigned int FZE            : 1;
		unsigned int RCK            : 1;
		unsigned int FCK            : 1;
		unsigned int QCK            : 1;
		unsigned int RRE            : 1;
		unsigned int FRE            : 1;
		unsigned int CRE            : 1;
		unsigned int                : 22;
	} B;
	int I;
	unsigned int U;

} GPTA1_DCMCTR3_type;
#define GPTA1_DCMCTR3	(*( GPTA1_DCMCTR3_type *) 0xF00020B0u)	/* GPTA Duty Cycle Measurement Control Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int TIM            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA1_DCMTIM3_type;
#define GPTA1_DCMTIM3	(*( GPTA1_DCMTIM3_type *) 0xF00020B4u)	/* GPTA Duty Cycle Measurement Timer Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int CAV            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA1_DCMCAV3_type;
#define GPTA1_DCMCAV3	(*( GPTA1_DCMCAV3_type *) 0xF00020B8u)	/* GPTA Duty Cycle Measurement Capture Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int COV            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA1_DCMCOV3_type;
#define GPTA1_DCMCOV3	(*( GPTA1_DCMCOV3_type *) 0xF00020BCu)	/* GPTA Duty Cycle Measurement Capture/Compare Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int MUX            : 2;
		unsigned int AEN            : 1;
		unsigned int PEN            : 1;
		unsigned int REN            : 1;
		unsigned int                : 27;
	} B;
	int I;
	unsigned int U;

} GPTA1_PLLCTR_type;
#define GPTA1_PLLCTR	(*( GPTA1_PLLCTR_type *) 0xF00020C0u)	/* GPTA Phase Locked Loop Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int MTI            : 16;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA1_PLLMTI_type;
#define GPTA1_PLLMTI	(*( GPTA1_PLLMTI_type *) 0xF00020C4u)	/* GPTA Phase Locked Loop Micro Tick Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CNT            : 16;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA1_PLLCNT_type;
#define GPTA1_PLLCNT	(*( GPTA1_PLLCNT_type *) 0xF00020C8u)	/* GPTA Phase Locked Loop Counter Register */

typedef volatile union
{
	struct
	{ 
		unsigned int STP            : 16;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA1_PLLSTP_type;
#define GPTA1_PLLSTP	(*( GPTA1_PLLSTP_type *) 0xF00020CCu)	/* GPTA Phase Locked Loop Step Register */

typedef volatile union
{
	struct
	{ 
		unsigned int REV            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA1_PLLREV_type;
#define GPTA1_PLLREV	(*( GPTA1_PLLREV_type *) 0xF00020D0u)	/* GPTA Phase Locked Loop Reload Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DTR            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA1_PLLDTR_type;
#define GPTA1_PLLDTR	(*( GPTA1_PLLDTR_type *) 0xF00020D4u)	/* GPTA Phase Locked Loop Delta Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DFA02          : 4;
		unsigned int DFA04          : 4;
		unsigned int DFA06          : 4;
		unsigned int DFA07          : 4;
		unsigned int DFA03          : 2;
		/* const */ unsigned int DFALTC         : 3;
		/* const */ unsigned int                : 11;
	} B;
	int I;
	unsigned int U;

} GPTA1_CKBCTR_type;
#define GPTA1_CKBCTR	(*( GPTA1_CKBCTR_type *) 0xF00020D8u)	/* GPTA Clock Bus Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SCO            : 4;
		unsigned int MUX            : 3;
		unsigned int REN            : 1;
		unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} GPTA1_GTCTR0_type;
#define GPTA1_GTCTR0	(*( GPTA1_GTCTR0_type *) 0xF00020E0u)	/* GPTA Global Timer Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int REV            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA1_GTREV0_type;
#define GPTA1_GTREV0	(*( GPTA1_GTREV0_type *) 0xF00020E4u)	/* GPTA Global Timer Reload Value Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int TIM            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA1_GTTIM0_type;
#define GPTA1_GTTIM0	(*( GPTA1_GTTIM0_type *) 0xF00020E8u)	/* GPTA Global Timer Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int SCO            : 4;
		unsigned int MUX            : 3;
		unsigned int REN            : 1;
		unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} GPTA1_GTCTR1_type;
#define GPTA1_GTCTR1	(*( GPTA1_GTCTR1_type *) 0xF00020F0u)	/* GPTA Global Timer Control Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int REV            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA1_GTREV1_type;
#define GPTA1_GTREV1	(*( GPTA1_GTREV1_type *) 0xF00020F4u)	/* GPTA Global Timer Reload Value Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int TIM            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA1_GTTIM1_type;
#define GPTA1_GTTIM1	(*( GPTA1_GTTIM1_type *) 0xF00020F8u)	/* GPTA Global Timer Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int MOD            : 2;
		unsigned int OSM            : 1;
		unsigned int REN            : 1;
		unsigned int RED            : 1;
		unsigned int FED            : 1;
		unsigned int NE             : 1;
		unsigned int BYP            : 1;
		unsigned int EOA            : 1;
		unsigned int                : 1;
		/* const */ unsigned int CEN            : 1;
		unsigned int OCM            : 3;
		unsigned int OIA            : 1;
		/* const */ unsigned int OUT            : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA1_GTCCTR_type;
#define GPTA1_GTCCTR00	(*( GPTA1_GTCCTR_type *) 0xF0002100u)	/* GPTA Global Timer Cell Control Register 00 */
#define GPTA1_GTCCTR01	(*( GPTA1_GTCCTR_type *) 0xF0002108u)	/* GPTA Global Timer Cell Control Register 01 */
#define GPTA1_GTCCTR02	(*( GPTA1_GTCCTR_type *) 0xF0002110u)	/* GPTA Global Timer Cell Control Register 02 */
#define GPTA1_GTCCTR03	(*( GPTA1_GTCCTR_type *) 0xF0002118u)	/* GPTA Global Timer Cell Control Register 03 */
#define GPTA1_GTCCTR04	(*( GPTA1_GTCCTR_type *) 0xF0002120u)	/* GPTA Global Timer Cell Control Register 04 */
#define GPTA1_GTCCTR05	(*( GPTA1_GTCCTR_type *) 0xF0002128u)	/* GPTA Global Timer Cell Control Register 05 */
#define GPTA1_GTCCTR06	(*( GPTA1_GTCCTR_type *) 0xF0002130u)	/* GPTA Global Timer Cell Control Register 06 */
#define GPTA1_GTCCTR07	(*( GPTA1_GTCCTR_type *) 0xF0002138u)	/* GPTA Global Timer Cell Control Register 07 */
#define GPTA1_GTCCTR08	(*( GPTA1_GTCCTR_type *) 0xF0002140u)	/* GPTA Global Timer Cell Control Register 08 */
#define GPTA1_GTCCTR09	(*( GPTA1_GTCCTR_type *) 0xF0002148u)	/* GPTA Global Timer Cell Control Register 09 */
#define GPTA1_GTCCTR10	(*( GPTA1_GTCCTR_type *) 0xF0002150u)	/* GPTA Global Timer Cell Control Register 10 */
#define GPTA1_GTCCTR11	(*( GPTA1_GTCCTR_type *) 0xF0002158u)	/* GPTA Global Timer Cell Control Register 11 */
#define GPTA1_GTCCTR12	(*( GPTA1_GTCCTR_type *) 0xF0002160u)	/* GPTA Global Timer Cell Control Register 12 */
#define GPTA1_GTCCTR13	(*( GPTA1_GTCCTR_type *) 0xF0002168u)	/* GPTA Global Timer Cell Control Register 13 */
#define GPTA1_GTCCTR14	(*( GPTA1_GTCCTR_type *) 0xF0002170u)	/* GPTA Global Timer Cell Control Register 14 */
#define GPTA1_GTCCTR15	(*( GPTA1_GTCCTR_type *) 0xF0002178u)	/* GPTA Global Timer Cell Control Register 15 */
#define GPTA1_GTCCTR16	(*( GPTA1_GTCCTR_type *) 0xF0002180u)	/* GPTA Global Timer Cell Control Register 16 */
#define GPTA1_GTCCTR17	(*( GPTA1_GTCCTR_type *) 0xF0002188u)	/* GPTA Global Timer Cell Control Register 17 */
#define GPTA1_GTCCTR18	(*( GPTA1_GTCCTR_type *) 0xF0002190u)	/* GPTA Global Timer Cell Control Register 18 */
#define GPTA1_GTCCTR19	(*( GPTA1_GTCCTR_type *) 0xF0002198u)	/* GPTA Global Timer Cell Control Register 19 */
#define GPTA1_GTCCTR20	(*( GPTA1_GTCCTR_type *) 0xF00021A0u)	/* GPTA Global Timer Cell Control Register 20 */
#define GPTA1_GTCCTR21	(*( GPTA1_GTCCTR_type *) 0xF00021A8u)	/* GPTA Global Timer Cell Control Register 21 */
#define GPTA1_GTCCTR22	(*( GPTA1_GTCCTR_type *) 0xF00021B0u)	/* GPTA Global Timer Cell Control Register 22 */
#define GPTA1_GTCCTR23	(*( GPTA1_GTCCTR_type *) 0xF00021B8u)	/* GPTA Global Timer Cell Control Register 23 */
#define GPTA1_GTCCTR24	(*( GPTA1_GTCCTR_type *) 0xF00021C0u)	/* GPTA Global Timer Cell Control Register 24 */
#define GPTA1_GTCCTR25	(*( GPTA1_GTCCTR_type *) 0xF00021C8u)	/* GPTA Global Timer Cell Control Register 25 */
#define GPTA1_GTCCTR26	(*( GPTA1_GTCCTR_type *) 0xF00021D0u)	/* GPTA Global Timer Cell Control Register 26 */
#define GPTA1_GTCCTR27	(*( GPTA1_GTCCTR_type *) 0xF00021D8u)	/* GPTA Global Timer Cell Control Register 27 */
#define GPTA1_GTCCTR28	(*( GPTA1_GTCCTR_type *) 0xF00021E0u)	/* GPTA Global Timer Cell Control Register 28 */
#define GPTA1_GTCCTR29	(*( GPTA1_GTCCTR_type *) 0xF00021E8u)	/* GPTA Global Timer Cell Control Register 29 */
#define GPTA1_GTCCTR30	(*( GPTA1_GTCCTR_type *) 0xF00021F0u)	/* GPTA Global Timer Cell Control Register 30 */
#define GPTA1_GTCCTR31	(*( GPTA1_GTCCTR_type *) 0xF00021F8u)	/* GPTA Global Timer Cell Control Register 31 */

typedef volatile union
{
	struct
	{ 
		unsigned int X              : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA1_GTCXR_type;
#define GPTA1_GTCXR00	(*( GPTA1_GTCXR_type *) 0xF0002104u)	/* GPTA Global Timer Cell X Register 00 */
#define GPTA1_GTCXR01	(*( GPTA1_GTCXR_type *) 0xF000210Cu)	/* GPTA Global Timer Cell X Register 01 */
#define GPTA1_GTCXR02	(*( GPTA1_GTCXR_type *) 0xF0002114u)	/* GPTA Global Timer Cell X Register 02 */
#define GPTA1_GTCXR03	(*( GPTA1_GTCXR_type *) 0xF000211Cu)	/* GPTA Global Timer Cell X Register 03 */
#define GPTA1_GTCXR04	(*( GPTA1_GTCXR_type *) 0xF0002124u)	/* GPTA Global Timer Cell X Register 04 */
#define GPTA1_GTCXR05	(*( GPTA1_GTCXR_type *) 0xF000212Cu)	/* GPTA Global Timer Cell X Register 05 */
#define GPTA1_GTCXR06	(*( GPTA1_GTCXR_type *) 0xF0002134u)	/* GPTA Global Timer Cell X Register 06 */
#define GPTA1_GTCXR07	(*( GPTA1_GTCXR_type *) 0xF000213Cu)	/* GPTA Global Timer Cell X Register 07 */
#define GPTA1_GTCXR08	(*( GPTA1_GTCXR_type *) 0xF0002144u)	/* GPTA Global Timer Cell X Register 08 */
#define GPTA1_GTCXR09	(*( GPTA1_GTCXR_type *) 0xF000214Cu)	/* GPTA Global Timer Cell X Register 09 */
#define GPTA1_GTCXR10	(*( GPTA1_GTCXR_type *) 0xF0002154u)	/* GPTA Global Timer Cell X Register 10 */
#define GPTA1_GTCXR11	(*( GPTA1_GTCXR_type *) 0xF000215Cu)	/* GPTA Global Timer Cell X Register 11 */
#define GPTA1_GTCXR12	(*( GPTA1_GTCXR_type *) 0xF0002164u)	/* GPTA Global Timer Cell X Register 12 */
#define GPTA1_GTCXR13	(*( GPTA1_GTCXR_type *) 0xF000216Cu)	/* GPTA Global Timer Cell X Register 13 */
#define GPTA1_GTCXR14	(*( GPTA1_GTCXR_type *) 0xF0002174u)	/* GPTA Global Timer Cell X Register 14 */
#define GPTA1_GTCXR15	(*( GPTA1_GTCXR_type *) 0xF000217Cu)	/* GPTA Global Timer Cell X Register 15 */
#define GPTA1_GTCXR16	(*( GPTA1_GTCXR_type *) 0xF0002184u)	/* GPTA Global Timer Cell X Register 16 */
#define GPTA1_GTCXR17	(*( GPTA1_GTCXR_type *) 0xF000218Cu)	/* GPTA Global Timer Cell X Register 17 */
#define GPTA1_GTCXR18	(*( GPTA1_GTCXR_type *) 0xF0002194u)	/* GPTA Global Timer Cell X Register 18 */
#define GPTA1_GTCXR19	(*( GPTA1_GTCXR_type *) 0xF000219Cu)	/* GPTA Global Timer Cell X Register 19 */
#define GPTA1_GTCXR20	(*( GPTA1_GTCXR_type *) 0xF00021A4u)	/* GPTA Global Timer Cell X Register 20 */
#define GPTA1_GTCXR21	(*( GPTA1_GTCXR_type *) 0xF00021ACu)	/* GPTA Global Timer Cell X Register 21 */
#define GPTA1_GTCXR22	(*( GPTA1_GTCXR_type *) 0xF00021B4u)	/* GPTA Global Timer Cell X Register 22 */
#define GPTA1_GTCXR23	(*( GPTA1_GTCXR_type *) 0xF00021BCu)	/* GPTA Global Timer Cell X Register 23 */
#define GPTA1_GTCXR24	(*( GPTA1_GTCXR_type *) 0xF00021C4u)	/* GPTA Global Timer Cell X Register 24 */
#define GPTA1_GTCXR25	(*( GPTA1_GTCXR_type *) 0xF00021CCu)	/* GPTA Global Timer Cell X Register 25 */
#define GPTA1_GTCXR26	(*( GPTA1_GTCXR_type *) 0xF00021D4u)	/* GPTA Global Timer Cell X Register 26 */
#define GPTA1_GTCXR27	(*( GPTA1_GTCXR_type *) 0xF00021DCu)	/* GPTA Global Timer Cell X Register 27 */
#define GPTA1_GTCXR28	(*( GPTA1_GTCXR_type *) 0xF00021E4u)	/* GPTA Global Timer Cell X Register 28 */
#define GPTA1_GTCXR29	(*( GPTA1_GTCXR_type *) 0xF00021ECu)	/* GPTA Global Timer Cell X Register 29 */
#define GPTA1_GTCXR30	(*( GPTA1_GTCXR_type *) 0xF00021F4u)	/* GPTA Global Timer Cell X Register 30 */
#define GPTA1_GTCXR31	(*( GPTA1_GTCXR_type *) 0xF00021FCu)	/* GPTA Global Timer Cell X Register 31 */

typedef volatile union
{
	struct
	{ 
		unsigned int MOD            : 2;
		unsigned int OSM            : 1;
		unsigned int REN            : 1;
		unsigned int RED            : 1;
		unsigned int FED            : 1;
		unsigned int SLO            : 1;
		unsigned int NE             : 1;
		unsigned int ILM            : 1;
		unsigned int CUD            : 1;
		/* const */ unsigned int CEN            : 1;
		unsigned int OCM            : 3;
		unsigned int OIA            : 1;
		/* const */ unsigned int OUT            : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA1_LTCCTR_type;
#define GPTA1_LTCCTR00	(*( GPTA1_LTCCTR_type *) 0xF0002200u)	/* GPTA Local Timer Cell Control Register 00 */
#define GPTA1_LTCCTR01	(*( GPTA1_LTCCTR_type *) 0xF0002208u)	/* GPTA Local Timer Cell Control Register 01 */
#define GPTA1_LTCCTR02	(*( GPTA1_LTCCTR_type *) 0xF0002210u)	/* GPTA Local Timer Cell Control Register 02 */
#define GPTA1_LTCCTR03	(*( GPTA1_LTCCTR_type *) 0xF0002218u)	/* GPTA Local Timer Cell Control Register 03 */
#define GPTA1_LTCCTR04	(*( GPTA1_LTCCTR_type *) 0xF0002220u)	/* GPTA Local Timer Cell Control Register 04 */
#define GPTA1_LTCCTR05	(*( GPTA1_LTCCTR_type *) 0xF0002228u)	/* GPTA Local Timer Cell Control Register 05 */
#define GPTA1_LTCCTR06	(*( GPTA1_LTCCTR_type *) 0xF0002230u)	/* GPTA Local Timer Cell Control Register 06 */
#define GPTA1_LTCCTR07	(*( GPTA1_LTCCTR_type *) 0xF0002238u)	/* GPTA Local Timer Cell Control Register 07 */
#define GPTA1_LTCCTR08	(*( GPTA1_LTCCTR_type *) 0xF0002240u)	/* GPTA Local Timer Cell Control Register 08 */
#define GPTA1_LTCCTR09	(*( GPTA1_LTCCTR_type *) 0xF0002248u)	/* GPTA Local Timer Cell Control Register 09 */
#define GPTA1_LTCCTR10	(*( GPTA1_LTCCTR_type *) 0xF0002250u)	/* GPTA Local Timer Cell Control Register 10 */
#define GPTA1_LTCCTR11	(*( GPTA1_LTCCTR_type *) 0xF0002258u)	/* GPTA Local Timer Cell Control Register 11 */
#define GPTA1_LTCCTR12	(*( GPTA1_LTCCTR_type *) 0xF0002260u)	/* GPTA Local Timer Cell Control Register 12 */
#define GPTA1_LTCCTR13	(*( GPTA1_LTCCTR_type *) 0xF0002268u)	/* GPTA Local Timer Cell Control Register 13 */
#define GPTA1_LTCCTR14	(*( GPTA1_LTCCTR_type *) 0xF0002270u)	/* GPTA Local Timer Cell Control Register 14 */
#define GPTA1_LTCCTR15	(*( GPTA1_LTCCTR_type *) 0xF0002278u)	/* GPTA Local Timer Cell Control Register 15 */
#define GPTA1_LTCCTR16	(*( GPTA1_LTCCTR_type *) 0xF0002280u)	/* GPTA Local Timer Cell Control Register 16 */
#define GPTA1_LTCCTR17	(*( GPTA1_LTCCTR_type *) 0xF0002288u)	/* GPTA Local Timer Cell Control Register 17 */
#define GPTA1_LTCCTR18	(*( GPTA1_LTCCTR_type *) 0xF0002290u)	/* GPTA Local Timer Cell Control Register 18 */
#define GPTA1_LTCCTR19	(*( GPTA1_LTCCTR_type *) 0xF0002298u)	/* GPTA Local Timer Cell Control Register 19 */
#define GPTA1_LTCCTR20	(*( GPTA1_LTCCTR_type *) 0xF00022A0u)	/* GPTA Local Timer Cell Control Register 20 */
#define GPTA1_LTCCTR21	(*( GPTA1_LTCCTR_type *) 0xF00022A8u)	/* GPTA Local Timer Cell Control Register 21 */
#define GPTA1_LTCCTR22	(*( GPTA1_LTCCTR_type *) 0xF00022B0u)	/* GPTA Local Timer Cell Control Register 22 */
#define GPTA1_LTCCTR23	(*( GPTA1_LTCCTR_type *) 0xF00022B8u)	/* GPTA Local Timer Cell Control Register 23 */
#define GPTA1_LTCCTR24	(*( GPTA1_LTCCTR_type *) 0xF00022C0u)	/* GPTA Local Timer Cell Control Register 24 */
#define GPTA1_LTCCTR25	(*( GPTA1_LTCCTR_type *) 0xF00022C8u)	/* GPTA Local Timer Cell Control Register 25 */
#define GPTA1_LTCCTR26	(*( GPTA1_LTCCTR_type *) 0xF00022D0u)	/* GPTA Local Timer Cell Control Register 26 */
#define GPTA1_LTCCTR27	(*( GPTA1_LTCCTR_type *) 0xF00022D8u)	/* GPTA Local Timer Cell Control Register 27 */
#define GPTA1_LTCCTR28	(*( GPTA1_LTCCTR_type *) 0xF00022E0u)	/* GPTA Local Timer Cell Control Register 28 */
#define GPTA1_LTCCTR29	(*( GPTA1_LTCCTR_type *) 0xF00022E8u)	/* GPTA Local Timer Cell Control Register 29 */
#define GPTA1_LTCCTR30	(*( GPTA1_LTCCTR_type *) 0xF00022F0u)	/* GPTA Local Timer Cell Control Register 30 */
#define GPTA1_LTCCTR31	(*( GPTA1_LTCCTR_type *) 0xF00022F8u)	/* GPTA Local Timer Cell Control Register 31 */
#define GPTA1_LTCCTR32	(*( GPTA1_LTCCTR_type *) 0xF0002300u)	/* GPTA Local Timer Cell Control Register 32 */
#define GPTA1_LTCCTR33	(*( GPTA1_LTCCTR_type *) 0xF0002308u)	/* GPTA Local Timer Cell Control Register 33 */
#define GPTA1_LTCCTR34	(*( GPTA1_LTCCTR_type *) 0xF0002310u)	/* GPTA Local Timer Cell Control Register 34 */
#define GPTA1_LTCCTR35	(*( GPTA1_LTCCTR_type *) 0xF0002318u)	/* GPTA Local Timer Cell Control Register 35 */
#define GPTA1_LTCCTR36	(*( GPTA1_LTCCTR_type *) 0xF0002320u)	/* GPTA Local Timer Cell Control Register 36 */
#define GPTA1_LTCCTR37	(*( GPTA1_LTCCTR_type *) 0xF0002328u)	/* GPTA Local Timer Cell Control Register 37 */
#define GPTA1_LTCCTR38	(*( GPTA1_LTCCTR_type *) 0xF0002330u)	/* GPTA Local Timer Cell Control Register 38 */
#define GPTA1_LTCCTR39	(*( GPTA1_LTCCTR_type *) 0xF0002338u)	/* GPTA Local Timer Cell Control Register 39 */
#define GPTA1_LTCCTR40	(*( GPTA1_LTCCTR_type *) 0xF0002340u)	/* GPTA Local Timer Cell Control Register 40 */
#define GPTA1_LTCCTR41	(*( GPTA1_LTCCTR_type *) 0xF0002348u)	/* GPTA Local Timer Cell Control Register 41 */
#define GPTA1_LTCCTR42	(*( GPTA1_LTCCTR_type *) 0xF0002350u)	/* GPTA Local Timer Cell Control Register 42 */
#define GPTA1_LTCCTR43	(*( GPTA1_LTCCTR_type *) 0xF0002358u)	/* GPTA Local Timer Cell Control Register 43 */
#define GPTA1_LTCCTR44	(*( GPTA1_LTCCTR_type *) 0xF0002360u)	/* GPTA Local Timer Cell Control Register 44 */
#define GPTA1_LTCCTR45	(*( GPTA1_LTCCTR_type *) 0xF0002368u)	/* GPTA Local Timer Cell Control Register 45 */
#define GPTA1_LTCCTR46	(*( GPTA1_LTCCTR_type *) 0xF0002370u)	/* GPTA Local Timer Cell Control Register 46 */
#define GPTA1_LTCCTR47	(*( GPTA1_LTCCTR_type *) 0xF0002378u)	/* GPTA Local Timer Cell Control Register 47 */
#define GPTA1_LTCCTR48	(*( GPTA1_LTCCTR_type *) 0xF0002380u)	/* GPTA Local Timer Cell Control Register 48 */
#define GPTA1_LTCCTR49	(*( GPTA1_LTCCTR_type *) 0xF0002388u)	/* GPTA Local Timer Cell Control Register 49 */
#define GPTA1_LTCCTR50	(*( GPTA1_LTCCTR_type *) 0xF0002390u)	/* GPTA Local Timer Cell Control Register 50 */
#define GPTA1_LTCCTR51	(*( GPTA1_LTCCTR_type *) 0xF0002398u)	/* GPTA Local Timer Cell Control Register 51 */
#define GPTA1_LTCCTR52	(*( GPTA1_LTCCTR_type *) 0xF00023A0u)	/* GPTA Local Timer Cell Control Register 52 */
#define GPTA1_LTCCTR53	(*( GPTA1_LTCCTR_type *) 0xF00023A8u)	/* GPTA Local Timer Cell Control Register 53 */
#define GPTA1_LTCCTR54	(*( GPTA1_LTCCTR_type *) 0xF00023B0u)	/* GPTA Local Timer Cell Control Register 54 */
#define GPTA1_LTCCTR55	(*( GPTA1_LTCCTR_type *) 0xF00023B8u)	/* GPTA Local Timer Cell Control Register 55 */
#define GPTA1_LTCCTR56	(*( GPTA1_LTCCTR_type *) 0xF00023C0u)	/* GPTA Local Timer Cell Control Register 56 */
#define GPTA1_LTCCTR57	(*( GPTA1_LTCCTR_type *) 0xF00023C8u)	/* GPTA Local Timer Cell Control Register 57 */
#define GPTA1_LTCCTR58	(*( GPTA1_LTCCTR_type *) 0xF00023D0u)	/* GPTA Local Timer Cell Control Register 58 */
#define GPTA1_LTCCTR59	(*( GPTA1_LTCCTR_type *) 0xF00023D8u)	/* GPTA Local Timer Cell Control Register 59 */
#define GPTA1_LTCCTR60	(*( GPTA1_LTCCTR_type *) 0xF00023E0u)	/* GPTA Local Timer Cell Control Register 60 */
#define GPTA1_LTCCTR61	(*( GPTA1_LTCCTR_type *) 0xF00023E8u)	/* GPTA Local Timer Cell Control Register 61 */
#define GPTA1_LTCCTR62	(*( GPTA1_LTCCTR_type *) 0xF00023F0u)	/* GPTA Local Timer Cell Control Register 62 */

typedef volatile union
{
	struct
	{ 
		unsigned int X              : 16;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA1_LTCXR_type;
#define GPTA1_LTCXR00	(*( GPTA1_LTCXR_type *) 0xF0002204u)	/* GPTA Local Timer Cell X Register 00 */
#define GPTA1_LTCXR01	(*( GPTA1_LTCXR_type *) 0xF000220Cu)	/* GPTA Local Timer Cell X Register 01 */
#define GPTA1_LTCXR02	(*( GPTA1_LTCXR_type *) 0xF0002214u)	/* GPTA Local Timer Cell X Register 02 */
#define GPTA1_LTCXR03	(*( GPTA1_LTCXR_type *) 0xF000221Cu)	/* GPTA Local Timer Cell X Register 03 */
#define GPTA1_LTCXR04	(*( GPTA1_LTCXR_type *) 0xF0002224u)	/* GPTA Local Timer Cell X Register 04 */
#define GPTA1_LTCXR05	(*( GPTA1_LTCXR_type *) 0xF000222Cu)	/* GPTA Local Timer Cell X Register 05 */
#define GPTA1_LTCXR06	(*( GPTA1_LTCXR_type *) 0xF0002234u)	/* GPTA Local Timer Cell X Register 06 */
#define GPTA1_LTCXR07	(*( GPTA1_LTCXR_type *) 0xF000223Cu)	/* GPTA Local Timer Cell X Register 07 */
#define GPTA1_LTCXR08	(*( GPTA1_LTCXR_type *) 0xF0002244u)	/* GPTA Local Timer Cell X Register 08 */
#define GPTA1_LTCXR09	(*( GPTA1_LTCXR_type *) 0xF000224Cu)	/* GPTA Local Timer Cell X Register 09 */
#define GPTA1_LTCXR10	(*( GPTA1_LTCXR_type *) 0xF0002254u)	/* GPTA Local Timer Cell X Register 10 */
#define GPTA1_LTCXR11	(*( GPTA1_LTCXR_type *) 0xF000225Cu)	/* GPTA Local Timer Cell X Register 11 */
#define GPTA1_LTCXR12	(*( GPTA1_LTCXR_type *) 0xF0002264u)	/* GPTA Local Timer Cell X Register 12 */
#define GPTA1_LTCXR13	(*( GPTA1_LTCXR_type *) 0xF000226Cu)	/* GPTA Local Timer Cell X Register 13 */
#define GPTA1_LTCXR14	(*( GPTA1_LTCXR_type *) 0xF0002274u)	/* GPTA Local Timer Cell X Register 14 */
#define GPTA1_LTCXR15	(*( GPTA1_LTCXR_type *) 0xF000227Cu)	/* GPTA Local Timer Cell X Register 15 */
#define GPTA1_LTCXR16	(*( GPTA1_LTCXR_type *) 0xF0002284u)	/* GPTA Local Timer Cell X Register 16 */
#define GPTA1_LTCXR17	(*( GPTA1_LTCXR_type *) 0xF000228Cu)	/* GPTA Local Timer Cell X Register 17 */
#define GPTA1_LTCXR18	(*( GPTA1_LTCXR_type *) 0xF0002294u)	/* GPTA Local Timer Cell X Register 18 */
#define GPTA1_LTCXR19	(*( GPTA1_LTCXR_type *) 0xF000229Cu)	/* GPTA Local Timer Cell X Register 19 */
#define GPTA1_LTCXR20	(*( GPTA1_LTCXR_type *) 0xF00022A4u)	/* GPTA Local Timer Cell X Register 20 */
#define GPTA1_LTCXR21	(*( GPTA1_LTCXR_type *) 0xF00022ACu)	/* GPTA Local Timer Cell X Register 21 */
#define GPTA1_LTCXR22	(*( GPTA1_LTCXR_type *) 0xF00022B4u)	/* GPTA Local Timer Cell X Register 22 */
#define GPTA1_LTCXR23	(*( GPTA1_LTCXR_type *) 0xF00022BCu)	/* GPTA Local Timer Cell X Register 23 */
#define GPTA1_LTCXR24	(*( GPTA1_LTCXR_type *) 0xF00022C4u)	/* GPTA Local Timer Cell X Register 24 */
#define GPTA1_LTCXR25	(*( GPTA1_LTCXR_type *) 0xF00022CCu)	/* GPTA Local Timer Cell X Register 25 */
#define GPTA1_LTCXR26	(*( GPTA1_LTCXR_type *) 0xF00022D4u)	/* GPTA Local Timer Cell X Register 26 */
#define GPTA1_LTCXR27	(*( GPTA1_LTCXR_type *) 0xF00022DCu)	/* GPTA Local Timer Cell X Register 27 */
#define GPTA1_LTCXR28	(*( GPTA1_LTCXR_type *) 0xF00022E4u)	/* GPTA Local Timer Cell X Register 28 */
#define GPTA1_LTCXR29	(*( GPTA1_LTCXR_type *) 0xF00022ECu)	/* GPTA Local Timer Cell X Register 29 */
#define GPTA1_LTCXR30	(*( GPTA1_LTCXR_type *) 0xF00022F4u)	/* GPTA Local Timer Cell X Register 30 */
#define GPTA1_LTCXR31	(*( GPTA1_LTCXR_type *) 0xF00022FCu)	/* GPTA Local Timer Cell X Register 31 */
#define GPTA1_LTCXR32	(*( GPTA1_LTCXR_type *) 0xF0002304u)	/* GPTA Local Timer Cell X Register 32 */
#define GPTA1_LTCXR33	(*( GPTA1_LTCXR_type *) 0xF000230Cu)	/* GPTA Local Timer Cell X Register 33 */
#define GPTA1_LTCXR34	(*( GPTA1_LTCXR_type *) 0xF0002314u)	/* GPTA Local Timer Cell X Register 34 */
#define GPTA1_LTCXR35	(*( GPTA1_LTCXR_type *) 0xF000231Cu)	/* GPTA Local Timer Cell X Register 35 */
#define GPTA1_LTCXR36	(*( GPTA1_LTCXR_type *) 0xF0002324u)	/* GPTA Local Timer Cell X Register 36 */
#define GPTA1_LTCXR37	(*( GPTA1_LTCXR_type *) 0xF000232Cu)	/* GPTA Local Timer Cell X Register 37 */
#define GPTA1_LTCXR38	(*( GPTA1_LTCXR_type *) 0xF0002334u)	/* GPTA Local Timer Cell X Register 38 */
#define GPTA1_LTCXR39	(*( GPTA1_LTCXR_type *) 0xF000233Cu)	/* GPTA Local Timer Cell X Register 39 */
#define GPTA1_LTCXR40	(*( GPTA1_LTCXR_type *) 0xF0002344u)	/* GPTA Local Timer Cell X Register 40 */
#define GPTA1_LTCXR41	(*( GPTA1_LTCXR_type *) 0xF000234Cu)	/* GPTA Local Timer Cell X Register 41 */
#define GPTA1_LTCXR42	(*( GPTA1_LTCXR_type *) 0xF0002354u)	/* GPTA Local Timer Cell X Register 42 */
#define GPTA1_LTCXR43	(*( GPTA1_LTCXR_type *) 0xF000235Cu)	/* GPTA Local Timer Cell X Register 43 */
#define GPTA1_LTCXR44	(*( GPTA1_LTCXR_type *) 0xF0002364u)	/* GPTA Local Timer Cell X Register 44 */
#define GPTA1_LTCXR45	(*( GPTA1_LTCXR_type *) 0xF000236Cu)	/* GPTA Local Timer Cell X Register 45 */
#define GPTA1_LTCXR46	(*( GPTA1_LTCXR_type *) 0xF0002374u)	/* GPTA Local Timer Cell X Register 46 */
#define GPTA1_LTCXR47	(*( GPTA1_LTCXR_type *) 0xF000237Cu)	/* GPTA Local Timer Cell X Register 47 */
#define GPTA1_LTCXR48	(*( GPTA1_LTCXR_type *) 0xF0002384u)	/* GPTA Local Timer Cell X Register 48 */
#define GPTA1_LTCXR49	(*( GPTA1_LTCXR_type *) 0xF000238Cu)	/* GPTA Local Timer Cell X Register 49 */
#define GPTA1_LTCXR50	(*( GPTA1_LTCXR_type *) 0xF0002394u)	/* GPTA Local Timer Cell X Register 50 */
#define GPTA1_LTCXR51	(*( GPTA1_LTCXR_type *) 0xF000239Cu)	/* GPTA Local Timer Cell X Register 51 */
#define GPTA1_LTCXR52	(*( GPTA1_LTCXR_type *) 0xF00023A4u)	/* GPTA Local Timer Cell X Register 52 */
#define GPTA1_LTCXR53	(*( GPTA1_LTCXR_type *) 0xF00023ACu)	/* GPTA Local Timer Cell X Register 53 */
#define GPTA1_LTCXR54	(*( GPTA1_LTCXR_type *) 0xF00023B4u)	/* GPTA Local Timer Cell X Register 54 */
#define GPTA1_LTCXR55	(*( GPTA1_LTCXR_type *) 0xF00023BCu)	/* GPTA Local Timer Cell X Register 55 */
#define GPTA1_LTCXR56	(*( GPTA1_LTCXR_type *) 0xF00023C4u)	/* GPTA Local Timer Cell X Register 56 */
#define GPTA1_LTCXR57	(*( GPTA1_LTCXR_type *) 0xF00023CCu)	/* GPTA Local Timer Cell X Register 57 */
#define GPTA1_LTCXR58	(*( GPTA1_LTCXR_type *) 0xF00023D4u)	/* GPTA Local Timer Cell X Register 58 */
#define GPTA1_LTCXR59	(*( GPTA1_LTCXR_type *) 0xF00023DCu)	/* GPTA Local Timer Cell X Register 59 */
#define GPTA1_LTCXR60	(*( GPTA1_LTCXR_type *) 0xF00023E4u)	/* GPTA Local Timer Cell X Register 60 */
#define GPTA1_LTCXR61	(*( GPTA1_LTCXR_type *) 0xF00023ECu)	/* GPTA Local Timer Cell X Register 61 */
#define GPTA1_LTCXR62	(*( GPTA1_LTCXR_type *) 0xF00023F4u)	/* GPTA Local Timer Cell X Register 62 */

typedef volatile union
{
	struct
	{ 
		unsigned int BRM            : 1;
		unsigned int OSM            : 1;
		unsigned int REN            : 2;
		unsigned int RED            : 1;
		unsigned int FED            : 1;
		/* const */ unsigned int                : 2;
		unsigned int ILM            : 1;
		/* const */ unsigned int                : 1;
		/* const */ unsigned int CEN            : 1;
		/* const */ unsigned int                : 4;
		/* const */ unsigned int OUT            : 1;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA1_LTCCTR63_type;
#define GPTA1_LTCCTR63	(*( GPTA1_LTCCTR63_type *) 0xF00023F8u)	/* GPTA Local Timer Cell Control Register 63 */

typedef volatile union
{
	struct
	{ 
		unsigned int X              : 16;
		unsigned int XS             : 16;
	} B;
	int I;
	unsigned int U;

} GPTA1_LTCXR63_type;
#define GPTA1_LTCXR63	(*( GPTA1_LTCXR63_type *) 0xF00023FCu)	/* GPTA Local Timer Cell X Register 63 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA1_SRC_type;
#define GPTA1_SRC37	(*( GPTA1_SRC_type *) 0xF0002768u)	/* GPTA Service Request Control Register 37 */
#define GPTA1_SRC36	(*( GPTA1_SRC_type *) 0xF000276Cu)	/* GPTA Service Request Control Register 36 */
#define GPTA1_SRC35	(*( GPTA1_SRC_type *) 0xF0002770u)	/* GPTA Service Request Control Register 35 */
#define GPTA1_SRC34	(*( GPTA1_SRC_type *) 0xF0002774u)	/* GPTA Service Request Control Register 34 */
#define GPTA1_SRC33	(*( GPTA1_SRC_type *) 0xF0002778u)	/* GPTA Service Request Control Register 33 */
#define GPTA1_SRC32	(*( GPTA1_SRC_type *) 0xF000277Cu)	/* GPTA Service Request Control Register 32 */
#define GPTA1_SRC31	(*( GPTA1_SRC_type *) 0xF0002780u)	/* GPTA Service Request Control Register 31 */
#define GPTA1_SRC30	(*( GPTA1_SRC_type *) 0xF0002784u)	/* GPTA Service Request Control Register 30 */
#define GPTA1_SRC29	(*( GPTA1_SRC_type *) 0xF0002788u)	/* GPTA Service Request Control Register 29 */
#define GPTA1_SRC28	(*( GPTA1_SRC_type *) 0xF000278Cu)	/* GPTA Service Request Control Register 28 */
#define GPTA1_SRC27	(*( GPTA1_SRC_type *) 0xF0002790u)	/* GPTA Service Request Control Register 27 */
#define GPTA1_SRC26	(*( GPTA1_SRC_type *) 0xF0002794u)	/* GPTA Service Request Control Register 26 */
#define GPTA1_SRC25	(*( GPTA1_SRC_type *) 0xF0002798u)	/* GPTA Service Request Control Register 25 */
#define GPTA1_SRC24	(*( GPTA1_SRC_type *) 0xF000279Cu)	/* GPTA Service Request Control Register 24 */
#define GPTA1_SRC23	(*( GPTA1_SRC_type *) 0xF00027A0u)	/* GPTA Service Request Control Register 23 */
#define GPTA1_SRC22	(*( GPTA1_SRC_type *) 0xF00027A4u)	/* GPTA Service Request Control Register 22 */
#define GPTA1_SRC21	(*( GPTA1_SRC_type *) 0xF00027A8u)	/* GPTA Service Request Control Register 21 */
#define GPTA1_SRC20	(*( GPTA1_SRC_type *) 0xF00027ACu)	/* GPTA Service Request Control Register 20 */
#define GPTA1_SRC19	(*( GPTA1_SRC_type *) 0xF00027B0u)	/* GPTA Service Request Control Register 19 */
#define GPTA1_SRC18	(*( GPTA1_SRC_type *) 0xF00027B4u)	/* GPTA Service Request Control Register 18 */
#define GPTA1_SRC17	(*( GPTA1_SRC_type *) 0xF00027B8u)	/* GPTA Service Request Control Register 17 */
#define GPTA1_SRC16	(*( GPTA1_SRC_type *) 0xF00027BCu)	/* GPTA Service Request Control Register 16 */
#define GPTA1_SRC15	(*( GPTA1_SRC_type *) 0xF00027C0u)	/* GPTA Service Request Control Register 15 */
#define GPTA1_SRC14	(*( GPTA1_SRC_type *) 0xF00027C4u)	/* GPTA Service Request Control Register 14 */
#define GPTA1_SRC13	(*( GPTA1_SRC_type *) 0xF00027C8u)	/* GPTA Service Request Control Register 13 */
#define GPTA1_SRC12	(*( GPTA1_SRC_type *) 0xF00027CCu)	/* GPTA Service Request Control Register 12 */
#define GPTA1_SRC11	(*( GPTA1_SRC_type *) 0xF00027D0u)	/* GPTA Service Request Control Register 11 */
#define GPTA1_SRC10	(*( GPTA1_SRC_type *) 0xF00027D4u)	/* GPTA Service Request Control Register 10 */
#define GPTA1_SRC09	(*( GPTA1_SRC_type *) 0xF00027D8u)	/* GPTA Service Request Control Register 09 */
#define GPTA1_SRC08	(*( GPTA1_SRC_type *) 0xF00027DCu)	/* GPTA Service Request Control Register 08 */
#define GPTA1_SRC07	(*( GPTA1_SRC_type *) 0xF00027E0u)	/* GPTA Service Request Control Register 07 */
#define GPTA1_SRC06	(*( GPTA1_SRC_type *) 0xF00027E4u)	/* GPTA Service Request Control Register 06 */
#define GPTA1_SRC05	(*( GPTA1_SRC_type *) 0xF00027E8u)	/* GPTA Service Request Control Register 05 */
#define GPTA1_SRC04	(*( GPTA1_SRC_type *) 0xF00027ECu)	/* GPTA Service Request Control Register 04 */
#define GPTA1_SRC03	(*( GPTA1_SRC_type *) 0xF00027F0u)	/* GPTA Service Request Control Register 03 */
#define GPTA1_SRC02	(*( GPTA1_SRC_type *) 0xF00027F4u)	/* GPTA Service Request Control Register 02 */
#define GPTA1_SRC01	(*( GPTA1_SRC_type *) 0xF00027F8u)	/* GPTA Service Request Control Register 01 */
#define GPTA1_SRC00	(*( GPTA1_SRC_type *) 0xF00027FCu)	/* GPTA Service Request Control Register 00 */


/* LTCA2 */
typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MOD_REV        : 8;
		/* const */ unsigned int MOD_TYPE       : 8;
		/* const */ unsigned int MOD_NUMBER     : 16;
	} B;
	int I;
	unsigned int U;

} LTCA2_ID_type;
#define LTCA2_ID	(*( LTCA2_ID_type *) 0xF0002808u)	/* LTCA2 Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int LTC00          : 1;
		unsigned int LTC01          : 1;
		unsigned int LTC02          : 1;
		unsigned int LTC03          : 1;
		unsigned int LTC04          : 1;
		unsigned int LTC05          : 1;
		unsigned int LTC06          : 1;
		unsigned int LTC07          : 1;
		unsigned int LTC08          : 1;
		unsigned int LTC09          : 1;
		unsigned int LTC10          : 1;
		unsigned int LTC11          : 1;
		unsigned int LTC12          : 1;
		unsigned int LTC13          : 1;
		unsigned int LTC14          : 1;
		unsigned int LTC15          : 1;
		unsigned int LTC16          : 1;
		unsigned int LTC17          : 1;
		unsigned int LTC18          : 1;
		unsigned int LTC19          : 1;
		unsigned int LTC20          : 1;
		unsigned int LTC21          : 1;
		unsigned int LTC22          : 1;
		unsigned int LTC23          : 1;
		unsigned int LTC24          : 1;
		unsigned int LTC25          : 1;
		unsigned int LTC26          : 1;
		unsigned int LTC27          : 1;
		unsigned int LTC28          : 1;
		unsigned int LTC29          : 1;
		unsigned int LTC30          : 1;
		unsigned int LTC31          : 1;
	} B;
	int I;
	unsigned int U;

} LTCA2_SRSC2_type;
#define LTCA2_SRSC2	(*( LTCA2_SRSC2_type *) 0xF0002820u)	/* LTCA2 Service Request Clear Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int LTC00          : 1;
		unsigned int LTC01          : 1;
		unsigned int LTC02          : 1;
		unsigned int LTC03          : 1;
		unsigned int LTC04          : 1;
		unsigned int LTC05          : 1;
		unsigned int LTC06          : 1;
		unsigned int LTC07          : 1;
		unsigned int LTC08          : 1;
		unsigned int LTC09          : 1;
		unsigned int LTC10          : 1;
		unsigned int LTC11          : 1;
		unsigned int LTC12          : 1;
		unsigned int LTC13          : 1;
		unsigned int LTC14          : 1;
		unsigned int LTC15          : 1;
		unsigned int LTC16          : 1;
		unsigned int LTC17          : 1;
		unsigned int LTC18          : 1;
		unsigned int LTC19          : 1;
		unsigned int LTC20          : 1;
		unsigned int LTC21          : 1;
		unsigned int LTC22          : 1;
		unsigned int LTC23          : 1;
		unsigned int LTC24          : 1;
		unsigned int LTC25          : 1;
		unsigned int LTC26          : 1;
		unsigned int LTC27          : 1;
		unsigned int LTC28          : 1;
		unsigned int LTC29          : 1;
		unsigned int LTC30          : 1;
		unsigned int LTC31          : 1;
	} B;
	int I;
	unsigned int U;

} LTCA2_SRSS2_type;
#define LTCA2_SRSS2	(*( LTCA2_SRSS2_type *) 0xF0002824u)	/* LTCA2 Service Request Set Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int LTC32          : 1;
		unsigned int LTC33          : 1;
		unsigned int LTC34          : 1;
		unsigned int LTC35          : 1;
		unsigned int LTC36          : 1;
		unsigned int LTC37          : 1;
		unsigned int LTC38          : 1;
		unsigned int LTC39          : 1;
		unsigned int LTC40          : 1;
		unsigned int LTC41          : 1;
		unsigned int LTC42          : 1;
		unsigned int LTC43          : 1;
		unsigned int LTC44          : 1;
		unsigned int LTC45          : 1;
		unsigned int LTC46          : 1;
		unsigned int LTC47          : 1;
		unsigned int LTC48          : 1;
		unsigned int LTC49          : 1;
		unsigned int LTC50          : 1;
		unsigned int LTC51          : 1;
		unsigned int LTC52          : 1;
		unsigned int LTC53          : 1;
		unsigned int LTC54          : 1;
		unsigned int LTC55          : 1;
		unsigned int LTC56          : 1;
		unsigned int LTC57          : 1;
		unsigned int LTC58          : 1;
		unsigned int LTC59          : 1;
		unsigned int LTC60          : 1;
		unsigned int LTC61          : 1;
		unsigned int LTC62          : 1;
		unsigned int LTC63          : 1;
	} B;
	int I;
	unsigned int U;

} LTCA2_SRSC3_type;
#define LTCA2_SRSC3	(*( LTCA2_SRSC3_type *) 0xF0002828u)	/* LTCA2 Service Request Clear Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int LTC32          : 1;
		unsigned int LTC33          : 1;
		unsigned int LTC34          : 1;
		unsigned int LTC35          : 1;
		unsigned int LTC36          : 1;
		unsigned int LTC37          : 1;
		unsigned int LTC38          : 1;
		unsigned int LTC39          : 1;
		unsigned int LTC40          : 1;
		unsigned int LTC41          : 1;
		unsigned int LTC42          : 1;
		unsigned int LTC43          : 1;
		unsigned int LTC44          : 1;
		unsigned int LTC45          : 1;
		unsigned int LTC46          : 1;
		unsigned int LTC47          : 1;
		unsigned int LTC48          : 1;
		unsigned int LTC49          : 1;
		unsigned int LTC50          : 1;
		unsigned int LTC51          : 1;
		unsigned int LTC52          : 1;
		unsigned int LTC53          : 1;
		unsigned int LTC54          : 1;
		unsigned int LTC55          : 1;
		unsigned int LTC56          : 1;
		unsigned int LTC57          : 1;
		unsigned int LTC58          : 1;
		unsigned int LTC59          : 1;
		unsigned int LTC60          : 1;
		unsigned int LTC61          : 1;
		unsigned int LTC62          : 1;
		unsigned int LTC63          : 1;
	} B;
	int I;
	unsigned int U;

} LTCA2_SRSS3_type;
#define LTCA2_SRSS3	(*( LTCA2_SRSS3_type *) 0xF000282Cu)	/* LTCA2 Service Request Set Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int MAEN           : 1;
		unsigned int WCRES          : 1;
		/* const */ unsigned int FIFOFULL       : 1;
		/* const */ unsigned int                : 5;
		/* const */ unsigned int FIFOFILLCNT    : 6;
		/* const */ unsigned int                : 18;
	} B;
	int I;
	unsigned int U;

} LTCA2_MRACTL_type;
#define LTCA2_MRACTL	(*( LTCA2_MRACTL_type *) 0xF0002838u)	/* LTCA2 Multiplexer Register Array Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 DATAIN         : 32;
	} B;
	int I;
	unsigned int U;

} LTCA2_MRADIN_type;
#define LTCA2_MRADIN	(*( LTCA2_MRADIN_type *) 0xF000283Cu)	/* LTCA2 Multiplexer Register Array Data In Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 DATAOUT        : 32;
	} B;
	int I;
	unsigned int U;

} LTCA2_MRADOUT_type;
#define LTCA2_MRADOUT	(*( LTCA2_MRADOUT_type *) 0xF0002840u)	/* LTCA2 Multiplexer Register Array Data Out Register */

typedef volatile union
{
	struct
	{ 
		unsigned int MOD            : 2;
		unsigned int OSM            : 1;
		unsigned int REN            : 1;
		unsigned int RED            : 1;
		unsigned int FED            : 1;
		unsigned int SLO            : 1;
		unsigned int NE             : 1;
		unsigned int ILM            : 1;
		unsigned int CUD            : 1;
		/* const */ unsigned int CEN            : 1;
		unsigned int OCM            : 3;
		unsigned int OIA            : 1;
		/* const */ unsigned int OUT            : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} LTCA2_LTCCTR_type;
#define LTCA2_LTCCTR00	(*( LTCA2_LTCCTR_type *) 0xF0002A00u)	/* LTCA2 Local Timer Cell Control Register 00 */
#define LTCA2_LTCCTR01	(*( LTCA2_LTCCTR_type *) 0xF0002A08u)	/* LTCA2 Local Timer Cell Control Register 01 */
#define LTCA2_LTCCTR02	(*( LTCA2_LTCCTR_type *) 0xF0002A10u)	/* LTCA2 Local Timer Cell Control Register 02 */
#define LTCA2_LTCCTR03	(*( LTCA2_LTCCTR_type *) 0xF0002A18u)	/* LTCA2 Local Timer Cell Control Register 03 */
#define LTCA2_LTCCTR04	(*( LTCA2_LTCCTR_type *) 0xF0002A20u)	/* LTCA2 Local Timer Cell Control Register 04 */
#define LTCA2_LTCCTR05	(*( LTCA2_LTCCTR_type *) 0xF0002A28u)	/* LTCA2 Local Timer Cell Control Register 05 */
#define LTCA2_LTCCTR06	(*( LTCA2_LTCCTR_type *) 0xF0002A30u)	/* LTCA2 Local Timer Cell Control Register 06 */
#define LTCA2_LTCCTR07	(*( LTCA2_LTCCTR_type *) 0xF0002A38u)	/* LTCA2 Local Timer Cell Control Register 07 */
#define LTCA2_LTCCTR08	(*( LTCA2_LTCCTR_type *) 0xF0002A40u)	/* LTCA2 Local Timer Cell Control Register 08 */
#define LTCA2_LTCCTR09	(*( LTCA2_LTCCTR_type *) 0xF0002A48u)	/* LTCA2 Local Timer Cell Control Register 09 */
#define LTCA2_LTCCTR10	(*( LTCA2_LTCCTR_type *) 0xF0002A50u)	/* LTCA2 Local Timer Cell Control Register 10 */
#define LTCA2_LTCCTR11	(*( LTCA2_LTCCTR_type *) 0xF0002A58u)	/* LTCA2 Local Timer Cell Control Register 11 */
#define LTCA2_LTCCTR12	(*( LTCA2_LTCCTR_type *) 0xF0002A60u)	/* LTCA2 Local Timer Cell Control Register 12 */
#define LTCA2_LTCCTR13	(*( LTCA2_LTCCTR_type *) 0xF0002A68u)	/* LTCA2 Local Timer Cell Control Register 13 */
#define LTCA2_LTCCTR14	(*( LTCA2_LTCCTR_type *) 0xF0002A70u)	/* LTCA2 Local Timer Cell Control Register 14 */
#define LTCA2_LTCCTR15	(*( LTCA2_LTCCTR_type *) 0xF0002A78u)	/* LTCA2 Local Timer Cell Control Register 15 */
#define LTCA2_LTCCTR16	(*( LTCA2_LTCCTR_type *) 0xF0002A80u)	/* LTCA2 Local Timer Cell Control Register 16 */
#define LTCA2_LTCCTR17	(*( LTCA2_LTCCTR_type *) 0xF0002A88u)	/* LTCA2 Local Timer Cell Control Register 17 */
#define LTCA2_LTCCTR18	(*( LTCA2_LTCCTR_type *) 0xF0002A90u)	/* LTCA2 Local Timer Cell Control Register 18 */
#define LTCA2_LTCCTR19	(*( LTCA2_LTCCTR_type *) 0xF0002A98u)	/* LTCA2 Local Timer Cell Control Register 19 */
#define LTCA2_LTCCTR20	(*( LTCA2_LTCCTR_type *) 0xF0002AA0u)	/* LTCA2 Local Timer Cell Control Register 20 */
#define LTCA2_LTCCTR21	(*( LTCA2_LTCCTR_type *) 0xF0002AA8u)	/* LTCA2 Local Timer Cell Control Register 21 */
#define LTCA2_LTCCTR22	(*( LTCA2_LTCCTR_type *) 0xF0002AB0u)	/* LTCA2 Local Timer Cell Control Register 22 */
#define LTCA2_LTCCTR23	(*( LTCA2_LTCCTR_type *) 0xF0002AB8u)	/* LTCA2 Local Timer Cell Control Register 23 */
#define LTCA2_LTCCTR24	(*( LTCA2_LTCCTR_type *) 0xF0002AC0u)	/* LTCA2 Local Timer Cell Control Register 24 */
#define LTCA2_LTCCTR25	(*( LTCA2_LTCCTR_type *) 0xF0002AC8u)	/* LTCA2 Local Timer Cell Control Register 25 */
#define LTCA2_LTCCTR26	(*( LTCA2_LTCCTR_type *) 0xF0002AD0u)	/* LTCA2 Local Timer Cell Control Register 26 */
#define LTCA2_LTCCTR27	(*( LTCA2_LTCCTR_type *) 0xF0002AD8u)	/* LTCA2 Local Timer Cell Control Register 27 */
#define LTCA2_LTCCTR28	(*( LTCA2_LTCCTR_type *) 0xF0002AE0u)	/* LTCA2 Local Timer Cell Control Register 28 */
#define LTCA2_LTCCTR29	(*( LTCA2_LTCCTR_type *) 0xF0002AE8u)	/* LTCA2 Local Timer Cell Control Register 29 */
#define LTCA2_LTCCTR30	(*( LTCA2_LTCCTR_type *) 0xF0002AF0u)	/* LTCA2 Local Timer Cell Control Register 30 */
#define LTCA2_LTCCTR31	(*( LTCA2_LTCCTR_type *) 0xF0002AF8u)	/* LTCA2 Local Timer Cell Control Register 31 */
#define LTCA2_LTCCTR32	(*( LTCA2_LTCCTR_type *) 0xF0002B00u)	/* LTCA2 Local Timer Cell Control Register 32 */
#define LTCA2_LTCCTR33	(*( LTCA2_LTCCTR_type *) 0xF0002B08u)	/* LTCA2 Local Timer Cell Control Register 33 */
#define LTCA2_LTCCTR34	(*( LTCA2_LTCCTR_type *) 0xF0002B10u)	/* LTCA2 Local Timer Cell Control Register 34 */
#define LTCA2_LTCCTR35	(*( LTCA2_LTCCTR_type *) 0xF0002B18u)	/* LTCA2 Local Timer Cell Control Register 35 */
#define LTCA2_LTCCTR36	(*( LTCA2_LTCCTR_type *) 0xF0002B20u)	/* LTCA2 Local Timer Cell Control Register 36 */
#define LTCA2_LTCCTR37	(*( LTCA2_LTCCTR_type *) 0xF0002B28u)	/* LTCA2 Local Timer Cell Control Register 37 */
#define LTCA2_LTCCTR38	(*( LTCA2_LTCCTR_type *) 0xF0002B30u)	/* LTCA2 Local Timer Cell Control Register 38 */
#define LTCA2_LTCCTR39	(*( LTCA2_LTCCTR_type *) 0xF0002B38u)	/* LTCA2 Local Timer Cell Control Register 39 */
#define LTCA2_LTCCTR40	(*( LTCA2_LTCCTR_type *) 0xF0002B40u)	/* LTCA2 Local Timer Cell Control Register 40 */
#define LTCA2_LTCCTR41	(*( LTCA2_LTCCTR_type *) 0xF0002B48u)	/* LTCA2 Local Timer Cell Control Register 41 */
#define LTCA2_LTCCTR42	(*( LTCA2_LTCCTR_type *) 0xF0002B50u)	/* LTCA2 Local Timer Cell Control Register 42 */
#define LTCA2_LTCCTR43	(*( LTCA2_LTCCTR_type *) 0xF0002B58u)	/* LTCA2 Local Timer Cell Control Register 43 */
#define LTCA2_LTCCTR44	(*( LTCA2_LTCCTR_type *) 0xF0002B60u)	/* LTCA2 Local Timer Cell Control Register 44 */
#define LTCA2_LTCCTR45	(*( LTCA2_LTCCTR_type *) 0xF0002B68u)	/* LTCA2 Local Timer Cell Control Register 45 */
#define LTCA2_LTCCTR46	(*( LTCA2_LTCCTR_type *) 0xF0002B70u)	/* LTCA2 Local Timer Cell Control Register 46 */
#define LTCA2_LTCCTR47	(*( LTCA2_LTCCTR_type *) 0xF0002B78u)	/* LTCA2 Local Timer Cell Control Register 47 */
#define LTCA2_LTCCTR48	(*( LTCA2_LTCCTR_type *) 0xF0002B80u)	/* LTCA2 Local Timer Cell Control Register 48 */
#define LTCA2_LTCCTR49	(*( LTCA2_LTCCTR_type *) 0xF0002B88u)	/* LTCA2 Local Timer Cell Control Register 49 */
#define LTCA2_LTCCTR50	(*( LTCA2_LTCCTR_type *) 0xF0002B90u)	/* LTCA2 Local Timer Cell Control Register 50 */
#define LTCA2_LTCCTR51	(*( LTCA2_LTCCTR_type *) 0xF0002B98u)	/* LTCA2 Local Timer Cell Control Register 51 */
#define LTCA2_LTCCTR52	(*( LTCA2_LTCCTR_type *) 0xF0002BA0u)	/* LTCA2 Local Timer Cell Control Register 52 */
#define LTCA2_LTCCTR53	(*( LTCA2_LTCCTR_type *) 0xF0002BA8u)	/* LTCA2 Local Timer Cell Control Register 53 */
#define LTCA2_LTCCTR54	(*( LTCA2_LTCCTR_type *) 0xF0002BB0u)	/* LTCA2 Local Timer Cell Control Register 54 */
#define LTCA2_LTCCTR55	(*( LTCA2_LTCCTR_type *) 0xF0002BB8u)	/* LTCA2 Local Timer Cell Control Register 55 */
#define LTCA2_LTCCTR56	(*( LTCA2_LTCCTR_type *) 0xF0002BC0u)	/* LTCA2 Local Timer Cell Control Register 56 */
#define LTCA2_LTCCTR57	(*( LTCA2_LTCCTR_type *) 0xF0002BC8u)	/* LTCA2 Local Timer Cell Control Register 57 */
#define LTCA2_LTCCTR58	(*( LTCA2_LTCCTR_type *) 0xF0002BD0u)	/* LTCA2 Local Timer Cell Control Register 58 */
#define LTCA2_LTCCTR59	(*( LTCA2_LTCCTR_type *) 0xF0002BD8u)	/* LTCA2 Local Timer Cell Control Register 59 */
#define LTCA2_LTCCTR60	(*( LTCA2_LTCCTR_type *) 0xF0002BE0u)	/* LTCA2 Local Timer Cell Control Register 60 */
#define LTCA2_LTCCTR61	(*( LTCA2_LTCCTR_type *) 0xF0002BE8u)	/* LTCA2 Local Timer Cell Control Register 61 */
#define LTCA2_LTCCTR62	(*( LTCA2_LTCCTR_type *) 0xF0002BF0u)	/* LTCA2 Local Timer Cell Control Register 62 */

typedef volatile union
{
	struct
	{ 
		unsigned int X              : 16;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} LTCA2_LTCXR_type;
#define LTCA2_LTCXR00	(*( LTCA2_LTCXR_type *) 0xF0002A04u)	/* LTCA2 Local Timer Cell X Register 00 */
#define LTCA2_LTCXR01	(*( LTCA2_LTCXR_type *) 0xF0002A0Cu)	/* LTCA2 Local Timer Cell X Register 01 */
#define LTCA2_LTCXR02	(*( LTCA2_LTCXR_type *) 0xF0002A14u)	/* LTCA2 Local Timer Cell X Register 02 */
#define LTCA2_LTCXR03	(*( LTCA2_LTCXR_type *) 0xF0002A1Cu)	/* LTCA2 Local Timer Cell X Register 03 */
#define LTCA2_LTCXR04	(*( LTCA2_LTCXR_type *) 0xF0002A24u)	/* LTCA2 Local Timer Cell X Register 04 */
#define LTCA2_LTCXR05	(*( LTCA2_LTCXR_type *) 0xF0002A2Cu)	/* LTCA2 Local Timer Cell X Register 05 */
#define LTCA2_LTCXR06	(*( LTCA2_LTCXR_type *) 0xF0002A34u)	/* LTCA2 Local Timer Cell X Register 06 */
#define LTCA2_LTCXR07	(*( LTCA2_LTCXR_type *) 0xF0002A3Cu)	/* LTCA2 Local Timer Cell X Register 07 */
#define LTCA2_LTCXR08	(*( LTCA2_LTCXR_type *) 0xF0002A44u)	/* LTCA2 Local Timer Cell X Register 08 */
#define LTCA2_LTCXR09	(*( LTCA2_LTCXR_type *) 0xF0002A4Cu)	/* LTCA2 Local Timer Cell X Register 09 */
#define LTCA2_LTCXR10	(*( LTCA2_LTCXR_type *) 0xF0002A54u)	/* LTCA2 Local Timer Cell X Register 10 */
#define LTCA2_LTCXR11	(*( LTCA2_LTCXR_type *) 0xF0002A5Cu)	/* LTCA2 Local Timer Cell X Register 11 */
#define LTCA2_LTCXR12	(*( LTCA2_LTCXR_type *) 0xF0002A64u)	/* LTCA2 Local Timer Cell X Register 12 */
#define LTCA2_LTCXR13	(*( LTCA2_LTCXR_type *) 0xF0002A6Cu)	/* LTCA2 Local Timer Cell X Register 13 */
#define LTCA2_LTCXR14	(*( LTCA2_LTCXR_type *) 0xF0002A74u)	/* LTCA2 Local Timer Cell X Register 14 */
#define LTCA2_LTCXR15	(*( LTCA2_LTCXR_type *) 0xF0002A7Cu)	/* LTCA2 Local Timer Cell X Register 15 */
#define LTCA2_LTCXR16	(*( LTCA2_LTCXR_type *) 0xF0002A84u)	/* LTCA2 Local Timer Cell X Register 16 */
#define LTCA2_LTCXR17	(*( LTCA2_LTCXR_type *) 0xF0002A8Cu)	/* LTCA2 Local Timer Cell X Register 17 */
#define LTCA2_LTCXR18	(*( LTCA2_LTCXR_type *) 0xF0002A94u)	/* LTCA2 Local Timer Cell X Register 18 */
#define LTCA2_LTCXR19	(*( LTCA2_LTCXR_type *) 0xF0002A9Cu)	/* LTCA2 Local Timer Cell X Register 19 */
#define LTCA2_LTCXR20	(*( LTCA2_LTCXR_type *) 0xF0002AA4u)	/* LTCA2 Local Timer Cell X Register 20 */
#define LTCA2_LTCXR21	(*( LTCA2_LTCXR_type *) 0xF0002AACu)	/* LTCA2 Local Timer Cell X Register 21 */
#define LTCA2_LTCXR22	(*( LTCA2_LTCXR_type *) 0xF0002AB4u)	/* LTCA2 Local Timer Cell X Register 22 */
#define LTCA2_LTCXR23	(*( LTCA2_LTCXR_type *) 0xF0002ABCu)	/* LTCA2 Local Timer Cell X Register 23 */
#define LTCA2_LTCXR24	(*( LTCA2_LTCXR_type *) 0xF0002AC4u)	/* LTCA2 Local Timer Cell X Register 24 */
#define LTCA2_LTCXR25	(*( LTCA2_LTCXR_type *) 0xF0002ACCu)	/* LTCA2 Local Timer Cell X Register 25 */
#define LTCA2_LTCXR26	(*( LTCA2_LTCXR_type *) 0xF0002AD4u)	/* LTCA2 Local Timer Cell X Register 26 */
#define LTCA2_LTCXR27	(*( LTCA2_LTCXR_type *) 0xF0002ADCu)	/* LTCA2 Local Timer Cell X Register 27 */
#define LTCA2_LTCXR28	(*( LTCA2_LTCXR_type *) 0xF0002AE4u)	/* LTCA2 Local Timer Cell X Register 28 */
#define LTCA2_LTCXR29	(*( LTCA2_LTCXR_type *) 0xF0002AECu)	/* LTCA2 Local Timer Cell X Register 29 */
#define LTCA2_LTCXR30	(*( LTCA2_LTCXR_type *) 0xF0002AF4u)	/* LTCA2 Local Timer Cell X Register 30 */
#define LTCA2_LTCXR31	(*( LTCA2_LTCXR_type *) 0xF0002AFCu)	/* LTCA2 Local Timer Cell X Register 31 */
#define LTCA2_LTCXR32	(*( LTCA2_LTCXR_type *) 0xF0002B04u)	/* LTCA2 Local Timer Cell X Register 32 */
#define LTCA2_LTCXR33	(*( LTCA2_LTCXR_type *) 0xF0002B0Cu)	/* LTCA2 Local Timer Cell X Register 33 */
#define LTCA2_LTCXR34	(*( LTCA2_LTCXR_type *) 0xF0002B14u)	/* LTCA2 Local Timer Cell X Register 34 */
#define LTCA2_LTCXR35	(*( LTCA2_LTCXR_type *) 0xF0002B1Cu)	/* LTCA2 Local Timer Cell X Register 35 */
#define LTCA2_LTCXR36	(*( LTCA2_LTCXR_type *) 0xF0002B24u)	/* LTCA2 Local Timer Cell X Register 36 */
#define LTCA2_LTCXR37	(*( LTCA2_LTCXR_type *) 0xF0002B2Cu)	/* LTCA2 Local Timer Cell X Register 37 */
#define LTCA2_LTCXR38	(*( LTCA2_LTCXR_type *) 0xF0002B34u)	/* LTCA2 Local Timer Cell X Register 38 */
#define LTCA2_LTCXR39	(*( LTCA2_LTCXR_type *) 0xF0002B3Cu)	/* LTCA2 Local Timer Cell X Register 39 */
#define LTCA2_LTCXR40	(*( LTCA2_LTCXR_type *) 0xF0002B44u)	/* LTCA2 Local Timer Cell X Register 40 */
#define LTCA2_LTCXR41	(*( LTCA2_LTCXR_type *) 0xF0002B4Cu)	/* LTCA2 Local Timer Cell X Register 41 */
#define LTCA2_LTCXR42	(*( LTCA2_LTCXR_type *) 0xF0002B54u)	/* LTCA2 Local Timer Cell X Register 42 */
#define LTCA2_LTCXR43	(*( LTCA2_LTCXR_type *) 0xF0002B5Cu)	/* LTCA2 Local Timer Cell X Register 43 */
#define LTCA2_LTCXR44	(*( LTCA2_LTCXR_type *) 0xF0002B64u)	/* LTCA2 Local Timer Cell X Register 44 */
#define LTCA2_LTCXR45	(*( LTCA2_LTCXR_type *) 0xF0002B6Cu)	/* LTCA2 Local Timer Cell X Register 45 */
#define LTCA2_LTCXR46	(*( LTCA2_LTCXR_type *) 0xF0002B74u)	/* LTCA2 Local Timer Cell X Register 46 */
#define LTCA2_LTCXR47	(*( LTCA2_LTCXR_type *) 0xF0002B7Cu)	/* LTCA2 Local Timer Cell X Register 47 */
#define LTCA2_LTCXR48	(*( LTCA2_LTCXR_type *) 0xF0002B84u)	/* LTCA2 Local Timer Cell X Register 48 */
#define LTCA2_LTCXR49	(*( LTCA2_LTCXR_type *) 0xF0002B8Cu)	/* LTCA2 Local Timer Cell X Register 49 */
#define LTCA2_LTCXR50	(*( LTCA2_LTCXR_type *) 0xF0002B94u)	/* LTCA2 Local Timer Cell X Register 50 */
#define LTCA2_LTCXR51	(*( LTCA2_LTCXR_type *) 0xF0002B9Cu)	/* LTCA2 Local Timer Cell X Register 51 */
#define LTCA2_LTCXR52	(*( LTCA2_LTCXR_type *) 0xF0002BA4u)	/* LTCA2 Local Timer Cell X Register 52 */
#define LTCA2_LTCXR53	(*( LTCA2_LTCXR_type *) 0xF0002BACu)	/* LTCA2 Local Timer Cell X Register 53 */
#define LTCA2_LTCXR54	(*( LTCA2_LTCXR_type *) 0xF0002BB4u)	/* LTCA2 Local Timer Cell X Register 54 */
#define LTCA2_LTCXR55	(*( LTCA2_LTCXR_type *) 0xF0002BBCu)	/* LTCA2 Local Timer Cell X Register 55 */
#define LTCA2_LTCXR56	(*( LTCA2_LTCXR_type *) 0xF0002BC4u)	/* LTCA2 Local Timer Cell X Register 56 */
#define LTCA2_LTCXR57	(*( LTCA2_LTCXR_type *) 0xF0002BCCu)	/* LTCA2 Local Timer Cell X Register 57 */
#define LTCA2_LTCXR58	(*( LTCA2_LTCXR_type *) 0xF0002BD4u)	/* LTCA2 Local Timer Cell X Register 58 */
#define LTCA2_LTCXR59	(*( LTCA2_LTCXR_type *) 0xF0002BDCu)	/* LTCA2 Local Timer Cell X Register 59 */
#define LTCA2_LTCXR60	(*( LTCA2_LTCXR_type *) 0xF0002BE4u)	/* LTCA2 Local Timer Cell X Register 60 */
#define LTCA2_LTCXR61	(*( LTCA2_LTCXR_type *) 0xF0002BECu)	/* LTCA2 Local Timer Cell X Register 61 */
#define LTCA2_LTCXR62	(*( LTCA2_LTCXR_type *) 0xF0002BF4u)	/* LTCA2 Local Timer Cell X Register 62 */

typedef volatile union
{
	struct
	{ 
		unsigned int BRM            : 1;
		unsigned int OSM            : 1;
		unsigned int REN            : 2;
		unsigned int RED            : 1;
		unsigned int FED            : 1;
		/* const */ unsigned int                : 2;
		unsigned int ILM            : 1;
		/* const */ unsigned int                : 1;
		/* const */ unsigned int CEN            : 1;
		/* const */ unsigned int                : 4;
		/* const */ unsigned int OUT            : 1;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} LTCA2_LTCCTR63_type;
#define LTCA2_LTCCTR63	(*( LTCA2_LTCCTR63_type *) 0xF0002BF8u)	/* LTCA2 Local Timer Cell Control Register 63 */

typedef volatile union
{
	struct
	{ 
		unsigned int X              : 16;
		unsigned int XS             : 16;
	} B;
	int I;
	unsigned int U;

} LTCA2_LTCXR63_type;
#define LTCA2_LTCXR63	(*( LTCA2_LTCXR63_type *) 0xF0002BFCu)	/* LTCA2 Local Timer Cell X Register 63 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} LTCA2_SRC_type;
#define LTCA2_SRC15	(*( LTCA2_SRC_type *) 0xF0002FC0u)	/* LTCA2 Service Request Control Register 15 */
#define LTCA2_SRC14	(*( LTCA2_SRC_type *) 0xF0002FC4u)	/* LTCA2 Service Request Control Register 14 */
#define LTCA2_SRC13	(*( LTCA2_SRC_type *) 0xF0002FC8u)	/* LTCA2 Service Request Control Register 13 */
#define LTCA2_SRC12	(*( LTCA2_SRC_type *) 0xF0002FCCu)	/* LTCA2 Service Request Control Register 12 */
#define LTCA2_SRC11	(*( LTCA2_SRC_type *) 0xF0002FD0u)	/* LTCA2 Service Request Control Register 11 */
#define LTCA2_SRC10	(*( LTCA2_SRC_type *) 0xF0002FD4u)	/* LTCA2 Service Request Control Register 10 */
#define LTCA2_SRC09	(*( LTCA2_SRC_type *) 0xF0002FD8u)	/* LTCA2 Service Request Control Register 09 */
#define LTCA2_SRC08	(*( LTCA2_SRC_type *) 0xF0002FDCu)	/* LTCA2 Service Request Control Register 08 */
#define LTCA2_SRC07	(*( LTCA2_SRC_type *) 0xF0002FE0u)	/* LTCA2 Service Request Control Register 07 */
#define LTCA2_SRC06	(*( LTCA2_SRC_type *) 0xF0002FE4u)	/* LTCA2 Service Request Control Register 06 */
#define LTCA2_SRC05	(*( LTCA2_SRC_type *) 0xF0002FE8u)	/* LTCA2 Service Request Control Register 05 */
#define LTCA2_SRC04	(*( LTCA2_SRC_type *) 0xF0002FECu)	/* LTCA2 Service Request Control Register 04 */
#define LTCA2_SRC03	(*( LTCA2_SRC_type *) 0xF0002FF0u)	/* LTCA2 Service Request Control Register 03 */
#define LTCA2_SRC02	(*( LTCA2_SRC_type *) 0xF0002FF4u)	/* LTCA2 Service Request Control Register 02 */
#define LTCA2_SRC01	(*( LTCA2_SRC_type *) 0xF0002FF8u)	/* LTCA2 Service Request Control Register 01 */
#define LTCA2_SRC00	(*( LTCA2_SRC_type *) 0xF0002FFCu)	/* LTCA2 Service Request Control Register 00 */


/* DMA */
typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;
		/* const */ unsigned int DISS           : 1;
		unsigned int SPEN           : 1;
		unsigned int                : 1;
		unsigned int SBWE           : 1;
		unsigned int FSOE           : 1;
		unsigned int                : 26;
	} B;
	int I;
	unsigned int U;

} DMA_CLC_type;
#define DMA_CLC	(*( DMA_CLC_type *) 0xF0003C00u)	/* DMA Clock Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MOD_REV        : 8;
		/* const */ unsigned int MOD_TYPE       : 8;
		/* const */ unsigned int MOD_NUMBER     : 16;
	} B;
	int I;
	unsigned int U;

} DMA_ID_type;
#define DMA_ID	(*( DMA_ID_type *) 0xF0003C08u)	/* DMA Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CH00           : 1;
		unsigned int CH01           : 1;
		unsigned int CH02           : 1;
		unsigned int CH03           : 1;
		unsigned int CH04           : 1;
		unsigned int CH05           : 1;
		unsigned int CH06           : 1;
		unsigned int CH07           : 1;
		unsigned int CH10           : 1;
		unsigned int CH11           : 1;
		unsigned int CH12           : 1;
		unsigned int CH13           : 1;
		unsigned int CH14           : 1;
		unsigned int CH15           : 1;
		unsigned int CH16           : 1;
		unsigned int CH17           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_CHRSTR_type;
#define DMA_CHRSTR	(*( DMA_CHRSTR_type *) 0xF0003C10u)	/* Channel Reset Request Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int CH00           : 1;
		/* const */ unsigned int CH01           : 1;
		/* const */ unsigned int CH02           : 1;
		/* const */ unsigned int CH03           : 1;
		/* const */ unsigned int CH04           : 1;
		/* const */ unsigned int CH05           : 1;
		/* const */ unsigned int CH06           : 1;
		/* const */ unsigned int CH07           : 1;
		/* const */ unsigned int CH10           : 1;
		/* const */ unsigned int CH11           : 1;
		/* const */ unsigned int CH12           : 1;
		/* const */ unsigned int CH13           : 1;
		/* const */ unsigned int CH14           : 1;
		/* const */ unsigned int CH15           : 1;
		/* const */ unsigned int CH16           : 1;
		/* const */ unsigned int CH17           : 1;
		/* const */ unsigned int HTRE00         : 1;
		/* const */ unsigned int HTRE01         : 1;
		/* const */ unsigned int HTRE02         : 1;
		/* const */ unsigned int HTRE03         : 1;
		/* const */ unsigned int HTRE04         : 1;
		/* const */ unsigned int HTRE05         : 1;
		/* const */ unsigned int HTRE06         : 1;
		/* const */ unsigned int HTRE07         : 1;
		/* const */ unsigned int HTRE10         : 1;
		/* const */ unsigned int HTRE11         : 1;
		/* const */ unsigned int HTRE12         : 1;
		/* const */ unsigned int HTRE13         : 1;
		/* const */ unsigned int HTRE14         : 1;
		/* const */ unsigned int HTRE15         : 1;
		/* const */ unsigned int HTRE16         : 1;
		/* const */ unsigned int HTRE17         : 1;
	} B;
	int I;
	unsigned int U;

} DMA_TRSR_type;
#define DMA_TRSR	(*( DMA_TRSR_type *) 0xF0003C14u)	/* Transaction Request State Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SCH00          : 1;
		unsigned int SCH01          : 1;
		unsigned int SCH02          : 1;
		unsigned int SCH03          : 1;
		unsigned int SCH04          : 1;
		unsigned int SCH05          : 1;
		unsigned int SCH06          : 1;
		unsigned int SCH07          : 1;
		unsigned int SCH10          : 1;
		unsigned int SCH11          : 1;
		unsigned int SCH12          : 1;
		unsigned int SCH13          : 1;
		unsigned int SCH14          : 1;
		unsigned int SCH15          : 1;
		unsigned int SCH16          : 1;
		unsigned int SCH17          : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_STREQ_type;
#define DMA_STREQ	(*( DMA_STREQ_type *) 0xF0003C18u)	/* Software Transaction Request Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ECH00          : 1;
		unsigned int ECH01          : 1;
		unsigned int ECH02          : 1;
		unsigned int ECH03          : 1;
		unsigned int ECH04          : 1;
		unsigned int ECH05          : 1;
		unsigned int ECH06          : 1;
		unsigned int ECH07          : 1;
		unsigned int ECH10          : 1;
		unsigned int ECH11          : 1;
		unsigned int ECH12          : 1;
		unsigned int ECH13          : 1;
		unsigned int ECH14          : 1;
		unsigned int ECH15          : 1;
		unsigned int ECH16          : 1;
		unsigned int ECH17          : 1;
		unsigned int DCH00          : 1;
		unsigned int DCH01          : 1;
		unsigned int DCH02          : 1;
		unsigned int DCH03          : 1;
		unsigned int DCH04          : 1;
		unsigned int DCH05          : 1;
		unsigned int DCH06          : 1;
		unsigned int DCH07          : 1;
		unsigned int DCH10          : 1;
		unsigned int DCH11          : 1;
		unsigned int DCH12          : 1;
		unsigned int DCH13          : 1;
		unsigned int DCH14          : 1;
		unsigned int DCH15          : 1;
		unsigned int DCH16          : 1;
		unsigned int DCH17          : 1;
	} B;
	int I;
	unsigned int U;

} DMA_HTREQ_type;
#define DMA_HTREQ	(*( DMA_HTREQ_type *) 0xF0003C1Cu)	/* Hardware Transaction Request Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ETRL00         : 1;
		unsigned int ETRL01         : 1;
		unsigned int ETRL02         : 1;
		unsigned int ETRL03         : 1;
		unsigned int ETRL04         : 1;
		unsigned int ETRL05         : 1;
		unsigned int ETRL06         : 1;
		unsigned int ETRL07         : 1;
		unsigned int ETRL10         : 1;
		unsigned int ETRL11         : 1;
		unsigned int ETRL12         : 1;
		unsigned int ETRL13         : 1;
		unsigned int ETRL14         : 1;
		unsigned int ETRL15         : 1;
		unsigned int ETRL16         : 1;
		unsigned int ETRL17         : 1;
		unsigned int EME0SER        : 1;
		unsigned int EME0DER        : 1;
		unsigned int EME1SER        : 1;
		unsigned int EME1DER        : 1;
		unsigned int ME0INP         : 4;
		unsigned int ME1INP         : 4;
		unsigned int TRLINP         : 4;
	} B;
	int I;
	unsigned int U;

} DMA_EER_type;
#define DMA_EER	(*( DMA_EER_type *) 0xF0003C20u)	/* Enable Error Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TRL00          : 1;
		/* const */ unsigned int TRL01          : 1;
		/* const */ unsigned int TRL02          : 1;
		/* const */ unsigned int TRL03          : 1;
		/* const */ unsigned int TRL04          : 1;
		/* const */ unsigned int TRL05          : 1;
		/* const */ unsigned int TRL06          : 1;
		/* const */ unsigned int TRL07          : 1;
		/* const */ unsigned int TRL10          : 1;
		/* const */ unsigned int TRL11          : 1;
		/* const */ unsigned int TRL12          : 1;
		/* const */ unsigned int TRL13          : 1;
		/* const */ unsigned int TRL14          : 1;
		/* const */ unsigned int TRL15          : 1;
		/* const */ unsigned int TRL16          : 1;
		/* const */ unsigned int TRL17          : 1;
		/* const */ unsigned int ME0SER         : 1;
		/* const */ unsigned int ME0DER         : 1;
		/* const */ unsigned int ME1SER         : 1;
		/* const */ unsigned int ME1DER         : 1;
		/* const */ unsigned int FPI0ER         : 1;
		/* const */ unsigned int FPI1ER         : 1;
		/* const */ unsigned int                : 2;
		/* const */ unsigned int LECME0         : 3;
		/* const */ unsigned int MLI0           : 1;
		/* const */ unsigned int LECME1         : 3;
		/* const */ unsigned int MLI1           : 1;
	} B;
	int I;
	unsigned int U;

} DMA_ERRSR_type;
#define DMA_ERRSR	(*( DMA_ERRSR_type *) 0xF0003C24u)	/* Error Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CTRL00         : 1;
		unsigned int CTRL01         : 1;
		unsigned int CTRL02         : 1;
		unsigned int CTRL03         : 1;
		unsigned int CTRL04         : 1;
		unsigned int CTRL05         : 1;
		unsigned int CTRL06         : 1;
		unsigned int CTRL07         : 1;
		unsigned int CTRL10         : 1;
		unsigned int CTRL11         : 1;
		unsigned int CTRL12         : 1;
		unsigned int CTRL13         : 1;
		unsigned int CTRL14         : 1;
		unsigned int CTRL15         : 1;
		unsigned int CTRL16         : 1;
		unsigned int CTRL17         : 1;
		unsigned int CME0SER        : 1;
		unsigned int CME0DER        : 1;
		unsigned int CME1SER        : 1;
		unsigned int CME1DER        : 1;
		unsigned int CFPI0ER        : 1;
		unsigned int CFPI1ER        : 1;
		unsigned int                : 5;
		unsigned int CLRMLI0        : 1;
		unsigned int                : 3;
		unsigned int CLRMLI1        : 1;
	} B;
	int I;
	unsigned int U;

} DMA_CLRE_type;
#define DMA_CLRE	(*( DMA_CLRE_type *) 0xF0003C28u)	/* Clear Error Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SIDMA0         : 1;
		unsigned int SIDMA1         : 1;
		unsigned int SIDMA2         : 1;
		unsigned int SIDMA3         : 1;
		unsigned int SIDMA4         : 1;
		unsigned int SIDMA5         : 1;
		unsigned int SIDMA6         : 1;
		unsigned int SIDMA7         : 1;
		unsigned int SIDMA8         : 1;
		unsigned int SIDMA9         : 1;
		unsigned int SIDMA10        : 1;
		unsigned int SIDMA11        : 1;
		unsigned int SIDMA12        : 1;
		unsigned int SIDMA13        : 1;
		unsigned int SIDMA14        : 1;
		unsigned int SIDMA15        : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_GINTR_type;
#define DMA_GINTR	(*( DMA_GINTR_type *) 0xF0003C2Cu)	/* DMA Global Interrupt Set Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int ME0RS          : 1;
		/* const */ unsigned int CH0            : 3;
		/* const */ unsigned int ME0WS          : 1;
		/* const */ unsigned int                : 3;
		/* const */ unsigned int ME1RS          : 1;
		/* const */ unsigned int CH1            : 3;
		/* const */ unsigned int ME1WS          : 1;
		/* const */ unsigned int                : 19;
	} B;
	int I;
	unsigned int U;

} DMA_MESR_type;
#define DMA_MESR	(*( DMA_MESR_type *) 0xF0003C30u)	/* Move Engine Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int ME0R           : 32;
	} B;
	int I;
	unsigned int U;

} DMA_ME0R_type;
#define DMA_ME0R	(*( DMA_ME0R_type *) 0xF0003C34u)	/* Move Engine 0 Read Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int ME1R           : 32;
	} B;
	int I;
	unsigned int U;

} DMA_ME1R_type;
#define DMA_ME1R	(*( DMA_ME1R_type *) 0xF0003C38u)	/* Move Engine 1 Read Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PAT00          : 8;
		unsigned int PAT01          : 8;
		unsigned int PAT02          : 8;
		unsigned int PAT03          : 8;
	} B;
	int I;
	unsigned int U;

} DMA_ME0PR_type;
#define DMA_ME0PR	(*( DMA_ME0PR_type *) 0xF0003C3Cu)	/* Move Engine 0 Pattern Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PAT10          : 8;
		unsigned int PAT11          : 8;
		unsigned int PAT12          : 8;
		unsigned int PAT13          : 8;
	} B;
	int I;
	unsigned int U;

} DMA_ME1PR_type;
#define DMA_ME1PR	(*( DMA_ME1PR_type *) 0xF0003C40u)	/* Move Engine 1 Pattern Register */

typedef volatile union
{
	struct
	{ 
		unsigned int AEN0           : 1;
		unsigned int AEN1           : 1;
		unsigned int AEN2           : 1;
		unsigned int AEN3           : 1;
		unsigned int AEN4           : 1;
		unsigned int AEN5           : 1;
		unsigned int AEN6           : 1;
		unsigned int AEN7           : 1;
		unsigned int AEN8           : 1;
		unsigned int AEN9           : 1;
		unsigned int AEN10          : 1;
		unsigned int AEN11          : 1;
		unsigned int AEN12          : 1;
		unsigned int AEN13          : 1;
		unsigned int AEN14          : 1;
		unsigned int AEN15          : 1;
		unsigned int AEN16          : 1;
		unsigned int AEN17          : 1;
		unsigned int AEN18          : 1;
		unsigned int AEN19          : 1;
		unsigned int AEN20          : 1;
		unsigned int AEN21          : 1;
		unsigned int AEN22          : 1;
		unsigned int AEN23          : 1;
		unsigned int AEN24          : 1;
		unsigned int AEN25          : 1;
		unsigned int AEN26          : 1;
		unsigned int AEN27          : 1;
		unsigned int AEN28          : 1;
		unsigned int AEN29          : 1;
		unsigned int AEN30          : 1;
		unsigned int AEN31          : 1;
	} B;
	int I;
	unsigned int U;

} DMA_ME0AENR_type;
#define DMA_ME0AENR	(*( DMA_ME0AENR_type *) 0xF0003C44u)	/* Move Engine 0 Access Enable Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SLICE0         : 5;
		unsigned int SIZE0          : 3;
		unsigned int SLICE1         : 5;
		unsigned int SIZE1          : 3;
		unsigned int SLICE2         : 5;
		unsigned int SIZE2          : 3;
		unsigned int SLICE3         : 5;
		unsigned int SIZE3          : 3;
	} B;
	int I;
	unsigned int U;

} DMA_ME0ARR_type;
#define DMA_ME0ARR	(*( DMA_ME0ARR_type *) 0xF0003C48u)	/* Move Engine 0 Access Range Register */

typedef volatile union
{
	struct
	{ 
		unsigned int AEN0           : 1;
		unsigned int AEN1           : 1;
		unsigned int AEN2           : 1;
		unsigned int AEN3           : 1;
		unsigned int AEN4           : 1;
		unsigned int AEN5           : 1;
		unsigned int AEN6           : 1;
		unsigned int AEN7           : 1;
		unsigned int AEN8           : 1;
		unsigned int AEN9           : 1;
		unsigned int AEN10          : 1;
		/* const */ unsigned int AEN11          : 1;
		unsigned int AEN12          : 1;
		unsigned int AEN13          : 1;
		unsigned int AEN14          : 1;
		unsigned int AEN15          : 1;
		unsigned int AEN16          : 1;
		unsigned int AEN17          : 1;
		unsigned int AEN18          : 1;
		unsigned int AEN19          : 1;
		unsigned int AEN20          : 1;
		unsigned int AEN21          : 1;
		unsigned int AEN22          : 1;
		unsigned int AEN23          : 1;
		unsigned int AEN24          : 1;
		unsigned int AEN25          : 1;
		unsigned int AEN26          : 1;
		unsigned int AEN27          : 1;
		unsigned int AEN28          : 1;
		unsigned int AEN29          : 1;
		unsigned int AEN30          : 1;
		unsigned int AEN31          : 1;
	} B;
	int I;
	unsigned int U;

} DMA_ME1AENR_type;
#define DMA_ME1AENR	(*( DMA_ME1AENR_type *) 0xF0003C4Cu)	/* Move Engine 1 Access Enable Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SLICE0         : 5;
		unsigned int SIZE0          : 3;
		unsigned int SLICE1         : 5;
		unsigned int SIZE1          : 3;
		unsigned int SLICE2         : 5;
		unsigned int SIZE2          : 3;
		unsigned int SLICE3         : 5;
		unsigned int SIZE3          : 3;
	} B;
	int I;
	unsigned int U;

} DMA_ME1ARR_type;
#define DMA_ME1ARR	(*( DMA_ME1ARR_type *) 0xF0003C50u)	/* Move Engine 1 Access Range Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int ICH00          : 1;
		/* const */ unsigned int ICH01          : 1;
		/* const */ unsigned int ICH02          : 1;
		/* const */ unsigned int ICH03          : 1;
		/* const */ unsigned int ICH04          : 1;
		/* const */ unsigned int ICH05          : 1;
		/* const */ unsigned int ICH06          : 1;
		/* const */ unsigned int ICH07          : 1;
		/* const */ unsigned int ICH10          : 1;
		/* const */ unsigned int ICH11          : 1;
		/* const */ unsigned int ICH12          : 1;
		/* const */ unsigned int ICH13          : 1;
		/* const */ unsigned int ICH14          : 1;
		/* const */ unsigned int ICH15          : 1;
		/* const */ unsigned int ICH16          : 1;
		/* const */ unsigned int ICH17          : 1;
		/* const */ unsigned int IPM00          : 1;
		/* const */ unsigned int IPM01          : 1;
		/* const */ unsigned int IPM02          : 1;
		/* const */ unsigned int IPM03          : 1;
		/* const */ unsigned int IPM04          : 1;
		/* const */ unsigned int IPM05          : 1;
		/* const */ unsigned int IPM06          : 1;
		/* const */ unsigned int IPM07          : 1;
		/* const */ unsigned int IPM10          : 1;
		/* const */ unsigned int IPM11          : 1;
		/* const */ unsigned int IPM12          : 1;
		/* const */ unsigned int IPM13          : 1;
		/* const */ unsigned int IPM14          : 1;
		/* const */ unsigned int IPM15          : 1;
		/* const */ unsigned int IPM16          : 1;
		/* const */ unsigned int IPM17          : 1;
	} B;
	int I;
	unsigned int U;

} DMA_INTSR_type;
#define DMA_INTSR	(*( DMA_INTSR_type *) 0xF0003C54u)	/* Interrupt Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CICH00         : 1;
		unsigned int CICH01         : 1;
		unsigned int CICH02         : 1;
		unsigned int CICH03         : 1;
		unsigned int CICH04         : 1;
		unsigned int CICH05         : 1;
		unsigned int CICH06         : 1;
		unsigned int CICH07         : 1;
		unsigned int CICH10         : 1;
		unsigned int CICH11         : 1;
		unsigned int CICH12         : 1;
		unsigned int CICH13         : 1;
		unsigned int CICH14         : 1;
		unsigned int CICH15         : 1;
		unsigned int CICH16         : 1;
		unsigned int CICH17         : 1;
		unsigned int CWRP00         : 1;
		unsigned int CWRP01         : 1;
		unsigned int CWRP02         : 1;
		unsigned int CWRP03         : 1;
		unsigned int CWRP04         : 1;
		unsigned int CWRP05         : 1;
		unsigned int CWRP06         : 1;
		unsigned int CWRP07         : 1;
		unsigned int CWRP10         : 1;
		unsigned int CWRP11         : 1;
		unsigned int CWRP12         : 1;
		unsigned int CWRP13         : 1;
		unsigned int CWRP14         : 1;
		unsigned int CWRP15         : 1;
		unsigned int CWRP16         : 1;
		unsigned int CWRP17         : 1;
	} B;
	int I;
	unsigned int U;

} DMA_INTCR_type;
#define DMA_INTCR	(*( DMA_INTCR_type *) 0xF0003C58u)	/* Interrupt Clear Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int WRPS00         : 1;
		/* const */ unsigned int WRPS01         : 1;
		/* const */ unsigned int WRPS02         : 1;
		/* const */ unsigned int WRPS03         : 1;
		/* const */ unsigned int WRPS04         : 1;
		/* const */ unsigned int WRPS05         : 1;
		/* const */ unsigned int WRPS06         : 1;
		/* const */ unsigned int WRPS07         : 1;
		/* const */ unsigned int WRPS10         : 1;
		/* const */ unsigned int WRPS11         : 1;
		/* const */ unsigned int WRPS12         : 1;
		/* const */ unsigned int WRPS13         : 1;
		/* const */ unsigned int WRPS14         : 1;
		/* const */ unsigned int WRPS15         : 1;
		/* const */ unsigned int WRPS16         : 1;
		/* const */ unsigned int WRPS17         : 1;
		/* const */ unsigned int WRPD00         : 1;
		/* const */ unsigned int WRPD01         : 1;
		/* const */ unsigned int WRPD02         : 1;
		/* const */ unsigned int WRPD03         : 1;
		/* const */ unsigned int WRPD04         : 1;
		/* const */ unsigned int WRPD05         : 1;
		/* const */ unsigned int WRPD06         : 1;
		/* const */ unsigned int WRPD07         : 1;
		/* const */ unsigned int WRPD10         : 1;
		/* const */ unsigned int WRPD11         : 1;
		/* const */ unsigned int WRPD12         : 1;
		/* const */ unsigned int WRPD13         : 1;
		/* const */ unsigned int WRPD14         : 1;
		/* const */ unsigned int WRPD15         : 1;
		/* const */ unsigned int WRPD16         : 1;
		/* const */ unsigned int WRPD17         : 1;
	} B;
	int I;
	unsigned int U;

} DMA_WRPSR_type;
#define DMA_WRPSR	(*( DMA_WRPSR_type *) 0xF0003C5Cu)	/* Wrap Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int BTRC0          : 2;
		unsigned int BCHS0          : 3;
		unsigned int BRL0           : 1;
		unsigned int                : 2;
		unsigned int BTRC1          : 2;
		unsigned int BCHS1          : 3;
		unsigned int BRL1           : 1;
		unsigned int                : 18;
	} B;
	int I;
	unsigned int U;

} DMA_OCDSR_type;
#define DMA_OCDSR	(*( DMA_OCDSR_type *) 0xF0003C64u)	/* OCDS Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SUSEN00        : 1;
		unsigned int SUSEN01        : 1;
		unsigned int SUSEN02        : 1;
		unsigned int SUSEN03        : 1;
		unsigned int SUSEN04        : 1;
		unsigned int SUSEN05        : 1;
		unsigned int SUSEN06        : 1;
		unsigned int SUSEN07        : 1;
		unsigned int SUSEN10        : 1;
		unsigned int SUSEN11        : 1;
		unsigned int SUSEN12        : 1;
		unsigned int SUSEN13        : 1;
		unsigned int SUSEN14        : 1;
		unsigned int SUSEN15        : 1;
		unsigned int SUSEN16        : 1;
		unsigned int SUSEN17        : 1;
		/* const */ unsigned int SUSAC00        : 1;
		/* const */ unsigned int SUSAC01        : 1;
		/* const */ unsigned int SUSAC02        : 1;
		/* const */ unsigned int SUSAC03        : 1;
		/* const */ unsigned int SUSAC04        : 1;
		/* const */ unsigned int SUSAC05        : 1;
		/* const */ unsigned int SUSAC06        : 1;
		/* const */ unsigned int SUSAC07        : 1;
		/* const */ unsigned int SUSAC10        : 1;
		/* const */ unsigned int SUSAC11        : 1;
		/* const */ unsigned int SUSAC12        : 1;
		/* const */ unsigned int SUSAC13        : 1;
		/* const */ unsigned int SUSAC14        : 1;
		/* const */ unsigned int SUSAC15        : 1;
		/* const */ unsigned int SUSAC16        : 1;
		/* const */ unsigned int SUSAC17        : 1;
	} B;
	int I;
	unsigned int U;

} DMA_SUSPMR_type;
#define DMA_SUSPMR	(*( DMA_SUSPMR_type *) 0xF0003C68u)	/* Suspend Mode Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TCOUNT         : 9;
		/* const */ unsigned int                : 6;
		/* const */ unsigned int LXO            : 1;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_CHSR_type;
#define DMA_CHSR00	(*( DMA_CHSR_type *) 0xF0003C80u)	/* Channel 00 Status Register */
#define DMA_CHSR01	(*( DMA_CHSR_type *) 0xF0003CA0u)	/* DMA Channel 01 Status Register */
#define DMA_CHSR02	(*( DMA_CHSR_type *) 0xF0003CC0u)	/* DMA Channel 02 Status Register */
#define DMA_CHSR03	(*( DMA_CHSR_type *) 0xF0003CE0u)	/* DMA Channel 03 Status Register */
#define DMA_CHSR04	(*( DMA_CHSR_type *) 0xF0003D00u)	/* DMA Channel 04 Status Register */
#define DMA_CHSR05	(*( DMA_CHSR_type *) 0xF0003D20u)	/* DMA Channel 05 Status Register */
#define DMA_CHSR06	(*( DMA_CHSR_type *) 0xF0003D40u)	/* DMA Channel 06 Status Register */
#define DMA_CHSR07	(*( DMA_CHSR_type *) 0xF0003D60u)	/* DMA Channel 07 Status Register */
#define DMA_CHSR10	(*( DMA_CHSR_type *) 0xF0003D80u)	/* DMA Channel 10 Status Register */
#define DMA_CHSR11	(*( DMA_CHSR_type *) 0xF0003DA0u)	/* DMA Channel 11 Status Register */
#define DMA_CHSR12	(*( DMA_CHSR_type *) 0xF0003DC0u)	/* DMA Channel 12 Status Register */
#define DMA_CHSR13	(*( DMA_CHSR_type *) 0xF0003DE0u)	/* DMA Channel 13 Status Register */
#define DMA_CHSR14	(*( DMA_CHSR_type *) 0xF0003E00u)	/* DMA Channel 14 Status Register */
#define DMA_CHSR15	(*( DMA_CHSR_type *) 0xF0003E20u)	/* DMA Channel 15 Status Register */
#define DMA_CHSR16	(*( DMA_CHSR_type *) 0xF0003E40u)	/* DMA Channel 16 Status Register */
#define DMA_CHSR17	(*( DMA_CHSR_type *) 0xF0003E60u)	/* DMA Channel 17 Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TREL           : 9;
		unsigned int                : 4;
		unsigned int PRSEL          : 3;
		unsigned int BLKM           : 3;
		unsigned int RROAT          : 1;
		unsigned int CHMODE         : 1;
		unsigned int CHDW           : 2;
		unsigned int                : 1;
		unsigned int PATSEL         : 2;
		unsigned int                : 2;
		unsigned int CHPRIO         : 1;
		unsigned int                : 1;
		unsigned int DMAPRIO        : 1;
		unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} DMA_CHCR_type;
#define DMA_CHCR00	(*( DMA_CHCR_type *) 0xF0003C84u)	/* DMA Channel 00 Control Register */
#define DMA_CHCR01	(*( DMA_CHCR_type *) 0xF0003CA4u)	/* DMA Channel 01 Control Register */
#define DMA_CHCR02	(*( DMA_CHCR_type *) 0xF0003CC4u)	/* DMA Channel 02 Control Register */
#define DMA_CHCR03	(*( DMA_CHCR_type *) 0xF0003CE4u)	/* DMA Channel 03 Control Register */
#define DMA_CHCR04	(*( DMA_CHCR_type *) 0xF0003D04u)	/* DMA Channel 04 Control Register */
#define DMA_CHCR05	(*( DMA_CHCR_type *) 0xF0003D24u)	/* DMA Channel 05 Control Register */
#define DMA_CHCR06	(*( DMA_CHCR_type *) 0xF0003D44u)	/* DMA Channel 06 Control Register */
#define DMA_CHCR07	(*( DMA_CHCR_type *) 0xF0003D64u)	/* DMA Channel 07 Control Register */
#define DMA_CHCR10	(*( DMA_CHCR_type *) 0xF0003D84u)	/* DMA Channel 10 Control Register */
#define DMA_CHCR11	(*( DMA_CHCR_type *) 0xF0003DA4u)	/* DMA Channel 11 Control Register */
#define DMA_CHCR12	(*( DMA_CHCR_type *) 0xF0003DC4u)	/* DMA Channel 12 Control Register */
#define DMA_CHCR13	(*( DMA_CHCR_type *) 0xF0003DE4u)	/* DMA Channel 13 Control Register */
#define DMA_CHCR14	(*( DMA_CHCR_type *) 0xF0003E04u)	/* DMA Channel 14 Control Register */
#define DMA_CHCR15	(*( DMA_CHCR_type *) 0xF0003E24u)	/* DMA Channel 15 Control Register */
#define DMA_CHCR16	(*( DMA_CHCR_type *) 0xF0003E44u)	/* DMA Channel 16 Control Register */
#define DMA_CHCR17	(*( DMA_CHCR_type *) 0xF0003E64u)	/* DMA Channel 17 Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int WRPSE          : 1;
		unsigned int WRPDE          : 1;
		unsigned int INTCT          : 2;
		unsigned int WRPP           : 4;
		unsigned int INTP           : 4;
		unsigned int IRDV           : 4;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_CHICR_type;
#define DMA_CHICR00	(*( DMA_CHICR_type *) 0xF0003C88u)	/* DMA Channel 00 Interrupt Control Register */
#define DMA_CHICR01	(*( DMA_CHICR_type *) 0xF0003CA8u)	/* DMA Channel 01 Interrupt Control Register */
#define DMA_CHICR02	(*( DMA_CHICR_type *) 0xF0003CC8u)	/* DMA Channel 02 Interrupt Control Register */
#define DMA_CHICR03	(*( DMA_CHICR_type *) 0xF0003CE8u)	/* DMA Channel 03 Interrupt Control Register */
#define DMA_CHICR04	(*( DMA_CHICR_type *) 0xF0003D08u)	/* DMA Channel 04 Interrupt Control Register */
#define DMA_CHICR05	(*( DMA_CHICR_type *) 0xF0003D28u)	/* DMA Channel 05 Interrupt Control Register */
#define DMA_CHICR06	(*( DMA_CHICR_type *) 0xF0003D48u)	/* DMA Channel 06 Interrupt Control Register */
#define DMA_CHICR07	(*( DMA_CHICR_type *) 0xF0003D68u)	/* DMA Channel 07 Interrupt Control Register */
#define DMA_CHICR10	(*( DMA_CHICR_type *) 0xF0003D88u)	/* DMA Channel 10 Interrupt Control Register */
#define DMA_CHICR11	(*( DMA_CHICR_type *) 0xF0003DA8u)	/* DMA Channel 11 Interrupt Control Register */
#define DMA_CHICR12	(*( DMA_CHICR_type *) 0xF0003DC8u)	/* DMA Channel 12 Interrupt Control Register */
#define DMA_CHICR13	(*( DMA_CHICR_type *) 0xF0003DE8u)	/* DMA Channel 13 Interrupt Control Register */
#define DMA_CHICR14	(*( DMA_CHICR_type *) 0xF0003E08u)	/* DMA Channel 14 Interrupt Control Register */
#define DMA_CHICR15	(*( DMA_CHICR_type *) 0xF0003E28u)	/* DMA Channel 15 Interrupt Control Register */
#define DMA_CHICR16	(*( DMA_CHICR_type *) 0xF0003E48u)	/* DMA Channel 16 Interrupt Control Register */
#define DMA_CHICR17	(*( DMA_CHICR_type *) 0xF0003E68u)	/* DMA Channel 17 Interrupt Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SMF            : 3;
		unsigned int INCS           : 1;
		unsigned int DMF            : 3;
		unsigned int INCD           : 1;
		unsigned int CBLS           : 4;
		unsigned int CBLD           : 4;
		unsigned int SHCT           : 2;
		unsigned int                : 14;
	} B;
	int I;
	unsigned int U;

} DMA_ADRCR_type;
#define DMA_ADRCR00	(*( DMA_ADRCR_type *) 0xF0003C8Cu)	/* DMA Channel 00 Address Control Register */
#define DMA_ADRCR01	(*( DMA_ADRCR_type *) 0xF0003CACu)	/* DMA Channel 01 Address Control Register */
#define DMA_ADRCR02	(*( DMA_ADRCR_type *) 0xF0003CCCu)	/* DMA Channel 02 Address Control Register */
#define DMA_ADRCR03	(*( DMA_ADRCR_type *) 0xF0003CECu)	/* DMA Channel 03 Address Control Register */
#define DMA_ADRCR04	(*( DMA_ADRCR_type *) 0xF0003D0Cu)	/* DMA Channel 04 Address Control Register */
#define DMA_ADRCR05	(*( DMA_ADRCR_type *) 0xF0003D2Cu)	/* DMA Channel 05 Address Control Register */
#define DMA_ADRCR06	(*( DMA_ADRCR_type *) 0xF0003D4Cu)	/* DMA Channel 06 Address Control Register */
#define DMA_ADRCR07	(*( DMA_ADRCR_type *) 0xF0003D6Cu)	/* DMA Channel 07 Address Control Register */
#define DMA_ADRCR10	(*( DMA_ADRCR_type *) 0xF0003D8Cu)	/* DMA Channel 10 Address Control Register */
#define DMA_ADRCR11	(*( DMA_ADRCR_type *) 0xF0003DACu)	/* DMA Channel 11 Address Control Register */
#define DMA_ADRCR12	(*( DMA_ADRCR_type *) 0xF0003DCCu)	/* DMA Channel 12 Address Control Register */
#define DMA_ADRCR13	(*( DMA_ADRCR_type *) 0xF0003DECu)	/* DMA Channel 13 Address Control Register */
#define DMA_ADRCR14	(*( DMA_ADRCR_type *) 0xF0003E0Cu)	/* DMA Channel 14 Address Control Register */
#define DMA_ADRCR15	(*( DMA_ADRCR_type *) 0xF0003E2Cu)	/* DMA Channel 15 Address Control Register */
#define DMA_ADRCR16	(*( DMA_ADRCR_type *) 0xF0003E4Cu)	/* DMA Channel 16 Address Control Register */
#define DMA_ADRCR17	(*( DMA_ADRCR_type *) 0xF0003E6Cu)	/* DMA Channel 17 Address Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SADR           : 32;
	} B;
	int I;
	unsigned int U;

} DMA_SADR_type;
#define DMA_SADR00	(*( DMA_SADR_type *) 0xF0003C90u)	/* DMA Channel 00 Source Address Register */
#define DMA_SADR01	(*( DMA_SADR_type *) 0xF0003CB0u)	/* DMA Channel 01 Source Address Register */
#define DMA_SADR02	(*( DMA_SADR_type *) 0xF0003CD0u)	/* DMA Channel 02 Source Address Register */
#define DMA_SADR03	(*( DMA_SADR_type *) 0xF0003CF0u)	/* DMA Channel 03 Source Address Register */
#define DMA_SADR04	(*( DMA_SADR_type *) 0xF0003D10u)	/* DMA Channel 04 Source Address Register */
#define DMA_SADR05	(*( DMA_SADR_type *) 0xF0003D30u)	/* DMA Channel 05 Source Address Register */
#define DMA_SADR06	(*( DMA_SADR_type *) 0xF0003D50u)	/* DMA Channel 06 Source Address Register */
#define DMA_SADR07	(*( DMA_SADR_type *) 0xF0003D70u)	/* DMA Channel 07 Source Address Register */
#define DMA_SADR10	(*( DMA_SADR_type *) 0xF0003D90u)	/* DMA Channel 10 Source Address Register */
#define DMA_SADR11	(*( DMA_SADR_type *) 0xF0003DB0u)	/* DMA Channel 11 Source Address Register */
#define DMA_SADR12	(*( DMA_SADR_type *) 0xF0003DD0u)	/* DMA Channel 12 Source Address Register */
#define DMA_SADR13	(*( DMA_SADR_type *) 0xF0003DF0u)	/* DMA Channel 13 Source Address Register */
#define DMA_SADR14	(*( DMA_SADR_type *) 0xF0003E10u)	/* DMA Channel 14 Source Address Register */
#define DMA_SADR15	(*( DMA_SADR_type *) 0xF0003E30u)	/* DMA Channel 15 Source Address Register */
#define DMA_SADR16	(*( DMA_SADR_type *) 0xF0003E50u)	/* DMA Channel 16 Source Address Register */
#define DMA_SADR17	(*( DMA_SADR_type *) 0xF0003E70u)	/* DMA Channel 17 Source Address Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DADR           : 32;
	} B;
	int I;
	unsigned int U;

} DMA_DADR_type;
#define DMA_DADR00	(*( DMA_DADR_type *) 0xF0003C94u)	/* DMA Channel 00 Destination Address Register */
#define DMA_DADR01	(*( DMA_DADR_type *) 0xF0003CB4u)	/* DMA Channel 01 Destination Address Register */
#define DMA_DADR02	(*( DMA_DADR_type *) 0xF0003CD4u)	/* DMA Channel 02 Destination Address Register */
#define DMA_DADR03	(*( DMA_DADR_type *) 0xF0003CF4u)	/* DMA Channel 03 Destination Address Register */
#define DMA_DADR04	(*( DMA_DADR_type *) 0xF0003D14u)	/* DMA Channel 04 Destination Address Register */
#define DMA_DADR05	(*( DMA_DADR_type *) 0xF0003D34u)	/* DMA Channel 05 Destination Address Register */
#define DMA_DADR06	(*( DMA_DADR_type *) 0xF0003D54u)	/* DMA Channel 06 Destination Address Register */
#define DMA_DADR07	(*( DMA_DADR_type *) 0xF0003D74u)	/* DMA Channel 07 Destination Address Register */
#define DMA_DADR10	(*( DMA_DADR_type *) 0xF0003D94u)	/* DMA Channel 10 Destination Address Register */
#define DMA_DADR11	(*( DMA_DADR_type *) 0xF0003DB4u)	/* DMA Channel 11 Destination Address Register */
#define DMA_DADR12	(*( DMA_DADR_type *) 0xF0003DD4u)	/* DMA Channel 12 Destination Address Register */
#define DMA_DADR13	(*( DMA_DADR_type *) 0xF0003DF4u)	/* DMA Channel 13 Destination Address Register */
#define DMA_DADR14	(*( DMA_DADR_type *) 0xF0003E14u)	/* DMA Channel 14 Destination Address Register */
#define DMA_DADR15	(*( DMA_DADR_type *) 0xF0003E34u)	/* DMA Channel 15 Destination Address Register */
#define DMA_DADR16	(*( DMA_DADR_type *) 0xF0003E54u)	/* DMA Channel 16 Destination Address Register */
#define DMA_DADR17	(*( DMA_DADR_type *) 0xF0003E74u)	/* DMA Channel 17 Destination Address Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int SHADR          : 32;
	} B;
	int I;
	unsigned int U;

} DMA_SHADR_type;
#define DMA_SHADR00	(*( DMA_SHADR_type *) 0xF0003C98u)	/* Channel 00 Shadowed Address Register */
#define DMA_SHADR01	(*( DMA_SHADR_type *) 0xF0003CB8u)	/* DMA Channel 01 Shadowed Address Register */
#define DMA_SHADR02	(*( DMA_SHADR_type *) 0xF0003CD8u)	/* DMA Channel 02 Shadowed Address Register */
#define DMA_SHADR03	(*( DMA_SHADR_type *) 0xF0003CF8u)	/* DMA Channel 03 Shadowed Address Register */
#define DMA_SHADR04	(*( DMA_SHADR_type *) 0xF0003D18u)	/* DMA Channel 04 Shadowed Address Register */
#define DMA_SHADR05	(*( DMA_SHADR_type *) 0xF0003D38u)	/* DMA Channel 05 Shadowed Address Register */
#define DMA_SHADR06	(*( DMA_SHADR_type *) 0xF0003D58u)	/* DMA Channel 06 Shadowed Address Register */
#define DMA_SHADR07	(*( DMA_SHADR_type *) 0xF0003D78u)	/* DMA Channel 07 Shadowed Address Register */
#define DMA_SHADR10	(*( DMA_SHADR_type *) 0xF0003D98u)	/* DMA Channel 10 Shadowed Address Register */
#define DMA_SHADR11	(*( DMA_SHADR_type *) 0xF0003DB8u)	/* DMA Channel 11 Shadowed Address Register */
#define DMA_SHADR12	(*( DMA_SHADR_type *) 0xF0003DD8u)	/* DMA Channel 12 Shadowed Address Register */
#define DMA_SHADR13	(*( DMA_SHADR_type *) 0xF0003DF8u)	/* DMA Channel 13 Shadowed Address Register */
#define DMA_SHADR14	(*( DMA_SHADR_type *) 0xF0003E18u)	/* DMA Channel 14 Shadowed Address Register */
#define DMA_SHADR15	(*( DMA_SHADR_type *) 0xF0003E38u)	/* DMA Channel 15 Shadowed Address Register */
#define DMA_SHADR16	(*( DMA_SHADR_type *) 0xF0003E58u)	/* DMA Channel 16 Shadowed Address Register */
#define DMA_SHADR17	(*( DMA_SHADR_type *) 0xF0003E78u)	/* DMA Channel 17 Shadowed Address Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_SYSSRC4_type;
#define DMA_SYSSRC4	(*( DMA_SYSSRC4_type *) 0xF0003E8Cu)	/* System Interrupt Service Request Control Register 4 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_SYSSRC3_type;
#define DMA_SYSSRC3	(*( DMA_SYSSRC3_type *) 0xF0003E90u)	/* System Interrupt Service Request Control Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_SYSSRC2_type;
#define DMA_SYSSRC2	(*( DMA_SYSSRC2_type *) 0xF0003E94u)	/* System Interrupt Service Request Control Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_SYSSRC1_type;
#define DMA_SYSSRC1	(*( DMA_SYSSRC1_type *) 0xF0003E98u)	/* System Interrupt Service Request Control Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_SYSSRC0_type;
#define DMA_SYSSRC0	(*( DMA_SYSSRC0_type *) 0xF0003E9Cu)	/* System Interrupt Service Request Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_MLI0SRC3_type;
#define DMA_MLI0SRC3	(*( DMA_MLI0SRC3_type *) 0xF0003EA0u)	/* MLI 0 Service Request Control Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_MLI0SRC2_type;
#define DMA_MLI0SRC2	(*( DMA_MLI0SRC2_type *) 0xF0003EA4u)	/* MLI 0 Service Request Control Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_MLI0SRC1_type;
#define DMA_MLI0SRC1	(*( DMA_MLI0SRC1_type *) 0xF0003EA8u)	/* MLI 0 Service Request Control Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_MLI0SRC0_type;
#define DMA_MLI0SRC0	(*( DMA_MLI0SRC0_type *) 0xF0003EACu)	/* MLI 0 Service Request Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_MLI1SRC1_type;
#define DMA_MLI1SRC1	(*( DMA_MLI1SRC1_type *) 0xF0003EB8u)	/* MLI 1 Service Request Control Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_MLI1SRC0_type;
#define DMA_MLI1SRC0	(*( DMA_MLI1SRC0_type *) 0xF0003EBCu)	/* MLI 1 Service Request Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_SRC7_type;
#define DMA_SRC7	(*( DMA_SRC7_type *) 0xF0003EE0u)	/* DMA Service Request Control Register 7 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_SRC6_type;
#define DMA_SRC6	(*( DMA_SRC6_type *) 0xF0003EE4u)	/* DMA Service Request Control Register 6 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_SRC5_type;
#define DMA_SRC5	(*( DMA_SRC5_type *) 0xF0003EE8u)	/* DMA Service Request Control Register 5 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_SRC4_type;
#define DMA_SRC4	(*( DMA_SRC4_type *) 0xF0003EECu)	/* DMA Service Request Control Register 4 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_SRC3_type;
#define DMA_SRC3	(*( DMA_SRC3_type *) 0xF0003EF0u)	/* DMA Service Request Control Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_SRC2_type;
#define DMA_SRC2	(*( DMA_SRC2_type *) 0xF0003EF4u)	/* DMA Service Request Control Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_SRC1_type;
#define DMA_SRC1	(*( DMA_SRC1_type *) 0xF0003EF8u)	/* DMA Service Request Control Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_SRC0_type;
#define DMA_SRC0	(*( DMA_SRC0_type *) 0xF0003EFCu)	/* DMA Service Request Control Register 0 */


/* MultiCAN */
typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;
		/* const */ unsigned int DISS           : 1;
		unsigned int SPEN           : 1;
		unsigned int EDIS           : 1;
		unsigned int SBWE           : 1;
		unsigned int FSOE           : 1;
		unsigned int                : 26;
	} B;
	int I;
	unsigned int U;

} CAN_CLC_type;
#define CAN_CLC	(*( CAN_CLC_type *) 0xF0004000u)	/* MultiCAN Clock Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MOD_REV        : 8;
		/* const */ unsigned int MOD_TYPE       : 8;
		/* const */ unsigned int MOD_NUMBER     : 16;
	} B;
	int I;
	unsigned int U;

} CAN_ID_type;
#define CAN_ID	(*( CAN_ID_type *) 0xF0004008u)	/* MultiCAN Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int STEP           : 10;
		unsigned int                : 1;
		unsigned int SM             : 1;
		unsigned int SC             : 2;
		unsigned int DM             : 2;
		/* const */ unsigned int RESULT         : 10;
		unsigned int                : 2;
		/* const */ unsigned int SUSACK         : 1;
		/* const */ unsigned int SUSREQ         : 1;
		unsigned int ENHW           : 1;
		unsigned int DISCLK         : 1;
	} B;
	int I;
	unsigned int U;

} CAN_FDR_type;
#define CAN_FDR	(*( CAN_FDR_type *) 0xF000400Cu)	/* MultiCAN Fractional Divider Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ECCW           : 1;
		unsigned int                : 7;
		unsigned int EDCDIS         : 1;
		unsigned int                : 7;
		unsigned int ECCR           : 1;
		unsigned int                : 7;
		unsigned int SBERR          : 1;
		unsigned int                : 7;
	} B;
	int I;
	unsigned int U;

} CAN_EDCR_type;
#define CAN_EDCR	(*( CAN_EDCR_type *) 0xF0004080u)	/* Error Detection and Correction Test Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CAN_SRC_type;
#define CAN_SRC15	(*( CAN_SRC_type *) 0xF00040C0u)	/* CAN Service Request Control Register 15 */
#define CAN_SRC14	(*( CAN_SRC_type *) 0xF00040C4u)	/* CAN Service Request Control Register 14 */
#define CAN_SRC13	(*( CAN_SRC_type *) 0xF00040C8u)	/* CAN Service Request Control Register 13 */
#define CAN_SRC12	(*( CAN_SRC_type *) 0xF00040CCu)	/* CAN Service Request Control Register 12 */
#define CAN_SRC11	(*( CAN_SRC_type *) 0xF00040D0u)	/* CAN Service Request Control Register 11 */
#define CAN_SRC10	(*( CAN_SRC_type *) 0xF00040D4u)	/* CAN Service Request Control Register 10 */
#define CAN_SRC9	(*( CAN_SRC_type *) 0xF00040D8u)	/* CAN Service Request Control Register 9 */
#define CAN_SRC8	(*( CAN_SRC_type *) 0xF00040DCu)	/* CAN Service Request Control Register 8 */
#define CAN_SRC7	(*( CAN_SRC_type *) 0xF00040E0u)	/* Service Request Control Register 7 */
#define CAN_SRC6	(*( CAN_SRC_type *) 0xF00040E4u)	/* CAN Service Request Control Register 6 */
#define CAN_SRC5	(*( CAN_SRC_type *) 0xF00040E8u)	/* CAN Service Request Control Register 5 */
#define CAN_SRC4	(*( CAN_SRC_type *) 0xF00040ECu)	/* CAN Service Request Control Register 4 */
#define CAN_SRC3	(*( CAN_SRC_type *) 0xF00040F0u)	/* CAN Service Request Control Register 3 */
#define CAN_SRC2	(*( CAN_SRC_type *) 0xF00040F4u)	/* CAN Service Request Control Register 2 */
#define CAN_SRC1	(*( CAN_SRC_type *) 0xF00040F8u)	/* CAN Service Request Control Register 1 */
#define CAN_SRC0	(*( CAN_SRC_type *) 0xF00040FCu)	/* CAN Service Request Control Register 0 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int BEGIN          : 8;
		/* const */ unsigned int END            : 8;
		/* const */ unsigned int SIZE           : 8;
		/* const */ unsigned int EMPTY          : 1;
		/* const */ unsigned int                : 7;
	} B;
	int I;
	unsigned int U;

} CAN_LIST0_type;
#define CAN_LIST0	(*( CAN_LIST0_type *) 0xF0004100u)	/* List Register 0 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int BEGIN          : 8;
		/* const */ unsigned int END            : 8;
		/* const */ unsigned int SIZE           : 8;
		/* const */ unsigned int EMPTY          : 1;
		/* const */ unsigned int                : 7;
	} B;
	int I;
	unsigned int U;

} CAN_LIST1_type;
#define CAN_LIST1	(*( CAN_LIST1_type *) 0xF0004104u)	/* List Register 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int BEGIN          : 8;
		/* const */ unsigned int END            : 8;
		/* const */ unsigned int SIZE           : 8;
		/* const */ unsigned int EMPTY          : 1;
		/* const */ unsigned int                : 7;
	} B;
	int I;
	unsigned int U;

} CAN_LIST2_type;
#define CAN_LIST2	(*( CAN_LIST2_type *) 0xF0004108u)	/* List Register 2 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int BEGIN          : 8;
		/* const */ unsigned int END            : 8;
		/* const */ unsigned int SIZE           : 8;
		/* const */ unsigned int EMPTY          : 1;
		/* const */ unsigned int                : 7;
	} B;
	int I;
	unsigned int U;

} CAN_LIST3_type;
#define CAN_LIST3	(*( CAN_LIST3_type *) 0xF000410Cu)	/* List Register 3 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int BEGIN          : 8;
		/* const */ unsigned int END            : 8;
		/* const */ unsigned int SIZE           : 8;
		/* const */ unsigned int EMPTY          : 1;
		/* const */ unsigned int                : 7;
	} B;
	int I;
	unsigned int U;

} CAN_LIST4_type;
#define CAN_LIST4	(*( CAN_LIST4_type *) 0xF0004110u)	/* List Register 4 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int BEGIN          : 8;
		/* const */ unsigned int END            : 8;
		/* const */ unsigned int SIZE           : 8;
		/* const */ unsigned int EMPTY          : 1;
		/* const */ unsigned int                : 7;
	} B;
	int I;
	unsigned int U;

} CAN_LIST5_type;
#define CAN_LIST5	(*( CAN_LIST5_type *) 0xF0004114u)	/* List Register 5 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int BEGIN          : 8;
		/* const */ unsigned int END            : 8;
		/* const */ unsigned int SIZE           : 8;
		/* const */ unsigned int EMPTY          : 1;
		/* const */ unsigned int                : 7;
	} B;
	int I;
	unsigned int U;

} CAN_LIST6_type;
#define CAN_LIST6	(*( CAN_LIST6_type *) 0xF0004118u)	/* List Register 6 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int BEGIN          : 8;
		/* const */ unsigned int END            : 8;
		/* const */ unsigned int SIZE           : 8;
		/* const */ unsigned int EMPTY          : 1;
		/* const */ unsigned int                : 7;
	} B;
	int I;
	unsigned int U;

} CAN_LIST7_type;
#define CAN_LIST7	(*( CAN_LIST7_type *) 0xF000411Cu)	/* List Register 7 */

typedef volatile union
{
	struct
	{ 
		unsigned int PND            : 32;
	} B;
	int I;
	unsigned int U;

} CAN_MSPND0_type;
#define CAN_MSPND0	(*( CAN_MSPND0_type *) 0xF0004120u)	/* Message Pending Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int PND            : 32;
	} B;
	int I;
	unsigned int U;

} CAN_MSPND1_type;
#define CAN_MSPND1	(*( CAN_MSPND1_type *) 0xF0004124u)	/* Message Pending Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int PND            : 32;
	} B;
	int I;
	unsigned int U;

} CAN_MSPND2_type;
#define CAN_MSPND2	(*( CAN_MSPND2_type *) 0xF0004128u)	/* Message Pending Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int PND            : 32;
	} B;
	int I;
	unsigned int U;

} CAN_MSPND3_type;
#define CAN_MSPND3	(*( CAN_MSPND3_type *) 0xF000412Cu)	/* Message Pending Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int PND            : 32;
	} B;
	int I;
	unsigned int U;

} CAN_MSPND4_type;
#define CAN_MSPND4	(*( CAN_MSPND4_type *) 0xF0004130u)	/* Message Pending Register 4 */

typedef volatile union
{
	struct
	{ 
		unsigned int PND            : 32;
	} B;
	int I;
	unsigned int U;

} CAN_MSPND5_type;
#define CAN_MSPND5	(*( CAN_MSPND5_type *) 0xF0004134u)	/* Message Pending Register 5 */

typedef volatile union
{
	struct
	{ 
		unsigned int PND            : 32;
	} B;
	int I;
	unsigned int U;

} CAN_MSPND6_type;
#define CAN_MSPND6	(*( CAN_MSPND6_type *) 0xF0004138u)	/* Message Pending Register 6 */

typedef volatile union
{
	struct
	{ 
		unsigned int PND            : 32;
	} B;
	int I;
	unsigned int U;

} CAN_MSPND7_type;
#define CAN_MSPND7	(*( CAN_MSPND7_type *) 0xF000413Cu)	/* Message Pending Register 7 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int INDEX          : 6;
		/* const */ unsigned int                : 26;
	} B;
	int I;
	unsigned int U;

} CAN_MSID0_type;
#define CAN_MSID0	(*( CAN_MSID0_type *) 0xF0004140u)	/* Message Index Register 0 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int INDEX          : 6;
		/* const */ unsigned int                : 26;
	} B;
	int I;
	unsigned int U;

} CAN_MSID1_type;
#define CAN_MSID1	(*( CAN_MSID1_type *) 0xF0004144u)	/* Message Index Register 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int INDEX          : 6;
		/* const */ unsigned int                : 26;
	} B;
	int I;
	unsigned int U;

} CAN_MSID2_type;
#define CAN_MSID2	(*( CAN_MSID2_type *) 0xF0004148u)	/* Message Index Register 2 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int INDEX          : 6;
		/* const */ unsigned int                : 26;
	} B;
	int I;
	unsigned int U;

} CAN_MSID3_type;
#define CAN_MSID3	(*( CAN_MSID3_type *) 0xF000414Cu)	/* Message Index Register 3 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int INDEX          : 6;
		/* const */ unsigned int                : 26;
	} B;
	int I;
	unsigned int U;

} CAN_MSID4_type;
#define CAN_MSID4	(*( CAN_MSID4_type *) 0xF0004150u)	/* Message Index Register 4 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int INDEX          : 6;
		/* const */ unsigned int                : 26;
	} B;
	int I;
	unsigned int U;

} CAN_MSID5_type;
#define CAN_MSID5	(*( CAN_MSID5_type *) 0xF0004154u)	/* Message Index Register 5 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int INDEX          : 6;
		/* const */ unsigned int                : 26;
	} B;
	int I;
	unsigned int U;

} CAN_MSID6_type;
#define CAN_MSID6	(*( CAN_MSID6_type *) 0xF0004158u)	/* Message Index Register 6 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int INDEX          : 6;
		/* const */ unsigned int                : 26;
	} B;
	int I;
	unsigned int U;

} CAN_MSID7_type;
#define CAN_MSID7	(*( CAN_MSID7_type *) 0xF000415Cu)	/* Message Index Register 7 */

typedef volatile union
{
	struct
	{ 
		unsigned int IM             : 32;
	} B;
	int I;
	unsigned int U;

} CAN_MSIMASK_type;
#define CAN_MSIMASK	(*( CAN_MSIMASK_type *) 0xF00041C0u)	/* Message Index Mask Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PANCMD         : 8;
		/* const */ unsigned int BUSY           : 1;
		/* const */ unsigned int RBUSY          : 1;
		unsigned int                : 6;
		unsigned int PANAR1         : 8;
		unsigned int PANAR2         : 8;
	} B;
	int I;
	unsigned int U;

} CAN_PANCTR_type;
#define CAN_PANCTR	(*( CAN_PANCTR_type *) 0xF00041C4u)	/* Panel Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 12;
		unsigned int MPSEL          : 4;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CAN_MCR_type;
#define CAN_MCR	(*( CAN_MCR_type *) 0xF00041C8u)	/* MultiCAN Module Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int IT             : 16;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CAN_MITR_type;
#define CAN_MITR	(*( CAN_MITR_type *) 0xF00041CCu)	/* Module Interrupt Trigger Register */

typedef volatile union
{
	struct
	{ 
		unsigned int INIT           : 1;
		unsigned int TRIE           : 1;
		unsigned int LECIE          : 1;
		unsigned int ALIE           : 1;
		unsigned int CANDIS         : 1;
		unsigned int                : 1;
		unsigned int CCE            : 1;
		unsigned int CALM           : 1;
		unsigned int SUSEN          : 1;
		unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} CAN_NCR0_type;
#define CAN_NCR0	(*( CAN_NCR0_type *) 0xF0004200u)	/* Node 0 Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int LEC            : 3;
		unsigned int TXOK           : 1;
		unsigned int RXOK           : 1;
		unsigned int ALERT          : 1;
		/* const */ unsigned int EWRN           : 1;
		/* const */ unsigned int BOFF           : 1;
		unsigned int LLE            : 1;
		unsigned int LOE            : 1;
		/* const */ unsigned int SUSACK         : 1;
		unsigned int                : 21;
	} B;
	int I;
	unsigned int U;

} CAN_NSR0_type;
#define CAN_NSR0	(*( CAN_NSR0_type *) 0xF0004204u)	/* Node 0 Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ALINP          : 4;
		unsigned int LECINP         : 4;
		unsigned int TRINP          : 4;
		unsigned int CFCINP         : 4;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CAN_NIPR0_type;
#define CAN_NIPR0	(*( CAN_NIPR0_type *) 0xF0004208u)	/* Node 0 Interrupt Pointer Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RXSEL          : 3;
		unsigned int                : 5;
		unsigned int LBM            : 1;
		unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} CAN_NPCR0_type;
#define CAN_NPCR0	(*( CAN_NPCR0_type *) 0xF000420Cu)	/* Node 0 Port Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int BRP            : 6;
		unsigned int SJW            : 2;
		unsigned int TSEG1          : 4;
		unsigned int TSEG2          : 3;
		unsigned int DIV8           : 1;
		unsigned int FTX            : 1;
		unsigned int                : 15;
	} B;
	int I;
	unsigned int U;

} CAN_NBTR0_type;
#define CAN_NBTR0	(*( CAN_NBTR0_type *) 0xF0004210u)	/* Node 0 Bit Timing Register */

typedef volatile union
{
	struct
	{ 
		unsigned int REC            : 8;
		unsigned int TEC            : 8;
		unsigned int EWRNLVL        : 8;
		/* const */ unsigned int LETD           : 1;
		/* const */ unsigned int LEINC          : 1;
		/* const */ unsigned int                : 6;
	} B;
	int I;
	unsigned int U;

} CAN_NECNT0_type;
#define CAN_NECNT0	(*( CAN_NECNT0_type *) 0xF0004214u)	/* Node 0 Error Counter Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CFC            : 16;
		unsigned int CFSEL          : 3;
		unsigned int CFMOD          : 2;
		unsigned int                : 1;
		unsigned int CFCIE          : 1;
		unsigned int CFCOV          : 1;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} CAN_NFCR0_type;
#define CAN_NFCR0	(*( CAN_NFCR0_type *) 0xF0004218u)	/* Node 0 Frame Counter Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int                : 6;
		/* const */ unsigned int LTFR           : 10;
		/* const */ unsigned int LT             : 16;
	} B;
	int I;
	unsigned int U;

} CAN_LTR_type;
#define CAN_LTR	(*( CAN_LTR_type *) 0xF0004280u)	/* CAN Local Time Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int                : 9;
		/* const */ unsigned int SYNMFR         : 7;
		/* const */ unsigned int SYNM           : 16;
	} B;
	int I;
	unsigned int U;

} CAN_SYNMR_type;
#define CAN_SYNMR	(*( CAN_SYNMR_type *) 0xF0004284u)	/* CAN Synchronization Mark Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int                : 9;
		/* const */ unsigned int REFMFR         : 7;
		/* const */ unsigned int REFM           : 16;
	} B;
	int I;
	unsigned int U;

} CAN_REFMR_type;
#define CAN_REFMR	(*( CAN_REFMR_type *) 0xF0004288u)	/* CAN Reference Mark Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int                : 9;
		/* const */ unsigned int LREFMFR        : 7;
		/* const */ unsigned int LREFM          : 16;
	} B;
	int I;
	unsigned int U;

} CAN_LREFMR_type;
#define CAN_LREFMR	(*( CAN_LREFMR_type *) 0xF000428Cu)	/* CAN Last Reference Mark Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADJEN          : 1;
		unsigned int                : 5;
		unsigned int TURADJ         : 10;
		/* const */ unsigned int VAL            : 1;
		unsigned int LTCS           : 1;
		unsigned int LTDIV          : 3;
		unsigned int                : 1;
		/* const */ unsigned int TUR            : 10;
	} B;
	int I;
	unsigned int U;

} CAN_TURR_type;
#define CAN_TURR	(*( CAN_TURR_type *) 0xF0004290u)	/* CAN Time Unit Ratio Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int CYCTM          : 16;
		/* const */ unsigned int BCC            : 6;
		/* const */ unsigned int                : 2;
		/* const */ unsigned int CSM            : 6;
		/* const */ unsigned int                : 2;
	} B;
	int I;
	unsigned int U;

} CAN_CYCTMR_type;
#define CAN_CYCTMR	(*( CAN_CYCTMR_type *) 0xF0004294u)	/* CAN Cycle Time Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int NEWDISC        : 1;
		/* const */ unsigned int DISC           : 1;
		unsigned int                : 7;
		unsigned int LOFFR          : 7;
		unsigned int LOF            : 16;
	} B;
	int I;
	unsigned int U;

} CAN_LOR_type;
#define CAN_LOR	(*( CAN_LOR_type *) 0xF0004298u)	/* CAN Local Offset Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int                : 9;
		/* const */ unsigned int GMFR           : 7;
		/* const */ unsigned int GM             : 16;
	} B;
	int I;
	unsigned int U;

} CAN_GMR_type;
#define CAN_GMR	(*( CAN_GMR_type *) 0xF000429Cu)	/* CAN Global Mark Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int                : 9;
		/* const */ unsigned int LGMFR          : 7;
		/* const */ unsigned int LGM            : 16;
	} B;
	int I;
	unsigned int U;

} CAN_LGMR_type;
#define CAN_LGMR	(*( CAN_LGMR_type *) 0xF00042A0u)	/* CAN Last Global Mark Register */

typedef volatile union
{
	struct
	{ 
		unsigned int AWDV           : 8;
		unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} CAN_AWDR_type;
#define CAN_AWDR	(*( CAN_AWDR_type *) 0xF00042A4u)	/* CAN Application Watchdog Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TTM            : 2;
		unsigned int ETESEL         : 2;
		unsigned int ETSSEL         : 3;
		unsigned int ETM            : 1;
		unsigned int TTLVL          : 1;
		unsigned int                : 3;
		unsigned int TMPRIO         : 3;
		unsigned int                : 1;
		unsigned int CYCLE          : 6;
		unsigned int                : 2;
		unsigned int TENW           : 4;
		unsigned int RMDLC          : 4;
	} B;
	int I;
	unsigned int U;

} CAN_TTCR_type;
#define CAN_TTCR	(*( CAN_TTCR_type *) 0xF00042C0u)	/* Time Trigger Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int IRO            : 7;
		/* const */ unsigned int                : 1;
		unsigned int EXPTT          : 8;
		/* const */ unsigned int RTO            : 8;
		/* const */ unsigned int TTCNT          : 8;
	} B;
	int I;
	unsigned int U;

} CAN_TTCFGR_type;
#define CAN_TTCFGR	(*( CAN_TTCFGR_type *) 0xF00042C4u)	/* CAN Time Trigger Configuration Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int ERRS           : 2;
		/* const */ unsigned int MSR            : 2;
		/* const */ unsigned int SYNCS          : 2;
		/* const */ unsigned int                : 2;
		/* const */ unsigned int EFI            : 1;
		/* const */ unsigned int EFF            : 1;
		/* const */ unsigned int REFTRG         : 1;
		/* const */ unsigned int ARB            : 1;
		/* const */ unsigned int CFGM           : 1;
		/* const */ unsigned int TMPC           : 1;
		/* const */ unsigned int TRAF           : 1;
		/* const */ unsigned int RECF           : 1;
		/* const */ unsigned int MSCMIN         : 3;
		/* const */ unsigned int                : 1;
		/* const */ unsigned int MSCMAX         : 3;
		/* const */ unsigned int                : 1;
		/* const */ unsigned int NIG            : 1;
		/* const */ unsigned int ETR            : 1;
		/* const */ unsigned int                : 6;
	} B;
	int I;
	unsigned int U;

} CAN_TTSR_type;
#define CAN_TTSR	(*( CAN_TTSR_type *) 0xF00042C8u)	/* Time Trigger Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CFGMEL         : 2;
		unsigned int NIGSR          : 2;
		unsigned int STE            : 1;
		unsigned int ETREVR         : 1;
		unsigned int                : 26;
	} B;
	int I;
	unsigned int U;

} CAN_TTFMR_type;
#define CAN_TTFMR	(*( CAN_TTFMR_type *) 0xF00042CCu)	/* CAN Time Trigger Flag Modification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int NMC            : 1;
		unsigned int NBC            : 1;
		unsigned int TENWER         : 1;
		unsigned int TTUF           : 1;
		unsigned int TTOF           : 1;
		unsigned int WTE            : 1;
		unsigned int IWTE           : 1;
		unsigned int AWDERR         : 1;
		unsigned int ERRSC          : 1;
		unsigned int MSRC           : 1;
		unsigned int SYNCSC         : 1;
		unsigned int EOS            : 1;
		unsigned int WFE            : 1;
		unsigned int DISC           : 1;
		unsigned int SERR1          : 1;
		unsigned int SERR2          : 1;
		unsigned int CFGERR         : 1;
		unsigned int TURERR         : 1;
		unsigned int                : 14;
	} B;
	int I;
	unsigned int U;

} CAN_TTIRR_type;
#define CAN_TTIRR	(*( CAN_TTIRR_type *) 0xF00042D0u)	/* CAN Time Trigger Interrupt Request Register */

typedef volatile union
{
	struct
	{ 
		unsigned int NBCIE          : 2;
		unsigned int TENWERIE       : 1;
		unsigned int TTERIE         : 1;
		unsigned int                : 2;
		unsigned int WTEIE          : 1;
		unsigned int AWDIE          : 1;
		unsigned int ERRSCIE        : 1;
		unsigned int MSRCIE         : 1;
		unsigned int SYNCSCIE       : 1;
		unsigned int SEIE           : 1;
		unsigned int NOTIFIE        : 1;
		unsigned int                : 19;
	} B;
	int I;
	unsigned int U;

} CAN_TTIER_type;
#define CAN_TTIER	(*( CAN_TTIER_type *) 0xF00042D4u)	/* CAN Time Trigger Interrupt Enable Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ERRINP         : 4;
		unsigned int NBCINP         : 4;
		unsigned int NOTIFINP       : 4;
		unsigned int                : 20;
	} B;
	int I;
	unsigned int U;

} CAN_TTINPR_type;
#define CAN_TTINPR	(*( CAN_TTINPR_type *) 0xF00042D8u)	/* CAN Time Trigger Int. Node Pointer Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RMETMV         : 16;
		/* const */ unsigned int BCETMV         : 16;
	} B;
	int I;
	unsigned int U;

} CAN_STSRL_type;
#define CAN_STSRL	(*( CAN_STSRL_type *) 0xF00042F0u)	/* CAN Scheduler Timing Status Register Low */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TMETMV         : 16;
		/* const */ unsigned int RCEMSGNR       : 8;
		/* const */ unsigned int TCEMSGNR       : 8;
	} B;
	int I;
	unsigned int U;

} CAN_STSRH_type;
#define CAN_STSRH	(*( CAN_STSRH_type *) 0xF00042F4u)	/* CAN Scheduler Timing Status Register High */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int INP            : 4;
		/* const */ unsigned int IENTRAF0       : 1;
		/* const */ unsigned int IENTRAF1       : 1;
		/* const */ unsigned int IENRECF0       : 1;
		/* const */ unsigned int IENRECF1       : 1;
		/* const */ unsigned int CHEN           : 1;
		/* const */ unsigned int TREN           : 1;
		/* const */ unsigned int ALTMSG         : 2;
		/* const */ unsigned int ARBM           : 2;
		/* const */ unsigned int GM             : 1;
		/* const */ unsigned int ICF            : 1;
		/* const */ unsigned int RCEV           : 1;
		/* const */ unsigned int TCEV           : 1;
		/* const */ unsigned int ICEV           : 1;
		/* const */ unsigned int ARBV           : 1;
		/* const */ unsigned int TMEV           : 1;
		/* const */ unsigned int RMEV           : 1;
		/* const */ unsigned int BCEV           : 1;
		/* const */ unsigned int                : 9;
	} B;
	int I;
	unsigned int U;

} CAN_SISR_type;
#define CAN_SISR	(*( CAN_SISR_type *) 0xF00042F8u)	/* CAN Scheduler Instruction Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int INIT           : 1;
		unsigned int TRIE           : 1;
		unsigned int LECIE          : 1;
		unsigned int ALIE           : 1;
		unsigned int CANDIS         : 1;
		unsigned int                : 1;
		unsigned int CCE            : 1;
		unsigned int CALM           : 1;
		unsigned int SUSEN          : 1;
		unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} CAN_NCR1_type;
#define CAN_NCR1	(*( CAN_NCR1_type *) 0xF0004300u)	/* Node 1 Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int LEC            : 3;
		unsigned int TXOK           : 1;
		unsigned int RXOK           : 1;
		unsigned int ALERT          : 1;
		/* const */ unsigned int EWRN           : 1;
		/* const */ unsigned int BOFF           : 1;
		unsigned int LLE            : 1;
		unsigned int LOE            : 1;
		/* const */ unsigned int SUSACK         : 1;
		unsigned int                : 21;
	} B;
	int I;
	unsigned int U;

} CAN_NSR1_type;
#define CAN_NSR1	(*( CAN_NSR1_type *) 0xF0004304u)	/* Node 1 Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ALINP          : 4;
		unsigned int LECINP         : 4;
		unsigned int TRINP          : 4;
		unsigned int CFCINP         : 4;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CAN_NIPR1_type;
#define CAN_NIPR1	(*( CAN_NIPR1_type *) 0xF0004308u)	/* Node 1 Interrupt Pointer Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RXSEL          : 3;
		unsigned int                : 5;
		unsigned int LBM            : 1;
		unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} CAN_NPCR1_type;
#define CAN_NPCR1	(*( CAN_NPCR1_type *) 0xF000430Cu)	/* Node 1 Port Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int BRP            : 6;
		unsigned int SJW            : 2;
		unsigned int TSEG1          : 4;
		unsigned int TSEG2          : 3;
		unsigned int DIV8           : 1;
		unsigned int FTX            : 1;
		unsigned int                : 15;
	} B;
	int I;
	unsigned int U;

} CAN_NBTR1_type;
#define CAN_NBTR1	(*( CAN_NBTR1_type *) 0xF0004310u)	/* Node 1 Bit Timing Register */

typedef volatile union
{
	struct
	{ 
		unsigned int REC            : 8;
		unsigned int TEC            : 8;
		unsigned int EWRNLVL        : 8;
		/* const */ unsigned int LETD           : 1;
		/* const */ unsigned int LEINC          : 1;
		/* const */ unsigned int                : 6;
	} B;
	int I;
	unsigned int U;

} CAN_NECNT1_type;
#define CAN_NECNT1	(*( CAN_NECNT1_type *) 0xF0004314u)	/* Node 1 Error Counter Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CFC            : 16;
		unsigned int CFSEL          : 3;
		unsigned int CFMOD          : 2;
		unsigned int                : 1;
		unsigned int CFCIE          : 1;
		unsigned int CFCOV          : 1;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} CAN_NFCR1_type;
#define CAN_NFCR1	(*( CAN_NFCR1_type *) 0xF0004318u)	/* Node 1 Frame Counter Register */

typedef volatile union
{
	struct
	{ 
		unsigned int INIT           : 1;
		unsigned int TRIE           : 1;
		unsigned int LECIE          : 1;
		unsigned int ALIE           : 1;
		unsigned int CANDIS         : 1;
		unsigned int                : 1;
		unsigned int CCE            : 1;
		unsigned int CALM           : 1;
		unsigned int SUSEN          : 1;
		unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} CAN_NCR2_type;
#define CAN_NCR2	(*( CAN_NCR2_type *) 0xF0004400u)	/* Node 2 Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int LEC            : 3;
		unsigned int TXOK           : 1;
		unsigned int RXOK           : 1;
		unsigned int ALERT          : 1;
		/* const */ unsigned int EWRN           : 1;
		/* const */ unsigned int BOFF           : 1;
		unsigned int LLE            : 1;
		unsigned int LOE            : 1;
		/* const */ unsigned int SUSACK         : 1;
		unsigned int                : 21;
	} B;
	int I;
	unsigned int U;

} CAN_NSR2_type;
#define CAN_NSR2	(*( CAN_NSR2_type *) 0xF0004404u)	/* Node 2 Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ALINP          : 4;
		unsigned int LECINP         : 4;
		unsigned int TRINP          : 4;
		unsigned int CFCINP         : 4;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CAN_NIPR2_type;
#define CAN_NIPR2	(*( CAN_NIPR2_type *) 0xF0004408u)	/* Node 2 Interrupt Pointer Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RXSEL          : 3;
		unsigned int                : 5;
		unsigned int LBM            : 1;
		unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} CAN_NPCR2_type;
#define CAN_NPCR2	(*( CAN_NPCR2_type *) 0xF000440Cu)	/* Node 2 Port Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int BRP            : 6;
		unsigned int SJW            : 2;
		unsigned int TSEG1          : 4;
		unsigned int TSEG2          : 3;
		unsigned int DIV8           : 1;
		unsigned int FTX            : 1;
		unsigned int                : 15;
	} B;
	int I;
	unsigned int U;

} CAN_NBTR2_type;
#define CAN_NBTR2	(*( CAN_NBTR2_type *) 0xF0004410u)	/* Node 2 Bit Timing Register */

typedef volatile union
{
	struct
	{ 
		unsigned int REC            : 8;
		unsigned int TEC            : 8;
		unsigned int EWRNLVL        : 8;
		/* const */ unsigned int LETD           : 1;
		/* const */ unsigned int LEINC          : 1;
		/* const */ unsigned int                : 6;
	} B;
	int I;
	unsigned int U;

} CAN_NECNT2_type;
#define CAN_NECNT2	(*( CAN_NECNT2_type *) 0xF0004414u)	/* Node 2 Error Counter Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CFC            : 16;
		unsigned int CFSEL          : 3;
		unsigned int CFMOD          : 2;
		unsigned int                : 1;
		unsigned int CFCIE          : 1;
		unsigned int CFCOV          : 1;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} CAN_NFCR2_type;
#define CAN_NFCR2	(*( CAN_NFCR2_type *) 0xF0004418u)	/* Node 2 Frame Counter Register */

typedef volatile union
{
	struct
	{ 
		unsigned int INIT           : 1;
		unsigned int TRIE           : 1;
		unsigned int LECIE          : 1;
		unsigned int ALIE           : 1;
		unsigned int CANDIS         : 1;
		unsigned int                : 1;
		unsigned int CCE            : 1;
		unsigned int CALM           : 1;
		unsigned int SUSEN          : 1;
		unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} CAN_NCR3_type;
#define CAN_NCR3	(*( CAN_NCR3_type *) 0xF0004500u)	/* Node 3 Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int LEC            : 3;
		unsigned int TXOK           : 1;
		unsigned int RXOK           : 1;
		unsigned int ALERT          : 1;
		/* const */ unsigned int EWRN           : 1;
		/* const */ unsigned int BOFF           : 1;
		unsigned int LLE            : 1;
		unsigned int LOE            : 1;
		/* const */ unsigned int SUSACK         : 1;
		unsigned int                : 21;
	} B;
	int I;
	unsigned int U;

} CAN_NSR3_type;
#define CAN_NSR3	(*( CAN_NSR3_type *) 0xF0004504u)	/* Node 3 Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ALINP          : 4;
		unsigned int LECINP         : 4;
		unsigned int TRINP          : 4;
		unsigned int CFCINP         : 4;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CAN_NIPR3_type;
#define CAN_NIPR3	(*( CAN_NIPR3_type *) 0xF0004508u)	/* Node 3 Interrupt Pointer Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RXSEL          : 3;
		unsigned int                : 5;
		unsigned int LBM            : 1;
		unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} CAN_NPCR3_type;
#define CAN_NPCR3	(*( CAN_NPCR3_type *) 0xF000450Cu)	/* Node 3 Port Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int BRP            : 6;
		unsigned int SJW            : 2;
		unsigned int TSEG1          : 4;
		unsigned int TSEG2          : 3;
		unsigned int DIV8           : 1;
		unsigned int FTX            : 1;
		unsigned int                : 15;
	} B;
	int I;
	unsigned int U;

} CAN_NBTR3_type;
#define CAN_NBTR3	(*( CAN_NBTR3_type *) 0xF0004510u)	/* Node 3 Bit Timing Register */

typedef volatile union
{
	struct
	{ 
		unsigned int REC            : 8;
		unsigned int TEC            : 8;
		unsigned int EWRNLVL        : 8;
		/* const */ unsigned int LETD           : 1;
		/* const */ unsigned int LEINC          : 1;
		/* const */ unsigned int                : 6;
	} B;
	int I;
	unsigned int U;

} CAN_NECNT3_type;
#define CAN_NECNT3	(*( CAN_NECNT3_type *) 0xF0004514u)	/* Node 3 Error Counter Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CFC            : 16;
		unsigned int CFSEL          : 3;
		unsigned int CFMOD          : 2;
		unsigned int                : 1;
		unsigned int CFCIE          : 1;
		unsigned int CFCOV          : 1;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} CAN_NFCR3_type;
#define CAN_NFCR3	(*( CAN_NFCR3_type *) 0xF0004518u)	/* Node 3 Frame Counter Register */

typedef volatile union
{
	struct
	{ 
		unsigned int MMC            : 4;
		unsigned int                : 4;
		unsigned int GDFS           : 1;
		unsigned int IDC            : 1;
		unsigned int DLCC           : 1;
		unsigned int DATC           : 1;
		unsigned int                : 4;
		unsigned int RXIE           : 1;
		unsigned int TXIE           : 1;
		unsigned int OVIE           : 1;
		unsigned int                : 1;
		unsigned int FRREN          : 1;
		unsigned int RMM            : 1;
		unsigned int SDT            : 1;
		unsigned int STT            : 1;
		unsigned int DLC            : 4;
		unsigned int MSC            : 4;
	} B;
	int I;
	unsigned int U;

} CAN_MOFCR_type;
#define CAN_MOFCR0	(*( CAN_MOFCR_type *) 0xF0004600u)	/* Message Object 0 Function Control Register */
#define CAN_MOFCR1	(*( CAN_MOFCR_type *) 0xF0004620u)	/* Message Object 1 Function Control Register */
#define CAN_MOFCR2	(*( CAN_MOFCR_type *) 0xF0004640u)	/* Message Object 2 Function Control Register */
#define CAN_MOFCR3	(*( CAN_MOFCR_type *) 0xF0004660u)	/* Message Object 3 Function Control Register */
#define CAN_MOFCR4	(*( CAN_MOFCR_type *) 0xF0004680u)	/* Message Object 4 Function Control Register */
#define CAN_MOFCR5	(*( CAN_MOFCR_type *) 0xF00046A0u)	/* Message Object 5 Function Control Register */
#define CAN_MOFCR6	(*( CAN_MOFCR_type *) 0xF00046C0u)	/* Message Object 6 Function Control Register */
#define CAN_MOFCR7	(*( CAN_MOFCR_type *) 0xF00046E0u)	/* Message Object 7 Function Control Register */
#define CAN_MOFCR8	(*( CAN_MOFCR_type *) 0xF0004700u)	/* Message Object 8 Function Control Register */
#define CAN_MOFCR9	(*( CAN_MOFCR_type *) 0xF0004720u)	/* Message Object 9 Function Control Register */
#define CAN_MOFCR10	(*( CAN_MOFCR_type *) 0xF0004740u)	/* Message Object 10 Function Control Register */
#define CAN_MOFCR11	(*( CAN_MOFCR_type *) 0xF0004760u)	/* Message Object 11 Function Control Register */
#define CAN_MOFCR12	(*( CAN_MOFCR_type *) 0xF0004780u)	/* Message Object 12 Function Control Register */
#define CAN_MOFCR13	(*( CAN_MOFCR_type *) 0xF00047A0u)	/* Message Object 13 Function Control Register */
#define CAN_MOFCR14	(*( CAN_MOFCR_type *) 0xF00047C0u)	/* Message Object 14 Function Control Register */
#define CAN_MOFCR15	(*( CAN_MOFCR_type *) 0xF00047E0u)	/* Message Object 15 Function Control Register */
#define CAN_MOFCR16	(*( CAN_MOFCR_type *) 0xF0004800u)	/* Message Object 16 Function Control Register */
#define CAN_MOFCR17	(*( CAN_MOFCR_type *) 0xF0004820u)	/* Message Object 17 Function Control Register */
#define CAN_MOFCR18	(*( CAN_MOFCR_type *) 0xF0004840u)	/* Message Object 18 Function Control Register */
#define CAN_MOFCR19	(*( CAN_MOFCR_type *) 0xF0004860u)	/* Message Object 19 Function Control Register */
#define CAN_MOFCR20	(*( CAN_MOFCR_type *) 0xF0004880u)	/* Message Object 20 Function Control Register */
#define CAN_MOFCR21	(*( CAN_MOFCR_type *) 0xF00048A0u)	/* Message Object 21 Function Control Register */
#define CAN_MOFCR22	(*( CAN_MOFCR_type *) 0xF00048C0u)	/* Message Object 22 Function Control Register */
#define CAN_MOFCR23	(*( CAN_MOFCR_type *) 0xF00048E0u)	/* Message Object 23 Function Control Register */
#define CAN_MOFCR24	(*( CAN_MOFCR_type *) 0xF0004900u)	/* Message Object 24 Function Control Register */
#define CAN_MOFCR25	(*( CAN_MOFCR_type *) 0xF0004920u)	/* Message Object 25 Function Control Register */
#define CAN_MOFCR26	(*( CAN_MOFCR_type *) 0xF0004940u)	/* Message Object 26 Function Control Register */
#define CAN_MOFCR27	(*( CAN_MOFCR_type *) 0xF0004960u)	/* Message Object 27 Function Control Register */
#define CAN_MOFCR28	(*( CAN_MOFCR_type *) 0xF0004980u)	/* Message Object 28 Function Control Register */
#define CAN_MOFCR29	(*( CAN_MOFCR_type *) 0xF00049A0u)	/* Message Object 29 Function Control Register */
#define CAN_MOFCR30	(*( CAN_MOFCR_type *) 0xF00049C0u)	/* Message Object 30 Function Control Register */
#define CAN_MOFCR31	(*( CAN_MOFCR_type *) 0xF00049E0u)	/* Message Object 31 Function Control Register */
#define CAN_MOFCR32	(*( CAN_MOFCR_type *) 0xF0004A00u)	/* Message Object 32 Function Control Register */
#define CAN_MOFCR33	(*( CAN_MOFCR_type *) 0xF0004A20u)	/* Message Object 33 Function Control Register */
#define CAN_MOFCR34	(*( CAN_MOFCR_type *) 0xF0004A40u)	/* Message Object 34 Function Control Register */
#define CAN_MOFCR35	(*( CAN_MOFCR_type *) 0xF0004A60u)	/* Message Object 35 Function Control Register */
#define CAN_MOFCR36	(*( CAN_MOFCR_type *) 0xF0004A80u)	/* Message Object 36 Function Control Register */
#define CAN_MOFCR37	(*( CAN_MOFCR_type *) 0xF0004AA0u)	/* Message Object 37 Function Control Register */
#define CAN_MOFCR38	(*( CAN_MOFCR_type *) 0xF0004AC0u)	/* Message Object 38 Function Control Register */
#define CAN_MOFCR39	(*( CAN_MOFCR_type *) 0xF0004AE0u)	/* Message Object 39 Function Control Register */
#define CAN_MOFCR40	(*( CAN_MOFCR_type *) 0xF0004B00u)	/* Message Object 40 Function Control Register */
#define CAN_MOFCR41	(*( CAN_MOFCR_type *) 0xF0004B20u)	/* Message Object 41 Function Control Register */
#define CAN_MOFCR42	(*( CAN_MOFCR_type *) 0xF0004B40u)	/* Message Object 42 Function Control Register */
#define CAN_MOFCR43	(*( CAN_MOFCR_type *) 0xF0004B60u)	/* Message Object 43 Function Control Register */
#define CAN_MOFCR44	(*( CAN_MOFCR_type *) 0xF0004B80u)	/* Message Object 44 Function Control Register */
#define CAN_MOFCR45	(*( CAN_MOFCR_type *) 0xF0004BA0u)	/* Message Object 45 Function Control Register */
#define CAN_MOFCR46	(*( CAN_MOFCR_type *) 0xF0004BC0u)	/* Message Object 46 Function Control Register */
#define CAN_MOFCR47	(*( CAN_MOFCR_type *) 0xF0004BE0u)	/* Message Object 47 Function Control Register */
#define CAN_MOFCR48	(*( CAN_MOFCR_type *) 0xF0004C00u)	/* Message Object 48 Function Control Register */
#define CAN_MOFCR49	(*( CAN_MOFCR_type *) 0xF0004C20u)	/* Message Object 49 Function Control Register */
#define CAN_MOFCR50	(*( CAN_MOFCR_type *) 0xF0004C40u)	/* Message Object 50 Function Control Register */
#define CAN_MOFCR51	(*( CAN_MOFCR_type *) 0xF0004C60u)	/* Message Object 51 Function Control Register */
#define CAN_MOFCR52	(*( CAN_MOFCR_type *) 0xF0004C80u)	/* Message Object 52 Function Control Register */
#define CAN_MOFCR53	(*( CAN_MOFCR_type *) 0xF0004CA0u)	/* Message Object 53 Function Control Register */
#define CAN_MOFCR54	(*( CAN_MOFCR_type *) 0xF0004CC0u)	/* Message Object 54 Function Control Register */
#define CAN_MOFCR55	(*( CAN_MOFCR_type *) 0xF0004CE0u)	/* Message Object 55 Function Control Register */
#define CAN_MOFCR56	(*( CAN_MOFCR_type *) 0xF0004D00u)	/* Message Object 56 Function Control Register */
#define CAN_MOFCR57	(*( CAN_MOFCR_type *) 0xF0004D20u)	/* Message Object 57 Function Control Register */
#define CAN_MOFCR58	(*( CAN_MOFCR_type *) 0xF0004D40u)	/* Message Object 58 Function Control Register */
#define CAN_MOFCR59	(*( CAN_MOFCR_type *) 0xF0004D60u)	/* Message Object 59 Function Control Register */
#define CAN_MOFCR60	(*( CAN_MOFCR_type *) 0xF0004D80u)	/* Message Object 60 Function Control Register */
#define CAN_MOFCR61	(*( CAN_MOFCR_type *) 0xF0004DA0u)	/* Message Object 61 Function Control Register */
#define CAN_MOFCR62	(*( CAN_MOFCR_type *) 0xF0004DC0u)	/* Message Object 62 Function Control Register */
#define CAN_MOFCR63	(*( CAN_MOFCR_type *) 0xF0004DE0u)	/* Message Object 63 Function Control Register */
#define CAN_MOFCR64	(*( CAN_MOFCR_type *) 0xF0004E00u)	/* Message Object 64 Function Control Register */
#define CAN_MOFCR65	(*( CAN_MOFCR_type *) 0xF0004E20u)	/* Message Object 65 Function Control Register */
#define CAN_MOFCR66	(*( CAN_MOFCR_type *) 0xF0004E40u)	/* Message Object 66 Function Control Register */
#define CAN_MOFCR67	(*( CAN_MOFCR_type *) 0xF0004E60u)	/* Message Object 67 Function Control Register */
#define CAN_MOFCR68	(*( CAN_MOFCR_type *) 0xF0004E80u)	/* Message Object 68 Function Control Register */
#define CAN_MOFCR69	(*( CAN_MOFCR_type *) 0xF0004EA0u)	/* Message Object 69 Function Control Register */
#define CAN_MOFCR70	(*( CAN_MOFCR_type *) 0xF0004EC0u)	/* Message Object 70 Function Control Register */
#define CAN_MOFCR71	(*( CAN_MOFCR_type *) 0xF0004EE0u)	/* Message Object 71 Function Control Register */
#define CAN_MOFCR72	(*( CAN_MOFCR_type *) 0xF0004F00u)	/* Message Object 72 Function Control Register */
#define CAN_MOFCR73	(*( CAN_MOFCR_type *) 0xF0004F20u)	/* Message Object 73 Function Control Register */
#define CAN_MOFCR74	(*( CAN_MOFCR_type *) 0xF0004F40u)	/* Message Object 74 Function Control Register */
#define CAN_MOFCR75	(*( CAN_MOFCR_type *) 0xF0004F60u)	/* Message Object 75 Function Control Register */
#define CAN_MOFCR76	(*( CAN_MOFCR_type *) 0xF0004F80u)	/* Message Object 76 Function Control Register */
#define CAN_MOFCR77	(*( CAN_MOFCR_type *) 0xF0004FA0u)	/* Message Object 77 Function Control Register */
#define CAN_MOFCR78	(*( CAN_MOFCR_type *) 0xF0004FC0u)	/* Message Object 78 Function Control Register */
#define CAN_MOFCR79	(*( CAN_MOFCR_type *) 0xF0004FE0u)	/* Message Object 79 Function Control Register */
#define CAN_MOFCR80	(*( CAN_MOFCR_type *) 0xF0005000u)	/* Message Object 80 Function Control Register */
#define CAN_MOFCR81	(*( CAN_MOFCR_type *) 0xF0005020u)	/* Message Object 81 Function Control Register */
#define CAN_MOFCR82	(*( CAN_MOFCR_type *) 0xF0005040u)	/* Message Object 82 Function Control Register */
#define CAN_MOFCR83	(*( CAN_MOFCR_type *) 0xF0005060u)	/* Message Object 83 Function Control Register */
#define CAN_MOFCR84	(*( CAN_MOFCR_type *) 0xF0005080u)	/* Message Object 84 Function Control Register */
#define CAN_MOFCR85	(*( CAN_MOFCR_type *) 0xF00050A0u)	/* Message Object 85 Function Control Register */
#define CAN_MOFCR86	(*( CAN_MOFCR_type *) 0xF00050C0u)	/* Message Object 86 Function Control Register */
#define CAN_MOFCR87	(*( CAN_MOFCR_type *) 0xF00050E0u)	/* Message Object 87 Function Control Register */
#define CAN_MOFCR88	(*( CAN_MOFCR_type *) 0xF0005100u)	/* Message Object 88 Function Control Register */
#define CAN_MOFCR89	(*( CAN_MOFCR_type *) 0xF0005120u)	/* Message Object 89 Function Control Register */
#define CAN_MOFCR90	(*( CAN_MOFCR_type *) 0xF0005140u)	/* Message Object 90 Function Control Register */
#define CAN_MOFCR91	(*( CAN_MOFCR_type *) 0xF0005160u)	/* Message Object 91 Function Control Register */
#define CAN_MOFCR92	(*( CAN_MOFCR_type *) 0xF0005180u)	/* Message Object 92 Function Control Register */
#define CAN_MOFCR93	(*( CAN_MOFCR_type *) 0xF00051A0u)	/* Message Object 93 Function Control Register */
#define CAN_MOFCR94	(*( CAN_MOFCR_type *) 0xF00051C0u)	/* Message Object 94 Function Control Register */
#define CAN_MOFCR95	(*( CAN_MOFCR_type *) 0xF00051E0u)	/* Message Object 95 Function Control Register */
#define CAN_MOFCR96	(*( CAN_MOFCR_type *) 0xF0005200u)	/* Message Object 96 Function Control Register */
#define CAN_MOFCR97	(*( CAN_MOFCR_type *) 0xF0005220u)	/* Message Object 97 Function Control Register */
#define CAN_MOFCR98	(*( CAN_MOFCR_type *) 0xF0005240u)	/* Message Object 98 Function Control Register */
#define CAN_MOFCR99	(*( CAN_MOFCR_type *) 0xF0005260u)	/* Message Object 99 Function Control Register */
#define CAN_MOFCR100	(*( CAN_MOFCR_type *) 0xF0005280u)	/* Message Object 100 Function Control Register */
#define CAN_MOFCR101	(*( CAN_MOFCR_type *) 0xF00052A0u)	/* Message Object 101 Function Control Register */
#define CAN_MOFCR102	(*( CAN_MOFCR_type *) 0xF00052C0u)	/* Message Object 102 Function Control Register */
#define CAN_MOFCR103	(*( CAN_MOFCR_type *) 0xF00052E0u)	/* Message Object 103 Function Control Register */
#define CAN_MOFCR104	(*( CAN_MOFCR_type *) 0xF0005300u)	/* Message Object 104 Function Control Register */
#define CAN_MOFCR105	(*( CAN_MOFCR_type *) 0xF0005320u)	/* Message Object 105 Function Control Register */
#define CAN_MOFCR106	(*( CAN_MOFCR_type *) 0xF0005340u)	/* Message Object 106 Function Control Register */
#define CAN_MOFCR107	(*( CAN_MOFCR_type *) 0xF0005360u)	/* Message Object 107 Function Control Register */
#define CAN_MOFCR108	(*( CAN_MOFCR_type *) 0xF0005380u)	/* Message Object 108 Function Control Register */
#define CAN_MOFCR109	(*( CAN_MOFCR_type *) 0xF00053A0u)	/* Message Object 109 Function Control Register */
#define CAN_MOFCR110	(*( CAN_MOFCR_type *) 0xF00053C0u)	/* Message Object 110 Function Control Register */
#define CAN_MOFCR111	(*( CAN_MOFCR_type *) 0xF00053E0u)	/* Message Object 111 Function Control Register */
#define CAN_MOFCR112	(*( CAN_MOFCR_type *) 0xF0005400u)	/* Message Object 112 Function Control Register */
#define CAN_MOFCR113	(*( CAN_MOFCR_type *) 0xF0005420u)	/* Message Object 113 Function Control Register */
#define CAN_MOFCR114	(*( CAN_MOFCR_type *) 0xF0005440u)	/* Message Object 114 Function Control Register */
#define CAN_MOFCR115	(*( CAN_MOFCR_type *) 0xF0005460u)	/* Message Object 115 Function Control Register */
#define CAN_MOFCR116	(*( CAN_MOFCR_type *) 0xF0005480u)	/* Message Object 116 Function Control Register */
#define CAN_MOFCR117	(*( CAN_MOFCR_type *) 0xF00054A0u)	/* Message Object 117 Function Control Register */
#define CAN_MOFCR118	(*( CAN_MOFCR_type *) 0xF00054C0u)	/* Message Object 118 Function Control Register */
#define CAN_MOFCR119	(*( CAN_MOFCR_type *) 0xF00054E0u)	/* Message Object 119 Function Control Register */
#define CAN_MOFCR120	(*( CAN_MOFCR_type *) 0xF0005500u)	/* Message Object 120 Function Control Register */
#define CAN_MOFCR121	(*( CAN_MOFCR_type *) 0xF0005520u)	/* Message Object 121 Function Control Register */
#define CAN_MOFCR122	(*( CAN_MOFCR_type *) 0xF0005540u)	/* Message Object 122 Function Control Register */
#define CAN_MOFCR123	(*( CAN_MOFCR_type *) 0xF0005560u)	/* Message Object 123 Function Control Register */
#define CAN_MOFCR124	(*( CAN_MOFCR_type *) 0xF0005580u)	/* Message Object 124 Function Control Register */
#define CAN_MOFCR125	(*( CAN_MOFCR_type *) 0xF00055A0u)	/* Message Object 125 Function Control Register */
#define CAN_MOFCR126	(*( CAN_MOFCR_type *) 0xF00055C0u)	/* Message Object 126 Function Control Register */
#define CAN_MOFCR127	(*( CAN_MOFCR_type *) 0xF00055E0u)	/* Message Object 127 Function Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int BOT            : 8;
		unsigned int TOP            : 8;
		unsigned int CUR            : 8;
		unsigned int SEL            : 8;
	} B;
	int I;
	unsigned int U;

} CAN_MOFGPR_type;
#define CAN_MOFGPR0	(*( CAN_MOFGPR_type *) 0xF0004604u)	/* Message Object 0 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR1	(*( CAN_MOFGPR_type *) 0xF0004624u)	/* Message Object 1 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR2	(*( CAN_MOFGPR_type *) 0xF0004644u)	/* Message Object 2 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR3	(*( CAN_MOFGPR_type *) 0xF0004664u)	/* Message Object 3 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR4	(*( CAN_MOFGPR_type *) 0xF0004684u)	/* Message Object 4 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR5	(*( CAN_MOFGPR_type *) 0xF00046A4u)	/* Message Object 5 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR6	(*( CAN_MOFGPR_type *) 0xF00046C4u)	/* Message Object 6 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR7	(*( CAN_MOFGPR_type *) 0xF00046E4u)	/* Message Object 7 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR8	(*( CAN_MOFGPR_type *) 0xF0004704u)	/* Message Object 8 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR9	(*( CAN_MOFGPR_type *) 0xF0004724u)	/* Message Object 9 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR10	(*( CAN_MOFGPR_type *) 0xF0004744u)	/* Message Object 10 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR11	(*( CAN_MOFGPR_type *) 0xF0004764u)	/* Message Object 11 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR12	(*( CAN_MOFGPR_type *) 0xF0004784u)	/* Message Object 12 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR13	(*( CAN_MOFGPR_type *) 0xF00047A4u)	/* Message Object 13 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR14	(*( CAN_MOFGPR_type *) 0xF00047C4u)	/* Message Object 14 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR15	(*( CAN_MOFGPR_type *) 0xF00047E4u)	/* Message Object 15 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR16	(*( CAN_MOFGPR_type *) 0xF0004804u)	/* Message Object 16 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR17	(*( CAN_MOFGPR_type *) 0xF0004824u)	/* Message Object 17 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR18	(*( CAN_MOFGPR_type *) 0xF0004844u)	/* Message Object 18 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR19	(*( CAN_MOFGPR_type *) 0xF0004864u)	/* Message Object 19 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR20	(*( CAN_MOFGPR_type *) 0xF0004884u)	/* Message Object 20 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR21	(*( CAN_MOFGPR_type *) 0xF00048A4u)	/* Message Object 21 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR22	(*( CAN_MOFGPR_type *) 0xF00048C4u)	/* Message Object 22 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR23	(*( CAN_MOFGPR_type *) 0xF00048E4u)	/* Message Object 23 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR24	(*( CAN_MOFGPR_type *) 0xF0004904u)	/* Message Object 24 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR25	(*( CAN_MOFGPR_type *) 0xF0004924u)	/* Message Object 25 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR26	(*( CAN_MOFGPR_type *) 0xF0004944u)	/* Message Object 26 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR27	(*( CAN_MOFGPR_type *) 0xF0004964u)	/* Message Object 27 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR28	(*( CAN_MOFGPR_type *) 0xF0004984u)	/* Message Object 28 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR29	(*( CAN_MOFGPR_type *) 0xF00049A4u)	/* Message Object 29 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR30	(*( CAN_MOFGPR_type *) 0xF00049C4u)	/* Message Object 30 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR31	(*( CAN_MOFGPR_type *) 0xF00049E4u)	/* Message Object 31 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR32	(*( CAN_MOFGPR_type *) 0xF0004A04u)	/* Message Object 32 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR33	(*( CAN_MOFGPR_type *) 0xF0004A24u)	/* Message Object 33 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR34	(*( CAN_MOFGPR_type *) 0xF0004A44u)	/* Message Object 34 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR35	(*( CAN_MOFGPR_type *) 0xF0004A64u)	/* Message Object 35 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR36	(*( CAN_MOFGPR_type *) 0xF0004A84u)	/* Message Object 36 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR37	(*( CAN_MOFGPR_type *) 0xF0004AA4u)	/* Message Object 37 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR38	(*( CAN_MOFGPR_type *) 0xF0004AC4u)	/* Message Object 38 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR39	(*( CAN_MOFGPR_type *) 0xF0004AE4u)	/* Message Object 39 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR40	(*( CAN_MOFGPR_type *) 0xF0004B04u)	/* Message Object 40 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR41	(*( CAN_MOFGPR_type *) 0xF0004B24u)	/* Message Object 41 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR42	(*( CAN_MOFGPR_type *) 0xF0004B44u)	/* Message Object 42 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR43	(*( CAN_MOFGPR_type *) 0xF0004B64u)	/* Message Object 43 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR44	(*( CAN_MOFGPR_type *) 0xF0004B84u)	/* Message Object 44 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR45	(*( CAN_MOFGPR_type *) 0xF0004BA4u)	/* Message Object 45 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR46	(*( CAN_MOFGPR_type *) 0xF0004BC4u)	/* Message Object 46 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR47	(*( CAN_MOFGPR_type *) 0xF0004BE4u)	/* Message Object 47 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR48	(*( CAN_MOFGPR_type *) 0xF0004C04u)	/* Message Object 48 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR49	(*( CAN_MOFGPR_type *) 0xF0004C24u)	/* Message Object 49 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR50	(*( CAN_MOFGPR_type *) 0xF0004C44u)	/* Message Object 50 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR51	(*( CAN_MOFGPR_type *) 0xF0004C64u)	/* Message Object 51 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR52	(*( CAN_MOFGPR_type *) 0xF0004C84u)	/* Message Object 52 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR53	(*( CAN_MOFGPR_type *) 0xF0004CA4u)	/* Message Object 53 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR54	(*( CAN_MOFGPR_type *) 0xF0004CC4u)	/* Message Object 54 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR55	(*( CAN_MOFGPR_type *) 0xF0004CE4u)	/* Message Object 55 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR56	(*( CAN_MOFGPR_type *) 0xF0004D04u)	/* Message Object 56 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR57	(*( CAN_MOFGPR_type *) 0xF0004D24u)	/* Message Object 57 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR58	(*( CAN_MOFGPR_type *) 0xF0004D44u)	/* Message Object 58 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR59	(*( CAN_MOFGPR_type *) 0xF0004D64u)	/* Message Object 59 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR60	(*( CAN_MOFGPR_type *) 0xF0004D84u)	/* Message Object 60 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR61	(*( CAN_MOFGPR_type *) 0xF0004DA4u)	/* Message Object 61 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR62	(*( CAN_MOFGPR_type *) 0xF0004DC4u)	/* Message Object 62 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR63	(*( CAN_MOFGPR_type *) 0xF0004DE4u)	/* Message Object 63 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR64	(*( CAN_MOFGPR_type *) 0xF0004E04u)	/* Message Object 64 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR65	(*( CAN_MOFGPR_type *) 0xF0004E24u)	/* Message Object 65 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR66	(*( CAN_MOFGPR_type *) 0xF0004E44u)	/* Message Object 66 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR67	(*( CAN_MOFGPR_type *) 0xF0004E64u)	/* Message Object 67 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR68	(*( CAN_MOFGPR_type *) 0xF0004E84u)	/* Message Object 68 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR69	(*( CAN_MOFGPR_type *) 0xF0004EA4u)	/* Message Object 69 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR70	(*( CAN_MOFGPR_type *) 0xF0004EC4u)	/* Message Object 70 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR71	(*( CAN_MOFGPR_type *) 0xF0004EE4u)	/* Message Object 71 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR72	(*( CAN_MOFGPR_type *) 0xF0004F04u)	/* Message Object 72 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR73	(*( CAN_MOFGPR_type *) 0xF0004F24u)	/* Message Object 73 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR74	(*( CAN_MOFGPR_type *) 0xF0004F44u)	/* Message Object 74 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR75	(*( CAN_MOFGPR_type *) 0xF0004F64u)	/* Message Object 75 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR76	(*( CAN_MOFGPR_type *) 0xF0004F84u)	/* Message Object 76 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR77	(*( CAN_MOFGPR_type *) 0xF0004FA4u)	/* Message Object 77 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR78	(*( CAN_MOFGPR_type *) 0xF0004FC4u)	/* Message Object 78 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR79	(*( CAN_MOFGPR_type *) 0xF0004FE4u)	/* Message Object 79 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR80	(*( CAN_MOFGPR_type *) 0xF0005004u)	/* Message Object 80 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR81	(*( CAN_MOFGPR_type *) 0xF0005024u)	/* Message Object 81 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR82	(*( CAN_MOFGPR_type *) 0xF0005044u)	/* Message Object 82 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR83	(*( CAN_MOFGPR_type *) 0xF0005064u)	/* Message Object 83 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR84	(*( CAN_MOFGPR_type *) 0xF0005084u)	/* Message Object 84 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR85	(*( CAN_MOFGPR_type *) 0xF00050A4u)	/* Message Object 85 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR86	(*( CAN_MOFGPR_type *) 0xF00050C4u)	/* Message Object 86 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR87	(*( CAN_MOFGPR_type *) 0xF00050E4u)	/* Message Object 87 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR88	(*( CAN_MOFGPR_type *) 0xF0005104u)	/* Message Object 88 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR89	(*( CAN_MOFGPR_type *) 0xF0005124u)	/* Message Object 89 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR90	(*( CAN_MOFGPR_type *) 0xF0005144u)	/* Message Object 90 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR91	(*( CAN_MOFGPR_type *) 0xF0005164u)	/* Message Object 91 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR92	(*( CAN_MOFGPR_type *) 0xF0005184u)	/* Message Object 92 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR93	(*( CAN_MOFGPR_type *) 0xF00051A4u)	/* Message Object 93 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR94	(*( CAN_MOFGPR_type *) 0xF00051C4u)	/* Message Object 94 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR95	(*( CAN_MOFGPR_type *) 0xF00051E4u)	/* Message Object 95 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR96	(*( CAN_MOFGPR_type *) 0xF0005204u)	/* Message Object 96 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR97	(*( CAN_MOFGPR_type *) 0xF0005224u)	/* Message Object 97 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR98	(*( CAN_MOFGPR_type *) 0xF0005244u)	/* Message Object 98 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR99	(*( CAN_MOFGPR_type *) 0xF0005264u)	/* Message Object 99 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR100	(*( CAN_MOFGPR_type *) 0xF0005284u)	/* Message Object 100 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR101	(*( CAN_MOFGPR_type *) 0xF00052A4u)	/* Message Object 101 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR102	(*( CAN_MOFGPR_type *) 0xF00052C4u)	/* Message Object 102 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR103	(*( CAN_MOFGPR_type *) 0xF00052E4u)	/* Message Object 103 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR104	(*( CAN_MOFGPR_type *) 0xF0005304u)	/* Message Object 104 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR105	(*( CAN_MOFGPR_type *) 0xF0005324u)	/* Message Object 105 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR106	(*( CAN_MOFGPR_type *) 0xF0005344u)	/* Message Object 106 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR107	(*( CAN_MOFGPR_type *) 0xF0005364u)	/* Message Object 107 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR108	(*( CAN_MOFGPR_type *) 0xF0005384u)	/* Message Object 108 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR109	(*( CAN_MOFGPR_type *) 0xF00053A4u)	/* Message Object 109 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR110	(*( CAN_MOFGPR_type *) 0xF00053C4u)	/* Message Object 110 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR111	(*( CAN_MOFGPR_type *) 0xF00053E4u)	/* Message Object 111 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR112	(*( CAN_MOFGPR_type *) 0xF0005404u)	/* Message Object 112 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR113	(*( CAN_MOFGPR_type *) 0xF0005424u)	/* Message Object 113 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR114	(*( CAN_MOFGPR_type *) 0xF0005444u)	/* Message Object 114 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR115	(*( CAN_MOFGPR_type *) 0xF0005464u)	/* Message Object 115 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR116	(*( CAN_MOFGPR_type *) 0xF0005484u)	/* Message Object 116 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR117	(*( CAN_MOFGPR_type *) 0xF00054A4u)	/* Message Object 117 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR118	(*( CAN_MOFGPR_type *) 0xF00054C4u)	/* Message Object 118 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR119	(*( CAN_MOFGPR_type *) 0xF00054E4u)	/* Message Object 119 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR120	(*( CAN_MOFGPR_type *) 0xF0005504u)	/* Message Object 120 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR121	(*( CAN_MOFGPR_type *) 0xF0005524u)	/* Message Object 121 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR122	(*( CAN_MOFGPR_type *) 0xF0005544u)	/* Message Object 122 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR123	(*( CAN_MOFGPR_type *) 0xF0005564u)	/* Message Object 123 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR124	(*( CAN_MOFGPR_type *) 0xF0005584u)	/* Message Object 124 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR125	(*( CAN_MOFGPR_type *) 0xF00055A4u)	/* Message Object 125 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR126	(*( CAN_MOFGPR_type *) 0xF00055C4u)	/* Message Object 126 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR127	(*( CAN_MOFGPR_type *) 0xF00055E4u)	/* Message Object 127 FIFO/Gateway Pointer Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RXINP          : 4;
		unsigned int TXINP          : 4;
		unsigned int MPN            : 8;
		unsigned int CFCVAL         : 16;
	} B;
	int I;
	unsigned int U;

} CAN_MOIPR_type;
#define CAN_MOIPR0	(*( CAN_MOIPR_type *) 0xF0004608u)	/* Message Object 0 Interrupt Pointer Register */
#define CAN_MOIPR1	(*( CAN_MOIPR_type *) 0xF0004628u)	/* Message Object 1 Interrupt Pointer Register */
#define CAN_MOIPR2	(*( CAN_MOIPR_type *) 0xF0004648u)	/* Message Object 2 Interrupt Pointer Register */
#define CAN_MOIPR3	(*( CAN_MOIPR_type *) 0xF0004668u)	/* Message Object 3 Interrupt Pointer Register */
#define CAN_MOIPR4	(*( CAN_MOIPR_type *) 0xF0004688u)	/* Message Object 4 Interrupt Pointer Register */
#define CAN_MOIPR5	(*( CAN_MOIPR_type *) 0xF00046A8u)	/* Message Object 5 Interrupt Pointer Register */
#define CAN_MOIPR6	(*( CAN_MOIPR_type *) 0xF00046C8u)	/* Message Object 6 Interrupt Pointer Register */
#define CAN_MOIPR7	(*( CAN_MOIPR_type *) 0xF00046E8u)	/* Message Object 7 Interrupt Pointer Register */
#define CAN_MOIPR8	(*( CAN_MOIPR_type *) 0xF0004708u)	/* Message Object 8 Interrupt Pointer Register */
#define CAN_MOIPR9	(*( CAN_MOIPR_type *) 0xF0004728u)	/* Message Object 9 Interrupt Pointer Register */
#define CAN_MOIPR10	(*( CAN_MOIPR_type *) 0xF0004748u)	/* Message Object 10 Interrupt Pointer Register */
#define CAN_MOIPR11	(*( CAN_MOIPR_type *) 0xF0004768u)	/* Message Object 11 Interrupt Pointer Register */
#define CAN_MOIPR12	(*( CAN_MOIPR_type *) 0xF0004788u)	/* Message Object 12 Interrupt Pointer Register */
#define CAN_MOIPR13	(*( CAN_MOIPR_type *) 0xF00047A8u)	/* Message Object 13 Interrupt Pointer Register */
#define CAN_MOIPR14	(*( CAN_MOIPR_type *) 0xF00047C8u)	/* Message Object 14 Interrupt Pointer Register */
#define CAN_MOIPR15	(*( CAN_MOIPR_type *) 0xF00047E8u)	/* Message Object 15 Interrupt Pointer Register */
#define CAN_MOIPR16	(*( CAN_MOIPR_type *) 0xF0004808u)	/* Message Object 16 Interrupt Pointer Register */
#define CAN_MOIPR17	(*( CAN_MOIPR_type *) 0xF0004828u)	/* Message Object 17 Interrupt Pointer Register */
#define CAN_MOIPR18	(*( CAN_MOIPR_type *) 0xF0004848u)	/* Message Object 18 Interrupt Pointer Register */
#define CAN_MOIPR19	(*( CAN_MOIPR_type *) 0xF0004868u)	/* Message Object 19 Interrupt Pointer Register */
#define CAN_MOIPR20	(*( CAN_MOIPR_type *) 0xF0004888u)	/* Message Object 20 Interrupt Pointer Register */
#define CAN_MOIPR21	(*( CAN_MOIPR_type *) 0xF00048A8u)	/* Message Object 21 Interrupt Pointer Register */
#define CAN_MOIPR22	(*( CAN_MOIPR_type *) 0xF00048C8u)	/* Message Object 22 Interrupt Pointer Register */
#define CAN_MOIPR23	(*( CAN_MOIPR_type *) 0xF00048E8u)	/* Message Object 23 Interrupt Pointer Register */
#define CAN_MOIPR24	(*( CAN_MOIPR_type *) 0xF0004908u)	/* Message Object 24 Interrupt Pointer Register */
#define CAN_MOIPR25	(*( CAN_MOIPR_type *) 0xF0004928u)	/* Message Object 25 Interrupt Pointer Register */
#define CAN_MOIPR26	(*( CAN_MOIPR_type *) 0xF0004948u)	/* Message Object 26 Interrupt Pointer Register */
#define CAN_MOIPR27	(*( CAN_MOIPR_type *) 0xF0004968u)	/* Message Object 27 Interrupt Pointer Register */
#define CAN_MOIPR28	(*( CAN_MOIPR_type *) 0xF0004988u)	/* Message Object 28 Interrupt Pointer Register */
#define CAN_MOIPR29	(*( CAN_MOIPR_type *) 0xF00049A8u)	/* Message Object 29 Interrupt Pointer Register */
#define CAN_MOIPR30	(*( CAN_MOIPR_type *) 0xF00049C8u)	/* Message Object 30 Interrupt Pointer Register */
#define CAN_MOIPR31	(*( CAN_MOIPR_type *) 0xF00049E8u)	/* Message Object 31 Interrupt Pointer Register */
#define CAN_MOIPR32	(*( CAN_MOIPR_type *) 0xF0004A08u)	/* Message Object 32 Interrupt Pointer Register */
#define CAN_MOIPR33	(*( CAN_MOIPR_type *) 0xF0004A28u)	/* Message Object 33 Interrupt Pointer Register */
#define CAN_MOIPR34	(*( CAN_MOIPR_type *) 0xF0004A48u)	/* Message Object 34 Interrupt Pointer Register */
#define CAN_MOIPR35	(*( CAN_MOIPR_type *) 0xF0004A68u)	/* Message Object 35 Interrupt Pointer Register */
#define CAN_MOIPR36	(*( CAN_MOIPR_type *) 0xF0004A88u)	/* Message Object 36 Interrupt Pointer Register */
#define CAN_MOIPR37	(*( CAN_MOIPR_type *) 0xF0004AA8u)	/* Message Object 37 Interrupt Pointer Register */
#define CAN_MOIPR38	(*( CAN_MOIPR_type *) 0xF0004AC8u)	/* Message Object 38 Interrupt Pointer Register */
#define CAN_MOIPR39	(*( CAN_MOIPR_type *) 0xF0004AE8u)	/* Message Object 39 Interrupt Pointer Register */
#define CAN_MOIPR40	(*( CAN_MOIPR_type *) 0xF0004B08u)	/* Message Object 40 Interrupt Pointer Register */
#define CAN_MOIPR41	(*( CAN_MOIPR_type *) 0xF0004B28u)	/* Message Object 41 Interrupt Pointer Register */
#define CAN_MOIPR42	(*( CAN_MOIPR_type *) 0xF0004B48u)	/* Message Object 42 Interrupt Pointer Register */
#define CAN_MOIPR43	(*( CAN_MOIPR_type *) 0xF0004B68u)	/* Message Object 43 Interrupt Pointer Register */
#define CAN_MOIPR44	(*( CAN_MOIPR_type *) 0xF0004B88u)	/* Message Object 44 Interrupt Pointer Register */
#define CAN_MOIPR45	(*( CAN_MOIPR_type *) 0xF0004BA8u)	/* Message Object 45 Interrupt Pointer Register */
#define CAN_MOIPR46	(*( CAN_MOIPR_type *) 0xF0004BC8u)	/* Message Object 46 Interrupt Pointer Register */
#define CAN_MOIPR47	(*( CAN_MOIPR_type *) 0xF0004BE8u)	/* Message Object 47 Interrupt Pointer Register */
#define CAN_MOIPR48	(*( CAN_MOIPR_type *) 0xF0004C08u)	/* Message Object 48 Interrupt Pointer Register */
#define CAN_MOIPR49	(*( CAN_MOIPR_type *) 0xF0004C28u)	/* Message Object 49 Interrupt Pointer Register */
#define CAN_MOIPR50	(*( CAN_MOIPR_type *) 0xF0004C48u)	/* Message Object 50 Interrupt Pointer Register */
#define CAN_MOIPR51	(*( CAN_MOIPR_type *) 0xF0004C68u)	/* Message Object 51 Interrupt Pointer Register */
#define CAN_MOIPR52	(*( CAN_MOIPR_type *) 0xF0004C88u)	/* Message Object 52 Interrupt Pointer Register */
#define CAN_MOIPR53	(*( CAN_MOIPR_type *) 0xF0004CA8u)	/* Message Object 53 Interrupt Pointer Register */
#define CAN_MOIPR54	(*( CAN_MOIPR_type *) 0xF0004CC8u)	/* Message Object 54 Interrupt Pointer Register */
#define CAN_MOIPR55	(*( CAN_MOIPR_type *) 0xF0004CE8u)	/* Message Object 55 Interrupt Pointer Register */
#define CAN_MOIPR56	(*( CAN_MOIPR_type *) 0xF0004D08u)	/* Message Object 56 Interrupt Pointer Register */
#define CAN_MOIPR57	(*( CAN_MOIPR_type *) 0xF0004D28u)	/* Message Object 57 Interrupt Pointer Register */
#define CAN_MOIPR58	(*( CAN_MOIPR_type *) 0xF0004D48u)	/* Message Object 58 Interrupt Pointer Register */
#define CAN_MOIPR59	(*( CAN_MOIPR_type *) 0xF0004D68u)	/* Message Object 59 Interrupt Pointer Register */
#define CAN_MOIPR60	(*( CAN_MOIPR_type *) 0xF0004D88u)	/* Message Object 60 Interrupt Pointer Register */
#define CAN_MOIPR61	(*( CAN_MOIPR_type *) 0xF0004DA8u)	/* Message Object 61 Interrupt Pointer Register */
#define CAN_MOIPR62	(*( CAN_MOIPR_type *) 0xF0004DC8u)	/* Message Object 62 Interrupt Pointer Register */
#define CAN_MOIPR63	(*( CAN_MOIPR_type *) 0xF0004DE8u)	/* Message Object 63 Interrupt Pointer Register */
#define CAN_MOIPR64	(*( CAN_MOIPR_type *) 0xF0004E08u)	/* Message Object 64 Interrupt Pointer Register */
#define CAN_MOIPR65	(*( CAN_MOIPR_type *) 0xF0004E28u)	/* Message Object 65 Interrupt Pointer Register */
#define CAN_MOIPR66	(*( CAN_MOIPR_type *) 0xF0004E48u)	/* Message Object 66 Interrupt Pointer Register */
#define CAN_MOIPR67	(*( CAN_MOIPR_type *) 0xF0004E68u)	/* Message Object 67 Interrupt Pointer Register */
#define CAN_MOIPR68	(*( CAN_MOIPR_type *) 0xF0004E88u)	/* Message Object 68 Interrupt Pointer Register */
#define CAN_MOIPR69	(*( CAN_MOIPR_type *) 0xF0004EA8u)	/* Message Object 69 Interrupt Pointer Register */
#define CAN_MOIPR70	(*( CAN_MOIPR_type *) 0xF0004EC8u)	/* Message Object 70 Interrupt Pointer Register */
#define CAN_MOIPR71	(*( CAN_MOIPR_type *) 0xF0004EE8u)	/* Message Object 71 Interrupt Pointer Register */
#define CAN_MOIPR72	(*( CAN_MOIPR_type *) 0xF0004F08u)	/* Message Object 72 Interrupt Pointer Register */
#define CAN_MOIPR73	(*( CAN_MOIPR_type *) 0xF0004F28u)	/* Message Object 73 Interrupt Pointer Register */
#define CAN_MOIPR74	(*( CAN_MOIPR_type *) 0xF0004F48u)	/* Message Object 74 Interrupt Pointer Register */
#define CAN_MOIPR75	(*( CAN_MOIPR_type *) 0xF0004F68u)	/* Message Object 75 Interrupt Pointer Register */
#define CAN_MOIPR76	(*( CAN_MOIPR_type *) 0xF0004F88u)	/* Message Object 76 Interrupt Pointer Register */
#define CAN_MOIPR77	(*( CAN_MOIPR_type *) 0xF0004FA8u)	/* Message Object 77 Interrupt Pointer Register */
#define CAN_MOIPR78	(*( CAN_MOIPR_type *) 0xF0004FC8u)	/* Message Object 78 Interrupt Pointer Register */
#define CAN_MOIPR79	(*( CAN_MOIPR_type *) 0xF0004FE8u)	/* Message Object 79 Interrupt Pointer Register */
#define CAN_MOIPR80	(*( CAN_MOIPR_type *) 0xF0005008u)	/* Message Object 80 Interrupt Pointer Register */
#define CAN_MOIPR81	(*( CAN_MOIPR_type *) 0xF0005028u)	/* Message Object 81 Interrupt Pointer Register */
#define CAN_MOIPR82	(*( CAN_MOIPR_type *) 0xF0005048u)	/* Message Object 82 Interrupt Pointer Register */
#define CAN_MOIPR83	(*( CAN_MOIPR_type *) 0xF0005068u)	/* Message Object 83 Interrupt Pointer Register */
#define CAN_MOIPR84	(*( CAN_MOIPR_type *) 0xF0005088u)	/* Message Object 84 Interrupt Pointer Register */
#define CAN_MOIPR85	(*( CAN_MOIPR_type *) 0xF00050A8u)	/* Message Object 85 Interrupt Pointer Register */
#define CAN_MOIPR86	(*( CAN_MOIPR_type *) 0xF00050C8u)	/* Message Object 86 Interrupt Pointer Register */
#define CAN_MOIPR87	(*( CAN_MOIPR_type *) 0xF00050E8u)	/* Message Object 87 Interrupt Pointer Register */
#define CAN_MOIPR88	(*( CAN_MOIPR_type *) 0xF0005108u)	/* Message Object 88 Interrupt Pointer Register */
#define CAN_MOIPR89	(*( CAN_MOIPR_type *) 0xF0005128u)	/* Message Object 89 Interrupt Pointer Register */
#define CAN_MOIPR90	(*( CAN_MOIPR_type *) 0xF0005148u)	/* Message Object 90 Interrupt Pointer Register */
#define CAN_MOIPR91	(*( CAN_MOIPR_type *) 0xF0005168u)	/* Message Object 91 Interrupt Pointer Register */
#define CAN_MOIPR92	(*( CAN_MOIPR_type *) 0xF0005188u)	/* Message Object 92 Interrupt Pointer Register */
#define CAN_MOIPR93	(*( CAN_MOIPR_type *) 0xF00051A8u)	/* Message Object 93 Interrupt Pointer Register */
#define CAN_MOIPR94	(*( CAN_MOIPR_type *) 0xF00051C8u)	/* Message Object 94 Interrupt Pointer Register */
#define CAN_MOIPR95	(*( CAN_MOIPR_type *) 0xF00051E8u)	/* Message Object 95 Interrupt Pointer Register */
#define CAN_MOIPR96	(*( CAN_MOIPR_type *) 0xF0005208u)	/* Message Object 96 Interrupt Pointer Register */
#define CAN_MOIPR97	(*( CAN_MOIPR_type *) 0xF0005228u)	/* Message Object 97 Interrupt Pointer Register */
#define CAN_MOIPR98	(*( CAN_MOIPR_type *) 0xF0005248u)	/* Message Object 98 Interrupt Pointer Register */
#define CAN_MOIPR99	(*( CAN_MOIPR_type *) 0xF0005268u)	/* Message Object 99 Interrupt Pointer Register */
#define CAN_MOIPR100	(*( CAN_MOIPR_type *) 0xF0005288u)	/* Message Object 100 Interrupt Pointer Register */
#define CAN_MOIPR101	(*( CAN_MOIPR_type *) 0xF00052A8u)	/* Message Object 101 Interrupt Pointer Register */
#define CAN_MOIPR102	(*( CAN_MOIPR_type *) 0xF00052C8u)	/* Message Object 102 Interrupt Pointer Register */
#define CAN_MOIPR103	(*( CAN_MOIPR_type *) 0xF00052E8u)	/* Message Object 103 Interrupt Pointer Register */
#define CAN_MOIPR104	(*( CAN_MOIPR_type *) 0xF0005308u)	/* Message Object 104 Interrupt Pointer Register */
#define CAN_MOIPR105	(*( CAN_MOIPR_type *) 0xF0005328u)	/* Message Object 105 Interrupt Pointer Register */
#define CAN_MOIPR106	(*( CAN_MOIPR_type *) 0xF0005348u)	/* Message Object 106 Interrupt Pointer Register */
#define CAN_MOIPR107	(*( CAN_MOIPR_type *) 0xF0005368u)	/* Message Object 107 Interrupt Pointer Register */
#define CAN_MOIPR108	(*( CAN_MOIPR_type *) 0xF0005388u)	/* Message Object 108 Interrupt Pointer Register */
#define CAN_MOIPR109	(*( CAN_MOIPR_type *) 0xF00053A8u)	/* Message Object 109 Interrupt Pointer Register */
#define CAN_MOIPR110	(*( CAN_MOIPR_type *) 0xF00053C8u)	/* Message Object 110 Interrupt Pointer Register */
#define CAN_MOIPR111	(*( CAN_MOIPR_type *) 0xF00053E8u)	/* Message Object 111 Interrupt Pointer Register */
#define CAN_MOIPR112	(*( CAN_MOIPR_type *) 0xF0005408u)	/* Message Object 112 Interrupt Pointer Register */
#define CAN_MOIPR113	(*( CAN_MOIPR_type *) 0xF0005428u)	/* Message Object 113 Interrupt Pointer Register */
#define CAN_MOIPR114	(*( CAN_MOIPR_type *) 0xF0005448u)	/* Message Object 114 Interrupt Pointer Register */
#define CAN_MOIPR115	(*( CAN_MOIPR_type *) 0xF0005468u)	/* Message Object 115 Interrupt Pointer Register */
#define CAN_MOIPR116	(*( CAN_MOIPR_type *) 0xF0005488u)	/* Message Object 116 Interrupt Pointer Register */
#define CAN_MOIPR117	(*( CAN_MOIPR_type *) 0xF00054A8u)	/* Message Object 117 Interrupt Pointer Register */
#define CAN_MOIPR118	(*( CAN_MOIPR_type *) 0xF00054C8u)	/* Message Object 118 Interrupt Pointer Register */
#define CAN_MOIPR119	(*( CAN_MOIPR_type *) 0xF00054E8u)	/* Message Object 119 Interrupt Pointer Register */
#define CAN_MOIPR120	(*( CAN_MOIPR_type *) 0xF0005508u)	/* Message Object 120 Interrupt Pointer Register */
#define CAN_MOIPR121	(*( CAN_MOIPR_type *) 0xF0005528u)	/* Message Object 121 Interrupt Pointer Register */
#define CAN_MOIPR122	(*( CAN_MOIPR_type *) 0xF0005548u)	/* Message Object 122 Interrupt Pointer Register */
#define CAN_MOIPR123	(*( CAN_MOIPR_type *) 0xF0005568u)	/* Message Object 123 Interrupt Pointer Register */
#define CAN_MOIPR124	(*( CAN_MOIPR_type *) 0xF0005588u)	/* Message Object 124 Interrupt Pointer Register */
#define CAN_MOIPR125	(*( CAN_MOIPR_type *) 0xF00055A8u)	/* Message Object 125 Interrupt Pointer Register */
#define CAN_MOIPR126	(*( CAN_MOIPR_type *) 0xF00055C8u)	/* Message Object 126 Interrupt Pointer Register */
#define CAN_MOIPR127	(*( CAN_MOIPR_type *) 0xF00055E8u)	/* Message Object 127 Interrupt Pointer Register */

typedef volatile union
{
	struct
	{ 
		unsigned int AM             : 29;
		unsigned int MIDE           : 1;
		unsigned int                : 2;
	} B;
	int I;
	unsigned int U;

} CAN_MOAMR_type;
#define CAN_MOAMR0	(*( CAN_MOAMR_type *) 0xF000460Cu)	/* Message Object 0 Acceptance Mask Register */
#define CAN_MOAMR1	(*( CAN_MOAMR_type *) 0xF000462Cu)	/* Message Object 1 Acceptance Mask Register */
#define CAN_MOAMR2	(*( CAN_MOAMR_type *) 0xF000464Cu)	/* Message Object 2 Acceptance Mask Register */
#define CAN_MOAMR3	(*( CAN_MOAMR_type *) 0xF000466Cu)	/* Message Object 3 Acceptance Mask Register */
#define CAN_MOAMR4	(*( CAN_MOAMR_type *) 0xF000468Cu)	/* Message Object 4 Acceptance Mask Register */
#define CAN_MOAMR5	(*( CAN_MOAMR_type *) 0xF00046ACu)	/* Message Object 5 Acceptance Mask Register */
#define CAN_MOAMR6	(*( CAN_MOAMR_type *) 0xF00046CCu)	/* Message Object 6 Acceptance Mask Register */
#define CAN_MOAMR7	(*( CAN_MOAMR_type *) 0xF00046ECu)	/* Message Object 7 Acceptance Mask Register */
#define CAN_MOAMR8	(*( CAN_MOAMR_type *) 0xF000470Cu)	/* Message Object 8 Acceptance Mask Register */
#define CAN_MOAMR9	(*( CAN_MOAMR_type *) 0xF000472Cu)	/* Message Object 9 Acceptance Mask Register */
#define CAN_MOAMR10	(*( CAN_MOAMR_type *) 0xF000474Cu)	/* Message Object 10 Acceptance Mask Register */
#define CAN_MOAMR11	(*( CAN_MOAMR_type *) 0xF000476Cu)	/* Message Object 11 Acceptance Mask Register */
#define CAN_MOAMR12	(*( CAN_MOAMR_type *) 0xF000478Cu)	/* Message Object 12 Acceptance Mask Register */
#define CAN_MOAMR13	(*( CAN_MOAMR_type *) 0xF00047ACu)	/* Message Object 13 Acceptance Mask Register */
#define CAN_MOAMR14	(*( CAN_MOAMR_type *) 0xF00047CCu)	/* Message Object 14 Acceptance Mask Register */
#define CAN_MOAMR15	(*( CAN_MOAMR_type *) 0xF00047ECu)	/* Message Object 15 Acceptance Mask Register */
#define CAN_MOAMR16	(*( CAN_MOAMR_type *) 0xF000480Cu)	/* Message Object 16 Acceptance Mask Register */
#define CAN_MOAMR17	(*( CAN_MOAMR_type *) 0xF000482Cu)	/* Message Object 17 Acceptance Mask Register */
#define CAN_MOAMR18	(*( CAN_MOAMR_type *) 0xF000484Cu)	/* Message Object 18 Acceptance Mask Register */
#define CAN_MOAMR19	(*( CAN_MOAMR_type *) 0xF000486Cu)	/* Message Object 19 Acceptance Mask Register */
#define CAN_MOAMR20	(*( CAN_MOAMR_type *) 0xF000488Cu)	/* Message Object 20 Acceptance Mask Register */
#define CAN_MOAMR21	(*( CAN_MOAMR_type *) 0xF00048ACu)	/* Message Object 21 Acceptance Mask Register */
#define CAN_MOAMR22	(*( CAN_MOAMR_type *) 0xF00048CCu)	/* Message Object 22 Acceptance Mask Register */
#define CAN_MOAMR23	(*( CAN_MOAMR_type *) 0xF00048ECu)	/* Message Object 23 Acceptance Mask Register */
#define CAN_MOAMR24	(*( CAN_MOAMR_type *) 0xF000490Cu)	/* Message Object 24 Acceptance Mask Register */
#define CAN_MOAMR25	(*( CAN_MOAMR_type *) 0xF000492Cu)	/* Message Object 25 Acceptance Mask Register */
#define CAN_MOAMR26	(*( CAN_MOAMR_type *) 0xF000494Cu)	/* Message Object 26 Acceptance Mask Register */
#define CAN_MOAMR27	(*( CAN_MOAMR_type *) 0xF000496Cu)	/* Message Object 27 Acceptance Mask Register */
#define CAN_MOAMR28	(*( CAN_MOAMR_type *) 0xF000498Cu)	/* Message Object 28 Acceptance Mask Register */
#define CAN_MOAMR29	(*( CAN_MOAMR_type *) 0xF00049ACu)	/* Message Object 29 Acceptance Mask Register */
#define CAN_MOAMR30	(*( CAN_MOAMR_type *) 0xF00049CCu)	/* Message Object 30 Acceptance Mask Register */
#define CAN_MOAMR31	(*( CAN_MOAMR_type *) 0xF00049ECu)	/* Message Object 31 Acceptance Mask Register */
#define CAN_MOAMR32	(*( CAN_MOAMR_type *) 0xF0004A0Cu)	/* Message Object 32 Acceptance Mask Register */
#define CAN_MOAMR33	(*( CAN_MOAMR_type *) 0xF0004A2Cu)	/* Message Object 33 Acceptance Mask Register */
#define CAN_MOAMR34	(*( CAN_MOAMR_type *) 0xF0004A4Cu)	/* Message Object 34 Acceptance Mask Register */
#define CAN_MOAMR35	(*( CAN_MOAMR_type *) 0xF0004A6Cu)	/* Message Object 35 Acceptance Mask Register */
#define CAN_MOAMR36	(*( CAN_MOAMR_type *) 0xF0004A8Cu)	/* Message Object 36 Acceptance Mask Register */
#define CAN_MOAMR37	(*( CAN_MOAMR_type *) 0xF0004AACu)	/* Message Object 37 Acceptance Mask Register */
#define CAN_MOAMR38	(*( CAN_MOAMR_type *) 0xF0004ACCu)	/* Message Object 38 Acceptance Mask Register */
#define CAN_MOAMR39	(*( CAN_MOAMR_type *) 0xF0004AECu)	/* Message Object 39 Acceptance Mask Register */
#define CAN_MOAMR40	(*( CAN_MOAMR_type *) 0xF0004B0Cu)	/* Message Object 40 Acceptance Mask Register */
#define CAN_MOAMR41	(*( CAN_MOAMR_type *) 0xF0004B2Cu)	/* Message Object 41 Acceptance Mask Register */
#define CAN_MOAMR42	(*( CAN_MOAMR_type *) 0xF0004B4Cu)	/* Message Object 42 Acceptance Mask Register */
#define CAN_MOAMR43	(*( CAN_MOAMR_type *) 0xF0004B6Cu)	/* Message Object 43 Acceptance Mask Register */
#define CAN_MOAMR44	(*( CAN_MOAMR_type *) 0xF0004B8Cu)	/* Message Object 44 Acceptance Mask Register */
#define CAN_MOAMR45	(*( CAN_MOAMR_type *) 0xF0004BACu)	/* Message Object 45 Acceptance Mask Register */
#define CAN_MOAMR46	(*( CAN_MOAMR_type *) 0xF0004BCCu)	/* Message Object 46 Acceptance Mask Register */
#define CAN_MOAMR47	(*( CAN_MOAMR_type *) 0xF0004BECu)	/* Message Object 47 Acceptance Mask Register */
#define CAN_MOAMR48	(*( CAN_MOAMR_type *) 0xF0004C0Cu)	/* Message Object 48 Acceptance Mask Register */
#define CAN_MOAMR49	(*( CAN_MOAMR_type *) 0xF0004C2Cu)	/* Message Object 49 Acceptance Mask Register */
#define CAN_MOAMR50	(*( CAN_MOAMR_type *) 0xF0004C4Cu)	/* Message Object 50 Acceptance Mask Register */
#define CAN_MOAMR51	(*( CAN_MOAMR_type *) 0xF0004C6Cu)	/* Message Object 51 Acceptance Mask Register */
#define CAN_MOAMR52	(*( CAN_MOAMR_type *) 0xF0004C8Cu)	/* Message Object 52 Acceptance Mask Register */
#define CAN_MOAMR53	(*( CAN_MOAMR_type *) 0xF0004CACu)	/* Message Object 53 Acceptance Mask Register */
#define CAN_MOAMR54	(*( CAN_MOAMR_type *) 0xF0004CCCu)	/* Message Object 54 Acceptance Mask Register */
#define CAN_MOAMR55	(*( CAN_MOAMR_type *) 0xF0004CECu)	/* Message Object 55 Acceptance Mask Register */
#define CAN_MOAMR56	(*( CAN_MOAMR_type *) 0xF0004D0Cu)	/* Message Object 56 Acceptance Mask Register */
#define CAN_MOAMR57	(*( CAN_MOAMR_type *) 0xF0004D2Cu)	/* Message Object 57 Acceptance Mask Register */
#define CAN_MOAMR58	(*( CAN_MOAMR_type *) 0xF0004D4Cu)	/* Message Object 58 Acceptance Mask Register */
#define CAN_MOAMR59	(*( CAN_MOAMR_type *) 0xF0004D6Cu)	/* Message Object 59 Acceptance Mask Register */
#define CAN_MOAMR60	(*( CAN_MOAMR_type *) 0xF0004D8Cu)	/* Message Object 60 Acceptance Mask Register */
#define CAN_MOAMR61	(*( CAN_MOAMR_type *) 0xF0004DACu)	/* Message Object 61 Acceptance Mask Register */
#define CAN_MOAMR62	(*( CAN_MOAMR_type *) 0xF0004DCCu)	/* Message Object 62 Acceptance Mask Register */
#define CAN_MOAMR63	(*( CAN_MOAMR_type *) 0xF0004DECu)	/* Message Object 63 Acceptance Mask Register */
#define CAN_MOAMR64	(*( CAN_MOAMR_type *) 0xF0004E0Cu)	/* Message Object 64 Acceptance Mask Register */
#define CAN_MOAMR65	(*( CAN_MOAMR_type *) 0xF0004E2Cu)	/* Message Object 65 Acceptance Mask Register */
#define CAN_MOAMR66	(*( CAN_MOAMR_type *) 0xF0004E4Cu)	/* Message Object 66 Acceptance Mask Register */
#define CAN_MOAMR67	(*( CAN_MOAMR_type *) 0xF0004E6Cu)	/* Message Object 67 Acceptance Mask Register */
#define CAN_MOAMR68	(*( CAN_MOAMR_type *) 0xF0004E8Cu)	/* Message Object 68 Acceptance Mask Register */
#define CAN_MOAMR69	(*( CAN_MOAMR_type *) 0xF0004EACu)	/* Message Object 69 Acceptance Mask Register */
#define CAN_MOAMR70	(*( CAN_MOAMR_type *) 0xF0004ECCu)	/* Message Object 70 Acceptance Mask Register */
#define CAN_MOAMR71	(*( CAN_MOAMR_type *) 0xF0004EECu)	/* Message Object 71 Acceptance Mask Register */
#define CAN_MOAMR72	(*( CAN_MOAMR_type *) 0xF0004F0Cu)	/* Message Object 72 Acceptance Mask Register */
#define CAN_MOAMR73	(*( CAN_MOAMR_type *) 0xF0004F2Cu)	/* Message Object 73 Acceptance Mask Register */
#define CAN_MOAMR74	(*( CAN_MOAMR_type *) 0xF0004F4Cu)	/* Message Object 74 Acceptance Mask Register */
#define CAN_MOAMR75	(*( CAN_MOAMR_type *) 0xF0004F6Cu)	/* Message Object 75 Acceptance Mask Register */
#define CAN_MOAMR76	(*( CAN_MOAMR_type *) 0xF0004F8Cu)	/* Message Object 76 Acceptance Mask Register */
#define CAN_MOAMR77	(*( CAN_MOAMR_type *) 0xF0004FACu)	/* Message Object 77 Acceptance Mask Register */
#define CAN_MOAMR78	(*( CAN_MOAMR_type *) 0xF0004FCCu)	/* Message Object 78 Acceptance Mask Register */
#define CAN_MOAMR79	(*( CAN_MOAMR_type *) 0xF0004FECu)	/* Message Object 79 Acceptance Mask Register */
#define CAN_MOAMR80	(*( CAN_MOAMR_type *) 0xF000500Cu)	/* Message Object 80 Acceptance Mask Register */
#define CAN_MOAMR81	(*( CAN_MOAMR_type *) 0xF000502Cu)	/* Message Object 81 Acceptance Mask Register */
#define CAN_MOAMR82	(*( CAN_MOAMR_type *) 0xF000504Cu)	/* Message Object 82 Acceptance Mask Register */
#define CAN_MOAMR83	(*( CAN_MOAMR_type *) 0xF000506Cu)	/* Message Object 83 Acceptance Mask Register */
#define CAN_MOAMR84	(*( CAN_MOAMR_type *) 0xF000508Cu)	/* Message Object 84 Acceptance Mask Register */
#define CAN_MOAMR85	(*( CAN_MOAMR_type *) 0xF00050ACu)	/* Message Object 85 Acceptance Mask Register */
#define CAN_MOAMR86	(*( CAN_MOAMR_type *) 0xF00050CCu)	/* Message Object 86 Acceptance Mask Register */
#define CAN_MOAMR87	(*( CAN_MOAMR_type *) 0xF00050ECu)	/* Message Object 87 Acceptance Mask Register */
#define CAN_MOAMR88	(*( CAN_MOAMR_type *) 0xF000510Cu)	/* Message Object 88 Acceptance Mask Register */
#define CAN_MOAMR89	(*( CAN_MOAMR_type *) 0xF000512Cu)	/* Message Object 89 Acceptance Mask Register */
#define CAN_MOAMR90	(*( CAN_MOAMR_type *) 0xF000514Cu)	/* Message Object 90 Acceptance Mask Register */
#define CAN_MOAMR91	(*( CAN_MOAMR_type *) 0xF000516Cu)	/* Message Object 91 Acceptance Mask Register */
#define CAN_MOAMR92	(*( CAN_MOAMR_type *) 0xF000518Cu)	/* Message Object 92 Acceptance Mask Register */
#define CAN_MOAMR93	(*( CAN_MOAMR_type *) 0xF00051ACu)	/* Message Object 93 Acceptance Mask Register */
#define CAN_MOAMR94	(*( CAN_MOAMR_type *) 0xF00051CCu)	/* Message Object 94 Acceptance Mask Register */
#define CAN_MOAMR95	(*( CAN_MOAMR_type *) 0xF00051ECu)	/* Message Object 95 Acceptance Mask Register */
#define CAN_MOAMR96	(*( CAN_MOAMR_type *) 0xF000520Cu)	/* Message Object 96 Acceptance Mask Register */
#define CAN_MOAMR97	(*( CAN_MOAMR_type *) 0xF000522Cu)	/* Message Object 97 Acceptance Mask Register */
#define CAN_MOAMR98	(*( CAN_MOAMR_type *) 0xF000524Cu)	/* Message Object 98 Acceptance Mask Register */
#define CAN_MOAMR99	(*( CAN_MOAMR_type *) 0xF000526Cu)	/* Message Object 99 Acceptance Mask Register */
#define CAN_MOAMR100	(*( CAN_MOAMR_type *) 0xF000528Cu)	/* Message Object 100 Acceptance Mask Register */
#define CAN_MOAMR101	(*( CAN_MOAMR_type *) 0xF00052ACu)	/* Message Object 101 Acceptance Mask Register */
#define CAN_MOAMR102	(*( CAN_MOAMR_type *) 0xF00052CCu)	/* Message Object 102 Acceptance Mask Register */
#define CAN_MOAMR103	(*( CAN_MOAMR_type *) 0xF00052ECu)	/* Message Object 103 Acceptance Mask Register */
#define CAN_MOAMR104	(*( CAN_MOAMR_type *) 0xF000530Cu)	/* Message Object 104 Acceptance Mask Register */
#define CAN_MOAMR105	(*( CAN_MOAMR_type *) 0xF000532Cu)	/* Message Object 105 Acceptance Mask Register */
#define CAN_MOAMR106	(*( CAN_MOAMR_type *) 0xF000534Cu)	/* Message Object 106 Acceptance Mask Register */
#define CAN_MOAMR107	(*( CAN_MOAMR_type *) 0xF000536Cu)	/* Message Object 107 Acceptance Mask Register */
#define CAN_MOAMR108	(*( CAN_MOAMR_type *) 0xF000538Cu)	/* Message Object 108 Acceptance Mask Register */
#define CAN_MOAMR109	(*( CAN_MOAMR_type *) 0xF00053ACu)	/* Message Object 109 Acceptance Mask Register */
#define CAN_MOAMR110	(*( CAN_MOAMR_type *) 0xF00053CCu)	/* Message Object 110 Acceptance Mask Register */
#define CAN_MOAMR111	(*( CAN_MOAMR_type *) 0xF00053ECu)	/* Message Object 111 Acceptance Mask Register */
#define CAN_MOAMR112	(*( CAN_MOAMR_type *) 0xF000540Cu)	/* Message Object 112 Acceptance Mask Register */
#define CAN_MOAMR113	(*( CAN_MOAMR_type *) 0xF000542Cu)	/* Message Object 113 Acceptance Mask Register */
#define CAN_MOAMR114	(*( CAN_MOAMR_type *) 0xF000544Cu)	/* Message Object 114 Acceptance Mask Register */
#define CAN_MOAMR115	(*( CAN_MOAMR_type *) 0xF000546Cu)	/* Message Object 115 Acceptance Mask Register */
#define CAN_MOAMR116	(*( CAN_MOAMR_type *) 0xF000548Cu)	/* Message Object 116 Acceptance Mask Register */
#define CAN_MOAMR117	(*( CAN_MOAMR_type *) 0xF00054ACu)	/* Message Object 117 Acceptance Mask Register */
#define CAN_MOAMR118	(*( CAN_MOAMR_type *) 0xF00054CCu)	/* Message Object 118 Acceptance Mask Register */
#define CAN_MOAMR119	(*( CAN_MOAMR_type *) 0xF00054ECu)	/* Message Object 119 Acceptance Mask Register */
#define CAN_MOAMR120	(*( CAN_MOAMR_type *) 0xF000550Cu)	/* Message Object 120 Acceptance Mask Register */
#define CAN_MOAMR121	(*( CAN_MOAMR_type *) 0xF000552Cu)	/* Message Object 121 Acceptance Mask Register */
#define CAN_MOAMR122	(*( CAN_MOAMR_type *) 0xF000554Cu)	/* Message Object 122 Acceptance Mask Register */
#define CAN_MOAMR123	(*( CAN_MOAMR_type *) 0xF000556Cu)	/* Message Object 123 Acceptance Mask Register */
#define CAN_MOAMR124	(*( CAN_MOAMR_type *) 0xF000558Cu)	/* Message Object 124 Acceptance Mask Register */
#define CAN_MOAMR125	(*( CAN_MOAMR_type *) 0xF00055ACu)	/* Message Object 125 Acceptance Mask Register */
#define CAN_MOAMR126	(*( CAN_MOAMR_type *) 0xF00055CCu)	/* Message Object 126 Acceptance Mask Register */
#define CAN_MOAMR127	(*( CAN_MOAMR_type *) 0xF00055ECu)	/* Message Object 127 Acceptance Mask Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DB0            : 8;
		unsigned int DB1            : 8;
		unsigned int DB2            : 8;
		unsigned int DB3            : 8;
	} B;
	int I;
	unsigned int U;

} CAN_MODATAL_type;
#define CAN_MODATAL0	(*( CAN_MODATAL_type *) 0xF0004610u)	/* Message Object 0 Data Register Low */
#define CAN_MODATAL1	(*( CAN_MODATAL_type *) 0xF0004630u)	/* Message Object 1 Data Register Low */
#define CAN_MODATAL2	(*( CAN_MODATAL_type *) 0xF0004650u)	/* Message Object 2 Data Register Low */
#define CAN_MODATAL3	(*( CAN_MODATAL_type *) 0xF0004670u)	/* Message Object 3 Data Register Low */
#define CAN_MODATAL4	(*( CAN_MODATAL_type *) 0xF0004690u)	/* Message Object 4 Data Register Low */
#define CAN_MODATAL5	(*( CAN_MODATAL_type *) 0xF00046B0u)	/* Message Object 5 Data Register Low */
#define CAN_MODATAL6	(*( CAN_MODATAL_type *) 0xF00046D0u)	/* Message Object 6 Data Register Low */
#define CAN_MODATAL7	(*( CAN_MODATAL_type *) 0xF00046F0u)	/* Message Object 7 Data Register Low */
#define CAN_MODATAL8	(*( CAN_MODATAL_type *) 0xF0004710u)	/* Message Object 8 Data Register Low */
#define CAN_MODATAL9	(*( CAN_MODATAL_type *) 0xF0004730u)	/* Message Object 9 Data Register Low */
#define CAN_MODATAL10	(*( CAN_MODATAL_type *) 0xF0004750u)	/* Message Object 10 Data Register Low */
#define CAN_MODATAL11	(*( CAN_MODATAL_type *) 0xF0004770u)	/* Message Object 11 Data Register Low */
#define CAN_MODATAL12	(*( CAN_MODATAL_type *) 0xF0004790u)	/* Message Object 12 Data Register Low */
#define CAN_MODATAL13	(*( CAN_MODATAL_type *) 0xF00047B0u)	/* Message Object 13 Data Register Low */
#define CAN_MODATAL14	(*( CAN_MODATAL_type *) 0xF00047D0u)	/* Message Object 14 Data Register Low */
#define CAN_MODATAL15	(*( CAN_MODATAL_type *) 0xF00047F0u)	/* Message Object 15 Data Register Low */
#define CAN_MODATAL16	(*( CAN_MODATAL_type *) 0xF0004810u)	/* Message Object 16 Data Register Low */
#define CAN_MODATAL17	(*( CAN_MODATAL_type *) 0xF0004830u)	/* Message Object 17 Data Register Low */
#define CAN_MODATAL18	(*( CAN_MODATAL_type *) 0xF0004850u)	/* Message Object 18 Data Register Low */
#define CAN_MODATAL19	(*( CAN_MODATAL_type *) 0xF0004870u)	/* Message Object 19 Data Register Low */
#define CAN_MODATAL20	(*( CAN_MODATAL_type *) 0xF0004890u)	/* Message Object 20 Data Register Low */
#define CAN_MODATAL21	(*( CAN_MODATAL_type *) 0xF00048B0u)	/* Message Object 21 Data Register Low */
#define CAN_MODATAL22	(*( CAN_MODATAL_type *) 0xF00048D0u)	/* Message Object 22 Data Register Low */
#define CAN_MODATAL23	(*( CAN_MODATAL_type *) 0xF00048F0u)	/* Message Object 23 Data Register Low */
#define CAN_MODATAL24	(*( CAN_MODATAL_type *) 0xF0004910u)	/* Message Object 24 Data Register Low */
#define CAN_MODATAL25	(*( CAN_MODATAL_type *) 0xF0004930u)	/* Message Object 25 Data Register Low */
#define CAN_MODATAL26	(*( CAN_MODATAL_type *) 0xF0004950u)	/* Message Object 26 Data Register Low */
#define CAN_MODATAL27	(*( CAN_MODATAL_type *) 0xF0004970u)	/* Message Object 27 Data Register Low */
#define CAN_MODATAL28	(*( CAN_MODATAL_type *) 0xF0004990u)	/* Message Object 28 Data Register Low */
#define CAN_MODATAL29	(*( CAN_MODATAL_type *) 0xF00049B0u)	/* Message Object 29 Data Register Low */
#define CAN_MODATAL30	(*( CAN_MODATAL_type *) 0xF00049D0u)	/* Message Object 30 Data Register Low */
#define CAN_MODATAL31	(*( CAN_MODATAL_type *) 0xF00049F0u)	/* Message Object 31 Data Register Low */
#define CAN_MODATAL32	(*( CAN_MODATAL_type *) 0xF0004A10u)	/* Message Object 32 Data Register Low */
#define CAN_MODATAL33	(*( CAN_MODATAL_type *) 0xF0004A30u)	/* Message Object 33 Data Register Low */
#define CAN_MODATAL34	(*( CAN_MODATAL_type *) 0xF0004A50u)	/* Message Object 34 Data Register Low */
#define CAN_MODATAL35	(*( CAN_MODATAL_type *) 0xF0004A70u)	/* Message Object 35 Data Register Low */
#define CAN_MODATAL36	(*( CAN_MODATAL_type *) 0xF0004A90u)	/* Message Object 36 Data Register Low */
#define CAN_MODATAL37	(*( CAN_MODATAL_type *) 0xF0004AB0u)	/* Message Object 37 Data Register Low */
#define CAN_MODATAL38	(*( CAN_MODATAL_type *) 0xF0004AD0u)	/* Message Object 38 Data Register Low */
#define CAN_MODATAL39	(*( CAN_MODATAL_type *) 0xF0004AF0u)	/* Message Object 39 Data Register Low */
#define CAN_MODATAL40	(*( CAN_MODATAL_type *) 0xF0004B10u)	/* Message Object 40 Data Register Low */
#define CAN_MODATAL41	(*( CAN_MODATAL_type *) 0xF0004B30u)	/* Message Object 41 Data Register Low */
#define CAN_MODATAL42	(*( CAN_MODATAL_type *) 0xF0004B50u)	/* Message Object 42 Data Register Low */
#define CAN_MODATAL43	(*( CAN_MODATAL_type *) 0xF0004B70u)	/* Message Object 43 Data Register Low */
#define CAN_MODATAL44	(*( CAN_MODATAL_type *) 0xF0004B90u)	/* Message Object 44 Data Register Low */
#define CAN_MODATAL45	(*( CAN_MODATAL_type *) 0xF0004BB0u)	/* Message Object 45 Data Register Low */
#define CAN_MODATAL46	(*( CAN_MODATAL_type *) 0xF0004BD0u)	/* Message Object 46 Data Register Low */
#define CAN_MODATAL47	(*( CAN_MODATAL_type *) 0xF0004BF0u)	/* Message Object 47 Data Register Low */
#define CAN_MODATAL48	(*( CAN_MODATAL_type *) 0xF0004C10u)	/* Message Object 48 Data Register Low */
#define CAN_MODATAL49	(*( CAN_MODATAL_type *) 0xF0004C30u)	/* Message Object 49 Data Register Low */
#define CAN_MODATAL50	(*( CAN_MODATAL_type *) 0xF0004C50u)	/* Message Object 50 Data Register Low */
#define CAN_MODATAL51	(*( CAN_MODATAL_type *) 0xF0004C70u)	/* Message Object 51 Data Register Low */
#define CAN_MODATAL52	(*( CAN_MODATAL_type *) 0xF0004C90u)	/* Message Object 52 Data Register Low */
#define CAN_MODATAL53	(*( CAN_MODATAL_type *) 0xF0004CB0u)	/* Message Object 53 Data Register Low */
#define CAN_MODATAL54	(*( CAN_MODATAL_type *) 0xF0004CD0u)	/* Message Object 54 Data Register Low */
#define CAN_MODATAL55	(*( CAN_MODATAL_type *) 0xF0004CF0u)	/* Message Object 55 Data Register Low */
#define CAN_MODATAL56	(*( CAN_MODATAL_type *) 0xF0004D10u)	/* Message Object 56 Data Register Low */
#define CAN_MODATAL57	(*( CAN_MODATAL_type *) 0xF0004D30u)	/* Message Object 57 Data Register Low */
#define CAN_MODATAL58	(*( CAN_MODATAL_type *) 0xF0004D50u)	/* Message Object 58 Data Register Low */
#define CAN_MODATAL59	(*( CAN_MODATAL_type *) 0xF0004D70u)	/* Message Object 59 Data Register Low */
#define CAN_MODATAL60	(*( CAN_MODATAL_type *) 0xF0004D90u)	/* Message Object 60 Data Register Low */
#define CAN_MODATAL61	(*( CAN_MODATAL_type *) 0xF0004DB0u)	/* Message Object 61 Data Register Low */
#define CAN_MODATAL62	(*( CAN_MODATAL_type *) 0xF0004DD0u)	/* Message Object 62 Data Register Low */
#define CAN_MODATAL63	(*( CAN_MODATAL_type *) 0xF0004DF0u)	/* Message Object 63 Data Register Low */
#define CAN_MODATAL64	(*( CAN_MODATAL_type *) 0xF0004E10u)	/* Message Object 64 Data Register Low */
#define CAN_MODATAL65	(*( CAN_MODATAL_type *) 0xF0004E30u)	/* Message Object 65 Data Register Low */
#define CAN_MODATAL66	(*( CAN_MODATAL_type *) 0xF0004E50u)	/* Message Object 66 Data Register Low */
#define CAN_MODATAL67	(*( CAN_MODATAL_type *) 0xF0004E70u)	/* Message Object 67 Data Register Low */
#define CAN_MODATAL68	(*( CAN_MODATAL_type *) 0xF0004E90u)	/* Message Object 68 Data Register Low */
#define CAN_MODATAL69	(*( CAN_MODATAL_type *) 0xF0004EB0u)	/* Message Object 69 Data Register Low */
#define CAN_MODATAL70	(*( CAN_MODATAL_type *) 0xF0004ED0u)	/* Message Object 70 Data Register Low */
#define CAN_MODATAL71	(*( CAN_MODATAL_type *) 0xF0004EF0u)	/* Message Object 71 Data Register Low */
#define CAN_MODATAL72	(*( CAN_MODATAL_type *) 0xF0004F10u)	/* Message Object 72 Data Register Low */
#define CAN_MODATAL73	(*( CAN_MODATAL_type *) 0xF0004F30u)	/* Message Object 73 Data Register Low */
#define CAN_MODATAL74	(*( CAN_MODATAL_type *) 0xF0004F50u)	/* Message Object 74 Data Register Low */
#define CAN_MODATAL75	(*( CAN_MODATAL_type *) 0xF0004F70u)	/* Message Object 75 Data Register Low */
#define CAN_MODATAL76	(*( CAN_MODATAL_type *) 0xF0004F90u)	/* Message Object 76 Data Register Low */
#define CAN_MODATAL77	(*( CAN_MODATAL_type *) 0xF0004FB0u)	/* Message Object 77 Data Register Low */
#define CAN_MODATAL78	(*( CAN_MODATAL_type *) 0xF0004FD0u)	/* Message Object 78 Data Register Low */
#define CAN_MODATAL79	(*( CAN_MODATAL_type *) 0xF0004FF0u)	/* Message Object 79 Data Register Low */
#define CAN_MODATAL80	(*( CAN_MODATAL_type *) 0xF0005010u)	/* Message Object 80 Data Register Low */
#define CAN_MODATAL81	(*( CAN_MODATAL_type *) 0xF0005030u)	/* Message Object 81 Data Register Low */
#define CAN_MODATAL82	(*( CAN_MODATAL_type *) 0xF0005050u)	/* Message Object 82 Data Register Low */
#define CAN_MODATAL83	(*( CAN_MODATAL_type *) 0xF0005070u)	/* Message Object 83 Data Register Low */
#define CAN_MODATAL84	(*( CAN_MODATAL_type *) 0xF0005090u)	/* Message Object 84 Data Register Low */
#define CAN_MODATAL85	(*( CAN_MODATAL_type *) 0xF00050B0u)	/* Message Object 85 Data Register Low */
#define CAN_MODATAL86	(*( CAN_MODATAL_type *) 0xF00050D0u)	/* Message Object 86 Data Register Low */
#define CAN_MODATAL87	(*( CAN_MODATAL_type *) 0xF00050F0u)	/* Message Object 87 Data Register Low */
#define CAN_MODATAL88	(*( CAN_MODATAL_type *) 0xF0005110u)	/* Message Object 88 Data Register Low */
#define CAN_MODATAL89	(*( CAN_MODATAL_type *) 0xF0005130u)	/* Message Object 89 Data Register Low */
#define CAN_MODATAL90	(*( CAN_MODATAL_type *) 0xF0005150u)	/* Message Object 90 Data Register Low */
#define CAN_MODATAL91	(*( CAN_MODATAL_type *) 0xF0005170u)	/* Message Object 91 Data Register Low */
#define CAN_MODATAL92	(*( CAN_MODATAL_type *) 0xF0005190u)	/* Message Object 92 Data Register Low */
#define CAN_MODATAL93	(*( CAN_MODATAL_type *) 0xF00051B0u)	/* Message Object 93 Data Register Low */
#define CAN_MODATAL94	(*( CAN_MODATAL_type *) 0xF00051D0u)	/* Message Object 94 Data Register Low */
#define CAN_MODATAL95	(*( CAN_MODATAL_type *) 0xF00051F0u)	/* Message Object 95 Data Register Low */
#define CAN_MODATAL96	(*( CAN_MODATAL_type *) 0xF0005210u)	/* Message Object 96 Data Register Low */
#define CAN_MODATAL97	(*( CAN_MODATAL_type *) 0xF0005230u)	/* Message Object 97 Data Register Low */
#define CAN_MODATAL98	(*( CAN_MODATAL_type *) 0xF0005250u)	/* Message Object 98 Data Register Low */
#define CAN_MODATAL99	(*( CAN_MODATAL_type *) 0xF0005270u)	/* Message Object 99 Data Register Low */
#define CAN_MODATAL100	(*( CAN_MODATAL_type *) 0xF0005290u)	/* Message Object 100 Data Register Low */
#define CAN_MODATAL101	(*( CAN_MODATAL_type *) 0xF00052B0u)	/* Message Object 101 Data Register Low */
#define CAN_MODATAL102	(*( CAN_MODATAL_type *) 0xF00052D0u)	/* Message Object 102 Data Register Low */
#define CAN_MODATAL103	(*( CAN_MODATAL_type *) 0xF00052F0u)	/* Message Object 103 Data Register Low */
#define CAN_MODATAL104	(*( CAN_MODATAL_type *) 0xF0005310u)	/* Message Object 104 Data Register Low */
#define CAN_MODATAL105	(*( CAN_MODATAL_type *) 0xF0005330u)	/* Message Object 105 Data Register Low */
#define CAN_MODATAL106	(*( CAN_MODATAL_type *) 0xF0005350u)	/* Message Object 106 Data Register Low */
#define CAN_MODATAL107	(*( CAN_MODATAL_type *) 0xF0005370u)	/* Message Object 107 Data Register Low */
#define CAN_MODATAL108	(*( CAN_MODATAL_type *) 0xF0005390u)	/* Message Object 108 Data Register Low */
#define CAN_MODATAL109	(*( CAN_MODATAL_type *) 0xF00053B0u)	/* Message Object 109 Data Register Low */
#define CAN_MODATAL110	(*( CAN_MODATAL_type *) 0xF00053D0u)	/* Message Object 110 Data Register Low */
#define CAN_MODATAL111	(*( CAN_MODATAL_type *) 0xF00053F0u)	/* Message Object 111 Data Register Low */
#define CAN_MODATAL112	(*( CAN_MODATAL_type *) 0xF0005410u)	/* Message Object 112 Data Register Low */
#define CAN_MODATAL113	(*( CAN_MODATAL_type *) 0xF0005430u)	/* Message Object 113 Data Register Low */
#define CAN_MODATAL114	(*( CAN_MODATAL_type *) 0xF0005450u)	/* Message Object 114 Data Register Low */
#define CAN_MODATAL115	(*( CAN_MODATAL_type *) 0xF0005470u)	/* Message Object 115 Data Register Low */
#define CAN_MODATAL116	(*( CAN_MODATAL_type *) 0xF0005490u)	/* Message Object 116 Data Register Low */
#define CAN_MODATAL117	(*( CAN_MODATAL_type *) 0xF00054B0u)	/* Message Object 117 Data Register Low */
#define CAN_MODATAL118	(*( CAN_MODATAL_type *) 0xF00054D0u)	/* Message Object 118 Data Register Low */
#define CAN_MODATAL119	(*( CAN_MODATAL_type *) 0xF00054F0u)	/* Message Object 119 Data Register Low */
#define CAN_MODATAL120	(*( CAN_MODATAL_type *) 0xF0005510u)	/* Message Object 120 Data Register Low */
#define CAN_MODATAL121	(*( CAN_MODATAL_type *) 0xF0005530u)	/* Message Object 121 Data Register Low */
#define CAN_MODATAL122	(*( CAN_MODATAL_type *) 0xF0005550u)	/* Message Object 122 Data Register Low */
#define CAN_MODATAL123	(*( CAN_MODATAL_type *) 0xF0005570u)	/* Message Object 123 Data Register Low */
#define CAN_MODATAL124	(*( CAN_MODATAL_type *) 0xF0005590u)	/* Message Object 124 Data Register Low */
#define CAN_MODATAL125	(*( CAN_MODATAL_type *) 0xF00055B0u)	/* Message Object 125 Data Register Low */
#define CAN_MODATAL126	(*( CAN_MODATAL_type *) 0xF00055D0u)	/* Message Object 126 Data Register Low */
#define CAN_MODATAL127	(*( CAN_MODATAL_type *) 0xF00055F0u)	/* Message Object 127 Data Register Low */

typedef volatile union
{
	struct
	{ 
		unsigned int DB4            : 8;
		unsigned int DB5            : 8;
		unsigned int DB6            : 8;
		unsigned int DB7            : 8;
	} B;
	int I;
	unsigned int U;

} CAN_MODATAH_type;
#define CAN_MODATAH0	(*( CAN_MODATAH_type *) 0xF0004614u)	/* Message Object 0 Data Register High */
#define CAN_MODATAH1	(*( CAN_MODATAH_type *) 0xF0004634u)	/* Message Object 1 Data Register High */
#define CAN_MODATAH2	(*( CAN_MODATAH_type *) 0xF0004654u)	/* Message Object 2 Data Register High */
#define CAN_MODATAH3	(*( CAN_MODATAH_type *) 0xF0004674u)	/* Message Object 3 Data Register High */
#define CAN_MODATAH4	(*( CAN_MODATAH_type *) 0xF0004694u)	/* Message Object 4 Data Register High */
#define CAN_MODATAH5	(*( CAN_MODATAH_type *) 0xF00046B4u)	/* Message Object 5 Data Register High */
#define CAN_MODATAH6	(*( CAN_MODATAH_type *) 0xF00046D4u)	/* Message Object 6 Data Register High */
#define CAN_MODATAH7	(*( CAN_MODATAH_type *) 0xF00046F4u)	/* Message Object 7 Data Register High */
#define CAN_MODATAH8	(*( CAN_MODATAH_type *) 0xF0004714u)	/* Message Object 8 Data Register High */
#define CAN_MODATAH9	(*( CAN_MODATAH_type *) 0xF0004734u)	/* Message Object 9 Data Register High */
#define CAN_MODATAH10	(*( CAN_MODATAH_type *) 0xF0004754u)	/* Message Object 10 Data Register High */
#define CAN_MODATAH11	(*( CAN_MODATAH_type *) 0xF0004774u)	/* Message Object 11 Data Register High */
#define CAN_MODATAH12	(*( CAN_MODATAH_type *) 0xF0004794u)	/* Message Object 12 Data Register High */
#define CAN_MODATAH13	(*( CAN_MODATAH_type *) 0xF00047B4u)	/* Message Object 13 Data Register High */
#define CAN_MODATAH14	(*( CAN_MODATAH_type *) 0xF00047D4u)	/* Message Object 14 Data Register High */
#define CAN_MODATAH15	(*( CAN_MODATAH_type *) 0xF00047F4u)	/* Message Object 15 Data Register High */
#define CAN_MODATAH16	(*( CAN_MODATAH_type *) 0xF0004814u)	/* Message Object 16 Data Register High */
#define CAN_MODATAH17	(*( CAN_MODATAH_type *) 0xF0004834u)	/* Message Object 17 Data Register High */
#define CAN_MODATAH18	(*( CAN_MODATAH_type *) 0xF0004854u)	/* Message Object 18 Data Register High */
#define CAN_MODATAH19	(*( CAN_MODATAH_type *) 0xF0004874u)	/* Message Object 19 Data Register High */
#define CAN_MODATAH20	(*( CAN_MODATAH_type *) 0xF0004894u)	/* Message Object 20 Data Register High */
#define CAN_MODATAH21	(*( CAN_MODATAH_type *) 0xF00048B4u)	/* Message Object 21 Data Register High */
#define CAN_MODATAH22	(*( CAN_MODATAH_type *) 0xF00048D4u)	/* Message Object 22 Data Register High */
#define CAN_MODATAH23	(*( CAN_MODATAH_type *) 0xF00048F4u)	/* Message Object 23 Data Register High */
#define CAN_MODATAH24	(*( CAN_MODATAH_type *) 0xF0004914u)	/* Message Object 24 Data Register High */
#define CAN_MODATAH25	(*( CAN_MODATAH_type *) 0xF0004934u)	/* Message Object 25 Data Register High */
#define CAN_MODATAH26	(*( CAN_MODATAH_type *) 0xF0004954u)	/* Message Object 26 Data Register High */
#define CAN_MODATAH27	(*( CAN_MODATAH_type *) 0xF0004974u)	/* Message Object 27 Data Register High */
#define CAN_MODATAH28	(*( CAN_MODATAH_type *) 0xF0004994u)	/* Message Object 28 Data Register High */
#define CAN_MODATAH29	(*( CAN_MODATAH_type *) 0xF00049B4u)	/* Message Object 29 Data Register High */
#define CAN_MODATAH30	(*( CAN_MODATAH_type *) 0xF00049D4u)	/* Message Object 30 Data Register High */
#define CAN_MODATAH31	(*( CAN_MODATAH_type *) 0xF00049F4u)	/* Message Object 31 Data Register High */
#define CAN_MODATAH32	(*( CAN_MODATAH_type *) 0xF0004A14u)	/* Message Object 32 Data Register High */
#define CAN_MODATAH33	(*( CAN_MODATAH_type *) 0xF0004A34u)	/* Message Object 33 Data Register High */
#define CAN_MODATAH34	(*( CAN_MODATAH_type *) 0xF0004A54u)	/* Message Object 34 Data Register High */
#define CAN_MODATAH35	(*( CAN_MODATAH_type *) 0xF0004A74u)	/* Message Object 35 Data Register High */
#define CAN_MODATAH36	(*( CAN_MODATAH_type *) 0xF0004A94u)	/* Message Object 36 Data Register High */
#define CAN_MODATAH37	(*( CAN_MODATAH_type *) 0xF0004AB4u)	/* Message Object 37 Data Register High */
#define CAN_MODATAH38	(*( CAN_MODATAH_type *) 0xF0004AD4u)	/* Message Object 38 Data Register High */
#define CAN_MODATAH39	(*( CAN_MODATAH_type *) 0xF0004AF4u)	/* Message Object 39 Data Register High */
#define CAN_MODATAH40	(*( CAN_MODATAH_type *) 0xF0004B14u)	/* Message Object 40 Data Register High */
#define CAN_MODATAH41	(*( CAN_MODATAH_type *) 0xF0004B34u)	/* Message Object 41 Data Register High */
#define CAN_MODATAH42	(*( CAN_MODATAH_type *) 0xF0004B54u)	/* Message Object 42 Data Register High */
#define CAN_MODATAH43	(*( CAN_MODATAH_type *) 0xF0004B74u)	/* Message Object 43 Data Register High */
#define CAN_MODATAH44	(*( CAN_MODATAH_type *) 0xF0004B94u)	/* Message Object 44 Data Register High */
#define CAN_MODATAH45	(*( CAN_MODATAH_type *) 0xF0004BB4u)	/* Message Object 45 Data Register High */
#define CAN_MODATAH46	(*( CAN_MODATAH_type *) 0xF0004BD4u)	/* Message Object 46 Data Register High */
#define CAN_MODATAH47	(*( CAN_MODATAH_type *) 0xF0004BF4u)	/* Message Object 47 Data Register High */
#define CAN_MODATAH48	(*( CAN_MODATAH_type *) 0xF0004C14u)	/* Message Object 48 Data Register High */
#define CAN_MODATAH49	(*( CAN_MODATAH_type *) 0xF0004C34u)	/* Message Object 49 Data Register High */
#define CAN_MODATAH50	(*( CAN_MODATAH_type *) 0xF0004C54u)	/* Message Object 50 Data Register High */
#define CAN_MODATAH51	(*( CAN_MODATAH_type *) 0xF0004C74u)	/* Message Object 51 Data Register High */
#define CAN_MODATAH52	(*( CAN_MODATAH_type *) 0xF0004C94u)	/* Message Object 52 Data Register High */
#define CAN_MODATAH53	(*( CAN_MODATAH_type *) 0xF0004CB4u)	/* Message Object 53 Data Register High */
#define CAN_MODATAH54	(*( CAN_MODATAH_type *) 0xF0004CD4u)	/* Message Object 54 Data Register High */
#define CAN_MODATAH55	(*( CAN_MODATAH_type *) 0xF0004CF4u)	/* Message Object 55 Data Register High */
#define CAN_MODATAH56	(*( CAN_MODATAH_type *) 0xF0004D14u)	/* Message Object 56 Data Register High */
#define CAN_MODATAH57	(*( CAN_MODATAH_type *) 0xF0004D34u)	/* Message Object 57 Data Register High */
#define CAN_MODATAH58	(*( CAN_MODATAH_type *) 0xF0004D54u)	/* Message Object 58 Data Register High */
#define CAN_MODATAH59	(*( CAN_MODATAH_type *) 0xF0004D74u)	/* Message Object 59 Data Register High */
#define CAN_MODATAH60	(*( CAN_MODATAH_type *) 0xF0004D94u)	/* Message Object 60 Data Register High */
#define CAN_MODATAH61	(*( CAN_MODATAH_type *) 0xF0004DB4u)	/* Message Object 61 Data Register High */
#define CAN_MODATAH62	(*( CAN_MODATAH_type *) 0xF0004DD4u)	/* Message Object 62 Data Register High */
#define CAN_MODATAH63	(*( CAN_MODATAH_type *) 0xF0004DF4u)	/* Message Object 63 Data Register High */
#define CAN_MODATAH64	(*( CAN_MODATAH_type *) 0xF0004E14u)	/* Message Object 64 Data Register High */
#define CAN_MODATAH65	(*( CAN_MODATAH_type *) 0xF0004E34u)	/* Message Object 65 Data Register High */
#define CAN_MODATAH66	(*( CAN_MODATAH_type *) 0xF0004E54u)	/* Message Object 66 Data Register High */
#define CAN_MODATAH67	(*( CAN_MODATAH_type *) 0xF0004E74u)	/* Message Object 67 Data Register High */
#define CAN_MODATAH68	(*( CAN_MODATAH_type *) 0xF0004E94u)	/* Message Object 68 Data Register High */
#define CAN_MODATAH69	(*( CAN_MODATAH_type *) 0xF0004EB4u)	/* Message Object 69 Data Register High */
#define CAN_MODATAH70	(*( CAN_MODATAH_type *) 0xF0004ED4u)	/* Message Object 70 Data Register High */
#define CAN_MODATAH71	(*( CAN_MODATAH_type *) 0xF0004EF4u)	/* Message Object 71 Data Register High */
#define CAN_MODATAH72	(*( CAN_MODATAH_type *) 0xF0004F14u)	/* Message Object 72 Data Register High */
#define CAN_MODATAH73	(*( CAN_MODATAH_type *) 0xF0004F34u)	/* Message Object 73 Data Register High */
#define CAN_MODATAH74	(*( CAN_MODATAH_type *) 0xF0004F54u)	/* Message Object 74 Data Register High */
#define CAN_MODATAH75	(*( CAN_MODATAH_type *) 0xF0004F74u)	/* Message Object 75 Data Register High */
#define CAN_MODATAH76	(*( CAN_MODATAH_type *) 0xF0004F94u)	/* Message Object 76 Data Register High */
#define CAN_MODATAH77	(*( CAN_MODATAH_type *) 0xF0004FB4u)	/* Message Object 77 Data Register High */
#define CAN_MODATAH78	(*( CAN_MODATAH_type *) 0xF0004FD4u)	/* Message Object 78 Data Register High */
#define CAN_MODATAH79	(*( CAN_MODATAH_type *) 0xF0004FF4u)	/* Message Object 79 Data Register High */
#define CAN_MODATAH80	(*( CAN_MODATAH_type *) 0xF0005014u)	/* Message Object 80 Data Register High */
#define CAN_MODATAH81	(*( CAN_MODATAH_type *) 0xF0005034u)	/* Message Object 81 Data Register High */
#define CAN_MODATAH82	(*( CAN_MODATAH_type *) 0xF0005054u)	/* Message Object 82 Data Register High */
#define CAN_MODATAH83	(*( CAN_MODATAH_type *) 0xF0005074u)	/* Message Object 83 Data Register High */
#define CAN_MODATAH84	(*( CAN_MODATAH_type *) 0xF0005094u)	/* Message Object 84 Data Register High */
#define CAN_MODATAH85	(*( CAN_MODATAH_type *) 0xF00050B4u)	/* Message Object 85 Data Register High */
#define CAN_MODATAH86	(*( CAN_MODATAH_type *) 0xF00050D4u)	/* Message Object 86 Data Register High */
#define CAN_MODATAH87	(*( CAN_MODATAH_type *) 0xF00050F4u)	/* Message Object 87 Data Register High */
#define CAN_MODATAH88	(*( CAN_MODATAH_type *) 0xF0005114u)	/* Message Object 88 Data Register High */
#define CAN_MODATAH89	(*( CAN_MODATAH_type *) 0xF0005134u)	/* Message Object 89 Data Register High */
#define CAN_MODATAH90	(*( CAN_MODATAH_type *) 0xF0005154u)	/* Message Object 90 Data Register High */
#define CAN_MODATAH91	(*( CAN_MODATAH_type *) 0xF0005174u)	/* Message Object 91 Data Register High */
#define CAN_MODATAH92	(*( CAN_MODATAH_type *) 0xF0005194u)	/* Message Object 92 Data Register High */
#define CAN_MODATAH93	(*( CAN_MODATAH_type *) 0xF00051B4u)	/* Message Object 93 Data Register High */
#define CAN_MODATAH94	(*( CAN_MODATAH_type *) 0xF00051D4u)	/* Message Object 94 Data Register High */
#define CAN_MODATAH95	(*( CAN_MODATAH_type *) 0xF00051F4u)	/* Message Object 95 Data Register High */
#define CAN_MODATAH96	(*( CAN_MODATAH_type *) 0xF0005214u)	/* Message Object 96 Data Register High */
#define CAN_MODATAH97	(*( CAN_MODATAH_type *) 0xF0005234u)	/* Message Object 97 Data Register High */
#define CAN_MODATAH98	(*( CAN_MODATAH_type *) 0xF0005254u)	/* Message Object 98 Data Register High */
#define CAN_MODATAH99	(*( CAN_MODATAH_type *) 0xF0005274u)	/* Message Object 99 Data Register High */
#define CAN_MODATAH100	(*( CAN_MODATAH_type *) 0xF0005294u)	/* Message Object 100 Data Register High */
#define CAN_MODATAH101	(*( CAN_MODATAH_type *) 0xF00052B4u)	/* Message Object 101 Data Register High */
#define CAN_MODATAH102	(*( CAN_MODATAH_type *) 0xF00052D4u)	/* Message Object 102 Data Register High */
#define CAN_MODATAH103	(*( CAN_MODATAH_type *) 0xF00052F4u)	/* Message Object 103 Data Register High */
#define CAN_MODATAH104	(*( CAN_MODATAH_type *) 0xF0005314u)	/* Message Object 104 Data Register High */
#define CAN_MODATAH105	(*( CAN_MODATAH_type *) 0xF0005334u)	/* Message Object 105 Data Register High */
#define CAN_MODATAH106	(*( CAN_MODATAH_type *) 0xF0005354u)	/* Message Object 106 Data Register High */
#define CAN_MODATAH107	(*( CAN_MODATAH_type *) 0xF0005374u)	/* Message Object 107 Data Register High */
#define CAN_MODATAH108	(*( CAN_MODATAH_type *) 0xF0005394u)	/* Message Object 108 Data Register High */
#define CAN_MODATAH109	(*( CAN_MODATAH_type *) 0xF00053B4u)	/* Message Object 109 Data Register High */
#define CAN_MODATAH110	(*( CAN_MODATAH_type *) 0xF00053D4u)	/* Message Object 110 Data Register High */
#define CAN_MODATAH111	(*( CAN_MODATAH_type *) 0xF00053F4u)	/* Message Object 111 Data Register High */
#define CAN_MODATAH112	(*( CAN_MODATAH_type *) 0xF0005414u)	/* Message Object 112 Data Register High */
#define CAN_MODATAH113	(*( CAN_MODATAH_type *) 0xF0005434u)	/* Message Object 113 Data Register High */
#define CAN_MODATAH114	(*( CAN_MODATAH_type *) 0xF0005454u)	/* Message Object 114 Data Register High */
#define CAN_MODATAH115	(*( CAN_MODATAH_type *) 0xF0005474u)	/* Message Object 115 Data Register High */
#define CAN_MODATAH116	(*( CAN_MODATAH_type *) 0xF0005494u)	/* Message Object 116 Data Register High */
#define CAN_MODATAH117	(*( CAN_MODATAH_type *) 0xF00054B4u)	/* Message Object 117 Data Register High */
#define CAN_MODATAH118	(*( CAN_MODATAH_type *) 0xF00054D4u)	/* Message Object 118 Data Register High */
#define CAN_MODATAH119	(*( CAN_MODATAH_type *) 0xF00054F4u)	/* Message Object 119 Data Register High */
#define CAN_MODATAH120	(*( CAN_MODATAH_type *) 0xF0005514u)	/* Message Object 120 Data Register High */
#define CAN_MODATAH121	(*( CAN_MODATAH_type *) 0xF0005534u)	/* Message Object 121 Data Register High */
#define CAN_MODATAH122	(*( CAN_MODATAH_type *) 0xF0005554u)	/* Message Object 122 Data Register High */
#define CAN_MODATAH123	(*( CAN_MODATAH_type *) 0xF0005574u)	/* Message Object 123 Data Register High */
#define CAN_MODATAH124	(*( CAN_MODATAH_type *) 0xF0005594u)	/* Message Object 124 Data Register High */
#define CAN_MODATAH125	(*( CAN_MODATAH_type *) 0xF00055B4u)	/* Message Object 125 Data Register High */
#define CAN_MODATAH126	(*( CAN_MODATAH_type *) 0xF00055D4u)	/* Message Object 126 Data Register High */
#define CAN_MODATAH127	(*( CAN_MODATAH_type *) 0xF00055F4u)	/* Message Object 127 Data Register High */

typedef volatile union
{
	struct
	{ 
		unsigned int ID             : 29;
		unsigned int IDE            : 1;
		unsigned int PRI            : 2;
	} B;
	int I;
	unsigned int U;

} CAN_MOAR_type;
#define CAN_MOAR0	(*( CAN_MOAR_type *) 0xF0004618u)	/* Message Object 0 Arbitration Register */
#define CAN_MOAR1	(*( CAN_MOAR_type *) 0xF0004638u)	/* Message Object 1 Arbitration Register */
#define CAN_MOAR2	(*( CAN_MOAR_type *) 0xF0004658u)	/* Message Object 2 Arbitration Register */
#define CAN_MOAR3	(*( CAN_MOAR_type *) 0xF0004678u)	/* Message Object 3 Arbitration Register */
#define CAN_MOAR4	(*( CAN_MOAR_type *) 0xF0004698u)	/* Message Object 4 Arbitration Register */
#define CAN_MOAR5	(*( CAN_MOAR_type *) 0xF00046B8u)	/* Message Object 5 Arbitration Register */
#define CAN_MOAR6	(*( CAN_MOAR_type *) 0xF00046D8u)	/* Message Object 6 Arbitration Register */
#define CAN_MOAR7	(*( CAN_MOAR_type *) 0xF00046F8u)	/* Message Object 7 Arbitration Register */
#define CAN_MOAR8	(*( CAN_MOAR_type *) 0xF0004718u)	/* Message Object 8 Arbitration Register */
#define CAN_MOAR9	(*( CAN_MOAR_type *) 0xF0004738u)	/* Message Object 9 Arbitration Register */
#define CAN_MOAR10	(*( CAN_MOAR_type *) 0xF0004758u)	/* Message Object 10 Arbitration Register */
#define CAN_MOAR11	(*( CAN_MOAR_type *) 0xF0004778u)	/* Message Object 11 Arbitration Register */
#define CAN_MOAR12	(*( CAN_MOAR_type *) 0xF0004798u)	/* Message Object 12 Arbitration Register */
#define CAN_MOAR13	(*( CAN_MOAR_type *) 0xF00047B8u)	/* Message Object 13 Arbitration Register */
#define CAN_MOAR14	(*( CAN_MOAR_type *) 0xF00047D8u)	/* Message Object 14 Arbitration Register */
#define CAN_MOAR15	(*( CAN_MOAR_type *) 0xF00047F8u)	/* Message Object 15 Arbitration Register */
#define CAN_MOAR16	(*( CAN_MOAR_type *) 0xF0004818u)	/* Message Object 16 Arbitration Register */
#define CAN_MOAR17	(*( CAN_MOAR_type *) 0xF0004838u)	/* Message Object 17 Arbitration Register */
#define CAN_MOAR18	(*( CAN_MOAR_type *) 0xF0004858u)	/* Message Object 18 Arbitration Register */
#define CAN_MOAR19	(*( CAN_MOAR_type *) 0xF0004878u)	/* Message Object 19 Arbitration Register */
#define CAN_MOAR20	(*( CAN_MOAR_type *) 0xF0004898u)	/* Message Object 20 Arbitration Register */
#define CAN_MOAR21	(*( CAN_MOAR_type *) 0xF00048B8u)	/* Message Object 21 Arbitration Register */
#define CAN_MOAR22	(*( CAN_MOAR_type *) 0xF00048D8u)	/* Message Object 22 Arbitration Register */
#define CAN_MOAR23	(*( CAN_MOAR_type *) 0xF00048F8u)	/* Message Object 23 Arbitration Register */
#define CAN_MOAR24	(*( CAN_MOAR_type *) 0xF0004918u)	/* Message Object 24 Arbitration Register */
#define CAN_MOAR25	(*( CAN_MOAR_type *) 0xF0004938u)	/* Message Object 25 Arbitration Register */
#define CAN_MOAR26	(*( CAN_MOAR_type *) 0xF0004958u)	/* Message Object 26 Arbitration Register */
#define CAN_MOAR27	(*( CAN_MOAR_type *) 0xF0004978u)	/* Message Object 27 Arbitration Register */
#define CAN_MOAR28	(*( CAN_MOAR_type *) 0xF0004998u)	/* Message Object 28 Arbitration Register */
#define CAN_MOAR29	(*( CAN_MOAR_type *) 0xF00049B8u)	/* Message Object 29 Arbitration Register */
#define CAN_MOAR30	(*( CAN_MOAR_type *) 0xF00049D8u)	/* Message Object 30 Arbitration Register */
#define CAN_MOAR31	(*( CAN_MOAR_type *) 0xF00049F8u)	/* Message Object 31 Arbitration Register */
#define CAN_MOAR32	(*( CAN_MOAR_type *) 0xF0004A18u)	/* Message Object 32 Arbitration Register */
#define CAN_MOAR33	(*( CAN_MOAR_type *) 0xF0004A38u)	/* Message Object 33 Arbitration Register */
#define CAN_MOAR34	(*( CAN_MOAR_type *) 0xF0004A58u)	/* Message Object 34 Arbitration Register */
#define CAN_MOAR35	(*( CAN_MOAR_type *) 0xF0004A78u)	/* Message Object 35 Arbitration Register */
#define CAN_MOAR36	(*( CAN_MOAR_type *) 0xF0004A98u)	/* Message Object 36 Arbitration Register */
#define CAN_MOAR37	(*( CAN_MOAR_type *) 0xF0004AB8u)	/* Message Object 37 Arbitration Register */
#define CAN_MOAR38	(*( CAN_MOAR_type *) 0xF0004AD8u)	/* Message Object 38 Arbitration Register */
#define CAN_MOAR39	(*( CAN_MOAR_type *) 0xF0004AF8u)	/* Message Object 39 Arbitration Register */
#define CAN_MOAR40	(*( CAN_MOAR_type *) 0xF0004B18u)	/* Message Object 40 Arbitration Register */
#define CAN_MOAR41	(*( CAN_MOAR_type *) 0xF0004B38u)	/* Message Object 41 Arbitration Register */
#define CAN_MOAR42	(*( CAN_MOAR_type *) 0xF0004B58u)	/* Message Object 42 Arbitration Register */
#define CAN_MOAR43	(*( CAN_MOAR_type *) 0xF0004B78u)	/* Message Object 43 Arbitration Register */
#define CAN_MOAR44	(*( CAN_MOAR_type *) 0xF0004B98u)	/* Message Object 44 Arbitration Register */
#define CAN_MOAR45	(*( CAN_MOAR_type *) 0xF0004BB8u)	/* Message Object 45 Arbitration Register */
#define CAN_MOAR46	(*( CAN_MOAR_type *) 0xF0004BD8u)	/* Message Object 46 Arbitration Register */
#define CAN_MOAR47	(*( CAN_MOAR_type *) 0xF0004BF8u)	/* Message Object 47 Arbitration Register */
#define CAN_MOAR48	(*( CAN_MOAR_type *) 0xF0004C18u)	/* Message Object 48 Arbitration Register */
#define CAN_MOAR49	(*( CAN_MOAR_type *) 0xF0004C38u)	/* Message Object 49 Arbitration Register */
#define CAN_MOAR50	(*( CAN_MOAR_type *) 0xF0004C58u)	/* Message Object 50 Arbitration Register */
#define CAN_MOAR51	(*( CAN_MOAR_type *) 0xF0004C78u)	/* Message Object 51 Arbitration Register */
#define CAN_MOAR52	(*( CAN_MOAR_type *) 0xF0004C98u)	/* Message Object 52 Arbitration Register */
#define CAN_MOAR53	(*( CAN_MOAR_type *) 0xF0004CB8u)	/* Message Object 53 Arbitration Register */
#define CAN_MOAR54	(*( CAN_MOAR_type *) 0xF0004CD8u)	/* Message Object 54 Arbitration Register */
#define CAN_MOAR55	(*( CAN_MOAR_type *) 0xF0004CF8u)	/* Message Object 55 Arbitration Register */
#define CAN_MOAR56	(*( CAN_MOAR_type *) 0xF0004D18u)	/* Message Object 56 Arbitration Register */
#define CAN_MOAR57	(*( CAN_MOAR_type *) 0xF0004D38u)	/* Message Object 57 Arbitration Register */
#define CAN_MOAR58	(*( CAN_MOAR_type *) 0xF0004D58u)	/* Message Object 58 Arbitration Register */
#define CAN_MOAR59	(*( CAN_MOAR_type *) 0xF0004D78u)	/* Message Object 59 Arbitration Register */
#define CAN_MOAR60	(*( CAN_MOAR_type *) 0xF0004D98u)	/* Message Object 60 Arbitration Register */
#define CAN_MOAR61	(*( CAN_MOAR_type *) 0xF0004DB8u)	/* Message Object 61 Arbitration Register */
#define CAN_MOAR62	(*( CAN_MOAR_type *) 0xF0004DD8u)	/* Message Object 62 Arbitration Register */
#define CAN_MOAR63	(*( CAN_MOAR_type *) 0xF0004DF8u)	/* Message Object 63 Arbitration Register */
#define CAN_MOAR64	(*( CAN_MOAR_type *) 0xF0004E18u)	/* Message Object 64 Arbitration Register */
#define CAN_MOAR65	(*( CAN_MOAR_type *) 0xF0004E38u)	/* Message Object 65 Arbitration Register */
#define CAN_MOAR66	(*( CAN_MOAR_type *) 0xF0004E58u)	/* Message Object 66 Arbitration Register */
#define CAN_MOAR67	(*( CAN_MOAR_type *) 0xF0004E78u)	/* Message Object 67 Arbitration Register */
#define CAN_MOAR68	(*( CAN_MOAR_type *) 0xF0004E98u)	/* Message Object 68 Arbitration Register */
#define CAN_MOAR69	(*( CAN_MOAR_type *) 0xF0004EB8u)	/* Message Object 69 Arbitration Register */
#define CAN_MOAR70	(*( CAN_MOAR_type *) 0xF0004ED8u)	/* Message Object 70 Arbitration Register */
#define CAN_MOAR71	(*( CAN_MOAR_type *) 0xF0004EF8u)	/* Message Object 71 Arbitration Register */
#define CAN_MOAR72	(*( CAN_MOAR_type *) 0xF0004F18u)	/* Message Object 72 Arbitration Register */
#define CAN_MOAR73	(*( CAN_MOAR_type *) 0xF0004F38u)	/* Message Object 73 Arbitration Register */
#define CAN_MOAR74	(*( CAN_MOAR_type *) 0xF0004F58u)	/* Message Object 74 Arbitration Register */
#define CAN_MOAR75	(*( CAN_MOAR_type *) 0xF0004F78u)	/* Message Object 75 Arbitration Register */
#define CAN_MOAR76	(*( CAN_MOAR_type *) 0xF0004F98u)	/* Message Object 76 Arbitration Register */
#define CAN_MOAR77	(*( CAN_MOAR_type *) 0xF0004FB8u)	/* Message Object 77 Arbitration Register */
#define CAN_MOAR78	(*( CAN_MOAR_type *) 0xF0004FD8u)	/* Message Object 78 Arbitration Register */
#define CAN_MOAR79	(*( CAN_MOAR_type *) 0xF0004FF8u)	/* Message Object 79 Arbitration Register */
#define CAN_MOAR80	(*( CAN_MOAR_type *) 0xF0005018u)	/* Message Object 80 Arbitration Register */
#define CAN_MOAR81	(*( CAN_MOAR_type *) 0xF0005038u)	/* Message Object 81 Arbitration Register */
#define CAN_MOAR82	(*( CAN_MOAR_type *) 0xF0005058u)	/* Message Object 82 Arbitration Register */
#define CAN_MOAR83	(*( CAN_MOAR_type *) 0xF0005078u)	/* Message Object 83 Arbitration Register */
#define CAN_MOAR84	(*( CAN_MOAR_type *) 0xF0005098u)	/* Message Object 84 Arbitration Register */
#define CAN_MOAR85	(*( CAN_MOAR_type *) 0xF00050B8u)	/* Message Object 85 Arbitration Register */
#define CAN_MOAR86	(*( CAN_MOAR_type *) 0xF00050D8u)	/* Message Object 86 Arbitration Register */
#define CAN_MOAR87	(*( CAN_MOAR_type *) 0xF00050F8u)	/* Message Object 87 Arbitration Register */
#define CAN_MOAR88	(*( CAN_MOAR_type *) 0xF0005118u)	/* Message Object 88 Arbitration Register */
#define CAN_MOAR89	(*( CAN_MOAR_type *) 0xF0005138u)	/* Message Object 89 Arbitration Register */
#define CAN_MOAR90	(*( CAN_MOAR_type *) 0xF0005158u)	/* Message Object 90 Arbitration Register */
#define CAN_MOAR91	(*( CAN_MOAR_type *) 0xF0005178u)	/* Message Object 91 Arbitration Register */
#define CAN_MOAR92	(*( CAN_MOAR_type *) 0xF0005198u)	/* Message Object 92 Arbitration Register */
#define CAN_MOAR93	(*( CAN_MOAR_type *) 0xF00051B8u)	/* Message Object 93 Arbitration Register */
#define CAN_MOAR94	(*( CAN_MOAR_type *) 0xF00051D8u)	/* Message Object 94 Arbitration Register */
#define CAN_MOAR95	(*( CAN_MOAR_type *) 0xF00051F8u)	/* Message Object 95 Arbitration Register */
#define CAN_MOAR96	(*( CAN_MOAR_type *) 0xF0005218u)	/* Message Object 96 Arbitration Register */
#define CAN_MOAR97	(*( CAN_MOAR_type *) 0xF0005238u)	/* Message Object 97 Arbitration Register */
#define CAN_MOAR98	(*( CAN_MOAR_type *) 0xF0005258u)	/* Message Object 98 Arbitration Register */
#define CAN_MOAR99	(*( CAN_MOAR_type *) 0xF0005278u)	/* Message Object 99 Arbitration Register */
#define CAN_MOAR100	(*( CAN_MOAR_type *) 0xF0005298u)	/* Message Object 100 Arbitration Register */
#define CAN_MOAR101	(*( CAN_MOAR_type *) 0xF00052B8u)	/* Message Object 101 Arbitration Register */
#define CAN_MOAR102	(*( CAN_MOAR_type *) 0xF00052D8u)	/* Message Object 102 Arbitration Register */
#define CAN_MOAR103	(*( CAN_MOAR_type *) 0xF00052F8u)	/* Message Object 103 Arbitration Register */
#define CAN_MOAR104	(*( CAN_MOAR_type *) 0xF0005318u)	/* Message Object 104 Arbitration Register */
#define CAN_MOAR105	(*( CAN_MOAR_type *) 0xF0005338u)	/* Message Object 105 Arbitration Register */
#define CAN_MOAR106	(*( CAN_MOAR_type *) 0xF0005358u)	/* Message Object 106 Arbitration Register */
#define CAN_MOAR107	(*( CAN_MOAR_type *) 0xF0005378u)	/* Message Object 107 Arbitration Register */
#define CAN_MOAR108	(*( CAN_MOAR_type *) 0xF0005398u)	/* Message Object 108 Arbitration Register */
#define CAN_MOAR109	(*( CAN_MOAR_type *) 0xF00053B8u)	/* Message Object 109 Arbitration Register */
#define CAN_MOAR110	(*( CAN_MOAR_type *) 0xF00053D8u)	/* Message Object 110 Arbitration Register */
#define CAN_MOAR111	(*( CAN_MOAR_type *) 0xF00053F8u)	/* Message Object 111 Arbitration Register */
#define CAN_MOAR112	(*( CAN_MOAR_type *) 0xF0005418u)	/* Message Object 112 Arbitration Register */
#define CAN_MOAR113	(*( CAN_MOAR_type *) 0xF0005438u)	/* Message Object 113 Arbitration Register */
#define CAN_MOAR114	(*( CAN_MOAR_type *) 0xF0005458u)	/* Message Object 114 Arbitration Register */
#define CAN_MOAR115	(*( CAN_MOAR_type *) 0xF0005478u)	/* Message Object 115 Arbitration Register */
#define CAN_MOAR116	(*( CAN_MOAR_type *) 0xF0005498u)	/* Message Object 116 Arbitration Register */
#define CAN_MOAR117	(*( CAN_MOAR_type *) 0xF00054B8u)	/* Message Object 117 Arbitration Register */
#define CAN_MOAR118	(*( CAN_MOAR_type *) 0xF00054D8u)	/* Message Object 118 Arbitration Register */
#define CAN_MOAR119	(*( CAN_MOAR_type *) 0xF00054F8u)	/* Message Object 119 Arbitration Register */
#define CAN_MOAR120	(*( CAN_MOAR_type *) 0xF0005518u)	/* Message Object 120 Arbitration Register */
#define CAN_MOAR121	(*( CAN_MOAR_type *) 0xF0005538u)	/* Message Object 121 Arbitration Register */
#define CAN_MOAR122	(*( CAN_MOAR_type *) 0xF0005558u)	/* Message Object 122 Arbitration Register */
#define CAN_MOAR123	(*( CAN_MOAR_type *) 0xF0005578u)	/* Message Object 123 Arbitration Register */
#define CAN_MOAR124	(*( CAN_MOAR_type *) 0xF0005598u)	/* Message Object 124 Arbitration Register */
#define CAN_MOAR125	(*( CAN_MOAR_type *) 0xF00055B8u)	/* Message Object 125 Arbitration Register */
#define CAN_MOAR126	(*( CAN_MOAR_type *) 0xF00055D8u)	/* Message Object 126 Arbitration Register */
#define CAN_MOAR127	(*( CAN_MOAR_type *) 0xF00055F8u)	/* Message Object 127 Arbitration Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RXPND          : 1;
		unsigned int TXPND          : 1;
		unsigned int RXUPD          : 1;
		unsigned int NEWDAT         : 1;
		unsigned int MSGLST         : 1;
		unsigned int MSGVAL         : 1;
		unsigned int RTSEL          : 1;
		unsigned int RXEN           : 1;
		unsigned int TXRQ           : 1;
		unsigned int TXEN0          : 1;
		unsigned int TXEN1          : 1;
		unsigned int DIR            : 1;
		/* const */ unsigned int LIST           : 4;
		unsigned int CTRL           : 16;
	} B;
	int I;
	unsigned int U;

} CAN_MOCTR_type;
#define CAN_MOCTR0	(*( CAN_MOCTR_type *) 0xF000461Cu)	/* Message Object 0 Control Register */
#define CAN_MOCTR1	(*( CAN_MOCTR_type *) 0xF000463Cu)	/* Message Object 1 Control Register */
#define CAN_MOCTR2	(*( CAN_MOCTR_type *) 0xF000465Cu)	/* Message Object 2 Control Register */
#define CAN_MOCTR3	(*( CAN_MOCTR_type *) 0xF000467Cu)	/* Message Object 3 Control Register */
#define CAN_MOCTR4	(*( CAN_MOCTR_type *) 0xF000469Cu)	/* Message Object 4 Control Register */
#define CAN_MOCTR5	(*( CAN_MOCTR_type *) 0xF00046BCu)	/* Message Object 5 Control Register */
#define CAN_MOCTR6	(*( CAN_MOCTR_type *) 0xF00046DCu)	/* Message Object 6 Control Register */
#define CAN_MOCTR7	(*( CAN_MOCTR_type *) 0xF00046FCu)	/* Message Object 7 Control Register */
#define CAN_MOCTR8	(*( CAN_MOCTR_type *) 0xF000471Cu)	/* Message Object 8 Control Register */
#define CAN_MOCTR9	(*( CAN_MOCTR_type *) 0xF000473Cu)	/* Message Object 9 Control Register */
#define CAN_MOCTR10	(*( CAN_MOCTR_type *) 0xF000475Cu)	/* Message Object 10 Control Register */
#define CAN_MOCTR11	(*( CAN_MOCTR_type *) 0xF000477Cu)	/* Message Object 11 Control Register */
#define CAN_MOCTR12	(*( CAN_MOCTR_type *) 0xF000479Cu)	/* Message Object 12 Control Register */
#define CAN_MOCTR13	(*( CAN_MOCTR_type *) 0xF00047BCu)	/* Message Object 13 Control Register */
#define CAN_MOCTR14	(*( CAN_MOCTR_type *) 0xF00047DCu)	/* Message Object 14 Control Register */
#define CAN_MOCTR15	(*( CAN_MOCTR_type *) 0xF00047FCu)	/* Message Object 15 Control Register */
#define CAN_MOCTR16	(*( CAN_MOCTR_type *) 0xF000481Cu)	/* Message Object 16 Control Register */
#define CAN_MOCTR17	(*( CAN_MOCTR_type *) 0xF000483Cu)	/* Message Object 17 Control Register */
#define CAN_MOCTR18	(*( CAN_MOCTR_type *) 0xF000485Cu)	/* Message Object 18 Control Register */
#define CAN_MOCTR19	(*( CAN_MOCTR_type *) 0xF000487Cu)	/* Message Object 19 Control Register */
#define CAN_MOCTR20	(*( CAN_MOCTR_type *) 0xF000489Cu)	/* Message Object 20 Control Register */
#define CAN_MOCTR21	(*( CAN_MOCTR_type *) 0xF00048BCu)	/* Message Object 21 Control Register */
#define CAN_MOCTR22	(*( CAN_MOCTR_type *) 0xF00048DCu)	/* Message Object 22 Control Register */
#define CAN_MOCTR23	(*( CAN_MOCTR_type *) 0xF00048FCu)	/* Message Object 23 Control Register */
#define CAN_MOCTR24	(*( CAN_MOCTR_type *) 0xF000491Cu)	/* Message Object 24 Control Register */
#define CAN_MOCTR25	(*( CAN_MOCTR_type *) 0xF000493Cu)	/* Message Object 25 Control Register */
#define CAN_MOCTR26	(*( CAN_MOCTR_type *) 0xF000495Cu)	/* Message Object 26 Control Register */
#define CAN_MOCTR27	(*( CAN_MOCTR_type *) 0xF000497Cu)	/* Message Object 27 Control Register */
#define CAN_MOCTR28	(*( CAN_MOCTR_type *) 0xF000499Cu)	/* Message Object 28 Control Register */
#define CAN_MOCTR29	(*( CAN_MOCTR_type *) 0xF00049BCu)	/* Message Object 29 Control Register */
#define CAN_MOCTR30	(*( CAN_MOCTR_type *) 0xF00049DCu)	/* Message Object 30 Control Register */
#define CAN_MOCTR31	(*( CAN_MOCTR_type *) 0xF00049FCu)	/* Message Object 31 Control Register */
#define CAN_MOCTR32	(*( CAN_MOCTR_type *) 0xF0004A1Cu)	/* Message Object 32 Control Register */
#define CAN_MOCTR33	(*( CAN_MOCTR_type *) 0xF0004A3Cu)	/* Message Object 33 Control Register */
#define CAN_MOCTR34	(*( CAN_MOCTR_type *) 0xF0004A5Cu)	/* Message Object 34 Control Register */
#define CAN_MOCTR35	(*( CAN_MOCTR_type *) 0xF0004A7Cu)	/* Message Object 35 Control Register */
#define CAN_MOCTR36	(*( CAN_MOCTR_type *) 0xF0004A9Cu)	/* Message Object 36 Control Register */
#define CAN_MOCTR37	(*( CAN_MOCTR_type *) 0xF0004ABCu)	/* Message Object 37 Control Register */
#define CAN_MOCTR38	(*( CAN_MOCTR_type *) 0xF0004ADCu)	/* Message Object 38 Control Register */
#define CAN_MOCTR39	(*( CAN_MOCTR_type *) 0xF0004AFCu)	/* Message Object 39 Control Register */
#define CAN_MOCTR40	(*( CAN_MOCTR_type *) 0xF0004B1Cu)	/* Message Object 40 Control Register */
#define CAN_MOCTR41	(*( CAN_MOCTR_type *) 0xF0004B3Cu)	/* Message Object 41 Control Register */
#define CAN_MOCTR42	(*( CAN_MOCTR_type *) 0xF0004B5Cu)	/* Message Object 42 Control Register */
#define CAN_MOCTR43	(*( CAN_MOCTR_type *) 0xF0004B7Cu)	/* Message Object 43 Control Register */
#define CAN_MOCTR44	(*( CAN_MOCTR_type *) 0xF0004B9Cu)	/* Message Object 44 Control Register */
#define CAN_MOCTR45	(*( CAN_MOCTR_type *) 0xF0004BBCu)	/* Message Object 45 Control Register */
#define CAN_MOCTR46	(*( CAN_MOCTR_type *) 0xF0004BDCu)	/* Message Object 46 Control Register */
#define CAN_MOCTR47	(*( CAN_MOCTR_type *) 0xF0004BFCu)	/* Message Object 47 Control Register */
#define CAN_MOCTR48	(*( CAN_MOCTR_type *) 0xF0004C1Cu)	/* Message Object 48 Control Register */
#define CAN_MOCTR49	(*( CAN_MOCTR_type *) 0xF0004C3Cu)	/* Message Object 49 Control Register */
#define CAN_MOCTR50	(*( CAN_MOCTR_type *) 0xF0004C5Cu)	/* Message Object 50 Control Register */
#define CAN_MOCTR51	(*( CAN_MOCTR_type *) 0xF0004C7Cu)	/* Message Object 51 Control Register */
#define CAN_MOCTR52	(*( CAN_MOCTR_type *) 0xF0004C9Cu)	/* Message Object 52 Control Register */
#define CAN_MOCTR53	(*( CAN_MOCTR_type *) 0xF0004CBCu)	/* Message Object 53 Control Register */
#define CAN_MOCTR54	(*( CAN_MOCTR_type *) 0xF0004CDCu)	/* Message Object 54 Control Register */
#define CAN_MOCTR55	(*( CAN_MOCTR_type *) 0xF0004CFCu)	/* Message Object 55 Control Register */
#define CAN_MOCTR56	(*( CAN_MOCTR_type *) 0xF0004D1Cu)	/* Message Object 56 Control Register */
#define CAN_MOCTR57	(*( CAN_MOCTR_type *) 0xF0004D3Cu)	/* Message Object 57 Control Register */
#define CAN_MOCTR58	(*( CAN_MOCTR_type *) 0xF0004D5Cu)	/* Message Object 58 Control Register */
#define CAN_MOCTR59	(*( CAN_MOCTR_type *) 0xF0004D7Cu)	/* Message Object 59 Control Register */
#define CAN_MOCTR60	(*( CAN_MOCTR_type *) 0xF0004D9Cu)	/* Message Object 60 Control Register */
#define CAN_MOCTR61	(*( CAN_MOCTR_type *) 0xF0004DBCu)	/* Message Object 61 Control Register */
#define CAN_MOCTR62	(*( CAN_MOCTR_type *) 0xF0004DDCu)	/* Message Object 62 Control Register */
#define CAN_MOCTR63	(*( CAN_MOCTR_type *) 0xF0004DFCu)	/* Message Object 63 Control Register */
#define CAN_MOCTR64	(*( CAN_MOCTR_type *) 0xF0004E1Cu)	/* Message Object 64 Control Register */
#define CAN_MOCTR65	(*( CAN_MOCTR_type *) 0xF0004E3Cu)	/* Message Object 65 Control Register */
#define CAN_MOCTR66	(*( CAN_MOCTR_type *) 0xF0004E5Cu)	/* Message Object 66 Control Register */
#define CAN_MOCTR67	(*( CAN_MOCTR_type *) 0xF0004E7Cu)	/* Message Object 67 Control Register */
#define CAN_MOCTR68	(*( CAN_MOCTR_type *) 0xF0004E9Cu)	/* Message Object 68 Control Register */
#define CAN_MOCTR69	(*( CAN_MOCTR_type *) 0xF0004EBCu)	/* Message Object 69 Control Register */
#define CAN_MOCTR70	(*( CAN_MOCTR_type *) 0xF0004EDCu)	/* Message Object 70 Control Register */
#define CAN_MOCTR71	(*( CAN_MOCTR_type *) 0xF0004EFCu)	/* Message Object 71 Control Register */
#define CAN_MOCTR72	(*( CAN_MOCTR_type *) 0xF0004F1Cu)	/* Message Object 72 Control Register */
#define CAN_MOCTR73	(*( CAN_MOCTR_type *) 0xF0004F3Cu)	/* Message Object 73 Control Register */
#define CAN_MOCTR74	(*( CAN_MOCTR_type *) 0xF0004F5Cu)	/* Message Object 74 Control Register */
#define CAN_MOCTR75	(*( CAN_MOCTR_type *) 0xF0004F7Cu)	/* Message Object 75 Control Register */
#define CAN_MOCTR76	(*( CAN_MOCTR_type *) 0xF0004F9Cu)	/* Message Object 76 Control Register */
#define CAN_MOCTR77	(*( CAN_MOCTR_type *) 0xF0004FBCu)	/* Message Object 77 Control Register */
#define CAN_MOCTR78	(*( CAN_MOCTR_type *) 0xF0004FDCu)	/* Message Object 78 Control Register */
#define CAN_MOCTR79	(*( CAN_MOCTR_type *) 0xF0004FFCu)	/* Message Object 79 Control Register */
#define CAN_MOCTR80	(*( CAN_MOCTR_type *) 0xF000501Cu)	/* Message Object 80 Control Register */
#define CAN_MOCTR81	(*( CAN_MOCTR_type *) 0xF000503Cu)	/* Message Object 81 Control Register */
#define CAN_MOCTR82	(*( CAN_MOCTR_type *) 0xF000505Cu)	/* Message Object 82 Control Register */
#define CAN_MOCTR83	(*( CAN_MOCTR_type *) 0xF000507Cu)	/* Message Object 83 Control Register */
#define CAN_MOCTR84	(*( CAN_MOCTR_type *) 0xF000509Cu)	/* Message Object 84 Control Register */
#define CAN_MOCTR85	(*( CAN_MOCTR_type *) 0xF00050BCu)	/* Message Object 85 Control Register */
#define CAN_MOCTR86	(*( CAN_MOCTR_type *) 0xF00050DCu)	/* Message Object 86 Control Register */
#define CAN_MOCTR87	(*( CAN_MOCTR_type *) 0xF00050FCu)	/* Message Object 87 Control Register */
#define CAN_MOCTR88	(*( CAN_MOCTR_type *) 0xF000511Cu)	/* Message Object 88 Control Register */
#define CAN_MOCTR89	(*( CAN_MOCTR_type *) 0xF000513Cu)	/* Message Object 89 Control Register */
#define CAN_MOCTR90	(*( CAN_MOCTR_type *) 0xF000515Cu)	/* Message Object 90 Control Register */
#define CAN_MOCTR91	(*( CAN_MOCTR_type *) 0xF000517Cu)	/* Message Object 91 Control Register */
#define CAN_MOCTR92	(*( CAN_MOCTR_type *) 0xF000519Cu)	/* Message Object 92 Control Register */
#define CAN_MOCTR93	(*( CAN_MOCTR_type *) 0xF00051BCu)	/* Message Object 93 Control Register */
#define CAN_MOCTR94	(*( CAN_MOCTR_type *) 0xF00051DCu)	/* Message Object 94 Control Register */
#define CAN_MOCTR95	(*( CAN_MOCTR_type *) 0xF00051FCu)	/* Message Object 95 Control Register */
#define CAN_MOCTR96	(*( CAN_MOCTR_type *) 0xF000521Cu)	/* Message Object 96 Control Register */
#define CAN_MOCTR97	(*( CAN_MOCTR_type *) 0xF000523Cu)	/* Message Object 97 Control Register */
#define CAN_MOCTR98	(*( CAN_MOCTR_type *) 0xF000525Cu)	/* Message Object 98 Control Register */
#define CAN_MOCTR99	(*( CAN_MOCTR_type *) 0xF000527Cu)	/* Message Object 99 Control Register */
#define CAN_MOCTR100	(*( CAN_MOCTR_type *) 0xF000529Cu)	/* Message Object 100 Control Register */
#define CAN_MOCTR101	(*( CAN_MOCTR_type *) 0xF00052BCu)	/* Message Object 101 Control Register */
#define CAN_MOCTR102	(*( CAN_MOCTR_type *) 0xF00052DCu)	/* Message Object 102 Control Register */
#define CAN_MOCTR103	(*( CAN_MOCTR_type *) 0xF00052FCu)	/* Message Object 103 Control Register */
#define CAN_MOCTR104	(*( CAN_MOCTR_type *) 0xF000531Cu)	/* Message Object 104 Control Register */
#define CAN_MOCTR105	(*( CAN_MOCTR_type *) 0xF000533Cu)	/* Message Object 105 Control Register */
#define CAN_MOCTR106	(*( CAN_MOCTR_type *) 0xF000535Cu)	/* Message Object 106 Control Register */
#define CAN_MOCTR107	(*( CAN_MOCTR_type *) 0xF000537Cu)	/* Message Object 107 Control Register */
#define CAN_MOCTR108	(*( CAN_MOCTR_type *) 0xF000539Cu)	/* Message Object 108 Control Register */
#define CAN_MOCTR109	(*( CAN_MOCTR_type *) 0xF00053BCu)	/* Message Object 109 Control Register */
#define CAN_MOCTR110	(*( CAN_MOCTR_type *) 0xF00053DCu)	/* Message Object 110 Control Register */
#define CAN_MOCTR111	(*( CAN_MOCTR_type *) 0xF00053FCu)	/* Message Object 111 Control Register */
#define CAN_MOCTR112	(*( CAN_MOCTR_type *) 0xF000541Cu)	/* Message Object 112 Control Register */
#define CAN_MOCTR113	(*( CAN_MOCTR_type *) 0xF000543Cu)	/* Message Object 113 Control Register */
#define CAN_MOCTR114	(*( CAN_MOCTR_type *) 0xF000545Cu)	/* Message Object 114 Control Register */
#define CAN_MOCTR115	(*( CAN_MOCTR_type *) 0xF000547Cu)	/* Message Object 115 Control Register */
#define CAN_MOCTR116	(*( CAN_MOCTR_type *) 0xF000549Cu)	/* Message Object 116 Control Register */
#define CAN_MOCTR117	(*( CAN_MOCTR_type *) 0xF00054BCu)	/* Message Object 117 Control Register */
#define CAN_MOCTR118	(*( CAN_MOCTR_type *) 0xF00054DCu)	/* Message Object 118 Control Register */
#define CAN_MOCTR119	(*( CAN_MOCTR_type *) 0xF00054FCu)	/* Message Object 119 Control Register */
#define CAN_MOCTR120	(*( CAN_MOCTR_type *) 0xF000551Cu)	/* Message Object 120 Control Register */
#define CAN_MOCTR121	(*( CAN_MOCTR_type *) 0xF000553Cu)	/* Message Object 121 Control Register */
#define CAN_MOCTR122	(*( CAN_MOCTR_type *) 0xF000555Cu)	/* Message Object 122 Control Register */
#define CAN_MOCTR123	(*( CAN_MOCTR_type *) 0xF000557Cu)	/* Message Object 123 Control Register */
#define CAN_MOCTR124	(*( CAN_MOCTR_type *) 0xF000559Cu)	/* Message Object 124 Control Register */
#define CAN_MOCTR125	(*( CAN_MOCTR_type *) 0xF00055BCu)	/* Message Object 125 Control Register */
#define CAN_MOCTR126	(*( CAN_MOCTR_type *) 0xF00055DCu)	/* Message Object 126 Control Register */
#define CAN_MOCTR127	(*( CAN_MOCTR_type *) 0xF00055FCu)	/* Message Object 127 Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int STPTR          : 7;
		unsigned int                : 25;
	} B;
	int I;
	unsigned int U;

} CAN_STPTR0_type;
#define CAN_STPTR0	(*( CAN_STPTR0_type *) 0xF00057FCu)	/* CAN Scheduler Start Pointer for CAN Node 0 */


/* PCP2 */
#define PCP_RAM_BASE	0xF0050000	/* PCP Parameter Memory Start Address */
typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 CNT1           : 12;	/* Counter for BCOPY, COPY and EXIT */
		unsigned __sfrbit32                : 2;
		unsigned __sfrbit32 TOS            : 2;	/* Type Of Service */
		unsigned __sfrbit32 SRPN           : 8;	/* Service Request Priority Number */
		unsigned __sfrbit32 CPPN           : 8;	/* PCP Interrupt Priority Number */
	} B;
	int I;
	unsigned int U;

} PCP_GPR6_type;

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 Z              : 1;	/* Zero flag */
		unsigned __sfrbit32 N              : 1;	/* Negative flag */
		unsigned __sfrbit32 C              : 1;	/* Carry flag */
		unsigned __sfrbit32 V              : 1;	/* Overflow flag */
		unsigned __sfrbit32 CN1Z           : 1;	/* CNT1 = 0 flag */
		unsigned __sfrbit32 IEN            : 1;	/* Enable Interrupt of Channel */
		unsigned __sfrbit32 CEN            : 1;	/* Channel Enable */
		unsigned __sfrbit32                : 1;
		unsigned __sfrbit32 DPTR           : 8;	/* Data Pointer */
		unsigned __sfrbit32 PCP_PC         : 16;	/* Program Counter */
	} B;
	int I;
	unsigned int U;

} PCP_GPR7_type;

typedef volatile struct
{
	PCP_GPR7_type R7;	/* General Purpose Register R7 */
	PCP_GPR6_type R6;	/* General Purpose Register R6 */
	unsigned int  R5;	/* General Purpose Register R5 */
	unsigned int  R4;	/* General Purpose Register R4 */
	unsigned int  R3;	/* General Purpose Register R3 */
	unsigned int  R2;	/* General Purpose Register R2 */
	unsigned int  R1;	/* General Purpose Register R1 */
	unsigned int  R0;	/* General Purpose Register R0 */

} PCP_CONTEXT_type;
/* PCP Channel n - full context */
#define	PCP_CONTEXT(n)	(*(PCP_CONTEXT_type*) (PCP_RAM_BASE + sizeof(PCP_CONTEXT_type) * (n)))

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32                : 15;
		unsigned __sfrbit32 PCGDIS         : 1;
		unsigned __sfrbit32                : 16;
	} B;
	int I;
	unsigned int U;

} PCP_CLC_type;
#define PCP_CLC	(*( PCP_CLC_type *) 0xF0043F00u)	/* PCP Clock Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int REVNUM         : 8;
		/* const */ unsigned int ID32BIT        : 8;
		/* const */ unsigned int MODNUM         : 16;
	} B;
	int I;
	unsigned int U;

} PCP_ID_type;
#define PCP_ID	(*( PCP_ID_type *) 0xF0043F08u)	/* PCP Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 EN             : 1;
		unsigned __sfrbit32 RST            : 1;
		/* const */ unsigned __sfrbit32 RS             : 1;
		unsigned __sfrbit32                : 1;
		unsigned __sfrbit32 RCB            : 1;
		unsigned __sfrbit32 EIE            : 1;
		unsigned __sfrbit32 CS             : 2;
		unsigned __sfrbit32 PPE            : 1;
		unsigned __sfrbit32 PPS            : 7;
		unsigned __sfrbit32 CWE            : 1;
		unsigned __sfrbit32 CWT            : 7;
		unsigned __sfrbit32 ESR            : 8;
	} B;
	int I;
	unsigned int U;

} PCP_CS_type;
#define PCP_CS	(*( PCP_CS_type *) 0xF0043F10u)	/* PCP Control/Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 BER            : 1;
		/* const */ unsigned __sfrbit32 IOP            : 1;
		/* const */ unsigned __sfrbit32 DCR            : 1;
		/* const */ unsigned __sfrbit32 IAE            : 1;
		/* const */ unsigned __sfrbit32 DBE            : 1;
		/* const */ unsigned __sfrbit32                : 1;
		/* const */ unsigned __sfrbit32 CWD            : 1;
		/* const */ unsigned __sfrbit32 PPC            : 1;
		/* const */ unsigned __sfrbit32 EPN            : 8;
		/* const */ unsigned __sfrbit32 EPC            : 16;
	} B;
	int I;
	unsigned int U;

} PCP_ES_type;
#define PCP_ES	(*( PCP_ES_type *) 0xF0043F14u)	/* PCP Error/Debug Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 CPPN           : 8;
		/* const */ unsigned __sfrbit32 IE             : 1;
		unsigned __sfrbit32                : 7;
		/* const */ unsigned __sfrbit32 PIPN           : 8;
		unsigned __sfrbit32 ARBCYC         : 2;
		unsigned __sfrbit32 ONECYC         : 1;
		unsigned __sfrbit32                : 5;
	} B;
	int I;
	unsigned int U;

} PCP_ICR_type;
#define PCP_ICR	(*( PCP_ICR_type *) 0xF0043F20u)	/* PCP Interrupt Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 ITP            : 8;
		unsigned __sfrbit32                : 8;
		unsigned __sfrbit32 ITL            : 4;
		unsigned __sfrbit32                : 12;
	} B;
	int I;
	unsigned int U;

} PCP_ITR_type;
#define PCP_ITR	(*( PCP_ITR_type *) 0xF0043F24u)	/* PCP Interrupt Threshold Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 P0T            : 2;
		/* const */ unsigned __sfrbit32 P1T            : 2;
		/* const */ unsigned __sfrbit32 P2T            : 2;
		/* const */ unsigned __sfrbit32 P3T            : 2;
		/* const */ unsigned __sfrbit32 IP0E           : 1;
		/* const */ unsigned __sfrbit32 IP1E           : 1;
		/* const */ unsigned __sfrbit32 IP2E           : 1;
		/* const */ unsigned __sfrbit32 IP3E           : 1;
		/* const */ unsigned __sfrbit32                : 20;
	} B;
	int I;
	unsigned int U;

} PCP_ICON_type;
#define PCP_ICON	(*( PCP_ICON_type *) 0xF0043F28u)	/* PCP Interrupt Configuration Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 SSRN           : 8;
		/* const */ unsigned __sfrbit32 STOS           : 2;
		/* const */ unsigned __sfrbit32                : 5;
		/* const */ unsigned __sfrbit32 ST             : 1;
		/* const */ unsigned __sfrbit32 SCHN           : 8;
		/* const */ unsigned __sfrbit32                : 8;
	} B;
	int I;
	unsigned int U;

} PCP_SSR_type;
#define PCP_SSR	(*( PCP_SSR_type *) 0xF0043F2Cu)	/* PCP Stall Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 DCRO           : 1;
		unsigned __sfrbit32 DNI            : 1;
		unsigned __sfrbit32 DCSO           : 1;
		unsigned __sfrbit32 TME            : 1;
		unsigned __sfrbit32 PCDE           : 1;
		unsigned __sfrbit32 FPWC           : 2;
		unsigned __sfrbit32 ICCA           : 1;
		unsigned __sfrbit32 DCBS           : 1;
		unsigned __sfrbit32 ERCO           : 1;
		unsigned __sfrbit32                : 22;
	} B;
	int I;
	unsigned int U;

} PCP_FTD_type;
#define PCP_FTD	(*( PCP_FTD_type *) 0xF0043F30u)	/* PCP Feature Disable/Test Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 SRPN           : 8;
		/* const */ unsigned __sfrbit32                : 2;
		/* const */ unsigned __sfrbit32 TOS            : 2;
		/* const */ unsigned __sfrbit32 SRE            : 1;
		/* const */ unsigned __sfrbit32 SRR            : 1;
		/* const */ unsigned __sfrbit32                : 2;
		/* const */ unsigned __sfrbit32 SRCN           : 8;
		/* const */ unsigned __sfrbit32                : 4;
		/* const */ unsigned __sfrbit32 RRQ            : 1;
		/* const */ unsigned __sfrbit32                : 3;
	} B;
	int I;
	unsigned int U;

} PCP_SRC11_type;
#define PCP_SRC11	(*( PCP_SRC11_type *) 0xF0043FD0u)	/* Service Request Control Register 11 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 SRPN           : 8;
		/* const */ unsigned __sfrbit32                : 2;
		/* const */ unsigned __sfrbit32 TOS            : 2;
		/* const */ unsigned __sfrbit32 SRE            : 1;
		/* const */ unsigned __sfrbit32 SRR            : 1;
		/* const */ unsigned __sfrbit32                : 2;
		/* const */ unsigned __sfrbit32 SRCN           : 8;
		/* const */ unsigned __sfrbit32                : 4;
		/* const */ unsigned __sfrbit32 RRQ            : 1;
		/* const */ unsigned __sfrbit32                : 3;
	} B;
	int I;
	unsigned int U;

} PCP_SRC10_type;
#define PCP_SRC10	(*( PCP_SRC10_type *) 0xF0043FD4u)	/* Service Request Control Register 10 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 SRPN           : 8;
		/* const */ unsigned __sfrbit32                : 2;
		/* const */ unsigned __sfrbit32 TOS            : 2;
		/* const */ unsigned __sfrbit32 SRE            : 1;
		/* const */ unsigned __sfrbit32 SRR            : 1;
		/* const */ unsigned __sfrbit32                : 2;
		/* const */ unsigned __sfrbit32 SRCN           : 8;
		/* const */ unsigned __sfrbit32                : 4;
		/* const */ unsigned __sfrbit32 RRQ            : 1;
		/* const */ unsigned __sfrbit32                : 3;
	} B;
	int I;
	unsigned int U;

} PCP_SRC9_type;
#define PCP_SRC9	(*( PCP_SRC9_type *) 0xF0043FD8u)	/* Service Request Control Register 9 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 SRPN           : 8;
		unsigned __sfrbit32                : 2;
		unsigned __sfrbit32 TOS            : 2;
		/* const */ unsigned __sfrbit32 SRE            : 1;
		/* const */ unsigned __sfrbit32 SRR            : 1;
		unsigned __sfrbit32                : 18;
	} B;
	int I;
	unsigned int U;

} PCP_SRC8_type;
#define PCP_SRC8	(*( PCP_SRC8_type *) 0xF0043FDCu)	/* Service Request Control Register 8 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 SRPN           : 8;
		unsigned __sfrbit32                : 2;
		unsigned __sfrbit32 TOS            : 2;
		/* const */ unsigned __sfrbit32 SRE            : 1;
		/* const */ unsigned __sfrbit32 SRR            : 1;
		unsigned __sfrbit32                : 18;
	} B;
	int I;
	unsigned int U;

} PCP_SRC7_type;
#define PCP_SRC7	(*( PCP_SRC7_type *) 0xF0043FE0u)	/* Service Request Control Register 7 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 SRPN           : 8;
		unsigned __sfrbit32                : 2;
		unsigned __sfrbit32 TOS            : 2;
		/* const */ unsigned __sfrbit32 SRE            : 1;
		/* const */ unsigned __sfrbit32 SRR            : 1;
		unsigned __sfrbit32                : 18;
	} B;
	int I;
	unsigned int U;

} PCP_SRC6_type;
#define PCP_SRC6	(*( PCP_SRC6_type *) 0xF0043FE4u)	/* Service Request Control Register 6 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 SRPN           : 8;
		unsigned __sfrbit32                : 2;
		unsigned __sfrbit32 TOS            : 2;
		/* const */ unsigned __sfrbit32 SRE            : 1;
		/* const */ unsigned __sfrbit32 SRR            : 1;
		unsigned __sfrbit32                : 18;
	} B;
	int I;
	unsigned int U;

} PCP_SRC5_type;
#define PCP_SRC5	(*( PCP_SRC5_type *) 0xF0043FE8u)	/* Service Request Control Register 5 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 SRPN           : 8;
		unsigned __sfrbit32                : 2;
		unsigned __sfrbit32 TOS            : 2;
		/* const */ unsigned __sfrbit32 SRE            : 1;
		/* const */ unsigned __sfrbit32 SRR            : 1;
		unsigned __sfrbit32                : 18;
	} B;
	int I;
	unsigned int U;

} PCP_SRC4_type;
#define PCP_SRC4	(*( PCP_SRC4_type *) 0xF0043FECu)	/* Service Request Control Register 4 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 SRPN           : 8;
		/* const */ unsigned __sfrbit32                : 2;
		/* const */ unsigned __sfrbit32 TOS            : 2;
		/* const */ unsigned __sfrbit32 SRE            : 1;
		/* const */ unsigned __sfrbit32 SRR            : 1;
		/* const */ unsigned __sfrbit32                : 18;
	} B;
	int I;
	unsigned int U;

} PCP_SRC3_type;
#define PCP_SRC3	(*( PCP_SRC3_type *) 0xF0043FF0u)	/* Service Request Control Register 3 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 SRPN           : 8;
		/* const */ unsigned __sfrbit32                : 2;
		/* const */ unsigned __sfrbit32 TOS            : 2;
		/* const */ unsigned __sfrbit32 SRE            : 1;
		/* const */ unsigned __sfrbit32 SRR            : 1;
		/* const */ unsigned __sfrbit32                : 18;
	} B;
	int I;
	unsigned int U;

} PCP_SRC2_type;
#define PCP_SRC2	(*( PCP_SRC2_type *) 0xF0043FF4u)	/* Service Request Control Register 2 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 SRPN           : 8;
		/* const */ unsigned __sfrbit32                : 2;
		/* const */ unsigned __sfrbit32 TOS            : 2;
		/* const */ unsigned __sfrbit32 SRE            : 1;
		/* const */ unsigned __sfrbit32 SRR            : 1;
		/* const */ unsigned __sfrbit32                : 18;
	} B;
	int I;
	unsigned int U;

} PCP_SRC1_type;
#define PCP_SRC1	(*( PCP_SRC1_type *) 0xF0043FF8u)	/* Service Request Control Register 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 SRPN           : 8;
		/* const */ unsigned __sfrbit32                : 2;
		/* const */ unsigned __sfrbit32 TOS            : 2;
		/* const */ unsigned __sfrbit32 SRE            : 1;
		/* const */ unsigned __sfrbit32 SRR            : 1;
		/* const */ unsigned __sfrbit32                : 18;
	} B;
	int I;
	unsigned int U;

} PCP_SRC0_type;
#define PCP_SRC0	(*( PCP_SRC0_type *) 0xF0043FFCu)	/* Service Request Control Register 0 */


/* RBCU */
typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MOD_REV        : 8;
		/* const */ unsigned int MOD_NUMBER     : 8;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} RBCU_ID_type;
#define RBCU_ID	(*( RBCU_ID_type *) 0xF0100008u)	/* RBCU Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TOUT           : 16;
		unsigned int DBG            : 1;
		unsigned int                : 1;
		unsigned int PSE            : 1;
		unsigned int SPE            : 1;
		unsigned int                : 4;
		unsigned int SPC            : 8;
	} B;
	int I;
	unsigned int U;

} RBCU_CON_type;
#define RBCU_CON	(*( RBCU_CON_type *) 0xF0100010u)	/* RBCU Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ERRCNT         : 16;
		unsigned int TOUT           : 1;
		unsigned int RDY            : 1;
		unsigned int ABT            : 1;
		unsigned int ACK            : 2;
		unsigned int SVM            : 1;
		unsigned int WRN            : 1;
		unsigned int RDN            : 1;
		unsigned int TAG            : 4;
		unsigned int OPC            : 4;
	} B;
	int I;
	unsigned int U;

} RBCU_ECON_type;
#define RBCU_ECON	(*( RBCU_ECON_type *) 0xF0100020u)	/* Error Control Capture Register */

typedef volatile union
{
	struct
	{ 
		unsigned int FPIADR         : 32;
	} B;
	int I;
	unsigned int U;

} RBCU_EADD_type;
#define RBCU_EADD	(*( RBCU_EADD_type *) 0xF0100024u)	/* Error Address Capture Register */

typedef volatile union
{
	struct
	{ 
		unsigned int FPIDAT         : 32;
	} B;
	int I;
	unsigned int U;

} RBCU_EDAT_type;
#define RBCU_EDAT	(*( RBCU_EDAT_type *) 0xF0100028u)	/* Error Data Capture Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int EO             : 1;
		/* const */ unsigned int OA             : 1;
		unsigned int                : 2;
		unsigned int RA             : 1;
		unsigned int                : 7;
		unsigned int CONCOM         : 3;
		unsigned int                : 1;
		unsigned int ONG            : 1;
		unsigned int                : 3;
		unsigned int ONA1           : 2;
		unsigned int                : 2;
		unsigned int ONA2           : 2;
		unsigned int                : 2;
		unsigned int ONBOS          : 4;
	} B;
	int I;
	unsigned int U;

} RBCU_DBCNTL_type;
#define RBCU_DBCNTL	(*( RBCU_DBCNTL_type *) 0xF0100030u)	/* Debug Control Register (OCDS) */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 FPIGRNT        : 16;
		unsigned __sfrbit32                : 16;
	} B;
	int I;
	unsigned int U;

} RBCU_DBGRNT_type;
#define RBCU_DBGRNT	(*( RBCU_DBGRNT_type *) 0xF0100034u)	/* Debug Grant Mask Register (OCDS) */

typedef volatile union
{
	struct
	{ 
		unsigned int ADR1           : 32;
	} B;
	int I;
	unsigned int U;

} RBCU_DBADR1_type;
#define RBCU_DBADR1	(*( RBCU_DBADR1_type *) 0xF0100038u)	/* Debug Address1 Register (OCDS) */

typedef volatile union
{
	struct
	{ 
		unsigned int ADR2           : 32;
	} B;
	int I;
	unsigned int U;

} RBCU_DBADR2_type;
#define RBCU_DBADR2	(*( RBCU_DBADR2_type *) 0xF010003Cu)	/* Debug Address2 Register (OCDS) */

typedef volatile union
{
	struct
	{ 
		unsigned int OPC            : 4;
		unsigned int SVM            : 1;
		unsigned int                : 3;
		unsigned int WR             : 1;
		unsigned int                : 3;
		unsigned int RD             : 1;
		unsigned int                : 19;
	} B;
	int I;
	unsigned int U;

} RBCU_DBBOS_type;
#define RBCU_DBBOS	(*( RBCU_DBBOS_type *) 0xF0100040u)	/* Debug Bus Operation Register (OCDS) */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int FPIGNT         : 16;
		/* const */ unsigned int DMALAST        : 16;
	} B;
	int I;
	unsigned int U;

} RBCU_DBGNTT_type;
#define RBCU_DBGNTT	(*( RBCU_DBGNTT_type *) 0xF0100044u)	/* Debug Trapped Master Register (OCDS) */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int FPIADR         : 32;
	} B;
	int I;
	unsigned int U;

} RBCU_DBADRT_type;
#define RBCU_DBADRT	(*( RBCU_DBADRT_type *) 0xF0100048u)	/* Debug Trapped Address Register (OCDS) */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int FPIOPC         : 4;
		/* const */ unsigned int FPISVM         : 1;
		/* const */ unsigned int FPIACK         : 2;
		/* const */ unsigned int FPIRDY         : 1;
		/* const */ unsigned int FPIWR          : 1;
		/* const */ unsigned int FPIRST         : 2;
		/* const */ unsigned int FPIOPS         : 1;
		/* const */ unsigned int FPIRD          : 1;
		/* const */ unsigned int FPIABORT       : 1;
		/* const */ unsigned int FPITOUT        : 1;
		/* const */ unsigned int                : 1;
		/* const */ unsigned int FPITAG         : 4;
		/* const */ unsigned int                : 12;
	} B;
	int I;
	unsigned int U;

} RBCU_DBBOST_type;
#define RBCU_DBBOST	(*( RBCU_DBBOST_type *) 0xF010004Cu)	/* Debug Trapped Bus Operation Register (OCDS) */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} RBCU_SRC_type;
#define RBCU_SRC	(*( RBCU_SRC_type *) 0xF01000FCu)	/* RBCU Service Request Control Register */


/* SSC0 */
typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;
		/* const */ unsigned int DISS           : 1;
		unsigned int SPEN           : 1;
		unsigned int EDIS           : 1;
		unsigned int SBWE           : 1;
		unsigned int FSOE           : 1;
		unsigned int                : 26;
	} B;
	int I;
	unsigned int U;

} SSC0_CLC_type;
#define SSC0_CLC	(*( SSC0_CLC_type *) 0xF0100100u)	/* SSC Clock Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int MRIS           : 1;
		unsigned int SRIS           : 1;
		unsigned int SCIS           : 1;
		unsigned int SLSIS          : 3;
		unsigned int                : 2;
		unsigned int STIP           : 1;
		unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} SSC0_PISEL_type;
#define SSC0_PISEL	(*( SSC0_PISEL_type *) 0xF0100104u)	/* SSC Port Input Select Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MOD_REV        : 8;
		/* const */ unsigned int MOD_TYPE       : 8;
		/* const */ unsigned int MOD_NUMBER     : 16;
	} B;
	int I;
	unsigned int U;

} SSC0_ID_type;
#define SSC0_ID	(*( SSC0_ID_type *) 0xF0100108u)	/* SSC0 Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int STEP           : 10;
		unsigned int                : 1;
		unsigned int SM             : 1;
		unsigned int SC             : 2;
		unsigned int DM             : 2;
		/* const */ unsigned int RESULT         : 10;
		unsigned int                : 2;
		/* const */ unsigned int SUSACK         : 1;
		/* const */ unsigned int SUSREQ         : 1;
		unsigned int ENHW           : 1;
		unsigned int DISCLK         : 1;
	} B;
	int I;
	unsigned int U;

} SSC0_FDR_type;
#define SSC0_FDR	(*( SSC0_FDR_type *) 0xF010010Cu)	/* SSC Fractional Divider Register */

typedef volatile union
{
	struct
	{ 
		unsigned int BM             : 4;
		unsigned int HB             : 1;
		unsigned int PH             : 1;
		unsigned int PO             : 1;
		unsigned int LB             : 1;
		unsigned int TEN            : 1;
		unsigned int REN            : 1;
		unsigned int PEN            : 1;
		unsigned int BEN            : 1;
		unsigned int AREN           : 1;
		unsigned int                : 1;
		unsigned int MS             : 1;
		unsigned int EN             : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSC0_CON_type;
#define SSC0_CON	(*( SSC0_CON_type *) 0xF0100110u)	/* SSC Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int BR_VALUE       : 16;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSC0_BR_type;
#define SSC0_BR	(*( SSC0_BR_type *) 0xF0100114u)	/* SSC Baudrate Timer Reload Register */

typedef volatile union
{
	struct
	{ 
		unsigned int AOL0           : 1;
		unsigned int AOL1           : 1;
		unsigned int AOL2           : 1;
		unsigned int AOL3           : 1;
		unsigned int AOL4           : 1;
		unsigned int AOL5           : 1;
		unsigned int AOL6           : 1;
		unsigned int AOL7           : 1;
		unsigned int OEN0           : 1;
		unsigned int OEN1           : 1;
		unsigned int OEN2           : 1;
		unsigned int OEN3           : 1;
		unsigned int OEN4           : 1;
		unsigned int OEN5           : 1;
		unsigned int OEN6           : 1;
		unsigned int OEN7           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSC0_SSOC_type;
#define SSC0_SSOC	(*( SSC0_SSOC_type *) 0xF0100118u)	/* Slave Select Output Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int LEAD           : 2;
		unsigned int TRAIL          : 2;
		unsigned int INACT          : 2;
		unsigned int                : 2;
		unsigned int SLSO7MOD       : 1;
		unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} SSC0_SSOTC_type;
#define SSC0_SSOTC	(*( SSC0_SSOTC_type *) 0xF010011Cu)	/* Slave Select Output Timing Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TB_VALUE       : 16;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSC0_TB_type;
#define SSC0_TB	(*( SSC0_TB_type *) 0xF0100120u)	/* SSC Transmit Buffer Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RB_VALUE       : 16;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSC0_RB_type;
#define SSC0_RB	(*( SSC0_RB_type *) 0xF0100124u)	/* SSC Receive Buffer Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int BC             : 4;
		/* const */ unsigned int                : 4;
		/* const */ unsigned int TE             : 1;
		/* const */ unsigned int RE             : 1;
		/* const */ unsigned int PE             : 1;
		/* const */ unsigned int BE             : 1;
		/* const */ unsigned int BSY            : 1;
		/* const */ unsigned int                : 19;
	} B;
	int I;
	unsigned int U;

} SSC0_STAT_type;
#define SSC0_STAT	(*( SSC0_STAT_type *) 0xF0100128u)	/* SSC Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 8;
		unsigned int CLRTE          : 1;
		unsigned int CLRRE          : 1;
		unsigned int CLRPE          : 1;
		unsigned int CLRBE          : 1;
		unsigned int SETTE          : 1;
		unsigned int SETRE          : 1;
		unsigned int SETPE          : 1;
		unsigned int SETBE          : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSC0_EFM_type;
#define SSC0_EFM	(*( SSC0_EFM_type *) 0xF010012Cu)	/* SSC Error Flag Modification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RXFEN          : 1;
		unsigned int RXFFLU         : 1;
		unsigned int RXTMEN         : 1;
		unsigned int                : 5;
		unsigned int RXFITL         : 4;
		unsigned int                : 20;
	} B;
	int I;
	unsigned int U;

} SSC0_RXFCON_type;
#define SSC0_RXFCON	(*( SSC0_RXFCON_type *) 0xF0100130u)	/* SSC Receive FIFO Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TXFEN          : 1;
		unsigned int TXFFLU         : 1;
		unsigned int TXTMEN         : 1;
		unsigned int                : 5;
		unsigned int TXFITL         : 4;
		unsigned int                : 20;
	} B;
	int I;
	unsigned int U;

} SSC0_TXFCON_type;
#define SSC0_TXFCON	(*( SSC0_TXFCON_type *) 0xF0100134u)	/* SSC Transmit FIFO Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXFFL          : 4;
		/* const */ unsigned int                : 4;
		/* const */ unsigned int TXFFL          : 4;
		/* const */ unsigned int                : 20;
	} B;
	int I;
	unsigned int U;

} SSC0_FSTAT_type;
#define SSC0_FSTAT	(*( SSC0_FSTAT_type *) 0xF0100138u)	/* SSC FIFO Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSC0_TSRC_type;
#define SSC0_TSRC	(*( SSC0_TSRC_type *) 0xF01001F4u)	/* SSC Transmit Interrupt Service Request Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSC0_RSRC_type;
#define SSC0_RSRC	(*( SSC0_RSRC_type *) 0xF01001F8u)	/* SSC Receive Interrupt Service Request Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSC0_ESRC_type;
#define SSC0_ESRC	(*( SSC0_ESRC_type *) 0xF01001FCu)	/* SSC Error Interrupt Service Request Control Register */


/* SSC1 */
typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;
		/* const */ unsigned int DISS           : 1;
		unsigned int SPEN           : 1;
		unsigned int EDIS           : 1;
		unsigned int SBWE           : 1;
		unsigned int FSOE           : 1;
		unsigned int                : 26;
	} B;
	int I;
	unsigned int U;

} SSC1_CLC_type;
#define SSC1_CLC	(*( SSC1_CLC_type *) 0xF0100200u)	/* SSC Clock Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int MRIS           : 1;
		unsigned int SRIS           : 1;
		unsigned int SCIS           : 1;
		unsigned int SLSIS          : 3;
		unsigned int                : 2;
		unsigned int STIP           : 1;
		unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} SSC1_PISEL_type;
#define SSC1_PISEL	(*( SSC1_PISEL_type *) 0xF0100204u)	/* SSC Port Input Select Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MOD_REV        : 8;
		/* const */ unsigned int MOD_TYPE       : 8;
		/* const */ unsigned int MOD_NUMBER     : 16;
	} B;
	int I;
	unsigned int U;

} SSC1_ID_type;
#define SSC1_ID	(*( SSC1_ID_type *) 0xF0100208u)	/* SSC1 Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int STEP           : 10;
		unsigned int                : 1;
		unsigned int SM             : 1;
		unsigned int SC             : 2;
		unsigned int DM             : 2;
		/* const */ unsigned int RESULT         : 10;
		unsigned int                : 2;
		/* const */ unsigned int SUSACK         : 1;
		/* const */ unsigned int SUSREQ         : 1;
		unsigned int ENHW           : 1;
		unsigned int DISCLK         : 1;
	} B;
	int I;
	unsigned int U;

} SSC1_FDR_type;
#define SSC1_FDR	(*( SSC1_FDR_type *) 0xF010020Cu)	/* SSC Fractional Divider Register */

typedef volatile union
{
	struct
	{ 
		unsigned int BM             : 4;
		unsigned int HB             : 1;
		unsigned int PH             : 1;
		unsigned int PO             : 1;
		unsigned int LB             : 1;
		unsigned int TEN            : 1;
		unsigned int REN            : 1;
		unsigned int PEN            : 1;
		unsigned int BEN            : 1;
		unsigned int AREN           : 1;
		unsigned int                : 1;
		unsigned int MS             : 1;
		unsigned int EN             : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSC1_CON_type;
#define SSC1_CON	(*( SSC1_CON_type *) 0xF0100210u)	/* SSC Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int BR_VALUE       : 16;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSC1_BR_type;
#define SSC1_BR	(*( SSC1_BR_type *) 0xF0100214u)	/* SSC Baudrate Timer Reload Register */

typedef volatile union
{
	struct
	{ 
		unsigned int AOL0           : 1;
		unsigned int AOL1           : 1;
		unsigned int AOL2           : 1;
		unsigned int AOL3           : 1;
		unsigned int AOL4           : 1;
		unsigned int AOL5           : 1;
		unsigned int AOL6           : 1;
		unsigned int AOL7           : 1;
		unsigned int OEN0           : 1;
		unsigned int OEN1           : 1;
		unsigned int OEN2           : 1;
		unsigned int OEN3           : 1;
		unsigned int OEN4           : 1;
		unsigned int OEN5           : 1;
		unsigned int OEN6           : 1;
		unsigned int OEN7           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSC1_SSOC_type;
#define SSC1_SSOC	(*( SSC1_SSOC_type *) 0xF0100218u)	/* Slave Select Output Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int LEAD           : 2;
		unsigned int TRAIL          : 2;
		unsigned int INACT          : 2;
		unsigned int                : 2;
		unsigned int SLSO7MOD       : 1;
		unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} SSC1_SSOTC_type;
#define SSC1_SSOTC	(*( SSC1_SSOTC_type *) 0xF010021Cu)	/* Slave Select Output Timing Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TB_VALUE       : 16;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSC1_TB_type;
#define SSC1_TB	(*( SSC1_TB_type *) 0xF0100220u)	/* SSC Transmit Buffer Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RB_VALUE       : 16;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSC1_RB_type;
#define SSC1_RB	(*( SSC1_RB_type *) 0xF0100224u)	/* SSC Receive Buffer Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int BC             : 4;
		/* const */ unsigned int                : 4;
		/* const */ unsigned int TE             : 1;
		/* const */ unsigned int RE             : 1;
		/* const */ unsigned int PE             : 1;
		/* const */ unsigned int BE             : 1;
		/* const */ unsigned int BSY            : 1;
		/* const */ unsigned int                : 19;
	} B;
	int I;
	unsigned int U;

} SSC1_STAT_type;
#define SSC1_STAT	(*( SSC1_STAT_type *) 0xF0100228u)	/* SSC Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 8;
		unsigned int CLRTE          : 1;
		unsigned int CLRRE          : 1;
		unsigned int CLRPE          : 1;
		unsigned int CLRBE          : 1;
		unsigned int SETTE          : 1;
		unsigned int SETRE          : 1;
		unsigned int SETPE          : 1;
		unsigned int SETBE          : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSC1_EFM_type;
#define SSC1_EFM	(*( SSC1_EFM_type *) 0xF010022Cu)	/* SSC Error Flag Modification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSC1_TSRC_type;
#define SSC1_TSRC	(*( SSC1_TSRC_type *) 0xF01002F4u)	/* SSC Transmit Interrupt Service Request Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSC1_RSRC_type;
#define SSC1_RSRC	(*( SSC1_RSRC_type *) 0xF01002F8u)	/* SSC Receive Interrupt Service Request Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSC1_ESRC_type;
#define SSC1_ESRC	(*( SSC1_ESRC_type *) 0xF01002FCu)	/* SSC Error Interrupt Service Request Control Register */


/* FADC */
typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;
		/* const */ unsigned int DISS           : 1;
		unsigned int SPEN           : 1;
		unsigned int EDIS           : 1;
		unsigned int SBWE           : 1;
		unsigned int FSOE           : 1;
		unsigned int                : 26;
	} B;
	int I;
	unsigned int U;

} FADC_CLC_type;
#define FADC_CLC	(*( FADC_CLC_type *) 0xF0100300u)	/* FADC Clock Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MOD_REV        : 8;
		/* const */ unsigned int MOD_TYPE       : 8;
		/* const */ unsigned int MOD_NUMBER     : 16;
	} B;
	int I;
	unsigned int U;

} FADC_ID_type;
#define FADC_ID	(*( FADC_ID_type *) 0xF0100308u)	/* FADC Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int STEP           : 10;
		unsigned int                : 1;
		unsigned int SM             : 1;
		unsigned int SC             : 2;
		unsigned int DM             : 2;
		/* const */ unsigned int RESULT         : 10;
		unsigned int                : 2;
		/* const */ unsigned int SUSACK         : 1;
		/* const */ unsigned int SUSREQ         : 1;
		unsigned int ENHW           : 1;
		unsigned int DISCLK         : 1;
	} B;
	int I;
	unsigned int U;

} FADC_FDR_type;
#define FADC_FDR	(*( FADC_FDR_type *) 0xF010030Cu)	/* FADC Fractional Divider Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int CRF0           : 1;
		/* const */ unsigned int CRF1           : 1;
		/* const */ unsigned int CRF2           : 1;
		/* const */ unsigned int CRF3           : 1;
		/* const */ unsigned int                : 4;
		/* const */ unsigned int BSY0           : 1;
		/* const */ unsigned int BSY1           : 1;
		/* const */ unsigned int BSY2           : 1;
		/* const */ unsigned int BSY3           : 1;
		/* const */ unsigned int                : 4;
		/* const */ unsigned int IRQ0           : 1;
		/* const */ unsigned int IRQ1           : 1;
		/* const */ unsigned int IRQ2           : 1;
		/* const */ unsigned int IRQ3           : 1;
		/* const */ unsigned int IRQF0          : 1;
		/* const */ unsigned int IRQF1          : 1;
		/* const */ unsigned int                : 10;
	} B;
	int I;
	unsigned int U;

} FADC_CRSR_type;
#define FADC_CRSR	(*( FADC_CRSR_type *) 0xF0100310u)	/* Conversion Request Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RCRF0          : 1;
		unsigned int RCRF1          : 1;
		unsigned int RCRF2          : 1;
		unsigned int RCRF3          : 1;
		unsigned int                : 4;
		unsigned int SCRF0          : 1;
		unsigned int SCRF1          : 1;
		unsigned int SCRF2          : 1;
		unsigned int SCRF3          : 1;
		unsigned int                : 4;
		unsigned int RIRQ0          : 1;
		unsigned int RIRQ1          : 1;
		unsigned int RIRQ2          : 1;
		unsigned int RIRQ3          : 1;
		unsigned int RIRQF0         : 1;
		unsigned int RIRQF1         : 1;
		unsigned int                : 2;
		unsigned int SIRQ0          : 1;
		unsigned int SIRQ1          : 1;
		unsigned int SIRQ2          : 1;
		unsigned int SIRQ3          : 1;
		unsigned int SIRQF0         : 1;
		unsigned int SIRQF1         : 1;
		unsigned int                : 2;
	} B;
	int I;
	unsigned int U;

} FADC_FMR_type;
#define FADC_FMR	(*( FADC_FMR_type *) 0xF0100314u)	/* FADC Flag Modification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 1;
		unsigned int EN01           : 1;
		unsigned int EN02           : 1;
		unsigned int EN03           : 1;
		unsigned int                : 4;
		unsigned int EN10           : 1;
		unsigned int                : 1;
		unsigned int EN12           : 1;
		unsigned int EN13           : 1;
		unsigned int                : 4;
		unsigned int EN20           : 1;
		unsigned int EN21           : 1;
		unsigned int                : 1;
		unsigned int EN23           : 1;
		unsigned int                : 4;
		unsigned int EN30           : 1;
		unsigned int EN31           : 1;
		unsigned int EN32           : 1;
		unsigned int                : 5;
	} B;
	int I;
	unsigned int U;

} FADC_NCTR_type;
#define FADC_NCTR	(*( FADC_NCTR_type *) 0xF0100318u)	/* Neighbour Channel Trigger Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RCT0           : 1;
		unsigned int RCT1           : 1;
		unsigned int RCT2           : 1;
		unsigned int RCT3           : 1;
		unsigned int                : 4;
		unsigned int RCD            : 1;
		unsigned int RSTF0          : 1;
		unsigned int RSTF1          : 1;
		unsigned int                : 5;
		unsigned int CRPRIO         : 2;
		unsigned int DPAEN          : 1;
		unsigned int RESWEN         : 1;
		unsigned int MUXTM          : 1;
		unsigned int ANON           : 1;
		unsigned int                : 2;
		unsigned int CALMODE        : 2;
		unsigned int CALCH          : 2;
		unsigned int                : 4;
	} B;
	int I;
	unsigned int U;

} FADC_GCR_type;
#define FADC_GCR	(*( FADC_GCR_type *) 0xF010031Cu)	/* Global Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int GSEL           : 3;
		unsigned int TSEL           : 3;
		unsigned int GM             : 2;
		unsigned int TM             : 2;
		unsigned int CTM            : 2;
		unsigned int CTF            : 3;
		unsigned int                : 1;
		unsigned int CTREL          : 8;
		unsigned int                : 4;
		unsigned int INP            : 2;
		unsigned int                : 1;
		unsigned int IEN            : 1;
	} B;
	int I;
	unsigned int U;

} FADC_CFGR0_type;
#define FADC_CFGR0	(*( FADC_CFGR0_type *) 0xF0100320u)	/* Channel 0 Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned int GSEL           : 3;
		unsigned int TSEL           : 3;
		unsigned int GM             : 2;
		unsigned int TM             : 2;
		unsigned int CTM            : 2;
		unsigned int CTF            : 3;
		unsigned int                : 1;
		unsigned int CTREL          : 8;
		unsigned int                : 4;
		unsigned int INP            : 2;
		unsigned int                : 1;
		unsigned int IEN            : 1;
	} B;
	int I;
	unsigned int U;

} FADC_CFGR1_type;
#define FADC_CFGR1	(*( FADC_CFGR1_type *) 0xF0100324u)	/* Channel 1 Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned int GSEL           : 3;
		unsigned int TSEL           : 3;
		unsigned int GM             : 2;
		unsigned int TM             : 2;
		unsigned int CTM            : 2;
		unsigned int CTF            : 3;
		unsigned int                : 1;
		unsigned int CTREL          : 8;
		unsigned int                : 4;
		unsigned int INP            : 2;
		unsigned int                : 1;
		unsigned int IEN            : 1;
	} B;
	int I;
	unsigned int U;

} FADC_CFGR2_type;
#define FADC_CFGR2	(*( FADC_CFGR2_type *) 0xF0100328u)	/* Channel 2 Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned int GSEL           : 3;
		unsigned int TSEL           : 3;
		unsigned int GM             : 2;
		unsigned int TM             : 2;
		unsigned int CTM            : 2;
		unsigned int CTF            : 3;
		unsigned int                : 1;
		unsigned int CTREL          : 8;
		unsigned int                : 4;
		unsigned int INP            : 2;
		unsigned int                : 1;
		unsigned int IEN            : 1;
	} B;
	int I;
	unsigned int U;

} FADC_CFGR3_type;
#define FADC_CFGR3	(*( FADC_CFGR3_type *) 0xF010032Cu)	/* Channel 3 Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned int GAIN           : 2;
		unsigned int ENP            : 1;
		unsigned int ENN            : 1;
		unsigned int                : 4;
		unsigned int CALOFF         : 3;
		unsigned int                : 1;
		unsigned int CALGAIN        : 3;
		unsigned int                : 17;
	} B;
	int I;
	unsigned int U;

} FADC_ACR0_type;
#define FADC_ACR0	(*( FADC_ACR0_type *) 0xF0100330u)	/* Analog Control Register Channel 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int GAIN           : 2;
		unsigned int ENP            : 1;
		unsigned int ENN            : 1;
		unsigned int                : 4;
		unsigned int CALOFF         : 3;
		unsigned int                : 1;
		unsigned int CALGAIN        : 3;
		unsigned int                : 17;
	} B;
	int I;
	unsigned int U;

} FADC_ACR1_type;
#define FADC_ACR1	(*( FADC_ACR1_type *) 0xF0100334u)	/* Analog Control Register Channel 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int GAIN           : 2;
		unsigned int ENP            : 1;
		unsigned int ENN            : 1;
		unsigned int                : 4;
		unsigned int CALOFF         : 3;
		unsigned int                : 1;
		unsigned int CALGAIN        : 3;
		unsigned int                : 17;
	} B;
	int I;
	unsigned int U;

} FADC_ACR2_type;
#define FADC_ACR2	(*( FADC_ACR2_type *) 0xF0100338u)	/* Analog Control Register Channel 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int GAIN           : 2;
		unsigned int ENP            : 1;
		unsigned int ENN            : 1;
		unsigned int                : 4;
		unsigned int CALOFF         : 3;
		unsigned int                : 1;
		unsigned int CALGAIN        : 3;
		unsigned int                : 17;
	} B;
	int I;
	unsigned int U;

} FADC_ACR3_type;
#define FADC_ACR3	(*( FADC_ACR3_type *) 0xF010033Cu)	/* Analog Control Register Channel 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int ADRES          : 10;
		unsigned int                : 22;
	} B;
	int I;
	unsigned int U;

} FADC_RCH0_type;
#define FADC_RCH0	(*( FADC_RCH0_type *) 0xF0100340u)	/* Conversion Result Register Channel 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int ADRES          : 10;
		unsigned int                : 22;
	} B;
	int I;
	unsigned int U;

} FADC_RCH1_type;
#define FADC_RCH1	(*( FADC_RCH1_type *) 0xF0100344u)	/* Conversion Result Register Channel 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int ADRES          : 10;
		unsigned int                : 22;
	} B;
	int I;
	unsigned int U;

} FADC_RCH2_type;
#define FADC_RCH2	(*( FADC_RCH2_type *) 0xF0100348u)	/* Conversion Result Register Channel 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int ADRES          : 10;
		unsigned int                : 22;
	} B;
	int I;
	unsigned int U;

} FADC_RCH3_type;
#define FADC_RCH3	(*( FADC_RCH3_type *) 0xF010034Cu)	/* Conversion Result Register Channel 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDL           : 3;
		unsigned int                : 1;
		unsigned int MAVL           : 2;
		unsigned int                : 2;
		unsigned int INSEL          : 3;
		unsigned int                : 1;
		unsigned int INP            : 2;
		unsigned int                : 1;
		unsigned int IEN            : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} FADC_FCR0_type;
#define FADC_FCR0	(*( FADC_FCR0_type *) 0xF0100360u)	/* Filter 0 Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int CR             : 13;
		/* const */ unsigned int                : 11;
		/* const */ unsigned int AC             : 3;
		/* const */ unsigned int                : 1;
		/* const */ unsigned int MAVS           : 2;
		/* const */ unsigned int                : 2;
	} B;
	int I;
	unsigned int U;

} FADC_CRR0_type;
#define FADC_CRR0	(*( FADC_CRR0_type *) 0xF0100364u)	/* Filter 0 Current Result Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int IR             : 13;
		/* const */ unsigned int                : 19;
	} B;
	int I;
	unsigned int U;

} FADC_IRR10_type;
#define FADC_IRR10	(*( FADC_IRR10_type *) 0xF0100368u)	/* Filter 0 Intermediate Result Register 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int IR             : 13;
		/* const */ unsigned int                : 19;
	} B;
	int I;
	unsigned int U;

} FADC_IRR20_type;
#define FADC_IRR20	(*( FADC_IRR20_type *) 0xF010036Cu)	/* Filter 0 Intermediate Result Register 2 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int IR             : 13;
		/* const */ unsigned int                : 19;
	} B;
	int I;
	unsigned int U;

} FADC_IRR30_type;
#define FADC_IRR30	(*( FADC_IRR30_type *) 0xF0100370u)	/* Filter 0 Intermediate Result Register 3 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int FR             : 15;
		/* const */ unsigned int                : 17;
	} B;
	int I;
	unsigned int U;

} FADC_FRR0_type;
#define FADC_FRR0	(*( FADC_FRR0_type *) 0xF0100374u)	/* Filter 0 Final Result Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDL           : 3;
		unsigned int                : 1;
		unsigned int MAVL           : 2;
		unsigned int                : 2;
		unsigned int INSEL          : 3;
		unsigned int                : 1;
		unsigned int INP            : 2;
		unsigned int                : 1;
		unsigned int IEN            : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} FADC_FCR1_type;
#define FADC_FCR1	(*( FADC_FCR1_type *) 0xF0100380u)	/* Filter 1 Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int CR             : 18;
		/* const */ unsigned int                : 6;
		/* const */ unsigned int AC             : 3;
		/* const */ unsigned int                : 1;
		/* const */ unsigned int MAVS           : 2;
		/* const */ unsigned int                : 2;
	} B;
	int I;
	unsigned int U;

} FADC_CRR1_type;
#define FADC_CRR1	(*( FADC_CRR1_type *) 0xF0100384u)	/* Filter 1 Current Result Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int IR             : 18;
		/* const */ unsigned int                : 14;
	} B;
	int I;
	unsigned int U;

} FADC_IRR11_type;
#define FADC_IRR11	(*( FADC_IRR11_type *) 0xF0100388u)	/* Filter 1 Intermediate Result Register 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int FR             : 20;
		/* const */ unsigned int                : 12;
	} B;
	int I;
	unsigned int U;

} FADC_FRR1_type;
#define FADC_FRR1	(*( FADC_FRR1_type *) 0xF0100394u)	/* Filter 1 Final Result Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} FADC_SRC3_type;
#define FADC_SRC3	(*( FADC_SRC3_type *) 0xF01003F0u)	/* Service Request Control Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} FADC_SRC2_type;
#define FADC_SRC2	(*( FADC_SRC2_type *) 0xF01003F4u)	/* FADC Service Request Control Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} FADC_SRC1_type;
#define FADC_SRC1	(*( FADC_SRC1_type *) 0xF01003F8u)	/* FADC Service Request Control Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} FADC_SRC0_type;
#define FADC_SRC0	(*( FADC_SRC0_type *) 0xF01003FCu)	/* FADC Service Request Control Register 0 */


/* ADC0 */
typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;
		/* const */ unsigned int DISS           : 1;
		unsigned int SPEN           : 1;
		unsigned int EDIS           : 1;
		unsigned int SBWE           : 1;
		unsigned int FSOE           : 1;
		unsigned int                : 26;
	} B;
	int I;
	unsigned int U;

} ADC0_CLC_type;
#define ADC0_CLC	(*( ADC0_CLC_type *) 0xF0100400u)	/* ADC Clock Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MOD_REV        : 8;
		/* const */ unsigned int MOD_TYPE       : 8;
		/* const */ unsigned int MOD_NUMBER     : 16;
	} B;
	int I;
	unsigned int U;

} ADC0_ID_type;
#define ADC0_ID	(*( ADC0_ID_type *) 0xF0100408u)	/* ADC Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int STEP           : 10;
		unsigned int                : 1;
		unsigned int SM             : 1;
		unsigned int SC             : 2;
		unsigned int DM             : 2;
		/* const */ unsigned int RESULT         : 10;
		unsigned int                : 2;
		/* const */ unsigned int SUSACK         : 1;
		/* const */ unsigned int SUSREQ         : 1;
		unsigned int ENHW           : 1;
		unsigned int DISCLK         : 1;
	} B;
	int I;
	unsigned int U;

} ADC0_FDR_type;
#define ADC0_FDR	(*( ADC0_FDR_type *) 0xF010040Cu)	/* ADC Fractional Divider Register */

typedef volatile union
{
	struct
	{ 
		unsigned int STC            : 8;
		unsigned int REF            : 2;
		unsigned int RES            : 2;
		unsigned int EMUX           : 2;
		unsigned int GRPS           : 1;
		unsigned int                : 1;
		unsigned int BSELB          : 2;
		unsigned int BSELA          : 2;
		unsigned int LCC            : 3;
		unsigned int ENCH           : 1;
		unsigned int INP            : 3;
		unsigned int                : 1;
		unsigned int SYM            : 2;
		unsigned int                : 2;
	} B;
	int I;
	unsigned int U;

} ADC0_CHCON_type;
#define ADC0_CHCON0	(*( ADC0_CHCON_type *) 0xF0100410u)	/* ADC Channel Control Register 0 */
#define ADC0_CHCON1	(*( ADC0_CHCON_type *) 0xF0100414u)	/* ADC Channel Control Register 1 */
#define ADC0_CHCON2	(*( ADC0_CHCON_type *) 0xF0100418u)	/* ADC Channel Control Register 2 */
#define ADC0_CHCON3	(*( ADC0_CHCON_type *) 0xF010041Cu)	/* ADC Channel Control Register 3 */
#define ADC0_CHCON4	(*( ADC0_CHCON_type *) 0xF0100420u)	/* ADC Channel Control Register 4 */
#define ADC0_CHCON5	(*( ADC0_CHCON_type *) 0xF0100424u)	/* ADC Channel Control Register 5 */
#define ADC0_CHCON6	(*( ADC0_CHCON_type *) 0xF0100428u)	/* ADC Channel Control Register 6 */
#define ADC0_CHCON7	(*( ADC0_CHCON_type *) 0xF010042Cu)	/* ADC Channel Control Register 7 */
#define ADC0_CHCON8	(*( ADC0_CHCON_type *) 0xF0100430u)	/* ADC Channel Control Register 8 */
#define ADC0_CHCON9	(*( ADC0_CHCON_type *) 0xF0100434u)	/* ADC Channel Control Register 9 */
#define ADC0_CHCON10	(*( ADC0_CHCON_type *) 0xF0100438u)	/* ADC Channel Control Register 10 */
#define ADC0_CHCON11	(*( ADC0_CHCON_type *) 0xF010043Cu)	/* ADC Channel Control Register 11 */
#define ADC0_CHCON12	(*( ADC0_CHCON_type *) 0xF0100440u)	/* ADC Channel Control Register 12 */
#define ADC0_CHCON13	(*( ADC0_CHCON_type *) 0xF0100444u)	/* ADC Channel Control Register 13 */
#define ADC0_CHCON14	(*( ADC0_CHCON_type *) 0xF0100448u)	/* ADC Channel Control Register 14 */
#define ADC0_CHCON15	(*( ADC0_CHCON_type *) 0xF010044Cu)	/* ADC Channel Control Register 15 */

typedef volatile union
{
	struct
	{ 
		unsigned int ASP            : 1;
		unsigned int QP             : 1;
		unsigned int                : 1;
		unsigned int SW0P           : 1;
		unsigned int EXP            : 1;
		unsigned int                : 1;
		unsigned int TP             : 1;
		unsigned int CHP            : 1;
		unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} ADC0_AP_type;
#define ADC0_AP	(*( ADC0_AP_type *) 0xF0100484u)	/* ADC Arbitration Participation Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SALAS          : 3;
		unsigned int                : 1;
		unsigned int SALQ           : 3;
		unsigned int                : 5;
		unsigned int SALSW0         : 3;
		unsigned int                : 1;
		unsigned int SALEXT         : 3;
		unsigned int                : 5;
		unsigned int SALT           : 3;
		unsigned int                : 1;
		unsigned int SALCHIN        : 3;
		unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} ADC0_SAL_type;
#define ADC0_SAL	(*( ADC0_SAL_type *) 0xF0100488u)	/* ADC Source Arbitration Level Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TTCCH0         : 1;
		unsigned int TTCCH1         : 1;
		unsigned int TTCCH2         : 1;
		unsigned int TTCCH3         : 1;
		unsigned int TTCCH4         : 1;
		unsigned int TTCCH5         : 1;
		unsigned int TTCCH6         : 1;
		unsigned int TTCCH7         : 1;
		unsigned int TTCCH8         : 1;
		unsigned int TTCCH9         : 1;
		unsigned int TTCCH10        : 1;
		unsigned int TTCCH11        : 1;
		unsigned int TTCCH12        : 1;
		unsigned int TTCCH13        : 1;
		unsigned int TTCCH14        : 1;
		unsigned int TTCCH15        : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC0_TTC_type;
#define ADC0_TTC	(*( ADC0_TTC_type *) 0xF010048Cu)	/* ADC Timer Trigger Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ETCCH0         : 1;
		unsigned int ETCCH1         : 1;
		unsigned int ETCCH2         : 1;
		unsigned int ETCCH3         : 1;
		unsigned int ETCCH4         : 1;
		unsigned int ETCCH5         : 1;
		unsigned int ETCCH6         : 1;
		unsigned int ETCCH7         : 1;
		unsigned int ETCCH8         : 1;
		unsigned int ETCCH9         : 1;
		unsigned int ETCCH10        : 1;
		unsigned int ETCCH11        : 1;
		unsigned int ETCCH12        : 1;
		unsigned int ETCCH13        : 1;
		unsigned int ETCCH14        : 1;
		unsigned int ETCCH15        : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC0_EXTC_type;
#define ADC0_EXTC	(*( ADC0_EXTC_type *) 0xF0100490u)	/* ADC External Trigger Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int QENC           : 1;
		unsigned int QENS           : 1;
		unsigned int TRC            : 1;
		unsigned int TRS            : 1;
		unsigned int QRS            : 1;
		unsigned int                : 27;
	} B;
	int I;
	unsigned int U;

} ADC0_SCON_type;
#define ADC0_SCON	(*( ADC0_SCON_type *) 0xF0100498u)	/* ADC Source Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CHNR           : 4;
		unsigned int                : 2;
		unsigned int RES            : 2;
		unsigned int EMUX           : 2;
		unsigned int GRPS           : 1;
		unsigned int                : 4;
		unsigned int V              : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC0_QUEUET_type;
#define ADC0_QUEUET0	(*( ADC0_QUEUET_type *) 0xF01004A0u)	/* ADC Queue Test Register 0 */
#define ADC0_QUEUET1	(*( ADC0_QUEUET_type *) 0xF01004A4u)	/* ADC Queue Test Register 1 */
#define ADC0_QUEUET2	(*( ADC0_QUEUET_type *) 0xF01004A8u)	/* ADC Queue Test Register 2 */
#define ADC0_QUEUET3	(*( ADC0_QUEUET_type *) 0xF01004ACu)	/* ADC Queue Test Register 3 */
#define ADC0_QUEUET4	(*( ADC0_QUEUET_type *) 0xF01004B0u)	/* ADC Queue Test Register 4 */
#define ADC0_QUEUET5	(*( ADC0_QUEUET_type *) 0xF01004B4u)	/* ADC Queue Test Register 5 */
#define ADC0_QUEUET6	(*( ADC0_QUEUET_type *) 0xF01004B8u)	/* ADC Queue Test Register 6 */
#define ADC0_QUEUET7	(*( ADC0_QUEUET_type *) 0xF01004BCu)	/* ADC Queue Test Register 7 */
#define ADC0_QUEUET8	(*( ADC0_QUEUET_type *) 0xF01004C0u)	/* ADC Queue Test Register 8 */
#define ADC0_QUEUET9	(*( ADC0_QUEUET_type *) 0xF01004C4u)	/* ADC Queue Test Register 9 */
#define ADC0_QUEUET10	(*( ADC0_QUEUET_type *) 0xF01004C8u)	/* ADC Queue Test Register 10 */
#define ADC0_QUEUET11	(*( ADC0_QUEUET_type *) 0xF01004CCu)	/* ADC Queue Test Register 11 */
#define ADC0_QUEUET12	(*( ADC0_QUEUET_type *) 0xF01004D0u)	/* ADC Queue Test Register 12 */
#define ADC0_QUEUET13	(*( ADC0_QUEUET_type *) 0xF01004D4u)	/* ADC Queue Test Register 13 */
#define ADC0_QUEUET14	(*( ADC0_QUEUET_type *) 0xF01004D8u)	/* ADC Queue Test Register 14 */
#define ADC0_QUEUET15	(*( ADC0_QUEUET_type *) 0xF01004DCu)	/* ADC Queue Test Register 15 */

typedef volatile union
{
	struct
	{ 
		unsigned int BOUNDARY       : 12;
		unsigned int                : 20;
	} B;
	int I;
	unsigned int U;

} ADC0_LCCON0_type;
#define ADC0_LCCON0	(*( ADC0_LCCON0_type *) 0xF0100500u)	/* ADC Limit Check Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int BOUNDARY       : 12;
		unsigned int                : 20;
	} B;
	int I;
	unsigned int U;

} ADC0_LCCON1_type;
#define ADC0_LCCON1	(*( ADC0_LCCON1_type *) 0xF0100504u)	/* ADC Limit Check Control Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int BOUNDARY       : 12;
		unsigned int                : 20;
	} B;
	int I;
	unsigned int U;

} ADC0_LCCON2_type;
#define ADC0_LCCON2	(*( ADC0_LCCON2_type *) 0xF0100508u)	/* ADC Limit Check Control Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int BOUNDARY       : 12;
		unsigned int                : 20;
	} B;
	int I;
	unsigned int U;

} ADC0_LCCON3_type;
#define ADC0_LCCON3	(*( ADC0_LCCON3_type *) 0xF010050Cu)	/* ADC Limit Check Control Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int ALB            : 14;
		/* const */ unsigned int                : 2;
		unsigned int TRLD           : 14;
		unsigned int TSEN           : 1;
		/* const */ unsigned int TR             : 1;
	} B;
	int I;
	unsigned int U;

} ADC0_TCON_type;
#define ADC0_TCON	(*( ADC0_TCON_type *) 0xF0100514u)	/* ADC Timer Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CHNRIN         : 4;
		unsigned int                : 2;
		unsigned int RES            : 2;
		unsigned int EMUX           : 2;
		unsigned int GRPS           : 1;
		unsigned int                : 4;
		unsigned int CIREN          : 1;
		unsigned int                : 15;
		unsigned int CINREQ         : 1;
	} B;
	int I;
	unsigned int U;

} ADC0_CHIN_type;
#define ADC0_CHIN	(*( ADC0_CHIN_type *) 0xF0100518u)	/* ADC Channel Injection Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CHNR           : 4;
		unsigned int                : 2;
		unsigned int RES            : 2;
		unsigned int EMUX           : 2;
		unsigned int GRPS           : 1;
		unsigned int                : 4;
		unsigned int V              : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC0_QR_type;
#define ADC0_QR	(*( ADC0_QR_type *) 0xF010051Cu)	/* ADC Queue Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CTC            : 8;
		unsigned int SCNM           : 2;
		unsigned int                : 5;
		/* const */ unsigned int QEN            : 1;
		unsigned int QWLP           : 4;
		unsigned int                : 7;
		unsigned int PCDIS          : 1;
		unsigned int CPR            : 1;
		unsigned int                : 2;
		unsigned int SRTEST         : 1;
	} B;
	int I;
	unsigned int U;

} ADC0_CON_type;
#define ADC0_CON	(*( ADC0_CON_type *) 0xF0100520u)	/* ADC Converter Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRQ0           : 1;
		unsigned int SRQ1           : 1;
		unsigned int SRQ2           : 1;
		unsigned int SRQ3           : 1;
		unsigned int SRQ4           : 1;
		unsigned int SRQ5           : 1;
		unsigned int SRQ6           : 1;
		unsigned int SRQ7           : 1;
		unsigned int SRQ8           : 1;
		unsigned int SRQ9           : 1;
		unsigned int SRQ10          : 1;
		unsigned int SRQ11          : 1;
		unsigned int SRQ12          : 1;
		unsigned int SRQ13          : 1;
		unsigned int SRQ14          : 1;
		unsigned int SRQ15          : 1;
		unsigned int                : 14;
		unsigned int GRPC           : 2;
	} B;
	int I;
	unsigned int U;

} ADC0_SCN_type;
#define ADC0_SCN	(*( ADC0_SCN_type *) 0xF0100524u)	/* ADC Auto Scan Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int REQ00          : 1;
		unsigned int REQ01          : 1;
		unsigned int REQ02          : 1;
		unsigned int REQ03          : 1;
		unsigned int REQ04          : 1;
		unsigned int REQ05          : 1;
		unsigned int REQ06          : 1;
		unsigned int REQ07          : 1;
		unsigned int REQ08          : 1;
		unsigned int REQ09          : 1;
		unsigned int REQ010         : 1;
		unsigned int REQ011         : 1;
		unsigned int REQ012         : 1;
		unsigned int REQ013         : 1;
		unsigned int REQ014         : 1;
		unsigned int REQ015         : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC0_REQ0_type;
#define ADC0_REQ0	(*( ADC0_REQ0_type *) 0xF0100528u)	/* ADC Conversion Request Register SW0 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RESULT         : 12;
		/* const */ unsigned int                : 4;
		/* const */ unsigned int EMUX           : 2;
		/* const */ unsigned int GRPS           : 1;
		/* const */ unsigned int                : 1;
		/* const */ unsigned int CRS            : 3;
		/* const */ unsigned int                : 1;
		/* const */ unsigned int CHNR           : 4;
		/* const */ unsigned int                : 4;
	} B;
	int I;
	unsigned int U;

} ADC0_CHSTAT_type;
#define ADC0_CHSTAT0	(*( ADC0_CHSTAT_type *) 0xF0100530u)	/* ADC Channel Status Register 0 */
#define ADC0_CHSTAT1	(*( ADC0_CHSTAT_type *) 0xF0100534u)	/* ADC Channel Status Register 1 */
#define ADC0_CHSTAT2	(*( ADC0_CHSTAT_type *) 0xF0100538u)	/* ADC Channel Status Register 2 */
#define ADC0_CHSTAT3	(*( ADC0_CHSTAT_type *) 0xF010053Cu)	/* ADC Channel Status Register 3 */
#define ADC0_CHSTAT4	(*( ADC0_CHSTAT_type *) 0xF0100540u)	/* ADC Channel Status Register 4 */
#define ADC0_CHSTAT5	(*( ADC0_CHSTAT_type *) 0xF0100544u)	/* ADC Channel Status Register 5 */
#define ADC0_CHSTAT6	(*( ADC0_CHSTAT_type *) 0xF0100548u)	/* ADC Channel Status Register 6 */
#define ADC0_CHSTAT7	(*( ADC0_CHSTAT_type *) 0xF010054Cu)	/* ADC Channel Status Register 7 */
#define ADC0_CHSTAT8	(*( ADC0_CHSTAT_type *) 0xF0100550u)	/* ADC Channel Status Register 8 */
#define ADC0_CHSTAT9	(*( ADC0_CHSTAT_type *) 0xF0100554u)	/* ADC Channel Status Register 9 */
#define ADC0_CHSTAT10	(*( ADC0_CHSTAT_type *) 0xF0100558u)	/* ADC Channel Status Register 10 */
#define ADC0_CHSTAT11	(*( ADC0_CHSTAT_type *) 0xF010055Cu)	/* ADC Channel Status Register 11 */
#define ADC0_CHSTAT12	(*( ADC0_CHSTAT_type *) 0xF0100560u)	/* ADC Channel Status Register 12 */
#define ADC0_CHSTAT13	(*( ADC0_CHSTAT_type *) 0xF0100564u)	/* ADC Channel Status Register 13 */
#define ADC0_CHSTAT14	(*( ADC0_CHSTAT_type *) 0xF0100568u)	/* ADC Channel Status Register 14 */
#define ADC0_CHSTAT15	(*( ADC0_CHSTAT_type *) 0xF010056Cu)	/* ADC Channel Status Register 15 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int CHNR           : 4;
		/* const */ unsigned int                : 2;
		/* const */ unsigned int RES            : 2;
		/* const */ unsigned int EMUX           : 2;
		/* const */ unsigned int GRPS           : 1;
		/* const */ unsigned int                : 4;
		/* const */ unsigned int V              : 1;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC0_QUEUE0_type;
#define ADC0_QUEUE0	(*( ADC0_QUEUE0_type *) 0xF0100570u)	/* ADC Queue Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int SW0CRP0        : 1;
		/* const */ unsigned int SW0CRP1        : 1;
		/* const */ unsigned int SW0CRP2        : 1;
		/* const */ unsigned int SW0CRP3        : 1;
		/* const */ unsigned int SW0CRP4        : 1;
		/* const */ unsigned int SW0CRP5        : 1;
		/* const */ unsigned int SW0CRP6        : 1;
		/* const */ unsigned int SW0CRP7        : 1;
		/* const */ unsigned int SW0CRP8        : 1;
		/* const */ unsigned int SW0CRP9        : 1;
		/* const */ unsigned int SW0CRP10       : 1;
		/* const */ unsigned int SW0CRP11       : 1;
		/* const */ unsigned int SW0CRP12       : 1;
		/* const */ unsigned int SW0CRP13       : 1;
		/* const */ unsigned int SW0CRP14       : 1;
		/* const */ unsigned int SW0CRP15       : 1;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC0_SW0CRP_type;
#define ADC0_SW0CRP	(*( ADC0_SW0CRP_type *) 0xF0100580u)	/* ADC Software SW0 Conversion Request Pending Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int ASCRP0         : 1;
		/* const */ unsigned int ASCRP1         : 1;
		/* const */ unsigned int ASCRP2         : 1;
		/* const */ unsigned int ASCRP3         : 1;
		/* const */ unsigned int ASCRP4         : 1;
		/* const */ unsigned int ASCRP5         : 1;
		/* const */ unsigned int ASCRP6         : 1;
		/* const */ unsigned int ASCRP7         : 1;
		/* const */ unsigned int ASCRP8         : 1;
		/* const */ unsigned int ASCRP9         : 1;
		/* const */ unsigned int ASCRP10        : 1;
		/* const */ unsigned int ASCRP11        : 1;
		/* const */ unsigned int ASCRP12        : 1;
		/* const */ unsigned int ASCRP13        : 1;
		/* const */ unsigned int ASCRP14        : 1;
		/* const */ unsigned int ASCRP15        : 1;
		/* const */ unsigned int                : 15;
		/* const */ unsigned int GRPS           : 1;
	} B;
	int I;
	unsigned int U;

} ADC0_ASCRP_type;
#define ADC0_ASCRP	(*( ADC0_ASCRP_type *) 0xF0100588u)	/* ADC Auto Scan Conversion Request Pending Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int CHNRSY         : 4;
		/* const */ unsigned int                : 2;
		/* const */ unsigned int RES            : 2;
		/* const */ unsigned int EMUX           : 2;
		/* const */ unsigned int GRPS           : 1;
		/* const */ unsigned int                : 4;
		/* const */ unsigned int CSREN          : 1;
		/* const */ unsigned int                : 15;
		/* const */ unsigned int SYREQ          : 1;
	} B;
	int I;
	unsigned int U;

} ADC0_SYSTAT_type;
#define ADC0_SYSTAT	(*( ADC0_SYSTAT_type *) 0xF0100590u)	/* ADC Synchronization Injection Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RESERVED       : 32;
	} B;
	int I;
	unsigned int U;

} ADC0_BARRACUDAOUT_type;
#define ADC0_BARRACUDAOUT	(*( ADC0_BARRACUDAOUT_type *) 0xF01005A0u)	/* ADC Barracuda Out Test Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RESERVED       : 32;
	} B;
	int I;
	unsigned int U;

} ADC0_BARRACUDAIN_type;
#define ADC0_BARRACUDAIN	(*( ADC0_BARRACUDAIN_type *) 0xF01005A4u)	/* ADC Barracuda In Test Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TIMER          : 14;
		/* const */ unsigned int                : 18;
	} B;
	int I;
	unsigned int U;

} ADC0_TSTAT_type;
#define ADC0_TSTAT	(*( ADC0_TSTAT_type *) 0xF01005B0u)	/* ADC Timer Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int CHNRCC         : 4;
		/* const */ unsigned int                : 4;
		/* const */ unsigned int CHTSCC         : 3;
		/* const */ unsigned int DATAVAL        : 1;
		/* const */ unsigned int AL             : 1;
		/* const */ unsigned int CAL            : 1;
		/* const */ unsigned int SMPL           : 1;
		/* const */ unsigned int BUSY           : 1;
		/* const */ unsigned int QLP            : 4;
		/* const */ unsigned int QF             : 1;
		/* const */ unsigned int                : 3;
		/* const */ unsigned int REQSY          : 1;
		/* const */ unsigned int PARSY          : 1;
		/* const */ unsigned int IENREQ         : 1;
		/* const */ unsigned int IENPAR         : 1;
		/* const */ unsigned int SYMS           : 1;
		/* const */ unsigned int                : 3;
	} B;
	int I;
	unsigned int U;

} ADC0_STAT_type;
#define ADC0_STAT	(*( ADC0_STAT_type *) 0xF01005B4u)	/* ADC Converter Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TRP0           : 1;
		/* const */ unsigned int TRP1           : 1;
		/* const */ unsigned int TRP2           : 1;
		/* const */ unsigned int TRP3           : 1;
		/* const */ unsigned int TRP4           : 1;
		/* const */ unsigned int TRP5           : 1;
		/* const */ unsigned int TRP6           : 1;
		/* const */ unsigned int TRP7           : 1;
		/* const */ unsigned int TRP8           : 1;
		/* const */ unsigned int TRP9           : 1;
		/* const */ unsigned int TRP10          : 1;
		/* const */ unsigned int TRP11          : 1;
		/* const */ unsigned int TRP12          : 1;
		/* const */ unsigned int TRP13          : 1;
		/* const */ unsigned int TRP14          : 1;
		/* const */ unsigned int TRP15          : 1;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC0_TCRP_type;
#define ADC0_TCRP	(*( ADC0_TCRP_type *) 0xF01005B8u)	/* ADC Timer Conversion Request Pending Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int EXCRP0         : 1;
		/* const */ unsigned int EXCRP1         : 1;
		/* const */ unsigned int EXCRP2         : 1;
		/* const */ unsigned int EXCRP3         : 1;
		/* const */ unsigned int EXCRP4         : 1;
		/* const */ unsigned int EXCRP5         : 1;
		/* const */ unsigned int EXCRP6         : 1;
		/* const */ unsigned int EXCRP7         : 1;
		/* const */ unsigned int EXCRP8         : 1;
		/* const */ unsigned int EXCRP9         : 1;
		/* const */ unsigned int EXCRP10        : 1;
		/* const */ unsigned int EXCRP11        : 1;
		/* const */ unsigned int EXCRP12        : 1;
		/* const */ unsigned int EXCRP13        : 1;
		/* const */ unsigned int EXCRP14        : 1;
		/* const */ unsigned int EXCRP15        : 1;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC0_EXCRP_type;
#define ADC0_EXCRP	(*( ADC0_EXCRP_type *) 0xF01005BCu)	/* ADC External Event Conversion Request Pending Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 14;
		unsigned int TEST14         : 1;
		unsigned int                : 17;
	} B;
	int I;
	unsigned int U;

} ADC0_TEST_type;
#define ADC0_TEST	(*( ADC0_TEST_type *) 0xF01005C0u)	/* ADC Test Register */

typedef volatile union
{
	struct
	{ 
		unsigned int MSRCH0         : 1;
		unsigned int MSRCH1         : 1;
		unsigned int MSRCH2         : 1;
		unsigned int MSRCH3         : 1;
		unsigned int MSRCH4         : 1;
		unsigned int MSRCH5         : 1;
		unsigned int MSRCH6         : 1;
		unsigned int MSRCH7         : 1;
		unsigned int MSRCH8         : 1;
		unsigned int MSRCH9         : 1;
		unsigned int MSRCH10        : 1;
		unsigned int MSRCH11        : 1;
		unsigned int MSRCH12        : 1;
		unsigned int MSRCH13        : 1;
		unsigned int MSRCH14        : 1;
		unsigned int MSRCH15        : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC0_MSS0_type;
#define ADC0_MSS0	(*( ADC0_MSS0_type *) 0xF01005D0u)	/* ADC Module Service Request Status Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int MSRT           : 1;
		unsigned int MSRSY          : 1;
		unsigned int MSRQR          : 1;
		unsigned int MSRAS          : 1;
		unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} ADC0_MSS1_type;
#define ADC0_MSS1	(*( ADC0_MSS1_type *) 0xF01005D4u)	/* ADC Module Service Request Status Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int ENPT           : 1;
		unsigned int PT             : 3;
		unsigned int ENPSY          : 1;
		unsigned int PSY            : 3;
		unsigned int ENPQR          : 1;
		unsigned int PQR            : 3;
		unsigned int ENPAS          : 1;
		unsigned int PAS            : 3;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC0_SRNP_type;
#define ADC0_SRNP	(*( ADC0_SRNP_type *) 0xF01005DCu)	/* ADC Service Request Node Pointer Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC0_SRC3_type;
#define ADC0_SRC3	(*( ADC0_SRC3_type *) 0xF01005F0u)	/* ADC Service Request Control Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC0_SRC2_type;
#define ADC0_SRC2	(*( ADC0_SRC2_type *) 0xF01005F4u)	/* ADC Service Request Control Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC0_SRC1_type;
#define ADC0_SRC1	(*( ADC0_SRC1_type *) 0xF01005F8u)	/* ADC Service Request Control Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC0_SRC0_type;
#define ADC0_SRC0	(*( ADC0_SRC0_type *) 0xF01005FCu)	/* ADC Service Request Control Register 0 */


/* ADC1 */
typedef volatile union
{
	struct
	{ 
		unsigned int STC            : 8;
		unsigned int REF            : 2;
		unsigned int RES            : 2;
		unsigned int EMUX           : 2;
		unsigned int GRPS           : 1;
		unsigned int                : 1;
		unsigned int BSELB          : 2;
		unsigned int BSELA          : 2;
		unsigned int LCC            : 3;
		unsigned int ENCH           : 1;
		unsigned int INP            : 3;
		unsigned int                : 1;
		unsigned int SYM            : 2;
		unsigned int                : 2;
	} B;
	int I;
	unsigned int U;

} ADC1_CHCON_type;
#define ADC1_CHCON0	(*( ADC1_CHCON_type *) 0xF0100610u)	/* ADC Channel Control Register 0 */
#define ADC1_CHCON1	(*( ADC1_CHCON_type *) 0xF0100614u)	/* ADC Channel Control Register 1 */
#define ADC1_CHCON2	(*( ADC1_CHCON_type *) 0xF0100618u)	/* ADC Channel Control Register 2 */
#define ADC1_CHCON3	(*( ADC1_CHCON_type *) 0xF010061Cu)	/* ADC Channel Control Register 3 */
#define ADC1_CHCON4	(*( ADC1_CHCON_type *) 0xF0100620u)	/* ADC Channel Control Register 4 */
#define ADC1_CHCON5	(*( ADC1_CHCON_type *) 0xF0100624u)	/* ADC Channel Control Register 5 */
#define ADC1_CHCON6	(*( ADC1_CHCON_type *) 0xF0100628u)	/* ADC Channel Control Register 6 */
#define ADC1_CHCON7	(*( ADC1_CHCON_type *) 0xF010062Cu)	/* ADC Channel Control Register 7 */
#define ADC1_CHCON8	(*( ADC1_CHCON_type *) 0xF0100630u)	/* ADC Channel Control Register 8 */
#define ADC1_CHCON9	(*( ADC1_CHCON_type *) 0xF0100634u)	/* ADC Channel Control Register 9 */
#define ADC1_CHCON10	(*( ADC1_CHCON_type *) 0xF0100638u)	/* ADC Channel Control Register 10 */
#define ADC1_CHCON11	(*( ADC1_CHCON_type *) 0xF010063Cu)	/* ADC Channel Control Register 11 */
#define ADC1_CHCON12	(*( ADC1_CHCON_type *) 0xF0100640u)	/* ADC Channel Control Register 12 */
#define ADC1_CHCON13	(*( ADC1_CHCON_type *) 0xF0100644u)	/* ADC Channel Control Register 13 */
#define ADC1_CHCON14	(*( ADC1_CHCON_type *) 0xF0100648u)	/* ADC Channel Control Register 14 */
#define ADC1_CHCON15	(*( ADC1_CHCON_type *) 0xF010064Cu)	/* ADC Channel Control Register 15 */

typedef volatile union
{
	struct
	{ 
		unsigned int ASP            : 1;
		unsigned int QP             : 1;
		unsigned int                : 1;
		unsigned int SW0P           : 1;
		unsigned int EXP            : 1;
		unsigned int                : 1;
		unsigned int TP             : 1;
		unsigned int CHP            : 1;
		unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} ADC1_AP_type;
#define ADC1_AP	(*( ADC1_AP_type *) 0xF0100684u)	/* ADC Arbitration Participation Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SALAS          : 3;
		unsigned int                : 1;
		unsigned int SALQ           : 3;
		unsigned int                : 5;
		unsigned int SALSW0         : 3;
		unsigned int                : 1;
		unsigned int SALEXT         : 3;
		unsigned int                : 5;
		unsigned int SALT           : 3;
		unsigned int                : 1;
		unsigned int SALCHIN        : 3;
		unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} ADC1_SAL_type;
#define ADC1_SAL	(*( ADC1_SAL_type *) 0xF0100688u)	/* ADC Source Arbitration Level Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TTCCH0         : 1;
		unsigned int TTCCH1         : 1;
		unsigned int TTCCH2         : 1;
		unsigned int TTCCH3         : 1;
		unsigned int TTCCH4         : 1;
		unsigned int TTCCH5         : 1;
		unsigned int TTCCH6         : 1;
		unsigned int TTCCH7         : 1;
		unsigned int TTCCH8         : 1;
		unsigned int TTCCH9         : 1;
		unsigned int TTCCH10        : 1;
		unsigned int TTCCH11        : 1;
		unsigned int TTCCH12        : 1;
		unsigned int TTCCH13        : 1;
		unsigned int TTCCH14        : 1;
		unsigned int TTCCH15        : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC1_TTC_type;
#define ADC1_TTC	(*( ADC1_TTC_type *) 0xF010068Cu)	/* ADC Timer Trigger Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ETCCH0         : 1;
		unsigned int ETCCH1         : 1;
		unsigned int ETCCH2         : 1;
		unsigned int ETCCH3         : 1;
		unsigned int ETCCH4         : 1;
		unsigned int ETCCH5         : 1;
		unsigned int ETCCH6         : 1;
		unsigned int ETCCH7         : 1;
		unsigned int ETCCH8         : 1;
		unsigned int ETCCH9         : 1;
		unsigned int ETCCH10        : 1;
		unsigned int ETCCH11        : 1;
		unsigned int ETCCH12        : 1;
		unsigned int ETCCH13        : 1;
		unsigned int ETCCH14        : 1;
		unsigned int ETCCH15        : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC1_EXTC_type;
#define ADC1_EXTC	(*( ADC1_EXTC_type *) 0xF0100690u)	/* ADC External Trigger Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int QENC           : 1;
		unsigned int QENS           : 1;
		unsigned int TRC            : 1;
		unsigned int TRS            : 1;
		unsigned int QRS            : 1;
		unsigned int                : 27;
	} B;
	int I;
	unsigned int U;

} ADC1_SCON_type;
#define ADC1_SCON	(*( ADC1_SCON_type *) 0xF0100698u)	/* ADC Source Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CHNR           : 4;
		unsigned int                : 2;
		unsigned int RES            : 2;
		unsigned int EMUX           : 2;
		unsigned int GRPS           : 1;
		unsigned int                : 4;
		unsigned int V              : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC1_QUEUET_type;
#define ADC1_QUEUET0	(*( ADC1_QUEUET_type *) 0xF01006A0u)	/* ADC Queue Test Register 0 */
#define ADC1_QUEUET1	(*( ADC1_QUEUET_type *) 0xF01006A4u)	/* ADC Queue Test Register 1 */
#define ADC1_QUEUET2	(*( ADC1_QUEUET_type *) 0xF01006A8u)	/* ADC Queue Test Register 2 */
#define ADC1_QUEUET3	(*( ADC1_QUEUET_type *) 0xF01006ACu)	/* ADC Queue Test Register 3 */
#define ADC1_QUEUET4	(*( ADC1_QUEUET_type *) 0xF01006B0u)	/* ADC Queue Test Register 4 */
#define ADC1_QUEUET5	(*( ADC1_QUEUET_type *) 0xF01006B4u)	/* ADC Queue Test Register 5 */
#define ADC1_QUEUET6	(*( ADC1_QUEUET_type *) 0xF01006B8u)	/* ADC Queue Test Register 6 */
#define ADC1_QUEUET7	(*( ADC1_QUEUET_type *) 0xF01006BCu)	/* ADC Queue Test Register 7 */
#define ADC1_QUEUET8	(*( ADC1_QUEUET_type *) 0xF01006C0u)	/* ADC Queue Test Register 8 */
#define ADC1_QUEUET9	(*( ADC1_QUEUET_type *) 0xF01006C4u)	/* ADC Queue Test Register 9 */
#define ADC1_QUEUET10	(*( ADC1_QUEUET_type *) 0xF01006C8u)	/* ADC Queue Test Register 10 */
#define ADC1_QUEUET11	(*( ADC1_QUEUET_type *) 0xF01006CCu)	/* ADC Queue Test Register 11 */
#define ADC1_QUEUET12	(*( ADC1_QUEUET_type *) 0xF01006D0u)	/* ADC Queue Test Register 12 */
#define ADC1_QUEUET13	(*( ADC1_QUEUET_type *) 0xF01006D4u)	/* ADC Queue Test Register 13 */
#define ADC1_QUEUET14	(*( ADC1_QUEUET_type *) 0xF01006D8u)	/* ADC Queue Test Register 14 */
#define ADC1_QUEUET15	(*( ADC1_QUEUET_type *) 0xF01006DCu)	/* ADC Queue Test Register 15 */

typedef volatile union
{
	struct
	{ 
		unsigned int BOUNDARY       : 12;
		unsigned int                : 20;
	} B;
	int I;
	unsigned int U;

} ADC1_LCCON0_type;
#define ADC1_LCCON0	(*( ADC1_LCCON0_type *) 0xF0100700u)	/* ADC Limit Check Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int BOUNDARY       : 12;
		unsigned int                : 20;
	} B;
	int I;
	unsigned int U;

} ADC1_LCCON1_type;
#define ADC1_LCCON1	(*( ADC1_LCCON1_type *) 0xF0100704u)	/* ADC Limit Check Control Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int BOUNDARY       : 12;
		unsigned int                : 20;
	} B;
	int I;
	unsigned int U;

} ADC1_LCCON2_type;
#define ADC1_LCCON2	(*( ADC1_LCCON2_type *) 0xF0100708u)	/* ADC Limit Check Control Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int BOUNDARY       : 12;
		unsigned int                : 20;
	} B;
	int I;
	unsigned int U;

} ADC1_LCCON3_type;
#define ADC1_LCCON3	(*( ADC1_LCCON3_type *) 0xF010070Cu)	/* ADC Limit Check Control Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int ALB            : 14;
		/* const */ unsigned int                : 2;
		unsigned int TRLD           : 14;
		unsigned int TSEN           : 1;
		/* const */ unsigned int TR             : 1;
	} B;
	int I;
	unsigned int U;

} ADC1_TCON_type;
#define ADC1_TCON	(*( ADC1_TCON_type *) 0xF0100714u)	/* ADC Timer Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CHNRIN         : 4;
		unsigned int                : 2;
		unsigned int RES            : 2;
		unsigned int EMUX           : 2;
		unsigned int GRPS           : 1;
		unsigned int                : 4;
		unsigned int CIREN          : 1;
		unsigned int                : 15;
		unsigned int CINREQ         : 1;
	} B;
	int I;
	unsigned int U;

} ADC1_CHIN_type;
#define ADC1_CHIN	(*( ADC1_CHIN_type *) 0xF0100718u)	/* ADC Channel Injection Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CHNR           : 4;
		unsigned int                : 2;
		unsigned int RES            : 2;
		unsigned int EMUX           : 2;
		unsigned int GRPS           : 1;
		unsigned int                : 4;
		unsigned int V              : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC1_QR_type;
#define ADC1_QR	(*( ADC1_QR_type *) 0xF010071Cu)	/* ADC Queue Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CTC            : 8;
		unsigned int SCNM           : 2;
		unsigned int                : 5;
		/* const */ unsigned int QEN            : 1;
		unsigned int QWLP           : 4;
		unsigned int                : 8;
		unsigned int CPR            : 1;
		unsigned int                : 2;
		unsigned int SRTEST         : 1;
	} B;
	int I;
	unsigned int U;

} ADC1_CON_type;
#define ADC1_CON	(*( ADC1_CON_type *) 0xF0100720u)	/* ADC Converter Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRQ0           : 1;
		unsigned int SRQ1           : 1;
		unsigned int SRQ2           : 1;
		unsigned int SRQ3           : 1;
		unsigned int SRQ4           : 1;
		unsigned int SRQ5           : 1;
		unsigned int SRQ6           : 1;
		unsigned int SRQ7           : 1;
		unsigned int SRQ8           : 1;
		unsigned int SRQ9           : 1;
		unsigned int SRQ10          : 1;
		unsigned int SRQ11          : 1;
		unsigned int SRQ12          : 1;
		unsigned int SRQ13          : 1;
		unsigned int SRQ14          : 1;
		unsigned int SRQ15          : 1;
		unsigned int                : 14;
		unsigned int GRPC           : 2;
	} B;
	int I;
	unsigned int U;

} ADC1_SCN_type;
#define ADC1_SCN	(*( ADC1_SCN_type *) 0xF0100724u)	/* ADC Auto Scan Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int REQ00          : 1;
		unsigned int REQ01          : 1;
		unsigned int REQ02          : 1;
		unsigned int REQ03          : 1;
		unsigned int REQ04          : 1;
		unsigned int REQ05          : 1;
		unsigned int REQ06          : 1;
		unsigned int REQ07          : 1;
		unsigned int REQ08          : 1;
		unsigned int REQ09          : 1;
		unsigned int REQ010         : 1;
		unsigned int REQ011         : 1;
		unsigned int REQ012         : 1;
		unsigned int REQ013         : 1;
		unsigned int REQ014         : 1;
		unsigned int REQ015         : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC1_REQ0_type;
#define ADC1_REQ0	(*( ADC1_REQ0_type *) 0xF0100728u)	/* ADC Conversion Request Register SW0 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RESULT         : 12;
		/* const */ unsigned int                : 4;
		/* const */ unsigned int EMUX           : 2;
		/* const */ unsigned int GRPS           : 1;
		/* const */ unsigned int                : 1;
		/* const */ unsigned int CRS            : 3;
		/* const */ unsigned int                : 1;
		/* const */ unsigned int CHNR           : 4;
		/* const */ unsigned int                : 4;
	} B;
	int I;
	unsigned int U;

} ADC1_CHSTAT_type;
#define ADC1_CHSTAT0	(*( ADC1_CHSTAT_type *) 0xF0100730u)	/* ADC Channel Status Register 0 */
#define ADC1_CHSTAT1	(*( ADC1_CHSTAT_type *) 0xF0100734u)	/* ADC Channel Status Register 1 */
#define ADC1_CHSTAT2	(*( ADC1_CHSTAT_type *) 0xF0100738u)	/* ADC Channel Status Register 2 */
#define ADC1_CHSTAT3	(*( ADC1_CHSTAT_type *) 0xF010073Cu)	/* ADC Channel Status Register 3 */
#define ADC1_CHSTAT4	(*( ADC1_CHSTAT_type *) 0xF0100740u)	/* ADC Channel Status Register 4 */
#define ADC1_CHSTAT5	(*( ADC1_CHSTAT_type *) 0xF0100744u)	/* ADC Channel Status Register 5 */
#define ADC1_CHSTAT6	(*( ADC1_CHSTAT_type *) 0xF0100748u)	/* ADC Channel Status Register 6 */
#define ADC1_CHSTAT7	(*( ADC1_CHSTAT_type *) 0xF010074Cu)	/* ADC Channel Status Register 7 */
#define ADC1_CHSTAT8	(*( ADC1_CHSTAT_type *) 0xF0100750u)	/* ADC Channel Status Register 8 */
#define ADC1_CHSTAT9	(*( ADC1_CHSTAT_type *) 0xF0100754u)	/* ADC Channel Status Register 9 */
#define ADC1_CHSTAT10	(*( ADC1_CHSTAT_type *) 0xF0100758u)	/* ADC Channel Status Register 10 */
#define ADC1_CHSTAT11	(*( ADC1_CHSTAT_type *) 0xF010075Cu)	/* ADC Channel Status Register 11 */
#define ADC1_CHSTAT12	(*( ADC1_CHSTAT_type *) 0xF0100760u)	/* ADC Channel Status Register 12 */
#define ADC1_CHSTAT13	(*( ADC1_CHSTAT_type *) 0xF0100764u)	/* ADC Channel Status Register 13 */
#define ADC1_CHSTAT14	(*( ADC1_CHSTAT_type *) 0xF0100768u)	/* ADC Channel Status Register 14 */
#define ADC1_CHSTAT15	(*( ADC1_CHSTAT_type *) 0xF010076Cu)	/* ADC Channel Status Register 15 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int CHNR           : 4;
		/* const */ unsigned int                : 2;
		/* const */ unsigned int RES            : 2;
		/* const */ unsigned int EMUX           : 2;
		/* const */ unsigned int GRPS           : 1;
		/* const */ unsigned int                : 4;
		/* const */ unsigned int V              : 1;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC1_QUEUE0_type;
#define ADC1_QUEUE0	(*( ADC1_QUEUE0_type *) 0xF0100770u)	/* ADC Queue Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int SW0CRP0        : 1;
		/* const */ unsigned int SW0CRP1        : 1;
		/* const */ unsigned int SW0CRP2        : 1;
		/* const */ unsigned int SW0CRP3        : 1;
		/* const */ unsigned int SW0CRP4        : 1;
		/* const */ unsigned int SW0CRP5        : 1;
		/* const */ unsigned int SW0CRP6        : 1;
		/* const */ unsigned int SW0CRP7        : 1;
		/* const */ unsigned int SW0CRP8        : 1;
		/* const */ unsigned int SW0CRP9        : 1;
		/* const */ unsigned int SW0CRP10       : 1;
		/* const */ unsigned int SW0CRP11       : 1;
		/* const */ unsigned int SW0CRP12       : 1;
		/* const */ unsigned int SW0CRP13       : 1;
		/* const */ unsigned int SW0CRP14       : 1;
		/* const */ unsigned int SW0CRP15       : 1;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC1_SW0CRP_type;
#define ADC1_SW0CRP	(*( ADC1_SW0CRP_type *) 0xF0100780u)	/* ADC Software SW0 Conversion Request Pending Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int ASCRP0         : 1;
		/* const */ unsigned int ASCRP1         : 1;
		/* const */ unsigned int ASCRP2         : 1;
		/* const */ unsigned int ASCRP3         : 1;
		/* const */ unsigned int ASCRP4         : 1;
		/* const */ unsigned int ASCRP5         : 1;
		/* const */ unsigned int ASCRP6         : 1;
		/* const */ unsigned int ASCRP7         : 1;
		/* const */ unsigned int ASCRP8         : 1;
		/* const */ unsigned int ASCRP9         : 1;
		/* const */ unsigned int ASCRP10        : 1;
		/* const */ unsigned int ASCRP11        : 1;
		/* const */ unsigned int ASCRP12        : 1;
		/* const */ unsigned int ASCRP13        : 1;
		/* const */ unsigned int ASCRP14        : 1;
		/* const */ unsigned int ASCRP15        : 1;
		/* const */ unsigned int                : 15;
		/* const */ unsigned int GRPS           : 1;
	} B;
	int I;
	unsigned int U;

} ADC1_ASCRP_type;
#define ADC1_ASCRP	(*( ADC1_ASCRP_type *) 0xF0100788u)	/* ADC Auto Scan Conversion Request Pending Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int CHNRSY         : 4;
		/* const */ unsigned int                : 2;
		/* const */ unsigned int RES            : 2;
		/* const */ unsigned int EMUX           : 2;
		/* const */ unsigned int GRPS           : 1;
		/* const */ unsigned int                : 4;
		/* const */ unsigned int CSREN          : 1;
		/* const */ unsigned int                : 15;
		/* const */ unsigned int SYREQ          : 1;
	} B;
	int I;
	unsigned int U;

} ADC1_SYSTAT_type;
#define ADC1_SYSTAT	(*( ADC1_SYSTAT_type *) 0xF0100790u)	/* ADC Synchronization Injection Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RESERVED       : 32;
	} B;
	int I;
	unsigned int U;

} ADC1_BARRACUDAOUT_type;
#define ADC1_BARRACUDAOUT	(*( ADC1_BARRACUDAOUT_type *) 0xF01007A0u)	/* ADC Barracuda Out Test Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RESERVED       : 32;
	} B;
	int I;
	unsigned int U;

} ADC1_BARRACUDAIN_type;
#define ADC1_BARRACUDAIN	(*( ADC1_BARRACUDAIN_type *) 0xF01007A4u)	/* ADC Barracuda In Test Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TIMER          : 14;
		/* const */ unsigned int                : 18;
	} B;
	int I;
	unsigned int U;

} ADC1_TSTAT_type;
#define ADC1_TSTAT	(*( ADC1_TSTAT_type *) 0xF01007B0u)	/* ADC Timer Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int CHNRCC         : 4;
		/* const */ unsigned int                : 4;
		/* const */ unsigned int CHTSCC         : 3;
		/* const */ unsigned int DATAVAL        : 1;
		/* const */ unsigned int AL             : 1;
		/* const */ unsigned int CAL            : 1;
		/* const */ unsigned int SMPL           : 1;
		/* const */ unsigned int BUSY           : 1;
		/* const */ unsigned int QLP            : 4;
		/* const */ unsigned int QF             : 1;
		/* const */ unsigned int                : 3;
		/* const */ unsigned int REQSY          : 1;
		/* const */ unsigned int PARSY          : 1;
		/* const */ unsigned int IENREQ         : 1;
		/* const */ unsigned int IENPAR         : 1;
		/* const */ unsigned int SYMS           : 1;
		/* const */ unsigned int                : 3;
	} B;
	int I;
	unsigned int U;

} ADC1_STAT_type;
#define ADC1_STAT	(*( ADC1_STAT_type *) 0xF01007B4u)	/* ADC Converter Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TRP0           : 1;
		/* const */ unsigned int TRP1           : 1;
		/* const */ unsigned int TRP2           : 1;
		/* const */ unsigned int TRP3           : 1;
		/* const */ unsigned int TRP4           : 1;
		/* const */ unsigned int TRP5           : 1;
		/* const */ unsigned int TRP6           : 1;
		/* const */ unsigned int TRP7           : 1;
		/* const */ unsigned int TRP8           : 1;
		/* const */ unsigned int TRP9           : 1;
		/* const */ unsigned int TRP10          : 1;
		/* const */ unsigned int TRP11          : 1;
		/* const */ unsigned int TRP12          : 1;
		/* const */ unsigned int TRP13          : 1;
		/* const */ unsigned int TRP14          : 1;
		/* const */ unsigned int TRP15          : 1;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC1_TCRP_type;
#define ADC1_TCRP	(*( ADC1_TCRP_type *) 0xF01007B8u)	/* ADC Timer Conversion Request Pending Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int EXCRP0         : 1;
		/* const */ unsigned int EXCRP1         : 1;
		/* const */ unsigned int EXCRP2         : 1;
		/* const */ unsigned int EXCRP3         : 1;
		/* const */ unsigned int EXCRP4         : 1;
		/* const */ unsigned int EXCRP5         : 1;
		/* const */ unsigned int EXCRP6         : 1;
		/* const */ unsigned int EXCRP7         : 1;
		/* const */ unsigned int EXCRP8         : 1;
		/* const */ unsigned int EXCRP9         : 1;
		/* const */ unsigned int EXCRP10        : 1;
		/* const */ unsigned int EXCRP11        : 1;
		/* const */ unsigned int EXCRP12        : 1;
		/* const */ unsigned int EXCRP13        : 1;
		/* const */ unsigned int EXCRP14        : 1;
		/* const */ unsigned int EXCRP15        : 1;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC1_EXCRP_type;
#define ADC1_EXCRP	(*( ADC1_EXCRP_type *) 0xF01007BCu)	/* ADC External Event Conversion Request Pending Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 14;
		unsigned int TEST14         : 1;
		unsigned int                : 17;
	} B;
	int I;
	unsigned int U;

} ADC1_TEST_type;
#define ADC1_TEST	(*( ADC1_TEST_type *) 0xF01007C0u)	/* ADC Test Register */

typedef volatile union
{
	struct
	{ 
		unsigned int MSRCH0         : 1;
		unsigned int MSRCH1         : 1;
		unsigned int MSRCH2         : 1;
		unsigned int MSRCH3         : 1;
		unsigned int MSRCH4         : 1;
		unsigned int MSRCH5         : 1;
		unsigned int MSRCH6         : 1;
		unsigned int MSRCH7         : 1;
		unsigned int MSRCH8         : 1;
		unsigned int MSRCH9         : 1;
		unsigned int MSRCH10        : 1;
		unsigned int MSRCH11        : 1;
		unsigned int MSRCH12        : 1;
		unsigned int MSRCH13        : 1;
		unsigned int MSRCH14        : 1;
		unsigned int MSRCH15        : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC1_MSS0_type;
#define ADC1_MSS0	(*( ADC1_MSS0_type *) 0xF01007D0u)	/* ADC Module Service Request Status Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int MSRT           : 1;
		unsigned int MSRSY          : 1;
		unsigned int MSRQR          : 1;
		unsigned int MSRAS          : 1;
		unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} ADC1_MSS1_type;
#define ADC1_MSS1	(*( ADC1_MSS1_type *) 0xF01007D4u)	/* ADC Module Service Request Status Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int ENPT           : 1;
		unsigned int PT             : 3;
		unsigned int ENPSY          : 1;
		unsigned int PSY            : 3;
		unsigned int ENPQR          : 1;
		unsigned int PQR            : 3;
		unsigned int ENPAS          : 1;
		unsigned int PAS            : 3;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC1_SRNP_type;
#define ADC1_SRNP	(*( ADC1_SRNP_type *) 0xF01007DCu)	/* ADC Service Request Node Pointer Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC1_SRC3_type;
#define ADC1_SRC3	(*( ADC1_SRC3_type *) 0xF01007F0u)	/* ADC Service Request Control Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC1_SRC2_type;
#define ADC1_SRC2	(*( ADC1_SRC2_type *) 0xF01007F4u)	/* ADC Service Request Control Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC1_SRC1_type;
#define ADC1_SRC1	(*( ADC1_SRC1_type *) 0xF01007F8u)	/* ADC Service Request Control Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC1_SRC0_type;
#define ADC1_SRC0	(*( ADC1_SRC0_type *) 0xF01007FCu)	/* ADC Service Request Control Register 0 */


/* MLI0 */
typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MOD_REV        : 8;
		/* const */ unsigned int MOD_TYPE       : 8;
		/* const */ unsigned int MOD_NUMBER     : 16;
	} B;
	int I;
	unsigned int U;

} MLI0_ID_type;
#define MLI0_ID	(*( MLI0_ID_type *) 0xF010C008u)	/* MLI Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int STEP           : 10;
		unsigned int                : 1;
		unsigned int SM             : 1;
		unsigned int SC             : 2;
		unsigned int DM             : 2;
		/* const */ unsigned int RESULT         : 10;
		unsigned int                : 2;
		/* const */ unsigned int SUSACK         : 1;
		/* const */ unsigned int SUSREQ         : 1;
		unsigned int ENHW           : 1;
		unsigned int DISCLK         : 1;
	} B;
	int I;
	unsigned int U;

} MLI0_FDR_type;
#define MLI0_FDR	(*( MLI0_FDR_type *) 0xF010C00Cu)	/* MLI Fractional Divider Register */

typedef volatile union
{
	struct
	{ 
		unsigned int MOD            : 1;
		unsigned int DNT            : 1;
		unsigned int RTY            : 1;
		unsigned int                : 1;
		unsigned int MPE            : 4;
		unsigned int MNAE           : 2;
		unsigned int MDP            : 4;
		unsigned int NO             : 1;
		unsigned int TP             : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} MLI0_TCR_type;
#define MLI0_TCR	(*( MLI0_TCR_type *) 0xF010C010u)	/* Transmitter Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RDC            : 5;
		/* const */ unsigned int APN            : 2;
		/* const */ unsigned int PE             : 1;
		/* const */ unsigned int NAE            : 1;
		/* const */ unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} MLI0_TSTATR_type;
#define MLI0_TSTATR	(*( MLI0_TSTATR_type *) 0xF010C014u)	/* Transmitter Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int BS             : 4;
		/* const */ unsigned int DW             : 2;
		/* const */ unsigned int AP             : 10;
		/* const */ unsigned int OP             : 1;
		/* const */ unsigned int                : 15;
	} B;
	int I;
	unsigned int U;

} MLI0_TP0STATR_type;
#define MLI0_TP0STATR	(*( MLI0_TP0STATR_type *) 0xF010C018u)	/* Transmitter Pipe 0 Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int BS             : 4;
		/* const */ unsigned int DW             : 2;
		/* const */ unsigned int AP             : 10;
		/* const */ unsigned int OP             : 1;
		/* const */ unsigned int                : 15;
	} B;
	int I;
	unsigned int U;

} MLI0_TP1STATR_type;
#define MLI0_TP1STATR	(*( MLI0_TP1STATR_type *) 0xF010C01Cu)	/* Transmitter Pipe 1 Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int BS             : 4;
		/* const */ unsigned int DW             : 2;
		/* const */ unsigned int AP             : 10;
		/* const */ unsigned int OP             : 1;
		/* const */ unsigned int                : 15;
	} B;
	int I;
	unsigned int U;

} MLI0_TP2STATR_type;
#define MLI0_TP2STATR	(*( MLI0_TP2STATR_type *) 0xF010C020u)	/* Transmitter Pipe 2 Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int BS             : 4;
		/* const */ unsigned int DW             : 2;
		/* const */ unsigned int AP             : 10;
		/* const */ unsigned int OP             : 1;
		/* const */ unsigned int                : 15;
	} B;
	int I;
	unsigned int U;

} MLI0_TP3STATR_type;
#define MLI0_TP3STATR	(*( MLI0_TP3STATR_type *) 0xF010C024u)	/* Transmitter Pipe 3 Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CMDP0          : 4;
		unsigned int                : 4;
		unsigned int CMDP1          : 4;
		unsigned int                : 4;
		unsigned int CMDP2          : 4;
		unsigned int                : 4;
		unsigned int CMDP3          : 4;
		unsigned int                : 4;
	} B;
	int I;
	unsigned int U;

} MLI0_TCMDR_type;
#define MLI0_TCMDR	(*( MLI0_TCMDR_type *) 0xF010C028u)	/* Transmitter Command Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int                : 4;
		/* const */ unsigned int CV0            : 1;
		/* const */ unsigned int CV1            : 1;
		/* const */ unsigned int CV2            : 1;
		/* const */ unsigned int CV3            : 1;
		/* const */ unsigned int AV             : 1;
		/* const */ unsigned int BAV            : 1;
		/* const */ unsigned int                : 6;
		/* const */ unsigned int DV0            : 1;
		/* const */ unsigned int DV1            : 1;
		/* const */ unsigned int DV2            : 1;
		/* const */ unsigned int DV3            : 1;
		/* const */ unsigned int RP0            : 1;
		/* const */ unsigned int RP1            : 1;
		/* const */ unsigned int RP2            : 1;
		/* const */ unsigned int RP3            : 1;
		/* const */ unsigned int PN             : 2;
		/* const */ unsigned int                : 6;
	} B;
	int I;
	unsigned int U;

} MLI0_TRSTATR_type;
#define MLI0_TRSTATR	(*( MLI0_TRSTATR_type *) 0xF010C02Cu)	/* Transmitter Registers Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int AOFF           : 16;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} MLI0_TP0AOFR_type;
#define MLI0_TP0AOFR	(*( MLI0_TP0AOFR_type *) 0xF010C030u)	/* Transmitter Pipe 0 Address Offset Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int AOFF           : 16;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} MLI0_TP1AOFR_type;
#define MLI0_TP1AOFR	(*( MLI0_TP1AOFR_type *) 0xF010C034u)	/* Transmitter Pipe 1 Address Offset Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int AOFF           : 16;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} MLI0_TP2AOFR_type;
#define MLI0_TP2AOFR	(*( MLI0_TP2AOFR_type *) 0xF010C038u)	/* Transmitter Pipe 2 Address Offset Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int AOFF           : 16;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} MLI0_TP3AOFR_type;
#define MLI0_TP3AOFR	(*( MLI0_TP3AOFR_type *) 0xF010C03Cu)	/* Transmitter Pipe 3 Address Offset Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DATA           : 32;
	} B;
	int I;
	unsigned int U;

} MLI0_TP0DATAR_type;
#define MLI0_TP0DATAR	(*( MLI0_TP0DATAR_type *) 0xF010C040u)	/* Transmitter Pipe 0 Data Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DATA           : 32;
	} B;
	int I;
	unsigned int U;

} MLI0_TP1DATAR_type;
#define MLI0_TP1DATAR	(*( MLI0_TP1DATAR_type *) 0xF010C044u)	/* Transmitter Pipe 1 Data Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DATA           : 32;
	} B;
	int I;
	unsigned int U;

} MLI0_TP2DATAR_type;
#define MLI0_TP2DATAR	(*( MLI0_TP2DATAR_type *) 0xF010C048u)	/* Transmitter Pipe 2 Data Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DATA           : 32;
	} B;
	int I;
	unsigned int U;

} MLI0_TP3DATAR_type;
#define MLI0_TP3DATAR	(*( MLI0_TP3DATAR_type *) 0xF010C04Cu)	/* Transmitter Pipe 3 Data Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DATA           : 32;
	} B;
	int I;
	unsigned int U;

} MLI0_TDRAR_type;
#define MLI0_TDRAR	(*( MLI0_TDRAR_type *) 0xF010C050u)	/* Transmitter Data Read Answer Register */

typedef volatile union
{
	struct
	{ 
		unsigned int BS             : 4;
		unsigned int ADDR           : 28;
	} B;
	int I;
	unsigned int U;

} MLI0_TP0BAR_type;
#define MLI0_TP0BAR	(*( MLI0_TP0BAR_type *) 0xF010C054u)	/* Transmitter Pipe 0 Base Address Register */

typedef volatile union
{
	struct
	{ 
		unsigned int BS             : 4;
		unsigned int ADDR           : 28;
	} B;
	int I;
	unsigned int U;

} MLI0_TP1BAR_type;
#define MLI0_TP1BAR	(*( MLI0_TP1BAR_type *) 0xF010C058u)	/* Transmitter Pipe 1 Base Address Register */

typedef volatile union
{
	struct
	{ 
		unsigned int BS             : 4;
		unsigned int ADDR           : 28;
	} B;
	int I;
	unsigned int U;

} MLI0_TP2BAR_type;
#define MLI0_TP2BAR	(*( MLI0_TP2BAR_type *) 0xF010C05Cu)	/* Transmitter Pipe 2 Base Address Register */

typedef volatile union
{
	struct
	{ 
		unsigned int BS             : 4;
		unsigned int ADDR           : 28;
	} B;
	int I;
	unsigned int U;

} MLI0_TP3BAR_type;
#define MLI0_TP3BAR	(*( MLI0_TP3BAR_type *) 0xF010C060u)	/* Transmitter Pipe 3 Base Address Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int                : 4;
		/* const */ unsigned int ADDR           : 28;
	} B;
	int I;
	unsigned int U;

} MLI0_TCBAR_type;
#define MLI0_TCBAR	(*( MLI0_TCBAR_type *) 0xF010C064u)	/* Transmitter Copy Base Address Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DPE            : 4;
		/* const */ unsigned int CMDP3          : 4;
		/* const */ unsigned int MOD            : 1;
		/* const */ unsigned int DW             : 2;
		/* const */ unsigned int TF             : 2;
		/* const */ unsigned int PE             : 1;
		/* const */ unsigned int RPN            : 2;
		unsigned int MPE            : 4;
		unsigned int BEN            : 1;
		unsigned int                : 3;
		unsigned int RCVRST         : 1;
		unsigned int                : 7;
	} B;
	int I;
	unsigned int U;

} MLI0_RCR_type;
#define MLI0_RCR	(*( MLI0_RCR_type *) 0xF010C068u)	/* Receiver Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int                : 4;
		/* const */ unsigned int ADDR           : 28;
	} B;
	int I;
	unsigned int U;

} MLI0_RP0BAR_type;
#define MLI0_RP0BAR	(*( MLI0_RP0BAR_type *) 0xF010C06Cu)	/* Receiver Pipe 0 Base Address Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int                : 4;
		/* const */ unsigned int ADDR           : 28;
	} B;
	int I;
	unsigned int U;

} MLI0_RP1BAR_type;
#define MLI0_RP1BAR	(*( MLI0_RP1BAR_type *) 0xF010C070u)	/* Receiver Pipe 1 Base Address Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int                : 4;
		/* const */ unsigned int ADDR           : 28;
	} B;
	int I;
	unsigned int U;

} MLI0_RP2BAR_type;
#define MLI0_RP2BAR	(*( MLI0_RP2BAR_type *) 0xF010C074u)	/* Receiver Pipe 2 Base Address Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int                : 4;
		/* const */ unsigned int ADDR           : 28;
	} B;
	int I;
	unsigned int U;

} MLI0_RP3BAR_type;
#define MLI0_RP3BAR	(*( MLI0_RP3BAR_type *) 0xF010C078u)	/* Receiver Pipe 3 Base Address Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int BS             : 4;
		/* const */ unsigned int                : 2;
		/* const */ unsigned int AP             : 10;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} MLI0_RP0STATR_type;
#define MLI0_RP0STATR	(*( MLI0_RP0STATR_type *) 0xF010C07Cu)	/* Receiver Pipe 0 Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int BS             : 4;
		/* const */ unsigned int                : 2;
		/* const */ unsigned int AP             : 10;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} MLI0_RP1STATR_type;
#define MLI0_RP1STATR	(*( MLI0_RP1STATR_type *) 0xF010C080u)	/* Receiver Pipe 1 Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int BS             : 4;
		/* const */ unsigned int                : 2;
		/* const */ unsigned int AP             : 10;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} MLI0_RP2STATR_type;
#define MLI0_RP2STATR	(*( MLI0_RP2STATR_type *) 0xF010C084u)	/* Receiver Pipe 2 Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int BS             : 4;
		/* const */ unsigned int                : 2;
		/* const */ unsigned int AP             : 10;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} MLI0_RP3STATR_type;
#define MLI0_RP3STATR	(*( MLI0_RP3STATR_type *) 0xF010C088u)	/* Receiver Pipe 3 Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int ADDR           : 32;
	} B;
	int I;
	unsigned int U;

} MLI0_RADRR_type;
#define MLI0_RADRR	(*( MLI0_RADRR_type *) 0xF010C08Cu)	/* Receiver Address Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DATA           : 32;
	} B;
	int I;
	unsigned int U;

} MLI0_RDATAR_type;
#define MLI0_RDATAR	(*( MLI0_RDATAR_type *) 0xF010C090u)	/* Receiver Data Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SCV0           : 1;
		unsigned int SCV1           : 1;
		unsigned int SCV2           : 1;
		unsigned int SCV3           : 1;
		unsigned int SMOD           : 1;
		unsigned int                : 3;
		unsigned int CDV0           : 1;
		unsigned int CDV1           : 1;
		unsigned int CDV2           : 1;
		unsigned int CDV3           : 1;
		unsigned int CCV0           : 1;
		unsigned int CCV1           : 1;
		unsigned int CCV2           : 1;
		unsigned int CCV3           : 1;
		unsigned int CMOD           : 1;
		unsigned int CBAV           : 1;
		unsigned int                : 6;
		unsigned int CAV            : 1;
		unsigned int CRPE           : 1;
		unsigned int CTPE           : 1;
		unsigned int CNAE           : 1;
		unsigned int CCIV0          : 1;
		unsigned int CCIV1          : 1;
		unsigned int CCIV2          : 1;
		unsigned int CCIV3          : 1;
	} B;
	int I;
	unsigned int U;

} MLI0_SCR_type;
#define MLI0_SCR	(*( MLI0_SCR_type *) 0xF010C094u)	/* Set Clear Register */

typedef volatile union
{
	struct
	{ 
		unsigned int NFSIE0         : 1;
		unsigned int NFSIE1         : 1;
		unsigned int NFSIE2         : 1;
		unsigned int NFSIE3         : 1;
		unsigned int CFSIE0         : 1;
		unsigned int CFSIE1         : 1;
		unsigned int CFSIE2         : 1;
		unsigned int CFSIE3         : 1;
		unsigned int PEIE           : 1;
		unsigned int TEIE           : 1;
		unsigned int                : 6;
		unsigned int NFSIR0         : 1;
		unsigned int NFSIR1         : 1;
		unsigned int NFSIR2         : 1;
		unsigned int NFSIR3         : 1;
		unsigned int CFSIR0         : 1;
		unsigned int CFSIR1         : 1;
		unsigned int CFSIR2         : 1;
		unsigned int CFSIR3         : 1;
		unsigned int PEIR           : 1;
		unsigned int TEIR           : 1;
		unsigned int                : 6;
	} B;
	int I;
	unsigned int U;

} MLI0_TIER_type;
#define MLI0_TIER	(*( MLI0_TIER_type *) 0xF010C098u)	/* Transmitter Interrupt Enable Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int NFSI0          : 1;
		/* const */ unsigned int NFSI1          : 1;
		/* const */ unsigned int NFSI2          : 1;
		/* const */ unsigned int NFSI3          : 1;
		/* const */ unsigned int CFSI0          : 1;
		/* const */ unsigned int CFSI1          : 1;
		/* const */ unsigned int CFSI2          : 1;
		/* const */ unsigned int CFSI3          : 1;
		/* const */ unsigned int PEI            : 1;
		/* const */ unsigned int TEI            : 1;
		/* const */ unsigned int                : 22;
	} B;
	int I;
	unsigned int U;

} MLI0_TISR_type;
#define MLI0_TISR	(*( MLI0_TISR_type *) 0xF010C09Cu)	/* Transmitter Interrupt Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int NFSIP0         : 3;
		unsigned int                : 1;
		unsigned int NFSIP1         : 3;
		unsigned int                : 1;
		unsigned int NFSIP2         : 3;
		unsigned int                : 1;
		unsigned int NFSIP3         : 3;
		unsigned int                : 1;
		unsigned int CFSIP          : 3;
		unsigned int                : 1;
		unsigned int PTEIP          : 3;
		unsigned int                : 9;
	} B;
	int I;
	unsigned int U;

} MLI0_TINPR_type;
#define MLI0_TINPR	(*( MLI0_TINPR_type *) 0xF010C0A0u)	/* Transmitter Interrupt Node Pointer Register */

typedef volatile union
{
	struct
	{ 
		unsigned int NFRIE          : 2;
		unsigned int CFRIE0         : 1;
		unsigned int CFRIE1         : 1;
		unsigned int CFRIE2         : 1;
		unsigned int CFRIE3         : 1;
		unsigned int ICE            : 1;
		unsigned int PEIE           : 1;
		unsigned int MPEIE          : 1;
		unsigned int DRAIE          : 1;
		unsigned int                : 6;
		unsigned int NFRIR          : 1;
		unsigned int MEIR           : 1;
		unsigned int CFRIR0         : 1;
		unsigned int CFRIR1         : 1;
		unsigned int CFRIR2         : 1;
		unsigned int CFRIR3         : 1;
		unsigned int ICER           : 1;
		unsigned int PEIR           : 1;
		unsigned int MPEIR          : 1;
		unsigned int DRAIR          : 1;
		unsigned int                : 6;
	} B;
	int I;
	unsigned int U;

} MLI0_RIER_type;
#define MLI0_RIER	(*( MLI0_RIER_type *) 0xF010C0A4u)	/* Receiver Interrupt Enable Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int NFRI           : 1;
		/* const */ unsigned int MEI            : 1;
		/* const */ unsigned int CFRI0          : 1;
		/* const */ unsigned int CFRI1          : 1;
		/* const */ unsigned int CFRI2          : 1;
		/* const */ unsigned int CFRI3          : 1;
		/* const */ unsigned int IC             : 1;
		/* const */ unsigned int PEI            : 1;
		/* const */ unsigned int MPEI           : 1;
		/* const */ unsigned int DRAI           : 1;
		/* const */ unsigned int                : 22;
	} B;
	int I;
	unsigned int U;

} MLI0_RISR_type;
#define MLI0_RISR	(*( MLI0_RISR_type *) 0xF010C0A8u)	/* Receiver Interrupt Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int NFRIP          : 3;
		unsigned int                : 1;
		unsigned int CFRIP          : 3;
		unsigned int                : 1;
		unsigned int MPPEIP         : 3;
		unsigned int                : 1;
		unsigned int DRAIP          : 3;
		unsigned int                : 17;
	} B;
	int I;
	unsigned int U;

} MLI0_RINPR_type;
#define MLI0_RINPR	(*( MLI0_RINPR_type *) 0xF010C0ACu)	/* Receiver Interrupt Node Pointer Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SIMLI0         : 1;
		unsigned int SIMLI1         : 1;
		unsigned int SIMLI2         : 1;
		unsigned int SIMLI3         : 1;
		unsigned int SIMLI4         : 1;
		unsigned int SIMLI5         : 1;
		unsigned int SIMLI6         : 1;
		unsigned int SIMLI7         : 1;
		unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} MLI0_GINTR_type;
#define MLI0_GINTR	(*( MLI0_GINTR_type *) 0xF010C0B0u)	/* MLI Global Interrupt Set Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TVEA           : 1;
		unsigned int TVEB           : 1;
		unsigned int TVEC           : 1;
		unsigned int TVED           : 1;
		unsigned int TVPA           : 1;
		unsigned int TVPB           : 1;
		unsigned int TVPC           : 1;
		unsigned int TVPD           : 1;
		unsigned int TRS            : 2;
		unsigned int TRP            : 1;
		unsigned int TRE            : 1;
		unsigned int TCE            : 1;
		unsigned int TCP            : 1;
		unsigned int TDP            : 1;
		unsigned int RVE            : 1;
		unsigned int RRS            : 2;
		unsigned int RRPA           : 1;
		unsigned int RRPB           : 1;
		unsigned int RRPC           : 1;
		unsigned int RRPD           : 1;
		unsigned int RVS            : 2;
		unsigned int RVP            : 1;
		unsigned int RCS            : 2;
		unsigned int RCP            : 1;
		unsigned int RCE            : 1;
		unsigned int RDS            : 2;
		unsigned int RDP            : 1;
	} B;
	int I;
	unsigned int U;

} MLI0_OICR_type;
#define MLI0_OICR	(*( MLI0_OICR_type *) 0xF010C0B4u)	/* Output Input Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int AEN0           : 1;
		unsigned int AEN1           : 1;
		unsigned int AEN2           : 1;
		unsigned int AEN3           : 1;
		unsigned int AEN4           : 1;
		unsigned int AEN5           : 1;
		unsigned int AEN6           : 1;
		unsigned int AEN7           : 1;
		unsigned int AEN8           : 1;
		unsigned int AEN9           : 1;
		unsigned int AEN10          : 1;
		unsigned int AEN11          : 1;
		unsigned int AEN12          : 1;
		unsigned int AEN13          : 1;
		unsigned int AEN14          : 1;
		unsigned int AEN15          : 1;
		unsigned int AEN16          : 1;
		unsigned int AEN17          : 1;
		unsigned int AEN18          : 1;
		unsigned int AEN19          : 1;
		unsigned int AEN20          : 1;
		unsigned int AEN21          : 1;
		unsigned int AEN22          : 1;
		unsigned int AEN23          : 1;
		unsigned int AEN24          : 1;
		unsigned int AEN25          : 1;
		unsigned int AEN26          : 1;
		unsigned int AEN27          : 1;
		unsigned int AEN28          : 1;
		unsigned int AEN29          : 1;
		unsigned int AEN30          : 1;
		unsigned int AEN31          : 1;
	} B;
	int I;
	unsigned int U;

} MLI0_AER_type;
#define MLI0_AER	(*( MLI0_AER_type *) 0xF010C0B8u)	/* Access Enable Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SLICE0         : 5;
		unsigned int SIZE0          : 3;
		unsigned int SLICE1         : 5;
		unsigned int SIZE1          : 3;
		unsigned int SLICE2         : 5;
		unsigned int SIZE2          : 3;
		unsigned int SLICE3         : 5;
		unsigned int SIZE3          : 3;
	} B;
	int I;
	unsigned int U;

} MLI0_ARR_type;
#define MLI0_ARR	(*( MLI0_ARR_type *) 0xF010C0BCu)	/* Access Range Register */


/* MLI1 */
typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MOD_REV        : 8;
		/* const */ unsigned int MOD_TYPE       : 8;
		/* const */ unsigned int MOD_NUMBER     : 16;
	} B;
	int I;
	unsigned int U;

} MLI1_ID_type;
#define MLI1_ID	(*( MLI1_ID_type *) 0xF010C108u)	/* MLI Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int STEP           : 10;
		unsigned int                : 1;
		unsigned int SM             : 1;
		unsigned int SC             : 2;
		unsigned int DM             : 2;
		/* const */ unsigned int RESULT         : 10;
		unsigned int                : 2;
		/* const */ unsigned int SUSACK         : 1;
		/* const */ unsigned int SUSREQ         : 1;
		unsigned int ENHW           : 1;
		unsigned int DISCLK         : 1;
	} B;
	int I;
	unsigned int U;

} MLI1_FDR_type;
#define MLI1_FDR	(*( MLI1_FDR_type *) 0xF010C10Cu)	/* MLI Fractional Divider Register */

typedef volatile union
{
	struct
	{ 
		unsigned int MOD            : 1;
		unsigned int DNT            : 1;
		unsigned int RTY            : 1;
		unsigned int                : 1;
		unsigned int MPE            : 4;
		unsigned int MNAE           : 2;
		unsigned int MDP            : 4;
		unsigned int NO             : 1;
		unsigned int TP             : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} MLI1_TCR_type;
#define MLI1_TCR	(*( MLI1_TCR_type *) 0xF010C110u)	/* Transmitter Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RDC            : 5;
		/* const */ unsigned int APN            : 2;
		/* const */ unsigned int PE             : 1;
		/* const */ unsigned int NAE            : 1;
		/* const */ unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} MLI1_TSTATR_type;
#define MLI1_TSTATR	(*( MLI1_TSTATR_type *) 0xF010C114u)	/* Transmitter Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int BS             : 4;
		/* const */ unsigned int DW             : 2;
		/* const */ unsigned int AP             : 10;
		/* const */ unsigned int OP             : 1;
		/* const */ unsigned int                : 15;
	} B;
	int I;
	unsigned int U;

} MLI1_TP0STATR_type;
#define MLI1_TP0STATR	(*( MLI1_TP0STATR_type *) 0xF010C118u)	/* Transmitter Pipe 0 Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int BS             : 4;
		/* const */ unsigned int DW             : 2;
		/* const */ unsigned int AP             : 10;
		/* const */ unsigned int OP             : 1;
		/* const */ unsigned int                : 15;
	} B;
	int I;
	unsigned int U;

} MLI1_TP1STATR_type;
#define MLI1_TP1STATR	(*( MLI1_TP1STATR_type *) 0xF010C11Cu)	/* Transmitter Pipe 1 Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int BS             : 4;
		/* const */ unsigned int DW             : 2;
		/* const */ unsigned int AP             : 10;
		/* const */ unsigned int OP             : 1;
		/* const */ unsigned int                : 15;
	} B;
	int I;
	unsigned int U;

} MLI1_TP2STATR_type;
#define MLI1_TP2STATR	(*( MLI1_TP2STATR_type *) 0xF010C120u)	/* Transmitter Pipe 2 Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int BS             : 4;
		/* const */ unsigned int DW             : 2;
		/* const */ unsigned int AP             : 10;
		/* const */ unsigned int OP             : 1;
		/* const */ unsigned int                : 15;
	} B;
	int I;
	unsigned int U;

} MLI1_TP3STATR_type;
#define MLI1_TP3STATR	(*( MLI1_TP3STATR_type *) 0xF010C124u)	/* Transmitter Pipe 3 Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CMDP0          : 4;
		unsigned int                : 4;
		unsigned int CMDP1          : 4;
		unsigned int                : 4;
		unsigned int CMDP2          : 4;
		unsigned int                : 4;
		unsigned int CMDP3          : 4;
		unsigned int                : 4;
	} B;
	int I;
	unsigned int U;

} MLI1_TCMDR_type;
#define MLI1_TCMDR	(*( MLI1_TCMDR_type *) 0xF010C128u)	/* Transmitter Command Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int                : 4;
		/* const */ unsigned int CV0            : 1;
		/* const */ unsigned int CV1            : 1;
		/* const */ unsigned int CV2            : 1;
		/* const */ unsigned int CV3            : 1;
		/* const */ unsigned int AV             : 1;
		/* const */ unsigned int BAV            : 1;
		/* const */ unsigned int                : 6;
		/* const */ unsigned int DV0            : 1;
		/* const */ unsigned int DV1            : 1;
		/* const */ unsigned int DV2            : 1;
		/* const */ unsigned int DV3            : 1;
		/* const */ unsigned int RP0            : 1;
		/* const */ unsigned int RP1            : 1;
		/* const */ unsigned int RP2            : 1;
		/* const */ unsigned int RP3            : 1;
		/* const */ unsigned int PN             : 2;
		/* const */ unsigned int                : 6;
	} B;
	int I;
	unsigned int U;

} MLI1_TRSTATR_type;
#define MLI1_TRSTATR	(*( MLI1_TRSTATR_type *) 0xF010C12Cu)	/* Transmitter Registers Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int AOFF           : 16;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} MLI1_TP0AOFR_type;
#define MLI1_TP0AOFR	(*( MLI1_TP0AOFR_type *) 0xF010C130u)	/* Transmitter Pipe 0 Address Offset Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int AOFF           : 16;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} MLI1_TP1AOFR_type;
#define MLI1_TP1AOFR	(*( MLI1_TP1AOFR_type *) 0xF010C134u)	/* Transmitter Pipe 1 Address Offset Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int AOFF           : 16;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} MLI1_TP2AOFR_type;
#define MLI1_TP2AOFR	(*( MLI1_TP2AOFR_type *) 0xF010C138u)	/* Transmitter Pipe 2 Address Offset Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int AOFF           : 16;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} MLI1_TP3AOFR_type;
#define MLI1_TP3AOFR	(*( MLI1_TP3AOFR_type *) 0xF010C13Cu)	/* Transmitter Pipe 3 Address Offset Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DATA           : 32;
	} B;
	int I;
	unsigned int U;

} MLI1_TP0DATAR_type;
#define MLI1_TP0DATAR	(*( MLI1_TP0DATAR_type *) 0xF010C140u)	/* Transmitter Pipe 0 Data Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DATA           : 32;
	} B;
	int I;
	unsigned int U;

} MLI1_TP1DATAR_type;
#define MLI1_TP1DATAR	(*( MLI1_TP1DATAR_type *) 0xF010C144u)	/* Transmitter Pipe 1 Data Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DATA           : 32;
	} B;
	int I;
	unsigned int U;

} MLI1_TP2DATAR_type;
#define MLI1_TP2DATAR	(*( MLI1_TP2DATAR_type *) 0xF010C148u)	/* Transmitter Pipe 2 Data Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DATA           : 32;
	} B;
	int I;
	unsigned int U;

} MLI1_TP3DATAR_type;
#define MLI1_TP3DATAR	(*( MLI1_TP3DATAR_type *) 0xF010C14Cu)	/* Transmitter Pipe 3 Data Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DATA           : 32;
	} B;
	int I;
	unsigned int U;

} MLI1_TDRAR_type;
#define MLI1_TDRAR	(*( MLI1_TDRAR_type *) 0xF010C150u)	/* Transmitter Data Read Answer Register */

typedef volatile union
{
	struct
	{ 
		unsigned int BS             : 4;
		unsigned int ADDR           : 28;
	} B;
	int I;
	unsigned int U;

} MLI1_TP0BAR_type;
#define MLI1_TP0BAR	(*( MLI1_TP0BAR_type *) 0xF010C154u)	/* Transmitter Pipe 0 Base Address Register */

typedef volatile union
{
	struct
	{ 
		unsigned int BS             : 4;
		unsigned int ADDR           : 28;
	} B;
	int I;
	unsigned int U;

} MLI1_TP1BAR_type;
#define MLI1_TP1BAR	(*( MLI1_TP1BAR_type *) 0xF010C158u)	/* Transmitter Pipe 1 Base Address Register */

typedef volatile union
{
	struct
	{ 
		unsigned int BS             : 4;
		unsigned int ADDR           : 28;
	} B;
	int I;
	unsigned int U;

} MLI1_TP2BAR_type;
#define MLI1_TP2BAR	(*( MLI1_TP2BAR_type *) 0xF010C15Cu)	/* Transmitter Pipe 2 Base Address Register */

typedef volatile union
{
	struct
	{ 
		unsigned int BS             : 4;
		unsigned int ADDR           : 28;
	} B;
	int I;
	unsigned int U;

} MLI1_TP3BAR_type;
#define MLI1_TP3BAR	(*( MLI1_TP3BAR_type *) 0xF010C160u)	/* Transmitter Pipe 3 Base Address Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int                : 4;
		/* const */ unsigned int ADDR           : 28;
	} B;
	int I;
	unsigned int U;

} MLI1_TCBAR_type;
#define MLI1_TCBAR	(*( MLI1_TCBAR_type *) 0xF010C164u)	/* Transmitter Copy Base Address Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DPE            : 4;
		/* const */ unsigned int CMDP3          : 4;
		/* const */ unsigned int MOD            : 1;
		/* const */ unsigned int DW             : 2;
		/* const */ unsigned int TF             : 2;
		/* const */ unsigned int PE             : 1;
		/* const */ unsigned int RPN            : 2;
		unsigned int MPE            : 4;
		unsigned int BEN            : 1;
		unsigned int                : 3;
		unsigned int RCVRST         : 1;
		unsigned int                : 7;
	} B;
	int I;
	unsigned int U;

} MLI1_RCR_type;
#define MLI1_RCR	(*( MLI1_RCR_type *) 0xF010C168u)	/* Receiver Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int                : 4;
		/* const */ unsigned int ADDR           : 28;
	} B;
	int I;
	unsigned int U;

} MLI1_RP0BAR_type;
#define MLI1_RP0BAR	(*( MLI1_RP0BAR_type *) 0xF010C16Cu)	/* Receiver Pipe 0 Base Address Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int                : 4;
		/* const */ unsigned int ADDR           : 28;
	} B;
	int I;
	unsigned int U;

} MLI1_RP1BAR_type;
#define MLI1_RP1BAR	(*( MLI1_RP1BAR_type *) 0xF010C170u)	/* Receiver Pipe 1 Base Address Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int                : 4;
		/* const */ unsigned int ADDR           : 28;
	} B;
	int I;
	unsigned int U;

} MLI1_RP2BAR_type;
#define MLI1_RP2BAR	(*( MLI1_RP2BAR_type *) 0xF010C174u)	/* Receiver Pipe 2 Base Address Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int                : 4;
		/* const */ unsigned int ADDR           : 28;
	} B;
	int I;
	unsigned int U;

} MLI1_RP3BAR_type;
#define MLI1_RP3BAR	(*( MLI1_RP3BAR_type *) 0xF010C178u)	/* Receiver Pipe 3 Base Address Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int BS             : 4;
		/* const */ unsigned int                : 2;
		/* const */ unsigned int AP             : 10;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} MLI1_RP0STATR_type;
#define MLI1_RP0STATR	(*( MLI1_RP0STATR_type *) 0xF010C17Cu)	/* Receiver Pipe 0 Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int BS             : 4;
		/* const */ unsigned int                : 2;
		/* const */ unsigned int AP             : 10;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} MLI1_RP1STATR_type;
#define MLI1_RP1STATR	(*( MLI1_RP1STATR_type *) 0xF010C180u)	/* Receiver Pipe 1 Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int BS             : 4;
		/* const */ unsigned int                : 2;
		/* const */ unsigned int AP             : 10;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} MLI1_RP2STATR_type;
#define MLI1_RP2STATR	(*( MLI1_RP2STATR_type *) 0xF010C184u)	/* Receiver Pipe 2 Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int BS             : 4;
		/* const */ unsigned int                : 2;
		/* const */ unsigned int AP             : 10;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} MLI1_RP3STATR_type;
#define MLI1_RP3STATR	(*( MLI1_RP3STATR_type *) 0xF010C188u)	/* Receiver Pipe 3 Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int ADDR           : 32;
	} B;
	int I;
	unsigned int U;

} MLI1_RADRR_type;
#define MLI1_RADRR	(*( MLI1_RADRR_type *) 0xF010C18Cu)	/* Receiver Address Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DATA           : 32;
	} B;
	int I;
	unsigned int U;

} MLI1_RDATAR_type;
#define MLI1_RDATAR	(*( MLI1_RDATAR_type *) 0xF010C190u)	/* Receiver Data Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SCV0           : 1;
		unsigned int SCV1           : 1;
		unsigned int SCV2           : 1;
		unsigned int SCV3           : 1;
		unsigned int SMOD           : 1;
		unsigned int                : 3;
		unsigned int CDV0           : 1;
		unsigned int CDV1           : 1;
		unsigned int CDV2           : 1;
		unsigned int CDV3           : 1;
		unsigned int CCV0           : 1;
		unsigned int CCV1           : 1;
		unsigned int CCV2           : 1;
		unsigned int CCV3           : 1;
		unsigned int CMOD           : 1;
		unsigned int CBAV           : 1;
		unsigned int                : 6;
		unsigned int CAV            : 1;
		unsigned int CRPE           : 1;
		unsigned int CTPE           : 1;
		unsigned int CNAE           : 1;
		unsigned int CCIV0          : 1;
		unsigned int CCIV1          : 1;
		unsigned int CCIV2          : 1;
		unsigned int CCIV3          : 1;
	} B;
	int I;
	unsigned int U;

} MLI1_SCR_type;
#define MLI1_SCR	(*( MLI1_SCR_type *) 0xF010C194u)	/* Set Clear Register */

typedef volatile union
{
	struct
	{ 
		unsigned int NFSIE0         : 1;
		unsigned int NFSIE1         : 1;
		unsigned int NFSIE2         : 1;
		unsigned int NFSIE3         : 1;
		unsigned int CFSIE0         : 1;
		unsigned int CFSIE1         : 1;
		unsigned int CFSIE2         : 1;
		unsigned int CFSIE3         : 1;
		unsigned int PEIE           : 1;
		unsigned int TEIE           : 1;
		unsigned int                : 6;
		unsigned int NFSIR0         : 1;
		unsigned int NFSIR1         : 1;
		unsigned int NFSIR2         : 1;
		unsigned int NFSIR3         : 1;
		unsigned int CFSIR0         : 1;
		unsigned int CFSIR1         : 1;
		unsigned int CFSIR2         : 1;
		unsigned int CFSIR3         : 1;
		unsigned int PEIR           : 1;
		unsigned int TEIR           : 1;
		unsigned int                : 6;
	} B;
	int I;
	unsigned int U;

} MLI1_TIER_type;
#define MLI1_TIER	(*( MLI1_TIER_type *) 0xF010C198u)	/* Transmitter Interrupt Enable Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int NFSI0          : 1;
		/* const */ unsigned int NFSI1          : 1;
		/* const */ unsigned int NFSI2          : 1;
		/* const */ unsigned int NFSI3          : 1;
		/* const */ unsigned int CFSI0          : 1;
		/* const */ unsigned int CFSI1          : 1;
		/* const */ unsigned int CFSI2          : 1;
		/* const */ unsigned int CFSI3          : 1;
		/* const */ unsigned int PEI            : 1;
		/* const */ unsigned int TEI            : 1;
		/* const */ unsigned int                : 22;
	} B;
	int I;
	unsigned int U;

} MLI1_TISR_type;
#define MLI1_TISR	(*( MLI1_TISR_type *) 0xF010C19Cu)	/* Transmitter Interrupt Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int NFSIP0         : 3;
		unsigned int                : 1;
		unsigned int NFSIP1         : 3;
		unsigned int                : 1;
		unsigned int NFSIP2         : 3;
		unsigned int                : 1;
		unsigned int NFSIP3         : 3;
		unsigned int                : 1;
		unsigned int CFSIP          : 3;
		unsigned int                : 1;
		unsigned int PTEIP          : 3;
		unsigned int                : 9;
	} B;
	int I;
	unsigned int U;

} MLI1_TINPR_type;
#define MLI1_TINPR	(*( MLI1_TINPR_type *) 0xF010C1A0u)	/* Transmitter Interrupt Node Pointer Register */

typedef volatile union
{
	struct
	{ 
		unsigned int NFRIE          : 2;
		unsigned int CFRIE0         : 1;
		unsigned int CFRIE1         : 1;
		unsigned int CFRIE2         : 1;
		unsigned int CFRIE3         : 1;
		unsigned int ICE            : 1;
		unsigned int PEIE           : 1;
		unsigned int MPEIE          : 1;
		unsigned int DRAIE          : 1;
		unsigned int                : 6;
		unsigned int NFRIR          : 1;
		unsigned int MEIR           : 1;
		unsigned int CFRIR0         : 1;
		unsigned int CFRIR1         : 1;
		unsigned int CFRIR2         : 1;
		unsigned int CFRIR3         : 1;
		unsigned int ICER           : 1;
		unsigned int PEIR           : 1;
		unsigned int MPEIR          : 1;
		unsigned int DRAIR          : 1;
		unsigned int                : 6;
	} B;
	int I;
	unsigned int U;

} MLI1_RIER_type;
#define MLI1_RIER	(*( MLI1_RIER_type *) 0xF010C1A4u)	/* Receiver Interrupt Enable Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int NFRI           : 1;
		/* const */ unsigned int MEI            : 1;
		/* const */ unsigned int CFRI0          : 1;
		/* const */ unsigned int CFRI1          : 1;
		/* const */ unsigned int CFRI2          : 1;
		/* const */ unsigned int CFRI3          : 1;
		/* const */ unsigned int IC             : 1;
		/* const */ unsigned int PEI            : 1;
		/* const */ unsigned int MPEI           : 1;
		/* const */ unsigned int DRAI           : 1;
		/* const */ unsigned int                : 22;
	} B;
	int I;
	unsigned int U;

} MLI1_RISR_type;
#define MLI1_RISR	(*( MLI1_RISR_type *) 0xF010C1A8u)	/* Receiver Interrupt Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int NFRIP          : 3;
		unsigned int                : 1;
		unsigned int CFRIP          : 3;
		unsigned int                : 1;
		unsigned int MPPEIP         : 3;
		unsigned int                : 1;
		unsigned int DRAIP          : 3;
		unsigned int                : 17;
	} B;
	int I;
	unsigned int U;

} MLI1_RINPR_type;
#define MLI1_RINPR	(*( MLI1_RINPR_type *) 0xF010C1ACu)	/* Receiver Interrupt Node Pointer Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SIMLI0         : 1;
		unsigned int SIMLI1         : 1;
		unsigned int SIMLI2         : 1;
		unsigned int SIMLI3         : 1;
		unsigned int SIMLI4         : 1;
		unsigned int SIMLI5         : 1;
		unsigned int SIMLI6         : 1;
		unsigned int SIMLI7         : 1;
		unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} MLI1_GINTR_type;
#define MLI1_GINTR	(*( MLI1_GINTR_type *) 0xF010C1B0u)	/* MLI Global Interrupt Set Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TVEA           : 1;
		unsigned int TVEB           : 1;
		unsigned int TVEC           : 1;
		unsigned int TVED           : 1;
		unsigned int TVPA           : 1;
		unsigned int TVPB           : 1;
		unsigned int TVPC           : 1;
		unsigned int TVPD           : 1;
		unsigned int TRS            : 2;
		unsigned int TRP            : 1;
		unsigned int TRE            : 1;
		unsigned int TCE            : 1;
		unsigned int TCP            : 1;
		unsigned int TDP            : 1;
		unsigned int RVE            : 1;
		unsigned int RRS            : 2;
		unsigned int RRPA           : 1;
		unsigned int RRPB           : 1;
		unsigned int RRPC           : 1;
		unsigned int RRPD           : 1;
		unsigned int RVS            : 2;
		unsigned int RVP            : 1;
		unsigned int RCS            : 2;
		unsigned int RCP            : 1;
		unsigned int RCE            : 1;
		unsigned int RDS            : 2;
		unsigned int RDP            : 1;
	} B;
	int I;
	unsigned int U;

} MLI1_OICR_type;
#define MLI1_OICR	(*( MLI1_OICR_type *) 0xF010C1B4u)	/* Output Input Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int AEN0           : 1;
		unsigned int AEN1           : 1;
		unsigned int AEN2           : 1;
		unsigned int AEN3           : 1;
		unsigned int AEN4           : 1;
		unsigned int AEN5           : 1;
		unsigned int AEN6           : 1;
		unsigned int AEN7           : 1;
		unsigned int AEN8           : 1;
		unsigned int AEN9           : 1;
		unsigned int AEN10          : 1;
		unsigned int AEN11          : 1;
		unsigned int AEN12          : 1;
		unsigned int AEN13          : 1;
		unsigned int AEN14          : 1;
		unsigned int AEN15          : 1;
		unsigned int AEN16          : 1;
		unsigned int AEN17          : 1;
		unsigned int AEN18          : 1;
		unsigned int AEN19          : 1;
		unsigned int AEN20          : 1;
		unsigned int AEN21          : 1;
		unsigned int AEN22          : 1;
		unsigned int AEN23          : 1;
		unsigned int AEN24          : 1;
		unsigned int AEN25          : 1;
		unsigned int AEN26          : 1;
		unsigned int AEN27          : 1;
		unsigned int AEN28          : 1;
		unsigned int AEN29          : 1;
		unsigned int AEN30          : 1;
		unsigned int AEN31          : 1;
	} B;
	int I;
	unsigned int U;

} MLI1_AER_type;
#define MLI1_AER	(*( MLI1_AER_type *) 0xF010C1B8u)	/* Access Enable Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SLICE0         : 5;
		unsigned int SIZE0          : 3;
		unsigned int SLICE1         : 5;
		unsigned int SIZE1          : 3;
		unsigned int SLICE2         : 5;
		unsigned int SIZE2          : 3;
		unsigned int SLICE3         : 5;
		unsigned int SIZE3          : 3;
	} B;
	int I;
	unsigned int U;

} MLI1_ARR_type;
#define MLI1_ARR	(*( MLI1_ARR_type *) 0xF010C1BCu)	/* Access Range Register */


/* MCHK */
typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MOD_REV        : 8;
		/* const */ unsigned int MOD_TYPE       : 8;
		/* const */ unsigned int MOD_NUMBER     : 16;
	} B;
	int I;
	unsigned int U;

} MCHK_ID_type;
#define MCHK_ID	(*( MCHK_ID_type *) 0xF010C208u)	/* MCHK Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int MCHKIN         : 32;
	} B;
	int I;
	unsigned int U;

} MCHK_IR_type;
#define MCHK_IR	(*( MCHK_IR_type *) 0xF010C210u)	/* MCHK Memory Checker Input Register */

typedef volatile union
{
	struct
	{ 
		unsigned int MCHKR          : 32;
	} B;
	int I;
	unsigned int U;

} MCHK_RR_type;
#define MCHK_RR	(*( MCHK_RR_type *) 0xF010C214u)	/* Memory Checker Result Register */

typedef volatile union
{
	struct
	{ 
		unsigned int WO             : 31;
		unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} MCHK_WR_type;
#define MCHK_WR	(*( MCHK_WR_type *) 0xF010C220u)	/* Write Register */


/* CPS */
typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MOD_REV        : 8;
		/* const */ unsigned int MOD_TYPE       : 8;
		/* const */ unsigned int MOD_NUMBER     : 16;
	} B;
	int I;
	unsigned int U;

} CPS_ID_type;
#define CPS_ID	(*( CPS_ID_type *) 0xF7E0FF08u)	/* CPS Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CPU_SBSRC_type;
#define CPU_SBSRC	(*( CPU_SBSRC_type *) 0xF7E0FFBCu)	/* Software Break Service Request Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CPU_SRC3_type;
#define CPU_SRC3	(*( CPU_SRC3_type *) 0xF7E0FFF0u)	/* CPU Service Request Control Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CPU_SRC2_type;
#define CPU_SRC2	(*( CPU_SRC2_type *) 0xF7E0FFF4u)	/* CPU Service Request Control Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CPU_SRC1_type;
#define CPU_SRC1	(*( CPU_SRC1_type *) 0xF7E0FFF8u)	/* CPU Service Request Control Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CPU_SRC0_type;
#define CPU_SRC0	(*( CPU_SRC0_type *) 0xF7E0FFFCu)	/* CPU Service Request Control Register 0 */


/* MMU empty */
typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32                : 15;
		/* const */ unsigned __sfrbit32 NOMMU          : 1;
		/* const */ unsigned __sfrbit32                : 16;
	} B;
	int I;
	unsigned int U;

} MMU_CON_type;
#define MMU_CON	(*( MMU_CON_type *) 0xF7E18000u)	/* MMU Control Register */


/* EBU_LMB4 */
typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 AALIGN         : 1;	/* Address alignment */
		unsigned __sfrbit32                : 1;
		unsigned __sfrbit32 WAITRDC        : 3;	/* Read access wait states */
		unsigned __sfrbit32 ADDRC          : 2;	/* Address Cycles */
		unsigned __sfrbit32 WAITINV        : 1;	/* WAIT Level */
		unsigned __sfrbit32 WAIT           : 2;	/* Variable wait-state insertion */
		unsigned __sfrbit32 BCGEN          : 2;	/* Byte control signal timing */
		unsigned __sfrbit32 CMULT          : 3;	/* Wait cycle multiplier */
		unsigned __sfrbit32 CFG32          : 1;	/* Boot memory data width */
		unsigned __sfrbit32                : 16;
	} B;
	int I;
	unsigned int U;

} EBU_BOOTCFG_type;
#define EBU_BOOTCFG	(*( EBU_BOOTCFG_type *) 0xA0000004u)	/* External Boot Memory Configuration Word */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 DISR           : 1;	/* EBU module */
		/* const */ unsigned __sfrbit32 DISS           : 1;	/* EBU disable status bit */
		/* const */ unsigned __sfrbit32                : 30;
	} B;
	int I;
	unsigned int U;

} EBU_CLC_type;
#define EBU_CLC	(*( EBU_CLC_type *) 0xF8000000u)	/* EBU Clock Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 REVNUM         : 8;
		/* const */ unsigned __sfrbit32 ID32BIT        : 8;
		/* const */ unsigned __sfrbit32 MODNUM         : 16;
	} B;
	int I;
	unsigned int U;

} EBU_ID_type;
#define EBU_ID	(*( EBU_ID_type *) 0xF8000008u)	/* EBU Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32                : 1;
		unsigned __sfrbit32 EXTRECON       : 1;	/* External reconfiguration */
		unsigned __sfrbit32 EXTSVM         : 1;	/* Perform master in */
		unsigned __sfrbit32 EXTACC         : 1;	/* External access FPI-bus */
		unsigned __sfrbit32 EXTLOCK        : 1;	/* Lock external bus */
		unsigned __sfrbit32 ARBSYNC        : 1;	/* Arbitration evaluation */
		unsigned __sfrbit32 ARBMODE        : 2;	/* Arbitration mode */
		unsigned __sfrbit32 TIMEOUTC       : 8;	/* Time-out control */
		unsigned __sfrbit32 GLOBALCS       : 8;	/* Global chip select signal */
		unsigned __sfrbit32                : 3;
		unsigned __sfrbit32 CS0FAM         : 1;	/* CS0 fills address map */
		unsigned __sfrbit32 EMUFAM         : 1;	/* CSEMU fills address map */
		unsigned __sfrbit32 BFSSS          : 1;	/* Burst Flash Single Stage Sync */
		unsigned __sfrbit32                : 2;
	} B;
	int I;
	unsigned int U;

} EBU_CON_type;
#define EBU_CON	(*( EBU_CON_type *) 0xF8000010u)	/* EBU Global Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 FETBLEN0       : 4;	/* Fetch burst length (type 0) */
		unsigned __sfrbit32 FBBMSEL0       : 1;	/* Flash burst buffer (type 0) */
		unsigned __sfrbit32 WAITFUNC0      : 1;	/* Function of WAIT input (type 0) */
		unsigned __sfrbit32 EXTCLOCK       : 2;	/* Frequency of external clock */
		unsigned __sfrbit32 BFCMSEL        : 1;	/* Burst flash clock */
		unsigned __sfrbit32 EBSE0          : 1;	/* Early burst signal (type 0) */
		unsigned __sfrbit32 DBA0           : 1;	/* Burst Address Wrapping (type 0) */
		unsigned __sfrbit32 FDBKEN         : 1;	/* Burst flash clock feedback */
		unsigned __sfrbit32 DTALTNCY       : 4;	/* Latency cycles */
		unsigned __sfrbit32 FETBLEN1       : 4;	/* Fetch burst length (type 1) */
		unsigned __sfrbit32 FBBMSEL1       : 1;	/* Flash burst buffer (type 1) */
		unsigned __sfrbit32 WAITFUNC1      : 1;	/* Function of WAIT input (type 1) */
		unsigned __sfrbit32                : 3;
		unsigned __sfrbit32 EBSE1          : 1;	/* Early burst signal (type 1) */
		unsigned __sfrbit32 DBA1           : 1;	/* Burst Address Wrapping (type 1) */
		unsigned __sfrbit32                : 5;
	} B;
	int I;
	unsigned int U;

} EBU_BFCON_type;
#define EBU_BFCON	(*( EBU_BFCON_type *) 0xF8000020u)	/* Burst Flash Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 REGENAB        : 1;	/* Memory Region Enable */
		unsigned __sfrbit32 ALTENAB        : 1;	/* Alternate Segment Comparison */
		unsigned __sfrbit32                : 2;
		unsigned __sfrbit32 MASK           : 4;	/* Address Mask */
		unsigned __sfrbit32 ALTSEG         : 4;	/* Alternate Segment */
		unsigned __sfrbit32 BASE           : 20;	/* Base Address */
	} B;
	int I;
	unsigned int U;

} EBU_ADDRSEL0_type;
#define EBU_ADDRSEL0	(*( EBU_ADDRSEL0_type *) 0xF8000080u)	/* Address Select Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 REGENAB        : 1;	/* Memory Region Enable */
		unsigned __sfrbit32 ALTENAB        : 1;	/* Alternate Segment Comparison */
		unsigned __sfrbit32                : 2;
		unsigned __sfrbit32 MASK           : 4;	/* Address Mask */
		unsigned __sfrbit32 ALTSEG         : 4;	/* Alternate Segment */
		unsigned __sfrbit32 BASE           : 20;	/* Base Address */
	} B;
	int I;
	unsigned int U;

} EBU_ADDRSEL1_type;
#define EBU_ADDRSEL1	(*( EBU_ADDRSEL1_type *) 0xF8000088u)	/* Address Select Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 REGENAB        : 1;	/* Memory Region Enable */
		unsigned __sfrbit32 ALTENAB        : 1;	/* Alternate Segment Comparison */
		unsigned __sfrbit32                : 2;
		unsigned __sfrbit32 MASK           : 4;	/* Address Mask */
		unsigned __sfrbit32 ALTSEG         : 4;	/* Alternate Segment */
		unsigned __sfrbit32 BASE           : 20;	/* Base Address */
	} B;
	int I;
	unsigned int U;

} EBU_ADDRSEL2_type;
#define EBU_ADDRSEL2	(*( EBU_ADDRSEL2_type *) 0xF8000090u)	/* Address Select Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 REGENAB        : 1;	/* Memory Region Enable */
		unsigned __sfrbit32 ALTENAB        : 1;	/* Alternate Segment Comparison */
		unsigned __sfrbit32                : 2;
		unsigned __sfrbit32 MASK           : 4;	/* Address Mask */
		unsigned __sfrbit32 ALTSEG         : 4;	/* Alternate Segment */
		unsigned __sfrbit32 BASE           : 20;	/* Base Address */
	} B;
	int I;
	unsigned int U;

} EBU_ADDRSEL3_type;
#define EBU_ADDRSEL3	(*( EBU_ADDRSEL3_type *) 0xF8000098u)	/* Address Select Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 MULTMAP        : 7;	/* Multiplier map */
		unsigned __sfrbit32                : 1;
		unsigned __sfrbit32 WEAKPREFETCH   : 1;	/* Weak prefetch */
		unsigned __sfrbit32 AALIGN         : 1;	/* Address alignment */
		unsigned __sfrbit32 CTYPE          : 2;	/* Cycle type */
		unsigned __sfrbit32                : 1;
		unsigned __sfrbit32 CMULT          : 3;	/* Cycle multiplier */
		unsigned __sfrbit32 ENDIAN         : 1;	/* Endian mode */
		unsigned __sfrbit32 DLOAD          : 1;	/* Data upload */
		unsigned __sfrbit32 PREFETCH       : 1;	/* Prefetch mechanism */
		unsigned __sfrbit32 WAITINV        : 1;	/* Reversed polarity at WAIT */
		unsigned __sfrbit32 BCGEN          : 2;	/* Signal timing mode */
		unsigned __sfrbit32 PORTW          : 2;	/* Port width */
		unsigned __sfrbit32 WAIT           : 2;	/* External wait state */
		unsigned __sfrbit32 XCMDDELAY      : 2;	/* External command delay */
		unsigned __sfrbit32 AGEN           : 3;	/* Address generation */
		unsigned __sfrbit32 WRITE          : 1;	/* Write protection */
	} B;
	int I;
	unsigned int U;

} EBU_BUSCON0_type;
#define EBU_BUSCON0	(*( EBU_BUSCON0_type *) 0xF80000C0u)	/* Bus Configuration Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 MULTMAP        : 7;	/* Multiplier map */
		unsigned __sfrbit32                : 1;
		unsigned __sfrbit32 WEAKPREFETCH   : 1;	/* Weak prefetch */
		unsigned __sfrbit32 AALIGN         : 1;	/* Address alignment */
		unsigned __sfrbit32 CTYPE          : 2;	/* Cycle type */
		unsigned __sfrbit32                : 1;
		unsigned __sfrbit32 CMULT          : 3;	/* Cycle multiplier */
		unsigned __sfrbit32 ENDIAN         : 1;	/* Endian mode */
		unsigned __sfrbit32 DLOAD          : 1;	/* Data upload */
		unsigned __sfrbit32 PREFETCH       : 1;	/* Prefetch mechanism */
		unsigned __sfrbit32 WAITINV        : 1;	/* Reversed polarity at WAIT */
		unsigned __sfrbit32 BCGEN          : 2;	/* Signal timing mode */
		unsigned __sfrbit32 PORTW          : 2;	/* Port width */
		unsigned __sfrbit32 WAIT           : 2;	/* External wait state */
		unsigned __sfrbit32 XCMDDELAY      : 2;	/* External command delay */
		unsigned __sfrbit32 AGEN           : 3;	/* Address generation */
		unsigned __sfrbit32 WRITE          : 1;	/* Write protection */
	} B;
	int I;
	unsigned int U;

} EBU_BUSCON1_type;
#define EBU_BUSCON1	(*( EBU_BUSCON1_type *) 0xF80000C8u)	/* Bus Configuration Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 MULTMAP        : 7;	/* Multiplier map */
		unsigned __sfrbit32                : 1;
		unsigned __sfrbit32 WEAKPREFETCH   : 1;	/* Weak prefetch */
		unsigned __sfrbit32 AALIGN         : 1;	/* Address alignment */
		unsigned __sfrbit32 CTYPE          : 2;	/* Cycle type */
		unsigned __sfrbit32                : 1;
		unsigned __sfrbit32 CMULT          : 3;	/* Cycle multiplier */
		unsigned __sfrbit32 ENDIAN         : 1;	/* Endian mode */
		unsigned __sfrbit32 DLOAD          : 1;	/* Data upload */
		unsigned __sfrbit32 PREFETCH       : 1;	/* Prefetch mechanism */
		unsigned __sfrbit32 WAITINV        : 1;	/* Reversed polarity at WAIT */
		unsigned __sfrbit32 BCGEN          : 2;	/* Signal timing mode */
		unsigned __sfrbit32 PORTW          : 2;	/* Port width */
		unsigned __sfrbit32 WAIT           : 2;	/* External wait state */
		unsigned __sfrbit32 XCMDDELAY      : 2;	/* External command delay */
		unsigned __sfrbit32 AGEN           : 3;	/* Address generation */
		unsigned __sfrbit32 WRITE          : 1;	/* Write protection */
	} B;
	int I;
	unsigned int U;

} EBU_BUSCON2_type;
#define EBU_BUSCON2	(*( EBU_BUSCON2_type *) 0xF80000D0u)	/* Bus Configuration Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 MULTMAP        : 7;	/* Multiplier map */
		unsigned __sfrbit32                : 1;
		unsigned __sfrbit32 WEAKPREFETCH   : 1;	/* Weak prefetch */
		unsigned __sfrbit32 AALIGN         : 1;	/* Address alignment */
		unsigned __sfrbit32 CTYPE          : 2;	/* Cycle type */
		unsigned __sfrbit32                : 1;
		unsigned __sfrbit32 CMULT          : 3;	/* Cycle multiplier */
		unsigned __sfrbit32 ENDIAN         : 1;	/* Endian mode */
		unsigned __sfrbit32 DLOAD          : 1;	/* Data upload */
		unsigned __sfrbit32 PREFETCH       : 1;	/* Prefetch mechanism */
		unsigned __sfrbit32 WAITINV        : 1;	/* Reversed polarity at WAIT */
		unsigned __sfrbit32 BCGEN          : 2;	/* Signal timing mode */
		unsigned __sfrbit32 PORTW          : 2;	/* Port width */
		unsigned __sfrbit32 WAIT           : 2;	/* External wait state */
		unsigned __sfrbit32 XCMDDELAY      : 2;	/* External command delay */
		unsigned __sfrbit32 AGEN           : 3;	/* Address generation */
		unsigned __sfrbit32 WRITE          : 1;	/* Write protection */
	} B;
	int I;
	unsigned int U;

} EBU_BUSCON3_type;
#define EBU_BUSCON3	(*( EBU_BUSCON3_type *) 0xF80000D8u)	/* Bus Configuration Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 DTACS          : 4;	/* Between different regions */
		unsigned __sfrbit32 DTARDWR        : 4;	/* Between read and write accesses */
		unsigned __sfrbit32 WRRECOVC       : 3;	/* After write accesses */
		unsigned __sfrbit32 RDRECOVC       : 3;	/* After read accesses */
		unsigned __sfrbit32 DATAC          : 2;	/* Write accesses */
		unsigned __sfrbit32 BURSTC         : 3;	/* During burst accesses */
		unsigned __sfrbit32 WAITWRC        : 3;	/* Programmed for wait accesses */
		unsigned __sfrbit32 WAITRDC        : 3;	/* Programmed for read accesses */
		unsigned __sfrbit32 CMDDELAY       : 3;	/* Programmed command */
		unsigned __sfrbit32                : 2;
		unsigned __sfrbit32 ADDRC          : 2;	/* Address Cycles */
	} B;
	int I;
	unsigned int U;

} EBU_BUSAP0_type;
#define EBU_BUSAP0	(*( EBU_BUSAP0_type *) 0xF8000100u)	/* Bus Access Parameter Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 DTACS          : 4;	/* Between different regions */
		unsigned __sfrbit32 DTARDWR        : 4;	/* Between read and write accesses */
		unsigned __sfrbit32 WRRECOVC       : 3;	/* After write accesses */
		unsigned __sfrbit32 RDRECOVC       : 3;	/* After read accesses */
		unsigned __sfrbit32 DATAC          : 2;	/* Write accesses */
		unsigned __sfrbit32 BURSTC         : 3;	/* During burst accesses */
		unsigned __sfrbit32 WAITWRC        : 3;	/* Programmed for wait accesses */
		unsigned __sfrbit32 WAITRDC        : 3;	/* Programmed for read accesses */
		unsigned __sfrbit32 CMDDELAY       : 3;	/* Programmed command */
		unsigned __sfrbit32                : 2;
		unsigned __sfrbit32 ADDRC          : 2;	/* Address Cycles */
	} B;
	int I;
	unsigned int U;

} EBU_BUSAP1_type;
#define EBU_BUSAP1	(*( EBU_BUSAP1_type *) 0xF8000108u)	/* Bus Access Parameter Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 DTACS          : 4;	/* Between different regions */
		unsigned __sfrbit32 DTARDWR        : 4;	/* Between read and write accesses */
		unsigned __sfrbit32 WRRECOVC       : 3;	/* After write accesses */
		unsigned __sfrbit32 RDRECOVC       : 3;	/* After read accesses */
		unsigned __sfrbit32 DATAC          : 2;	/* Write accesses */
		unsigned __sfrbit32 BURSTC         : 3;	/* During burst accesses */
		unsigned __sfrbit32 WAITWRC        : 3;	/* Programmed for wait accesses */
		unsigned __sfrbit32 WAITRDC        : 3;	/* Programmed for read accesses */
		unsigned __sfrbit32 CMDDELAY       : 3;	/* Programmed command */
		unsigned __sfrbit32                : 2;
		unsigned __sfrbit32 ADDRC          : 2;	/* Address Cycles */
	} B;
	int I;
	unsigned int U;

} EBU_BUSAP2_type;
#define EBU_BUSAP2	(*( EBU_BUSAP2_type *) 0xF8000110u)	/* Bus Access Parameter Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 DTACS          : 4;	/* Between different regions */
		unsigned __sfrbit32 DTARDWR        : 4;	/* Between read and write accesses */
		unsigned __sfrbit32 WRRECOVC       : 3;	/* After write accesses */
		unsigned __sfrbit32 RDRECOVC       : 3;	/* After read accesses */
		unsigned __sfrbit32 DATAC          : 2;	/* Write accesses */
		unsigned __sfrbit32 BURSTC         : 3;	/* During burst accesses */
		unsigned __sfrbit32 WAITWRC        : 3;	/* Programmed for wait accesses */
		unsigned __sfrbit32 WAITRDC        : 3;	/* Programmed for read accesses */
		unsigned __sfrbit32 CMDDELAY       : 3;	/* Programmed command */
		unsigned __sfrbit32                : 2;
		unsigned __sfrbit32 ADDRC          : 2;	/* Address Cycles */
	} B;
	int I;
	unsigned int U;

} EBU_BUSAP3_type;
#define EBU_BUSAP3	(*( EBU_BUSAP3_type *) 0xF8000118u)	/* Bus Access Parameter Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 REGENAB        : 1;	/* Memory Region Enable */
		unsigned __sfrbit32 ALTENAB        : 1;	/* Alternate Segment Comparison */
		unsigned __sfrbit32                : 2;
		unsigned __sfrbit32 MASK           : 4;	/* Address Mask */
		unsigned __sfrbit32 ALTSEG         : 4;	/* Alternate Segment */
		unsigned __sfrbit32 BASE           : 20;	/* Base Address */
	} B;
	int I;
	unsigned int U;

} EBU_EMUAS_type;
#define EBU_EMUAS	(*( EBU_EMUAS_type *) 0xF8000160u)	/* Emulator Address Select Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 MULTMAP        : 7;	/* Multiplier map */
		unsigned __sfrbit32                : 1;
		unsigned __sfrbit32 WEAKPREFETCH   : 1;	/* Weak prefetch */
		unsigned __sfrbit32 AALIGN         : 1;	/* Address alignment */
		unsigned __sfrbit32 CTYPE          : 2;	/* Cycle type */
		unsigned __sfrbit32                : 1;
		unsigned __sfrbit32 CMULT          : 3;	/* Cycle multiplier */
		unsigned __sfrbit32 ENDIAN         : 1;	/* Endian mode */
		unsigned __sfrbit32 DLOAD          : 1;	/* Data upload */
		unsigned __sfrbit32 PREFETCH       : 1;	/* Prefetch mechanism */
		unsigned __sfrbit32 WAITINV        : 1;	/* Reversed polarity at WAIT */
		unsigned __sfrbit32 BCGEN          : 2;	/* Signal timing mode */
		unsigned __sfrbit32 PORTW          : 2;	/* Port width */
		unsigned __sfrbit32 WAIT           : 2;	/* External wait state */
		unsigned __sfrbit32 XCMDDELAY      : 2;	/* External command delay */
		unsigned __sfrbit32 AGEN           : 3;	/* Address generation */
		unsigned __sfrbit32 WRITE          : 1;	/* Write protection */
	} B;
	int I;
	unsigned int U;

} EBU_EMUBC_type;
#define EBU_EMUBC	(*( EBU_EMUBC_type *) 0xF8000168u)	/* Emulator Bus Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 DTACS          : 4;	/* Between different regions */
		unsigned __sfrbit32 DTARDWR        : 4;	/* Between read and write accesses */
		unsigned __sfrbit32 WRRECOVC       : 3;	/* After write accesses */
		unsigned __sfrbit32 RDRECOVC       : 3;	/* After read accesses */
		unsigned __sfrbit32 DATAC          : 2;	/* Write accesses */
		unsigned __sfrbit32 BURSTC         : 3;	/* During burst accesses */
		unsigned __sfrbit32 WAITWRC        : 3;	/* Programmed for wait accesses */
		unsigned __sfrbit32 WAITRDC        : 3;	/* Programmed for read accesses */
		unsigned __sfrbit32 CMDDELAY       : 3;	/* Programmed command */
		unsigned __sfrbit32                : 2;
		unsigned __sfrbit32 ADDRC          : 2;	/* Address Cycles */
	} B;
	int I;
	unsigned int U;

} EBU_EMUBAP_type;
#define EBU_EMUBAP	(*( EBU_EMUBAP_type *) 0xF8000170u)	/* Emulator Bus Access Parameter Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 OVERLAY        : 8;	/* Overlay chip select */
		unsigned __sfrbit32                : 24;
	} B;
	int I;
	unsigned int U;

} EBU_EMUOVL_type;
#define EBU_EMUOVL	(*( EBU_EMUOVL_type *) 0xF8000178u)	/* Emulator Overlay Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 DIP            : 1;
		unsigned __sfrbit32                : 31;
	} B;
	int I;
	unsigned int U;

} EBU_USERCON_type;
#define EBU_USERCON	(*( EBU_USERCON_type *) 0xF8000190u)	/* Test/Configuration Register */


/* PMU */
typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MOD_REV        : 8;
		/* const */ unsigned int MOD_TYPE       : 8;
		/* const */ unsigned int MOD_NUMBER     : 16;
	} B;
	int I;
	unsigned int U;

} PMU_ID_type;
#define PMU_ID	(*( PMU_ID_type *) 0xF8000508u)	/* PMU Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 SFRF           : 7;
		/* const */ unsigned __sfrbit32 FRF            : 1;
		unsigned __sfrbit32 STPTRF         : 7;
		/* const */ unsigned __sfrbit32 TPTRF          : 1;
		unsigned __sfrbit32 SORC           : 4;
		unsigned __sfrbit32                : 12;
	} B;
	int I;
	unsigned int U;

} PMU_TPCON_type;
#define PMU_TPCON	(*( PMU_TPCON_type *) 0xF8000510u)	/* PMU Tuning Protection Control Register */


/* FLASH */
typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MOD_REV        : 8;
		/* const */ unsigned int MOD_TYPE       : 8;
		/* const */ unsigned int MOD_NUMBER     : 16;
	} B;
	int I;
	unsigned int U;

} FLASH_ID_type;
#define FLASH_ID	(*( FLASH_ID_type *) 0xF8002008u)	/* Flash Module Identification Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int PBUSY          : 1;
		/* const */ unsigned int                : 1;
		/* const */ unsigned int D0BUSY         : 1;
		/* const */ unsigned int D1BUSY         : 1;
		/* const */ unsigned int PROG           : 1;
		/* const */ unsigned int ERASE          : 1;
		/* const */ unsigned int PFPAGE         : 1;
		/* const */ unsigned int DFPAGE         : 1;
		/* const */ unsigned int PFOPER         : 1;
		/* const */ unsigned int DFOPER         : 1;
		/* const */ unsigned int SQER           : 1;
		/* const */ unsigned int PROER          : 1;
		/* const */ unsigned int PFSBER         : 1;
		/* const */ unsigned int DFSBER         : 1;
		/* const */ unsigned int PFDBER         : 1;
		/* const */ unsigned int DFDBER         : 1;
		/* const */ unsigned int PROIN          : 1;
		/* const */ unsigned int                : 1;
		/* const */ unsigned int RPROIN         : 1;
		/* const */ unsigned int RPRODIS        : 1;
		/* const */ unsigned int                : 1;
		/* const */ unsigned int WPROIN0        : 1;
		/* const */ unsigned int WPROIN1        : 1;
		/* const */ unsigned int WPROIN2        : 1;
		/* const */ unsigned int                : 1;
		/* const */ unsigned int WPRODIS0       : 1;
		/* const */ unsigned int WPRODIS1       : 1;
		/* const */ unsigned int                : 1;
		/* const */ unsigned int SLM            : 1;
		/* const */ unsigned int VIS            : 1;
		/* const */ unsigned int ORIER          : 1;
		/* const */ unsigned int OVER           : 1;
	} B;
	int I;
	unsigned int U;

} FLASH_FSR_type;
#define FLASH_FSR	(*( FLASH_FSR_type *) 0xF8002010u)	/* Flash Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int WSPFLASH       : 3;
		unsigned int WSECPF         : 1;
		unsigned int WSWLHIT        : 3;
		unsigned int                : 1;
		unsigned int WSDFLASH       : 3;
		unsigned int WSECDF         : 1;
		unsigned int                : 2;
		unsigned int ESLDIS         : 1;
		unsigned int SLEEPFSD       : 1;
		/* const */ unsigned int RPA            : 1;
		unsigned int DCF            : 1;
		unsigned int DDF            : 1;
		unsigned int DDFDBG         : 1;
		unsigned int DDFDMA         : 1;
		unsigned int DDFPCP         : 1;
		unsigned int                : 3;
		unsigned int SQERM          : 1;
		unsigned int PROERM         : 1;
		unsigned int PFSBERM        : 1;
		unsigned int DFSBERM        : 1;
		unsigned int PFDBERM        : 1;
		unsigned int DFDBERM        : 1;
		unsigned int EOBM           : 1;
	} B;
	int I;
	unsigned int U;

} FLASH_FCON_type;
#define FLASH_FCON	(*( FLASH_FCON_type *) 0xF8002014u)	/* Flash Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned int MARGIN0        : 2;
		unsigned int MARGIN1        : 2;
		unsigned int                : 11;
		unsigned int TRAPDIS        : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} FLASH_MARP_type;
#define FLASH_MARP	(*( FLASH_MARP_type *) 0xF8002018u)	/* Margin Control Register PFlash */

typedef volatile union
{
	struct
	{ 
		unsigned int MARGIN0        : 2;
		unsigned int MARGIN1        : 2;
		unsigned int                : 11;
		unsigned int TRAPDIS        : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} FLASH_MARD_type;
#define FLASH_MARD	(*( FLASH_MARD_type *) 0xF800201Cu)	/* Margin Control Register DFlash */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int S0L            : 1;
		/* const */ unsigned int S1L            : 1;
		/* const */ unsigned int S2L            : 1;
		/* const */ unsigned int S3L            : 1;
		/* const */ unsigned int S4L            : 1;
		/* const */ unsigned int S5L            : 1;
		/* const */ unsigned int S6L            : 1;
		/* const */ unsigned int S7L            : 1;
		/* const */ unsigned int S8L            : 1;
		/* const */ unsigned int S9L            : 1;
		/* const */ unsigned int S10L           : 1;
		/* const */ unsigned int S11L           : 1;
		/* const */ unsigned int S12L           : 1;
		/* const */ unsigned int                : 2;
		/* const */ unsigned int RPRO           : 1;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} FLASH_PROCON0_type;
#define FLASH_PROCON0	(*( FLASH_PROCON0_type *) 0xF8002020u)	/* Flash Protection Configuration User 0 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int S0L            : 1;
		/* const */ unsigned int S1L            : 1;
		/* const */ unsigned int S2L            : 1;
		/* const */ unsigned int S3L            : 1;
		/* const */ unsigned int S4L            : 1;
		/* const */ unsigned int S5L            : 1;
		/* const */ unsigned int S6L            : 1;
		/* const */ unsigned int S7L            : 1;
		/* const */ unsigned int S8L            : 1;
		/* const */ unsigned int S9L            : 1;
		/* const */ unsigned int S10L           : 1;
		/* const */ unsigned int S11L           : 1;
		/* const */ unsigned int S12L           : 1;
		/* const */ unsigned int                : 19;
	} B;
	int I;
	unsigned int U;

} FLASH_PROCON1_type;
#define FLASH_PROCON1	(*( FLASH_PROCON1_type *) 0xF8002024u)	/* Flash Protection Configuration User 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int S0L            : 1;
		/* const */ unsigned int S1L            : 1;
		/* const */ unsigned int S2L            : 1;
		/* const */ unsigned int S3L            : 1;
		/* const */ unsigned int S4L            : 1;
		/* const */ unsigned int S5L            : 1;
		/* const */ unsigned int S6L            : 1;
		/* const */ unsigned int S7L            : 1;
		/* const */ unsigned int S8L            : 1;
		/* const */ unsigned int S9L            : 1;
		/* const */ unsigned int S10L           : 1;
		/* const */ unsigned int S11L           : 1;
		/* const */ unsigned int S12L           : 1;
		/* const */ unsigned int                : 19;
	} B;
	int I;
	unsigned int U;

} FLASH_PROCON2_type;
#define FLASH_PROCON2	(*( FLASH_PROCON2_type *) 0xF8002028u)	/* Flash Protection Configuration User 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int TE             : 1;
		unsigned int TM             : 1;
		unsigned int ECENCDIS       : 1;
		unsigned int ECDECDIS       : 1;
		unsigned int CONFSE         : 1;
		unsigned int EPS            : 1;
		unsigned int FSRAMEN        : 1;
		unsigned int EEAS           : 1;
		unsigned int WRFINIT        : 1;
		unsigned int SEAMPDIS       : 1;
		unsigned int                : 22;
	} B;
	int I;
	unsigned int U;

} FLASH_CFTEST_type;
#define FLASH_CFTEST	(*( FLASH_CFTEST_type *) 0xF8002100u)	/* CPU Flash Test Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ECC_WCODE      : 8;
		unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} FLASH_ECCW_type;
#define FLASH_ECCW	(*( FLASH_ECCW_type *) 0xF8002104u)	/* ECC Write Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ECC_RCODE      : 8;
		unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} FLASH_ECCR_type;
#define FLASH_ECCR	(*( FLASH_ECCR_type *) 0xF8002108u)	/* ECC Read Register */


/* DMU */
typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MOD_REV        : 8;
		/* const */ unsigned int MOD_TYPE       : 8;
		/* const */ unsigned int MOD_NUMBER     : 16;
	} B;
	int I;
	unsigned int U;

} DMU_ID_type;
#define DMU_ID	(*( DMU_ID_type *) 0xF8010108u)	/* DMU Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CA0EN          : 1;
		unsigned int CA1EN          : 1;
		unsigned int                : 14;
		unsigned int BCCH0          : 8;
		unsigned int BCCH1          : 8;
	} B;
	int I;
	unsigned int U;

} DMU_CSCACTL_type;
#define DMU_CSCACTL	(*( DMU_CSCACTL_type *) 0xF8010110u)	/* CPU SRAM Control Array Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DICH0          : 16;
		unsigned int DICH1          : 16;
	} B;
	int I;
	unsigned int U;

} DMU_CSCADIN_type;
#define DMU_CSCADIN	(*( DMU_CSCADIN_type *) 0xF8010118u)	/* CPU SRAM Control Array Data In Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DOCH0          : 16;
		/* const */ unsigned int DOCH1          : 16;
	} B;
	int I;
	unsigned int U;

} DMU_CSCADOUT_type;
#define DMU_CSCADOUT	(*( DMU_CSCADOUT_type *) 0xF801011Cu)	/* CPU SRAM Control Array Data Out Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 1;
		unsigned int OBASE          : 15;
		unsigned int                : 12;
		/* const */ unsigned int RC0            : 1;
		/* const */ unsigned int RC1            : 1;
		/* const */ unsigned int IEMS           : 1;
		unsigned int OVEN           : 1;
	} B;
	int I;
	unsigned int U;

} DMU_RABR_type;
#define DMU_RABR0	(*( DMU_RABR_type *) 0xF8010120u)	/* Redirected Address Base Register 0 */
#define DMU_RABR1	(*( DMU_RABR_type *) 0xF801012Cu)	/* Redirected Address Base Register 1 */
#define DMU_RABR2	(*( DMU_RABR_type *) 0xF8010138u)	/* Redirected Address Base Register 2 */
#define DMU_RABR3	(*( DMU_RABR_type *) 0xF8010144u)	/* Redirected Address Base Register 3 */
#define DMU_RABR4	(*( DMU_RABR_type *) 0xF8010150u)	/* Redirected Address Base Register 4 */
#define DMU_RABR5	(*( DMU_RABR_type *) 0xF801015Cu)	/* Redirected Address Base Register 5 */
#define DMU_RABR6	(*( DMU_RABR_type *) 0xF8010168u)	/* Redirected Address Base Register 6 */
#define DMU_RABR7	(*( DMU_RABR_type *) 0xF8010174u)	/* Redirected Address Base Register 7 */
#define DMU_RABR8	(*( DMU_RABR_type *) 0xF8010180u)	/* Redirected Address Base Register 8 */
#define DMU_RABR9	(*( DMU_RABR_type *) 0xF801018Cu)	/* Redirected Address Base Register 9 */
#define DMU_RABR10	(*( DMU_RABR_type *) 0xF8010198u)	/* Redirected Address Base Register 10 */
#define DMU_RABR11	(*( DMU_RABR_type *) 0xF80101A4u)	/* Redirected Address Base Register 11 */
#define DMU_RABR12	(*( DMU_RABR_type *) 0xF80101B0u)	/* Redirected Address Base Register 12 */
#define DMU_RABR13	(*( DMU_RABR_type *) 0xF80101BCu)	/* Redirected Address Base Register 13 */
#define DMU_RABR14	(*( DMU_RABR_type *) 0xF80101C8u)	/* Redireced Address Base Register 14 */
#define DMU_RABR15	(*( DMU_RABR_type *) 0xF80101D4u)	/* Redirected Address Base Register 15 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 1;
		unsigned int TBASE          : 27;
		unsigned int TSEG           : 4;
	} B;
	int I;
	unsigned int U;

} DMU_OTAR_type;
#define DMU_OTAR0	(*( DMU_OTAR_type *) 0xF8010124u)	/* Overlay Target Address Register 0 */
#define DMU_OTAR1	(*( DMU_OTAR_type *) 0xF8010130u)	/* Overlay Target Address Register 1 */
#define DMU_OTAR2	(*( DMU_OTAR_type *) 0xF801013Cu)	/* Overlay Target Address Register 2 */
#define DMU_OTAR3	(*( DMU_OTAR_type *) 0xF8010148u)	/* Overlay Target Address Register 3 */
#define DMU_OTAR4	(*( DMU_OTAR_type *) 0xF8010154u)	/* Overlay Target Address Register 4 */
#define DMU_OTAR5	(*( DMU_OTAR_type *) 0xF8010160u)	/* Overlay Target Address Register 5 */
#define DMU_OTAR6	(*( DMU_OTAR_type *) 0xF801016Cu)	/* Overlay Target Address Register 6 */
#define DMU_OTAR7	(*( DMU_OTAR_type *) 0xF8010178u)	/* Overlay Target Address Register 7 */
#define DMU_OTAR8	(*( DMU_OTAR_type *) 0xF8010184u)	/* Overlay Target Address Register 8 */
#define DMU_OTAR9	(*( DMU_OTAR_type *) 0xF8010190u)	/* Overlay Target Address Register 9 */
#define DMU_OTAR10	(*( DMU_OTAR_type *) 0xF801019Cu)	/* Overlay Target Address Register 10 */
#define DMU_OTAR11	(*( DMU_OTAR_type *) 0xF80101A8u)	/* Overlay Target Address Register 11 */
#define DMU_OTAR12	(*( DMU_OTAR_type *) 0xF80101B4u)	/* Overlay Target Address Register 12 */
#define DMU_OTAR13	(*( DMU_OTAR_type *) 0xF80101C0u)	/* Overlay Target Address Register 13 */
#define DMU_OTAR14	(*( DMU_OTAR_type *) 0xF80101CCu)	/* Overlay Target Address Register 14 */
#define DMU_OTAR15	(*( DMU_OTAR_type *) 0xF80101D8u)	/* Overlay Target Address Register 15 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int                : 1;
		unsigned int OMASK          : 8;
		/* const */ unsigned int ONE            : 19;
		/* const */ unsigned int                : 4;
	} B;
	int I;
	unsigned int U;

} DMU_OMASK_type;
#define DMU_OMASK0	(*( DMU_OMASK_type *) 0xF8010128u)	/* Overlay Mask Register 0 */
#define DMU_OMASK1	(*( DMU_OMASK_type *) 0xF8010134u)	/* Overlay Mask Register 1 */
#define DMU_OMASK2	(*( DMU_OMASK_type *) 0xF8010140u)	/* Overlay Mask Register 2 */
#define DMU_OMASK3	(*( DMU_OMASK_type *) 0xF801014Cu)	/* Overlay Mask Register 3 */
#define DMU_OMASK4	(*( DMU_OMASK_type *) 0xF8010158u)	/* Overlay Mask Register 4 */
#define DMU_OMASK5	(*( DMU_OMASK_type *) 0xF8010164u)	/* Overlay Mask Register 5 */
#define DMU_OMASK6	(*( DMU_OMASK_type *) 0xF8010170u)	/* Overlay Mask Register 6 */
#define DMU_OMASK7	(*( DMU_OMASK_type *) 0xF801017Cu)	/* Overlay Mask Register 7 */
#define DMU_OMASK8	(*( DMU_OMASK_type *) 0xF8010188u)	/* Overlay Mask Register 8 */
#define DMU_OMASK9	(*( DMU_OMASK_type *) 0xF8010194u)	/* Overlay Mask Register 9 */
#define DMU_OMASK10	(*( DMU_OMASK_type *) 0xF80101A0u)	/* Overlay Mask Register 10 */
#define DMU_OMASK11	(*( DMU_OMASK_type *) 0xF80101ACu)	/* Overlay Mask Register 11 */
#define DMU_OMASK12	(*( DMU_OMASK_type *) 0xF80101B8u)	/* Overlay Mask Register 12 */
#define DMU_OMASK13	(*( DMU_OMASK_type *) 0xF80101C4u)	/* Overlay Mask Register 13 */
#define DMU_OMASK14	(*( DMU_OMASK_type *) 0xF80101D0u)	/* Overlay Mask Register 14 */
#define DMU_OMASK15	(*( DMU_OMASK_type *) 0xF80101DCu)	/* Overlay Mask Register 15 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int STBLOCK        : 1;
		unsigned int STBULK         : 3;
		unsigned int STBSLK         : 4;
		unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} DMU_SBRCTR_type;
#define DMU_SBRCTR	(*( DMU_SBRCTR_type *) 0xF80101E0u)	/* Stand-by SRAM Control Register */


/* DBCU */
typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int REV            : 8;
		/* const */ unsigned int MOD_32B        : 8;
		/* const */ unsigned int MOD            : 16;
	} B;
	int I;
	unsigned int U;

} DBCU_ID_type;
#define DBCU_ID	(*( DBCU_ID_type *) 0xF87FFA08u)	/* DBCU Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 LEC            : 1;
		/* const */ unsigned __sfrbit32                : 3;
		/* const */ unsigned __sfrbit32 USER_ATT       : 8;
		/* const */ unsigned __sfrbit32                : 2;
		/* const */ unsigned __sfrbit32 NOS            : 1;
		/* const */ unsigned __sfrbit32 LOC            : 1;
		/* const */ unsigned __sfrbit32 ACK            : 3;
		/* const */ unsigned __sfrbit32 UIS            : 1;
		/* const */ unsigned __sfrbit32                : 1;
		/* const */ unsigned __sfrbit32 SVM            : 1;
		/* const */ unsigned __sfrbit32 WR             : 1;
		/* const */ unsigned __sfrbit32 RD             : 1;
		/* const */ unsigned __sfrbit32 TAG            : 3;
		/* const */ unsigned __sfrbit32                : 1;
		/* const */ unsigned __sfrbit32 OPC            : 4;
	} B;
	int I;
	unsigned int U;

} DBCU_LEATT_type;
#define DBCU_LEATT	(*( DBCU_LEATT_type *) 0xF87FFA20u)	/* LMB Error Attributes Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 LEADDR         : 32;
	} B;
	int I;
	unsigned int U;

} DBCU_LEADDR_type;
#define DBCU_LEADDR	(*( DBCU_LEADDR_type *) 0xF87FFA24u)	/* LMB Error Addres Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 LEDAT          : 32;
	} B;
	int I;
	unsigned int U;

} DBCU_LEDATL_type;
#define DBCU_LEDATL	(*( DBCU_LEDATL_type *) 0xF87FFA28u)	/* LMB Error Data Register (32 LSB's) */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 LEDAT          : 32;
	} B;
	int I;
	unsigned int U;

} DBCU_LEDATH_type;
#define DBCU_LEDATH	(*( DBCU_LEDATH_type *) 0xF87FFA2Cu)	/* LMB Error Data Register (32 MSB's) */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 SRPN           : 8;
		unsigned __sfrbit32                : 2;
		/* const */ unsigned __sfrbit32 TOS            : 1;
		unsigned __sfrbit32                : 1;
		unsigned __sfrbit32 SRE            : 1;
		/* const */ unsigned __sfrbit32 SRR            : 1;
		unsigned __sfrbit32 CLRR           : 1;
		unsigned __sfrbit32 SETR           : 1;
		unsigned __sfrbit32                : 16;
	} B;
	int I;
	unsigned int U;

} DBCU_SRC_type;
#define DBCU_SRC	(*( DBCU_SRC_type *) 0xF87FFAFCu)	/* DBCU Service Request Control Register */


/* DMI */
typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MOD_REV        : 8;
		/* const */ unsigned int MOD_TYPE       : 8;
		/* const */ unsigned int MOD_NUMBER     : 16;
	} B;
	int I;
	unsigned int U;

} DMI_ID_type;
#define DMI_ID	(*( DMI_ID_type *) 0xF87FFC08u)	/* DMI Module Identification Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DCSZ           : 2;
		/* const */ unsigned int                : 2;
		/* const */ unsigned int DMEMSZ         : 3;
		/* const */ unsigned int                : 25;
	} B;
	int I;
	unsigned int U;

} DMI_CON_type;
#define DMI_CON	(*( DMI_CON_type *) 0xF87FFC10u)	/* DMI Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int LRESTF         : 1;
		/* const */ unsigned int SRESTF         : 1;
		/* const */ unsigned int LFESTF         : 1;
		/* const */ unsigned int SFESTF         : 1;
		/* const */ unsigned int LCESTF         : 1;
		/* const */ unsigned int SCESTF         : 1;
		/* const */ unsigned int CRLESTF        : 1;
		/* const */ unsigned int CRSESTF        : 1;
		/* const */ unsigned int CWLESTF        : 1;
		/* const */ unsigned int CWSESTF        : 1;
		/* const */ unsigned int CFESTF         : 1;
		/* const */ unsigned int CMESTF         : 1;
		/* const */ unsigned int                : 20;
	} B;
	int I;
	unsigned int U;

} DMI_STR_type;
#define DMI_STR	(*( DMI_STR_type *) 0xF87FFC18u)	/* DMI Synchronous Trap Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int LREATF         : 1;
		/* const */ unsigned int SREATF         : 1;
		/* const */ unsigned int LFEATF         : 1;
		/* const */ unsigned int SFEATF         : 1;
		/* const */ unsigned int LCEATF         : 1;
		/* const */ unsigned int SCEATF         : 1;
		/* const */ unsigned int CRLEATF        : 1;
		/* const */ unsigned int CRSEATF        : 1;
		/* const */ unsigned int CWLEATF        : 1;
		/* const */ unsigned int CWSEATF        : 1;
		/* const */ unsigned int CFEATF         : 1;
		/* const */ unsigned int CMEATF         : 1;
		/* const */ unsigned int                : 20;
	} B;
	int I;
	unsigned int U;

} DMI_ATR_type;
#define DMI_ATR	(*( DMI_ATR_type *) 0xF87FFC20u)	/* DMI Asynchronous Trap Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DC2SPR         : 1;
		unsigned int                : 31;
	} B;
	int I;
	unsigned int U;

} DMI_CON1_type;
#define DMI_CON1	(*( DMI_CON1_type *) 0xF87FFC28u)	/* DMI Control Register 1 */

#define DMU_CON	DMI_CON

/* PMI */
typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 MOD_REV        : 8;
		/* const */ unsigned __sfrbit32 MOD_TYPE       : 8;
		/* const */ unsigned __sfrbit32 MOD_NUMBER     : 16;
	} B;
	int I;
	unsigned int U;

} PMI_ID_type;
#define PMI_ID	(*( PMI_ID_type *) 0xF87FFD08u)	/* PMI Module Identification Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 CC2SPR         : 1;	/* Code Cache Memory to SPR */
		unsigned __sfrbit32 CCBYP          : 1;	/* Instruction Cache Bypass */
		unsigned __sfrbit32                : 30;
	} B;
	int I;
	unsigned int U;

} PMI_CON0_type;
#define PMI_CON0	(*( PMI_CON0_type *) 0xF87FFD10u)	/* PMI Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 CCINV          : 1;
		unsigned __sfrbit32                : 31;
	} B;
	int I;
	unsigned int U;

} PMI_CON1_type;
#define PMI_CON1	(*( PMI_CON1_type *) 0xF87FFD14u)	/* PMI Control Register 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 PCSZ           : 2;	/* 16KB Instruction cache */
		/* const */ unsigned __sfrbit32                : 2;
		/* const */ unsigned __sfrbit32 PMEMSZ         : 3;	/* 64KB Program memory */
		/* const */ unsigned __sfrbit32                : 25;
	} B;
	int I;
	unsigned int U;

} PMI_CON2_type;
#define PMI_CON2	(*( PMI_CON2_type *) 0xF87FFD18u)	/* PMI Control Register 2 */


/* PBCU */
typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int REV            : 8;
		/* const */ unsigned int MOD_32B        : 8;
		/* const */ unsigned int MOD            : 16;
	} B;
	int I;
	unsigned int U;

} PBCU_ID_type;
#define PBCU_ID	(*( PBCU_ID_type *) 0xF87FFE08u)	/* PBCU Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 LEC            : 1;
		/* const */ unsigned __sfrbit32                : 3;
		/* const */ unsigned __sfrbit32 USER_ATT       : 8;
		/* const */ unsigned __sfrbit32                : 2;
		/* const */ unsigned __sfrbit32 NOS            : 1;
		/* const */ unsigned __sfrbit32 LOC            : 1;
		/* const */ unsigned __sfrbit32 ACK            : 3;
		/* const */ unsigned __sfrbit32 UIS            : 1;
		/* const */ unsigned __sfrbit32                : 1;
		/* const */ unsigned __sfrbit32 SVM            : 1;
		/* const */ unsigned __sfrbit32 WR             : 1;
		/* const */ unsigned __sfrbit32 RD             : 1;
		/* const */ unsigned __sfrbit32 TAG            : 3;
		/* const */ unsigned __sfrbit32                : 1;
		/* const */ unsigned __sfrbit32 OPC            : 4;
	} B;
	int I;
	unsigned int U;

} PBCU_LEATT_type;
#define PBCU_LEATT	(*( PBCU_LEATT_type *) 0xF87FFE20u)	/* LMB Error Attributes Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 LEADDR         : 32;
	} B;
	int I;
	unsigned int U;

} PBCU_LEADDR_type;
#define PBCU_LEADDR	(*( PBCU_LEADDR_type *) 0xF87FFE24u)	/* LMB Error Addres Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 LEDAT          : 32;
	} B;
	int I;
	unsigned int U;

} PBCU_LEDATL_type;
#define PBCU_LEDATL	(*( PBCU_LEDATL_type *) 0xF87FFE28u)	/* LMB Error Data Register (32 LSB's) */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 LEDAT          : 32;
	} B;
	int I;
	unsigned int U;

} PBCU_LEDATH_type;
#define PBCU_LEDATH	(*( PBCU_LEDATH_type *) 0xF87FFE2Cu)	/* LMB Error Data Register (32 MSB's) */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 SRPN           : 8;
		unsigned __sfrbit32                : 2;
		/* const */ unsigned __sfrbit32 TOS            : 1;
		unsigned __sfrbit32                : 1;
		unsigned __sfrbit32 SRE            : 1;
		/* const */ unsigned __sfrbit32 SRR            : 1;
		unsigned __sfrbit32 CLRR           : 1;
		unsigned __sfrbit32 SETR           : 1;
		unsigned __sfrbit32                : 16;
	} B;
	int I;
	unsigned int U;

} PBCU_SRC_type;
#define PBCU_SRC	(*( PBCU_SRC_type *) 0xF87FFEFCu)	/* PBCU Service Request Control Register */


/* LFI */
typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int REV            : 8;
		/* const */ unsigned int MOD_32B        : 8;
		/* const */ unsigned int MOD            : 16;
	} B;
	int I;
	unsigned int U;

} LFI_ID_type;
#define LFI_ID	(*( LFI_ID_type *) 0xF87FFF08u)	/* LFI Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SPT            : 1;
		/* const */ unsigned int EBL            : 1;
		/* const */ unsigned int EBF            : 1;
		/* const */ unsigned int                : 1;
		/* const */ unsigned int LTAG           : 3;
		/* const */ unsigned int                : 1;
		/* const */ unsigned int FTAG           : 4;
		/* const */ unsigned int                : 20;
	} B;
	int I;
	unsigned int U;

} LFI_CON_type;
#define LFI_CON	(*( LFI_CON_type *) 0xF87FFF10u)	/* LFI Configuration Register */

#endif /*_REGTC1796B_H*/
