Generating HDL for page 12.30.03.1 NO SCAN AND 1ST SCAN CTRLS-ACC at 7/8/2020 10:08:04 AM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_12_30_03_1_NO_SCAN_AND_1ST_SCAN_CTRLS_ACC_tb.vhdl, generating default test bench code.
Found combinatorial loop (need D FF) at output of gate at 3C
Found combinatorial loop (need D FF) at output of gate at 2C
Found combinatorial loop (need D FF) at output of gate at 3G
Found combinatorial loop (need D FF) at output of gate at 2G
Removed 1 outputs from Gate at 1C to ignored block(s) or identical signal names
Removed 3 outputs from Gate at 2D to ignored block(s) or identical signal names
Removed 2 outputs from Gate at 1E to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 1H to ignored block(s) or identical signal names
Generating Statement for block at 3C with *latched* output pin(s) of OUT_3C_E_Latch, OUT_3C_E_Latch
	and inputs of MS_LOGIC_GATE_D_1,MS_PROGRAM_RESET_1,OUT_2C_C
	and logic function of NAND
Generating Statement for block at 2C with *latched* output pin(s) of OUT_2C_C_Latch, OUT_2C_C_Latch
	and inputs of OUT_3C_E,OUT_4D_K,MS_1401_I_O_SET_BRANCH_CNDS
	and logic function of NAND
Generating Statement for block at 1C with output pin(s) of OUT_1C_C
	and inputs of OUT_2C_C
	and logic function of NOT
Generating Statement for block at 4D with output pin(s) of OUT_4D_K
	and inputs of PS_NEXT_TO_LAST_LOGIC_GATE,PS_SET_NO_SCAN_CTRL
	and logic function of NAND
Generating Statement for block at 2D with output pin(s) of OUT_2D_C
	and inputs of OUT_3C_E
	and logic function of NOT
Generating Statement for block at 1E with output pin(s) of OUT_1E_C
	and inputs of OUT_3G_C
	and logic function of NOT
Generating Statement for block at 3G with *latched* output pin(s) of OUT_3G_C_Latch, OUT_3G_C_Latch
	and inputs of MS_LOGIC_GATE_D_1,MS_PROGRAM_RESET_1,OUT_2G_C
	and logic function of NAND
Generating Statement for block at 2G with *latched* output pin(s) of OUT_2G_C_Latch, OUT_2G_C_Latch
	and inputs of OUT_3G_C,OUT_4H_C,OUT_4I_C
	and logic function of NAND
Generating Statement for block at 4H with output pin(s) of OUT_4H_C
	and inputs of PS_NEXT_TO_LAST_LOGIC_GATE,PS_SET_1ST_SCAN_CTRL
	and logic function of NAND
Generating Statement for block at 1H with output pin(s) of OUT_1H_K
	and inputs of OUT_2G_C
	and logic function of NOT
Generating Statement for block at 4I with output pin(s) of OUT_4I_C
	and inputs of PS_NEXT_TO_LAST_LOGIC_GATE,PS_RGEN_1ST_SCAN_CTRL,PS_1ST_SCAN
	and logic function of NAND
Generating output sheet edge signal assignment to 
	signal MS_NO_SCAN_CTRL
	from gate output OUT_1C_C
Generating output sheet edge signal assignment to 
	signal PS_NO_SCAN_CTRL
	from gate output OUT_2D_C
Generating output sheet edge signal assignment to 
	signal PS_1ST_SCAN_CTRL
	from gate output OUT_1E_C
Generating output sheet edge signal assignment to 
	signal MS_1ST_SCAN_CTRL
	from gate output OUT_1H_K
Generating D Flip Flop for block at 3C
Generating D Flip Flop for block at 2C
Generating D Flip Flop for block at 3G
Generating D Flip Flop for block at 2G
