git clone --depth 1 --no-tags https://github.com/shaarawy29/ALU_tb_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529814026
git clone --depth 1 --no-tags https://github.com/Nitish1371/oops.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530640743
git clone --depth 1 --no-tags https://github.com/FluffyAlligator/ece554_miniproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534404022
git clone --depth 1 --no-tags https://github.com/carsonmiiller/ece352.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538756282
git clone --depth 1 --no-tags https://github.com/harithaa12/Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539028040
git clone --depth 1 --no-tags https://github.com/Danil1997Dev/RSA_Xilinx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540903502
git clone --depth 1 --no-tags https://github.com/allisonseigler/ece554_miniproject3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539187027
git clone --depth 1 --no-tags https://github.com/PathakamuriNaresh/AXI_FIFO_BFM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539925646
git clone --depth 1 --no-tags https://github.com/andersontruong/Single-Cycle-ARMv7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536357148
git clone --depth 1 --no-tags https://github.com/ic2Atao/Switch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529881892
git clone --depth 1 --no-tags https://github.com/prajwal0718/Layerd-TestBench-Full-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/533392476
git clone --depth 1 --no-tags https://github.com/ratnabai/01fe21mve009.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/533392856
git clone --depth 1 --no-tags https://github.com/RehanEjaz/practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/533402521
git clone --depth 1 --no-tags https://github.com/chaitraalur/01FE21MVE006.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534067825
git clone --depth 1 --no-tags https://github.com/Caoyuanzhi/ZAP_.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537676735
git clone --depth 1 --no-tags https://github.com/ECE4278/lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536008188
git clone --depth 1 --no-tags https://github.com/mo-hosni/Extended-ARM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/533268840
git clone --depth 1 --no-tags https://github.com/mo-hosni/uvm_enviroment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/533266009
git clone --depth 1 --no-tags https://github.com/Raghavi9860/Design_and_Verification_of_ALU_using_System_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520166518
git clone --depth 1 --no-tags https://github.com/NRJaggers/Computer-Design-and-Assembly-Language-Programming.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517462590
git clone --depth 1 --no-tags https://github.com/NabihaTariq/Verilog_Coding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494979189
git clone --depth 1 --no-tags https://github.com/shakirsultan/UART_Project_private.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495771420
git clone --depth 1 --no-tags https://github.com/comsec-group/cellift-pulpissimo-hdac-2018.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501577280
git clone --depth 1 --no-tags https://github.com/sharan1421/ALU_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501638750
git clone --depth 1 --no-tags https://github.com/TatshSiow/HW3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502250370
git clone --depth 1 --no-tags https://github.com/LyashenkoValeria/SP_MSP430.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494364773
git clone --depth 1 --no-tags https://github.com/skudlur/intel-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/514789757
git clone --depth 1 --no-tags https://github.com/Omar-Hisham/Pipelined-ARM-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516817397
git clone --depth 1 --no-tags https://github.com/johnhof3/SHA-256-Hashing-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519074743
git clone --depth 1 --no-tags https://github.com/ademcolak/RISC-V_PROJESI_-_BLM202.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492937218
git clone --depth 1 --no-tags https://github.com/ppurwat/Pre-Si-JTAG-Verification-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507414983
git clone --depth 1 --no-tags https://github.com/a29712049/Pseudo-Random-Pattern-Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507741729
git clone --depth 1 --no-tags https://github.com/chen-ian-rong/HW-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507657705
git clone --depth 1 --no-tags https://github.com/RevanthNandamuri1341b0/UART-Verification-Environment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508383793
git clone --depth 1 --no-tags https://github.com/fpgauniversity/intel_academic_day_2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/514338241
git clone --depth 1 --no-tags https://github.com/LoesterFranco/common_cores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525066392
git clone --depth 1 --no-tags https://github.com/alvent98/Arduino-Verilog-Alarm-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499592601
git clone --depth 1 --no-tags https://github.com/luke-avionics/wide_alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498842479
git clone --depth 1 --no-tags https://github.com/dnoonan08/AIinPixel_TestBenches.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506829637
git clone --depth 1 --no-tags https://github.com/SinceNight/ICey.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504041720
git clone --depth 1 --no-tags https://github.com/retar-kamuy/uvm_verification_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509956338
git clone --depth 1 --no-tags https://github.com/ytken/Syntacore_RISCV_SCR1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/513426924
git clone --depth 1 --no-tags https://github.com/aastha0603/Traffic-Light-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/513185035
git clone --depth 1 --no-tags https://github.com/hmarjal/dt2_2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527176339
git clone --depth 1 --no-tags https://github.com/Antonios-C/Virtual-Lock-Box.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524804842
git clone --depth 1 --no-tags https://github.com/My-Lock/Test_ssh.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539498144
git clone --depth 1 --no-tags https://github.com/kanuar/systemverilog_mux4-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538121829
git clone --depth 1 --no-tags https://github.com/DilipKrishnappa/Data_lytes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527543303
git clone --depth 1 --no-tags https://github.com/golanger1/Billiard_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527317964
git clone --depth 1 --no-tags https://github.com/jkennerly/simple-processor-systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527821276
git clone --depth 1 --no-tags https://github.com/AlexanderPasso/Digitales-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531734111
git clone --depth 1 --no-tags https://github.com/IvanRenison/Practico2_arquitectura_de_computadoras__processor_arm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532547346
git clone --depth 1 --no-tags https://github.com/s-hfarooq/ece498hk-RISCV-V-Extension.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540628312
git clone --depth 1 --no-tags https://github.com/subhamprasaddash/parking_lot_occupancy_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530532833
git clone --depth 1 --no-tags https://github.com/mm-mehran79/fixed-point-IIR-filter-design-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530677149
git clone --depth 1 --no-tags https://github.com/allisonseigler/ece554_miniproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534403948
git clone --depth 1 --no-tags https://github.com/Kholoud-Ebrahim/System-Verilog-Tasks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540042896
git clone --depth 1 --no-tags https://github.com/leogarcia1/minilab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540177268
git clone --depth 1 --no-tags https://github.com/diegogimenez04/AdC_FAMAF_Practico1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532292210
git clone --depth 1 --no-tags https://github.com/ArnyminerZ/UPV-ISDIGI-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536672211
git clone --depth 1 --no-tags https://github.com/karenxli/eece2323.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536278743
git clone --depth 1 --no-tags https://github.com/allisonseigler/ece554_miniproject2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537160527
git clone --depth 1 --no-tags https://github.com/mrutunjaynalwad/linux_codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536878131
git clone --depth 1 --no-tags https://github.com/nduCode/ECE554_Minilab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537203970
git clone --depth 1 --no-tags https://github.com/AlbertAgui/sv_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522207941
git clone --depth 1 --no-tags https://github.com/anmehta4/ece554_minilab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537176493
git clone --depth 1 --no-tags https://github.com/Narinder788/Task4.1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537649871
git clone --depth 1 --no-tags https://github.com/djoffe/UVM-Framework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539712106
git clone --depth 1 --no-tags https://github.com/keenstoat/jimmy-enhanced.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529699477
git clone --depth 1 --no-tags https://github.com/minecraftdixit/fifo-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529972532
git clone --depth 1 --no-tags https://github.com/vsheung/ARC4-Cracking-Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529916455
git clone --depth 1 --no-tags https://github.com/MadejSzymon/de0nano_led_uart_rx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531440106
git clone --depth 1 --no-tags https://github.com/TejaUpanishad/ADLV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531415840
git clone --depth 1 --no-tags https://github.com/mackenzieg/risky.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531747185
git clone --depth 1 --no-tags https://github.com/skudlur/verif-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532456112
git clone --depth 1 --no-tags https://github.com/wbv/dyse-framework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535776257
git clone --depth 1 --no-tags https://github.com/yuyunchia/DCLAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536003405
git clone --depth 1 --no-tags https://github.com/bguan2022/HFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524567463
git clone --depth 1 --no-tags https://github.com/Mansiss/UVM_TB_FOR_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525907518
git clone --depth 1 --no-tags https://github.com/KennethWilke/wiz-examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528070081
git clone --depth 1 --no-tags https://github.com/ikar298/Design-of-a-Data-path-and-its-respective-Controller-for-a-16-bit-Multiplier-using-Verilog-HDL-on-FPG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528948126
git clone --depth 1 --no-tags https://github.com/Jellyyz/ADV-VLSI-Design-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529030025
git clone --depth 1 --no-tags https://github.com/Musa-Azeem/CSCE611.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530482102
git clone --depth 1 --no-tags https://github.com/kanuar/systemverilog_mux8-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538333653
git clone --depth 1 --no-tags https://github.com/jayeshsuyal/Verification-of-I2C-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534505916
git clone --depth 1 --no-tags https://github.com/vomar18/LAB_verificaton.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493314372
git clone --depth 1 --no-tags https://github.com/mehhdiii/RISC-V-Single-cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493309812
git clone --depth 1 --no-tags https://github.com/MathieuSnd/DLX-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493692067
git clone --depth 1 --no-tags https://github.com/Moebius-Klaus/YODA-2022-Group13.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495138422
git clone --depth 1 --no-tags https://github.com/Shwetapatil05/router.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495309563
git clone --depth 1 --no-tags https://github.com/e10-nguyen/FordTailLight-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499369680
git clone --depth 1 --no-tags https://github.com/shxvxnng/morris_mano_soln_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499290817
git clone --depth 1 --no-tags https://github.com/gaozheng2001/load_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498745287
git clone --depth 1 --no-tags https://github.com/SokAnn/project-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498798478
git clone --depth 1 --no-tags https://github.com/Ramdoo/mySCR1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495765256
git clone --depth 1 --no-tags https://github.com/rangicut/fpga_jtag.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491408512
git clone --depth 1 --no-tags https://github.com/RazaSaleem/Projectpart3_DVE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519412272
git clone --depth 1 --no-tags https://github.com/Xtyll/quadrature_encoder_monitor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508432250
git clone --depth 1 --no-tags https://github.com/lhm7198/DRAM_CACHE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508674966
git clone --depth 1 --no-tags https://github.com/SayantanMandal2000/VerilogHDL_Udemy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506254093
