DECL|ALTERA_QSPI_CHIP1_SELECT|macro|ALTERA_QSPI_CHIP1_SELECT
DECL|ALTERA_QSPI_CHIP2_SELECT|macro|ALTERA_QSPI_CHIP2_SELECT
DECL|ALTERA_QSPI_CHIP3_SELECT|macro|ALTERA_QSPI_CHIP3_SELECT
DECL|ALTERA_QSPI_CHIP_SELECT_REG|macro|ALTERA_QSPI_CHIP_SELECT_REG
DECL|ALTERA_QSPI_CONTROLLER2_1US_TIMEOUT_VALUE|macro|ALTERA_QSPI_CONTROLLER2_1US_TIMEOUT_VALUE
DECL|ALTERA_QSPI_CONTROLLER2_IMR_ILLEGAL_ERASE_ENABLED|macro|ALTERA_QSPI_CONTROLLER2_IMR_ILLEGAL_ERASE_ENABLED
DECL|ALTERA_QSPI_CONTROLLER2_IMR_ILLEGAL_ERASE_MASK|macro|ALTERA_QSPI_CONTROLLER2_IMR_ILLEGAL_ERASE_MASK
DECL|ALTERA_QSPI_CONTROLLER2_IMR_ILLEGAL_WRITE_ENABLED|macro|ALTERA_QSPI_CONTROLLER2_IMR_ILLEGAL_WRITE_ENABLED
DECL|ALTERA_QSPI_CONTROLLER2_IMR_ILLEGAL_WRITE_MASK|macro|ALTERA_QSPI_CONTROLLER2_IMR_ILLEGAL_WRITE_MASK
DECL|ALTERA_QSPI_CONTROLLER2_IMR_REG|macro|ALTERA_QSPI_CONTROLLER2_IMR_REG
DECL|ALTERA_QSPI_CONTROLLER2_ISR_ILLEGAL_ERASE_ACTIVE|macro|ALTERA_QSPI_CONTROLLER2_ISR_ILLEGAL_ERASE_ACTIVE
DECL|ALTERA_QSPI_CONTROLLER2_ISR_ILLEGAL_ERASE_MASK|macro|ALTERA_QSPI_CONTROLLER2_ISR_ILLEGAL_ERASE_MASK
DECL|ALTERA_QSPI_CONTROLLER2_ISR_ILLEGAL_WRITE_ACTIVE|macro|ALTERA_QSPI_CONTROLLER2_ISR_ILLEGAL_WRITE_ACTIVE
DECL|ALTERA_QSPI_CONTROLLER2_ISR_ILLEGAL_WRITE_MASK|macro|ALTERA_QSPI_CONTROLLER2_ISR_ILLEGAL_WRITE_MASK
DECL|ALTERA_QSPI_CONTROLLER2_ISR_REG|macro|ALTERA_QSPI_CONTROLLER2_ISR_REG
DECL|ALTERA_QSPI_CONTROLLER2_MEM_OP_BULK_ERASE_CMD|macro|ALTERA_QSPI_CONTROLLER2_MEM_OP_BULK_ERASE_CMD
DECL|ALTERA_QSPI_CONTROLLER2_MEM_OP_CMD_MASK|macro|ALTERA_QSPI_CONTROLLER2_MEM_OP_CMD_MASK
DECL|ALTERA_QSPI_CONTROLLER2_MEM_OP_REG|macro|ALTERA_QSPI_CONTROLLER2_MEM_OP_REG
DECL|ALTERA_QSPI_CONTROLLER2_MEM_OP_SECTOR_ERASE_CMD|macro|ALTERA_QSPI_CONTROLLER2_MEM_OP_SECTOR_ERASE_CMD
DECL|ALTERA_QSPI_CONTROLLER2_MEM_OP_SECTOR_PROTECT_CMD|macro|ALTERA_QSPI_CONTROLLER2_MEM_OP_SECTOR_PROTECT_CMD
DECL|ALTERA_QSPI_CONTROLLER2_MEM_OP_SECTOR_VALUE_MASK|macro|ALTERA_QSPI_CONTROLLER2_MEM_OP_SECTOR_VALUE_MASK
DECL|ALTERA_QSPI_CONTROLLER2_RDID_MASK|macro|ALTERA_QSPI_CONTROLLER2_RDID_MASK
DECL|ALTERA_QSPI_CONTROLLER2_RDID_QSPI1024|macro|ALTERA_QSPI_CONTROLLER2_RDID_QSPI1024
DECL|ALTERA_QSPI_CONTROLLER2_RDID_QSPI128|macro|ALTERA_QSPI_CONTROLLER2_RDID_QSPI128
DECL|ALTERA_QSPI_CONTROLLER2_RDID_QSPI16|macro|ALTERA_QSPI_CONTROLLER2_RDID_QSPI16
DECL|ALTERA_QSPI_CONTROLLER2_RDID_QSPI256|macro|ALTERA_QSPI_CONTROLLER2_RDID_QSPI256
DECL|ALTERA_QSPI_CONTROLLER2_RDID_QSPI32|macro|ALTERA_QSPI_CONTROLLER2_RDID_QSPI32
DECL|ALTERA_QSPI_CONTROLLER2_RDID_QSPI512|macro|ALTERA_QSPI_CONTROLLER2_RDID_QSPI512
DECL|ALTERA_QSPI_CONTROLLER2_RDID_QSPI64|macro|ALTERA_QSPI_CONTROLLER2_RDID_QSPI64
DECL|ALTERA_QSPI_CONTROLLER2_RDID_REG|macro|ALTERA_QSPI_CONTROLLER2_RDID_REG
DECL|ALTERA_QSPI_CONTROLLER2_SID_EPCS128|macro|ALTERA_QSPI_CONTROLLER2_SID_EPCS128
DECL|ALTERA_QSPI_CONTROLLER2_SID_EPCS16|macro|ALTERA_QSPI_CONTROLLER2_SID_EPCS16
DECL|ALTERA_QSPI_CONTROLLER2_SID_EPCS64|macro|ALTERA_QSPI_CONTROLLER2_SID_EPCS64
DECL|ALTERA_QSPI_CONTROLLER2_SID_MASK|macro|ALTERA_QSPI_CONTROLLER2_SID_MASK
DECL|ALTERA_QSPI_CONTROLLER2_SID_REG|macro|ALTERA_QSPI_CONTROLLER2_SID_REG
DECL|ALTERA_QSPI_CONTROLLER2_STATUS_REG|macro|ALTERA_QSPI_CONTROLLER2_STATUS_REG
DECL|ALTERA_QSPI_CONTROLLER2_STATUS_WIP_AVAILABLE|macro|ALTERA_QSPI_CONTROLLER2_STATUS_WIP_AVAILABLE
DECL|ALTERA_QSPI_CONTROLLER2_STATUS_WIP_BUSY|macro|ALTERA_QSPI_CONTROLLER2_STATUS_WIP_BUSY
DECL|ALTERA_QSPI_CONTROLLER2_STATUS_WIP_MASK|macro|ALTERA_QSPI_CONTROLLER2_STATUS_WIP_MASK
DECL|IOADDR_ALTERA_QSPI_CHIP_SELECT|macro|IOADDR_ALTERA_QSPI_CHIP_SELECT
DECL|IOADDR_ALTERA_QSPI_CONTROLLER2_IMR|macro|IOADDR_ALTERA_QSPI_CONTROLLER2_IMR
DECL|IOADDR_ALTERA_QSPI_CONTROLLER2_ISR|macro|IOADDR_ALTERA_QSPI_CONTROLLER2_ISR
DECL|IOADDR_ALTERA_QSPI_CONTROLLER2_MEM_OP|macro|IOADDR_ALTERA_QSPI_CONTROLLER2_MEM_OP
DECL|IOADDR_ALTERA_QSPI_CONTROLLER2_RDID|macro|IOADDR_ALTERA_QSPI_CONTROLLER2_RDID
DECL|IOADDR_ALTERA_QSPI_CONTROLLER2_SID|macro|IOADDR_ALTERA_QSPI_CONTROLLER2_SID
DECL|IOADDR_ALTERA_QSPI_CONTROLLER2_STATUS|macro|IOADDR_ALTERA_QSPI_CONTROLLER2_STATUS
DECL|IORD_ALTERA_QSPI_CONTROLLER2_IMR|macro|IORD_ALTERA_QSPI_CONTROLLER2_IMR
DECL|IORD_ALTERA_QSPI_CONTROLLER2_ISR|macro|IORD_ALTERA_QSPI_CONTROLLER2_ISR
DECL|IORD_ALTERA_QSPI_CONTROLLER2_MEM_OP|macro|IORD_ALTERA_QSPI_CONTROLLER2_MEM_OP
DECL|IORD_ALTERA_QSPI_CONTROLLER2_RDID|macro|IORD_ALTERA_QSPI_CONTROLLER2_RDID
DECL|IORD_ALTERA_QSPI_CONTROLLER2_SID|macro|IORD_ALTERA_QSPI_CONTROLLER2_SID
DECL|IORD_ALTERA_QSPI_CONTROLLER2_STATUS|macro|IORD_ALTERA_QSPI_CONTROLLER2_STATUS
DECL|IOWR_ALTERA_QSPI_CHIP_SELECT|macro|IOWR_ALTERA_QSPI_CHIP_SELECT
DECL|IOWR_ALTERA_QSPI_CONTROLLER2_IMR|macro|IOWR_ALTERA_QSPI_CONTROLLER2_IMR
DECL|IOWR_ALTERA_QSPI_CONTROLLER2_ISR|macro|IOWR_ALTERA_QSPI_CONTROLLER2_ISR
DECL|IOWR_ALTERA_QSPI_CONTROLLER2_MEM_OP|macro|IOWR_ALTERA_QSPI_CONTROLLER2_MEM_OP
DECL|IOWR_ALTERA_QSPI_CONTROLLER2_RDID|macro|IOWR_ALTERA_QSPI_CONTROLLER2_RDID
DECL|IOWR_ALTERA_QSPI_CONTROLLER2_SID|macro|IOWR_ALTERA_QSPI_CONTROLLER2_SID
DECL|IOWR_ALTERA_QSPI_CONTROLLER2_STATUS|macro|IOWR_ALTERA_QSPI_CONTROLLER2_STATUS
DECL|__ALTERA_QSPI_CONTROLLER2_REGS_H__|macro|__ALTERA_QSPI_CONTROLLER2_REGS_H__
