$date
	Sat Sep 20 22:02:33 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench_and_gate_32bit $end
$var wire 32 ! test_y [31:0] $end
$var reg 32 " test_a [31:0] $end
$var reg 32 # test_b [31:0] $end
$scope module uut_and_gate $end
$var wire 32 $ a [31:0] $end
$var wire 32 % b [31:0] $end
$var wire 32 & y [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#10
b11111111111111111111111111111111 !
b11111111111111111111111111111111 &
b11111111111111111111111111111111 #
b11111111111111111111111111111111 %
b11111111111111111111111111111111 "
b11111111111111111111111111111111 $
#20
b10000001000100011000000000 !
b10000001000100011000000000 &
b10101011110011011110111100000001 #
b10101011110011011110111100000001 %
b10010001101000101011001111000 "
b10010001101000101011001111000 $
#30
b0 !
b0 &
b11111111111111111111111111111111 #
b11111111111111111111111111111111 %
b0 "
b0 $
#40
b0 #
b0 %
b11111111111111111111111111111111 "
b11111111111111111111111111111111 $
#50
