#OPTIONS:"|-layerid|0|-orig_srs|/home/athieka/tang/nano/src/fifo_sc_top/temp/FIFO_SC/rev_1/synwork/PSRAM_RDFIFO_comp.srs|-prodtype|synplify_pro|-primux|-fixsmult|-sdff_counter|-nram|-divnmod|-nostructver|-gowin|-infer_seqShift|-D_MULTIPLE_FILE_COMPILATION_UNIT_|-I|/home/athieka/tang/nano/src/fifo_sc_top/temp/FIFO_SC/|-I|/home/athieka/gowin/SynplifyPro/lib|-sysv|-devicelib|/home/athieka/gowin/SynplifyPro/lib/generic/gw1n.v|-encrypt|-pro|-ui|-fid2|-ram|-sharing|on|-ll|2000|-autosm|-D_MULTIPLE_FILE_COMPILATION_UNIT_|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work"
#CUR:"/home/athieka/gowin/SynplifyPro/linux_a_64/c_ver":1567039481
#CUR:"/home/athieka/gowin/SynplifyPro/lib/generic/gw1n.v":1567039470
#CUR:"/home/athieka/gowin/SynplifyPro/lib/vlog/hypermods.v":1567039471
#CUR:"/home/athieka/gowin/SynplifyPro/lib/vlog/umr_capim.v":1567039471
#CUR:"/home/athieka/gowin/SynplifyPro/lib/vlog/scemi_objects.v":1567039471
#CUR:"/home/athieka/gowin/SynplifyPro/lib/vlog/scemi_pipes.svh":1567039471
#CUR:"/home/athieka/tang/nano/src/fifo_sc_top/temp/FIFO_SC/fifo_sc_define.v":1569158012
#CUR:"/home/athieka/tang/nano/src/fifo_sc_top/temp/FIFO_SC/fifo_sc_parameter.v":1569158012
#CUR:"/home/athieka/gowin/IDE/ipcore/FIFO_SC/data/edc_sc.v":1567146062
#CUR:"/home/athieka/tang/nano/src/fifo_sc_top/temp/FIFO_SC/fifo_sc_define.v":1569158012
#CUR:"/home/athieka/gowin/IDE/ipcore/FIFO_SC/data/fifo_sc.v":1567146062
#CUR:"/home/athieka/tang/nano/src/fifo_sc_top/temp/FIFO_SC/fifo_sc_define.v":1569158012
#CUR:"/home/athieka/tang/nano/src/fifo_sc_top/temp/FIFO_SC/fifo_sc_parameter.v":1569158012
#CUR:"/home/athieka/gowin/IDE/ipcore/FIFO_SC/data/fifo_sc_top.v":1567146062
#CUR:"/home/athieka/tang/nano/src/fifo_sc_top/temp/FIFO_SC/fifo_sc_define.v":1569158012
#CUR:"/home/athieka/tang/nano/src/fifo_sc_top/temp/FIFO_SC/fifo_sc_parameter.v":1569158012
#numinternalfiles:5
#defaultlanguage:verilog
0			"/home/athieka/tang/nano/src/fifo_sc_top/temp/FIFO_SC/fifo_sc_define.v" verilog
1			"/home/athieka/tang/nano/src/fifo_sc_top/temp/FIFO_SC/fifo_sc_parameter.v" verilog
2			"/home/athieka/gowin/IDE/ipcore/FIFO_SC/data/edc_sc.v" verilog
3			"/home/athieka/gowin/IDE/ipcore/FIFO_SC/data/fifo_sc.v" verilog
4			"/home/athieka/gowin/IDE/ipcore/FIFO_SC/data/fifo_sc_top.v" verilog
#Dependency Lists(Uses List)
0 1
1 0 1
2 0 1
3 0 1
4 0 1 3
#Dependency Lists(Users Of)
0 1 2 3 4
1 0 3 4 2
2 -1
3 4
4 -1
#Design Unit to File Association
package work work_/home/athieka/tang/nano/src/fifo_sc_top/temp/FIFO_SC/fifo_sc_define.v_unit 1
module work \~edc.PSRAM_RDFIFO 2
module work \~fifo_sc.PSRAM_RDFIFO 3
module work PSRAM_RDFIFO 4
