{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1522663782813 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522663782814 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 02 05:09:42 2018 " "Processing started: Mon Apr 02 05:09:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522663782814 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1522663782814 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1522663782814 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1522663783303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tentmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file tentmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tentMap " "Found entity 1: tentMap" {  } { { "tentMap.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/tentMap.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tent TENT subkeyGenerator.sv(77) " "Verilog HDL Declaration information at subkeyGenerator.sv(77): object \"tent\" differs only in case from object \"TENT\" in the same scope" {  } { { "subkeyGenerator.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/subkeyGenerator.sv" 77 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522663783386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subkeygenerator.sv 1 1 " "Found 1 design units, including 1 entities, in source file subkeygenerator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 subkeyGenerator " "Found entity 1: subkeyGenerator" {  } { { "subkeyGenerator.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/subkeyGenerator.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quadmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file quadmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 quadMap " "Found entity 1: quadMap" {  } { { "quadMap.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/quadMap.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783388 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "multiplier80.sv(23) " "Verilog HDL information at multiplier80.sv(23): always construct contains both blocking and non-blocking assignments" {  } { { "multiplier80.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/multiplier80.sv" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1522663783390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier80.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier80.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier80 " "Found entity 1: multiplier80" {  } { { "multiplier80.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/multiplier80.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logisticmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file logisticmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logisticMap " "Found entity 1: logisticMap" {  } { { "logisticMap.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/logisticMap.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bernmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file bernmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bernMap " "Found entity 1: bernMap" {  } { { "bernMap.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/bernMap.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/cam_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/cam_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc " "Found entity 1: cam_soc" {  } { { "cam_soc/synthesis/cam_soc.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/cam_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "cam_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "cam_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_irq_mapper " "Found entity 1: cam_soc_irq_mapper" {  } { { "cam_soc/synthesis/submodules/cam_soc_irq_mapper.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_mm_interconnect_0 " "Found entity 1: cam_soc_mm_interconnect_0" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: cam_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: cam_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "cam_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "cam_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "cam_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file cam_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "cam_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783438 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "cam_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: cam_soc_mm_interconnect_0_rsp_mux_001" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_mm_interconnect_0_rsp_mux " "Found entity 1: cam_soc_mm_interconnect_0_rsp_mux" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_mm_interconnect_0_rsp_demux_001 " "Found entity 1: cam_soc_mm_interconnect_0_rsp_demux_001" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_mm_interconnect_0_rsp_demux " "Found entity 1: cam_soc_mm_interconnect_0_rsp_demux" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_mm_interconnect_0_cmd_mux_001 " "Found entity 1: cam_soc_mm_interconnect_0_cmd_mux_001" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_mm_interconnect_0_cmd_mux " "Found entity 1: cam_soc_mm_interconnect_0_cmd_mux" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: cam_soc_mm_interconnect_0_cmd_demux_001" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_mm_interconnect_0_cmd_demux " "Found entity 1: cam_soc_mm_interconnect_0_cmd_demux" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783461 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cam_soc_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at cam_soc_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522663783463 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cam_soc_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at cam_soc_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522663783463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_mm_interconnect_0_router_003_default_decode " "Found entity 1: cam_soc_mm_interconnect_0_router_003_default_decode" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783464 ""} { "Info" "ISGN_ENTITY_NAME" "2 cam_soc_mm_interconnect_0_router_003 " "Found entity 2: cam_soc_mm_interconnect_0_router_003" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cam_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at cam_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522663783466 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cam_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at cam_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522663783466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: cam_soc_mm_interconnect_0_router_002_default_decode" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783467 ""} { "Info" "ISGN_ENTITY_NAME" "2 cam_soc_mm_interconnect_0_router_002 " "Found entity 2: cam_soc_mm_interconnect_0_router_002" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783467 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cam_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at cam_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522663783469 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cam_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at cam_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522663783469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: cam_soc_mm_interconnect_0_router_001_default_decode" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783470 ""} { "Info" "ISGN_ENTITY_NAME" "2 cam_soc_mm_interconnect_0_router_001 " "Found entity 2: cam_soc_mm_interconnect_0_router_001" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783470 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cam_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at cam_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522663783472 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cam_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at cam_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522663783472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_mm_interconnect_0_router_default_decode " "Found entity 1: cam_soc_mm_interconnect_0_router_default_decode" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783473 ""} { "Info" "ISGN_ENTITY_NAME" "2 cam_soc_mm_interconnect_0_router " "Found entity 2: cam_soc_mm_interconnect_0_router" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "cam_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "cam_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "cam_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "cam_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "cam_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "cam_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_to_sw_sig.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_to_sw_sig.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_to_sw_sig " "Found entity 1: cam_soc_to_sw_sig" {  } { { "cam_soc/synthesis/submodules/cam_soc_to_sw_sig.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_to_sw_sig.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_to_sw_port.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_to_sw_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_to_sw_port " "Found entity 1: cam_soc_to_sw_port" {  } { { "cam_soc/synthesis/submodules/cam_soc_to_sw_port.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_to_sw_port.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_to_hw_port.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_to_hw_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_to_hw_port " "Found entity 1: cam_soc_to_hw_port" {  } { { "cam_soc/synthesis/submodules/cam_soc_to_hw_port.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_to_hw_port.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_sysid_qsys_0 " "Found entity 1: cam_soc_sysid_qsys_0" {  } { { "cam_soc/synthesis/submodules/cam_soc_sysid_qsys_0.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_sdram_pll_dffpipe_l2c " "Found entity 1: cam_soc_sdram_pll_dffpipe_l2c" {  } { { "cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783507 ""} { "Info" "ISGN_ENTITY_NAME" "2 cam_soc_sdram_pll_stdsync_sv6 " "Found entity 2: cam_soc_sdram_pll_stdsync_sv6" {  } { { "cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783507 ""} { "Info" "ISGN_ENTITY_NAME" "3 cam_soc_sdram_pll_altpll_lqa2 " "Found entity 3: cam_soc_sdram_pll_altpll_lqa2" {  } { { "cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783507 ""} { "Info" "ISGN_ENTITY_NAME" "4 cam_soc_sdram_pll " "Found entity 4: cam_soc_sdram_pll" {  } { { "cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file cam_soc/synthesis/submodules/cam_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_sdram_input_efifo_module " "Found entity 1: cam_soc_sdram_input_efifo_module" {  } { { "cam_soc/synthesis/submodules/cam_soc_sdram.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783511 ""} { "Info" "ISGN_ENTITY_NAME" "2 cam_soc_sdram " "Found entity 2: cam_soc_sdram" {  } { { "cam_soc/synthesis/submodules/cam_soc_sdram.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_onchip_memory2_0 " "Found entity 1: cam_soc_onchip_memory2_0" {  } { { "cam_soc/synthesis/submodules/cam_soc_onchip_memory2_0.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_nios2_qsys_0 " "Found entity 1: cam_soc_nios2_qsys_0" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_nios2_qsys_0_cpu_register_bank_a_module " "Found entity 1: cam_soc_nios2_qsys_0_cpu_register_bank_a_module" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783529 ""} { "Info" "ISGN_ENTITY_NAME" "2 cam_soc_nios2_qsys_0_cpu_register_bank_b_module " "Found entity 2: cam_soc_nios2_qsys_0_cpu_register_bank_b_module" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783529 ""} { "Info" "ISGN_ENTITY_NAME" "3 cam_soc_nios2_qsys_0_cpu_nios2_oci_debug " "Found entity 3: cam_soc_nios2_qsys_0_cpu_nios2_oci_debug" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783529 ""} { "Info" "ISGN_ENTITY_NAME" "4 cam_soc_nios2_qsys_0_cpu_nios2_oci_break " "Found entity 4: cam_soc_nios2_qsys_0_cpu_nios2_oci_break" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783529 ""} { "Info" "ISGN_ENTITY_NAME" "5 cam_soc_nios2_qsys_0_cpu_nios2_oci_xbrk " "Found entity 5: cam_soc_nios2_qsys_0_cpu_nios2_oci_xbrk" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783529 ""} { "Info" "ISGN_ENTITY_NAME" "6 cam_soc_nios2_qsys_0_cpu_nios2_oci_dbrk " "Found entity 6: cam_soc_nios2_qsys_0_cpu_nios2_oci_dbrk" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783529 ""} { "Info" "ISGN_ENTITY_NAME" "7 cam_soc_nios2_qsys_0_cpu_nios2_oci_itrace " "Found entity 7: cam_soc_nios2_qsys_0_cpu_nios2_oci_itrace" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783529 ""} { "Info" "ISGN_ENTITY_NAME" "8 cam_soc_nios2_qsys_0_cpu_nios2_oci_td_mode " "Found entity 8: cam_soc_nios2_qsys_0_cpu_nios2_oci_td_mode" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783529 ""} { "Info" "ISGN_ENTITY_NAME" "9 cam_soc_nios2_qsys_0_cpu_nios2_oci_dtrace " "Found entity 9: cam_soc_nios2_qsys_0_cpu_nios2_oci_dtrace" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 1345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783529 ""} { "Info" "ISGN_ENTITY_NAME" "10 cam_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: cam_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 1426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783529 ""} { "Info" "ISGN_ENTITY_NAME" "11 cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 1497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783529 ""} { "Info" "ISGN_ENTITY_NAME" "12 cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 1539 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783529 ""} { "Info" "ISGN_ENTITY_NAME" "13 cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo " "Found entity 13: cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 1585 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783529 ""} { "Info" "ISGN_ENTITY_NAME" "14 cam_soc_nios2_qsys_0_cpu_nios2_oci_pib " "Found entity 14: cam_soc_nios2_qsys_0_cpu_nios2_oci_pib" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2070 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783529 ""} { "Info" "ISGN_ENTITY_NAME" "15 cam_soc_nios2_qsys_0_cpu_nios2_oci_im " "Found entity 15: cam_soc_nios2_qsys_0_cpu_nios2_oci_im" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2092 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783529 ""} { "Info" "ISGN_ENTITY_NAME" "16 cam_soc_nios2_qsys_0_cpu_nios2_performance_monitors " "Found entity 16: cam_soc_nios2_qsys_0_cpu_nios2_performance_monitors" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783529 ""} { "Info" "ISGN_ENTITY_NAME" "17 cam_soc_nios2_qsys_0_cpu_nios2_avalon_reg " "Found entity 17: cam_soc_nios2_qsys_0_cpu_nios2_avalon_reg" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783529 ""} { "Info" "ISGN_ENTITY_NAME" "18 cam_soc_nios2_qsys_0_cpu_ociram_sp_ram_module " "Found entity 18: cam_soc_nios2_qsys_0_cpu_ociram_sp_ram_module" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783529 ""} { "Info" "ISGN_ENTITY_NAME" "19 cam_soc_nios2_qsys_0_cpu_nios2_ocimem " "Found entity 19: cam_soc_nios2_qsys_0_cpu_nios2_ocimem" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783529 ""} { "Info" "ISGN_ENTITY_NAME" "20 cam_soc_nios2_qsys_0_cpu_nios2_oci " "Found entity 20: cam_soc_nios2_qsys_0_cpu_nios2_oci" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783529 ""} { "Info" "ISGN_ENTITY_NAME" "21 cam_soc_nios2_qsys_0_cpu " "Found entity 21: cam_soc_nios2_qsys_0_cpu" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2981 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_nios2_qsys_0_cpu_debug_slave_sysclk " "Found entity 1: cam_soc_nios2_qsys_0_cpu_debug_slave_sysclk" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_nios2_qsys_0_cpu_debug_slave_tck " "Found entity 1: cam_soc_nios2_qsys_0_cpu_debug_slave_tck" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper " "Found entity 1: cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_nios2_qsys_0_cpu_test_bench " "Found entity 1: cam_soc_nios2_qsys_0_cpu_test_bench" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_test_bench.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_led.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_led " "Found entity 1: cam_soc_led" {  } { { "cam_soc/synthesis/submodules/cam_soc_led.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: cam_soc_jtag_uart_0_sim_scfifo_w" {  } { { "cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783551 ""} { "Info" "ISGN_ENTITY_NAME" "2 cam_soc_jtag_uart_0_scfifo_w " "Found entity 2: cam_soc_jtag_uart_0_scfifo_w" {  } { { "cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783551 ""} { "Info" "ISGN_ENTITY_NAME" "3 cam_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: cam_soc_jtag_uart_0_sim_scfifo_r" {  } { { "cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783551 ""} { "Info" "ISGN_ENTITY_NAME" "4 cam_soc_jtag_uart_0_scfifo_r " "Found entity 4: cam_soc_jtag_uart_0_scfifo_r" {  } { { "cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783551 ""} { "Info" "ISGN_ENTITY_NAME" "5 cam_soc_jtag_uart_0 " "Found entity 5: cam_soc_jtag_uart_0" {  } { { "cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_test2.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_test2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_test2 " "Found entity 1: testbench_test2" {  } { { "testbench_test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/testbench_test2.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783553 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 test2.sv(54) " "Verilog HDL Declaration information at test2.sv(54): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522663783556 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 test2.sv(54) " "Verilog HDL Declaration information at test2.sv(54): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522663783556 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 test2.sv(54) " "Verilog HDL Declaration information at test2.sv(54): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522663783556 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 test2.sv(54) " "Verilog HDL Declaration information at test2.sv(54): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522663783556 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 test2.sv(54) " "Verilog HDL Declaration information at test2.sv(54): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522663783556 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 test2.sv(54) " "Verilog HDL Declaration information at test2.sv(54): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522663783556 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX6 hex6 test2.sv(54) " "Verilog HDL Declaration information at test2.sv(54): object \"HEX6\" differs only in case from object \"hex6\" in the same scope" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522663783556 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX7 hex7 test2.sv(54) " "Verilog HDL Declaration information at test2.sv(54): object \"HEX7\" differs only in case from object \"hex7\" in the same scope" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522663783556 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Run RUN test2.sv(20) " "Verilog HDL Declaration information at test2.sv(20): object \"Run\" differs only in case from object \"RUN\" in the same scope" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522663783556 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Reset RESET test2.sv(18) " "Verilog HDL Declaration information at test2.sv(18): object \"Reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522663783556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test2.sv 1 1 " "Found 1 design units, including 1 entities, in source file test2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783557 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SCCB_master.sv(119) " "Verilog HDL information at SCCB_master.sv(119): always construct contains both blocking and non-blocking assignments" {  } { { "SCCB_master.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/SCCB_master.sv" 119 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1522663783559 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "SCCB_master.sv(466) " "Verilog HDL syntax warning at SCCB_master.sv(466): extra block comment delimiter characters /* within block comment" {  } { { "SCCB_master.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/SCCB_master.sv" 466 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1522663783560 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SCCB_master.sv(130) " "Verilog HDL information at SCCB_master.sv(130): always construct contains both blocking and non-blocking assignments" {  } { { "SCCB_master.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/SCCB_master.sv" 130 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1522663783560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SCCB_Run Sccb_run SCCB_master.sv(14) " "Verilog HDL Declaration information at SCCB_master.sv(14): object \"SCCB_Run\" differs only in case from object \"Sccb_run\" in the same scope" {  } { { "SCCB_master.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/SCCB_master.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522663783560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sccb_master.sv 1 1 " "Found 1 design units, including 1 entities, in source file sccb_master.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SCCB_master " "Found entity 1: SCCB_master" {  } { { "SCCB_master.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/SCCB_master.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783560 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(28) " "Verilog HDL warning at HexDriver.sv(28): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/HexDriver.sv" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1522663783562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/HexDriver.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783563 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Image_mod.sv(157) " "Verilog HDL information at Image_mod.sv(157): always construct contains both blocking and non-blocking assignments" {  } { { "Image_mod.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Image_mod.sv" 157 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1522663783565 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Image_mod.sv(245) " "Verilog HDL information at Image_mod.sv(245): always construct contains both blocking and non-blocking assignments" {  } { { "Image_mod.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Image_mod.sv" 245 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1522663783565 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Image_mod.sv(341) " "Verilog HDL information at Image_mod.sv(341): always construct contains both blocking and non-blocking assignments" {  } { { "Image_mod.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Image_mod.sv" 341 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1522663783565 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Run RUN Image_mod.sv(21) " "Verilog HDL Declaration information at Image_mod.sv(21): object \"Run\" differs only in case from object \"RUN\" in the same scope" {  } { { "Image_mod.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Image_mod.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522663783566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_mod.sv 1 1 " "Found 1 design units, including 1 entities, in source file image_mod.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Image_Input " "Found entity 1: Image_Input" {  } { { "Image_mod.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Image_mod.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramdom_dump.sv 0 0 " "Found 0 design units, including 0 entities, in source file ramdom_dump.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783568 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Key_Receiver.sv(22) " "Verilog HDL information at Key_Receiver.sv(22): always construct contains both blocking and non-blocking assignments" {  } { { "Key_Receiver.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Key_Receiver.sv" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1522663783570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_receiver.sv 1 1 " "Found 1 design units, including 1 entities, in source file key_receiver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Key_Receiver " "Found entity 1: Key_Receiver" {  } { { "Key_Receiver.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Key_Receiver.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vram.v 1 1 " "Found 1 design units, including 1 entities, in source file vram.v" { { "Info" "ISGN_ENTITY_NAME" "1 VRAM " "Found entity 1: VRAM" {  } { { "VRAM.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/VRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783573 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "encryptor.sv(18) " "Verilog HDL Event Control warning at encryptor.sv(18): Event Control contains a complex event expression" {  } { { "encryptor.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/encryptor.sv" 18 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1522663783575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encryptor.sv 1 1 " "Found 1 design units, including 1 entities, in source file encryptor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 encryptor " "Found entity 1: encryptor" {  } { { "encryptor.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/encryptor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783576 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Subkey_Reset Image_mod.sv(83) " "Verilog HDL Implicit Net warning at Image_mod.sv(83): created implicit net for \"Subkey_Reset\"" {  } { { "Image_mod.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Image_mod.sv" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522663783576 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Subkey_Run Image_mod.sv(83) " "Verilog HDL Implicit Net warning at Image_mod.sv(83): created implicit net for \"Subkey_Run\"" {  } { { "Image_mod.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Image_mod.sv" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522663783576 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Subkey_Input Image_mod.sv(84) " "Verilog HDL Implicit Net warning at Image_mod.sv(84): created implicit net for \"Subkey_Input\"" {  } { { "Image_mod.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Image_mod.sv" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522663783576 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Subkey_Done Image_mod.sv(84) " "Verilog HDL Implicit Net warning at Image_mod.sv(84): created implicit net for \"Subkey_Done\"" {  } { { "Image_mod.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Image_mod.sv" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522663783576 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Subkey_Output Image_mod.sv(84) " "Verilog HDL Implicit Net warning at Image_mod.sv(84): created implicit net for \"Subkey_Output\"" {  } { { "Image_mod.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Image_mod.sv" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522663783576 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1522663783731 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR7 test2.sv(53) " "Output port \"LEDR7\" at test2.sv(53) has no driver" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1522663783733 "|test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex0\"" {  } { { "test2.sv" "hex0" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663783734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Image_Input Image_Input:Inoutmodule " "Elaborating entity \"Image_Input\" for hierarchy \"Image_Input:Inoutmodule\"" {  } { { "test2.sv" "Inoutmodule" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663783738 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Image_mod.sv(152) " "Verilog HDL assignment warning at Image_mod.sv(152): truncated value with size 32 to match size of target (18)" {  } { { "Image_mod.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Image_mod.sv" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522663783740 "|test|Image_Input:Inoutmodule"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 Image_mod.sv(280) " "Verilog HDL assignment warning at Image_mod.sv(280): truncated value with size 20 to match size of target (18)" {  } { { "Image_mod.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Image_mod.sv" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522663783741 "|test|Image_Input:Inoutmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR Image_mod.sv(43) " "Output port \"SRAM_ADDR\" at Image_mod.sv(43) has no driver" {  } { { "Image_mod.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Image_mod.sv" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1522663783745 "|test|Image_Input:Inoutmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED1 Image_mod.sv(39) " "Output port \"LED1\" at Image_mod.sv(39) has no driver" {  } { { "Image_mod.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Image_mod.sv" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1522663783746 "|test|Image_Input:Inoutmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED2 Image_mod.sv(39) " "Output port \"LED2\" at Image_mod.sv(39) has no driver" {  } { { "Image_mod.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Image_mod.sv" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1522663783746 "|test|Image_Input:Inoutmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED3 Image_mod.sv(39) " "Output port \"LED3\" at Image_mod.sv(39) has no driver" {  } { { "Image_mod.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Image_mod.sv" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1522663783746 "|test|Image_Input:Inoutmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED4 Image_mod.sv(39) " "Output port \"LED4\" at Image_mod.sv(39) has no driver" {  } { { "Image_mod.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Image_mod.sv" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1522663783746 "|test|Image_Input:Inoutmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N Image_mod.sv(45) " "Output port \"SRAM_OE_N\" at Image_mod.sv(45) has no driver" {  } { { "Image_mod.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Image_mod.sv" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1522663783746 "|test|Image_Input:Inoutmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N Image_mod.sv(45) " "Output port \"SRAM_WE_N\" at Image_mod.sv(45) has no driver" {  } { { "Image_mod.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Image_mod.sv" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1522663783746 "|test|Image_Input:Inoutmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N Image_mod.sv(45) " "Output port \"SRAM_CE_N\" at Image_mod.sv(45) has no driver" {  } { { "Image_mod.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Image_mod.sv" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1522663783746 "|test|Image_Input:Inoutmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N Image_mod.sv(45) " "Output port \"SRAM_LB_N\" at Image_mod.sv(45) has no driver" {  } { { "Image_mod.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Image_mod.sv" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1522663783746 "|test|Image_Input:Inoutmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N Image_mod.sv(46) " "Output port \"SRAM_UB_N\" at Image_mod.sv(46) has no driver" {  } { { "Image_mod.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Image_mod.sv" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1522663783746 "|test|Image_Input:Inoutmodule"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subkeyGenerator Image_Input:Inoutmodule\|subkeyGenerator:module1 " "Elaborating entity \"subkeyGenerator\" for hierarchy \"Image_Input:Inoutmodule\|subkeyGenerator:module1\"" {  } { { "Image_mod.sv" "module1" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Image_mod.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663783780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logisticMap Image_Input:Inoutmodule\|subkeyGenerator:module1\|logisticMap:log " "Elaborating entity \"logisticMap\" for hierarchy \"Image_Input:Inoutmodule\|subkeyGenerator:module1\|logisticMap:log\"" {  } { { "subkeyGenerator.sv" "log" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/subkeyGenerator.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663783783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier80 Image_Input:Inoutmodule\|subkeyGenerator:module1\|logisticMap:log\|multiplier80:mult " "Elaborating entity \"multiplier80\" for hierarchy \"Image_Input:Inoutmodule\|subkeyGenerator:module1\|logisticMap:log\|multiplier80:mult\"" {  } { { "logisticMap.sv" "mult" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/logisticMap.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663783787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tentMap Image_Input:Inoutmodule\|subkeyGenerator:module1\|tentMap:tent " "Elaborating entity \"tentMap\" for hierarchy \"Image_Input:Inoutmodule\|subkeyGenerator:module1\|tentMap:tent\"" {  } { { "subkeyGenerator.sv" "tent" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/subkeyGenerator.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663783790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quadMap Image_Input:Inoutmodule\|subkeyGenerator:module1\|quadMap:quad " "Elaborating entity \"quadMap\" for hierarchy \"Image_Input:Inoutmodule\|subkeyGenerator:module1\|quadMap:quad\"" {  } { { "subkeyGenerator.sv" "quad" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/subkeyGenerator.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663783793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bernMap Image_Input:Inoutmodule\|subkeyGenerator:module1\|bernMap:bern " "Elaborating entity \"bernMap\" for hierarchy \"Image_Input:Inoutmodule\|subkeyGenerator:module1\|bernMap:bern\"" {  } { { "subkeyGenerator.sv" "bern" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/subkeyGenerator.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663783797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VRAM Image_Input:Inoutmodule\|VRAM:VideoMemory " "Elaborating entity \"VRAM\" for hierarchy \"Image_Input:Inoutmodule\|VRAM:VideoMemory\"" {  } { { "Image_mod.sv" "VideoMemory" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Image_mod.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663783799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Image_Input:Inoutmodule\|VRAM:VideoMemory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Image_Input:Inoutmodule\|VRAM:VideoMemory\|altsyncram:altsyncram_component\"" {  } { { "VRAM.v" "altsyncram_component" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/VRAM.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663783838 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Image_Input:Inoutmodule\|VRAM:VideoMemory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Image_Input:Inoutmodule\|VRAM:VideoMemory\|altsyncram:altsyncram_component\"" {  } { { "VRAM.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/VRAM.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522663783840 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Image_Input:Inoutmodule\|VRAM:VideoMemory\|altsyncram:altsyncram_component " "Instantiated megafunction \"Image_Input:Inoutmodule\|VRAM:VideoMemory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663783840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663783840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663783840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663783840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663783840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663783840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663783840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663783840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663783840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663783840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663783840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663783840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663783840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663783840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663783840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663783840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663783840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663783840 ""}  } { { "VRAM.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/VRAM.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1522663783840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2sj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2sj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2sj1 " "Found entity 1: altsyncram_2sj1" {  } { { "db/altsyncram_2sj1.tdf" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/db/altsyncram_2sj1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2sj1 Image_Input:Inoutmodule\|VRAM:VideoMemory\|altsyncram:altsyncram_component\|altsyncram_2sj1:auto_generated " "Elaborating entity \"altsyncram_2sj1\" for hierarchy \"Image_Input:Inoutmodule\|VRAM:VideoMemory\|altsyncram:altsyncram_component\|altsyncram_2sj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663783908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/db/decode_rsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663783956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663783956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa Image_Input:Inoutmodule\|VRAM:VideoMemory\|altsyncram:altsyncram_component\|altsyncram_2sj1:auto_generated\|decode_rsa:decode2 " "Elaborating entity \"decode_rsa\" for hierarchy \"Image_Input:Inoutmodule\|VRAM:VideoMemory\|altsyncram:altsyncram_component\|altsyncram_2sj1:auto_generated\|decode_rsa:decode2\"" {  } { { "db/altsyncram_2sj1.tdf" "decode2" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/db/altsyncram_2sj1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663783957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/db/decode_k8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663784004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663784004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a Image_Input:Inoutmodule\|VRAM:VideoMemory\|altsyncram:altsyncram_component\|altsyncram_2sj1:auto_generated\|decode_k8a:rden_decode_b " "Elaborating entity \"decode_k8a\" for hierarchy \"Image_Input:Inoutmodule\|VRAM:VideoMemory\|altsyncram:altsyncram_component\|altsyncram_2sj1:auto_generated\|decode_k8a:rden_decode_b\"" {  } { { "db/altsyncram_2sj1.tdf" "rden_decode_b" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/db/altsyncram_2sj1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qob " "Found entity 1: mux_qob" {  } { { "db/mux_qob.tdf" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/db/mux_qob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663784052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663784052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qob Image_Input:Inoutmodule\|VRAM:VideoMemory\|altsyncram:altsyncram_component\|altsyncram_2sj1:auto_generated\|mux_qob:mux3 " "Elaborating entity \"mux_qob\" for hierarchy \"Image_Input:Inoutmodule\|VRAM:VideoMemory\|altsyncram:altsyncram_component\|altsyncram_2sj1:auto_generated\|mux_qob:mux3\"" {  } { { "db/altsyncram_2sj1.tdf" "mux3" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/db/altsyncram_2sj1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encryptor Image_Input:Inoutmodule\|encryptor:encryption_module1 " "Elaborating entity \"encryptor\" for hierarchy \"Image_Input:Inoutmodule\|encryptor:encryption_module1\"" {  } { { "Image_mod.sv" "encryption_module1" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Image_mod.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCCB_master SCCB_master:sccb " "Elaborating entity \"SCCB_master\" for hierarchy \"SCCB_master:sccb\"" {  } { { "test2.sv" "sccb" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784085 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Read_data SCCB_master.sv(30) " "Verilog HDL or VHDL warning at SCCB_master.sv(30): object \"Read_data\" assigned a value but never read" {  } { { "SCCB_master.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/SCCB_master.sv" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1522663784087 "|test|SCCB_master:sccb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prep_complete SCCB_master.sv(33) " "Verilog HDL or VHDL warning at SCCB_master.sv(33): object \"prep_complete\" assigned a value but never read" {  } { { "SCCB_master.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/SCCB_master.sv" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1522663784088 "|test|SCCB_master:sccb"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "complete SCCB_master.sv(21) " "Output port \"complete\" at SCCB_master.sv(21) has no driver" {  } { { "SCCB_master.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/SCCB_master.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1522663784088 "|test|SCCB_master:sccb"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR3 SCCB_master.sv(24) " "Output port \"LEDR3\" at SCCB_master.sv(24) has no driver" {  } { { "SCCB_master.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/SCCB_master.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1522663784088 "|test|SCCB_master:sccb"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR4 SCCB_master.sv(25) " "Output port \"LEDR4\" at SCCB_master.sv(25) has no driver" {  } { { "SCCB_master.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/SCCB_master.sv" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1522663784088 "|test|SCCB_master:sccb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc cam_soc:NiosII " "Elaborating entity \"cam_soc\" for hierarchy \"cam_soc:NiosII\"" {  } { { "test2.sv" "NiosII" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_jtag_uart_0 cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"cam_soc_jtag_uart_0\" for hierarchy \"cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "cam_soc/synthesis/cam_soc.v" "jtag_uart_0" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/cam_soc.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_jtag_uart_0_scfifo_w cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|cam_soc_jtag_uart_0_scfifo_w:the_cam_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"cam_soc_jtag_uart_0_scfifo_w\" for hierarchy \"cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|cam_soc_jtag_uart_0_scfifo_w:the_cam_soc_jtag_uart_0_scfifo_w\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" "the_cam_soc_jtag_uart_0_scfifo_w" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|cam_soc_jtag_uart_0_scfifo_w:the_cam_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|cam_soc_jtag_uart_0_scfifo_w:the_cam_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" "wfifo" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784142 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|cam_soc_jtag_uart_0_scfifo_w:the_cam_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|cam_soc_jtag_uart_0_scfifo_w:the_cam_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522663784143 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|cam_soc_jtag_uart_0_scfifo_w:the_cam_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|cam_soc_jtag_uart_0_scfifo_w:the_cam_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784143 ""}  } { { "cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1522663784143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663784187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663784187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|cam_soc_jtag_uart_0_scfifo_w:the_cam_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|cam_soc_jtag_uart_0_scfifo_w:the_cam_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/db/a_dpfifo_q131.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663784202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663784202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|cam_soc_jtag_uart_0_scfifo_w:the_cam_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|cam_soc_jtag_uart_0_scfifo_w:the_cam_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663784216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663784216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|cam_soc_jtag_uart_0_scfifo_w:the_cam_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|cam_soc_jtag_uart_0_scfifo_w:the_cam_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663784259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663784259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|cam_soc_jtag_uart_0_scfifo_w:the_cam_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|cam_soc_jtag_uart_0_scfifo_w:the_cam_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/db/dpram_nl21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663784305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663784305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|cam_soc_jtag_uart_0_scfifo_w:the_cam_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|cam_soc_jtag_uart_0_scfifo_w:the_cam_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/db/altsyncram_r1m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663784351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663784351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|cam_soc_jtag_uart_0_scfifo_w:the_cam_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|cam_soc_jtag_uart_0_scfifo_w:the_cam_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/db/dpram_nl21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663784396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663784396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|cam_soc_jtag_uart_0_scfifo_w:the_cam_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|cam_soc_jtag_uart_0_scfifo_w:the_cam_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/db/a_dpfifo_q131.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_jtag_uart_0_scfifo_r cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|cam_soc_jtag_uart_0_scfifo_r:the_cam_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"cam_soc_jtag_uart_0_scfifo_r\" for hierarchy \"cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|cam_soc_jtag_uart_0_scfifo_r:the_cam_soc_jtag_uart_0_scfifo_r\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" "the_cam_soc_jtag_uart_0_scfifo_r" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cam_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cam_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" "cam_soc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784491 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cam_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cam_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522663784492 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cam_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"cam_soc:NiosII\|cam_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cam_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784492 ""}  } { { "cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1522663784492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_led cam_soc:NiosII\|cam_soc_led:led " "Elaborating entity \"cam_soc_led\" for hierarchy \"cam_soc:NiosII\|cam_soc_led:led\"" {  } { { "cam_soc/synthesis/cam_soc.v" "led" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/cam_soc.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_nios2_qsys_0 cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"cam_soc_nios2_qsys_0\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\"" {  } { { "cam_soc/synthesis/cam_soc.v" "nios2_qsys_0" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/cam_soc.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_nios2_qsys_0_cpu cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu " "Elaborating entity \"cam_soc_nios2_qsys_0_cpu\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0.v" "cpu" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_nios2_qsys_0_cpu_test_bench cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_test_bench:the_cam_soc_nios2_qsys_0_cpu_test_bench " "Elaborating entity \"cam_soc_nios2_qsys_0_cpu_test_bench\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_test_bench:the_cam_soc_nios2_qsys_0_cpu_test_bench\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "the_cam_soc_nios2_qsys_0_cpu_test_bench" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 3708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_nios2_qsys_0_cpu_register_bank_a_module cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_register_bank_a_module:cam_soc_nios2_qsys_0_cpu_register_bank_a " "Elaborating entity \"cam_soc_nios2_qsys_0_cpu_register_bank_a_module\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_register_bank_a_module:cam_soc_nios2_qsys_0_cpu_register_bank_a\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "cam_soc_nios2_qsys_0_cpu_register_bank_a" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 4225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_register_bank_a_module:cam_soc_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_register_bank_a_module:cam_soc_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "the_altsyncram" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784519 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_register_bank_a_module:cam_soc_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_register_bank_a_module:cam_soc_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522663784520 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_register_bank_a_module:cam_soc_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_register_bank_a_module:cam_soc_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784520 ""}  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1522663784520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663784569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663784569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_register_bank_a_module:cam_soc_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_register_bank_a_module:cam_soc_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_nios2_qsys_0_cpu_register_bank_b_module cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_register_bank_b_module:cam_soc_nios2_qsys_0_cpu_register_bank_b " "Elaborating entity \"cam_soc_nios2_qsys_0_cpu_register_bank_b_module\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_register_bank_b_module:cam_soc_nios2_qsys_0_cpu_register_bank_b\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "cam_soc_nios2_qsys_0_cpu_register_bank_b" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 4243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_nios2_qsys_0_cpu_nios2_oci cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci " "Elaborating entity \"cam_soc_nios2_qsys_0_cpu_nios2_oci\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "the_cam_soc_nios2_qsys_0_cpu_nios2_oci" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 4729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_nios2_qsys_0_cpu_nios2_oci_debug cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_debug " "Elaborating entity \"cam_soc_nios2_qsys_0_cpu_nios2_oci_debug\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_debug\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "the_cam_soc_nios2_qsys_0_cpu_nios2_oci_debug" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784604 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522663784605 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784605 ""}  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1522663784605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_nios2_qsys_0_cpu_nios2_oci_break cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_break:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_break " "Elaborating entity \"cam_soc_nios2_qsys_0_cpu_nios2_oci_break\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_break:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_break\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "the_cam_soc_nios2_qsys_0_cpu_nios2_oci_break" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_nios2_qsys_0_cpu_nios2_oci_xbrk cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_xbrk:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_xbrk " "Elaborating entity \"cam_soc_nios2_qsys_0_cpu_nios2_oci_xbrk\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_xbrk:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_xbrk\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "the_cam_soc_nios2_qsys_0_cpu_nios2_oci_xbrk" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_nios2_qsys_0_cpu_nios2_oci_dbrk cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_dbrk:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_dbrk " "Elaborating entity \"cam_soc_nios2_qsys_0_cpu_nios2_oci_dbrk\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_dbrk:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_dbrk\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "the_cam_soc_nios2_qsys_0_cpu_nios2_oci_dbrk" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_nios2_qsys_0_cpu_nios2_oci_itrace cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_itrace:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_itrace " "Elaborating entity \"cam_soc_nios2_qsys_0_cpu_nios2_oci_itrace\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_itrace:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_itrace\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "the_cam_soc_nios2_qsys_0_cpu_nios2_oci_itrace" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_nios2_qsys_0_cpu_nios2_oci_dtrace cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_dtrace:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_dtrace " "Elaborating entity \"cam_soc_nios2_qsys_0_cpu_nios2_oci_dtrace\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_dtrace:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_dtrace\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "the_cam_soc_nios2_qsys_0_cpu_nios2_oci_dtrace" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_nios2_qsys_0_cpu_nios2_oci_td_mode cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_dtrace:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_dtrace\|cam_soc_nios2_qsys_0_cpu_nios2_oci_td_mode:cam_soc_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"cam_soc_nios2_qsys_0_cpu_nios2_oci_td_mode\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_dtrace:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_dtrace\|cam_soc_nios2_qsys_0_cpu_nios2_oci_td_mode:cam_soc_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "cam_soc_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo " "Elaborating entity \"cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "the_cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo\|cam_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"cam_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo\|cam_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "the_cam_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 1703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo\|cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo\|cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "the_cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 1712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo\|cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo\|cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "the_cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 1721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_nios2_qsys_0_cpu_nios2_oci_pib cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_pib:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_pib " "Elaborating entity \"cam_soc_nios2_qsys_0_cpu_nios2_oci_pib\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_pib:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_pib\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "the_cam_soc_nios2_qsys_0_cpu_nios2_oci_pib" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_nios2_qsys_0_cpu_nios2_oci_im cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_im:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_im " "Elaborating entity \"cam_soc_nios2_qsys_0_cpu_nios2_oci_im\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_im:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_im\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "the_cam_soc_nios2_qsys_0_cpu_nios2_oci_im" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_nios2_qsys_0_cpu_nios2_avalon_reg cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_cam_soc_nios2_qsys_0_cpu_nios2_avalon_reg " "Elaborating entity \"cam_soc_nios2_qsys_0_cpu_nios2_avalon_reg\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_cam_soc_nios2_qsys_0_cpu_nios2_avalon_reg\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "the_cam_soc_nios2_qsys_0_cpu_nios2_avalon_reg" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_nios2_qsys_0_cpu_nios2_ocimem cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_ocimem:the_cam_soc_nios2_qsys_0_cpu_nios2_ocimem " "Elaborating entity \"cam_soc_nios2_qsys_0_cpu_nios2_ocimem\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_ocimem:the_cam_soc_nios2_qsys_0_cpu_nios2_ocimem\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "the_cam_soc_nios2_qsys_0_cpu_nios2_ocimem" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_nios2_qsys_0_cpu_ociram_sp_ram_module cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_ocimem:the_cam_soc_nios2_qsys_0_cpu_nios2_ocimem\|cam_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:cam_soc_nios2_qsys_0_cpu_ociram_sp_ram " "Elaborating entity \"cam_soc_nios2_qsys_0_cpu_ociram_sp_ram_module\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_ocimem:the_cam_soc_nios2_qsys_0_cpu_nios2_ocimem\|cam_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:cam_soc_nios2_qsys_0_cpu_ociram_sp_ram\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "cam_soc_nios2_qsys_0_cpu_ociram_sp_ram" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_ocimem:the_cam_soc_nios2_qsys_0_cpu_nios2_ocimem\|cam_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:cam_soc_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_ocimem:the_cam_soc_nios2_qsys_0_cpu_nios2_ocimem\|cam_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:cam_soc_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "the_altsyncram" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784639 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_ocimem:the_cam_soc_nios2_qsys_0_cpu_nios2_ocimem\|cam_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:cam_soc_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_ocimem:the_cam_soc_nios2_qsys_0_cpu_nios2_ocimem\|cam_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:cam_soc_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2308 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522663784640 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_ocimem:the_cam_soc_nios2_qsys_0_cpu_nios2_ocimem\|cam_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:cam_soc_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_ocimem:the_cam_soc_nios2_qsys_0_cpu_nios2_ocimem\|cam_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:cam_soc_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784641 ""}  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2308 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1522663784641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4a31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4a31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4a31 " "Found entity 1: altsyncram_4a31" {  } { { "db/altsyncram_4a31.tdf" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/db/altsyncram_4a31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663784690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663784690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4a31 cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_ocimem:the_cam_soc_nios2_qsys_0_cpu_nios2_ocimem\|cam_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:cam_soc_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated " "Elaborating entity \"altsyncram_4a31\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_ocimem:the_cam_soc_nios2_qsys_0_cpu_nios2_ocimem\|cam_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:cam_soc_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper " "Elaborating entity \"cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_nios2_qsys_0_cpu_debug_slave_tck cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|cam_soc_nios2_qsys_0_cpu_debug_slave_tck:the_cam_soc_nios2_qsys_0_cpu_debug_slave_tck " "Elaborating entity \"cam_soc_nios2_qsys_0_cpu_debug_slave_tck\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|cam_soc_nios2_qsys_0_cpu_debug_slave_tck:the_cam_soc_nios2_qsys_0_cpu_debug_slave_tck\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" "the_cam_soc_nios2_qsys_0_cpu_debug_slave_tck" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_nios2_qsys_0_cpu_debug_slave_sysclk cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|cam_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_cam_soc_nios2_qsys_0_cpu_debug_slave_sysclk " "Elaborating entity \"cam_soc_nios2_qsys_0_cpu_debug_slave_sysclk\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|cam_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_cam_soc_nios2_qsys_0_cpu_debug_slave_sysclk\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" "the_cam_soc_nios2_qsys_0_cpu_debug_slave_sysclk" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cam_soc_nios2_qsys_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cam_soc_nios2_qsys_0_cpu_debug_slave_phy\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" "cam_soc_nios2_qsys_0_cpu_debug_slave_phy" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784726 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cam_soc_nios2_qsys_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cam_soc_nios2_qsys_0_cpu_debug_slave_phy\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522663784727 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cam_soc_nios2_qsys_0_cpu_debug_slave_phy " "Instantiated megafunction \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cam_soc_nios2_qsys_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784727 ""}  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1522663784727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cam_soc_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cam_soc_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784729 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cam_soc_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cam_soc_nios2_qsys_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cam_soc_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cam_soc_nios2_qsys_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_onchip_memory2_0 cam_soc:NiosII\|cam_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"cam_soc_onchip_memory2_0\" for hierarchy \"cam_soc:NiosII\|cam_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "cam_soc/synthesis/cam_soc.v" "onchip_memory2_0" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/cam_soc.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cam_soc:NiosII\|cam_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cam_soc:NiosII\|cam_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784739 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cam_soc:NiosII\|cam_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cam_soc:NiosII\|cam_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_onchip_memory2_0.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522663784741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cam_soc:NiosII\|cam_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"cam_soc:NiosII\|cam_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cam_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"cam_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784741 ""}  } { { "cam_soc/synthesis/submodules/cam_soc_onchip_memory2_0.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1522663784741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l1d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l1d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l1d1 " "Found entity 1: altsyncram_l1d1" {  } { { "db/altsyncram_l1d1.tdf" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/db/altsyncram_l1d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522663784789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522663784789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l1d1 cam_soc:NiosII\|cam_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l1d1:auto_generated " "Elaborating entity \"altsyncram_l1d1\" for hierarchy \"cam_soc:NiosII\|cam_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l1d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_sdram cam_soc:NiosII\|cam_soc_sdram:sdram " "Elaborating entity \"cam_soc_sdram\" for hierarchy \"cam_soc:NiosII\|cam_soc_sdram:sdram\"" {  } { { "cam_soc/synthesis/cam_soc.v" "sdram" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/cam_soc.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_sdram_input_efifo_module cam_soc:NiosII\|cam_soc_sdram:sdram\|cam_soc_sdram_input_efifo_module:the_cam_soc_sdram_input_efifo_module " "Elaborating entity \"cam_soc_sdram_input_efifo_module\" for hierarchy \"cam_soc:NiosII\|cam_soc_sdram:sdram\|cam_soc_sdram_input_efifo_module:the_cam_soc_sdram_input_efifo_module\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_sdram.v" "the_cam_soc_sdram_input_efifo_module" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_sdram_pll cam_soc:NiosII\|cam_soc_sdram_pll:sdram_pll " "Elaborating entity \"cam_soc_sdram_pll\" for hierarchy \"cam_soc:NiosII\|cam_soc_sdram_pll:sdram_pll\"" {  } { { "cam_soc/synthesis/cam_soc.v" "sdram_pll" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/cam_soc.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_sdram_pll_stdsync_sv6 cam_soc:NiosII\|cam_soc_sdram_pll:sdram_pll\|cam_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"cam_soc_sdram_pll_stdsync_sv6\" for hierarchy \"cam_soc:NiosII\|cam_soc_sdram_pll:sdram_pll\|cam_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" "stdsync2" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_sdram_pll_dffpipe_l2c cam_soc:NiosII\|cam_soc_sdram_pll:sdram_pll\|cam_soc_sdram_pll_stdsync_sv6:stdsync2\|cam_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"cam_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"cam_soc:NiosII\|cam_soc_sdram_pll:sdram_pll\|cam_soc_sdram_pll_stdsync_sv6:stdsync2\|cam_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" "dffpipe3" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_sdram_pll_altpll_lqa2 cam_soc:NiosII\|cam_soc_sdram_pll:sdram_pll\|cam_soc_sdram_pll_altpll_lqa2:sd1 " "Elaborating entity \"cam_soc_sdram_pll_altpll_lqa2\" for hierarchy \"cam_soc:NiosII\|cam_soc_sdram_pll:sdram_pll\|cam_soc_sdram_pll_altpll_lqa2:sd1\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" "sd1" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_sysid_qsys_0 cam_soc:NiosII\|cam_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"cam_soc_sysid_qsys_0\" for hierarchy \"cam_soc:NiosII\|cam_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "cam_soc/synthesis/cam_soc.v" "sysid_qsys_0" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/cam_soc.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_to_hw_port cam_soc:NiosII\|cam_soc_to_hw_port:to_hw_port " "Elaborating entity \"cam_soc_to_hw_port\" for hierarchy \"cam_soc:NiosII\|cam_soc_to_hw_port:to_hw_port\"" {  } { { "cam_soc/synthesis/cam_soc.v" "to_hw_port" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/cam_soc.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_to_sw_port cam_soc:NiosII\|cam_soc_to_sw_port:to_sw_port " "Elaborating entity \"cam_soc_to_sw_port\" for hierarchy \"cam_soc:NiosII\|cam_soc_to_sw_port:to_sw_port\"" {  } { { "cam_soc/synthesis/cam_soc.v" "to_sw_port" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/cam_soc.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_to_sw_sig cam_soc:NiosII\|cam_soc_to_sw_sig:to_sw_sig " "Elaborating entity \"cam_soc_to_sw_sig\" for hierarchy \"cam_soc:NiosII\|cam_soc_to_sw_sig:to_sw_sig\"" {  } { { "cam_soc/synthesis/cam_soc.v" "to_sw_sig" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/cam_soc.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_mm_interconnect_0 cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"cam_soc_mm_interconnect_0\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "cam_soc/synthesis/cam_soc.v" "mm_interconnect_0" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/cam_soc.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 1022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 1086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 1150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "nios2_qsys_0_debug_mem_slave_translator" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 1214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 1278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 1342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "led_s1_translator" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 1406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 1470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "nios2_qsys_0_data_master_agent" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 1807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_agent" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 1888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 1972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "cam_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 2013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 2763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 2804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_mm_interconnect_0_router cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_router:router " "Elaborating entity \"cam_soc_mm_interconnect_0_router\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_router:router\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "router" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 3320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_mm_interconnect_0_router_default_decode cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_router:router\|cam_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"cam_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_router:router\|cam_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_mm_interconnect_0_router_001 cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"cam_soc_mm_interconnect_0_router_001\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_router_001:router_001\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "router_001" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 3336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_mm_interconnect_0_router_001_default_decode cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_router_001:router_001\|cam_soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"cam_soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_router_001:router_001\|cam_soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_001.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_mm_interconnect_0_router_002 cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"cam_soc_mm_interconnect_0_router_002\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "router_002" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 3352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_mm_interconnect_0_router_002_default_decode cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_router_002:router_002\|cam_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"cam_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_router_002:router_002\|cam_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_mm_interconnect_0_router_003 cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"cam_soc_mm_interconnect_0_router_003\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_router_003:router_003\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "router_003" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 3368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_mm_interconnect_0_router_003_default_decode cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_router_003:router_003\|cam_soc_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"cam_soc_mm_interconnect_0_router_003_default_decode\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_router_003:router_003\|cam_soc_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663784993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_mm_interconnect_0_cmd_demux cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"cam_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 3589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663785006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_mm_interconnect_0_cmd_demux_001 cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"cam_soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 3654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663785010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_mm_interconnect_0_cmd_mux cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"cam_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 3671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663785013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_mm_interconnect_0_cmd_mux_001 cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"cam_soc_mm_interconnect_0_cmd_mux_001\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 3694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663785015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663785018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "cam_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663785019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_mm_interconnect_0_rsp_demux cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"cam_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 3912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663785039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_mm_interconnect_0_rsp_demux_001 cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"cam_soc_mm_interconnect_0_rsp_demux_001\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 3935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663785041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_mm_interconnect_0_rsp_mux cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"cam_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 4213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663785049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_mux.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663785054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "cam_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663785056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_mm_interconnect_0_rsp_mux_001 cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"cam_soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 4278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663785058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_mux_001.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663785063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "cam_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663785064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "crosser" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 4312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663785067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "cam_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663785069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_mm_interconnect_0_avalon_st_adapter cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"cam_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 4443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663785091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|cam_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"cam_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|cam_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|cam_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663785092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_soc_irq_mapper cam_soc:NiosII\|cam_soc_irq_mapper:irq_mapper " "Elaborating entity \"cam_soc_irq_mapper\" for hierarchy \"cam_soc:NiosII\|cam_soc_irq_mapper:irq_mapper\"" {  } { { "cam_soc/synthesis/cam_soc.v" "irq_mapper" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/cam_soc.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663785111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller cam_soc:NiosII\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"cam_soc:NiosII\|altera_reset_controller:rst_controller\"" {  } { { "cam_soc/synthesis/cam_soc.v" "rst_controller" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/cam_soc.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663785113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer cam_soc:NiosII\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"cam_soc:NiosII\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "cam_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663785114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer cam_soc:NiosII\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"cam_soc:NiosII\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "cam_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663785116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller cam_soc:NiosII\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"cam_soc:NiosII\|altera_reset_controller:rst_controller_001\"" {  } { { "cam_soc/synthesis/cam_soc.v" "rst_controller_001" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/cam_soc.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663785117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Key_Receiver Key_Receiver:IOmodule " "Elaborating entity \"Key_Receiver\" for hierarchy \"Key_Receiver:IOmodule\"" {  } { { "test2.sv" "IOmodule" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522663785120 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 Key_Receiver.sv(27) " "Verilog HDL assignment warning at Key_Receiver.sv(27): truncated value with size 10 to match size of target (5)" {  } { { "Key_Receiver.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Key_Receiver.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522663785122 "|test|Key_Receiver:IOmodule"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 Key_Receiver.sv(58) " "Verilog HDL assignment warning at Key_Receiver.sv(58): truncated value with size 10 to match size of target (5)" {  } { { "Key_Receiver.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Key_Receiver.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522663785123 "|test|Key_Receiver:IOmodule"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 Key_Receiver.sv(91) " "Verilog HDL assignment warning at Key_Receiver.sv(91): truncated value with size 10 to match size of target (5)" {  } { { "Key_Receiver.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Key_Receiver.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522663785123 "|test|Key_Receiver:IOmodule"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Key_Receiver.sv(109) " "Verilog HDL assignment warning at Key_Receiver.sv(109): truncated value with size 32 to match size of target (5)" {  } { { "Key_Receiver.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Key_Receiver.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522663785123 "|test|Key_Receiver:IOmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SEED Key_Receiver.sv(17) " "Output port \"SEED\" at Key_Receiver.sv(17) has no driver" {  } { { "Key_Receiver.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Key_Receiver.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1522663785123 "|test|Key_Receiver:IOmodule"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"cam_soc:NiosII\|cam_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "cam_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1522663790176 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1522663790176 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1522663793262 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "Bidir \"SRAM_DQ\[0\]\" has no driver" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522663793384 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "Bidir \"SRAM_DQ\[1\]\" has no driver" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522663793384 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "Bidir \"SRAM_DQ\[2\]\" has no driver" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522663793384 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "Bidir \"SRAM_DQ\[3\]\" has no driver" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522663793384 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "Bidir \"SRAM_DQ\[4\]\" has no driver" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522663793384 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "Bidir \"SRAM_DQ\[5\]\" has no driver" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522663793384 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "Bidir \"SRAM_DQ\[6\]\" has no driver" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522663793384 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "Bidir \"SRAM_DQ\[7\]\" has no driver" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522663793384 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "Bidir \"SRAM_DQ\[8\]\" has no driver" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522663793384 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "Bidir \"SRAM_DQ\[9\]\" has no driver" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522663793384 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "Bidir \"SRAM_DQ\[10\]\" has no driver" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522663793384 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "Bidir \"SRAM_DQ\[11\]\" has no driver" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522663793384 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "Bidir \"SRAM_DQ\[12\]\" has no driver" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522663793384 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "Bidir \"SRAM_DQ\[13\]\" has no driver" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522663793384 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "Bidir \"SRAM_DQ\[14\]\" has no driver" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522663793384 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "Bidir \"SRAM_DQ\[15\]\" has no driver" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522663793384 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1522663793384 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "cam_soc/synthesis/submodules/cam_soc_sdram.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_sdram.v" 440 -1 0 } } { "cam_soc/synthesis/submodules/cam_soc_sdram.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_sdram.v" 354 -1 0 } } { "cam_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 3025 -1 0 } } { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 4041 -1 0 } } { "cam_soc/synthesis/submodules/cam_soc_sdram.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_sdram.v" 304 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" 348 -1 0 } } { "cam_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" 393 -1 0 } } { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 3645 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "cam_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2252 -1 0 } } { "cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" 249 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1522663793424 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1522663793424 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Cam_pwdn GND " "Pin \"Cam_pwdn\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522663795246 "|test|Cam_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522663795246 "|test|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522663795246 "|test|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522663795246 "|test|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522663795246 "|test|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522663795246 "|test|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522663795246 "|test|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522663795246 "|test|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522663795246 "|test|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522663795246 "|test|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522663795246 "|test|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522663795246 "|test|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522663795246 "|test|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522663795246 "|test|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522663795246 "|test|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522663795246 "|test|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522663795246 "|test|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522663795246 "|test|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522663795246 "|test|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522663795246 "|test|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[18\] GND " "Pin \"SRAM_ADDR\[18\]\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522663795246 "|test|SRAM_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522663795246 "|test|SRAM_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522663795246 "|test|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522663795246 "|test|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522663795246 "|test|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522663795246 "|test|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522663795246 "|test|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR1 GND " "Pin \"LEDR1\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522663795246 "|test|LEDR1"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR2 GND " "Pin \"LEDR2\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522663795246 "|test|LEDR2"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR3 GND " "Pin \"LEDR3\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522663795246 "|test|LEDR3"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR4 GND " "Pin \"LEDR4\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522663795246 "|test|LEDR4"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR7 GND " "Pin \"LEDR7\" is stuck at GND" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522663795246 "|test|LEDR7"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_wire_cke VCC " "Pin \"sdram_wire_cke\" is stuck at VCC" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522663795246 "|test|sdram_wire_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1522663795246 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522663795620 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "137 " "137 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1522663799105 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/output_files/test.map.smsg " "Generated suppressed messages file C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/output_files/test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1522663799458 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1522663800717 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522663800717 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Shutter " "No output dependent on input pin \"Shutter\"" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522663801227 "|test|Shutter"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW1 " "No output dependent on input pin \"SW1\"" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522663801227 "|test|SW1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW2 " "No output dependent on input pin \"SW2\"" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522663801227 "|test|SW2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW14 " "No output dependent on input pin \"SW14\"" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522663801227 "|test|SW14"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW15 " "No output dependent on input pin \"SW15\"" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522663801227 "|test|SW15"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW16 " "No output dependent on input pin \"SW16\"" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522663801227 "|test|SW16"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW17 " "No output dependent on input pin \"SW17\"" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522663801227 "|test|SW17"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1522663801227 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5537 " "Implemented 5537 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1522663801229 ""} { "Info" "ICUT_CUT_TM_OPINS" "147 " "Implemented 147 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1522663801229 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "49 " "Implemented 49 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1522663801229 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4786 " "Implemented 4786 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1522663801229 ""} { "Info" "ICUT_CUT_TM_RAMS" "528 " "Implemented 528 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1522663801229 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1522663801229 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1522663801229 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 91 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 91 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "727 " "Peak virtual memory: 727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522663801343 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 02 05:10:01 2018 " "Processing ended: Mon Apr 02 05:10:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522663801343 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522663801343 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522663801343 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522663801343 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1522663803455 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522663803456 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 02 05:10:03 2018 " "Processing started: Mon Apr 02 05:10:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522663803456 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1522663803456 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off test -c test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1522663803456 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1522663803557 ""}
{ "Info" "0" "" "Project  = test" {  } {  } 0 0 "Project  = test" 0 0 "Fitter" 0 0 1522663803557 ""}
{ "Info" "0" "" "Revision = test" {  } {  } 0 0 "Revision = test" 0 0 "Fitter" 0 0 1522663803557 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1522663803726 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "test EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1522663803790 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1522663803846 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1522663803846 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1522663803846 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "cam_soc:NiosII\|cam_soc_sdram_pll:sdram_pll\|cam_soc_sdram_pll_altpll_lqa2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"cam_soc:NiosII\|cam_soc_sdram_pll:sdram_pll\|cam_soc_sdram_pll_altpll_lqa2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cam_soc:NiosII\|cam_soc_sdram_pll:sdram_pll\|cam_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for cam_soc:NiosII\|cam_soc_sdram_pll:sdram_pll\|cam_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] port" {  } { { "cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" 151 -1 0 } } { "" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 1150 9684 10422 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1522663803917 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cam_soc:NiosII\|cam_soc_sdram_pll:sdram_pll\|cam_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for cam_soc:NiosII\|cam_soc_sdram_pll:sdram_pll\|cam_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] port" {  } { { "cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" 151 -1 0 } } { "" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 1151 9684 10422 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1522663803917 ""}  } { { "cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" 151 -1 0 } } { "" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 1150 9684 10422 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1522663803917 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1522663804507 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1522663804518 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522663804626 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522663804626 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522663804626 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522663804626 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522663804626 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522663804626 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522663804626 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522663804626 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522663804626 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1522663804626 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 23793 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1522663804638 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 23795 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1522663804638 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 23797 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1522663804638 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 23799 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1522663804638 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 23801 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1522663804638 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1522663804638 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1522663804642 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1522663804697 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 217 " "No exact pin location assignment(s) for 2 pins of 217 total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." 0 0 "Fitter" 0 -1 1522663805577 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1522663806563 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1522663806563 ""}
{ "Info" "ISTA_SDC_FOUND" "cam_soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'cam_soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1522663806634 ""}
{ "Info" "ISTA_SDC_FOUND" "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc " "Reading SDC File: 'cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1522663806646 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCCB_clk " "Node: SCCB_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SCCB_master:sccb\|sdioc SCCB_clk " "Register SCCB_master:sccb\|sdioc is being clocked by SCCB_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1522663806688 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1522663806688 "|test|SCCB_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clk " "Node: Clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SCCB_clk Clk " "Register SCCB_clk is being clocked by Clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1522663806688 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1522663806688 "|test|Clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Image_Input:Inoutmodule\|VGA_Clk " "Node: Image_Input:Inoutmodule\|VGA_Clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Image_Input:Inoutmodule\|VRAM:VideoMemory2\|altsyncram:altsyncram_component\|altsyncram_2sj1:auto_generated\|ram_block1a29 Image_Input:Inoutmodule\|VGA_Clk " "Register Image_Input:Inoutmodule\|VRAM:VideoMemory2\|altsyncram:altsyncram_component\|altsyncram_2sj1:auto_generated\|ram_block1a29 is being clocked by Image_Input:Inoutmodule\|VGA_Clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1522663806688 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1522663806688 "|test|Image_Input:Inoutmodule|VGA_Clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Cam_pclk " "Node: Cam_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Image_Input:Inoutmodule\|VRAM:VideoMemory2\|altsyncram:altsyncram_component\|altsyncram_2sj1:auto_generated\|ram_block1a29~porta_we_reg Cam_pclk " "Register Image_Input:Inoutmodule\|VRAM:VideoMemory2\|altsyncram:altsyncram_component\|altsyncram_2sj1:auto_generated\|ram_block1a29~porta_we_reg is being clocked by Cam_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1522663806688 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1522663806688 "|test|Cam_pclk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806796 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806796 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1522663806796 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1522663806797 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1522663806797 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1522663806797 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1522663806797 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1522663806797 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806797 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806797 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1522663806797 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1522663806797 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cam_soc:NiosII\|cam_soc_sdram_pll:sdram_pll\|cam_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node cam_soc:NiosII\|cam_soc_sdram_pll:sdram_pll\|cam_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522663807147 ""}  } { { "cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" 193 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_soc:NiosII|cam_soc_sdram_pll:sdram_pll|cam_soc_sdram_pll_altpll_lqa2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 1150 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522663807147 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cam_soc:NiosII\|cam_soc_sdram_pll:sdram_pll\|cam_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node cam_soc:NiosII\|cam_soc_sdram_pll:sdram_pll\|cam_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522663807147 ""}  } { { "cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" 193 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_soc:NiosII|cam_soc_sdram_pll:sdram_pll|cam_soc_sdram_pll_altpll_lqa2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 1150 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522663807147 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node Clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522663807148 ""}  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 17 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 23766 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522663807148 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Image_Input:Inoutmodule\|VGA_Clk  " "Automatically promoted node Image_Input:Inoutmodule\|VGA_Clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522663807148 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Image_Input:Inoutmodule\|encryptor:encryption_module1\|always0~0 " "Destination node Image_Input:Inoutmodule\|encryptor:encryption_module1\|always0~0" {  } { { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Image_Input:Inoutmodule|encryptor:encryption_module1|always0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 5572 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522663807148 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Image_Input:Inoutmodule\|VGA_Clk~0 " "Destination node Image_Input:Inoutmodule\|VGA_Clk~0" {  } { { "Image_mod.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Image_mod.sv" 33 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Image_Input:Inoutmodule|VGA_Clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 9510 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522663807148 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Cam_xclk~output " "Destination node Cam_xclk~output" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 32 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Cam_xclk~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 23566 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522663807148 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK~output " "Destination node VGA_CLK~output" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 41 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_CLK~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 23591 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522663807148 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1522663807148 ""}  } { { "Image_mod.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/Image_mod.sv" 33 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Image_Input:Inoutmodule|VGA_Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 3849 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522663807148 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522663807148 ""}  } { { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 23175 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522663807148 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Image_Input:Inoutmodule\|encryptor:encryption_module1\|always0~0  " "Automatically promoted node Image_Input:Inoutmodule\|encryptor:encryption_module1\|always0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522663807148 ""}  } { { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Image_Input:Inoutmodule|encryptor:encryption_module1|always0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 5572 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522663807148 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SCCB_clk  " "Automatically promoted node SCCB_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522663807148 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCCB_clk~0 " "Destination node SCCB_clk~0" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 175 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SCCB_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 6802 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522663807148 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1522663807148 ""}  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 175 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SCCB_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 3885 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522663807148 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cam_soc:NiosII\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node cam_soc:NiosII\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522663807149 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cam_soc:NiosII\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node cam_soc:NiosII\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "cam_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_soc:NiosII|altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 7294 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522663807149 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|W_rf_wren " "Destination node cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|W_rf_wren" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 3597 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_soc:NiosII|cam_soc_nios2_qsys_0:nios2_qsys_0|cam_soc_nios2_qsys_0_cpu:cpu|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 2871 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522663807149 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_soc:NiosII\|cam_soc_nios2_qsys_0:nios2_qsys_0\|cam_soc_nios2_qsys_0_cpu:cpu\|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci\|cam_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_soc:NiosII|cam_soc_nios2_qsys_0:nios2_qsys_0|cam_soc_nios2_qsys_0_cpu:cpu|cam_soc_nios2_qsys_0_cpu_nios2_oci:the_cam_soc_nios2_qsys_0_cpu_nios2_oci|cam_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_cam_soc_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 2100 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522663807149 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1522663807149 ""}  } { { "cam_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 617 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522663807149 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cam_soc:NiosII\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node cam_soc:NiosII\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522663807150 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cam_soc:NiosII\|cam_soc_sdram:sdram\|active_rnw~3 " "Destination node cam_soc:NiosII\|cam_soc_sdram:sdram\|active_rnw~3" {  } { { "cam_soc/synthesis/submodules/cam_soc_sdram.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_sdram.v" 213 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_soc:NiosII|cam_soc_sdram:sdram|active_rnw~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 6968 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522663807150 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cam_soc:NiosII\|cam_soc_sdram:sdram\|active_cs_n~0 " "Destination node cam_soc:NiosII\|cam_soc_sdram:sdram\|active_cs_n~0" {  } { { "cam_soc/synthesis/submodules/cam_soc_sdram.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_sdram.v" 210 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_soc:NiosII|cam_soc_sdram:sdram|active_cs_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 6981 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522663807150 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cam_soc:NiosII\|cam_soc_sdram:sdram\|i_refs\[0\] " "Destination node cam_soc:NiosII\|cam_soc_sdram:sdram\|i_refs\[0\]" {  } { { "cam_soc/synthesis/submodules/cam_soc_sdram.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_sdram.v" 354 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_soc:NiosII|cam_soc_sdram:sdram|i_refs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 1420 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522663807150 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cam_soc:NiosII\|cam_soc_sdram:sdram\|i_refs\[2\] " "Destination node cam_soc:NiosII\|cam_soc_sdram:sdram\|i_refs\[2\]" {  } { { "cam_soc/synthesis/submodules/cam_soc_sdram.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_sdram.v" 354 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_soc:NiosII|cam_soc_sdram:sdram|i_refs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 1418 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522663807150 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cam_soc:NiosII\|cam_soc_sdram:sdram\|i_refs\[1\] " "Destination node cam_soc:NiosII\|cam_soc_sdram:sdram\|i_refs\[1\]" {  } { { "cam_soc/synthesis/submodules/cam_soc_sdram.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_sdram.v" 354 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_soc:NiosII|cam_soc_sdram:sdram|i_refs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 1419 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522663807150 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1522663807150 ""}  } { { "cam_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 3889 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522663807150 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cam_soc:NiosII\|cam_soc_sdram_pll:sdram_pll\|prev_reset  " "Automatically promoted node cam_soc:NiosII\|cam_soc_sdram_pll:sdram_pll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522663807151 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cam_soc:NiosII\|cam_soc_sdram_pll:sdram_pll\|readdata\[0\]~1 " "Destination node cam_soc:NiosII\|cam_soc_sdram_pll:sdram_pll\|readdata\[0\]~1" {  } { { "cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" 240 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_soc:NiosII|cam_soc_sdram_pll:sdram_pll|readdata[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 8781 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522663807151 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1522663807151 ""}  } { { "cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" 251 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_soc:NiosII|cam_soc_sdram_pll:sdram_pll|prev_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 1181 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522663807151 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1522663808481 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1522663808488 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1522663808489 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1522663808497 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1522663808526 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522663808526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522663808526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522663808526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522663808526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522663808526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522663808526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522663808526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522663808526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522663808526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522663808526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522663808526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522663808526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522663808526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522663808526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522663808526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522663808526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522663808526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522663808526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522663808526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522663808526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522663808526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522663808526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522663808526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522663808526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522663808526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522663808526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522663808526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522663808526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522663808526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522663808526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522663808526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522663808526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522663808526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522663808526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522663808526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522663808526 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1522663808526 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1522663808528 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1522663808541 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1522663808541 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1522663808547 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1522663809617 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1522663809624 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Input Buffer " "Packed 32 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1522663809624 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "87 I/O Output Buffer " "Packed 87 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1522663809624 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "66 " "Created 66 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1522663809624 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1522663809624 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 0 2 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1522663809718 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1522663809718 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1522663809718 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 19 41 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 19 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522663809719 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 62 1 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 62 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522663809719 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 27 46 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 27 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522663809719 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 46 25 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 46 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522663809719 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 22 43 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 22 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522663809719 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 9 49 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522663809719 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 10 62 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 10 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522663809719 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 29 42 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 29 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522663809719 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1522663809719 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1522663809719 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522663809979 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1522663809987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1522663815678 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522663817874 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1522663817977 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1522663823689 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522663823689 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1522663825104 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X46_Y24 X57_Y36 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } { { "loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} { { 11 { 0 ""} 46 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1522663833970 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1522663833970 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522663835126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1522663835129 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1522663835129 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1522663835129 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.92 " "Total time spent on timing analysis during the Fitter is 0.92 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1522663835348 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1522663835488 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1522663836797 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1522663836853 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1522663838147 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522663840215 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1522663840798 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 49 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 359 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1522663840885 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 49 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 360 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1522663840885 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 49 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 361 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1522663840885 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 49 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 362 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1522663840885 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 49 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 363 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1522663840885 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 49 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 364 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1522663840885 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 49 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 365 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1522663840885 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 49 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 366 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1522663840885 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 49 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 367 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1522663840885 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 49 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 368 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1522663840885 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 49 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 369 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1522663840885 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 49 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 370 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1522663840885 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 49 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 371 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1522663840885 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 49 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 372 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1522663840885 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 49 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 373 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1522663840885 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/test2.sv" 49 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/" { { 0 { 0 ""} 0 374 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1522663840885 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1522663840885 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/output_files/test.fit.smsg " "Generated suppressed messages file C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/output_files/test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1522663841309 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1016 " "Peak virtual memory: 1016 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522663842900 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 02 05:10:42 2018 " "Processing ended: Mon Apr 02 05:10:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522663842900 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522663842900 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522663842900 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1522663842900 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1522663844755 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522663844755 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 02 05:10:44 2018 " "Processing started: Mon Apr 02 05:10:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522663844755 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1522663844755 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off test -c test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1522663844755 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1522663847970 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1522663848073 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "540 " "Peak virtual memory: 540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522663849261 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 02 05:10:49 2018 " "Processing ended: Mon Apr 02 05:10:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522663849261 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522663849261 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522663849261 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1522663849261 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1522663849915 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1522663851335 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522663851336 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 02 05:10:50 2018 " "Processing started: Mon Apr 02 05:10:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522663851336 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1522663851336 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta test -c test " "Command: quartus_sta test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1522663851336 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1522663851443 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1522663851771 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1522663851771 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1522663851832 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1522663851832 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1522663852607 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1522663852607 ""}
{ "Info" "ISTA_SDC_FOUND" "cam_soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'cam_soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1522663852681 ""}
{ "Info" "ISTA_SDC_FOUND" "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc " "Reading SDC File: 'cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1522663852694 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCCB_clk " "Node: SCCB_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SCCB_master:sccb\|sdioc SCCB_clk " "Register SCCB_master:sccb\|sdioc is being clocked by SCCB_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1522663852730 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522663852730 "|test|SCCB_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clk " "Node: Clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SCCB_clk Clk " "Register SCCB_clk is being clocked by Clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1522663852730 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522663852730 "|test|Clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Image_Input:Inoutmodule\|VGA_Clk " "Node: Image_Input:Inoutmodule\|VGA_Clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Image_Input:Inoutmodule\|VRAM:VideoMemory2\|altsyncram:altsyncram_component\|altsyncram_2sj1:auto_generated\|ram_block1a29 Image_Input:Inoutmodule\|VGA_Clk " "Register Image_Input:Inoutmodule\|VRAM:VideoMemory2\|altsyncram:altsyncram_component\|altsyncram_2sj1:auto_generated\|ram_block1a29 is being clocked by Image_Input:Inoutmodule\|VGA_Clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1522663852730 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522663852730 "|test|Image_Input:Inoutmodule|VGA_Clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Cam_pclk " "Node: Cam_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Image_Input:Inoutmodule\|VRAM:VideoMemory2\|altsyncram:altsyncram_component\|altsyncram_2sj1:auto_generated\|ram_block1a29~porta_we_reg Cam_pclk " "Register Image_Input:Inoutmodule\|VRAM:VideoMemory2\|altsyncram:altsyncram_component\|altsyncram_2sj1:auto_generated\|ram_block1a29~porta_we_reg is being clocked by Cam_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1522663852730 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522663852730 "|test|Cam_pclk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1522663853296 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1522663853296 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1522663853296 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1522663853297 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1522663853297 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1522663853297 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1522663853297 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1522663853298 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1522663853316 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.717 " "Worst-case setup slack is 46.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522663853333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522663853333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.717               0.000 altera_reserved_tck  " "   46.717               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522663853333 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522663853333 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522663853336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522663853336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522663853336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522663853336 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.942 " "Worst-case recovery slack is 47.942" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522663853338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522663853338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.942               0.000 altera_reserved_tck  " "   47.942               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522663853338 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522663853338 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.055 " "Worst-case removal slack is 1.055" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522663853341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522663853341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.055               0.000 altera_reserved_tck  " "    1.055               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522663853341 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522663853341 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.632 " "Worst-case minimum pulse width slack is 49.632" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522663853343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522663853343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.632               0.000 altera_reserved_tck  " "   49.632               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522663853343 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522663853343 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1522663853447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1522663853447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1522663853447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1522663853447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.758 ns " "Worst Case Available Settling Time: 196.758 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1522663853447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1522663853447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1522663853447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1522663853447 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1522663853447 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1522663853452 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1522663853495 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1522663854892 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCCB_clk " "Node: SCCB_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SCCB_master:sccb\|sdioc SCCB_clk " "Register SCCB_master:sccb\|sdioc is being clocked by SCCB_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1522663855297 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522663855297 "|test|SCCB_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clk " "Node: Clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SCCB_clk Clk " "Register SCCB_clk is being clocked by Clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1522663855297 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522663855297 "|test|Clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Image_Input:Inoutmodule\|VGA_Clk " "Node: Image_Input:Inoutmodule\|VGA_Clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Image_Input:Inoutmodule\|VRAM:VideoMemory2\|altsyncram:altsyncram_component\|altsyncram_2sj1:auto_generated\|ram_block1a29 Image_Input:Inoutmodule\|VGA_Clk " "Register Image_Input:Inoutmodule\|VRAM:VideoMemory2\|altsyncram:altsyncram_component\|altsyncram_2sj1:auto_generated\|ram_block1a29 is being clocked by Image_Input:Inoutmodule\|VGA_Clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1522663855297 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522663855297 "|test|Image_Input:Inoutmodule|VGA_Clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Cam_pclk " "Node: Cam_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Image_Input:Inoutmodule\|VRAM:VideoMemory2\|altsyncram:altsyncram_component\|altsyncram_2sj1:auto_generated\|ram_block1a29~porta_we_reg Cam_pclk " "Register Image_Input:Inoutmodule\|VRAM:VideoMemory2\|altsyncram:altsyncram_component\|altsyncram_2sj1:auto_generated\|ram_block1a29~porta_we_reg is being clocked by Cam_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1522663855297 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522663855297 "|test|Cam_pclk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855307 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855307 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855307 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1522663855308 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1522663855308 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1522663855308 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1522663855308 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.085 " "Worst-case setup slack is 47.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.085               0.000 altera_reserved_tck  " "   47.085               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522663855318 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855322 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522663855322 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.230 " "Worst-case recovery slack is 48.230" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.230               0.000 altera_reserved_tck  " "   48.230               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855325 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522663855325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.962 " "Worst-case removal slack is 0.962" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.962               0.000 altera_reserved_tck  " "    0.962               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855328 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522663855328 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.576 " "Worst-case minimum pulse width slack is 49.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.576               0.000 altera_reserved_tck  " "   49.576               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855330 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522663855330 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855397 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855397 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855397 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855397 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.083 ns " "Worst Case Available Settling Time: 197.083 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855397 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855397 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855397 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855397 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855397 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1522663855402 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCCB_clk " "Node: SCCB_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SCCB_master:sccb\|sdioc SCCB_clk " "Register SCCB_master:sccb\|sdioc is being clocked by SCCB_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1522663855862 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522663855862 "|test|SCCB_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clk " "Node: Clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SCCB_clk Clk " "Register SCCB_clk is being clocked by Clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1522663855862 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522663855862 "|test|Clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Image_Input:Inoutmodule\|VGA_Clk " "Node: Image_Input:Inoutmodule\|VGA_Clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Image_Input:Inoutmodule\|VRAM:VideoMemory2\|altsyncram:altsyncram_component\|altsyncram_2sj1:auto_generated\|ram_block1a29 Image_Input:Inoutmodule\|VGA_Clk " "Register Image_Input:Inoutmodule\|VRAM:VideoMemory2\|altsyncram:altsyncram_component\|altsyncram_2sj1:auto_generated\|ram_block1a29 is being clocked by Image_Input:Inoutmodule\|VGA_Clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1522663855862 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522663855862 "|test|Image_Input:Inoutmodule|VGA_Clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Cam_pclk " "Node: Cam_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Image_Input:Inoutmodule\|VRAM:VideoMemory2\|altsyncram:altsyncram_component\|altsyncram_2sj1:auto_generated\|ram_block1a29~porta_we_reg Cam_pclk " "Register Image_Input:Inoutmodule\|VRAM:VideoMemory2\|altsyncram:altsyncram_component\|altsyncram_2sj1:auto_generated\|ram_block1a29~porta_we_reg is being clocked by Cam_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1522663855862 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1522663855862 "|test|Cam_pclk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855872 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855872 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855872 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1522663855872 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1522663855872 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1522663855872 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1522663855872 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.563 " "Worst-case setup slack is 48.563" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.563               0.000 altera_reserved_tck  " "   48.563               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855879 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522663855879 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 altera_reserved_tck  " "    0.179               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855884 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522663855884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.171 " "Worst-case recovery slack is 49.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.171               0.000 altera_reserved_tck  " "   49.171               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522663855888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.501 " "Worst-case removal slack is 0.501" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.501               0.000 altera_reserved_tck  " "    0.501               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855892 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522663855892 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.472 " "Worst-case minimum pulse width slack is 49.472" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.472               0.000 altera_reserved_tck  " "   49.472               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522663855896 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855977 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855977 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855977 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855977 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.447 ns " "Worst Case Available Settling Time: 198.447 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855977 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855977 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855977 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855977 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1522663855977 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1522663856441 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1522663856443 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "683 " "Peak virtual memory: 683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522663856663 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 02 05:10:56 2018 " "Processing ended: Mon Apr 02 05:10:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522663856663 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522663856663 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522663856663 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522663856663 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1522663858574 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522663858575 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 02 05:10:58 2018 " "Processing started: Mon Apr 02 05:10:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522663858575 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1522663858575 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off test -c test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1522663858575 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_7_1200mv_85c_slow.svo C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/simulation/modelsim/ simulation " "Generated file test_7_1200mv_85c_slow.svo in folder \"C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1522663860084 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_7_1200mv_0c_slow.svo C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/simulation/modelsim/ simulation " "Generated file test_7_1200mv_0c_slow.svo in folder \"C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1522663860710 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_min_1200mv_0c_fast.svo C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/simulation/modelsim/ simulation " "Generated file test_min_1200mv_0c_fast.svo in folder \"C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1522663861342 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test.svo C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/simulation/modelsim/ simulation " "Generated file test.svo in folder \"C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1522663861972 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_7_1200mv_85c_v_slow.sdo C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/simulation/modelsim/ simulation " "Generated file test_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1522663862593 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_7_1200mv_0c_v_slow.sdo C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/simulation/modelsim/ simulation " "Generated file test_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1522663863209 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_min_1200mv_0c_v_fast.sdo C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/simulation/modelsim/ simulation " "Generated file test_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1522663863838 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_v.sdo C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/simulation/modelsim/ simulation " "Generated file test_v.sdo in folder \"C:/Users/jihoon/Desktop/bckup - Copy/FPGA_Chaotic_Image_Encryption-master - Copy - Copy/395Project_Codes_Quartusii/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1522663864458 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "558 " "Peak virtual memory: 558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522663864696 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 02 05:11:04 2018 " "Processing ended: Mon Apr 02 05:11:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522663864696 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522663864696 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522663864696 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522663864696 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 144 s " "Quartus II Full Compilation was successful. 0 errors, 144 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522663865360 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1522663947222 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522663947223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 02 05:12:27 2018 " "Processing started: Mon Apr 02 05:12:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522663947223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1522663947223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp test -c test --netlist_type=sgate " "Command: quartus_npp test -c test --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1522663947223 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "414 " "Peak virtual memory: 414 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522663949526 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 02 05:12:29 2018 " "Processing ended: Mon Apr 02 05:12:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522663949526 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522663949526 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522663949526 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1522663949526 ""}
