# Hi, I'm Viet Ngo ðŸ‘‹
<!--
**muhammadaldacher/muhammadaldacher** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
Here are some ideas to get you started:
- ðŸ”­ Iâ€™m currently working on ...
- ðŸŒ± Iâ€™m currently learning ...
- ðŸ‘¯ Iâ€™m looking to collaborate on ...
- ðŸ¤” Iâ€™m looking for help with ...
- ðŸ’¬ Ask me about ...
- âš¡ Fun fact: ...
-->
---
## Projects & Labs
|Topic| | Project | Year |
|---:|---|---|---|
| SERDES ||||
| |  1 | [RX Equalizer](https://github.com/muhammadaldacher/SERDES-Design-of-RX-Decision-Feedback-Equalizer) |  2025 |
| DAC ||||
| |  2 | [12 bit current-steering DAC](https://github.com/muhammadaldacher/SERDES-Design-of-RX-Decision-Feedback-Equalizer) |  2025 |
| LDO ||||
| |  3| [Capless LDO]([https://github.com/muhammadaldacher/Analog-Design-of-LDO-with-PMOS-pass-device](https://github.com/Vietngo2748/Capless-LDO))                                |  2025 |
| Op-Amps ||||
| | 4| [Two stage Op-Amp](https://github.com/Vietngo2748/Two-Stage-Op-Amp)                                |  2024 |
| RTL Design ||||
| |  2 | [RISC-V CPU](https://github.com/Vietngo2748/RICS-V-simple-core)                        |  2024 |
| |  3 | [UART Peripheral](https://github.com/Vietngo2748/UART-IN-FPGA-DE-10-LITE)|  2024 |                         


---

