Timing Report Max Delay Analysis

SmartTime Version v11.6
Microsemi Corporation - Microsemi Libero Software Release v11.6 (Version 11.6.0.34)
Date: Fri Mar 11 14:43:00 2016


Design: sram_test
Family: ProASIC3L
Die: M1A3P1000L
Package: 484 FBGA
Temperature Range: 0 - 70 C
Voltage Range: 1.425 - 1.575 V
Speed Grade: STD
Design State: Post-Layout
Data source: Silicon verified
Min Operating Conditions: BEST - 1.575 V - 0 C
Max Operating Conditions: WORST - 1.425 V - 70 C
Using Enhanced Min Delay Analysis
Scenario for Timing Analysis: Primary


-----------------------------------------------------
SUMMARY

Clock Domain:               CLK_1MHZ_0/Core:GLA
Period (ns):                7.109
Frequency (MHz):            140.667
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
External Hold (ns):         N/A
Min Clock-To-Out (ns):      N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               clock_div_1MHZ_100KHZ_0/clk_out:Q
Period (ns):                10.198
Frequency (MHz):            98.058
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
External Hold (ns):         N/A
Min Clock-To-Out (ns):      N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               clock_div_1MHZ_10HZ_0/clk_out:Q
Period (ns):                9.559
Frequency (MHz):            104.613
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
External Hold (ns):         N/A
Min Clock-To-Out (ns):      N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               memory_controller_0/next_read/U1:Q
Period (ns):                9.884
Frequency (MHz):            101.174
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
External Hold (ns):         N/A
Min Clock-To-Out (ns):      N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               memory_controller_0/next_write/U1:Q
Period (ns):                8.316
Frequency (MHz):            120.250
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
External Hold (ns):         N/A
Min Clock-To-Out (ns):      N/A
Max Clock-To-Out (ns):      N/A

                            Input to Output
Min Delay (ns):             N/A
Max Delay (ns):             N/A

END SUMMARY
-----------------------------------------------------

Clock Domain CLK_1MHZ_0/Core:GLA

SET Register to Register

Path 1
  From:                        clock_div_1MHZ_10HZ_0/counter[12]:CLK
  To:                          clock_div_1MHZ_10HZ_0/clk_out:D
  Delay (ns):                  6.598
  Slack (ns):
  Arrival (ns):                7.477
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         7.109

Path 2
  From:                        clock_div_1MHZ_10HZ_0/counter[3]:CLK
  To:                          clock_div_1MHZ_10HZ_0/clk_out:D
  Delay (ns):                  6.429
  Slack (ns):
  Arrival (ns):                7.303
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         6.935

Path 3
  From:                        clock_div_1MHZ_100KHZ_0/counter[1]:CLK
  To:                          clock_div_1MHZ_100KHZ_0/counter[7]:D
  Delay (ns):                  6.381
  Slack (ns):
  Arrival (ns):                7.265
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         6.910

Path 4
  From:                        clock_div_1MHZ_10HZ_0/counter[6]:CLK
  To:                          clock_div_1MHZ_10HZ_0/clk_out:D
  Delay (ns):                  6.390
  Slack (ns):
  Arrival (ns):                7.269
  Required (ns):
  Setup (ns):                  0.480
  Minimum Period (ns):         6.870

Path 5
  From:                        clock_div_1MHZ_10HZ_0/counter[12]:CLK
  To:                          clock_div_1MHZ_10HZ_0/counter[15]:D
  Delay (ns):                  6.347
  Slack (ns):
  Arrival (ns):                7.226
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         6.857


Expanded Path 1
  From: clock_div_1MHZ_10HZ_0/counter[12]:CLK
  To: clock_div_1MHZ_10HZ_0/clk_out:D
  data required time                             N/C
  data arrival time                          -   7.477
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        CLK_1MHZ_0/Core:GLA
               +     0.000          Clock source
  0.000                        CLK_1MHZ_0/Core:GLA (r)
               +     0.879          net: GLA
  0.879                        clock_div_1MHZ_10HZ_0/counter[12]:CLK (r)
               +     0.657          cell: ADLIB:DFN1C0
  1.536                        clock_div_1MHZ_10HZ_0/counter[12]:Q (f)
               +     1.148          net: clock_div_1MHZ_10HZ_0/counter[12]
  2.684                        clock_div_1MHZ_10HZ_0/counter_RNIU08N[12]:A (f)
               +     0.452          cell: ADLIB:NOR2
  3.136                        clock_div_1MHZ_10HZ_0/counter_RNIU08N[12]:Y (r)
               +     0.321          net: clock_div_1MHZ_10HZ_0/clk_out5_7
  3.457                        clock_div_1MHZ_10HZ_0/counter_RNIGSN61[1]:B (r)
               +     0.556          cell: ADLIB:NOR3B
  4.013                        clock_div_1MHZ_10HZ_0/counter_RNIGSN61[1]:Y (r)
               +     0.313          net: clock_div_1MHZ_10HZ_0/clk_out5_11
  4.326                        clock_div_1MHZ_10HZ_0/counter_RNI3SFD2[1]:C (r)
               +     0.593          cell: ADLIB:NOR3C
  4.919                        clock_div_1MHZ_10HZ_0/counter_RNI3SFD2[1]:Y (r)
               +     1.663          net: clock_div_1MHZ_10HZ_0/clk_out5_13
  6.582                        clock_div_1MHZ_10HZ_0/clk_out_RNO:B (r)
               +     0.595          cell: ADLIB:AX1C
  7.177                        clock_div_1MHZ_10HZ_0/clk_out_RNO:Y (f)
               +     0.300          net: clock_div_1MHZ_10HZ_0/clk_out_RNO
  7.477                        clock_div_1MHZ_10HZ_0/clk_out:D (f)
                                    
  7.477                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          CLK_1MHZ_0/Core:GLA
               +     0.000          Clock source
  N/C                          CLK_1MHZ_0/Core:GLA (r)
               +     0.879          net: GLA
  N/C                          clock_div_1MHZ_10HZ_0/clk_out:CLK (r)
               -     0.511          Library setup time: ADLIB:DFN1P0
  N/C                          clock_div_1MHZ_10HZ_0/clk_out:D


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From:                        RESET_IN_L8
  To:                          clock_div_1MHZ_100KHZ_0/counter[12]:CLR
  Delay (ns):                  10.152
  Slack (ns):
  Arrival (ns):                10.152
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      9.551

Path 2
  From:                        RESET_IN_L8
  To:                          clock_div_1MHZ_100KHZ_0/counter[11]:CLR
  Delay (ns):                  10.152
  Slack (ns):
  Arrival (ns):                10.152
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      9.533

Path 3
  From:                        CLK_48MHZ
  To:                          clock_div_1MHZ_100KHZ_0/counter[12]:CLR
  Delay (ns):                  10.065
  Slack (ns):
  Arrival (ns):                10.065
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      9.464

Path 4
  From:                        CLK_48MHZ
  To:                          clock_div_1MHZ_100KHZ_0/counter[11]:CLR
  Delay (ns):                  10.065
  Slack (ns):
  Arrival (ns):                10.065
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      9.446

Path 5
  From:                        RESET_IN_L8
  To:                          clock_div_1MHZ_100KHZ_0/counter[14]:CLR
  Delay (ns):                  10.028
  Slack (ns):
  Arrival (ns):                10.028
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      9.409


Expanded Path 1
  From: RESET_IN_L8
  To: clock_div_1MHZ_100KHZ_0/counter[12]:CLR
  data required time                             N/C
  data arrival time                          -   10.152
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        RESET_IN_L8 (r)
               +     0.000          net: RESET_IN_L8
  0.000                        RESET_IN_L8_pad/U0/U0:PAD (r)
               +     0.857          cell: ADLIB:IOPAD_IN
  0.857                        RESET_IN_L8_pad/U0/U0:Y (r)
               +     0.000          net: RESET_IN_L8_pad/U0/NET1
  0.857                        RESET_IN_L8_pad/U0/U1:YIN (r)
               +     0.039          cell: ADLIB:IOIN_IB
  0.896                        RESET_IN_L8_pad/U0/U1:Y (r)
               +     3.639          net: RESET_IN_L8_c
  4.535                        RESET_IN_L8_pad_RNIGSK6:A (r)
               +     0.415          cell: ADLIB:BUFF
  4.950                        RESET_IN_L8_pad_RNIGSK6:Y (r)
               +     1.276          net: RESET_IN_L8_c_0
  6.226                        reset_pulse_0/RESET_20:A (r)
               +     0.415          cell: ADLIB:OR2
  6.641                        reset_pulse_0/RESET_20:Y (r)
               +     3.511          net: reset_pulse_0_RESET_20
  10.152                       clock_div_1MHZ_100KHZ_0/counter[12]:CLR (r)
                                    
  10.152                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          CLK_1MHZ_0/Core:GLA
               +     0.000          Clock source
  N/C                          CLK_1MHZ_0/Core:GLA (r)
               +     0.866          net: GLA
  N/C                          clock_div_1MHZ_100KHZ_0/counter[12]:CLK (r)
               -     0.265          Library recovery time: ADLIB:DFN1C0
  N/C                          clock_div_1MHZ_100KHZ_0/counter[12]:CLR


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain clock_div_1MHZ_100KHZ_0/clk_out:Q

SET Register to Register

Path 1
  From:                        geig_data_handling_0/geig_counts[0]/U1:CLK
  To:                          geig_data_handling_0/geig_counts[15]/U1:D
  Delay (ns):                  9.690
  Slack (ns):
  Arrival (ns):                16.010
  Required (ns):
  Setup (ns):                  0.480
  Minimum Period (ns):         10.198

Path 2
  From:                        geig_data_handling_0/geig_counts[0]/U1:CLK
  To:                          geig_data_handling_0/geig_counts[14]/U1:D
  Delay (ns):                  9.598
  Slack (ns):
  Arrival (ns):                15.918
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         10.112

Path 3
  From:                        geig_data_handling_0/geig_counts[2]/U1:CLK
  To:                          geig_data_handling_0/geig_counts[15]/U1:D
  Delay (ns):                  9.209
  Slack (ns):
  Arrival (ns):                15.529
  Required (ns):
  Setup (ns):                  0.480
  Minimum Period (ns):         9.717

Path 4
  From:                        geig_data_handling_0/geig_counts[0]/U1:CLK
  To:                          geig_data_handling_0/geig_counts[13]/U1:D
  Delay (ns):                  9.144
  Slack (ns):
  Arrival (ns):                15.464
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         9.656

Path 5
  From:                        geig_data_handling_0/geig_counts[2]/U1:CLK
  To:                          geig_data_handling_0/geig_counts[14]/U1:D
  Delay (ns):                  9.090
  Slack (ns):
  Arrival (ns):                15.410
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         9.604


Expanded Path 1
  From: geig_data_handling_0/geig_counts[0]/U1:CLK
  To: geig_data_handling_0/geig_counts[15]/U1:D
  data required time                             N/C
  data arrival time                          -   16.010
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        clock_div_1MHZ_100KHZ_0/clk_out:Q
               +     0.000          Clock source
  0.000                        clock_div_1MHZ_100KHZ_0/clk_out:Q (r)
               +     4.783          net: clock_div_1MHZ_100KHZ_0/clk_out_i
  4.783                        clock_div_1MHZ_100KHZ_0/clk_out_RNIOQD8:A (r)
               +     0.666          cell: ADLIB:CLKINT
  5.449                        clock_div_1MHZ_100KHZ_0/clk_out_RNIOQD8:Y (r)
               +     0.871          net: clock_div_1MHZ_100KHZ_0_CLK_100KHZ_OUT
  6.320                        geig_data_handling_0/geig_counts[0]/U1:CLK (r)
               +     0.657          cell: ADLIB:DFN1C0
  6.977                        geig_data_handling_0/geig_counts[0]/U1:Q (f)
               +     0.909          net: geig_data_handling_0/geig_counts[0]
  7.886                        geig_data_handling_0/geig_counts_RNI2B6F[2]:B (f)
               +     0.541          cell: ADLIB:NOR3C
  8.427                        geig_data_handling_0/geig_counts_RNI2B6F[2]:Y (f)
               +     0.327          net: geig_data_handling_0/geig_counts_c2
  8.754                        geig_data_handling_0/geig_counts_RNIJNAP[4]:B (f)
               +     0.541          cell: ADLIB:NOR3C
  9.295                        geig_data_handling_0/geig_counts_RNIJNAP[4]:Y (f)
               +     0.380          net: geig_data_handling_0/geig_counts_c4
  9.675                        geig_data_handling_0/geig_counts_RNIDVCU[5]:A (f)
               +     0.459          cell: ADLIB:NOR2B
  10.134                       geig_data_handling_0/geig_counts_RNIDVCU[5]:Y (f)
               +     0.382          net: geig_data_handling_0/geig_counts_c5
  10.516                       geig_data_handling_0/geig_counts_RNIV8MI1[9]:C (f)
               +     0.607          cell: ADLIB:NOR3C
  11.123                       geig_data_handling_0/geig_counts_RNIV8MI1[9]:Y (f)
               +     0.314          net: geig_data_handling_0/geig_counts_c9
  11.437                       geig_data_handling_0/geig_counts_RNI5NQP1[10]:A (f)
               +     0.459          cell: ADLIB:NOR2B
  11.896                       geig_data_handling_0/geig_counts_RNI5NQP1[10]:Y (f)
               +     0.313          net: geig_data_handling_0/geig_counts_c10
  12.209                       geig_data_handling_0/geig_counts_RNIC6V02[11]:A (f)
               +     0.344          cell: ADLIB:NOR2B
  12.553                       geig_data_handling_0/geig_counts_RNIC6V02[11]:Y (f)
               +     0.421          net: geig_data_handling_0/geig_counts_c11
  12.974                       geig_data_handling_0/geig_counts_RNIT78F2[13]:C (f)
               +     0.607          cell: ADLIB:NOR3C
  13.581                       geig_data_handling_0/geig_counts_RNIT78F2[13]:Y (f)
               +     0.413          net: geig_data_handling_0/geig_counts_c13
  13.994                       geig_data_handling_0/geig_counts_RNO[15]:A (f)
               +     0.841          cell: ADLIB:AX1C
  14.835                       geig_data_handling_0/geig_counts_RNO[15]:Y (r)
               +     0.325          net: geig_data_handling_0/geig_counts_n15
  15.160                       geig_data_handling_0/geig_counts[15]/U0:B (r)
               +     0.522          cell: ADLIB:MX2
  15.682                       geig_data_handling_0/geig_counts[15]/U0:Y (r)
               +     0.328          net: geig_data_handling_0/geig_counts[15]/Y
  16.010                       geig_data_handling_0/geig_counts[15]/U1:D (r)
                                    
  16.010                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out:Q
               +     0.000          Clock source
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out:Q (r)
               +     4.783          net: clock_div_1MHZ_100KHZ_0/clk_out_i
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out_RNIOQD8:A (r)
               +     0.666          cell: ADLIB:CLKINT
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out_RNIOQD8:Y (r)
               +     0.843          net: clock_div_1MHZ_100KHZ_0_CLK_100KHZ_OUT
  N/C                          geig_data_handling_0/geig_counts[15]/U1:CLK (r)
               -     0.480          Library setup time: ADLIB:DFN1C0
  N/C                          geig_data_handling_0/geig_counts[15]/U1:D


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From:                        RESET_IN_L8
  To:                          geig_data_handling_0/geig_counts[1]/U1:CLR
  Delay (ns):                  8.614
  Slack (ns):
  Arrival (ns):                8.614
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      2.559

Path 2
  From:                        RESET_IN_L8
  To:                          geig_data_handling_0/geig_counts[2]/U1:CLR
  Delay (ns):                  8.059
  Slack (ns):
  Arrival (ns):                8.059
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      2.004

Path 3
  From:                        CLK_48MHZ
  To:                          geig_data_handling_0/geig_counts[1]/U1:CLR
  Delay (ns):                  8.013
  Slack (ns):
  Arrival (ns):                8.013
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      1.958

Path 4
  From:                        RESET_IN_L8
  To:                          geig_data_handling_0/geig_counts[5]/U1:CLR
  Delay (ns):                  8.000
  Slack (ns):
  Arrival (ns):                8.000
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      1.941

Path 5
  From:                        CLK_48MHZ
  To:                          geig_data_handling_0/shift_reg[0]:PRE
  Delay (ns):                  7.903
  Slack (ns):
  Arrival (ns):                7.903
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      1.870


Expanded Path 1
  From: RESET_IN_L8
  To: geig_data_handling_0/geig_counts[1]/U1:CLR
  data required time                             N/C
  data arrival time                          -   8.614
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        RESET_IN_L8 (r)
               +     0.000          net: RESET_IN_L8
  0.000                        RESET_IN_L8_pad/U0/U0:PAD (r)
               +     0.857          cell: ADLIB:IOPAD_IN
  0.857                        RESET_IN_L8_pad/U0/U0:Y (r)
               +     0.000          net: RESET_IN_L8_pad/U0/NET1
  0.857                        RESET_IN_L8_pad/U0/U1:YIN (r)
               +     0.039          cell: ADLIB:IOIN_IB
  0.896                        RESET_IN_L8_pad/U0/U1:Y (r)
               +     2.990          net: RESET_IN_L8_c
  3.886                        reset_pulse_0/RESET_7:A (r)
               +     0.415          cell: ADLIB:OR2
  4.301                        reset_pulse_0/RESET_7:Y (r)
               +     4.313          net: reset_pulse_0_RESET_7
  8.614                        geig_data_handling_0/geig_counts[1]/U1:CLR (r)
                                    
  8.614                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out:Q
               +     0.000          Clock source
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out:Q (r)
               +     4.783          net: clock_div_1MHZ_100KHZ_0/clk_out_i
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out_RNIOQD8:A (r)
               +     0.666          cell: ADLIB:CLKINT
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out_RNIOQD8:Y (r)
               +     0.871          net: clock_div_1MHZ_100KHZ_0_CLK_100KHZ_OUT
  N/C                          geig_data_handling_0/geig_counts[1]/U1:CLK (r)
               -     0.265          Library recovery time: ADLIB:DFN1C0
  N/C                          geig_data_handling_0/geig_counts[1]/U1:CLR


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain clock_div_1MHZ_10HZ_0/clk_out:Q

SET Register to Register

Path 1
  From:                        timestamp_0/TIMESTAMP[12]:CLK
  To:                          timestamp_0/TIMESTAMP[21]:D
  Delay (ns):                  9.014
  Slack (ns):
  Arrival (ns):                11.696
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         9.559

Path 2
  From:                        timestamp_0/TIMESTAMP[13]:CLK
  To:                          timestamp_0/TIMESTAMP[21]:D
  Delay (ns):                  8.977
  Slack (ns):
  Arrival (ns):                11.659
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         9.522

Path 3
  From:                        timestamp_0/TIMESTAMP[2]:CLK
  To:                          timestamp_0/TIMESTAMP[21]:D
  Delay (ns):                  8.932
  Slack (ns):
  Arrival (ns):                11.602
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         9.465

Path 4
  From:                        timestamp_0/TIMESTAMP[0]:CLK
  To:                          timestamp_0/TIMESTAMP[21]:D
  Delay (ns):                  8.897
  Slack (ns):
  Arrival (ns):                11.579
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         9.442

Path 5
  From:                        timestamp_0/TIMESTAMP[9]:CLK
  To:                          timestamp_0/TIMESTAMP[21]:D
  Delay (ns):                  8.872
  Slack (ns):
  Arrival (ns):                11.554
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         9.417


Expanded Path 1
  From: timestamp_0/TIMESTAMP[12]:CLK
  To: timestamp_0/TIMESTAMP[21]:D
  data required time                             N/C
  data arrival time                          -   11.696
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        clock_div_1MHZ_10HZ_0/clk_out:Q
               +     0.000          Clock source
  0.000                        clock_div_1MHZ_10HZ_0/clk_out:Q (r)
               +     1.115          net: clock_div_1MHZ_10HZ_0/clk_out_i
  1.115                        clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7:A (r)
               +     0.666          cell: ADLIB:CLKINT
  1.781                        clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7:Y (r)
               +     0.901          net: clock_div_1MHZ_10HZ_0_CLK_10HZ_OUT
  2.682                        timestamp_0/TIMESTAMP[12]:CLK (r)
               +     0.518          cell: ADLIB:DFN1C0
  3.200                        timestamp_0/TIMESTAMP[12]:Q (r)
               +     0.313          net: timestamp_0_TIMESTAMP[12]
  3.513                        timestamp_0/TIMESTAMP_RNINFFS[13]:C (r)
               +     0.593          cell: ADLIB:NOR3C
  4.106                        timestamp_0/TIMESTAMP_RNINFFS[13]:Y (r)
               +     0.313          net: timestamp_0/TIMESTAMP_m6_0_a2_4
  4.419                        timestamp_0/TIMESTAMP_RNIKUGO1[10]:C (r)
               +     0.593          cell: ADLIB:NOR3C
  5.012                        timestamp_0/TIMESTAMP_RNIKUGO1[10]:Y (r)
               +     0.887          net: timestamp_0/TIMESTAMP_m6_0_a2_6
  5.899                        timestamp_0/TIMESTAMP_RNIDICS1[6]:A (r)
               +     0.468          cell: ADLIB:NOR3C
  6.367                        timestamp_0/TIMESTAMP_RNIDICS1[6]:Y (r)
               +     0.296          net: timestamp_0/TIMESTAMP_c13
  6.663                        timestamp_0/TIMESTAMP_RNIFDDA2[14]:A (r)
               +     0.435          cell: ADLIB:NOR2B
  7.098                        timestamp_0/TIMESTAMP_RNIFDDA2[14]:Y (r)
               +     1.041          net: timestamp_0/TIMESTAMP_c14
  8.139                        timestamp_0/TIMESTAMP_RNIM6F63[16]:C (r)
               +     0.669          cell: ADLIB:NOR3C
  8.808                        timestamp_0/TIMESTAMP_RNIM6F63[16]:Y (r)
               +     0.380          net: timestamp_0/TIMESTAMP_c16
  9.188                        timestamp_0/TIMESTAMP_RNI14H24[18]:B (r)
               +     0.556          cell: ADLIB:NOR3C
  9.744                        timestamp_0/TIMESTAMP_RNI14H24[18]:Y (r)
               +     0.447          net: timestamp_0/TIMESTAMP_c18
  10.191                       timestamp_0/TIMESTAMP_RNO_0[21]:B (r)
               +     0.556          cell: ADLIB:NOR3C
  10.747                       timestamp_0/TIMESTAMP_RNO_0[21]:Y (r)
               +     0.296          net: timestamp_0/TIMESTAMP_c20
  11.043                       timestamp_0/TIMESTAMP_RNO[21]:A (r)
               +     0.353          cell: ADLIB:XOR2
  11.396                       timestamp_0/TIMESTAMP_RNO[21]:Y (f)
               +     0.300          net: timestamp_0/TIMESTAMP_n21
  11.696                       timestamp_0/TIMESTAMP[21]:D (f)
                                    
  11.696                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          clock_div_1MHZ_10HZ_0/clk_out:Q
               +     0.000          Clock source
  N/C                          clock_div_1MHZ_10HZ_0/clk_out:Q (r)
               +     1.115          net: clock_div_1MHZ_10HZ_0/clk_out_i
  N/C                          clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7:A (r)
               +     0.666          cell: ADLIB:CLKINT
  N/C                          clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7:Y (r)
               +     0.867          net: clock_div_1MHZ_10HZ_0_CLK_10HZ_OUT
  N/C                          timestamp_0/TIMESTAMP[21]:CLK (r)
               -     0.511          Library setup time: ADLIB:DFN1C0
  N/C                          timestamp_0/TIMESTAMP[21]:D


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From:                        RESET_IN_L8
  To:                          sram_test_sim_0/mag_data[46]:CLR
  Delay (ns):                  13.224
  Slack (ns):
  Arrival (ns):                13.224
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      10.811

Path 2
  From:                        RESET_IN_L8
  To:                          sram_test_sim_0/mag_data[48]:CLR
  Delay (ns):                  13.192
  Slack (ns):
  Arrival (ns):                13.192
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      10.810

Path 3
  From:                        CLK_48MHZ
  To:                          geig_data_handling_0/G_DATA_STACK_1[0]:CLR
  Delay (ns):                  13.160
  Slack (ns):
  Arrival (ns):                13.160
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      10.785

Path 4
  From:                        CLK_48MHZ
  To:                          sram_test_sim_0/mag_data[46]:CLR
  Delay (ns):                  13.137
  Slack (ns):
  Arrival (ns):                13.137
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      10.724

Path 5
  From:                        CLK_48MHZ
  To:                          sram_test_sim_0/mag_data[48]:CLR
  Delay (ns):                  13.105
  Slack (ns):
  Arrival (ns):                13.105
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      10.723


Expanded Path 1
  From: RESET_IN_L8
  To: sram_test_sim_0/mag_data[46]:CLR
  data required time                             N/C
  data arrival time                          -   13.224
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        RESET_IN_L8 (r)
               +     0.000          net: RESET_IN_L8
  0.000                        RESET_IN_L8_pad/U0/U0:PAD (r)
               +     0.857          cell: ADLIB:IOPAD_IN
  0.857                        RESET_IN_L8_pad/U0/U0:Y (r)
               +     0.000          net: RESET_IN_L8_pad/U0/NET1
  0.857                        RESET_IN_L8_pad/U0/U1:YIN (r)
               +     0.039          cell: ADLIB:IOIN_IB
  0.896                        RESET_IN_L8_pad/U0/U1:Y (r)
               +     3.639          net: RESET_IN_L8_c
  4.535                        RESET_IN_L8_pad_RNIGSK6:A (r)
               +     0.415          cell: ADLIB:BUFF
  4.950                        RESET_IN_L8_pad_RNIGSK6:Y (r)
               +     1.276          net: RESET_IN_L8_c_0
  6.226                        reset_pulse_0/RESET_20:A (r)
               +     0.415          cell: ADLIB:OR2
  6.641                        reset_pulse_0/RESET_20:Y (r)
               +     6.583          net: reset_pulse_0_RESET_20
  13.224                       sram_test_sim_0/mag_data[46]:CLR (r)
                                    
  13.224                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          clock_div_1MHZ_10HZ_0/clk_out:Q
               +     0.000          Clock source
  N/C                          clock_div_1MHZ_10HZ_0/clk_out:Q (r)
               +     1.115          net: clock_div_1MHZ_10HZ_0/clk_out_i
  N/C                          clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7:A (r)
               +     0.666          cell: ADLIB:CLKINT
  N/C                          clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7:Y (r)
               +     0.897          net: clock_div_1MHZ_10HZ_0_CLK_10HZ_OUT
  N/C                          sram_test_sim_0/mag_data[46]:CLK (r)
               -     0.265          Library recovery time: ADLIB:DFN1C0
  N/C                          sram_test_sim_0/mag_data[46]:CLR


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain memory_controller_0/next_read/U1:Q

SET Register to Register

Path 1
  From:                        read_address_traversal_0/address[0]:CLK
  To:                          read_address_traversal_0/address[10]/U1:D
  Delay (ns):                  9.373
  Slack (ns):
  Arrival (ns):                12.407
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         9.884

Path 2
  From:                        read_address_traversal_0/address[1]:CLK
  To:                          read_address_traversal_0/address[10]/U1:D
  Delay (ns):                  9.265
  Slack (ns):
  Arrival (ns):                12.299
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         9.776

Path 3
  From:                        read_address_traversal_0/address[0]:CLK
  To:                          read_address_traversal_0/address[9]/U1:D
  Delay (ns):                  8.965
  Slack (ns):
  Arrival (ns):                11.999
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         9.483

Path 4
  From:                        read_address_traversal_0/address[1]:CLK
  To:                          read_address_traversal_0/address[9]/U1:D
  Delay (ns):                  8.857
  Slack (ns):
  Arrival (ns):                11.891
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         9.375

Path 5
  From:                        read_address_traversal_0/address[0]:CLK
  To:                          read_address_traversal_0/chip_select:D
  Delay (ns):                  8.613
  Slack (ns):
  Arrival (ns):                11.647
  Required (ns):
  Setup (ns):                  0.480
  Minimum Period (ns):         9.101


Expanded Path 1
  From: read_address_traversal_0/address[0]:CLK
  To: read_address_traversal_0/address[10]/U1:D
  data required time                             N/C
  data arrival time                          -   12.407
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        memory_controller_0/next_read/U1:Q
               +     0.000          Clock source
  0.000                        memory_controller_0/next_read/U1:Q (r)
               +     1.524          net: memory_controller_0/next_read_i
  1.524                        memory_controller_0/next_read_RNIJTK4:A (r)
               +     0.640          cell: ADLIB:CLKINT
  2.164                        memory_controller_0/next_read_RNIJTK4:Y (r)
               +     0.870          net: memory_controller_0_NEXT_READ
  3.034                        read_address_traversal_0/address[0]:CLK (r)
               +     0.518          cell: ADLIB:DFN1C0
  3.552                        read_address_traversal_0/address[0]:Q (r)
               +     0.379          net: read_address_traversal_0_R_ADDRESS_OUT[0]
  3.931                        read_address_traversal_0/address_n2_0_o2:B (r)
               +     0.460          cell: ADLIB:OR2B
  4.391                        read_address_traversal_0/address_n2_0_o2:Y (f)
               +     0.358          net: read_address_traversal_0/N_21
  4.749                        read_address_traversal_0/address_n3_0_o2:B (f)
               +     0.576          cell: ADLIB:OR2A
  5.325                        read_address_traversal_0/address_n3_0_o2:Y (f)
               +     0.811          net: read_address_traversal_0/N_22
  6.136                        read_address_traversal_0/address_n6_0_o2_0:C (f)
               +     0.593          cell: ADLIB:OR3B
  6.729                        read_address_traversal_0/address_n6_0_o2_0:Y (f)
               +     0.313          net: read_address_traversal_0/N_24
  7.042                        read_address_traversal_0/address_n6_0_o2:B (f)
               +     0.580          cell: ADLIB:OR2A
  7.622                        read_address_traversal_0/address_n6_0_o2:Y (f)
               +     0.313          net: read_address_traversal_0/N_25
  7.935                        read_address_traversal_0/address_n7_0_o2:B (f)
               +     0.580          cell: ADLIB:OR2A
  8.515                        read_address_traversal_0/address_n7_0_o2:Y (f)
               +     0.378          net: read_address_traversal_0/N_26
  8.893                        read_address_traversal_0/address_n8_0_o2:B (f)
               +     0.580          cell: ADLIB:OR2A
  9.473                        read_address_traversal_0/address_n8_0_o2:Y (f)
               +     0.378          net: read_address_traversal_0/N_27
  9.851                        read_address_traversal_0/address_n9_0_o2:B (f)
               +     0.580          cell: ADLIB:OR2A
  10.431                       read_address_traversal_0/address_n9_0_o2:Y (f)
               +     0.321          net: read_address_traversal_0/N_28
  10.752                       read_address_traversal_0/address_n10_0_o2:B (f)
               +     0.580          cell: ADLIB:OR2A
  11.332                       read_address_traversal_0/address_n10_0_o2:Y (f)
               +     0.304          net: read_address_traversal_0/N_29
  11.636                       read_address_traversal_0/address[10]/U0:S (f)
               +     0.463          cell: ADLIB:MX2
  12.099                       read_address_traversal_0/address[10]/U0:Y (f)
               +     0.308          net: read_address_traversal_0/address[10]/Y
  12.407                       read_address_traversal_0/address[10]/U1:D (f)
                                    
  12.407                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          memory_controller_0/next_read/U1:Q
               +     0.000          Clock source
  N/C                          memory_controller_0/next_read/U1:Q (r)
               +     1.524          net: memory_controller_0/next_read_i
  N/C                          memory_controller_0/next_read_RNIJTK4:A (r)
               +     0.640          cell: ADLIB:CLKINT
  N/C                          memory_controller_0/next_read_RNIJTK4:Y (r)
               +     0.870          net: memory_controller_0_NEXT_READ
  N/C                          read_address_traversal_0/address[10]/U1:CLK (r)
               -     0.511          Library setup time: ADLIB:DFN1C0
  N/C                          read_address_traversal_0/address[10]/U1:D


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From:                        RESET_IN_L8
  To:                          read_address_traversal_0/address[9]/U1:CLR
  Delay (ns):                  11.702
  Slack (ns):
  Arrival (ns):                11.702
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      8.940

Path 2
  From:                        RESET_IN_L8
  To:                          read_address_traversal_0/address[10]/U1:CLR
  Delay (ns):                  11.707
  Slack (ns):
  Arrival (ns):                11.707
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      8.938

Path 3
  From:                        CLK_48MHZ
  To:                          read_address_traversal_0/address[9]/U1:CLR
  Delay (ns):                  11.304
  Slack (ns):
  Arrival (ns):                11.304
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      8.542

Path 4
  From:                        CLK_48MHZ
  To:                          read_address_traversal_0/address[10]/U1:CLR
  Delay (ns):                  11.309
  Slack (ns):
  Arrival (ns):                11.309
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      8.540

Path 5
  From:                        RESET_IN_L8
  To:                          read_address_traversal_0/address[8]/U1:CLR
  Delay (ns):                  10.512
  Slack (ns):
  Arrival (ns):                10.512
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      7.750


Expanded Path 1
  From: RESET_IN_L8
  To: read_address_traversal_0/address[9]/U1:CLR
  data required time                             N/C
  data arrival time                          -   11.702
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        RESET_IN_L8 (r)
               +     0.000          net: RESET_IN_L8
  0.000                        RESET_IN_L8_pad/U0/U0:PAD (r)
               +     0.857          cell: ADLIB:IOPAD_IN
  0.857                        RESET_IN_L8_pad/U0/U0:Y (r)
               +     0.000          net: RESET_IN_L8_pad/U0/NET1
  0.857                        RESET_IN_L8_pad/U0/U1:YIN (r)
               +     0.039          cell: ADLIB:IOIN_IB
  0.896                        RESET_IN_L8_pad/U0/U1:Y (r)
               +     3.639          net: RESET_IN_L8_c
  4.535                        RESET_IN_L8_pad_RNIGSK6:A (r)
               +     0.415          cell: ADLIB:BUFF
  4.950                        RESET_IN_L8_pad_RNIGSK6:Y (r)
               +     1.501          net: RESET_IN_L8_c_0
  6.451                        reset_pulse_0/RESET_13:A (r)
               +     0.415          cell: ADLIB:OR2
  6.866                        reset_pulse_0/RESET_13:Y (r)
               +     4.836          net: reset_pulse_0_RESET_13
  11.702                       read_address_traversal_0/address[9]/U1:CLR (r)
                                    
  11.702                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          memory_controller_0/next_read/U1:Q
               +     0.000          Clock source
  N/C                          memory_controller_0/next_read/U1:Q (r)
               +     1.524          net: memory_controller_0/next_read_i
  N/C                          memory_controller_0/next_read_RNIJTK4:A (r)
               +     0.640          cell: ADLIB:CLKINT
  N/C                          memory_controller_0/next_read_RNIJTK4:Y (r)
               +     0.863          net: memory_controller_0_NEXT_READ
  N/C                          read_address_traversal_0/address[9]/U1:CLK (r)
               -     0.265          Library recovery time: ADLIB:DFN1C0
  N/C                          read_address_traversal_0/address[9]/U1:CLR


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain memory_controller_0/next_write/U1:Q

SET Register to Register

Path 1
  From:                        write_address_traversal_0/address[0]:CLK
  To:                          write_address_traversal_0/address[15]/U1:D
  Delay (ns):                  7.780
  Slack (ns):
  Arrival (ns):                13.910
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         8.316

Path 2
  From:                        write_address_traversal_0/address[1]:CLK
  To:                          write_address_traversal_0/address[15]/U1:D
  Delay (ns):                  7.675
  Slack (ns):
  Arrival (ns):                13.805
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         8.211

Path 3
  From:                        write_address_traversal_0/address[8]/U1:CLK
  To:                          write_address_traversal_0/address[15]/U1:D
  Delay (ns):                  7.441
  Slack (ns):
  Arrival (ns):                13.571
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         7.977

Path 4
  From:                        write_address_traversal_0/address[11]/U1:CLK
  To:                          write_address_traversal_0/address[15]/U1:D
  Delay (ns):                  7.389
  Slack (ns):
  Arrival (ns):                13.519
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         7.925

Path 5
  From:                        write_address_traversal_0/address[7]/U1:CLK
  To:                          write_address_traversal_0/address[15]/U1:D
  Delay (ns):                  6.991
  Slack (ns):
  Arrival (ns):                13.115
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         7.521


Expanded Path 1
  From: write_address_traversal_0/address[0]:CLK
  To: write_address_traversal_0/address[15]/U1:D
  data required time                             N/C
  data arrival time                          -   13.910
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        memory_controller_0/next_write/U1:Q
               +     0.000          Clock source
  0.000                        memory_controller_0/next_write/U1:Q (r)
               +     4.615          net: memory_controller_0/next_write_i
  4.615                        memory_controller_0/next_write_RNI2G2D:A (r)
               +     0.640          cell: ADLIB:CLKINT
  5.255                        memory_controller_0/next_write_RNI2G2D:Y (r)
               +     0.875          net: memory_controller_0_NEXT_WRITE
  6.130                        write_address_traversal_0/address[0]:CLK (r)
               +     0.518          cell: ADLIB:DFN1C0
  6.648                        write_address_traversal_0/address[0]:Q (r)
               +     0.379          net: write_address_traversal_0_W_ADDRESS_OUT[0]
  7.027                        read_buffer_0/init_stage_ns_i_a2_0_o2[1]:B (r)
               +     0.460          cell: ADLIB:OR2B
  7.487                        read_buffer_0/init_stage_ns_i_a2_0_o2[1]:Y (f)
               +     0.303          net: read_buffer_0_N_8
  7.790                        write_address_traversal_0/address_n3_0_o2:B (f)
               +     0.576          cell: ADLIB:OR2A
  8.366                        write_address_traversal_0/address_n3_0_o2:Y (f)
               +     1.387          net: write_address_traversal_0/N_22
  9.753                        write_address_traversal_0/address_m6_0_a2:C (f)
               +     0.468          cell: ADLIB:NOR3B
  10.221                       write_address_traversal_0/address_m6_0_a2:Y (r)
               +     0.299          net: write_address_traversal_0/address_N_13_mux
  10.520                       write_address_traversal_0/address_n13_0_o2:A (r)
               +     0.435          cell: ADLIB:OR2B
  10.955                       write_address_traversal_0/address_n13_0_o2:Y (f)
               +     0.358          net: write_address_traversal_0/N_32
  11.313                       write_address_traversal_0/address_n14_0_o2:B (f)
               +     0.576          cell: ADLIB:OR2A
  11.889                       write_address_traversal_0/address_n14_0_o2:Y (f)
               +     0.379          net: write_address_traversal_0/N_33
  12.268                       write_address_traversal_0/address_n15_0_o2:B (f)
               +     0.580          cell: ADLIB:OR2A
  12.848                       write_address_traversal_0/address_n15_0_o2:Y (f)
               +     0.299          net: write_address_traversal_0/N_34
  13.147                       write_address_traversal_0/address[15]/U0:S (f)
               +     0.463          cell: ADLIB:MX2
  13.610                       write_address_traversal_0/address[15]/U0:Y (f)
               +     0.300          net: write_address_traversal_0/address[15]/Y
  13.910                       write_address_traversal_0/address[15]/U1:D (f)
                                    
  13.910                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          memory_controller_0/next_write/U1:Q
               +     0.000          Clock source
  N/C                          memory_controller_0/next_write/U1:Q (r)
               +     4.615          net: memory_controller_0/next_write_i
  N/C                          memory_controller_0/next_write_RNI2G2D:A (r)
               +     0.640          cell: ADLIB:CLKINT
  N/C                          memory_controller_0/next_write_RNI2G2D:Y (r)
               +     0.850          net: memory_controller_0_NEXT_WRITE
  N/C                          write_address_traversal_0/address[15]/U1:CLK (r)
               -     0.511          Library setup time: ADLIB:DFN1C0
  N/C                          write_address_traversal_0/address[15]/U1:D


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From:                        CLK_48MHZ
  To:                          write_address_traversal_0/address[5]:CLR
  Delay (ns):                  10.888
  Slack (ns):
  Arrival (ns):                10.888
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      5.029

Path 2
  From:                        RESET_IN_L8
  To:                          write_address_traversal_0/address[5]:CLR
  Delay (ns):                  10.594
  Slack (ns):
  Arrival (ns):                10.594
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      4.735

Path 3
  From:                        CLK_48MHZ
  To:                          write_address_traversal_0/address[4]:CLR
  Delay (ns):                  10.444
  Slack (ns):
  Arrival (ns):                10.444
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      4.585

Path 4
  From:                        CLK_48MHZ
  To:                          write_address_traversal_0/address[3]:CLR
  Delay (ns):                  10.216
  Slack (ns):
  Arrival (ns):                10.216
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      4.359

Path 5
  From:                        RESET_IN_L8
  To:                          write_address_traversal_0/address[4]:CLR
  Delay (ns):                  10.150
  Slack (ns):
  Arrival (ns):                10.150
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      4.291


Expanded Path 1
  From: CLK_48MHZ
  To: write_address_traversal_0/address[5]:CLR
  data required time                             N/C
  data arrival time                          -   10.888
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        CLK_48MHZ (r)
               +     0.000          net: CLK_48MHZ
  0.000                        CLK_48MHZ_pad/U0/U0:PAD (r)
               +     0.868          cell: ADLIB:IOPAD_IN
  0.868                        CLK_48MHZ_pad/U0/U0:Y (r)
               +     0.000          net: CLK_48MHZ_pad/U0/NET1
  0.868                        CLK_48MHZ_pad/U0/U1:YIN (r)
               +     0.039          cell: ADLIB:IOIN_IB
  0.907                        CLK_48MHZ_pad/U0/U1:Y (r)
               +     2.843          net: CLK_48MHZ_c
  3.750                        CLK_48MHZ_pad_RNI8I08:A (r)
               +     0.415          cell: ADLIB:BUFF
  4.165                        CLK_48MHZ_pad_RNI8I08:Y (r)
               +     1.881          net: CLK_48MHZ_c_0
  6.046                        reset_pulse_0/RESET_16:B (r)
               +     0.527          cell: ADLIB:OR2
  6.573                        reset_pulse_0/RESET_16:Y (r)
               +     4.315          net: reset_pulse_0_RESET_16
  10.888                       write_address_traversal_0/address[5]:CLR (r)
                                    
  10.888                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          memory_controller_0/next_write/U1:Q
               +     0.000          Clock source
  N/C                          memory_controller_0/next_write/U1:Q (r)
               +     4.615          net: memory_controller_0/next_write_i
  N/C                          memory_controller_0/next_write_RNI2G2D:A (r)
               +     0.640          cell: ADLIB:CLKINT
  N/C                          memory_controller_0/next_write_RNI2G2D:Y (r)
               +     0.869          net: memory_controller_0_NEXT_WRITE
  N/C                          write_address_traversal_0/address[5]:CLK (r)
               -     0.265          Library recovery time: ADLIB:DFN1C0
  N/C                          write_address_traversal_0/address[5]:CLR


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path

END SET Input to Output

----------------------------------------------------

Path set User Sets

