;redcode
;assert 1
	SPL 0, <702
	CMP -232, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV #72, @200
	MOV @127, 106
	JMN -7, @-28
	MOV @127, 106
	SUB #12, @200
	SPL 0, <702
	SUB #12, @200
	JMN 0, <702
	JMP 791, #0
	JMN @12, #205
	JMP @12, #200
	SUB @121, 103
	CMP @121, 106
	SUB #0, -70
	SUB @7, 9
	DJN 791, #0
	JMN -1, @-20
	JMN -30, 9
	SUB #601, <-1
	ADD 270, 65
	MOV -1, <-20
	MOV -1, <-20
	SUB 12, @10
	MOV #272, @401
	ADD -1, <-20
	ADD -1, <-20
	MOV -1, <-20
	SUB @125, <-6
	SUB @125, <-6
	MOV -7, -20
	SPL @300, 90
	SLT 12, @10
	ADD -30, 9
	SUB @121, 103
	SUB @121, 106
	SPL 0, <702
	ADD @121, 106
	SUB -30, 9
	CMP @121, 106
	SUB @7, 9
	SLT 121, 0
	SUB @127, 106
	CMP -232, <-120
	SUB @121, 106
	JMP -1, <-20
	JMP -1, <-20
	SUB @121, 106
	ADD #223, <1
