OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  /openLANE_flow/designs/picorv32a/runs/19-01_10-35/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 442 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/picorv32a/runs/19-01_10-35/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/picorv32a/runs/19-01_10-35/tmp/floorplan/13-pdn.def
Notice 0: Design: picorv32a
Notice 0:     Created 411 pins.
Notice 0:     Created 17139 components and 124080 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 17241 nets and 58350 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/picorv32a/runs/19-01_10-35/tmp/floorplan/13-pdn.def
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: 460 2720
[INFO GPL-0004] CoreAreaLxLy: 5520 10880
[INFO GPL-0005] CoreAreaUxUy: 725880 728960
[INFO GPL-0006] NumInstances: 17139
[INFO GPL-0007] NumPlaceInstances: 17139
[INFO GPL-0008] NumFixedInstances: 0
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 17241
[INFO GPL-0011] NumPins: 58759
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 731615 742335
[INFO GPL-0014] CoreAreaLxLy: 5520 10880
[INFO GPL-0015] CoreAreaUxUy: 725880 728960
[INFO GPL-0016] CoreArea: 517276108800
[INFO GPL-0017] NonPlaceInstsArea: 0
[INFO GPL-0018] PlaceInstsArea: 181730544000
[INFO GPL-0019] Util(%): 35.13
[INFO GPL-0020] StdInstsArea: 181730544000
[INFO GPL-0021] MacroInstsArea: 0
Begin InitialPlace
[InitialPlace]  Iter: 1 CG Error: 0.00032708 HPWL: 955179106
[InitialPlace]  Iter: 2 CG Error: 0.00003063 HPWL: 336076266
[InitialPlace]  Iter: 3 CG Error: 0.00001415 HPWL: 336371973
[InitialPlace]  Iter: 4 CG Error: 0.00001385 HPWL: 336539280
[InitialPlace]  Iter: 5 CG Error: 0.00000811 HPWL: 335915450
End InitialPlace
[INFO GPL-0031] FillerInit: NumGCells: 19579
[INFO GPL-0032] FillerInit: NumGNets: 17241
[INFO GPL-0033] FillerInit: NumGPins: 58759
[INFO GPL-0023] TargetDensity: 0.40
[INFO GPL-0024] AveragePlaceInstArea: 10603334
[INFO GPL-0025] IdealBinArea: 26508334
[INFO GPL-0026] IdealBinCnt: 19513
[INFO GPL-0027] TotalBinArea: 517276108800
[INFO GPL-0028] BinCnt: 128 128
[INFO GPL-0029] BinSize: 5628 5610
[INFO GPL-0030] NumBins: 16384
Begin NesterovInit
End NesterovInit
[NesterovSolve] Iter: 1 overflow: 0.963697 HPWL: 259737729
[NesterovSolve] Iter: 10 overflow: 0.931748 HPWL: 307255104
[NesterovSolve] Iter: 20 overflow: 0.931096 HPWL: 308197711
[NesterovSolve] Iter: 30 overflow: 0.930978 HPWL: 308190757
[NesterovSolve] Iter: 40 overflow: 0.930798 HPWL: 308407281
[NesterovSolve] Iter: 50 overflow: 0.930947 HPWL: 308316148
[NesterovSolve] Iter: 60 overflow: 0.931019 HPWL: 308289656
[NesterovSolve] Iter: 70 overflow: 0.931032 HPWL: 308291976
[NesterovSolve] Iter: 80 overflow: 0.930975 HPWL: 308359947
[NesterovSolve] Iter: 90 overflow: 0.930914 HPWL: 308433647
[NesterovSolve] Iter: 100 overflow: 0.930891 HPWL: 308585912
[NesterovSolve] Iter: 110 overflow: 0.930843 HPWL: 308905232
[NesterovSolve] Iter: 120 overflow: 0.930743 HPWL: 309539357
[NesterovSolve] Iter: 130 overflow: 0.930546 HPWL: 310700712
[NesterovSolve] Iter: 140 overflow: 0.93026 HPWL: 312830990
[NesterovSolve] Iter: 150 overflow: 0.93004 HPWL: 316807976
[NesterovSolve] Iter: 160 overflow: 0.929831 HPWL: 323584061
[NesterovSolve] Iter: 170 overflow: 0.928901 HPWL: 333289037
[NesterovSolve] Iter: 180 overflow: 0.926668 HPWL: 345319329
[NesterovSolve] Iter: 190 overflow: 0.922025 HPWL: 359781471
[NesterovSolve] Iter: 200 overflow: 0.915222 HPWL: 377542350
[NesterovSolve] Iter: 210 overflow: 0.904424 HPWL: 399218531
[NesterovSolve] Iter: 220 overflow: 0.889718 HPWL: 424528770
[NesterovSolve] Iter: 230 overflow: 0.869435 HPWL: 452420690
[NesterovSolve] Iter: 240 overflow: 0.846323 HPWL: 482148054
[NesterovSolve] Iter: 250 overflow: 0.818745 HPWL: 512885565
[NesterovSolve] Iter: 260 overflow: 0.787343 HPWL: 543165260
[NesterovSolve] Iter: 270 overflow: 0.751403 HPWL: 572897298
[NesterovSolve] Iter: 280 overflow: 0.712524 HPWL: 603183879
[NesterovSolve] Iter: 290 overflow: 0.669357 HPWL: 636720315
[NesterovSolve] Iter: 300 overflow: 0.622028 HPWL: 669601325
[NesterovSolve] Iter: 310 overflow: 0.570716 HPWL: 702812830
[NesterovSolve] Iter: 320 overflow: 0.522147 HPWL: 730701445
[NesterovSolve] Iter: 330 overflow: 0.473819 HPWL: 756138891
[NesterovSolve] Iter: 340 overflow: 0.423317 HPWL: 778948526
[NesterovSolve] Iter: 350 overflow: 0.379602 HPWL: 796688065
[NesterovSolve] Iter: 360 overflow: 0.34396 HPWL: 803960352
[NesterovSolve] Iter: 370 overflow: 0.318717 HPWL: 809093513
[NesterovSolve] Iter: 380 overflow: 0.289342 HPWL: 812309425
[NesterovSolve] Iter: 390 overflow: 0.263254 HPWL: 814778931
[NesterovSolve] Iter: 400 overflow: 0.239993 HPWL: 816748144
[NesterovSolve] Iter: 410 overflow: 0.21605 HPWL: 818160830
[NesterovSolve] Iter: 420 overflow: 0.194618 HPWL: 819466458
[NesterovSolve] Iter: 430 overflow: 0.173033 HPWL: 820843965
[NesterovSolve] Iter: 440 overflow: 0.154173 HPWL: 822172748
[NesterovSolve] Iter: 450 overflow: 0.135976 HPWL: 823458800
[NesterovSolve] Iter: 460 overflow: 0.120762 HPWL: 824700762
[NesterovSolve] Iter: 470 overflow: 0.105268 HPWL: 826056340
[NesterovSolve] Finished with Overflow: 0.099699
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 4.946000000000001
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 4.946000000000001
set_max_fanout $::env(SYNTH_MAX_FANOUT) [current_design]
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load  $cap_load [all_outputs]
No paths found.
Startpoint: _31195_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _31195_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _31195_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.03    0.18    0.18 ^ _31195_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.00                           cpuregs[0][0] (net)
                  0.03    0.00    0.18 ^ _18491_/A (sky130_fd_sc_hd__buf_1)
                  0.02    0.04    0.23 ^ _18491_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _02835_ (net)
                  0.02    0.00    0.23 ^ _31195_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.23   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _31195_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.23   data arrival time
-----------------------------------------------------------------------------
                                  0.24   slack (MET)


Startpoint: _31127_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _30925_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _31127_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  1.52    1.63    1.63 ^ _31127_/Q (sky130_fd_sc_hd__dfxtp_2)
    39    0.19                           cpu_state[3] (net)
                  1.52    0.03    1.66 ^ _30297_/S (sky130_fd_sc_hd__mux2_1)
                 12.55    9.32   10.99 ^ _30297_/X (sky130_fd_sc_hd__mux2_1)
   161    0.92                           _00357_ (net)
                 12.56    0.30   11.29 ^ _30679_/S0 (sky130_fd_sc_hd__mux4_1)
                  0.33    3.21   14.49 v _30679_/X (sky130_fd_sc_hd__mux4_1)
     1    0.01                           _00839_ (net)
                  0.33    0.00   14.50 v _30682_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.18    1.27   15.77 v _30682_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _00850_ (net)
                  0.18    0.00   15.77 v _30274_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.26    0.87   16.64 v _30274_/X (sky130_fd_sc_hd__mux2_1)
     1    0.02                           _00856_ (net)
                  0.26    0.00   16.64 v _15663_/A (sky130_fd_sc_hd__nor2_2)
                  0.96    0.87   17.51 ^ _15663_/Y (sky130_fd_sc_hd__nor2_2)
     5    0.05                           cpuregs_rs1[18] (net)
                  0.96    0.01   17.52 ^ _20533_/B1 (sky130_fd_sc_hd__a221oi_2)
                  0.28    0.43   17.95 v _20533_/Y (sky130_fd_sc_hd__a221oi_2)
     1    0.01                           _01941_ (net)
                  0.28    0.00   17.95 v _30055_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.19    0.82   18.77 v _30055_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           _01942_ (net)
                  0.19    0.00   18.77 v _20542_/B1 (sky130_fd_sc_hd__o2bb2ai_2)
                  0.42    0.47   19.24 ^ _20542_/Y (sky130_fd_sc_hd__o2bb2ai_2)
     1    0.02                           _04262_ (net)
                  0.42    0.00   19.24 ^ _20543_/C1 (sky130_fd_sc_hd__a311o_2)
                  0.14    0.37   19.62 ^ _20543_/X (sky130_fd_sc_hd__a311o_2)
     1    0.01                           _01943_ (net)
                  0.14    0.00   19.62 ^ _29770_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.14    0.28   19.90 ^ _29770_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           _15220_ (net)
                  0.14    0.00   19.90 ^ _30925_/D (sky130_fd_sc_hd__dfxtp_2)
                                 19.90   data arrival time

                  0.00   24.73   24.73   clock clk (rise edge)
                          0.00   24.73   clock network delay (ideal)
                          0.00   24.73   clock reconvergence pessimism
                                 24.73 ^ _30925_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.17   24.56   library setup time
                                 24.56   data required time
-----------------------------------------------------------------------------
                                 24.56   data required time
                                -19.90   data arrival time
-----------------------------------------------------------------------------
                                  4.66   slack (MET)


No paths found.
wns 0.00
tns 0.00
