

================================================================
== Vivado HLS Report for 'kernel'
================================================================
* Date:           Sat Aug  8 13:12:53 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        benchmark.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|     5.950|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |  178|  1025|  178|  1025|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+------+----------+-----------+-----------+-------+----------+
        |             |   Latency  | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  | min |  max |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+-----+------+----------+-----------+-----------+-------+----------+
        |- Loop 1     |  175|  1022| 25 ~ 146 |          -|          -|      7|    no    |
        | + Loop 1.1  |    6|    42|         6|          -|          -| 1 ~ 7 |    no    |
        | + Loop 1.2  |    6|    42|         6|          -|          -| 1 ~ 7 |    no    |
        | + Loop 1.3  |    2|    14|         2|          -|          -| 1 ~ 7 |    no    |
        +-------------+-----+------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    303|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|     12|    1094|    474|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    433|    -|
|Register         |        -|      -|     443|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     12|    1537|   1210|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      5|       1|      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+-----+
    |               Instance               |               Module              | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+-----+
    |kernel_control_s_axi_U                |kernel_control_s_axi               |        0|      0|   36|   40|    0|
    |kernel_mul_32s_32s_32_3_1_U1          |kernel_mul_32s_32s_32_3_1          |        0|      3|  166|   49|    0|
    |kernel_mul_32s_32s_32_3_1_U2          |kernel_mul_32s_32s_32_3_1          |        0|      3|  166|   49|    0|
    |kernel_mul_32s_32s_32_3_1_U3          |kernel_mul_32s_32s_32_3_1          |        0|      3|  166|   49|    0|
    |kernel_mul_32s_32s_32_3_1_U5          |kernel_mul_32s_32s_32_3_1          |        0|      3|  166|   49|    0|
    |kernel_udiv_32ns_32ns_32_36_seq_1_U4  |kernel_udiv_32ns_32ns_32_36_seq_1  |        0|      0|  394|  238|    0|
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+-----+
    |Total                                 |                                   |        0|     12| 1094|  474|    0|
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln214_fu_350_p2     |     +    |      0|  0|   7|          32|          32|
    |i_V_1_fu_381_p2         |     +    |      0|  0|  12|           3|           1|
    |i_V_2_fu_431_p2         |     +    |      0|  0|  12|           3|           1|
    |i_V_fu_296_p2           |     +    |      0|  0|  12|           3|           1|
    |k_fu_447_p2             |     +    |      0|  0|  13|           4|           1|
    |ret_V_1_fu_308_p2       |     +    |      0|  0|   7|           4|           2|
    |ret_V_4_fu_393_p2       |     +    |      0|  0|   7|           4|           2|
    |sum_V_fu_345_p2         |     +    |      0|  0|  39|          32|          32|
    |z_V_d0                  |     +    |      0|  0|  39|          32|          32|
    |alpha_V_fu_252_p2       |     -    |      0|  0|  39|           1|          32|
    |ret_V_3_fu_387_p2       |     -    |      0|  0|   7|           4|           4|
    |ret_V_fu_302_p2         |     -    |      0|  0|   7|           4|           4|
    |sub_ln214_fu_276_p2     |     -    |      0|  0|  39|           1|          32|
    |tmp_V_fu_356_p2         |     -    |      0|  0|   7|           1|          32|
    |icmp_ln13_fu_264_p2     |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln883_fu_324_p2    |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln887_1_fu_375_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln887_2_fu_425_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln887_fu_290_p2    |   icmp   |      0|  0|   9|           4|           4|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 303|         176|         226|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |alpha_V_1_fu_56     |   15|          3|   32|         96|
    |ap_NS_fsm           |  269|         63|    1|         63|
    |op2_assign_reg_178  |    9|          2|    4|          8|
    |p_0211_0_reg_166    |    9|          2|   32|         64|
    |p_0279_0_reg_190    |    9|          2|   32|         64|
    |p_0584_0_reg_202    |    9|          2|    3|          6|
    |p_0584_1_reg_213    |    9|          2|    3|          6|
    |p_0584_2_reg_225    |    9|          2|    3|          6|
    |r_V_address0        |   21|          4|    3|         12|
    |y_V_address0        |   38|          7|    3|         21|
    |y_V_d0              |   21|          4|   32|        128|
    |z_V_address0        |   15|          3|    3|          9|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  433|         96|  151|        483|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |alpha_V_1_fu_56       |  32|   0|   32|          0|
    |ap_CS_fsm             |  62|   0|   62|          0|
    |beta_V_reg_479        |  32|   0|   32|          0|
    |i_V_1_reg_531         |   3|   0|    3|          0|
    |i_V_2_reg_559         |   3|   0|    3|          0|
    |i_V_reg_489           |   3|   0|    3|          0|
    |icmp_ln883_reg_504    |   1|   0|    1|          0|
    |mul_ln209_1_reg_551   |  32|   0|   32|          0|
    |mul_ln209_reg_513     |  32|   0|   32|          0|
    |mul_ln214_reg_469     |  32|   0|   32|          0|
    |op2_assign_reg_178    |   4|   0|    4|          0|
    |p_0211_0_reg_166      |  32|   0|   32|          0|
    |p_0279_0_reg_190      |  32|   0|   32|          0|
    |p_0584_0_reg_202      |   3|   0|    3|          0|
    |p_0584_1_reg_213      |   3|   0|    3|          0|
    |p_0584_2_reg_225      |   3|   0|    3|          0|
    |reg_240               |  32|   0|   32|          0|
    |reg_248               |  32|   0|   32|          0|
    |sub_ln214_reg_474     |  32|   0|   32|          0|
    |tmp_V_reg_523         |  32|   0|   32|          0|
    |zext_ln544_1_reg_541  |   3|   0|   64|         61|
    |zext_ln544_2_reg_564  |   3|   0|   64|         61|
    +----------------------+----+----+-----+-----------+
    |Total                 | 443|   0|  565|        122|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |  return void |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |  return void |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |  return void |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |  return void |
|ap_clk                 |  in |    1| ap_ctrl_hs |    kernel    | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |    kernel    | return value |
|interrupt              | out |    1| ap_ctrl_hs |    kernel    | return value |
|r_V_address0           | out |    3|  ap_memory |      r_V     |     array    |
|r_V_ce0                | out |    1|  ap_memory |      r_V     |     array    |
|r_V_q0                 |  in |   32|  ap_memory |      r_V     |     array    |
|y_V_address0           | out |    3|  ap_memory |      y_V     |     array    |
|y_V_ce0                | out |    1|  ap_memory |      y_V     |     array    |
|y_V_we0                | out |    1|  ap_memory |      y_V     |     array    |
|y_V_d0                 | out |   32|  ap_memory |      y_V     |     array    |
|y_V_q0                 |  in |   32|  ap_memory |      y_V     |     array    |
|z_V_address0           | out |    3|  ap_memory |      z_V     |     array    |
|z_V_ce0                | out |    1|  ap_memory |      z_V     |     array    |
|z_V_we0                | out |    1|  ap_memory |      z_V     |     array    |
|z_V_d0                 | out |   32|  ap_memory |      z_V     |     array    |
|z_V_q0                 |  in |   32|  ap_memory |      z_V     |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

