{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648490512381 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648490512381 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 28 15:01:52 2022 " "Processing started: Mon Mar 28 15:01:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648490512381 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648490512381 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off questao_01 -c questao_01 " "Command: quartus_map --read_settings_files=on --write_settings_files=off questao_01 -c questao_01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648490512381 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648490512788 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648490512788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "questao_01.sv 1 1 " "Found 1 design units, including 1 entities, in source file questao_01.sv" { { "Info" "ISGN_ENTITY_NAME" "1 questao_01 " "Found entity 1: questao_01" {  } { { "questao_01.sv" "" { Text "C:/Quartus/Projetos Quartus/Revisao/questao_01/questao_01.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648490520629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648490520629 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "questao_01 " "Elaborating entity \"questao_01\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648490520691 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "questao_01.sv(7) " "Verilog HDL Case Statement warning at questao_01.sv(7): incomplete case statement has no default case item" {  } { { "questao_01.sv" "" { Text "C:/Quartus/Projetos Quartus/Revisao/questao_01/questao_01.sv" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1648490520692 "|questao_01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "row_sel questao_01.sv(4) " "Verilog HDL Always Construct warning at questao_01.sv(4): inferring latch(es) for variable \"row_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "questao_01.sv" "" { Text "C:/Quartus/Projetos Quartus/Revisao/questao_01/questao_01.sv" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1648490520693 "|questao_01"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "questao_01.sv(4) " "SystemVerilog RTL Coding error at questao_01.sv(4): always_comb construct does not infer purely combinational logic." {  } { { "questao_01.sv" "" { Text "C:/Quartus/Projetos Quartus/Revisao/questao_01/questao_01.sv" 4 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1648490520693 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[0\] questao_01.sv(7) " "Inferred latch for \"row_sel\[0\]\" at questao_01.sv(7)" {  } { { "questao_01.sv" "" { Text "C:/Quartus/Projetos Quartus/Revisao/questao_01/questao_01.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648490520693 "|questao_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[1\] questao_01.sv(7) " "Inferred latch for \"row_sel\[1\]\" at questao_01.sv(7)" {  } { { "questao_01.sv" "" { Text "C:/Quartus/Projetos Quartus/Revisao/questao_01/questao_01.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648490520694 "|questao_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[2\] questao_01.sv(7) " "Inferred latch for \"row_sel\[2\]\" at questao_01.sv(7)" {  } { { "questao_01.sv" "" { Text "C:/Quartus/Projetos Quartus/Revisao/questao_01/questao_01.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648490520694 "|questao_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[3\] questao_01.sv(7) " "Inferred latch for \"row_sel\[3\]\" at questao_01.sv(7)" {  } { { "questao_01.sv" "" { Text "C:/Quartus/Projetos Quartus/Revisao/questao_01/questao_01.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648490520694 "|questao_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[4\] questao_01.sv(7) " "Inferred latch for \"row_sel\[4\]\" at questao_01.sv(7)" {  } { { "questao_01.sv" "" { Text "C:/Quartus/Projetos Quartus/Revisao/questao_01/questao_01.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648490520694 "|questao_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[5\] questao_01.sv(7) " "Inferred latch for \"row_sel\[5\]\" at questao_01.sv(7)" {  } { { "questao_01.sv" "" { Text "C:/Quartus/Projetos Quartus/Revisao/questao_01/questao_01.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648490520695 "|questao_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[6\] questao_01.sv(7) " "Inferred latch for \"row_sel\[6\]\" at questao_01.sv(7)" {  } { { "questao_01.sv" "" { Text "C:/Quartus/Projetos Quartus/Revisao/questao_01/questao_01.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648490520695 "|questao_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[7\] questao_01.sv(7) " "Inferred latch for \"row_sel\[7\]\" at questao_01.sv(7)" {  } { { "questao_01.sv" "" { Text "C:/Quartus/Projetos Quartus/Revisao/questao_01/questao_01.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648490520695 "|questao_01"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648490520696 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648490520774 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 28 15:02:00 2022 " "Processing ended: Mon Mar 28 15:02:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648490520774 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648490520774 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648490520774 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648490520774 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648490521432 ""}
