How about MIPS interrupt latencies? 
<P></P>
<P><FONT class=clozed>However, take care: MIPS architects don&#8217;t make promises about exact interrupt latencies, and signals may be resynchronized through one or more clock stages before reaching the CPU core.</FONT>