Ababeii, C. and Bazargan, K. 2006. Non-contiguous linear placement for reconfigurable fabrics. Int. J. Embed. Syst. 2, 1/2, 86--94.
Fixed-Outline Floorplanning through Better Local Search, Proceedings of the International Conference on Computer Design: VLSI in Computers & Processors, p.328, September 23-26, 2001
Saurabh N. Adya , Igor L. Markov, Fixed-outline floorplanning: enabling hierarchical design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.6, p.1120-1135, December 2003[doi>10.1109/TVLSI.2003.817546]
Altera. 2005. Stratix II Device Handbook. Altera, Inc.
Atmel. 2006. AT40K05102040AL. Atmel.
Banerjee, S., Bozorgzadeh, E., and Dutt, N. 2005a. HW-SW partitioning for architectures with partial dynamic reconfiguration. Tech. rep. CECS-TR-05-02, University of California, Irvine.
Sudarshan Banerjee , Elaheh Bozorgzadeh , Nikil Dutt, Physically-aware HW-SW partitioning for reconfigurable architectures with partial dynamic reconfiguration, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065667]
Kiarash Bazargan , Ryan Kastner , Majid Sarrafzadeh, Fast Template Placement for Reconfigurable Computing Systems, IEEE Design & Test, v.17 n.1, p.68-83, January 2000[doi>10.1109/54.825678]
Brian Schott , Peter Bellows , Matthew French , Robert Parker, Applications of adaptive computing systems for signal processing challenges, Proceedings of the 2003 Asia and South Pacific Design Automation Conference, January 21-24, 2003, Kitakyushu, Japan[doi>10.1145/1119772.1119868]
Christian Plessl , Rolf Enzler , Herbert Walder , Jan Beutel , Marco Platzner , Lothar Thiele , Gerhard Tröster, The case for reconfigurable hardware in wearable computing, Personal and Ubiquitous Computing, v.7 n.5, p.299-308, October 2003[doi>10.1007/s00779-003-0243-x]
Chakraborty, S., Künzli, M. G. S., and Thiele, L. 2002. Design space exploration of network processor architectures. Netw. Process. Des. Issues Pract. 1, 55--89.
Yun-Chih Chang , Yao-Wen Chang , Guang-Ming Wu , Shu-Wei Wu, B*-Trees: a new representation for non-slicing floorplans, Proceedings of the 37th Annual Design Automation Conference, p.458-463, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337541]
Cooly, M. and Tukey, J. W. 1965. An algorithm for the machine calculation of complex fourier series. Athmatics Comput. 19, 297--301.
Robert P. Dick , David L. Rhodes , Wayne Wolf, TGFF: task graphs for free, Proceedings of the 6th international workshop on Hardware/software codesign, p.97-101, March 15-18, 1998, Seattle, Washington, USA
S. Fekete , E. Köhler , J. Teich, Optimal FPGA module placement with temporal precedence constraints, Proceedings of the conference on Design, automation and test in Europe, p.658-667, March 2001, Munich, Germany
Pei-Ning Guo , Chung-Kuan Cheng , Takeshi Yoshimura, An O-tree representation of non-slicing floorplan and its applications, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.268-273, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309928]
Scott Hauck, Configuration prefetch for single context reconfigurable coprocessors, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.65-74, February 22-25, 1998, Monterey, California, USA[doi>10.1145/275107.275121]
Hilton, P. and Pederson, J. 1991. Catalan numbers, their generalization, and their uses. Math. Intell. 13, 2, 64--75.
Andrew B. Kahng, Classical floorplanning harmful?, Proceedings of the 2000 international symposium on Physical design, p.207-213, May 2000, San Diego, California, USA[doi>10.1145/332357.332401]
Kirkpatrick, S., Gelatt, C. D., and Vecchi, M. P. 1983. Optimization by simulated annealing. Science 220, 4598, 671--680.
Lawler, E. 1976. Combinatorial Optimization: Networks and Matroids. Holt, Rinehart, and Winston.
C. A. Papachristou , H. Konuk, A linear program driven scheduling and allocation method followed by an interconnect optimization algorithm, Proceedings of the 27th ACM/IEEE Design Automation Conference, p.77-83, June 24-27, 1990, Orlando, Florida, USA[doi>10.1145/123186.123231]
Picochip. http://www.picochip.com/.
Quicksilver. http://www.qstech.com/products.htm.
Teich, J., Fekete, S. P., and Schepers, J. 1999. Compile-time optimization of dynamic hardware reconfigurations. In Proceedings of Parallel and Distributed Processing Techniques and Applications, 1097--1103.
Torsche. TORSCHE Scheduling Toolbox for Matlab User's Guide v0.2.0b2.
Renshen Wang , Evangeline F. Y. Young , Yi Zhu , Fan Chung Graham , Ronald Graham , Chung-Kuan Cheng, 3-D floorplanning using labeled tree and dual sequences, Proceedings of the 2008 international symposium on Physical design, April 13-16, 2008, Portland, Oregon, USA[doi>10.1145/1353629.1353641]
Xilinx. 2000. XAPP151 Virtex Series Configuration Architecture User Guide v1.5. Xilinx, Inc.
Xilinx. 2005a. Virtex-4 User Guide. Xilinx, Inc.
Xilinx. 2005b. Virtex-II Pro and Virtex II Pro X FPGA User Guide. Xilinx, Inc.
Ping-Hung Yuh , Chia-Lin Yang , Yao-Wen Chang, Temporal floorplanning using the T-tree formulation, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.300-305, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382590]
Ping-Hung Yuh , Chia-Lin Yang , Yao-Wen Chang, Temporal floorplanning using the three-dimensional transitive closure subGraph, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.12 n.4, p.37-es, September 2007[doi>10.1145/1278349.1278350]
Ping-Hung Yuh , Chia-Lin Yang , Yao-Wen Chang , Hsin-Lung Chen, Temporal floorplanning using 3D-subTCG, Proceedings of the 2004 Asia and South Pacific Design Automation Conference, January 27-30, 2004, Yokohama, Japan
