<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\repos\LCD_Demo_tang_nano_1k\Demo3_ascii\impl\gwsynthesis\vga.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\repos\LCD_Demo_tang_nano_1k\Demo3_ascii\src\lcd.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NZ-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NZ-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Apr  3 20:58:17 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>750</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>269</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>24</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>XTAL_IN</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>XTAL_IN_ibuf/I </td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>5.005</td>
<td>199.800
<td>0.000</td>
<td>2.503</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>chip_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>5.005</td>
<td>199.800
<td>0.000</td>
<td>2.503</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>chip_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>20.020</td>
<td>49.950
<td>0.000</td>
<td>10.010</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>chip_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>15.015</td>
<td>66.600
<td>0.000</td>
<td>7.508</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>chip_pll/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>49.950(MHz)</td>
<td style="color: #FF0000;" class = "error">42.496(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of XTAL_IN!</h4>
<h4>No timing paths to get frequency of chip_pll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of chip_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of chip_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>XTAL_IN</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>XTAL_IN</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>-39.113</td>
<td>24</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.512</td>
<td>lcd_inst/x_4_s0/Q</td>
<td>lcd_inst/LCD_B_1_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>23.132</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-3.500</td>
<td>lcd_inst/x_4_s0/Q</td>
<td>lcd_inst/LCD_B_3_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>23.120</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-3.433</td>
<td>lcd_inst/x_4_s0/Q</td>
<td>lcd_inst/LCD_B_2_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>23.053</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-3.182</td>
<td>lcd_inst/x_4_s0/Q</td>
<td>lcd_inst/LCD_G_4_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>22.802</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-3.102</td>
<td>lcd_inst/x_4_s0/Q</td>
<td>lcd_inst/LCD_B_0_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>22.722</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.476</td>
<td>lcd_inst/x_4_s0/Q</td>
<td>lcd_inst/LCD_R_4_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>22.096</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.466</td>
<td>lcd_inst/x_5_s0/Q</td>
<td>lcd_inst/LCD_R_0_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>22.086</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.466</td>
<td>lcd_inst/x_5_s0/Q</td>
<td>lcd_inst/LCD_R_3_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>22.086</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-2.289</td>
<td>lcd_inst/x_4_s0/Q</td>
<td>lcd_inst/LCD_R_1_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>21.909</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-2.144</td>
<td>lcd_inst/x_4_s0/Q</td>
<td>lcd_inst/LCD_R_2_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>21.764</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-2.128</td>
<td>lcd_inst/x_4_s0/Q</td>
<td>lcd_inst/LCD_G_5_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>21.748</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.226</td>
<td>lcd_inst/horizontal_1_s0/Q</td>
<td>lcd_inst/font_addr_7_s0/CE</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>21.203</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.161</td>
<td>lcd_inst/horizontal_1_s0/Q</td>
<td>lcd_inst/font_addr_8_s0/CE</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>21.138</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.081</td>
<td>lcd_inst/horizontal_1_s0/Q</td>
<td>lcd_inst/font_addr_4_s0/CE</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>21.058</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.081</td>
<td>lcd_inst/horizontal_1_s0/Q</td>
<td>lcd_inst/font_addr_6_s0/CE</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>21.058</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.750</td>
<td>lcd_inst/horizontal_1_s0/Q</td>
<td>lcd_inst/font_addr_2_s0/CE</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>20.726</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.750</td>
<td>lcd_inst/horizontal_1_s0/Q</td>
<td>lcd_inst/font_addr_3_s0/CE</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>20.726</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.746</td>
<td>lcd_inst/horizontal_1_s0/Q</td>
<td>lcd_inst/font_addr_5_s0/CE</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>20.723</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.360</td>
<td>lcd_inst/horizontal_1_s0/Q</td>
<td>lcd_inst/font_addr_6_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>19.980</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.328</td>
<td>lcd_inst/horizontal_1_s0/Q</td>
<td>lcd_inst/font_addr_0_s0/CE</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>20.305</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.328</td>
<td>lcd_inst/horizontal_1_s0/Q</td>
<td>lcd_inst/font_addr_1_s0/CE</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>20.305</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.297</td>
<td>lcd_inst/horizontal_1_s0/Q</td>
<td>lcd_inst/font_addr_10_s0/CE</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>20.273</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.164</td>
<td>lcd_inst/horizontal_1_s0/Q</td>
<td>lcd_inst/font_addr_8_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>19.784</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.143</td>
<td>lcd_inst/x_4_s0/Q</td>
<td>lcd_inst/font_addr_7_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>19.763</td>
</tr>
<tr>
<td>25</td>
<td>0.207</td>
<td>lcd_inst/x_4_s0/Q</td>
<td>lcd_inst/font_addr_5_s0/RESET</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>19.769</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.411</td>
<td>lcd_inst/font_addr_1_s0/Q</td>
<td>lcd_inst/FONT/font_data_0_s/AD[4]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>2</td>
<td>0.444</td>
<td>lcd_inst/font_addr_2_s0/Q</td>
<td>lcd_inst/FONT/font_data_0_s/AD[5]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.598</td>
</tr>
<tr>
<td>3</td>
<td>0.571</td>
<td>lcd_inst/random_color_5_s1/Q</td>
<td>lcd_inst/random_color_12_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>4</td>
<td>0.679</td>
<td>lcd_inst/font_addr_6_s0/Q</td>
<td>lcd_inst/FONT/font_data_0_s/AD[9]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.833</td>
</tr>
<tr>
<td>5</td>
<td>0.679</td>
<td>lcd_inst/font_addr_5_s0/Q</td>
<td>lcd_inst/FONT/font_data_0_s/AD[8]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.833</td>
</tr>
<tr>
<td>6</td>
<td>0.679</td>
<td>lcd_inst/font_addr_4_s0/Q</td>
<td>lcd_inst/FONT/font_data_0_s/AD[7]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.833</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>lcd_inst/random_color_0_s0/Q</td>
<td>lcd_inst/random_color_0_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>lcd_inst/i_14_s0/Q</td>
<td>lcd_inst/i_14_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>lcd_inst/i_17_s0/Q</td>
<td>lcd_inst/i_17_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>lcd_inst/i_18_s0/Q</td>
<td>lcd_inst/i_18_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>lcd_inst/i_3_17_s0/Q</td>
<td>lcd_inst/i_3_17_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>lcd_inst/i_3_20_s0/Q</td>
<td>lcd_inst/i_3_20_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>lcd_inst/i_3_26_s0/Q</td>
<td>lcd_inst/i_3_26_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>lcd_inst/i_2_3_s0/Q</td>
<td>lcd_inst/i_2_3_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>lcd_inst/i_2_5_s0/Q</td>
<td>lcd_inst/i_2_5_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>lcd_inst/i_2_10_s0/Q</td>
<td>lcd_inst/i_2_10_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>lcd_inst/i_2_16_s0/Q</td>
<td>lcd_inst/i_2_16_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>lcd_inst/vx_1_s0/Q</td>
<td>lcd_inst/vx_1_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.709</td>
<td>lcd_inst/vy_1_s1/Q</td>
<td>lcd_inst/vy_1_s1/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>20</td>
<td>0.709</td>
<td>lcd_inst/i_13_s0/Q</td>
<td>lcd_inst/i_13_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>21</td>
<td>0.709</td>
<td>lcd_inst/i_21_s0/Q</td>
<td>lcd_inst/i_21_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>22</td>
<td>0.709</td>
<td>lcd_inst/i_3_11_s0/Q</td>
<td>lcd_inst/i_3_11_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>23</td>
<td>0.709</td>
<td>lcd_inst/i_2_8_s0/Q</td>
<td>lcd_inst/i_2_8_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>24</td>
<td>0.710</td>
<td>lcd_inst/i_3_13_s0/Q</td>
<td>lcd_inst/i_3_13_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>25</td>
<td>0.711</td>
<td>lcd_inst/vertical_0_s1/Q</td>
<td>lcd_inst/vertical_0_s1/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.682</td>
<td>9.932</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>lcd_inst/horizontal_9_s0</td>
</tr>
<tr>
<td>2</td>
<td>8.682</td>
<td>9.932</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>lcd_inst/horizontal_7_s0</td>
</tr>
<tr>
<td>3</td>
<td>8.682</td>
<td>9.932</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>lcd_inst/horizontal_3_s0</td>
</tr>
<tr>
<td>4</td>
<td>8.682</td>
<td>9.932</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>lcd_inst/vertical_5_s0</td>
</tr>
<tr>
<td>5</td>
<td>8.682</td>
<td>9.932</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>lcd_inst/font_addr_2_s0</td>
</tr>
<tr>
<td>6</td>
<td>8.682</td>
<td>9.932</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>lcd_inst/i_2_16_s0</td>
</tr>
<tr>
<td>7</td>
<td>8.682</td>
<td>9.932</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>lcd_inst/y_8_s1</td>
</tr>
<tr>
<td>8</td>
<td>8.682</td>
<td>9.932</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>lcd_inst/y_5_s1</td>
</tr>
<tr>
<td>9</td>
<td>8.682</td>
<td>9.932</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>lcd_inst/i_2_17_s0</td>
</tr>
<tr>
<td>10</td>
<td>8.682</td>
<td>9.932</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>lcd_inst/y_3_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.701</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/x_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/LCD_B_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.569</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][B]</td>
<td>lcd_inst/x_4_s0/CLK</td>
</tr>
<tr>
<td>3.027</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R9C5[0][B]</td>
<td style=" font-weight:bold;">lcd_inst/x_4_s0/Q</td>
</tr>
<tr>
<td>4.363</td>
<td>1.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td>lcd_inst/n906_s4/I2</td>
</tr>
<tr>
<td>5.395</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C8[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n906_s4/F</td>
</tr>
<tr>
<td>6.567</td>
<td>1.172</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[3][A]</td>
<td>lcd_inst/n217_s2/I1</td>
</tr>
<tr>
<td>7.193</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C12[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n217_s2/F</td>
</tr>
<tr>
<td>8.347</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>lcd_inst/n222_s3/I1</td>
</tr>
<tr>
<td>9.379</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C12[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n222_s3/F</td>
</tr>
<tr>
<td>11.175</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C14[1][B]</td>
<td>lcd_inst/n529_s/I0</td>
</tr>
<tr>
<td>12.133</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C14[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n529_s/COUT</td>
</tr>
<tr>
<td>12.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C14[2][A]</td>
<td>lcd_inst/n528_s/CIN</td>
</tr>
<tr>
<td>12.190</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C14[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n528_s/COUT</td>
</tr>
<tr>
<td>12.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C14[2][B]</td>
<td>lcd_inst/n527_s/CIN</td>
</tr>
<tr>
<td>12.247</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C14[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n527_s/COUT</td>
</tr>
<tr>
<td>12.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C15[0][A]</td>
<td>lcd_inst/n526_s/CIN</td>
</tr>
<tr>
<td>12.304</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n526_s/COUT</td>
</tr>
<tr>
<td>12.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C15[0][B]</td>
<td>lcd_inst/n525_s/CIN</td>
</tr>
<tr>
<td>12.361</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R10C15[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n525_s/COUT</td>
</tr>
<tr>
<td>13.734</td>
<td>1.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][B]</td>
<td>lcd_inst/n554_s4/I0</td>
</tr>
<tr>
<td>14.360</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C13[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n554_s4/F</td>
</tr>
<tr>
<td>14.371</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>lcd_inst/n554_s3/I1</td>
</tr>
<tr>
<td>15.397</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C13[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n554_s3/F</td>
</tr>
<tr>
<td>15.817</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>lcd_inst/n590_s18/I3</td>
</tr>
<tr>
<td>16.849</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n590_s18/F</td>
</tr>
<tr>
<td>16.855</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][B]</td>
<td>lcd_inst/n590_s21/I0</td>
</tr>
<tr>
<td>17.887</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n590_s21/F</td>
</tr>
<tr>
<td>17.887</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td>lcd_inst/n590_s19/I1</td>
</tr>
<tr>
<td>18.036</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n590_s19/O</td>
</tr>
<tr>
<td>18.850</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>lcd_inst/n4363_s12/I2</td>
</tr>
<tr>
<td>19.476</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n4363_s12/F</td>
</tr>
<tr>
<td>20.280</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[3][B]</td>
<td>lcd_inst/n4363_s5/I3</td>
</tr>
<tr>
<td>21.102</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C14[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4363_s5/F</td>
</tr>
<tr>
<td>21.108</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[0][B]</td>
<td>lcd_inst/n4363_s1/I2</td>
</tr>
<tr>
<td>22.140</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R4C14[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4363_s1/F</td>
</tr>
<tr>
<td>23.786</td>
<td>1.646</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[3][A]</td>
<td>lcd_inst/n3058_s1/I0</td>
</tr>
<tr>
<td>24.412</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n3058_s1/F</td>
</tr>
<tr>
<td>25.701</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR10[A]</td>
<td style=" font-weight:bold;">lcd_inst/LCD_B_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.345</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.589</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR10[A]</td>
<td>lcd_inst/LCD_B_1_s0/CLK</td>
</tr>
<tr>
<td>22.189</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR10[A]</td>
<td>lcd_inst/LCD_B_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.847, 46.892%; route: 11.826, 51.127%; tC2Q: 0.458, 1.981%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.500</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.689</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/x_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/LCD_B_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.569</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][B]</td>
<td>lcd_inst/x_4_s0/CLK</td>
</tr>
<tr>
<td>3.027</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R9C5[0][B]</td>
<td style=" font-weight:bold;">lcd_inst/x_4_s0/Q</td>
</tr>
<tr>
<td>4.363</td>
<td>1.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td>lcd_inst/n906_s4/I2</td>
</tr>
<tr>
<td>5.395</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C8[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n906_s4/F</td>
</tr>
<tr>
<td>6.567</td>
<td>1.172</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[3][A]</td>
<td>lcd_inst/n217_s2/I1</td>
</tr>
<tr>
<td>7.193</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C12[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n217_s2/F</td>
</tr>
<tr>
<td>8.347</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>lcd_inst/n222_s3/I1</td>
</tr>
<tr>
<td>9.379</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C12[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n222_s3/F</td>
</tr>
<tr>
<td>11.175</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C14[1][B]</td>
<td>lcd_inst/n529_s/I0</td>
</tr>
<tr>
<td>12.133</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C14[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n529_s/COUT</td>
</tr>
<tr>
<td>12.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C14[2][A]</td>
<td>lcd_inst/n528_s/CIN</td>
</tr>
<tr>
<td>12.190</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C14[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n528_s/COUT</td>
</tr>
<tr>
<td>12.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C14[2][B]</td>
<td>lcd_inst/n527_s/CIN</td>
</tr>
<tr>
<td>12.247</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C14[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n527_s/COUT</td>
</tr>
<tr>
<td>12.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C15[0][A]</td>
<td>lcd_inst/n526_s/CIN</td>
</tr>
<tr>
<td>12.304</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n526_s/COUT</td>
</tr>
<tr>
<td>12.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C15[0][B]</td>
<td>lcd_inst/n525_s/CIN</td>
</tr>
<tr>
<td>12.361</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R10C15[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n525_s/COUT</td>
</tr>
<tr>
<td>13.734</td>
<td>1.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][B]</td>
<td>lcd_inst/n554_s4/I0</td>
</tr>
<tr>
<td>14.360</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C13[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n554_s4/F</td>
</tr>
<tr>
<td>14.371</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>lcd_inst/n554_s3/I1</td>
</tr>
<tr>
<td>15.397</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C13[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n554_s3/F</td>
</tr>
<tr>
<td>15.817</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>lcd_inst/n590_s18/I3</td>
</tr>
<tr>
<td>16.849</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n590_s18/F</td>
</tr>
<tr>
<td>16.855</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][B]</td>
<td>lcd_inst/n590_s21/I0</td>
</tr>
<tr>
<td>17.887</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n590_s21/F</td>
</tr>
<tr>
<td>17.887</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td>lcd_inst/n590_s19/I1</td>
</tr>
<tr>
<td>18.036</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n590_s19/O</td>
</tr>
<tr>
<td>18.850</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>lcd_inst/n4363_s12/I2</td>
</tr>
<tr>
<td>19.476</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n4363_s12/F</td>
</tr>
<tr>
<td>20.280</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[3][B]</td>
<td>lcd_inst/n4363_s5/I3</td>
</tr>
<tr>
<td>21.102</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C14[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4363_s5/F</td>
</tr>
<tr>
<td>21.108</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[0][B]</td>
<td>lcd_inst/n4363_s1/I2</td>
</tr>
<tr>
<td>22.140</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R4C14[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4363_s1/F</td>
</tr>
<tr>
<td>23.786</td>
<td>1.646</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[0][B]</td>
<td>lcd_inst/n3056_s1/I0</td>
</tr>
<tr>
<td>24.885</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n3056_s1/F</td>
</tr>
<tr>
<td>25.689</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR8[B]</td>
<td style=" font-weight:bold;">lcd_inst/LCD_B_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.345</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.589</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR8[B]</td>
<td>lcd_inst/LCD_B_3_s0/CLK</td>
</tr>
<tr>
<td>22.189</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR8[B]</td>
<td>lcd_inst/LCD_B_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.320, 48.961%; route: 11.342, 49.056%; tC2Q: 0.458, 1.982%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.622</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/x_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/LCD_B_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.569</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][B]</td>
<td>lcd_inst/x_4_s0/CLK</td>
</tr>
<tr>
<td>3.027</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R9C5[0][B]</td>
<td style=" font-weight:bold;">lcd_inst/x_4_s0/Q</td>
</tr>
<tr>
<td>4.363</td>
<td>1.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td>lcd_inst/n906_s4/I2</td>
</tr>
<tr>
<td>5.395</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C8[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n906_s4/F</td>
</tr>
<tr>
<td>6.567</td>
<td>1.172</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[3][A]</td>
<td>lcd_inst/n217_s2/I1</td>
</tr>
<tr>
<td>7.193</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C12[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n217_s2/F</td>
</tr>
<tr>
<td>8.347</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>lcd_inst/n222_s3/I1</td>
</tr>
<tr>
<td>9.379</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C12[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n222_s3/F</td>
</tr>
<tr>
<td>11.175</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C14[1][B]</td>
<td>lcd_inst/n529_s/I0</td>
</tr>
<tr>
<td>12.133</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C14[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n529_s/COUT</td>
</tr>
<tr>
<td>12.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C14[2][A]</td>
<td>lcd_inst/n528_s/CIN</td>
</tr>
<tr>
<td>12.190</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C14[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n528_s/COUT</td>
</tr>
<tr>
<td>12.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C14[2][B]</td>
<td>lcd_inst/n527_s/CIN</td>
</tr>
<tr>
<td>12.247</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C14[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n527_s/COUT</td>
</tr>
<tr>
<td>12.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C15[0][A]</td>
<td>lcd_inst/n526_s/CIN</td>
</tr>
<tr>
<td>12.304</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n526_s/COUT</td>
</tr>
<tr>
<td>12.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C15[0][B]</td>
<td>lcd_inst/n525_s/CIN</td>
</tr>
<tr>
<td>12.361</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R10C15[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n525_s/COUT</td>
</tr>
<tr>
<td>13.734</td>
<td>1.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][B]</td>
<td>lcd_inst/n554_s4/I0</td>
</tr>
<tr>
<td>14.360</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C13[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n554_s4/F</td>
</tr>
<tr>
<td>14.371</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>lcd_inst/n554_s3/I1</td>
</tr>
<tr>
<td>15.397</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C13[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n554_s3/F</td>
</tr>
<tr>
<td>15.817</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>lcd_inst/n590_s18/I3</td>
</tr>
<tr>
<td>16.849</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n590_s18/F</td>
</tr>
<tr>
<td>16.855</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][B]</td>
<td>lcd_inst/n590_s21/I0</td>
</tr>
<tr>
<td>17.887</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n590_s21/F</td>
</tr>
<tr>
<td>17.887</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td>lcd_inst/n590_s19/I1</td>
</tr>
<tr>
<td>18.036</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n590_s19/O</td>
</tr>
<tr>
<td>18.850</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>lcd_inst/n4363_s12/I2</td>
</tr>
<tr>
<td>19.476</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n4363_s12/F</td>
</tr>
<tr>
<td>20.280</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[3][B]</td>
<td>lcd_inst/n4363_s5/I3</td>
</tr>
<tr>
<td>21.102</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C14[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4363_s5/F</td>
</tr>
<tr>
<td>21.108</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[0][B]</td>
<td>lcd_inst/n4363_s1/I2</td>
</tr>
<tr>
<td>22.140</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R4C14[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4363_s1/F</td>
</tr>
<tr>
<td>23.786</td>
<td>1.646</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[3][B]</td>
<td>lcd_inst/n3057_s1/I0</td>
</tr>
<tr>
<td>24.818</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n3057_s1/F</td>
</tr>
<tr>
<td>25.622</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR9[A]</td>
<td style=" font-weight:bold;">lcd_inst/LCD_B_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.345</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.589</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>lcd_inst/LCD_B_2_s0/CLK</td>
</tr>
<tr>
<td>22.189</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR9[A]</td>
<td>lcd_inst/LCD_B_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.253, 48.813%; route: 11.342, 49.199%; tC2Q: 0.458, 1.988%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.182</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.371</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/x_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/LCD_G_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.569</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][B]</td>
<td>lcd_inst/x_4_s0/CLK</td>
</tr>
<tr>
<td>3.027</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R9C5[0][B]</td>
<td style=" font-weight:bold;">lcd_inst/x_4_s0/Q</td>
</tr>
<tr>
<td>4.363</td>
<td>1.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td>lcd_inst/n906_s4/I2</td>
</tr>
<tr>
<td>5.395</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C8[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n906_s4/F</td>
</tr>
<tr>
<td>6.567</td>
<td>1.172</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[3][A]</td>
<td>lcd_inst/n217_s2/I1</td>
</tr>
<tr>
<td>7.193</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C12[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n217_s2/F</td>
</tr>
<tr>
<td>8.347</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>lcd_inst/n222_s3/I1</td>
</tr>
<tr>
<td>9.379</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C12[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n222_s3/F</td>
</tr>
<tr>
<td>11.175</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C14[1][B]</td>
<td>lcd_inst/n529_s/I0</td>
</tr>
<tr>
<td>12.133</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C14[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n529_s/COUT</td>
</tr>
<tr>
<td>12.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C14[2][A]</td>
<td>lcd_inst/n528_s/CIN</td>
</tr>
<tr>
<td>12.190</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C14[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n528_s/COUT</td>
</tr>
<tr>
<td>12.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C14[2][B]</td>
<td>lcd_inst/n527_s/CIN</td>
</tr>
<tr>
<td>12.247</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C14[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n527_s/COUT</td>
</tr>
<tr>
<td>12.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C15[0][A]</td>
<td>lcd_inst/n526_s/CIN</td>
</tr>
<tr>
<td>12.304</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n526_s/COUT</td>
</tr>
<tr>
<td>12.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C15[0][B]</td>
<td>lcd_inst/n525_s/CIN</td>
</tr>
<tr>
<td>12.361</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R10C15[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n525_s/COUT</td>
</tr>
<tr>
<td>13.734</td>
<td>1.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][B]</td>
<td>lcd_inst/n554_s4/I0</td>
</tr>
<tr>
<td>14.360</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C13[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n554_s4/F</td>
</tr>
<tr>
<td>14.371</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>lcd_inst/n554_s3/I1</td>
</tr>
<tr>
<td>15.397</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C13[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n554_s3/F</td>
</tr>
<tr>
<td>15.817</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>lcd_inst/n590_s18/I3</td>
</tr>
<tr>
<td>16.849</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n590_s18/F</td>
</tr>
<tr>
<td>16.855</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][B]</td>
<td>lcd_inst/n590_s21/I0</td>
</tr>
<tr>
<td>17.887</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n590_s21/F</td>
</tr>
<tr>
<td>17.887</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td>lcd_inst/n590_s19/I1</td>
</tr>
<tr>
<td>18.036</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n590_s19/O</td>
</tr>
<tr>
<td>18.850</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>lcd_inst/n4363_s12/I2</td>
</tr>
<tr>
<td>19.476</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n4363_s12/F</td>
</tr>
<tr>
<td>20.280</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[3][B]</td>
<td>lcd_inst/n4363_s5/I3</td>
</tr>
<tr>
<td>21.102</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C14[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4363_s5/F</td>
</tr>
<tr>
<td>21.108</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[0][B]</td>
<td>lcd_inst/n4363_s1/I2</td>
</tr>
<tr>
<td>22.140</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R4C14[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4363_s1/F</td>
</tr>
<tr>
<td>23.301</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][A]</td>
<td>lcd_inst/n3050_s1/I0</td>
</tr>
<tr>
<td>24.327</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C19[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n3050_s1/F</td>
</tr>
<tr>
<td>25.371</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[0][B]</td>
<td style=" font-weight:bold;">lcd_inst/LCD_G_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.345</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.589</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[0][B]</td>
<td>lcd_inst/LCD_G_4_s0/CLK</td>
</tr>
<tr>
<td>22.189</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C19[0][B]</td>
<td>lcd_inst/LCD_G_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.247, 49.324%; route: 11.097, 48.666%; tC2Q: 0.458, 2.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/x_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/LCD_B_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.569</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][B]</td>
<td>lcd_inst/x_4_s0/CLK</td>
</tr>
<tr>
<td>3.027</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R9C5[0][B]</td>
<td style=" font-weight:bold;">lcd_inst/x_4_s0/Q</td>
</tr>
<tr>
<td>4.363</td>
<td>1.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td>lcd_inst/n906_s4/I2</td>
</tr>
<tr>
<td>5.395</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C8[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n906_s4/F</td>
</tr>
<tr>
<td>6.567</td>
<td>1.172</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[3][A]</td>
<td>lcd_inst/n217_s2/I1</td>
</tr>
<tr>
<td>7.193</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C12[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n217_s2/F</td>
</tr>
<tr>
<td>8.347</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>lcd_inst/n222_s3/I1</td>
</tr>
<tr>
<td>9.379</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C12[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n222_s3/F</td>
</tr>
<tr>
<td>11.175</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C14[1][B]</td>
<td>lcd_inst/n529_s/I0</td>
</tr>
<tr>
<td>12.133</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C14[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n529_s/COUT</td>
</tr>
<tr>
<td>12.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C14[2][A]</td>
<td>lcd_inst/n528_s/CIN</td>
</tr>
<tr>
<td>12.190</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C14[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n528_s/COUT</td>
</tr>
<tr>
<td>12.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C14[2][B]</td>
<td>lcd_inst/n527_s/CIN</td>
</tr>
<tr>
<td>12.247</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C14[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n527_s/COUT</td>
</tr>
<tr>
<td>12.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C15[0][A]</td>
<td>lcd_inst/n526_s/CIN</td>
</tr>
<tr>
<td>12.304</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n526_s/COUT</td>
</tr>
<tr>
<td>12.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C15[0][B]</td>
<td>lcd_inst/n525_s/CIN</td>
</tr>
<tr>
<td>12.361</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R10C15[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n525_s/COUT</td>
</tr>
<tr>
<td>13.734</td>
<td>1.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][B]</td>
<td>lcd_inst/n554_s4/I0</td>
</tr>
<tr>
<td>14.360</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C13[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n554_s4/F</td>
</tr>
<tr>
<td>14.371</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>lcd_inst/n554_s3/I1</td>
</tr>
<tr>
<td>15.397</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C13[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n554_s3/F</td>
</tr>
<tr>
<td>15.817</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>lcd_inst/n590_s18/I3</td>
</tr>
<tr>
<td>16.849</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n590_s18/F</td>
</tr>
<tr>
<td>16.855</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][B]</td>
<td>lcd_inst/n590_s21/I0</td>
</tr>
<tr>
<td>17.887</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n590_s21/F</td>
</tr>
<tr>
<td>17.887</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td>lcd_inst/n590_s19/I1</td>
</tr>
<tr>
<td>18.036</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n590_s19/O</td>
</tr>
<tr>
<td>18.850</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>lcd_inst/n4363_s12/I2</td>
</tr>
<tr>
<td>19.476</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n4363_s12/F</td>
</tr>
<tr>
<td>20.280</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[3][B]</td>
<td>lcd_inst/n4363_s5/I3</td>
</tr>
<tr>
<td>21.102</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C14[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4363_s5/F</td>
</tr>
<tr>
<td>21.108</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[0][B]</td>
<td>lcd_inst/n4363_s1/I2</td>
</tr>
<tr>
<td>22.140</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R4C14[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4363_s1/F</td>
</tr>
<tr>
<td>23.297</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[3][B]</td>
<td>lcd_inst/n3059_s1/I0</td>
</tr>
<tr>
<td>24.329</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n3059_s1/F</td>
</tr>
<tr>
<td>25.291</td>
<td>0.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/LCD_B_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.345</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.589</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td>lcd_inst/LCD_B_0_s0/CLK</td>
</tr>
<tr>
<td>22.189</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C19[1][A]</td>
<td>lcd_inst/LCD_B_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.253, 49.524%; route: 11.011, 48.458%; tC2Q: 0.458, 2.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/x_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/LCD_R_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.569</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][B]</td>
<td>lcd_inst/x_4_s0/CLK</td>
</tr>
<tr>
<td>3.027</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R9C5[0][B]</td>
<td style=" font-weight:bold;">lcd_inst/x_4_s0/Q</td>
</tr>
<tr>
<td>4.363</td>
<td>1.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td>lcd_inst/n906_s4/I2</td>
</tr>
<tr>
<td>5.395</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C8[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n906_s4/F</td>
</tr>
<tr>
<td>6.567</td>
<td>1.172</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[3][A]</td>
<td>lcd_inst/n217_s2/I1</td>
</tr>
<tr>
<td>7.193</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C12[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n217_s2/F</td>
</tr>
<tr>
<td>8.347</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>lcd_inst/n222_s3/I1</td>
</tr>
<tr>
<td>9.379</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C12[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n222_s3/F</td>
</tr>
<tr>
<td>11.175</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C14[1][B]</td>
<td>lcd_inst/n529_s/I0</td>
</tr>
<tr>
<td>12.133</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C14[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n529_s/COUT</td>
</tr>
<tr>
<td>12.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C14[2][A]</td>
<td>lcd_inst/n528_s/CIN</td>
</tr>
<tr>
<td>12.190</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C14[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n528_s/COUT</td>
</tr>
<tr>
<td>12.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C14[2][B]</td>
<td>lcd_inst/n527_s/CIN</td>
</tr>
<tr>
<td>12.247</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C14[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n527_s/COUT</td>
</tr>
<tr>
<td>12.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C15[0][A]</td>
<td>lcd_inst/n526_s/CIN</td>
</tr>
<tr>
<td>12.304</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n526_s/COUT</td>
</tr>
<tr>
<td>12.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C15[0][B]</td>
<td>lcd_inst/n525_s/CIN</td>
</tr>
<tr>
<td>12.361</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R10C15[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n525_s/COUT</td>
</tr>
<tr>
<td>13.734</td>
<td>1.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][B]</td>
<td>lcd_inst/n554_s4/I0</td>
</tr>
<tr>
<td>14.360</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C13[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n554_s4/F</td>
</tr>
<tr>
<td>14.371</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>lcd_inst/n554_s3/I1</td>
</tr>
<tr>
<td>15.397</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C13[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n554_s3/F</td>
</tr>
<tr>
<td>15.817</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>lcd_inst/n590_s18/I3</td>
</tr>
<tr>
<td>16.849</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n590_s18/F</td>
</tr>
<tr>
<td>16.855</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][B]</td>
<td>lcd_inst/n590_s21/I0</td>
</tr>
<tr>
<td>17.887</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n590_s21/F</td>
</tr>
<tr>
<td>17.887</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td>lcd_inst/n590_s19/I1</td>
</tr>
<tr>
<td>18.036</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n590_s19/O</td>
</tr>
<tr>
<td>18.850</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>lcd_inst/n4363_s12/I2</td>
</tr>
<tr>
<td>19.476</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n4363_s12/F</td>
</tr>
<tr>
<td>20.280</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[3][B]</td>
<td>lcd_inst/n4363_s5/I3</td>
</tr>
<tr>
<td>21.102</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C14[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4363_s5/F</td>
</tr>
<tr>
<td>21.108</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[0][B]</td>
<td>lcd_inst/n4363_s1/I2</td>
</tr>
<tr>
<td>22.140</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R4C14[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4363_s1/F</td>
</tr>
<tr>
<td>23.297</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][B]</td>
<td>lcd_inst/n4363_s0/I0</td>
</tr>
<tr>
<td>24.329</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4363_s0/F</td>
</tr>
<tr>
<td>24.665</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/LCD_R_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.345</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.589</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td>lcd_inst/LCD_R_4_s0/CLK</td>
</tr>
<tr>
<td>22.189</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C19[0][A]</td>
<td>lcd_inst/LCD_R_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.253, 50.928%; route: 10.385, 46.998%; tC2Q: 0.458, 2.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.655</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/x_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/LCD_R_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.569</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>lcd_inst/x_5_s0/CLK</td>
</tr>
<tr>
<td>3.027</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R9C5[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/x_5_s0/Q</td>
</tr>
<tr>
<td>4.198</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[2][A]</td>
<td>lcd_inst/n146_s4/I3</td>
</tr>
<tr>
<td>5.020</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R5C5[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n146_s4/F</td>
</tr>
<tr>
<td>6.529</td>
<td>1.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][B]</td>
<td>lcd_inst/n144_s4/I1</td>
</tr>
<tr>
<td>7.155</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R4C10[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n144_s4/F</td>
</tr>
<tr>
<td>8.526</td>
<td>1.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>lcd_inst/n2561_s6/I1</td>
</tr>
<tr>
<td>9.152</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2561_s6/F</td>
</tr>
<tr>
<td>10.772</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td>lcd_inst/n2798_s5/I2</td>
</tr>
<tr>
<td>11.804</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C9[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2798_s5/F</td>
</tr>
<tr>
<td>13.280</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[2][B]</td>
<td>lcd_inst/n2899_s/I0</td>
</tr>
<tr>
<td>14.238</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2899_s/COUT</td>
</tr>
<tr>
<td>14.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[0][A]</td>
<td>lcd_inst/n2898_s/CIN</td>
</tr>
<tr>
<td>14.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2898_s/COUT</td>
</tr>
<tr>
<td>14.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[0][B]</td>
<td>lcd_inst/n2897_s/CIN</td>
</tr>
<tr>
<td>14.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C6[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2897_s/COUT</td>
</tr>
<tr>
<td>15.730</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][A]</td>
<td>lcd_inst/n2927_s3/I0</td>
</tr>
<tr>
<td>16.552</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C4[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2927_s3/F</td>
</tr>
<tr>
<td>17.371</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[2][B]</td>
<td>lcd_inst/n2962_s18/I0</td>
</tr>
<tr>
<td>18.193</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C4[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2962_s18/F</td>
</tr>
<tr>
<td>18.198</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[3][B]</td>
<td>lcd_inst/n2962_s21/I0</td>
</tr>
<tr>
<td>19.230</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C4[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2962_s21/F</td>
</tr>
<tr>
<td>19.230</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[3][A]</td>
<td>lcd_inst/n2962_s19/I1</td>
</tr>
<tr>
<td>19.379</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C4[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2962_s19/O</td>
</tr>
<tr>
<td>20.842</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>lcd_inst/n4363_s2/I1</td>
</tr>
<tr>
<td>21.664</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R7C11[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n4363_s2/F</td>
</tr>
<tr>
<td>23.833</td>
<td>2.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[0][B]</td>
<td>lcd_inst/n3048_s1/I2</td>
</tr>
<tr>
<td>24.655</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C17[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n3048_s1/F</td>
</tr>
<tr>
<td>24.655</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[0][B]</td>
<td style=" font-weight:bold;">lcd_inst/LCD_R_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.345</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.589</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[0][B]</td>
<td>lcd_inst/LCD_R_0_s0/CLK</td>
</tr>
<tr>
<td>22.189</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C17[0][B]</td>
<td>lcd_inst/LCD_R_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.647, 39.152%; route: 12.981, 58.773%; tC2Q: 0.458, 2.075%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.655</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/x_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/LCD_R_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.569</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>lcd_inst/x_5_s0/CLK</td>
</tr>
<tr>
<td>3.027</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R9C5[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/x_5_s0/Q</td>
</tr>
<tr>
<td>4.198</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[2][A]</td>
<td>lcd_inst/n146_s4/I3</td>
</tr>
<tr>
<td>5.020</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R5C5[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n146_s4/F</td>
</tr>
<tr>
<td>6.529</td>
<td>1.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][B]</td>
<td>lcd_inst/n144_s4/I1</td>
</tr>
<tr>
<td>7.155</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R4C10[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n144_s4/F</td>
</tr>
<tr>
<td>8.526</td>
<td>1.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>lcd_inst/n2561_s6/I1</td>
</tr>
<tr>
<td>9.152</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2561_s6/F</td>
</tr>
<tr>
<td>10.772</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td>lcd_inst/n2798_s5/I2</td>
</tr>
<tr>
<td>11.804</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C9[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2798_s5/F</td>
</tr>
<tr>
<td>13.280</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[2][B]</td>
<td>lcd_inst/n2899_s/I0</td>
</tr>
<tr>
<td>14.238</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2899_s/COUT</td>
</tr>
<tr>
<td>14.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[0][A]</td>
<td>lcd_inst/n2898_s/CIN</td>
</tr>
<tr>
<td>14.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2898_s/COUT</td>
</tr>
<tr>
<td>14.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[0][B]</td>
<td>lcd_inst/n2897_s/CIN</td>
</tr>
<tr>
<td>14.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C6[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2897_s/COUT</td>
</tr>
<tr>
<td>15.730</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][A]</td>
<td>lcd_inst/n2927_s3/I0</td>
</tr>
<tr>
<td>16.552</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C4[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2927_s3/F</td>
</tr>
<tr>
<td>17.371</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[2][B]</td>
<td>lcd_inst/n2962_s18/I0</td>
</tr>
<tr>
<td>18.193</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C4[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2962_s18/F</td>
</tr>
<tr>
<td>18.198</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[3][B]</td>
<td>lcd_inst/n2962_s21/I0</td>
</tr>
<tr>
<td>19.230</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C4[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2962_s21/F</td>
</tr>
<tr>
<td>19.230</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[3][A]</td>
<td>lcd_inst/n2962_s19/I1</td>
</tr>
<tr>
<td>19.379</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C4[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2962_s19/O</td>
</tr>
<tr>
<td>20.842</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>lcd_inst/n4363_s2/I1</td>
</tr>
<tr>
<td>21.664</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R7C11[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n4363_s2/F</td>
</tr>
<tr>
<td>23.833</td>
<td>2.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][B]</td>
<td>lcd_inst/n3045_s1/I2</td>
</tr>
<tr>
<td>24.655</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n3045_s1/F</td>
</tr>
<tr>
<td>24.655</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][B]</td>
<td style=" font-weight:bold;">lcd_inst/LCD_R_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.345</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.589</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[1][B]</td>
<td>lcd_inst/LCD_R_3_s0/CLK</td>
</tr>
<tr>
<td>22.189</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C17[1][B]</td>
<td>lcd_inst/LCD_R_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.647, 39.152%; route: 12.981, 58.773%; tC2Q: 0.458, 2.075%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/x_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/LCD_R_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.569</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][B]</td>
<td>lcd_inst/x_4_s0/CLK</td>
</tr>
<tr>
<td>3.027</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R9C5[0][B]</td>
<td style=" font-weight:bold;">lcd_inst/x_4_s0/Q</td>
</tr>
<tr>
<td>4.363</td>
<td>1.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td>lcd_inst/n906_s4/I2</td>
</tr>
<tr>
<td>5.395</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C8[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n906_s4/F</td>
</tr>
<tr>
<td>6.567</td>
<td>1.172</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[3][A]</td>
<td>lcd_inst/n217_s2/I1</td>
</tr>
<tr>
<td>7.193</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C12[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n217_s2/F</td>
</tr>
<tr>
<td>8.347</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>lcd_inst/n222_s3/I1</td>
</tr>
<tr>
<td>9.379</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C12[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n222_s3/F</td>
</tr>
<tr>
<td>11.175</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C14[1][B]</td>
<td>lcd_inst/n529_s/I0</td>
</tr>
<tr>
<td>12.133</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C14[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n529_s/COUT</td>
</tr>
<tr>
<td>12.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C14[2][A]</td>
<td>lcd_inst/n528_s/CIN</td>
</tr>
<tr>
<td>12.190</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C14[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n528_s/COUT</td>
</tr>
<tr>
<td>12.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C14[2][B]</td>
<td>lcd_inst/n527_s/CIN</td>
</tr>
<tr>
<td>12.247</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C14[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n527_s/COUT</td>
</tr>
<tr>
<td>12.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C15[0][A]</td>
<td>lcd_inst/n526_s/CIN</td>
</tr>
<tr>
<td>12.304</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n526_s/COUT</td>
</tr>
<tr>
<td>12.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C15[0][B]</td>
<td>lcd_inst/n525_s/CIN</td>
</tr>
<tr>
<td>12.361</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R10C15[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n525_s/COUT</td>
</tr>
<tr>
<td>13.734</td>
<td>1.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][B]</td>
<td>lcd_inst/n554_s4/I0</td>
</tr>
<tr>
<td>14.360</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C13[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n554_s4/F</td>
</tr>
<tr>
<td>14.371</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>lcd_inst/n554_s3/I1</td>
</tr>
<tr>
<td>15.397</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C13[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n554_s3/F</td>
</tr>
<tr>
<td>15.817</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>lcd_inst/n590_s18/I3</td>
</tr>
<tr>
<td>16.849</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n590_s18/F</td>
</tr>
<tr>
<td>16.855</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][B]</td>
<td>lcd_inst/n590_s21/I0</td>
</tr>
<tr>
<td>17.887</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n590_s21/F</td>
</tr>
<tr>
<td>17.887</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td>lcd_inst/n590_s19/I1</td>
</tr>
<tr>
<td>18.036</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n590_s19/O</td>
</tr>
<tr>
<td>18.850</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>lcd_inst/n4363_s12/I2</td>
</tr>
<tr>
<td>19.476</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n4363_s12/F</td>
</tr>
<tr>
<td>20.280</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[3][B]</td>
<td>lcd_inst/n4363_s5/I3</td>
</tr>
<tr>
<td>21.102</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C14[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4363_s5/F</td>
</tr>
<tr>
<td>21.108</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[0][B]</td>
<td>lcd_inst/n4363_s1/I2</td>
</tr>
<tr>
<td>22.140</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R4C14[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4363_s1/F</td>
</tr>
<tr>
<td>23.445</td>
<td>1.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[2][B]</td>
<td>lcd_inst/n3047_s1/I0</td>
</tr>
<tr>
<td>24.477</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C17[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n3047_s1/F</td>
</tr>
<tr>
<td>24.477</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[2][B]</td>
<td style=" font-weight:bold;">lcd_inst/LCD_R_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.345</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.589</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[2][B]</td>
<td>lcd_inst/LCD_R_1_s0/CLK</td>
</tr>
<tr>
<td>22.189</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C17[2][B]</td>
<td>lcd_inst/LCD_R_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.253, 51.363%; route: 10.197, 46.545%; tC2Q: 0.458, 2.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.333</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/x_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/LCD_R_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.569</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][B]</td>
<td>lcd_inst/x_4_s0/CLK</td>
</tr>
<tr>
<td>3.027</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R9C5[0][B]</td>
<td style=" font-weight:bold;">lcd_inst/x_4_s0/Q</td>
</tr>
<tr>
<td>4.363</td>
<td>1.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td>lcd_inst/n906_s4/I2</td>
</tr>
<tr>
<td>5.395</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C8[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n906_s4/F</td>
</tr>
<tr>
<td>6.567</td>
<td>1.172</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[3][A]</td>
<td>lcd_inst/n217_s2/I1</td>
</tr>
<tr>
<td>7.193</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C12[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n217_s2/F</td>
</tr>
<tr>
<td>8.347</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>lcd_inst/n222_s3/I1</td>
</tr>
<tr>
<td>9.379</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C12[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n222_s3/F</td>
</tr>
<tr>
<td>11.175</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C14[1][B]</td>
<td>lcd_inst/n529_s/I0</td>
</tr>
<tr>
<td>12.133</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C14[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n529_s/COUT</td>
</tr>
<tr>
<td>12.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C14[2][A]</td>
<td>lcd_inst/n528_s/CIN</td>
</tr>
<tr>
<td>12.190</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C14[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n528_s/COUT</td>
</tr>
<tr>
<td>12.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C14[2][B]</td>
<td>lcd_inst/n527_s/CIN</td>
</tr>
<tr>
<td>12.247</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C14[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n527_s/COUT</td>
</tr>
<tr>
<td>12.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C15[0][A]</td>
<td>lcd_inst/n526_s/CIN</td>
</tr>
<tr>
<td>12.304</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n526_s/COUT</td>
</tr>
<tr>
<td>12.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C15[0][B]</td>
<td>lcd_inst/n525_s/CIN</td>
</tr>
<tr>
<td>12.361</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R10C15[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n525_s/COUT</td>
</tr>
<tr>
<td>13.734</td>
<td>1.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][B]</td>
<td>lcd_inst/n554_s4/I0</td>
</tr>
<tr>
<td>14.360</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C13[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n554_s4/F</td>
</tr>
<tr>
<td>14.371</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>lcd_inst/n554_s3/I1</td>
</tr>
<tr>
<td>15.397</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C13[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n554_s3/F</td>
</tr>
<tr>
<td>15.817</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>lcd_inst/n590_s18/I3</td>
</tr>
<tr>
<td>16.849</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n590_s18/F</td>
</tr>
<tr>
<td>16.855</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][B]</td>
<td>lcd_inst/n590_s21/I0</td>
</tr>
<tr>
<td>17.887</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n590_s21/F</td>
</tr>
<tr>
<td>17.887</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td>lcd_inst/n590_s19/I1</td>
</tr>
<tr>
<td>18.036</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n590_s19/O</td>
</tr>
<tr>
<td>18.850</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>lcd_inst/n4363_s12/I2</td>
</tr>
<tr>
<td>19.476</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n4363_s12/F</td>
</tr>
<tr>
<td>20.280</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[3][B]</td>
<td>lcd_inst/n4363_s5/I3</td>
</tr>
<tr>
<td>21.102</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C14[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4363_s5/F</td>
</tr>
<tr>
<td>21.108</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[0][B]</td>
<td>lcd_inst/n4363_s1/I2</td>
</tr>
<tr>
<td>22.140</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R4C14[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4363_s1/F</td>
</tr>
<tr>
<td>23.301</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[2][A]</td>
<td>lcd_inst/n3046_s1/I0</td>
</tr>
<tr>
<td>24.333</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C19[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n3046_s1/F</td>
</tr>
<tr>
<td>24.333</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[2][A]</td>
<td style=" font-weight:bold;">lcd_inst/LCD_R_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.345</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.589</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[2][A]</td>
<td>lcd_inst/LCD_R_2_s0/CLK</td>
</tr>
<tr>
<td>22.189</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C19[2][A]</td>
<td>lcd_inst/LCD_R_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.253, 51.704%; route: 10.053, 46.190%; tC2Q: 0.458, 2.106%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.128</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.316</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/x_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/LCD_G_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.569</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][B]</td>
<td>lcd_inst/x_4_s0/CLK</td>
</tr>
<tr>
<td>3.027</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R9C5[0][B]</td>
<td style=" font-weight:bold;">lcd_inst/x_4_s0/Q</td>
</tr>
<tr>
<td>4.363</td>
<td>1.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td>lcd_inst/n906_s4/I2</td>
</tr>
<tr>
<td>5.395</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C8[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n906_s4/F</td>
</tr>
<tr>
<td>6.567</td>
<td>1.172</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[3][A]</td>
<td>lcd_inst/n217_s2/I1</td>
</tr>
<tr>
<td>7.193</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C12[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n217_s2/F</td>
</tr>
<tr>
<td>8.347</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>lcd_inst/n222_s3/I1</td>
</tr>
<tr>
<td>9.379</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C12[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n222_s3/F</td>
</tr>
<tr>
<td>11.175</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C14[1][B]</td>
<td>lcd_inst/n529_s/I0</td>
</tr>
<tr>
<td>12.133</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C14[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n529_s/COUT</td>
</tr>
<tr>
<td>12.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C14[2][A]</td>
<td>lcd_inst/n528_s/CIN</td>
</tr>
<tr>
<td>12.190</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C14[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n528_s/COUT</td>
</tr>
<tr>
<td>12.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C14[2][B]</td>
<td>lcd_inst/n527_s/CIN</td>
</tr>
<tr>
<td>12.247</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C14[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n527_s/COUT</td>
</tr>
<tr>
<td>12.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C15[0][A]</td>
<td>lcd_inst/n526_s/CIN</td>
</tr>
<tr>
<td>12.304</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n526_s/COUT</td>
</tr>
<tr>
<td>12.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C15[0][B]</td>
<td>lcd_inst/n525_s/CIN</td>
</tr>
<tr>
<td>12.361</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R10C15[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n525_s/COUT</td>
</tr>
<tr>
<td>13.734</td>
<td>1.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][B]</td>
<td>lcd_inst/n554_s4/I0</td>
</tr>
<tr>
<td>14.360</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C13[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n554_s4/F</td>
</tr>
<tr>
<td>14.371</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>lcd_inst/n554_s3/I1</td>
</tr>
<tr>
<td>15.397</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C13[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n554_s3/F</td>
</tr>
<tr>
<td>15.817</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>lcd_inst/n590_s18/I3</td>
</tr>
<tr>
<td>16.849</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n590_s18/F</td>
</tr>
<tr>
<td>16.855</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][B]</td>
<td>lcd_inst/n590_s21/I0</td>
</tr>
<tr>
<td>17.887</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n590_s21/F</td>
</tr>
<tr>
<td>17.887</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td>lcd_inst/n590_s19/I1</td>
</tr>
<tr>
<td>18.036</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n590_s19/O</td>
</tr>
<tr>
<td>18.850</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>lcd_inst/n4363_s12/I2</td>
</tr>
<tr>
<td>19.476</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n4363_s12/F</td>
</tr>
<tr>
<td>20.280</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[3][B]</td>
<td>lcd_inst/n4363_s5/I3</td>
</tr>
<tr>
<td>21.102</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C14[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4363_s5/F</td>
</tr>
<tr>
<td>21.108</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[0][B]</td>
<td>lcd_inst/n4363_s1/I2</td>
</tr>
<tr>
<td>22.140</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R4C14[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4363_s1/F</td>
</tr>
<tr>
<td>23.284</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[2][B]</td>
<td>lcd_inst/n3049_s1/I0</td>
</tr>
<tr>
<td>24.316</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C18[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n3049_s1/F</td>
</tr>
<tr>
<td>24.316</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[2][B]</td>
<td style=" font-weight:bold;">lcd_inst/LCD_G_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.345</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.589</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[2][B]</td>
<td>lcd_inst/LCD_G_5_s0/CLK</td>
</tr>
<tr>
<td>22.189</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C18[2][B]</td>
<td>lcd_inst/LCD_G_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.253, 51.744%; route: 10.036, 46.149%; tC2Q: 0.458, 2.108%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.545</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/horizontal_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/font_addr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.569</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td>lcd_inst/horizontal_1_s0/CLK</td>
</tr>
<tr>
<td>3.027</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R2C12[0][B]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_1_s0/Q</td>
</tr>
<tr>
<td>4.851</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][A]</td>
<td>lcd_inst/n2293_s18/I0</td>
</tr>
<tr>
<td>5.883</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C8[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2293_s18/F</td>
</tr>
<tr>
<td>7.353</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td>lcd_inst/n3009_s11/I1</td>
</tr>
<tr>
<td>8.175</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C9[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n3009_s11/F</td>
</tr>
<tr>
<td>9.798</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][B]</td>
<td>lcd_inst/n1584_s67/I1</td>
</tr>
<tr>
<td>10.897</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s67/F</td>
</tr>
<tr>
<td>11.872</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>lcd_inst/n1584_s47/I2</td>
</tr>
<tr>
<td>12.898</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s47/F</td>
</tr>
<tr>
<td>13.317</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td>lcd_inst/n1584_s23/I2</td>
</tr>
<tr>
<td>13.943</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s23/F</td>
</tr>
<tr>
<td>16.705</td>
<td>2.762</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>lcd_inst/n1584_s10/I2</td>
</tr>
<tr>
<td>17.737</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s10/F</td>
</tr>
<tr>
<td>18.573</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>lcd_inst/n1584_s4/I2</td>
</tr>
<tr>
<td>19.599</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C15[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s4/F</td>
</tr>
<tr>
<td>20.024</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>lcd_inst/n4429_s1/I1</td>
</tr>
<tr>
<td>20.650</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R5C14[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4429_s1/F</td>
</tr>
<tr>
<td>21.961</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td>lcd_inst/font_addr_7_s3/I0</td>
</tr>
<tr>
<td>22.987</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/font_addr_7_s3/F</td>
</tr>
<tr>
<td>23.771</td>
<td>0.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/font_addr_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.345</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.589</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>lcd_inst/font_addr_7_s0/CLK</td>
</tr>
<tr>
<td>22.545</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>lcd_inst/font_addr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.315, 39.217%; route: 12.429, 58.622%; tC2Q: 0.458, 2.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.161</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.707</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.545</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/horizontal_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/font_addr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.569</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td>lcd_inst/horizontal_1_s0/CLK</td>
</tr>
<tr>
<td>3.027</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R2C12[0][B]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_1_s0/Q</td>
</tr>
<tr>
<td>4.851</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][A]</td>
<td>lcd_inst/n2293_s18/I0</td>
</tr>
<tr>
<td>5.883</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C8[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2293_s18/F</td>
</tr>
<tr>
<td>7.353</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td>lcd_inst/n3009_s11/I1</td>
</tr>
<tr>
<td>8.175</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C9[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n3009_s11/F</td>
</tr>
<tr>
<td>9.798</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][B]</td>
<td>lcd_inst/n1584_s67/I1</td>
</tr>
<tr>
<td>10.897</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s67/F</td>
</tr>
<tr>
<td>11.872</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>lcd_inst/n1584_s47/I2</td>
</tr>
<tr>
<td>12.898</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s47/F</td>
</tr>
<tr>
<td>13.317</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td>lcd_inst/n1584_s23/I2</td>
</tr>
<tr>
<td>13.943</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s23/F</td>
</tr>
<tr>
<td>16.705</td>
<td>2.762</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>lcd_inst/n1584_s10/I2</td>
</tr>
<tr>
<td>17.737</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s10/F</td>
</tr>
<tr>
<td>18.573</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>lcd_inst/n1584_s4/I2</td>
</tr>
<tr>
<td>19.599</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C15[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s4/F</td>
</tr>
<tr>
<td>20.024</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>lcd_inst/n4429_s1/I1</td>
</tr>
<tr>
<td>20.650</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R5C14[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4429_s1/F</td>
</tr>
<tr>
<td>21.961</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>lcd_inst/font_addr_8_s3/I0</td>
</tr>
<tr>
<td>22.586</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C13[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/font_addr_8_s3/F</td>
</tr>
<tr>
<td>23.707</td>
<td>1.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][B]</td>
<td style=" font-weight:bold;">lcd_inst/font_addr_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.345</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.589</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][B]</td>
<td>lcd_inst/font_addr_8_s0/CLK</td>
</tr>
<tr>
<td>22.545</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C13[0][B]</td>
<td>lcd_inst/font_addr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.914, 37.440%; route: 12.766, 60.392%; tC2Q: 0.458, 2.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.545</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/horizontal_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/font_addr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.569</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td>lcd_inst/horizontal_1_s0/CLK</td>
</tr>
<tr>
<td>3.027</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R2C12[0][B]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_1_s0/Q</td>
</tr>
<tr>
<td>4.851</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][A]</td>
<td>lcd_inst/n2293_s18/I0</td>
</tr>
<tr>
<td>5.883</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C8[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2293_s18/F</td>
</tr>
<tr>
<td>7.353</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td>lcd_inst/n3009_s11/I1</td>
</tr>
<tr>
<td>8.175</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C9[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n3009_s11/F</td>
</tr>
<tr>
<td>9.798</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][B]</td>
<td>lcd_inst/n1584_s67/I1</td>
</tr>
<tr>
<td>10.897</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s67/F</td>
</tr>
<tr>
<td>11.872</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>lcd_inst/n1584_s47/I2</td>
</tr>
<tr>
<td>12.898</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s47/F</td>
</tr>
<tr>
<td>13.317</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td>lcd_inst/n1584_s23/I2</td>
</tr>
<tr>
<td>13.943</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s23/F</td>
</tr>
<tr>
<td>16.705</td>
<td>2.762</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>lcd_inst/n1584_s10/I2</td>
</tr>
<tr>
<td>17.737</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s10/F</td>
</tr>
<tr>
<td>18.573</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>lcd_inst/n1584_s4/I2</td>
</tr>
<tr>
<td>19.599</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C15[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s4/F</td>
</tr>
<tr>
<td>20.024</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>lcd_inst/n4429_s1/I1</td>
</tr>
<tr>
<td>20.650</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R5C14[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4429_s1/F</td>
</tr>
<tr>
<td>21.476</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>lcd_inst/font_addr_10_s3/I0</td>
</tr>
<tr>
<td>22.502</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C14[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/font_addr_10_s3/F</td>
</tr>
<tr>
<td>23.627</td>
<td>1.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/font_addr_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.345</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.589</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>lcd_inst/font_addr_4_s0/CLK</td>
</tr>
<tr>
<td>22.545</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>lcd_inst/font_addr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.315, 39.486%; route: 12.285, 58.337%; tC2Q: 0.458, 2.177%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.545</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/horizontal_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/font_addr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.569</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td>lcd_inst/horizontal_1_s0/CLK</td>
</tr>
<tr>
<td>3.027</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R2C12[0][B]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_1_s0/Q</td>
</tr>
<tr>
<td>4.851</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][A]</td>
<td>lcd_inst/n2293_s18/I0</td>
</tr>
<tr>
<td>5.883</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C8[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2293_s18/F</td>
</tr>
<tr>
<td>7.353</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td>lcd_inst/n3009_s11/I1</td>
</tr>
<tr>
<td>8.175</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C9[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n3009_s11/F</td>
</tr>
<tr>
<td>9.798</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][B]</td>
<td>lcd_inst/n1584_s67/I1</td>
</tr>
<tr>
<td>10.897</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s67/F</td>
</tr>
<tr>
<td>11.872</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>lcd_inst/n1584_s47/I2</td>
</tr>
<tr>
<td>12.898</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s47/F</td>
</tr>
<tr>
<td>13.317</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td>lcd_inst/n1584_s23/I2</td>
</tr>
<tr>
<td>13.943</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s23/F</td>
</tr>
<tr>
<td>16.705</td>
<td>2.762</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>lcd_inst/n1584_s10/I2</td>
</tr>
<tr>
<td>17.737</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s10/F</td>
</tr>
<tr>
<td>18.573</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>lcd_inst/n1584_s4/I2</td>
</tr>
<tr>
<td>19.599</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C15[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s4/F</td>
</tr>
<tr>
<td>20.024</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>lcd_inst/n4429_s1/I1</td>
</tr>
<tr>
<td>20.650</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R5C14[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4429_s1/F</td>
</tr>
<tr>
<td>21.476</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>lcd_inst/font_addr_10_s3/I0</td>
</tr>
<tr>
<td>22.502</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C14[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/font_addr_10_s3/F</td>
</tr>
<tr>
<td>23.627</td>
<td>1.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/font_addr_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.345</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.589</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>lcd_inst/font_addr_6_s0/CLK</td>
</tr>
<tr>
<td>22.545</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>lcd_inst/font_addr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.315, 39.486%; route: 12.285, 58.337%; tC2Q: 0.458, 2.177%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.750</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.295</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.545</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/horizontal_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/font_addr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.569</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td>lcd_inst/horizontal_1_s0/CLK</td>
</tr>
<tr>
<td>3.027</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R2C12[0][B]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_1_s0/Q</td>
</tr>
<tr>
<td>4.851</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][A]</td>
<td>lcd_inst/n2293_s18/I0</td>
</tr>
<tr>
<td>5.883</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C8[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2293_s18/F</td>
</tr>
<tr>
<td>7.353</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td>lcd_inst/n3009_s11/I1</td>
</tr>
<tr>
<td>8.175</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C9[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n3009_s11/F</td>
</tr>
<tr>
<td>9.798</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][B]</td>
<td>lcd_inst/n1584_s67/I1</td>
</tr>
<tr>
<td>10.897</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s67/F</td>
</tr>
<tr>
<td>11.872</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>lcd_inst/n1584_s47/I2</td>
</tr>
<tr>
<td>12.898</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s47/F</td>
</tr>
<tr>
<td>13.317</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td>lcd_inst/n1584_s23/I2</td>
</tr>
<tr>
<td>13.943</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s23/F</td>
</tr>
<tr>
<td>16.705</td>
<td>2.762</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>lcd_inst/n1584_s10/I2</td>
</tr>
<tr>
<td>17.737</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s10/F</td>
</tr>
<tr>
<td>18.573</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>lcd_inst/n1584_s4/I2</td>
</tr>
<tr>
<td>19.599</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C15[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s4/F</td>
</tr>
<tr>
<td>20.024</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>lcd_inst/n4429_s1/I1</td>
</tr>
<tr>
<td>20.650</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R5C14[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4429_s1/F</td>
</tr>
<tr>
<td>21.476</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[3][B]</td>
<td>lcd_inst/n4429_s0/I0</td>
</tr>
<tr>
<td>22.502</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R7C14[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4429_s0/F</td>
</tr>
<tr>
<td>23.295</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[2][B]</td>
<td style=" font-weight:bold;">lcd_inst/font_addr_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.345</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.589</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[2][B]</td>
<td>lcd_inst/font_addr_2_s0/CLK</td>
</tr>
<tr>
<td>22.545</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C15[2][B]</td>
<td>lcd_inst/font_addr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.315, 40.118%; route: 11.953, 57.670%; tC2Q: 0.458, 2.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.750</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.295</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.545</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/horizontal_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/font_addr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.569</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td>lcd_inst/horizontal_1_s0/CLK</td>
</tr>
<tr>
<td>3.027</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R2C12[0][B]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_1_s0/Q</td>
</tr>
<tr>
<td>4.851</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][A]</td>
<td>lcd_inst/n2293_s18/I0</td>
</tr>
<tr>
<td>5.883</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C8[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2293_s18/F</td>
</tr>
<tr>
<td>7.353</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td>lcd_inst/n3009_s11/I1</td>
</tr>
<tr>
<td>8.175</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C9[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n3009_s11/F</td>
</tr>
<tr>
<td>9.798</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][B]</td>
<td>lcd_inst/n1584_s67/I1</td>
</tr>
<tr>
<td>10.897</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s67/F</td>
</tr>
<tr>
<td>11.872</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>lcd_inst/n1584_s47/I2</td>
</tr>
<tr>
<td>12.898</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s47/F</td>
</tr>
<tr>
<td>13.317</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td>lcd_inst/n1584_s23/I2</td>
</tr>
<tr>
<td>13.943</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s23/F</td>
</tr>
<tr>
<td>16.705</td>
<td>2.762</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>lcd_inst/n1584_s10/I2</td>
</tr>
<tr>
<td>17.737</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s10/F</td>
</tr>
<tr>
<td>18.573</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>lcd_inst/n1584_s4/I2</td>
</tr>
<tr>
<td>19.599</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C15[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s4/F</td>
</tr>
<tr>
<td>20.024</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>lcd_inst/n4429_s1/I1</td>
</tr>
<tr>
<td>20.650</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R5C14[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4429_s1/F</td>
</tr>
<tr>
<td>21.476</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[3][B]</td>
<td>lcd_inst/n4429_s0/I0</td>
</tr>
<tr>
<td>22.502</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R7C14[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4429_s0/F</td>
</tr>
<tr>
<td>23.295</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/font_addr_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.345</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.589</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>lcd_inst/font_addr_3_s0/CLK</td>
</tr>
<tr>
<td>22.545</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>lcd_inst/font_addr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.315, 40.118%; route: 11.953, 57.670%; tC2Q: 0.458, 2.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.746</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.545</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/horizontal_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/font_addr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.569</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td>lcd_inst/horizontal_1_s0/CLK</td>
</tr>
<tr>
<td>3.027</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R2C12[0][B]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_1_s0/Q</td>
</tr>
<tr>
<td>4.851</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][A]</td>
<td>lcd_inst/n2293_s18/I0</td>
</tr>
<tr>
<td>5.883</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C8[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2293_s18/F</td>
</tr>
<tr>
<td>7.353</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td>lcd_inst/n3009_s11/I1</td>
</tr>
<tr>
<td>8.175</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C9[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n3009_s11/F</td>
</tr>
<tr>
<td>9.798</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][B]</td>
<td>lcd_inst/n1584_s67/I1</td>
</tr>
<tr>
<td>10.897</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s67/F</td>
</tr>
<tr>
<td>11.872</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>lcd_inst/n1584_s47/I2</td>
</tr>
<tr>
<td>12.898</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s47/F</td>
</tr>
<tr>
<td>13.317</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td>lcd_inst/n1584_s23/I2</td>
</tr>
<tr>
<td>13.943</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s23/F</td>
</tr>
<tr>
<td>16.705</td>
<td>2.762</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>lcd_inst/n1584_s10/I2</td>
</tr>
<tr>
<td>17.737</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s10/F</td>
</tr>
<tr>
<td>18.573</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>lcd_inst/n1584_s4/I2</td>
</tr>
<tr>
<td>19.599</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C15[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s4/F</td>
</tr>
<tr>
<td>20.024</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>lcd_inst/n4429_s1/I1</td>
</tr>
<tr>
<td>20.650</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R5C14[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4429_s1/F</td>
</tr>
<tr>
<td>21.961</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>lcd_inst/font_addr_8_s3/I0</td>
</tr>
<tr>
<td>22.586</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C13[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/font_addr_8_s3/F</td>
</tr>
<tr>
<td>23.291</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/font_addr_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.345</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.589</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>lcd_inst/font_addr_5_s0/CLK</td>
</tr>
<tr>
<td>22.545</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>lcd_inst/font_addr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.914, 38.190%; route: 12.350, 59.598%; tC2Q: 0.458, 2.212%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/horizontal_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/font_addr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.569</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td>lcd_inst/horizontal_1_s0/CLK</td>
</tr>
<tr>
<td>3.027</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R2C12[0][B]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_1_s0/Q</td>
</tr>
<tr>
<td>4.851</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][A]</td>
<td>lcd_inst/n2293_s18/I0</td>
</tr>
<tr>
<td>5.883</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C8[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2293_s18/F</td>
</tr>
<tr>
<td>7.353</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td>lcd_inst/n3009_s11/I1</td>
</tr>
<tr>
<td>8.175</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C9[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n3009_s11/F</td>
</tr>
<tr>
<td>9.798</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][B]</td>
<td>lcd_inst/n1584_s67/I1</td>
</tr>
<tr>
<td>10.897</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s67/F</td>
</tr>
<tr>
<td>11.872</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>lcd_inst/n1584_s47/I2</td>
</tr>
<tr>
<td>12.898</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s47/F</td>
</tr>
<tr>
<td>13.317</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td>lcd_inst/n1584_s23/I2</td>
</tr>
<tr>
<td>13.943</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s23/F</td>
</tr>
<tr>
<td>16.705</td>
<td>2.762</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>lcd_inst/n1584_s10/I2</td>
</tr>
<tr>
<td>17.737</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s10/F</td>
</tr>
<tr>
<td>18.573</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>lcd_inst/n1584_s4/I2</td>
</tr>
<tr>
<td>19.605</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C15[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s4/F</td>
</tr>
<tr>
<td>20.899</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[2][A]</td>
<td>lcd_inst/n2297_s5/I0</td>
</tr>
<tr>
<td>21.721</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C14[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2297_s5/F</td>
</tr>
<tr>
<td>21.727</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>lcd_inst/n2297_s3/I1</td>
</tr>
<tr>
<td>22.549</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2297_s3/F</td>
</tr>
<tr>
<td>22.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/font_addr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.345</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.589</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>lcd_inst/font_addr_6_s0/CLK</td>
</tr>
<tr>
<td>22.189</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>lcd_inst/font_addr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.313, 41.606%; route: 11.209, 56.100%; tC2Q: 0.458, 2.294%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.545</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/horizontal_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/font_addr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.569</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td>lcd_inst/horizontal_1_s0/CLK</td>
</tr>
<tr>
<td>3.027</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R2C12[0][B]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_1_s0/Q</td>
</tr>
<tr>
<td>4.851</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][A]</td>
<td>lcd_inst/n2293_s18/I0</td>
</tr>
<tr>
<td>5.883</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C8[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2293_s18/F</td>
</tr>
<tr>
<td>7.353</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td>lcd_inst/n3009_s11/I1</td>
</tr>
<tr>
<td>8.175</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C9[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n3009_s11/F</td>
</tr>
<tr>
<td>9.798</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][B]</td>
<td>lcd_inst/n1584_s67/I1</td>
</tr>
<tr>
<td>10.897</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s67/F</td>
</tr>
<tr>
<td>11.872</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>lcd_inst/n1584_s47/I2</td>
</tr>
<tr>
<td>12.898</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s47/F</td>
</tr>
<tr>
<td>13.317</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td>lcd_inst/n1584_s23/I2</td>
</tr>
<tr>
<td>13.943</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s23/F</td>
</tr>
<tr>
<td>16.705</td>
<td>2.762</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>lcd_inst/n1584_s10/I2</td>
</tr>
<tr>
<td>17.737</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s10/F</td>
</tr>
<tr>
<td>18.573</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>lcd_inst/n1584_s4/I2</td>
</tr>
<tr>
<td>19.599</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C15[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s4/F</td>
</tr>
<tr>
<td>20.024</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>lcd_inst/n4429_s1/I1</td>
</tr>
<tr>
<td>20.650</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R5C14[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4429_s1/F</td>
</tr>
<tr>
<td>21.476</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[3][B]</td>
<td>lcd_inst/n4429_s0/I0</td>
</tr>
<tr>
<td>22.502</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R7C14[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4429_s0/F</td>
</tr>
<tr>
<td>22.873</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td style=" font-weight:bold;">lcd_inst/font_addr_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.345</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.589</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>lcd_inst/font_addr_0_s0/CLK</td>
</tr>
<tr>
<td>22.545</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>lcd_inst/font_addr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.315, 40.951%; route: 11.531, 56.792%; tC2Q: 0.458, 2.257%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.545</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/horizontal_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/font_addr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.569</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td>lcd_inst/horizontal_1_s0/CLK</td>
</tr>
<tr>
<td>3.027</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R2C12[0][B]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_1_s0/Q</td>
</tr>
<tr>
<td>4.851</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][A]</td>
<td>lcd_inst/n2293_s18/I0</td>
</tr>
<tr>
<td>5.883</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C8[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2293_s18/F</td>
</tr>
<tr>
<td>7.353</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td>lcd_inst/n3009_s11/I1</td>
</tr>
<tr>
<td>8.175</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C9[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n3009_s11/F</td>
</tr>
<tr>
<td>9.798</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][B]</td>
<td>lcd_inst/n1584_s67/I1</td>
</tr>
<tr>
<td>10.897</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s67/F</td>
</tr>
<tr>
<td>11.872</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>lcd_inst/n1584_s47/I2</td>
</tr>
<tr>
<td>12.898</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s47/F</td>
</tr>
<tr>
<td>13.317</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td>lcd_inst/n1584_s23/I2</td>
</tr>
<tr>
<td>13.943</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s23/F</td>
</tr>
<tr>
<td>16.705</td>
<td>2.762</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>lcd_inst/n1584_s10/I2</td>
</tr>
<tr>
<td>17.737</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s10/F</td>
</tr>
<tr>
<td>18.573</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>lcd_inst/n1584_s4/I2</td>
</tr>
<tr>
<td>19.599</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C15[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s4/F</td>
</tr>
<tr>
<td>20.024</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>lcd_inst/n4429_s1/I1</td>
</tr>
<tr>
<td>20.650</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R5C14[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4429_s1/F</td>
</tr>
<tr>
<td>21.476</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[3][B]</td>
<td>lcd_inst/n4429_s0/I0</td>
</tr>
<tr>
<td>22.502</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R7C14[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4429_s0/F</td>
</tr>
<tr>
<td>22.873</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][B]</td>
<td style=" font-weight:bold;">lcd_inst/font_addr_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.345</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.589</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][B]</td>
<td>lcd_inst/font_addr_1_s0/CLK</td>
</tr>
<tr>
<td>22.545</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C15[2][B]</td>
<td>lcd_inst/font_addr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.315, 40.951%; route: 11.531, 56.792%; tC2Q: 0.458, 2.257%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.842</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.545</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/horizontal_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/font_addr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.569</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td>lcd_inst/horizontal_1_s0/CLK</td>
</tr>
<tr>
<td>3.027</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R2C12[0][B]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_1_s0/Q</td>
</tr>
<tr>
<td>4.851</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][A]</td>
<td>lcd_inst/n2293_s18/I0</td>
</tr>
<tr>
<td>5.883</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C8[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2293_s18/F</td>
</tr>
<tr>
<td>7.353</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td>lcd_inst/n3009_s11/I1</td>
</tr>
<tr>
<td>8.175</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C9[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n3009_s11/F</td>
</tr>
<tr>
<td>9.798</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][B]</td>
<td>lcd_inst/n1584_s67/I1</td>
</tr>
<tr>
<td>10.897</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s67/F</td>
</tr>
<tr>
<td>11.872</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>lcd_inst/n1584_s47/I2</td>
</tr>
<tr>
<td>12.898</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s47/F</td>
</tr>
<tr>
<td>13.317</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td>lcd_inst/n1584_s23/I2</td>
</tr>
<tr>
<td>13.943</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s23/F</td>
</tr>
<tr>
<td>16.705</td>
<td>2.762</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>lcd_inst/n1584_s10/I2</td>
</tr>
<tr>
<td>17.737</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s10/F</td>
</tr>
<tr>
<td>18.573</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>lcd_inst/n1584_s4/I2</td>
</tr>
<tr>
<td>19.599</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C15[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s4/F</td>
</tr>
<tr>
<td>20.024</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>lcd_inst/n4429_s1/I1</td>
</tr>
<tr>
<td>20.650</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R5C14[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4429_s1/F</td>
</tr>
<tr>
<td>21.476</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>lcd_inst/font_addr_10_s3/I0</td>
</tr>
<tr>
<td>22.502</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C14[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/font_addr_10_s3/F</td>
</tr>
<tr>
<td>22.842</td>
<td>0.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[2][B]</td>
<td style=" font-weight:bold;">lcd_inst/font_addr_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.345</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.589</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[2][B]</td>
<td>lcd_inst/font_addr_10_s0/CLK</td>
</tr>
<tr>
<td>22.545</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C14[2][B]</td>
<td>lcd_inst/font_addr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.315, 41.014%; route: 11.500, 56.725%; tC2Q: 0.458, 2.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.353</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/horizontal_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/font_addr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.569</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td>lcd_inst/horizontal_1_s0/CLK</td>
</tr>
<tr>
<td>3.027</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R2C12[0][B]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_1_s0/Q</td>
</tr>
<tr>
<td>4.851</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][A]</td>
<td>lcd_inst/n2293_s18/I0</td>
</tr>
<tr>
<td>5.883</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C8[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2293_s18/F</td>
</tr>
<tr>
<td>7.353</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td>lcd_inst/n3009_s11/I1</td>
</tr>
<tr>
<td>8.175</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C9[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n3009_s11/F</td>
</tr>
<tr>
<td>9.798</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][B]</td>
<td>lcd_inst/n1584_s67/I1</td>
</tr>
<tr>
<td>10.897</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s67/F</td>
</tr>
<tr>
<td>11.872</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>lcd_inst/n1584_s47/I2</td>
</tr>
<tr>
<td>12.898</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s47/F</td>
</tr>
<tr>
<td>13.317</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td>lcd_inst/n1584_s23/I2</td>
</tr>
<tr>
<td>13.943</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s23/F</td>
</tr>
<tr>
<td>16.705</td>
<td>2.762</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>lcd_inst/n1584_s10/I2</td>
</tr>
<tr>
<td>17.737</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s10/F</td>
</tr>
<tr>
<td>18.573</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>lcd_inst/n1584_s4/I2</td>
</tr>
<tr>
<td>19.605</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C15[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s4/F</td>
</tr>
<tr>
<td>20.899</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td>lcd_inst/n2060_s6/I0</td>
</tr>
<tr>
<td>21.721</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2060_s6/F</td>
</tr>
<tr>
<td>21.727</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][B]</td>
<td>lcd_inst/n2060_s3/I2</td>
</tr>
<tr>
<td>22.353</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2060_s3/F</td>
</tr>
<tr>
<td>22.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][B]</td>
<td style=" font-weight:bold;">lcd_inst/font_addr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.345</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.589</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][B]</td>
<td>lcd_inst/font_addr_8_s0/CLK</td>
</tr>
<tr>
<td>22.189</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C13[0][B]</td>
<td>lcd_inst/font_addr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.117, 41.028%; route: 11.209, 56.655%; tC2Q: 0.458, 2.317%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.332</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/x_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/font_addr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.569</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][B]</td>
<td>lcd_inst/x_4_s0/CLK</td>
</tr>
<tr>
<td>3.027</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R9C5[0][B]</td>
<td style=" font-weight:bold;">lcd_inst/x_4_s0/Q</td>
</tr>
<tr>
<td>4.363</td>
<td>1.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td>lcd_inst/n906_s4/I2</td>
</tr>
<tr>
<td>5.395</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C8[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n906_s4/F</td>
</tr>
<tr>
<td>6.402</td>
<td>1.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][A]</td>
<td>lcd_inst/n145_s5/I0</td>
</tr>
<tr>
<td>7.028</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R8C12[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n145_s5/F</td>
</tr>
<tr>
<td>8.209</td>
<td>1.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[1][B]</td>
<td>lcd_inst/n1378_s3/I0</td>
</tr>
<tr>
<td>9.031</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C10[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n1378_s3/F</td>
</tr>
<tr>
<td>10.998</td>
<td>1.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][B]</td>
<td>lcd_inst/n1584_s30/I0</td>
</tr>
<tr>
<td>11.820</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s30/F</td>
</tr>
<tr>
<td>12.156</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[3][B]</td>
<td>lcd_inst/n1584_s14/I3</td>
</tr>
<tr>
<td>13.188</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s14/F</td>
</tr>
<tr>
<td>13.992</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>lcd_inst/n1584_s7/I1</td>
</tr>
<tr>
<td>15.024</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C4[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n1584_s7/F</td>
</tr>
<tr>
<td>17.147</td>
<td>2.123</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>lcd_inst/n2293_s3/I0</td>
</tr>
<tr>
<td>18.246</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C15[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2293_s3/F</td>
</tr>
<tr>
<td>19.396</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[3][A]</td>
<td>lcd_inst/n2296_s5/I2</td>
</tr>
<tr>
<td>20.495</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2296_s5/F</td>
</tr>
<tr>
<td>21.300</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>lcd_inst/n2296_s6/I3</td>
</tr>
<tr>
<td>22.332</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2296_s6/F</td>
</tr>
<tr>
<td>22.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/font_addr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.345</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.589</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>lcd_inst/font_addr_7_s0/CLK</td>
</tr>
<tr>
<td>22.189</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>lcd_inst/font_addr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.596, 43.495%; route: 10.709, 54.186%; tC2Q: 0.458, 2.319%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.545</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/x_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/font_addr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.569</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][B]</td>
<td>lcd_inst/x_4_s0/CLK</td>
</tr>
<tr>
<td>3.027</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R9C5[0][B]</td>
<td style=" font-weight:bold;">lcd_inst/x_4_s0/Q</td>
</tr>
<tr>
<td>4.363</td>
<td>1.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td>lcd_inst/n906_s4/I2</td>
</tr>
<tr>
<td>5.395</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C8[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n906_s4/F</td>
</tr>
<tr>
<td>6.402</td>
<td>1.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][A]</td>
<td>lcd_inst/n145_s5/I0</td>
</tr>
<tr>
<td>7.028</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R8C12[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n145_s5/F</td>
</tr>
<tr>
<td>9.184</td>
<td>2.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[0][A]</td>
<td>lcd_inst/n2801_s3/I0</td>
</tr>
<tr>
<td>10.216</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C7[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n2801_s3/F</td>
</tr>
<tr>
<td>12.501</td>
<td>2.285</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[3][B]</td>
<td>lcd_inst/n4132_s33/I2</td>
</tr>
<tr>
<td>13.600</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C8[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4132_s33/F</td>
</tr>
<tr>
<td>13.605</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[0][B]</td>
<td>lcd_inst/n4132_s12/I3</td>
</tr>
<tr>
<td>14.637</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C8[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4132_s12/F</td>
</tr>
<tr>
<td>15.442</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[0][B]</td>
<td>lcd_inst/n4132_s4/I0</td>
</tr>
<tr>
<td>16.264</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C9[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n4132_s4/F</td>
</tr>
<tr>
<td>17.903</td>
<td>1.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[0][B]</td>
<td>lcd_inst/n2293_s20/I0</td>
</tr>
<tr>
<td>19.002</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C13[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n2293_s20/F</td>
</tr>
<tr>
<td>20.156</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][B]</td>
<td>lcd_inst/n3008_s1/I0</td>
</tr>
<tr>
<td>21.217</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C14[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n3008_s1/F</td>
</tr>
<tr>
<td>22.338</td>
<td>1.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/font_addr_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.345</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.589</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>lcd_inst/font_addr_5_s0/CLK</td>
</tr>
<tr>
<td>22.545</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>lcd_inst/font_addr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.803, 39.470%; route: 11.508, 58.211%; tC2Q: 0.458, 2.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.663</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/font_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/FONT/font_data_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.509</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][B]</td>
<td>lcd_inst/font_addr_1_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C15[2][B]</td>
<td style=" font-weight:bold;">lcd_inst/font_addr_1_s0/Q</td>
</tr>
<tr>
<td>3.074</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">lcd_inst/FONT/font_data_0_s/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.509</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>lcd_inst/FONT/font_data_0_s/CLK</td>
</tr>
<tr>
<td>2.663</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>lcd_inst/FONT/font_data_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.444</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.663</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/font_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/FONT/font_data_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.509</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[2][B]</td>
<td>lcd_inst/font_addr_2_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C15[2][B]</td>
<td style=" font-weight:bold;">lcd_inst/font_addr_2_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">lcd_inst/FONT/font_data_0_s/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.509</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>lcd_inst/FONT/font_data_0_s/CLK</td>
</tr>
<tr>
<td>2.663</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>lcd_inst/FONT/font_data_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 44.283%; tC2Q: 0.333, 55.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/random_color_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/random_color_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.509</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[0][A]</td>
<td>lcd_inst/random_color_5_s1/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C18[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/random_color_5_s1/Q</td>
</tr>
<tr>
<td>3.080</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/random_color_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.509</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[1][A]</td>
<td>lcd_inst/random_color_12_s0/CLK</td>
</tr>
<tr>
<td>2.509</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C18[1][A]</td>
<td>lcd_inst/random_color_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.679</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.663</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/font_addr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/FONT/font_data_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.509</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>lcd_inst/font_addr_6_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/font_addr_6_s0/Q</td>
</tr>
<tr>
<td>3.343</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">lcd_inst/FONT/font_data_0_s/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.509</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>lcd_inst/FONT/font_data_0_s/CLK</td>
</tr>
<tr>
<td>2.663</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>lcd_inst/FONT/font_data_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.500, 60.007%; tC2Q: 0.333, 39.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.679</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.663</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/font_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/FONT/font_data_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.509</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>lcd_inst/font_addr_5_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/font_addr_5_s0/Q</td>
</tr>
<tr>
<td>3.343</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">lcd_inst/FONT/font_data_0_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.509</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>lcd_inst/FONT/font_data_0_s/CLK</td>
</tr>
<tr>
<td>2.663</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>lcd_inst/FONT/font_data_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.500, 60.007%; tC2Q: 0.333, 39.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.679</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.663</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/font_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/FONT/font_data_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.509</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>lcd_inst/font_addr_4_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/font_addr_4_s0/Q</td>
</tr>
<tr>
<td>3.343</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">lcd_inst/FONT/font_data_0_s/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.509</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>lcd_inst/FONT/font_data_0_s/CLK</td>
</tr>
<tr>
<td>2.663</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>lcd_inst/FONT/font_data_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.500, 60.007%; tC2Q: 0.333, 39.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/random_color_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/random_color_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.509</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td>lcd_inst/random_color_0_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C18[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/random_color_0_s0/Q</td>
</tr>
<tr>
<td>2.845</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td>lcd_inst/n3401_s0/I0</td>
</tr>
<tr>
<td>3.217</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n3401_s0/F</td>
</tr>
<tr>
<td>3.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/random_color_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.509</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td>lcd_inst/random_color_0_s0/CLK</td>
</tr>
<tr>
<td>2.509</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C18[0][A]</td>
<td>lcd_inst/random_color_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/i_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/i_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.509</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C19[1][A]</td>
<td>lcd_inst/i_14_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R10C19[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_14_s0/Q</td>
</tr>
<tr>
<td>2.845</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C19[1][A]</td>
<td>lcd_inst/n3383_s3/I3</td>
</tr>
<tr>
<td>3.217</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C19[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n3383_s3/F</td>
</tr>
<tr>
<td>3.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C19[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.509</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C19[1][A]</td>
<td>lcd_inst/i_14_s0/CLK</td>
</tr>
<tr>
<td>2.509</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C19[1][A]</td>
<td>lcd_inst/i_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/i_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/i_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.509</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>lcd_inst/i_17_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C19[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_17_s0/Q</td>
</tr>
<tr>
<td>2.845</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>lcd_inst/n3380_s3/I3</td>
</tr>
<tr>
<td>3.217</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n3380_s3/F</td>
</tr>
<tr>
<td>3.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.509</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>lcd_inst/i_17_s0/CLK</td>
</tr>
<tr>
<td>2.509</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>lcd_inst/i_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/i_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/i_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.509</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>lcd_inst/i_18_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C19[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_18_s0/Q</td>
</tr>
<tr>
<td>2.845</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>lcd_inst/n3379_s3/I0</td>
</tr>
<tr>
<td>3.217</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n3379_s3/F</td>
</tr>
<tr>
<td>3.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.509</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>lcd_inst/i_18_s0/CLK</td>
</tr>
<tr>
<td>2.509</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>lcd_inst/i_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/i_3_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/i_3_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.509</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C18[0][A]</td>
<td>lcd_inst/i_3_17_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R10C18[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_3_17_s0/Q</td>
</tr>
<tr>
<td>2.845</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C18[0][A]</td>
<td>lcd_inst/n3322_s3/I3</td>
</tr>
<tr>
<td>3.217</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C18[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n3322_s3/F</td>
</tr>
<tr>
<td>3.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C18[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_3_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.509</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C18[0][A]</td>
<td>lcd_inst/i_3_17_s0/CLK</td>
</tr>
<tr>
<td>2.509</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C18[0][A]</td>
<td>lcd_inst/i_3_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/i_3_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/i_3_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.509</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>lcd_inst/i_3_20_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C18[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_3_20_s0/Q</td>
</tr>
<tr>
<td>2.845</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>lcd_inst/n3319_s4/I3</td>
</tr>
<tr>
<td>3.217</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n3319_s4/F</td>
</tr>
<tr>
<td>3.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_3_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.509</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>lcd_inst/i_3_20_s0/CLK</td>
</tr>
<tr>
<td>2.509</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>lcd_inst/i_3_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/i_3_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/i_3_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.509</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>lcd_inst/i_3_26_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_3_26_s0/Q</td>
</tr>
<tr>
<td>2.845</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>lcd_inst/n3313_s2/I2</td>
</tr>
<tr>
<td>3.217</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n3313_s2/F</td>
</tr>
<tr>
<td>3.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_3_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.509</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>lcd_inst/i_3_26_s0/CLK</td>
</tr>
<tr>
<td>2.509</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>lcd_inst/i_3_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/i_2_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/i_2_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.509</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td>lcd_inst/i_2_3_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C19[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_2_3_s0/Q</td>
</tr>
<tr>
<td>2.845</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td>lcd_inst/n3394_s3/I3</td>
</tr>
<tr>
<td>3.217</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n3394_s3/F</td>
</tr>
<tr>
<td>3.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_2_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.509</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td>lcd_inst/i_2_3_s0/CLK</td>
</tr>
<tr>
<td>2.509</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C19[0][A]</td>
<td>lcd_inst/i_2_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/i_2_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/i_2_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.509</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[1][A]</td>
<td>lcd_inst/i_2_5_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C19[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_2_5_s0/Q</td>
</tr>
<tr>
<td>2.845</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[1][A]</td>
<td>lcd_inst/n3392_s3/I2</td>
</tr>
<tr>
<td>3.217</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C19[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n3392_s3/F</td>
</tr>
<tr>
<td>3.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_2_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.509</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[1][A]</td>
<td>lcd_inst/i_2_5_s0/CLK</td>
</tr>
<tr>
<td>2.509</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C19[1][A]</td>
<td>lcd_inst/i_2_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/i_2_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/i_2_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.509</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>lcd_inst/i_2_10_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_2_10_s0/Q</td>
</tr>
<tr>
<td>2.845</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>lcd_inst/n3279_s3/I3</td>
</tr>
<tr>
<td>3.217</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n3279_s3/F</td>
</tr>
<tr>
<td>3.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_2_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.509</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>lcd_inst/i_2_10_s0/CLK</td>
</tr>
<tr>
<td>2.509</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>lcd_inst/i_2_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/i_2_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/i_2_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.509</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C18[1][A]</td>
<td>lcd_inst/i_2_16_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R10C18[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_2_16_s0/Q</td>
</tr>
<tr>
<td>2.845</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C18[1][A]</td>
<td>lcd_inst/n3273_s4/I3</td>
</tr>
<tr>
<td>3.217</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C18[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n3273_s4/F</td>
</tr>
<tr>
<td>3.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C18[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_2_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.509</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C18[1][A]</td>
<td>lcd_inst/i_2_16_s0/CLK</td>
</tr>
<tr>
<td>2.509</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C18[1][A]</td>
<td>lcd_inst/i_2_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/vx_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/vx_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.509</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C5[0][A]</td>
<td>lcd_inst/vx_1_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R10C5[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/vx_1_s0/Q</td>
</tr>
<tr>
<td>2.845</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C5[0][A]</td>
<td>lcd_inst/n3173_s9/I0</td>
</tr>
<tr>
<td>3.217</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C5[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n3173_s9/F</td>
</tr>
<tr>
<td>3.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C5[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/vx_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.509</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C5[0][A]</td>
<td>lcd_inst/vx_1_s0/CLK</td>
</tr>
<tr>
<td>2.509</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C5[0][A]</td>
<td>lcd_inst/vx_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/vy_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/vy_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.509</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>lcd_inst/vy_1_s1/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R7C18[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/vy_1_s1/Q</td>
</tr>
<tr>
<td>2.846</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>lcd_inst/n3195_s10/I0</td>
</tr>
<tr>
<td>3.218</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n3195_s10/F</td>
</tr>
<tr>
<td>3.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/vy_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.509</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>lcd_inst/vy_1_s1/CLK</td>
</tr>
<tr>
<td>2.509</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>lcd_inst/vy_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/i_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/i_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.509</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C19[0][A]</td>
<td>lcd_inst/i_13_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R10C19[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_13_s0/Q</td>
</tr>
<tr>
<td>2.846</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C19[0][A]</td>
<td>lcd_inst/n3384_s3/I2</td>
</tr>
<tr>
<td>3.218</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C19[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n3384_s3/F</td>
</tr>
<tr>
<td>3.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C19[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.509</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C19[0][A]</td>
<td>lcd_inst/i_13_s0/CLK</td>
</tr>
<tr>
<td>2.509</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C19[0][A]</td>
<td>lcd_inst/i_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/i_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/i_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.509</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td>lcd_inst/i_21_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C19[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_21_s0/Q</td>
</tr>
<tr>
<td>2.846</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td>lcd_inst/n3376_s3/I0</td>
</tr>
<tr>
<td>3.218</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n3376_s3/F</td>
</tr>
<tr>
<td>3.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.509</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td>lcd_inst/i_21_s0/CLK</td>
</tr>
<tr>
<td>2.509</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C19[1][A]</td>
<td>lcd_inst/i_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/i_3_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/i_3_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.509</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>lcd_inst/i_3_11_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C18[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_3_11_s0/Q</td>
</tr>
<tr>
<td>2.846</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>lcd_inst/n3328_s3/I2</td>
</tr>
<tr>
<td>3.218</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n3328_s3/F</td>
</tr>
<tr>
<td>3.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_3_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.509</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>lcd_inst/i_3_11_s0/CLK</td>
</tr>
<tr>
<td>2.509</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>lcd_inst/i_3_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/i_2_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/i_2_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.509</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td>lcd_inst/i_2_8_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R10C17[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_2_8_s0/Q</td>
</tr>
<tr>
<td>2.846</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td>lcd_inst/n3331_s3/I2</td>
</tr>
<tr>
<td>3.218</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n3331_s3/F</td>
</tr>
<tr>
<td>3.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_2_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.509</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td>lcd_inst/i_2_8_s0/CLK</td>
</tr>
<tr>
<td>2.509</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C17[1][A]</td>
<td>lcd_inst/i_2_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/i_3_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/i_3_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.509</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>lcd_inst/i_3_13_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C16[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_3_13_s0/Q</td>
</tr>
<tr>
<td>2.847</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>lcd_inst/n3326_s3/I0</td>
</tr>
<tr>
<td>3.219</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n3326_s3/F</td>
</tr>
<tr>
<td>3.219</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_3_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.509</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>lcd_inst/i_3_13_s0/CLK</td>
</tr>
<tr>
<td>2.509</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>lcd_inst/i_3_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/vertical_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/vertical_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.509</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[1][A]</td>
<td>lcd_inst/vertical_0_s1/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R2C13[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/vertical_0_s1/Q</td>
</tr>
<tr>
<td>2.849</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[1][A]</td>
<td>lcd_inst/n99_s5/I0</td>
</tr>
<tr>
<td>3.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C13[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n99_s5/F</td>
</tr>
<tr>
<td>3.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/vertical_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.325</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.509</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[1][A]</td>
<td>lcd_inst/vertical_0_s1/CLK</td>
</tr>
<tr>
<td>2.509</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C13[1][A]</td>
<td>lcd_inst/vertical_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.682</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.932</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_inst/horizontal_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>12.335</td>
<td>2.325</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>12.597</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_inst/horizontal_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.345</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.529</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_inst/horizontal_9_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.682</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.932</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_inst/horizontal_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>12.335</td>
<td>2.325</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>12.597</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_inst/horizontal_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.345</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.529</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_inst/horizontal_7_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.682</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.932</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_inst/horizontal_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>12.335</td>
<td>2.325</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>12.597</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_inst/horizontal_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.345</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.529</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_inst/horizontal_3_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.682</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.932</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_inst/vertical_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>12.335</td>
<td>2.325</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>12.597</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_inst/vertical_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.345</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.529</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_inst/vertical_5_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.682</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.932</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_inst/font_addr_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>12.335</td>
<td>2.325</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>12.597</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_inst/font_addr_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.345</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.529</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_inst/font_addr_2_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.682</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.932</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_inst/i_2_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>12.335</td>
<td>2.325</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>12.597</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_inst/i_2_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.345</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.529</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_inst/i_2_16_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.682</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.932</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_inst/y_8_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>12.335</td>
<td>2.325</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>12.597</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_inst/y_8_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.345</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.529</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_inst/y_8_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.682</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.932</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_inst/y_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>12.335</td>
<td>2.325</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>12.597</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_inst/y_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.345</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.529</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_inst/y_5_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.682</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.932</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_inst/i_2_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>12.335</td>
<td>2.325</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>12.597</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_inst/i_2_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.345</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.529</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_inst/i_2_17_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.682</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.932</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_inst/y_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>12.335</td>
<td>2.325</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>12.597</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_inst/y_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.345</td>
<td>2.325</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.529</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_inst/y_3_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>134</td>
<td>LCD_CLK_d</td>
<td>-3.512</td>
<td>0.661</td>
</tr>
<tr>
<td>55</td>
<td>x[2]</td>
<td>-3.140</td>
<td>2.165</td>
</tr>
<tr>
<td>55</td>
<td>x[3]</td>
<td>-3.462</td>
<td>2.025</td>
</tr>
<tr>
<td>53</td>
<td>x[6]</td>
<td>-3.344</td>
<td>1.999</td>
</tr>
<tr>
<td>50</td>
<td>x[5]</td>
<td>-3.490</td>
<td>2.179</td>
</tr>
<tr>
<td>47</td>
<td>x[4]</td>
<td>-3.512</td>
<td>2.177</td>
</tr>
<tr>
<td>45</td>
<td>horizontal[5]</td>
<td>0.325</td>
<td>2.843</td>
</tr>
<tr>
<td>43</td>
<td>horizontal[7]</td>
<td>0.686</td>
<td>2.630</td>
</tr>
<tr>
<td>43</td>
<td>horizontal[8]</td>
<td>0.844</td>
<td>2.644</td>
</tr>
<tr>
<td>42</td>
<td>horizontal[6]</td>
<td>0.723</td>
<td>2.502</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C8</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C10</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C11</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C15</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C16</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C18</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C15</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C4</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
