$date
	Sun Oct 23 04:15:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#230883
b11001 !
1"
#230886
b11001 &
b11001 %
1$
#230887
0"
#230890
b1001100 &
b1001100 %
#230894
b100110 &
b100110 %
#230898
b10011 &
b10011 %
#230902
b111010 &
b111010 %
#230906
b11101 &
b11101 %
#230910
b1011000 &
b1011000 %
#230914
b101100 &
b101100 %
#230918
b10110 &
b10110 %
#230922
b1011 &
b1011 %
#230926
b100010 &
b100010 %
#230930
b10001 &
b10001 %
#230934
b110100 &
b110100 %
#230938
b11010 &
b11010 %
#230942
b1101 &
b1101 %
#230946
b101000 &
b101000 %
#230950
b10100 &
b10100 %
#230954
b1010 &
b1010 %
#230958
b101 &
b101 %
#230962
b10000 &
b10000 %
#230966
b1000 &
b1000 %
#230970
b100 &
b100 %
#230974
b10 &
b10 %
#230978
b1 &
b1 %
1#
#230982
b0 &
0#
b0 %
0$
#1302436
b10 !
1"
#1302438
b10 &
b10 %
1$
#1302439
0"
#1302442
b1 &
b1 %
1#
#1302446
b0 &
0#
b0 %
0$
#2230287
b11010 !
1"
#2230290
b11010 &
b11010 %
1$
#2230291
0"
#2230294
b1101 &
b1101 %
#2230298
b101000 &
b101000 %
#2230302
b10100 &
b10100 %
#2230306
b1010 &
b1010 %
#2230310
b101 &
b101 %
#2230314
b10000 &
b10000 %
#2230318
b1000 &
b1000 %
#2230322
b100 &
b100 %
#2230326
b10 &
b10 %
#2230330
b1 &
b1 %
1#
#2230334
b0 &
0#
b0 %
0$
#4500012
