#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Sun Nov 10 03:02:51 2019
# Process ID: 4472
# Log file: D:/Digital/lab/TestCD4CE/planAhead_run_2/planAhead.log
# Journal file: D:/Digital/lab/TestCD4CE/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/Digital/lab/TestCD4CE/pa.fromHdl.tcl
# create_project -name TestCD4CE -dir "D:/Digital/lab/TestCD4CE/planAhead_run_2" -part xc6slx9tqg144-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "D:/Digital/lab/TestCD4CE/TestPin.ucf" [current_fileset -constrset]
Adding file 'D:/Digital/lab/TestCD4CE/TestPin.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {Test.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top Test $srcset
# add_files [list {TestPin.ucf}] -fileset [get_property constrset [current_run]]
# add_files [list {Test.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "D:/Digital/lab/TestCD4CE/Test.vf" into library work
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:/Digital/lab/TestCD4CE/TestPin.ucf]
Finished Parsing UCF File [D:/Digital/lab/TestCD4CE/TestPin.ucf]
Parsing UCF File [D:/Digital/lab/TestCD4CE/Test.ucf]
Finished Parsing UCF File [D:/Digital/lab/TestCD4CE/Test.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: be877225
open_rtl_design: Time (s): elapsed = 00:00:17 . Memory (MB): peak = 632.020 ; gain = 165.418
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  Button]]
startgroup
set_property package_pin P45 [get_ports Button]
endgroup
startgroup
set_property package_pin P82 [get_ports LED0]
endgroup
startgroup
set_property package_pin P81 [get_ports LED1]
endgroup
startgroup
set_property package_pin P80 [get_ports LED2]
endgroup
startgroup
set_property package_pin P79 [get_ports LED3]
endgroup
startgroup
set_property package_pin P78 [get_ports LED4]
endgroup
startgroup
set_property package_pin P75 [get_ports LED5]
endgroup
startgroup
set_property package_pin P74 [get_ports LED6]
endgroup
startgroup
set_property package_pin P67 [get_ports LED7]
endgroup
set_property is_loc_fixed false [get_ports [list  LED7]]
set_property is_loc_fixed true [get_ports [list  LED7]]
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
 (See D:/Digital/lab/TestCD4CE\planAhead_pid4472.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sun Nov 10 03:10:03 2019...
INFO: [Common 17-83] Releasing license: PlanAhead
