07:03:46.342000 INFO    : openta.common.config.testenv_reader :: Load test environment configuration: 'testdata/testenv_veos_linux.yaml'
07:03:46.352000 INFO    : openta.common.config.testenv_reader :: Analyze ports ...
07:03:46.353000 INFO    : openta.common.config.testenv_reader :: Register 'Model' XIL API MAPort port.
07:03:46.353000 INFO    : openta.common.config.testenv_reader :: Analyze mappings ...
07:03:46.353000 INFO    : openta.common.config.testenv_reader :: Process XIL API Mapping file 'VEOS_Linux/TurnLampMapping.xml' .
07:03:46.468000 INFO    : openta.testing.testenv :: Setup Ports
07:03:46.469000 INFO    : openta.testing.testenv :: Setup [1] 'Model' XilModelAccessPort: Create
07:03:46.469000 INFO    : openta.ports.xilapi_modelaccess :: create 'Model' XilModelAccessPort
07:03:46.469000 INFO    : openta.ports.xilapi_base :: load ASAM testbench factory assemblies for XIL version: 2.2.0
07:03:55.528000 INFO    : openta.testing.testenv :: Setup [1] 'Model' XilModelAccessPort: Connect/Configure
07:03:55.529000 INFO    : openta.ports.xilapi_modelaccess :: connect 'Model' XilModelAccessPort
07:04:01.374000 INFO    : openta.testing.testenv :: Setup [1] 'Model' XilModelAccessPort: Start
07:04:01.374000 INFO    : openta.ports.xilapi_modelaccess :: start 'Model' XilModelAccessPort: Start Simulation
07:04:01.635000 WARNING : openta.ports.xilapi_base :: start XilModelAccessCapture: The corresponding 'Model' XilModelAccessPort is not started, but in STARTED state