TimeQuest Timing Analyzer report for prubaleds
Sun Nov 09 13:35:33 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'inclk0'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Slow 1200mV 85C Model Metastability Report
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 32. Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 33. Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'inclk0'
 35. Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Slow 1200mV 0C Model Metastability Report
 42. Fast 1200mV 0C Model Setup Summary
 43. Fast 1200mV 0C Model Hold Summary
 44. Fast 1200mV 0C Model Recovery Summary
 45. Fast 1200mV 0C Model Removal Summary
 46. Fast 1200mV 0C Model Minimum Pulse Width Summary
 47. Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 48. Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 49. Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 50. Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Minimum Pulse Width: 'inclk0'
 52. Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 53. Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Fast 1200mV 0C Model Metastability Report
 59. Multicorner Timing Analysis Summary
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Signal Integrity Metrics (Slow 1200mv 0c Model)
 67. Signal Integrity Metrics (Slow 1200mv 85c Model)
 68. Signal Integrity Metrics (Fast 1200mv 0c Model)
 69. Setup Transfers
 70. Hold Transfers
 71. Report TCCS
 72. Report RSKM
 73. Unconstrained Paths
 74. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; prubaleds                                                         ;
; Device Family      ; Cyclone IV GX                                                     ;
; Device Name        ; EP4CGX15BF14C6                                                    ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period   ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; inclk0                                           ; Base      ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { inclk0 }                                           ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 1250.000 ; 0.8 MHz   ; 0.000 ; 400.000 ; 32.00      ; 125       ; 2           ;       ;        ;           ;            ; false    ; inclk0 ; inst|altpll_component|auto_generated|pll1|inclk[0] ; { inst|altpll_component|auto_generated|pll1|clk[0] } ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 1250.000 ; 0.8 MHz   ; 0.000 ; 800.000 ; 64.00      ; 125       ; 2           ;       ;        ;           ;            ; false    ; inclk0 ; inst|altpll_component|auto_generated|pll1|inclk[0] ; { inst|altpll_component|auto_generated|pll1|clk[1] } ;
+--------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 427.35 MHz ; 427.35 MHz      ; inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                         ;
+--------------------------------------------------+----------+---------------+
; Clock                                            ; Slack    ; End Point TNS ;
+--------------------------------------------------+----------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 449.053  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 1247.660 ; 0.000         ;
+--------------------------------------------------+----------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+--------------------------------------------------+---------+---------------+
; Clock                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------+---------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.356   ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 800.372 ; 0.000         ;
+--------------------------------------------------+---------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+---------+---------------+
; Clock                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------+---------+---------------+
; inclk0                                           ; 9.826   ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 399.714 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 449.829 ; 0.000         ;
+--------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                      ;
+---------+-------------------------------------------------------------------+---------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                         ; To Node ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------+---------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 449.053 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23] ; inst7   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 450.000      ; -0.110     ; 0.832      ;
+---------+-------------------------------------------------------------------+---------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                 ;
+----------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                                                         ; To Node                                                           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1247.660 ; pulso_24:inst4|count[1]                                           ; pulso_24:inst4|count[1]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 2.271      ;
; 1247.660 ; pulso_24:inst4|count[1]                                           ; pulso_24:inst4|count[2]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 2.271      ;
; 1247.660 ; pulso_24:inst4|count[1]                                           ; pulso_24:inst4|count[4]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 2.271      ;
; 1247.660 ; pulso_24:inst4|count[1]                                           ; pulso_24:inst4|count[3]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 2.271      ;
; 1247.660 ; pulso_24:inst4|count[1]                                           ; pulso_24:inst4|count[0]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 2.271      ;
; 1247.789 ; pulso_24:inst4|count[0]                                           ; pulso_24:inst4|count[1]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 2.142      ;
; 1247.789 ; pulso_24:inst4|count[0]                                           ; pulso_24:inst4|count[2]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 2.142      ;
; 1247.789 ; pulso_24:inst4|count[0]                                           ; pulso_24:inst4|count[4]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 2.142      ;
; 1247.789 ; pulso_24:inst4|count[0]                                           ; pulso_24:inst4|count[3]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 2.142      ;
; 1247.789 ; pulso_24:inst4|count[0]                                           ; pulso_24:inst4|count[0]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 2.142      ;
; 1247.836 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.081     ; 2.078      ;
; 1247.963 ; pulso_24:inst4|count[2]                                           ; pulso_24:inst4|count[1]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 1.968      ;
; 1247.963 ; pulso_24:inst4|count[2]                                           ; pulso_24:inst4|count[2]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 1.968      ;
; 1247.963 ; pulso_24:inst4|count[2]                                           ; pulso_24:inst4|count[4]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 1.968      ;
; 1247.963 ; pulso_24:inst4|count[2]                                           ; pulso_24:inst4|count[3]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 1.968      ;
; 1247.963 ; pulso_24:inst4|count[2]                                           ; pulso_24:inst4|count[0]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 1.968      ;
; 1248.062 ; pulso_24:inst4|count[3]                                           ; pulso_24:inst4|count[1]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 1.869      ;
; 1248.062 ; pulso_24:inst4|count[3]                                           ; pulso_24:inst4|count[2]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 1.869      ;
; 1248.062 ; pulso_24:inst4|count[3]                                           ; pulso_24:inst4|count[4]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 1.869      ;
; 1248.062 ; pulso_24:inst4|count[3]                                           ; pulso_24:inst4|count[3]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 1.869      ;
; 1248.062 ; pulso_24:inst4|count[3]                                           ; pulso_24:inst4|count[0]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 1.869      ;
; 1248.092 ; pulso_24:inst4|activo                                             ; pulso_24:inst4|count[1]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 1.839      ;
; 1248.092 ; pulso_24:inst4|activo                                             ; pulso_24:inst4|count[2]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 1.839      ;
; 1248.092 ; pulso_24:inst4|activo                                             ; pulso_24:inst4|count[4]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 1.839      ;
; 1248.092 ; pulso_24:inst4|activo                                             ; pulso_24:inst4|count[3]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 1.839      ;
; 1248.092 ; pulso_24:inst4|activo                                             ; pulso_24:inst4|count[0]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 1.839      ;
; 1248.257 ; pulso_24:inst4|count[4]                                           ; pulso_24:inst4|count[1]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 1.674      ;
; 1248.257 ; pulso_24:inst4|count[4]                                           ; pulso_24:inst4|count[2]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 1.674      ;
; 1248.257 ; pulso_24:inst4|count[4]                                           ; pulso_24:inst4|count[4]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 1.674      ;
; 1248.257 ; pulso_24:inst4|count[4]                                           ; pulso_24:inst4|count[3]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 1.674      ;
; 1248.257 ; pulso_24:inst4|count[4]                                           ; pulso_24:inst4|count[0]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 1.674      ;
; 1248.521 ; pulso_24:inst4|count[1]                                           ; pulso_24:inst4|activo                                             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 1.410      ;
; 1248.650 ; pulso_24:inst4|count[0]                                           ; pulso_24:inst4|activo                                             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 1.281      ;
; 1248.824 ; pulso_24:inst4|count[2]                                           ; pulso_24:inst4|activo                                             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 1.107      ;
; 1248.923 ; pulso_24:inst4|count[3]                                           ; pulso_24:inst4|activo                                             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 1.008      ;
; 1248.943 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 0.988      ;
; 1248.943 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 0.988      ;
; 1248.944 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 0.987      ;
; 1248.944 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 0.987      ;
; 1248.945 ; pulso_24:inst4|count[4]                                           ; pulso_24:inst4|activo                                             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 0.986      ;
; 1248.947 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 0.984      ;
; 1248.947 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 0.984      ;
; 1248.948 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 0.983      ;
; 1248.960 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 0.971      ;
; 1248.962 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 0.969      ;
; 1249.108 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 0.823      ;
; 1249.108 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 0.823      ;
; 1249.108 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 0.823      ;
; 1249.109 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 0.822      ;
; 1249.110 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 0.821      ;
; 1249.245 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 0.686      ;
; 1249.246 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 0.685      ;
; 1249.246 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 0.685      ;
; 1249.247 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 0.684      ;
; 1249.247 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 0.684      ;
; 1249.247 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 0.684      ;
; 1249.247 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 0.684      ;
; 1249.248 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 0.683      ;
; 1249.272 ; pulso_24:inst4|activo                                             ; pulso_24:inst4|activo                                             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.064     ; 0.659      ;
+----------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.356 ; pulso_24:inst4|activo                                             ; pulso_24:inst4|activo                                             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.577      ;
; 0.370 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.591      ;
; 0.370 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.591      ;
; 0.371 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.592      ;
; 0.372 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.593      ;
; 0.373 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.594      ;
; 0.480 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.701      ;
; 0.480 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.701      ;
; 0.481 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.702      ;
; 0.483 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.704      ;
; 0.483 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.704      ;
; 0.556 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.777      ;
; 0.556 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.777      ;
; 0.556 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.777      ;
; 0.557 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.778      ;
; 0.557 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.778      ;
; 0.557 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.778      ;
; 0.560 ; pulso_24:inst4|count[3]                                           ; pulso_24:inst4|count[3]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.781      ;
; 0.562 ; pulso_24:inst4|count[2]                                           ; pulso_24:inst4|count[2]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.783      ;
; 0.570 ; pulso_24:inst4|count[4]                                           ; pulso_24:inst4|count[4]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.791      ;
; 0.571 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.792      ;
; 0.573 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.794      ;
; 0.574 ; pulso_24:inst4|count[1]                                           ; pulso_24:inst4|count[1]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.795      ;
; 0.584 ; pulso_24:inst4|count[0]                                           ; pulso_24:inst4|count[0]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.805      ;
; 0.595 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.816      ;
; 0.624 ; pulso_24:inst4|activo                                             ; pulso_24:inst4|count[1]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.845      ;
; 0.624 ; pulso_24:inst4|activo                                             ; pulso_24:inst4|count[2]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.845      ;
; 0.624 ; pulso_24:inst4|activo                                             ; pulso_24:inst4|count[4]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.845      ;
; 0.624 ; pulso_24:inst4|activo                                             ; pulso_24:inst4|count[3]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.845      ;
; 0.624 ; pulso_24:inst4|activo                                             ; pulso_24:inst4|count[0]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.845      ;
; 0.630 ; pulso_24:inst4|count[4]                                           ; pulso_24:inst4|activo                                             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.851      ;
; 0.679 ; pulso_24:inst4|count[3]                                           ; pulso_24:inst4|activo                                             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.900      ;
; 0.786 ; pulso_24:inst4|count[2]                                           ; pulso_24:inst4|activo                                             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 1.007      ;
; 0.834 ; pulso_24:inst4|count[3]                                           ; pulso_24:inst4|count[4]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 1.055      ;
; 0.848 ; pulso_24:inst4|count[1]                                           ; pulso_24:inst4|count[2]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 1.069      ;
; 0.850 ; pulso_24:inst4|count[2]                                           ; pulso_24:inst4|count[3]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 1.071      ;
; 0.851 ; pulso_24:inst4|count[0]                                           ; pulso_24:inst4|count[1]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 1.072      ;
; 0.852 ; pulso_24:inst4|count[2]                                           ; pulso_24:inst4|count[4]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 1.073      ;
; 0.853 ; pulso_24:inst4|count[0]                                           ; pulso_24:inst4|count[2]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 1.074      ;
; 0.952 ; pulso_24:inst4|count[0]                                           ; pulso_24:inst4|activo                                             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 1.173      ;
; 0.958 ; pulso_24:inst4|count[1]                                           ; pulso_24:inst4|count[3]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 1.179      ;
; 0.960 ; pulso_24:inst4|count[1]                                           ; pulso_24:inst4|count[4]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 1.181      ;
; 0.963 ; pulso_24:inst4|count[0]                                           ; pulso_24:inst4|count[3]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 1.184      ;
; 0.965 ; pulso_24:inst4|count[0]                                           ; pulso_24:inst4|count[4]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 1.186      ;
; 1.101 ; pulso_24:inst4|count[1]                                           ; pulso_24:inst4|activo                                             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 1.322      ;
; 1.412 ; pulso_24:inst4|count[4]                                           ; pulso_24:inst4|count[1]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 1.633      ;
; 1.412 ; pulso_24:inst4|count[4]                                           ; pulso_24:inst4|count[2]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 1.633      ;
; 1.412 ; pulso_24:inst4|count[4]                                           ; pulso_24:inst4|count[3]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 1.633      ;
; 1.412 ; pulso_24:inst4|count[4]                                           ; pulso_24:inst4|count[0]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 1.633      ;
; 1.597 ; pulso_24:inst4|count[3]                                           ; pulso_24:inst4|count[1]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 1.818      ;
; 1.597 ; pulso_24:inst4|count[3]                                           ; pulso_24:inst4|count[2]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 1.818      ;
; 1.597 ; pulso_24:inst4|count[3]                                           ; pulso_24:inst4|count[0]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 1.818      ;
; 1.704 ; pulso_24:inst4|count[2]                                           ; pulso_24:inst4|count[1]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 1.925      ;
; 1.704 ; pulso_24:inst4|count[2]                                           ; pulso_24:inst4|count[0]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 1.925      ;
; 1.707 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 1.931      ;
; 2.019 ; pulso_24:inst4|count[1]                                           ; pulso_24:inst4|count[0]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 2.240      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                       ;
+---------+-------------------------------------------------------------------+---------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                         ; To Node ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------+---------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 800.372 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23] ; inst7   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; -800.000     ; 0.192      ; 0.741      ;
+---------+-------------------------------------------------------------------+---------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inclk0'                                                                                          ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------+
; 9.826  ; 9.826        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~input|o                                             ;
; 9.832  ; 9.832        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~input|i                                             ;
; 10.158 ; 10.158       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.158 ; 10.158       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.158 ; 10.158       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.167 ; 10.167       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.174 ; 10.174       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~input|o                                             ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; inclk0 ; Rise       ; inclk0                                                     ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                        ;
+----------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                 ;
+----------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; 399.714  ; 399.930      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7                                                                  ;
; 399.952  ; 399.952      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|clk                                                              ;
; 399.993  ; 399.993      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 399.993  ; 399.993      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 849.885  ; 850.069      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7                                                                  ;
; 850.006  ; 850.006      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 850.006  ; 850.006      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 850.045  ; 850.045      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|clk                                                              ;
; 1248.000 ; 1250.000     ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7                                                                  ;
+----------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                       ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                 ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; 449.829 ; 450.045      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]       ;
; 449.829 ; 450.045      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]       ;
; 449.829 ; 450.045      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]       ;
; 449.829 ; 450.045      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]       ;
; 449.829 ; 450.045      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]       ;
; 449.829 ; 450.045      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]       ;
; 449.829 ; 450.045      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]       ;
; 449.829 ; 450.045      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]       ;
; 449.829 ; 450.045      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]       ;
; 449.835 ; 450.051      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]      ;
; 449.835 ; 450.051      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]      ;
; 449.835 ; 450.051      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]      ;
; 449.835 ; 450.051      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]      ;
; 449.835 ; 450.051      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]      ;
; 449.835 ; 450.051      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15]      ;
; 449.835 ; 450.051      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]      ;
; 449.835 ; 450.051      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]      ;
; 449.835 ; 450.051      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]      ;
; 449.835 ; 450.051      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]      ;
; 449.835 ; 450.051      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]      ;
; 449.835 ; 450.051      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]      ;
; 449.835 ; 450.051      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]      ;
; 449.835 ; 450.051      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]      ;
; 449.835 ; 450.051      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]       ;
; 449.885 ; 450.069      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pulso_24:inst4|activo                                                  ;
; 449.885 ; 450.069      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pulso_24:inst4|count[0]                                                ;
; 449.885 ; 450.069      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pulso_24:inst4|count[1]                                                ;
; 449.885 ; 450.069      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pulso_24:inst4|count[2]                                                ;
; 449.885 ; 450.069      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pulso_24:inst4|count[3]                                                ;
; 449.885 ; 450.069      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pulso_24:inst4|count[4]                                                ;
; 450.006 ; 450.006      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 450.006 ; 450.006      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 450.039 ; 450.039      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[0]|clk                              ;
; 450.039 ; 450.039      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[1]|clk                              ;
; 450.039 ; 450.039      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[2]|clk                              ;
; 450.039 ; 450.039      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[3]|clk                              ;
; 450.039 ; 450.039      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[4]|clk                              ;
; 450.039 ; 450.039      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[5]|clk                              ;
; 450.039 ; 450.039      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[6]|clk                              ;
; 450.039 ; 450.039      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[7]|clk                              ;
; 450.039 ; 450.039      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[8]|clk                              ;
; 450.045 ; 450.045      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[10]|clk                             ;
; 450.045 ; 450.045      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[11]|clk                             ;
; 450.045 ; 450.045      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[12]|clk                             ;
; 450.045 ; 450.045      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[13]|clk                             ;
; 450.045 ; 450.045      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[14]|clk                             ;
; 450.045 ; 450.045      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[15]|clk                             ;
; 450.045 ; 450.045      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[16]|clk                             ;
; 450.045 ; 450.045      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[17]|clk                             ;
; 450.045 ; 450.045      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[18]|clk                             ;
; 450.045 ; 450.045      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[19]|clk                             ;
; 450.045 ; 450.045      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[20]|clk                             ;
; 450.045 ; 450.045      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[21]|clk                             ;
; 450.045 ; 450.045      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[22]|clk                             ;
; 450.045 ; 450.045      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[23]|clk                             ;
; 450.045 ; 450.045      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[9]|clk                              ;
; 450.045 ; 450.045      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst4|activo|clk                                                       ;
; 450.045 ; 450.045      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst4|count[0]|clk                                                     ;
; 450.045 ; 450.045      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst4|count[1]|clk                                                     ;
; 450.045 ; 450.045      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst4|count[2]|clk                                                     ;
; 450.045 ; 450.045      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst4|count[3]|clk                                                     ;
; 450.045 ; 450.045      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst4|count[4]|clk                                                     ;
; 799.715 ; 799.931      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pulso_24:inst4|activo                                                  ;
; 799.715 ; 799.931      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pulso_24:inst4|count[0]                                                ;
; 799.715 ; 799.931      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pulso_24:inst4|count[1]                                                ;
; 799.715 ; 799.931      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pulso_24:inst4|count[2]                                                ;
; 799.715 ; 799.931      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pulso_24:inst4|count[3]                                                ;
; 799.715 ; 799.931      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pulso_24:inst4|count[4]                                                ;
; 799.759 ; 799.943      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]      ;
; 799.759 ; 799.943      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]      ;
; 799.759 ; 799.943      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]      ;
; 799.759 ; 799.943      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]      ;
; 799.759 ; 799.943      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]      ;
; 799.759 ; 799.943      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15]      ;
; 799.759 ; 799.943      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]      ;
; 799.759 ; 799.943      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]      ;
; 799.759 ; 799.943      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]      ;
; 799.759 ; 799.943      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]      ;
; 799.759 ; 799.943      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]      ;
; 799.759 ; 799.943      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]      ;
; 799.759 ; 799.943      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]      ;
; 799.759 ; 799.943      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]      ;
; 799.759 ; 799.943      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]       ;
; 799.766 ; 799.950      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]       ;
; 799.766 ; 799.950      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]       ;
; 799.766 ; 799.950      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]       ;
; 799.766 ; 799.950      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]       ;
; 799.766 ; 799.950      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]       ;
; 799.766 ; 799.950      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]       ;
; 799.766 ; 799.950      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]       ;
; 799.766 ; 799.950      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]       ;
; 799.766 ; 799.950      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]       ;
; 799.952 ; 799.952      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[10]|clk                             ;
; 799.952 ; 799.952      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[11]|clk                             ;
; 799.952 ; 799.952      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[12]|clk                             ;
; 799.952 ; 799.952      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[13]|clk                             ;
; 799.952 ; 799.952      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[14]|clk                             ;
; 799.952 ; 799.952      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[15]|clk                             ;
; 799.952 ; 799.952      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[16]|clk                             ;
; 799.952 ; 799.952      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[17]|clk                             ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; load      ; inclk0     ; 5.605 ; 6.074 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; data[*]   ; inclk0     ; 4.578 ; 5.081 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[0]  ; inclk0     ; 3.911 ; 4.348 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[1]  ; inclk0     ; 3.759 ; 4.199 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[2]  ; inclk0     ; 3.748 ; 4.188 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[3]  ; inclk0     ; 3.777 ; 4.220 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[4]  ; inclk0     ; 3.779 ; 4.223 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[5]  ; inclk0     ; 3.895 ; 4.360 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[6]  ; inclk0     ; 4.145 ; 4.597 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[7]  ; inclk0     ; 3.769 ; 4.203 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[8]  ; inclk0     ; 4.038 ; 4.499 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[9]  ; inclk0     ; 4.341 ; 4.814 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[10] ; inclk0     ; 3.945 ; 4.378 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[11] ; inclk0     ; 4.131 ; 4.589 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[12] ; inclk0     ; 4.536 ; 5.081 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[13] ; inclk0     ; 4.302 ; 4.817 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[14] ; inclk0     ; 4.516 ; 5.018 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[15] ; inclk0     ; 4.123 ; 4.561 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[16] ; inclk0     ; 4.120 ; 4.614 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[17] ; inclk0     ; 4.176 ; 4.631 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[18] ; inclk0     ; 4.578 ; 5.023 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[19] ; inclk0     ; 2.407 ; 2.547 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[20] ; inclk0     ; 4.073 ; 4.561 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[21] ; inclk0     ; 4.509 ; 5.006 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[22] ; inclk0     ; 3.997 ; 4.433 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[23] ; inclk0     ; 4.214 ; 4.710 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; load      ; inclk0     ; 5.076 ; 5.635 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                               ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; load      ; inclk0     ; -3.977 ; -4.447 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; data[*]   ; inclk0     ; -1.754 ; -1.878 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[0]  ; inclk0     ; -3.240 ; -3.656 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[1]  ; inclk0     ; -3.098 ; -3.514 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[2]  ; inclk0     ; -3.088 ; -3.504 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[3]  ; inclk0     ; -3.115 ; -3.535 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[4]  ; inclk0     ; -3.117 ; -3.537 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[5]  ; inclk0     ; -3.227 ; -3.668 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[6]  ; inclk0     ; -3.414 ; -3.831 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[7]  ; inclk0     ; -3.107 ; -3.518 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[8]  ; inclk0     ; -3.319 ; -3.744 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[9]  ; inclk0     ; -3.651 ; -4.104 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[10] ; inclk0     ; -3.277 ; -3.686 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[11] ; inclk0     ; -3.455 ; -3.889 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[12] ; inclk0     ; -3.838 ; -4.360 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[13] ; inclk0     ; -3.566 ; -4.049 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[14] ; inclk0     ; -3.805 ; -4.274 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[15] ; inclk0     ; -3.447 ; -3.862 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[16] ; inclk0     ; -3.438 ; -3.910 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[17] ; inclk0     ; -3.497 ; -3.929 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[18] ; inclk0     ; -3.885 ; -4.306 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[19] ; inclk0     ; -1.754 ; -1.878 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[20] ; inclk0     ; -3.395 ; -3.861 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[21] ; inclk0     ; -3.799 ; -4.263 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[22] ; inclk0     ; -3.327 ; -3.739 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[23] ; inclk0     ; -3.517 ; -3.975 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; load      ; inclk0     ; -3.880 ; -4.376 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; CERO      ; inclk0     ; 1.323 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; Y         ; inclk0     ; 5.602 ; 5.560 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CERO      ; inclk0     ;       ; 1.228 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; Y         ; inclk0     ;       ; 4.875 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; UNO       ; inclk0     ; 2.846 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; Y         ; inclk0     ; 5.219 ; 4.865 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; UNO       ; inclk0     ;       ; 2.701 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; Y         ; inclk0     ;       ; 5.159 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; CERO      ; inclk0     ; 0.965 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; Y         ; inclk0     ; 4.509 ; 5.007 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CERO      ; inclk0     ;       ; 0.870 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; Y         ; inclk0     ;       ; 4.401 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; UNO       ; inclk0     ; 2.431 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; Y         ; inclk0     ; 4.391 ; 4.382 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; UNO       ; inclk0     ;       ; 2.288 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; Y         ; inclk0     ;       ; 4.634 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                      ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 473.04 MHz ; 473.04 MHz      ; inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                          ;
+--------------------------------------------------+----------+---------------+
; Clock                                            ; Slack    ; End Point TNS ;
+--------------------------------------------------+----------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 449.153  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 1247.886 ; 0.000         ;
+--------------------------------------------------+----------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+--------------------------------------------------+---------+---------------+
; Clock                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------+---------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.310   ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 800.332 ; 0.000         ;
+--------------------------------------------------+---------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+--------------------------------------------------+---------+---------------+
; Clock                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------+---------+---------------+
; inclk0                                           ; 9.844   ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 399.720 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 449.833 ; 0.000         ;
+--------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                       ;
+---------+-------------------------------------------------------------------+---------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                         ; To Node ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------+---------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 449.153 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23] ; inst7   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 450.000      ; -0.096     ; 0.746      ;
+---------+-------------------------------------------------------------------+---------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                  ;
+----------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                                                         ; To Node                                                           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1247.886 ; pulso_24:inst4|count[1]                                           ; pulso_24:inst4|count[1]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.057     ; 2.052      ;
; 1247.886 ; pulso_24:inst4|count[1]                                           ; pulso_24:inst4|count[2]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.057     ; 2.052      ;
; 1247.886 ; pulso_24:inst4|count[1]                                           ; pulso_24:inst4|count[4]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.057     ; 2.052      ;
; 1247.886 ; pulso_24:inst4|count[1]                                           ; pulso_24:inst4|count[3]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.057     ; 2.052      ;
; 1247.886 ; pulso_24:inst4|count[1]                                           ; pulso_24:inst4|count[0]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.057     ; 2.052      ;
; 1248.002 ; pulso_24:inst4|count[0]                                           ; pulso_24:inst4|count[1]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.057     ; 1.936      ;
; 1248.002 ; pulso_24:inst4|count[0]                                           ; pulso_24:inst4|count[2]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.057     ; 1.936      ;
; 1248.002 ; pulso_24:inst4|count[0]                                           ; pulso_24:inst4|count[4]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.057     ; 1.936      ;
; 1248.002 ; pulso_24:inst4|count[0]                                           ; pulso_24:inst4|count[3]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.057     ; 1.936      ;
; 1248.002 ; pulso_24:inst4|count[0]                                           ; pulso_24:inst4|count[0]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.057     ; 1.936      ;
; 1248.069 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.069     ; 1.857      ;
; 1248.152 ; pulso_24:inst4|count[2]                                           ; pulso_24:inst4|count[1]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.057     ; 1.786      ;
; 1248.152 ; pulso_24:inst4|count[2]                                           ; pulso_24:inst4|count[2]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.057     ; 1.786      ;
; 1248.152 ; pulso_24:inst4|count[2]                                           ; pulso_24:inst4|count[4]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.057     ; 1.786      ;
; 1248.152 ; pulso_24:inst4|count[2]                                           ; pulso_24:inst4|count[3]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.057     ; 1.786      ;
; 1248.152 ; pulso_24:inst4|count[2]                                           ; pulso_24:inst4|count[0]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.057     ; 1.786      ;
; 1248.244 ; pulso_24:inst4|count[3]                                           ; pulso_24:inst4|count[1]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.057     ; 1.694      ;
; 1248.244 ; pulso_24:inst4|count[3]                                           ; pulso_24:inst4|count[2]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.057     ; 1.694      ;
; 1248.244 ; pulso_24:inst4|count[3]                                           ; pulso_24:inst4|count[4]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.057     ; 1.694      ;
; 1248.244 ; pulso_24:inst4|count[3]                                           ; pulso_24:inst4|count[3]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.057     ; 1.694      ;
; 1248.244 ; pulso_24:inst4|count[3]                                           ; pulso_24:inst4|count[0]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.057     ; 1.694      ;
; 1248.279 ; pulso_24:inst4|activo                                             ; pulso_24:inst4|count[1]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.057     ; 1.659      ;
; 1248.279 ; pulso_24:inst4|activo                                             ; pulso_24:inst4|count[2]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.057     ; 1.659      ;
; 1248.279 ; pulso_24:inst4|activo                                             ; pulso_24:inst4|count[4]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.057     ; 1.659      ;
; 1248.279 ; pulso_24:inst4|activo                                             ; pulso_24:inst4|count[3]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.057     ; 1.659      ;
; 1248.279 ; pulso_24:inst4|activo                                             ; pulso_24:inst4|count[0]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.057     ; 1.659      ;
; 1248.421 ; pulso_24:inst4|count[4]                                           ; pulso_24:inst4|count[1]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.057     ; 1.517      ;
; 1248.421 ; pulso_24:inst4|count[4]                                           ; pulso_24:inst4|count[2]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.057     ; 1.517      ;
; 1248.421 ; pulso_24:inst4|count[4]                                           ; pulso_24:inst4|count[4]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.057     ; 1.517      ;
; 1248.421 ; pulso_24:inst4|count[4]                                           ; pulso_24:inst4|count[3]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.057     ; 1.517      ;
; 1248.421 ; pulso_24:inst4|count[4]                                           ; pulso_24:inst4|count[0]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.057     ; 1.517      ;
; 1248.670 ; pulso_24:inst4|count[1]                                           ; pulso_24:inst4|activo                                             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.057     ; 1.268      ;
; 1248.786 ; pulso_24:inst4|count[0]                                           ; pulso_24:inst4|activo                                             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.057     ; 1.152      ;
; 1248.936 ; pulso_24:inst4|count[2]                                           ; pulso_24:inst4|activo                                             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.057     ; 1.002      ;
; 1249.028 ; pulso_24:inst4|count[3]                                           ; pulso_24:inst4|activo                                             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.057     ; 0.910      ;
; 1249.056 ; pulso_24:inst4|count[4]                                           ; pulso_24:inst4|activo                                             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.057     ; 0.882      ;
; 1249.064 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.056     ; 0.875      ;
; 1249.064 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.056     ; 0.875      ;
; 1249.065 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.056     ; 0.874      ;
; 1249.065 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.056     ; 0.874      ;
; 1249.068 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.056     ; 0.871      ;
; 1249.069 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.056     ; 0.870      ;
; 1249.070 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.056     ; 0.869      ;
; 1249.079 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.056     ; 0.860      ;
; 1249.081 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.056     ; 0.858      ;
; 1249.206 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.056     ; 0.733      ;
; 1249.206 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.056     ; 0.733      ;
; 1249.206 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.056     ; 0.733      ;
; 1249.207 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.056     ; 0.732      ;
; 1249.208 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.056     ; 0.731      ;
; 1249.331 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.056     ; 0.608      ;
; 1249.333 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.056     ; 0.606      ;
; 1249.334 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.056     ; 0.605      ;
; 1249.334 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.056     ; 0.605      ;
; 1249.334 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.056     ; 0.605      ;
; 1249.334 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.056     ; 0.605      ;
; 1249.334 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.056     ; 0.605      ;
; 1249.335 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.056     ; 0.604      ;
; 1249.355 ; pulso_24:inst4|activo                                             ; pulso_24:inst4|activo                                             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.057     ; 0.583      ;
+----------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.310 ; pulso_24:inst4|activo                                             ; pulso_24:inst4|activo                                             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 0.511      ;
; 0.335 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.535      ;
; 0.336 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.536      ;
; 0.336 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.536      ;
; 0.337 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.538      ;
; 0.435 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.635      ;
; 0.435 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.635      ;
; 0.436 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.636      ;
; 0.438 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.638      ;
; 0.438 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.638      ;
; 0.502 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.702      ;
; 0.502 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.702      ;
; 0.503 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.703      ;
; 0.503 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.703      ;
; 0.503 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.703      ;
; 0.503 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.703      ;
; 0.506 ; pulso_24:inst4|count[3]                                           ; pulso_24:inst4|count[3]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 0.707      ;
; 0.507 ; pulso_24:inst4|count[2]                                           ; pulso_24:inst4|count[2]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 0.708      ;
; 0.514 ; pulso_24:inst4|count[4]                                           ; pulso_24:inst4|count[4]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 0.715      ;
; 0.517 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.717      ;
; 0.518 ; pulso_24:inst4|count[1]                                           ; pulso_24:inst4|count[1]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 0.719      ;
; 0.519 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.719      ;
; 0.525 ; pulso_24:inst4|count[0]                                           ; pulso_24:inst4|count[0]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 0.726      ;
; 0.536 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.736      ;
; 0.568 ; pulso_24:inst4|count[4]                                           ; pulso_24:inst4|activo                                             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 0.769      ;
; 0.571 ; pulso_24:inst4|activo                                             ; pulso_24:inst4|count[1]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 0.772      ;
; 0.571 ; pulso_24:inst4|activo                                             ; pulso_24:inst4|count[2]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 0.772      ;
; 0.571 ; pulso_24:inst4|activo                                             ; pulso_24:inst4|count[4]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 0.772      ;
; 0.571 ; pulso_24:inst4|activo                                             ; pulso_24:inst4|count[3]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 0.772      ;
; 0.571 ; pulso_24:inst4|activo                                             ; pulso_24:inst4|count[0]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 0.772      ;
; 0.604 ; pulso_24:inst4|count[3]                                           ; pulso_24:inst4|activo                                             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 0.805      ;
; 0.701 ; pulso_24:inst4|count[2]                                           ; pulso_24:inst4|activo                                             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 0.902      ;
; 0.751 ; pulso_24:inst4|count[3]                                           ; pulso_24:inst4|count[4]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 0.952      ;
; 0.756 ; pulso_24:inst4|count[2]                                           ; pulso_24:inst4|count[3]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 0.957      ;
; 0.758 ; pulso_24:inst4|count[0]                                           ; pulso_24:inst4|count[1]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 0.959      ;
; 0.763 ; pulso_24:inst4|count[1]                                           ; pulso_24:inst4|count[2]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 0.964      ;
; 0.763 ; pulso_24:inst4|count[2]                                           ; pulso_24:inst4|count[4]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 0.964      ;
; 0.765 ; pulso_24:inst4|count[0]                                           ; pulso_24:inst4|count[2]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 0.966      ;
; 0.852 ; pulso_24:inst4|count[0]                                           ; pulso_24:inst4|activo                                             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.053      ;
; 0.852 ; pulso_24:inst4|count[1]                                           ; pulso_24:inst4|count[3]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.053      ;
; 0.854 ; pulso_24:inst4|count[0]                                           ; pulso_24:inst4|count[3]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.055      ;
; 0.859 ; pulso_24:inst4|count[1]                                           ; pulso_24:inst4|count[4]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.060      ;
; 0.861 ; pulso_24:inst4|count[0]                                           ; pulso_24:inst4|count[4]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.062      ;
; 0.990 ; pulso_24:inst4|count[1]                                           ; pulso_24:inst4|activo                                             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.191      ;
; 1.276 ; pulso_24:inst4|count[4]                                           ; pulso_24:inst4|count[1]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.477      ;
; 1.276 ; pulso_24:inst4|count[4]                                           ; pulso_24:inst4|count[2]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.477      ;
; 1.276 ; pulso_24:inst4|count[4]                                           ; pulso_24:inst4|count[3]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.477      ;
; 1.276 ; pulso_24:inst4|count[4]                                           ; pulso_24:inst4|count[0]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.477      ;
; 1.439 ; pulso_24:inst4|count[3]                                           ; pulso_24:inst4|count[1]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.640      ;
; 1.439 ; pulso_24:inst4|count[3]                                           ; pulso_24:inst4|count[2]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.640      ;
; 1.439 ; pulso_24:inst4|count[3]                                           ; pulso_24:inst4|count[0]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.640      ;
; 1.536 ; pulso_24:inst4|count[2]                                           ; pulso_24:inst4|count[1]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.737      ;
; 1.536 ; pulso_24:inst4|count[2]                                           ; pulso_24:inst4|count[0]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.737      ;
; 1.568 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.773      ;
; 1.825 ; pulso_24:inst4|count[1]                                           ; pulso_24:inst4|count[0]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.026      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                        ;
+---------+-------------------------------------------------------------------+---------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                         ; To Node ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------+---------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 800.332 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23] ; inst7   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; -800.000     ; 0.176      ; 0.672      ;
+---------+-------------------------------------------------------------------+---------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inclk0'                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------+
; 9.844  ; 9.844        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~input|o                                             ;
; 9.846  ; 9.846        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.852  ; 9.852        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.852  ; 9.852        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.852  ; 9.852        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~input|i                                             ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.154 ; 10.154       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.156 ; 10.156       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~input|o                                             ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; inclk0 ; Rise       ; inclk0                                                     ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                         ;
+----------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                 ;
+----------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; 399.720  ; 399.936      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7                                                                  ;
; 399.960  ; 399.960      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|clk                                                              ;
; 399.992  ; 399.992      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 399.992  ; 399.992      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 849.878  ; 850.062      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7                                                                  ;
; 850.007  ; 850.007      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 850.007  ; 850.007      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 850.038  ; 850.038      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|clk                                                              ;
; 1248.000 ; 1250.000     ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7                                                                  ;
+----------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                        ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                 ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; 449.833 ; 450.049      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]       ;
; 449.833 ; 450.049      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]       ;
; 449.833 ; 450.049      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]       ;
; 449.833 ; 450.049      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]       ;
; 449.833 ; 450.049      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]       ;
; 449.833 ; 450.049      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]       ;
; 449.833 ; 450.049      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]       ;
; 449.833 ; 450.049      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]       ;
; 449.833 ; 450.049      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]       ;
; 449.836 ; 450.052      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]      ;
; 449.836 ; 450.052      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]      ;
; 449.836 ; 450.052      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]      ;
; 449.836 ; 450.052      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]      ;
; 449.836 ; 450.052      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]      ;
; 449.836 ; 450.052      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15]      ;
; 449.836 ; 450.052      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]      ;
; 449.836 ; 450.052      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]      ;
; 449.836 ; 450.052      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]      ;
; 449.836 ; 450.052      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]      ;
; 449.836 ; 450.052      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]      ;
; 449.836 ; 450.052      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]      ;
; 449.836 ; 450.052      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]      ;
; 449.836 ; 450.052      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]      ;
; 449.836 ; 450.052      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]       ;
; 449.879 ; 450.063      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pulso_24:inst4|activo                                                  ;
; 449.879 ; 450.063      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pulso_24:inst4|count[0]                                                ;
; 449.879 ; 450.063      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pulso_24:inst4|count[1]                                                ;
; 449.879 ; 450.063      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pulso_24:inst4|count[2]                                                ;
; 449.879 ; 450.063      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pulso_24:inst4|count[3]                                                ;
; 449.879 ; 450.063      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pulso_24:inst4|count[4]                                                ;
; 450.007 ; 450.007      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 450.007 ; 450.007      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 450.035 ; 450.035      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[0]|clk                              ;
; 450.035 ; 450.035      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[1]|clk                              ;
; 450.035 ; 450.035      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[2]|clk                              ;
; 450.035 ; 450.035      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[3]|clk                              ;
; 450.035 ; 450.035      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[4]|clk                              ;
; 450.035 ; 450.035      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[5]|clk                              ;
; 450.035 ; 450.035      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[6]|clk                              ;
; 450.035 ; 450.035      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[7]|clk                              ;
; 450.035 ; 450.035      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[8]|clk                              ;
; 450.038 ; 450.038      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[10]|clk                             ;
; 450.038 ; 450.038      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[11]|clk                             ;
; 450.038 ; 450.038      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[12]|clk                             ;
; 450.038 ; 450.038      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[13]|clk                             ;
; 450.038 ; 450.038      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[14]|clk                             ;
; 450.038 ; 450.038      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[15]|clk                             ;
; 450.038 ; 450.038      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[16]|clk                             ;
; 450.038 ; 450.038      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[17]|clk                             ;
; 450.038 ; 450.038      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[18]|clk                             ;
; 450.038 ; 450.038      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[19]|clk                             ;
; 450.038 ; 450.038      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[20]|clk                             ;
; 450.038 ; 450.038      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[21]|clk                             ;
; 450.038 ; 450.038      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[22]|clk                             ;
; 450.038 ; 450.038      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[23]|clk                             ;
; 450.038 ; 450.038      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[9]|clk                              ;
; 450.039 ; 450.039      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst4|activo|clk                                                       ;
; 450.039 ; 450.039      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst4|count[0]|clk                                                     ;
; 450.039 ; 450.039      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst4|count[1]|clk                                                     ;
; 450.039 ; 450.039      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst4|count[2]|clk                                                     ;
; 450.039 ; 450.039      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst4|count[3]|clk                                                     ;
; 450.039 ; 450.039      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst4|count[4]|clk                                                     ;
; 799.719 ; 799.935      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pulso_24:inst4|activo                                                  ;
; 799.719 ; 799.935      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pulso_24:inst4|count[0]                                                ;
; 799.719 ; 799.935      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pulso_24:inst4|count[1]                                                ;
; 799.719 ; 799.935      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pulso_24:inst4|count[2]                                                ;
; 799.719 ; 799.935      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pulso_24:inst4|count[3]                                                ;
; 799.719 ; 799.935      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pulso_24:inst4|count[4]                                                ;
; 799.761 ; 799.945      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]      ;
; 799.761 ; 799.945      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]      ;
; 799.761 ; 799.945      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]      ;
; 799.761 ; 799.945      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]      ;
; 799.761 ; 799.945      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]      ;
; 799.761 ; 799.945      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15]      ;
; 799.761 ; 799.945      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]      ;
; 799.761 ; 799.945      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]      ;
; 799.761 ; 799.945      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]      ;
; 799.761 ; 799.945      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]      ;
; 799.761 ; 799.945      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]      ;
; 799.761 ; 799.945      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]      ;
; 799.761 ; 799.945      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]      ;
; 799.761 ; 799.945      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]      ;
; 799.761 ; 799.945      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]       ;
; 799.764 ; 799.948      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]       ;
; 799.764 ; 799.948      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]       ;
; 799.764 ; 799.948      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]       ;
; 799.764 ; 799.948      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]       ;
; 799.764 ; 799.948      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]       ;
; 799.764 ; 799.948      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]       ;
; 799.764 ; 799.948      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]       ;
; 799.764 ; 799.948      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]       ;
; 799.764 ; 799.948      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]       ;
; 799.959 ; 799.959      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst4|activo|clk                                                       ;
; 799.959 ; 799.959      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst4|count[0]|clk                                                     ;
; 799.959 ; 799.959      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst4|count[1]|clk                                                     ;
; 799.959 ; 799.959      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst4|count[2]|clk                                                     ;
; 799.959 ; 799.959      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst4|count[3]|clk                                                     ;
; 799.959 ; 799.959      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst4|count[4]|clk                                                     ;
; 799.960 ; 799.960      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[10]|clk                             ;
; 799.960 ; 799.960      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[11]|clk                             ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; load      ; inclk0     ; 4.954 ; 5.297 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; data[*]   ; inclk0     ; 4.032 ; 4.414 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[0]  ; inclk0     ; 3.409 ; 3.751 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[1]  ; inclk0     ; 3.275 ; 3.619 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[2]  ; inclk0     ; 3.267 ; 3.610 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[3]  ; inclk0     ; 3.294 ; 3.638 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[4]  ; inclk0     ; 3.296 ; 3.641 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[5]  ; inclk0     ; 3.400 ; 3.765 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[6]  ; inclk0     ; 3.618 ; 3.973 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[7]  ; inclk0     ; 3.281 ; 3.624 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[8]  ; inclk0     ; 3.523 ; 3.883 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[9]  ; inclk0     ; 3.809 ; 4.168 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[10] ; inclk0     ; 3.450 ; 3.775 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[11] ; inclk0     ; 3.613 ; 3.969 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[12] ; inclk0     ; 3.984 ; 4.414 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[13] ; inclk0     ; 3.749 ; 4.174 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[14] ; inclk0     ; 3.966 ; 4.346 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[15] ; inclk0     ; 3.610 ; 3.946 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[16] ; inclk0     ; 3.595 ; 3.992 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[17] ; inclk0     ; 3.659 ; 4.009 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[18] ; inclk0     ; 4.032 ; 4.359 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[19] ; inclk0     ; 2.146 ; 2.308 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[20] ; inclk0     ; 3.548 ; 3.938 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[21] ; inclk0     ; 3.961 ; 4.341 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[22] ; inclk0     ; 3.497 ; 3.825 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[23] ; inclk0     ; 3.677 ; 4.074 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; load      ; inclk0     ; 4.483 ; 4.891 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                               ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; load      ; inclk0     ; -3.481 ; -3.837 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; data[*]   ; inclk0     ; -1.568 ; -1.712 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[0]  ; inclk0     ; -2.816 ; -3.144 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[1]  ; inclk0     ; -2.689 ; -3.019 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[2]  ; inclk0     ; -2.681 ; -3.010 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[3]  ; inclk0     ; -2.707 ; -3.037 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[4]  ; inclk0     ; -2.709 ; -3.040 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[5]  ; inclk0     ; -2.806 ; -3.158 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[6]  ; inclk0     ; -2.969 ; -3.298 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[7]  ; inclk0     ; -2.694 ; -3.024 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[8]  ; inclk0     ; -2.883 ; -3.220 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[9]  ; inclk0     ; -3.199 ; -3.544 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[10] ; inclk0     ; -2.857 ; -3.169 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[11] ; inclk0     ; -3.014 ; -3.354 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[12] ; inclk0     ; -3.366 ; -3.779 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[13] ; inclk0     ; -3.101 ; -3.497 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[14] ; inclk0     ; -3.335 ; -3.692 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[15] ; inclk0     ; -3.010 ; -3.332 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[16] ; inclk0     ; -2.992 ; -3.373 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[17] ; inclk0     ; -3.057 ; -3.392 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[18] ; inclk0     ; -3.416 ; -3.730 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[19] ; inclk0     ; -1.568 ; -1.712 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[20] ; inclk0     ; -2.950 ; -3.324 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[21] ; inclk0     ; -3.331 ; -3.688 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[22] ; inclk0     ; -2.902 ; -3.217 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[23] ; inclk0     ; -3.059 ; -3.430 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; load      ; inclk0     ; -3.415 ; -3.775 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; CERO      ; inclk0     ; 1.180 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; Y         ; inclk0     ; 5.007 ; 4.930 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CERO      ; inclk0     ;       ; 1.111 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; Y         ; inclk0     ;       ; 4.308 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; UNO       ; inclk0     ; 2.557 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; Y         ; inclk0     ; 4.667 ; 4.310 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; UNO       ; inclk0     ;       ; 2.397 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; Y         ; inclk0     ;       ; 4.560 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; CERO      ; inclk0     ; 0.862 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; Y         ; inclk0     ; 4.037 ; 4.442 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CERO      ; inclk0     ;       ; 0.793 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; Y         ; inclk0     ;       ; 3.892 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; UNO       ; inclk0     ; 2.188 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; Y         ; inclk0     ; 3.920 ; 3.885 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; UNO       ; inclk0     ;       ; 2.031 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; Y         ; inclk0     ;       ; 4.098 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                          ;
+--------------------------------------------------+----------+---------------+
; Clock                                            ; Slack    ; End Point TNS ;
+--------------------------------------------------+----------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 449.463  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 1248.684 ; 0.000         ;
+--------------------------------------------------+----------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+--------------------------------------------------+---------+---------------+
; Clock                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------+---------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.186   ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 800.185 ; 0.000         ;
+--------------------------------------------------+---------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+--------------------------------------------------+---------+---------------+
; Clock                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------+---------+---------------+
; inclk0                                           ; 9.625   ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 399.755 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 449.798 ; 0.000         ;
+--------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                       ;
+---------+-------------------------------------------------------------------+---------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                         ; To Node ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------+---------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 449.463 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23] ; inst7   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 450.000      ; -0.083     ; 0.441      ;
+---------+-------------------------------------------------------------------+---------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                  ;
+----------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                                                         ; To Node                                                           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1248.684 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.049     ; 1.254      ;
; 1248.711 ; pulso_24:inst4|count[1]                                           ; pulso_24:inst4|count[1]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.037     ; 1.239      ;
; 1248.711 ; pulso_24:inst4|count[1]                                           ; pulso_24:inst4|count[2]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.037     ; 1.239      ;
; 1248.711 ; pulso_24:inst4|count[1]                                           ; pulso_24:inst4|count[4]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.037     ; 1.239      ;
; 1248.711 ; pulso_24:inst4|count[1]                                           ; pulso_24:inst4|count[3]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.037     ; 1.239      ;
; 1248.711 ; pulso_24:inst4|count[1]                                           ; pulso_24:inst4|count[0]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.037     ; 1.239      ;
; 1248.786 ; pulso_24:inst4|count[0]                                           ; pulso_24:inst4|count[1]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.037     ; 1.164      ;
; 1248.786 ; pulso_24:inst4|count[0]                                           ; pulso_24:inst4|count[2]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.037     ; 1.164      ;
; 1248.786 ; pulso_24:inst4|count[0]                                           ; pulso_24:inst4|count[4]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.037     ; 1.164      ;
; 1248.786 ; pulso_24:inst4|count[0]                                           ; pulso_24:inst4|count[3]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.037     ; 1.164      ;
; 1248.786 ; pulso_24:inst4|count[0]                                           ; pulso_24:inst4|count[0]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.037     ; 1.164      ;
; 1248.896 ; pulso_24:inst4|count[2]                                           ; pulso_24:inst4|count[1]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.037     ; 1.054      ;
; 1248.896 ; pulso_24:inst4|count[2]                                           ; pulso_24:inst4|count[2]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.037     ; 1.054      ;
; 1248.896 ; pulso_24:inst4|count[2]                                           ; pulso_24:inst4|count[4]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.037     ; 1.054      ;
; 1248.896 ; pulso_24:inst4|count[2]                                           ; pulso_24:inst4|count[3]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.037     ; 1.054      ;
; 1248.896 ; pulso_24:inst4|count[2]                                           ; pulso_24:inst4|count[0]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.037     ; 1.054      ;
; 1248.946 ; pulso_24:inst4|activo                                             ; pulso_24:inst4|count[1]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.037     ; 1.004      ;
; 1248.946 ; pulso_24:inst4|activo                                             ; pulso_24:inst4|count[2]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.037     ; 1.004      ;
; 1248.946 ; pulso_24:inst4|activo                                             ; pulso_24:inst4|count[4]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.037     ; 1.004      ;
; 1248.946 ; pulso_24:inst4|activo                                             ; pulso_24:inst4|count[3]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.037     ; 1.004      ;
; 1248.946 ; pulso_24:inst4|activo                                             ; pulso_24:inst4|count[0]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.037     ; 1.004      ;
; 1248.948 ; pulso_24:inst4|count[3]                                           ; pulso_24:inst4|count[1]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.037     ; 1.002      ;
; 1248.948 ; pulso_24:inst4|count[3]                                           ; pulso_24:inst4|count[2]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.037     ; 1.002      ;
; 1248.948 ; pulso_24:inst4|count[3]                                           ; pulso_24:inst4|count[4]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.037     ; 1.002      ;
; 1248.948 ; pulso_24:inst4|count[3]                                           ; pulso_24:inst4|count[3]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.037     ; 1.002      ;
; 1248.948 ; pulso_24:inst4|count[3]                                           ; pulso_24:inst4|count[0]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.037     ; 1.002      ;
; 1249.049 ; pulso_24:inst4|count[4]                                           ; pulso_24:inst4|count[1]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.037     ; 0.901      ;
; 1249.049 ; pulso_24:inst4|count[4]                                           ; pulso_24:inst4|count[2]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.037     ; 0.901      ;
; 1249.049 ; pulso_24:inst4|count[4]                                           ; pulso_24:inst4|count[4]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.037     ; 0.901      ;
; 1249.049 ; pulso_24:inst4|count[4]                                           ; pulso_24:inst4|count[3]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.037     ; 0.901      ;
; 1249.049 ; pulso_24:inst4|count[4]                                           ; pulso_24:inst4|count[0]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.037     ; 0.901      ;
; 1249.174 ; pulso_24:inst4|count[1]                                           ; pulso_24:inst4|activo                                             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.037     ; 0.776      ;
; 1249.249 ; pulso_24:inst4|count[0]                                           ; pulso_24:inst4|activo                                             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.037     ; 0.701      ;
; 1249.359 ; pulso_24:inst4|count[2]                                           ; pulso_24:inst4|activo                                             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.037     ; 0.591      ;
; 1249.403 ; pulso_24:inst4|count[4]                                           ; pulso_24:inst4|activo                                             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.037     ; 0.547      ;
; 1249.408 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.038     ; 0.541      ;
; 1249.408 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.038     ; 0.541      ;
; 1249.408 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.038     ; 0.541      ;
; 1249.409 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.038     ; 0.540      ;
; 1249.409 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.038     ; 0.540      ;
; 1249.409 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.038     ; 0.540      ;
; 1249.410 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.038     ; 0.539      ;
; 1249.411 ; pulso_24:inst4|count[3]                                           ; pulso_24:inst4|activo                                             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.037     ; 0.539      ;
; 1249.417 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.038     ; 0.532      ;
; 1249.420 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.038     ; 0.529      ;
; 1249.501 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.038     ; 0.448      ;
; 1249.502 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.038     ; 0.447      ;
; 1249.503 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.038     ; 0.446      ;
; 1249.503 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.038     ; 0.446      ;
; 1249.503 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.038     ; 0.446      ;
; 1249.574 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.038     ; 0.375      ;
; 1249.576 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.038     ; 0.373      ;
; 1249.576 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.038     ; 0.373      ;
; 1249.576 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.038     ; 0.373      ;
; 1249.577 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.038     ; 0.372      ;
; 1249.577 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.038     ; 0.372      ;
; 1249.577 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.038     ; 0.372      ;
; 1249.578 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.038     ; 0.371      ;
; 1249.591 ; pulso_24:inst4|activo                                             ; pulso_24:inst4|activo                                             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1250.000     ; -0.037     ; 0.359      ;
+----------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.186 ; pulso_24:inst4|activo                                             ; pulso_24:inst4|activo                                             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.191 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.313      ;
; 0.192 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.193 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.315      ;
; 0.194 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.316      ;
; 0.253 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.375      ;
; 0.254 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.376      ;
; 0.254 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.376      ;
; 0.254 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.376      ;
; 0.255 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.377      ;
; 0.296 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.418      ;
; 0.297 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.419      ;
; 0.298 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.420      ;
; 0.301 ; pulso_24:inst4|count[3]                                           ; pulso_24:inst4|count[3]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.422      ;
; 0.303 ; pulso_24:inst4|count[2]                                           ; pulso_24:inst4|count[2]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.425      ;
; 0.305 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.427      ;
; 0.307 ; pulso_24:inst4|count[4]                                           ; pulso_24:inst4|count[4]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.428      ;
; 0.309 ; pulso_24:inst4|count[1]                                           ; pulso_24:inst4|count[1]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.430      ;
; 0.314 ; pulso_24:inst4|count[0]                                           ; pulso_24:inst4|count[0]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.435      ;
; 0.319 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10] ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.441      ;
; 0.324 ; pulso_24:inst4|activo                                             ; pulso_24:inst4|count[1]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.445      ;
; 0.324 ; pulso_24:inst4|activo                                             ; pulso_24:inst4|count[2]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.445      ;
; 0.324 ; pulso_24:inst4|activo                                             ; pulso_24:inst4|count[4]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.445      ;
; 0.324 ; pulso_24:inst4|activo                                             ; pulso_24:inst4|count[3]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.445      ;
; 0.324 ; pulso_24:inst4|activo                                             ; pulso_24:inst4|count[0]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.445      ;
; 0.341 ; pulso_24:inst4|count[4]                                           ; pulso_24:inst4|activo                                             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.462      ;
; 0.373 ; pulso_24:inst4|count[3]                                           ; pulso_24:inst4|activo                                             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.494      ;
; 0.431 ; pulso_24:inst4|count[2]                                           ; pulso_24:inst4|activo                                             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.552      ;
; 0.450 ; pulso_24:inst4|count[3]                                           ; pulso_24:inst4|count[4]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.571      ;
; 0.458 ; pulso_24:inst4|count[1]                                           ; pulso_24:inst4|count[2]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.579      ;
; 0.461 ; pulso_24:inst4|count[2]                                           ; pulso_24:inst4|count[3]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.582      ;
; 0.461 ; pulso_24:inst4|count[0]                                           ; pulso_24:inst4|count[1]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.582      ;
; 0.464 ; pulso_24:inst4|count[2]                                           ; pulso_24:inst4|count[4]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; pulso_24:inst4|count[0]                                           ; pulso_24:inst4|count[2]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.585      ;
; 0.520 ; pulso_24:inst4|count[0]                                           ; pulso_24:inst4|activo                                             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.641      ;
; 0.521 ; pulso_24:inst4|count[1]                                           ; pulso_24:inst4|count[3]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.642      ;
; 0.524 ; pulso_24:inst4|count[1]                                           ; pulso_24:inst4|count[4]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.645      ;
; 0.527 ; pulso_24:inst4|count[0]                                           ; pulso_24:inst4|count[3]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.648      ;
; 0.530 ; pulso_24:inst4|count[0]                                           ; pulso_24:inst4|count[4]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.651      ;
; 0.594 ; pulso_24:inst4|count[1]                                           ; pulso_24:inst4|activo                                             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.715      ;
; 0.778 ; pulso_24:inst4|count[4]                                           ; pulso_24:inst4|count[1]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.899      ;
; 0.778 ; pulso_24:inst4|count[4]                                           ; pulso_24:inst4|count[2]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.899      ;
; 0.778 ; pulso_24:inst4|count[4]                                           ; pulso_24:inst4|count[3]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.899      ;
; 0.778 ; pulso_24:inst4|count[4]                                           ; pulso_24:inst4|count[0]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.899      ;
; 0.883 ; pulso_24:inst4|count[3]                                           ; pulso_24:inst4|count[1]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.004      ;
; 0.883 ; pulso_24:inst4|count[3]                                           ; pulso_24:inst4|count[2]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.004      ;
; 0.883 ; pulso_24:inst4|count[3]                                           ; pulso_24:inst4|count[0]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.004      ;
; 0.941 ; pulso_24:inst4|count[2]                                           ; pulso_24:inst4|count[1]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.062      ;
; 0.941 ; pulso_24:inst4|count[2]                                           ; pulso_24:inst4|count[0]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.062      ;
; 0.946 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]  ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.071      ;
; 1.104 ; pulso_24:inst4|count[1]                                           ; pulso_24:inst4|count[0]                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.225      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                        ;
+---------+-------------------------------------------------------------------+---------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                         ; To Node ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------+---------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 800.185 ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23] ; inst7   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; -800.000     ; 0.103      ; 0.392      ;
+---------+-------------------------------------------------------------------+---------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inclk0'                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------+
; 9.625  ; 9.625        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~input|o                                             ;
; 9.631  ; 9.631        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.636  ; 9.636        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.636  ; 9.636        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.636  ; 9.636        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~input|i                                             ;
; 10.362 ; 10.362       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.362 ; 10.362       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.362 ; 10.362       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.369 ; 10.369       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.375 ; 10.375       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~input|o                                             ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; inclk0 ; Rise       ; inclk0                                                     ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                         ;
+----------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                 ;
+----------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; 399.755  ; 399.971      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7                                                                  ;
; 399.977  ; 399.977      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|clk                                                              ;
; 399.990  ; 399.990      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 399.990  ; 399.990      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 849.843  ; 850.027      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7                                                                  ;
; 850.010  ; 850.010      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 850.010  ; 850.010      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 850.023  ; 850.023      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|clk                                                              ;
; 1248.000 ; 1250.000     ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7                                                                  ;
+----------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                        ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                 ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; 449.798 ; 450.014      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]       ;
; 449.798 ; 450.014      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]       ;
; 449.798 ; 450.014      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]       ;
; 449.798 ; 450.014      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]       ;
; 449.798 ; 450.014      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]       ;
; 449.798 ; 450.014      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]       ;
; 449.798 ; 450.014      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]       ;
; 449.798 ; 450.014      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]       ;
; 449.798 ; 450.014      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]       ;
; 449.801 ; 450.017      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]      ;
; 449.801 ; 450.017      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]      ;
; 449.801 ; 450.017      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]      ;
; 449.801 ; 450.017      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]      ;
; 449.801 ; 450.017      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]      ;
; 449.801 ; 450.017      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15]      ;
; 449.801 ; 450.017      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]      ;
; 449.801 ; 450.017      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]      ;
; 449.801 ; 450.017      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]      ;
; 449.801 ; 450.017      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]      ;
; 449.801 ; 450.017      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]      ;
; 449.801 ; 450.017      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]      ;
; 449.801 ; 450.017      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]      ;
; 449.801 ; 450.017      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]      ;
; 449.801 ; 450.017      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]       ;
; 449.844 ; 450.028      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pulso_24:inst4|activo                                                  ;
; 449.844 ; 450.028      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pulso_24:inst4|count[0]                                                ;
; 449.844 ; 450.028      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pulso_24:inst4|count[1]                                                ;
; 449.844 ; 450.028      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pulso_24:inst4|count[2]                                                ;
; 449.844 ; 450.028      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pulso_24:inst4|count[3]                                                ;
; 449.844 ; 450.028      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pulso_24:inst4|count[4]                                                ;
; 450.010 ; 450.010      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 450.010 ; 450.010      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 450.020 ; 450.020      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[0]|clk                              ;
; 450.020 ; 450.020      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[1]|clk                              ;
; 450.020 ; 450.020      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[2]|clk                              ;
; 450.020 ; 450.020      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[3]|clk                              ;
; 450.020 ; 450.020      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[4]|clk                              ;
; 450.020 ; 450.020      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[5]|clk                              ;
; 450.020 ; 450.020      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[6]|clk                              ;
; 450.020 ; 450.020      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[7]|clk                              ;
; 450.020 ; 450.020      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[8]|clk                              ;
; 450.023 ; 450.023      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[10]|clk                             ;
; 450.023 ; 450.023      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[11]|clk                             ;
; 450.023 ; 450.023      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[12]|clk                             ;
; 450.023 ; 450.023      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[13]|clk                             ;
; 450.023 ; 450.023      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[14]|clk                             ;
; 450.023 ; 450.023      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[15]|clk                             ;
; 450.023 ; 450.023      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[16]|clk                             ;
; 450.023 ; 450.023      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[17]|clk                             ;
; 450.023 ; 450.023      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[18]|clk                             ;
; 450.023 ; 450.023      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[19]|clk                             ;
; 450.023 ; 450.023      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[20]|clk                             ;
; 450.023 ; 450.023      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[21]|clk                             ;
; 450.023 ; 450.023      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[22]|clk                             ;
; 450.023 ; 450.023      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[23]|clk                             ;
; 450.023 ; 450.023      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[9]|clk                              ;
; 450.023 ; 450.023      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst4|activo|clk                                                       ;
; 450.023 ; 450.023      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst4|count[0]|clk                                                     ;
; 450.023 ; 450.023      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst4|count[1]|clk                                                     ;
; 450.023 ; 450.023      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst4|count[2]|clk                                                     ;
; 450.023 ; 450.023      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst4|count[3]|clk                                                     ;
; 450.023 ; 450.023      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst4|count[4]|clk                                                     ;
; 799.755 ; 799.971      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pulso_24:inst4|activo                                                  ;
; 799.755 ; 799.971      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pulso_24:inst4|count[0]                                                ;
; 799.755 ; 799.971      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pulso_24:inst4|count[1]                                                ;
; 799.755 ; 799.971      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pulso_24:inst4|count[2]                                                ;
; 799.755 ; 799.971      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pulso_24:inst4|count[3]                                                ;
; 799.755 ; 799.971      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pulso_24:inst4|count[4]                                                ;
; 799.798 ; 799.982      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]      ;
; 799.798 ; 799.982      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]      ;
; 799.798 ; 799.982      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]      ;
; 799.798 ; 799.982      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]      ;
; 799.798 ; 799.982      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]      ;
; 799.798 ; 799.982      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15]      ;
; 799.798 ; 799.982      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]      ;
; 799.798 ; 799.982      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]      ;
; 799.798 ; 799.982      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]      ;
; 799.798 ; 799.982      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]      ;
; 799.798 ; 799.982      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]      ;
; 799.798 ; 799.982      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]      ;
; 799.798 ; 799.982      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]      ;
; 799.798 ; 799.982      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]      ;
; 799.798 ; 799.982      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]       ;
; 799.800 ; 799.984      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]       ;
; 799.800 ; 799.984      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]       ;
; 799.800 ; 799.984      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]       ;
; 799.800 ; 799.984      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]       ;
; 799.800 ; 799.984      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]       ;
; 799.800 ; 799.984      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]       ;
; 799.800 ; 799.984      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]       ;
; 799.800 ; 799.984      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]       ;
; 799.800 ; 799.984      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; lpm_shiftreg0:inst13|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]       ;
; 799.976 ; 799.976      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst4|activo|clk                                                       ;
; 799.976 ; 799.976      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst4|count[0]|clk                                                     ;
; 799.976 ; 799.976      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst4|count[1]|clk                                                     ;
; 799.976 ; 799.976      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst4|count[2]|clk                                                     ;
; 799.976 ; 799.976      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst4|count[3]|clk                                                     ;
; 799.976 ; 799.976      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst4|count[4]|clk                                                     ;
; 799.977 ; 799.977      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[10]|clk                             ;
; 799.977 ; 799.977      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst13|LPM_SHIFTREG_component|dffs[11]|clk                             ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; load      ; inclk0     ; 3.247 ; 3.891 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; data[*]   ; inclk0     ; 2.690 ; 3.349 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[0]  ; inclk0     ; 2.304 ; 2.883 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[1]  ; inclk0     ; 2.222 ; 2.789 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[2]  ; inclk0     ; 2.215 ; 2.782 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[3]  ; inclk0     ; 2.231 ; 2.802 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[4]  ; inclk0     ; 2.231 ; 2.803 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[5]  ; inclk0     ; 2.294 ; 2.875 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[6]  ; inclk0     ; 2.441 ; 3.025 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[7]  ; inclk0     ; 2.220 ; 2.791 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[8]  ; inclk0     ; 2.361 ; 2.954 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[9]  ; inclk0     ; 2.551 ; 3.167 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[10] ; inclk0     ; 2.321 ; 2.895 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[11] ; inclk0     ; 2.420 ; 3.018 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[12] ; inclk0     ; 2.690 ; 3.349 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[13] ; inclk0     ; 2.543 ; 3.175 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[14] ; inclk0     ; 2.660 ; 3.300 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[15] ; inclk0     ; 2.426 ; 3.006 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[16] ; inclk0     ; 2.434 ; 3.048 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[17] ; inclk0     ; 2.451 ; 3.050 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[18] ; inclk0     ; 2.683 ; 3.312 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[19] ; inclk0     ; 1.487 ; 1.789 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[20] ; inclk0     ; 2.393 ; 3.014 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[21] ; inclk0     ; 2.673 ; 3.301 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[22] ; inclk0     ; 2.345 ; 2.928 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[23] ; inclk0     ; 2.491 ; 3.110 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; load      ; inclk0     ; 2.968 ; 3.660 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                               ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; load      ; inclk0     ; -2.408 ; -3.030 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; data[*]   ; inclk0     ; -1.171 ; -1.467 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[0]  ; inclk0     ; -1.979 ; -2.544 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[1]  ; inclk0     ; -1.901 ; -2.453 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[2]  ; inclk0     ; -1.894 ; -2.447 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[3]  ; inclk0     ; -1.910 ; -2.466 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[4]  ; inclk0     ; -1.910 ; -2.467 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[5]  ; inclk0     ; -1.971 ; -2.536 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[6]  ; inclk0     ; -2.083 ; -2.646 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[7]  ; inclk0     ; -1.899 ; -2.455 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[8]  ; inclk0     ; -2.009 ; -2.576 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[9]  ; inclk0     ; -2.218 ; -2.817 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[10] ; inclk0     ; -1.996 ; -2.555 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[11] ; inclk0     ; -2.092 ; -2.673 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[12] ; inclk0     ; -2.351 ; -2.992 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[13] ; inclk0     ; -2.181 ; -2.794 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[14] ; inclk0     ; -2.314 ; -2.929 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[15] ; inclk0     ; -2.099 ; -2.662 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[16] ; inclk0     ; -2.104 ; -2.702 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[17] ; inclk0     ; -2.123 ; -2.704 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[18] ; inclk0     ; -2.344 ; -2.956 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[19] ; inclk0     ; -1.171 ; -1.467 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[20] ; inclk0     ; -2.065 ; -2.670 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[21] ; inclk0     ; -2.327 ; -2.931 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[22] ; inclk0     ; -2.020 ; -2.587 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[23] ; inclk0     ; -2.153 ; -2.742 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; load      ; inclk0     ; -2.339 ; -2.980 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; CERO      ; inclk0     ; 0.663 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; Y         ; inclk0     ; 3.205 ; 3.250 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CERO      ; inclk0     ;       ; 0.634 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; Y         ; inclk0     ;       ; 2.885 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; UNO       ; inclk0     ; 1.551 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; Y         ; inclk0     ; 2.988 ; 2.856 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; UNO       ; inclk0     ;       ; 1.537 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; Y         ; inclk0     ;       ; 3.042 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; CERO      ; inclk0     ; 0.510 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; Y         ; inclk0     ; 2.638 ; 2.990 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CERO      ; inclk0     ;       ; 0.481 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; Y         ; inclk0     ;       ; 2.667 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; UNO       ; inclk0     ; 1.365 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; Y         ; inclk0     ; 2.590 ; 2.632 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; UNO       ; inclk0     ;       ; 1.351 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; Y         ; inclk0     ;       ; 2.798 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+---------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                             ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                  ; 449.053  ; 0.186   ; N/A      ; N/A     ; 9.625               ;
;  inclk0                                           ; N/A      ; N/A     ; N/A      ; N/A     ; 9.625               ;
;  inst|altpll_component|auto_generated|pll1|clk[0] ; 449.053  ; 800.185 ; N/A      ; N/A     ; 399.714             ;
;  inst|altpll_component|auto_generated|pll1|clk[1] ; 1247.660 ; 0.186   ; N/A      ; N/A     ; 449.798             ;
; Design-wide TNS                                   ; 0.0      ; 0.0     ; 0.0      ; 0.0     ; 0.0                 ;
;  inclk0                                           ; N/A      ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000    ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000    ; 0.000   ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+----------+---------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; load      ; inclk0     ; 5.605 ; 6.074 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; data[*]   ; inclk0     ; 4.578 ; 5.081 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[0]  ; inclk0     ; 3.911 ; 4.348 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[1]  ; inclk0     ; 3.759 ; 4.199 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[2]  ; inclk0     ; 3.748 ; 4.188 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[3]  ; inclk0     ; 3.777 ; 4.220 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[4]  ; inclk0     ; 3.779 ; 4.223 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[5]  ; inclk0     ; 3.895 ; 4.360 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[6]  ; inclk0     ; 4.145 ; 4.597 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[7]  ; inclk0     ; 3.769 ; 4.203 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[8]  ; inclk0     ; 4.038 ; 4.499 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[9]  ; inclk0     ; 4.341 ; 4.814 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[10] ; inclk0     ; 3.945 ; 4.378 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[11] ; inclk0     ; 4.131 ; 4.589 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[12] ; inclk0     ; 4.536 ; 5.081 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[13] ; inclk0     ; 4.302 ; 4.817 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[14] ; inclk0     ; 4.516 ; 5.018 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[15] ; inclk0     ; 4.123 ; 4.561 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[16] ; inclk0     ; 4.120 ; 4.614 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[17] ; inclk0     ; 4.176 ; 4.631 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[18] ; inclk0     ; 4.578 ; 5.023 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[19] ; inclk0     ; 2.407 ; 2.547 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[20] ; inclk0     ; 4.073 ; 4.561 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[21] ; inclk0     ; 4.509 ; 5.006 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[22] ; inclk0     ; 3.997 ; 4.433 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[23] ; inclk0     ; 4.214 ; 4.710 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; load      ; inclk0     ; 5.076 ; 5.635 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                               ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; load      ; inclk0     ; -2.408 ; -3.030 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; data[*]   ; inclk0     ; -1.171 ; -1.467 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[0]  ; inclk0     ; -1.979 ; -2.544 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[1]  ; inclk0     ; -1.901 ; -2.453 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[2]  ; inclk0     ; -1.894 ; -2.447 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[3]  ; inclk0     ; -1.910 ; -2.466 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[4]  ; inclk0     ; -1.910 ; -2.467 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[5]  ; inclk0     ; -1.971 ; -2.536 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[6]  ; inclk0     ; -2.083 ; -2.646 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[7]  ; inclk0     ; -1.899 ; -2.455 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[8]  ; inclk0     ; -2.009 ; -2.576 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[9]  ; inclk0     ; -2.218 ; -2.817 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[10] ; inclk0     ; -1.996 ; -2.555 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[11] ; inclk0     ; -2.092 ; -2.673 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[12] ; inclk0     ; -2.351 ; -2.992 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[13] ; inclk0     ; -2.181 ; -2.794 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[14] ; inclk0     ; -2.314 ; -2.929 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[15] ; inclk0     ; -2.099 ; -2.662 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[16] ; inclk0     ; -2.104 ; -2.702 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[17] ; inclk0     ; -2.123 ; -2.704 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[18] ; inclk0     ; -2.344 ; -2.956 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[19] ; inclk0     ; -1.171 ; -1.467 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[20] ; inclk0     ; -2.065 ; -2.670 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[21] ; inclk0     ; -2.327 ; -2.931 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[22] ; inclk0     ; -2.020 ; -2.587 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
;  data[23] ; inclk0     ; -2.153 ; -2.742 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; load      ; inclk0     ; -2.339 ; -2.980 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; CERO      ; inclk0     ; 1.323 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; Y         ; inclk0     ; 5.602 ; 5.560 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CERO      ; inclk0     ;       ; 1.228 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; Y         ; inclk0     ;       ; 4.875 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; UNO       ; inclk0     ; 2.846 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; Y         ; inclk0     ; 5.219 ; 4.865 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; UNO       ; inclk0     ;       ; 2.701 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; Y         ; inclk0     ;       ; 5.159 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; CERO      ; inclk0     ; 0.510 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; Y         ; inclk0     ; 2.638 ; 2.990 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CERO      ; inclk0     ;       ; 0.481 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; Y         ; inclk0     ;       ; 2.667 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; UNO       ; inclk0     ; 1.365 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; Y         ; inclk0     ; 2.590 ; 2.632 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; UNO       ; inclk0     ;       ; 1.351 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; Y         ; inclk0     ;       ; 2.798 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; locked        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Y             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CERO          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UNO           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; areset         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inclk0         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; load           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[23]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[22]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[21]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[20]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[19]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[18]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[17]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[16]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[15]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[14]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[13]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[12]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[11]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[10]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[9]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[8]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[7]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[6]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[5]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[4]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO~  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+----------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; locked        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; Y             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.34 V              ; -0.00633 V          ; 0.232 V                              ; 0.083 V                              ; 1.94e-09 s                  ; 1.83e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.34 V             ; -0.00633 V         ; 0.232 V                             ; 0.083 V                             ; 1.94e-09 s                 ; 1.83e-09 s                 ; No                        ; Yes                       ;
; CERO          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; UNO           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.76e-09 V                   ; 2.4 V               ; -0.034 V            ; 0.102 V                              ; 0.065 V                              ; 2.49e-10 s                  ; 3.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.76e-09 V                  ; 2.4 V              ; -0.034 V           ; 0.102 V                             ; 0.065 V                             ; 2.49e-10 s                 ; 3.49e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.94e-09 V                   ; 2.39 V              ; -0.0344 V           ; 0.156 V                              ; 0.089 V                              ; 2.68e-10 s                  ; 2.6e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.94e-09 V                  ; 2.39 V             ; -0.0344 V          ; 0.156 V                             ; 0.089 V                             ; 2.68e-10 s                 ; 2.6e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; locked        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; Y             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.33 V              ; -0.00252 V          ; 0.203 V                              ; 0.046 V                              ; 2.34e-09 s                  ; 2.24e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.33 V             ; -0.00252 V         ; 0.203 V                             ; 0.046 V                             ; 2.34e-09 s                 ; 2.24e-09 s                 ; Yes                       ; Yes                       ;
; CERO          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; UNO           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.93e-07 V                   ; 2.37 V              ; -0.0278 V           ; 0.106 V                              ; 0.115 V                              ; 2.69e-10 s                  ; 4.05e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.93e-07 V                  ; 2.37 V             ; -0.0278 V          ; 0.106 V                             ; 0.115 V                             ; 2.69e-10 s                 ; 4.05e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.76e-07 V                   ; 2.36 V              ; -0.00439 V          ; 0.088 V                              ; 0.007 V                              ; 4.05e-10 s                  ; 3.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.76e-07 V                  ; 2.36 V             ; -0.00439 V         ; 0.088 V                             ; 0.007 V                             ; 4.05e-10 s                 ; 3.35e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; locked        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; Y             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.65 V              ; -0.0109 V           ; 0.234 V                              ; 0.125 V                              ; 1.64e-09 s                  ; 1.59e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.65 V             ; -0.0109 V          ; 0.234 V                             ; 0.125 V                             ; 1.64e-09 s                 ; 1.59e-09 s                 ; No                        ; Yes                       ;
; CERO          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; UNO           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.06e-08 V                   ; 2.86 V              ; -0.0341 V           ; 0.364 V                              ; 0.046 V                              ; 1.17e-10 s                  ; 2.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 3.06e-08 V                  ; 2.86 V             ; -0.0341 V          ; 0.364 V                             ; 0.046 V                             ; 1.17e-10 s                 ; 2.6e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.81e-08 V                   ; 2.72 V              ; -0.0542 V           ; 0.144 V                              ; 0.087 V                              ; 2.55e-10 s                  ; 2.14e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.81e-08 V                  ; 2.72 V             ; -0.0542 V          ; 0.144 V                             ; 0.087 V                             ; 2.55e-10 s                 ; 2.14e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 1        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 56       ; 0        ; 0        ; 23       ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 1        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 56       ; 0        ; 0        ; 23       ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 25    ; 25   ;
; Unconstrained Input Port Paths  ; 54    ; 54   ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 6     ; 6    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Nov 09 13:35:29 2025
Info: Command: quartus_sta prubaleds -c prubaleds
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'prubaleds.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name inclk0 inclk0
    Info (332110): create_generated_clock -source {inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 125 -multiply_by 2 -duty_cycle 32.00 -name {inst|altpll_component|auto_generated|pll1|clk[0]} {inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 125 -multiply_by 2 -duty_cycle 64.00 -name {inst|altpll_component|auto_generated|pll1|clk[1]} {inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 449.053
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   449.053         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):  1247.660         0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.356
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.356         0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):   800.372         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.826
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.826         0.000 inclk0 
    Info (332119):   399.714         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   449.829         0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 449.153
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   449.153         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):  1247.886         0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.310
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.310         0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):   800.332         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.844
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.844         0.000 inclk0 
    Info (332119):   399.720         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   449.833         0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 449.463
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   449.463         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):  1248.684         0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.186         0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):   800.185         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.625
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.625         0.000 inclk0 
    Info (332119):   399.755         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   449.798         0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4638 megabytes
    Info: Processing ended: Sun Nov 09 13:35:33 2025
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


