# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-Wall -Wno-fatal --binary --timing --Mdir sim/verilator +incdir+tb +incdir+model +incdir+ips/pkgs +incdir+ips/prim_opentitan+incdir+ips/tlul --trace tb/spi_host_tb.sv"
S  15982304   451879  1746729923   240081684  1746729923   240081684 "/usr/local/bin/verilator_bin"
S      6525   451991  1746729923   380079389  1746729923   380079389 "/usr/local/share/verilator/include/verilated_std.sv"
S      2787   451973  1746729923   380079389  1746729923   380079389 "/usr/local/share/verilator/include/verilated_std_waiver.vlt"
S      9967  1114528  1747252413   450503501  1747252413   450503501 "ips/pkgs/prim_assert.sv"
S      1102  1114529  1747252413   450503501  1747252413   450503501 "ips/pkgs/prim_assert_dummy_macros.svh"
S      5184  1114530  1747252413   450503501  1747252413   450503501 "ips/pkgs/prim_assert_sec_cm.svh"
S      3576  1114533  1747252413   450503501  1747252413   450503501 "ips/pkgs/prim_flop_macros.sv"
S     38112  1114534  1747252413   450503501  1747252413   450503501 "ips/pkgs/prim_mubi_pkg.sv"
S     72381  1114535  1747252413   450503501  1747252413   450503501 "ips/pkgs/prim_secded_pkg.sv"
S      3502  1114537  1747252413   450503501  1747252413   450503501 "ips/pkgs/prim_util_pkg.sv"
S      7496  1114538  1747252413   450503501  1747252413   450503501 "ips/pkgs/tlul_pkg.sv"
S       805  1114539  1747252413   450503501  1747252413   450503501 "ips/pkgs/top_pkg.sv"
S    530824  1042975  1747767547    89703541  1747767547    89703541 "rtl/spi_host.v"
S      2918  1042999  1747767544   531369121  1747767544   531369121 "rtl/spi_host_reg_pkg.sv"
T     15246  1052071  1747767548   757281845  1747767548   757281845 "sim/verilator/Vspi_host_tb.cpp"
T     10310  1052070  1747767548   757281845  1747767548   757281845 "sim/verilator/Vspi_host_tb.h"
T      1911  1052118  1747767548   809069991  1747767548   809069991 "sim/verilator/Vspi_host_tb.mk"
T      1759  1052067  1747767548   757281845  1747767548   757281845 "sim/verilator/Vspi_host_tb__ConstPool_0.cpp"
T       693  1052065  1747767548   757281845  1747767548   757281845 "sim/verilator/Vspi_host_tb__Dpi.cpp"
T       536  1052064  1747767548   757281845  1747767548   757281845 "sim/verilator/Vspi_host_tb__Dpi.h"
T      6517  1051897  1747767548   757281845  1747767548   757281845 "sim/verilator/Vspi_host_tb__Syms.cpp"
T      3095  1052062  1747767548   757281845  1747767548   757281845 "sim/verilator/Vspi_host_tb__Syms.h"
T       314  1052114  1747767548   809069991  1747767548   809069991 "sim/verilator/Vspi_host_tb__TraceDecls__0__Slow.cpp"
T    481593  1052115  1747767548   809069991  1747767548   809069991 "sim/verilator/Vspi_host_tb__Trace__0.cpp"
T   1025077  1052113  1747767548   809069991  1747767548   809069991 "sim/verilator/Vspi_host_tb__Trace__0__Slow.cpp"
T     69734  1052077  1747767548   757281845  1747767548   757281845 "sim/verilator/Vspi_host_tb___024root.h"
T    431400  1052091  1747767548   777997103  1747767548   777997103 "sim/verilator/Vspi_host_tb___024root__DepSet_h5ceb7a50__0.cpp"
T    389708  1052088  1747767548   767639473  1747767548   767639473 "sim/verilator/Vspi_host_tb___024root__DepSet_h5ceb7a50__0__Slow.cpp"
T    582580  1052089  1747767548   777997103  1747767548   777997103 "sim/verilator/Vspi_host_tb___024root__DepSet_h87d1c6d7__0.cpp"
T    205367  1052087  1747767548   757281845  1747767548   757281845 "sim/verilator/Vspi_host_tb___024root__DepSet_h87d1c6d7__0__Slow.cpp"
T       766  1052086  1747767548   757281845  1747767548   757281845 "sim/verilator/Vspi_host_tb___024root__Slow.cpp"
T       737  1052081  1747767548   757281845  1747767548   757281845 "sim/verilator/Vspi_host_tb___024unit.h"
T      1983  1052085  1747767548   757281845  1747767548   757281845 "sim/verilator/Vspi_host_tb___024unit__03a__03atlul_utils__Vclpkg.h"
T      1036  1052112  1747767548   788354733  1747767548   788354733 "sim/verilator/Vspi_host_tb___024unit__03a__03atlul_utils__Vclpkg__DepSet_h80b24568__0.cpp"
T       629  1052110  1747767548   788354733  1747767548   788354733 "sim/verilator/Vspi_host_tb___024unit__03a__03atlul_utils__Vclpkg__DepSet_h80b24568__0__Slow.cpp"
T     21734  1052111  1747767548   788354733  1747767548   788354733 "sim/verilator/Vspi_host_tb___024unit__03a__03atlul_utils__Vclpkg__DepSet_he398f9ef__0.cpp"
T       976  1052109  1747767548   788354733  1747767548   788354733 "sim/verilator/Vspi_host_tb___024unit__03a__03atlul_utils__Vclpkg__Slow.cpp"
T       523  1052099  1747767548   788354733  1747767548   788354733 "sim/verilator/Vspi_host_tb___024unit__DepSet_hff98b17e__0__Slow.cpp"
T       724  1052098  1747767548   788354733  1747767548   788354733 "sim/verilator/Vspi_host_tb___024unit__Slow.cpp"
T      1102  1052116  1747767548   809069991  1747767548   809069991 "sim/verilator/Vspi_host_tb__main.cpp"
T       813  1052072  1747767548   757281845  1747767548   757281845 "sim/verilator/Vspi_host_tb__pch.h"
T      3169  1052119  1747767548   809069991  1747767548   809069991 "sim/verilator/Vspi_host_tb__ver.d"
T         0        0  1747767548   809069991  1747767548   809069991 "sim/verilator/Vspi_host_tb__verFiles.dat"
T      3151  1052117  1747767548   809069991  1747767548   809069991 "sim/verilator/Vspi_host_tb_classes.mk"
T       918  1052082  1747767548   757281845  1747767548   757281845 "sim/verilator/Vspi_host_tb_spi_host_reg_pkg.h"
T       551  1052101  1747767548   788354733  1747767548   788354733 "sim/verilator/Vspi_host_tb_spi_host_reg_pkg__DepSet_h2c537287__0__Slow.cpp"
T       941  1052100  1747767548   788354733  1747767548   788354733 "sim/verilator/Vspi_host_tb_spi_host_reg_pkg__Slow.cpp"
T     14208  1052079  1747767548   757281845  1747767548   757281845 "sim/verilator/Vspi_host_tb_spi_host_tb.h"
T     15077  1052097  1747767548   788354733  1747767548   788354733 "sim/verilator/Vspi_host_tb_spi_host_tb__DepSet_h517b8e38__0.cpp"
T     15234  1052094  1747767548   777997103  1747767548   777997103 "sim/verilator/Vspi_host_tb_spi_host_tb__DepSet_h517b8e38__0__Slow.cpp"
T     95052  1052096  1747767548   788354733  1747767548   788354733 "sim/verilator/Vspi_host_tb_spi_host_tb__DepSet_h92a1b2bf__0.cpp"
T     60028  1052093  1747767548   777997103  1747767548   777997103 "sim/verilator/Vspi_host_tb_spi_host_tb__DepSet_h92a1b2bf__0__Slow.cpp"
T      3331  1052095  1747767548   777997103  1747767548   777997103 "sim/verilator/Vspi_host_tb_spi_host_tb__DepSet_h9338b19c__0.cpp"
T       742  1052092  1747767548   777997103  1747767548   777997103 "sim/verilator/Vspi_host_tb_spi_host_tb__Slow.cpp"
T     18046  1052083  1747767548   757281845  1747767548   757281845 "sim/verilator/Vspi_host_tb_tlul_fifo_sync__RCz6_RDz6.h"
T     19684  1052104  1747767548   788354733  1747767548   788354733 "sim/verilator/Vspi_host_tb_tlul_fifo_sync__RCz6_RDz6__DepSet_h935cb76f__0__Slow.cpp"
T    304273  1052105  1747767548   788354733  1747767548   788354733 "sim/verilator/Vspi_host_tb_tlul_fifo_sync__RCz6_RDz6__DepSet_hdc468bf6__0.cpp"
T    152051  1052103  1747767548   788354733  1747767548   788354733 "sim/verilator/Vspi_host_tb_tlul_fifo_sync__RCz6_RDz6__DepSet_hdc468bf6__0__Slow.cpp"
T       868  1052102  1747767548   788354733  1747767548   788354733 "sim/verilator/Vspi_host_tb_tlul_fifo_sync__RCz6_RDz6__Slow.cpp"
T       930  1052084  1747767548   757281845  1747767548   757281845 "sim/verilator/Vspi_host_tb_tlul_if.h"
T       411  1052108  1747767548   788354733  1747767548   788354733 "sim/verilator/Vspi_host_tb_tlul_if__DepSet_hce916581__0.cpp"
T       703  1052107  1747767548   788354733  1747767548   788354733 "sim/verilator/Vspi_host_tb_tlul_if__DepSet_hce916581__0__Slow.cpp"
T       706  1052106  1747767548   788354733  1747767548   788354733 "sim/verilator/Vspi_host_tb_tlul_if__Slow.cpp"
S       483  1055098  1747767544   137779211  1747767544   137779211 "tb/include_tb.sv"
S      1939  1055099  1747767544   137779211  1747767544   137779211 "tb/spi_host_tb.sv"
S       404  1055100  1747767544   137779211  1747767544   137779211 "tb/tlul_if.sv"
S      2263  1055101  1747767544   137779211  1747767544   137779211 "tb/tlul_utils.sv"
