

================================================================
== Vitis HLS Report for 'pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4'
================================================================
* Date:           Thu Dec 18 21:18:51 2025

* Version:        2025.2 (Build 6295257 on Nov 12 2025)
* Project:        pyramidal_hs
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku115-flva1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.355 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |      Pipeline     |
    |   min   |   max   |    min    |    max    | min | max |        Type       |
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |     4098|     4098|  40.980 us|  40.980 us|    0|    0|  loop pipeline stp|
    +---------+---------+-----------+-----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_58_3_VITIS_LOOP_60_4  |     4096|     4096|         2|          1|          1|  4096|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     119|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        0|      72|    -|
|Register             |        -|     -|       54|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       54|     191|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     2160|  2760|   663360|  331680|    0|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|  100|
+---------------------+---------+------+---------+--------+-----+
|Available            |     4320|  5520|  1326720|  663360|    0|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln58_1_fu_116_p2     |         +|   0|  0|  20|          13|           1|
    |add_ln58_fu_128_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln60_fu_184_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln63_fu_172_p2       |         +|   0|  0|  19|          12|          12|
    |icmp_ln58_fu_110_p2      |      icmp|   0|  0|  21|          13|          14|
    |icmp_ln60_fu_134_p2      |      icmp|   0|  0|  15|           7|           8|
    |select_ln58_1_fu_148_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln58_fu_140_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 119|          62|          47|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten62_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_x_load                 |   9|          2|    7|         14|
    |ap_sig_allocacmp_y_load                 |   9|          2|    7|         14|
    |indvar_flatten62_fu_54                  |   9|          2|   13|         26|
    |x_fu_46                                 |   9|          2|    7|         14|
    |y_fu_50                                 |   9|          2|    7|         14|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   56|        112|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |indvar_flatten62_fu_54   |  13|   0|   13|          0|
    |u_addr_reg_243           |  12|   0|   12|          0|
    |v_addr_reg_249           |  12|   0|   12|          0|
    |x_fu_46                  |   7|   0|    7|          0|
    |y_fu_50                  |   7|   0|    7|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  54|   0|   54|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-------------------------------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4|  return value|
|u_address0  |  out|   12|   ap_memory|                                                      u|         array|
|u_ce0       |  out|    1|   ap_memory|                                                      u|         array|
|u_we0       |  out|    1|   ap_memory|                                                      u|         array|
|u_d0        |  out|   16|   ap_memory|                                                      u|         array|
|u_address1  |  out|   12|   ap_memory|                                                      u|         array|
|u_ce1       |  out|    1|   ap_memory|                                                      u|         array|
|u_q1        |   in|   16|   ap_memory|                                                      u|         array|
|v_address0  |  out|   12|   ap_memory|                                                      v|         array|
|v_ce0       |  out|    1|   ap_memory|                                                      v|         array|
|v_we0       |  out|    1|   ap_memory|                                                      v|         array|
|v_d0        |  out|   16|   ap_memory|                                                      v|         array|
|v_address1  |  out|   12|   ap_memory|                                                      v|         array|
|v_ce1       |  out|    1|   ap_memory|                                                      v|         array|
|v_q1        |   in|   16|   ap_memory|                                                      v|         array|
+------------+-----+-----+------------+-------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.35>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [../HS_hls/src/pyramidal_hs.cpp:60]   --->   Operation 5 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [../HS_hls/src/pyramidal_hs.cpp:58]   --->   Operation 6 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten62 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %v, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %u, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.47ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten62"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 11 [1/1] (0.47ns)   --->   "%store_ln58 = store i7 0, i7 %y" [../HS_hls/src/pyramidal_hs.cpp:58]   --->   Operation 11 'store' 'store_ln58' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 12 [1/1] (0.47ns)   --->   "%store_ln60 = store i7 0, i7 %x" [../HS_hls/src/pyramidal_hs.cpp:60]   --->   Operation 12 'store' 'store_ln60' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body34"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten62_load = load i13 %indvar_flatten62" [../HS_hls/src/pyramidal_hs.cpp:58]   --->   Operation 14 'load' 'indvar_flatten62_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.20ns)   --->   "%icmp_ln58 = icmp_eq  i13 %indvar_flatten62_load, i13 4096" [../HS_hls/src/pyramidal_hs.cpp:58]   --->   Operation 15 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.20ns)   --->   "%add_ln58_1 = add i13 %indvar_flatten62_load, i13 1" [../HS_hls/src/pyramidal_hs.cpp:58]   --->   Operation 16 'add' 'add_ln58_1' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %for.inc58, void %for.end60.exitStub" [../HS_hls/src/pyramidal_hs.cpp:58]   --->   Operation 17 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_load = load i7 %x" [../HS_hls/src/pyramidal_hs.cpp:60]   --->   Operation 18 'load' 'x_load' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%y_load = load i7 %y" [../HS_hls/src/pyramidal_hs.cpp:58]   --->   Operation 19 'load' 'y_load' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.04ns)   --->   "%add_ln58 = add i7 %y_load, i7 1" [../HS_hls/src/pyramidal_hs.cpp:58]   --->   Operation 20 'add' 'add_ln58' <Predicate = (!icmp_ln58)> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.04ns)   --->   "%icmp_ln60 = icmp_eq  i7 %x_load, i7 64" [../HS_hls/src/pyramidal_hs.cpp:60]   --->   Operation 21 'icmp' 'icmp_ln60' <Predicate = (!icmp_ln58)> <Delay = 1.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.31ns)   --->   "%select_ln58 = select i1 %icmp_ln60, i7 0, i7 %x_load" [../HS_hls/src/pyramidal_hs.cpp:58]   --->   Operation 22 'select' 'select_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.31ns)   --->   "%select_ln58_1 = select i1 %icmp_ln60, i7 %add_ln58, i7 %y_load" [../HS_hls/src/pyramidal_hs.cpp:58]   --->   Operation 23 'select' 'select_ln58_1' <Predicate = (!icmp_ln58)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln63 = trunc i7 %select_ln58_1" [../HS_hls/src/pyramidal_hs.cpp:63]   --->   Operation 24 'trunc' 'trunc_ln63' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln63, i6 0" [../HS_hls/src/pyramidal_hs.cpp:63]   --->   Operation 25 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i7 %select_ln58" [../HS_hls/src/pyramidal_hs.cpp:63]   --->   Operation 26 'zext' 'zext_ln63' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.18ns)   --->   "%add_ln63 = add i12 %tmp_s, i12 %zext_ln63" [../HS_hls/src/pyramidal_hs.cpp:63]   --->   Operation 27 'add' 'add_ln63' <Predicate = (!icmp_ln58)> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln63_1 = zext i12 %add_ln63" [../HS_hls/src/pyramidal_hs.cpp:63]   --->   Operation 28 'zext' 'zext_ln63_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%u_addr = getelementptr i16 %u, i64 0, i64 %zext_ln63_1" [../HS_hls/src/pyramidal_hs.cpp:63]   --->   Operation 29 'getelementptr' 'u_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%v_addr = getelementptr i16 %v, i64 0, i64 %zext_ln63_1" [../HS_hls/src/pyramidal_hs.cpp:64]   --->   Operation 30 'getelementptr' 'v_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (0.00ns)   --->   "%u_load = load i12 %u_addr" [../HS_hls/src/pyramidal_hs.cpp:63]   --->   Operation 31 'load' 'u_load' <Predicate = (!icmp_ln58)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_1 : Operation 32 [2/2] (0.00ns)   --->   "%v_load = load i12 %v_addr" [../HS_hls/src/pyramidal_hs.cpp:64]   --->   Operation 32 'load' 'v_load' <Predicate = (!icmp_ln58)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_1 : Operation 33 [1/1] (1.04ns)   --->   "%add_ln60 = add i7 %select_ln58, i7 1" [../HS_hls/src/pyramidal_hs.cpp:60]   --->   Operation 33 'add' 'add_ln60' <Predicate = (!icmp_ln58)> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.47ns)   --->   "%store_ln58 = store i13 %add_ln58_1, i13 %indvar_flatten62" [../HS_hls/src/pyramidal_hs.cpp:58]   --->   Operation 34 'store' 'store_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.47>
ST_1 : Operation 35 [1/1] (0.47ns)   --->   "%store_ln58 = store i7 %select_ln58_1, i7 %y" [../HS_hls/src/pyramidal_hs.cpp:58]   --->   Operation 35 'store' 'store_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.47>
ST_1 : Operation 36 [1/1] (0.47ns)   --->   "%store_ln60 = store i7 %add_ln60, i7 %x" [../HS_hls/src/pyramidal_hs.cpp:60]   --->   Operation 36 'store' 'store_ln60' <Predicate = (!icmp_ln58)> <Delay = 0.47>
ST_1 : Operation 47 [1/1] (0.47ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln58)> <Delay = 0.47>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_58_3_VITIS_LOOP_60_4_str"   --->   Operation 37 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln62 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, i32 4294967295, void @empty_2" [../HS_hls/src/pyramidal_hs.cpp:62]   --->   Operation 39 'specpipeline' 'specpipeline_ln62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/2] ( I:0.00ns O:0.00ns )   --->   "%u_load = load i12 %u_addr" [../HS_hls/src/pyramidal_hs.cpp:63]   --->   Operation 40 'load' 'u_load' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln63 = shl i16 %u_load, i16 1" [../HS_hls/src/pyramidal_hs.cpp:63]   --->   Operation 41 'shl' 'shl_ln63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] ( I:0.00ns O:0.00ns )   --->   "%store_ln63 = store i16 %shl_ln63, i12 %u_addr" [../HS_hls/src/pyramidal_hs.cpp:63]   --->   Operation 42 'store' 'store_ln63' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 43 [1/2] ( I:0.00ns O:0.00ns )   --->   "%v_load = load i12 %v_addr" [../HS_hls/src/pyramidal_hs.cpp:64]   --->   Operation 43 'load' 'v_load' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln64 = shl i16 %v_load, i16 1" [../HS_hls/src/pyramidal_hs.cpp:64]   --->   Operation 44 'shl' 'shl_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] ( I:0.00ns O:0.00ns )   --->   "%store_ln64 = store i16 %shl_ln64, i12 %v_addr" [../HS_hls/src/pyramidal_hs.cpp:64]   --->   Operation 45 'store' 'store_ln64' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln60 = br void %for.body34" [../HS_hls/src/pyramidal_hs.cpp:60]   --->   Operation 46 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ u]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ v]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                     (alloca           ) [ 010]
y                     (alloca           ) [ 010]
indvar_flatten62      (alloca           ) [ 010]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
store_ln0             (store            ) [ 000]
store_ln58            (store            ) [ 000]
store_ln60            (store            ) [ 000]
br_ln0                (br               ) [ 000]
indvar_flatten62_load (load             ) [ 000]
icmp_ln58             (icmp             ) [ 010]
add_ln58_1            (add              ) [ 000]
br_ln58               (br               ) [ 000]
x_load                (load             ) [ 000]
y_load                (load             ) [ 000]
add_ln58              (add              ) [ 000]
icmp_ln60             (icmp             ) [ 000]
select_ln58           (select           ) [ 000]
select_ln58_1         (select           ) [ 000]
trunc_ln63            (trunc            ) [ 000]
tmp_s                 (bitconcatenate   ) [ 000]
zext_ln63             (zext             ) [ 000]
add_ln63              (add              ) [ 000]
zext_ln63_1           (zext             ) [ 000]
u_addr                (getelementptr    ) [ 011]
v_addr                (getelementptr    ) [ 011]
add_ln60              (add              ) [ 000]
store_ln58            (store            ) [ 000]
store_ln58            (store            ) [ 000]
store_ln60            (store            ) [ 000]
specloopname_ln0      (specloopname     ) [ 000]
speclooptripcount_ln0 (speclooptripcount) [ 000]
specpipeline_ln62     (specpipeline     ) [ 000]
u_load                (load             ) [ 000]
shl_ln63              (shl              ) [ 000]
store_ln63            (store            ) [ 000]
v_load                (load             ) [ 000]
shl_ln64              (shl              ) [ 000]
store_ln64            (store            ) [ 000]
br_ln60               (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="u">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_58_3_VITIS_LOOP_60_4_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="x_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="y_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="indvar_flatten62_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten62/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="u_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="12" slack="0"/>
<pin id="62" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u_addr/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="v_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="16" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="12" slack="0"/>
<pin id="69" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_addr/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="12" slack="1"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="0" index="2" bw="0" slack="0"/>
<pin id="77" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="78" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="79" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="80" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="u_load/1 store_ln63/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="12" slack="1"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="0" index="2" bw="0" slack="0"/>
<pin id="87" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="88" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="89" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="90" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v_load/1 store_ln64/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln0_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="13" slack="0"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln58_store_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="7" slack="0"/>
<pin id="100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln60_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="7" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="indvar_flatten62_load_load_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="13" slack="0"/>
<pin id="109" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten62_load/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="icmp_ln58_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="13" slack="0"/>
<pin id="112" dir="0" index="1" bw="13" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="add_ln58_1_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="13" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="x_load_load_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="7" slack="0"/>
<pin id="124" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="y_load_load_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="7" slack="0"/>
<pin id="127" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="add_ln58_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="7" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln60_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="7" slack="0"/>
<pin id="136" dir="0" index="1" bw="7" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="select_ln58_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="7" slack="0"/>
<pin id="143" dir="0" index="2" bw="7" slack="0"/>
<pin id="144" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln58/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="select_ln58_1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="7" slack="0"/>
<pin id="151" dir="0" index="2" bw="7" slack="0"/>
<pin id="152" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln58_1/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="trunc_ln63_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="7" slack="0"/>
<pin id="158" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln63/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_s_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="12" slack="0"/>
<pin id="162" dir="0" index="1" bw="6" slack="0"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="zext_ln63_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="7" slack="0"/>
<pin id="170" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="add_ln63_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="12" slack="0"/>
<pin id="174" dir="0" index="1" bw="7" slack="0"/>
<pin id="175" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln63_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="12" slack="0"/>
<pin id="180" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_1/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="add_ln60_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="7" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln58_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="13" slack="0"/>
<pin id="192" dir="0" index="1" bw="13" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln58_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="7" slack="0"/>
<pin id="197" dir="0" index="1" bw="7" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln60_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="7" slack="0"/>
<pin id="202" dir="0" index="1" bw="7" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="shl_ln63_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="16" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln63/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="shl_ln64_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln64/2 "/>
</bind>
</comp>

<comp id="219" class="1005" name="x_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="7" slack="0"/>
<pin id="221" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="226" class="1005" name="y_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="7" slack="0"/>
<pin id="228" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="233" class="1005" name="indvar_flatten62_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="13" slack="0"/>
<pin id="235" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten62 "/>
</bind>
</comp>

<comp id="243" class="1005" name="u_addr_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="12" slack="1"/>
<pin id="245" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="u_addr "/>
</bind>
</comp>

<comp id="249" class="1005" name="v_addr_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="12" slack="1"/>
<pin id="251" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="v_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="32" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="2" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="32" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="81"><net_src comp="58" pin="3"/><net_sink comp="72" pin=2"/></net>

<net id="91"><net_src comp="65" pin="3"/><net_sink comp="82" pin=2"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="106"><net_src comp="18" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="114"><net_src comp="107" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="107" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="22" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="132"><net_src comp="125" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="24" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="122" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="26" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="134" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="18" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="122" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="153"><net_src comp="134" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="128" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="125" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="159"><net_src comp="148" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="28" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="30" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="171"><net_src comp="140" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="160" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="168" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="181"><net_src comp="172" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="183"><net_src comp="178" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="188"><net_src comp="140" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="24" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="116" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="148" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="184" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="72" pin="7"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="44" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="211"><net_src comp="205" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="216"><net_src comp="82" pin="7"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="44" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="218"><net_src comp="212" pin="2"/><net_sink comp="82" pin=1"/></net>

<net id="222"><net_src comp="46" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="224"><net_src comp="219" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="225"><net_src comp="219" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="229"><net_src comp="50" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="232"><net_src comp="226" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="236"><net_src comp="54" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="238"><net_src comp="233" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="239"><net_src comp="233" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="246"><net_src comp="58" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="248"><net_src comp="243" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="252"><net_src comp="65" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="254"><net_src comp="249" pin="1"/><net_sink comp="82" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: u | {2 }
	Port: v | {2 }
 - Input state : 
	Port: pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4 : u | {1 2 }
	Port: pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4 : v | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln58 : 1
		store_ln60 : 1
		indvar_flatten62_load : 1
		icmp_ln58 : 2
		add_ln58_1 : 2
		br_ln58 : 3
		x_load : 1
		y_load : 1
		add_ln58 : 2
		icmp_ln60 : 2
		select_ln58 : 3
		select_ln58_1 : 3
		trunc_ln63 : 4
		tmp_s : 5
		zext_ln63 : 4
		add_ln63 : 6
		zext_ln63_1 : 7
		u_addr : 8
		v_addr : 8
		u_load : 9
		v_load : 9
		add_ln60 : 4
		store_ln58 : 3
		store_ln58 : 4
		store_ln60 : 5
	State 2
		shl_ln63 : 1
		store_ln63 : 1
		shl_ln64 : 1
		store_ln64 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   add_ln58_1_fu_116  |    0    |    20   |
|    add   |    add_ln58_fu_128   |    0    |    14   |
|          |    add_ln63_fu_172   |    0    |    19   |
|          |    add_ln60_fu_184   |    0    |    14   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln58_fu_110   |    0    |    20   |
|          |   icmp_ln60_fu_134   |    0    |    14   |
|----------|----------------------|---------|---------|
|  select  |  select_ln58_fu_140  |    0    |    7    |
|          | select_ln58_1_fu_148 |    0    |    7    |
|----------|----------------------|---------|---------|
|   trunc  |   trunc_ln63_fu_156  |    0    |    0    |
|----------|----------------------|---------|---------|
|bitconcatenate|     tmp_s_fu_160     |    0    |    0    |
|----------|----------------------|---------|---------|
|   zext   |   zext_ln63_fu_168   |    0    |    0    |
|          |  zext_ln63_1_fu_178  |    0    |    0    |
|----------|----------------------|---------|---------|
|    shl   |    shl_ln63_fu_205   |    0    |    0    |
|          |    shl_ln64_fu_212   |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   115   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|indvar_flatten62_reg_233|   13   |
|     u_addr_reg_243     |   12   |
|     v_addr_reg_249     |   12   |
|        x_reg_219       |    7   |
|        y_reg_226       |    7   |
+------------------------+--------+
|          Total         |   51   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_72 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_82 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |    0   ||  0.956  ||    0    ||    18   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   115  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    0   |   18   |
|  Register |    -   |   51   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   51   |   133  |
+-----------+--------+--------+--------+
