TimeQuest Timing Analyzer report for mips_multi
Fri Dec  7 22:11:05 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Setup: 'clk_rom'
 13. Slow Model Hold: 'clk'
 14. Slow Model Hold: 'clk_rom'
 15. Slow Model Minimum Pulse Width: 'clk_rom'
 16. Slow Model Minimum Pulse Width: 'clk'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Propagation Delay
 22. Minimum Propagation Delay
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'clk'
 29. Fast Model Setup: 'clk_rom'
 30. Fast Model Hold: 'clk'
 31. Fast Model Hold: 'clk_rom'
 32. Fast Model Minimum Pulse Width: 'clk_rom'
 33. Fast Model Minimum Pulse Width: 'clk'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Propagation Delay
 39. Minimum Propagation Delay
 40. Multicorner Timing Analysis Summary
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Progagation Delay
 46. Minimum Progagation Delay
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; mips_multi                                                        ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }     ;
; clk_rom    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_rom } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 66.61 MHz  ; 66.61 MHz       ; clk        ;                                                       ;
; 343.17 MHz ; 200.0 MHz       ; clk_rom    ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------+
; Slow Model Setup Summary          ;
+---------+---------+---------------+
; Clock   ; Slack   ; End Point TNS ;
+---------+---------+---------------+
; clk     ; -14.013 ; -1748.778     ;
; clk_rom ; -2.121  ; -93.781       ;
+---------+---------+---------------+


+---------------------------------+
; Slow Model Hold Summary         ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; clk     ; 0.517 ; 0.000         ;
; clk_rom ; 0.640 ; 0.000         ;
+---------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+---------+--------+---------------------+
; Clock   ; Slack  ; End Point TNS       ;
+---------+--------+---------------------+
; clk_rom ; -2.000 ; -329.380            ;
; clk     ; -1.627 ; -730.480            ;
+---------+--------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                       ;
+---------+-------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                 ; To Node           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; -14.013 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; -0.004     ; 15.045     ;
; -14.009 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; 0.000      ; 15.045     ;
; -14.009 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; 0.000      ; 15.045     ;
; -14.009 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[18] ; clk          ; clk         ; 1.000        ; 0.000      ; 15.045     ;
; -14.009 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[17] ; clk          ; clk         ; 1.000        ; 0.000      ; 15.045     ;
; -13.948 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.004     ; 14.980     ;
; -13.948 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.004     ; 14.980     ;
; -13.901 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; -0.014     ; 14.923     ;
; -13.900 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; -0.010     ; 14.926     ;
; -13.900 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; -0.010     ; 14.926     ;
; -13.900 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; -0.010     ; 14.926     ;
; -13.897 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.015     ; 14.918     ;
; -13.882 ; reg:ir|sr_out[5]                          ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; -0.001     ; 14.917     ;
; -13.878 ; reg:ir|sr_out[5]                          ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; 0.003      ; 14.917     ;
; -13.878 ; reg:ir|sr_out[5]                          ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; 0.003      ; 14.917     ;
; -13.878 ; reg:ir|sr_out[5]                          ; reg:pc|sr_out[18] ; clk          ; clk         ; 1.000        ; 0.003      ; 14.917     ;
; -13.878 ; reg:ir|sr_out[5]                          ; reg:pc|sr_out[17] ; clk          ; clk         ; 1.000        ; 0.003      ; 14.917     ;
; -13.860 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; -0.002     ; 14.894     ;
; -13.860 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[19] ; clk          ; clk         ; 1.000        ; -0.002     ; 14.894     ;
; -13.860 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[21] ; clk          ; clk         ; 1.000        ; -0.002     ; 14.894     ;
; -13.860 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[22] ; clk          ; clk         ; 1.000        ; -0.002     ; 14.894     ;
; -13.854 ; reg:pc|sr_out[0]                          ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; -0.004     ; 14.886     ;
; -13.852 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.003     ; 14.885     ;
; -13.850 ; reg:pc|sr_out[0]                          ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; 0.000      ; 14.886     ;
; -13.850 ; reg:pc|sr_out[0]                          ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; 0.000      ; 14.886     ;
; -13.850 ; reg:pc|sr_out[0]                          ; reg:pc|sr_out[18] ; clk          ; clk         ; 1.000        ; 0.000      ; 14.886     ;
; -13.850 ; reg:pc|sr_out[0]                          ; reg:pc|sr_out[17] ; clk          ; clk         ; 1.000        ; 0.000      ; 14.886     ;
; -13.845 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[1]  ; clk          ; clk         ; 1.000        ; 0.000      ; 14.881     ;
; -13.845 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[0]  ; clk          ; clk         ; 1.000        ; 0.000      ; 14.881     ;
; -13.840 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; -0.002     ; 14.874     ;
; -13.836 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; 0.002      ; 14.874     ;
; -13.836 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; 0.002      ; 14.874     ;
; -13.836 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[18] ; clk          ; clk         ; 1.000        ; 0.002      ; 14.874     ;
; -13.836 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[17] ; clk          ; clk         ; 1.000        ; 0.002      ; 14.874     ;
; -13.820 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; -0.002     ; 14.854     ;
; -13.817 ; reg:ir|sr_out[5]                          ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.001     ; 14.852     ;
; -13.817 ; reg:ir|sr_out[5]                          ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.001     ; 14.852     ;
; -13.816 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; 0.002      ; 14.854     ;
; -13.816 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; 0.002      ; 14.854     ;
; -13.816 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[18] ; clk          ; clk         ; 1.000        ; 0.002      ; 14.854     ;
; -13.816 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[17] ; clk          ; clk         ; 1.000        ; 0.002      ; 14.854     ;
; -13.789 ; reg:pc|sr_out[0]                          ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.004     ; 14.821     ;
; -13.789 ; reg:pc|sr_out[0]                          ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.004     ; 14.821     ;
; -13.775 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.002     ; 14.809     ;
; -13.775 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.002     ; 14.809     ;
; -13.770 ; reg:ir|sr_out[5]                          ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; -0.011     ; 14.795     ;
; -13.769 ; reg:ir|sr_out[5]                          ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; -0.007     ; 14.798     ;
; -13.769 ; reg:ir|sr_out[5]                          ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; -0.007     ; 14.798     ;
; -13.769 ; reg:ir|sr_out[5]                          ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; -0.007     ; 14.798     ;
; -13.766 ; reg:ir|sr_out[5]                          ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.012     ; 14.790     ;
; -13.755 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.002     ; 14.789     ;
; -13.755 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.002     ; 14.789     ;
; -13.742 ; reg:pc|sr_out[0]                          ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; -0.014     ; 14.764     ;
; -13.741 ; reg:pc|sr_out[0]                          ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; -0.010     ; 14.767     ;
; -13.741 ; reg:pc|sr_out[0]                          ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; -0.010     ; 14.767     ;
; -13.741 ; reg:pc|sr_out[0]                          ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; -0.010     ; 14.767     ;
; -13.738 ; reg:pc|sr_out[0]                          ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.015     ; 14.759     ;
; -13.729 ; reg:ir|sr_out[5]                          ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; 0.001      ; 14.766     ;
; -13.729 ; reg:ir|sr_out[5]                          ; reg:pc|sr_out[19] ; clk          ; clk         ; 1.000        ; 0.001      ; 14.766     ;
; -13.729 ; reg:ir|sr_out[5]                          ; reg:pc|sr_out[21] ; clk          ; clk         ; 1.000        ; 0.001      ; 14.766     ;
; -13.729 ; reg:ir|sr_out[5]                          ; reg:pc|sr_out[22] ; clk          ; clk         ; 1.000        ; 0.001      ; 14.766     ;
; -13.728 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; -0.012     ; 14.752     ;
; -13.727 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; -0.008     ; 14.755     ;
; -13.727 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; -0.008     ; 14.755     ;
; -13.727 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; -0.008     ; 14.755     ;
; -13.724 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.013     ; 14.747     ;
; -13.721 ; reg:ir|sr_out[5]                          ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; 0.000      ; 14.757     ;
; -13.714 ; reg:ir|sr_out[5]                          ; reg:pc|sr_out[1]  ; clk          ; clk         ; 1.000        ; 0.003      ; 14.753     ;
; -13.714 ; reg:ir|sr_out[5]                          ; reg:pc|sr_out[0]  ; clk          ; clk         ; 1.000        ; 0.003      ; 14.753     ;
; -13.708 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; -0.012     ; 14.732     ;
; -13.707 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; -0.008     ; 14.735     ;
; -13.707 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; -0.008     ; 14.735     ;
; -13.707 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; -0.008     ; 14.735     ;
; -13.704 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.013     ; 14.727     ;
; -13.701 ; reg:pc|sr_out[0]                          ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; -0.002     ; 14.735     ;
; -13.701 ; reg:pc|sr_out[0]                          ; reg:pc|sr_out[19] ; clk          ; clk         ; 1.000        ; -0.002     ; 14.735     ;
; -13.701 ; reg:pc|sr_out[0]                          ; reg:pc|sr_out[21] ; clk          ; clk         ; 1.000        ; -0.002     ; 14.735     ;
; -13.701 ; reg:pc|sr_out[0]                          ; reg:pc|sr_out[22] ; clk          ; clk         ; 1.000        ; -0.002     ; 14.735     ;
; -13.693 ; reg:pc|sr_out[0]                          ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.003     ; 14.726     ;
; -13.691 ; reg:ir|sr_out[0]                          ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; -0.001     ; 14.726     ;
; -13.687 ; reg:ir|sr_out[0]                          ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; 0.003      ; 14.726     ;
; -13.687 ; reg:ir|sr_out[0]                          ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; 0.003      ; 14.726     ;
; -13.687 ; reg:ir|sr_out[0]                          ; reg:pc|sr_out[18] ; clk          ; clk         ; 1.000        ; 0.003      ; 14.726     ;
; -13.687 ; reg:ir|sr_out[0]                          ; reg:pc|sr_out[17] ; clk          ; clk         ; 1.000        ; 0.003      ; 14.726     ;
; -13.687 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; 0.000      ; 14.723     ;
; -13.687 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[19] ; clk          ; clk         ; 1.000        ; 0.000      ; 14.723     ;
; -13.687 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[21] ; clk          ; clk         ; 1.000        ; 0.000      ; 14.723     ;
; -13.687 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[22] ; clk          ; clk         ; 1.000        ; 0.000      ; 14.723     ;
; -13.686 ; reg:pc|sr_out[0]                          ; reg:pc|sr_out[1]  ; clk          ; clk         ; 1.000        ; 0.000      ; 14.722     ;
; -13.686 ; reg:pc|sr_out[0]                          ; reg:pc|sr_out[0]  ; clk          ; clk         ; 1.000        ; 0.000      ; 14.722     ;
; -13.679 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.001     ; 14.714     ;
; -13.672 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[1]  ; clk          ; clk         ; 1.000        ; 0.002      ; 14.710     ;
; -13.672 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[0]  ; clk          ; clk         ; 1.000        ; 0.002      ; 14.710     ;
; -13.667 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; 0.000      ; 14.703     ;
; -13.667 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[19] ; clk          ; clk         ; 1.000        ; 0.000      ; 14.703     ;
; -13.667 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[21] ; clk          ; clk         ; 1.000        ; 0.000      ; 14.703     ;
; -13.667 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[22] ; clk          ; clk         ; 1.000        ; 0.000      ; 14.703     ;
; -13.659 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.001     ; 14.694     ;
; -13.658 ; reg:ir|sr_out[2]                          ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; -0.001     ; 14.693     ;
; -13.654 ; reg:ir|sr_out[2]                          ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; 0.003      ; 14.693     ;
+---------+-------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_rom'                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.121 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 1.000        ; 0.060      ; 3.146      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg0  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg1  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a19~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg2  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a20~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg3  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a21~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg4  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a22~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg5  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a23~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg6  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a24~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg7  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a25~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg8  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a26~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg9  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a27~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg10 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a28~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg11 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a29~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg12 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a30~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg13 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a31~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg0   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg1   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a1~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg2   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a2~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg3   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a3~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg4   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a4~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg5   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a5~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg6   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a6~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg7   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a7~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg8   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a8~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg9   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a9~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg10  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a10~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg11  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a11~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg12  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a12~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg13  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a13~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg14  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a14~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg15  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a15~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg16  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a16~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg17  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a17~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.862 ; regbuf:regULA|sr_out[5]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.060      ; 2.887      ;
; -1.822 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 2.849      ;
; -1.695 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 2.722      ;
; -1.664 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.060      ; 2.689      ;
; -1.645 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.060      ; 2.670      ;
; -1.622 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 2.649      ;
; -1.561 ; regbuf:regULA|sr_out[5]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 2.588      ;
; -1.552 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.060      ; 2.577      ;
; -1.529 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 2.556      ;
; -1.516 ; regbuf:regULA|sr_out[3]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_rom     ; 1.000        ; 0.066      ; 2.547      ;
; -1.507 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg7 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 2.534      ;
; -1.485 ; regbuf:regULA|sr_out[3]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.064      ; 2.514      ;
; -1.461 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 1.000        ; 0.060      ; 2.486      ;
; -1.438 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 2.465      ;
; -1.433 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.060      ; 2.458      ;
; -1.426 ; reg:pc|sr_out[3]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 2.453      ;
; -1.423 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg7 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 2.450      ;
; -1.422 ; regbuf:regULA|sr_out[7]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.072      ; 2.459      ;
; -1.421 ; reg:pc|sr_out[4]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 1.000        ; 0.060      ; 2.446      ;
; -1.407 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.060      ; 2.432      ;
; -1.403 ; regbuf:regULA|sr_out[6]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.060      ; 2.428      ;
; -1.400 ; reg:pc|sr_out[8]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 1.000        ; 0.061      ; 2.426      ;
; -1.395 ; reg:pc|sr_out[3]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.060      ; 2.420      ;
; -1.380 ; regbuf:regULA|sr_out[6]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 2.407      ;
; -1.257 ; reg:pc|sr_out[7]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.061      ; 2.283      ;
; -1.237 ; reg:pc|sr_out[6]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.064      ; 2.266      ;
; -1.232 ; regbuf:regULA|sr_out[8]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 1.000        ; 0.060      ; 2.257      ;
; -1.223 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 1.000        ; 0.060      ; 2.248      ;
; -1.222 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 1.000        ; 0.060      ; 2.247      ;
; -1.214 ; reg:pc|sr_out[6]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_rom     ; 1.000        ; 0.066      ; 2.245      ;
; -1.213 ; reg:pc|sr_out[9]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg7 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 2.240      ;
; -1.212 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.060      ; 2.237      ;
; -1.204 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.060      ; 2.229      ;
; -1.193 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.060      ; 2.218      ;
; -1.149 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 2.176      ;
; -1.138 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 1.000        ; 0.060      ; 2.163      ;
; -1.125 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 2.152      ;
; -1.114 ; regbuf:regULA|sr_out[7]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.074      ; 2.153      ;
; -1.113 ; reg:pc|sr_out[5]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.061      ; 2.139      ;
; -1.109 ; reg:pc|sr_out[4]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 2.136      ;
; -1.101 ; reg:pc|sr_out[8]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 2.129      ;
; -1.056 ; regbuf:regULA|sr_out[4]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 1.000        ; 0.060      ; 2.081      ;
; -0.961 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.060      ; 1.986      ;
; -0.949 ; reg:pc|sr_out[7]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.977      ;
; -0.933 ; regbuf:regULA|sr_out[8]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 1.960      ;
; -0.928 ; reg:pc|sr_out[9]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 1.000        ; 0.060      ; 1.953      ;
; -0.927 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 1.000        ; 0.060      ; 1.952      ;
; -0.911 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 1.938      ;
; -0.911 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 1.938      ;
; -0.894 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 1.921      ;
; -0.885 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 1.912      ;
; -0.870 ; reg:pc|sr_out[2]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.061      ; 1.896      ;
; -0.812 ; reg:pc|sr_out[5]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.840      ;
; -0.775 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.060      ; 1.800      ;
; -0.744 ; regbuf:regULA|sr_out[4]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 1.771      ;
; -0.739 ; regbuf:rgB|sr_out[21]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 1.760      ;
; -0.715 ; regbuf:rgB|sr_out[22]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 1.738      ;
; -0.706 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_we_reg        ; clk          ; clk_rom     ; 1.000        ; 0.060      ; 1.731      ;
; -0.651 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 1.678      ;
; -0.628 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 1.655      ;
; -0.560 ; reg:pc|sr_out[2]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.588      ;
; -0.528 ; regbuf:regULA|sr_out[2]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.060      ; 1.553      ;
; -0.519 ; regbuf:rgB|sr_out[29]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg11 ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 1.540      ;
; -0.510 ; regbuf:rgB|sr_out[28]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg10 ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 1.531      ;
; -0.498 ; regbuf:rgB|sr_out[27]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg9  ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 1.519      ;
; -0.481 ; regbuf:rgB|sr_out[26]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg8  ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 1.502      ;
; -0.474 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 1.501      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                       ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.517 ; breg:bcoreg|breg32_rtl_0_bypass[37]       ; regbuf:rgB|sr_out[26]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.783      ;
; 0.522 ; regbuf:rdm|sr_out[11]                     ; breg:bcoreg|breg32_rtl_1_bypass[22]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.788      ;
; 0.524 ; breg:bcoreg|breg32_rtl_1_bypass[25]       ; regbuf:rgB|sr_out[14]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; breg:bcoreg|breg32_rtl_0_bypass[38]       ; regbuf:rgB|sr_out[27]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; breg:bcoreg|breg32_rtl_1_bypass[17]       ; regbuf:rgA|sr_out[6]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.790      ;
; 0.646 ; regbuf:rdm|sr_out[14]                     ; breg:bcoreg|breg32_rtl_1_bypass[25]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.912      ;
; 0.690 ; reg:ir|sr_out[31]                         ; mips_control:ctr_mips|pstate.arith_imm_st                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.956      ;
; 0.723 ; breg:bcoreg|breg32_rtl_1_bypass[13]       ; regbuf:rgA|sr_out[2]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.989      ;
; 0.730 ; regbuf:regULA|sr_out[10]                  ; reg:pc|sr_out[10]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.996      ;
; 0.793 ; breg:bcoreg|breg32_rtl_0_bypass[32]       ; regbuf:rgB|sr_out[21]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.059      ;
; 0.797 ; breg:bcoreg|breg32_rtl_0_bypass[40]       ; regbuf:rgB|sr_out[29]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.063      ;
; 0.832 ; breg:bcoreg|breg32_rtl_1_bypass[14]       ; regbuf:rgB|sr_out[3]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 1.098      ;
; 0.864 ; breg:bcoreg|breg32_rtl_1_bypass[15]       ; regbuf:rgB|sr_out[4]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 1.130      ;
; 0.913 ; regbuf:rdm|sr_out[4]                      ; breg:bcoreg|breg32_rtl_1_bypass[15]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.179      ;
; 0.953 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:ir|sr_out[6]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.219      ;
; 1.000 ; regbuf:regULA|sr_out[23]                  ; reg:pc|sr_out[23]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.266      ;
; 1.001 ; regbuf:rdm|sr_out[31]                     ; breg:bcoreg|breg32_rtl_0_bypass[42]                                                                ; clk          ; clk         ; 0.000        ; 0.002      ; 1.269      ;
; 1.006 ; regbuf:regULA|sr_out[24]                  ; reg:pc|sr_out[24]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.272      ;
; 1.009 ; regbuf:regULA|sr_out[5]                   ; reg:pc|sr_out[5]                                                                                   ; clk          ; clk         ; 0.000        ; -0.001     ; 1.274      ;
; 1.030 ; regbuf:regULA|sr_out[12]                  ; reg:pc|sr_out[12]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.296      ;
; 1.077 ; breg:bcoreg|breg32_rtl_1_bypass[21]       ; regbuf:rgB|sr_out[10]                                                                              ; clk          ; clk         ; 0.000        ; -0.001     ; 1.342      ;
; 1.159 ; mips_control:ctr_mips|pstate.c_mem_add_st ; mips_control:ctr_mips|pstate.fetch_st                                                              ; clk          ; clk         ; 0.000        ; -0.013     ; 1.412      ;
; 1.170 ; regbuf:rdm|sr_out[29]                     ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg29 ; clk          ; clk         ; 0.000        ; 0.064      ; 1.468      ;
; 1.183 ; reg:ir|sr_out[30]                         ; mips_control:ctr_mips|pstate.arith_imm_st                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 1.449      ;
; 1.187 ; regbuf:rdm|sr_out[19]                     ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg19 ; clk          ; clk         ; 0.000        ; 0.054      ; 1.475      ;
; 1.200 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[25]                                                                                  ; clk          ; clk         ; 0.000        ; -0.002     ; 1.464      ;
; 1.215 ; reg:ir|sr_out[29]                         ; mips_control:ctr_mips|pstate.arith_imm_st                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 1.481      ;
; 1.224 ; regbuf:rdm|sr_out[5]                      ; breg:bcoreg|breg32_rtl_1_bypass[16]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.490      ;
; 1.242 ; regbuf:regULA|sr_out[1]                   ; reg:pc|sr_out[1]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.508      ;
; 1.249 ; mips_control:ctr_mips|pstate.writereg_st  ; breg:bcoreg|breg32_rtl_0_bypass[3]                                                                 ; clk          ; clk         ; 0.000        ; 0.004      ; 1.519      ;
; 1.262 ; regbuf:regULA|sr_out[19]                  ; reg:pc|sr_out[19]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.528      ;
; 1.266 ; regbuf:regULA|sr_out[16]                  ; breg:bcoreg|breg32_rtl_1_bypass[27]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.532      ;
; 1.269 ; regbuf:regULA|sr_out[2]                   ; reg:pc|sr_out[2]                                                                                   ; clk          ; clk         ; 0.000        ; -0.001     ; 1.534      ;
; 1.271 ; breg:bcoreg|breg32_rtl_1_bypass[19]       ; regbuf:rgB|sr_out[8]                                                                               ; clk          ; clk         ; 0.000        ; -0.002     ; 1.535      ;
; 1.276 ; breg:bcoreg|breg32_rtl_0_bypass[39]       ; regbuf:rgB|sr_out[28]                                                                              ; clk          ; clk         ; 0.000        ; -0.004     ; 1.538      ;
; 1.291 ; reg:ir|sr_out[16]                         ; breg:bcoreg|breg32_rtl_0_bypass[1]                                                                 ; clk          ; clk         ; 0.000        ; 0.004      ; 1.561      ;
; 1.300 ; regbuf:regULA|sr_out[30]                  ; reg:pc|sr_out[30]                                                                                  ; clk          ; clk         ; 0.000        ; -0.010     ; 1.556      ;
; 1.307 ; breg:bcoreg|breg32_rtl_1_bypass[24]       ; regbuf:rgB|sr_out[13]                                                                              ; clk          ; clk         ; 0.000        ; 0.005      ; 1.578      ;
; 1.315 ; regbuf:regULA|sr_out[11]                  ; reg:pc|sr_out[11]                                                                                  ; clk          ; clk         ; 0.000        ; -0.002     ; 1.579      ;
; 1.320 ; regbuf:rdm|sr_out[7]                      ; breg:bcoreg|breg32_rtl_1_bypass[18]                                                                ; clk          ; clk         ; 0.000        ; 0.002      ; 1.588      ;
; 1.328 ; reg:ir|sr_out[18]                         ; breg:bcoreg|breg32_rtl_0_bypass[5]                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 1.594      ;
; 1.334 ; breg:bcoreg|breg32_rtl_0_bypass[29]       ; regbuf:rgB|sr_out[18]                                                                              ; clk          ; clk         ; 0.000        ; 0.007      ; 1.607      ;
; 1.344 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[23]                                                                                  ; clk          ; clk         ; 0.000        ; -0.002     ; 1.608      ;
; 1.361 ; regbuf:rdm|sr_out[10]                     ; breg:bcoreg|breg32_rtl_1_bypass[21]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.627      ;
; 1.377 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[22]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.643      ;
; 1.378 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[21]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.644      ;
; 1.406 ; regbuf:regULA|sr_out[5]                   ; breg:bcoreg|breg32_rtl_1_bypass[16]                                                                ; clk          ; clk         ; 0.000        ; -0.001     ; 1.671      ;
; 1.409 ; regbuf:regULA|sr_out[6]                   ; breg:bcoreg|breg32_rtl_1_bypass[17]                                                                ; clk          ; clk         ; 0.000        ; -0.004     ; 1.671      ;
; 1.424 ; regbuf:regULA|sr_out[30]                  ; breg:bcoreg|breg32_rtl_0_bypass[41]                                                                ; clk          ; clk         ; 0.000        ; -0.010     ; 1.680      ;
; 1.435 ; reg:ir|sr_out[27]                         ; mips_control:ctr_mips|pstate.arith_imm_st                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 1.701      ;
; 1.449 ; breg:bcoreg|breg32_rtl_1_bypass[26]       ; regbuf:rgB|sr_out[15]                                                                              ; clk          ; clk         ; 0.000        ; 0.004      ; 1.719      ;
; 1.479 ; regbuf:regULA|sr_out[26]                  ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg26 ; clk          ; clk         ; 0.000        ; 0.055      ; 1.768      ;
; 1.503 ; regbuf:rdm|sr_out[19]                     ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg19 ; clk          ; clk         ; 0.000        ; 0.053      ; 1.790      ;
; 1.515 ; regbuf:rdm|sr_out[31]                     ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg31 ; clk          ; clk         ; 0.000        ; 0.066      ; 1.815      ;
; 1.515 ; regbuf:rdm|sr_out[1]                      ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 0.000        ; 0.053      ; 1.802      ;
; 1.517 ; regbuf:rdm|sr_out[30]                     ; breg:bcoreg|breg32_rtl_0_bypass[41]                                                                ; clk          ; clk         ; 0.000        ; -0.002     ; 1.781      ;
; 1.522 ; mips_control:ctr_mips|pstate.writereg_st  ; breg:bcoreg|breg32_rtl_0_bypass[5]                                                                 ; clk          ; clk         ; 0.000        ; 0.004      ; 1.792      ;
; 1.531 ; reg:ir|sr_out[26]                         ; mips_control:ctr_mips|pstate.arith_imm_st                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 1.797      ;
; 1.532 ; regbuf:regULA|sr_out[14]                  ; breg:bcoreg|breg32_rtl_1_bypass[25]                                                                ; clk          ; clk         ; 0.000        ; 0.001      ; 1.799      ;
; 1.545 ; regbuf:regULA|sr_out[7]                   ; reg:pc|sr_out[7]                                                                                   ; clk          ; clk         ; 0.000        ; 0.011      ; 1.822      ;
; 1.551 ; reg:ir|sr_out[17]                         ; breg:bcoreg|breg32_rtl_0_bypass[3]                                                                 ; clk          ; clk         ; 0.000        ; 0.003      ; 1.820      ;
; 1.552 ; breg:bcoreg|breg32_rtl_0_bypass[11]       ; regbuf:rgB|sr_out[0]                                                                               ; clk          ; clk         ; 0.000        ; 0.012      ; 1.830      ;
; 1.559 ; regbuf:rdm|sr_out[19]                     ; breg:bcoreg|breg32_rtl_0_bypass[30]                                                                ; clk          ; clk         ; 0.000        ; -0.013     ; 1.812      ;
; 1.564 ; regbuf:regULA|sr_out[30]                  ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg30 ; clk          ; clk         ; 0.000        ; 0.054      ; 1.852      ;
; 1.566 ; regbuf:rdm|sr_out[28]                     ; breg:bcoreg|breg32_rtl_0_bypass[39]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.832      ;
; 1.577 ; mips_control:ctr_mips|pstate.writereg_st  ; breg:bcoreg|breg32_rtl_0_bypass[1]                                                                 ; clk          ; clk         ; 0.000        ; 0.004      ; 1.847      ;
; 1.580 ; breg:bcoreg|breg32_rtl_1_bypass[23]       ; regbuf:rgB|sr_out[12]                                                                              ; clk          ; clk         ; 0.000        ; 0.002      ; 1.848      ;
; 1.587 ; breg:bcoreg|breg32_rtl_1_bypass[14]       ; regbuf:rgA|sr_out[3]                                                                               ; clk          ; clk         ; 0.000        ; -0.013     ; 1.840      ;
; 1.595 ; breg:bcoreg|breg32_rtl_0_bypass[31]       ; regbuf:rgB|sr_out[20]                                                                              ; clk          ; clk         ; 0.000        ; 0.016      ; 1.877      ;
; 1.597 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[30]                                                                                  ; clk          ; clk         ; 0.000        ; -0.010     ; 1.853      ;
; 1.598 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[28]                                                                                  ; clk          ; clk         ; 0.000        ; -0.010     ; 1.854      ;
; 1.602 ; regbuf:rdm|sr_out[8]                      ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 0.000        ; 0.063      ; 1.899      ;
; 1.606 ; mips_control:ctr_mips|pstate.jump_ex_st   ; reg:pc|sr_out[31]                                                                                  ; clk          ; clk         ; 0.000        ; -0.010     ; 1.862      ;
; 1.616 ; regbuf:regULA|sr_out[18]                  ; reg:pc|sr_out[18]                                                                                  ; clk          ; clk         ; 0.000        ; 0.004      ; 1.886      ;
; 1.621 ; regbuf:rdm|sr_out[4]                      ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 0.000        ; 0.055      ; 1.910      ;
; 1.634 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[18]                                                                                  ; clk          ; clk         ; 0.000        ; 0.002      ; 1.902      ;
; 1.645 ; regbuf:rdm|sr_out[26]                     ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg26 ; clk          ; clk         ; 0.000        ; 0.055      ; 1.934      ;
; 1.656 ; regbuf:rdm|sr_out[4]                      ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 0.000        ; 0.054      ; 1.944      ;
; 1.657 ; regbuf:rdm|sr_out[30]                     ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg30 ; clk          ; clk         ; 0.000        ; 0.062      ; 1.953      ;
; 1.662 ; regbuf:rdm|sr_out[16]                     ; breg:bcoreg|breg32_rtl_1_bypass[27]                                                                ; clk          ; clk         ; 0.000        ; -0.001     ; 1.927      ;
; 1.664 ; reg:ir|sr_out[20]                         ; breg:bcoreg|breg32_rtl_0_bypass[9]                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 1.930      ;
; 1.673 ; regbuf:rdm|sr_out[11]                     ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 0.000        ; 0.056      ; 1.963      ;
; 1.687 ; regbuf:regULA|sr_out[26]                  ; breg:bcoreg|breg32_rtl_0_bypass[37]                                                                ; clk          ; clk         ; 0.000        ; -0.002     ; 1.951      ;
; 1.692 ; mips_control:ctr_mips|pstate.decode_st    ; mips_control:ctr_mips|pstate.c_mem_add_st                                                          ; clk          ; clk         ; 0.000        ; 0.013      ; 1.971      ;
; 1.693 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[10]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.959      ;
; 1.696 ; regbuf:rdm|sr_out[1]                      ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 0.000        ; 0.054      ; 1.984      ;
; 1.699 ; breg:bcoreg|breg32_rtl_0_bypass[35]       ; regbuf:rgB|sr_out[24]                                                                              ; clk          ; clk         ; 0.000        ; 0.001      ; 1.966      ;
; 1.706 ; regbuf:rdm|sr_out[11]                     ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 0.000        ; 0.055      ; 1.995      ;
; 1.707 ; regbuf:rdm|sr_out[8]                      ; breg:bcoreg|breg32_rtl_1_bypass[19]                                                                ; clk          ; clk         ; 0.000        ; 0.009      ; 1.982      ;
; 1.714 ; regbuf:regULA|sr_out[28]                  ; breg:bcoreg|breg32_rtl_0_bypass[39]                                                                ; clk          ; clk         ; 0.000        ; -0.002     ; 1.978      ;
; 1.715 ; regbuf:rdm|sr_out[14]                     ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk          ; clk         ; 0.000        ; 0.056      ; 2.005      ;
; 1.717 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[29]                                                                                  ; clk          ; clk         ; 0.000        ; -0.010     ; 1.973      ;
; 1.718 ; breg:bcoreg|breg32_rtl_0_bypass[37]       ; regbuf:rgA|sr_out[26]                                                                              ; clk          ; clk         ; 0.000        ; -0.006     ; 1.978      ;
; 1.727 ; mips_control:ctr_mips|pstate.c_mem_add_st ; mips_control:ctr_mips|pstate.arith_imm_st                                                          ; clk          ; clk         ; 0.000        ; -0.001     ; 1.992      ;
; 1.736 ; mips_control:ctr_mips|pstate.readmem_st   ; mips_control:ctr_mips|pstate.ldreg_st                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 2.002      ;
; 1.740 ; reg:ir|sr_out[13]                         ; reg:pc|sr_out[15]                                                                                  ; clk          ; clk         ; 0.000        ; 0.012      ; 2.018      ;
; 1.740 ; breg:bcoreg|breg32_rtl_0_bypass[33]       ; regbuf:rgB|sr_out[22]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 2.006      ;
; 1.746 ; reg:ir|sr_out[21]                         ; reg:pc|sr_out[23]                                                                                  ; clk          ; clk         ; 0.000        ; -0.001     ; 2.011      ;
; 1.754 ; regbuf:rdm|sr_out[23]                     ; breg:bcoreg|breg32_rtl_0_bypass[34]                                                                ; clk          ; clk         ; 0.000        ; -0.003     ; 2.017      ;
; 1.761 ; mips_control:ctr_mips|pstate.jump_ex_st   ; reg:pc|sr_out[6]                                                                                   ; clk          ; clk         ; 0.000        ; -0.012     ; 2.015      ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_rom'                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.640 ; regbuf:rgB|sr_out[16]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg16  ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 0.935      ;
; 0.648 ; regbuf:rgB|sr_out[31]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg13 ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 0.943      ;
; 0.648 ; regbuf:rgB|sr_out[12]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg12  ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 0.943      ;
; 0.649 ; regbuf:rgB|sr_out[6]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg6   ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 0.944      ;
; 0.650 ; regbuf:rgB|sr_out[13]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg13  ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 0.945      ;
; 0.653 ; regbuf:rgB|sr_out[11]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg11  ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 0.948      ;
; 0.661 ; regbuf:rgB|sr_out[19]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 0.956      ;
; 0.902 ; regbuf:rgB|sr_out[9]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg9   ; clk          ; clk_rom     ; 0.000        ; 0.052      ; 1.188      ;
; 0.912 ; regbuf:rgB|sr_out[2]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg2   ; clk          ; clk_rom     ; 0.000        ; 0.052      ; 1.198      ;
; 0.913 ; regbuf:rgB|sr_out[8]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg8   ; clk          ; clk_rom     ; 0.000        ; 0.052      ; 1.199      ;
; 0.914 ; regbuf:rgB|sr_out[7]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg7   ; clk          ; clk_rom     ; 0.000        ; 0.052      ; 1.200      ;
; 0.915 ; regbuf:rgB|sr_out[30]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg12 ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 1.211      ;
; 0.915 ; regbuf:rgB|sr_out[15]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg15  ; clk          ; clk_rom     ; 0.000        ; 0.050      ; 1.199      ;
; 0.916 ; regbuf:rgB|sr_out[14]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg14  ; clk          ; clk_rom     ; 0.000        ; 0.052      ; 1.202      ;
; 0.918 ; regbuf:rgB|sr_out[0]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk          ; clk_rom     ; 0.000        ; 0.051      ; 1.203      ;
; 0.920 ; regbuf:rgB|sr_out[4]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg4   ; clk          ; clk_rom     ; 0.000        ; 0.051      ; 1.205      ;
; 0.921 ; regbuf:rgB|sr_out[10]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg10  ; clk          ; clk_rom     ; 0.000        ; 0.052      ; 1.207      ;
; 0.922 ; regbuf:rgB|sr_out[24]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.052      ; 1.208      ;
; 0.933 ; regbuf:rgB|sr_out[5]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg5   ; clk          ; clk_rom     ; 0.000        ; 0.051      ; 1.218      ;
; 0.933 ; regbuf:rgB|sr_out[1]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg1   ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 1.229      ;
; 0.935 ; regbuf:rgB|sr_out[17]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg17  ; clk          ; clk_rom     ; 0.000        ; 0.051      ; 1.220      ;
; 0.941 ; regbuf:rgB|sr_out[20]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.052      ; 1.227      ;
; 0.943 ; regbuf:rgB|sr_out[18]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 1.238      ;
; 0.949 ; regbuf:regULA|sr_out[2]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 1.245      ;
; 0.975 ; regbuf:rgB|sr_out[23]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 1.274      ;
; 0.983 ; regbuf:rgB|sr_out[3]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg3   ; clk          ; clk_rom     ; 0.000        ; 0.050      ; 1.267      ;
; 1.127 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_we_reg       ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 1.423      ;
; 1.160 ; regbuf:rgB|sr_out[25]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 1.447      ;
; 1.205 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 1.501      ;
; 1.212 ; regbuf:rgB|sr_out[26]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg8  ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 1.502      ;
; 1.229 ; regbuf:rgB|sr_out[27]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg9  ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 1.519      ;
; 1.241 ; regbuf:rgB|sr_out[28]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg10 ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 1.531      ;
; 1.250 ; regbuf:rgB|sr_out[29]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg11 ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 1.540      ;
; 1.259 ; regbuf:regULA|sr_out[2]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.553      ;
; 1.291 ; reg:pc|sr_out[2]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 1.588      ;
; 1.359 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 1.655      ;
; 1.382 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 1.678      ;
; 1.437 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_we_reg        ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.731      ;
; 1.446 ; regbuf:rgB|sr_out[22]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg4  ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 1.738      ;
; 1.470 ; regbuf:rgB|sr_out[21]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 1.760      ;
; 1.475 ; regbuf:regULA|sr_out[4]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 1.771      ;
; 1.506 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.800      ;
; 1.543 ; reg:pc|sr_out[5]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 1.840      ;
; 1.601 ; reg:pc|sr_out[2]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 1.896      ;
; 1.616 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 1.912      ;
; 1.625 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 1.921      ;
; 1.642 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 1.938      ;
; 1.642 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 1.938      ;
; 1.658 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.952      ;
; 1.659 ; reg:pc|sr_out[9]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.953      ;
; 1.664 ; regbuf:regULA|sr_out[8]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 1.960      ;
; 1.680 ; reg:pc|sr_out[7]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 1.977      ;
; 1.692 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.986      ;
; 1.787 ; regbuf:regULA|sr_out[4]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 2.081      ;
; 1.832 ; reg:pc|sr_out[8]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 2.129      ;
; 1.840 ; reg:pc|sr_out[4]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 2.136      ;
; 1.844 ; reg:pc|sr_out[5]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 2.139      ;
; 1.845 ; regbuf:regULA|sr_out[7]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_rom     ; 0.000        ; 0.074      ; 2.153      ;
; 1.856 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 2.152      ;
; 1.869 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 2.163      ;
; 1.880 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 2.176      ;
; 1.924 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 2.218      ;
; 1.935 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 2.229      ;
; 1.943 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 2.237      ;
; 1.944 ; reg:pc|sr_out[9]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg7 ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 2.240      ;
; 1.945 ; reg:pc|sr_out[6]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.066      ; 2.245      ;
; 1.953 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 2.247      ;
; 1.954 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 2.248      ;
; 1.963 ; regbuf:regULA|sr_out[8]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 2.257      ;
; 1.968 ; reg:pc|sr_out[6]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 0.000        ; 0.064      ; 2.266      ;
; 1.988 ; reg:pc|sr_out[7]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 2.283      ;
; 2.111 ; regbuf:regULA|sr_out[6]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 2.407      ;
; 2.126 ; reg:pc|sr_out[3]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 2.420      ;
; 2.131 ; reg:pc|sr_out[8]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 2.426      ;
; 2.134 ; regbuf:regULA|sr_out[6]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 2.428      ;
; 2.138 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 2.432      ;
; 2.152 ; reg:pc|sr_out[4]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 2.446      ;
; 2.153 ; regbuf:regULA|sr_out[7]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.072      ; 2.459      ;
; 2.154 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg7 ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 2.450      ;
; 2.157 ; reg:pc|sr_out[3]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 2.453      ;
; 2.164 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 2.458      ;
; 2.169 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 2.465      ;
; 2.192 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 2.486      ;
; 2.216 ; regbuf:regULA|sr_out[3]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.064      ; 2.514      ;
; 2.238 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg7 ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 2.534      ;
; 2.247 ; regbuf:regULA|sr_out[3]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_rom     ; 0.000        ; 0.066      ; 2.547      ;
; 2.260 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 2.556      ;
; 2.283 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 2.577      ;
; 2.292 ; regbuf:regULA|sr_out[5]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 2.588      ;
; 2.353 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 2.649      ;
; 2.376 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 2.670      ;
; 2.395 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 2.689      ;
; 2.426 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 2.722      ;
; 2.553 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 2.849      ;
; 2.593 ; regbuf:regULA|sr_out[5]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 2.887      ;
; 2.645 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg0 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg1 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a19~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg2 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a20~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg3 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a21~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg4 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a22~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 0.000        ; -0.025     ; 2.854      ;
+-------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_rom'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg13 ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a15~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 2.812 ; 2.812 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; rst       ; clk        ; -0.502 ; -0.502 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; data[*]   ; clk        ; 21.196 ; 21.196 ; Rise       ; clk             ;
;  data[0]  ; clk        ; 19.403 ; 19.403 ; Rise       ; clk             ;
;  data[1]  ; clk        ; 18.184 ; 18.184 ; Rise       ; clk             ;
;  data[2]  ; clk        ; 19.307 ; 19.307 ; Rise       ; clk             ;
;  data[3]  ; clk        ; 18.861 ; 18.861 ; Rise       ; clk             ;
;  data[4]  ; clk        ; 19.469 ; 19.469 ; Rise       ; clk             ;
;  data[5]  ; clk        ; 18.760 ; 18.760 ; Rise       ; clk             ;
;  data[6]  ; clk        ; 21.196 ; 21.196 ; Rise       ; clk             ;
;  data[7]  ; clk        ; 18.115 ; 18.115 ; Rise       ; clk             ;
;  data[8]  ; clk        ; 18.408 ; 18.408 ; Rise       ; clk             ;
;  data[9]  ; clk        ; 17.698 ; 17.698 ; Rise       ; clk             ;
;  data[10] ; clk        ; 19.187 ; 19.187 ; Rise       ; clk             ;
;  data[11] ; clk        ; 18.728 ; 18.728 ; Rise       ; clk             ;
;  data[12] ; clk        ; 19.203 ; 19.203 ; Rise       ; clk             ;
;  data[13] ; clk        ; 19.000 ; 19.000 ; Rise       ; clk             ;
;  data[14] ; clk        ; 19.208 ; 19.208 ; Rise       ; clk             ;
;  data[15] ; clk        ; 17.649 ; 17.649 ; Rise       ; clk             ;
;  data[16] ; clk        ; 18.128 ; 18.128 ; Rise       ; clk             ;
;  data[17] ; clk        ; 17.745 ; 17.745 ; Rise       ; clk             ;
;  data[18] ; clk        ; 18.672 ; 18.672 ; Rise       ; clk             ;
;  data[19] ; clk        ; 19.134 ; 19.134 ; Rise       ; clk             ;
;  data[20] ; clk        ; 18.958 ; 18.958 ; Rise       ; clk             ;
;  data[21] ; clk        ; 17.603 ; 17.603 ; Rise       ; clk             ;
;  data[22] ; clk        ; 18.538 ; 18.538 ; Rise       ; clk             ;
;  data[23] ; clk        ; 19.200 ; 19.200 ; Rise       ; clk             ;
;  data[24] ; clk        ; 18.073 ; 18.073 ; Rise       ; clk             ;
;  data[25] ; clk        ; 19.913 ; 19.913 ; Rise       ; clk             ;
;  data[26] ; clk        ; 20.978 ; 20.978 ; Rise       ; clk             ;
;  data[27] ; clk        ; 18.498 ; 18.498 ; Rise       ; clk             ;
;  data[28] ; clk        ; 19.810 ; 19.810 ; Rise       ; clk             ;
;  data[29] ; clk        ; 18.926 ; 18.926 ; Rise       ; clk             ;
;  data[30] ; clk        ; 18.832 ; 18.832 ; Rise       ; clk             ;
;  data[31] ; clk        ; 19.241 ; 19.241 ; Rise       ; clk             ;
; data[*]   ; clk_rom    ; 12.370 ; 12.370 ; Rise       ; clk_rom         ;
;  data[0]  ; clk_rom    ; 11.906 ; 11.906 ; Rise       ; clk_rom         ;
;  data[1]  ; clk_rom    ; 11.391 ; 11.391 ; Rise       ; clk_rom         ;
;  data[2]  ; clk_rom    ; 11.951 ; 11.951 ; Rise       ; clk_rom         ;
;  data[3]  ; clk_rom    ; 12.072 ; 12.072 ; Rise       ; clk_rom         ;
;  data[4]  ; clk_rom    ; 11.573 ; 11.573 ; Rise       ; clk_rom         ;
;  data[5]  ; clk_rom    ; 11.331 ; 11.331 ; Rise       ; clk_rom         ;
;  data[6]  ; clk_rom    ; 12.096 ; 12.096 ; Rise       ; clk_rom         ;
;  data[7]  ; clk_rom    ; 12.360 ; 12.360 ; Rise       ; clk_rom         ;
;  data[8]  ; clk_rom    ; 11.209 ; 11.209 ; Rise       ; clk_rom         ;
;  data[9]  ; clk_rom    ; 12.240 ; 12.240 ; Rise       ; clk_rom         ;
;  data[10] ; clk_rom    ; 11.137 ; 11.137 ; Rise       ; clk_rom         ;
;  data[11] ; clk_rom    ; 10.567 ; 10.567 ; Rise       ; clk_rom         ;
;  data[12] ; clk_rom    ; 11.662 ; 11.662 ; Rise       ; clk_rom         ;
;  data[13] ; clk_rom    ; 11.345 ; 11.345 ; Rise       ; clk_rom         ;
;  data[14] ; clk_rom    ; 10.741 ; 10.741 ; Rise       ; clk_rom         ;
;  data[15] ; clk_rom    ; 11.424 ; 11.424 ; Rise       ; clk_rom         ;
;  data[16] ; clk_rom    ; 11.277 ; 11.277 ; Rise       ; clk_rom         ;
;  data[17] ; clk_rom    ; 10.988 ; 10.988 ; Rise       ; clk_rom         ;
;  data[18] ; clk_rom    ; 11.122 ; 11.122 ; Rise       ; clk_rom         ;
;  data[19] ; clk_rom    ; 11.255 ; 11.255 ; Rise       ; clk_rom         ;
;  data[20] ; clk_rom    ; 11.926 ; 11.926 ; Rise       ; clk_rom         ;
;  data[21] ; clk_rom    ; 10.934 ; 10.934 ; Rise       ; clk_rom         ;
;  data[22] ; clk_rom    ; 11.932 ; 11.932 ; Rise       ; clk_rom         ;
;  data[23] ; clk_rom    ; 11.062 ; 11.062 ; Rise       ; clk_rom         ;
;  data[24] ; clk_rom    ; 11.796 ; 11.796 ; Rise       ; clk_rom         ;
;  data[25] ; clk_rom    ; 11.755 ; 11.755 ; Rise       ; clk_rom         ;
;  data[26] ; clk_rom    ; 11.015 ; 11.015 ; Rise       ; clk_rom         ;
;  data[27] ; clk_rom    ; 10.908 ; 10.908 ; Rise       ; clk_rom         ;
;  data[28] ; clk_rom    ; 12.231 ; 12.231 ; Rise       ; clk_rom         ;
;  data[29] ; clk_rom    ; 11.012 ; 11.012 ; Rise       ; clk_rom         ;
;  data[30] ; clk_rom    ; 11.098 ; 11.098 ; Rise       ; clk_rom         ;
;  data[31] ; clk_rom    ; 12.370 ; 12.370 ; Rise       ; clk_rom         ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; data[*]   ; clk        ; 7.345  ; 7.345  ; Rise       ; clk             ;
;  data[0]  ; clk        ; 8.846  ; 8.846  ; Rise       ; clk             ;
;  data[1]  ; clk        ; 9.107  ; 9.107  ; Rise       ; clk             ;
;  data[2]  ; clk        ; 8.423  ; 8.423  ; Rise       ; clk             ;
;  data[3]  ; clk        ; 8.783  ; 8.783  ; Rise       ; clk             ;
;  data[4]  ; clk        ; 9.166  ; 9.166  ; Rise       ; clk             ;
;  data[5]  ; clk        ; 8.469  ; 8.469  ; Rise       ; clk             ;
;  data[6]  ; clk        ; 8.650  ; 8.650  ; Rise       ; clk             ;
;  data[7]  ; clk        ; 8.354  ; 8.354  ; Rise       ; clk             ;
;  data[8]  ; clk        ; 8.865  ; 8.865  ; Rise       ; clk             ;
;  data[9]  ; clk        ; 8.866  ; 8.866  ; Rise       ; clk             ;
;  data[10] ; clk        ; 9.184  ; 9.184  ; Rise       ; clk             ;
;  data[11] ; clk        ; 9.002  ; 9.002  ; Rise       ; clk             ;
;  data[12] ; clk        ; 9.190  ; 9.190  ; Rise       ; clk             ;
;  data[13] ; clk        ; 9.660  ; 9.660  ; Rise       ; clk             ;
;  data[14] ; clk        ; 7.640  ; 7.640  ; Rise       ; clk             ;
;  data[15] ; clk        ; 9.512  ; 9.512  ; Rise       ; clk             ;
;  data[16] ; clk        ; 7.794  ; 7.794  ; Rise       ; clk             ;
;  data[17] ; clk        ; 8.271  ; 8.271  ; Rise       ; clk             ;
;  data[18] ; clk        ; 8.754  ; 8.754  ; Rise       ; clk             ;
;  data[19] ; clk        ; 8.394  ; 8.394  ; Rise       ; clk             ;
;  data[20] ; clk        ; 8.263  ; 8.263  ; Rise       ; clk             ;
;  data[21] ; clk        ; 7.345  ; 7.345  ; Rise       ; clk             ;
;  data[22] ; clk        ; 8.896  ; 8.896  ; Rise       ; clk             ;
;  data[23] ; clk        ; 8.552  ; 8.552  ; Rise       ; clk             ;
;  data[24] ; clk        ; 7.887  ; 7.887  ; Rise       ; clk             ;
;  data[25] ; clk        ; 9.382  ; 9.382  ; Rise       ; clk             ;
;  data[26] ; clk        ; 8.246  ; 8.246  ; Rise       ; clk             ;
;  data[27] ; clk        ; 8.307  ; 8.307  ; Rise       ; clk             ;
;  data[28] ; clk        ; 8.571  ; 8.571  ; Rise       ; clk             ;
;  data[29] ; clk        ; 8.273  ; 8.273  ; Rise       ; clk             ;
;  data[30] ; clk        ; 8.009  ; 8.009  ; Rise       ; clk             ;
;  data[31] ; clk        ; 8.850  ; 8.850  ; Rise       ; clk             ;
; data[*]   ; clk_rom    ; 10.567 ; 10.567 ; Rise       ; clk_rom         ;
;  data[0]  ; clk_rom    ; 11.906 ; 11.906 ; Rise       ; clk_rom         ;
;  data[1]  ; clk_rom    ; 11.391 ; 11.391 ; Rise       ; clk_rom         ;
;  data[2]  ; clk_rom    ; 11.951 ; 11.951 ; Rise       ; clk_rom         ;
;  data[3]  ; clk_rom    ; 12.072 ; 12.072 ; Rise       ; clk_rom         ;
;  data[4]  ; clk_rom    ; 11.573 ; 11.573 ; Rise       ; clk_rom         ;
;  data[5]  ; clk_rom    ; 11.331 ; 11.331 ; Rise       ; clk_rom         ;
;  data[6]  ; clk_rom    ; 12.096 ; 12.096 ; Rise       ; clk_rom         ;
;  data[7]  ; clk_rom    ; 12.360 ; 12.360 ; Rise       ; clk_rom         ;
;  data[8]  ; clk_rom    ; 11.209 ; 11.209 ; Rise       ; clk_rom         ;
;  data[9]  ; clk_rom    ; 12.240 ; 12.240 ; Rise       ; clk_rom         ;
;  data[10] ; clk_rom    ; 11.137 ; 11.137 ; Rise       ; clk_rom         ;
;  data[11] ; clk_rom    ; 10.567 ; 10.567 ; Rise       ; clk_rom         ;
;  data[12] ; clk_rom    ; 11.662 ; 11.662 ; Rise       ; clk_rom         ;
;  data[13] ; clk_rom    ; 11.345 ; 11.345 ; Rise       ; clk_rom         ;
;  data[14] ; clk_rom    ; 10.741 ; 10.741 ; Rise       ; clk_rom         ;
;  data[15] ; clk_rom    ; 11.424 ; 11.424 ; Rise       ; clk_rom         ;
;  data[16] ; clk_rom    ; 11.277 ; 11.277 ; Rise       ; clk_rom         ;
;  data[17] ; clk_rom    ; 10.988 ; 10.988 ; Rise       ; clk_rom         ;
;  data[18] ; clk_rom    ; 11.122 ; 11.122 ; Rise       ; clk_rom         ;
;  data[19] ; clk_rom    ; 11.255 ; 11.255 ; Rise       ; clk_rom         ;
;  data[20] ; clk_rom    ; 11.926 ; 11.926 ; Rise       ; clk_rom         ;
;  data[21] ; clk_rom    ; 10.934 ; 10.934 ; Rise       ; clk_rom         ;
;  data[22] ; clk_rom    ; 11.932 ; 11.932 ; Rise       ; clk_rom         ;
;  data[23] ; clk_rom    ; 11.062 ; 11.062 ; Rise       ; clk_rom         ;
;  data[24] ; clk_rom    ; 11.796 ; 11.796 ; Rise       ; clk_rom         ;
;  data[25] ; clk_rom    ; 11.755 ; 11.755 ; Rise       ; clk_rom         ;
;  data[26] ; clk_rom    ; 11.015 ; 11.015 ; Rise       ; clk_rom         ;
;  data[27] ; clk_rom    ; 10.908 ; 10.908 ; Rise       ; clk_rom         ;
;  data[28] ; clk_rom    ; 12.231 ; 12.231 ; Rise       ; clk_rom         ;
;  data[29] ; clk_rom    ; 11.012 ; 11.012 ; Rise       ; clk_rom         ;
;  data[30] ; clk_rom    ; 11.098 ; 11.098 ; Rise       ; clk_rom         ;
;  data[31] ; clk_rom    ; 12.370 ; 12.370 ; Rise       ; clk_rom         ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; debug[0]   ; data[0]     ; 11.327 ; 11.327 ; 11.327 ; 11.327 ;
; debug[0]   ; data[1]     ; 11.745 ; 11.745 ; 11.745 ; 11.745 ;
; debug[0]   ; data[2]     ; 10.948 ; 10.948 ; 10.948 ; 10.948 ;
; debug[0]   ; data[3]     ; 11.537 ; 11.537 ; 11.537 ; 11.537 ;
; debug[0]   ; data[4]     ; 12.079 ; 12.079 ; 12.079 ; 12.079 ;
; debug[0]   ; data[5]     ; 11.102 ; 11.102 ; 11.102 ; 11.102 ;
; debug[0]   ; data[6]     ; 11.642 ; 11.642 ; 11.642 ; 11.642 ;
; debug[0]   ; data[7]     ; 11.250 ; 11.250 ; 11.250 ; 11.250 ;
; debug[0]   ; data[8]     ; 11.055 ; 11.055 ; 11.055 ; 11.055 ;
; debug[0]   ; data[9]     ; 12.488 ; 12.488 ; 12.488 ; 12.488 ;
; debug[0]   ; data[10]    ; 11.311 ; 11.311 ; 11.311 ; 11.311 ;
; debug[0]   ; data[11]    ; 11.184 ; 11.184 ; 11.184 ; 11.184 ;
; debug[0]   ; data[12]    ; 12.608 ; 12.608 ; 12.608 ; 12.608 ;
; debug[0]   ; data[13]    ; 11.531 ; 11.531 ; 11.531 ; 11.531 ;
; debug[0]   ; data[14]    ; 12.259 ; 12.259 ; 12.259 ; 12.259 ;
; debug[0]   ; data[15]    ; 11.155 ; 11.155 ; 11.155 ; 11.155 ;
; debug[0]   ; data[16]    ; 12.238 ; 12.238 ; 12.238 ; 12.238 ;
; debug[0]   ; data[17]    ; 11.643 ; 11.643 ; 11.643 ; 11.643 ;
; debug[0]   ; data[18]    ; 11.017 ; 11.017 ; 11.017 ; 11.017 ;
; debug[0]   ; data[19]    ; 11.625 ; 11.625 ; 11.625 ; 11.625 ;
; debug[0]   ; data[20]    ; 11.437 ; 11.437 ; 11.437 ; 11.437 ;
; debug[0]   ; data[21]    ; 10.886 ; 10.886 ; 10.886 ; 10.886 ;
; debug[0]   ; data[22]    ; 11.422 ; 11.422 ; 11.422 ; 11.422 ;
; debug[0]   ; data[23]    ; 10.775 ; 10.775 ; 10.775 ; 10.775 ;
; debug[0]   ; data[24]    ; 11.594 ; 11.594 ; 11.594 ; 11.594 ;
; debug[0]   ; data[25]    ; 11.245 ; 11.245 ; 11.245 ; 11.245 ;
; debug[0]   ; data[26]    ; 11.642 ; 11.642 ; 11.642 ; 11.642 ;
; debug[0]   ; data[27]    ; 10.724 ; 10.724 ; 10.724 ; 10.724 ;
; debug[0]   ; data[28]    ; 11.646 ; 11.646 ; 11.646 ; 11.646 ;
; debug[0]   ; data[29]    ; 11.036 ; 11.036 ; 11.036 ; 11.036 ;
; debug[0]   ; data[30]    ; 11.657 ; 11.657 ; 11.657 ; 11.657 ;
; debug[0]   ; data[31]    ; 11.053 ; 11.053 ; 11.053 ; 11.053 ;
; debug[1]   ; data[0]     ; 11.486 ; 11.486 ; 11.486 ; 11.486 ;
; debug[1]   ; data[1]     ; 11.904 ; 11.904 ; 11.904 ; 11.904 ;
; debug[1]   ; data[2]     ; 10.933 ; 10.933 ; 10.933 ; 10.933 ;
; debug[1]   ; data[3]     ; 11.335 ; 11.335 ; 11.335 ; 11.335 ;
; debug[1]   ; data[4]     ; 12.731 ; 12.731 ; 12.731 ; 12.731 ;
; debug[1]   ; data[5]     ; 11.369 ; 11.369 ; 11.369 ; 11.369 ;
; debug[1]   ; data[6]     ; 11.809 ; 11.809 ; 11.809 ; 11.809 ;
; debug[1]   ; data[7]     ; 11.513 ; 11.513 ; 11.513 ; 11.513 ;
; debug[1]   ; data[8]     ; 10.747 ; 10.747 ; 10.747 ; 10.747 ;
; debug[1]   ; data[9]     ; 12.406 ; 12.406 ; 12.406 ; 12.406 ;
; debug[1]   ; data[10]    ; 11.768 ; 11.768 ; 11.768 ; 11.768 ;
; debug[1]   ; data[11]    ; 10.642 ; 10.642 ; 10.642 ; 10.642 ;
; debug[1]   ; data[12]    ; 11.918 ; 11.918 ; 11.918 ; 11.918 ;
; debug[1]   ; data[13]    ; 11.703 ; 11.703 ; 11.703 ; 11.703 ;
; debug[1]   ; data[14]    ; 12.069 ; 12.069 ; 12.069 ; 12.069 ;
; debug[1]   ; data[15]    ; 10.949 ; 10.949 ; 10.949 ; 10.949 ;
; debug[1]   ; data[16]    ; 11.890 ; 11.890 ; 11.890 ; 11.890 ;
; debug[1]   ; data[17]    ; 11.574 ; 11.574 ; 11.574 ; 11.574 ;
; debug[1]   ; data[18]    ; 11.116 ; 11.116 ; 11.116 ; 11.116 ;
; debug[1]   ; data[19]    ; 11.556 ; 11.556 ; 11.556 ; 11.556 ;
; debug[1]   ; data[20]    ; 11.274 ; 11.274 ; 11.274 ; 11.274 ;
; debug[1]   ; data[21]    ; 10.777 ; 10.777 ; 10.777 ; 10.777 ;
; debug[1]   ; data[22]    ; 11.045 ; 11.045 ; 11.045 ; 11.045 ;
; debug[1]   ; data[23]    ; 10.915 ; 10.915 ; 10.915 ; 10.915 ;
; debug[1]   ; data[24]    ; 10.941 ; 10.941 ; 10.941 ; 10.941 ;
; debug[1]   ; data[25]    ; 11.707 ; 11.707 ; 11.707 ; 11.707 ;
; debug[1]   ; data[26]    ; 11.787 ; 11.787 ; 11.787 ; 11.787 ;
; debug[1]   ; data[27]    ; 10.442 ; 10.442 ; 10.442 ; 10.442 ;
; debug[1]   ; data[28]    ; 11.790 ; 11.790 ; 11.790 ; 11.790 ;
; debug[1]   ; data[29]    ; 10.875 ; 10.875 ; 10.875 ; 10.875 ;
; debug[1]   ; data[30]    ; 11.582 ; 11.582 ; 11.582 ; 11.582 ;
; debug[1]   ; data[31]    ; 11.396 ; 11.396 ; 11.396 ; 11.396 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; debug[0]   ; data[0]     ; 11.327 ; 11.327 ; 11.327 ; 11.327 ;
; debug[0]   ; data[1]     ; 10.411 ; 10.411 ; 10.411 ; 10.411 ;
; debug[0]   ; data[2]     ; 10.948 ; 10.948 ; 10.948 ; 10.948 ;
; debug[0]   ; data[3]     ; 10.858 ; 10.858 ; 10.858 ; 10.858 ;
; debug[0]   ; data[4]     ; 12.079 ; 12.079 ; 12.079 ; 12.079 ;
; debug[0]   ; data[5]     ; 10.888 ; 10.888 ; 10.888 ; 10.888 ;
; debug[0]   ; data[6]     ; 11.642 ; 11.642 ; 11.642 ; 11.642 ;
; debug[0]   ; data[7]     ; 10.553 ; 10.553 ; 10.553 ; 10.553 ;
; debug[0]   ; data[8]     ; 11.055 ; 11.055 ; 11.055 ; 11.055 ;
; debug[0]   ; data[9]     ; 10.120 ; 10.120 ; 10.120 ; 10.120 ;
; debug[0]   ; data[10]    ; 11.311 ; 11.311 ; 11.311 ; 11.311 ;
; debug[0]   ; data[11]    ; 10.542 ; 10.542 ; 10.542 ; 10.542 ;
; debug[0]   ; data[12]    ; 12.608 ; 12.608 ; 12.608 ; 12.608 ;
; debug[0]   ; data[13]    ; 10.532 ; 10.532 ; 10.532 ; 10.532 ;
; debug[0]   ; data[14]    ; 12.259 ; 12.259 ; 12.259 ; 12.259 ;
; debug[0]   ; data[15]    ; 10.324 ; 10.324 ; 10.324 ; 10.324 ;
; debug[0]   ; data[16]    ; 12.238 ; 12.238 ; 12.238 ; 12.238 ;
; debug[0]   ; data[17]    ; 11.005 ; 11.005 ; 11.005 ; 11.005 ;
; debug[0]   ; data[18]    ; 11.017 ; 11.017 ; 11.017 ; 11.017 ;
; debug[0]   ; data[19]    ; 10.684 ; 10.684 ; 10.684 ; 10.684 ;
; debug[0]   ; data[20]    ; 11.437 ; 11.437 ; 11.437 ; 11.437 ;
; debug[0]   ; data[21]    ; 10.523 ; 10.523 ; 10.523 ; 10.523 ;
; debug[0]   ; data[22]    ; 11.422 ; 11.422 ; 11.422 ; 11.422 ;
; debug[0]   ; data[23]    ; 10.378 ; 10.378 ; 10.378 ; 10.378 ;
; debug[0]   ; data[24]    ; 11.594 ; 11.594 ; 11.594 ; 11.594 ;
; debug[0]   ; data[25]    ; 10.713 ; 10.713 ; 10.713 ; 10.713 ;
; debug[0]   ; data[26]    ; 11.642 ; 11.642 ; 11.642 ; 11.642 ;
; debug[0]   ; data[27]    ; 10.360 ; 10.360 ; 10.360 ; 10.360 ;
; debug[0]   ; data[28]    ; 11.646 ; 11.646 ; 11.646 ; 11.646 ;
; debug[0]   ; data[29]    ; 10.375 ; 10.375 ; 10.375 ; 10.375 ;
; debug[0]   ; data[30]    ; 11.657 ; 11.657 ; 11.657 ; 11.657 ;
; debug[0]   ; data[31]    ; 10.385 ; 10.385 ; 10.385 ; 10.385 ;
; debug[1]   ; data[0]     ; 10.691 ; 10.691 ; 10.691 ; 10.691 ;
; debug[1]   ; data[1]     ; 11.904 ; 11.904 ; 11.904 ; 11.904 ;
; debug[1]   ; data[2]     ; 10.840 ; 10.840 ; 10.840 ; 10.840 ;
; debug[1]   ; data[3]     ; 11.335 ; 11.335 ; 11.335 ; 11.335 ;
; debug[1]   ; data[4]     ; 9.904  ; 9.904  ; 9.904  ; 9.904  ;
; debug[1]   ; data[5]     ; 11.369 ; 11.369 ; 11.369 ; 11.369 ;
; debug[1]   ; data[6]     ; 10.275 ; 10.275 ; 10.275 ; 10.275 ;
; debug[1]   ; data[7]     ; 11.513 ; 11.513 ; 11.513 ; 11.513 ;
; debug[1]   ; data[8]     ; 10.052 ; 10.052 ; 10.052 ; 10.052 ;
; debug[1]   ; data[9]     ; 12.406 ; 12.406 ; 12.406 ; 12.406 ;
; debug[1]   ; data[10]    ; 10.851 ; 10.851 ; 10.851 ; 10.851 ;
; debug[1]   ; data[11]    ; 10.642 ; 10.642 ; 10.642 ; 10.642 ;
; debug[1]   ; data[12]    ; 10.285 ; 10.285 ; 10.285 ; 10.285 ;
; debug[1]   ; data[13]    ; 11.703 ; 11.703 ; 11.703 ; 11.703 ;
; debug[1]   ; data[14]    ; 9.976  ; 9.976  ; 9.976  ; 9.976  ;
; debug[1]   ; data[15]    ; 10.949 ; 10.949 ; 10.949 ; 10.949 ;
; debug[1]   ; data[16]    ; 10.749 ; 10.749 ; 10.749 ; 10.749 ;
; debug[1]   ; data[17]    ; 11.574 ; 11.574 ; 11.574 ; 11.574 ;
; debug[1]   ; data[18]    ; 10.419 ; 10.419 ; 10.419 ; 10.419 ;
; debug[1]   ; data[19]    ; 11.556 ; 11.556 ; 11.556 ; 11.556 ;
; debug[1]   ; data[20]    ; 10.273 ; 10.273 ; 10.273 ; 10.273 ;
; debug[1]   ; data[21]    ; 10.777 ; 10.777 ; 10.777 ; 10.777 ;
; debug[1]   ; data[22]    ; 10.382 ; 10.382 ; 10.382 ; 10.382 ;
; debug[1]   ; data[23]    ; 10.915 ; 10.915 ; 10.915 ; 10.915 ;
; debug[1]   ; data[24]    ; 10.176 ; 10.176 ; 10.176 ; 10.176 ;
; debug[1]   ; data[25]    ; 11.707 ; 11.707 ; 11.707 ; 11.707 ;
; debug[1]   ; data[26]    ; 10.537 ; 10.537 ; 10.537 ; 10.537 ;
; debug[1]   ; data[27]    ; 10.442 ; 10.442 ; 10.442 ; 10.442 ;
; debug[1]   ; data[28]    ; 10.751 ; 10.751 ; 10.751 ; 10.751 ;
; debug[1]   ; data[29]    ; 10.875 ; 10.875 ; 10.875 ; 10.875 ;
; debug[1]   ; data[30]    ; 10.552 ; 10.552 ; 10.552 ; 10.552 ;
; debug[1]   ; data[31]    ; 11.396 ; 11.396 ; 11.396 ; 11.396 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------+
; Fast Model Setup Summary         ;
+---------+--------+---------------+
; Clock   ; Slack  ; End Point TNS ;
+---------+--------+---------------+
; clk     ; -5.920 ; -740.889      ;
; clk_rom ; -1.460 ; -48.876       ;
+---------+--------+---------------+


+---------------------------------+
; Fast Model Hold Summary         ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; clk     ; 0.238 ; 0.000         ;
; clk_rom ; 0.252 ; 0.000         ;
+---------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+---------+--------+---------------------+
; Clock   ; Slack  ; End Point TNS       ;
+---------+--------+---------------------+
; clk_rom ; -2.000 ; -329.380            ;
; clk     ; -1.627 ; -730.480            ;
+---------+--------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                      ;
+--------+-------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; -5.920 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; -0.004     ; 6.948      ;
; -5.910 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; 0.000      ; 6.942      ;
; -5.910 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; 0.000      ; 6.942      ;
; -5.910 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[18] ; clk          ; clk         ; 1.000        ; 0.000      ; 6.942      ;
; -5.910 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[17] ; clk          ; clk         ; 1.000        ; 0.000      ; 6.942      ;
; -5.878 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.003     ; 6.907      ;
; -5.878 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.003     ; 6.907      ;
; -5.859 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; -0.012     ; 6.879      ;
; -5.859 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; -0.012     ; 6.879      ;
; -5.859 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; -0.012     ; 6.879      ;
; -5.854 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; -0.015     ; 6.871      ;
; -5.853 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.017     ; 6.868      ;
; -5.834 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; -0.002     ; 6.864      ;
; -5.834 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[19] ; clk          ; clk         ; 1.000        ; -0.002     ; 6.864      ;
; -5.834 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[21] ; clk          ; clk         ; 1.000        ; -0.002     ; 6.864      ;
; -5.834 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[22] ; clk          ; clk         ; 1.000        ; -0.002     ; 6.864      ;
; -5.831 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.002     ; 6.861      ;
; -5.831 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; -0.002     ; 6.861      ;
; -5.828 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; -0.002     ; 6.858      ;
; -5.822 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[1]  ; clk          ; clk         ; 1.000        ; 0.001      ; 6.855      ;
; -5.822 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[0]  ; clk          ; clk         ; 1.000        ; 0.001      ; 6.855      ;
; -5.821 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; 0.002      ; 6.855      ;
; -5.821 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; 0.002      ; 6.855      ;
; -5.821 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[18] ; clk          ; clk         ; 1.000        ; 0.002      ; 6.855      ;
; -5.821 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[17] ; clk          ; clk         ; 1.000        ; 0.002      ; 6.855      ;
; -5.818 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; 0.002      ; 6.852      ;
; -5.818 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; 0.002      ; 6.852      ;
; -5.818 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[18] ; clk          ; clk         ; 1.000        ; 0.002      ; 6.852      ;
; -5.818 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[17] ; clk          ; clk         ; 1.000        ; 0.002      ; 6.852      ;
; -5.794 ; reg:ir|sr_out[5]                          ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; -0.001     ; 6.825      ;
; -5.789 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.001     ; 6.820      ;
; -5.789 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.001     ; 6.820      ;
; -5.786 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.001     ; 6.817      ;
; -5.786 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.001     ; 6.817      ;
; -5.784 ; reg:ir|sr_out[5]                          ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; 0.003      ; 6.819      ;
; -5.784 ; reg:ir|sr_out[5]                          ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; 0.003      ; 6.819      ;
; -5.784 ; reg:ir|sr_out[5]                          ; reg:pc|sr_out[18] ; clk          ; clk         ; 1.000        ; 0.003      ; 6.819      ;
; -5.784 ; reg:ir|sr_out[5]                          ; reg:pc|sr_out[17] ; clk          ; clk         ; 1.000        ; 0.003      ; 6.819      ;
; -5.770 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; -0.010     ; 6.792      ;
; -5.770 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; -0.010     ; 6.792      ;
; -5.770 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; -0.010     ; 6.792      ;
; -5.767 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; -0.010     ; 6.789      ;
; -5.767 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; -0.010     ; 6.789      ;
; -5.767 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; -0.010     ; 6.789      ;
; -5.765 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; -0.013     ; 6.784      ;
; -5.764 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.015     ; 6.781      ;
; -5.762 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; -0.013     ; 6.781      ;
; -5.761 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.015     ; 6.778      ;
; -5.752 ; reg:ir|sr_out[5]                          ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; 0.000      ; 6.784      ;
; -5.752 ; reg:ir|sr_out[5]                          ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; 0.000      ; 6.784      ;
; -5.745 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; 0.000      ; 6.777      ;
; -5.745 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[19] ; clk          ; clk         ; 1.000        ; 0.000      ; 6.777      ;
; -5.745 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[21] ; clk          ; clk         ; 1.000        ; 0.000      ; 6.777      ;
; -5.745 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[22] ; clk          ; clk         ; 1.000        ; 0.000      ; 6.777      ;
; -5.742 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; 0.000      ; 6.774      ;
; -5.742 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[19] ; clk          ; clk         ; 1.000        ; 0.000      ; 6.774      ;
; -5.742 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[21] ; clk          ; clk         ; 1.000        ; 0.000      ; 6.774      ;
; -5.742 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[22] ; clk          ; clk         ; 1.000        ; 0.000      ; 6.774      ;
; -5.742 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; 0.000      ; 6.774      ;
; -5.740 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[7]  ; clk          ; clk         ; 1.000        ; -0.013     ; 6.759      ;
; -5.740 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[5]  ; clk          ; clk         ; 1.000        ; -0.013     ; 6.759      ;
; -5.740 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; -0.013     ; 6.759      ;
; -5.740 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; -0.013     ; 6.759      ;
; -5.740 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; -0.013     ; 6.759      ;
; -5.739 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; 0.000      ; 6.771      ;
; -5.738 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[10] ; clk          ; clk         ; 1.000        ; -0.001     ; 6.769      ;
; -5.738 ; reg:pc|sr_out[0]                          ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; -0.005     ; 6.765      ;
; -5.733 ; reg:ir|sr_out[5]                          ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; -0.009     ; 6.756      ;
; -5.733 ; reg:ir|sr_out[5]                          ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; -0.009     ; 6.756      ;
; -5.733 ; reg:ir|sr_out[5]                          ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; -0.009     ; 6.756      ;
; -5.733 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[1]  ; clk          ; clk         ; 1.000        ; 0.003      ; 6.768      ;
; -5.733 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[0]  ; clk          ; clk         ; 1.000        ; 0.003      ; 6.768      ;
; -5.730 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[1]  ; clk          ; clk         ; 1.000        ; 0.003      ; 6.765      ;
; -5.730 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[0]  ; clk          ; clk         ; 1.000        ; 0.003      ; 6.765      ;
; -5.728 ; reg:pc|sr_out[0]                          ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; -0.001     ; 6.759      ;
; -5.728 ; reg:pc|sr_out[0]                          ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; -0.001     ; 6.759      ;
; -5.728 ; reg:pc|sr_out[0]                          ; reg:pc|sr_out[18] ; clk          ; clk         ; 1.000        ; -0.001     ; 6.759      ;
; -5.728 ; reg:pc|sr_out[0]                          ; reg:pc|sr_out[17] ; clk          ; clk         ; 1.000        ; -0.001     ; 6.759      ;
; -5.728 ; reg:ir|sr_out[5]                          ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; -0.012     ; 6.748      ;
; -5.727 ; reg:ir|sr_out[5]                          ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.014     ; 6.745      ;
; -5.718 ; reg:pc|sr_out[1]                          ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; -0.005     ; 6.745      ;
; -5.708 ; reg:ir|sr_out[5]                          ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; 0.001      ; 6.741      ;
; -5.708 ; reg:ir|sr_out[5]                          ; reg:pc|sr_out[19] ; clk          ; clk         ; 1.000        ; 0.001      ; 6.741      ;
; -5.708 ; reg:ir|sr_out[5]                          ; reg:pc|sr_out[21] ; clk          ; clk         ; 1.000        ; 0.001      ; 6.741      ;
; -5.708 ; reg:ir|sr_out[5]                          ; reg:pc|sr_out[22] ; clk          ; clk         ; 1.000        ; 0.001      ; 6.741      ;
; -5.708 ; reg:pc|sr_out[1]                          ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; -0.001     ; 6.739      ;
; -5.708 ; reg:pc|sr_out[1]                          ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; -0.001     ; 6.739      ;
; -5.708 ; reg:pc|sr_out[1]                          ; reg:pc|sr_out[18] ; clk          ; clk         ; 1.000        ; -0.001     ; 6.739      ;
; -5.708 ; reg:pc|sr_out[1]                          ; reg:pc|sr_out[17] ; clk          ; clk         ; 1.000        ; -0.001     ; 6.739      ;
; -5.705 ; reg:ir|sr_out[5]                          ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; 0.001      ; 6.738      ;
; -5.697 ; reg:ir|sr_out[2]                          ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; -0.001     ; 6.728      ;
; -5.696 ; reg:pc|sr_out[0]                          ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.004     ; 6.724      ;
; -5.696 ; reg:pc|sr_out[0]                          ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.004     ; 6.724      ;
; -5.696 ; reg:ir|sr_out[5]                          ; reg:pc|sr_out[1]  ; clk          ; clk         ; 1.000        ; 0.004      ; 6.732      ;
; -5.696 ; reg:ir|sr_out[5]                          ; reg:pc|sr_out[0]  ; clk          ; clk         ; 1.000        ; 0.004      ; 6.732      ;
; -5.687 ; reg:ir|sr_out[1]                          ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; -0.001     ; 6.718      ;
; -5.687 ; reg:ir|sr_out[2]                          ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; 0.003      ; 6.722      ;
; -5.687 ; reg:ir|sr_out[2]                          ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; 0.003      ; 6.722      ;
; -5.687 ; reg:ir|sr_out[2]                          ; reg:pc|sr_out[18] ; clk          ; clk         ; 1.000        ; 0.003      ; 6.722      ;
; -5.687 ; reg:ir|sr_out[2]                          ; reg:pc|sr_out[17] ; clk          ; clk         ; 1.000        ; 0.003      ; 6.722      ;
+--------+-------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_rom'                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg0  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg1  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a19~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg2  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a20~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg3  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a21~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg4  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a22~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg5  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a23~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg6  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a24~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg7  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a25~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg8  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a26~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg9  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a27~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg10 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a28~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg11 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a29~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg12 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a30~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg13 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a31~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg0   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg1   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a1~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg2   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a2~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg3   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a3~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg4   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a4~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg5   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a5~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg6   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a6~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg7   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a7~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg8   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a8~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg9   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a9~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg10  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a10~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg11  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a11~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg12  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a12~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg13  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a13~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg14  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a14~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg15  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a15~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg16  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a16~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg17  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a17~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -0.407 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 1.000        ; 0.067      ; 1.473      ;
; -0.276 ; regbuf:regULA|sr_out[5]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.067      ; 1.342      ;
; -0.265 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_rom     ; 1.000        ; 0.069      ; 1.333      ;
; -0.205 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.067      ; 1.271      ;
; -0.197 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_rom     ; 1.000        ; 0.069      ; 1.265      ;
; -0.185 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_rom     ; 1.000        ; 0.069      ; 1.253      ;
; -0.179 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.067      ; 1.245      ;
; -0.144 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.067      ; 1.210      ;
; -0.133 ; regbuf:regULA|sr_out[5]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_rom     ; 1.000        ; 0.069      ; 1.201      ;
; -0.126 ; regbuf:regULA|sr_out[3]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_rom     ; 1.000        ; 0.073      ; 1.198      ;
; -0.124 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_rom     ; 1.000        ; 0.069      ; 1.192      ;
; -0.121 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg7 ; clk          ; clk_rom     ; 1.000        ; 0.069      ; 1.189      ;
; -0.108 ; regbuf:regULA|sr_out[3]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.071      ; 1.178      ;
; -0.095 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.067      ; 1.161      ;
; -0.094 ; regbuf:regULA|sr_out[6]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.067      ; 1.160      ;
; -0.093 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 1.000        ; 0.067      ; 1.159      ;
; -0.089 ; regbuf:regULA|sr_out[7]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.079      ; 1.167      ;
; -0.087 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_rom     ; 1.000        ; 0.069      ; 1.155      ;
; -0.083 ; reg:pc|sr_out[4]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 1.000        ; 0.068      ; 1.150      ;
; -0.080 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg7 ; clk          ; clk_rom     ; 1.000        ; 0.069      ; 1.148      ;
; -0.074 ; regbuf:regULA|sr_out[6]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_rom     ; 1.000        ; 0.069      ; 1.142      ;
; -0.072 ; reg:pc|sr_out[8]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 1.000        ; 0.069      ; 1.140      ;
; -0.069 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.067      ; 1.135      ;
; -0.066 ; reg:pc|sr_out[3]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_rom     ; 1.000        ; 0.070      ; 1.135      ;
; -0.048 ; reg:pc|sr_out[3]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.068      ; 1.115      ;
; -0.002 ; reg:pc|sr_out[7]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.069      ; 1.070      ;
; 0.004  ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 1.000        ; 0.067      ; 1.062      ;
; 0.005  ; regbuf:regULA|sr_out[8]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 1.000        ; 0.067      ; 1.061      ;
; 0.007  ; reg:pc|sr_out[6]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.071      ; 1.063      ;
; 0.008  ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.067      ; 1.058      ;
; 0.009  ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 1.000        ; 0.067      ; 1.057      ;
; 0.015  ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.067      ; 1.051      ;
; 0.026  ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.067      ; 1.040      ;
; 0.027  ; reg:pc|sr_out[6]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_rom     ; 1.000        ; 0.073      ; 1.045      ;
; 0.029  ; reg:pc|sr_out[9]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg7 ; clk          ; clk_rom     ; 1.000        ; 0.070      ; 1.040      ;
; 0.045  ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 1.000        ; 0.067      ; 1.021      ;
; 0.052  ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.069      ; 1.016      ;
; 0.054  ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_rom     ; 1.000        ; 0.069      ; 1.014      ;
; 0.055  ; reg:pc|sr_out[5]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.069      ; 1.013      ;
; 0.058  ; regbuf:regULA|sr_out[7]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.081      ; 1.022      ;
; 0.064  ; reg:pc|sr_out[4]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_rom     ; 1.000        ; 0.070      ; 1.005      ;
; 0.070  ; reg:pc|sr_out[8]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_rom     ; 1.000        ; 0.071      ; 1.000      ;
; 0.089  ; regbuf:regULA|sr_out[4]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 1.000        ; 0.067      ; 0.977      ;
; 0.134  ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.067      ; 0.932      ;
; 0.138  ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 1.000        ; 0.067      ; 0.928      ;
; 0.145  ; reg:pc|sr_out[7]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.071      ; 0.925      ;
; 0.147  ; regbuf:regULA|sr_out[8]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_rom     ; 1.000        ; 0.069      ; 0.921      ;
; 0.154  ; reg:pc|sr_out[9]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 1.000        ; 0.068      ; 0.913      ;
; 0.155  ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.069      ; 0.913      ;
; 0.156  ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_rom     ; 1.000        ; 0.069      ; 0.912      ;
; 0.158  ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_rom     ; 1.000        ; 0.069      ; 0.910      ;
; 0.168  ; reg:pc|sr_out[2]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.069      ; 0.900      ;
; 0.174  ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk_rom     ; 1.000        ; 0.069      ; 0.894      ;
; 0.175  ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.067      ; 0.891      ;
; 0.198  ; reg:pc|sr_out[5]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_rom     ; 1.000        ; 0.071      ; 0.872      ;
; 0.217  ; regbuf:rgB|sr_out[21]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.061      ; 0.843      ;
; 0.223  ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_we_reg        ; clk          ; clk_rom     ; 1.000        ; 0.067      ; 0.843      ;
; 0.235  ; regbuf:rgB|sr_out[22]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 0.827      ;
; 0.236  ; regbuf:regULA|sr_out[4]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_rom     ; 1.000        ; 0.069      ; 0.832      ;
; 0.280  ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_rom     ; 1.000        ; 0.069      ; 0.788      ;
; 0.282  ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk_rom     ; 1.000        ; 0.069      ; 0.786      ;
; 0.291  ; regbuf:regULA|sr_out[2]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.067      ; 0.775      ;
; 0.316  ; reg:pc|sr_out[2]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk_rom     ; 1.000        ; 0.071      ; 0.754      ;
; 0.318  ; regbuf:rgB|sr_out[29]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg11 ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 0.744      ;
; 0.318  ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_rom     ; 1.000        ; 0.069      ; 0.750      ;
; 0.323  ; regbuf:rgB|sr_out[28]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg10 ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 0.739      ;
; 0.324  ; regbuf:rgB|sr_out[27]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg9  ; clk          ; clk_rom     ; 1.000        ; 0.064      ; 0.739      ;
; 0.339  ; regbuf:rgB|sr_out[26]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg8  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 0.723      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                       ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.238 ; breg:bcoreg|breg32_rtl_0_bypass[37]       ; regbuf:rgB|sr_out[26]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; breg:bcoreg|breg32_rtl_1_bypass[25]       ; regbuf:rgB|sr_out[14]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; breg:bcoreg|breg32_rtl_1_bypass[17]       ; regbuf:rgA|sr_out[6]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; regbuf:rdm|sr_out[11]                     ; breg:bcoreg|breg32_rtl_1_bypass[22]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; breg:bcoreg|breg32_rtl_0_bypass[38]       ; regbuf:rgB|sr_out[27]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.394      ;
; 0.287 ; regbuf:rdm|sr_out[14]                     ; breg:bcoreg|breg32_rtl_1_bypass[25]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.439      ;
; 0.310 ; reg:ir|sr_out[31]                         ; mips_control:ctr_mips|pstate.arith_imm_st                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.462      ;
; 0.333 ; breg:bcoreg|breg32_rtl_1_bypass[13]       ; regbuf:rgA|sr_out[2]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.485      ;
; 0.335 ; regbuf:regULA|sr_out[10]                  ; reg:pc|sr_out[10]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.487      ;
; 0.361 ; breg:bcoreg|breg32_rtl_0_bypass[40]       ; regbuf:rgB|sr_out[29]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.513      ;
; 0.363 ; breg:bcoreg|breg32_rtl_0_bypass[32]       ; regbuf:rgB|sr_out[21]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.515      ;
; 0.376 ; breg:bcoreg|breg32_rtl_1_bypass[14]       ; regbuf:rgB|sr_out[3]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.528      ;
; 0.388 ; breg:bcoreg|breg32_rtl_1_bypass[15]       ; regbuf:rgB|sr_out[4]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.540      ;
; 0.401 ; regbuf:rdm|sr_out[4]                      ; breg:bcoreg|breg32_rtl_1_bypass[15]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.553      ;
; 0.453 ; regbuf:rdm|sr_out[31]                     ; breg:bcoreg|breg32_rtl_0_bypass[42]                                                                ; clk          ; clk         ; 0.000        ; 0.002      ; 0.607      ;
; 0.457 ; regbuf:regULA|sr_out[24]                  ; reg:pc|sr_out[24]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.609      ;
; 0.458 ; regbuf:regULA|sr_out[5]                   ; reg:pc|sr_out[5]                                                                                   ; clk          ; clk         ; 0.000        ; -0.002     ; 0.608      ;
; 0.462 ; regbuf:regULA|sr_out[12]                  ; reg:pc|sr_out[12]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.614      ;
; 0.467 ; regbuf:rdm|sr_out[29]                     ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg29 ; clk          ; clk         ; 0.000        ; 0.070      ; 0.675      ;
; 0.477 ; regbuf:regULA|sr_out[23]                  ; reg:pc|sr_out[23]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.629      ;
; 0.477 ; breg:bcoreg|breg32_rtl_1_bypass[21]       ; regbuf:rgB|sr_out[10]                                                                              ; clk          ; clk         ; 0.000        ; -0.001     ; 0.628      ;
; 0.518 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:ir|sr_out[6]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.670      ;
; 0.527 ; regbuf:rdm|sr_out[19]                     ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg19 ; clk          ; clk         ; 0.000        ; 0.061      ; 0.726      ;
; 0.540 ; regbuf:rdm|sr_out[5]                      ; breg:bcoreg|breg32_rtl_1_bypass[16]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.692      ;
; 0.551 ; reg:ir|sr_out[29]                         ; mips_control:ctr_mips|pstate.arith_imm_st                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.703      ;
; 0.556 ; regbuf:regULA|sr_out[16]                  ; breg:bcoreg|breg32_rtl_1_bypass[27]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.708      ;
; 0.556 ; reg:ir|sr_out[30]                         ; mips_control:ctr_mips|pstate.arith_imm_st                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.708      ;
; 0.558 ; mips_control:ctr_mips|pstate.c_mem_add_st ; mips_control:ctr_mips|pstate.fetch_st                                                              ; clk          ; clk         ; 0.000        ; -0.016     ; 0.694      ;
; 0.565 ; regbuf:regULA|sr_out[19]                  ; reg:pc|sr_out[19]                                                                                  ; clk          ; clk         ; 0.000        ; -0.001     ; 0.716      ;
; 0.568 ; regbuf:regULA|sr_out[1]                   ; reg:pc|sr_out[1]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.720      ;
; 0.580 ; mips_control:ctr_mips|pstate.writereg_st  ; breg:bcoreg|breg32_rtl_0_bypass[3]                                                                 ; clk          ; clk         ; 0.000        ; 0.005      ; 0.737      ;
; 0.580 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[25]                                                                                  ; clk          ; clk         ; 0.000        ; -0.001     ; 0.731      ;
; 0.584 ; breg:bcoreg|breg32_rtl_0_bypass[39]       ; regbuf:rgB|sr_out[28]                                                                              ; clk          ; clk         ; 0.000        ; -0.004     ; 0.732      ;
; 0.585 ; breg:bcoreg|breg32_rtl_1_bypass[19]       ; regbuf:rgB|sr_out[8]                                                                               ; clk          ; clk         ; 0.000        ; -0.001     ; 0.736      ;
; 0.585 ; regbuf:regULA|sr_out[2]                   ; reg:pc|sr_out[2]                                                                                   ; clk          ; clk         ; 0.000        ; -0.002     ; 0.735      ;
; 0.589 ; regbuf:regULA|sr_out[11]                  ; reg:pc|sr_out[11]                                                                                  ; clk          ; clk         ; 0.000        ; -0.002     ; 0.739      ;
; 0.596 ; breg:bcoreg|breg32_rtl_1_bypass[24]       ; regbuf:rgB|sr_out[13]                                                                              ; clk          ; clk         ; 0.000        ; 0.004      ; 0.752      ;
; 0.597 ; reg:ir|sr_out[16]                         ; breg:bcoreg|breg32_rtl_0_bypass[1]                                                                 ; clk          ; clk         ; 0.000        ; 0.005      ; 0.754      ;
; 0.604 ; regbuf:regULA|sr_out[30]                  ; reg:pc|sr_out[30]                                                                                  ; clk          ; clk         ; 0.000        ; -0.012     ; 0.744      ;
; 0.609 ; reg:ir|sr_out[18]                         ; breg:bcoreg|breg32_rtl_0_bypass[5]                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.761      ;
; 0.613 ; breg:bcoreg|breg32_rtl_0_bypass[29]       ; regbuf:rgB|sr_out[18]                                                                              ; clk          ; clk         ; 0.000        ; 0.006      ; 0.771      ;
; 0.619 ; regbuf:regULA|sr_out[26]                  ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg26 ; clk          ; clk         ; 0.000        ; 0.061      ; 0.818      ;
; 0.619 ; regbuf:rdm|sr_out[7]                      ; breg:bcoreg|breg32_rtl_1_bypass[18]                                                                ; clk          ; clk         ; 0.000        ; 0.003      ; 0.774      ;
; 0.619 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[23]                                                                                  ; clk          ; clk         ; 0.000        ; -0.002     ; 0.769      ;
; 0.624 ; regbuf:rdm|sr_out[10]                     ; breg:bcoreg|breg32_rtl_1_bypass[21]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.776      ;
; 0.625 ; regbuf:regULA|sr_out[5]                   ; breg:bcoreg|breg32_rtl_1_bypass[16]                                                                ; clk          ; clk         ; 0.000        ; -0.002     ; 0.775      ;
; 0.628 ; regbuf:rdm|sr_out[31]                     ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg31 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.838      ;
; 0.644 ; regbuf:regULA|sr_out[6]                   ; breg:bcoreg|breg32_rtl_1_bypass[17]                                                                ; clk          ; clk         ; 0.000        ; -0.004     ; 0.792      ;
; 0.649 ; breg:bcoreg|breg32_rtl_1_bypass[26]       ; regbuf:rgB|sr_out[15]                                                                              ; clk          ; clk         ; 0.000        ; 0.004      ; 0.805      ;
; 0.650 ; regbuf:regULA|sr_out[30]                  ; breg:bcoreg|breg32_rtl_0_bypass[41]                                                                ; clk          ; clk         ; 0.000        ; -0.012     ; 0.790      ;
; 0.651 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[21]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.803      ;
; 0.651 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[22]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.803      ;
; 0.667 ; reg:ir|sr_out[27]                         ; mips_control:ctr_mips|pstate.arith_imm_st                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.819      ;
; 0.667 ; regbuf:rdm|sr_out[30]                     ; breg:bcoreg|breg32_rtl_0_bypass[41]                                                                ; clk          ; clk         ; 0.000        ; -0.002     ; 0.817      ;
; 0.671 ; regbuf:regULA|sr_out[30]                  ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg30 ; clk          ; clk         ; 0.000        ; 0.058      ; 0.867      ;
; 0.678 ; regbuf:rdm|sr_out[19]                     ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg19 ; clk          ; clk         ; 0.000        ; 0.061      ; 0.877      ;
; 0.681 ; regbuf:rdm|sr_out[8]                      ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 0.000        ; 0.068      ; 0.887      ;
; 0.684 ; reg:ir|sr_out[26]                         ; mips_control:ctr_mips|pstate.arith_imm_st                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.836      ;
; 0.686 ; regbuf:rdm|sr_out[4]                      ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 0.000        ; 0.059      ; 0.883      ;
; 0.688 ; regbuf:rdm|sr_out[30]                     ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg30 ; clk          ; clk         ; 0.000        ; 0.068      ; 0.894      ;
; 0.690 ; regbuf:rdm|sr_out[1]                      ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 0.000        ; 0.060      ; 0.888      ;
; 0.692 ; regbuf:rdm|sr_out[28]                     ; breg:bcoreg|breg32_rtl_0_bypass[39]                                                                ; clk          ; clk         ; 0.000        ; 0.001      ; 0.845      ;
; 0.698 ; regbuf:regULA|sr_out[7]                   ; reg:pc|sr_out[7]                                                                                   ; clk          ; clk         ; 0.000        ; 0.010      ; 0.860      ;
; 0.698 ; mips_control:ctr_mips|pstate.writereg_st  ; breg:bcoreg|breg32_rtl_0_bypass[5]                                                                 ; clk          ; clk         ; 0.000        ; 0.005      ; 0.855      ;
; 0.702 ; regbuf:rdm|sr_out[26]                     ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg26 ; clk          ; clk         ; 0.000        ; 0.061      ; 0.901      ;
; 0.704 ; reg:ir|sr_out[17]                         ; breg:bcoreg|breg32_rtl_0_bypass[3]                                                                 ; clk          ; clk         ; 0.000        ; 0.005      ; 0.861      ;
; 0.707 ; regbuf:regULA|sr_out[14]                  ; breg:bcoreg|breg32_rtl_1_bypass[25]                                                                ; clk          ; clk         ; 0.000        ; -0.001     ; 0.858      ;
; 0.708 ; breg:bcoreg|breg32_rtl_0_bypass[11]       ; regbuf:rgB|sr_out[0]                                                                               ; clk          ; clk         ; 0.000        ; 0.011      ; 0.871      ;
; 0.709 ; breg:bcoreg|breg32_rtl_1_bypass[23]       ; regbuf:rgB|sr_out[12]                                                                              ; clk          ; clk         ; 0.000        ; 0.001      ; 0.862      ;
; 0.710 ; mips_control:ctr_mips|pstate.writereg_st  ; breg:bcoreg|breg32_rtl_0_bypass[1]                                                                 ; clk          ; clk         ; 0.000        ; 0.005      ; 0.867      ;
; 0.716 ; regbuf:rdm|sr_out[4]                      ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 0.000        ; 0.059      ; 0.913      ;
; 0.723 ; regbuf:rdm|sr_out[14]                     ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk          ; clk         ; 0.000        ; 0.062      ; 0.923      ;
; 0.727 ; regbuf:rdm|sr_out[11]                     ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 0.000        ; 0.062      ; 0.927      ;
; 0.739 ; regbuf:rdm|sr_out[16]                     ; breg:bcoreg|breg32_rtl_1_bypass[27]                                                                ; clk          ; clk         ; 0.000        ; -0.002     ; 0.889      ;
; 0.740 ; regbuf:rdm|sr_out[19]                     ; breg:bcoreg|breg32_rtl_0_bypass[30]                                                                ; clk          ; clk         ; 0.000        ; -0.011     ; 0.881      ;
; 0.742 ; breg:bcoreg|breg32_rtl_1_bypass[14]       ; regbuf:rgA|sr_out[3]                                                                               ; clk          ; clk         ; 0.000        ; -0.012     ; 0.882      ;
; 0.750 ; breg:bcoreg|breg32_rtl_0_bypass[31]       ; regbuf:rgB|sr_out[20]                                                                              ; clk          ; clk         ; 0.000        ; 0.015      ; 0.917      ;
; 0.752 ; mips_control:ctr_mips|pstate.jump_ex_st   ; reg:pc|sr_out[31]                                                                                  ; clk          ; clk         ; 0.000        ; -0.011     ; 0.893      ;
; 0.754 ; regbuf:regULA|sr_out[28]                  ; breg:bcoreg|breg32_rtl_0_bypass[39]                                                                ; clk          ; clk         ; 0.000        ; -0.002     ; 0.904      ;
; 0.755 ; regbuf:rdm|sr_out[11]                     ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 0.000        ; 0.062      ; 0.955      ;
; 0.755 ; regbuf:rdm|sr_out[1]                      ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 0.000        ; 0.060      ; 0.953      ;
; 0.755 ; regbuf:regULA|sr_out[18]                  ; reg:pc|sr_out[18]                                                                                  ; clk          ; clk         ; 0.000        ; 0.004      ; 0.911      ;
; 0.761 ; regbuf:rdm|sr_out[28]                     ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg28 ; clk          ; clk         ; 0.000        ; 0.060      ; 0.959      ;
; 0.761 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[28]                                                                                  ; clk          ; clk         ; 0.000        ; -0.011     ; 0.902      ;
; 0.761 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[30]                                                                                  ; clk          ; clk         ; 0.000        ; -0.011     ; 0.902      ;
; 0.762 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[18]                                                                                  ; clk          ; clk         ; 0.000        ; 0.002      ; 0.916      ;
; 0.764 ; regbuf:regULA|sr_out[26]                  ; breg:bcoreg|breg32_rtl_0_bypass[37]                                                                ; clk          ; clk         ; 0.000        ; -0.002     ; 0.914      ;
; 0.768 ; regbuf:regULA|sr_out[26]                  ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg26 ; clk          ; clk         ; 0.000        ; 0.061      ; 0.967      ;
; 0.769 ; regbuf:rdm|sr_out[14]                     ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk          ; clk         ; 0.000        ; 0.062      ; 0.969      ;
; 0.772 ; reg:ir|sr_out[20]                         ; breg:bcoreg|breg32_rtl_0_bypass[9]                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.924      ;
; 0.772 ; regbuf:rdm|sr_out[8]                      ; breg:bcoreg|breg32_rtl_1_bypass[19]                                                                ; clk          ; clk         ; 0.000        ; 0.007      ; 0.931      ;
; 0.784 ; regbuf:regULA|sr_out[4]                   ; breg:bcoreg|breg32_rtl_1_bypass[15]                                                                ; clk          ; clk         ; 0.000        ; 0.009      ; 0.945      ;
; 0.785 ; regbuf:rdm|sr_out[31]                     ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg31 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.995      ;
; 0.791 ; regbuf:rdm|sr_out[25]                     ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg25 ; clk          ; clk         ; 0.000        ; 0.060      ; 0.989      ;
; 0.791 ; regbuf:regULA|sr_out[6]                   ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 0.000        ; 0.068      ; 0.997      ;
; 0.794 ; mips_control:ctr_mips|pstate.decode_st    ; mips_control:ctr_mips|pstate.c_mem_add_st                                                          ; clk          ; clk         ; 0.000        ; 0.016      ; 0.962      ;
; 0.796 ; regbuf:regULA|sr_out[20]                  ; breg:bcoreg|breg32_rtl_0_bypass[31]                                                                ; clk          ; clk         ; 0.000        ; -0.008     ; 0.940      ;
; 0.798 ; mips_control:ctr_mips|pstate.ldreg_st     ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 0.000        ; 0.068      ; 1.004      ;
; 0.799 ; breg:bcoreg|breg32_rtl_0_bypass[36]       ; regbuf:rgB|sr_out[25]                                                                              ; clk          ; clk         ; 0.000        ; 0.014      ; 0.965      ;
; 0.806 ; breg:bcoreg|breg32_rtl_0_bypass[35]       ; regbuf:rgB|sr_out[24]                                                                              ; clk          ; clk         ; 0.000        ; 0.001      ; 0.959      ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_rom'                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.252 ; regbuf:rgB|sr_out[16]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg16  ; clk          ; clk_rom     ; 0.000        ; 0.069      ; 0.459      ;
; 0.253 ; regbuf:rgB|sr_out[12]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg12  ; clk          ; clk_rom     ; 0.000        ; 0.069      ; 0.460      ;
; 0.254 ; regbuf:rgB|sr_out[31]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg13 ; clk          ; clk_rom     ; 0.000        ; 0.068      ; 0.460      ;
; 0.254 ; regbuf:rgB|sr_out[6]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg6   ; clk          ; clk_rom     ; 0.000        ; 0.069      ; 0.461      ;
; 0.255 ; regbuf:rgB|sr_out[13]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg13  ; clk          ; clk_rom     ; 0.000        ; 0.069      ; 0.462      ;
; 0.256 ; regbuf:rgB|sr_out[11]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg11  ; clk          ; clk_rom     ; 0.000        ; 0.069      ; 0.463      ;
; 0.262 ; regbuf:rgB|sr_out[19]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.068      ; 0.468      ;
; 0.378 ; regbuf:rgB|sr_out[9]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg9   ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.576      ;
; 0.383 ; regbuf:rgB|sr_out[30]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg12 ; clk          ; clk_rom     ; 0.000        ; 0.070      ; 0.591      ;
; 0.383 ; regbuf:rgB|sr_out[2]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg2   ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.581      ;
; 0.385 ; regbuf:rgB|sr_out[14]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg14  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.583      ;
; 0.385 ; regbuf:rgB|sr_out[8]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg8   ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.583      ;
; 0.385 ; regbuf:rgB|sr_out[7]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg7   ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.583      ;
; 0.387 ; regbuf:rgB|sr_out[15]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg15  ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 0.583      ;
; 0.387 ; regbuf:rgB|sr_out[0]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 0.584      ;
; 0.389 ; regbuf:rgB|sr_out[18]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.069      ; 0.596      ;
; 0.391 ; regbuf:rgB|sr_out[10]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg10  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.589      ;
; 0.393 ; regbuf:rgB|sr_out[24]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.591      ;
; 0.393 ; regbuf:rgB|sr_out[4]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg4   ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 0.588      ;
; 0.394 ; regbuf:rgB|sr_out[1]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg1   ; clk          ; clk_rom     ; 0.000        ; 0.071      ; 0.603      ;
; 0.398 ; regbuf:rgB|sr_out[20]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.596      ;
; 0.400 ; regbuf:rgB|sr_out[5]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg5   ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 0.595      ;
; 0.402 ; regbuf:rgB|sr_out[17]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg17  ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 0.597      ;
; 0.412 ; regbuf:rgB|sr_out[23]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.072      ; 0.622      ;
; 0.422 ; regbuf:regULA|sr_out[2]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk_rom     ; 0.000        ; 0.069      ; 0.629      ;
; 0.433 ; regbuf:rgB|sr_out[3]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg3   ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 0.629      ;
; 0.490 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_we_reg       ; clk          ; clk_rom     ; 0.000        ; 0.069      ; 0.697      ;
; 0.502 ; regbuf:rgB|sr_out[25]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 0.698      ;
; 0.522 ; regbuf:rgB|sr_out[26]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg8  ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 0.723      ;
; 0.537 ; regbuf:rgB|sr_out[27]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg9  ; clk          ; clk_rom     ; 0.000        ; 0.064      ; 0.739      ;
; 0.538 ; regbuf:rgB|sr_out[28]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg10 ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 0.739      ;
; 0.543 ; regbuf:rgB|sr_out[29]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg11 ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 0.744      ;
; 0.543 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_rom     ; 0.000        ; 0.069      ; 0.750      ;
; 0.545 ; reg:pc|sr_out[2]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk_rom     ; 0.000        ; 0.071      ; 0.754      ;
; 0.570 ; regbuf:regULA|sr_out[2]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.067      ; 0.775      ;
; 0.579 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk_rom     ; 0.000        ; 0.069      ; 0.786      ;
; 0.581 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.069      ; 0.788      ;
; 0.625 ; regbuf:regULA|sr_out[4]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.069      ; 0.832      ;
; 0.626 ; regbuf:rgB|sr_out[22]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg4  ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 0.827      ;
; 0.638 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_we_reg        ; clk          ; clk_rom     ; 0.000        ; 0.067      ; 0.843      ;
; 0.644 ; regbuf:rgB|sr_out[21]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 0.843      ;
; 0.663 ; reg:pc|sr_out[5]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_rom     ; 0.000        ; 0.071      ; 0.872      ;
; 0.686 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.067      ; 0.891      ;
; 0.687 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk_rom     ; 0.000        ; 0.069      ; 0.894      ;
; 0.693 ; reg:pc|sr_out[2]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.069      ; 0.900      ;
; 0.703 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_rom     ; 0.000        ; 0.069      ; 0.910      ;
; 0.705 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.069      ; 0.912      ;
; 0.706 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_rom     ; 0.000        ; 0.069      ; 0.913      ;
; 0.707 ; reg:pc|sr_out[9]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.068      ; 0.913      ;
; 0.714 ; regbuf:regULA|sr_out[8]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.069      ; 0.921      ;
; 0.716 ; reg:pc|sr_out[7]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_rom     ; 0.000        ; 0.071      ; 0.925      ;
; 0.723 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.067      ; 0.928      ;
; 0.727 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.067      ; 0.932      ;
; 0.772 ; regbuf:regULA|sr_out[4]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.067      ; 0.977      ;
; 0.791 ; reg:pc|sr_out[8]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.071      ; 1.000      ;
; 0.797 ; reg:pc|sr_out[4]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.070      ; 1.005      ;
; 0.803 ; regbuf:regULA|sr_out[7]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_rom     ; 0.000        ; 0.081      ; 1.022      ;
; 0.806 ; reg:pc|sr_out[5]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.069      ; 1.013      ;
; 0.807 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.069      ; 1.014      ;
; 0.809 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_rom     ; 0.000        ; 0.069      ; 1.016      ;
; 0.816 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.067      ; 1.021      ;
; 0.832 ; reg:pc|sr_out[9]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg7 ; clk          ; clk_rom     ; 0.000        ; 0.070      ; 1.040      ;
; 0.834 ; reg:pc|sr_out[6]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.073      ; 1.045      ;
; 0.835 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.067      ; 1.040      ;
; 0.846 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.067      ; 1.051      ;
; 0.852 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.067      ; 1.057      ;
; 0.853 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.067      ; 1.058      ;
; 0.854 ; reg:pc|sr_out[6]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 0.000        ; 0.071      ; 1.063      ;
; 0.856 ; regbuf:regULA|sr_out[8]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.067      ; 1.061      ;
; 0.857 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.067      ; 1.062      ;
; 0.863 ; reg:pc|sr_out[7]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.069      ; 1.070      ;
; 0.909 ; reg:pc|sr_out[3]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.068      ; 1.115      ;
; 0.927 ; reg:pc|sr_out[3]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_rom     ; 0.000        ; 0.070      ; 1.135      ;
; 0.930 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.067      ; 1.135      ;
; 0.933 ; reg:pc|sr_out[8]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.069      ; 1.140      ;
; 0.935 ; regbuf:regULA|sr_out[6]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.069      ; 1.142      ;
; 0.941 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg7 ; clk          ; clk_rom     ; 0.000        ; 0.069      ; 1.148      ;
; 0.944 ; reg:pc|sr_out[4]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.068      ; 1.150      ;
; 0.948 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_rom     ; 0.000        ; 0.069      ; 1.155      ;
; 0.950 ; regbuf:regULA|sr_out[7]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.079      ; 1.167      ;
; 0.954 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.067      ; 1.159      ;
; 0.955 ; regbuf:regULA|sr_out[6]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 0.000        ; 0.067      ; 1.160      ;
; 0.956 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.067      ; 1.161      ;
; 0.969 ; regbuf:regULA|sr_out[3]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.071      ; 1.178      ;
; 0.982 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg7 ; clk          ; clk_rom     ; 0.000        ; 0.069      ; 1.189      ;
; 0.985 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.069      ; 1.192      ;
; 0.987 ; regbuf:regULA|sr_out[3]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_rom     ; 0.000        ; 0.073      ; 1.198      ;
; 0.994 ; regbuf:regULA|sr_out[5]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_rom     ; 0.000        ; 0.069      ; 1.201      ;
; 1.005 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 0.000        ; 0.067      ; 1.210      ;
; 1.040 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.067      ; 1.245      ;
; 1.046 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.069      ; 1.253      ;
; 1.058 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_rom     ; 0.000        ; 0.069      ; 1.265      ;
; 1.066 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 0.000        ; 0.067      ; 1.271      ;
; 1.126 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.069      ; 1.333      ;
; 1.137 ; regbuf:regULA|sr_out[5]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.067      ; 1.342      ;
; 1.268 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.067      ; 1.473      ;
; 2.321 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg0 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg1 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a19~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg2 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a20~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg3 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a21~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 0.000        ; -0.017     ; 2.442      ;
+-------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_rom'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg13 ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a15~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 1.124 ; 1.124 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; rst       ; clk        ; -0.024 ; -0.024 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; data[*]   ; clk        ; 10.177 ; 10.177 ; Rise       ; clk             ;
;  data[0]  ; clk        ; 9.558  ; 9.558  ; Rise       ; clk             ;
;  data[1]  ; clk        ; 8.854  ; 8.854  ; Rise       ; clk             ;
;  data[2]  ; clk        ; 9.329  ; 9.329  ; Rise       ; clk             ;
;  data[3]  ; clk        ; 9.086  ; 9.086  ; Rise       ; clk             ;
;  data[4]  ; clk        ; 9.357  ; 9.357  ; Rise       ; clk             ;
;  data[5]  ; clk        ; 9.084  ; 9.084  ; Rise       ; clk             ;
;  data[6]  ; clk        ; 10.165 ; 10.165 ; Rise       ; clk             ;
;  data[7]  ; clk        ; 8.764  ; 8.764  ; Rise       ; clk             ;
;  data[8]  ; clk        ; 8.870  ; 8.870  ; Rise       ; clk             ;
;  data[9]  ; clk        ; 8.548  ; 8.548  ; Rise       ; clk             ;
;  data[10] ; clk        ; 9.232  ; 9.232  ; Rise       ; clk             ;
;  data[11] ; clk        ; 9.065  ; 9.065  ; Rise       ; clk             ;
;  data[12] ; clk        ; 9.244  ; 9.244  ; Rise       ; clk             ;
;  data[13] ; clk        ; 9.156  ; 9.156  ; Rise       ; clk             ;
;  data[14] ; clk        ; 9.285  ; 9.285  ; Rise       ; clk             ;
;  data[15] ; clk        ; 8.593  ; 8.593  ; Rise       ; clk             ;
;  data[16] ; clk        ; 8.790  ; 8.790  ; Rise       ; clk             ;
;  data[17] ; clk        ; 8.652  ; 8.652  ; Rise       ; clk             ;
;  data[18] ; clk        ; 9.017  ; 9.017  ; Rise       ; clk             ;
;  data[19] ; clk        ; 9.290  ; 9.290  ; Rise       ; clk             ;
;  data[20] ; clk        ; 9.204  ; 9.204  ; Rise       ; clk             ;
;  data[21] ; clk        ; 8.560  ; 8.560  ; Rise       ; clk             ;
;  data[22] ; clk        ; 8.984  ; 8.984  ; Rise       ; clk             ;
;  data[23] ; clk        ; 9.382  ; 9.382  ; Rise       ; clk             ;
;  data[24] ; clk        ; 8.793  ; 8.793  ; Rise       ; clk             ;
;  data[25] ; clk        ; 9.710  ; 9.710  ; Rise       ; clk             ;
;  data[26] ; clk        ; 10.177 ; 10.177 ; Rise       ; clk             ;
;  data[27] ; clk        ; 9.019  ; 9.019  ; Rise       ; clk             ;
;  data[28] ; clk        ; 9.731  ; 9.731  ; Rise       ; clk             ;
;  data[29] ; clk        ; 9.250  ; 9.250  ; Rise       ; clk             ;
;  data[30] ; clk        ; 9.214  ; 9.214  ; Rise       ; clk             ;
;  data[31] ; clk        ; 9.431  ; 9.431  ; Rise       ; clk             ;
; data[*]   ; clk_rom    ; 6.938  ; 6.938  ; Rise       ; clk_rom         ;
;  data[0]  ; clk_rom    ; 6.712  ; 6.712  ; Rise       ; clk_rom         ;
;  data[1]  ; clk_rom    ; 6.460  ; 6.460  ; Rise       ; clk_rom         ;
;  data[2]  ; clk_rom    ; 6.701  ; 6.701  ; Rise       ; clk_rom         ;
;  data[3]  ; clk_rom    ; 6.772  ; 6.772  ; Rise       ; clk_rom         ;
;  data[4]  ; clk_rom    ; 6.520  ; 6.520  ; Rise       ; clk_rom         ;
;  data[5]  ; clk_rom    ; 6.416  ; 6.416  ; Rise       ; clk_rom         ;
;  data[6]  ; clk_rom    ; 6.830  ; 6.830  ; Rise       ; clk_rom         ;
;  data[7]  ; clk_rom    ; 6.916  ; 6.916  ; Rise       ; clk_rom         ;
;  data[8]  ; clk_rom    ; 6.365  ; 6.365  ; Rise       ; clk_rom         ;
;  data[9]  ; clk_rom    ; 6.896  ; 6.896  ; Rise       ; clk_rom         ;
;  data[10] ; clk_rom    ; 6.322  ; 6.322  ; Rise       ; clk_rom         ;
;  data[11] ; clk_rom    ; 6.056  ; 6.056  ; Rise       ; clk_rom         ;
;  data[12] ; clk_rom    ; 6.576  ; 6.576  ; Rise       ; clk_rom         ;
;  data[13] ; clk_rom    ; 6.430  ; 6.430  ; Rise       ; clk_rom         ;
;  data[14] ; clk_rom    ; 6.130  ; 6.130  ; Rise       ; clk_rom         ;
;  data[15] ; clk_rom    ; 6.453  ; 6.453  ; Rise       ; clk_rom         ;
;  data[16] ; clk_rom    ; 6.368  ; 6.368  ; Rise       ; clk_rom         ;
;  data[17] ; clk_rom    ; 6.280  ; 6.280  ; Rise       ; clk_rom         ;
;  data[18] ; clk_rom    ; 6.343  ; 6.343  ; Rise       ; clk_rom         ;
;  data[19] ; clk_rom    ; 6.388  ; 6.388  ; Rise       ; clk_rom         ;
;  data[20] ; clk_rom    ; 6.707  ; 6.707  ; Rise       ; clk_rom         ;
;  data[21] ; clk_rom    ; 6.240  ; 6.240  ; Rise       ; clk_rom         ;
;  data[22] ; clk_rom    ; 6.686  ; 6.686  ; Rise       ; clk_rom         ;
;  data[23] ; clk_rom    ; 6.297  ; 6.297  ; Rise       ; clk_rom         ;
;  data[24] ; clk_rom    ; 6.644  ; 6.644  ; Rise       ; clk_rom         ;
;  data[25] ; clk_rom    ; 6.644  ; 6.644  ; Rise       ; clk_rom         ;
;  data[26] ; clk_rom    ; 6.273  ; 6.273  ; Rise       ; clk_rom         ;
;  data[27] ; clk_rom    ; 6.215  ; 6.215  ; Rise       ; clk_rom         ;
;  data[28] ; clk_rom    ; 6.859  ; 6.859  ; Rise       ; clk_rom         ;
;  data[29] ; clk_rom    ; 6.277  ; 6.277  ; Rise       ; clk_rom         ;
;  data[30] ; clk_rom    ; 6.321  ; 6.321  ; Rise       ; clk_rom         ;
;  data[31] ; clk_rom    ; 6.938  ; 6.938  ; Rise       ; clk_rom         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; data[*]   ; clk        ; 4.034 ; 4.034 ; Rise       ; clk             ;
;  data[0]  ; clk        ; 4.704 ; 4.704 ; Rise       ; clk             ;
;  data[1]  ; clk        ; 4.835 ; 4.835 ; Rise       ; clk             ;
;  data[2]  ; clk        ; 4.494 ; 4.494 ; Rise       ; clk             ;
;  data[3]  ; clk        ; 4.661 ; 4.661 ; Rise       ; clk             ;
;  data[4]  ; clk        ; 4.821 ; 4.821 ; Rise       ; clk             ;
;  data[5]  ; clk        ; 4.493 ; 4.493 ; Rise       ; clk             ;
;  data[6]  ; clk        ; 4.631 ; 4.631 ; Rise       ; clk             ;
;  data[7]  ; clk        ; 4.433 ; 4.433 ; Rise       ; clk             ;
;  data[8]  ; clk        ; 4.698 ; 4.698 ; Rise       ; clk             ;
;  data[9]  ; clk        ; 4.679 ; 4.679 ; Rise       ; clk             ;
;  data[10] ; clk        ; 4.877 ; 4.877 ; Rise       ; clk             ;
;  data[11] ; clk        ; 4.797 ; 4.797 ; Rise       ; clk             ;
;  data[12] ; clk        ; 4.848 ; 4.848 ; Rise       ; clk             ;
;  data[13] ; clk        ; 5.048 ; 5.048 ; Rise       ; clk             ;
;  data[14] ; clk        ; 4.136 ; 4.136 ; Rise       ; clk             ;
;  data[15] ; clk        ; 5.001 ; 5.001 ; Rise       ; clk             ;
;  data[16] ; clk        ; 4.195 ; 4.195 ; Rise       ; clk             ;
;  data[17] ; clk        ; 4.437 ; 4.437 ; Rise       ; clk             ;
;  data[18] ; clk        ; 4.694 ; 4.694 ; Rise       ; clk             ;
;  data[19] ; clk        ; 4.487 ; 4.487 ; Rise       ; clk             ;
;  data[20] ; clk        ; 4.443 ; 4.443 ; Rise       ; clk             ;
;  data[21] ; clk        ; 4.034 ; 4.034 ; Rise       ; clk             ;
;  data[22] ; clk        ; 4.722 ; 4.722 ; Rise       ; clk             ;
;  data[23] ; clk        ; 4.598 ; 4.598 ; Rise       ; clk             ;
;  data[24] ; clk        ; 4.259 ; 4.259 ; Rise       ; clk             ;
;  data[25] ; clk        ; 4.935 ; 4.935 ; Rise       ; clk             ;
;  data[26] ; clk        ; 4.423 ; 4.423 ; Rise       ; clk             ;
;  data[27] ; clk        ; 4.445 ; 4.445 ; Rise       ; clk             ;
;  data[28] ; clk        ; 4.603 ; 4.603 ; Rise       ; clk             ;
;  data[29] ; clk        ; 4.410 ; 4.410 ; Rise       ; clk             ;
;  data[30] ; clk        ; 4.323 ; 4.323 ; Rise       ; clk             ;
;  data[31] ; clk        ; 4.654 ; 4.654 ; Rise       ; clk             ;
; data[*]   ; clk_rom    ; 6.056 ; 6.056 ; Rise       ; clk_rom         ;
;  data[0]  ; clk_rom    ; 6.712 ; 6.712 ; Rise       ; clk_rom         ;
;  data[1]  ; clk_rom    ; 6.460 ; 6.460 ; Rise       ; clk_rom         ;
;  data[2]  ; clk_rom    ; 6.701 ; 6.701 ; Rise       ; clk_rom         ;
;  data[3]  ; clk_rom    ; 6.772 ; 6.772 ; Rise       ; clk_rom         ;
;  data[4]  ; clk_rom    ; 6.520 ; 6.520 ; Rise       ; clk_rom         ;
;  data[5]  ; clk_rom    ; 6.416 ; 6.416 ; Rise       ; clk_rom         ;
;  data[6]  ; clk_rom    ; 6.830 ; 6.830 ; Rise       ; clk_rom         ;
;  data[7]  ; clk_rom    ; 6.916 ; 6.916 ; Rise       ; clk_rom         ;
;  data[8]  ; clk_rom    ; 6.365 ; 6.365 ; Rise       ; clk_rom         ;
;  data[9]  ; clk_rom    ; 6.896 ; 6.896 ; Rise       ; clk_rom         ;
;  data[10] ; clk_rom    ; 6.322 ; 6.322 ; Rise       ; clk_rom         ;
;  data[11] ; clk_rom    ; 6.056 ; 6.056 ; Rise       ; clk_rom         ;
;  data[12] ; clk_rom    ; 6.576 ; 6.576 ; Rise       ; clk_rom         ;
;  data[13] ; clk_rom    ; 6.430 ; 6.430 ; Rise       ; clk_rom         ;
;  data[14] ; clk_rom    ; 6.130 ; 6.130 ; Rise       ; clk_rom         ;
;  data[15] ; clk_rom    ; 6.453 ; 6.453 ; Rise       ; clk_rom         ;
;  data[16] ; clk_rom    ; 6.368 ; 6.368 ; Rise       ; clk_rom         ;
;  data[17] ; clk_rom    ; 6.280 ; 6.280 ; Rise       ; clk_rom         ;
;  data[18] ; clk_rom    ; 6.343 ; 6.343 ; Rise       ; clk_rom         ;
;  data[19] ; clk_rom    ; 6.388 ; 6.388 ; Rise       ; clk_rom         ;
;  data[20] ; clk_rom    ; 6.707 ; 6.707 ; Rise       ; clk_rom         ;
;  data[21] ; clk_rom    ; 6.240 ; 6.240 ; Rise       ; clk_rom         ;
;  data[22] ; clk_rom    ; 6.686 ; 6.686 ; Rise       ; clk_rom         ;
;  data[23] ; clk_rom    ; 6.297 ; 6.297 ; Rise       ; clk_rom         ;
;  data[24] ; clk_rom    ; 6.644 ; 6.644 ; Rise       ; clk_rom         ;
;  data[25] ; clk_rom    ; 6.644 ; 6.644 ; Rise       ; clk_rom         ;
;  data[26] ; clk_rom    ; 6.273 ; 6.273 ; Rise       ; clk_rom         ;
;  data[27] ; clk_rom    ; 6.215 ; 6.215 ; Rise       ; clk_rom         ;
;  data[28] ; clk_rom    ; 6.859 ; 6.859 ; Rise       ; clk_rom         ;
;  data[29] ; clk_rom    ; 6.277 ; 6.277 ; Rise       ; clk_rom         ;
;  data[30] ; clk_rom    ; 6.321 ; 6.321 ; Rise       ; clk_rom         ;
;  data[31] ; clk_rom    ; 6.938 ; 6.938 ; Rise       ; clk_rom         ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; debug[0]   ; data[0]     ; 6.132 ; 6.132 ; 6.132 ; 6.132 ;
; debug[0]   ; data[1]     ; 6.328 ; 6.328 ; 6.328 ; 6.328 ;
; debug[0]   ; data[2]     ; 5.963 ; 5.963 ; 5.963 ; 5.963 ;
; debug[0]   ; data[3]     ; 6.237 ; 6.237 ; 6.237 ; 6.237 ;
; debug[0]   ; data[4]     ; 6.475 ; 6.475 ; 6.475 ; 6.475 ;
; debug[0]   ; data[5]     ; 6.051 ; 6.051 ; 6.051 ; 6.051 ;
; debug[0]   ; data[6]     ; 6.277 ; 6.277 ; 6.277 ; 6.277 ;
; debug[0]   ; data[7]     ; 6.115 ; 6.115 ; 6.115 ; 6.115 ;
; debug[0]   ; data[8]     ; 6.010 ; 6.010 ; 6.010 ; 6.010 ;
; debug[0]   ; data[9]     ; 6.700 ; 6.700 ; 6.700 ; 6.700 ;
; debug[0]   ; data[10]    ; 6.153 ; 6.153 ; 6.153 ; 6.153 ;
; debug[0]   ; data[11]    ; 6.072 ; 6.072 ; 6.072 ; 6.072 ;
; debug[0]   ; data[12]    ; 6.717 ; 6.717 ; 6.717 ; 6.717 ;
; debug[0]   ; data[13]    ; 6.240 ; 6.240 ; 6.240 ; 6.240 ;
; debug[0]   ; data[14]    ; 6.572 ; 6.572 ; 6.572 ; 6.572 ;
; debug[0]   ; data[15]    ; 6.053 ; 6.053 ; 6.053 ; 6.053 ;
; debug[0]   ; data[16]    ; 6.585 ; 6.585 ; 6.585 ; 6.585 ;
; debug[0]   ; data[17]    ; 6.326 ; 6.326 ; 6.326 ; 6.326 ;
; debug[0]   ; data[18]    ; 6.008 ; 6.008 ; 6.008 ; 6.008 ;
; debug[0]   ; data[19]    ; 6.308 ; 6.308 ; 6.308 ; 6.308 ;
; debug[0]   ; data[20]    ; 6.201 ; 6.201 ; 6.201 ; 6.201 ;
; debug[0]   ; data[21]    ; 5.945 ; 5.945 ; 5.945 ; 5.945 ;
; debug[0]   ; data[22]    ; 6.141 ; 6.141 ; 6.141 ; 6.141 ;
; debug[0]   ; data[23]    ; 5.894 ; 5.894 ; 5.894 ; 5.894 ;
; debug[0]   ; data[24]    ; 6.235 ; 6.235 ; 6.235 ; 6.235 ;
; debug[0]   ; data[25]    ; 6.140 ; 6.140 ; 6.140 ; 6.140 ;
; debug[0]   ; data[26]    ; 6.296 ; 6.296 ; 6.296 ; 6.296 ;
; debug[0]   ; data[27]    ; 5.862 ; 5.862 ; 5.862 ; 5.862 ;
; debug[0]   ; data[28]    ; 6.323 ; 6.323 ; 6.323 ; 6.323 ;
; debug[0]   ; data[29]    ; 6.005 ; 6.005 ; 6.005 ; 6.005 ;
; debug[0]   ; data[30]    ; 6.275 ; 6.275 ; 6.275 ; 6.275 ;
; debug[0]   ; data[31]    ; 5.980 ; 5.980 ; 5.980 ; 5.980 ;
; debug[1]   ; data[0]     ; 6.229 ; 6.229 ; 6.229 ; 6.229 ;
; debug[1]   ; data[1]     ; 6.425 ; 6.425 ; 6.425 ; 6.425 ;
; debug[1]   ; data[2]     ; 5.956 ; 5.956 ; 5.956 ; 5.956 ;
; debug[1]   ; data[3]     ; 6.135 ; 6.135 ; 6.135 ; 6.135 ;
; debug[1]   ; data[4]     ; 6.873 ; 6.873 ; 6.873 ; 6.873 ;
; debug[1]   ; data[5]     ; 6.171 ; 6.171 ; 6.171 ; 6.171 ;
; debug[1]   ; data[6]     ; 6.364 ; 6.364 ; 6.364 ; 6.364 ;
; debug[1]   ; data[7]     ; 6.232 ; 6.232 ; 6.232 ; 6.232 ;
; debug[1]   ; data[8]     ; 5.868 ; 5.868 ; 5.868 ; 5.868 ;
; debug[1]   ; data[9]     ; 6.725 ; 6.725 ; 6.725 ; 6.725 ;
; debug[1]   ; data[10]    ; 6.343 ; 6.343 ; 6.343 ; 6.343 ;
; debug[1]   ; data[11]    ; 5.824 ; 5.824 ; 5.824 ; 5.824 ;
; debug[1]   ; data[12]    ; 6.391 ; 6.391 ; 6.391 ; 6.391 ;
; debug[1]   ; data[13]    ; 6.293 ; 6.293 ; 6.293 ; 6.293 ;
; debug[1]   ; data[14]    ; 6.485 ; 6.485 ; 6.485 ; 6.485 ;
; debug[1]   ; data[15]    ; 5.952 ; 5.952 ; 5.952 ; 5.952 ;
; debug[1]   ; data[16]    ; 6.410 ; 6.410 ; 6.410 ; 6.410 ;
; debug[1]   ; data[17]    ; 6.267 ; 6.267 ; 6.267 ; 6.267 ;
; debug[1]   ; data[18]    ; 6.034 ; 6.034 ; 6.034 ; 6.034 ;
; debug[1]   ; data[19]    ; 6.249 ; 6.249 ; 6.249 ; 6.249 ;
; debug[1]   ; data[20]    ; 6.116 ; 6.116 ; 6.116 ; 6.116 ;
; debug[1]   ; data[21]    ; 5.871 ; 5.871 ; 5.871 ; 5.871 ;
; debug[1]   ; data[22]    ; 5.975 ; 5.975 ; 5.975 ; 5.975 ;
; debug[1]   ; data[23]    ; 5.941 ; 5.941 ; 5.941 ; 5.941 ;
; debug[1]   ; data[24]    ; 5.954 ; 5.954 ; 5.954 ; 5.954 ;
; debug[1]   ; data[25]    ; 6.315 ; 6.315 ; 6.315 ; 6.315 ;
; debug[1]   ; data[26]    ; 6.351 ; 6.351 ; 6.351 ; 6.351 ;
; debug[1]   ; data[27]    ; 5.729 ; 5.729 ; 5.729 ; 5.729 ;
; debug[1]   ; data[28]    ; 6.368 ; 6.368 ; 6.368 ; 6.368 ;
; debug[1]   ; data[29]    ; 5.924 ; 5.924 ; 5.924 ; 5.924 ;
; debug[1]   ; data[30]    ; 6.237 ; 6.237 ; 6.237 ; 6.237 ;
; debug[1]   ; data[31]    ; 6.153 ; 6.153 ; 6.153 ; 6.153 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; debug[0]   ; data[0]     ; 6.132 ; 6.132 ; 6.132 ; 6.132 ;
; debug[0]   ; data[1]     ; 5.742 ; 5.742 ; 5.742 ; 5.742 ;
; debug[0]   ; data[2]     ; 5.963 ; 5.963 ; 5.963 ; 5.963 ;
; debug[0]   ; data[3]     ; 5.942 ; 5.942 ; 5.942 ; 5.942 ;
; debug[0]   ; data[4]     ; 6.475 ; 6.475 ; 6.475 ; 6.475 ;
; debug[0]   ; data[5]     ; 5.972 ; 5.972 ; 5.972 ; 5.972 ;
; debug[0]   ; data[6]     ; 6.277 ; 6.277 ; 6.277 ; 6.277 ;
; debug[0]   ; data[7]     ; 5.826 ; 5.826 ; 5.826 ; 5.826 ;
; debug[0]   ; data[8]     ; 6.010 ; 6.010 ; 6.010 ; 6.010 ;
; debug[0]   ; data[9]     ; 5.597 ; 5.597 ; 5.597 ; 5.597 ;
; debug[0]   ; data[10]    ; 6.153 ; 6.153 ; 6.153 ; 6.153 ;
; debug[0]   ; data[11]    ; 5.786 ; 5.786 ; 5.786 ; 5.786 ;
; debug[0]   ; data[12]    ; 6.717 ; 6.717 ; 6.717 ; 6.717 ;
; debug[0]   ; data[13]    ; 5.824 ; 5.824 ; 5.824 ; 5.824 ;
; debug[0]   ; data[14]    ; 6.572 ; 6.572 ; 6.572 ; 6.572 ;
; debug[0]   ; data[15]    ; 5.713 ; 5.713 ; 5.713 ; 5.713 ;
; debug[0]   ; data[16]    ; 6.585 ; 6.585 ; 6.585 ; 6.585 ;
; debug[0]   ; data[17]    ; 6.047 ; 6.047 ; 6.047 ; 6.047 ;
; debug[0]   ; data[18]    ; 6.008 ; 6.008 ; 6.008 ; 6.008 ;
; debug[0]   ; data[19]    ; 5.900 ; 5.900 ; 5.900 ; 5.900 ;
; debug[0]   ; data[20]    ; 6.201 ; 6.201 ; 6.201 ; 6.201 ;
; debug[0]   ; data[21]    ; 5.784 ; 5.784 ; 5.784 ; 5.784 ;
; debug[0]   ; data[22]    ; 6.141 ; 6.141 ; 6.141 ; 6.141 ;
; debug[0]   ; data[23]    ; 5.729 ; 5.729 ; 5.729 ; 5.729 ;
; debug[0]   ; data[24]    ; 6.235 ; 6.235 ; 6.235 ; 6.235 ;
; debug[0]   ; data[25]    ; 5.922 ; 5.922 ; 5.922 ; 5.922 ;
; debug[0]   ; data[26]    ; 6.296 ; 6.296 ; 6.296 ; 6.296 ;
; debug[0]   ; data[27]    ; 5.703 ; 5.703 ; 5.703 ; 5.703 ;
; debug[0]   ; data[28]    ; 6.323 ; 6.323 ; 6.323 ; 6.323 ;
; debug[0]   ; data[29]    ; 5.725 ; 5.725 ; 5.725 ; 5.725 ;
; debug[0]   ; data[30]    ; 6.275 ; 6.275 ; 6.275 ; 6.275 ;
; debug[0]   ; data[31]    ; 5.699 ; 5.699 ; 5.699 ; 5.699 ;
; debug[1]   ; data[0]     ; 5.900 ; 5.900 ; 5.900 ; 5.900 ;
; debug[1]   ; data[1]     ; 6.425 ; 6.425 ; 6.425 ; 6.425 ;
; debug[1]   ; data[2]     ; 5.917 ; 5.917 ; 5.917 ; 5.917 ;
; debug[1]   ; data[3]     ; 6.135 ; 6.135 ; 6.135 ; 6.135 ;
; debug[1]   ; data[4]     ; 5.478 ; 5.478 ; 5.478 ; 5.478 ;
; debug[1]   ; data[5]     ; 6.171 ; 6.171 ; 6.171 ; 6.171 ;
; debug[1]   ; data[6]     ; 5.683 ; 5.683 ; 5.683 ; 5.683 ;
; debug[1]   ; data[7]     ; 6.232 ; 6.232 ; 6.232 ; 6.232 ;
; debug[1]   ; data[8]     ; 5.579 ; 5.579 ; 5.579 ; 5.579 ;
; debug[1]   ; data[9]     ; 6.725 ; 6.725 ; 6.725 ; 6.725 ;
; debug[1]   ; data[10]    ; 5.940 ; 5.940 ; 5.940 ; 5.940 ;
; debug[1]   ; data[11]    ; 5.824 ; 5.824 ; 5.824 ; 5.824 ;
; debug[1]   ; data[12]    ; 5.682 ; 5.682 ; 5.682 ; 5.682 ;
; debug[1]   ; data[13]    ; 6.293 ; 6.293 ; 6.293 ; 6.293 ;
; debug[1]   ; data[14]    ; 5.536 ; 5.536 ; 5.536 ; 5.536 ;
; debug[1]   ; data[15]    ; 5.952 ; 5.952 ; 5.952 ; 5.952 ;
; debug[1]   ; data[16]    ; 5.892 ; 5.892 ; 5.892 ; 5.892 ;
; debug[1]   ; data[17]    ; 6.267 ; 6.267 ; 6.267 ; 6.267 ;
; debug[1]   ; data[18]    ; 5.741 ; 5.741 ; 5.741 ; 5.741 ;
; debug[1]   ; data[19]    ; 6.249 ; 6.249 ; 6.249 ; 6.249 ;
; debug[1]   ; data[20]    ; 5.673 ; 5.673 ; 5.673 ; 5.673 ;
; debug[1]   ; data[21]    ; 5.871 ; 5.871 ; 5.871 ; 5.871 ;
; debug[1]   ; data[22]    ; 5.698 ; 5.698 ; 5.698 ; 5.698 ;
; debug[1]   ; data[23]    ; 5.941 ; 5.941 ; 5.941 ; 5.941 ;
; debug[1]   ; data[24]    ; 5.611 ; 5.611 ; 5.611 ; 5.611 ;
; debug[1]   ; data[25]    ; 6.315 ; 6.315 ; 6.315 ; 6.315 ;
; debug[1]   ; data[26]    ; 5.775 ; 5.775 ; 5.775 ; 5.775 ;
; debug[1]   ; data[27]    ; 5.729 ; 5.729 ; 5.729 ; 5.729 ;
; debug[1]   ; data[28]    ; 5.904 ; 5.904 ; 5.904 ; 5.904 ;
; debug[1]   ; data[29]    ; 5.924 ; 5.924 ; 5.924 ; 5.924 ;
; debug[1]   ; data[30]    ; 5.803 ; 5.803 ; 5.803 ; 5.803 ;
; debug[1]   ; data[31]    ; 6.153 ; 6.153 ; 6.153 ; 6.153 ;
+------------+-------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -14.013   ; 0.238 ; N/A      ; N/A     ; -2.000              ;
;  clk             ; -14.013   ; 0.238 ; N/A      ; N/A     ; -1.627              ;
;  clk_rom         ; -2.121    ; 0.252 ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS  ; -1842.559 ; 0.0   ; 0.0      ; 0.0     ; -1059.86            ;
;  clk             ; -1748.778 ; 0.000 ; N/A      ; N/A     ; -730.480            ;
;  clk_rom         ; -93.781   ; 0.000 ; N/A      ; N/A     ; -329.380            ;
+------------------+-----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 2.812 ; 2.812 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; rst       ; clk        ; -0.024 ; -0.024 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; data[*]   ; clk        ; 21.196 ; 21.196 ; Rise       ; clk             ;
;  data[0]  ; clk        ; 19.403 ; 19.403 ; Rise       ; clk             ;
;  data[1]  ; clk        ; 18.184 ; 18.184 ; Rise       ; clk             ;
;  data[2]  ; clk        ; 19.307 ; 19.307 ; Rise       ; clk             ;
;  data[3]  ; clk        ; 18.861 ; 18.861 ; Rise       ; clk             ;
;  data[4]  ; clk        ; 19.469 ; 19.469 ; Rise       ; clk             ;
;  data[5]  ; clk        ; 18.760 ; 18.760 ; Rise       ; clk             ;
;  data[6]  ; clk        ; 21.196 ; 21.196 ; Rise       ; clk             ;
;  data[7]  ; clk        ; 18.115 ; 18.115 ; Rise       ; clk             ;
;  data[8]  ; clk        ; 18.408 ; 18.408 ; Rise       ; clk             ;
;  data[9]  ; clk        ; 17.698 ; 17.698 ; Rise       ; clk             ;
;  data[10] ; clk        ; 19.187 ; 19.187 ; Rise       ; clk             ;
;  data[11] ; clk        ; 18.728 ; 18.728 ; Rise       ; clk             ;
;  data[12] ; clk        ; 19.203 ; 19.203 ; Rise       ; clk             ;
;  data[13] ; clk        ; 19.000 ; 19.000 ; Rise       ; clk             ;
;  data[14] ; clk        ; 19.208 ; 19.208 ; Rise       ; clk             ;
;  data[15] ; clk        ; 17.649 ; 17.649 ; Rise       ; clk             ;
;  data[16] ; clk        ; 18.128 ; 18.128 ; Rise       ; clk             ;
;  data[17] ; clk        ; 17.745 ; 17.745 ; Rise       ; clk             ;
;  data[18] ; clk        ; 18.672 ; 18.672 ; Rise       ; clk             ;
;  data[19] ; clk        ; 19.134 ; 19.134 ; Rise       ; clk             ;
;  data[20] ; clk        ; 18.958 ; 18.958 ; Rise       ; clk             ;
;  data[21] ; clk        ; 17.603 ; 17.603 ; Rise       ; clk             ;
;  data[22] ; clk        ; 18.538 ; 18.538 ; Rise       ; clk             ;
;  data[23] ; clk        ; 19.200 ; 19.200 ; Rise       ; clk             ;
;  data[24] ; clk        ; 18.073 ; 18.073 ; Rise       ; clk             ;
;  data[25] ; clk        ; 19.913 ; 19.913 ; Rise       ; clk             ;
;  data[26] ; clk        ; 20.978 ; 20.978 ; Rise       ; clk             ;
;  data[27] ; clk        ; 18.498 ; 18.498 ; Rise       ; clk             ;
;  data[28] ; clk        ; 19.810 ; 19.810 ; Rise       ; clk             ;
;  data[29] ; clk        ; 18.926 ; 18.926 ; Rise       ; clk             ;
;  data[30] ; clk        ; 18.832 ; 18.832 ; Rise       ; clk             ;
;  data[31] ; clk        ; 19.241 ; 19.241 ; Rise       ; clk             ;
; data[*]   ; clk_rom    ; 12.370 ; 12.370 ; Rise       ; clk_rom         ;
;  data[0]  ; clk_rom    ; 11.906 ; 11.906 ; Rise       ; clk_rom         ;
;  data[1]  ; clk_rom    ; 11.391 ; 11.391 ; Rise       ; clk_rom         ;
;  data[2]  ; clk_rom    ; 11.951 ; 11.951 ; Rise       ; clk_rom         ;
;  data[3]  ; clk_rom    ; 12.072 ; 12.072 ; Rise       ; clk_rom         ;
;  data[4]  ; clk_rom    ; 11.573 ; 11.573 ; Rise       ; clk_rom         ;
;  data[5]  ; clk_rom    ; 11.331 ; 11.331 ; Rise       ; clk_rom         ;
;  data[6]  ; clk_rom    ; 12.096 ; 12.096 ; Rise       ; clk_rom         ;
;  data[7]  ; clk_rom    ; 12.360 ; 12.360 ; Rise       ; clk_rom         ;
;  data[8]  ; clk_rom    ; 11.209 ; 11.209 ; Rise       ; clk_rom         ;
;  data[9]  ; clk_rom    ; 12.240 ; 12.240 ; Rise       ; clk_rom         ;
;  data[10] ; clk_rom    ; 11.137 ; 11.137 ; Rise       ; clk_rom         ;
;  data[11] ; clk_rom    ; 10.567 ; 10.567 ; Rise       ; clk_rom         ;
;  data[12] ; clk_rom    ; 11.662 ; 11.662 ; Rise       ; clk_rom         ;
;  data[13] ; clk_rom    ; 11.345 ; 11.345 ; Rise       ; clk_rom         ;
;  data[14] ; clk_rom    ; 10.741 ; 10.741 ; Rise       ; clk_rom         ;
;  data[15] ; clk_rom    ; 11.424 ; 11.424 ; Rise       ; clk_rom         ;
;  data[16] ; clk_rom    ; 11.277 ; 11.277 ; Rise       ; clk_rom         ;
;  data[17] ; clk_rom    ; 10.988 ; 10.988 ; Rise       ; clk_rom         ;
;  data[18] ; clk_rom    ; 11.122 ; 11.122 ; Rise       ; clk_rom         ;
;  data[19] ; clk_rom    ; 11.255 ; 11.255 ; Rise       ; clk_rom         ;
;  data[20] ; clk_rom    ; 11.926 ; 11.926 ; Rise       ; clk_rom         ;
;  data[21] ; clk_rom    ; 10.934 ; 10.934 ; Rise       ; clk_rom         ;
;  data[22] ; clk_rom    ; 11.932 ; 11.932 ; Rise       ; clk_rom         ;
;  data[23] ; clk_rom    ; 11.062 ; 11.062 ; Rise       ; clk_rom         ;
;  data[24] ; clk_rom    ; 11.796 ; 11.796 ; Rise       ; clk_rom         ;
;  data[25] ; clk_rom    ; 11.755 ; 11.755 ; Rise       ; clk_rom         ;
;  data[26] ; clk_rom    ; 11.015 ; 11.015 ; Rise       ; clk_rom         ;
;  data[27] ; clk_rom    ; 10.908 ; 10.908 ; Rise       ; clk_rom         ;
;  data[28] ; clk_rom    ; 12.231 ; 12.231 ; Rise       ; clk_rom         ;
;  data[29] ; clk_rom    ; 11.012 ; 11.012 ; Rise       ; clk_rom         ;
;  data[30] ; clk_rom    ; 11.098 ; 11.098 ; Rise       ; clk_rom         ;
;  data[31] ; clk_rom    ; 12.370 ; 12.370 ; Rise       ; clk_rom         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; data[*]   ; clk        ; 4.034 ; 4.034 ; Rise       ; clk             ;
;  data[0]  ; clk        ; 4.704 ; 4.704 ; Rise       ; clk             ;
;  data[1]  ; clk        ; 4.835 ; 4.835 ; Rise       ; clk             ;
;  data[2]  ; clk        ; 4.494 ; 4.494 ; Rise       ; clk             ;
;  data[3]  ; clk        ; 4.661 ; 4.661 ; Rise       ; clk             ;
;  data[4]  ; clk        ; 4.821 ; 4.821 ; Rise       ; clk             ;
;  data[5]  ; clk        ; 4.493 ; 4.493 ; Rise       ; clk             ;
;  data[6]  ; clk        ; 4.631 ; 4.631 ; Rise       ; clk             ;
;  data[7]  ; clk        ; 4.433 ; 4.433 ; Rise       ; clk             ;
;  data[8]  ; clk        ; 4.698 ; 4.698 ; Rise       ; clk             ;
;  data[9]  ; clk        ; 4.679 ; 4.679 ; Rise       ; clk             ;
;  data[10] ; clk        ; 4.877 ; 4.877 ; Rise       ; clk             ;
;  data[11] ; clk        ; 4.797 ; 4.797 ; Rise       ; clk             ;
;  data[12] ; clk        ; 4.848 ; 4.848 ; Rise       ; clk             ;
;  data[13] ; clk        ; 5.048 ; 5.048 ; Rise       ; clk             ;
;  data[14] ; clk        ; 4.136 ; 4.136 ; Rise       ; clk             ;
;  data[15] ; clk        ; 5.001 ; 5.001 ; Rise       ; clk             ;
;  data[16] ; clk        ; 4.195 ; 4.195 ; Rise       ; clk             ;
;  data[17] ; clk        ; 4.437 ; 4.437 ; Rise       ; clk             ;
;  data[18] ; clk        ; 4.694 ; 4.694 ; Rise       ; clk             ;
;  data[19] ; clk        ; 4.487 ; 4.487 ; Rise       ; clk             ;
;  data[20] ; clk        ; 4.443 ; 4.443 ; Rise       ; clk             ;
;  data[21] ; clk        ; 4.034 ; 4.034 ; Rise       ; clk             ;
;  data[22] ; clk        ; 4.722 ; 4.722 ; Rise       ; clk             ;
;  data[23] ; clk        ; 4.598 ; 4.598 ; Rise       ; clk             ;
;  data[24] ; clk        ; 4.259 ; 4.259 ; Rise       ; clk             ;
;  data[25] ; clk        ; 4.935 ; 4.935 ; Rise       ; clk             ;
;  data[26] ; clk        ; 4.423 ; 4.423 ; Rise       ; clk             ;
;  data[27] ; clk        ; 4.445 ; 4.445 ; Rise       ; clk             ;
;  data[28] ; clk        ; 4.603 ; 4.603 ; Rise       ; clk             ;
;  data[29] ; clk        ; 4.410 ; 4.410 ; Rise       ; clk             ;
;  data[30] ; clk        ; 4.323 ; 4.323 ; Rise       ; clk             ;
;  data[31] ; clk        ; 4.654 ; 4.654 ; Rise       ; clk             ;
; data[*]   ; clk_rom    ; 6.056 ; 6.056 ; Rise       ; clk_rom         ;
;  data[0]  ; clk_rom    ; 6.712 ; 6.712 ; Rise       ; clk_rom         ;
;  data[1]  ; clk_rom    ; 6.460 ; 6.460 ; Rise       ; clk_rom         ;
;  data[2]  ; clk_rom    ; 6.701 ; 6.701 ; Rise       ; clk_rom         ;
;  data[3]  ; clk_rom    ; 6.772 ; 6.772 ; Rise       ; clk_rom         ;
;  data[4]  ; clk_rom    ; 6.520 ; 6.520 ; Rise       ; clk_rom         ;
;  data[5]  ; clk_rom    ; 6.416 ; 6.416 ; Rise       ; clk_rom         ;
;  data[6]  ; clk_rom    ; 6.830 ; 6.830 ; Rise       ; clk_rom         ;
;  data[7]  ; clk_rom    ; 6.916 ; 6.916 ; Rise       ; clk_rom         ;
;  data[8]  ; clk_rom    ; 6.365 ; 6.365 ; Rise       ; clk_rom         ;
;  data[9]  ; clk_rom    ; 6.896 ; 6.896 ; Rise       ; clk_rom         ;
;  data[10] ; clk_rom    ; 6.322 ; 6.322 ; Rise       ; clk_rom         ;
;  data[11] ; clk_rom    ; 6.056 ; 6.056 ; Rise       ; clk_rom         ;
;  data[12] ; clk_rom    ; 6.576 ; 6.576 ; Rise       ; clk_rom         ;
;  data[13] ; clk_rom    ; 6.430 ; 6.430 ; Rise       ; clk_rom         ;
;  data[14] ; clk_rom    ; 6.130 ; 6.130 ; Rise       ; clk_rom         ;
;  data[15] ; clk_rom    ; 6.453 ; 6.453 ; Rise       ; clk_rom         ;
;  data[16] ; clk_rom    ; 6.368 ; 6.368 ; Rise       ; clk_rom         ;
;  data[17] ; clk_rom    ; 6.280 ; 6.280 ; Rise       ; clk_rom         ;
;  data[18] ; clk_rom    ; 6.343 ; 6.343 ; Rise       ; clk_rom         ;
;  data[19] ; clk_rom    ; 6.388 ; 6.388 ; Rise       ; clk_rom         ;
;  data[20] ; clk_rom    ; 6.707 ; 6.707 ; Rise       ; clk_rom         ;
;  data[21] ; clk_rom    ; 6.240 ; 6.240 ; Rise       ; clk_rom         ;
;  data[22] ; clk_rom    ; 6.686 ; 6.686 ; Rise       ; clk_rom         ;
;  data[23] ; clk_rom    ; 6.297 ; 6.297 ; Rise       ; clk_rom         ;
;  data[24] ; clk_rom    ; 6.644 ; 6.644 ; Rise       ; clk_rom         ;
;  data[25] ; clk_rom    ; 6.644 ; 6.644 ; Rise       ; clk_rom         ;
;  data[26] ; clk_rom    ; 6.273 ; 6.273 ; Rise       ; clk_rom         ;
;  data[27] ; clk_rom    ; 6.215 ; 6.215 ; Rise       ; clk_rom         ;
;  data[28] ; clk_rom    ; 6.859 ; 6.859 ; Rise       ; clk_rom         ;
;  data[29] ; clk_rom    ; 6.277 ; 6.277 ; Rise       ; clk_rom         ;
;  data[30] ; clk_rom    ; 6.321 ; 6.321 ; Rise       ; clk_rom         ;
;  data[31] ; clk_rom    ; 6.938 ; 6.938 ; Rise       ; clk_rom         ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; debug[0]   ; data[0]     ; 11.327 ; 11.327 ; 11.327 ; 11.327 ;
; debug[0]   ; data[1]     ; 11.745 ; 11.745 ; 11.745 ; 11.745 ;
; debug[0]   ; data[2]     ; 10.948 ; 10.948 ; 10.948 ; 10.948 ;
; debug[0]   ; data[3]     ; 11.537 ; 11.537 ; 11.537 ; 11.537 ;
; debug[0]   ; data[4]     ; 12.079 ; 12.079 ; 12.079 ; 12.079 ;
; debug[0]   ; data[5]     ; 11.102 ; 11.102 ; 11.102 ; 11.102 ;
; debug[0]   ; data[6]     ; 11.642 ; 11.642 ; 11.642 ; 11.642 ;
; debug[0]   ; data[7]     ; 11.250 ; 11.250 ; 11.250 ; 11.250 ;
; debug[0]   ; data[8]     ; 11.055 ; 11.055 ; 11.055 ; 11.055 ;
; debug[0]   ; data[9]     ; 12.488 ; 12.488 ; 12.488 ; 12.488 ;
; debug[0]   ; data[10]    ; 11.311 ; 11.311 ; 11.311 ; 11.311 ;
; debug[0]   ; data[11]    ; 11.184 ; 11.184 ; 11.184 ; 11.184 ;
; debug[0]   ; data[12]    ; 12.608 ; 12.608 ; 12.608 ; 12.608 ;
; debug[0]   ; data[13]    ; 11.531 ; 11.531 ; 11.531 ; 11.531 ;
; debug[0]   ; data[14]    ; 12.259 ; 12.259 ; 12.259 ; 12.259 ;
; debug[0]   ; data[15]    ; 11.155 ; 11.155 ; 11.155 ; 11.155 ;
; debug[0]   ; data[16]    ; 12.238 ; 12.238 ; 12.238 ; 12.238 ;
; debug[0]   ; data[17]    ; 11.643 ; 11.643 ; 11.643 ; 11.643 ;
; debug[0]   ; data[18]    ; 11.017 ; 11.017 ; 11.017 ; 11.017 ;
; debug[0]   ; data[19]    ; 11.625 ; 11.625 ; 11.625 ; 11.625 ;
; debug[0]   ; data[20]    ; 11.437 ; 11.437 ; 11.437 ; 11.437 ;
; debug[0]   ; data[21]    ; 10.886 ; 10.886 ; 10.886 ; 10.886 ;
; debug[0]   ; data[22]    ; 11.422 ; 11.422 ; 11.422 ; 11.422 ;
; debug[0]   ; data[23]    ; 10.775 ; 10.775 ; 10.775 ; 10.775 ;
; debug[0]   ; data[24]    ; 11.594 ; 11.594 ; 11.594 ; 11.594 ;
; debug[0]   ; data[25]    ; 11.245 ; 11.245 ; 11.245 ; 11.245 ;
; debug[0]   ; data[26]    ; 11.642 ; 11.642 ; 11.642 ; 11.642 ;
; debug[0]   ; data[27]    ; 10.724 ; 10.724 ; 10.724 ; 10.724 ;
; debug[0]   ; data[28]    ; 11.646 ; 11.646 ; 11.646 ; 11.646 ;
; debug[0]   ; data[29]    ; 11.036 ; 11.036 ; 11.036 ; 11.036 ;
; debug[0]   ; data[30]    ; 11.657 ; 11.657 ; 11.657 ; 11.657 ;
; debug[0]   ; data[31]    ; 11.053 ; 11.053 ; 11.053 ; 11.053 ;
; debug[1]   ; data[0]     ; 11.486 ; 11.486 ; 11.486 ; 11.486 ;
; debug[1]   ; data[1]     ; 11.904 ; 11.904 ; 11.904 ; 11.904 ;
; debug[1]   ; data[2]     ; 10.933 ; 10.933 ; 10.933 ; 10.933 ;
; debug[1]   ; data[3]     ; 11.335 ; 11.335 ; 11.335 ; 11.335 ;
; debug[1]   ; data[4]     ; 12.731 ; 12.731 ; 12.731 ; 12.731 ;
; debug[1]   ; data[5]     ; 11.369 ; 11.369 ; 11.369 ; 11.369 ;
; debug[1]   ; data[6]     ; 11.809 ; 11.809 ; 11.809 ; 11.809 ;
; debug[1]   ; data[7]     ; 11.513 ; 11.513 ; 11.513 ; 11.513 ;
; debug[1]   ; data[8]     ; 10.747 ; 10.747 ; 10.747 ; 10.747 ;
; debug[1]   ; data[9]     ; 12.406 ; 12.406 ; 12.406 ; 12.406 ;
; debug[1]   ; data[10]    ; 11.768 ; 11.768 ; 11.768 ; 11.768 ;
; debug[1]   ; data[11]    ; 10.642 ; 10.642 ; 10.642 ; 10.642 ;
; debug[1]   ; data[12]    ; 11.918 ; 11.918 ; 11.918 ; 11.918 ;
; debug[1]   ; data[13]    ; 11.703 ; 11.703 ; 11.703 ; 11.703 ;
; debug[1]   ; data[14]    ; 12.069 ; 12.069 ; 12.069 ; 12.069 ;
; debug[1]   ; data[15]    ; 10.949 ; 10.949 ; 10.949 ; 10.949 ;
; debug[1]   ; data[16]    ; 11.890 ; 11.890 ; 11.890 ; 11.890 ;
; debug[1]   ; data[17]    ; 11.574 ; 11.574 ; 11.574 ; 11.574 ;
; debug[1]   ; data[18]    ; 11.116 ; 11.116 ; 11.116 ; 11.116 ;
; debug[1]   ; data[19]    ; 11.556 ; 11.556 ; 11.556 ; 11.556 ;
; debug[1]   ; data[20]    ; 11.274 ; 11.274 ; 11.274 ; 11.274 ;
; debug[1]   ; data[21]    ; 10.777 ; 10.777 ; 10.777 ; 10.777 ;
; debug[1]   ; data[22]    ; 11.045 ; 11.045 ; 11.045 ; 11.045 ;
; debug[1]   ; data[23]    ; 10.915 ; 10.915 ; 10.915 ; 10.915 ;
; debug[1]   ; data[24]    ; 10.941 ; 10.941 ; 10.941 ; 10.941 ;
; debug[1]   ; data[25]    ; 11.707 ; 11.707 ; 11.707 ; 11.707 ;
; debug[1]   ; data[26]    ; 11.787 ; 11.787 ; 11.787 ; 11.787 ;
; debug[1]   ; data[27]    ; 10.442 ; 10.442 ; 10.442 ; 10.442 ;
; debug[1]   ; data[28]    ; 11.790 ; 11.790 ; 11.790 ; 11.790 ;
; debug[1]   ; data[29]    ; 10.875 ; 10.875 ; 10.875 ; 10.875 ;
; debug[1]   ; data[30]    ; 11.582 ; 11.582 ; 11.582 ; 11.582 ;
; debug[1]   ; data[31]    ; 11.396 ; 11.396 ; 11.396 ; 11.396 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; debug[0]   ; data[0]     ; 6.132 ; 6.132 ; 6.132 ; 6.132 ;
; debug[0]   ; data[1]     ; 5.742 ; 5.742 ; 5.742 ; 5.742 ;
; debug[0]   ; data[2]     ; 5.963 ; 5.963 ; 5.963 ; 5.963 ;
; debug[0]   ; data[3]     ; 5.942 ; 5.942 ; 5.942 ; 5.942 ;
; debug[0]   ; data[4]     ; 6.475 ; 6.475 ; 6.475 ; 6.475 ;
; debug[0]   ; data[5]     ; 5.972 ; 5.972 ; 5.972 ; 5.972 ;
; debug[0]   ; data[6]     ; 6.277 ; 6.277 ; 6.277 ; 6.277 ;
; debug[0]   ; data[7]     ; 5.826 ; 5.826 ; 5.826 ; 5.826 ;
; debug[0]   ; data[8]     ; 6.010 ; 6.010 ; 6.010 ; 6.010 ;
; debug[0]   ; data[9]     ; 5.597 ; 5.597 ; 5.597 ; 5.597 ;
; debug[0]   ; data[10]    ; 6.153 ; 6.153 ; 6.153 ; 6.153 ;
; debug[0]   ; data[11]    ; 5.786 ; 5.786 ; 5.786 ; 5.786 ;
; debug[0]   ; data[12]    ; 6.717 ; 6.717 ; 6.717 ; 6.717 ;
; debug[0]   ; data[13]    ; 5.824 ; 5.824 ; 5.824 ; 5.824 ;
; debug[0]   ; data[14]    ; 6.572 ; 6.572 ; 6.572 ; 6.572 ;
; debug[0]   ; data[15]    ; 5.713 ; 5.713 ; 5.713 ; 5.713 ;
; debug[0]   ; data[16]    ; 6.585 ; 6.585 ; 6.585 ; 6.585 ;
; debug[0]   ; data[17]    ; 6.047 ; 6.047 ; 6.047 ; 6.047 ;
; debug[0]   ; data[18]    ; 6.008 ; 6.008 ; 6.008 ; 6.008 ;
; debug[0]   ; data[19]    ; 5.900 ; 5.900 ; 5.900 ; 5.900 ;
; debug[0]   ; data[20]    ; 6.201 ; 6.201 ; 6.201 ; 6.201 ;
; debug[0]   ; data[21]    ; 5.784 ; 5.784 ; 5.784 ; 5.784 ;
; debug[0]   ; data[22]    ; 6.141 ; 6.141 ; 6.141 ; 6.141 ;
; debug[0]   ; data[23]    ; 5.729 ; 5.729 ; 5.729 ; 5.729 ;
; debug[0]   ; data[24]    ; 6.235 ; 6.235 ; 6.235 ; 6.235 ;
; debug[0]   ; data[25]    ; 5.922 ; 5.922 ; 5.922 ; 5.922 ;
; debug[0]   ; data[26]    ; 6.296 ; 6.296 ; 6.296 ; 6.296 ;
; debug[0]   ; data[27]    ; 5.703 ; 5.703 ; 5.703 ; 5.703 ;
; debug[0]   ; data[28]    ; 6.323 ; 6.323 ; 6.323 ; 6.323 ;
; debug[0]   ; data[29]    ; 5.725 ; 5.725 ; 5.725 ; 5.725 ;
; debug[0]   ; data[30]    ; 6.275 ; 6.275 ; 6.275 ; 6.275 ;
; debug[0]   ; data[31]    ; 5.699 ; 5.699 ; 5.699 ; 5.699 ;
; debug[1]   ; data[0]     ; 5.900 ; 5.900 ; 5.900 ; 5.900 ;
; debug[1]   ; data[1]     ; 6.425 ; 6.425 ; 6.425 ; 6.425 ;
; debug[1]   ; data[2]     ; 5.917 ; 5.917 ; 5.917 ; 5.917 ;
; debug[1]   ; data[3]     ; 6.135 ; 6.135 ; 6.135 ; 6.135 ;
; debug[1]   ; data[4]     ; 5.478 ; 5.478 ; 5.478 ; 5.478 ;
; debug[1]   ; data[5]     ; 6.171 ; 6.171 ; 6.171 ; 6.171 ;
; debug[1]   ; data[6]     ; 5.683 ; 5.683 ; 5.683 ; 5.683 ;
; debug[1]   ; data[7]     ; 6.232 ; 6.232 ; 6.232 ; 6.232 ;
; debug[1]   ; data[8]     ; 5.579 ; 5.579 ; 5.579 ; 5.579 ;
; debug[1]   ; data[9]     ; 6.725 ; 6.725 ; 6.725 ; 6.725 ;
; debug[1]   ; data[10]    ; 5.940 ; 5.940 ; 5.940 ; 5.940 ;
; debug[1]   ; data[11]    ; 5.824 ; 5.824 ; 5.824 ; 5.824 ;
; debug[1]   ; data[12]    ; 5.682 ; 5.682 ; 5.682 ; 5.682 ;
; debug[1]   ; data[13]    ; 6.293 ; 6.293 ; 6.293 ; 6.293 ;
; debug[1]   ; data[14]    ; 5.536 ; 5.536 ; 5.536 ; 5.536 ;
; debug[1]   ; data[15]    ; 5.952 ; 5.952 ; 5.952 ; 5.952 ;
; debug[1]   ; data[16]    ; 5.892 ; 5.892 ; 5.892 ; 5.892 ;
; debug[1]   ; data[17]    ; 6.267 ; 6.267 ; 6.267 ; 6.267 ;
; debug[1]   ; data[18]    ; 5.741 ; 5.741 ; 5.741 ; 5.741 ;
; debug[1]   ; data[19]    ; 6.249 ; 6.249 ; 6.249 ; 6.249 ;
; debug[1]   ; data[20]    ; 5.673 ; 5.673 ; 5.673 ; 5.673 ;
; debug[1]   ; data[21]    ; 5.871 ; 5.871 ; 5.871 ; 5.871 ;
; debug[1]   ; data[22]    ; 5.698 ; 5.698 ; 5.698 ; 5.698 ;
; debug[1]   ; data[23]    ; 5.941 ; 5.941 ; 5.941 ; 5.941 ;
; debug[1]   ; data[24]    ; 5.611 ; 5.611 ; 5.611 ; 5.611 ;
; debug[1]   ; data[25]    ; 6.315 ; 6.315 ; 6.315 ; 6.315 ;
; debug[1]   ; data[26]    ; 5.775 ; 5.775 ; 5.775 ; 5.775 ;
; debug[1]   ; data[27]    ; 5.729 ; 5.729 ; 5.729 ; 5.729 ;
; debug[1]   ; data[28]    ; 5.904 ; 5.904 ; 5.904 ; 5.904 ;
; debug[1]   ; data[29]    ; 5.924 ; 5.924 ; 5.924 ; 5.924 ;
; debug[1]   ; data[30]    ; 5.803 ; 5.803 ; 5.803 ; 5.803 ;
; debug[1]   ; data[31]    ; 6.153 ; 6.153 ; 6.153 ; 6.153 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 4685135  ; 0        ; 0        ; 0        ;
; clk_rom    ; clk      ; 666      ; 0        ; 0        ; 0        ;
; clk        ; clk_rom  ; 96       ; 0        ; 0        ; 0        ;
; clk_rom    ; clk_rom  ; 32       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 4685135  ; 0        ; 0        ; 0        ;
; clk_rom    ; clk      ; 666      ; 0        ; 0        ; 0        ;
; clk        ; clk_rom  ; 96       ; 0        ; 0        ; 0        ;
; clk_rom    ; clk_rom  ; 32       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 107   ; 107  ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 4052  ; 4052 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Dec  7 22:11:04 2018
Info: Command: quartus_sta mips_multi -c mips_multi
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'mips_multi.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name clk_rom clk_rom
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -14.013
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -14.013     -1748.778 clk 
    Info (332119):    -2.121       -93.781 clk_rom 
Info (332146): Worst-case hold slack is 0.517
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.517         0.000 clk 
    Info (332119):     0.640         0.000 clk_rom 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -329.380 clk_rom 
    Info (332119):    -1.627      -730.480 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.920
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.920      -740.889 clk 
    Info (332119):    -1.460       -48.876 clk_rom 
Info (332146): Worst-case hold slack is 0.238
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.238         0.000 clk 
    Info (332119):     0.252         0.000 clk_rom 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -329.380 clk_rom 
    Info (332119):    -1.627      -730.480 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 531 megabytes
    Info: Processing ended: Fri Dec  7 22:11:05 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


