Design Entry;SmartDesign Check||(null)||'cdh_tsat5_system' was successfully generated, but with warnings||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||Warning: Floating output pin cdh_tsat5_system_sb_0:FAB_CCC_GL0||(null);(null)||Floating Driver;liberoaction://cross_probe/smartdesign/cdh_tsat5_system/pins/cdh_tsat5_system_sb_0:FAB_CCC_GL0
Design Entry;SmartDesign Check||(null)||Warning: Floating output pin cdh_tsat5_system_sb_0:FAB_CCC_LOCK||(null);(null)||Floating Driver;liberoaction://cross_probe/smartdesign/cdh_tsat5_system/pins/cdh_tsat5_system_sb_0:FAB_CCC_LOCK
HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:cdh_tsat5_system
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||cdh_tsat5_system.srr(60);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/60||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis|| CG360 ||@W:Removing wire IA_PRDATA, as there is no assignment to it.||cdh_tsat5_system.srr(141);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/141||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/244
Implementation;Synthesis|| CG133 ||@W:Object CI2CIl0I is declared but not assigned. Either assign a value or remove the declaration.||cdh_tsat5_system.srr(253);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/253||corei2creal.v(1038);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/1038
Implementation;Synthesis|| CG133 ||@W:Object CI2Cll0I is declared but not assigned. Either assign a value or remove the declaration.||cdh_tsat5_system.srr(254);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/254||corei2creal.v(1041);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/1041
Implementation;Synthesis|| CG133 ||@W:Object CI2CI00I is declared but not assigned. Either assign a value or remove the declaration.||cdh_tsat5_system.srr(255);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/255||corei2creal.v(1047);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/1047
Implementation;Synthesis|| CG133 ||@W:Object CI2CO10I is declared but not assigned. Either assign a value or remove the declaration.||cdh_tsat5_system.srr(256);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/256||corei2creal.v(1053);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/1053
Implementation;Synthesis|| CG133 ||@W:Object CI2CI10I is declared but not assigned. Either assign a value or remove the declaration.||cdh_tsat5_system.srr(257);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/257||corei2creal.v(1056);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/1056
Implementation;Synthesis|| CG133 ||@W:Object CI2Cl10I is declared but not assigned. Either assign a value or remove the declaration.||cdh_tsat5_system.srr(258);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/258||corei2creal.v(1059);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/1059
Implementation;Synthesis|| CG133 ||@W:Object CI2Cl11I is declared but not assigned. Either assign a value or remove the declaration.||cdh_tsat5_system.srr(259);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/259||corei2creal.v(1106);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/1106
Implementation;Synthesis|| CG133 ||@W:Object CI2COOOl is declared but not assigned. Either assign a value or remove the declaration.||cdh_tsat5_system.srr(260);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/260||corei2creal.v(1108);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/1108
Implementation;Synthesis|| CG133 ||@W:Object CI2CIOOl is declared but not assigned. Either assign a value or remove the declaration.||cdh_tsat5_system.srr(261);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/261||corei2creal.v(1111);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/1111
Implementation;Synthesis|| CG133 ||@W:Object CI2ClOOl is declared but not assigned. Either assign a value or remove the declaration.||cdh_tsat5_system.srr(262);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/262||corei2creal.v(1113);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/1113
Implementation;Synthesis|| CL169 ||@W:Pruning unused register CI2ClllI[3:0]. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(263);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/263||corei2creal.v(8759);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/8759
Implementation;Synthesis|| CL169 ||@W:Pruning unused register CI2ClIlI[6:0]. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(264);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/264||corei2creal.v(8643);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/8643
Implementation;Synthesis|| CL169 ||@W:Pruning unused register CI2ClOlI[7:0]. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(265);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/265||corei2creal.v(8512);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/8512
Implementation;Synthesis|| CL169 ||@W:Pruning unused register CI2CIl1I. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(266);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/266||corei2creal.v(3385);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/3385
Implementation;Synthesis|| CL169 ||@W:Pruning unused register CI2CO01I. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(267);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/267||corei2creal.v(3385);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/3385
Implementation;Synthesis|| CL169 ||@W:Pruning unused register CI2Cll1I. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(268);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/268||corei2creal.v(3385);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/3385
Implementation;Synthesis|| CL169 ||@W:Pruning unused register CI2CI01I. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(269);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/269||corei2creal.v(7015);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/7015
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CI2Cl01I to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system.srr(270);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/270||corei2creal.v(7015);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/7015
Implementation;Synthesis|| CL169 ||@W:Pruning unused register CI2Cl01I. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(271);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/271||corei2creal.v(7015);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/7015
Implementation;Synthesis|| CG133 ||@W:Object CI2CI1 is declared but not assigned. Either assign a value or remove the declaration.||cdh_tsat5_system.srr(272);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/272||corei2c.v(407);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2c.v'/linenumber/407
Implementation;Synthesis|| CL169 ||@W:Pruning unused register CI2CO0[12:0]. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(273);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/273||corei2c.v(453);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2c.v'/linenumber/453
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(314);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/314||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(315);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/315||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(316);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/316||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(317);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/317||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(318);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/318||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(319);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/319||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(320);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/320||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(321);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/321||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(322);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/322||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(323);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/323||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(324);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/324||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(325);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/325||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(326);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/326||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(327);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/327||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(328);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/328||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(329);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/329||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(330);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/330||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(331);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/331||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(332);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/332||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(333);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/333||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system.srr(334);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/334||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system.srr(335);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/335||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system.srr(336);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/336||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system.srr(337);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/337||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system.srr(338);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/338||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system.srr(339);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/339||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis|| CL169 ||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(340);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/340||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis|| CL169 ||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(341);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/341||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis|| CL169 ||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(342);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/342||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis|| CL169 ||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(343);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/343||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis|| CL169 ||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(344);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/344||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis|| CL118 ||@W:Latch generated from always block for signal CSPIll0[3:0]; possible missing assignment in an if or case statement.||cdh_tsat5_system.srr(353);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/353||spi_master.v(731);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vlog\core_obfuscated\spi_master.v'/linenumber/731
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system.srr(375);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/375||cdh_tsat5_system_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\work\cdh_tsat5_system_sb\FABOSC_0\cdh_tsat5_system_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system.srr(376);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/376||cdh_tsat5_system_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\work\cdh_tsat5_system_sb\FABOSC_0\cdh_tsat5_system_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis|| CL157 ||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system.srr(377);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/377||cdh_tsat5_system_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\work\cdh_tsat5_system_sb\FABOSC_0\cdh_tsat5_system_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis|| CL157 ||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system.srr(378);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/378||cdh_tsat5_system_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\work\cdh_tsat5_system_sb\FABOSC_0\cdh_tsat5_system_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of PADDR[3:0] are unused. Assign logic for all port bits or change the input port size.||cdh_tsat5_system.srr(380);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/380||corespi.v(70);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vlog\core_obfuscated\corespi.v'/linenumber/70
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system.srr(384);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/384||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system.srr(385);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/385||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system.srr(386);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/386||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system.srr(387);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/387||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance cdh_tsat5_system_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system.srr(609);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/609||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis|| MO129 ||@W:Sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system.srr(614);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/614||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis|| MO129 ||@W:Sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system.srr(615);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/615||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis|| MO129 ||@W:Sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system.srr(616);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/616||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis|| MO129 ||@W:Sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system.srr(617);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/617||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis|| MO129 ||@W:Sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system.srr(618);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/618||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis|| MO129 ||@W:Sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system.srr(619);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/619||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis|| MO129 ||@W:Sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system.srr(620);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/620||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis|| MO129 ||@W:Sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system.srr(621);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/621||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis|| MO129 ||@W:Sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system.srr(622);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/622||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis|| MO129 ||@W:Sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system.srr(623);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/623||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis|| MO129 ||@W:Sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system.srr(624);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/624||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis|| MO129 ||@W:Sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system.srr(625);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/625||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis|| MT532 ||@W:Found signal identified as System clock which controls 4 sequential elements including cdh_tsat5_system_sb_0.CORESPI_0_0.CSPIOl.genblk4\.CSPII1l.CSPIll0[3:0].  Using this clock, which has no specified timing constraint, can adversely impact design performance. ||cdh_tsat5_system.srr(667);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/667||spi_master.v(731);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\corespi\3.0.156\rtl\vlog\core_obfuscated\spi_master.v'/linenumber/731
Implementation;Synthesis|| MT530 ||@W:Found inferred clock cdh_tsat5_system_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 212 sequential elements including cdh_tsat5_system_sb_0.cdh_tsat5_system_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||cdh_tsat5_system.srr(668);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/668||cdh_tsat5_system_sb_mss.v(307);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh-tsat5\cdh-tsat5-libero\component\work\cdh_tsat5_system_sb_mss\cdh_tsat5_system_sb_mss.v'/linenumber/307
Implementation;Synthesis|| MT530 ||@W:Found inferred clock cdh_tsat5_system_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock which controls 15 sequential elements including cdh_tsat5_system_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1. This clock has no specified timing constraint which may adversely impact design performance. ||cdh_tsat5_system.srr(669);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/669||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance cdh_tsat5_system_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system.srr(758);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/758||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance cdh_tsat5_system_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system.srr(759);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/759||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance cdh_tsat5_system_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system.srr(760);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/760||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance cdh_tsat5_system_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system.srr(761);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/761||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/929
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 because it is equivalent to instance cdh_tsat5_system_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system.srr(762);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/762||coreresetp.v(884);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/884
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 because it is equivalent to instance cdh_tsat5_system_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system.srr(763);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/763||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 because it is equivalent to instance cdh_tsat5_system_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system.srr(764);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/764||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 because it is equivalent to instance cdh_tsat5_system_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system.srr(765);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/765||coreresetp.v(856);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/856
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.sdif2_areset_n_rcosc because it is equivalent to instance cdh_tsat5_system_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system.srr(766);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/766||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.sdif3_areset_n_rcosc because it is equivalent to instance cdh_tsat5_system_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system.srr(767);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/767||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis|| FA239 ||@W:ROM CI2COlll\.CI2COl0I_2[4:0] (in view: work.COREI2CREAL_Z3(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||cdh_tsat5_system.srr(772);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/772||corei2creal.v(2566);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\corei2c\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/2566
Implementation;Synthesis|| FA239 ||@W:ROM CI2COlll\.CI2COl0I_2[4:0] (in view: work.COREI2CREAL_Z3(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||cdh_tsat5_system.srr(773);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/773||corei2creal.v(2566);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\corei2c\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/2566
Implementation;Synthesis|| FA239 ||@W:ROM CSPIll1 (in view: work.spi_master(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||cdh_tsat5_system.srr(775);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/775||spi_master.v(731);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\corespi\3.0.156\rtl\vlog\core_obfuscated\spi_master.v'/linenumber/731
Implementation;Synthesis|| FA239 ||@W:ROM CSPIll1 (in view: work.spi_master(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||cdh_tsat5_system.srr(776);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/776||spi_master.v(731);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\corespi\3.0.156\rtl\vlog\core_obfuscated\spi_master.v'/linenumber/731
Implementation;Synthesis|| MT246 ||@W:Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||cdh_tsat5_system.srr(931);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/931||cdh_tsat5_system_sb_ccc_0_fccc.v(20);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh-tsat5\cdh-tsat5-libero\component\work\cdh_tsat5_system_sb\ccc_0\cdh_tsat5_system_sb_ccc_0_fccc.v'/linenumber/20
Implementation;Synthesis|| MT420 ||@W:Found inferred clock cdh_tsat5_system_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:cdh_tsat5_system_sb_0.FABOSC_0.RCOSC_25_50MHZ_CCC"||cdh_tsat5_system.srr(932);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/932||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock cdh_tsat5_system_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:cdh_tsat5_system_sb_0.CCC_0.GL0_net"||cdh_tsat5_system.srr(933);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/933||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||cdh_tsat5_system.srr(947);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/947||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||cdh_tsat5_system.srr(949);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/949||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||cdh_tsat5_system.srr(966);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/966||null;null
Implementation;Place and Route;RootName:cdh_tsat5_system
Implementation;Place and Route||(null)||Please refer to the log file for details about 3 Info(s)||cdh_tsat5_system_layout_log.log;liberoaction://open_report/file/cdh_tsat5_system_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:cdh_tsat5_system
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||cdh_tsat5_system_generateBitstream.log;liberoaction://open_report/file/cdh_tsat5_system_generateBitstream.log||(null);(null)
