
*** Running vivado
    with args -log Fetch_Inst_test7.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Fetch_Inst_test7.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Fetch_Inst_test7.tcl -notrace
Command: synth_design -top Fetch_Inst_test7 -part xc7a100tfgg484-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 163812 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 394.605 ; gain = 101.512
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Fetch_Inst_test7' [D:/Computer_Organization/Test_7_Fetch_inst/Test_7_Fetch_inst/Test_7_Fetch_inst.srcs/sources_1/new/Fetch_inst_test7.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC_test7' [D:/Computer_Organization/Test_7_Fetch_inst/Test_7_Fetch_inst/Test_7_Fetch_inst.srcs/sources_1/new/PC_test7.v:24]
INFO: [Synth 8-6157] synthesizing module 'Rom_A' [D:/Computer_Organization/Test_7_Fetch_inst/Test_7_Fetch_inst/Test_7_Fetch_inst.runs/synth_1/.Xil/Vivado-176068-liuying/realtime/Rom_A_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Rom_A' (1#1) [D:/Computer_Organization/Test_7_Fetch_inst/Test_7_Fetch_inst/Test_7_Fetch_inst.runs/synth_1/.Xil/Vivado-176068-liuying/realtime/Rom_A_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PC_test7' (2#1) [D:/Computer_Organization/Test_7_Fetch_inst/Test_7_Fetch_inst/Test_7_Fetch_inst.srcs/sources_1/new/PC_test7.v:24]
INFO: [Synth 8-6157] synthesizing module 'Inst_reg' [D:/Computer_Organization/Test_7_Fetch_inst/Test_7_Fetch_inst/Test_7_Fetch_inst.srcs/sources_1/new/Inst_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Inst_reg' (3#1) [D:/Computer_Organization/Test_7_Fetch_inst/Test_7_Fetch_inst/Test_7_Fetch_inst.srcs/sources_1/new/Inst_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'Command_Parser' [D:/Computer_Organization/Test_7_Fetch_inst/Test_7_Fetch_inst/Test_7_Fetch_inst.srcs/sources_1/new/Command Parser.v:22]
WARNING: [Synth 8-3848] Net funct_7 in module/entity Command_Parser does not have driver. [D:/Computer_Organization/Test_7_Fetch_inst/Test_7_Fetch_inst/Test_7_Fetch_inst.srcs/sources_1/new/Command Parser.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Command_Parser' (4#1) [D:/Computer_Organization/Test_7_Fetch_inst/Test_7_Fetch_inst/Test_7_Fetch_inst.srcs/sources_1/new/Command Parser.v:22]
INFO: [Synth 8-6157] synthesizing module 'IMM_test7' [D:/Computer_Organization/Test_7_Fetch_inst/Test_7_Fetch_inst/Test_7_Fetch_inst.srcs/sources_1/new/IMM_test7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IMM_test7' (5#1) [D:/Computer_Organization/Test_7_Fetch_inst/Test_7_Fetch_inst/Test_7_Fetch_inst.srcs/sources_1/new/IMM_test7.v:23]
INFO: [Synth 8-6157] synthesizing module 'nixie_tube' [D:/Computer_Organization/Test_7_Fetch_inst/Test_7_Fetch_inst/Test_7_Fetch_inst.srcs/sources_1/new/nixie_tube.v:23]
INFO: [Synth 8-6157] synthesizing module 'Display' [D:/Computer_Organization/Test_7_Fetch_inst/Test_7_Fetch_inst/Test_7_Fetch_inst.srcs/sources_1/new/nixie_tube.v:57]
INFO: [Synth 8-226] default block is never used [D:/Computer_Organization/Test_7_Fetch_inst/Test_7_Fetch_inst/Test_7_Fetch_inst.srcs/sources_1/new/nixie_tube.v:82]
INFO: [Synth 8-6155] done synthesizing module 'Display' (6#1) [D:/Computer_Organization/Test_7_Fetch_inst/Test_7_Fetch_inst/Test_7_Fetch_inst.srcs/sources_1/new/nixie_tube.v:57]
INFO: [Synth 8-6155] done synthesizing module 'nixie_tube' (7#1) [D:/Computer_Organization/Test_7_Fetch_inst/Test_7_Fetch_inst/Test_7_Fetch_inst.srcs/sources_1/new/nixie_tube.v:23]
INFO: [Synth 8-6157] synthesizing module 'LED_display' [D:/Computer_Organization/Test_7_Fetch_inst/Test_7_Fetch_inst/Test_7_Fetch_inst.srcs/sources_1/new/LED_display.v:23]
INFO: [Synth 8-6155] done synthesizing module 'LED_display' (8#1) [D:/Computer_Organization/Test_7_Fetch_inst/Test_7_Fetch_inst/Test_7_Fetch_inst.srcs/sources_1/new/LED_display.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fetch_Inst_test7' (9#1) [D:/Computer_Organization/Test_7_Fetch_inst/Test_7_Fetch_inst/Test_7_Fetch_inst.srcs/sources_1/new/Fetch_inst_test7.v:23]
WARNING: [Synth 8-3917] design Fetch_Inst_test7 has port enable driven by constant 1
WARNING: [Synth 8-3331] design nixie_tube has unconnected port enable
WARNING: [Synth 8-3331] design Command_Parser has unconnected port funct_7[6]
WARNING: [Synth 8-3331] design Command_Parser has unconnected port funct_7[5]
WARNING: [Synth 8-3331] design Command_Parser has unconnected port funct_7[4]
WARNING: [Synth 8-3331] design Command_Parser has unconnected port funct_7[3]
WARNING: [Synth 8-3331] design Command_Parser has unconnected port funct_7[2]
WARNING: [Synth 8-3331] design Command_Parser has unconnected port funct_7[1]
WARNING: [Synth 8-3331] design Command_Parser has unconnected port funct_7[0]
WARNING: [Synth 8-3331] design Command_Parser has unconnected port Inst_code[31]
WARNING: [Synth 8-3331] design Command_Parser has unconnected port Inst_code[30]
WARNING: [Synth 8-3331] design Command_Parser has unconnected port Inst_code[29]
WARNING: [Synth 8-3331] design Command_Parser has unconnected port Inst_code[28]
WARNING: [Synth 8-3331] design Command_Parser has unconnected port Inst_code[27]
WARNING: [Synth 8-3331] design Command_Parser has unconnected port Inst_code[26]
WARNING: [Synth 8-3331] design Command_Parser has unconnected port Inst_code[25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 450.551 ; gain = 157.457
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 450.551 ; gain = 157.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 450.551 ; gain = 157.457
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Computer_Organization/Test_7_Fetch_inst/Test_7_Fetch_inst/Test_7_Fetch_inst.srcs/sources_1/ip/Rom_A/Rom_A/Rom_A_in_context.xdc] for cell 'F1/IM'
Finished Parsing XDC File [d:/Computer_Organization/Test_7_Fetch_inst/Test_7_Fetch_inst/Test_7_Fetch_inst.srcs/sources_1/ip/Rom_A/Rom_A/Rom_A_in_context.xdc] for cell 'F1/IM'
Parsing XDC File [D:/Computer_Organization/Test_7_Fetch_inst/Test_7_Fetch_inst/Test_7_Fetch_inst.srcs/constrs_1/new/constraint1.xdc]
Finished Parsing XDC File [D:/Computer_Organization/Test_7_Fetch_inst/Test_7_Fetch_inst/Test_7_Fetch_inst.srcs/constrs_1/new/constraint1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Computer_Organization/Test_7_Fetch_inst/Test_7_Fetch_inst/Test_7_Fetch_inst.srcs/constrs_1/new/constraint1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Fetch_Inst_test7_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Fetch_Inst_test7_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Computer_Organization/Test_7_Fetch_inst/Test_7_Fetch_inst/Test_7_Fetch_inst.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Computer_Organization/Test_7_Fetch_inst/Test_7_Fetch_inst/Test_7_Fetch_inst.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 779.027 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 779.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 779.027 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 779.027 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 779.027 ; gain = 485.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 779.027 ; gain = 485.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for F1/IM. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 779.027 ; gain = 485.934
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'funct_3_reg' [D:/Computer_Organization/Test_7_Fetch_inst/Test_7_Fetch_inst/Test_7_Fetch_inst.srcs/sources_1/new/Command Parser.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'rs_1_reg' [D:/Computer_Organization/Test_7_Fetch_inst/Test_7_Fetch_inst/Test_7_Fetch_inst.srcs/sources_1/new/Command Parser.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'rs_2_reg' [D:/Computer_Organization/Test_7_Fetch_inst/Test_7_Fetch_inst/Test_7_Fetch_inst.srcs/sources_1/new/Command Parser.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'rd_reg' [D:/Computer_Organization/Test_7_Fetch_inst/Test_7_Fetch_inst/Test_7_Fetch_inst.srcs/sources_1/new/Command Parser.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'imm_reg' [D:/Computer_Organization/Test_7_Fetch_inst/Test_7_Fetch_inst/Test_7_Fetch_inst.srcs/sources_1/new/IMM_test7.v:32]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 779.027 ; gain = 485.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Inst_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Command_Parser 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
Module IMM_test7 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module nixie_tube 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module LED_display 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "O20" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design Fetch_Inst_test7 has port enable driven by constant 1
WARNING: [Synth 8-3917] design Fetch_Inst_test7 has port LED2[1] driven by constant 0
WARNING: [Synth 8-3917] design Fetch_Inst_test7 has port LED2[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\F1/PC_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\F1/PC_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 779.027 ; gain = 485.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 783.930 ; gain = 490.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 784.152 ; gain = 491.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 795.012 ; gain = 501.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 795.012 ; gain = 501.918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 795.012 ; gain = 501.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 795.012 ; gain = 501.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 795.012 ; gain = 501.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 795.012 ; gain = 501.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 795.012 ; gain = 501.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |Rom_A         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |Rom_A  |     1|
|2     |BUFG   |     3|
|3     |CARRY4 |    12|
|4     |LUT1   |     4|
|5     |LUT2   |    18|
|6     |LUT3   |    10|
|7     |LUT4   |    12|
|8     |LUT5   |    43|
|9     |LUT6   |    29|
|10    |MUXF7  |    16|
|11    |FDCE   |    30|
|12    |FDRE   |    50|
|13    |LD     |    50|
|14    |IBUF   |     8|
|15    |OBUF   |    33|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |   350|
|2     |  F1     |PC_test7       |   125|
|3     |  F2     |Inst_reg       |    91|
|4     |  F3     |Command_Parser |    28|
|5     |  F4     |IMM_test7      |    32|
|6     |  F5     |nixie_tube     |    29|
|7     |    U1   |Display        |    29|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 795.012 ; gain = 501.918
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 795.012 ; gain = 173.441
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 795.012 ; gain = 501.918
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 78 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 806.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 50 instances were transformed.
  LD => LDCE: 50 instances

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 806.320 ; gain = 524.734
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 806.320 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Computer_Organization/Test_7_Fetch_inst/Test_7_Fetch_inst/Test_7_Fetch_inst.runs/synth_1/Fetch_Inst_test7.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Fetch_Inst_test7_utilization_synth.rpt -pb Fetch_Inst_test7_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun  6 14:29:57 2024...
