// Seed: 740887096
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  genvar id_3;
  wire id_4;
  wire id_5;
  wire id_6;
  tri0 id_7;
  assign id_7 = {1, id_1};
endmodule
module module_0 (
    id_1,
    id_2,
    module_1,
    id_3,
    id_4
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(negedge ~id_2) begin
    id_2 <= 1;
  end
  assign id_4 = 1;
  module_0(
      id_3, id_3
  );
endmodule
