; Function m_ain (m_ain, funcdef_no=0, decl_uid=1395, symbol_order=2) ( note 1 0 3 NOTE_INSN_DELETED ) ( note 3 1 13 2 [ bb 2 ] NOTE_INSN_BASIC_BLOCK ) ( insn/f 13 3 14 2 ( set ( mem:SI ( pre_dec:SI ( reg/f:SI 7 sp ) ) [ 0 S4 A8 ] ) ( reg/f:SI 6 bp ) ) ns.c:987 64 {*pushsi2} ( nil ) ) ( insn/f 14 13 15 2 ( set ( reg/f:SI 6 bp ) ( reg/f:SI 7 sp ) ) ns.c:987 83 {*movsi_internal} ( nil ) ) ( insn/f 15 14 16 2 ( parallel [ ( set ( reg/f:SI 7 sp ) ( plus:SI ( reg/f:SI 7 sp ) ( const_int -8 [ 0xfffffffffffffff8 ] ) ) ) ( clobber ( reg:CC 17 flags ) ) ( clobber ( mem:BLK ( scratch ) [ 0 A8 ] ) ) ] ) ns.c:987 789 {pro_epilogue_adjust_stack_si_add} ( nil ) ) ( note 16 15 2 2 NOTE_INSN_PROLOGUE_END ) ( note 2 16 5 2 NOTE_INSN_FUNCTION_BEG ) ( call_insn 5 2 8 2 ( call ( mem:QI ( symbol_ref:SI ( "start" ) [ flags 0x3 ] <function_decl 0x7fdca780 start> ) [ 0 start S1 A8 ] ) ( const_int 0 [ 0 ] ) ) ns.c:988 540 {*call} ( nil ) ( nil ) ) ( insn 8 5 9 2 ( clobber ( reg/i:SI 0 ax ) ) ns.c:989 -1 ( nil ) ) ( insn 9 8 10 2 ( clobber ( reg:SI 0 ax [ orig:83 <retval> ] [ 83 ] ) ) ns.c:989 -1 ( nil ) ) ( insn 10 9 17 2 ( use ( reg/i:SI 0 ax ) ) ns.c:989 -1 ( nil ) ) ( note 17 10 18 2 NOTE_INSN_EPILOGUE_BEG ) ( insn/f 18 17 19 2 ( parallel [ ( set ( reg/f:SI 7 sp ) ( plus:SI ( reg/f:SI 6 bp ) ( const_int 4 [ 0x4 ] ) ) ) ( set ( reg/f:SI 6 bp ) ( mem:SI ( reg/f:SI 6 bp ) [ 0 S4 A8 ] ) ) ( clobber ( mem:BLK ( scratch ) [ 0 A8 ] ) ) ] ) ns.c:989 566 {leave} ( expr_list:REG_CFA_RESTORE ( reg/f:SI 6 bp ) ( expr_list:REG_CFA_DEF_CFA ( plus:SI ( reg/f:SI 7 sp ) ( const_int 4 [ 0x4 ] ) ) ( nil ) ) ) ) ( jump_insn 19 18 20 2 ( simple_return ) ns.c:989 555 {simple_return_internal} ( nil ) -> simple_return ) ( barrier 20 19 12 ) ( note 12 20 0 NOTE_INSN_DELETED ) ; Function foo (foo, funcdef_no=1, decl_uid=1398, symbol_order=3) ( note 1 0 3 NOTE_INSN_DELETED ) ( note 3 1 135 2 [ bb 2 ] NOTE_INSN_BASIC_BLOCK ) ( insn/f 135 3 136 2 ( set ( mem:SI ( pre_dec:SI ( reg/f:SI 7 sp ) ) [ 0 S4 A8 ] ) ( reg/f:SI 6 bp ) ) ns.c:995 64 {*pushsi2} ( nil ) ) ( insn/f 136 135 137 2 ( set ( reg/f:SI 6 bp ) ( reg/f:SI 7 sp ) ) ns.c:995 83 {*movsi_internal} ( nil ) ) ( insn/f 137 136 138 2 ( set ( mem:SI ( pre_dec:SI ( reg/f:SI 7 sp ) ) [ 0 S4 A8 ] ) ( reg:SI 4 si ) ) ns.c:995 64 {*pushsi2} ( nil ) ) ( insn/f 138 137 139 2 ( set ( mem:SI ( pre_dec:SI ( reg/f:SI 7 sp ) ) [ 0 S4 A8 ] ) ( reg:SI 3 bx ) ) ns.c:995 64 {*pushsi2} ( nil ) ) ( insn/f 139 138 140 2 ( parallel [ ( set ( reg/f:SI 7 sp ) ( plus:SI ( reg/f:SI 7 sp ) ( const_int -16 [ 0xfffffffffffffff0 ] ) ) ) ( clobber ( reg:CC 17 flags ) ) ( clobber ( mem:BLK ( scratch ) [ 0 A8 ] ) ) ] ) ns.c:995 789 {pro_epilogue_adjust_stack_si_add} ( nil ) ) ( note 140 139 2 2 NOTE_INSN_PROLOGUE_END ) ( note 2 140 5 2 NOTE_INSN_FUNCTION_BEG ) ( insn 5 2 118 2 ( set ( mem/c:SI ( plus:SI ( reg/f:SI 6 bp ) ( const_int -12 [ 0xfffffffffffffff4 ] ) ) [ 0 i+0 S4 A32 ] ) ( const_int 0 [ 0 ] ) ) ns.c:1007 83 {*movsi_internal} ( nil ) ) ( jump_insn 118 5 119 2 ( set ( pc ) ( label_ref 102 ) ) ns.c:1007 535 {jump} ( nil ) -> 102 ) ( barrier 119 118 104 ) ( code_label 104 119 8 3 12 "" [ 1 uses ] ) ( note 8 104 9 3 [ bb 3 ] NOTE_INSN_BASIC_BLOCK ) ( insn 9 8 120 3 ( set ( mem/c:SI ( plus:SI ( reg/f:SI 6 bp ) ( const_int -16 [ 0xfffffffffffffff0 ] ) ) [ 0 j+0 S4 A32 ] ) ( const_int 0 [ 0 ] ) ) ns.c:1009 83 {*movsi_internal} ( nil ) ) ( jump_insn 120 9 121 3 ( set ( pc ) ( label_ref 95 ) ) ns.c:1009 535 {jump} ( nil ) -> 95 ) ( barrier 121 120 97 ) ( code_label 97 121 12 4 11 "" [ 1 uses ] ) ( note 12 97 13 4 [ bb 4 ] NOTE_INSN_BASIC_BLOCK ) ( insn 13 12 122 4 ( set ( mem/c:SI ( plus:SI ( reg/f:SI 6 bp ) ( const_int -20 [ 0xffffffffffffffec ] ) ) [ 0 k+0 S4 A32 ] ) ( const_int 0 [ 0 ] ) ) ns.c:1011 83 {*movsi_internal} ( nil ) ) ( jump_insn 122 13 123 4 ( set ( pc ) ( label_ref 88 ) ) ns.c:1011 535 {jump} ( nil ) -> 88 ) ( barrier 123 122 90 ) ( code_label 90 123 16 5 10 "" [ 1 uses ] ) ( note 16 90 17 5 [ bb 5 ] NOTE_INSN_BASIC_BLOCK ) ( insn 17 16 124 5 ( set ( mem/c:SI ( plus:SI ( reg/f:SI 6 bp ) ( const_int -24 [ 0xffffffffffffffe8 ] ) ) [ 0 l+0 S4 A32 ] ) ( const_int 0 [ 0 ] ) ) ns.c:1013 83 {*movsi_internal} ( nil ) ) ( jump_insn 124 17 125 5 ( set ( pc ) ( label_ref 81 ) ) ns.c:1013 535 {jump} ( nil ) -> 81 ) ( barrier 125 124 83 ) ( code_label 83 125 20 6 9 "" [ 1 uses ] ) ( note 20 83 21 6 [ bb 6 ] NOTE_INSN_BASIC_BLOCK ) ( insn 21 20 22 6 ( set ( reg:SI 2 cx [ 88 ] ) ( mem/c:SI ( plus:SI ( reg/f:SI 6 bp ) ( const_int -20 [ 0xffffffffffffffec ] ) ) [ 0 k+0 S4 A32 ] ) ) ns.c:1023 83 {*movsi_internal} ( nil ) ) ( insn 22 21 23 6 ( set ( reg:SI 1 dx [ 89 ] ) ( mem/c:SI ( plus:SI ( reg/f:SI 6 bp ) ( const_int -16 [ 0xfffffffffffffff0 ] ) ) [ 0 j+0 S4 A32 ] ) ) ns.c:1023 83 {*movsi_internal} ( nil ) ) ( insn 23 22 24 6 ( set ( reg:SI 3 bx [ 90 ] ) ( mem/c:SI ( plus:SI ( reg/f:SI 6 bp ) ( const_int -12 [ 0xfffffffffffffff4 ] ) ) [ 0 i+0 S4 A32 ] ) ) ns.c:1023 83 {*movsi_internal} ( nil ) ) ( insn 24 23 25 6 ( set ( reg:SI 0 ax [ 91 ] ) ( reg:SI 2 cx [ 88 ] ) ) ns.c:1023 83 {*movsi_internal} ( nil ) ) ( insn 25 24 26 6 ( parallel [ ( set ( reg:SI 0 ax [ 91 ] ) ( ashift:SI ( reg:SI 0 ax [ 91 ] ) ( const_int 2 [ 0x2 ] ) ) ) ( clobber ( reg:CC 17 flags ) ) ] ) ns.c:1023 421 {*ashlsi3_1} ( nil ) ) ( insn 26 25 27 6 ( parallel [ ( set ( reg:SI 0 ax [ 91 ] ) ( plus:SI ( reg:SI 0 ax [ 91 ] ) ( reg:SI 2 cx [ 88 ] ) ) ) ( clobber ( reg:CC 17 flags ) ) ] ) ns.c:1023 197 {*addsi_1} ( expr_list:REG_EQUAL ( mult:SI ( reg:SI 2 cx [ 88 ] ) ( const_int 5 [ 0x5 ] ) ) ( nil ) ) ) ( insn 27 26 28 6 ( parallel [ ( set ( reg:SI 2 cx [ 92 ] ) ( mult:SI ( reg:SI 3 bx [ 90 ] ) ( const_int 125 [ 0x7d ] ) ) ) ( clobber ( reg:CC 17 flags ) ) ] ) ns.c:1023 272 {*mulsi3_1} ( nil ) ) ( insn 28 27 29 6 ( parallel [ ( set ( reg:SI 2 cx [ 93 ] ) ( plus:SI ( reg:SI 2 cx [ 92 ] ) ( reg:SI 0 ax [ 91 ] ) ) ) ( clobber ( reg:CC 17 flags ) ) ] ) ns.c:1023 197 {*addsi_1} ( nil ) ) ( insn 29 28 30 6 ( set ( reg:SI 0 ax [ 94 ] ) ( reg:SI 1 dx [ 89 ] ) ) ns.c:1023 83 {*movsi_internal} ( nil ) ) ( insn 30 29 31 6 ( parallel [ ( set ( reg:SI 0 ax [ 94 ] ) ( ashift:SI ( reg:SI 0 ax [ 94 ] ) ( const_int 2 [ 0x2 ] ) ) ) ( clobber ( reg:CC 17 flags ) ) ] ) ns.c:1023 421 {*ashlsi3_1} ( nil ) ) ( insn 31 30 133 6 ( parallel [ ( set ( reg:SI 0 ax [ 94 ] ) ( plus:SI ( reg:SI 0 ax [ 94 ] ) ( reg:SI 1 dx [ 89 ] ) ) ) ( clobber ( reg:CC 17 flags ) ) ] ) ns.c:1023 197 {*addsi_1} ( expr_list:REG_EQUAL ( mult:SI ( reg:SI 1 dx [ 89 ] ) ( const_int 5 [ 0x5 ] ) ) ( nil ) ) ) ( insn 133 31 33 6 ( set ( reg:SI 1 dx [ 95 ] ) ( mult:SI ( reg:SI 0 ax [ 94 ] ) ( const_int 4 [ 0x4 ] ) ) ) ns.c:1023 191 {*leasi} ( nil ) ) ( insn 33 133 134 6 ( parallel [ ( set ( reg:SI 0 ax [ 94 ] ) ( plus:SI ( reg:SI 0 ax [ 94 ] ) ( reg:SI 1 dx [ 95 ] ) ) ) ( clobber ( reg:CC 17 flags ) ) ] ) ns.c:1023 197 {*addsi_1} ( nil ) ) ( insn 134 33 35 6 ( set ( reg:SI 1 dx [ 96 ] ) ( plus:SI ( reg:SI 2 cx [ 93 ] ) ( reg:SI 0 ax [ 94 ] ) ) ) ns.c:1023 191 {*leasi} ( nil ) ) ( insn 35 134 36 6 ( set ( reg:SI 0 ax [ 98 ] ) ( mem/c:SI ( plus:SI ( reg/f:SI 6 bp ) ( const_int -24 [ 0xffffffffffffffe8 ] ) ) [ 0 l+0 S4 A32 ] ) ) ns.c:1023 83 {*movsi_internal} ( nil ) ) ( insn 36 35 37 6 ( parallel [ ( set ( reg:SI 0 ax [ 97 ] ) ( plus:SI ( reg:SI 0 ax [ 98 ] ) ( reg:SI 1 dx [ 96 ] ) ) ) ( clobber ( reg:CC 17 flags ) ) ] ) ns.c:1023 197 {*addsi_1} ( expr_list:REG_EQUAL ( plus:SI ( reg:SI 1 dx [ 96 ] ) ( mem/c:SI ( plus:SI ( reg/f:SI 20 frame ) ( const_int -16 [ 0xfffffffffffffff0 ] ) ) [ 0 l+0 S4 A32 ] ) ) ( nil ) ) ) ( insn 37 36 38 6 ( set ( reg:SI 0 ax [ orig:84 D.1430 ] [ 84 ] ) ( mem/j:SI ( plus:SI ( mult:SI ( reg:SI 0 ax [ 97 ] ) ( const_int 4 [ 0x4 ] ) ) ( symbol_ref:SI ( "keys" ) [ flags 0x2 ] <var_decl 0x7fdf0de0 keys> ) ) [ 0 keys S4 A32 ] ) ) ns.c:1023 83 {*movsi_internal} ( nil ) ) ( insn 38 37 39 6 ( set ( reg:CCZ 17 flags ) ( compare:CCZ ( reg:SI 0 ax [ orig:84 D.1430 ] [ 84 ] ) ( mem/c:SI ( plus:SI ( reg/f:SI 6 bp ) ( const_int 8 [ 0x8 ] ) ) [ 0 x+0 S4 A32 ] ) ) ) ns.c:1023 7 {*cmpsi_1} ( nil ) ) ( jump_insn 39 38 40 6 ( set ( pc ) ( if_then_else ( ne ( reg:CCZ 17 flags ) ( const_int 0 [ 0 ] ) ) ( label_ref 78 ) ( pc ) ) ) ns.c:1023 495 {*jcc_1} ( nil ) -> 78 ) ( note 40 39 41 7 [ bb 7 ] NOTE_INSN_BASIC_BLOCK ) ( insn 41 40 42 7 ( set ( reg:SI 2 cx [ 99 ] ) ( mem/c:SI ( plus:SI ( reg/f:SI 6 bp ) ( const_int -20 [ 0xffffffffffffffec ] ) ) [ 0 k+0 S4 A32 ] ) ) ns.c:1033 83 {*movsi_internal} ( nil ) ) ( insn 42 41 43 7 ( set ( reg:SI 1 dx [ 100 ] ) ( mem/c:SI ( plus:SI ( reg/f:SI 6 bp ) ( const_int -16 [ 0xfffffffffffffff0 ] ) ) [ 0 j+0 S4 A32 ] ) ) ns.c:1033 83 {*movsi_internal} ( nil ) ) ( insn 43 42 44 7 ( set ( reg:SI 3 bx [ 101 ] ) ( mem/c:SI ( plus:SI ( reg/f:SI 6 bp ) ( const_int -12 [ 0xfffffffffffffff4 ] ) ) [ 0 i+0 S4 A32 ] ) ) ns.c:1033 83 {*movsi_internal} ( nil ) ) ( insn 44 43 45 7 ( set ( reg:SI 0 ax [ 102 ] ) ( reg:SI 2 cx [ 99 ] ) ) ns.c:1033 83 {*movsi_internal} ( nil ) ) ( insn 45 44 46 7 ( parallel [ ( set ( reg:SI 0 ax [ 102 ] ) ( ashift:SI ( reg:SI 0 ax [ 102 ] ) ( const_int 2 [ 0x2 ] ) ) ) ( clobber ( reg:CC 17 flags ) ) ] ) ns.c:1033 421 {*ashlsi3_1} ( nil ) ) ( insn 46 45 47 7 ( parallel [ ( set ( reg:SI 0 ax [ 102 ] ) ( plus:SI ( reg:SI 0 ax [ 102 ] ) ( reg:SI 2 cx [ 99 ] ) ) ) ( clobber ( reg:CC 17 flags ) ) ] ) ns.c:1033 197 {*addsi_1} ( expr_list:REG_EQUAL ( mult:SI ( reg:SI 2 cx [ 99 ] ) ( const_int 5 [ 0x5 ] ) ) ( nil ) ) ) ( insn 47 46 48 7 ( parallel [ ( set ( reg:SI 2 cx [ 103 ] ) ( mult:SI ( reg:SI 3 bx [ 101 ] ) ( const_int 125 [ 0x7d ] ) ) ) ( clobber ( reg:CC 17 flags ) ) ] ) ns.c:1033 272 {*mulsi3_1} ( nil ) ) ( insn 48 47 49 7 ( parallel [ ( set ( reg:SI 2 cx [ 104 ] ) ( plus:SI ( reg:SI 2 cx [ 103 ] ) ( reg:SI 0 ax [ 102 ] ) ) ) ( clobber ( reg:CC 17 flags ) ) ] ) ns.c:1033 197 {*addsi_1} ( nil ) ) ( insn 49 48 50 7 ( set ( reg:SI 0 ax [ 105 ] ) ( reg:SI 1 dx [ 100 ] ) ) ns.c:1033 83 {*movsi_internal} ( nil ) ) ( insn 50 49 51 7 ( parallel [ ( set ( reg:SI 0 ax [ 105 ] ) ( ashift:SI ( reg:SI 0 ax [ 105 ] ) ( const_int 2 [ 0x2 ] ) ) ) ( clobber ( reg:CC 17 flags ) ) ] ) ns.c:1033 421 {*ashlsi3_1} ( nil ) ) ( insn 51 50 129 7 ( parallel [ ( set ( reg:SI 0 ax [ 105 ] ) ( plus:SI ( reg:SI 0 ax [ 105 ] ) ( reg:SI 1 dx [ 100 ] ) ) ) ( clobber ( reg:CC 17 flags ) ) ] ) ns.c:1033 197 {*addsi_1} ( expr_list:REG_EQUAL ( mult:SI ( reg:SI 1 dx [ 100 ] ) ( const_int 5 [ 0x5 ] ) ) ( nil ) ) ) ( insn 129 51 53 7 ( set ( reg:SI 1 dx [ 106 ] ) ( mult:SI ( reg:SI 0 ax [ 105 ] ) ( const_int 4 [ 0x4 ] ) ) ) ns.c:1033 191 {*leasi} ( nil ) ) ( insn 53 129 130 7 ( parallel [ ( set ( reg:SI 0 ax [ 105 ] ) ( plus:SI ( reg:SI 0 ax [ 105 ] ) ( reg:SI 1 dx [ 106 ] ) ) ) ( clobber ( reg:CC 17 flags ) ) ] ) ns.c:1033 197 {*addsi_1} ( nil ) ) ( insn 130 53 55 7 ( set ( reg:SI 1 dx [ 107 ] ) ( plus:SI ( reg:SI 2 cx [ 104 ] ) ( reg:SI 0 ax [ 105 ] ) ) ) ns.c:1033 191 {*leasi} ( nil ) ) ( insn 55 130 56 7 ( set ( reg:SI 0 ax [ 109 ] ) ( mem/c:SI ( plus:SI ( reg/f:SI 6 bp ) ( const_int -24 [ 0xffffffffffffffe8 ] ) ) [ 0 l+0 S4 A32 ] ) ) ns.c:1033 83 {*movsi_internal} ( nil ) ) ( insn 56 55 57 7 ( parallel [ ( set ( reg:SI 0 ax [ 108 ] ) ( plus:SI ( reg:SI 0 ax [ 109 ] ) ( reg:SI 1 dx [ 107 ] ) ) ) ( clobber ( reg:CC 17 flags ) ) ] ) ns.c:1033 197 {*addsi_1} ( expr_list:REG_EQUAL ( plus:SI ( reg:SI 1 dx [ 107 ] ) ( mem/c:SI ( plus:SI ( reg/f:SI 20 frame ) ( const_int -16 [ 0xfffffffffffffff0 ] ) ) [ 0 l+0 S4 A32 ] ) ) ( nil ) ) ) ( insn 57 56 58 7 ( set ( reg:SI 3 bx [ orig:85 D.1430 ] [ 85 ] ) ( mem/j:SI ( plus:SI ( mult:SI ( reg:SI 0 ax [ 108 ] ) ( const_int 4 [ 0x4 ] ) ) ( symbol_ref:SI ( "answer" ) [ flags 0x2 ] <var_decl 0x7fdf1140 answer> ) ) [ 0 answer S4 A32 ] ) ) ns.c:1033 83 {*movsi_internal} ( nil ) ) ( insn 58 57 59 7 ( set ( reg:SI 2 cx [ 110 ] ) ( mem/c:SI ( plus:SI ( reg/f:SI 6 bp ) ( const_int -20 [ 0xffffffffffffffec ] ) ) [ 0 k+0 S4 A32 ] ) ) ns.c:1033 83 {*movsi_internal} ( nil ) ) ( insn 59 58 60 7 ( set ( reg:SI 1 dx [ 111 ] ) ( mem/c:SI ( plus:SI ( reg/f:SI 6 bp ) ( const_int -16 [ 0xfffffffffffffff0 ] ) ) [ 0 j+0 S4 A32 ] ) ) ns.c:1033 83 {*movsi_internal} ( nil ) ) ( insn 60 59 61 7 ( set ( reg:SI 4 si [ 112 ] ) ( mem/c:SI ( plus:SI ( reg/f:SI 6 bp ) ( const_int -12 [ 0xfffffffffffffff4 ] ) ) [ 0 i+0 S4 A32 ] ) ) ns.c:1033 83 {*movsi_internal} ( nil ) ) ( insn 61 60 62 7 ( set ( reg:SI 0 ax [ 113 ] ) ( reg:SI 2 cx [ 110 ] ) ) ns.c:1033 83 {*movsi_internal} ( nil ) ) ( insn 62 61 63 7 ( parallel [ ( set ( reg:SI 0 ax [ 113 ] ) ( ashift:SI ( reg:SI 0 ax [ 113 ] ) ( const_int 2 [ 0x2 ] ) ) ) ( clobber ( reg:CC 17 flags ) ) ] ) ns.c:1033 421 {*ashlsi3_1} ( nil ) ) ( insn 63 62 64 7 ( parallel [ ( set ( reg:SI 0 ax [ 113 ] ) ( plus:SI ( reg:SI 0 ax [ 113 ] ) ( reg:SI 2 cx [ 110 ] ) ) ) ( clobber ( reg:CC 17 flags ) ) ] ) ns.c:1033 197 {*addsi_1} ( expr_list:REG_EQUAL ( mult:SI ( reg:SI 2 cx [ 110 ] ) ( const_int 5 [ 0x5 ] ) ) ( nil ) ) ) ( insn 64 63 65 7 ( parallel [ ( set ( reg:SI 2 cx [ 114 ] ) ( mult:SI ( reg:SI 4 si [ 112 ] ) ( const_int 125 [ 0x7d ] ) ) ) ( clobber ( reg:CC 17 flags ) ) ] ) ns.c:1033 272 {*mulsi3_1} ( nil ) ) ( insn 65 64 66 7 ( parallel [ ( set ( reg:SI 2 cx [ 115 ] ) ( plus:SI ( reg:SI 2 cx [ 114 ] ) ( reg:SI 0 ax [ 113 ] ) ) ) ( clobber ( reg:CC 17 flags ) ) ] ) ns.c:1033 197 {*addsi_1} ( nil ) ) ( insn 66 65 67 7 ( set ( reg:SI 0 ax [ 116 ] ) ( reg:SI 1 dx [ 111 ] ) ) ns.c:1033 83 {*movsi_internal} ( nil ) ) ( insn 67 66 68 7 ( parallel [ ( set ( reg:SI 0 ax [ 116 ] ) ( ashift:SI ( reg:SI 0 ax [ 116 ] ) ( const_int 2 [ 0x2 ] ) ) ) ( clobber ( reg:CC 17 flags ) ) ] ) ns.c:1033 421 {*ashlsi3_1} ( nil ) ) ( insn 68 67 131 7 ( parallel [ ( set ( reg:SI 0 ax [ 116 ] ) ( plus:SI ( reg:SI 0 ax [ 116 ] ) ( reg:SI 1 dx [ 111 ] ) ) ) ( clobber ( reg:CC 17 flags ) ) ] ) ns.c:1033 197 {*addsi_1} ( expr_list:REG_EQUAL ( mult:SI ( reg:SI 1 dx [ 111 ] ) ( const_int 5 [ 0x5 ] ) ) ( nil ) ) ) ( insn 131 68 70 7 ( set ( reg:SI 1 dx [ 117 ] ) ( mult:SI ( reg:SI 0 ax [ 116 ] ) ( const_int 4 [ 0x4 ] ) ) ) ns.c:1033 191 {*leasi} ( nil ) ) ( insn 70 131 132 7 ( parallel [ ( set ( reg:SI 0 ax [ 116 ] ) ( plus:SI ( reg:SI 0 ax [ 116 ] ) ( reg:SI 1 dx [ 117 ] ) ) ) ( clobber ( reg:CC 17 flags ) ) ] ) ns.c:1033 197 {*addsi_1} ( nil ) ) ( insn 132 70 72 7 ( set ( reg:SI 1 dx [ 118 ] ) ( plus:SI ( reg:SI 2 cx [ 115 ] ) ( reg:SI 0 ax [ 116 ] ) ) ) ns.c:1033 191 {*leasi} ( nil ) ) ( insn 72 132 73 7 ( set ( reg:SI 0 ax [ 120 ] ) ( mem/c:SI ( plus:SI ( reg/f:SI 6 bp ) ( const_int -24 [ 0xffffffffffffffe8 ] ) ) [ 0 l+0 S4 A32 ] ) ) ns.c:1033 83 {*movsi_internal} ( nil ) ) ( insn 73 72 74 7 ( parallel [ ( set ( reg:SI 0 ax [ 119 ] ) ( plus:SI ( reg:SI 0 ax [ 120 ] ) ( reg:SI 1 dx [ 118 ] ) ) ) ( clobber ( reg:CC 17 flags ) ) ] ) ns.c:1033 197 {*addsi_1} ( expr_list:REG_EQUAL ( plus:SI ( reg:SI 1 dx [ 118 ] ) ( mem/c:SI ( plus:SI ( reg/f:SI 20 frame ) ( const_int -16 [ 0xfffffffffffffff0 ] ) ) [ 0 l+0 S4 A32 ] ) ) ( nil ) ) ) ( insn 74 73 75 7 ( set ( reg:SI 0 ax [ orig:86 D.1430 ] [ 86 ] ) ( mem/j:SI ( plus:SI ( mult:SI ( reg:SI 0 ax [ 119 ] ) ( const_int 4 [ 0x4 ] ) ) ( symbol_ref:SI ( "keys" ) [ flags 0x2 ] <var_decl 0x7fdf0de0 keys> ) ) [ 0 keys S4 A32 ] ) ) ns.c:1033 83 {*movsi_internal} ( nil ) ) ( insn 75 74 126 7 ( parallel [ ( set ( reg:SI 0 ax [ orig:83 D.1430 ] [ 83 ] ) ( plus:SI ( reg:SI 0 ax [ orig:86 D.1430 ] [ 86 ] ) ( reg:SI 3 bx [ orig:85 D.1430 ] [ 85 ] ) ) ) ( clobber ( reg:CC 17 flags ) ) ] ) ns.c:1033 197 {*addsi_1} ( nil ) ) ( jump_insn 126 75 127 7 ( set ( pc ) ( label_ref 109 ) ) ns.c:1033 535 {jump} ( nil ) -> 109 ) ( barrier 127 126 78 ) ( code_label 78 127 79 8 7 "" [ 1 uses ] ) ( note 79 78 80 8 [ bb 8 ] NOTE_INSN_BASIC_BLOCK ) ( insn 80 79 81 8 ( parallel [ ( set ( mem/c:SI ( plus:SI ( reg/f:SI 6 bp ) ( const_int -24 [ 0xffffffffffffffe8 ] ) ) [ 0 l+0 S4 A32 ] ) ( plus:SI ( mem/c:SI ( plus:SI ( reg/f:SI 6 bp ) ( const_int -24 [ 0xffffffffffffffe8 ] ) ) [ 0 l+0 S4 A32 ] ) ( const_int 1 [ 0x1 ] ) ) ) ( clobber ( reg:CC 17 flags ) ) ] ) ns.c:1013 197 {*addsi_1} ( nil ) ) ( code_label 81 80 82 9 6 "" [ 1 uses ] ) ( note 82 81 84 9 [ bb 9 ] NOTE_INSN_BASIC_BLOCK ) ( insn 84 82 85 9 ( set ( reg:CCGC 17 flags ) ( compare:CCGC ( mem/c:SI ( plus:SI ( reg/f:SI 6 bp ) ( const_int -24 [ 0xffffffffffffffe8 ] ) ) [ 0 l+0 S4 A32 ] ) ( const_int 4 [ 0x4 ] ) ) ) ns.c:1013 7 {*cmpsi_1} ( nil ) ) ( jump_insn 85 84 86 9 ( set ( pc ) ( if_then_else ( le ( reg:CCGC 17 flags ) ( const_int 0 [ 0 ] ) ) ( label_ref 83 ) ( pc ) ) ) ns.c:1013 495 {*jcc_1} ( nil ) -> 83 ) ( note 86 85 87 10 [ bb 10 ] NOTE_INSN_BASIC_BLOCK ) ( insn 87 86 88 10 ( parallel [ ( set ( mem/c:SI ( plus:SI ( reg/f:SI 6 bp ) ( const_int -20 [ 0xffffffffffffffec ] ) ) [ 0 k+0 S4 A32 ] ) ( plus:SI ( mem/c:SI ( plus:SI ( reg/f:SI 6 bp ) ( const_int -20 [ 0xffffffffffffffec ] ) ) [ 0 k+0 S4 A32 ] ) ( const_int 1 [ 0x1 ] ) ) ) ( clobber ( reg:CC 17 flags ) ) ] ) ns.c:1011 197 {*addsi_1} ( nil ) ) ( code_label 88 87 89 11 5 "" [ 1 uses ] ) ( note 89 88 91 11 [ bb 11 ] NOTE_INSN_BASIC_BLOCK ) ( insn 91 89 92 11 ( set ( reg:CCGC 17 flags ) ( compare:CCGC ( mem/c:SI ( plus:SI ( reg/f:SI 6 bp ) ( const_int -20 [ 0xffffffffffffffec ] ) ) [ 0 k+0 S4 A32 ] ) ( const_int 4 [ 0x4 ] ) ) ) ns.c:1011 7 {*cmpsi_1} ( nil ) ) ( jump_insn 92 91 93 11 ( set ( pc ) ( if_then_else ( le ( reg:CCGC 17 flags ) ( const_int 0 [ 0 ] ) ) ( label_ref 90 ) ( pc ) ) ) ns.c:1011 495 {*jcc_1} ( nil ) -> 90 ) ( note 93 92 94 12 [ bb 12 ] NOTE_INSN_BASIC_BLOCK ) ( insn 94 93 95 12 ( parallel [ ( set ( mem/c:SI ( plus:SI ( reg/f:SI 6 bp ) ( const_int -16 [ 0xfffffffffffffff0 ] ) ) [ 0 j+0 S4 A32 ] ) ( plus:SI ( mem/c:SI ( plus:SI ( reg/f:SI 6 bp ) ( const_int -16 [ 0xfffffffffffffff0 ] ) ) [ 0 j+0 S4 A32 ] ) ( const_int 1 [ 0x1 ] ) ) ) ( clobber ( reg:CC 17 flags ) ) ] ) ns.c:1009 197 {*addsi_1} ( nil ) ) ( code_label 95 94 96 13 4 "" [ 1 uses ] ) ( note 96 95 98 13 [ bb 13 ] NOTE_INSN_BASIC_BLOCK ) ( insn 98 96 99 13 ( set ( reg:CCGC 17 flags ) ( compare:CCGC ( mem/c:SI ( plus:SI ( reg/f:SI 6 bp ) ( const_int -16 [ 0xfffffffffffffff0 ] ) ) [ 0 j+0 S4 A32 ] ) ( const_int 4 [ 0x4 ] ) ) ) ns.c:1009 7 {*cmpsi_1} ( nil ) ) ( jump_insn 99 98 100 13 ( set ( pc ) ( if_then_else ( le ( reg:CCGC 17 flags ) ( const_int 0 [ 0 ] ) ) ( label_ref 97 ) ( pc ) ) ) ns.c:1009 495 {*jcc_1} ( nil ) -> 97 ) ( note 100 99 101 14 [ bb 14 ] NOTE_INSN_BASIC_BLOCK ) ( insn 101 100 102 14 ( parallel [ ( set ( mem/c:SI ( plus:SI ( reg/f:SI 6 bp ) ( const_int -12 [ 0xfffffffffffffff4 ] ) ) [ 0 i+0 S4 A32 ] ) ( plus:SI ( mem/c:SI ( plus:SI ( reg/f:SI 6 bp ) ( const_int -12 [ 0xfffffffffffffff4 ] ) ) [ 0 i+0 S4 A32 ] ) ( const_int 1 [ 0x1 ] ) ) ) ( clobber ( reg:CC 17 flags ) ) ] ) ns.c:1007 197 {*addsi_1} ( nil ) ) ( code_label 102 101 103 15 3 "" [ 1 uses ] ) ( note 103 102 105 15 [ bb 15 ] NOTE_INSN_BASIC_BLOCK ) ( insn 105 103 106 15 ( set ( reg:CCGC 17 flags ) ( compare:CCGC ( mem/c:SI ( plus:SI ( reg/f:SI 6 bp ) ( const_int -12 [ 0xfffffffffffffff4 ] ) ) [ 0 i+0 S4 A32 ] ) ( const_int 4 [ 0x4 ] ) ) ) ns.c:1007 7 {*cmpsi_1} ( nil ) ) ( jump_insn 106 105 107 15 ( set ( pc ) ( if_then_else ( le ( reg:CCGC 17 flags ) ( const_int 0 [ 0 ] ) ) ( label_ref 104 ) ( pc ) ) ) ns.c:1007 495 {*jcc_1} ( nil ) -> 104 ) ( note 107 106 108 16 [ bb 16 ] NOTE_INSN_BASIC_BLOCK ) ( insn 108 107 109 16 ( set ( reg:SI 0 ax [ orig:83 D.1430 ] [ 83 ] ) ( const_int -1 [ 0xffffffffffffffff ] ) ) ns.c:1039 83 {*movsi_internal} ( nil ) ) ( code_label 109 108 110 17 8 "" [ 1 uses ] ) ( note 110 109 116 17 [ bb 17 ] NOTE_INSN_BASIC_BLOCK ) ( insn 116 110 141 17 ( use ( reg/i:SI 0 ax ) ) ns.c:1041 -1 ( nil ) ) ( note 141 116 142 17 NOTE_INSN_EPILOGUE_BEG ) ( insn 142 141 143 17 ( parallel [ ( set ( reg/f:SI 7 sp ) ( plus:SI ( reg/f:SI 7 sp ) ( const_int 16 [ 0x10 ] ) ) ) ( clobber ( reg:CC 17 flags ) ) ( clobber ( mem:BLK ( scratch ) [ 0 A8 ] ) ) ] ) ns.c:1041 789 {pro_epilogue_adjust_stack_si_add} ( nil ) ) ( insn/f 143 142 144 17 ( set ( reg:SI 3 bx ) ( mem:SI ( post_inc:SI ( reg/f:SI 7 sp ) ) [ 0 S4 A8 ] ) ) ns.c:1041 69 {*popsi1} ( expr_list:REG_CFA_RESTORE ( reg:SI 3 bx ) ( nil ) ) ) ( insn/f 144 143 145 17 ( set ( reg:SI 4 si ) ( mem:SI ( post_inc:SI ( reg/f:SI 7 sp ) ) [ 0 S4 A8 ] ) ) ns.c:1041 69 {*popsi1} ( expr_list:REG_CFA_RESTORE ( reg:SI 4 si ) ( nil ) ) ) ( insn/f 145 144 146 17 ( set ( reg/f:SI 6 bp ) ( mem:SI ( post_inc:SI ( reg/f:SI 7 sp ) ) [ 0 S4 A8 ] ) ) ns.c:1041 69 {*popsi1} ( expr_list:REG_CFA_DEF_CFA ( plus:SI ( reg/f:SI 7 sp ) ( const_int 4 [ 0x4 ] ) ) ( expr_list:REG_CFA_RESTORE ( reg/f:SI 6 bp ) ( nil ) ) ) ) ( jump_insn 146 145 147 17 ( simple_return ) ns.c:1041 555 {simple_return_internal} ( nil ) -> simple_return ) ( barrier 147 146 128 ) ( note 128 147 0 NOTE_INSN_DELETED ) ; Function start (start, funcdef_no=2, decl_uid=1394, symbol_order=4) ( note 1 0 3 NOTE_INSN_DELETED ) ( note 3 1 10 2 [ bb 2 ] NOTE_INSN_BASIC_BLOCK ) ( insn/f 10 3 11 2 ( set ( mem:SI ( pre_dec:SI ( reg/f:SI 7 sp ) ) [ 0 S4 A8 ] ) ( reg/f:SI 6 bp ) ) ns.c:1049 64 {*pushsi2} ( nil ) ) ( insn/f 11 10 12 2 ( set ( reg/f:SI 6 bp ) ( reg/f:SI 7 sp ) ) ns.c:1049 83 {*movsi_internal} ( nil ) ) ( insn/f 12 11 13 2 ( parallel [ ( set ( reg/f:SI 7 sp ) ( plus:SI ( reg/f:SI 7 sp ) ( const_int -4 [ 0xfffffffffffffffc ] ) ) ) ( clobber ( reg:CC 17 flags ) ) ( clobber ( mem:BLK ( scratch ) [ 0 A8 ] ) ) ] ) ns.c:1049 789 {pro_epilogue_adjust_stack_si_add} ( nil ) ) ( note 13 12 2 2 NOTE_INSN_PROLOGUE_END ) ( note 2 13 5 2 NOTE_INSN_FUNCTION_BEG ) ( insn 5 2 6 2 ( set ( mem:SI ( reg/f:SI 7 sp ) [ 0 S4 A32 ] ) ( const_int 400 [ 0x190 ] ) ) ns.c:1057 83 {*movsi_internal} ( nil ) ) ( call_insn 6 5 14 2 ( set ( reg:SI 0 ax ) ( call ( mem:QI ( symbol_ref:SI ( "foo" ) [ flags 0x3 ] <function_decl 0x7fdca880 foo> ) [ 0 foo S1 A8 ] ) ( const_int 4 [ 0x4 ] ) ) ) ns.c:1057 546 {*call_value} ( nil ) ( expr_list:SI ( use ( mem:SI ( reg/f:SI 7 sp ) [ 0 S4 A32 ] ) ) ( nil ) ) ) ( note 14 6 15 2 NOTE_INSN_EPILOGUE_BEG ) ( insn/f 15 14 16 2 ( parallel [ ( set ( reg/f:SI 7 sp ) ( plus:SI ( reg/f:SI 6 bp ) ( const_int 4 [ 0x4 ] ) ) ) ( set ( reg/f:SI 6 bp ) ( mem:SI ( reg/f:SI 6 bp ) [ 0 S4 A8 ] ) ) ( clobber ( mem:BLK ( scratch ) [ 0 A8 ] ) ) ] ) ns.c:1061 566 {leave} ( expr_list:REG_CFA_RESTORE ( reg/f:SI 6 bp ) ( expr_list:REG_CFA_DEF_CFA ( plus:SI ( reg/f:SI 7 sp ) ( const_int 4 [ 0x4 ] ) ) ( nil ) ) ) ) ( jump_insn 16 15 17 2 ( simple_return ) ns.c:1061 555 {simple_return_internal} ( nil ) -> simple_return ) ( barrier 17 16 9 ) ( note 9 17 0 NOTE_INSN_DELETED ) ÿ