\doxysection{GPIO\+\_\+\+Type\+Def Struct Reference}
\hypertarget{structGPIO__TypeDef}{}\label{structGPIO__TypeDef}\index{GPIO\_TypeDef@{GPIO\_TypeDef}}


General Purpose I/O.  




{\ttfamily \#include $<$stm32wl55xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structGPIO__TypeDef_a2b671a94c63a612f81e0e9de8152d01c}{MODER}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structGPIO__TypeDef_a9543592bda60cb5261075594bdeedac9}{OTYPER}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structGPIO__TypeDef_a328d16cc6213783ede54e4059ffd50a3}{OSPEEDR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structGPIO__TypeDef_abeed38529bd7b8de082e490e5d4f1727}{PUPDR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structGPIO__TypeDef_a328d2fe9ef1d513c3a97d30f98f0047c}{IDR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structGPIO__TypeDef_abff7fffd2b5a718715a130006590c75c}{ODR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structGPIO__TypeDef_ac25dd6b9e3d55e17589195b461c5ec80}{BSRR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structGPIO__TypeDef_a2612a0f4b3fbdbb6293f6dc70105e190}{LCKR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structGPIO__TypeDef_ab67c1158c04450d19ad483dcd2192e43}{AFR}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structGPIO__TypeDef_a092e59d908b2ca112e31047e942340cb}{BRR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
General Purpose I/O. 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00468}{468}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.



\doxysubsection{Field Documentation}
\Hypertarget{structGPIO__TypeDef_ab67c1158c04450d19ad483dcd2192e43}\label{structGPIO__TypeDef_ab67c1158c04450d19ad483dcd2192e43} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!AFR@{AFR}}
\index{AFR@{AFR}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AFR}{AFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t AFR\mbox{[}2\mbox{]}}

GPIO alternate function registers, Address offset\+: 0x20-\/0x24 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00478}{478}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structGPIO__TypeDef_a092e59d908b2ca112e31047e942340cb}\label{structGPIO__TypeDef_a092e59d908b2ca112e31047e942340cb} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!BRR@{BRR}}
\index{BRR@{BRR}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BRR}{BRR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BRR}

GPIO Bit Reset register, Address offset\+: 0x28 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00479}{479}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structGPIO__TypeDef_ac25dd6b9e3d55e17589195b461c5ec80}\label{structGPIO__TypeDef_ac25dd6b9e3d55e17589195b461c5ec80} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!BSRR@{BSRR}}
\index{BSRR@{BSRR}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BSRR}{BSRR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BSRR}

GPIO port bit set/reset register, Address offset\+: 0x18 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00476}{476}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structGPIO__TypeDef_a328d2fe9ef1d513c3a97d30f98f0047c}\label{structGPIO__TypeDef_a328d2fe9ef1d513c3a97d30f98f0047c} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!IDR@{IDR}}
\index{IDR@{IDR}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IDR}{IDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IDR}

GPIO port input data register, Address offset\+: 0x10 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00474}{474}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structGPIO__TypeDef_a2612a0f4b3fbdbb6293f6dc70105e190}\label{structGPIO__TypeDef_a2612a0f4b3fbdbb6293f6dc70105e190} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!LCKR@{LCKR}}
\index{LCKR@{LCKR}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{LCKR}{LCKR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t LCKR}

GPIO port configuration lock register, Address offset\+: 0x1C ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00477}{477}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structGPIO__TypeDef_a2b671a94c63a612f81e0e9de8152d01c}\label{structGPIO__TypeDef_a2b671a94c63a612f81e0e9de8152d01c} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!MODER@{MODER}}
\index{MODER@{MODER}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MODER}{MODER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MODER}

GPIO port mode register, Address offset\+: 0x00 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00470}{470}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structGPIO__TypeDef_abff7fffd2b5a718715a130006590c75c}\label{structGPIO__TypeDef_abff7fffd2b5a718715a130006590c75c} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!ODR@{ODR}}
\index{ODR@{ODR}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ODR}{ODR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ODR}

GPIO port output data register, Address offset\+: 0x14 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00475}{475}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structGPIO__TypeDef_a328d16cc6213783ede54e4059ffd50a3}\label{structGPIO__TypeDef_a328d16cc6213783ede54e4059ffd50a3} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!OSPEEDR@{OSPEEDR}}
\index{OSPEEDR@{OSPEEDR}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OSPEEDR}{OSPEEDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OSPEEDR}

GPIO port output speed register, Address offset\+: 0x08 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00472}{472}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structGPIO__TypeDef_a9543592bda60cb5261075594bdeedac9}\label{structGPIO__TypeDef_a9543592bda60cb5261075594bdeedac9} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!OTYPER@{OTYPER}}
\index{OTYPER@{OTYPER}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OTYPER}{OTYPER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OTYPER}

GPIO port output type register, Address offset\+: 0x04 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00471}{471}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structGPIO__TypeDef_abeed38529bd7b8de082e490e5d4f1727}\label{structGPIO__TypeDef_abeed38529bd7b8de082e490e5d4f1727} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!PUPDR@{PUPDR}}
\index{PUPDR@{PUPDR}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PUPDR}{PUPDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PUPDR}

GPIO port pull-\/up/pull-\/down register, Address offset\+: 0x0C ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00473}{473}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+WLxx/\+Include/\mbox{\hyperlink{stm32wl55xx_8h}{stm32wl55xx.\+h}}\end{DoxyCompactItemize}
