<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230006040A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230006040</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17577088</doc-number><date>20220117</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>KR</country><doc-number>10-2021-0087400</doc-number><date>20210702</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>06</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>786</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>423</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>0642</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>0665</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>78696</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>42392</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e61">INTEGRATED CIRCUIT DEVICE</invention-title><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>Samsung Electronics Co., Ltd.</orgname><address><city>Suwon-si</city><country>KR</country></address></addressbook><residence><country>KR</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>LEE</last-name><first-name>Sangmoon</first-name><address><city>Suwon-si</city><country>KR</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>KIM</last-name><first-name>Jinbum</first-name><address><city>Seoul</city><country>KR</country></address></addressbook></inventor><inventor sequence="02" designation="us-only"><addressbook><last-name>KIM</last-name><first-name>Hyojin</first-name><address><city>Hwaseong-si</city><country>KR</country></address></addressbook></inventor><inventor sequence="03" designation="us-only"><addressbook><last-name>NAM</last-name><first-name>Yongjun</first-name><address><city>Hwaseong-si</city><country>KR</country></address></addressbook></inventor><inventor sequence="04" designation="us-only"><addressbook><last-name>JUNG</last-name><first-name>Sujin</first-name><address><city>Hwaseong-si</city><country>KR</country></address></addressbook></inventor></inventors></us-parties><assignees><assignee><addressbook><orgname>Samsung Electronics Co., Ltd.</orgname><role>03</role><address><city>Suwon-si</city><country>KR</country></address></addressbook></assignee></assignees></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">An integrated circuit (IC) device includes a fin-type active region extending on a substrate in a first lateral direction. A gate line extends on the fin-type active region in a second lateral direction. The second lateral direction intersects the first lateral direction. A channel region is between the substrate and the gate line. A source/drain region is adjacent to the gate line on the fin-type active region and has a sidewall facing the channel region. A superlattice barrier is between the substrate and the channel region. The superlattice barrier is in contact with the source/drain region. The superlattice barrier has a structure in which a plurality of first sub-layers including a semiconductor layer doped with oxygen atoms and a plurality of second sub-layers including an undoped semiconductor layer are alternately stacked.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="122.68mm" wi="109.14mm" file="US20230006040A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="131.66mm" wi="116.92mm" file="US20230006040A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="148.93mm" wi="111.17mm" file="US20230006040A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="148.93mm" wi="127.17mm" file="US20230006040A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="148.93mm" wi="106.34mm" file="US20230006040A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="171.20mm" wi="105.58mm" file="US20230006040A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="79.84mm" wi="97.20mm" file="US20230006040A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="79.84mm" wi="100.16mm" file="US20230006040A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00008" num="00008"><img id="EMI-D00008" he="148.93mm" wi="111.17mm" file="US20230006040A1-20230105-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00009" num="00009"><img id="EMI-D00009" he="171.20mm" wi="111.68mm" file="US20230006040A1-20230105-D00009.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00010" num="00010"><img id="EMI-D00010" he="148.93mm" wi="111.17mm" file="US20230006040A1-20230105-D00010.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00011" num="00011"><img id="EMI-D00011" he="171.20mm" wi="105.58mm" file="US20230006040A1-20230105-D00011.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00012" num="00012"><img id="EMI-D00012" he="171.20mm" wi="105.58mm" file="US20230006040A1-20230105-D00012.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00013" num="00013"><img id="EMI-D00013" he="171.20mm" wi="105.58mm" file="US20230006040A1-20230105-D00013.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00014" num="00014"><img id="EMI-D00014" he="175.85mm" wi="105.58mm" file="US20230006040A1-20230105-D00014.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00015" num="00015"><img id="EMI-D00015" he="175.85mm" wi="105.58mm" file="US20230006040A1-20230105-D00015.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00016" num="00016"><img id="EMI-D00016" he="175.85mm" wi="105.58mm" file="US20230006040A1-20230105-D00016.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00017" num="00017"><img id="EMI-D00017" he="175.85mm" wi="105.58mm" file="US20230006040A1-20230105-D00017.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00018" num="00018"><img id="EMI-D00018" he="148.93mm" wi="111.17mm" file="US20230006040A1-20230105-D00018.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00019" num="00019"><img id="EMI-D00019" he="171.20mm" wi="109.47mm" file="US20230006040A1-20230105-D00019.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00020" num="00020"><img id="EMI-D00020" he="144.19mm" wi="115.23mm" file="US20230006040A1-20230105-D00020.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00021" num="00021"><img id="EMI-D00021" he="165.02mm" wi="97.96mm" file="US20230006040A1-20230105-D00021.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00022" num="00022"><img id="EMI-D00022" he="164.85mm" wi="110.57mm" file="US20230006040A1-20230105-D00022.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00023" num="00023"><img id="EMI-D00023" he="164.85mm" wi="102.02mm" file="US20230006040A1-20230105-D00023.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00024" num="00024"><img id="EMI-D00024" he="148.93mm" wi="97.71mm" file="US20230006040A1-20230105-D00024.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00025" num="00025"><img id="EMI-D00025" he="148.93mm" wi="102.87mm" file="US20230006040A1-20230105-D00025.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00026" num="00026"><img id="EMI-D00026" he="148.93mm" wi="112.69mm" file="US20230006040A1-20230105-D00026.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00027" num="00027"><img id="EMI-D00027" he="148.93mm" wi="112.69mm" file="US20230006040A1-20230105-D00027.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00028" num="00028"><img id="EMI-D00028" he="148.93mm" wi="112.69mm" file="US20230006040A1-20230105-D00028.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00029" num="00029"><img id="EMI-D00029" he="148.93mm" wi="100.50mm" file="US20230006040A1-20230105-D00029.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00030" num="00030"><img id="EMI-D00030" he="148.93mm" wi="100.50mm" file="US20230006040A1-20230105-D00030.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00031" num="00031"><img id="EMI-D00031" he="148.93mm" wi="100.50mm" file="US20230006040A1-20230105-D00031.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00032" num="00032"><img id="EMI-D00032" he="148.93mm" wi="100.50mm" file="US20230006040A1-20230105-D00032.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00033" num="00033"><img id="EMI-D00033" he="148.93mm" wi="111.17mm" file="US20230006040A1-20230105-D00033.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0001" level="1">CROSS-REFERENCE TO RELATED APPLICATION</heading><p id="p-0002" num="0001">This application is based on and claims priority under 35 U.S.C. &#xa7; 119 to Korean Patent Application No. 10-2021-0087400, filed on Jul. 2, 2021, in the Korean Intellectual Property Office, the disclosure of which is incorporated by reference herein in its entirety.</p><heading id="h-0002" level="1">BACKGROUND</heading><p id="p-0003" num="0002">The inventive concepts relate to an integrated circuit (IC) device, and more particularly, to an IC device including a fin field-effect transistor (FinFET).</p><p id="p-0004" num="0003">In recent years, as the downscaling of IC devices has rapidly progressed, it has become necessary to ensure not only a high operating speed but also high operating accuracy in IC devices. In addition, as the integration density of IC devices has increased and the sizes of IC devices have been reduced, it has become necessary to develop new structures capable of improving the performance and reliability of nanosheet field-effect transistors (FETs).</p><heading id="h-0003" level="1">SUMMARY</heading><p id="p-0005" num="0004">The inventive concepts provide an integrated circuit (IC), which may reduce contact resistance of a source/drain contact and/or improve the distribution of electrical characteristics in a nanosheet field-effect transistor (FET).</p><p id="p-0006" num="0005">According to some example embodiments of the inventive concepts, there is provided an IC device including a fin-type active region extending on a substrate in a first lateral direction. A gate line extends on the fin-type active region in a second lateral direction The second lateral direction intersects the first lateral direction. A channel region is between the substrate and the gate line. A source/drain region is adjacent to the gate line on the fin-type active region. The source/drain region has a sidewall facing the channel region. A superlattice barrier is between the substrate and the channel region. The superlattice barrier is in contact with the source/drain region. The superlattice barrier has a structure in which a plurality of first sub-layers including a semiconductor layer doped with oxygen atoms and a plurality of second sub-layers including an undoped semiconductor layer are alternately stacked.</p><p id="p-0007" num="0006">According to some example embodiments of the inventive concepts, there is provided an IC device including a fin-type active region extending on a substrate in a first lateral direction. A gate line extends on the fin-type active region in a second lateral direction. The second lateral direction intersects the first lateral direction. A channel region is between the substrate and the gate line. A pair of source/drain regions are on both sides of the channel region on the fin-type active region. A superlattice barrier is between the fin-type active region and the channel region. The superlattice barrier is in contact with the pair of source/drain regions. The superlattice barrier has a structure in which a plurality of first sub-layers including a semiconductor layer doped with oxygen atoms and a plurality of second sub-layers including an undoped semiconductor layer are alternately stacked.</p><p id="p-0008" num="0007">According to some example embodiments of the inventive concepts, there is provided an IC device including a fin-type active region extending on a substrate in a first lateral direction. A nanosheet stack is on the fin-type active region. The nanosheet stack includes at least one nanosheet. A gate line surrounds the at least one nanosheet on the fin-type active region. The gate line extending in a second lateral direction. The second lateral direction intersects the first lateral direction. A superlattice barrier is between the fin-type active region and the nanosheet stack. The superlattice barrier includes a recess passing through at least a portion of the superlattice barrier in a vertical direction. A source/drain region is inside the recess and includes a portion in contact with the superlattice barrier and a portion in contact with the at least one nanosheet. The superlattice barrier has a structure in which a plurality of first sub-layers including a semiconductor layer doped with oxygen atoms and a plurality of second sub-layers including an undoped semiconductor layer are alternately stacked.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0004" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0009" num="0008">Example embodiments of the inventive concepts will be more clearly understood from the following detailed description taken in conjunction with the accompanying drawings in which:</p><p id="p-0010" num="0009"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a plan layout diagram of some components of an integrated circuit (IC) device <b>100</b> according to example embodiments;</p><p id="p-0011" num="0010"><figref idref="DRAWINGS">FIG. <b>2</b>A</figref> is a cross-sectional view taken along line X<b>1</b>-X<b>1</b>&#x2032; of <figref idref="DRAWINGS">FIG. <b>1</b></figref>;</p><p id="p-0012" num="0011"><figref idref="DRAWINGS">FIG. <b>2</b>B</figref> is a cross-sectional view taken along line Y<b>1</b>-Y<b>1</b>&#x2032; of <figref idref="DRAWINGS">FIG. <b>1</b></figref>;</p><p id="p-0013" num="0012"><figref idref="DRAWINGS">FIG. <b>2</b>C</figref> is a cross-sectional view taken along line Y<b>2</b>-Y<b>2</b>&#x2032; of <figref idref="DRAWINGS">FIG. <b>1</b></figref>;</p><p id="p-0014" num="0013"><figref idref="DRAWINGS">FIG. <b>2</b>D</figref> is an enlarged cross-sectional view of a local region &#x201c;EX<b>1</b>&#x201d; of <figref idref="DRAWINGS">FIG. <b>2</b>A</figref>;</p><p id="p-0015" num="0014"><figref idref="DRAWINGS">FIGS. <b>3</b>A and <b>3</b>B</figref> are cross-sectional views of IC devices according to example embodiments;</p><p id="p-0016" num="0015"><figref idref="DRAWINGS">FIGS. <b>4</b> to <b>15</b></figref> are cross-sectional views of an IC device, according to example embodiments;</p><p id="p-0017" num="0016"><figref idref="DRAWINGS">FIG. <b>16</b></figref> is a plan layout diagram of an IC device according to example embodiments;</p><p id="p-0018" num="0017"><figref idref="DRAWINGS">FIG. <b>17</b>A</figref> is a cross-sectional view of some components corresponding to a cross-section taken along line X<b>7</b>-X<b>7</b>&#x2032; of <figref idref="DRAWINGS">FIG. <b>16</b></figref>;</p><p id="p-0019" num="0018"><figref idref="DRAWINGS">FIG. <b>17</b>B</figref> is a cross-sectional view of some components corresponding to a cross-section taken along line Y<b>7</b>A-Y<b>7</b>A&#x2032; of <figref idref="DRAWINGS">FIG. <b>16</b></figref>;</p><p id="p-0020" num="0019"><figref idref="DRAWINGS">FIG. <b>17</b>C</figref> is a cross-sectional view of some components corresponding to a cross-section taken along line Y<b>7</b>B-Y<b>7</b>B&#x2032; of <figref idref="DRAWINGS">FIG. <b>16</b></figref>; and</p><p id="p-0021" num="0020"><figref idref="DRAWINGS">FIGS. <b>18</b>A to <b>18</b>J</figref> are cross-sectional views of a process sequence of a method of manufacturing an IC device, according to example embodiments.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0005" level="1">DETAILED DESCRIPTION</heading><p id="p-0022" num="0021">Hereinafter, example embodiments will be described in detail with reference to the accompanying drawings. The same reference numerals are used to denote the same elements in the drawings, and repeated descriptions thereof are omitted.</p><p id="p-0023" num="0022">When the terms &#x201c;about&#x201d; or &#x201c;substantially&#x201d; are used in this specification in connection with a numerical value, it is intended that the associated numerical value includes a manufacturing or operational tolerance (e.g., &#xb1;10%) around the stated numerical value. Moreover, when the words &#x201c;generally&#x201d; and &#x201c;substantially&#x201d; are used in connection with geometric shapes, it is intended that precision of the geometric shape is not required but that latitude for the shape is within the scope of the disclosure. Further, regardless of whether numerical values or shapes are modified as &#x201c;about&#x201d; or &#x201c;substantially,&#x201d; it will be understood that these values and shapes should be construed as including a manufacturing or operational tolerance (e.g., &#xb1;10%) around the stated numerical values or shapes.</p><p id="p-0024" num="0023"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a plan layout diagram of some components of an integrated circuit (IC) device <b>100</b> according to example embodiments. <figref idref="DRAWINGS">FIG. <b>2</b>A</figref> is a cross-sectional view taken along line X<b>1</b>-X<b>1</b>&#x2032; of <figref idref="DRAWINGS">FIG. <b>1</b></figref>; <figref idref="DRAWINGS">FIG. <b>2</b>B</figref> is a cross-sectional view taken along line Y<b>1</b>-Y<b>1</b>&#x2032; of <figref idref="DRAWINGS">FIG. <b>1</b></figref>; <figref idref="DRAWINGS">FIG. <b>2</b>C</figref> is a cross-sectional view taken along line Y<b>2</b>-Y<b>2</b>&#x2032; of <figref idref="DRAWINGS">FIG. <b>1</b></figref>; and <figref idref="DRAWINGS">FIG. <b>2</b>D</figref> is an enlarged cross-sectional view of a local region &#x201c;EX<b>1</b>&#x201d; of <figref idref="DRAWINGS">FIG. <b>2</b>A</figref>.</p><p id="p-0025" num="0024">Referring to <figref idref="DRAWINGS">FIGS. <b>1</b> and <b>2</b>A to <b>2</b>D</figref>, the IC device <b>100</b> may include a plurality of fin-type active regions FA and a plurality of nanosheet stacks NSS. The plurality of fin-type active regions FA may protrude from a substrate <b>102</b> in a vertical direction (Z direction) and extend long in a first lateral direction (X direction). The plurality of nanosheet stacks NSS may be on the plurality of fin-type active regions FA. As used herein, the term &#x201c;nanosheet&#x201d; refers to a conductive structure having cross-section that is substantially perpendicular to a direction in which current flows. The nanosheet should be interpreted as including a nanowire.</p><p id="p-0026" num="0025">The substrate <b>102</b> may include a semiconductor, such as silicon (Si) and/or germanium (Ge), and/or a compound semiconductor, such as silicon germanium (SiGe), silicon carbide (SiC), gallium arsenide (GaAs), indium arsenide (InAs), indium gallium arsenide (InGaAs), and/or indium phosphide (InP). As used herein, each of the terms &#x201c;SiGe,&#x201d; &#x201c;SiC,&#x201d; &#x201c;GaAs,&#x201d; &#x201c;InAs,&#x201d; &#x201c;InGaAs,&#x201d; and &#x201c;InP&#x201d; refers to a material including elements included therein, without referring to a chemical formula representing a stoichiometric relationship.</p><p id="p-0027" num="0026">A device isolation film (refer to <b>114</b> in <figref idref="DRAWINGS">FIGS. <b>2</b>B and <b>2</b>C</figref>) may be on the substrate <b>102</b> to cover both sidewalls of each or one or more of the plurality of fin-type active regions FA. The device isolation film <b>114</b> may include an oxide film, and/or a nitride film, and/or a combination thereof.</p><p id="p-0028" num="0027">A plurality of gate lines <b>160</b> may be on the plurality of fin-type active regions FA. Each or one or more of the plurality of gate lines <b>160</b> may extend in a second lateral direction (Y direction), which intersects the first lateral direction (X direction). The plurality of nano sheet stacks NSS may be respectively over the plurality of fin-type active regions FA in regions where the plurality of fin-type active regions FA intersect with the plurality of gate lines <b>160</b>. Each or one or more of the plurality of nanosheet stacks NSS may include a plurality of nanosheets (e.g., N<b>1</b>, N<b>2</b>, and/or N<b>3</b>), which overlap each other in the vertical direction (Z direction) on the fin-type active region FA. The plurality of nanosheets (e.g., N<b>1</b>, N<b>2</b>, and/or N<b>3</b>) may be at different vertical distances (Z-directional distances) from a top surface of the fin-type active region FA. The plurality of nanosheets (e.g., N<b>1</b>, N<b>2</b>, and/or N<b>3</b>) may include a first nanosheet N<b>1</b>, a second nanosheet N<b>2</b>, and/or a third nanosheet N<b>3</b>, which are sequentially stacked on the fin-type active region FA.</p><p id="p-0029" num="0028">A superlattice barrier SL may be between the substrate <b>102</b> and the first to third nanosheets N<b>1</b>, N<b>2</b>, and/or N<b>3</b>. The superlattice barrier SL may cover the top surface of the fin-type active region FA. The superlattice barrier SL may have a superlattice structure. As used herein, the term &#x201c;superlattice structure&#x201d; refers to a multilayered structure in which different kinds of material layers are alternately stacked one by one and a structure obtained by controlling the thickness of each or one or more of the material layers on an atomic layer level.</p><p id="p-0030" num="0029">As shown in <figref idref="DRAWINGS">FIGS. <b>2</b>A and <b>2</b>B</figref>, each or one or more of the plurality of nanosheet stacks NSS may be apart from the superlattice barrier SL in the vertical direction (Z direction) and face the superlattice barrier SL. As shown in <figref idref="DRAWINGS">FIG. <b>2</b>B</figref>, both sidewalls of the fin-type active region FA and/or both sidewalls of the superlattice barrier SL may be covered by the device isolation film <b>114</b> in the second lateral direction (Y direction).</p><p id="p-0031" num="0030"><figref idref="DRAWINGS">FIG. <b>1</b></figref> illustrates a case in which the nanosheet stack NSS has an approximately rectangular planar shape, without being limited thereto. The nanosheet stack NSS may have various planar shapes according to a planar shape of each or one or more of the fin-type active region FA and the gate line <b>160</b>. The present example embodiment pertains to an example configuration in which the plurality of nanosheet stacks NSS and the plurality of gate lines <b>160</b> are formed on one fin-type active region FA, and the plurality of nanosheet stacks NSS are arranged in a line in the first lateral direction (X direction) on one fin-type active region FA. However, according to embodiments, the numbers of nanosheet stacks NSS and/or gate lines <b>160</b> on one fin-type active region FA are not specifically limited.</p><p id="p-0032" num="0031">Each or one or more of the first to third nanosheets N<b>1</b>, N<b>2</b>, and/or N<b>3</b> may have a channel region. For example, each or one or more of the first to third nanosheets N<b>1</b>, N<b>2</b>, and/or N<b>3</b> may have a thickness selected in a range of about 4 nm to about 6 nm, without being limited thereto. Here, the thickness of each or one or more of the first to third nanosheets N<b>1</b>, N<b>2</b>, and/or N<b>3</b> refers to a size of each or one or more of the first to third nanosheets N<b>1</b>, N<b>2</b>, and/or N<b>3</b> in the vertical direction (Z direction). In example embodiments, the first to third nanosheets N<b>1</b>, N<b>2</b>, and/or N<b>3</b> may have substantially the same thickness in the vertical direction (Z direction). In other example embodiments, at least some of the first to third nanosheets N<b>1</b>, N<b>2</b>, and/or N<b>3</b> may have different thicknesses in the vertical direction (Z direction).</p><p id="p-0033" num="0032">In example embodiments, as shown in <figref idref="DRAWINGS">FIG. <b>2</b>A</figref>, at least some of the first to third nanosheets N<b>1</b>, N<b>2</b>, and/or N<b>3</b> included in one nanosheet stack NSS may have different sizes in the first lateral direction (X direction). In other example embodiments, unlike shown in <figref idref="DRAWINGS">FIG. <b>2</b>A</figref>, at least some of the first to third nanosheets N<b>1</b>, N<b>2</b>, and/or N<b>3</b> may have the same size in the first lateral direction (X direction).</p><p id="p-0034" num="0033">A plurality of recesses R<b>1</b> may be formed on the fin-type active region FA. As shown in <figref idref="DRAWINGS">FIG. <b>2</b>A</figref>, each or one or more of the plurality of recesses R<b>1</b> may pass through a portion of the superlattice barrier SL in the vertical direction (Z direction). A lowermost surface of each or one or more of the plurality of recesses R<b>1</b> may be at a higher level than a bottom surface of the superlattice barrier SL and at a lower level than a top surface of the superlattice barrier SL. As used herein, the term &#x201c;level&#x201d; refers to a height from a top surface of the substrate <b>102</b> in a vertical direction (Z direction or &#x2212;Z direction).</p><p id="p-0035" num="0034">A plurality of source/drain regions <b>130</b> may be respectively inside the plurality of recesses R<b>1</b>. Each or one or more of the plurality of source/drain regions <b>130</b> may have sidewalls facing the first to third nanosheets N<b>1</b>, N<b>2</b>, and N<b>3</b> included in the nanosheet stack NSS adjacent thereto. Each or one or more of the plurality of source/drain regions <b>130</b> may be in contact with the first to third nanosheets N<b>1</b>, N<b>2</b>, and/or N<b>3</b> included in the nanosheet stack NSS adjacent thereto.</p><p id="p-0036" num="0035">The plurality of source/drain regions <b>130</b> may include an epitaxially grown semiconductor layer. In example embodiments, the plurality of source/drain regions <b>130</b> may include a Group-IV element semiconductor, a Group IV-IV compound semiconductor, or a combination thereof. In example embodiments, each or one or more of the plurality of source/drain regions <b>130</b> may include a silicon layer doped with an n-type dopant, a silicon carbide (SiC) layer doped with an n-type dopant, or a silicon germanium (SiGe) layer doped with a p-type dopant. The n-type dopant may be selected from phosphorus (P), arsenic (As), and/or antimony (Sb). The p-type dopant may be selected from boron (B) and/or gallium (Ga).</p><p id="p-0037" num="0036">A plurality of gate lines <b>160</b> may surround each or one or more of the first to third nanosheets N<b>1</b>, N<b>2</b>, and/or N<b>3</b> while covering the nanosheet stack NSS on the superlattice barrier SL. Each or one or more of the plurality of gate lines <b>160</b> may include a main gate portion <b>160</b>M and/or a plurality of sub-gate portions <b>160</b>S. The main gate portion <b>160</b>M may cover a top surface of the nanosheet stack NSS and extend in the second lateral direction (Y direction). The plurality of sub-gate portions <b>160</b>S may be integrally connected to the main gate portion <b>160</b>M and respectively arranged between the first to third nanosheets N<b>1</b>, N<b>2</b>, and/or N<b>3</b> and/or between the first nanosheet N<b>1</b> and the superlattice barrier SL. In the vertical direction (Z direction), a thickness of each or one or more of the plurality of sub-gate portions <b>160</b>S may be less than a thickness of the main gate portion <b>160</b>M.</p><p id="p-0038" num="0037">The gate line <b>160</b> may include a metal, a metal nitride, and/or a metal carbide, and/or a combination thereof. The metal may be selected from titanium (Ti), tungsten (W), ruthenium (Ru), niobium (Nb), molybdenum (Mo), hafnium (Hf), nickel (Ni), cobalt (Co), platinum (Pt), ytterbium (Yb), terbium (Tb), dysprosium (Dy), erbium (Er), and/or palladium (Pd). The metal nitride may be selected from titanium nitride (TiN) and/or tantalum nitride (TaN). The metal carbide may include titanium aluminum carbide (TiAlC). However, a material included in the gate line <b>160</b> is not limited to the examples described above.</p><p id="p-0039" num="0038">A gate dielectric film <b>152</b> may be between the nanosheet stack NSS and the gate line <b>160</b>. In example embodiments, the gate dielectric film <b>152</b> may have a stack structure of an interface film and/or a high-k dielectric film. The interface film may include a low-k dielectric material film (e.g., a silicon oxide film, and/or a silicon oxynitride film, and/or a combination thereof), which has a dielectric constant of about 9 or less. In example embodiments, the interface film may be omitted. The high-k dielectric film may include a material having a higher dielectric constant than a silicon oxide film. For example, the high-k dielectric film may have a dielectric constant of about 10 to 25. The high-k dielectric film may include hafnium oxide, without being limited thereto.</p><p id="p-0040" num="0039">A plurality of nanosheet transistors TR may be formed in regions where the plurality of fin-type active regions FA intersect with the plurality of gate lines <b>160</b> on the substrate <b>102</b>.</p><p id="p-0041" num="0040">In example embodiments, the first to third nanosheets N<b>1</b>, N<b>2</b>, and/or N<b>3</b> may include a semiconductor layer including the same elements. In an example, each or one or more of the first to third nanosheets N<b>1</b>, N<b>2</b>, and/or N<b>3</b> may include a silicon layer. In example embodiments, the first to third nanosheets N<b>1</b>, N<b>2</b>, and/or N<b>3</b> may include an undoped silicon layer. In other example embodiments, the first to third nanosheets N<b>1</b>, N<b>2</b>, and/or N<b>3</b> may include a silicon layer doped with a dopant of the same conductivity type as that of the source/drain region <b>130</b>. In other example embodiments, the first to third nanosheets N<b>1</b>, N<b>2</b>, and/or N<b>3</b> may include a silicon layer doped with a dopant of a conductivity type opposite to that of the source/drain region <b>130</b>.</p><p id="p-0042" num="0041">As shown in <figref idref="DRAWINGS">FIG. <b>2</b>D</figref>, the superlattice barrier SL may have a structure in which a plurality of first sub-layers S<b>1</b> including a semiconductor layer doped with oxygen atoms and a plurality of second sub-layers S<b>2</b> including an undoped semiconductor layer are alternately stacked one by one. As shown in <figref idref="DRAWINGS">FIG. <b>2</b>A</figref>, on the fin-type active region FA, the superlattice barrier SL may continuously extend in the first lateral direction (X direction).</p><p id="p-0043" num="0042">Each or one or more of the plurality of source/drain regions <b>130</b> may include a portion in contact with the superlattice barrier SL. The superlattice barrier SL may surround a lowermost surface of each or one or more of the plurality of source/drain regions <b>130</b>, and the lowermost surface of each or one or more of the plurality of source/drain regions <b>130</b> may be in contact with a selected one of the plurality of first sub-layers S<b>1</b> and the plurality of second sub-layers S<b>2</b>, which are included in the superlattice barrier SL. As shown in <figref idref="DRAWINGS">FIGS. <b>2</b>A and <b>2</b>D</figref>, the lowermost surface of the source/drain region <b>130</b> may be in contact with a selected one of the plurality of first sub-layers S<b>1</b> included in the superlattice barrier SL. <figref idref="DRAWINGS">FIGS. <b>2</b>A and <b>2</b>D</figref> illustrate a configuration in which the lowermost surface of the source/drain region <b>130</b> is in contact with a lowermost one of the plurality of first sub-layers S<b>1</b> included in the superlattice barrier SL, but the inventive concepts are not limited thereto. For example, the lowermost surface of the source/drain region <b>130</b> may be in contact with one of the plurality of first sub-layers S<b>1</b> included in the superlattice barrier SL other than the lowermost one thereof.</p><p id="p-0044" num="0043">As shown in <figref idref="DRAWINGS">FIGS. <b>2</b>A, <b>2</b>B, and <b>2</b>D</figref>, the gate dielectric film <b>152</b> may include a first portion in contact with a bottom surface of a lowermost one of the plurality of sub-gate portions <b>160</b>S, which forms a lowermost surface of the gate line <b>160</b>. An uppermost surface of the superlattice barrier SL may be in contact with the first portion of the gate dielectric film <b>152</b>.</p><p id="p-0045" num="0044">Each or one or more of the plurality of first sub-layers <b>51</b> and/or the plurality of second sub-layers S<b>2</b>, which constitute the superlattice barrier SL, may include a material selected from a Group IV element semiconductor, a Group IV-IV compound semiconductor, a Group III-V compound semiconductor, a Group II-VI compound semiconductor, and/or a Group IV-VI compound semiconductor.</p><p id="p-0046" num="0045">In example embodiments, each or one or more of the plurality of first sub-layers <b>51</b> and/or the plurality of second sub-layers S<b>2</b> may include a Group IV element semiconductor (e.g., silicon (Si) and/or germanium (Ge)). From the plurality of first sub-layers <b>51</b> and the plurality of second sub-layers S<b>2</b>, only the plurality of first sub-layers S<b>1</b> may further include an oxygen atom dopant.</p><p id="p-0047" num="0046">In an example, each or one or more of the plurality of first sub-layers <b>51</b> and/or the plurality of second sub-layers S<b>2</b> may include an undoped silicon layer. From among the plurality of first sub-layers S<b>1</b> and the plurality of second sub-layers S<b>2</b>, only the plurality of first sub-layers S<b>1</b> may further include an oxygen atom dopant. In another example, each or one or more of the plurality of first sub-layers <b>51</b> and/or the plurality of second sub-layers S<b>2</b> may include a silicon doped with an n-type dopant or a p-type dopant. From among the plurality of first sub-layers <b>51</b> and the plurality of second sub-layers S<b>2</b>, only the plurality of first sub-layers S<b>1</b> may further include an oxygen atom dopant.</p><p id="p-0048" num="0047">In still another example, each or one or more of the plurality of first sub-layers <b>51</b> and the plurality of second sub-layers S<b>2</b> may include an undoped SiGe layer, a SiGe layer doped with an n-type dopant, or a SiGe layer doped with a p-type dopant. From among the plurality of first sub-layers <b>51</b> and the plurality of second sub-layers S<b>2</b>, only the plurality of first sub-layers S<b>1</b> may further include an oxygen atom dopant. When at least one of the plurality of first sub-layers <b>51</b> and the plurality of second sub-layers S<b>2</b> includes a SiGe layer, the SiGe layer may have a Ge concentration of about 50 atomic percent (at %) or less.</p><p id="p-0049" num="0048">In other example embodiments, each or one or more of the plurality of first sub-layers <b>51</b> and the plurality of second sub-layers S<b>2</b> may include a compound semiconductor selected from a Group IV-IV compound semiconductor, a Group III-V compound semiconductor, a Group II-VI compound semiconductor, and/or a Group IV-VI compound semiconductor. From among the plurality of first sub-layers <b>51</b> and the plurality of second sub-layers S<b>2</b>, only the plurality of first sub-layers S<b>1</b> may further include an oxygen atom dopant.</p><p id="p-0050" num="0049">The Group IV-IV compound semiconductor may be selected from silicon germanium (SiGe), silicon carbide (SiC), silicon germanium carbide (SiGeC), germanium tin (GeSn), silicon tin (SiSn), and/or silicon germanium tin (SiGeSn). The Group III-V compound semiconductor may include a compound semiconductor including at least one element of indium (In), gallium (Ga), and aluminum (Al) as a Group III element and at least one of arsenic (As), phosphorus (P), and/or antimony (Sb) as a Group V element. The Group III-V compound semiconductor may include a binary, ternary, or quaternary compound including two, three, or four elements selected from the Groups III and/or V in the Mendeleev periodic table. The binary compound may be selected from indium phosphide (InP), gallium arsenide (GaAs), gallium phosphide (GaP), indium arsenide (InAs), indium antimonide (InSb), and/or gallium antimonide (GaSb), and/or the ternary compound may be selected from indium gallium phosphide (InGaP), indium gallium arsenide (InGaAs), aluminum indium arsenide (AlInAs), indium gallium antimonide (InGaSb), gallium arsenic antimonide (GaAsSb), and/or gallium arsenic phosphide (GaAsP), without being limited thereto. The Group II-VI compound semiconductor may include a binary, ternary, or quaternary compound including two, three, or four elements selected from the Groups II and/or VI in the Mendeleev periodic table. The Group II-VI compound semiconductor may be selected from cadmium selenide (CdSe), zinc telluride (ZnTe), cadmium sulfide (CdS), zinc sulfide (ZnS), zinc selenide (ZnSe), and/or mercury cadmium telluride (HgCdTe), without being limited thereto. The Group IV-VI compound semiconductor may include PbS, without being limited thereto. Although examples of specific materials of each of the Group IV-IV compound semiconductor, the Group III-V compound semiconductor, the Group II-VI compound semiconductor, and the Group IV-VI compound semiconductor have been described above, each of the specific materials of the compound semiconductors described above refers to a material including elements included therein, without referring to a chemical formula representing a stoichiometric relationship.</p><p id="p-0051" num="0050">In still other example embodiments, the plurality of first sub-layers S<b>1</b> and the plurality of second sub-layers S<b>2</b> may include the same Group IV-IV compound semiconductor layer. At least some of the plurality of first sub-layers S<b>1</b> and/or the plurality of second sub-layers S<b>2</b> may include Group IV-IV compound semiconductor layers having different compositions. In an example, each or one or more of the plurality of first sub-layers S<b>1</b> and/or the plurality of second sub-layers S<b>2</b> may include a Si<sub>1-x</sub>Ge<sub>x </sub>(0&#x3c;x&#x3c;1), and a Ge content (x value) of the plurality of first sub-layers S<b>1</b> may be different from a Ge content (x value) of the plurality of second sub-layers S<b>2</b>. For example, the plurality of first sub-layers S<b>1</b> may include a Si<sub>1-x</sub>Ge<sub>x </sub>(0&#x3c;x&#x3c;1) layer doped with oxygen atoms, and the plurality of second sub-layers S<b>2</b> may include an undoped Si<sub>1-x</sub>Ge<sub>x </sub>(0&#x3c;x&#x3c;1) layer. Here, a Ge content (x value) of the plurality of first sub-layers S<b>1</b> may be less than a Ge content (x value) of the plurality of second sub-layers S<b>2</b>.</p><p id="p-0052" num="0051">In still other example embodiments, the plurality of first sub-layers S<b>1</b> and the plurality of second sub-layers S<b>2</b> may include the same Group III-V compound semiconductor layer, and at least some of the plurality of first sub-layers S<b>1</b> and/or the plurality of second sub-layers S<b>2</b> may include Group III-V compound semiconductor layers having different compositions. In an example, each or one or more of the plurality of first sub-layers S<b>1</b> and/or the plurality of second sub-layers S<b>2</b> may include In<sub>1-y</sub>Ga<sub>y</sub>As (0&#x3c;y&#x3c;1). A Ga content (y value) of the plurality of first sub-layers S<b>1</b> may be different from a Ga content (y value) of the plurality of second sub-layers S<b>2</b>). For example, the plurality of first sub-layers S<b>1</b> may include an In<sub>1-y</sub>Ga<sub>y</sub>As (0&#x3c;y&#x3c;1) layer doped with oxygen atoms, and the plurality of second sub-layers S<b>2</b> may include an undoped In<sub>1-y</sub>Ga<sub>y</sub>As (0&#x3c;y&#x3c;1) layer. Here, the Ga content (y value) of the plurality of first sub-layers S<b>1</b> may be less than the Ga content (y value) of the plurality of second sub-layers S<b>2</b>.</p><p id="p-0053" num="0052">In the IC device <b>100</b> shown in <figref idref="DRAWINGS">FIGS. <b>2</b>A to <b>2</b>D</figref>, the superlattice barrier SL may be illustrated as including three first sub-layers S<b>1</b>, which are apart from each other with one second sub-layer S<b>2</b> therebetween, but the inventive concepts are not limited to the example shown in <figref idref="DRAWINGS">FIGS. <b>2</b>A to <b>2</b>D</figref>. The numbers of first sub-layers S<b>1</b> and/or second sub-layers S<b>2</b>, which are alternately arranged in the superlattice barrier SL, may be variously selected as needed or desired. In example embodiments, the superlattice barrier SL may include about three to ten pairs of first sub-layer S<b>1</b> and second sub-layer S<b>2</b>, without being limited thereto.</p><p id="p-0054" num="0053">As shown in <figref idref="DRAWINGS">FIG. <b>2</b>B</figref>, in the second lateral direction (Y direction), at least some of the plurality of first sub-layers S<b>1</b> and/or the plurality of second sub-layers S<b>2</b>, which are included in the superlattice barrier SL, may have different widths. In example embodiments, the plurality of first sub-layers S<b>1</b> and the plurality of second sub-layers S<b>2</b>, which are included in the superlattice barrier SL, may have gradually increased widths in the second lateral direction (Y direction) toward the fin-type active region FA. For example, in the superlattice barrier SL, a first width W<b>1</b> of the first sub-layer S<b>1</b>, which is closest to the fin-type active region FA, in the second lateral direction (Y direction) may be greater than a second width W<b>2</b> of the first sub-layer S<b>1</b>, which is farthest from the fin-type active region FA, in the second lateral direction (Y direction).</p><p id="p-0055" num="0054">In example embodiments, each or one or more of the plurality of first sub-layers S<b>1</b> and/or plurality of second sub-layers S<b>2</b>, which are included in the superlattice barrier SL<b>1</b>, may have a thickness of about 1 nm to about 10 nm, without being limited thereto. In example embodiments, the plurality of first sub-layers S<b>1</b> and the plurality of second sub-layers S<b>2</b> may have the same thickness. In other example embodiments, at least some of the plurality of first sub-layers S<b>1</b> and/or the plurality of second sub-layers S<b>2</b> may have different thicknesses. In example embodiments, the superlattice barrier SL may have a thickness of about 5 nm to about 100 nm, without being limited thereto. As used herein, the thickness of each of the superlattice barrier SL, the first sub-layer S<b>1</b>, and/or the second sub-layer S<b>2</b> refers to a size of each of the superlattice barrier SL, the first sub-layer S<b>1</b>, and the second sub-layer S<b>2</b> in the vertical direction (Z direction).</p><p id="p-0056" num="0055">In the IC device <b>100</b> shown in <figref idref="DRAWINGS">FIGS. <b>2</b>A to <b>2</b>D</figref>, the superlattice barrier SL may be illustrated as a structure that starts with the first sub-layer S<b>1</b>, which is at a lower side closest to the substrate <b>102</b>, and ends with the first sub-layer <b>152</b>, which is in contact with the gate dielectric film <b>152</b>, but the inventive concepts are not limited to the example shown in <figref idref="DRAWINGS">FIGS. <b>2</b>A to <b>2</b>D</figref>. The superlattice barrier SL may start or end with a selected one of the first sub-layer <b>51</b> and the second sub-layer S<b>2</b>. The superlattice barrier SL may include an incomplete pair of the first sub-layer <b>51</b> and the second sub-layer S<b>2</b>.</p><p id="p-0057" num="0056">In the IC device <b>100</b>, the superlattice barrier SL may control each or one or more of the plurality of source/drain regions <b>130</b> to have a constant size in the vertical direction (Z direction). For example, a size of each or one or more of the plurality of source/drain regions <b>130</b> in the vertical direction (Z direction) may be easily controlled by the plurality of first sub-layers S<b>1</b> included in the superlattice barrier SL. Accordingly, a problem due to deterioration in size distribution of the plurality of source/drain regions <b>130</b> may be reduced or prevented by the superlattice barrier SL.</p><p id="p-0058" num="0057">In addition, in the IC device <b>100</b>, the superlattice barrier SL may contribute toward obtaining the plurality of source/drain regions <b>130</b>, which are free of, or contain fewer, voids and/or defects, during the process of forming the plurality of source/drain regions <b>130</b>. More specifically, while a semiconductor material included in the source/drain region <b>130</b> is being epitaxially grown from surfaces of the plurality of recesses R<b>1</b>, a semiconductor material may be uniformly epitaxially grown from not only respective surfaces of the first to third nanosheets N<b>1</b>, N<b>2</b>, and/or N<b>3</b>, which are exposed at the plurality of recesses R<b>1</b>, but also respective surfaces of the plurality of first sub-layers S<b>1</b> and/or the plurality of second sub-layers S<b>2</b>. Thus, the source/drain regions <b>130</b> of high quality may be obtained which are free of, or contain fewer, voids and/or defects.</p><p id="p-0059" num="0058">In addition, in the IC device <b>100</b>, because the uppermost surface of the superlattice barrier SL is in contact with the gate dielectric film <b>152</b>, a leakage current may be reduced or prevented from being generated under the sub-gate portion <b>160</b>S, which is closest to the fin-type active region FA, from among the plurality of sub-gate portions <b>160</b>S. Furthermore, a punchthrough through the fin-type active region FA may be effectively blocked by the superlattice barrier SL under the nanosheet stack NSS, and thus, the deterioration of electrical characteristics may be reduced or suppressed.</p><p id="p-0060" num="0059">In example embodiments, an oxygen atom doping concentration of the plurality of first sub-layers S<b>1</b> included in the superlattice barrier SL may be selected in a range of about 1E19/cm<sup>3 </sup>to about 5E20/cm<sup>3</sup>. When the oxygen atom doping concentration of the plurality of first sub-layers S<b>1</b> is excessively low, an effect of reducing or suppressing a leakage current by the superlattice barrier SL may be reduced in the nanosheet transistor TR. When the oxygen atom doping concentration of the plurality of first sub-layers S<b>1</b> is excessively high, defects may occur in the plurality of source/drain regions <b>130</b> during the process of forming the plurality of source/drain regions <b>130</b>.</p><p id="p-0061" num="0060">In example embodiments, in each or one or more of the plurality of first sub-layers S<b>1</b> included in the superlattice barrier SL, an oxygen atom doping concentration may be uniform according to a position of each or one or more of the plurality of first sub-layers S<b>1</b>. In other example embodiments, in each or one or more of the plurality of first sub-layers S<b>1</b> included in the superlattice barrier SL, an oxygen atom doping concentration may be non-uniform according to a position of each or one or more of the plurality of first sub-layers S<b>1</b> in a lateral direction. For example, each or one or more of the plurality of first sub-layers S<b>1</b> may include a plurality of locally doped regions doped with oxygen atoms and/or a plurality of locally undoped regions, which are not doped with the oxygen atoms. In each or one or more of the plurality of first sub-layers S<b>1</b>, the plurality of locally doped regions may intermittently extend in a lateral direction.</p><p id="p-0062" num="0061">As shown in <figref idref="DRAWINGS">FIGS. <b>2</b>A, <b>2</b>B, and <b>2</b>D</figref>, a top surface of the gate line <b>160</b> may be covered by a capping insulating pattern <b>164</b>. The capping insulating pattern <b>164</b> may include a silicon nitride film. A plurality of outer insulating spacers <b>118</b> may be on the fin-type active region FA and/or the device isolation film <b>114</b> to cover both sidewalls of each or one or more of the gate line <b>160</b> and the capping insulating pattern <b>164</b>. The plurality of outer insulating spacers <b>118</b> may cover both sidewalls of the main gate portion <b>160</b>M and/or the capping insulating pattern <b>164</b> on top surfaces of the plurality of nanosheet stacks NSS. Each or one or more of the plurality of outer insulating spacers <b>118</b> may be apart from the gate line <b>160</b> with the gate dielectric film <b>152</b> therebetween.</p><p id="p-0063" num="0062">As shown in <figref idref="DRAWINGS">FIG. <b>2</b>C</figref>, a plurality of recess-side insulating spacers <b>119</b> may be on a top surface of the device isolation film <b>114</b> to cover sidewalls of the source/drain region <b>130</b>. In example embodiments, each or one or more of the plurality of recess-side insulating spacers <b>119</b> may be integrally connected to the outer insulating spacer <b>118</b> adjacent thereto. An air gap AG may be in a space defined by the recess-side insulating spacer <b>119</b> and the source/drain region <b>130</b> and the device isolation film <b>114</b>, which are adjacent to the recess-side insulating spacer <b>119</b>.</p><p id="p-0064" num="0063">Each or one or more of the plurality of outer insulating spacers <b>118</b> and the plurality of recess-side insulating spacers <b>119</b> may include silicon nitride (SiN), silicon oxide (SiO), silicon carbonitride (SiCN), silicon boron nitride (SiBN), silicon oxynitride (SiON), silicon oxycarbonitride (SiOCN), silicon boron carbonitride (SiBCN), and/or silicon oxycarbide (SiOC), and/or a combination thereof. As used herein, each of the terms &#x201c;SiN,&#x201d; &#x201c;SiO,&#x201d; &#x201c;SiCN,&#x201d; &#x201c;SiBN,&#x201d; &#x201c;SiON,&#x201d; &#x201c;SiOCN,&#x201d; &#x201c;SiBCN,&#x201d; and &#x201c;SiOC&#x201d; refers to a material including elements included therein, without referring to a chemical formula representing a stoichiometric relationship</p><p id="p-0065" num="0064">As shown in <figref idref="DRAWINGS">FIGS. <b>2</b>A and <b>2</b>D</figref>, each or one or more of the plurality of source/drain regions <b>130</b> may include a portion, which overlaps the outer insulating spacer <b>118</b> in the vertical direction (Z direction). For example, a portion of each or one or more of the plurality of source/drain regions <b>130</b>, which overlaps the outer insulating spacer <b>118</b> in the vertical direction (Z direction), may have a width ranging from about 0 nm to about 4 nm in the first lateral direction (X direction), without being limited thereto.</p><p id="p-0066" num="0065">Between the first to third nanosheets N<b>1</b>, N<b>2</b>, and/or N<b>3</b> and/or between the first nanosheet N<b>1</b> and the superlattice barrier SL, both sidewalls of each or one or more of the plurality of sub-gate portions <b>160</b>S may be apart from the source/drain region <b>130</b> with the gate dielectric film <b>152</b> therebetween. The gate dielectric film <b>152</b> may include a portion in contact with the source/drain region <b>130</b>. Each or one or more of the plurality of source/drain regions <b>130</b> may face the nanosheet stack NSS, the plurality of sub-gate portions <b>160</b>S, and/or the superlattice barrier SL in the first lateral direction (X direction).</p><p id="p-0067" num="0066">As shown in <figref idref="DRAWINGS">FIGS. <b>2</b>A, <b>2</b>C, and <b>2</b>D</figref>, the plurality of outer insulating spacers <b>118</b> and/or the plurality of source/drain regions <b>130</b> may be covered by an insulating liner <b>142</b>. The insulating liner <b>142</b> may include SiN, SiO, SiCN, SiBN, SiON, SiOCN, SiBCN, and/or SiOC, and/or a combination thereof. In example embodiments, the insulating liner <b>142</b> may be omitted. An inter-gate dielectric film <b>144</b> may be on the insulating liner <b>142</b>. The inter-gate dielectric film <b>144</b> may include a silicon nitride film, a silicon oxide film, SiON, and/or SiOCN, and/or a combination thereof. When the insulating liner <b>142</b> is omitted, the inter-gate dielectric film <b>144</b> may be in contact with the plurality of source/drain regions <b>130</b>.</p><p id="p-0068" num="0067">In the IC device <b>100</b>, a size of the plurality of source/drain regions <b>130</b> in the vertical direction (Z direction) may be uniformly controlled by the plurality of first sub-layers S<b>1</b> included in the superlattice barrier SL. Accordingly, the plurality of source/drain regions <b>130</b> included in the plurality nanosheet transistors TR may have a uniformly controlled shape. Thus, the distribution of electrical characteristics of the plurality of source/drain regions <b>130</b> may be improved.</p><p id="p-0069" num="0068">Furthermore, in the IC device <b>100</b>, the superlattice barrier SL may have a structure in which the plurality of first sub-layers S<b>1</b> including a semiconductor layer doped with oxygen atoms and the plurality of second sub-layers S<b>2</b> including an undoped semiconductor layer are alternately stacked one by one. Thus, during the formation of the plurality of source/drain regions <b>130</b>, while a semiconductor material is being epitaxially grown from surfaces of the first to third nanosheets N<b>1</b>, N<b>2</b>, and/or N<b>3</b>, which are exposed inside the plurality of recesses R<b>1</b>, a semiconductor material may be epitaxially grown from surfaces of the plurality of first sub-layers S<b>1</b> and/or the plurality of second sub-layers S<b>2</b>, which are exposed at respective lower sides of the plurality of recesses R<b>1</b>. Accordingly, the plurality of source/drain regions <b>130</b> of high quality may be obtained without causing voids or defects, and contact resistances of the plurality of source/drain regions <b>130</b> may be reduced. Accordingly, electrical characteristics of each or one or more of the plurality of nanosheet transistors TR including the plurality of source/drain regions <b>130</b> may be improved.</p><p id="p-0070" num="0069">Furthermore, in the IC device <b>100</b>, an uppermost surface of the superlattice barrier SL may be in contact with the gate dielectric film <b>152</b>. Accordingly, an undesired leakage current may be reduced or prevented from being generated under the sub-gate portion <b>160</b>S closest to the fin-type active region FA, from among the plurality of sub-gate portions <b>160</b>S.</p><p id="p-0071" num="0070"><figref idref="DRAWINGS">FIG. <b>3</b>A</figref> is a cross-sectional view of an IC device <b>100</b>A according to example embodiments. Referring to <figref idref="DRAWINGS">FIG. <b>3</b>A</figref>, the IC device <b>100</b>A may have substantially the same configuration as the IC device <b>100</b> described with reference to <figref idref="DRAWINGS">FIGS. <b>1</b> and <b>2</b>A to <b>2</b>D</figref>. However, the IC device <b>100</b>A may include a superlattice barrier SLA instead of the superlattice barrier SL.</p><p id="p-0072" num="0071">The superlattice barrier SLA may have a structure in which a plurality of first sub-layers Si including a semiconductor layer doped with oxygen atoms and a plurality of second sub-layers S<b>2</b> including an undoped semiconductor layer are alternately stacked one by one. Detailed configurations of the plurality of first sub-layers S<b>1</b> and the plurality of second sub-layers S<b>2</b> included in the superlattice barrier SLA are substantially the same as those described with reference to <figref idref="DRAWINGS">FIGS. <b>2</b>A to <b>2</b>D</figref>. In the superlattice barrier SLA, the number of pairs of first sub-layer Si and second sub-layer S<b>2</b> is not specifically limited. For example, the superlattice barrier SLA may include at least 10 pairs (e.g., about 10 to 100 pairs) of first sub-layer Si and second sub-layer S<b>2</b>. In example embodiments, the superlattice barrier SLA may have a thickness of about 300 nm or less, for example, a thickness of about 20 nm to about 200 nm.</p><p id="p-0073" num="0072"><figref idref="DRAWINGS">FIG. <b>3</b>B</figref> is a cross-sectional view of an IC device <b>100</b>B according to example embodiments. Referring to <figref idref="DRAWINGS">FIG. <b>3</b>B</figref>, the IC device <b>100</b>B may have substantially the same configuration as the IC device <b>100</b>A described with reference to <figref idref="DRAWINGS">FIG. <b>3</b>A</figref>. However, the IC device <b>100</b>B may include a superlattice barrier SLB instead of the superlattice barrier SLA.</p><p id="p-0074" num="0073">The superlattice barrier SLB may have a structure in which a plurality of first sub-layers S<b>1</b>B including a semiconductor layer doped with oxygen atoms and a plurality of second sub-layers S<b>2</b> including an undoped semiconductor layer are alternately stacked one by one. An oxygen atom doping concentration of each or one or more of the plurality of first sub-layers S<b>1</b>B may be selected in a range of about 1E<sup>19</sup>/cm<sup>3 </sup>to about 5E<sup>20</sup>/cm<sup>3</sup>. In example embodiments, the oxygen atom doping concentration of each or one or more of the plurality of first sub-layers S<b>1</b>B may be non-uniform according to a position of each or one or more of the plurality of first sub-layers S<b>1</b>B. For example, each or one or more of the plurality of first sub-layers S<b>1</b>B may include a plurality of locally doped regions doped with oxygen atoms and/or a plurality of locally undoped regions, which are not doped with the oxygen atoms. The plurality of locally doped regions may be apart from each other with the locally undoped regions therebetween. In each or one or more of the plurality of first sub-layers S<b>1</b>B, the plurality of locally doped regions may intermittently extend in a lateral direction.</p><p id="p-0075" num="0074"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is a cross-sectional view of an IC device <b>100</b>C according to example embodiments. <figref idref="DRAWINGS">FIG. <b>4</b></figref> illustrates some components in a portion corresponding to a cross-section taken along line X<b>1</b>-X<b>1</b>&#x2032; of <figref idref="DRAWINGS">FIG. <b>1</b></figref>.</p><p id="p-0076" num="0075">Referring to <figref idref="DRAWINGS">FIG. <b>4</b></figref>, the IC device <b>100</b>C may have substantially the same configuration as the IC device <b>100</b> described with reference to <figref idref="DRAWINGS">FIGS. <b>1</b> and <b>2</b>A to <b>2</b>D</figref>. However, the IC device <b>100</b>C may further include a plurality of source/drain contacts <b>184</b> on a plurality of source/drain regions <b>130</b>. A metal silicide film <b>182</b> may be between the source/drain region <b>130</b> and the source/drain contact <b>184</b>. Each or one or more of the plurality of source/drain contacts <b>184</b> may fill a contact hole <b>180</b>H, which passes through an inter-gate dielectric film <b>144</b> and an insulating liner <b>142</b> in a vertical direction (Z direction) and extends into the source/drain region <b>130</b>. The source/drain region <b>130</b> may be apart from the source/drain contact <b>184</b> with the metal silicide film <b>182</b> therebetween. The source/drain region <b>130</b> may surround a lower portion of each or one or more of the plurality of the source/drain contacts <b>184</b> outside the contact hole <b>180</b>H.</p><p id="p-0077" num="0076">The metal silicide film <b>182</b> may include titanium silicide, without being limited thereto. In some example embodiments, the metal silicide film <b>182</b> may be omitted. Each or one or more of the plurality of source/drain contacts <b>184</b> may include a metal, and/or a conductive metal nitride, and/or a combination thereof. For example, each or one or more of the plurality of source/drain contacts <b>184</b> may include tungsten (W), copper (Cu), aluminum (Al), titanium (Ti), tantalum (Ta), titanium nitride (TiN), tantalum nitride (TaN), and/or an alloy thereof, and/or a combination thereof.</p><p id="p-0078" num="0077"><figref idref="DRAWINGS">FIG. <b>5</b></figref> is a cross-sectional view of an IC device <b>100</b>D according to example embodiments. <figref idref="DRAWINGS">FIG. <b>5</b></figref> illustrates an enlarged cross-sectional configuration of a region corresponding to the local region &#x201c;EX<b>1</b>&#x201d; of <figref idref="DRAWINGS">FIG. <b>2</b>A</figref>.</p><p id="p-0079" num="0078">Referring to <figref idref="DRAWINGS">FIG. <b>5</b></figref>, the IC device <b>100</b>D may have substantially the same configuration as the IC device <b>100</b> described with reference to <figref idref="DRAWINGS">FIGS. <b>1</b> and <b>2</b>A to <b>2</b>D</figref>. However, the IC device <b>100</b>D may include a source/drain region <b>130</b>D instead of a source/drain region <b>130</b>.</p><p id="p-0080" num="0079">The source/drain region <b>130</b>D may have substantially the same configuration as the source/drain region <b>130</b> described with reference to <figref idref="DRAWINGS">FIGS. <b>1</b> and <b>2</b>A to <b>2</b>D</figref>. However, the source/drain region <b>130</b>D may include a first main body layer <b>132</b>, a second main body layer <b>134</b>, a third main body layer <b>136</b>, and/or a capping layer <b>138</b>, which are sequentially stacked on a first sub-layer S<b>1</b> of the superlattice barrier SL in a vertical direction (Z direction).</p><p id="p-0081" num="0080">In example embodiments, each or one or more of the first main body layer <b>132</b>, the second main body layer <b>134</b>, and/or the third main body layer <b>136</b> may include a Si<sub>1-x</sub>Ge<sub>x </sub>layer (here, 0.15&#x2264;x&#x3c;0.7), which is doped with a p-type dopant. Here, a Ge concentration of the second main body layer <b>134</b> may be higher than a Ge concentration of the first main body layer <b>132</b>, and a Ge concentration of the third main body layer <b>136</b> may be higher than the Ge concentration of the second main body layer <b>134</b>. In example embodiments, the Ge concentration of the first main body layer <b>132</b> may be selected in a range of about 0.15 at % to about 0.30 at %, the Ge concentration of the second main body layer <b>134</b> may be selected in a range of about 0.30 at % to about 0.50 at %, and/or the Ge concentration of the third main body layer <b>136</b> may be selected in a range of about 0.50 at % to about 0.70 at %, but the inventive concepts are not limited thereto. In example embodiments, the p-type dopant may include at least one selected from boron (B) and/or gallium (Ga), without being limited thereto.</p><p id="p-0082" num="0081">The capping layer <b>138</b> may cover a top surface of the third main body layer <b>136</b> at a higher level than a top level of the nanosheet stack NSS in the vertical direction (Z direction). In example embodiments, the capping layer <b>138</b> may have a thickness of about 0.1 nm to about 10 nm. In example embodiments, the capping layer <b>138</b> may include an undoped silicon layer. In other example embodiments, the capping layer <b>138</b> may include a silicon doped with a p-type dopant selected from boron (B) and/or gallium (Ga). For instance, the capping layer <b>138</b> may include a silicon layer doped with boron (B). The capping layer <b>138</b> may not include a Ge element. The capping layer <b>138</b> may protect the first main body layer <b>132</b>, the second main body layer <b>134</b> and/or the third main body layer <b>136</b>. For example, the capping layer <b>138</b> may reduce or prevent chemicals and/or external shocks from being transmitted from the outside to the first main body layer <b>132</b>, the second main body layer <b>134</b>, and/or the third main body layer <b>136</b>.</p><p id="p-0083" num="0082"><figref idref="DRAWINGS">FIG. <b>6</b></figref> is a cross-sectional view of an IC device <b>100</b>E according to example embodiments. <figref idref="DRAWINGS">FIG. <b>6</b></figref> illustrates some components in a portion corresponding to a cross-section taken along line X<b>1</b>-X<b>1</b>&#x2032; of <figref idref="DRAWINGS">FIG. <b>1</b></figref>.</p><p id="p-0084" num="0083">Referring to <figref idref="DRAWINGS">FIG. <b>6</b></figref>, the IC device <b>100</b>E may have substantially the same configuration as the IC device <b>100</b> described with reference to <figref idref="DRAWINGS">FIGS. <b>1</b> and <b>2</b>A to <b>2</b>D</figref>. However, the IC device <b>100</b>E may further include a plurality of inner insulating spacers <b>120</b>, which are interposed between the first to third nanosheets N<b>1</b>, N<b>2</b>, and/or N<b>3</b> and/or between the first nanosheet N<b>1</b> and a superlattice barrier SL and, also, interposed between a plurality of sub-gate portions <b>160</b>S and source/drain regions <b>130</b>.</p><p id="p-0085" num="0084">Both sidewalls of each or one or more of the plurality of sub-gate portions <b>160</b>S may be covered with the inner insulating spacers <b>120</b> with a gate dielectric film <b>152</b> therebetween. Each or one or more of the plurality of sub-gate portions <b>160</b>S may be apart from the source/drain region <b>130</b> with the gate dielectric film <b>152</b> and/or the inner insulating spacers <b>120</b> therebetween. Each or one or more of the plurality of inner insulating spacers <b>120</b> may be in contact with the source/drain region <b>130</b>. At least some of the plurality of inner insulating spacers <b>120</b> may overlap an outer insulating spacer <b>118</b> in the vertical direction (Z direction).</p><p id="p-0086" num="0085">The plurality of inner insulating spacers <b>120</b> may include silicon nitride, silicon oxide, SiCN, SiBN, SiON, SiOCN, SiBCN, and/or SiOC, and/or a combination thereof. In example embodiments, at least some of the plurality of inner insulating spacers <b>120</b> may further include an air gap. In example embodiments, the inner insulating spacer <b>120</b> may include the same material as the outer insulating spacer <b>118</b>. In other example embodiments, the outer insulating spacer <b>118</b> and the inner insulating spacer <b>120</b> may include different materials.</p><p id="p-0087" num="0086">Each or one or more of the plurality of source/drain regions <b>130</b> may face a plurality of sub-gate portions <b>160</b>S with the inner insulating spacer <b>120</b> and/or the gate dielectric film <b>152</b> therebetween in the first lateral direction (X direction). The plurality of source/drain regions <b>130</b> may not include a portion in contact with the gate dielectric film <b>152</b>.</p><p id="p-0088" num="0087"><figref idref="DRAWINGS">FIG. <b>7</b></figref> is a cross-sectional view of an IC device <b>200</b>A according to example embodiments. <figref idref="DRAWINGS">FIG. <b>7</b></figref> illustrates an enlarged cross-sectional configuration of a region corresponding to the local region &#x201c;EX<b>1</b>&#x201d; of <figref idref="DRAWINGS">FIG. <b>2</b>A</figref>.</p><p id="p-0089" num="0088">Referring to <figref idref="DRAWINGS">FIG. <b>7</b></figref>, the IC device <b>200</b>A may have substantially the same configuration as the IC device <b>100</b> described with reference to <figref idref="DRAWINGS">FIGS. <b>1</b> and <b>2</b>A to <b>2</b>D</figref>. However, the IC device <b>200</b>A may include a source/drain region <b>230</b>A instead of the source/drain region <b>130</b>.</p><p id="p-0090" num="0089">The source/drain region <b>230</b>A may fill a recess R<b>2</b>A, which passes through a portion of the superlattice barrier SL. The lowermost surface of the source/drain region <b>230</b>A may be in contact with a selected one of a plurality of second sub-layers S<b>2</b> included in the superlattice barrier SL. <figref idref="DRAWINGS">FIG. <b>7</b></figref> illustrates a configuration in which the lowermost surface of the source/drain region <b>230</b>A is in contact with a lowermost one of the plurality of second sub-layers S<b>2</b> included in the superlattice barrier SL, but the inventive concepts are not limited thereto. For example, the lowermost surface of the source/drain region <b>230</b>A may be in contact with one or more of the plurality of second sub-layers S<b>2</b> included in the superlattice barrier SL other than the lowermost one thereof. A detailed configuration of the source/drain region <b>230</b>A may be substantially the same as that of the source/drain region <b>130</b> described with reference to <figref idref="DRAWINGS">FIGS. <b>2</b>A to <b>2</b>D</figref>.</p><p id="p-0091" num="0090"><figref idref="DRAWINGS">FIG. <b>8</b></figref> is a cross-sectional view of an IC device <b>200</b>B according to example embodiments. <figref idref="DRAWINGS">FIG. <b>8</b></figref> illustrates an enlarged cross-sectional configuration of a region corresponding to the local region &#x201c;EX<b>1</b>&#x201d; of <figref idref="DRAWINGS">FIG. <b>2</b>A</figref>.</p><p id="p-0092" num="0091">Referring to <figref idref="DRAWINGS">FIG. <b>8</b></figref>, the IC device <b>200</b>B may have substantially the same configuration as the IC device <b>100</b> described with reference to <figref idref="DRAWINGS">FIGS. <b>1</b> and <b>2</b>A to <b>2</b>D</figref>. However, the IC device <b>200</b>B may include a source/drain region <b>230</b>B instead of the source/drain region <b>130</b>.</p><p id="p-0093" num="0092">The source/drain region <b>230</b>B may fill a recess R<b>2</b>B, which may not pass through a superlattice barrier SL. An inner wall of the bottom of the recess R<b>2</b>B may include a top surface of the superlattice barrier SL. A lowermost surface of the source/drain region <b>230</b>B may be in contact with an uppermost one of the plurality of first sub-layers S<b>1</b> included in the superlattice barrier SL. A detailed configuration of the source/drain region <b>230</b>B may be substantially the same as that of the source/drain region <b>130</b> with reference to <figref idref="DRAWINGS">FIGS. <b>2</b>A to <b>2</b>D</figref>.</p><p id="p-0094" num="0093"><figref idref="DRAWINGS">FIG. <b>9</b></figref> is a cross-sectional view of an IC device <b>200</b>C according to example embodiments. <figref idref="DRAWINGS">FIG. <b>9</b></figref> illustrates an enlarged cross-sectional configuration of a region corresponding to the local region &#x201c;EX<b>1</b>&#x201d; of <figref idref="DRAWINGS">FIG. <b>2</b>A</figref>.</p><p id="p-0095" num="0094">Referring to <figref idref="DRAWINGS">FIG. <b>9</b></figref>, the IC device <b>200</b>C may have substantially the same configuration as the IC device <b>100</b> described with reference to <figref idref="DRAWINGS">FIGS. <b>1</b> and <b>2</b>A to <b>2</b>D</figref>. However, the IC device <b>200</b>C may include a source/drain region <b>230</b>C instead of the source/drain region <b>130</b>.</p><p id="p-0096" num="0095">The source/drain region <b>230</b>C may fill a recess R<b>2</b>C, which passes through the superlattice barrier SL from a top surface of the superlattice barrier SL to a bottom surface thereof in a vertical direction (Z direction). The source/drain region <b>230</b>C may pass through the superlattice barrier SL from the top surface of the superlattice barrier SL to the bottom surface thereof in the vertical direction (Z direction) and extend into the fin-type active region FA. A lowermost surface of the source/drain region <b>230</b>C may be in contact with the fin-type active region FA. The lowermost surface of the source/drain region <b>230</b>C may be closer to the substrate (refer to <b>102</b> in <figref idref="DRAWINGS">FIGS. <b>2</b>A to <b>2</b>C</figref>) than a lowermost surface of the superlattice barrier SL. A detailed configuration of the source/drain region <b>230</b>C may be substantially the same as that of the source/drain region <b>130</b> described with reference to <figref idref="DRAWINGS">FIGS. <b>2</b>A to <b>2</b>D</figref>.</p><p id="p-0097" num="0096">In the IC device <b>200</b>C, the superlattice barrier SL may include a discontinuous portion, which corresponds to the source/drain region <b>230</b>C and is cut by the recess R<b>2</b>C, and intermittently extend on a fin-type active region FA in a first lateral direction (X direction).</p><p id="p-0098" num="0097"><figref idref="DRAWINGS">FIG. <b>10</b></figref> is a cross-sectional view of an IC device <b>300</b> according to example embodiments. <figref idref="DRAWINGS">FIG. <b>10</b></figref> illustrates an enlarged cross-sectional configuration of a region corresponding to the local region &#x201c;EX<b>1</b>&#x201d; of <figref idref="DRAWINGS">FIG. <b>2</b>A</figref>.</p><p id="p-0099" num="0098">Referring to <figref idref="DRAWINGS">FIG. <b>10</b></figref>, the IC device <b>300</b> may have substantially the same configuration as the IC device <b>100</b> described with reference to <figref idref="DRAWINGS">FIGS. <b>1</b> and <b>2</b>A to <b>2</b>D</figref>. However, the IC device <b>300</b> may further include an upper semiconductor layer <b>304</b> between a superlattice barrier SL and a gate line <b>160</b>.</p><p id="p-0100" num="0099">The upper semiconductor layer <b>304</b> may be between a first portion of a gate dielectric film <b>152</b>, which is in contact with a bottom surface of a lowermost one of a plurality of sub-gate portions <b>160</b>S of the gate line <b>160</b>, and an uppermost surface of the superlattice barrier SL. The upper semiconductor layer <b>304</b> may have a bottom surface, which is in contact with the uppermost surface of the superlattice barrier SL, and a top surface, which is in contact with the first portion of the gate dielectric film <b>152</b>.</p><p id="p-0101" num="0100">The IC device <b>300</b> may include a source/drain region <b>330</b>. The source/drain region <b>330</b> may fill a recess R<b>3</b>, which passes through the upper semiconductor layer <b>304</b> in a vertical direction (Z direction) and passes through a portion of the superlattice barrier SL in the vertical direction (Z direction). A detailed configuration of the source/drain region <b>330</b> may be substantially the same as that of the source/drain region <b>130</b> described with reference to <figref idref="DRAWINGS">FIGS. <b>2</b>A to <b>2</b>D</figref>.</p><p id="p-0102" num="0101">The upper semiconductor layer <b>304</b> may include a portion in contact with the source/drain region <b>330</b>. The source/drain region <b>330</b> may pass through the upper semiconductor layer <b>304</b> in the vertical direction (Z direction), and a lowermost surface of the source/drain region <b>330</b> may be in contact with a lowermost one of the plurality of first sub-layers S<b>1</b> included in the superlattice barrier SL.</p><p id="p-0103" num="0102">In example embodiments, the upper semiconductor layer <b>304</b> may include the same material as a constituent material of the first to third nanosheets N<b>1</b>, N<b>2</b>, and/or N<b>3</b> included in the nanosheet stack NSS. In other example embodiments, the upper semiconductor layer <b>304</b> may include a different material from the constituent material of the first to third nanosheets N<b>1</b>, N<b>2</b>, and/or N<b>3</b> included in the nanosheet stack NSS. For example, the upper semiconductor layer <b>304</b> may include an undoped silicon layer, a silicon layer doped with a p-type dopant, or a silicon layer doped with an n-type dopant, without being limited thereto.</p><p id="p-0104" num="0103">In example embodiments, the upper semiconductor layer <b>304</b> may provide a channel region of a bottom transistor including a sub-gate portion <b>160</b>S, which is closest to a fin-type active region FA, from among the plurality of sub-gate portions <b>160</b>S.</p><p id="p-0105" num="0104"><figref idref="DRAWINGS">FIG. <b>11</b></figref> is a cross-sectional view of an IC device <b>300</b>A according to embodiments. <figref idref="DRAWINGS">FIG. <b>11</b></figref> illustrates an enlarged cross-sectional configuration of a region corresponding to the local region &#x201c;EX<b>1</b>&#x201d; of <figref idref="DRAWINGS">FIG. <b>2</b>A</figref>.</p><p id="p-0106" num="0105">Referring to <figref idref="DRAWINGS">FIG. <b>11</b></figref>, the IC device <b>300</b>A may have substantially the same configuration as the IC device <b>300</b> described with reference to <figref idref="DRAWINGS">FIG. <b>10</b></figref>. However, the IC device <b>300</b>A may include a source/drain region <b>330</b>A instead of the source/drain region <b>330</b>.</p><p id="p-0107" num="0106">The source/drain region <b>330</b>A may fill a recess R<b>3</b>A, which passes through an upper semiconductor layer <b>304</b> from a top surface of the upper semiconductor layer <b>304</b> to a bottom surface thereof in a vertical direction (Z direction) and passes through a portion of a superlattice barrier SL. The source/drain region <b>330</b>A may pass through the upper semiconductor layer <b>304</b> in the vertical direction (Z direction), and a lowermost surface of the source/drain region <b>330</b>A may be in contact with a selected one of a plurality of second sub-layers S<b>2</b> included in the superlattice barrier SL. <figref idref="DRAWINGS">FIG. <b>11</b></figref> illustrates an example configuration in which the lowermost surface of the source/drain region <b>330</b>A is in contact with a lowermost one of the plurality of second sub-layers S<b>2</b> included in the superlattice barrier SL, but the inventive concepts are not limited thereto. For example, the lowermost surface of the source/drain region <b>330</b>A may be in contact with one of the plurality of second sub-layers S<b>2</b> included in the superlattice barrier SL other than the lowermost one thereof. A detailed configuration of the source/drain region <b>330</b>A may be substantially the same as that of the source/drain region <b>130</b> described with reference to <figref idref="DRAWINGS">FIGS. <b>2</b>A to <b>2</b>D</figref>.</p><p id="p-0108" num="0107">In the IC device <b>300</b>A, the upper semiconductor layer <b>304</b> may include a discontinuous portion, which corresponds to the source/drain region <b>330</b>A and is cut by the recess R<b>3</b>A, and extend on a fin-type active region FA in a first lateral direction (X direction).</p><p id="p-0109" num="0108"><figref idref="DRAWINGS">FIG. <b>12</b></figref> is a cross-sectional view of an IC device <b>300</b>B according to example embodiments. <figref idref="DRAWINGS">FIG. <b>12</b></figref> illustrates an enlarged cross-sectional configuration of a region corresponding to the local region &#x201c;EX<b>1</b>&#x201d; of <figref idref="DRAWINGS">FIG. <b>2</b>A</figref>.</p><p id="p-0110" num="0109">Referring to <figref idref="DRAWINGS">FIG. <b>12</b></figref>, the IC device <b>300</b>B may have substantially the same configuration as the IC device <b>300</b> described with reference to <figref idref="DRAWINGS">FIG. <b>10</b></figref>. However, the IC device <b>300</b>B may include a source/drain region <b>330</b>B instead of the source/drain region <b>330</b>.</p><p id="p-0111" num="0110">The source/drain region <b>330</b>B may fill a recess R<b>3</b>B, which passes through the upper semiconductor layer <b>304</b> from a top surface of the upper semiconductor layer <b>304</b> to a bottom surface thereof in a vertical direction (Z direction). The source/drain region <b>330</b>B may pass through the upper semiconductor layer <b>304</b>, and a lowermost surface of the source/drain region <b>330</b>B may be in contact with an uppermost one of the plurality of first sub-layers S<b>1</b> included in the superlattice barrier SL. A detailed configuration of the source/drain region <b>330</b>B may be substantially the same as that of the source/drain region <b>130</b>, which has been described with reference to <figref idref="DRAWINGS">FIGS. <b>2</b>A to <b>2</b>D</figref>.</p><p id="p-0112" num="0111">In the IC device <b>300</b>B, the upper semiconductor layer <b>304</b> may include a discontinuous portion, which corresponds to the source/drain region <b>330</b>B and is cut by the recess R<b>3</b>B, and intermittently extend on a fin-type active region FA in a first lateral direction (X direction).</p><p id="p-0113" num="0112"><figref idref="DRAWINGS">FIG. <b>13</b></figref> is a cross-sectional view of an IC device <b>300</b>C according to example embodiments. <figref idref="DRAWINGS">FIG. <b>13</b></figref> illustrates an enlarged cross-sectional configuration of a region corresponding to the local region &#x201c;EX<b>1</b>&#x201d; of <figref idref="DRAWINGS">FIG. <b>2</b>A</figref>.</p><p id="p-0114" num="0113">Referring to <figref idref="DRAWINGS">FIG. <b>13</b></figref>, the IC device <b>300</b>C may have substantially the same configuration as the IC device <b>300</b> described with reference to <figref idref="DRAWINGS">FIG. <b>10</b></figref>. However, the IC device <b>300</b>C may include a source/drain region <b>330</b>C instead of the source/drain region <b>330</b>.</p><p id="p-0115" num="0114">The source/drain region <b>330</b>C may fill a recess R<b>3</b>C, which passes through the upper semiconductor layer <b>304</b> from a top surface of the upper semiconductor layer <b>304</b> to a bottom surface thereof in a vertical direction (Z direction) and passes through the superlattice barrier SL from a top surface of the semiconductor barrier SL to a bottom surface thereof in the vertical direction (Z direction). The source/drain region <b>330</b>C may pass through the upper semiconductor layer <b>304</b> and the superlattice barrier SL in the vertical direction (Z direction) and extend into a fin-type active region FA. A lowermost surface of the source/drain region <b>330</b>C may be in contact with the fin-type active region FA. The lowermost surface of the source/drain region <b>330</b>C may be closer to a substrate (refer to <b>102</b> in <figref idref="DRAWINGS">FIGS. <b>2</b>A to <b>2</b>C</figref>) than a lowermost surface of the superlattice barrier SL. A detailed configuration of the source/drain region <b>330</b>C may be substantially the same as that of the source/drain region <b>130</b> described with reference to <figref idref="DRAWINGS">FIGS. <b>2</b>A to <b>2</b>D</figref>.</p><p id="p-0116" num="0115">In the IC device <b>300</b>C, each or one or more of the upper semiconductor layer <b>304</b> and the superlattice barrier SL may include a discontinuous portion, which corresponds to the source/drain region <b>330</b>C and is cut by the recess R<b>3</b>C. The upper semiconductor layer <b>304</b> and the superlattice barrier SL may intermittently extend on the fin-type active region FA in a first lateral direction (X direction).</p><p id="p-0117" num="0116"><figref idref="DRAWINGS">FIG. <b>14</b></figref> is a cross-sectional view of an IC device <b>400</b> according to example embodiments. <figref idref="DRAWINGS">FIG. <b>14</b></figref> illustrates a partial configuration of a portion corresponding to a cross-section taken along line X<b>1</b>-X<b>1</b>&#x2032; of <figref idref="DRAWINGS">FIG. <b>1</b></figref>.</p><p id="p-0118" num="0117">Referring to <figref idref="DRAWINGS">FIG. <b>14</b></figref>, the IC device <b>400</b> may have substantially the same configuration as the IC device <b>100</b> described with reference to <figref idref="DRAWINGS">FIGS. <b>1</b> and <b>2</b>A to <b>2</b>D</figref>. However, the IC device <b>400</b> may include a well <b>106</b>, which surrounds a plurality of source/drain regions <b>130</b> and/or a superlattice barrier SL in a substrate <b>102</b>. The well <b>106</b> may include an impurity region, which is doped at a concentration different from a dopant concentration of the substrate <b>102</b>. The well <b>106</b> may include an N-type dopant or a P-type dopant depending on a conductivity type of a channel of a transistor. The well <b>106</b> may include an impurity region of a conductivity type opposite to a conductivity type of the source/drain region <b>130</b>. For example, when the plurality of source/drain regions <b>130</b> include an N-type dopant, the well <b>106</b> may include a P-type dopant; whereas the plurality of source/drain regions <b>130</b> include the P-type dopant, the well <b>106</b> may include the N-type dopant.</p><p id="p-0119" num="0118"><figref idref="DRAWINGS">FIG. <b>15</b></figref> is a cross-sectional view of an IC device <b>500</b> according to example embodiments. <figref idref="DRAWINGS">FIG. <b>15</b></figref> illustrates an enlarged cross-sectional configuration of a region corresponding to the local region &#x201c;EX<b>1</b>&#x201d; of <figref idref="DRAWINGS">FIG. <b>2</b>A</figref>.</p><p id="p-0120" num="0119">Referring to <figref idref="DRAWINGS">FIG. <b>15</b></figref>, the IC device <b>500</b> may have substantially the same configuration as the IC device <b>100</b> described with reference to <figref idref="DRAWINGS">FIGS. <b>1</b> and <b>2</b>A to <b>2</b>D</figref>. However, the IC device <b>500</b> may include a source/drain region <b>530</b> instead of the source/drain region <b>130</b> and include a superlattice barrier SL<b>5</b> instead of the superlattice barrier SL.</p><p id="p-0121" num="0120">The source/drain region <b>530</b> may fill a recess R<b>5</b>, which passes through a portion of the superlattice barrier SL<b>5</b> in a vertical direction (Z direction). The source/drain region <b>530</b> may have a lower surface facing the superlattice barrier SL<b>5</b> and an upper surface facing the nanosheet stack NSS, and a roughness of the lower surface of the source/drain region <b>530</b> may be higher than a roughness of the upper surface thereof.</p><p id="p-0122" num="0121">The superlattice barrier SL<b>5</b> may have a structure in which a plurality of first sub-layers S<b>51</b> including a semiconductor layer doped with oxygen atoms and a plurality of second sub-layers S<b>52</b> including an undoped semiconductor layer are alternately stacked one by one. A portion of the superlattice barrier SL<b>5</b>, which is in contact with the source/drain region <b>530</b>, may include a shoulder portion SH, which is a portion of an uppermost one of the plurality of first sub-layers S<b>51</b> included in the superlattice barrier SL<b>5</b>. A surface of the superlattice barrier SL<b>5</b>, which is in contact with the source/drain region <b>530</b>, may have superlattice bends at interfaces between the first sub-layer S<b>51</b> and the second sub-layer S<b>52</b>, which are adjacent to each other. The source/drain region <b>530</b> may have source/drain bends, which face the superlattice bends of the superlattice barrier SL<b>5</b> and have shapes corresponding to the superlattice bends.</p><p id="p-0123" num="0122">In the superlattice barrier SL<b>5</b>, a slope of an end surface of each or one or more of the plurality of first sub-layers S<b>51</b>, which is in contact with the source/drain region <b>530</b>, may be less than a slope of an end surface of each or one or more of the plurality of second sub-layers S<b>52</b>, which is in contact with the source/drain region <b>530</b>. That is, in a cross-section taken along an X-Z plane of <figref idref="DRAWINGS">FIG. <b>15</b></figref>, an angle between a first straight line in a first lateral direction (X direction) and the end surface of each or one or more of the plurality of first sub-layers S<b>51</b>, which is in contact with the source/drain region <b>530</b>, may be less than an angle between the first straight line and the end surface of each or one or more of the plurality of second sub-layers S<b>52</b>, which is in contact with the source/drain region <b>530</b>.</p><p id="p-0124" num="0123"><figref idref="DRAWINGS">FIG. <b>16</b></figref> is a plan layout diagram of an IC device <b>700</b> according to example embodiments. <figref idref="DRAWINGS">FIG. <b>17</b>A</figref> is a cross-sectional view of some components corresponding to a cross-section taken along line X<b>7</b>-X<b>7</b>&#x2032; of <figref idref="DRAWINGS">FIG. <b>16</b></figref>. <figref idref="DRAWINGS">FIG. <b>17</b>B</figref> is a cross-sectional view of some components corresponding to a cross-section taken along line Y<b>7</b>A-Y<b>7</b>A&#x2032; of <figref idref="DRAWINGS">FIG. <b>16</b></figref>. <figref idref="DRAWINGS">FIG. <b>17</b>C</figref> is a cross-sectional view of some components corresponding to a cross-section taken along line Y<b>7</b>B-Y<b>7</b>B&#x2032; of <figref idref="DRAWINGS">FIG. <b>16</b></figref>.</p><p id="p-0125" num="0124">Referring to <figref idref="DRAWINGS">FIGS. <b>16</b> and <b>17</b>A to <b>17</b>C</figref>, the IC device <b>700</b> may include a plurality of fin-type active regions F<b>7</b>, which protrude from a substrate <b>702</b> in a vertical direction (Z direction). The plurality of fin-type active regions F<b>7</b> may extend parallel to each other in a first lateral direction (X direction). Each or one or more of the plurality of fin-type active regions F<b>7</b> may be defined by a device isolation trench STR<b>7</b> formed in the substrate <b>702</b>. The device isolation trench STR<b>7</b> may be filled with a device isolation film <b>714</b>. Sidewalls of each or one or more of the plurality of fin-type active regions F<b>7</b> may be covered by the device isolation film <b>714</b>.</p><p id="p-0126" num="0125">Detailed configurations of the substrate <b>702</b>, the plurality of fin-type active regions F<b>7</b>, and the device isolation film <b>714</b> may be substantially the same as those of the substrate <b>102</b>, the plurality of fin-type active regions FA, and the device isolation film <b>114</b>, which have been described with reference to <figref idref="DRAWINGS">FIGS. <b>1</b> and <b>2</b>A to <b>2</b>D</figref>.</p><p id="p-0127" num="0126">A fin channel region FC may be on the plurality of fin-type active regions F<b>7</b> and protrude from the device isolation film <b>714</b>, and the superlattice barrier SL<b>7</b> may be between the substrate <b>102</b> and the fin channel region FC. The superlattice barrier SL<b>7</b> may be between the fin-type active region F<b>7</b> and the fin channel region FC. A bottom surface of the superlattice barrier SL<b>7</b> may be in contact with a top surface of the fin-type active region F<b>7</b>, and a top surface of the superlattice barrier SL<b>7</b> may be in contact with a bottom surface of the fin channel region FC.</p><p id="p-0128" num="0127">As shown in <figref idref="DRAWINGS">FIG. <b>17</b>B</figref>, in a second lateral direction (Y direction), at least some of the plurality of first sub-layers S<b>1</b> and/or the plurality of second sub-layers S<b>2</b>, which are included in the superlattice barrier SL<b>7</b>, may have different widths. In example embodiments, the plurality of first sub-layers <b>51</b> and/or the plurality of second sub-layers S<b>2</b>, which are included in the superlattice barrier SL<b>7</b>, may have gradually increased widths in the second lateral direction (Y direction) toward the fin-type active region F<b>7</b>. For example, in the superlattice barrier SL, a first width W<b>71</b> of the first sub-layer S<b>1</b>, which is closest to the fin-type active region F<b>7</b>, in the second lateral direction (Y direction) may be greater than a second width W<b>72</b> of the first sub-layer S<b>1</b>, which is farthest from the fin-type active region F<b>7</b>, in the second lateral direction (Y direction). A detailed configuration of the superlattice barrier SL<b>7</b> may be substantially the same as that of the superlattice barrier SL described with reference to <figref idref="DRAWINGS">FIGS. <b>2</b>A to <b>2</b>D</figref>.</p><p id="p-0129" num="0128">As shown in <figref idref="DRAWINGS">FIGS. <b>17</b>A and <b>17</b>B</figref>, on the plurality of fin-type active regions F<b>7</b> and/or the device isolation film <b>714</b>, a gate line <b>760</b> may surround the fin channel region FC and extend long in the second lateral direction (Y direction). Although <figref idref="DRAWINGS">FIG. <b>16</b></figref> exemplarily illustrates two fin-type active regions F<b>7</b> and one gate line <b>760</b> on the two fin-type active region F<b>7</b>, the number of fin-type active regions F<b>7</b> and/or the number of gate lines <b>760</b> are not limited thereto and may be variously selected.</p><p id="p-0130" num="0129">As shown in <figref idref="DRAWINGS">FIG. <b>17</b>B</figref>, the device isolation film <b>714</b> may be between the substrate <b>702</b> and the gate line <b>760</b>. In the second lateral direction (Y direction), both sidewalls of the fin-type active region F<b>7</b> and/or both sidewalls of the superlattice barrier SL<b>7</b> may be covered by the device isolation film <b>714</b>.</p><p id="p-0131" num="0130">As shown in <figref idref="DRAWINGS">FIG. <b>17</b>A</figref>, a plurality of recesses R<b>7</b> may be formed on both sides of the fin channel region FC and pass through portions of the superlattice barrier SL<b>7</b> in the vertical direction (Z direction). The plurality of recesses R<b>7</b> may be filled with a plurality of source/drain regions <b>730</b>.</p><p id="p-0132" num="0131">Constituent materials of the fin channel region FC, the gate line <b>760</b>, and/or the plurality of source/drain regions <b>730</b> may be respectively substantially the same as those of the first to third nanosheets N<b>1</b>, N<b>2</b>, and/or N<b>3</b>, the gate line <b>160</b>, and/or the plurality of source/drain regions <b>130</b>, which have been described with reference to <figref idref="DRAWINGS">FIGS. <b>2</b>A to <b>2</b>D</figref>.</p><p id="p-0133" num="0132">As shown in <figref idref="DRAWINGS">FIG. <b>17</b>A</figref>, each or one or more of the plurality of source/drain regions <b>730</b> may include a portion, which passes through a portion of the superlattice barrier SL<b>7</b> in the vertical direction (Z direction) and is in contact with the superlattice barrier SL<b>7</b>. The superlattice barrier SL<b>7</b> may surround a lowermost surface of each or one or more of the plurality of source/drain regions <b>730</b>, and the lowermost surface of each or one or more of the plurality of source/drain regions <b>730</b> may be in contact with a selected one of the plurality of first sub-layers S<b>1</b> and/or the plurality of second sub-layers S<b>2</b>, which are included in the superlattice barrier SL<b>7</b>. For example, the lowermost surface of the source/drain region <b>730</b> may be in contact with a selected one of the plurality of first sub-layers S<b>1</b> included in the superlattice barrier SL<b>7</b>. However, the inventive concepts are not limited thereto.</p><p id="p-0134" num="0133">In other example embodiments, similar to the source/drain region <b>230</b>A of the IC device <b>200</b>A described with reference to <figref idref="DRAWINGS">FIG. <b>7</b></figref>, the lowermost surface of the source/drain region <b>730</b> may be in contact with a selected one of the plurality of second sub-layers S<b>2</b> included in the superlattice barrier SL. In still other example embodiments, similar to the source/drain region <b>230</b>B of the IC device <b>200</b>B described with reference to <figref idref="DRAWINGS">FIG. <b>8</b></figref>, the lowermost surface of the source/drain region <b>730</b> may be in contact with an uppermost one of the plurality of first sub-layers S<b>1</b> included in the superlattice barrier SL. In yet other example embodiments, similar to the source/drain region <b>230</b>C of the IC device <b>200</b>C described with reference to <figref idref="DRAWINGS">FIG. <b>9</b></figref>, the source/drain region <b>730</b> may pass through the superlattice barrier SL<b>7</b> from a top surface of the superlattice barrier SL<b>7</b> to a bottom surface thereof in a vertical direction (Z direction), and the lowermost surface of the source/drain region <b>730</b> may be in contact with the fin-type active region F<b>7</b>. In this case, the lowermost surface of the source/drain region <b>730</b> may be closer to the substrate <b>702</b> than a lowermost surface of the superlattice barrier SL<b>7</b>.</p><p id="p-0135" num="0134">A plurality of transistors TR<b>7</b> may be formed at intersections between the plurality of fin-type active regions F<b>7</b> and the gate line <b>760</b>. Each or one or more of the plurality of transistors TR<b>7</b> may be an NMOS transistor or a PMOS transistor.</p><p id="p-0136" num="0135">A gate dielectric film <b>752</b> may be between the fin channel region FC and the gate line <b>760</b>. The gate dielectric film <b>752</b> may include portions covering a surface of the fin channel region FC, portions covering sidewalls of the gate line <b>760</b>, and/or portions between a top surface of the device isolation film <b>714</b> and a bottom surface of the gate line <b>760</b>. A constituent material of the gate dielectric film <b>752</b> may be the same as that of the gate dielectric film <b>152</b>, which has been described with reference to <figref idref="DRAWINGS">FIGS. <b>2</b>A to <b>2</b>D</figref>.</p><p id="p-0137" num="0136">As shown in <figref idref="DRAWINGS">FIGS. <b>17</b>A and <b>17</b>B</figref>, the gate line <b>760</b> may be covered by a capping insulating pattern <b>764</b>. As shown in <figref idref="DRAWINGS">FIGS. <b>16</b> and <b>17</b>A</figref>, in the IC device <b>700</b>, sidewalls of each or one or more of the gate line <b>760</b> and the capping insulating pattern <b>764</b> may be covered by insulating spacers <b>718</b>. As shown in <figref idref="DRAWINGS">FIG. <b>17</b>C</figref>, the IC device <b>700</b> may include a plurality of recess-side insulating spacers <b>719</b>, which are on a top surface of the device isolation film <b>714</b> and cover sidewalls of the source/drain region <b>730</b>. In example embodiments, each or one or more of the plurality of recess-side insulating spacers <b>719</b> may be integrally connected to the insulating spacer <b>718</b> adjacent thereto. An air gap AG<b>7</b> may be in a space defined by the recess-side insulating spacer <b>719</b> and the source/drain region <b>730</b> and the device isolation film <b>714</b>, which are adjacent thereto. Constituent materials of the capping insulating pattern <b>764</b>, the insulating spacer <b>718</b>, and/or the recess-side insulating spacer <b>719</b> may be respectively substantially the same as those of the capping insulating pattern <b>164</b>, the outer insulating spacer <b>118</b>, and/or the recess-side insulating spacer <b>119</b>, which have been described with reference to <figref idref="DRAWINGS">FIGS. <b>2</b>A to <b>2</b>D</figref>.</p><p id="p-0138" num="0137">As shown in <figref idref="DRAWINGS">FIGS. <b>17</b>A and <b>17</b>C</figref>, a partial surface of each or one or more of the plurality of source/drain regions <b>730</b> may be covered by an insulating liner <b>742</b>. The insulating liner <b>742</b> may be covered by an inter-gate dielectric film <b>744</b>. Constituent materials of the insulating liner <b>742</b> and/or the inter-gate dielectric film <b>744</b> may be respectively substantially the same materials as those of the insulating liner <b>142</b> and/or the inter-gate dielectric film <b>144</b>, which have been described with reference to <figref idref="DRAWINGS">FIGS. <b>2</b>A and <b>2</b>D</figref>.</p><p id="p-0139" num="0138">Although not shown in <figref idref="DRAWINGS">FIGS. <b>17</b>A to <b>17</b>C</figref>, in the IC device <b>700</b>, source/drain contacts having similar structures to the source/drain contacts <b>184</b> described with reference to <figref idref="DRAWINGS">FIG. <b>4</b></figref> may be on the plurality of source/drain regions <b>730</b>.</p><p id="p-0140" num="0139">In the IC device <b>700</b>, a size of each or one or more of the plurality of source/drain regions <b>730</b> in the vertical direction (Z direction) may be uniformly controlled by the plurality of first sub-layers S<b>1</b> included in the superlattice barrier SL<b>7</b>. Accordingly, the plurality of source/drain regions <b>730</b> included in the transistor TR<b>7</b> may have a uniformly controlled shape. Furthermore, during the process of forming the plurality of source/drain regions <b>730</b>, while a semiconductor material is being epitaxially grown from the fin channel region FC exposed at the plurality of recesses R<b>7</b>, a semiconductor material may be epitaxially grown from surfaces of the plurality of first sub-layers S<b>1</b> and/or the plurality of second sub-layers S<b>2</b>, which are respectively exposed at lower sides of the plurality of recesses R<b>7</b>. Thus, the plurality of source/drain regions <b>730</b>, having reduced voids and/or defects or which are free of voids and/or defects, may be obtained. Accordingly, contact resistances of the plurality of source/drain regions <b>730</b> may be reduced, distributions of electrical characteristics of the plurality of source/drain regions <b>730</b> may be improved, and electrical characteristics of the transistor TR<b>7</b> including the plurality of source/drain regions <b>730</b> may be improved.</p><p id="p-0141" num="0140"><figref idref="DRAWINGS">FIGS. <b>18</b>A to <b>18</b>J</figref> are cross-sectional views of a process sequence of a method of manufacturing an IC device, according to example embodiments. A method of manufacturing the IC device <b>100</b> shown in <figref idref="DRAWINGS">FIGS. <b>1</b> and <b>2</b>A to <b>2</b>D</figref>, according to an example embodiment, will be described with reference to <figref idref="DRAWINGS">FIGS. <b>18</b>A to <b>18</b>J</figref>. In <figref idref="DRAWINGS">FIGS. <b>18</b>A to <b>18</b>J</figref>, the same reference numerals are used to denote the same elements as in <figref idref="DRAWINGS">FIGS. <b>1</b> and <b>2</b>A to <b>2</b>D</figref>, and detailed descriptions thereof are omitted.</p><p id="p-0142" num="0141">Referring to <figref idref="DRAWINGS">FIG. <b>18</b>A</figref>, a superlattice barrier SL may be formed by alternately stacking a plurality of first sub-layers S<b>1</b> including a semiconductor layer doped with oxygen atoms and a plurality of second sub-layers S<b>2</b> including an undoped semiconductor layer one by one on a substrate <b>102</b>. Thereafter, a plurality of sacrificial semiconductor layers <b>104</b> and a plurality of nanosheet semiconductor layers NS may be alternately stacked one by one on the superlattice barrier SL. Portions of the plurality of sacrificial semiconductor layers <b>104</b>, the plurality of nanosheet semiconductor layers NS, the superlattice barrier SL, and/or the substrate <b>102</b> may be etched to define a plurality of fin-type active regions FA in the substrate <b>102</b>. After the plurality of fin-type active regions FA are defined, the superlattice barrier SL and/or the stack structure of the plurality of sacrificial semiconductor layers <b>104</b> and/or the plurality of nanosheet semiconductor layers NS may remain on each or one or more of the plurality of fin-type active regions FA. Thereafter, a device isolation film (refer to <b>114</b> in <figref idref="DRAWINGS">FIGS. <b>2</b>B and <b>2</b>C</figref>) may be formed to cover sidewalls of the plurality of fin-type active regions FA and/or the superlattice barrier SL remaining on the plurality of fin-type active regions FA.</p><p id="p-0143" num="0142">The plurality of sacrificial semiconductor layers <b>104</b> and/or the plurality of nanosheet semiconductor layers NS may include semiconductor materials having different etch selectivities. In example embodiments, the plurality of nanosheet semiconductor layers NS may include a silicon (Si) layer, and/or the plurality of sacrificial semiconductor layers <b>104</b> may include a silicon germanium (SiGe) layer. In example embodiments, the plurality of sacrificial semiconductor layers <b>104</b> may have a constant Ge concentration. The SiGe layer included in the plurality of sacrificial semiconductor layers <b>104</b> may have a constant Ge concentration, which is selected in a range of about 5 at % to about 60 at %, for example, about 10 at % to about 40 at %. The Ge concentration of the SiGe layer included in the plurality of sacrificial semiconductor layers <b>104</b> may be variously selected as needed or desired.</p><p id="p-0144" num="0143">Referring to <figref idref="DRAWINGS">FIG. <b>18</b>B</figref>, a plurality of dummy gate structures DGS may be formed on the stack structure of the plurality of sacrificial semiconductor layers <b>104</b> and/or the plurality of nanosheet semiconductor layers NS.</p><p id="p-0145" num="0144">Each or one or more of the plurality of dummy gate structures DGS may be formed to extend long in a second lateral direction (Y direction). Each or one or more of the plurality of dummy gate structures DGS may have a structure in which an oxide film D<b>122</b>, a dummy gate layer D<b>124</b>, and/or a capping layer D<b>126</b> are sequentially stacked. In example embodiments, the dummy gate layer D<b>124</b> may include polysilicon, and/or the capping layer D<b>126</b> may include a silicon nitride film.</p><p id="p-0146" num="0145">Referring to <figref idref="DRAWINGS">FIG. <b>18</b>C</figref>, a plurality of outer insulating spacers <b>118</b> may be formed to cover both sidewalls of each or one or more of the plurality of dummy gate structures DGS. Thereafter, respective portions of the plurality of sacrificial semiconductor layers <b>104</b> and/or the plurality of nanosheet semiconductor layers NS may be removed using the plurality of dummy gate structures DGS and/or the plurality of outer insulating spacers <b>118</b> as etch masks, and thus, the plurality of nanosheet semiconductor layers NS may be divided into a plurality of nanosheet stacks NSS. Continuously, a portion of the superlattice barrier SL may be etched to form a recess R<b>1</b>. During the etching process for forming the recess R<b>1</b>, the superlattice barrier SL may serve as an etch stop film. By controlling an etching time and/or etching conditions during the etching process for forming the recess R<b>1</b>, a film exposed at the bottom of the recess R<b>1</b> may be selected from the plurality of first sub-layers S<b>1</b> and/or the plurality of second sub-layers S<b>2</b>, which are included in the superlattice barrier SL.</p><p id="p-0147" num="0146">A plurality of recesses R<b>1</b> may be etched using a dry etching process, a wet dry etching process and/or a combination thereof. In example embodiments, to form the plurality of recesses R<b>1</b>, hydrogen chloride (HCl) gas, chlorine (Cl<sub>2</sub>) gas, and/or sulfur trifluoride (SF<sub>3</sub>) gas and/or gases having etching characteristics similar thereto may be used, without being limited thereto.</p><p id="p-0148" num="0147">During the etching process for forming the recess R<b>1</b>, a height of a partial region of the device isolation film <b>114</b> may be reduced as shown in <figref idref="DRAWINGS">FIG. <b>2</b>C</figref>, and recess-side insulating spacers <b>119</b> may remain on both sides of the recess R<b>1</b> in the second lateral direction (Y direction). The recess-side insulating spacer <b>119</b> may be integrally connected to the outer insulating spacer <b>118</b> adjacent thereto.</p><p id="p-0149" num="0148">Although <figref idref="DRAWINGS">FIG. <b>18</b>C</figref> illustrates a case in which the first sub-layer S<b>1</b> included in the superlattice barrier SL is exposed at the bottom of the recess R<b>1</b>, the inventive concepts are not limited thereto. In example embodiments, similar to the recess R<b>2</b>A of the IC device <b>200</b>A shown in <figref idref="DRAWINGS">FIG. <b>7</b></figref>, the second sub-layer S<b>2</b> included in the superlattice barrier SL may be exposed at the bottom of the recess R<b>1</b>. In other example embodiments, similar to the recess R<b>2</b>B of the IC device <b>200</b>B shown in <figref idref="DRAWINGS">FIG. <b>8</b></figref>, an uppermost one of the plurality of first sub-layers S<b>1</b> included in the superlattice barrier SL may be exposed at the bottom of the recess R<b>1</b>. In yet other example embodiments, similar to the recess R<b>2</b>B of the IC device <b>200</b>C shown in <figref idref="DRAWINGS">FIG. <b>9</b></figref>, the recess R<b>1</b> may pass through the superlattice barrier SL from a top surface of the superlattice barrier SL to a bottom surface thereof in the vertical direction (Z direction), and thus, the fin-type active region FA may be exposed at the bottom of the recess R<b>1</b>.</p><p id="p-0150" num="0149">Referring to <figref idref="DRAWINGS">FIG. <b>18</b>D</figref>, in the resultant structure of <figref idref="DRAWINGS">FIG. <b>18</b>C</figref>, a plurality of source/drain regions <b>130</b> may be formed on the superlattice barrier SL on both sides of each or one or more of the plurality of nanosheet stacks NSS.</p><p id="p-0151" num="0150">The plurality of source/drain regions <b>130</b> may be formed using a selective epitaxial growth (SEG) process. In an initial stage of the SEG process, a semiconductor film may be locally epitaxially grown from surfaces of the plurality of nanosheet stacks NSS, which are exposed inside the plurality of recesses R<b>1</b>, and/or surfaces of the plurality of first sub-layers <b>51</b> and/or the plurality of second sub-layers S<b>2</b>, which are included in the superlattice barrier SL exposed inside the plurality of recesses R<b>1</b>. Thereafter, the semiconductor film may be gradually grown during the SEG process, and thus, the source/drain regions <b>130</b> of high quality, which are free of voids or defects, may be obtained as shown in <figref idref="DRAWINGS">FIG. <b>18</b>D</figref>.</p><p id="p-0152" num="0151">In example embodiments, when the plurality of source/drain regions <b>130</b> include a SiGe layer, a Si source and/or a Ge source may be used to form the plurality of source/drain regions <b>130</b> using the SEG process. Silane (SiH<sub>4</sub>), disilane (Si<sub>2</sub>H<sub>6</sub>), trisilane (Si<sub>3</sub>H<sub>8</sub>), and/or dichlorosilane (SiH<sub>2</sub>Cl<sub>2</sub>) may be used as the silicon source, without being limited thereto. Germane (GeH<sub>4</sub>), digermane (Ge<sub>2</sub>H<sub>6</sub>), trigermane (Ge<sub>3</sub>H<sub>8</sub>), tetragermane (Ge<sub>4</sub>H<sub>10</sub>), and/or dichlorogermane (Ge<sub>2</sub>H<sub>2</sub>Cl<sub>2</sub>) may be used as the Ge source, without being limited thereto. When the plurality of source/drain regions <b>130</b> include a SiGe layer doped with boron (B), a B source may be further used in addition to the Si source and the Ge source. Diborane (B<sub>2</sub>H<sub>6</sub>), triborane, tetraborane, and/or pentaborane may be used as the B source, without being limited thereto. In example embodiments, during an epitaxial growth process for forming the plurality of source/drain regions <b>130</b>, a B dopant ion implantation process using the B source may be performed in-situ.</p><p id="p-0153" num="0152">Referring to <figref idref="DRAWINGS">FIG. <b>18</b>E</figref>, an insulating liner <b>142</b> may be formed to cover the resultant structure of <figref idref="DRAWINGS">FIG. <b>18</b>D</figref>, which includes the plurality of source/drain regions <b>130</b>, and an inter-gate dielectric film <b>144</b> may be formed on the insulating liner <b>142</b>. Thereafter, the insulating liner <b>142</b> and/or the inter-gate dielectric film <b>144</b> may be planarized to expose a top surface of the capping layer D<b>126</b>.</p><p id="p-0154" num="0153">Referring to <figref idref="DRAWINGS">FIG. <b>18</b>F</figref>, the capping layer D<b>126</b> may be removed from the resultant structure of <figref idref="DRAWINGS">FIG. <b>18</b>E</figref> to expose a top surface of the dummy gate layer D<b>124</b>. The insulating liner <b>142</b> and/or the inter-gate dielectric film <b>144</b> may be partially removed such that a top surface of the inter-gate dielectric film <b>144</b> becomes at substantially the same level as the top surface of the dummy gate layer D<b>124</b>.</p><p id="p-0155" num="0154">Referring to <figref idref="DRAWINGS">FIG. <b>18</b>G</figref>, the dummy gate layer D<b>124</b> and/or the oxide film D<b>122</b> under the dummy gate layer D<b>124</b> may be removed from the resultant structure of <figref idref="DRAWINGS">FIG. <b>18</b>F</figref> to provide a gate space GS. Top surfaces of the plurality of nanosheet stacks NSS and/or the superlattice barrier SL may be exposed through the gate space GS. Thereafter, the plurality of sacrificial semiconductor layers <b>104</b> remaining on the superlattice barrier SL may be removed through the gate space GS, and thus, the gate space GS may expand to respective spaces between the first to third nanosheets N<b>1</b>, N<b>2</b>, and/or N<b>3</b> and a space between the first nanosheet N<b>1</b> and the superlattice barrier SL.</p><p id="p-0156" num="0155">In example embodiments, to selectively remove the plurality of sacrificial semiconductor layers <b>104</b>, etch selectivities of the first to third nanosheets N<b>1</b>, N<b>2</b>, and/or N<b>3</b> and the superlattice barrier SL with respect to the plurality of sacrificial semiconductor layers <b>104</b> may be used. A liquid or gaseous etchant may be used to selectively remove the plurality of sacrificial semiconductor layers <b>104</b>. In example embodiments, to selectively remove the plurality of sacrificial semiconductor layers <b>104</b>, a CH<sub>3</sub>COOH-based etchant, for example, an etchant including a mixture of CH<sub>3</sub>COOH, HNO<sub>3</sub>, and/or HF and/or an etchant including a mixture of CH<sub>3</sub>COOH, H<sub>2</sub>O<sub>2</sub>, and/or HF may be used, without being limited thereto.</p><p id="p-0157" num="0156">Referring to <figref idref="DRAWINGS">FIG. <b>18</b>H</figref>, a gate dielectric film <b>152</b> may be formed to cover respective exposed surfaces of the first to third nanosheets N<b>1</b>, N<b>2</b>, and/or N<b>3</b>, the superlattice barrier SL, and/or the plurality of source/drain regions <b>130</b>. The gate dielectric film <b>152</b> may be formed using an atomic layer deposition (ALD) process.</p><p id="p-0158" num="0157">Referring to <figref idref="DRAWINGS">FIG. <b>18</b>I</figref>, a gate-forming conductive layer <b>160</b>L may be formed to cover the top surface of the inter-gate dielectric film <b>144</b> while filling the gate space (refer to GS in <figref idref="DRAWINGS">FIG. <b>18</b>H</figref>) on the gate dielectric film <b>152</b>. The gate-forming conductive layer <b>160</b>L may include a metal, a metal nitride, and/or a metal carbide, and/or a combination thereof. The gate-forming conductive layer <b>160</b>L may be formed using an ALD process and/or a CVD process.</p><p id="p-0159" num="0158">Referring to <figref idref="DRAWINGS">FIG. <b>18</b>J</figref>, in the resultant structure of <figref idref="DRAWINGS">FIG. <b>18</b>I</figref>, the gate-forming conductive layer <b>160</b>L may be partially removed from a top surface thereof to expose the top surface of the inter-gate dielectric film <b>144</b> and empty an upper portion of the gate space GS again to form a gate line <b>160</b>. Thereafter, a capping insulating pattern <b>164</b> may be formed on the gate line <b>160</b> to fill the gate space GS.</p><p id="p-0160" num="0159">Although the method of manufacturing the IC device <b>100</b> shown in <figref idref="DRAWINGS">FIGS. <b>1</b> and <b>2</b>A to <b>2</b>D</figref>, according to an example embodiment, has been described with reference to <figref idref="DRAWINGS">FIGS. <b>18</b>A to <b>18</b>J</figref>, it will be understood that the IC devices <b>100</b>A, <b>100</b>B, <b>100</b>C, <b>100</b>D, <b>100</b>E, <b>200</b>A, <b>200</b>B, <b>200</b>C, <b>300</b>, <b>300</b>A, <b>300</b>B, <b>300</b>C, <b>400</b>, <b>500</b>, and <b>700</b>, which are shown in <figref idref="DRAWINGS">FIGS. <b>3</b>A to <b>17</b>C</figref>, and IC devices having various other structures may be manufactured by making various modifications and changes within the scope of the inventive concepts.</p><p id="p-0161" num="0160">While the inventive concepts have been particularly shown and described with reference to embodiments thereof, it will be understood that various changes in form and details may be made therein without departing from the spirit and scope of the following claims.</p><?detailed-description description="Detailed Description" end="tail"?></description><us-claim-statement>What is claimed is:</us-claim-statement><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. An integrated circuit device comprising:<claim-text>a fin-type active region extending on a substrate in a first lateral direction;</claim-text><claim-text>a gate line extending on the fin-type active region in a second lateral direction, wherein the second lateral direction intersects the first lateral direction;</claim-text><claim-text>a channel region between the substrate and the gate line;</claim-text><claim-text>a source/drain region adjacent to the gate line on the fin-type active region, the source/drain region having a sidewall facing the channel region; and</claim-text><claim-text>a superlattice barrier between the substrate and the channel region, the superlattice barrier being in contact with the source/drain region,</claim-text><claim-text>wherein the superlattice barrier has a structure in which a plurality of first sub-layers comprising a semiconductor layer doped with oxygen atoms and a plurality of second sub-layers comprising an undoped semiconductor layer are alternately stacked.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The integrated circuit device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein a lowermost surface of the source/drain region is in contact with one of the plurality of first sub-layers included in the superlattice barrier.</claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The integrated circuit device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein<claim-text>a lowermost surface of the source/drain region is in contact with one of the plurality of second sub-layers included in the superlattice barrier.</claim-text></claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The integrated circuit device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein a lowermost surface of the source/drain region is in contact with an uppermost one of the plurality of first sub-layers included in the superlattice barrier.</claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The integrated circuit device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein<claim-text>the source/drain region passes through the superlattice barrier in a vertical direction, and</claim-text><claim-text>a lowermost surface of the source/drain region is closer to the substrate than a lowermost surface of the superlattice barrier.</claim-text></claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The integrated circuit device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising a gate dielectric film between the superlattice barrier and a lowermost surface of the gate line,<claim-text>wherein an uppermost surface of the superlattice barrier is in contact with the gate dielectric film.</claim-text></claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The integrated circuit device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising:<claim-text>a gate dielectric film between the superlattice barrier and a lowermost surface of the gate line; and</claim-text><claim-text>an upper semiconductor layer between the gate dielectric film and an uppermost surface of the superlattice barrier,</claim-text><claim-text>wherein the upper semiconductor layer comprises a portion in contact with the source/drain region.</claim-text></claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. The integrated circuit device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising a well configured to surround the source/drain region and the superlattice barrier in the substrate,<claim-text>wherein the well comprises an impurity region of a conductivity type opposite to a conductivity type of the source/drain region.</claim-text></claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The integrated circuit device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein a portion of the superlattice barrier in contact with the source/drain region comprises a shoulder portion comprising a portion of an uppermost one of the plurality of first sub-layers included in the superlattice barrier.</claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The integrated circuit device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein each of the plurality of first sub-layers and the plurality of second sub-layers comprises a material selected from at least one of a Group IV element semiconductor, a Group IV-IV compound semiconductor, a Group III-V compound semiconductor, a Group II-VI compound semiconductor, or a Group IV-VI compound semiconductor.</claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. The integrated circuit device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein an oxygen atom concentration of each of the plurality of first sub-layers is uniform according to a position of each of the plurality of first sub-layers.</claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. The integrated circuit device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein an oxygen atom concentration of each of the plurality of first sub-layers is non-uniform according to a position of each of the plurality of first sub-layers.</claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. An integrated circuit device comprising:<claim-text>a fin-type active region extending on a substrate in a first lateral direction;</claim-text><claim-text>a gate line extending on the fin-type active region in a second lateral direction, wherein the second lateral direction intersects the first lateral direction;</claim-text><claim-text>a channel region between the substrate and the gate line;</claim-text><claim-text>a pair of source/drain regions on both sides of the channel region, on the fin-type active region; and</claim-text><claim-text>a superlattice barrier between the fin-type active region and the channel region, the superlattice barrier being in contact with the pair of source/drain regions,</claim-text><claim-text>wherein the superlattice barrier has a structure in which a plurality of first sub-layers comprising a semiconductor layer doped with oxygen atoms and a plurality of second sub-layers comprising an undoped semiconductor layer are alternately stacked.</claim-text></claim-text></claim><claim id="CLM-00014" num="00014"><claim-text><b>14</b>. The integrated circuit device of <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein the superlattice barrier continuously extends on the fin-type active region in the first lateral direction, and<claim-text>each of lowermost surfaces of the pair of source/drain regions is in contact with a selected one of the plurality of first sub-layers and the plurality of second sub-layers.</claim-text></claim-text></claim><claim id="CLM-00015" num="00015"><claim-text><b>15</b>. The integrated circuit device of <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein<claim-text>the superlattice barrier intermittently extends on the fin-type active region in the first lateral direction,<claim-text>each of the pair of source/drain regions passes through the superlattice barrier in a vertical direction, and</claim-text><claim-text>lowermost surfaces of the pair of source/drain regions are closer to the substrate than a lowermost surface of the superlattice barrier.</claim-text></claim-text></claim-text></claim><claim id="CLM-00016" num="00016"><claim-text><b>16</b>. The integrated circuit device of <claim-ref idref="CLM-00013">claim 13</claim-ref>, further comprising a gate dielectric film between the superlattice barrier and a lowermost surface of the gate line,<claim-text>wherein an uppermost surface of the superlattice barrier is in contact with the gate dielectric film.</claim-text></claim-text></claim><claim id="CLM-00017" num="00017"><claim-text><b>17</b>. The integrated circuit device of <claim-ref idref="CLM-00013">claim 13</claim-ref>, further comprising:<claim-text>a gate dielectric film between the superlattice barrier and a lowermost surface of the gate line; and</claim-text><claim-text>an upper semiconductor layer between the gate dielectric film and an uppermost surface of the superlattice barrier,</claim-text><claim-text>wherein the upper semiconductor layer comprises a portion in contact with the pair of source/drain regions.</claim-text></claim-text></claim><claim id="CLM-00018" num="00018"><claim-text><b>18</b>. An integrated circuit device comprising:<claim-text>a fin-type active region extending on a substrate in a first lateral direction;</claim-text><claim-text>a nanosheet stack on the fin-type active region, the nanosheet stack comprising at least one nanosheet;</claim-text><claim-text>a gate line surrounding the at least one nanosheet on the fin-type active region, the gate line extending in a second lateral direction, wherein the second lateral direction intersects the first lateral direction;</claim-text><claim-text>a superlattice barrier between the fin-type active region and the nanosheet stack, the superlattice barrier defining a recess passing through at least a portion of the superlattice barrier in a vertical direction; and</claim-text><claim-text>a source/drain region inside the recess, the source/drain region comprising a portion in contact with the superlattice barrier and a portion in contact with the at least one nanosheet,</claim-text><claim-text>wherein the superlattice barrier has a structure in which a plurality of first sub-layers comprising a semiconductor layer doped with oxygen atoms and a plurality of second sub-layers comprising an undoped semiconductor layer are alternately stacked.</claim-text></claim-text></claim><claim id="CLM-00019" num="00019"><claim-text><b>19</b>. The integrated circuit device of <claim-ref idref="CLM-00018">claim 18</claim-ref>, further comprising a gate dielectric film between the superlattice barrier and a lowermost surface of the gate line,<claim-text>wherein an uppermost surface of the superlattice barrier is in contact with the gate dielectric film.</claim-text></claim-text></claim><claim id="CLM-00020" num="00020"><claim-text><b>20</b>. The integrated circuit device of <claim-ref idref="CLM-00018">claim 18</claim-ref>, further comprising:<claim-text>a gate dielectric film between the superlattice barrier and a lowermost surface of the gate line; and</claim-text><claim-text>an upper semiconductor layer between the gate dielectric film and an uppermost surface of the superlattice barrier,</claim-text><claim-text>wherein the upper semiconductor layer comprises a portion in contact with the source/drain region.</claim-text></claim-text></claim></claims></us-patent-application>