# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# Block Designs: bd/design_1_multicore_multicycle/design_1_multicore_multicycle.bd
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_multicore_multicycle || ORIG_REF_NAME==design_1_multicore_multicycle} -quiet] -quiet

# IP: bd/design_1_multicore_multicycle/ip/design_1_multicore_multicycle_processing_system7_0_0/design_1_multicore_multicycle_processing_system7_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_multicore_multicycle_processing_system7_0_0 || ORIG_REF_NAME==design_1_multicore_multicycle_processing_system7_0_0} -quiet] -quiet

# IP: bd/design_1_multicore_multicycle/ip/design_1_multicore_multicycle_axi_gpio_0_0/design_1_multicore_multicycle_axi_gpio_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_multicore_multicycle_axi_gpio_0_0 || ORIG_REF_NAME==design_1_multicore_multicycle_axi_gpio_0_0} -quiet] -quiet

# IP: bd/design_1_multicore_multicycle/ip/design_1_multicore_multicycle_axi_gpio_0_1/design_1_multicore_multicycle_axi_gpio_0_1.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_multicore_multicycle_axi_gpio_0_1 || ORIG_REF_NAME==design_1_multicore_multicycle_axi_gpio_0_1} -quiet] -quiet

# IP: bd/design_1_multicore_multicycle/ip/design_1_multicore_multicycle_axi_bram_ctrl_0_0/design_1_multicore_multicycle_axi_bram_ctrl_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_multicore_multicycle_axi_bram_ctrl_0_0 || ORIG_REF_NAME==design_1_multicore_multicycle_axi_bram_ctrl_0_0} -quiet] -quiet

# IP: bd/design_1_multicore_multicycle/ip/design_1_multicore_multicycle_axi_interconnect_0_0/design_1_multicore_multicycle_axi_interconnect_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_multicore_multicycle_axi_interconnect_0_0 || ORIG_REF_NAME==design_1_multicore_multicycle_axi_interconnect_0_0} -quiet] -quiet

# IP: bd/design_1_multicore_multicycle/ip/design_1_multicore_multicycle_blk_mem_gen_0_0/design_1_multicore_multicycle_blk_mem_gen_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_multicore_multicycle_blk_mem_gen_0_0 || ORIG_REF_NAME==design_1_multicore_multicycle_blk_mem_gen_0_0} -quiet] -quiet

# IP: bd/design_1_multicore_multicycle/ip/design_1_multicore_multicycle_rst_ps7_0_100M_0/design_1_multicore_multicycle_rst_ps7_0_100M_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_multicore_multicycle_rst_ps7_0_100M_0 || ORIG_REF_NAME==design_1_multicore_multicycle_rst_ps7_0_100M_0} -quiet] -quiet

# IP: bd/design_1_multicore_multicycle/ip/design_1_multicore_multicycle_xbar_0/design_1_multicore_multicycle_xbar_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_multicore_multicycle_xbar_0 || ORIG_REF_NAME==design_1_multicore_multicycle_xbar_0} -quiet] -quiet

# IP: bd/design_1_multicore_multicycle/ip/design_1_multicore_multicycle_multicycle_pipeline_0_2/design_1_multicore_multicycle_multicycle_pipeline_0_2.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_multicore_multicycle_multicycle_pipeline_0_2 || ORIG_REF_NAME==design_1_multicore_multicycle_multicycle_pipeline_0_2} -quiet] -quiet

# IP: bd/design_1_multicore_multicycle/ip/design_1_multicore_multicycle_auto_pc_0/design_1_multicore_multicycle_auto_pc_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_multicore_multicycle_auto_pc_0 || ORIG_REF_NAME==design_1_multicore_multicycle_auto_pc_0} -quiet] -quiet

# IP: bd/design_1_multicore_multicycle/ip/design_1_multicore_multicycle_auto_pc_1/design_1_multicore_multicycle_auto_pc_1.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_multicore_multicycle_auto_pc_1 || ORIG_REF_NAME==design_1_multicore_multicycle_auto_pc_1} -quiet] -quiet

# XDC: /home/goossens/goossens-book-ip-projects/2024.1/pynq_io/pynq_io_multicore_multicycle/pynq_io_multicore_multicycle_design.gen/sources_1/bd/design_1_multicore_multicycle/design_1_multicore_multicycle_ooc.xdc
