<!DOCTYPE html  PUBLIC '-//W3C//DTD XHTML 1.0 Transitional//EN'  'http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd'><html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta content="text/html; charset=utf-8" http-equiv="Content-Type"/>
<title>32-&gt;32 4KB</title>
</head><body><img height="77" src="image.png" width="600"/><br/>
<br/>
<br/>
The table names and entries are as such<br/>
<img height="298" src="image 5.png" width="500"/><br/>
<br/>
<br/>
The process<ul><li>CR3 holds a 32-bit base address to a page entry table.</li>
<li>The table holds 2^10 records (10-bits) of 4-byte entries (32-bit)</li>
<li>The first 10-bits of a 32-bit Linear Address (that needs translation) are index number to an enrty from the table.</li>
<li>The (4 byte) table entry's 20 most significant bits are used as a base for the next table (0xXXXX'X000).</li>
<li>The bottom 12 bits are assumed by the MMU to be 0.</li>
<li>Beacuse the bottom 12-bits are assumed to be 0, the MMU can reuse to for various purposes.</li>
<li>Also that means the bottom is 4KB aligned (0y0000'0000'0000 -&gt; 0x000)</li>
</ul>
<img height="529" src="image 2.png" width="750"/><br/>
<br/>
The process than repeats again:<ul><li>Next 10-bits from the 32-bit Linear address are used as index to the second table.</li>
<li>The 2nd table entry's 20 MSBits are used as a base to the 3rd part (which is a page, not a table).</li>
<li>12 bottom bits of entry assumed zero.</li>
</ul>
<img height="472" src="image 3.png" width="750"/><br/>
<br/>
<br/>
Finally the 3rd part is the page.<ul><li>We have the page-aligend base from the 2nd table.</li>
<li>The bottom 12-bit that remain from the 32-bit Linear address points to the desired location in the page (the physical address).</li>
</ul>
<img height="461" src="image 4.png" width="750"/><br/>
<br/>
<br/>
<br/>
Summery from the intel manual<br/>
<img height="432" src="image 6.png" width="750"/><br/>
<br/>
<br/>
<br/>
<br/>
<br/>
<br/>
</body></html>