#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Jul 16 12:36:39 2024
# Process ID: 5504
# Current directory: C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/top.vds
# Journal file: C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1\vivado.jou
# Running On: Thorntanker, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16849 MB
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 466.988 ; gain = 185.023
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Dev/apollo_sm_vivado/ip_repo/axis_jtag'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:33 . Memory (MB): peak = 564.496 ; gain = 78.441
Command: read_checkpoint -auto_incremental -incremental C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xczu7ev-fbvb900-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-fbvb900-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23976
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2125.422 ; gain = 385.828
---------------------------------------------------------------------------------
WARNING: [Synth 8-11077] partially associated formal 'bad_transaction' cannot have actual 'open' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/CM_interface.vhd:203]
WARNING: [Synth 8-11077] partially associated formal 'last_transaction' cannot have actual 'open' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/CM_interface.vhd:207]
WARNING: [Synth 8-4747] shared variables must be of a protected type [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/misc/asym_dualport_ram.vhd:77]
WARNING: [Synth 8-11077] partially associated formal 'misc_ctrl' cannot have actual 'open' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/configs/rev2a_xczu7ev/src/top.vhd:939]
INFO: [Synth 8-638] synthesizing module 'top' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/configs/rev2a_xczu7ev/src/top.vhd:262]
	Parameter GLOBAL_DATE bound to: 32'b00000010000100100010000000100011 
	Parameter GLOBAL_TIME bound to: 32'b00000000000101110011010101010100 
	Parameter GLOBAL_VER bound to: 32'b00000001000010010000000000000001 
	Parameter GLOBAL_SHA bound to: 32'b00000001100101010001100010101010 
	Parameter TOP_VER bound to: 32'b00000001000001110000000000000000 
	Parameter TOP_SHA bound to: 32'b00000111001111010111110111000001 
	Parameter CON_VER bound to: 32'b00000001000001000000000000000101 
	Parameter CON_SHA bound to: 32'b00001010000100011111000010010011 
	Parameter HOG_VER bound to: 32'b00000111000010100000000000000000 
	Parameter HOG_SHA bound to: 32'b00000001010011100011000100001010 
WARNING: [Synth 8-3819] Generic 'XML_VER' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'XML_SHA' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'XIL_DEFAULTLIB_VER' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'XIL_DEFAULTLIB_SHA' not present in instantiated entity will be ignored
INFO: [Synth 8-113] binding component instance 'SI_i2c_SDA' to cell 'IOBUF' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/configs/rev2a_xczu7ev/src/top.vhd:472]
INFO: [Synth 8-113] binding component instance 'SI_i2c_SCL' to cell 'IOBUF' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/configs/rev2a_xczu7ev/src/top.vhd:478]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_sane_wrapper' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:338]
INFO: [Synth 8-3491] module 'zynq_bd' declared at 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:18614' bound to instance 'zynq_bd_i' of component 'zynq_bd' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:740]
INFO: [Synth 8-638] synthesizing module 'zynq_bd' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:19019]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_AXI_C2C_INTERCONNECT_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:10223]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_OH7BMC' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:566]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_OH7BMC' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:566]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1Q1O5W7' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:1416]
INFO: [Synth 8-3491] module 'zynq_bd_auto_pc_15' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_pc_15_stub.vhdl:6' bound to instance 'auto_pc' of component 'zynq_bd_auto_pc_15' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:1590]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_auto_pc_15' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_pc_15_stub.vhdl:68]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1Q1O5W7' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:1416]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_12ULYDV' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:1737]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_12ULYDV' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:1737]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_3878R4' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:2516]
INFO: [Synth 8-3491] module 'zynq_bd_auto_pc_16' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_pc_16_stub.vhdl:6' bound to instance 'auto_pc' of component 'zynq_bd_auto_pc_16' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:2690]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_auto_pc_16' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_pc_16_stub.vhdl:68]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_3878R4' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:2516]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_BZEHQZ' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:3413]
INFO: [Synth 8-3491] module 'zynq_bd_auto_pc_17' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_pc_17_stub.vhdl:6' bound to instance 'auto_pc' of component 'zynq_bd_auto_pc_17' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:3585]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_auto_pc_17' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_pc_17_stub.vhdl:68]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_BZEHQZ' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:3413]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1BVXST4' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:4308]
INFO: [Synth 8-3491] module 'zynq_bd_auto_pc_18' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_pc_18_stub.vhdl:6' bound to instance 'auto_pc' of component 'zynq_bd_auto_pc_18' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:4480]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_auto_pc_18' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_pc_18_stub.vhdl:68]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1BVXST4' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:4308]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_1YRMMXO' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:5093]
INFO: [Synth 8-3491] module 'zynq_bd_auto_pc_19' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_pc_19_stub.vhdl:6' bound to instance 'auto_pc' of component 'zynq_bd_auto_pc_19' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:5265]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_auto_pc_19' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_pc_19_stub.vhdl:68]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_1YRMMXO' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:5093]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_XHAEAN' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:5686]
INFO: [Synth 8-3491] module 'zynq_bd_auto_pc_20' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_pc_20_stub.vhdl:6' bound to instance 'auto_pc' of component 'zynq_bd_auto_pc_20' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:5857]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_auto_pc_20' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_pc_20_stub.vhdl:68]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_XHAEAN' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:5686]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_1GRF30Q' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:5981]
INFO: [Synth 8-3491] module 'zynq_bd_auto_pc_21' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_pc_21_stub.vhdl:6' bound to instance 'auto_pc' of component 'zynq_bd_auto_pc_21' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:6152]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_auto_pc_21' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_pc_21_stub.vhdl:68]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_1GRF30Q' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:5981]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1PVRV9K' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:8792]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1PVRV9K' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:8792]
INFO: [Synth 8-3491] module 'zynq_bd_xbar_1' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_xbar_1_stub.vhdl:6' bound to instance 'xbar' of component 'zynq_bd_xbar_1' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:11841]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_xbar_1' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_xbar_1_stub.vhdl:90]
INFO: [Synth 8-256] done synthesizing module 'zynq_bd_AXI_C2C_INTERCONNECT_0' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:10223]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_AXI_LOCAL_INTERCONNECT_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:12386]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_8K6YBX' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_8K6YBX' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:86]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_16L4NBI' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:1253]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_16L4NBI' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:1253]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1KAPCWA' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:2215]
INFO: [Synth 8-3491] module 'zynq_bd_auto_pc_22' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_pc_22_stub.vhdl:6' bound to instance 'auto_pc' of component 'zynq_bd_auto_pc_22' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:2389]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_auto_pc_22' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_pc_22_stub.vhdl:68]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1KAPCWA' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:2215]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_LFO0QX' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:2817]
INFO: [Synth 8-3491] module 'zynq_bd_auto_pc_23' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_pc_23_stub.vhdl:6' bound to instance 'auto_pc' of component 'zynq_bd_auto_pc_23' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:2991]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_auto_pc_23' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_pc_23_stub.vhdl:68]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_LFO0QX' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:2817]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_UGZFCY' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:3712]
INFO: [Synth 8-3491] module 'zynq_bd_auto_pc_24' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_pc_24_stub.vhdl:6' bound to instance 'auto_pc' of component 'zynq_bd_auto_pc_24' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:3886]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_auto_pc_24' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_pc_24_stub.vhdl:68]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_UGZFCY' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:3712]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_16P8B0X' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:8593]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_16P8B0X' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:8593]
INFO: [Synth 8-3491] module 'zynq_bd_xbar_2' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_xbar_2_stub.vhdl:6' bound to instance 'xbar' of component 'zynq_bd_xbar_2' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:13384]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_xbar_2' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_xbar_2_stub.vhdl:86]
INFO: [Synth 8-256] done synthesizing module 'zynq_bd_AXI_LOCAL_INTERCONNECT_0' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:12386]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_AXI_MAIN_INTERCONNECT_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:13978]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_8LAE4E' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:247]
INFO: [Synth 8-3491] module 'zynq_bd_auto_pc_0' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_pc_0_stub.vhdl:6' bound to instance 'auto_pc' of component 'zynq_bd_auto_pc_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:419]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_auto_pc_0' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_pc_0_stub.vhdl:68]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_8LAE4E' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:247]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_16JEVGD' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:946]
INFO: [Synth 8-3491] module 'zynq_bd_auto_pc_1' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_pc_1_stub.vhdl:6' bound to instance 'auto_pc' of component 'zynq_bd_auto_pc_1' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:1118]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_auto_pc_1' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_pc_1_stub.vhdl:68]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_16JEVGD' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:946]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1K9LYD5' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:1916]
INFO: [Synth 8-3491] module 'zynq_bd_auto_pc_2' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_pc_2_stub.vhdl:6' bound to instance 'auto_pc' of component 'zynq_bd_auto_pc_2' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:2088]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_auto_pc_2' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_pc_2_stub.vhdl:68]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1K9LYD5' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:1916]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_LHDOCA' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:3116]
INFO: [Synth 8-3491] module 'zynq_bd_auto_pc_3' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_pc_3_stub.vhdl:6' bound to instance 'auto_pc' of component 'zynq_bd_auto_pc_3' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:3288]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_auto_pc_3' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_pc_3_stub.vhdl:68]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_LHDOCA' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:3116]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_UIPE0H' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:4011]
INFO: [Synth 8-3491] module 'zynq_bd_auto_pc_4' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_pc_4_stub.vhdl:6' bound to instance 'auto_pc' of component 'zynq_bd_auto_pc_4' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:4183]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_auto_pc_4' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_pc_4_stub.vhdl:68]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_UIPE0H' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:4011]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1T0T2LU' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:4623]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1T0T2LU' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:4623]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_1FJHGQE' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:4796]
INFO: [Synth 8-3491] module 'zynq_bd_auto_pc_5' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_pc_5_stub.vhdl:6' bound to instance 'auto_pc' of component 'zynq_bd_auto_pc_5' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:4968]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_auto_pc_5' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_pc_5_stub.vhdl:68]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_1FJHGQE' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:4796]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_HB8DRP' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:5390]
INFO: [Synth 8-3491] module 'zynq_bd_auto_pc_6' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_pc_6_stub.vhdl:6' bound to instance 'auto_pc' of component 'zynq_bd_auto_pc_6' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:5562]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_auto_pc_6' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_pc_6_stub.vhdl:68]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_HB8DRP' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:5390]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_1X27Q00' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:6279]
INFO: [Synth 8-3491] module 'zynq_bd_auto_pc_7' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_pc_7_stub.vhdl:6' bound to instance 'auto_pc' of component 'zynq_bd_auto_pc_7' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:6453]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_auto_pc_7' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_pc_7_stub.vhdl:68]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_1X27Q00' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:6279]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_ZB2O83' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:6580]
INFO: [Synth 8-3491] module 'zynq_bd_auto_pc_8' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_pc_8_stub.vhdl:6' bound to instance 'auto_pc' of component 'zynq_bd_auto_pc_8' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:6754]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_auto_pc_8' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_pc_8_stub.vhdl:68]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_ZB2O83' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:6580]
INFO: [Synth 8-638] synthesizing module 'm10_couplers_imp_1V1OKRJ' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:6879]
INFO: [Synth 8-3491] module 'zynq_bd_auto_pc_9' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_pc_9_stub.vhdl:6' bound to instance 'auto_pc' of component 'zynq_bd_auto_pc_9' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:7051]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_auto_pc_9' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_pc_9_stub.vhdl:68]
INFO: [Synth 8-256] done synthesizing module 'm10_couplers_imp_1V1OKRJ' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:6879]
INFO: [Synth 8-638] synthesizing module 'm11_couplers_imp_WQRZOC' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:7176]
INFO: [Synth 8-3491] module 'zynq_bd_auto_pc_10' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_pc_10_stub.vhdl:6' bound to instance 'auto_pc' of component 'zynq_bd_auto_pc_10' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:7348]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_auto_pc_10' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_pc_10_stub.vhdl:68]
INFO: [Synth 8-256] done synthesizing module 'm11_couplers_imp_WQRZOC' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:7176]
INFO: [Synth 8-638] synthesizing module 'm12_couplers_imp_AFJCGO' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:7473]
INFO: [Synth 8-3491] module 'zynq_bd_auto_pc_11' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_pc_11_stub.vhdl:6' bound to instance 'auto_pc' of component 'zynq_bd_auto_pc_11' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:7645]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_auto_pc_11' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_pc_11_stub.vhdl:68]
INFO: [Synth 8-256] done synthesizing module 'm12_couplers_imp_AFJCGO' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:7473]
INFO: [Synth 8-638] synthesizing module 'm13_couplers_imp_190LSIJ' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:7770]
INFO: [Synth 8-3491] module 'zynq_bd_auto_pc_12' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_pc_12_stub.vhdl:6' bound to instance 'auto_pc' of component 'zynq_bd_auto_pc_12' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:7942]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_auto_pc_12' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_pc_12_stub.vhdl:68]
INFO: [Synth 8-256] done synthesizing module 'm13_couplers_imp_190LSIJ' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:7770]
INFO: [Synth 8-638] synthesizing module 'm14_couplers_imp_1099234' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:8067]
INFO: [Synth 8-3491] module 'zynq_bd_auto_pc_13' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_pc_13_stub.vhdl:6' bound to instance 'auto_pc' of component 'zynq_bd_auto_pc_13' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:8239]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_auto_pc_13' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_pc_13_stub.vhdl:68]
INFO: [Synth 8-256] done synthesizing module 'm14_couplers_imp_1099234' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:8067]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_16O51LU' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:8390]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_16O51LU' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:8390]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_8G08PT' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:9336]
INFO: [Synth 8-3491] module 'zynq_bd_auto_pc_14' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_pc_14_stub.vhdl:6' bound to instance 'auto_pc' of component 'zynq_bd_auto_pc_14' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:9508]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_auto_pc_14' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_pc_14_stub.vhdl:68]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_8G08PT' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:9336]
INFO: [Synth 8-3491] module 'zynq_bd_xbar_0' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_xbar_0_stub.vhdl:6' bound to instance 'xbar' of component 'zynq_bd_xbar_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:16458]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_xbar_0' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_xbar_0_stub.vhdl:90]
INFO: [Synth 8-256] done synthesizing module 'zynq_bd_AXI_MAIN_INTERCONNECT_0' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:13978]
INFO: [Synth 8-3491] module 'zynq_bd_AXI_MON_0' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_AXI_MON_0_stub.vhdl:6' bound to instance 'AXI_MON' of component 'zynq_bd_AXI_MON_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:23946]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_AXI_MON_0' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_AXI_MON_0_stub.vhdl:110]
INFO: [Synth 8-3491] module 'zynq_bd_C2C1_0' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_C2C1_0_stub.vhdl:6' bound to instance 'C2C1' of component 'zynq_bd_C2C1_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:24047]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_C2C1_0' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_C2C1_0_stub.vhdl:78]
INFO: [Synth 8-3491] module 'zynq_bd_C2C1B_0' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_C2C1B_0_stub.vhdl:6' bound to instance 'C2C1B' of component 'zynq_bd_C2C1B_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:24179]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_C2C1B_0' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_C2C1B_0_stub.vhdl:83]
INFO: [Synth 8-3491] module 'zynq_bd_C2C1B_PHY_0' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_C2C1B_PHY_0_stub.vhdl:6' bound to instance 'C2C1B_PHY' of component 'zynq_bd_C2C1B_PHY_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:24316]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_C2C1B_PHY_0' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_C2C1B_PHY_0_stub.vhdl:79]
INFO: [Synth 8-3491] module 'zynq_bd_C2C1_AXILITE_FW_0' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_C2C1_AXILITE_FW_0_stub.vhdl:6' bound to instance 'C2C1_AXILITE_FW' of component 'zynq_bd_C2C1_AXILITE_FW_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:24449]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_C2C1_AXILITE_FW_0' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_C2C1_AXILITE_FW_0_stub.vhdl:72]
INFO: [Synth 8-3491] module 'zynq_bd_C2C1_AXI_FW_0' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_C2C1_AXI_FW_0_stub.vhdl:6' bound to instance 'C2C1_AXI_FW' of component 'zynq_bd_C2C1_AXI_FW_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:24512]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_C2C1_AXI_FW_0' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_C2C1_AXI_FW_0_stub.vhdl:108]
INFO: [Synth 8-3491] module 'zynq_bd_C2C1_PHY_0' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_C2C1_PHY_0_stub.vhdl:6' bound to instance 'C2C1_PHY' of component 'zynq_bd_C2C1_PHY_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:24611]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_C2C1_PHY_0' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_C2C1_PHY_0_stub.vhdl:79]
INFO: [Synth 8-3491] module 'zynq_bd_C2C2_0' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_C2C2_0_stub.vhdl:6' bound to instance 'C2C2' of component 'zynq_bd_C2C2_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:24744]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_C2C2_0' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_C2C2_0_stub.vhdl:78]
INFO: [Synth 8-3491] module 'zynq_bd_C2C2B_0' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_C2C2B_0_stub.vhdl:6' bound to instance 'C2C2B' of component 'zynq_bd_C2C2B_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:24876]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_C2C2B_0' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_C2C2B_0_stub.vhdl:83]
INFO: [Synth 8-3491] module 'zynq_bd_C2C2B_PHY_0' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_C2C2B_PHY_0_stub.vhdl:6' bound to instance 'C2C2B_PHY' of component 'zynq_bd_C2C2B_PHY_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:25013]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_C2C2B_PHY_0' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_C2C2B_PHY_0_stub.vhdl:79]
INFO: [Synth 8-3491] module 'zynq_bd_C2C2_AXILITE_FW_0' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_C2C2_AXILITE_FW_0_stub.vhdl:6' bound to instance 'C2C2_AXILITE_FW' of component 'zynq_bd_C2C2_AXILITE_FW_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:25146]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_C2C2_AXILITE_FW_0' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_C2C2_AXILITE_FW_0_stub.vhdl:72]
INFO: [Synth 8-3491] module 'zynq_bd_C2C2_AXI_FW_0' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_C2C2_AXI_FW_0_stub.vhdl:6' bound to instance 'C2C2_AXI_FW' of component 'zynq_bd_C2C2_AXI_FW_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:25209]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_C2C2_AXI_FW_0' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_C2C2_AXI_FW_0_stub.vhdl:108]
INFO: [Synth 8-3491] module 'zynq_bd_C2C2_PHY_0' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_C2C2_PHY_0_stub.vhdl:6' bound to instance 'C2C2_PHY' of component 'zynq_bd_C2C2_PHY_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:25308]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_C2C2_PHY_0' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_C2C2_PHY_0_stub.vhdl:79]
INFO: [Synth 8-3491] module 'zynq_bd_CM1_PB_UART_0' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_CM1_PB_UART_0_stub.vhdl:6' bound to instance 'CM1_PB_UART' of component 'zynq_bd_CM1_PB_UART_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:25441]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_CM1_PB_UART_0' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_CM1_PB_UART_0_stub.vhdl:34]
INFO: [Synth 8-3491] module 'zynq_bd_CM1_UART_0' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_CM1_UART_0_stub.vhdl:6' bound to instance 'CM1_UART' of component 'zynq_bd_CM1_UART_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:25466]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_CM1_UART_0' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_CM1_UART_0_stub.vhdl:34]
INFO: [Synth 8-3491] module 'zynq_bd_CM2_PB_UART_0' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_CM2_PB_UART_0_stub.vhdl:6' bound to instance 'CM2_PB_UART' of component 'zynq_bd_CM2_PB_UART_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:25491]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_CM2_PB_UART_0' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_CM2_PB_UART_0_stub.vhdl:34]
INFO: [Synth 8-3491] module 'zynq_bd_CM2_UART_0' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_CM2_UART_0_stub.vhdl:6' bound to instance 'CM2_UART' of component 'zynq_bd_CM2_UART_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:25516]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_CM2_UART_0' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_CM2_UART_0_stub.vhdl:34]
INFO: [Synth 8-3491] module 'zynq_bd_CM_MON_AXI_FW_0' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_CM_MON_AXI_FW_0_stub.vhdl:6' bound to instance 'CM_MON_AXI_FW' of component 'zynq_bd_CM_MON_AXI_FW_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:25541]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_CM_MON_AXI_FW_0' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_CM_MON_AXI_FW_0_stub.vhdl:72]
INFO: [Synth 8-638] synthesizing module 'DMA_JTAG_imp_T20218' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:18028]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:18046]
INFO: [Synth 8-3491] module 'zynq_bd_axi_dma_0_0' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_axi_dma_0_0_stub.vhdl:6' bound to instance 'axi_dma_0' of component 'zynq_bd_axi_dma_0_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:18367]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_axi_dma_0_0' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_axi_dma_0_0_stub.vhdl:106]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_axi_interconnect_0_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:17189]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_XD5PHP' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:767]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_XD5PHP' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:767]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1YW39W1' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:8987]
INFO: [Synth 8-3491] module 'zynq_bd_auto_us_0' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_us_0_stub.vhdl:6' bound to instance 'auto_us' of component 'zynq_bd_auto_us_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:9195]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_auto_us_0' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_us_0_stub.vhdl:84]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1YW39W1' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:8987]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_XJ4TXU' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:9609]
INFO: [Synth 8-3491] module 'zynq_bd_auto_us_1' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_us_1_stub.vhdl:6' bound to instance 'auto_us' of component 'zynq_bd_auto_us_1' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:9710]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_auto_us_1' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_us_1_stub.vhdl:46]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_XJ4TXU' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:9609]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_C05UZA' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:9795]
INFO: [Synth 8-3491] module 'zynq_bd_auto_us_2' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_us_2_stub.vhdl:6' bound to instance 'auto_us' of component 'zynq_bd_auto_us_2' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:9914]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_auto_us_2' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_auto_us_2_stub.vhdl:52]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_C05UZA' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:9795]
INFO: [Synth 8-3491] module 'zynq_bd_xbar_3' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_xbar_3_stub.vhdl:6' bound to instance 'xbar' of component 'zynq_bd_xbar_3' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:17809]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_xbar_3' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_xbar_3_stub.vhdl:90]
INFO: [Synth 8-256] done synthesizing module 'zynq_bd_axi_interconnect_0_0' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:17189]
INFO: [Synth 8-3491] module 'zynq_bd_axis_data_fifo_0_0' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_axis_data_fifo_0_0_stub.vhdl:6' bound to instance 'axis_data_fifo_0' of component 'zynq_bd_axis_data_fifo_0_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:18571]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_axis_data_fifo_0_0' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_axis_data_fifo_0_0_stub.vhdl:25]
INFO: [Synth 8-3491] module 'zynq_bd_axis_jtag_0_0' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_axis_jtag_0_0_stub.vhdl:6' bound to instance 'axis_jtag_0' of component 'zynq_bd_axis_jtag_0_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:18587]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_axis_jtag_0_0' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_axis_jtag_0_0_stub.vhdl:27]
INFO: [Synth 8-3491] module 'zynq_bd_xlconstant_0_0' declared at 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_xlconstant_0_0/synth/zynq_bd_xlconstant_0_0.v:53' bound to instance 'xlconstant_0' of component 'zynq_bd_xlconstant_0_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:18605]
INFO: [Synth 8-6157] synthesizing module 'zynq_bd_xlconstant_0_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_xlconstant_0_0/synth/zynq_bd_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_8_xlconstant' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_8_xlconstant' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'zynq_bd_xlconstant_0_0' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_xlconstant_0_0/synth/zynq_bd_xlconstant_0_0.v:53]
INFO: [Synth 8-256] done synthesizing module 'DMA_JTAG_imp_T20218' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:18028]
INFO: [Synth 8-3491] module 'zynq_bd_ESM_UART_0' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_ESM_UART_0_stub.vhdl:6' bound to instance 'ESM_UART' of component 'zynq_bd_ESM_UART_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:25669]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_ESM_UART_0' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_ESM_UART_0_stub.vhdl:34]
INFO: [Synth 8-3491] module 'zynq_bd_INT_AXI_FW_0' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_INT_AXI_FW_0_stub.vhdl:6' bound to instance 'INT_AXI_FW' of component 'zynq_bd_INT_AXI_FW_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:25694]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_INT_AXI_FW_0' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_INT_AXI_FW_0_stub.vhdl:116]
INFO: [Synth 8-3491] module 'zynq_bd_IRQ0_INTR_CTRL_0' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_IRQ0_INTR_CTRL_0_stub.vhdl:6' bound to instance 'IRQ0_INTR_CTRL' of component 'zynq_bd_IRQ0_INTR_CTRL_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:25801]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_IRQ0_INTR_CTRL_0' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_IRQ0_INTR_CTRL_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'zynq_bd_IRQ0_INTR_CTRL_IRQ_0' declared at 'c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_IRQ0_INTR_CTRL_IRQ_0/synth/zynq_bd_IRQ0_INTR_CTRL_IRQ_0.v:53' bound to instance 'IRQ0_INTR_CTRL_IRQ' of component 'zynq_bd_IRQ0_INTR_CTRL_IRQ_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:25825]
INFO: [Synth 8-6157] synthesizing module 'zynq_bd_IRQ0_INTR_CTRL_IRQ_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_IRQ0_INTR_CTRL_IRQ_0/synth/zynq_bd_IRQ0_INTR_CTRL_IRQ_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_5_xlconcat' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ipshared/147b/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_5_xlconcat' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ipshared/147b/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'zynq_bd_IRQ0_INTR_CTRL_IRQ_0' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_IRQ0_INTR_CTRL_IRQ_0/synth/zynq_bd_IRQ0_INTR_CTRL_IRQ_0.v:53]
INFO: [Synth 8-3491] module 'zynq_bd_MONITOR_0' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_MONITOR_0_stub.vhdl:6' bound to instance 'MONITOR' of component 'zynq_bd_MONITOR_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:25841]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_MONITOR_0' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_MONITOR_0_stub.vhdl:45]
INFO: [Synth 8-3491] module 'zynq_bd_PL_MEM_0' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_PL_MEM_0_stub.vhdl:6' bound to instance 'PL_MEM' of component 'zynq_bd_PL_MEM_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:25877]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_PL_MEM_0' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_PL_MEM_0_stub.vhdl:52]
INFO: [Synth 8-3491] module 'zynq_bd_PL_MEM_CM_0' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_PL_MEM_CM_0_stub.vhdl:6' bound to instance 'PL_MEM_CM' of component 'zynq_bd_PL_MEM_CM_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:25920]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_PL_MEM_CM_0' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_PL_MEM_CM_0_stub.vhdl:52]
INFO: [Synth 8-3491] module 'zynq_bd_PL_MEM_CM_RAM_0' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_PL_MEM_CM_RAM_0_stub.vhdl:6' bound to instance 'PL_MEM_CM_RAM' of component 'zynq_bd_PL_MEM_CM_RAM_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:25963]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_PL_MEM_CM_RAM_0' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_PL_MEM_CM_RAM_0_stub.vhdl:28]
INFO: [Synth 8-3491] module 'zynq_bd_PL_MEM_RAM_0' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_PL_MEM_RAM_0_stub.vhdl:6' bound to instance 'PL_MEM_RAM' of component 'zynq_bd_PL_MEM_RAM_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:25983]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_PL_MEM_RAM_0' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_PL_MEM_RAM_0_stub.vhdl:28]
INFO: [Synth 8-3491] module 'zynq_bd_SI_0' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_SI_0_stub.vhdl:6' bound to instance 'SI' of component 'zynq_bd_SI_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:26003]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_SI_0' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_SI_0_stub.vhdl:39]
INFO: [Synth 8-3491] module 'zynq_bd_SYS_RESET_0' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_SYS_RESET_0_stub.vhdl:6' bound to instance 'SYS_RESET' of component 'zynq_bd_SYS_RESET_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:26033]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_SYS_RESET_0' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_SYS_RESET_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'zynq_bd_SYS_RESET_BUS_RST_N_0' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_SYS_RESET_BUS_RST_N_0_stub.vhdl:6' bound to instance 'sys_reset_bus_rst_n_RnM' of component 'zynq_bd_SYS_RESET_BUS_RST_N_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:26046]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_SYS_RESET_BUS_RST_N_0' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_SYS_RESET_BUS_RST_N_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'zynq_bd_ZynqMPSoC_0' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_ZynqMPSoC_0_stub.vhdl:6' bound to instance 'ZynqMPSoC' of component 'zynq_bd_ZynqMPSoC_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:26051]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_ZynqMPSoC_0' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_ZynqMPSoC_0_stub.vhdl:177]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:20793]
INFO: [Synth 8-3491] module 'zynq_bd_axi_dma_0_1' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_axi_dma_0_1_stub.vhdl:6' bound to instance 'axi_dma_0' of component 'zynq_bd_axi_dma_0_1' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:26221]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_axi_dma_0_1' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_axi_dma_0_1_stub.vhdl:76]
INFO: [Synth 8-3491] module 'zynq_bd_axis_data_fifo_0_1' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_axis_data_fifo_0_1_stub.vhdl:6' bound to instance 'axis_data_fifo_0' of component 'zynq_bd_axis_data_fifo_0_1' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:26287]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_axis_data_fifo_0_1' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_axis_data_fifo_0_1_stub.vhdl:24]
INFO: [Synth 8-3491] module 'zynq_bd_smartconnect_0_0' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_smartconnect_0_0_stub.vhdl:6' bound to instance 'smartconnect_0' of component 'zynq_bd_smartconnect_0_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:26302]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_smartconnect_0_0' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_smartconnect_0_0_stub.vhdl:80]
INFO: [Synth 8-3491] module 'zynq_bd_sys_resetter_c2c_0' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_sys_resetter_c2c_0_stub.vhdl:6' bound to instance 'sys_resetter_c2c' of component 'zynq_bd_sys_resetter_c2c_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:26373]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_sys_resetter_c2c_0' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_sys_resetter_c2c_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'zynq_bd_sys_resetter_c2c_BUS_RST_N_0' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_sys_resetter_c2c_BUS_RST_N_0_stub.vhdl:6' bound to instance 'sys_resetter_c2c_bus_rst_n_RnM' of component 'zynq_bd_sys_resetter_c2c_BUS_RST_N_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:26386]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_sys_resetter_c2c_BUS_RST_N_0' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_sys_resetter_c2c_BUS_RST_N_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'zynq_bd_sys_resetter_primary_0' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_sys_resetter_primary_0_stub.vhdl:6' bound to instance 'sys_resetter_primary' of component 'zynq_bd_sys_resetter_primary_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:26391]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_sys_resetter_primary_0' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_sys_resetter_primary_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'zynq_bd_sys_resetter_primary_BUS_RST_N_0' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_sys_resetter_primary_BUS_RST_N_0_stub.vhdl:6' bound to instance 'sys_resetter_primary_bus_rst_n_RnM' of component 'zynq_bd_sys_resetter_primary_BUS_RST_N_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:26404]
INFO: [Synth 8-638] synthesizing module 'zynq_bd_sys_resetter_primary_BUS_RST_N_0' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/zynq_bd_sys_resetter_primary_BUS_RST_N_0_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'zynq_bd' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/synth/zynq_bd.vhd:19019]
INFO: [Synth 8-256] done synthesizing module 'zynq_bd_sane_wrapper' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:338]
INFO: [Synth 8-6157] synthesizing module 'jtag_mux' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/new/jtag_mux.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'jtag_mux' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/new/jtag_mux.sv:2]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-113] binding component instance 'ibufds_c2c' to cell 'IBUFDS_GTE4' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/configs/rev2a_xczu7ev/src/top.vhd:851]
INFO: [Synth 8-113] binding component instance 'BUFG_GT_inst_c2c_odiv2' to cell 'BUFG_GT' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/configs/rev2a_xczu7ev/src/top.vhd:877]
INFO: [Synth 8-638] synthesizing module 'rate_counter' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/misc/rate_counter.vhd:25]
	Parameter CLK_A_1_SECOND bound to: 49999500 - type: integer 
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/misc/counter.vhd:33]
	Parameter roll_over bound to: 1'b1 
	Parameter end_value bound to: 32'b00000010111110101110111010001100 
INFO: [Synth 8-256] done synthesizing module 'counter' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/misc/counter.vhd:33]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized0' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/misc/counter.vhd:33]
	Parameter roll_over bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized0' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/misc/counter.vhd:33]
INFO: [Synth 8-638] synthesizing module 'capture_CDC' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/misc/capture_CDC.vhd:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pacd' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/misc/pacd.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'pacd' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/misc/pacd.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'capture_CDC' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/misc/capture_CDC.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'rate_counter' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/misc/rate_counter.vhd:25]
INFO: [Synth 8-638] synthesizing module 'services' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/services/services_rev2.vhd:48]
	Parameter CLK_FREQ bound to: 49999500 - type: integer 
	Parameter ALLOCATED_MEMORY_RANGE bound to: 4096 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LED_Patterns' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/front_panel/LED_Paterns.vhd:21]
	Parameter CLKFREQ bound to: 49999500 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/front_panel/LED_Paterns.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'LED_Patterns' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/front_panel/LED_Paterns.vhd:21]
INFO: [Synth 8-638] synthesizing module 'FrontPanel_UI' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/front_panel/FrontPanel_UI.vhd:46]
	Parameter CLKFREQ bound to: 49999500 - type: integer 
	Parameter REG_COUNT bound to: 6 - type: integer 
	Parameter LEDORDER bound to: 24'b000001010011111110101100 
INFO: [Synth 8-638] synthesizing module 'Button_Decoder' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/front_panel/Button_Decoder.vhd:45]
	Parameter CLKFREQ bound to: 49999500 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Button_Debouncer' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/front_panel/Button_Debouncer.vhd:42]
	Parameter CLKFREQ bound to: 49999500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Button_Debouncer' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/front_panel/Button_Debouncer.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Button_Decoder' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/front_panel/Button_Decoder.vhd:45]
INFO: [Synth 8-638] synthesizing module 'LED_Encoder' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/front_panel/LED_Encoder.vhd:48]
	Parameter CLKFREQ bound to: 49999500 - type: integer 
	Parameter STEPS bound to: 49 - type: integer 
	Parameter REG_COUNT bound to: 6 - type: integer 
	Parameter FLASHLENGTH bound to: 3 - type: integer 
	Parameter FLASHRATE bound to: 2 - type: integer 
	Parameter SHUTDOWNFLIP bound to: 1'b1 
	Parameter LEDORDER bound to: 24'b000001010011111110101100 
	Parameter STEPS bound to: 49 - type: integer 
	Parameter LEDORDER bound to: 24'b000001010011111110101100 
INFO: [Synth 8-3491] module 'SR_Out' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/front_panel/SR_Out.vhd:28' bound to instance 'U1' of component 'SR_Out' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/front_panel/LED_Encoder.vhd:94]
INFO: [Synth 8-638] synthesizing module 'SR_Out' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/front_panel/SR_Out.vhd:41]
	Parameter STEPS bound to: 49 - type: integer 
	Parameter LEDORDER bound to: 24'b000001010011111110101100 
INFO: [Synth 8-256] done synthesizing module 'SR_Out' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/front_panel/SR_Out.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/front_panel/LED_Encoder.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'LED_Encoder' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/front_panel/LED_Encoder.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'FrontPanel_UI' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/front_panel/FrontPanel_UI.vhd:46]
INFO: [Synth 8-638] synthesizing module 'CPLD_info' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/services/CPLD_INFO/CPLD_INFO.vhd:20]
	Parameter COUNT_FOR_VALID bound to: 10 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/services/CPLD_INFO/CPLD_INFO.vhd:72]
INFO: [Synth 8-226] default block is never used [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/services/CPLD_INFO/CPLD_INFO.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'CPLD_info' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/services/CPLD_INFO/CPLD_INFO.vhd:20]
INFO: [Synth 8-638] synthesizing module 'SERV_map' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/configs/rev2a_xczu7ev/autogen/SERV/SERV_map.vhd:28]
	Parameter ALLOCATED_MEMORY_RANGE bound to: 4096 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axiLiteReg' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/regmap_helper/axiReg/axiReg.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'axiLiteReg' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/regmap_helper/axiReg/axiReg.vhd:25]
WARNING: [Synth 8-614] signal 'Mon' is read in the process but is not in the sensitivity list [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/configs/rev2a_xczu7ev/autogen/SERV/SERV_map.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'SERV_map' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/configs/rev2a_xczu7ev/autogen/SERV/SERV_map.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'services' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/services/services_rev2.vhd:48]
INFO: [Synth 8-638] synthesizing module 'SM_info' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/SM_info/SM_info.vhd:43]
	Parameter ALLOCATED_MEMORY_RANGE bound to: 4096 - type: integer 
	Parameter GLOBAL_DATE bound to: 32'b00000010000100100010000000100011 
	Parameter GLOBAL_TIME bound to: 32'b00000000000101110011010101010100 
	Parameter GLOBAL_VER bound to: 32'b00000001000010010000000000000001 
	Parameter GLOBAL_SHA bound to: 32'b00000001100101010001100010101010 
	Parameter TOP_VER bound to: 32'b00000001000001110000000000000000 
	Parameter TOP_SHA bound to: 32'b00000111001111010111110111000001 
	Parameter CON_VER bound to: 32'b00000001000001000000000000000101 
	Parameter CON_SHA bound to: 32'b00001010000100011111000010010011 
	Parameter HOG_VER bound to: 32'b00000111000010100000000000000000 
	Parameter HOG_SHA bound to: 32'b00000001010011100011000100001010 
INFO: [Synth 8-638] synthesizing module 'SM_INFO_map' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/configs/rev2a_xczu7ev/autogen/SM_INFO/SM_INFO_map.vhd:31]
	Parameter ALLOCATED_MEMORY_RANGE bound to: 4096 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axiLiteRegBlocking' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/regmap_helper/axiReg/axiRegBlocking.vhd:27]
	Parameter READ_TIMEOUT bound to: 2048 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axiLiteRegBlocking' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/regmap_helper/axiReg/axiRegBlocking.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'SM_INFO_map' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/configs/rev2a_xczu7ev/autogen/SM_INFO/SM_INFO_map.vhd:31]
INFO: [Synth 8-638] synthesizing module 'XILINX_DNA' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/misc/XILINX_DNA.vhd:21]
	Parameter ALLOCATED_MEMORY_RANGE bound to: 4096 - type: integer 
	Parameter FPGA_GENERATION bound to: ULTRASCALE - type: string 
	Parameter SIM_DNA_VALUE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'dna' to cell 'DNA_PORTE2' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/misc/XILINX_DNA.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'XILINX_DNA' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/misc/XILINX_DNA.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'SM_info' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/SM_info/SM_info.vhd:43]
INFO: [Synth 8-638] synthesizing module 'IPMC_i2c_slave' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/IPMC_i2c_slave/IPMC_i2c_slave.vhd:36]
	Parameter CLK_FREQ bound to: 49999500 - type: integer 
	Parameter ALLOCATED_MEMORY_RANGE bound to: 8192 - type: integer 
INFO: [Synth 8-638] synthesizing module 'i2c_slave' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/IPMC_i2c_slave/i2c_slave.vhd:58]
	Parameter REGISTER_COUNT_BIT_SIZE bound to: 6 - type: integer 
	Parameter TIMEOUT_COUNT bound to: 32'b00000000000100000000000000000000 
	Parameter I2C_ADDR_WILDCARD_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'i2c_slave' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/IPMC_i2c_slave/i2c_slave.vhd:58]
INFO: [Synth 8-638] synthesizing module 'asym_ram_tdp' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/misc/asym_dualport_ram.vhd:38]
	Parameter WIDTHA bound to: 8 - type: integer 
	Parameter SIZEA bound to: 512 - type: integer 
	Parameter ADDRWIDTHA bound to: 9 - type: integer 
	Parameter WIDTHB bound to: 32 - type: integer 
	Parameter SIZEB bound to: 128 - type: integer 
	Parameter ADDRWIDTHB bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'asym_ram_tdp' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/misc/asym_dualport_ram.vhd:38]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized1' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/misc/counter.vhd:33]
	Parameter roll_over bound to: 1'b0 
	Parameter end_value bound to: 32'b00011101110011010101000101111000 
	Parameter start_value bound to: 32'b00000000000000000000000000000000 
	Parameter A_RST_CNT bound to: 32'b00011101110011010101000101111000 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized1' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/misc/counter.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'IPMC_i2c_slave' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/IPMC_i2c_slave/IPMC_i2c_slave.vhd:36]
INFO: [Synth 8-113] binding component instance 'IPMC_i2c_SDA' to cell 'IOBUF' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/configs/rev2a_xczu7ev/src/top.vhd:983]
INFO: [Synth 8-638] synthesizing module 'CM_intf' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/CM_interface.vhd:56]
	Parameter CM_COUNT bound to: 2 - type: integer 
	Parameter COUNTER_COUNT bound to: 2 - type: integer 
	Parameter CLKFREQ bound to: 49999500 - type: integer 
	Parameter ERROR_WAIT_TIME bound to: 49999500 - type: integer 
	Parameter ALLOCATED_MEMORY_RANGE bound to: 131072 - type: integer 
INFO: [Synth 8-638] synthesizing module 'CM_map' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/configs/rev2a_xczu7ev/autogen/CM/CM_map.vhd:33]
	Parameter READ_TIMEOUT bound to: 2047 - type: integer 
	Parameter ALLOCATED_MEMORY_RANGE bound to: 131072 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axiLiteRegBlocking__parameterized0' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/regmap_helper/axiReg/axiRegBlocking.vhd:27]
	Parameter READ_TIMEOUT bound to: 2047 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axiLiteRegBlocking__parameterized0' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/regmap_helper/axiReg/axiRegBlocking.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'CM_map' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/configs/rev2a_xczu7ev/autogen/CM/CM_map.vhd:33]
INFO: [Synth 8-638] synthesizing module 'CM_Monitoring' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/CM_Monitoring/CM_Monitoring.vhd:42]
	Parameter BAUD_COUNT_BITS bound to: 8 - type: integer 
	Parameter INACTIVE_COUNT bound to: 32'b00000011111111111111111111111111 
	Parameter BASE_ADDRESS bound to: 32'b10101000000000000010000000000000 
INFO: [Synth 8-638] synthesizing module 'axiLiteMaster' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/regmap_helper/axiReg/axiRegMaster.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'axiLiteMaster' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/regmap_helper/axiReg/axiRegMaster.vhd:26]
INFO: [Synth 8-638] synthesizing module 'uart_rx6' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:100]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-113] binding component instance 'storage_srl' to cell 'SRL16E' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:203]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-113] binding component instance 'storage_srl' to cell 'SRL16E' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:203]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-113] binding component instance 'storage_srl' to cell 'SRL16E' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:203]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-113] binding component instance 'storage_srl' to cell 'SRL16E' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:203]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-113] binding component instance 'storage_srl' to cell 'SRL16E' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:203]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-113] binding component instance 'storage_srl' to cell 'SRL16E' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:203]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-113] binding component instance 'storage_srl' to cell 'SRL16E' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:203]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-113] binding component instance 'storage_srl' to cell 'SRL16E' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:203]
	Parameter INIT bound to: 64'b1111111100000000111111100000000011111111100000001111111100000000 
INFO: [Synth 8-113] binding component instance 'pointer3_lut' to cell 'LUT6' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:217]
INFO: [Synth 8-113] binding component instance 'pointer3_flop' to cell 'FDR' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:227]
	Parameter INIT bound to: 64'b1111000011110000111000011110000011111000011110001111000011110000 
INFO: [Synth 8-113] binding component instance 'pointer2_lut' to cell 'LUT6' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:233]
INFO: [Synth 8-113] binding component instance 'pointer2_flop' to cell 'FDR' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:243]
	Parameter INIT bound to: 64'b1100110010010000011000001100110010101010010100000101000010101010 
INFO: [Synth 8-113] binding component instance 'pointer01_lut' to cell 'LUT6_2' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:250]
INFO: [Synth 8-113] binding component instance 'pointer1_flop' to cell 'FDR' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:261]
INFO: [Synth 8-113] binding component instance 'pointer0_flop' to cell 'FDR' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:267]
	Parameter INIT bound to: 64'b1111010011111100111101001111110000000100000000000000010011000000 
INFO: [Synth 8-113] binding component instance 'data_present_lut' to cell 'LUT6_2' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:273]
INFO: [Synth 8-113] binding component instance 'data_present_flop' to cell 'FDR' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:284]
	Parameter INIT bound to: 64'b0000000000000001000000000000000010000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'full_lut' to cell 'LUT6_2' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:290]
	Parameter INIT bound to: 64'b1100110011110000000000000000000010101010110011000000000000000000 
INFO: [Synth 8-113] binding component instance 'sample_lut' to cell 'LUT6_2' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:301]
INFO: [Synth 8-113] binding component instance 'sample_flop' to cell 'FD' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:312]
INFO: [Synth 8-113] binding component instance 'sample_dly_flop' to cell 'FD' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:317]
	Parameter INIT bound to: 64'b1100101011111111110010101111111100000000000000001100000011000000 
INFO: [Synth 8-113] binding component instance 'stop_bit_lut' to cell 'LUT6_2' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:322]
INFO: [Synth 8-113] binding component instance 'buffer_write_flop' to cell 'FD' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:333]
INFO: [Synth 8-113] binding component instance 'stop_bit_flop' to cell 'FD' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:338]
	Parameter INIT bound to: 64'b1111000011001100111111111111111111001100101010101111111111111111 
INFO: [Synth 8-113] binding component instance 'data01_lut' to cell 'LUT6_2' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:343]
INFO: [Synth 8-113] binding component instance 'data0_flop' to cell 'FD' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:354]
INFO: [Synth 8-113] binding component instance 'data1_flop' to cell 'FD' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:359]
	Parameter INIT bound to: 64'b1111000011001100111111111111111111001100101010101111111111111111 
INFO: [Synth 8-113] binding component instance 'data23_lut' to cell 'LUT6_2' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:365]
INFO: [Synth 8-113] binding component instance 'data2_flop' to cell 'FD' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:376]
INFO: [Synth 8-113] binding component instance 'data3_flop' to cell 'FD' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:381]
	Parameter INIT bound to: 64'b1111000011001100111111111111111111001100101010101111111111111111 
INFO: [Synth 8-113] binding component instance 'data45_lut' to cell 'LUT6_2' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:386]
INFO: [Synth 8-113] binding component instance 'data4_flop' to cell 'FD' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:397]
INFO: [Synth 8-113] binding component instance 'data5_flop' to cell 'FD' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:402]
	Parameter INIT bound to: 64'b1111000011001100111111111111111111001100101010101111111111111111 
INFO: [Synth 8-113] binding component instance 'data67_lut' to cell 'LUT6_2' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:407]
INFO: [Synth 8-113] binding component instance 'data6_flop' to cell 'FD' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:418]
INFO: [Synth 8-113] binding component instance 'data7_flop' to cell 'FD' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:423]
	Parameter INIT bound to: 64'b0010111100101111101011111010111100000000000000001111111100000000 
INFO: [Synth 8-113] binding component instance 'run_lut' to cell 'LUT6' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:428]
INFO: [Synth 8-113] binding component instance 'run_flop' to cell 'FD' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:438]
	Parameter INIT bound to: 64'b0010001000100010000000001111000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'start_bit_lut' to cell 'LUT6' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:443]
INFO: [Synth 8-113] binding component instance 'start_bit_flop' to cell 'FD' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:453]
	Parameter INIT bound to: 64'b0110110000000000000000000000000001011010000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'div01_lut' to cell 'LUT6_2' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:458]
INFO: [Synth 8-113] binding component instance 'div0_flop' to cell 'FD' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:469]
INFO: [Synth 8-113] binding component instance 'div1_flop' to cell 'FD' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:474]
	Parameter INIT bound to: 64'b0110110011001100000000000000000001011010101010100000000000000000 
INFO: [Synth 8-113] binding component instance 'div23_lut' to cell 'LUT6_2' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:479]
INFO: [Synth 8-113] binding component instance 'div2_flop' to cell 'FD' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:490]
INFO: [Synth 8-113] binding component instance 'div3_flop' to cell 'FD' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:495]
	Parameter INIT bound to: 64'b0000000010000000000000000000000010001000100010001000100010001000 
INFO: [Synth 8-113] binding component instance 'sample_input_lut' to cell 'LUT6_2' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:500]
INFO: [Synth 8-113] binding component instance 'sample_input_flop' to cell 'FD' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:511]
INFO: [Synth 8-256] done synthesizing module 'uart_rx6' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:100]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized2' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/misc/counter.vhd:33]
	Parameter roll_over bound to: 1'b0 
	Parameter end_value bound to: 32'b00000000000000001111111111111111 
	Parameter start_value bound to: 32'b00000000000000000000000000000000 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized2' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/misc/counter.vhd:33]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized3' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/misc/counter.vhd:33]
	Parameter roll_over bound to: 1'b1 
	Parameter end_value bound to: 32'b11111111111111111111111111111111 
	Parameter start_value bound to: 32'b00000000000000000000000000000000 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized3' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/misc/counter.vhd:33]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized4' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/misc/counter.vhd:33]
	Parameter roll_over bound to: 1'b0 
	Parameter end_value bound to: 32'b00000011111111111111111111111111 
	Parameter start_value bound to: 32'b00000000000000000000000000000000 
	Parameter DATA_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized4' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/misc/counter.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'CM_Monitoring' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/CM_Monitoring/CM_Monitoring.vhd:42]
INFO: [Synth 8-113] binding component instance 'CM_UART_BUF_X' to cell 'OBUFT' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/CM_interface.vhd:259]
INFO: [Synth 8-113] binding component instance 'CM_TMS_BUF_X' to cell 'OBUFT' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/CM_interface.vhd:264]
INFO: [Synth 8-113] binding component instance 'CM_TDI_BUF_X' to cell 'OBUFT' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/CM_interface.vhd:269]
INFO: [Synth 8-113] binding component instance 'CM_TCK_BUF_X' to cell 'OBUFT' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/CM_interface.vhd:274]
INFO: [Synth 8-638] synthesizing module 'CM_pwr' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/CM_pwr.vhd:29]
	Parameter COUNT_ERROR_WAIT bound to: 49999500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CM_pwr' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/CM_pwr.vhd:29]
INFO: [Synth 8-638] synthesizing module 'uC' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uC.vhd:65]
	Parameter LINK_COUNT bound to: 2 - type: integer 
	Parameter hwbuild bound to: 8'b00000001 
	Parameter interrupt_vector bound to: 12'b011000000000 
	Parameter scratch_pad_memory_size bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'kcpsm6' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/picoblaze/kcpsm6.vhd:87' bound to instance 'processor' of component 'kcpsm6' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uC.vhd:230]
INFO: [Synth 8-638] synthesizing module 'kcpsm6' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/picoblaze/kcpsm6.vhd:111]
	Parameter hwbuild bound to: 8'b00000001 
	Parameter interrupt_vector bound to: 12'b011000000000 
	Parameter scratch_pad_memory_size bound to: 256 - type: integer 
	Parameter INIT bound to: 64'b1111111111111111111101010101010100000000000000000000111011101110 
INFO: [Synth 8-113] binding component instance 'reset_lut' to cell 'LUT6_2' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/picoblaze/kcpsm6.vhd:685]
INFO: [Synth 8-113] binding component instance 'run_flop' to cell 'FD' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/picoblaze/kcpsm6.vhd:696]
INFO: [Synth 8-113] binding component instance 'internal_reset_flop' to cell 'FD' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/picoblaze/kcpsm6.vhd:701]
INFO: [Synth 8-113] binding component instance 'sync_sleep_flop' to cell 'FD' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/picoblaze/kcpsm6.vhd:706]
	Parameter INIT bound to: 64'b0000000010000011000000000000101100000000110001000000000001001100 
INFO: [Synth 8-113] binding component instance 't_state_lut' to cell 'LUT6_2' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/picoblaze/kcpsm6.vhd:711]
INFO: [Synth 8-113] binding component instance 't_state1_flop' to cell 'FD' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/picoblaze/kcpsm6.vhd:722]
INFO: [Synth 8-113] binding component instance 't_state2_flop' to cell 'FD' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/picoblaze/kcpsm6.vhd:727]
	Parameter INIT bound to: 64'b0000000000010000000000000000000000000000000000000000100000000000 
INFO: [Synth 8-113] binding component instance 'int_enable_type_lut' to cell 'LUT6_2' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/picoblaze/kcpsm6.vhd:733]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000001100101010101010 
INFO: [Synth 8-113] binding component instance 'interrupt_enable_lut' to cell 'LUT6' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/picoblaze/kcpsm6.vhd:744]
INFO: [Synth 8-113] binding component instance 'interrupt_enable_flop' to cell 'FD' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/picoblaze/kcpsm6.vhd:754]
INFO: [Synth 8-113] binding component instance 'sync_interrupt_flop' to cell 'FD' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/picoblaze/kcpsm6.vhd:759]
	Parameter INIT bound to: 64'b1100110000110011111111110000000010000000100000001000000010000000 
INFO: [Synth 8-113] binding component instance 'active_interrupt_lut' to cell 'LUT6_2' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/picoblaze/kcpsm6.vhd:764]
INFO: [Synth 8-113] binding component instance 'active_interrupt_flop' to cell 'FD' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/picoblaze/kcpsm6.vhd:775]
INFO: [Synth 8-113] binding component instance 'interrupt_ack_flop' to cell 'FD' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/picoblaze/kcpsm6.vhd:780]
	Parameter INIT bound to: 64'b0101101000111100111111111111111100000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'pc_move_is_valid_lut' to cell 'LUT6' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/picoblaze/kcpsm6.vhd:804]
	Parameter INIT bound to: 64'b0111011101110111000000100111011100000000000000000000001000000000 
INFO: [Synth 8-113] binding component instance 'move_type_lut' to cell 'LUT6_2' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/picoblaze/kcpsm6.vhd:814]
	Parameter INIT bound to: 64'b0000000000000000111100000000000000000000000000000010001111111111 
INFO: [Synth 8-113] binding component instance 'pc_mode1_lut' to cell 'LUT6_2' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/picoblaze/kcpsm6.vhd:825]
	Parameter INIT bound to: 64'b1111111111111111111111111111111100000000000001000000000000000000 
INFO: [Synth 8-113] binding component instance 'pc_mode2_lut' to cell 'LUT6' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/picoblaze/kcpsm6.vhd:836]
	Parameter INIT bound to: 64'b1111111111111111000100000000000000000000000000000010000000000000 
INFO: [Synth 8-113] binding component instance 'push_pop_lut' to cell 'LUT6_2' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/picoblaze/kcpsm6.vhd:846]
	Parameter INIT bound to: 64'b0000001111001010000000000000000000000100001000000000000000000000 
INFO: [Synth 8-113] binding component instance 'alu_decode0_lut' to cell 'LUT6_2' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/picoblaze/kcpsm6.vhd:861]
INFO: [Synth 8-113] binding component instance 'alu_mux_sel0_flop' to cell 'FD' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/picoblaze/kcpsm6.vhd:872]
	Parameter INIT bound to: 64'b0111011100001000000000000000000000000000000000000000111100000000 
INFO: [Synth 8-113] binding component instance 'alu_decode1_lut' to cell 'LUT6_2' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/picoblaze/kcpsm6.vhd:877]
INFO: [Synth 8-113] binding component instance 'alu_mux_sel1_flop' to cell 'FD' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/picoblaze/kcpsm6.vhd:888]
	Parameter INIT bound to: 64'b1101000000000000000000000000000000000010000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'alu_decode2_lut' to cell 'LUT6_2' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/picoblaze/kcpsm6.vhd:894]
	Parameter INIT bound to: 64'b0000000000000001001111110011111100000000000100001111011111001110 
INFO: [Synth 8-113] binding component instance 'register_enable_type_lut' to cell 'LUT6_2' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/picoblaze/kcpsm6.vhd:909]
	Parameter INIT bound to: 64'b1100000011001100000000000000000010100000101010100000000000000000 
INFO: [Synth 8-113] binding component instance 'register_enable_lut' to cell 'LUT6_2' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/picoblaze/kcpsm6.vhd:920]
INFO: [Synth 8-113] binding component instance 'flag_enable_flop' to cell 'FDR' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/picoblaze/kcpsm6.vhd:931]
INFO: [Synth 8-113] binding component instance 'register_enable_flop' to cell 'FDR' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/picoblaze/kcpsm6.vhd:937]
	Parameter INIT bound to: 64'b1000000000000000000000000000000000100000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'spm_enable_lut' to cell 'LUT6_2' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/picoblaze/kcpsm6.vhd:943]
INFO: [Synth 8-113] binding component instance 'k_write_strobe_flop' to cell 'FDR' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/picoblaze/kcpsm6.vhd:954]
INFO: [Synth 8-113] binding component instance 'spm_enable_flop' to cell 'FDR' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/picoblaze/kcpsm6.vhd:960]
	Parameter INIT bound to: 64'b0100000000000000000000000000000000000001000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'read_strobe_lut' to cell 'LUT6_2' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/picoblaze/kcpsm6.vhd:966]
INFO: [Synth 8-113] binding component instance 'write_strobe_flop' to cell 'FDR' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/picoblaze/kcpsm6.vhd:977]
INFO: [Synth 8-113] binding component instance 'read_strobe_flop' to cell 'FDR' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/picoblaze/kcpsm6.vhd:983]
	Parameter INIT bound to: 64'b0000000010000000000000100000000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'regbank_type_lut' to cell 'LUT6' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/picoblaze/kcpsm6.vhd:1001]
	Parameter INIT bound to: 64'b1010110010101100111111110000000011111111000000001111111100000000 
INFO: [Synth 8-113] binding component instance 'bank_lut' to cell 'LUT6' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/picoblaze/kcpsm6.vhd:1011]
INFO: [Synth 8-113] binding component instance 'bank_flop' to cell 'FDR' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/picoblaze/kcpsm6.vhd:1021]
INFO: [Synth 8-113] binding component instance 'sx_addr4_flop' to cell 'FD' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/picoblaze/kcpsm6.vhd:1027]
INFO: [Synth 8-113] binding component instance 'arith_carry_xorcy' to cell 'XORCY' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/picoblaze/kcpsm6.vhd:1051]
INFO: [Synth 8-113] binding component instance 'arith_carry_flop' to cell 'FD' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/picoblaze/kcpsm6.vhd:1056]
	Parameter INIT bound to: 64'b0000000000000000000000000000000010000111011110000000000000000000 
INFO: [Synth 8-113] binding component instance 'lower_parity_lut' to cell 'LUT6_2' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/picoblaze/kcpsm6.vhd:1061]
INFO: [Synth 8-113] binding component instance 'parity_muxcy' to cell 'MUXCY' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/picoblaze/kcpsm6.vhd:1072]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
	Parameter INIT bound to: 64'b1111111111111111101010101100110011110000111100001111000011110000 
	Parameter INIT bound to: 64'b0011001100110011101010101100110011110000101010100000000000000000 
	Parameter INIT bound to: 64'b1010001010000000000000000000000000000000111100000000000011110000 
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter INIT bound to: 64'b0000000000000000000000000000110100000000000000000000000000000000 
	Parameter INIT bound to: 64'b1111101111111111000000000000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0000000010101010000000000000000000110011110011000000111100000000 
	Parameter INIT bound to: 64'b0000000010101010000000000000000011001100110011001111000000000000 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0000000010101010000000000000000011001100110011001111000000000000 
	Parameter INIT bound to: 64'b0000000010101010000000000000000011001100110011001111000000000000 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0000000010101010000000000000000011001100110011001111000000000000 
	Parameter INIT bound to: 64'b0000000010101010000000000000000011001100110011001111000000000000 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0000000010101010000000000000000011001100110011001111000000000000 
	Parameter INIT bound to: 64'b0000000010101010000000000000000011001100110011001111000000000000 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0000000010101010000000000000000011001100110011001111000000000000 
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
	Parameter INIT bound to: 64'b0000000010101010000000000000000011001100110011001111000000000000 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b0000000000010101001010011010101010101010101010101010101010101010 
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 64'b1011111110111100100011111000110010110011101100001000001110000000 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'kcpsm6' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/picoblaze/kcpsm6.vhd:111]
INFO: [Synth 8-638] synthesizing module 'cli' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/picoblaze/cli.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'cli' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/picoblaze/cli.vhd:25]
INFO: [Synth 8-3491] module 'uart_tx6' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_tx6.vhd:84' bound to instance 'TDC_tx_mod' of component 'uart_tx6' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uC.vhd:313]
INFO: [Synth 8-638] synthesizing module 'uart_tx6' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_tx6.vhd:100]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 64'b1111111100000000111111100000000011111111100000001111111100000000 
	Parameter INIT bound to: 64'b1111000011110000111000011110000011111000011110001111000011110000 
	Parameter INIT bound to: 64'b1100110010010000011000001100110010101010010100000101000010101010 
	Parameter INIT bound to: 64'b1111010011111100111101001111110000000100000000000000010011000000 
	Parameter INIT bound to: 64'b0000000000000001000000000000000010000000000000000000000000000000 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1100111110101010110011000000111100001111111111111111111111111111 
	Parameter INIT bound to: 64'b1000010101010000000000000000000010101010101010101010101010101010 
	Parameter INIT bound to: 64'b0010011001100001000000000000000011001100110011001100110011001100 
	Parameter INIT bound to: 64'b1000100001110000000000000000000011110000111100001111000011110000 
	Parameter INIT bound to: 64'b1000011101000100000000000000000011111111000000001111111100000000 
	Parameter INIT bound to: 64'b0110110000000000000000000000000001011010000000000000000000000000 
	Parameter INIT bound to: 64'b0111111110000000111111110000000001111000011110001111000011110000 
	Parameter INIT bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'uart_tx6' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_tx6.vhd:100]
INFO: [Synth 8-3491] module 'uart_rx6' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:84' bound to instance 'TDC_rx_mod' of component 'uart_rx6' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uC.vhd:327]
INFO: [Synth 8-638] synthesizing module 'uart_rx6__parameterized1' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:100]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 64'b1111111100000000111111100000000011111111100000001111111100000000 
	Parameter INIT bound to: 64'b1111000011110000111000011110000011111000011110001111000011110000 
	Parameter INIT bound to: 64'b1100110010010000011000001100110010101010010100000101000010101010 
	Parameter INIT bound to: 64'b1111010011111100111101001111110000000100000000000000010011000000 
	Parameter INIT bound to: 64'b0000000000000001000000000000000010000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100110011110000000000000000000010101010110011000000000000000000 
	Parameter INIT bound to: 64'b1100101011111111110010101111111100000000000000001100000011000000 
	Parameter INIT bound to: 64'b1111000011001100111111111111111111001100101010101111111111111111 
	Parameter INIT bound to: 64'b1111000011001100111111111111111111001100101010101111111111111111 
	Parameter INIT bound to: 64'b1111000011001100111111111111111111001100101010101111111111111111 
	Parameter INIT bound to: 64'b1111000011001100111111111111111111001100101010101111111111111111 
	Parameter INIT bound to: 64'b0010111100101111101011111010111100000000000000001111111100000000 
	Parameter INIT bound to: 64'b0010001000100010000000001111000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b0110110000000000000000000000000001011010000000000000000000000000 
	Parameter INIT bound to: 64'b0110110011001100000000000000000001011010101010100000000000000000 
	Parameter INIT bound to: 64'b0000000010000000000000000000000010001000100010001000100010001000 
INFO: [Synth 8-256] done synthesizing module 'uart_rx6__parameterized1' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uart_rx6.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'uC' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/picoblaze/uC.vhd:65]
INFO: [Synth 8-638] synthesizing module 'DC_data_CDC' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/misc/DC_data_CDC.vhd:25]
	Parameter DATA_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DC_data_CDC' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/misc/DC_data_CDC.vhd:25]
WARNING: [Synth 8-614] signal 'linkID' is read in the process but is not in the sensitivity list [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/CM_interface.vhd:369]
INFO: [Synth 8-638] synthesizing module 'data_CDC' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/misc/data_CDC.vhd:20]
	Parameter WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_CDC' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/misc/data_CDC.vhd:20]
INFO: [Synth 8-638] synthesizing module 'data_CDC__parameterized0' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/misc/data_CDC.vhd:20]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_CDC__parameterized0' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/misc/data_CDC.vhd:20]
INFO: [Synth 8-638] synthesizing module 'counter_CDC' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/misc/counter_CDC.vhd:34]
	Parameter roll_over bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'counter__parameterized5' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/misc/counter.vhd:33]
	Parameter roll_over bound to: 1'b0 
	Parameter end_value bound to: 32'b11111111111111111111111111111111 
	Parameter start_value bound to: 32'b00000000000000000000000000000000 
	Parameter A_RST_CNT bound to: 32'b00000000000000000000000000000000 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized5' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/misc/counter.vhd:33]
INFO: [Synth 8-638] synthesizing module 'DC_data_CDC__parameterized0' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/misc/DC_data_CDC.vhd:25]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DC_data_CDC__parameterized0' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/misc/DC_data_CDC.vhd:25]
INFO: [Synth 8-638] synthesizing module 'DC_data_CDC__parameterized1' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/misc/DC_data_CDC.vhd:25]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DC_data_CDC__parameterized1' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/misc/DC_data_CDC.vhd:25]
INFO: [Synth 8-638] synthesizing module 'DC_data_CDC__parameterized2' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/misc/DC_data_CDC.vhd:25]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DC_data_CDC__parameterized2' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/misc/DC_data_CDC.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'counter_CDC' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/misc/counter_CDC.vhd:34]
WARNING: [Synth 8-614] signal 'linkID' is read in the process but is not in the sensitivity list [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/CM_interface.vhd:369]
WARNING: [Synth 8-614] signal 'linkID' is read in the process but is not in the sensitivity list [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/CM_interface.vhd:369]
WARNING: [Synth 8-614] signal 'linkID' is read in the process but is not in the sensitivity list [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/CM_interface.vhd:369]
INFO: [Synth 8-256] done synthesizing module 'CM_intf' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/CM_interface/CM_interface.vhd:56]
INFO: [Synth 8-638] synthesizing module 'plXVC_intf' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/plXVC/plXVC_intf.vhd:32]
	Parameter COUNT bound to: 3 - type: integer 
	Parameter IRQ_LENGTH bound to: 1 - type: integer 
	Parameter ALLOCATED_MEMORY_RANGE bound to: 4096 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PLXVC_map' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/configs/rev2a_xczu7ev/autogen/PLXVC/PLXVC_map.vhd:33]
	Parameter ALLOCATED_MEMORY_RANGE bound to: 4096 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PLXVC_map' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/configs/rev2a_xczu7ev/autogen/PLXVC/PLXVC_map.vhd:33]
INFO: [Synth 8-638] synthesizing module 'virtualJTAG' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/plXVC/virtualJTAG.vhd:32]
	Parameter IRQ_LENGTH bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/plXVC/virtualJTAG.vhd:73]
INFO: [Synth 8-226] default block is never used [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/plXVC/virtualJTAG.vhd:111]
INFO: [Synth 8-226] default block is never used [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/plXVC/virtualJTAG.vhd:160]
WARNING: [Synth 8-11358] null range expression ignored [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/plXVC/virtualJTAG.vhd:162]
WARNING: [Synth 8-11358] null range expression ignored [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/plXVC/virtualJTAG.vhd:193]
WARNING: [Synth 8-11358] null range expression ignored [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/plXVC/virtualJTAG.vhd:198]
WARNING: [Synth 8-11358] null range expression ignored [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/plXVC/virtualJTAG.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'virtualJTAG' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/plXVC/virtualJTAG.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'plXVC_intf' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/plXVC/plXVC_intf.vhd:32]
INFO: [Synth 8-3491] module 'onboardclk' declared at 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/onboardclk_stub.vhdl:6' bound to instance 'onboardCLK_1' of component 'onboardclk' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/configs/rev2a_xczu7ev/src/top.vhd:1125]
INFO: [Synth 8-638] synthesizing module 'onboardclk' [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/.Xil/Vivado-5504-Thorntanker/realtime/onboardclk_stub.vhdl:19]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
INFO: [Synth 8-256] done synthesizing module 'top' (0#1) [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/configs/rev2a_xczu7ev/src/top.vhd:262]
WARNING: [Synth 8-3301] Unused top level parameter/generic XML_VER
WARNING: [Synth 8-3301] Unused top level parameter/generic XML_SHA
WARNING: [Synth 8-3301] Unused top level parameter/generic XIL_DEFAULTLIB_VER
WARNING: [Synth 8-3301] Unused top level parameter/generic XIL_DEFAULTLIB_SHA
WARNING: [Synth 8-3848] Net AXIM_PL_RMISO[data_ID] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:24]
WARNING: [Synth 8-3848] Net AXIM_PL_RMISO[last] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:24]
WARNING: [Synth 8-3848] Net AXIM_PL_RMISO[data_user] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:24]
WARNING: [Synth 8-3848] Net AXIM_PL_WMISO[response_ID] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:26]
WARNING: [Synth 8-3848] Net AXIM_PL_WMISO[response_user] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:26]
WARNING: [Synth 8-3848] Net CM_RMOSI[address_ID] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:28]
WARNING: [Synth 8-3848] Net CM_RMOSI[burst_length] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:28]
WARNING: [Synth 8-3848] Net CM_RMOSI[burst_size] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:28]
WARNING: [Synth 8-3848] Net CM_RMOSI[burst_type] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:28]
WARNING: [Synth 8-3848] Net CM_RMOSI[lock_type] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:28]
WARNING: [Synth 8-3848] Net CM_RMOSI[cache_type] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:28]
WARNING: [Synth 8-3848] Net CM_RMOSI[qos] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:28]
WARNING: [Synth 8-3848] Net CM_RMOSI[region] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:28]
WARNING: [Synth 8-3848] Net CM_RMOSI[address_user] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:28]
WARNING: [Synth 8-3848] Net CM_WMOSI[address_ID] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:30]
WARNING: [Synth 8-3848] Net CM_WMOSI[burst_length] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:30]
WARNING: [Synth 8-3848] Net CM_WMOSI[burst_size] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:30]
WARNING: [Synth 8-3848] Net CM_WMOSI[burst_type] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:30]
WARNING: [Synth 8-3848] Net CM_WMOSI[lock_type] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:30]
WARNING: [Synth 8-3848] Net CM_WMOSI[cache_type] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:30]
WARNING: [Synth 8-3848] Net CM_WMOSI[qos] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:30]
WARNING: [Synth 8-3848] Net CM_WMOSI[region] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:30]
WARNING: [Synth 8-3848] Net CM_WMOSI[address_user] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:30]
WARNING: [Synth 8-3848] Net CM_WMOSI[write_ID] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:30]
WARNING: [Synth 8-3848] Net CM_WMOSI[last] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:30]
WARNING: [Synth 8-3848] Net CM_WMOSI[data_user] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:30]
WARNING: [Synth 8-3848] Net PLXVC_RMOSI[address_ID] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:33]
WARNING: [Synth 8-3848] Net PLXVC_RMOSI[burst_length] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:33]
WARNING: [Synth 8-3848] Net PLXVC_RMOSI[burst_size] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:33]
WARNING: [Synth 8-3848] Net PLXVC_RMOSI[burst_type] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:33]
WARNING: [Synth 8-3848] Net PLXVC_RMOSI[lock_type] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:33]
WARNING: [Synth 8-3848] Net PLXVC_RMOSI[cache_type] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:33]
WARNING: [Synth 8-3848] Net PLXVC_RMOSI[qos] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:33]
WARNING: [Synth 8-3848] Net PLXVC_RMOSI[region] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:33]
WARNING: [Synth 8-3848] Net PLXVC_RMOSI[address_user] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:33]
WARNING: [Synth 8-3848] Net PLXVC_WMOSI[address_ID] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:35]
WARNING: [Synth 8-3848] Net PLXVC_WMOSI[burst_length] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:35]
WARNING: [Synth 8-3848] Net PLXVC_WMOSI[burst_size] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:35]
WARNING: [Synth 8-3848] Net PLXVC_WMOSI[burst_type] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:35]
WARNING: [Synth 8-3848] Net PLXVC_WMOSI[lock_type] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:35]
WARNING: [Synth 8-3848] Net PLXVC_WMOSI[cache_type] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:35]
WARNING: [Synth 8-3848] Net PLXVC_WMOSI[qos] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:35]
WARNING: [Synth 8-3848] Net PLXVC_WMOSI[region] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:35]
WARNING: [Synth 8-3848] Net PLXVC_WMOSI[address_user] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:35]
WARNING: [Synth 8-3848] Net PLXVC_WMOSI[write_ID] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:35]
WARNING: [Synth 8-3848] Net PLXVC_WMOSI[last] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:35]
WARNING: [Synth 8-3848] Net PLXVC_WMOSI[data_user] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:35]
WARNING: [Synth 8-3848] Net SERV_RMOSI[address_ID] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:38]
WARNING: [Synth 8-3848] Net SERV_RMOSI[burst_length] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:38]
WARNING: [Synth 8-3848] Net SERV_RMOSI[burst_size] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:38]
WARNING: [Synth 8-3848] Net SERV_RMOSI[burst_type] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:38]
WARNING: [Synth 8-3848] Net SERV_RMOSI[lock_type] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:38]
WARNING: [Synth 8-3848] Net SERV_RMOSI[cache_type] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:38]
WARNING: [Synth 8-3848] Net SERV_RMOSI[qos] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:38]
WARNING: [Synth 8-3848] Net SERV_RMOSI[region] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:38]
WARNING: [Synth 8-3848] Net SERV_RMOSI[address_user] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:38]
WARNING: [Synth 8-3848] Net SERV_WMOSI[address_ID] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:40]
WARNING: [Synth 8-3848] Net SERV_WMOSI[burst_length] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:40]
WARNING: [Synth 8-3848] Net SERV_WMOSI[burst_size] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:40]
WARNING: [Synth 8-3848] Net SERV_WMOSI[burst_type] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:40]
WARNING: [Synth 8-3848] Net SERV_WMOSI[lock_type] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:40]
WARNING: [Synth 8-3848] Net SERV_WMOSI[cache_type] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:40]
WARNING: [Synth 8-3848] Net SERV_WMOSI[qos] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:40]
WARNING: [Synth 8-3848] Net SERV_WMOSI[region] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:40]
WARNING: [Synth 8-3848] Net SERV_WMOSI[address_user] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:40]
WARNING: [Synth 8-3848] Net SERV_WMOSI[write_ID] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:40]
WARNING: [Synth 8-3848] Net SERV_WMOSI[last] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:40]
WARNING: [Synth 8-3848] Net SERV_WMOSI[data_user] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:40]
WARNING: [Synth 8-3848] Net SLAVE_I2C_RMOSI[address_ID] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:43]
WARNING: [Synth 8-3848] Net SLAVE_I2C_RMOSI[burst_length] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:43]
WARNING: [Synth 8-3848] Net SLAVE_I2C_RMOSI[burst_size] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:43]
WARNING: [Synth 8-3848] Net SLAVE_I2C_RMOSI[burst_type] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:43]
WARNING: [Synth 8-3848] Net SLAVE_I2C_RMOSI[lock_type] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:43]
WARNING: [Synth 8-3848] Net SLAVE_I2C_RMOSI[cache_type] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:43]
WARNING: [Synth 8-3848] Net SLAVE_I2C_RMOSI[qos] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:43]
WARNING: [Synth 8-3848] Net SLAVE_I2C_RMOSI[region] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:43]
WARNING: [Synth 8-3848] Net SLAVE_I2C_RMOSI[address_user] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:43]
WARNING: [Synth 8-3848] Net SLAVE_I2C_WMOSI[address_ID] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:45]
WARNING: [Synth 8-3848] Net SLAVE_I2C_WMOSI[burst_length] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:45]
WARNING: [Synth 8-3848] Net SLAVE_I2C_WMOSI[burst_size] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:45]
WARNING: [Synth 8-3848] Net SLAVE_I2C_WMOSI[burst_type] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:45]
WARNING: [Synth 8-3848] Net SLAVE_I2C_WMOSI[lock_type] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:45]
WARNING: [Synth 8-3848] Net SLAVE_I2C_WMOSI[cache_type] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:45]
WARNING: [Synth 8-3848] Net SLAVE_I2C_WMOSI[qos] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:45]
WARNING: [Synth 8-3848] Net SLAVE_I2C_WMOSI[region] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:45]
WARNING: [Synth 8-3848] Net SLAVE_I2C_WMOSI[address_user] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:45]
WARNING: [Synth 8-3848] Net SLAVE_I2C_WMOSI[write_ID] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:45]
WARNING: [Synth 8-3848] Net SLAVE_I2C_WMOSI[last] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:45]
WARNING: [Synth 8-3848] Net SLAVE_I2C_WMOSI[data_user] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:45]
WARNING: [Synth 8-3848] Net SM_INFO_RMOSI[address_ID] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:48]
WARNING: [Synth 8-3848] Net SM_INFO_RMOSI[burst_length] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:48]
WARNING: [Synth 8-3848] Net SM_INFO_RMOSI[burst_size] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:48]
WARNING: [Synth 8-3848] Net SM_INFO_RMOSI[burst_type] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:48]
WARNING: [Synth 8-3848] Net SM_INFO_RMOSI[lock_type] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:48]
WARNING: [Synth 8-3848] Net SM_INFO_RMOSI[cache_type] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:48]
WARNING: [Synth 8-3848] Net SM_INFO_RMOSI[qos] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:48]
WARNING: [Synth 8-3848] Net SM_INFO_RMOSI[region] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:48]
WARNING: [Synth 8-3848] Net SM_INFO_RMOSI[address_user] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:48]
WARNING: [Synth 8-3848] Net SM_INFO_WMOSI[address_ID] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:50]
WARNING: [Synth 8-3848] Net SM_INFO_WMOSI[burst_length] in module/entity zynq_bd_sane_wrapper does not have driver. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/hdl/zynq_bd_sane_wrapper.vhd:50]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element localReadMISO_reg[response] was removed.  [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/regmap_helper/axiReg/axiReg.vhd:76]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'reg_data_reg[6]' in module 'SERV_map' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/configs/rev2a_xczu7ev/autogen/SERV/SERV_map.vhd:173]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'reg_data_reg[16]' in module 'SERV_map' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/configs/rev2a_xczu7ev/autogen/SERV/SERV_map.vhd:173]
Info : Asymmetric Ram write pattern identified
Info : Asymmetric Ram read pattern identified
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'reg_data_reg[1028]' in module 'CM_map' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/configs/rev2a_xczu7ev/autogen/CM/CM_map.vhd:152]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'reg_data_reg[1030]' in module 'CM_map' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/configs/rev2a_xczu7ev/autogen/CM/CM_map.vhd:152]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'reg_data_reg[1032]' in module 'CM_map' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/configs/rev2a_xczu7ev/autogen/CM/CM_map.vhd:152]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'reg_data_reg[3076]' in module 'CM_map' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/configs/rev2a_xczu7ev/autogen/CM/CM_map.vhd:152]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'reg_data_reg[3078]' in module 'CM_map' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/configs/rev2a_xczu7ev/autogen/CM/CM_map.vhd:152]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'reg_data_reg[3080]' in module 'CM_map' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/configs/rev2a_xczu7ev/autogen/CM/CM_map.vhd:152]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'reg_data_reg[4096]' in module 'CM_map' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/configs/rev2a_xczu7ev/autogen/CM/CM_map.vhd:152]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'reg_data_reg[4208]' in module 'CM_map' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/configs/rev2a_xczu7ev/autogen/CM/CM_map.vhd:152]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'reg_data_reg[9220]' in module 'CM_map' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/configs/rev2a_xczu7ev/autogen/CM/CM_map.vhd:152]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'reg_data_reg[9222]' in module 'CM_map' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/configs/rev2a_xczu7ev/autogen/CM/CM_map.vhd:152]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'reg_data_reg[9224]' in module 'CM_map' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/configs/rev2a_xczu7ev/autogen/CM/CM_map.vhd:152]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'reg_data_reg[11268]' in module 'CM_map' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/configs/rev2a_xczu7ev/autogen/CM/CM_map.vhd:152]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'reg_data_reg[11270]' in module 'CM_map' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/configs/rev2a_xczu7ev/autogen/CM/CM_map.vhd:152]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'reg_data_reg[11272]' in module 'CM_map' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/configs/rev2a_xczu7ev/autogen/CM/CM_map.vhd:152]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'reg_data_reg[12288]' in module 'CM_map' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/configs/rev2a_xczu7ev/autogen/CM/CM_map.vhd:152]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'reg_data_reg[12400]' in module 'CM_map' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/configs/rev2a_xczu7ev/autogen/CM/CM_map.vhd:152]
WARNING: [Synth 8-6014] Unused sequential element inA_valid_last_reg was removed.  [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/misc/data_CDC.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element inA_valid_last_reg was removed.  [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/misc/data_CDC.vhd:55]
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3917] design top has port EEPROM_WE_N driven by constant 1
WARNING: [Synth 8-3917] design top has port FP_1V8_GPIO[5] driven by constant 0
WARNING: [Synth 8-3917] design top has port FP_1V8_GPIO[4] driven by constant 0
WARNING: [Synth 8-3917] design top has port FP_1V8_GPIO[3] driven by constant 0
WARNING: [Synth 8-3917] design top has port FP_1V8_GPIO[2] driven by constant 0
WARNING: [Synth 8-3917] design top has port FP_1V8_GPIO[1] driven by constant 0
WARNING: [Synth 8-3917] design top has port FP_1V8_GPIO[0] driven by constant 0
WARNING: [Synth 8-3917] design top has port GPIO[7] driven by constant 0
WARNING: [Synth 8-3917] design top has port GPIO[6] driven by constant 0
WARNING: [Synth 8-3917] design top has port GPIO[5] driven by constant 0
WARNING: [Synth 8-3917] design top has port GPIO[4] driven by constant 0
WARNING: [Synth 8-3917] design top has port GPIO[3] driven by constant 0
WARNING: [Synth 8-3917] design top has port GPIO[2] driven by constant 0
WARNING: [Synth 8-3917] design top has port GPIO[1] driven by constant 0
WARNING: [Synth 8-3917] design top has port IPMC_OUT[1] driven by constant 0
WARNING: [Synth 8-3917] design top has port IPMC_OUT[0] driven by constant 0
WARNING: [Synth 8-7129] Port readMOSI[address_ID][5] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMOSI[address_ID][4] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMOSI[address_ID][3] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMOSI[address_ID][2] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMOSI[address_ID][1] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMOSI[address_ID][0] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMOSI[protection_type][2] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMOSI[protection_type][1] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMOSI[protection_type][0] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMOSI[burst_length][7] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMOSI[burst_length][6] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMOSI[burst_length][5] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMOSI[burst_length][4] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMOSI[burst_length][3] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMOSI[burst_length][2] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMOSI[burst_length][1] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMOSI[burst_length][0] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMOSI[burst_size][2] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMOSI[burst_size][1] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMOSI[burst_size][0] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMOSI[burst_type][1] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMOSI[burst_type][0] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMOSI[lock_type] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMOSI[cache_type][3] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMOSI[cache_type][2] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMOSI[cache_type][1] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMOSI[cache_type][0] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMOSI[qos][3] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMOSI[qos][2] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMOSI[qos][1] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMOSI[qos][0] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMOSI[region][3] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMOSI[region][2] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMOSI[region][1] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMOSI[region][0] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMOSI[address_user][3] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMOSI[address_user][2] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMOSI[address_user][1] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMOSI[address_user][0] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[address_ID][5] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[address_ID][4] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[address_ID][3] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[address_ID][2] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[address_ID][1] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[address_ID][0] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[protection_type][2] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[protection_type][1] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[protection_type][0] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[burst_length][7] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[burst_length][6] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[burst_length][5] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[burst_length][4] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[burst_length][3] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[burst_length][2] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[burst_length][1] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[burst_length][0] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[burst_size][2] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[burst_size][1] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[burst_size][0] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[burst_type][1] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[burst_type][0] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[lock_type] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[cache_type][3] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[cache_type][2] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[cache_type][1] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[cache_type][0] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[qos][3] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[qos][2] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[qos][1] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[qos][0] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[region][3] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[region][2] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[region][1] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[region][0] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[address_user][3] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[address_user][2] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[address_user][1] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[address_user][0] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[write_ID][5] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[write_ID][4] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[write_ID][3] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[write_ID][2] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[write_ID][1] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[write_ID][0] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[data_write_strobe][3] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[data_write_strobe][2] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[data_write_strobe][1] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[data_write_strobe][0] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[last] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[data_user][3] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[data_user][2] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[data_user][1] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMOSI[data_user][0] in module axiLiteRegBlocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMISO[data_ID][5] in module axiLiteMaster is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMISO[data_ID][4] in module axiLiteMaster is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMISO[data_ID][3] in module axiLiteMaster is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMISO[data_ID][2] in module axiLiteMaster is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMISO[data_ID][1] in module axiLiteMaster is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMISO[data_ID][0] in module axiLiteMaster is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMISO[response][1] in module axiLiteMaster is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2419.246 ; gain = 679.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2437.168 ; gain = 697.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2437.168 ; gain = 697.574
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.531 . Memory (MB): peak = 2449.184 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 548 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_ZynqMPSoC_0/zynq_bd_ZynqMPSoC_0/zynq_bd_ZynqMPSoC_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/ZynqMPSoC'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_ZynqMPSoC_0/zynq_bd_ZynqMPSoC_0/zynq_bd_ZynqMPSoC_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/ZynqMPSoC'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_sys_resetter_primary_0/zynq_bd_sys_resetter_primary_0/zynq_bd_SYS_RESET_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/sys_resetter_primary'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_sys_resetter_primary_0/zynq_bd_sys_resetter_primary_0/zynq_bd_SYS_RESET_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/sys_resetter_primary'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_sys_resetter_primary_BUS_RST_N_0/zynq_bd_sys_resetter_primary_BUS_RST_N_0/zynq_bd_sys_resetter_primary_BUS_RST_N_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/sys_resetter_primary_bus_rst_n_RnM'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_sys_resetter_primary_BUS_RST_N_0/zynq_bd_sys_resetter_primary_BUS_RST_N_0/zynq_bd_sys_resetter_primary_BUS_RST_N_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/sys_resetter_primary_bus_rst_n_RnM'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_sys_resetter_c2c_0/zynq_bd_sys_resetter_c2c_0/zynq_bd_sys_resetter_c2c_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/sys_resetter_c2c'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_sys_resetter_c2c_0/zynq_bd_sys_resetter_c2c_0/zynq_bd_sys_resetter_c2c_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/sys_resetter_c2c'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_sys_resetter_c2c_BUS_RST_N_0/zynq_bd_sys_resetter_c2c_BUS_RST_N_0/zynq_bd_sys_resetter_primary_BUS_RST_N_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/sys_resetter_c2c_bus_rst_n_RnM'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_sys_resetter_c2c_BUS_RST_N_0/zynq_bd_sys_resetter_c2c_BUS_RST_N_0/zynq_bd_sys_resetter_primary_BUS_RST_N_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/sys_resetter_c2c_bus_rst_n_RnM'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_SYS_RESET_0/zynq_bd_SYS_RESET_0/zynq_bd_SYS_RESET_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/SYS_RESET'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_SYS_RESET_0/zynq_bd_SYS_RESET_0/zynq_bd_SYS_RESET_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/SYS_RESET'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_SYS_RESET_BUS_RST_N_0/zynq_bd_SYS_RESET_BUS_RST_N_0/zynq_bd_sys_resetter_primary_BUS_RST_N_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/sys_reset_bus_rst_n_RnM'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_SYS_RESET_BUS_RST_N_0/zynq_bd_SYS_RESET_BUS_RST_N_0/zynq_bd_sys_resetter_primary_BUS_RST_N_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/sys_reset_bus_rst_n_RnM'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_xbar_0/zynq_bd_xbar_0/zynq_bd_xbar_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/xbar'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_xbar_0/zynq_bd_xbar_0/zynq_bd_xbar_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/xbar'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_14/zynq_bd_auto_pc_14/zynq_bd_auto_pc_14_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/s01_couplers/auto_pc'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_14/zynq_bd_auto_pc_14/zynq_bd_auto_pc_14_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/s01_couplers/auto_pc'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_0/zynq_bd_auto_pc_0/zynq_bd_auto_pc_12_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m00_couplers/auto_pc'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_0/zynq_bd_auto_pc_0/zynq_bd_auto_pc_12_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m00_couplers/auto_pc'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_1/zynq_bd_auto_pc_1/zynq_bd_auto_pc_1_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m01_couplers/auto_pc'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_1/zynq_bd_auto_pc_1/zynq_bd_auto_pc_1_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m01_couplers/auto_pc'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_2/zynq_bd_auto_pc_2/zynq_bd_auto_pc_1_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m02_couplers/auto_pc'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_2/zynq_bd_auto_pc_2/zynq_bd_auto_pc_1_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m02_couplers/auto_pc'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_3/zynq_bd_auto_pc_3/zynq_bd_auto_pc_1_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m03_couplers/auto_pc'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_3/zynq_bd_auto_pc_3/zynq_bd_auto_pc_1_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m03_couplers/auto_pc'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_4/zynq_bd_auto_pc_4/zynq_bd_auto_pc_1_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m04_couplers/auto_pc'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_4/zynq_bd_auto_pc_4/zynq_bd_auto_pc_1_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m04_couplers/auto_pc'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_5/zynq_bd_auto_pc_5/zynq_bd_auto_pc_5_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m06_couplers/auto_pc'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_5/zynq_bd_auto_pc_5/zynq_bd_auto_pc_5_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m06_couplers/auto_pc'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_6/zynq_bd_auto_pc_6/zynq_bd_auto_pc_12_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m07_couplers/auto_pc'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_6/zynq_bd_auto_pc_6/zynq_bd_auto_pc_12_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m07_couplers/auto_pc'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_7/zynq_bd_auto_pc_7/zynq_bd_auto_pc_7_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m08_couplers/auto_pc'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_7/zynq_bd_auto_pc_7/zynq_bd_auto_pc_7_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m08_couplers/auto_pc'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_8/zynq_bd_auto_pc_8/zynq_bd_auto_pc_7_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m09_couplers/auto_pc'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_8/zynq_bd_auto_pc_8/zynq_bd_auto_pc_7_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m09_couplers/auto_pc'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_9/zynq_bd_auto_pc_9/zynq_bd_auto_pc_12_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m10_couplers/auto_pc'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_9/zynq_bd_auto_pc_9/zynq_bd_auto_pc_12_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m10_couplers/auto_pc'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_10/zynq_bd_auto_pc_10/zynq_bd_auto_pc_12_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m11_couplers/auto_pc'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_10/zynq_bd_auto_pc_10/zynq_bd_auto_pc_12_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m11_couplers/auto_pc'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_11/zynq_bd_auto_pc_11/zynq_bd_auto_pc_12_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m12_couplers/auto_pc'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_11/zynq_bd_auto_pc_11/zynq_bd_auto_pc_12_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m12_couplers/auto_pc'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_12/zynq_bd_auto_pc_12/zynq_bd_auto_pc_12_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m13_couplers/auto_pc'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_12/zynq_bd_auto_pc_12/zynq_bd_auto_pc_12_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m13_couplers/auto_pc'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_13/zynq_bd_auto_pc_13/zynq_bd_auto_pc_12_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m14_couplers/auto_pc'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_13/zynq_bd_auto_pc_13/zynq_bd_auto_pc_12_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m14_couplers/auto_pc'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_xbar_1/zynq_bd_xbar_1/zynq_bd_xbar_1_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_C2C_INTERCONNECT/xbar'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_xbar_1/zynq_bd_xbar_1/zynq_bd_xbar_1_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_C2C_INTERCONNECT/xbar'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_15/zynq_bd_auto_pc_15/zynq_bd_auto_pc_7_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_C2C_INTERCONNECT/m01_couplers/auto_pc'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_15/zynq_bd_auto_pc_15/zynq_bd_auto_pc_7_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_C2C_INTERCONNECT/m01_couplers/auto_pc'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_16/zynq_bd_auto_pc_16/zynq_bd_auto_pc_7_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_C2C_INTERCONNECT/m03_couplers/auto_pc'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_16/zynq_bd_auto_pc_16/zynq_bd_auto_pc_7_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_C2C_INTERCONNECT/m03_couplers/auto_pc'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_17/zynq_bd_auto_pc_17/zynq_bd_auto_pc_1_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_C2C_INTERCONNECT/m04_couplers/auto_pc'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_17/zynq_bd_auto_pc_17/zynq_bd_auto_pc_1_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_C2C_INTERCONNECT/m04_couplers/auto_pc'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_18/zynq_bd_auto_pc_18/zynq_bd_auto_pc_18_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_C2C_INTERCONNECT/m05_couplers/auto_pc'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_18/zynq_bd_auto_pc_18/zynq_bd_auto_pc_18_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_C2C_INTERCONNECT/m05_couplers/auto_pc'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_19/zynq_bd_auto_pc_19/zynq_bd_auto_pc_1_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_C2C_INTERCONNECT/m06_couplers/auto_pc'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_19/zynq_bd_auto_pc_19/zynq_bd_auto_pc_1_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_C2C_INTERCONNECT/m06_couplers/auto_pc'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_20/zynq_bd_auto_pc_20/zynq_bd_auto_pc_12_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_C2C_INTERCONNECT/m07_couplers/auto_pc'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_20/zynq_bd_auto_pc_20/zynq_bd_auto_pc_12_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_C2C_INTERCONNECT/m07_couplers/auto_pc'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_21/zynq_bd_auto_pc_21/zynq_bd_auto_pc_12_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_C2C_INTERCONNECT/m08_couplers/auto_pc'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_21/zynq_bd_auto_pc_21/zynq_bd_auto_pc_12_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_C2C_INTERCONNECT/m08_couplers/auto_pc'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_IRQ0_INTR_CTRL_0/zynq_bd_IRQ0_INTR_CTRL_0/zynq_bd_IRQ0_INTR_CTRL_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/IRQ0_INTR_CTRL'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_IRQ0_INTR_CTRL_0/zynq_bd_IRQ0_INTR_CTRL_0/zynq_bd_IRQ0_INTR_CTRL_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/IRQ0_INTR_CTRL'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1_0/zynq_bd_C2C1_0/zynq_bd_C2C1_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C1'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1_0/zynq_bd_C2C1_0/zynq_bd_C2C1_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C1'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1_PHY_0/zynq_bd_C2C1_PHY_0/zynq_bd_C2C1_PHY_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1_PHY_0/zynq_bd_C2C1_PHY_0/zynq_bd_C2C1_PHY_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1_AXI_FW_0/zynq_bd_C2C1_AXI_FW_0/zynq_bd_C2C1_AXI_FW_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C1_AXI_FW'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1_AXI_FW_0/zynq_bd_C2C1_AXI_FW_0/zynq_bd_C2C1_AXI_FW_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C1_AXI_FW'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1B_0/zynq_bd_C2C1B_0/zynq_bd_C2C1B_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C1B'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1B_0/zynq_bd_C2C1B_0/zynq_bd_C2C1B_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C1B'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1B_PHY_0/zynq_bd_C2C1B_PHY_0/zynq_bd_C2C1B_PHY_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1B_PHY_0/zynq_bd_C2C1B_PHY_0/zynq_bd_C2C1B_PHY_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1_AXILITE_FW_0/zynq_bd_C2C1_AXILITE_FW_0/zynq_bd_CM_MON_AXI_FW_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C1_AXILITE_FW'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1_AXILITE_FW_0/zynq_bd_C2C1_AXILITE_FW_0/zynq_bd_CM_MON_AXI_FW_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C1_AXILITE_FW'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2_0/zynq_bd_C2C2_0/zynq_bd_C2C1_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C2'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2_0/zynq_bd_C2C2_0/zynq_bd_C2C1_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C2'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2_PHY_0/zynq_bd_C2C2_PHY_0/zynq_bd_C2C2_PHY_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2_PHY_0/zynq_bd_C2C2_PHY_0/zynq_bd_C2C2_PHY_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2_AXI_FW_0/zynq_bd_C2C2_AXI_FW_0/zynq_bd_C2C1_AXI_FW_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C2_AXI_FW'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2_AXI_FW_0/zynq_bd_C2C2_AXI_FW_0/zynq_bd_C2C1_AXI_FW_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C2_AXI_FW'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2B_0/zynq_bd_C2C2B_0/zynq_bd_C2C1B_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C2B'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2B_0/zynq_bd_C2C2B_0/zynq_bd_C2C1B_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C2B'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2B_PHY_0/zynq_bd_C2C2B_PHY_0/zynq_bd_C2C2B_PHY_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2B_PHY_0/zynq_bd_C2C2B_PHY_0/zynq_bd_C2C2B_PHY_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2_AXILITE_FW_0/zynq_bd_C2C2_AXILITE_FW_0/zynq_bd_CM_MON_AXI_FW_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C2_AXILITE_FW'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2_AXILITE_FW_0/zynq_bd_C2C2_AXILITE_FW_0/zynq_bd_CM_MON_AXI_FW_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/C2C2_AXILITE_FW'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_xbar_2/zynq_bd_xbar_2/zynq_bd_xbar_2_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_LOCAL_INTERCONNECT/xbar'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_xbar_2/zynq_bd_xbar_2/zynq_bd_xbar_2_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_LOCAL_INTERCONNECT/xbar'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_22/zynq_bd_auto_pc_22/zynq_bd_auto_pc_7_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_LOCAL_INTERCONNECT/m02_couplers/auto_pc'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_22/zynq_bd_auto_pc_22/zynq_bd_auto_pc_7_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_LOCAL_INTERCONNECT/m02_couplers/auto_pc'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_23/zynq_bd_auto_pc_23/zynq_bd_auto_pc_7_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_LOCAL_INTERCONNECT/m03_couplers/auto_pc'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_23/zynq_bd_auto_pc_23/zynq_bd_auto_pc_7_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_LOCAL_INTERCONNECT/m03_couplers/auto_pc'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_24/zynq_bd_auto_pc_24/zynq_bd_auto_pc_7_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_LOCAL_INTERCONNECT/m04_couplers/auto_pc'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_pc_24/zynq_bd_auto_pc_24/zynq_bd_auto_pc_7_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_LOCAL_INTERCONNECT/m04_couplers/auto_pc'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_PL_MEM_0/zynq_bd_PL_MEM_0/zynq_bd_PL_MEM_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/PL_MEM'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_PL_MEM_0/zynq_bd_PL_MEM_0/zynq_bd_PL_MEM_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/PL_MEM'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_PL_MEM_RAM_0/zynq_bd_PL_MEM_RAM_0/zynq_bd_PL_MEM_RAM_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/PL_MEM_RAM'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_PL_MEM_RAM_0/zynq_bd_PL_MEM_RAM_0/zynq_bd_PL_MEM_RAM_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/PL_MEM_RAM'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_PL_MEM_CM_0/zynq_bd_PL_MEM_CM_0/zynq_bd_PL_MEM_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/PL_MEM_CM'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_PL_MEM_CM_0/zynq_bd_PL_MEM_CM_0/zynq_bd_PL_MEM_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/PL_MEM_CM'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_PL_MEM_CM_RAM_0/zynq_bd_PL_MEM_CM_RAM_0/zynq_bd_PL_MEM_RAM_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/PL_MEM_CM_RAM'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_PL_MEM_CM_RAM_0/zynq_bd_PL_MEM_CM_RAM_0/zynq_bd_PL_MEM_RAM_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/PL_MEM_CM_RAM'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_CM_MON_AXI_FW_0/zynq_bd_CM_MON_AXI_FW_0/zynq_bd_CM_MON_AXI_FW_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/CM_MON_AXI_FW'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_CM_MON_AXI_FW_0/zynq_bd_CM_MON_AXI_FW_0/zynq_bd_CM_MON_AXI_FW_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/CM_MON_AXI_FW'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_MONITOR_0/zynq_bd_MONITOR_0/zynq_bd_MONITOR_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/MONITOR'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_MONITOR_0/zynq_bd_MONITOR_0/zynq_bd_MONITOR_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/MONITOR'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_SI_0/zynq_bd_SI_0/zynq_bd_SI_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/SI'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_SI_0/zynq_bd_SI_0/zynq_bd_SI_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/SI'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_CM1_UART_0/zynq_bd_CM1_UART_0/zynq_bd_CM2_UART_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/CM1_UART'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_CM1_UART_0/zynq_bd_CM1_UART_0/zynq_bd_CM2_UART_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/CM1_UART'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_CM2_UART_0/zynq_bd_CM2_UART_0/zynq_bd_CM2_UART_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/CM2_UART'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_CM2_UART_0/zynq_bd_CM2_UART_0/zynq_bd_CM2_UART_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/CM2_UART'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_CM1_PB_UART_0/zynq_bd_CM1_PB_UART_0/zynq_bd_CM2_UART_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/CM1_PB_UART'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_CM1_PB_UART_0/zynq_bd_CM1_PB_UART_0/zynq_bd_CM2_UART_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/CM1_PB_UART'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_CM2_PB_UART_0/zynq_bd_CM2_PB_UART_0/zynq_bd_CM2_UART_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/CM2_PB_UART'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_CM2_PB_UART_0/zynq_bd_CM2_PB_UART_0/zynq_bd_CM2_UART_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/CM2_PB_UART'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_ESM_UART_0/zynq_bd_ESM_UART_0/zynq_bd_CM2_UART_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/ESM_UART'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_ESM_UART_0/zynq_bd_ESM_UART_0/zynq_bd_CM2_UART_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/ESM_UART'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_AXI_MON_0/zynq_bd_AXI_MON_0/zynq_bd_AXI_MON_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MON'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_AXI_MON_0/zynq_bd_AXI_MON_0/zynq_bd_AXI_MON_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/AXI_MON'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_INT_AXI_FW_0/zynq_bd_INT_AXI_FW_0/zynq_bd_INT_AXI_FW_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/INT_AXI_FW'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_INT_AXI_FW_0/zynq_bd_INT_AXI_FW_0/zynq_bd_INT_AXI_FW_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/INT_AXI_FW'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_axis_data_fifo_0_0/zynq_bd_axis_data_fifo_0_0/zynq_bd_axis_data_fifo_0_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/DMA_JTAG/axis_data_fifo_0'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_axis_data_fifo_0_0/zynq_bd_axis_data_fifo_0_0/zynq_bd_axis_data_fifo_0_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/DMA_JTAG/axis_data_fifo_0'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_axi_dma_0_0/zynq_bd_axi_dma_0_0/zynq_bd_axi_dma_0_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/DMA_JTAG/axi_dma_0'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_axi_dma_0_0/zynq_bd_axi_dma_0_0/zynq_bd_axi_dma_0_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/DMA_JTAG/axi_dma_0'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_axis_jtag_0_0/zynq_bd_axis_jtag_0_0/zynq_bd_axis_jtag_0_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/DMA_JTAG/axis_jtag_0'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_axis_jtag_0_0/zynq_bd_axis_jtag_0_0/zynq_bd_axis_jtag_0_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/DMA_JTAG/axis_jtag_0'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_xbar_3/zynq_bd_xbar_3/zynq_bd_xbar_3_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/DMA_JTAG/axi_interconnect_0/xbar'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_xbar_3/zynq_bd_xbar_3/zynq_bd_xbar_3_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/DMA_JTAG/axi_interconnect_0/xbar'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_us_0/zynq_bd_auto_us_0/zynq_bd_auto_us_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/DMA_JTAG/axi_interconnect_0/s00_couplers/auto_us'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_us_0/zynq_bd_auto_us_0/zynq_bd_auto_us_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/DMA_JTAG/axi_interconnect_0/s00_couplers/auto_us'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_us_1/zynq_bd_auto_us_1/zynq_bd_auto_us_1_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/DMA_JTAG/axi_interconnect_0/s01_couplers/auto_us'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_us_1/zynq_bd_auto_us_1/zynq_bd_auto_us_1_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/DMA_JTAG/axi_interconnect_0/s01_couplers/auto_us'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_us_2/zynq_bd_auto_us_2/zynq_bd_auto_us_2_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/DMA_JTAG/axi_interconnect_0/s02_couplers/auto_us'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_auto_us_2/zynq_bd_auto_us_2/zynq_bd_auto_us_2_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/DMA_JTAG/axi_interconnect_0/s02_couplers/auto_us'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_axi_dma_0_1/zynq_bd_axi_dma_0_1/zynq_bd_axi_dma_0_1_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/axi_dma_0'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_axi_dma_0_1/zynq_bd_axi_dma_0_1/zynq_bd_axi_dma_0_1_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/axi_dma_0'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_axis_data_fifo_0_1/zynq_bd_axis_data_fifo_0_1/zynq_bd_axis_data_fifo_0_1_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/axis_data_fifo_0'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_axis_data_fifo_0_1/zynq_bd_axis_data_fifo_0_1/zynq_bd_axis_data_fifo_0_1_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/axis_data_fifo_0'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/zynq_bd_smartconnect_0_0/zynq_bd_smartconnect_0_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_smartconnect_0_0/zynq_bd_smartconnect_0_0/zynq_bd_smartconnect_0_0_in_context.xdc] for cell 'zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0'
Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/onboardclk/ip/onboardclk/onboardclk/onboardclk_in_context.xdc] for cell 'onboardCLK_1'
Finished Parsing XDC File [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/onboardclk/ip/onboardclk/onboardclk/onboardclk_in_context.xdc] for cell 'onboardCLK_1'
Parsing XDC File [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top.xdc]
WARNING: [Vivado 12-584] No ports matched 'UART_RX_ZYNQ'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'UART_TX_ZYNQ'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'CM2_MON_RX'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'TTC_P'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'TTC_N'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'TTS_P'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'TTS_N'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'IPMC_IN[0]'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top.xdc:143]
WARNING: [Vivado 12-584] No ports matched 'IPMC_IN[1]'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top.xdc:144]
WARNING: [Vivado 12-584] No ports matched 'IPMC_IN[2]'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top.xdc:145]
WARNING: [Vivado 12-584] No ports matched 'IPMC_IN[3]'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top.xdc:146]
Finished Parsing XDC File [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK_REC_OUT_P'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'CLK_REC_OUT_N'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc:18]
WARNING: [Vivado 12-627] No clocks matched 'clk_pl_0'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc:20]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc:20]
WARNING: [Vivado 12-627] No clocks matched 'clk_pl_1'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc:20]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc:20]
WARNING: [Vivado 12-627] No clocks matched 'onboard_CLK_P'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc:20]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc:20]
WARNING: [Vivado 12-627] No clocks matched 'zynq_bd_wrapper_1/zynq_bd_i/XVC_LOCAL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc:20]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc:20]
WARNING: [Vivado 12-627] No clocks matched 'zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/zynq_bd_C2C2_PHY_0_wrapper_i/zynq_bd_C2C2_PHY_0_multi_gt_i/zynq_bd_C2C2_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C2_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc:20]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc:20]
WARNING: [Vivado 12-627] No clocks matched 'zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/zynq_bd_C2C1_PHY_0_multi_gt_i/zynq_bd_C2C1_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C1_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc:20]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc:20]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks clk_pl_0 -include_generated_clocks]'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc:20]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc:20]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks clk_pl_1 -include_generated_clocks]'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc:20]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc:20]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks onboard_CLK_P -include_generated_clocks]'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc:20]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc:20]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks zynq_bd_wrapper_1/zynq_bd_i/XVC_LOCAL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK -include_generated_clocks]'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc:20]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc:20]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks {zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/zynq_bd_C2C2_PHY_0_wrapper_i/zynq_bd_C2C2_PHY_0_multi_gt_i/zynq_bd_C2C2_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C2_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O}]'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc:20]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc:20]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks {zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/zynq_bd_C2C1_PHY_0_multi_gt_i/zynq_bd_C2C1_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C1_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O}]'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc:20]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc:20]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc]
WARNING: [Vivado 12-584] No ports matched 'REFCLK_SSD_P'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'REFCLK_SSD_N'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'CM1_TCDS_TTS_P'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'CM1_TCDS_TTS_N'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'CM1_TCDS_TTC_P'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'CM1_TCDS_TTC_N'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'TCDS_TTC_P'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'TCDS_TTC_N'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'TCDS_TTS_P'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'TCDS_TTS_N'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'CM2_TCDS_TTS_P'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'CM2_TCDS_TTS_N'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'CM2_TCDS_TTC_P'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'CM2_TCDS_TTC_N'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'LDAQ_RX_P'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'LDAQ_RX_N'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'LDAQ_TX_P'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'LDAQ_TX_N'. [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc:84]
Finished Parsing XDC File [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/constrs_1/imports/src/top_MGMT.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2562.742 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 436 instances were transformed.
  FD => FDRE: 191 instances
  FDR => FDRE: 63 instances
  FDS => FDSE: 2 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 3 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 3 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 150 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 16 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 8 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 2562.742 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 2562.742 ; gain = 823.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-fbvb900-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 2562.742 ; gain = 823.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for AXI_C2C_CM1_RX_N[0]. (constraint file  c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1_PHY_0/zynq_bd_C2C1_PHY_0/zynq_bd_C2C1_PHY_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_C2C_CM1_RX_N[0]. (constraint file  c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1_PHY_0/zynq_bd_C2C1_PHY_0/zynq_bd_C2C1_PHY_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for AXI_C2C_CM1_RX_P[0]. (constraint file  c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1_PHY_0/zynq_bd_C2C1_PHY_0/zynq_bd_C2C1_PHY_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_C2C_CM1_RX_P[0]. (constraint file  c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1_PHY_0/zynq_bd_C2C1_PHY_0/zynq_bd_C2C1_PHY_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for AXI_C2C_CM1_TX_N[0]. (constraint file  c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1_PHY_0/zynq_bd_C2C1_PHY_0/zynq_bd_C2C1_PHY_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_C2C_CM1_TX_N[0]. (constraint file  c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1_PHY_0/zynq_bd_C2C1_PHY_0/zynq_bd_C2C1_PHY_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for AXI_C2C_CM1_TX_P[0]. (constraint file  c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1_PHY_0/zynq_bd_C2C1_PHY_0/zynq_bd_C2C1_PHY_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_C2C_CM1_TX_P[0]. (constraint file  c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1_PHY_0/zynq_bd_C2C1_PHY_0/zynq_bd_C2C1_PHY_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for AXI_C2C_CM1_RX_N[1]. (constraint file  c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1B_PHY_0/zynq_bd_C2C1B_PHY_0/zynq_bd_C2C1B_PHY_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_C2C_CM1_RX_N[1]. (constraint file  c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1B_PHY_0/zynq_bd_C2C1B_PHY_0/zynq_bd_C2C1B_PHY_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for AXI_C2C_CM1_RX_P[1]. (constraint file  c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1B_PHY_0/zynq_bd_C2C1B_PHY_0/zynq_bd_C2C1B_PHY_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_C2C_CM1_RX_P[1]. (constraint file  c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1B_PHY_0/zynq_bd_C2C1B_PHY_0/zynq_bd_C2C1B_PHY_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for AXI_C2C_CM1_TX_N[1]. (constraint file  c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1B_PHY_0/zynq_bd_C2C1B_PHY_0/zynq_bd_C2C1B_PHY_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_C2C_CM1_TX_N[1]. (constraint file  c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1B_PHY_0/zynq_bd_C2C1B_PHY_0/zynq_bd_C2C1B_PHY_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for AXI_C2C_CM1_TX_P[1]. (constraint file  c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1B_PHY_0/zynq_bd_C2C1B_PHY_0/zynq_bd_C2C1B_PHY_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_C2C_CM1_TX_P[1]. (constraint file  c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C1B_PHY_0/zynq_bd_C2C1B_PHY_0/zynq_bd_C2C1B_PHY_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for AXI_C2C_CM2_RX_N[0]. (constraint file  c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2_PHY_0/zynq_bd_C2C2_PHY_0/zynq_bd_C2C2_PHY_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_C2C_CM2_RX_N[0]. (constraint file  c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2_PHY_0/zynq_bd_C2C2_PHY_0/zynq_bd_C2C2_PHY_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for AXI_C2C_CM2_RX_P[0]. (constraint file  c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2_PHY_0/zynq_bd_C2C2_PHY_0/zynq_bd_C2C2_PHY_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_C2C_CM2_RX_P[0]. (constraint file  c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2_PHY_0/zynq_bd_C2C2_PHY_0/zynq_bd_C2C2_PHY_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for AXI_C2C_CM2_TX_N[0]. (constraint file  c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2_PHY_0/zynq_bd_C2C2_PHY_0/zynq_bd_C2C2_PHY_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_C2C_CM2_TX_N[0]. (constraint file  c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2_PHY_0/zynq_bd_C2C2_PHY_0/zynq_bd_C2C2_PHY_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for AXI_C2C_CM2_TX_P[0]. (constraint file  c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2_PHY_0/zynq_bd_C2C2_PHY_0/zynq_bd_C2C2_PHY_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_C2C_CM2_TX_P[0]. (constraint file  c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2_PHY_0/zynq_bd_C2C2_PHY_0/zynq_bd_C2C2_PHY_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for AXI_C2C_CM2_RX_N[1]. (constraint file  c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2B_PHY_0/zynq_bd_C2C2B_PHY_0/zynq_bd_C2C2B_PHY_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_C2C_CM2_RX_N[1]. (constraint file  c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2B_PHY_0/zynq_bd_C2C2B_PHY_0/zynq_bd_C2C2B_PHY_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for AXI_C2C_CM2_RX_P[1]. (constraint file  c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2B_PHY_0/zynq_bd_C2C2B_PHY_0/zynq_bd_C2C2B_PHY_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_C2C_CM2_RX_P[1]. (constraint file  c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2B_PHY_0/zynq_bd_C2C2B_PHY_0/zynq_bd_C2C2B_PHY_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for AXI_C2C_CM2_TX_N[1]. (constraint file  c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2B_PHY_0/zynq_bd_C2C2B_PHY_0/zynq_bd_C2C2B_PHY_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_C2C_CM2_TX_N[1]. (constraint file  c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2B_PHY_0/zynq_bd_C2C2B_PHY_0/zynq_bd_C2C2B_PHY_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for AXI_C2C_CM2_TX_P[1]. (constraint file  c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2B_PHY_0/zynq_bd_C2C2B_PHY_0/zynq_bd_C2C2B_PHY_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_C2C_CM2_TX_P[1]. (constraint file  c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_C2C2B_PHY_0/zynq_bd_C2C2B_PHY_0/zynq_bd_C2C2B_PHY_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ONBOARD_CLK_N. (constraint file  c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/onboardclk/ip/onboardclk/onboardclk/onboardclk_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ONBOARD_CLK_N. (constraint file  c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/onboardclk/ip/onboardclk/onboardclk/onboardclk_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ONBOARD_CLK_P. (constraint file  c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/onboardclk/ip/onboardclk/onboardclk/onboardclk_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ONBOARD_CLK_P. (constraint file  c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/onboardclk/ip/onboardclk/onboardclk/onboardclk_in_context.xdc, line 8).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/ZynqMPSoC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/sys_resetter_primary. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/sys_resetter_primary_bus_rst_n_RnM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/sys_resetter_c2c. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/sys_resetter_c2c_bus_rst_n_RnM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/SYS_RESET. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/sys_reset_bus_rst_n_RnM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/s01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m02_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m03_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m04_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m06_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m07_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m08_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m09_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m10_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m11_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m12_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m13_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT/m14_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/AXI_MAIN_INTERCONNECT. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/AXI_C2C_INTERCONNECT/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/AXI_C2C_INTERCONNECT/m01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/AXI_C2C_INTERCONNECT/m03_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/AXI_C2C_INTERCONNECT/m04_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/AXI_C2C_INTERCONNECT/m05_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/AXI_C2C_INTERCONNECT/m06_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/AXI_C2C_INTERCONNECT/m07_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/AXI_C2C_INTERCONNECT/m08_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/AXI_C2C_INTERCONNECT. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/IRQ0_INTR_CTRL. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/IRQ0_INTR_CTRL_IRQ. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/C2C1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/C2C1_AXI_FW. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/C2C1B. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/C2C1_AXILITE_FW. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/C2C2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/C2C2_AXI_FW. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/C2C2B. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/C2C2_AXILITE_FW. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/AXI_LOCAL_INTERCONNECT/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/AXI_LOCAL_INTERCONNECT/m02_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/AXI_LOCAL_INTERCONNECT/m03_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/AXI_LOCAL_INTERCONNECT/m04_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/AXI_LOCAL_INTERCONNECT. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/PL_MEM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/PL_MEM_RAM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/PL_MEM_CM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/PL_MEM_CM_RAM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/CM_MON_AXI_FW. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/MONITOR. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/SI. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/CM1_UART. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/CM2_UART. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/CM1_PB_UART. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/CM2_PB_UART. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/ESM_UART. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/AXI_MON. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/INT_AXI_FW. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/DMA_JTAG/axis_data_fifo_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/DMA_JTAG/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/DMA_JTAG/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/DMA_JTAG/axis_jtag_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/DMA_JTAG/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/DMA_JTAG/axi_interconnect_0/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/DMA_JTAG/axi_interconnect_0/s01_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/DMA_JTAG/axi_interconnect_0/s02_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/DMA_JTAG/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/axis_data_fifo_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_bd_wrapper_1/zynq_bd_i/smartconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for onboardCLK_1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 2562.742 ; gain = 823.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
got a mismatch zynq_bd_AXI_C2C_INTERCONNECT_0
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 2562.742 ; gain = 823.148
---------------------------------------------------------------------------------
WARNING: [Synth 8-6702] IncrSynth : Over 50% of partitions are impacted by design changes. Reverting to default synthesis
WARNING: [Synth 8-6702] IncrSynth : Reverting to default synthesis
top__GCB2---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 2562.742 ; gain = 823.148
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'LED_Encoder'
INFO: [Synth 8-802] inferred FSM for state register 'intf_state_reg' in module 'CPLD_info'
INFO: [Synth 8-802] inferred FSM for state register 'arbt_state_reg' in module 'axiLiteReg'
INFO: [Synth 8-802] inferred FSM for state register 'read_state_reg' in module 'axiLiteReg'
INFO: [Synth 8-802] inferred FSM for state register 'write_state_reg' in module 'axiLiteReg'
INFO: [Synth 8-802] inferred FSM for state register 'arbt_state_reg' in module 'axiLiteRegBlocking'
INFO: [Synth 8-802] inferred FSM for state register 'read_state_reg' in module 'axiLiteRegBlocking'
INFO: [Synth 8-802] inferred FSM for state register 'write_state_reg' in module 'axiLiteRegBlocking'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'XILINX_DNA'
WARNING: [Synth 8-3936] Found unconnected internal register 'transaction_i2c_address_reg' and it is trimmed from '7' to '3' bits. [/home/madorsky/github/vivado/apollo/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/src/IPMC_i2c_slave/i2c_slave.vhd:286]
INFO: [Synth 8-802] inferred FSM for state register 'arbt_state_reg' in module 'axiLiteRegBlocking__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'read_state_reg' in module 'axiLiteRegBlocking__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'write_state_reg' in module 'axiLiteRegBlocking__parameterized0'
WARNING: [Synth 8-3936] Found unconnected internal register 'BRAM_reads[0].BRAM_MOSI_reg[0][address]' and it is trimmed from '32' to '11' bits. [/home/madorsky/github/vivado/apollo/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/configs/rev2a_xczu7ev/autogen/CM/CM_map.vhd:1177]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axiLiteMaster'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   blink |                               01 |                               10
                   print |                               10 |                               01
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'LED_Encoder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                sm_reset |                               00 |                               00
                sm_start |                               01 |                               01
           sm_read_frame |                               10 |                               10
           sm_incr_align |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'intf_state_reg' using encoding 'sequential' in module 'CPLD_info'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               smw_reset |                              000 |                              000
                smw_idle |                              001 |                              001
                smw_addr |                              010 |                              010
                smw_data |                              011 |                              011
             smw_respond |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'write_state_reg' using encoding 'sequential' in module 'axiLiteReg'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               sma_reset |                               00 |                              000
                sma_idle |                               01 |                              001
               sma_write |                               10 |                              011
                sma_read |                               11 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'arbt_state_reg' using encoding 'sequential' in module 'axiLiteReg'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               smr_reset |                              000 |                              000
                smr_idle |                              001 |                              001
             smr_request |                              010 |                              010
            smr_response |                              011 |                              011
                smr_send |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'read_state_reg' using encoding 'sequential' in module 'axiLiteReg'
WARNING: [Synth 8-327] inferring latch for variable 'readMISO_reg[data_ID]' [/home/madorsky/github/vivado/apollo/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/regmap_helper/axiReg/axiReg.vhd:153]
WARNING: [Synth 8-327] inferring latch for variable 'readMISO_reg[response]' [/home/madorsky/github/vivado/apollo/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/regmap_helper/axiReg/axiReg.vhd:153]
WARNING: [Synth 8-327] inferring latch for variable 'readMISO_reg[last]' [/home/madorsky/github/vivado/apollo/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/regmap_helper/axiReg/axiReg.vhd:153]
WARNING: [Synth 8-327] inferring latch for variable 'readMISO_reg[data_user]' [/home/madorsky/github/vivado/apollo/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/regmap_helper/axiReg/axiReg.vhd:153]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               smw_reset |                              000 |                              000
                smw_idle |                              001 |                              001
                smw_addr |                              010 |                              010
                smw_data |                              011 |                              011
             smw_respond |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'write_state_reg' using encoding 'sequential' in module 'axiLiteRegBlocking'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               sma_reset |                               00 |                              000
                sma_idle |                               01 |                              001
               sma_write |                               10 |                              011
                sma_read |                               11 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'arbt_state_reg' using encoding 'sequential' in module 'axiLiteRegBlocking'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               smr_reset |                              000 |                              000
                smr_idle |                              001 |                              001
             smr_request |                              010 |                              010
                smr_wait |                              011 |                              011
            smr_response |                              100 |                              100
                smr_send |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'read_state_reg' using encoding 'sequential' in module 'axiLiteRegBlocking'
WARNING: [Synth 8-327] inferring latch for variable 'readMISO_reg[data_ID]' [/home/madorsky/github/vivado/apollo/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/regmap_helper/axiReg/axiRegBlocking.vhd:159]
WARNING: [Synth 8-327] inferring latch for variable 'readMISO_reg[last]' [/home/madorsky/github/vivado/apollo/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/regmap_helper/axiReg/axiRegBlocking.vhd:159]
WARNING: [Synth 8-327] inferring latch for variable 'readMISO_reg[data_user]' [/home/madorsky/github/vivado/apollo/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/regmap_helper/axiReg/axiRegBlocking.vhd:159]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                sm_start |                             0001 |                               00
            sm_shift_out |                             0010 |                               01
                  sm_end |                             0100 |                               10
                  iSTATE |                             1000 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'XILINX_DNA'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "asym_ram_tdp:/ram_reg"
INFO: [Synth 8-3971] The signal "asym_ram_tdp:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               smw_reset |                              000 |                              000
                smw_idle |                              001 |                              001
                smw_addr |                              010 |                              010
                smw_data |                              011 |                              011
             smw_respond |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'write_state_reg' using encoding 'sequential' in module 'axiLiteRegBlocking__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               sma_reset |                               00 |                              000
                sma_idle |                               01 |                              001
               sma_write |                               10 |                              011
                sma_read |                               11 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'arbt_state_reg' using encoding 'sequential' in module 'axiLiteRegBlocking__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               smr_reset |                              000 |                              000
                smr_idle |                              001 |                              001
             smr_request |                              010 |                              010
                smr_wait |                              011 |                              011
            smr_response |                              100 |                              100
                smr_send |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'read_state_reg' using encoding 'sequential' in module 'axiLiteRegBlocking__parameterized0'
WARNING: [Synth 8-327] inferring latch for variable 'readMISO_reg[data_ID]' [/home/madorsky/github/vivado/apollo/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/regmap_helper/axiReg/axiRegBlocking.vhd:159]
WARNING: [Synth 8-327] inferring latch for variable 'readMISO_reg[last]' [/home/madorsky/github/vivado/apollo/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/regmap_helper/axiReg/axiRegBlocking.vhd:159]
WARNING: [Synth 8-327] inferring latch for variable 'readMISO_reg[data_user]' [/home/madorsky/github/vivado/apollo/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.srcs/sources_1/imports/apollo/SM_ZYNQ_FW/regmap_helper/axiReg/axiRegBlocking.vhd:159]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                sm_reset |                              000 |                              000
                 sm_idle |                              001 |                              001
          sm_write_start |                              010 |                              100
      sm_write_wait_send |                              011 |                              101
      sm_write_wait_resp |                              100 |                              110
           sm_read_start |                              101 |                              010
            sm_read_wait |                              110 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axiLiteMaster'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 2562.742 ; gain = 823.148
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Change is too high


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 25    
	   2 Input   26 Bit       Adders := 2     
	   2 Input   25 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 10    
	   2 Input   12 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 4     
	   2 Input    7 Bit       Adders := 6     
	   2 Input    6 Bit       Adders := 8     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 88    
+---Registers : 
	              128 Bit    Registers := 2     
	               96 Bit    Registers := 1     
	               40 Bit    Registers := 3     
	               32 Bit    Registers := 285   
	               27 Bit    Registers := 12    
	               26 Bit    Registers := 3     
	               25 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 34    
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 24    
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 14    
	                5 Bit    Registers := 14    
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 51    
	                2 Bit    Registers := 36    
	                1 Bit    Registers := 382   
+---RAMs : 
	              27K Bit	(1538 X 18 bit)          RAMs := 2     
	               4K Bit	(512 X 8 bit)          RAMs := 1     
+---Muxes : 
	   4 Input   96 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 5     
	  68 Input   32 Bit        Muxes := 4     
	   2 Input   32 Bit        Muxes := 139   
	   6 Input   32 Bit        Muxes := 2     
	  26 Input   32 Bit        Muxes := 1     
	  68 Input   30 Bit        Muxes := 4     
	  11 Input   30 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 8     
	   6 Input   26 Bit        Muxes := 1     
	  67 Input   25 Bit        Muxes := 4     
	   2 Input   25 Bit        Muxes := 4     
	   4 Input   25 Bit        Muxes := 1     
	  11 Input   22 Bit        Muxes := 1     
	  67 Input   20 Bit        Muxes := 4     
	  68 Input   17 Bit        Muxes := 2     
	  67 Input   16 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 21    
	   5 Input   16 Bit        Muxes := 1     
	  12 Input   16 Bit        Muxes := 1     
	  26 Input   16 Bit        Muxes := 3     
	   4 Input   12 Bit        Muxes := 2     
	   4 Input   11 Bit        Muxes := 1     
	  12 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 5     
	   4 Input   10 Bit        Muxes := 1     
	  12 Input   10 Bit        Muxes := 1     
	  67 Input    9 Bit        Muxes := 4     
	  68 Input    9 Bit        Muxes := 2     
	   3 Input    9 Bit        Muxes := 1     
	  67 Input    8 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 23    
	   7 Input    8 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 4     
	   8 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 2     
	  10 Input    8 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 12    
	   2 Input    5 Bit        Muxes := 2     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 19    
	  12 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 3     
	   5 Input    3 Bit        Muxes := 7     
	   6 Input    3 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 32    
	  67 Input    3 Bit        Muxes := 4     
	   7 Input    3 Bit        Muxes := 3     
	  12 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 4     
	   8 Input    3 Bit        Muxes := 1     
	  10 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 9     
	   2 Input    2 Bit        Muxes := 28    
	  12 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 2     
	   7 Input    2 Bit        Muxes := 1     
	  10 Input    2 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 52    
	   2 Input    1 Bit        Muxes := 314   
	   6 Input    1 Bit        Muxes := 29    
	   4 Input    1 Bit        Muxes := 43    
	 166 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 11    
	  12 Input    1 Bit        Muxes := 7     
	   9 Input    1 Bit        Muxes := 3     
	  15 Input    1 Bit        Muxes := 1     
	  25 Input    1 Bit        Muxes := 21    
	  28 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design top has port EEPROM_WE_N driven by constant 1
WARNING: [Synth 8-3917] design top has port FP_1V8_GPIO[5] driven by constant 0
WARNING: [Synth 8-3917] design top has port FP_1V8_GPIO[4] driven by constant 0
WARNING: [Synth 8-3917] design top has port FP_1V8_GPIO[3] driven by constant 0
WARNING: [Synth 8-3917] design top has port FP_1V8_GPIO[2] driven by constant 0
WARNING: [Synth 8-3917] design top has port FP_1V8_GPIO[1] driven by constant 0
WARNING: [Synth 8-3917] design top has port FP_1V8_GPIO[0] driven by constant 0
WARNING: [Synth 8-3917] design top has port GPIO[7] driven by constant 0
WARNING: [Synth 8-3917] design top has port GPIO[6] driven by constant 0
WARNING: [Synth 8-3917] design top has port GPIO[5] driven by constant 0
WARNING: [Synth 8-3917] design top has port GPIO[4] driven by constant 0
WARNING: [Synth 8-3917] design top has port GPIO[3] driven by constant 0
WARNING: [Synth 8-3917] design top has port GPIO[2] driven by constant 0
WARNING: [Synth 8-3917] design top has port GPIO[1] driven by constant 0
WARNING: [Synth 8-3917] design top has port IPMC_OUT[1] driven by constant 0
WARNING: [Synth 8-3917] design top has port IPMC_OUT[0] driven by constant 0
INFO: [Synth 8-5546] ROM "reg_data[1024]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[1028]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[1076]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[1077]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[3072]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[3076]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[3124]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[3125]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[4214]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[4223]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[5888]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[5889]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[9216]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[9220]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[9268]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[9269]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[11264]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[11268]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[11316]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[11317]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[12406]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[12415]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[14080]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[14081]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regRdAck" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[1024]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[1028]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[1076]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[1077]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[3072]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[3076]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[3124]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[3125]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[4214]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[4223]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[5888]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[5889]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[9216]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[9220]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[9268]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[9269]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[11264]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[11268]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[11316]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[11317]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[12406]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[12415]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[14080]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_data[14081]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regRdAck" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "in_port" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in_port" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GENERATE_LOOP[2].GENERATE_LANE_LOOP[2].hard_error_rate_counter /\capture_CDC_2/wait_for_B_valid_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GENERATE_LOOP[2].GENERATE_LANE_LOOP[2].soft_error_rate_counter /\capture_CDC_2/wait_for_B_valid_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GENERATE_LOOP[1].GENERATE_LANE_LOOP[1].soft_error_rate_counter /\capture_CDC_2/wait_for_B_valid_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GENERATE_LOOP[2].uC_1 /\processor/sync_sleep_flop )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GENERATE_LOOP[1].uC_1 /\processor/sync_sleep_flop )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GENERATE_LOOP[2].CM_PWR_SEQ_X /\current_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GENERATE_LOOP[1].CM_PWR_SEQ_X /\current_state_reg[3] )
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axi_address_reg[0]' (FDE) to 'CM_Monitoring_1/axi_address_reg[1]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axi_address_reg[1]' (FDE) to 'CM_Monitoring_1/axi_address_reg[11]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axi_address_reg[11]' (FDE) to 'CM_Monitoring_1/axi_address_reg[12]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axi_address_reg[12]' (FDE) to 'CM_Monitoring_1/axi_address_reg[14]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axi_address_reg[13]' (FDE) to 'CM_Monitoring_1/axi_address_reg[27]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axi_address_reg[14]' (FDE) to 'CM_Monitoring_1/axi_address_reg[15]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axi_address_reg[15]' (FDE) to 'CM_Monitoring_1/axi_address_reg[16]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axi_address_reg[16]' (FDE) to 'CM_Monitoring_1/axi_address_reg[17]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axi_address_reg[17]' (FDE) to 'CM_Monitoring_1/axi_address_reg[18]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axi_address_reg[18]' (FDE) to 'CM_Monitoring_1/axi_address_reg[19]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axi_address_reg[19]' (FDE) to 'CM_Monitoring_1/axi_address_reg[20]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axi_address_reg[20]' (FDE) to 'CM_Monitoring_1/axi_address_reg[21]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axi_address_reg[21]' (FDE) to 'CM_Monitoring_1/axi_address_reg[22]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axi_address_reg[22]' (FDE) to 'CM_Monitoring_1/axi_address_reg[23]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axi_address_reg[23]' (FDE) to 'CM_Monitoring_1/axi_address_reg[24]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axi_address_reg[24]' (FDE) to 'CM_Monitoring_1/axi_address_reg[25]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axi_address_reg[25]' (FDE) to 'CM_Monitoring_1/axi_address_reg[26]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axi_address_reg[26]' (FDE) to 'CM_Monitoring_1/axi_address_reg[28]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axi_address_reg[27]' (FDE) to 'CM_Monitoring_1/axi_address_reg[29]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axi_address_reg[28]' (FDE) to 'CM_Monitoring_1/axi_address_reg[30]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axi_address_reg[29]' (FDE) to 'CM_Monitoring_1/axi_address_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CM_Monitoring_1/\axi_address_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (CM_Monitoring_1/\axi_address_reg[31] )
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_address_latch_reg[0]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_address_latch_reg[1]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_address_latch_reg[1]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_address_latch_reg[11]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_address_latch_reg[11]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_address_latch_reg[12]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_address_latch_reg[12]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_address_latch_reg[14]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_address_latch_reg[13]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_address_latch_reg[27]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_address_latch_reg[14]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_address_latch_reg[15]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_address_latch_reg[15]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_address_latch_reg[16]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_address_latch_reg[16]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_address_latch_reg[17]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_address_latch_reg[17]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_address_latch_reg[18]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_address_latch_reg[18]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_address_latch_reg[19]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_address_latch_reg[19]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_address_latch_reg[20]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_address_latch_reg[20]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_address_latch_reg[21]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_address_latch_reg[21]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_address_latch_reg[22]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_address_latch_reg[22]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_address_latch_reg[23]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_address_latch_reg[23]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_address_latch_reg[24]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_address_latch_reg[24]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_address_latch_reg[25]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_address_latch_reg[25]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_address_latch_reg[26]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_address_latch_reg[26]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_address_latch_reg[28]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_address_latch_reg[27]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_address_latch_reg[29]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_address_latch_reg[28]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_address_latch_reg[30]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_address_latch_reg[29]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_address_latch_reg[31]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_writeMOSI_address_reg[0]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_writeMOSI_address_reg[28]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_writeMOSI_address_reg[1]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_writeMOSI_address_reg[28]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_writeMOSI_address_reg[11]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_writeMOSI_address_reg[28]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_writeMOSI_address_reg[12]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_writeMOSI_address_reg[28]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_writeMOSI_address_reg[13]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_writeMOSI_address_reg[29]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_writeMOSI_address_reg[14]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_writeMOSI_address_reg[28]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_writeMOSI_address_reg[15]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_writeMOSI_address_reg[28]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_writeMOSI_address_reg[16]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_writeMOSI_address_reg[28]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_writeMOSI_address_reg[17]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_writeMOSI_address_reg[28]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_writeMOSI_address_reg[18]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_writeMOSI_address_reg[28]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_writeMOSI_address_reg[19]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_writeMOSI_address_reg[28]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_writeMOSI_address_reg[20]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_writeMOSI_address_reg[28]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_writeMOSI_address_reg[21]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_writeMOSI_address_reg[28]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_writeMOSI_address_reg[22]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_writeMOSI_address_reg[28]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_writeMOSI_address_reg[23]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_writeMOSI_address_reg[28]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_writeMOSI_address_reg[24]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_writeMOSI_address_reg[28]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_writeMOSI_address_reg[25]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_writeMOSI_address_reg[28]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_writeMOSI_address_reg[26]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_writeMOSI_address_reg[28]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_writeMOSI_address_reg[27]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_writeMOSI_address_reg[29]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_writeMOSI_address_reg[28]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_writeMOSI_address_reg[30]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_writeMOSI_address_reg[29]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_writeMOSI_address_reg[31]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_readMOSI_address_reg[0]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_readMOSI_address_reg[28]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_readMOSI_address_reg[1]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_readMOSI_address_reg[28]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_readMOSI_address_reg[11]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_readMOSI_address_reg[28]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_readMOSI_address_reg[12]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_readMOSI_address_reg[28]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_readMOSI_address_reg[13]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_readMOSI_address_reg[29]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_readMOSI_address_reg[14]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_readMOSI_address_reg[28]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_readMOSI_address_reg[15]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_readMOSI_address_reg[28]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_readMOSI_address_reg[16]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_readMOSI_address_reg[28]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_readMOSI_address_reg[17]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_readMOSI_address_reg[28]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_readMOSI_address_reg[18]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_readMOSI_address_reg[28]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_readMOSI_address_reg[19]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_readMOSI_address_reg[28]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_readMOSI_address_reg[20]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_readMOSI_address_reg[28]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_readMOSI_address_reg[21]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_readMOSI_address_reg[28]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_readMOSI_address_reg[22]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_readMOSI_address_reg[28]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_readMOSI_address_reg[23]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_readMOSI_address_reg[28]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_readMOSI_address_reg[24]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_readMOSI_address_reg[28]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_readMOSI_address_reg[25]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_readMOSI_address_reg[28]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_readMOSI_address_reg[26]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_readMOSI_address_reg[28]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_readMOSI_address_reg[27]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_readMOSI_address_reg[29]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_readMOSI_address_reg[28]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_readMOSI_address_reg[30]'
INFO: [Synth 8-3886] merging instance 'CM_Monitoring_1/axiLiteMaster_1/local_readMOSI_address_reg[29]' (FDE) to 'CM_Monitoring_1/axiLiteMaster_1/local_readMOSI_address_reg[31]'
INFO: [Synth 8-3886] merging instance 'CM_interface_1/AXIRegBridge/writeMISO_reg[response_user][0]' (FDC) to 'CM_interface_1/AXIRegBridge/writeMISO_reg[response][0]'
INFO: [Synth 8-3886] merging instance 'CM_interface_1/AXIRegBridge/writeMISO_reg[response_user][1]' (FDC) to 'CM_interface_1/AXIRegBridge/writeMISO_reg[response][0]'
INFO: [Synth 8-3886] merging instance 'CM_interface_1/AXIRegBridge/writeMISO_reg[response_user][2]' (FDC) to 'CM_interface_1/AXIRegBridge/writeMISO_reg[response][0]'
INFO: [Synth 8-3886] merging instance 'CM_interface_1/AXIRegBridge/writeMISO_reg[response_user][3]' (FDC) to 'CM_interface_1/AXIRegBridge/writeMISO_reg[response][0]'
INFO: [Synth 8-3886] merging instance 'CM_interface_1/AXIRegBridge/writeMISO_reg[response][0]' (FDC) to 'CM_interface_1/AXIRegBridge/writeMISO_reg[response][1]'
INFO: [Synth 8-3886] merging instance 'CM_interface_1/AXIRegBridge/writeMISO_reg[response][1]' (FDC) to 'CM_interface_1/AXIRegBridge/writeMISO_reg[response_ID][0]'
INFO: [Synth 8-3886] merging instance 'CM_interface_1/AXIRegBridge/writeMISO_reg[response_ID][0]' (FDC) to 'CM_interface_1/AXIRegBridge/writeMISO_reg[response_ID][1]'
INFO: [Synth 8-3886] merging instance 'CM_interface_1/AXIRegBridge/writeMISO_reg[response_ID][1]' (FDC) to 'CM_interface_1/AXIRegBridge/writeMISO_reg[response_ID][2]'
INFO: [Synth 8-3886] merging instance 'CM_interface_1/AXIRegBridge/writeMISO_reg[response_ID][2]' (FDC) to 'CM_interface_1/AXIRegBridge/writeMISO_reg[response_ID][3]'
INFO: [Synth 8-3886] merging instance 'CM_interface_1/AXIRegBridge/writeMISO_reg[response_ID][3]' (FDC) to 'CM_interface_1/AXIRegBridge/writeMISO_reg[response_ID][4]'
INFO: [Synth 8-3886] merging instance 'CM_interface_1/AXIRegBridge/writeMISO_reg[response_ID][4]' (FDC) to 'CM_interface_1/AXIRegBridge/writeMISO_reg[response_ID][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CM_interface_1/AXIRegBridge/\writeMISO_reg[response_ID][5] )
INFO: [Synth 8-3886] merging instance 'CM_interface_1/AXIRegBridge/readMISO_reg[data_user][0]' (LD) to 'CM_interface_1/AXIRegBridge/readMISO_reg[data_user][3]'
INFO: [Synth 8-3886] merging instance 'CM_interface_1/AXIRegBridge/readMISO_reg[data_user][1]' (LD) to 'CM_interface_1/AXIRegBridge/readMISO_reg[data_user][3]'
INFO: [Synth 8-3886] merging instance 'CM_interface_1/AXIRegBridge/readMISO_reg[data_user][2]' (LD) to 'CM_interface_1/AXIRegBridge/readMISO_reg[data_user][3]'
INFO: [Synth 8-3886] merging instance 'CM_interface_1/AXIRegBridge/readMISO_reg[data_user][3]' (LD) to 'CM_interface_1/AXIRegBridge/readMISO_reg[last]'
INFO: [Synth 8-3886] merging instance 'CM_interface_1/AXIRegBridge/readMISO_reg[last]' (LD) to 'CM_interface_1/AXIRegBridge/readMISO_reg[data_ID][5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CM_interface_1/AXIRegBridge/\readMISO_reg[response][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CM_interface_1/AXIRegBridge/\readMISO_reg[data_ID][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CM_Monitoring_1/\axiLiteMaster_1/local_address_latch_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (CM_Monitoring_1/\axiLiteMaster_1/local_address_latch_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CM_Monitoring_1/\axiLiteMaster_1/local_writeMOSI_address_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (CM_Monitoring_1/\axiLiteMaster_1/local_writeMOSI_address_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CM_Monitoring_1/\axiLiteMaster_1/local_readMOSI_address_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (CM_Monitoring_1/\axiLiteMaster_1/local_readMOSI_address_reg[31] )
WARNING: [Synth 8-3332] Sequential element (readMISO_reg[data_ID][5]) is unused and will be removed from module axiLiteRegBlocking__parameterized0.
WARNING: [Synth 8-3332] Sequential element (processor/sync_sleep_flop) is unused and will be removed from module uC__1.
WARNING: [Synth 8-3332] Sequential element (processor/sync_sleep_flop) is unused and will be removed from module uC.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GENERATE_LOOP[1].GENERATE_LANE_LOOP[1].hard_error_rate_counter/capture_CDC_2/wait_for_B_valid_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GENERATE_LOOP[1].GENERATE_LANE_LOOP[2].soft_error_rate_counter/capture_CDC_2/wait_for_B_valid_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GENERATE_LOOP[1].GENERATE_LANE_LOOP[2].hard_error_rate_counter/capture_CDC_2/wait_for_B_valid_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GENERATE_LOOP[2].GENERATE_LANE_LOOP[1].soft_error_rate_counter/capture_CDC_2/wait_for_B_valid_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GENERATE_LOOP[2].GENERATE_LANE_LOOP[1].hard_error_rate_counter/capture_CDC_2/wait_for_B_valid_reg )
INFO: [Synth 8-5544] ROM "position" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LEDs" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LEDs" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "position" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "position" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LEDs" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LEDs" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LEDs" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LEDs" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "top__GCB0/IPMC_i2c_slave_1/asym_ram_tdp_1/ram_reg"
INFO: [Synth 8-3971] The signal "top__GCB0/IPMC_i2c_slave_1/asym_ram_tdp_1/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IPMC_i2c_slave_1/AXIRegBridge/readMISO_reg[response][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IPMC_i2c_slave_1/AXIRegBridge/writeMISO_reg[response][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rate_counter_AXI/capture_CDC_2/wait_for_B_valid_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c2c_user_clk[2].rate_counter_C2C_USER/capture_CDC_2/wait_for_B_valid_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c2c_user_clk[1].rate_counter_C2C_USER/capture_CDC_2/wait_for_B_valid_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\plXVC_1/PLXVC_interface_1/AXIRegBridge/readMISO_reg[response][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SM_info_1/SM_INFO_interface_1/AXIRegBridge/writeMISO_reg[response_ID][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SM_info_1/SM_INFO_interface_1/AXIRegBridge/readMISO_reg[response][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SM_info_1/SM_INFO_interface_1/AXIRegBridge/readMISO_reg[data_ID][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rate_counter_c2c/capture_CDC_2/wait_for_B_valid_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rate_counter_LHC/capture_CDC_2/wait_for_B_valid_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rate_counter_HQ/capture_CDC_2/wait_for_B_valid_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rate_counter_TTC/capture_CDC_2/wait_for_B_valid_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c2c_user_clk[3].rate_counter_C2C_USER/capture_CDC_2/wait_for_B_valid_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c2c_user_clk[4].rate_counter_C2C_USER/capture_CDC_2/wait_for_B_valid_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rate_counter_TCDS/capture_CDC_2/wait_for_B_valid_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:23 . Memory (MB): peak = 2562.742 ; gain = 823.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object                              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|top__GCB0   | IPMC_i2c_slave_1/asym_ram_tdp_1/ram_reg | 512 x 8(WRITE_FIRST)   | W | R | 128 x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 1               | 
+------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------------------+---------------+-----------+----------------------+--------------------------------+
|Module Name             | RTL Object    | Inference | Size (Depth x Width) | Primitives                     | 
+------------------------+---------------+-----------+----------------------+--------------------------------+
|\GENERATE_LOOP[1].uC_1  | cli_1/RAM_reg | Implied   | 2 K x 18             | RAM16X1D x 18 RAM256X1D x 108  | 
|\GENERATE_LOOP[2].uC_1  | cli_1/RAM_reg | Implied   | 2 K x 18             | RAM16X1D x 18 RAM256X1D x 108  | 
+------------------------+---------------+-----------+----------------------+--------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'ONBOARD_CLK_P'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:01:38 . Memory (MB): peak = 2943.469 ; gain = 1203.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:42 . Memory (MB): peak = 3020.840 ; gain = 1281.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object                              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|top__GCB0   | IPMC_i2c_slave_1/asym_ram_tdp_1/ram_reg | 512 x 8(WRITE_FIRST)   | W | R | 128 x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 1               | 
+------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+------------------------+---------------+-----------+----------------------+--------------------------------+
|Module Name             | RTL Object    | Inference | Size (Depth x Width) | Primitives                     | 
+------------------------+---------------+-----------+----------------------+--------------------------------+
|\GENERATE_LOOP[1].uC_1  | cli_1/RAM_reg | Implied   | 2 K x 18             | RAM16X1D x 18 RAM256X1D x 108  | 
|\GENERATE_LOOP[2].uC_1  | cli_1/RAM_reg | Implied   | 2 K x 18             | RAM16X1D x 18 RAM256X1D x 108  | 
+------------------------+---------------+-----------+----------------------+--------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'ONBOARD_CLK_P'
WARNING: [Synth 8-565] redefining clock 'ONBOARD_CLK_P'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:02:03 . Memory (MB): peak = 3020.926 ; gain = 1281.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:02:10 . Memory (MB): peak = 3028.445 ; gain = 1288.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:02:10 . Memory (MB): peak = 3028.445 ; gain = 1288.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:01 ; elapsed = 00:02:12 . Memory (MB): peak = 3028.445 ; gain = 1288.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:01 ; elapsed = 00:02:12 . Memory (MB): peak = 3028.445 ; gain = 1288.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:02 ; elapsed = 00:02:13 . Memory (MB): peak = 3028.445 ; gain = 1288.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:02 ; elapsed = 00:02:13 . Memory (MB): peak = 3028.445 ; gain = 1288.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------------+----------+
|      |BlackBox name                            |Instances |
+------+-----------------------------------------+----------+
|1     |onboardclk                               |         1|
|2     |zynq_bd_xbar_1                           |         1|
|3     |zynq_bd_auto_pc_15                       |         1|
|4     |zynq_bd_auto_pc_16                       |         1|
|5     |zynq_bd_auto_pc_17                       |         1|
|6     |zynq_bd_auto_pc_18                       |         1|
|7     |zynq_bd_auto_pc_19                       |         1|
|8     |zynq_bd_auto_pc_20                       |         1|
|9     |zynq_bd_auto_pc_21                       |         1|
|10    |zynq_bd_xbar_2                           |         1|
|11    |zynq_bd_auto_pc_22                       |         1|
|12    |zynq_bd_auto_pc_23                       |         1|
|13    |zynq_bd_auto_pc_24                       |         1|
|14    |zynq_bd_xbar_0                           |         1|
|15    |zynq_bd_auto_pc_0                        |         1|
|16    |zynq_bd_auto_pc_1                        |         1|
|17    |zynq_bd_auto_pc_2                        |         1|
|18    |zynq_bd_auto_pc_3                        |         1|
|19    |zynq_bd_auto_pc_4                        |         1|
|20    |zynq_bd_auto_pc_5                        |         1|
|21    |zynq_bd_auto_pc_6                        |         1|
|22    |zynq_bd_auto_pc_7                        |         1|
|23    |zynq_bd_auto_pc_8                        |         1|
|24    |zynq_bd_auto_pc_9                        |         1|
|25    |zynq_bd_auto_pc_10                       |         1|
|26    |zynq_bd_auto_pc_11                       |         1|
|27    |zynq_bd_auto_pc_12                       |         1|
|28    |zynq_bd_auto_pc_13                       |         1|
|29    |zynq_bd_auto_pc_14                       |         1|
|30    |zynq_bd_AXI_MON_0                        |         1|
|31    |zynq_bd_C2C1_0                           |         1|
|32    |zynq_bd_C2C1B_0                          |         1|
|33    |zynq_bd_C2C1B_PHY_0                      |         1|
|34    |zynq_bd_C2C1_AXILITE_FW_0                |         1|
|35    |zynq_bd_C2C1_AXI_FW_0                    |         1|
|36    |zynq_bd_C2C1_PHY_0                       |         1|
|37    |zynq_bd_C2C2_0                           |         1|
|38    |zynq_bd_C2C2B_0                          |         1|
|39    |zynq_bd_C2C2B_PHY_0                      |         1|
|40    |zynq_bd_C2C2_AXILITE_FW_0                |         1|
|41    |zynq_bd_C2C2_AXI_FW_0                    |         1|
|42    |zynq_bd_C2C2_PHY_0                       |         1|
|43    |zynq_bd_CM1_PB_UART_0                    |         1|
|44    |zynq_bd_CM1_UART_0                       |         1|
|45    |zynq_bd_CM2_PB_UART_0                    |         1|
|46    |zynq_bd_CM2_UART_0                       |         1|
|47    |zynq_bd_CM_MON_AXI_FW_0                  |         1|
|48    |zynq_bd_ESM_UART_0                       |         1|
|49    |zynq_bd_INT_AXI_FW_0                     |         1|
|50    |zynq_bd_IRQ0_INTR_CTRL_0                 |         1|
|51    |zynq_bd_MONITOR_0                        |         1|
|52    |zynq_bd_PL_MEM_0                         |         1|
|53    |zynq_bd_PL_MEM_CM_0                      |         1|
|54    |zynq_bd_PL_MEM_CM_RAM_0                  |         1|
|55    |zynq_bd_PL_MEM_RAM_0                     |         1|
|56    |zynq_bd_SI_0                             |         1|
|57    |zynq_bd_SYS_RESET_0                      |         1|
|58    |zynq_bd_SYS_RESET_BUS_RST_N_0            |         1|
|59    |zynq_bd_ZynqMPSoC_0                      |         1|
|60    |zynq_bd_axi_dma_0_1                      |         1|
|61    |zynq_bd_axis_data_fifo_0_1               |         1|
|62    |zynq_bd_smartconnect_0_0                 |         1|
|63    |zynq_bd_sys_resetter_c2c_0               |         1|
|64    |zynq_bd_sys_resetter_c2c_BUS_RST_N_0     |         1|
|65    |zynq_bd_sys_resetter_primary_0           |         1|
|66    |zynq_bd_sys_resetter_primary_BUS_RST_N_0 |         1|
|67    |zynq_bd_xbar_3                           |         1|
|68    |zynq_bd_auto_us_0                        |         1|
|69    |zynq_bd_auto_us_1                        |         1|
|70    |zynq_bd_auto_us_2                        |         1|
|71    |zynq_bd_axi_dma_0_0                      |         1|
|72    |zynq_bd_axis_data_fifo_0_0               |         1|
|73    |zynq_bd_axis_jtag_0_0                    |         1|
+------+-----------------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------------+------+
|      |Cell                                          |Count |
+------+----------------------------------------------+------+
|1     |onboardclk_bbox                               |     1|
|2     |zynq_bd_AXI_MON_0_bbox                        |     1|
|3     |zynq_bd_C2C1B_0_bbox                          |     1|
|4     |zynq_bd_C2C1B_PHY_0_bbox                      |     1|
|5     |zynq_bd_C2C1_0_bbox                           |     1|
|6     |zynq_bd_C2C1_AXILITE_FW_0_bbox                |     1|
|7     |zynq_bd_C2C1_AXI_FW_0_bbox                    |     1|
|8     |zynq_bd_C2C1_PHY_0_bbox                       |     1|
|9     |zynq_bd_C2C2B_0_bbox                          |     1|
|10    |zynq_bd_C2C2B_PHY_0_bbox                      |     1|
|11    |zynq_bd_C2C2_0_bbox                           |     1|
|12    |zynq_bd_C2C2_AXILITE_FW_0_bbox                |     1|
|13    |zynq_bd_C2C2_AXI_FW_0_bbox                    |     1|
|14    |zynq_bd_C2C2_PHY_0_bbox                       |     1|
|15    |zynq_bd_CM1_PB_UART_0_bbox                    |     1|
|16    |zynq_bd_CM1_UART_0_bbox                       |     1|
|17    |zynq_bd_CM2_PB_UART_0_bbox                    |     1|
|18    |zynq_bd_CM2_UART_0_bbox                       |     1|
|19    |zynq_bd_CM_MON_AXI_FW_0_bbox                  |     1|
|20    |zynq_bd_ESM_UART_0_bbox                       |     1|
|21    |zynq_bd_INT_AXI_FW_0_bbox                     |     1|
|22    |zynq_bd_IRQ0_INTR_CTRL_0_bbox                 |     1|
|23    |zynq_bd_MONITOR_0_bbox                        |     1|
|24    |zynq_bd_PL_MEM_0_bbox                         |     1|
|25    |zynq_bd_PL_MEM_CM_0_bbox                      |     1|
|26    |zynq_bd_PL_MEM_CM_RAM_0_bbox                  |     1|
|27    |zynq_bd_PL_MEM_RAM_0_bbox                     |     1|
|28    |zynq_bd_SI_0_bbox                             |     1|
|29    |zynq_bd_SYS_RESET_0_bbox                      |     1|
|30    |zynq_bd_SYS_RESET_BUS_RST_N_0_bbox            |     1|
|31    |zynq_bd_ZynqMPSoC_0_bbox                      |     1|
|32    |zynq_bd_auto_pc_0_bbox                        |     1|
|33    |zynq_bd_auto_pc_10_bbox                       |     1|
|34    |zynq_bd_auto_pc_11_bbox                       |     1|
|35    |zynq_bd_auto_pc_12_bbox                       |     1|
|36    |zynq_bd_auto_pc_13_bbox                       |     1|
|37    |zynq_bd_auto_pc_14_bbox                       |     1|
|38    |zynq_bd_auto_pc_15_bbox                       |     1|
|39    |zynq_bd_auto_pc_16_bbox                       |     1|
|40    |zynq_bd_auto_pc_17_bbox                       |     1|
|41    |zynq_bd_auto_pc_18_bbox                       |     1|
|42    |zynq_bd_auto_pc_19_bbox                       |     1|
|43    |zynq_bd_auto_pc_1_bbox                        |     1|
|44    |zynq_bd_auto_pc_20_bbox                       |     1|
|45    |zynq_bd_auto_pc_21_bbox                       |     1|
|46    |zynq_bd_auto_pc_22_bbox                       |     1|
|47    |zynq_bd_auto_pc_23_bbox                       |     1|
|48    |zynq_bd_auto_pc_24_bbox                       |     1|
|49    |zynq_bd_auto_pc_2_bbox                        |     1|
|50    |zynq_bd_auto_pc_3_bbox                        |     1|
|51    |zynq_bd_auto_pc_4_bbox                        |     1|
|52    |zynq_bd_auto_pc_5_bbox                        |     1|
|53    |zynq_bd_auto_pc_6_bbox                        |     1|
|54    |zynq_bd_auto_pc_7_bbox                        |     1|
|55    |zynq_bd_auto_pc_8_bbox                        |     1|
|56    |zynq_bd_auto_pc_9_bbox                        |     1|
|57    |zynq_bd_auto_us_0_bbox                        |     1|
|58    |zynq_bd_auto_us_1_bbox                        |     1|
|59    |zynq_bd_auto_us_2_bbox                        |     1|
|60    |zynq_bd_axi_dma_0_0_bbox                      |     1|
|61    |zynq_bd_axi_dma_0_1_bbox                      |     1|
|62    |zynq_bd_axis_data_fifo_0_0_bbox               |     1|
|63    |zynq_bd_axis_data_fifo_0_1_bbox               |     1|
|64    |zynq_bd_axis_jtag_0_0_bbox                    |     1|
|65    |zynq_bd_smartconnect_0_0_bbox                 |     1|
|66    |zynq_bd_sys_resetter_c2c_0_bbox               |     1|
|67    |zynq_bd_sys_resetter_c2c_BUS_RST_N_0_bbox     |     1|
|68    |zynq_bd_sys_resetter_primary_0_bbox           |     1|
|69    |zynq_bd_sys_resetter_primary_BUS_RST_N_0_bbox |     1|
|70    |zynq_bd_xbar_0_bbox                           |     1|
|71    |zynq_bd_xbar_1_bbox                           |     1|
|72    |zynq_bd_xbar_2_bbox                           |     1|
|73    |zynq_bd_xbar_3_bbox                           |     1|
|74    |BUFGCE                                        |     3|
|75    |BUFG_GT                                       |     2|
|76    |CARRY8                                        |   266|
|77    |DNA_PORTE2                                    |     1|
|78    |IBUFDS_GTE4                                   |     2|
|79    |LUT1                                          |    98|
|80    |LUT2                                          |  1264|
|81    |LUT3                                          |  1924|
|82    |LUT4                                          |  1954|
|83    |LUT5                                          |   744|
|84    |LUT6                                          |  2786|
|86    |MUXCY                                         |    58|
|87    |MUXF7                                         |    95|
|88    |MUXF8                                         |     6|
|89    |RAM16X1D                                      |    36|
|90    |RAM256X1D                                     |   216|
|91    |RAM256X1S                                     |    16|
|92    |RAM32M                                        |     8|
|93    |RAMB36E2                                      |     1|
|94    |SRL16E                                        |    40|
|95    |XORCY                                         |    54|
|96    |FD                                            |   189|
|97    |FDCE                                          |  4250|
|98    |FDPE                                          |   260|
|99    |FDR                                           |    63|
|100   |FDRE                                          |  6180|
|101   |FDS                                           |     2|
|102   |FDSE                                          |    32|
|103   |IBUF                                          |    24|
|104   |IBUFDS                                        |     3|
|105   |IOBUF                                         |     3|
|106   |OBUF                                          |    34|
|107   |OBUFT                                         |    13|
+------+----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:02 ; elapsed = 00:02:13 . Memory (MB): peak = 3028.445 ; gain = 1288.852
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 251 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:02:04 . Memory (MB): peak = 3028.445 ; gain = 1163.277
Synthesis Optimization Complete : Time (s): cpu = 00:01:02 ; elapsed = 00:02:16 . Memory (MB): peak = 3028.445 ; gain = 1288.852
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.491 . Memory (MB): peak = 3038.078 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1189 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC BUFG_GT_SYNC for BUFG_GT BUFG_GT_inst_c2c_odiv2
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC BUFG_GT_SYNC_1 for BUFG_GT TCDS_gtbuf
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell IPMC_i2c_slave_1/asym_ram_tdp_1/ram_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3115.371 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 724 instances were transformed.
  (CARRY4) => CARRY8: 14 instances
  FD => FDRE: 189 instances
  FDR => FDRE: 63 instances
  FDS => FDSE: 2 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 24 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 3 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 3 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 150 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 36 instances
  RAM256X1D => RAM256X1D (MUXF7(x4), MUXF8(x2), RAMD64E(x8)): 216 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 16 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 8 instances

Synth Design complete | Checksum: 7f75d28e
INFO: [Common 17-83] Releasing license: Synthesis
730 Infos, 340 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:02:39 . Memory (MB): peak = 3115.371 ; gain = 2523.172
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 3115.371 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jul 16 12:40:13 2024...
