library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.numeric_std;

entity ReLU_v2 is
  port(
    -- input signals
    x : in signed(std_logic_vector(31 downto 0));

    -- output signals
    y : out signed(std_logic_vector(31 downto 0));
  );
end entity; 

architecture rtl of ReLU_v2 is
begin
  process (x) is
  begin
    y <= max(x, (otheres => '0')); -- How does this look like in gate level?
  end process;
end architecture;
