# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do UART_Tx_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Projects/UART_Tx {C:/intelFPGA_lite/18.1/Projects/UART_Tx/UART_Tx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:29 on Nov 09,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Projects/UART_Tx" C:/intelFPGA_lite/18.1/Projects/UART_Tx/UART_Tx.v 
# -- Compiling module UART_Tx
# 
# Top level modules:
# 	UART_Tx
# End time: 16:09:29 on Nov 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Projects/UART_Tx/simulation/modelsim {C:/intelFPGA_lite/18.1/Projects/UART_Tx/simulation/modelsim/UART_Tx.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:29 on Nov 09,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Projects/UART_Tx/simulation/modelsim" C:/intelFPGA_lite/18.1/Projects/UART_Tx/simulation/modelsim/UART_Tx.vt 
# -- Compiling module UART_Tx_vlg_tst
# 
# Top level modules:
# 	UART_Tx_vlg_tst
# End time: 16:09:30 on Nov 09,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  UART_Tx_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" UART_Tx_vlg_tst 
# Start time: 16:09:30 on Nov 09,2021
# Loading work.UART_Tx_vlg_tst
# Loading work.UART_Tx
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
add wave -position end  sim:/UART_Tx_vlg_tst/i1/Fclk
add wave -position end  sim:/UART_Tx_vlg_tst/i1/Fuart
add wave -position end  sim:/UART_Tx_vlg_tst/i1/divider
add wave -position end  sim:/UART_Tx_vlg_tst/i1/IDLE
add wave -position end  sim:/UART_Tx_vlg_tst/i1/START_BIT
add wave -position end  sim:/UART_Tx_vlg_tst/i1/SET_DATA_BIT
add wave -position end  sim:/UART_Tx_vlg_tst/i1/DEC_BIT_CNT
add wave -position end  sim:/UART_Tx_vlg_tst/i1/STOP_TRANSMIT
add wave -position end  sim:/UART_Tx_vlg_tst/i1/clk_Tx
add wave -position end  sim:/UART_Tx_vlg_tst/i1/TX_LAUNCH
add wave -position end  sim:/UART_Tx_vlg_tst/i1/reset
add wave -position end  sim:/UART_Tx_vlg_tst/i1/data_in
add wave -position end  sim:/UART_Tx_vlg_tst/i1/UART_clk
add wave -position end  sim:/UART_Tx_vlg_tst/i1/Tx_out
add wave -position end  sim:/UART_Tx_vlg_tst/i1/state
add wave -position end  sim:/UART_Tx_vlg_tst/i1/next_state
add wave -position end  sim:/UART_Tx_vlg_tst/i1/state_cnt
add wave -position end  sim:/UART_Tx_vlg_tst/i1/transmit_flg
add wave -position end  sim:/UART_Tx_vlg_tst/i1/cnt
add wave -position end  sim:/UART_Tx_vlg_tst/i1/bit_cnt
add wave -position end  sim:/UART_Tx_vlg_tst/i1/data_for_transmit
add wave -position end  sim:/UART_Tx_vlg_tst/i1/Fclk
add wave -position end  sim:/UART_Tx_vlg_tst/i1/Fuart
add wave -position end  sim:/UART_Tx_vlg_tst/i1/divider
add wave -position end  sim:/UART_Tx_vlg_tst/i1/IDLE
add wave -position end  sim:/UART_Tx_vlg_tst/i1/START_BIT
add wave -position end  sim:/UART_Tx_vlg_tst/i1/SET_DATA_BIT
add wave -position end  sim:/UART_Tx_vlg_tst/i1/DEC_BIT_CNT
add wave -position end  sim:/UART_Tx_vlg_tst/i1/STOP_TRANSMIT
add wave -position end  sim:/UART_Tx_vlg_tst/i1/clk_Tx
add wave -position end  sim:/UART_Tx_vlg_tst/i1/TX_LAUNCH
add wave -position end  sim:/UART_Tx_vlg_tst/i1/reset
add wave -position end  sim:/UART_Tx_vlg_tst/i1/data_in
add wave -position end  sim:/UART_Tx_vlg_tst/i1/UART_clk
add wave -position end  sim:/UART_Tx_vlg_tst/i1/Tx_out
add wave -position end  sim:/UART_Tx_vlg_tst/i1/state
add wave -position end  sim:/UART_Tx_vlg_tst/i1/next_state
add wave -position end  sim:/UART_Tx_vlg_tst/i1/state_cnt
add wave -position end  sim:/UART_Tx_vlg_tst/i1/transmit_flg
add wave -position end  sim:/UART_Tx_vlg_tst/i1/cnt
add wave -position end  sim:/UART_Tx_vlg_tst/i1/bit_cnt
add wave -position end  sim:/UART_Tx_vlg_tst/i1/data_for_transmit
run
restart -f
run
# Running testbench
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/Projects/UART_Tx/UART_Tx.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:00 on Nov 09,2021
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/Projects/UART_Tx/UART_Tx.v 
# -- Compiling module UART_Tx
# 
# Top level modules:
# 	UART_Tx
# End time: 16:14:00 on Nov 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# internal error on MenuItemCan
# m is .mBar.file label is End Simulation state is disabled
#  Trace back: 
#    <5:eval:1: ::Vsimmenu::MenuItemCan .mBar.file {End Simulation} disabled
#    >4:proc:1603: ::.main_pane.wave.interior.cs.body.pw.wf.tree Action .main_pane.wave SetMenuState {{can_open {::Vsimmenu::MenuItemCan .mBar.file Open...}} {can_close_file {::Vsimmenu::MenuItemCan .mBar.file {End Simulation}}} {can_save {::Vsimmenu::MenuItemCan .mBar.file {Save Dataset...}}} {can_saveas {::Vsimmenu::MenuItemCan .mBar.file {Save List...}}} {can_report {::Vsimmenu::MenuItemCan .mBar.file Report...}} {can_use_source_file {::Vsimmenu::MenuItemCan .mBar.file {Use Source...}}} {can_environment {::Vsimmenu::MenuItemCan .mBar.file Environment}} {can_page_setup {::Vsimmenu::MenuItemCan .mBar.file {Page Setup...}}} {can_print {::Vsimmenu::MenuItemCan .mBar.file Print...}} {can_print_postscript {::Vsimmenu::MenuItemCan .mBar.file {Print Postscript...}}} {can_close_window {::Vsimmenu::MenuItemCan .mBar.file {Close Window}}}}
#    <3:eval:1: ::namespace inscope ::Wave {.main_pane.wave.interior.cs.body.pw.wf.tree Action} .main_pane.wave SetMenuState {{can_open {::Vsimmenu::MenuItemCan .mBar.file Open...}} {can_close_file {::Vsimmenu::MenuItemCan .mBar.file {End Simulation}}} {can_save {::Vsimmenu::MenuItemCan .mBar.file {Save Dataset...}}} {can_saveas {::Vsimmenu::MenuItemCan .mBar.file {Save List...}}} {can_report {::Vsimmenu::MenuItemCan .mBar.file Report...}} {can_use_source_file {::Vsimmenu::MenuItemCan .mBar.file {Use Source...}}} {can_environment {::Vsimmenu::MenuItemCan .mBar.file Environment}} {can_page_setup {::Vsimmenu::MenuItemCan .mBar.file {Page Setup...}}} {can_print {::Vsimmenu::MenuItemCan .mBar.file Print...}} {can_print_postscript {::Vsimmenu::MenuItemCan .mBar.file {Print Postscript...}}} {can_close_window {::Vsimmenu::MenuItemCan .mBar.file {Close Window}}}}
#    >2:eval:1: ::.vcop Action SetMenuState {{can_open {::Vsimmenu::MenuItemCan .mBar.file Open...}} {can_close_file {::Vsimmenu::MenuItemCan .mBar.file {End Simulation}}} {can_save {::Vsimmenu::MenuItemCan .mBar.file {Save Dataset...}}} {can_saveas {::Vsimmenu::MenuItemCan .mBar.file {Save List...}}} {can_report {::Vsimmenu::MenuItemCan .mBar.file Report...}} {can_use_source_file {::Vsimmenu::MenuItemCan .mBar.file {Use Source...}}} {can_environment {::Vsimmenu::MenuItemCan .mBar.file Environment}} {can_page_setup {::Vsimmenu::MenuItemCan .mBar.file {Page Setup...}}} {can_print {::Vsimmenu::MenuItemCan .mBar.file Print...}} {can_print_postscript {::Vsimmenu::MenuItemCan .mBar.file {Print Postscript...}}} {can_close_window {::Vsimmenu::MenuItemCan .mBar.file {Close Window}}}}
#    <1:proc:107: ::Vsimmenu::DefaultMenuPostCmd .mBar.file {FileMenuPostCmd .mBar.file} SetMenuState
restart -f
# Loading work.UART_Tx
run
# Running testbench
# End time: 16:22:39 on Nov 09,2021, Elapsed time: 0:13:09
# Errors: 0, Warnings: 0
