ModuleName LtoP
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 22
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w0
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 328 ,Y1: 272 ,X2: 408 ,Y2: 272
End
Branches
End
Wire Name: w1
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 440 ,Y1: 344 ,X2: 464 ,Y2: 344
Edge X1: 464 ,Y1: 320 ,X2: 464 ,Y2: 344
End
Branches
End
Wire Name: w3
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 520 ,Y1: 224 ,X2: 576 ,Y2: 224
End
Branches
End
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 632 ,Y1: 224 ,X2: 672 ,Y2: 224
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 736 ,Y1: 216 ,X2: 792 ,Y2: 216
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 352 ,Y1: 208 ,X2: 672 ,Y2: 208
Edge X1: 352 ,Y1: 208 ,X2: 352 ,Y2: 224
Edge X1: 288 ,Y1: 224 ,X2: 352 ,Y2: 224
Edge X1: 352 ,Y1: 224 ,X2: 408 ,Y2: 224
End
Branches
End
End
Ports
Port Left: 288 Top: 224 ,Orientation: 0
Portname: L ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 792 Top: 216 ,Orientation: 0
Portname: P ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 328 Top: 272 ,Orientation: 0
Portname: clk ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 440 Top: 344 ,Orientation: 0
Portname: rst ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 432 Top: 216
Name: s0
LibraryName: PNULib
IpName: PNU_DFF
SymbolParameters
End
Symbol Left: 576 Top: 216
Name: s1
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
Symbol Left: 672 Top: 200
Name: s2
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
End
Texts
End
Links
End
