
PinMon.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000006  00800100  00000454  00000508  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000454  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000009  00800106  00800106  0000050e  2**0
                  ALLOC
  3 .eeprom       00000002  00810000  00810000  0000050e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  4 .debug_aranges 00000040  00000000  00000000  00000510  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 00000175  00000000  00000000  00000550  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000057d  00000000  00000000  000006c5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000001b8  00000000  00000000  00000c42  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000461  00000000  00000000  00000dfa  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000000e0  00000000  00000000  0000125c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000002d1  00000000  00000000  0000133c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000005a  00000000  00000000  0000160d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__vector_9>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 c2 00 	jmp	0x184	; 0x184 <__vector_13>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 be 01 	jmp	0x37c	; 0x37c <__vector_16>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 19 01 	jmp	0x232	; 0x232 <__vector_18>
  4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  50:	0c 94 f0 00 	jmp	0x1e0	; 0x1e0 <__vector_20>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d4 e0       	ldi	r29, 0x04	; 4
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	e4 e5       	ldi	r30, 0x54	; 84
  7c:	f4 e0       	ldi	r31, 0x04	; 4
  7e:	02 c0       	rjmp	.+4      	; 0x84 <.do_copy_data_start>

00000080 <.do_copy_data_loop>:
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0

00000084 <.do_copy_data_start>:
  84:	a6 30       	cpi	r26, 0x06	; 6
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <.do_copy_data_loop>

0000008a <__do_clear_bss>:
  8a:	11 e0       	ldi	r17, 0x01	; 1
  8c:	a6 e0       	ldi	r26, 0x06	; 6
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	af 30       	cpi	r26, 0x0F	; 15
  96:	b1 07       	cpc	r27, r17
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 53 00 	call	0xa6	; 0xa6 <main>
  9e:	0c 94 28 02 	jmp	0x450	; 0x450 <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <main>:
#include "hal.h"


int main()
{
	init_io();
  a6:	0e 94 55 01 	call	0x2aa	; 0x2aa <init_io>
	init_config();
  aa:	0e 94 f0 01 	call	0x3e0	; 0x3e0 <init_config>
	init_usart();	
  ae:	0e 94 6e 01 	call	0x2dc	; 0x2dc <init_usart>
#include <avr/interrupt.h>

//enable usart rx clock and max485 output
inline void input_on()
{
	UCSR0B |= (1<<RXCIE0) | (1<<RXEN0);
  b2:	80 91 c1 00 	lds	r24, 0x00C1
  b6:	80 69       	ori	r24, 0x90	; 144
  b8:	80 93 c1 00 	sts	0x00C1, r24
	PORTC &= ~(1 << PINC5);
  bc:	45 98       	cbi	0x08, 5	; 8
	input_on();
	init_timer();
  be:	0e 94 60 01 	call	0x2c0	; 0x2c0 <init_timer>
	sei();
  c2:	78 94       	sei
  c4:	ff cf       	rjmp	.-2      	; 0xc4 <main+0x1e>

000000c6 <__vector_9>:
volatile uint32_t sendbuf;
volatile uint8_t ref;


ISR(TIMER2_OVF_vect)
{
  c6:	1f 92       	push	r1
  c8:	0f 92       	push	r0
  ca:	0f b6       	in	r0, 0x3f	; 63
  cc:	0f 92       	push	r0
  ce:	11 24       	eor	r1, r1
  d0:	2f 93       	push	r18
  d2:	3f 93       	push	r19
  d4:	4f 93       	push	r20
  d6:	5f 93       	push	r21
  d8:	8f 93       	push	r24
  da:	9f 93       	push	r25
  dc:	af 93       	push	r26
  de:	bf 93       	push	r27
	if(sending_counter)
  e0:	80 91 02 01 	lds	r24, 0x0102
  e4:	90 91 03 01 	lds	r25, 0x0103
  e8:	a0 91 04 01 	lds	r26, 0x0104
  ec:	b0 91 05 01 	lds	r27, 0x0105
  f0:	00 97       	sbiw	r24, 0x00	; 0
  f2:	a1 05       	cpc	r26, r1
  f4:	b1 05       	cpc	r27, r1
  f6:	11 f1       	breq	.+68     	; 0x13c <__vector_9+0x76>
	{
		if(sending_counter & sendbuf)
  f8:	20 91 02 01 	lds	r18, 0x0102
  fc:	30 91 03 01 	lds	r19, 0x0103
 100:	40 91 04 01 	lds	r20, 0x0104
 104:	50 91 05 01 	lds	r21, 0x0105
 108:	80 91 07 01 	lds	r24, 0x0107
 10c:	90 91 08 01 	lds	r25, 0x0108
 110:	a0 91 09 01 	lds	r26, 0x0109
 114:	b0 91 0a 01 	lds	r27, 0x010A
 118:	82 23       	and	r24, r18
 11a:	93 23       	and	r25, r19
 11c:	a4 23       	and	r26, r20
 11e:	b5 23       	and	r27, r21
 120:	00 97       	sbiw	r24, 0x00	; 0
 122:	a1 05       	cpc	r26, r1
 124:	b1 05       	cpc	r27, r1
 126:	11 f0       	breq	.+4      	; 0x12c <__vector_9+0x66>
{
	PORTC |= (1 << PINC4);
}
inline void max_out_off()
{
	PORTC &= ~(1 << PINC4);
 128:	44 98       	cbi	0x08, 4	; 8
 12a:	01 c0       	rjmp	.+2      	; 0x12e <__vector_9+0x68>
	UCSR0B &= ~((1<<RXCIE0) | (1<<RXEN0));
	PORTC  |= (1 << PINC5);
}
inline void max_out_on()
{
	PORTC |= (1 << PINC4);
 12c:	44 9a       	sbi	0x08, 4	; 8
	tx_off();
}

inline void reset_timer2()
{
	TCNT2=255-42;
 12e:	85 ed       	ldi	r24, 0xD5	; 213
 130:	80 93 b2 00 	sts	0x00B2, r24
	GTCCR |= 1<<PSRASY;	
 134:	83 b5       	in	r24, 0x23	; 35
 136:	82 60       	ori	r24, 0x02	; 2
 138:	83 bd       	out	0x23, r24	; 35
 13a:	03 c0       	rjmp	.+6      	; 0x142 <__vector_9+0x7c>
		}
		reset_timer2();
	}
	else
	{
		status=sending_dev_id_done;
 13c:	81 e0       	ldi	r24, 0x01	; 1
 13e:	80 93 0d 01 	sts	0x010D, r24
	}
	sending_counter>>=1;
 142:	80 91 02 01 	lds	r24, 0x0102
 146:	90 91 03 01 	lds	r25, 0x0103
 14a:	a0 91 04 01 	lds	r26, 0x0104
 14e:	b0 91 05 01 	lds	r27, 0x0105
 152:	b6 95       	lsr	r27
 154:	a7 95       	ror	r26
 156:	97 95       	ror	r25
 158:	87 95       	ror	r24
 15a:	80 93 02 01 	sts	0x0102, r24
 15e:	90 93 03 01 	sts	0x0103, r25
 162:	a0 93 04 01 	sts	0x0104, r26
 166:	b0 93 05 01 	sts	0x0105, r27
}
 16a:	bf 91       	pop	r27
 16c:	af 91       	pop	r26
 16e:	9f 91       	pop	r25
 170:	8f 91       	pop	r24
 172:	5f 91       	pop	r21
 174:	4f 91       	pop	r20
 176:	3f 91       	pop	r19
 178:	2f 91       	pop	r18
 17a:	0f 90       	pop	r0
 17c:	0f be       	out	0x3f, r0	; 63
 17e:	0f 90       	pop	r0
 180:	1f 90       	pop	r1
 182:	18 95       	reti

00000184 <__vector_13>:


ISR(TIMER1_OVF_vect)
{
 184:	1f 92       	push	r1
 186:	0f 92       	push	r0
 188:	0f b6       	in	r0, 0x3f	; 63
 18a:	0f 92       	push	r0
 18c:	11 24       	eor	r1, r1
 18e:	8f 93       	push	r24
 190:	9f 93       	push	r25
	switch(status)
 192:	80 91 0d 01 	lds	r24, 0x010D
 196:	88 23       	and	r24, r24
 198:	41 f4       	brne	.+16     	; 0x1aa <__vector_13+0x26>
	PORTD ^= (1 << PIND3);
}
//invert tx pin
inline void invert_tx()
{
	PORTD ^= (1 << PIND1);
 19a:	8b b1       	in	r24, 0x0b	; 11
 19c:	92 e0       	ldi	r25, 0x02	; 2
 19e:	89 27       	eor	r24, r25
 1a0:	8b b9       	out	0x0b, r24	; 11
	max_out_off();
}
//invert status led
inline void invert_status()
{
	PORTD ^= (1 << PIND3);
 1a2:	8b b1       	in	r24, 0x0b	; 11
 1a4:	98 e0       	ldi	r25, 0x08	; 8
 1a6:	89 27       	eor	r24, r25
 1a8:	8b b9       	out	0x0b, r24	; 11
			invert_tx();
			invert_status();
			break;
		}
	}
	switch(sending_status)
 1aa:	80 91 00 01 	lds	r24, 0x0100
 1ae:	83 30       	cpi	r24, 0x03	; 3
 1b0:	19 f0       	breq	.+6      	; 0x1b8 <__vector_13+0x34>
 1b2:	84 30       	cpi	r24, 0x04	; 4
 1b4:	71 f4       	brne	.+28     	; 0x1d2 <__vector_13+0x4e>
 1b6:	06 c0       	rjmp	.+12     	; 0x1c4 <__vector_13+0x40>
 1b8:	8b b1       	in	r24, 0x0b	; 11
 1ba:	98 e0       	ldi	r25, 0x08	; 8
 1bc:	89 27       	eor	r24, r25
 1be:	8b b9       	out	0x0b, r24	; 11
	{
		case collision:
		{
			invert_status();
			sending_status=collision2;
 1c0:	84 e0       	ldi	r24, 0x04	; 4
 1c2:	05 c0       	rjmp	.+10     	; 0x1ce <__vector_13+0x4a>
 1c4:	8b b1       	in	r24, 0x0b	; 11
 1c6:	98 e0       	ldi	r25, 0x08	; 8
 1c8:	89 27       	eor	r24, r25
 1ca:	8b b9       	out	0x0b, r24	; 11
			break;
		}
		case collision2:
		{
			invert_status();
			sending_status=unknown;
 1cc:	82 e0       	ldi	r24, 0x02	; 2
 1ce:	80 93 00 01 	sts	0x0100, r24
			break;
		}
	}
}
 1d2:	9f 91       	pop	r25
 1d4:	8f 91       	pop	r24
 1d6:	0f 90       	pop	r0
 1d8:	0f be       	out	0x3f, r0	; 63
 1da:	0f 90       	pop	r0
 1dc:	1f 90       	pop	r1
 1de:	18 95       	reti

000001e0 <__vector_20>:
		send_update(stat);         //initiate sending machine
	}
}

ISR(USART_TX_vect)
{
 1e0:	1f 92       	push	r1
 1e2:	0f 92       	push	r0
 1e4:	0f b6       	in	r0, 0x3f	; 63
 1e6:	0f 92       	push	r0
 1e8:	11 24       	eor	r1, r1
 1ea:	8f 93       	push	r24
 1ec:	9f 93       	push	r25
	switch(sending_status)
 1ee:	80 91 00 01 	lds	r24, 0x0100
 1f2:	86 30       	cpi	r24, 0x06	; 6
 1f4:	19 f0       	breq	.+6      	; 0x1fc <__vector_20+0x1c>
 1f6:	87 30       	cpi	r24, 0x07	; 7
 1f8:	a9 f4       	brne	.+42     	; 0x224 <__vector_20+0x44>
 1fa:	0b c0       	rjmp	.+22     	; 0x212 <__vector_20+0x32>
	{
		case first_portion_sent:
		{
			sending_status=second_portion_sent;
 1fc:	87 e0       	ldi	r24, 0x07	; 7
 1fe:	80 93 00 01 	sts	0x0100, r24
			UDR0=sending_buffer^dev_id;
 202:	90 91 0c 01 	lds	r25, 0x010C
 206:	80 91 0e 01 	lds	r24, 0x010E
 20a:	89 27       	eor	r24, r25
 20c:	80 93 c6 00 	sts	0x00C6, r24
 210:	09 c0       	rjmp	.+18     	; 0x224 <__vector_20+0x44>
			break;
		}
		case second_portion_sent:
		{
			sending_status=unknown;
 212:	82 e0       	ldi	r24, 0x02	; 2
 214:	80 93 00 01 	sts	0x0100, r24
	PORTC &= ~(1 << PINC4);
}
//disable usart tx clock and interrupt on tx-end
inline void usart_disable_tx()
{
	UCSR0B&= ~((1<<TXCIE0) | (1 <<TXEN0));
 218:	80 91 c1 00 	lds	r24, 0x00C1
 21c:	87 7b       	andi	r24, 0xB7	; 183
 21e:	80 93 c1 00 	sts	0x00C1, r24
{
	PORTC |= (1 << PINC4);
}
inline void max_out_off()
{
	PORTC &= ~(1 << PINC4);
 222:	44 98       	cbi	0x08, 4	; 8
			output_off();
			break;
		}

	}
}
 224:	9f 91       	pop	r25
 226:	8f 91       	pop	r24
 228:	0f 90       	pop	r0
 22a:	0f be       	out	0x3f, r0	; 63
 22c:	0f 90       	pop	r0
 22e:	1f 90       	pop	r1
 230:	18 95       	reti

00000232 <__vector_18>:

ISR(USART_RX_vect)
{
 232:	1f 92       	push	r1
 234:	0f 92       	push	r0
 236:	0f b6       	in	r0, 0x3f	; 63
 238:	0f 92       	push	r0
 23a:	11 24       	eor	r1, r1
 23c:	8f 93       	push	r24
 23e:	9f 93       	push	r25
	switch(sending_status)
 240:	80 91 00 01 	lds	r24, 0x0100
 244:	81 30       	cpi	r24, 0x01	; 1
 246:	19 f0       	breq	.+6      	; 0x24e <__vector_18+0x1c>
 248:	85 30       	cpi	r24, 0x05	; 5
 24a:	41 f5       	brne	.+80     	; 0x29c <__vector_18+0x6a>
 24c:	0e c0       	rjmp	.+28     	; 0x26a <__vector_18+0x38>
	{
		case sending_dev_id_done:
		{
			if( ref == UDR0 )
 24e:	90 91 0b 01 	lds	r25, 0x010B
 252:	80 91 c6 00 	lds	r24, 0x00C6
 256:	98 17       	cp	r25, r24
 258:	e1 f4       	brne	.+56     	; 0x292 <__vector_18+0x60>
	max_out_off();
}
//invert status led
inline void invert_status()
{
	PORTD ^= (1 << PIND3);
 25a:	8b b1       	in	r24, 0x0b	; 11
 25c:	98 e0       	ldi	r25, 0x08	; 8
 25e:	89 27       	eor	r24, r25
 260:	8b b9       	out	0x0b, r24	; 11
			{
				invert_status();	
				sending_status=receiveing_first_ok;
 262:	85 e0       	ldi	r24, 0x05	; 5
 264:	80 93 00 01 	sts	0x0100, r24
 268:	19 c0       	rjmp	.+50     	; 0x29c <__vector_18+0x6a>
			}
			break;
		}
		case receiveing_first_ok:
		{
			if(ref == UDR0)
 26a:	90 91 0b 01 	lds	r25, 0x010B
 26e:	80 91 c6 00 	lds	r24, 0x00C6
 272:	98 17       	cp	r25, r24
 274:	71 f4       	brne	.+28     	; 0x292 <__vector_18+0x60>
			{
				sending_status=first_portion_sent;
 276:	86 e0       	ldi	r24, 0x06	; 6
 278:	80 93 00 01 	sts	0x0100, r24
{
	UCSR0B&= ~((1<<TXCIE0) | (1 <<TXEN0));
}
inline void usart_enable_tx()
{
	UCSR0B|= (1<<TXCIE0) | (1 <<TXEN0);
 27c:	80 91 c1 00 	lds	r24, 0x00C1
 280:	88 64       	ori	r24, 0x48	; 72
 282:	80 93 c1 00 	sts	0x00C1, r24
	UCSR0B &= ~((1<<RXCIE0) | (1<<RXEN0));
	PORTC  |= (1 << PINC5);
}
inline void max_out_on()
{
	PORTC |= (1 << PINC4);
 286:	44 9a       	sbi	0x08, 4	; 8
				output_on();
				UDR0=sending_buffer;
 288:	80 91 0c 01 	lds	r24, 0x010C
 28c:	80 93 c6 00 	sts	0x00C6, r24
 290:	05 c0       	rjmp	.+10     	; 0x29c <__vector_18+0x6a>
			}
			else
			{
				sending_status=unknown;
 292:	82 e0       	ldi	r24, 0x02	; 2
 294:	80 93 00 01 	sts	0x0100, r24
				old_pin_status=0;
 298:	10 92 01 01 	sts	0x0101, r1
			}
			break;
		}

	}
}
 29c:	9f 91       	pop	r25
 29e:	8f 91       	pop	r24
 2a0:	0f 90       	pop	r0
 2a2:	0f be       	out	0x3f, r0	; 63
 2a4:	0f 90       	pop	r0
 2a6:	1f 90       	pop	r1
 2a8:	18 95       	reti

000002aa <init_io>:



void init_io()
{
	DDRB=0;
 2aa:	14 b8       	out	0x04, r1	; 4
	PORTB= (1<<PINB3) | (1<<PINB4) | (1<<PINB5);  //enable input pull-ups
 2ac:	88 e3       	ldi	r24, 0x38	; 56
 2ae:	85 b9       	out	0x05, r24	; 5

	DDRC = (1<<PINC4) | (1<< PINC5);              //enable max485 contol lines
 2b0:	90 e3       	ldi	r25, 0x30	; 48
 2b2:	97 b9       	out	0x07, r25	; 7
	PORTC= (1<<PINC0) | (1<<PINC1);               //enable input pull-ups
 2b4:	83 e0       	ldi	r24, 0x03	; 3
 2b6:	88 b9       	out	0x08, r24	; 8

	DDRD = (1 << PIND1) | (1 << PIND3);           //enabe status led control and tx line
 2b8:	8a e0       	ldi	r24, 0x0A	; 10
 2ba:	8a b9       	out	0x0a, r24	; 10
	PORTD= (1 << PIND4) | (1 << PIND5);           //enable input pull-ups		
 2bc:	9b b9       	out	0x0b, r25	; 11
}
 2be:	08 95       	ret

000002c0 <init_timer>:
void init_timer()
{
	//timer0 - about 244Hz  - read inputs
	TIMSK0=1<<TOIE0;		
 2c0:	91 e0       	ldi	r25, 0x01	; 1
 2c2:	90 93 6e 00 	sts	0x006E, r25
	TCCR0B= (1<<CS02) | (1<<CS00);		
 2c6:	85 e0       	ldi	r24, 0x05	; 5
 2c8:	85 bd       	out	0x25, r24	; 37
	//timer1 - about 0.95Hz - status led
	TCCR1B= 1<<CS12;
 2ca:	84 e0       	ldi	r24, 0x04	; 4
 2cc:	80 93 81 00 	sts	0x0081, r24
	TIMSK1= 1<<TOIE1;	
 2d0:	90 93 6f 00 	sts	0x006F, r25
	//timer2 - USART bitbang 16e6/38400=8*52	
	TCCR2B= (1<<CS21);
 2d4:	82 e0       	ldi	r24, 0x02	; 2
 2d6:	80 93 b1 00 	sts	0x00B1, r24
	
}
 2da:	08 95       	ret

000002dc <init_usart>:
}

void init_usart()   //only enables USART, but rx and tx clock are stopped and MAX485 i/o disabled
{
//speed 38400
	UBRR0H=0;
 2dc:	10 92 c5 00 	sts	0x00C5, r1
	UBRR0L=25;
 2e0:	89 e1       	ldi	r24, 0x19	; 25
 2e2:	80 93 c4 00 	sts	0x00C4, r24
//8bit 1 stopbit no parity
	UCSR0C= (1<<UCSZ01) | (1<<UCSZ00);
 2e6:	86 e0       	ldi	r24, 0x06	; 6
 2e8:	80 93 c2 00 	sts	0x00C2, r24

}
 2ec:	08 95       	ret

000002ee <current_status>:

uint8_t current_status()   //read all input pins. 7th bit is always 1
{
	const uint8_t pinsb=(PINB & ( (1<<PINB3) | (1<<PINB4) | (1<<PINB5) ) )<<1;
 2ee:	93 b1       	in	r25, 0x03	; 3
	const uint8_t pinsc= PINC & ( (1<<PINC0) | (1<<PINC1)                );
 2f0:	86 b1       	in	r24, 0x06	; 6
	const uint8_t pinsd=(PIND & ( (1<<PIND4) | (1<<PIND5)              ) )>>1;
 2f2:	29 b1       	in	r18, 0x09	; 9
 2f4:	83 70       	andi	r24, 0x03	; 3
 2f6:	80 68       	ori	r24, 0x80	; 128
 2f8:	98 73       	andi	r25, 0x38	; 56
 2fa:	99 0f       	add	r25, r25
 2fc:	89 2b       	or	r24, r25
 2fe:	30 e0       	ldi	r19, 0x00	; 0
 300:	20 73       	andi	r18, 0x30	; 48
 302:	30 70       	andi	r19, 0x00	; 0
 304:	35 95       	asr	r19
 306:	27 95       	ror	r18

	return pinsb | pinsc | pinsd | (1<<7);
}
 308:	82 2b       	or	r24, r18
 30a:	08 95       	ret

0000030c <send_update>:

void send_update(uint8_t stat)
{
 30c:	98 2f       	mov	r25, r24
	if(sending_status!=unknown)
 30e:	80 91 00 01 	lds	r24, 0x0100
 312:	82 30       	cpi	r24, 0x02	; 2
 314:	91 f5       	brne	.+100    	; 0x37a <send_update+0x6e>
	{
		return;
	}
	sending_buffer=stat;
 316:	90 93 0c 01 	sts	0x010C, r25
	PORTC &= ~(1 << PINC4);
}
//disable usart tx clock and interrupt on tx-end
inline void usart_disable_tx()
{
	UCSR0B&= ~((1<<TXCIE0) | (1 <<TXEN0));
 31a:	80 91 c1 00 	lds	r24, 0x00C1
 31e:	87 7b       	andi	r24, 0xB7	; 183
 320:	80 93 c1 00 	sts	0x00C1, r24
	PORTD |= (1 << PIND3);
}
//power off tx led
inline void tx_off()
{
	PORTD &= ~(1 << PIND1);
 324:	59 98       	cbi	0x0b, 1	; 11
	
	usart_disable_tx();
	tx_off();
	const uint32_t tref=ref;
 326:	80 91 0b 01 	lds	r24, 0x010B
 32a:	90 e0       	ldi	r25, 0x00	; 0
 32c:	a0 e0       	ldi	r26, 0x00	; 0
 32e:	b0 e0       	ldi	r27, 0x00	; 0
	sendbuf=0b00000000000000000000010000000001 | (tref<<1) | (tref <<11);
 330:	9c 01       	movw	r18, r24
 332:	ad 01       	movw	r20, r26
 334:	7b e0       	ldi	r23, 0x0B	; 11
 336:	22 0f       	add	r18, r18
 338:	33 1f       	adc	r19, r19
 33a:	44 1f       	adc	r20, r20
 33c:	55 1f       	adc	r21, r21
 33e:	7a 95       	dec	r23
 340:	d1 f7       	brne	.-12     	; 0x336 <send_update+0x2a>
 342:	88 0f       	add	r24, r24
 344:	99 1f       	adc	r25, r25
 346:	aa 1f       	adc	r26, r26
 348:	bb 1f       	adc	r27, r27
 34a:	28 2b       	or	r18, r24
 34c:	39 2b       	or	r19, r25
 34e:	4a 2b       	or	r20, r26
 350:	5b 2b       	or	r21, r27
 352:	21 60       	ori	r18, 0x01	; 1
 354:	34 60       	ori	r19, 0x04	; 4
 356:	20 93 07 01 	sts	0x0107, r18
 35a:	30 93 08 01 	sts	0x0108, r19
 35e:	40 93 09 01 	sts	0x0109, r20
 362:	50 93 0a 01 	sts	0x010A, r21
	tx_off();
}

inline void reset_timer2()
{
	TCNT2=255-42;
 366:	85 ed       	ldi	r24, 0xD5	; 213
 368:	80 93 b2 00 	sts	0x00B2, r24
	GTCCR |= 1<<PSRASY;	
 36c:	83 b5       	in	r24, 0x23	; 35
 36e:	82 60       	ori	r24, 0x02	; 2
 370:	83 bd       	out	0x23, r24	; 35
}

inline void start_timer2()
{
	reset_timer2();
	TIMSK2 = 1<< TOIE2;	
 372:	81 e0       	ldi	r24, 0x01	; 1
 374:	80 93 70 00 	sts	0x0070, r24
	TIFR2 |= 1<<TOV2;	
 378:	b8 9a       	sbi	0x17, 0	; 23
 37a:	08 95       	ret

0000037c <__vector_16>:
		}
	}
}

ISR(TIMER0_OVF_vect)
{
 37c:	1f 92       	push	r1
 37e:	0f 92       	push	r0
 380:	0f b6       	in	r0, 0x3f	; 63
 382:	0f 92       	push	r0
 384:	11 24       	eor	r1, r1
 386:	1f 93       	push	r17
 388:	2f 93       	push	r18
 38a:	3f 93       	push	r19
 38c:	4f 93       	push	r20
 38e:	5f 93       	push	r21
 390:	6f 93       	push	r22
 392:	7f 93       	push	r23
 394:	8f 93       	push	r24
 396:	9f 93       	push	r25
 398:	af 93       	push	r26
 39a:	bf 93       	push	r27
 39c:	ef 93       	push	r30
 39e:	ff 93       	push	r31
	const uint8_t stat=current_status();
 3a0:	0e 94 77 01 	call	0x2ee	; 0x2ee <current_status>
 3a4:	18 2f       	mov	r17, r24
	if(stat!=old_pin_status)		   //if status changed since last check
 3a6:	80 91 01 01 	lds	r24, 0x0101
 3aa:	18 17       	cp	r17, r24
 3ac:	39 f0       	breq	.+14     	; 0x3bc <__vector_16+0x40>
	{
		old_pin_status=current_status();
 3ae:	0e 94 77 01 	call	0x2ee	; 0x2ee <current_status>
 3b2:	80 93 01 01 	sts	0x0101, r24
		send_update(stat);         //initiate sending machine
 3b6:	81 2f       	mov	r24, r17
 3b8:	0e 94 86 01 	call	0x30c	; 0x30c <send_update>
	}
}
 3bc:	ff 91       	pop	r31
 3be:	ef 91       	pop	r30
 3c0:	bf 91       	pop	r27
 3c2:	af 91       	pop	r26
 3c4:	9f 91       	pop	r25
 3c6:	8f 91       	pop	r24
 3c8:	7f 91       	pop	r23
 3ca:	6f 91       	pop	r22
 3cc:	5f 91       	pop	r21
 3ce:	4f 91       	pop	r20
 3d0:	3f 91       	pop	r19
 3d2:	2f 91       	pop	r18
 3d4:	1f 91       	pop	r17
 3d6:	0f 90       	pop	r0
 3d8:	0f be       	out	0x3f, r0	; 63
 3da:	0f 90       	pop	r0
 3dc:	1f 90       	pop	r1
 3de:	18 95       	reti

000003e0 <init_config>:
}

void init_config()
{
//read device id and it's crc
	dev_id=eeprom_read_byte(&mac);
 3e0:	80 e0       	ldi	r24, 0x00	; 0
 3e2:	90 e0       	ldi	r25, 0x00	; 0
 3e4:	0e 94 20 02 	call	0x440	; 0x440 <__eerd_byte_m168p>
 3e8:	80 93 0e 01 	sts	0x010E, r24
	const uint8_t cfgctrl=eeprom_read_byte(&mac_crc);
 3ec:	81 e0       	ldi	r24, 0x01	; 1
 3ee:	90 e0       	ldi	r25, 0x00	; 0
 3f0:	0e 94 20 02 	call	0x440	; 0x440 <__eerd_byte_m168p>
	PORTD ^= (1 << PIND1);
}
//power on status led
inline void status_on()
{
	PORTD |= (1 << PIND3);
 3f4:	5b 9a       	sbi	0x0b, 3	; 11

    status_on();
//if id matches crc
	if(dev_id == (cfgctrl ^ 0b10101010))
 3f6:	20 91 0e 01 	lds	r18, 0x010E
 3fa:	9a ea       	ldi	r25, 0xAA	; 170
 3fc:	98 27       	eor	r25, r24
 3fe:	29 17       	cp	r18, r25
 400:	a9 f4       	brne	.+42     	; 0x42c <init_config+0x4c>
	{
		
		ref=( ( (1<<(dev_id) ) <<1) -1 );
 402:	80 91 0e 01 	lds	r24, 0x010E
 406:	21 e0       	ldi	r18, 0x01	; 1
 408:	30 e0       	ldi	r19, 0x00	; 0
 40a:	02 c0       	rjmp	.+4      	; 0x410 <init_config+0x30>
 40c:	22 0f       	add	r18, r18
 40e:	33 1f       	adc	r19, r19
 410:	8a 95       	dec	r24
 412:	e2 f7       	brpl	.-8      	; 0x40c <init_config+0x2c>
 414:	22 0f       	add	r18, r18
 416:	21 50       	subi	r18, 0x01	; 1
 418:	20 93 0b 01 	sts	0x010B, r18
		dev_id_shift=dev_id<<5;
 41c:	80 91 0e 01 	lds	r24, 0x010E
 420:	82 95       	swap	r24
 422:	88 0f       	add	r24, r24
 424:	80 7e       	andi	r24, 0xE0	; 224
 426:	80 93 06 01 	sts	0x0106, r24
 42a:	08 95       	ret
	PORTC &= ~(1 << PINC4);
}
//disable usart tx clock and interrupt on tx-end
inline void usart_disable_tx()
{
	UCSR0B&= ~((1<<TXCIE0) | (1 <<TXEN0));
 42c:	80 91 c1 00 	lds	r24, 0x00C1
 430:	87 7b       	andi	r24, 0xB7	; 183
 432:	80 93 c1 00 	sts	0x00C1, r24
{
	PORTC |= (1 << PINC4);
}
inline void max_out_off()
{
	PORTC &= ~(1 << PINC4);
 436:	44 98       	cbi	0x08, 4	; 8
	PORTD |= (1 << PIND3);
}
//power off tx led
inline void tx_off()
{
	PORTD &= ~(1 << PIND1);
 438:	59 98       	cbi	0x0b, 1	; 11
	}
	else
	{	
		//blinking tx and status leds one-by-one
		tx_mode_regular();		     				
		status=garbaged_config;	
 43a:	10 92 0d 01 	sts	0x010D, r1
 43e:	08 95       	ret

00000440 <__eerd_byte_m168p>:
 440:	f9 99       	sbic	0x1f, 1	; 31
 442:	fe cf       	rjmp	.-4      	; 0x440 <__eerd_byte_m168p>
 444:	92 bd       	out	0x22, r25	; 34
 446:	81 bd       	out	0x21, r24	; 33
 448:	f8 9a       	sbi	0x1f, 0	; 31
 44a:	99 27       	eor	r25, r25
 44c:	80 b5       	in	r24, 0x20	; 32
 44e:	08 95       	ret

00000450 <_exit>:
 450:	f8 94       	cli

00000452 <__stop_program>:
 452:	ff cf       	rjmp	.-2      	; 0x452 <__stop_program>
