INFO: [VRFC 10-2263] Analyzing Verilog file "/home/abhishek/Verilog/Processor/Processor.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/abhishek/Verilog/Processor/Processor.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/abhishek/Verilog/Processor/Processor.srcs/sources_1/new/JumpLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpTarget
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/abhishek/Verilog/Processor/Processor.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/abhishek/Verilog/Processor/Processor.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/abhishek/Verilog/Processor/Processor.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/abhishek/Verilog/Processor/Processor.srcs/sources_1/new/BranchLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchTarget
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/abhishek/Verilog/Processor/Processor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/abhishek/Verilog/Processor/Processor.srcs/sources_1/new/RV32I_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_CPU
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [/home/abhishek/Verilog/Processor/Processor.srcs/sources_1/new/RV32I_CPU.v:142]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/abhishek/Verilog/Processor/Processor.srcs/sources_1/new/RV32I_CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_CPU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/abhishek/Verilog/Processor/Processor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
