(S (PP (IN In) (NP (DT this) (NN work))) (, ,) (NP (PRP we)) (VP (VBP propose) (NP (DT an) (NN architecture) (CC and) (NN methodology)) (S (VP (TO to) (VP (VB design) (NP (NML (NN hardware) (HYPH /) (NN software)) (NNS systems)) (PP (IN for) (NP (NP (NML (JJ high) (HYPH -) (NN performance)) (VBN embedded) (NN computing)) (PP (IN on) (NP (NNP FPGA))))))))) (. .))
(S (NP (DT The) (NN hardware) (NN side)) (VP (VBZ is) (VP (VBN based) (PP (IN on) (NP (NP (DT a) (NML (JJ many) (HYPH -) (NN core)) (NN architecture)) (SBAR (WHNP (WP$ whose) (NML (NN design))) (S (VP (VBZ is) (VP (VBN generated) (PP (ADVP (RB automatically)) (VBN given) (NP (NP (DT a) (NN set)) (PP (IN of) (NP (JJ architectural) (NNS parameters))))))))))))) (. .))
(S (NP (CC Both) (NP (DT the) (NN architecture)) (CC and) (NP (DT the) (NN methodology))) (VP (VBD were) (VP (VBN evaluated) (S (VP (VBG running) (NP (NP (JJ dense) (NN matrix) (NN multiplication)) (CC and) (NP (JJ sparse) (NML (NN matrix) (HYPH -) (NN vector)) (NN multiplication))) (PP (IN on) (NP (DT a) (NML (NML (NN ZYNQ) (HYPH -) (CD 7020)) (NNP FPGA)) (NN platform))))))) (. .))
(S (NP (DT The) (NNS results)) (VP (VBP show) (SBAR (IN that) (S (S (VP (VBG using) (NP (NP (DT a) (NML (NN system) (HYPH -) (NN level)) (NN design)) (PP (IN of) (NP (DT the) (NN system)))))) (VP (VP (VBZ avoids) (NP (JJ complex) (NN hardware) (NN design))) (CC and) (ADVP (RB still)) (VP (VBZ provides) (NP (JJ good) (NN performance) (NNS results))))))) (. .))
