# Matrix Multiplier on $GF(2^{8})$
> **System Semiconductor Design**

ë³¸ í”„ë¡œì íŠ¸ëŠ” **Galois Field $GF(2^{8})$**ë¥¼ í™œìš©í•œ Matrix Multiplierë¥¼ ì„¤ê³„í•˜ê³  ê²€ì¦í•˜ëŠ” ê²ƒì„ ëª©í‘œë¡œ í•œë‹¤. í•˜ë“œì›¨ì–´ ì„¤ê³„ ì „ ì•Œê³ ë¦¬ì¦˜ì˜ ìœ íš¨ì„±ì„ ê²€ì¦í•˜ê¸° ìœ„í•´ Pythonì„ í™œìš©í•˜ì˜€ìœ¼ë©°, ìµœì¢…ì ìœ¼ë¡œ Verilogë¥¼ í†µí•´ í•˜ë“œì›¨ì–´ ëª¨ë“ˆì„ êµ¬í˜„í•˜ì˜€ë‹¤.

---

## ğŸ“Œ Project Overview
ì´ í•˜ë“œì›¨ì–´ëŠ” (1x4) í–‰ë ¬ê³¼ (4x1) í–‰ë ¬ì˜ ê³±ì…ˆì„ $GF(2^{8})$ ì—°ì‚°ì„ ê¸°ë°˜ìœ¼ë¡œ ìˆ˜í–‰í•œë‹¤.

* **ì…ë ¥**: 8-bit Multiplicand(A), 8-bit Multiplier(B), Reset, Clock
* **ì¶œë ¥**: 8-bit Product
* **íŠ¹ì§•**: Carry-less Multiplication ë° Reducing Polynomialì„ í™œìš©í•œ Modulo ì—°ì‚°

---

## ğŸ“– Mathematical Theory

### 1. Galois Field $GF(2^{8})$ Arithmetic
* **Addition/Subtraction**: Bitwise XOR ì—°ì‚°ì„ í†µí•´ ìˆ˜í–‰ë©ë‹ˆë‹¤.
* **Multiplication**: Carry-less multiplication ë°©ì‹ì„ ì‚¬ìš©í•˜ë©°, ì°¨ìˆ˜ë¥¼ ë‚®ì¶”ê¸° ìœ„í•´ Modulo ì—°ì‚°ì„ ìˆ˜í–‰í•©ë‹ˆë‹¤.

### 2. Reducing Polynomial
ì—°ì‚° ê²°ê³¼ê°€ 8-bitë¥¼ ì´ˆê³¼í•  ê²½ìš°, ì•„ë˜ì˜ Reducing Polynomialì„ ì‚¬ìš©í•˜ì—¬ ì°¨ìˆ˜ë¥¼ ì œí•œí•©ë‹ˆë‹¤:
$$X^{8} = X^{4} + X^{3} + X + 1$$
ì´ëŠ” 2ì§„ìˆ˜ `0001_1011` (16ì§„ìˆ˜ `0x1B`)ì— í•´ë‹¹í•˜ë©°, ì´ë¥¼ XOR ì—°ì‚°í•˜ì—¬ ë¹„íŠ¸ë¥¼ ì¤„ì…ë‹ˆë‹¤.



---

## ğŸ’» Implementation Details

### 1. Functional Verification (Python)
* Google Colab í™˜ê²½ì—ì„œ `gf8_mul` ë° `matrix_multiplier_gf8` í•¨ìˆ˜ë¥¼ ì‘ì„±í•˜ì˜€ìŠµë‹ˆë‹¤.
* í•˜ë“œì›¨ì–´ ì„¤ê³„ ì „ ê³¨ë“  ë°ì´í„°ë¥¼ ìƒì„±í•˜ì—¬ Verilog ì‹œë®¬ë ˆì´ì…˜ ê²°ê³¼ì™€ ë¹„êµ ê²€ì¦í•˜ì˜€ìŠµë‹ˆë‹¤.

### 2. Hardware Design (Verilog)
* **`GF8_Multiplier`**: Carry-less multiplication ë° `0x1B` ê¸°ë°˜ì˜ overflow ì²˜ë¦¬ë¥¼ ë‹´ë‹¹í•˜ëŠ” í•µì‹¬ ëª¨ë“ˆì…ë‹ˆë‹¤.
* **`Matrix_Multiplier_GF8`**: ì…ë ¥ì„ 4ë²ˆì— ë‚˜ëˆ„ì–´ ë°›ì•„ ìˆœì°¨ì ìœ¼ë¡œ ì—°ì‚°í•˜ê³  ìµœì¢… ê²°ê³¼ë¥¼ ë„ì¶œí•˜ëŠ” Top-level ëª¨ë“ˆì…ë‹ˆë‹¤. ë™ê¸°ì‹ ë™ì‘ì„ ìœ„í•´ Clockê³¼ Active Low Reset ì‹ í˜¸ë¥¼ ì‚¬ìš©í•©ë‹ˆë‹¤.

---

## ğŸ“‚ Directory Structure
* **`version1/`**: í–‰ë ¬ ê³±ì…ˆê¸° í•µì‹¬ ë¡œì§ ë° í…ŒìŠ¤íŠ¸ë²¤ì¹˜
    * `GF8_Multiplier.v`: 8ë¹„íŠ¸ ê°ˆë£¨ì•„ í•„ë“œ ê³±ì…ˆê¸°
    * `Matrix_Multiplier_GF8.v`: í–‰ë ¬ ê³±ì…ˆê¸° ìµœìƒìœ„ ëª¨ë“ˆ
    * `tb_Matrix_Multiplier_GF8.v`: ê²€ì¦ìš© í…ŒìŠ¤íŠ¸ë²¤ì¹˜
* **`version2/`**: Logicì„ ë³´ë‹¤ ë‹¨ìˆœíˆ í•œ ëª¨ë“ˆ
    * `CarrylessMultiplier.v`
    * `GaloisMultiplier.v`

---

## ğŸ“Š Simulation Results
ModelSimì„ ì‚¬ìš©í•˜ì—¬ 6ê°€ì§€ Golden Test Case ë° Reset ë™ì‘ì„ ê²€ì¦í•˜ì˜€ë‹¤.

* **Golden Case Verification**: ê³¼ì œì—ì„œ ì£¼ì–´ì§„ ë°ì´í„°ë¥¼ í†µí•´ `0x47`, `0x87` ë“± ì •í™•í•œ ê²°ê³¼ ë„ì¶œì„ í™•ì¸í•˜ì˜€ìŠµë‹ˆë‹¤.
* **Reset Verification**: Negative edge Reset ì‹œ ì¦‰ì‹œ ì¶œë ¥ì´ `0x00`ìœ¼ë¡œ ì´ˆê¸°í™”ë˜ëŠ” ê²ƒì„ í™•ì¸í•˜ì—¬ ì•ˆì •ì„±ì„ ê²€ì¦í•˜ì˜€ìŠµë‹ˆë‹¤.
* **Accuracy**: ëª¨ë“  í…ŒìŠ¤íŠ¸ ì¼€ì´ìŠ¤ì—ì„œ Python ê²°ê³¼ê°’ê³¼ Verilog ì‹œë®¬ë ˆì´ì…˜ ê²°ê³¼ê°’ì´ 100% ì¼ì¹˜í•¨ì„ í™•ì¸í•˜ì˜€ìŠµë‹ˆë‹¤.

---

## ğŸ‘¤ Author
* **ì´ë¦„**: ë°•ê·œí˜¸ (Park Gyu-ho)
* **ì†Œì†**: ì—°ì„¸ëŒ€í•™êµ (Yonsei University) | HAI Lab í•™ë¶€ ì¸í„´

---

## ğŸ“š References
* Finite Field Arithmetic (Wikipedia)
* Galois Field (Wiktionary)
