{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682840230871 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682840230871 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 30 00:37:10 2023 " "Processing started: Sun Apr 30 00:37:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682840230871 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682840230871 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off robsmult -c robsmult " "Command: quartus_map --read_settings_files=on --write_settings_files=off robsmult -c robsmult" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682840230871 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682840231360 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682840231360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upc_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file upc_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 upcreg " "Found entity 1: upcreg" {  } { { "upc_reg.sv" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 1/upc_reg.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682840238646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682840238646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.sv" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 1/rom.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682840238647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682840238647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "robsmult.sv 1 1 " "Found 1 design units, including 1 entities, in source file robsmult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 robsmult " "Found entity 1: robsmult" {  } { { "robsmult.sv" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 1/robsmult.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682840238648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682840238648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "robs_data_path.sv 1 1 " "Found 1 design units, including 1 entities, in source file robs_data_path.sv" { { "Info" "ISGN_ENTITY_NAME" "1 robs_datapath " "Found entity 1: robs_datapath" {  } { { "robs_data_path.sv" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 1/robs_data_path.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682840238651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682840238651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "robs_control_unit_micro.sv 1 1 " "Found 1 design units, including 1 entities, in source file robs_control_unit_micro.sv" { { "Info" "ISGN_ENTITY_NAME" "1 robs_control_unit_micro " "Found entity 1: robs_control_unit_micro" {  } { { "robs_control_unit_micro.sv" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 1/robs_control_unit_micro.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682840238652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682840238652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "right_shift_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file right_shift_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 right_shift_register " "Found entity 1: right_shift_register" {  } { { "right_shift_register.sv" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 1/right_shift_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682840238653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682840238653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_hl.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_hl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_hl " "Found entity 1: register_hl" {  } { { "register_hl.sv" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 1/register_hl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682840238655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682840238655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 1/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682840238656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682840238656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux5 " "Found entity 1: mux5" {  } { { "mux5.sv" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 1/mux5.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682840238657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682840238657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.sv" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 1/mux3.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682840238658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682840238658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 1/mux2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682840238659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682840238659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_down.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter_down.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_down " "Found entity 1: counter_down" {  } { { "counter_down.sv" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 1/counter_down.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682840238660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682840238660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.sv 1 1 " "Found 1 design units, including 1 entities, in source file addsub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "addsub.sv" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 1/addsub.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682840238662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682840238662 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "robsmult " "Elaborating entity \"robsmult\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682840238687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "robs_control_unit_micro robs_control_unit_micro:cu " "Elaborating entity \"robs_control_unit_micro\" for hierarchy \"robs_control_unit_micro:cu\"" {  } { { "robsmult.sv" "cu" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 1/robsmult.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682840238714 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done robs_control_unit_micro.sv(29) " "Inferred latch for \"done\" at robs_control_unit_micro.sv(29)" {  } { { "robs_control_unit_micro.sv" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 1/robs_control_unit_micro.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682840238716 "|robsmult|robs_control_unit_micro:cu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcreg robs_control_unit_micro:cu\|upcreg:upc_reg " "Elaborating entity \"upcreg\" for hierarchy \"robs_control_unit_micro:cu\|upcreg:upc_reg\"" {  } { { "robs_control_unit_micro.sv" "upc_reg" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 1/robs_control_unit_micro.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682840238722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5 robs_control_unit_micro:cu\|mux5:cs_mux " "Elaborating entity \"mux5\" for hierarchy \"robs_control_unit_micro:cu\|mux5:cs_mux\"" {  } { { "robs_control_unit_micro.sv" "cs_mux" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 1/robs_control_unit_micro.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682840238727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom robs_control_unit_micro:cu\|rom:control_memory " "Elaborating entity \"rom\" for hierarchy \"robs_control_unit_micro:cu\|rom:control_memory\"" {  } { { "robs_control_unit_micro.sv" "control_memory" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 1/robs_control_unit_micro.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682840238732 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 rom.sv(6) " "Net \"mem.data_a\" at rom.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "rom.sv" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 1/rom.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1682840238734 "|robsmult|robs_control_unit_micro:cu|rom:control_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 rom.sv(6) " "Net \"mem.waddr_a\" at rom.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "rom.sv" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 1/rom.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1682840238734 "|robsmult|robs_control_unit_micro:cu|rom:control_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 rom.sv(6) " "Net \"mem.we_a\" at rom.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "rom.sv" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 1/rom.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1682840238735 "|robsmult|robs_control_unit_micro:cu|rom:control_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "robs_datapath robs_datapath:dp " "Elaborating entity \"robs_datapath\" for hierarchy \"robs_datapath:dp\"" {  } { { "robsmult.sv" "dp" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 1/robsmult.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682840238739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register robs_datapath:dp\|register:reg_y " "Elaborating entity \"register\" for hierarchy \"robs_datapath:dp\|register:reg_y\"" {  } { { "robs_data_path.sv" "reg_y" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 1/robs_data_path.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682840238746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_hl robs_datapath:dp\|register_hl:reg_r " "Elaborating entity \"register_hl\" for hierarchy \"robs_datapath:dp\|register_hl:reg_r\"" {  } { { "robs_data_path.sv" "reg_r" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 1/robs_data_path.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682840238753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_shift_register robs_datapath:dp\|right_shift_register:sign_ext " "Elaborating entity \"right_shift_register\" for hierarchy \"robs_datapath:dp\|right_shift_register:sign_ext\"" {  } { { "robs_data_path.sv" "sign_ext" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 1/robs_data_path.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682840238759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 robs_datapath:dp\|mux2:mux_x " "Elaborating entity \"mux2\" for hierarchy \"robs_datapath:dp\|mux2:mux_x\"" {  } { { "robs_data_path.sv" "mux_x" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 1/robs_data_path.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682840238766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 robs_datapath:dp\|mux3:mux_rh " "Elaborating entity \"mux3\" for hierarchy \"robs_datapath:dp\|mux3:mux_rh\"" {  } { { "robs_data_path.sv" "mux_rh" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 1/robs_data_path.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682840238771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub robs_datapath:dp\|addsub:addsub " "Elaborating entity \"addsub\" for hierarchy \"robs_datapath:dp\|addsub:addsub\"" {  } { { "robs_data_path.sv" "addsub" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 1/robs_data_path.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682840238777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_down robs_datapath:dp\|counter_down:decrement8 " "Elaborating entity \"counter_down\" for hierarchy \"robs_datapath:dp\|counter_down:decrement8\"" {  } { { "robs_data_path.sv" "decrement8" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 1/robs_data_path.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682840238782 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter_down.sv(14) " "Verilog HDL assignment warning at counter_down.sv(14): truncated value with size 32 to match size of target (8)" {  } { { "counter_down.sv" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 1/counter_down.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682840238782 "|robsmult|robs_datapath:dp|counter_down:decrement8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter_down.sv(16) " "Verilog HDL assignment warning at counter_down.sv(16): truncated value with size 32 to match size of target (8)" {  } { { "counter_down.sv" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 1/counter_down.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682840238782 "|robsmult|robs_datapath:dp|counter_down:decrement8"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "robs_control_unit_micro:cu\|rom:control_memory\|mem " "RAM logic \"robs_control_unit_micro:cu\|rom:control_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "rom.sv" "mem" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 1/rom.sv" 6 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1682840239072 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1682840239072 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 18 D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 1/db/robsmult.ram0_rom_1d582.hdl.mif " "Memory depth (32) in the design file differs from memory depth (18) in the Memory Initialization File \"D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 1/db/robsmult.ram0_rom_1d582.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1682840239073 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1682840239320 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682840239419 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682840239600 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682840239600 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "125 " "Implemented 125 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682840239747 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682840239747 ""} { "Info" "ICUT_CUT_TM_LCELLS" "90 " "Implemented 90 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682840239747 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682840239747 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682840239766 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 30 00:37:19 2023 " "Processing ended: Sun Apr 30 00:37:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682840239766 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682840239766 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682840239766 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682840239766 ""}
