#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu May 18 16:04:23 2017
# Process ID: 3756
# Current directory: C:/Users/Szabi/Documents/Vivado/proiectUARTNexys4DDR
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5828 C:\Users\Szabi\Documents\Vivado\proiectUARTNexys4DDR\proiectUARTNexys4DDR.xpr
# Log file: C:/Users/Szabi/Documents/Vivado/proiectUARTNexys4DDR/vivado.log
# Journal file: C:/Users/Szabi/Documents/Vivado/proiectUARTNexys4DDR\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Szabi/Documents/Vivado/proiectUARTNexys4DDR/proiectUARTNexys4DDR.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
import_files -norecurse {C:/Users/Szabi/Documents/Vivado/I2C_Controller/I2C_Controller/I2C_Controller.srcs/sources_1/new/I2C_Master.vhd C:/Users/Szabi/Documents/Vivado/I2C_Controller/I2C_Controller/I2C_Controller.srcs/sources_1/new/I2C_Controller.vhd}
set_property strategy Flow_RuntimeOptimized [get_runs synth_1]
set_property strategy Flow_RuntimeOptimized [get_runs impl_1]
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Szabi/Documents/Vivado/proiectUARTNexys4DDR/proiectUARTNexys4DDR.srcs/sources_1/imports/new/main_unit.vhd" into library xil_defaultlib [C:/Users/Szabi/Documents/Vivado/proiectUARTNexys4DDR/proiectUARTNexys4DDR.srcs/sources_1/imports/new/main_unit.vhd:1]
[Thu May 18 16:20:20 2017] Launched synth_1...
Run output will be captured here: C:/Users/Szabi/Documents/Vivado/proiectUARTNexys4DDR/proiectUARTNexys4DDR.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Szabi/Documents/Vivado/proiectUARTNexys4DDR/proiectUARTNexys4DDR.srcs/sources_1/imports/new/main_unit.vhd" into library xil_defaultlib [C:/Users/Szabi/Documents/Vivado/proiectUARTNexys4DDR/proiectUARTNexys4DDR.srcs/sources_1/imports/new/main_unit.vhd:1]
[Thu May 18 16:21:05 2017] Launched synth_1...
Run output will be captured here: C:/Users/Szabi/Documents/Vivado/proiectUARTNexys4DDR/proiectUARTNexys4DDR.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu May 18 16:21:44 2017] Launched impl_1...
Run output will be captured here: C:/Users/Szabi/Documents/Vivado/proiectUARTNexys4DDR/proiectUARTNexys4DDR.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu May 18 16:23:25 2017] Launched impl_1...
Run output will be captured here: C:/Users/Szabi/Documents/Vivado/proiectUARTNexys4DDR/proiectUARTNexys4DDR.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu May 18 16:24:25 2017] Launched impl_1...
Run output will be captured here: C:/Users/Szabi/Documents/Vivado/proiectUARTNexys4DDR/proiectUARTNexys4DDR.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 2
[Thu May 18 16:27:32 2017] Launched synth_1...
Run output will be captured here: C:/Users/Szabi/Documents/Vivado/proiectUARTNexys4DDR/proiectUARTNexys4DDR.runs/synth_1/runme.log
[Thu May 18 16:27:32 2017] Launched impl_1...
Run output will be captured here: C:/Users/Szabi/Documents/Vivado/proiectUARTNexys4DDR/proiectUARTNexys4DDR.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu May 18 16:29:28 2017] Launched impl_1...
Run output will be captured here: C:/Users/Szabi/Documents/Vivado/proiectUARTNexys4DDR/proiectUARTNexys4DDR.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 2
[Thu May 18 16:32:46 2017] Launched synth_1...
Run output will be captured here: C:/Users/Szabi/Documents/Vivado/proiectUARTNexys4DDR/proiectUARTNexys4DDR.runs/synth_1/runme.log
[Thu May 18 16:32:46 2017] Launched impl_1...
Run output will be captured here: C:/Users/Szabi/Documents/Vivado/proiectUARTNexys4DDR/proiectUARTNexys4DDR.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Szabi/Documents/Vivado/proiectUARTNexys4DDR/proiectUARTNexys4DDR.srcs/sources_1/imports/new/main_unit.vhd" into library xil_defaultlib [C:/Users/Szabi/Documents/Vivado/proiectUARTNexys4DDR/proiectUARTNexys4DDR.srcs/sources_1/imports/new/main_unit.vhd:1]
[Thu May 18 16:33:55 2017] Launched synth_1...
Run output will be captured here: C:/Users/Szabi/Documents/Vivado/proiectUARTNexys4DDR/proiectUARTNexys4DDR.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu May 18 16:34:39 2017] Launched impl_1...
Run output will be captured here: C:/Users/Szabi/Documents/Vivado/proiectUARTNexys4DDR/proiectUARTNexys4DDR.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu May 18 16:36:11 2017] Launched impl_1...
Run output will be captured here: C:/Users/Szabi/Documents/Vivado/proiectUARTNexys4DDR/proiectUARTNexys4DDR.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Jan 23 2017-19:37:29
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292696638A
set_property PROGRAM.FILE {C:/Users/Szabi/Documents/Vivado/proiectUARTNexys4DDR/proiectUARTNexys4DDR.runs/impl_1/main_unit.bit} [lindex [get_hw_devices xc7a100t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/Szabi/Documents/Vivado/proiectUARTNexys4DDR/proiectUARTNexys4DDR.runs/impl_1/main_unit.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 18 16:58:32 2017...
