// Seed: 3278303672
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign {1, id_1, id_1} = 1;
endmodule
module module_1 #(
    parameter id_5 = 32'd88,
    parameter id_6 = 32'd64
) (
    output tri id_0,
    output supply1 id_1
);
  assign id_0 = 1;
  assign id_1 = 1;
  id_3 :
  assert property (@(posedge 1 or posedge 1) id_3 == 1);
  assign id_3 = id_3;
  assign id_1 = 1 & id_3;
  wire id_4;
  module_0(
      id_3, id_3, id_4, id_3, id_3, id_4, id_3
  ); defparam id_5 = 1'b0, id_6 = 1'b0;
  wire id_7, id_8;
endmodule
