

================================================================
== Vitis HLS Report for 'ByteCpy_119'
================================================================
* Date:           Wed Dec  7 16:29:38 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.644 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        9|       25|  90.000 ns|  0.250 us|    9|   25|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- ByteCpy_label1  |        8|       24|         2|          -|          -|  4 ~ 12|        no|
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 4 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%bytelen_offset_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %bytelen_offset"   --->   Operation 5 'read' 'bytelen_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%src_offset_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %src_offset"   --->   Operation 6 'read' 'src_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%dst_offset_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %dst_offset"   --->   Operation 7 'read' 'dst_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln116 = store i4 0, i4 %idx" [clefia.c:116]   --->   Operation 8 'store' 'store_ln116' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln116 = br void %while.body" [clefia.c:116]   --->   Operation 9 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.05>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%idx_load = load i4 %idx" [clefia.c:117]   --->   Operation 10 'load' 'idx_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 12, i64 0"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.30ns)   --->   "%icmp_ln116 = icmp_eq  i4 %idx_load, i4 %bytelen_offset_read" [clefia.c:116]   --->   Operation 12 'icmp' 'icmp_ln116' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (1.73ns)   --->   "%add_ln117 = add i4 %idx_load, i4 1" [clefia.c:117]   --->   Operation 13 'add' 'add_ln117' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %icmp_ln116, void %while.body.split, void %while.end.loopexit" [clefia.c:116]   --->   Operation 14 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.73ns)   --->   "%add_ln117_3 = add i4 %idx_load, i4 %src_offset_read" [clefia.c:117]   --->   Operation 15 'add' 'add_ln117_3' <Predicate = (!icmp_ln116)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i4 %add_ln117_3" [clefia.c:117]   --->   Operation 16 'zext' 'zext_ln117' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%src_addr = getelementptr i8 %src, i64 0, i64 %zext_ln117" [clefia.c:117]   --->   Operation 17 'getelementptr' 'src_addr' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.73ns)   --->   "%add_ln117_4 = add i4 %idx_load, i4 %dst_offset_read" [clefia.c:117]   --->   Operation 18 'add' 'add_ln117_4' <Predicate = (!icmp_ln116)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [2/2] (2.32ns)   --->   "%src_load = load i4 %src_addr" [clefia.c:117]   --->   Operation 19 'load' 'src_load' <Predicate = (!icmp_ln116)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln116 = store i4 %add_ln117, i4 %idx" [clefia.c:116]   --->   Operation 20 'store' 'store_ln116' <Predicate = (!icmp_ln116)> <Delay = 1.58>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln119 = ret" [clefia.c:119]   --->   Operation 21 'ret' 'ret_ln119' <Predicate = (icmp_ln116)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.64>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln117 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [clefia.c:117]   --->   Operation 22 'specloopname' 'specloopname_ln117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln117_3 = zext i4 %add_ln117_4" [clefia.c:117]   --->   Operation 23 'zext' 'zext_ln117_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%dst_addr = getelementptr i8 %dst, i64 0, i64 %zext_ln117_3" [clefia.c:117]   --->   Operation 24 'getelementptr' 'dst_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/2] (2.32ns)   --->   "%src_load = load i4 %src_addr" [clefia.c:117]   --->   Operation 25 'load' 'src_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 26 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load, i4 %dst_addr" [clefia.c:117]   --->   Operation 26 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln116 = br void %while.body" [clefia.c:116]   --->   Operation 27 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dst_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ src_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bytelen_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx                 (alloca           ) [ 0111]
bytelen_offset_read (read             ) [ 0011]
src_offset_read     (read             ) [ 0011]
dst_offset_read     (read             ) [ 0011]
store_ln116         (store            ) [ 0000]
br_ln116            (br               ) [ 0000]
idx_load            (load             ) [ 0000]
empty               (speclooptripcount) [ 0000]
icmp_ln116          (icmp             ) [ 0011]
add_ln117           (add              ) [ 0000]
br_ln116            (br               ) [ 0000]
add_ln117_3         (add              ) [ 0000]
zext_ln117          (zext             ) [ 0000]
src_addr            (getelementptr    ) [ 0001]
add_ln117_4         (add              ) [ 0001]
store_ln116         (store            ) [ 0000]
ret_ln119           (ret              ) [ 0000]
specloopname_ln117  (specloopname     ) [ 0000]
zext_ln117_3        (zext             ) [ 0000]
dst_addr            (getelementptr    ) [ 0000]
src_load            (load             ) [ 0000]
store_ln117         (store            ) [ 0000]
br_ln116            (br               ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dst">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dst_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="bytelen_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bytelen_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="idx_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="bytelen_offset_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="4" slack="0"/>
<pin id="36" dir="0" index="1" bw="4" slack="0"/>
<pin id="37" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bytelen_offset_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="src_offset_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="4" slack="0"/>
<pin id="42" dir="0" index="1" bw="4" slack="0"/>
<pin id="43" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_offset_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="dst_offset_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="4" slack="0"/>
<pin id="48" dir="0" index="1" bw="4" slack="0"/>
<pin id="49" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dst_offset_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="src_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="4" slack="0"/>
<pin id="56" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="4" slack="0"/>
<pin id="61" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="62" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_load/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="dst_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="8" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="4" slack="0"/>
<pin id="69" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr/3 "/>
</bind>
</comp>

<comp id="72" class="1004" name="store_ln117_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="4" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln117/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="store_ln116_store_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="0"/>
<pin id="81" dir="0" index="1" bw="4" slack="0"/>
<pin id="82" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="idx_load_load_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="4" slack="1"/>
<pin id="86" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="icmp_ln116_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="4" slack="0"/>
<pin id="89" dir="0" index="1" bw="4" slack="1"/>
<pin id="90" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln116/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="add_ln117_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="4" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="add_ln117_3_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="0"/>
<pin id="100" dir="0" index="1" bw="4" slack="1"/>
<pin id="101" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117_3/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="zext_ln117_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="4" slack="0"/>
<pin id="105" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="add_ln117_4_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="0" index="1" bw="4" slack="1"/>
<pin id="111" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117_4/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln116_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="4" slack="0"/>
<pin id="115" dir="0" index="1" bw="4" slack="1"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="zext_ln117_3_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="1"/>
<pin id="120" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_3/3 "/>
</bind>
</comp>

<comp id="122" class="1005" name="idx_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="0"/>
<pin id="124" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="129" class="1005" name="bytelen_offset_read_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="1"/>
<pin id="131" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bytelen_offset_read "/>
</bind>
</comp>

<comp id="134" class="1005" name="src_offset_read_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="1"/>
<pin id="136" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="src_offset_read "/>
</bind>
</comp>

<comp id="139" class="1005" name="dst_offset_read_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="1"/>
<pin id="141" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dst_offset_read "/>
</bind>
</comp>

<comp id="147" class="1005" name="src_addr_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="1"/>
<pin id="149" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="src_addr "/>
</bind>
</comp>

<comp id="152" class="1005" name="add_ln117_4_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="4" slack="1"/>
<pin id="154" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln117_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="33"><net_src comp="10" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="38"><net_src comp="12" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="8" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="12" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="6" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="12" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="22" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="70"><net_src comp="0" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="22" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="59" pin="3"/><net_sink comp="72" pin=1"/></net>

<net id="78"><net_src comp="65" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="91"><net_src comp="84" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="96"><net_src comp="84" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="24" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="84" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="98" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="112"><net_src comp="84" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="92" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="121"><net_src comp="118" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="125"><net_src comp="30" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="127"><net_src comp="122" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="128"><net_src comp="122" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="132"><net_src comp="34" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="137"><net_src comp="40" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="142"><net_src comp="46" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="150"><net_src comp="52" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="155"><net_src comp="108" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="118" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst | {3 }
 - Input state : 
	Port: ByteCpy.119 : dst_offset | {1 }
	Port: ByteCpy.119 : src | {2 3 }
	Port: ByteCpy.119 : src_offset | {1 }
	Port: ByteCpy.119 : bytelen_offset | {1 }
  - Chain level:
	State 1
		store_ln116 : 1
	State 2
		icmp_ln116 : 1
		add_ln117 : 1
		br_ln116 : 2
		add_ln117_3 : 1
		zext_ln117 : 2
		src_addr : 3
		add_ln117_4 : 1
		src_load : 4
		store_ln116 : 2
	State 3
		dst_addr : 1
		store_ln117 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |         add_ln117_fu_92        |    0    |    13   |
|    add   |        add_ln117_3_fu_98       |    0    |    13   |
|          |       add_ln117_4_fu_108       |    0    |    13   |
|----------|--------------------------------|---------|---------|
|   icmp   |        icmp_ln116_fu_87        |    0    |    9    |
|----------|--------------------------------|---------|---------|
|          | bytelen_offset_read_read_fu_34 |    0    |    0    |
|   read   |   src_offset_read_read_fu_40   |    0    |    0    |
|          |   dst_offset_read_read_fu_46   |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   zext   |        zext_ln117_fu_103       |    0    |    0    |
|          |       zext_ln117_3_fu_118      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |    48   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    add_ln117_4_reg_152    |    4   |
|bytelen_offset_read_reg_129|    4   |
|  dst_offset_read_reg_139  |    4   |
|        idx_reg_122        |    4   |
|      src_addr_reg_147     |    4   |
|  src_offset_read_reg_134  |    4   |
+---------------------------+--------+
|           Total           |   24   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_59 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    8   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   48   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   24   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   24   |   57   |
+-----------+--------+--------+--------+
