/* Generated by Yosys 0.11+20 (git sha1 UNKNOWN, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os) */

(* cells_not_processed =  1  *)
module t3(v0, v1, v2, v3, v4, v5, v6, v7, v8, v9, v10, v11, \v12.0 , \v12.1 , \v12.2 , \v12.3 , \v12.4 , \v12.5 , \v12.6 , \v12.7 );
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  input v0;
  input v1;
  input v10;
  input v11;
  output \v12.0 ;
  output \v12.1 ;
  output \v12.2 ;
  output \v12.3 ;
  output \v12.4 ;
  output \v12.5 ;
  output \v12.6 ;
  output \v12.7 ;
  input v2;
  input v3;
  input v4;
  input v5;
  input v6;
  input v7;
  input v8;
  input v9;
  NOR2X1 _047_ (
    .A(v8),
    .B(v2),
    .Y(_000_)
  );
  NAND2X1 _048_ (
    .A(v0),
    .B(v4),
    .Y(_001_)
  );
  INVX1 _049_ (
    .A(v2),
    .Y(_002_)
  );
  NAND2X1 _050_ (
    .A(v7),
    .B(_002_),
    .Y(_003_)
  );
  INVX1 _051_ (
    .A(_003_),
    .Y(_004_)
  );
  NOR3X1 _052_ (
    .A(_004_),
    .B(_000_),
    .C(_001_),
    .Y(\v12.7 )
  );
  INVX1 _053_ (
    .A(v0),
    .Y(_005_)
  );
  NAND2X1 _054_ (
    .A(v1),
    .B(_005_),
    .Y(_006_)
  );
  INVX1 _055_ (
    .A(v4),
    .Y(_007_)
  );
  NAND3X1 _056_ (
    .A(_007_),
    .B(v8),
    .C(v0),
    .Y(_008_)
  );
  OAI21X1 _057_ (
    .A(_008_),
    .B(_003_),
    .C(_006_),
    .Y(\v12.6 )
  );
  NOR3X1 _058_ (
    .A(_005_),
    .B(v8),
    .C(v4),
    .Y(_009_)
  );
  NAND2X1 _059_ (
    .A(_009_),
    .B(_004_),
    .Y(_010_)
  );
  NOR2X1 _060_ (
    .A(v1),
    .B(v0),
    .Y(_011_)
  );
  NAND2X1 _061_ (
    .A(v2),
    .B(_011_),
    .Y(_012_)
  );
  NAND2X1 _062_ (
    .A(_012_),
    .B(_010_),
    .Y(\v12.5 )
  );
  NAND3X1 _063_ (
    .A(_011_),
    .B(_002_),
    .C(v3),
    .Y(_013_)
  );
  OAI21X1 _064_ (
    .A(_008_),
    .B(_004_),
    .C(_013_),
    .Y(\v12.4 )
  );
  NAND2X1 _065_ (
    .A(_003_),
    .B(_009_),
    .Y(_014_)
  );
  INVX1 _066_ (
    .A(v8),
    .Y(_015_)
  );
  NAND2X1 _067_ (
    .A(v7),
    .B(_015_),
    .Y(_016_)
  );
  NOR2X1 _068_ (
    .A(_007_),
    .B(v2),
    .Y(_017_)
  );
  NAND3X1 _069_ (
    .A(_017_),
    .B(v6),
    .C(_016_),
    .Y(_018_)
  );
  NOR3X1 _070_ (
    .A(v1),
    .B(v0),
    .C(v3),
    .Y(_019_)
  );
  NOR2X1 _071_ (
    .A(v9),
    .B(v5),
    .Y(_020_)
  );
  OAI21X1 _072_ (
    .A(v8),
    .B(_020_),
    .C(_019_),
    .Y(_021_)
  );
  OAI21X1 _073_ (
    .A(_018_),
    .B(_021_),
    .C(_014_),
    .Y(\v12.3 )
  );
  AND2X2 _074_ (
    .A(v9),
    .B(v5),
    .Y(_022_)
  );
  INVX1 _075_ (
    .A(v6),
    .Y(_023_)
  );
  OR2X2 _076_ (
    .A(v7),
    .B(_023_),
    .Y(_024_)
  );
  OR2X2 _077_ (
    .A(v8),
    .B(_024_),
    .Y(_025_)
  );
  OR2X2 _078_ (
    .A(_022_),
    .B(_025_),
    .Y(_026_)
  );
  AND2X2 _079_ (
    .A(_026_),
    .B(v11),
    .Y(_027_)
  );
  OR2X2 _080_ (
    .A(v9),
    .B(v5),
    .Y(_028_)
  );
  NAND2X1 _081_ (
    .A(v8),
    .B(v6),
    .Y(_029_)
  );
  NAND3X1 _082_ (
    .A(_019_),
    .B(_028_),
    .C(_029_),
    .Y(_030_)
  );
  NAND3X1 _083_ (
    .A(_015_),
    .B(v0),
    .C(v7),
    .Y(_031_)
  );
  OAI21X1 _084_ (
    .A(_030_),
    .B(_027_),
    .C(_031_),
    .Y(_032_)
  );
  AND2X2 _085_ (
    .A(_032_),
    .B(_017_),
    .Y(\v12.2 )
  );
  NAND3X1 _086_ (
    .A(v8),
    .B(v0),
    .C(v7),
    .Y(_033_)
  );
  AND2X2 _087_ (
    .A(_024_),
    .B(_020_),
    .Y(_034_)
  );
  OR2X2 _088_ (
    .A(v11),
    .B(_034_),
    .Y(_035_)
  );
  NAND3X1 _089_ (
    .A(_035_),
    .B(_029_),
    .C(_026_),
    .Y(_036_)
  );
  INVX1 _090_ (
    .A(v10),
    .Y(_037_)
  );
  NAND2X1 _091_ (
    .A(_037_),
    .B(_019_),
    .Y(_038_)
  );
  OAI21X1 _092_ (
    .A(_038_),
    .B(_036_),
    .C(_033_),
    .Y(_039_)
  );
  AND2X2 _093_ (
    .A(_039_),
    .B(_017_),
    .Y(\v12.1 )
  );
  AND2X2 _094_ (
    .A(_035_),
    .B(_029_),
    .Y(_040_)
  );
  AND2X2 _095_ (
    .A(_040_),
    .B(_026_),
    .Y(_041_)
  );
  AND2X2 _096_ (
    .A(_041_),
    .B(v10),
    .Y(_042_)
  );
  OR2X2 _097_ (
    .A(_007_),
    .B(_042_),
    .Y(_043_)
  );
  AND2X2 _098_ (
    .A(_043_),
    .B(_019_),
    .Y(_044_)
  );
  NOR3X1 _099_ (
    .A(_001_),
    .B(v8),
    .C(v7),
    .Y(_045_)
  );
  OR2X2 _100_ (
    .A(_045_),
    .B(_044_),
    .Y(_046_)
  );
  AND2X2 _101_ (
    .A(_046_),
    .B(_002_),
    .Y(\v12.0 )
  );
endmodule
