#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: rst_i.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$10177$abc$4271$lo1.R[0] (dffsre at (17,4) clocked by clock0)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  1.000     1.000
rst_i.inpad[0] (.input at (7,0))                                      0.000     1.000
| (intra 'io' routing)                                                0.078     1.078
| (OPIN:2624 side:TOP (7,0))                                          0.000     1.078
| (CHANX:718822 L4 length:3 (7,0)->(10,0))                            0.120     1.198
| (CHANY:1150446 L4 length:2 (10,1)->(10,3))                          0.120     1.318
| (CHANX:724834 L4 length:3 (11,1)->(14,1))                           0.120     1.438
| (CHANY:1169958 L1 length:0 (14,2)->(14,2))                          0.108     1.546
| (CHANX:730842 L4 length:3 (15,2)->(18,2))                           0.120     1.666
| (CHANY:1184670 L4 length:3 (17,3)->(17,6))                          0.120     1.786
| (IPIN:68511 side:RIGHT (17,4))                                      0.164     1.950
| (intra 'clb' routing)                                               0.020     1.970
$abc$10177$abc$4271$lo1.R[0] (dffsre at (17,4))                       0.000     1.970
data arrival time                                                               1.970

clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input at (6,0))                                     0.000     0.000
| (intra 'io' routing)                                                0.078     0.078
| (inter-block routing:global net)                                    0.000     0.078
| (intra 'clb' routing)                                               2.000     2.078
$abc$10177$abc$4271$lo1.C[0] (dffsre at (17,4))                       0.000     2.078
clock uncertainty                                                     0.000     2.078
cell hold time                                                        0.134     2.212
data required time                                                              2.212
-------------------------------------------------------------------------------------
data required time                                                             -2.212
data arrival time                                                               1.970
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.242


#Path 2
Startpoint: rst_i.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$10177$abc$2256$lo0.R[0] (dffsre at (17,4) clocked by clock0)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  1.000     1.000
rst_i.inpad[0] (.input at (7,0))                                      0.000     1.000
| (intra 'io' routing)                                                0.078     1.078
| (OPIN:2624 side:TOP (7,0))                                          0.000     1.078
| (CHANX:718822 L4 length:3 (7,0)->(10,0))                            0.120     1.198
| (CHANY:1150446 L4 length:2 (10,1)->(10,3))                          0.120     1.318
| (CHANX:724834 L4 length:3 (11,1)->(14,1))                           0.120     1.438
| (CHANY:1169958 L1 length:0 (14,2)->(14,2))                          0.108     1.546
| (CHANX:730842 L4 length:3 (15,2)->(18,2))                           0.120     1.666
| (CHANY:1184670 L4 length:3 (17,3)->(17,6))                          0.120     1.786
| (IPIN:68511 side:RIGHT (17,4))                                      0.164     1.950
| (intra 'clb' routing)                                               0.020     1.970
$abc$10177$abc$2256$lo0.R[0] (dffsre at (17,4))                       0.000     1.970
data arrival time                                                               1.970

clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input at (6,0))                                     0.000     0.000
| (intra 'io' routing)                                                0.078     0.078
| (inter-block routing:global net)                                    0.000     0.078
| (intra 'clb' routing)                                               2.000     2.078
$abc$10177$abc$2256$lo0.C[0] (dffsre at (17,4))                       0.000     2.078
clock uncertainty                                                     0.000     2.078
cell hold time                                                        0.134     2.212
data required time                                                              2.212
-------------------------------------------------------------------------------------
data required time                                                             -2.212
data arrival time                                                               1.970
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.242


#Path 3
Startpoint: adr_i[1].inpad[0] (.input at (13,0) clocked by clock0)
Endpoint  : dat_o[5].D[0] (dffsre at (17,5) clocked by clock0)
Path Type : hold

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            1.000     1.000
adr_i[1].inpad[0] (.input at (13,0))                                            0.000     1.000
| (intra 'io' routing)                                                          0.078     1.078
| (OPIN:5002 side:TOP (13,0))                                                   0.000     1.078
| (CHANX:719256 L4 length:3 (13,0)->(16,0))                                     0.120     1.198
| (CHANY:1179604 L4 length:3 (16,1)->(16,4))                                    0.120     1.318
| (CHANY:1179802 L4 length:3 (16,3)->(16,6))                                    0.120     1.438
| (CHANX:748110 L1 length:0 (17,5)->(17,5))                                     0.108     1.546
| (IPIN:78290 side:TOP (17,5))                                                  0.164     1.710
| (intra 'clb' routing)                                                         0.143     1.853
$abc$10177$abc$4549$li005_li005.in[0] (.names at (17,5))                       -0.000     1.853
| (primitive '.names' combinational delay)                                      0.150     2.003
$abc$10177$abc$4549$li005_li005.out[0] (.names at (17,5))                       0.000     2.003
| (intra 'clb' routing)                                                         0.000     2.003
dat_o[5].D[0] (dffsre at (17,5))                                                0.000     2.003
data arrival time                                                                         2.003

clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input at (6,0))                                               0.000     0.000
| (intra 'io' routing)                                                          0.078     0.078
| (inter-block routing:global net)                                              0.000     0.078
| (intra 'clb' routing)                                                         2.000     2.078
dat_o[5].C[0] (dffsre at (17,5))                                                0.000     2.078
clock uncertainty                                                               0.000     2.078
cell hold time                                                                  0.029     2.107
data required time                                                                        2.107
-----------------------------------------------------------------------------------------------
data required time                                                                       -2.107
data arrival time                                                                         2.003
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -0.104


#Path 4
Startpoint: dat_i[6].inpad[0] (.input at (16,0) clocked by clock0)
Endpoint  : spe.D[0] (dffsre at (17,8) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
dat_i[6].inpad[0] (.input at (16,0))                             0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:6222 side:TOP (16,0))                                    0.000     1.078
| (CHANX:719468 L4 length:3 (16,0)->(19,0))                      0.120     1.198
| (CHANY:1189284 L4 length:3 (18,1)->(18,4))                     0.120     1.318
| (CHANX:742542 L1 length:0 (19,4)->(19,4))                      0.108     1.426
| (CHANY:1194514 L4 length:3 (19,5)->(19,8))                     0.120     1.546
| (CHANX:765253 L4 length:3 (19,8)->(16,8))                      0.120     1.666
| (IPIN:112969 side:TOP (17,8))                                  0.164     1.830
| (intra 'clb' routing)                                          0.203     2.033
spe.D[0] (dffsre at (17,8))                                     -0.000     2.033
data arrival time                                                          2.033

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
spe.C[0] (dffsre at (17,8))                                      0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.033
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.074


#Path 5
Startpoint: adr_i[1].inpad[0] (.input at (13,0) clocked by clock0)
Endpoint  : dat_o[7].D[0] (dffsre at (17,5) clocked by clock0)
Path Type : hold

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            1.000     1.000
adr_i[1].inpad[0] (.input at (13,0))                                            0.000     1.000
| (intra 'io' routing)                                                          0.078     1.078
| (OPIN:5002 side:TOP (13,0))                                                   0.000     1.078
| (CHANX:719256 L4 length:3 (13,0)->(16,0))                                     0.120     1.198
| (CHANY:1179604 L4 length:3 (16,1)->(16,4))                                    0.120     1.318
| (CHANY:1179802 L4 length:3 (16,3)->(16,6))                                    0.120     1.438
| (CHANX:748110 L1 length:0 (17,5)->(17,5))                                     0.108     1.546
| (IPIN:78290 side:TOP (17,5))                                                  0.164     1.710
| (intra 'clb' routing)                                                         0.143     1.853
$abc$10177$abc$4549$li007_li007.in[0] (.names at (17,5))                       -0.000     1.853
| (primitive '.names' combinational delay)                                      0.190     2.043
$abc$10177$abc$4549$li007_li007.out[0] (.names at (17,5))                       0.000     2.043
| (intra 'clb' routing)                                                         0.000     2.043
dat_o[7].D[0] (dffsre at (17,5))                                                0.000     2.043
data arrival time                                                                         2.043

clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input at (6,0))                                               0.000     0.000
| (intra 'io' routing)                                                          0.078     0.078
| (inter-block routing:global net)                                              0.000     0.078
| (intra 'clb' routing)                                                         2.000     2.078
dat_o[7].C[0] (dffsre at (17,5))                                                0.000     2.078
clock uncertainty                                                               0.000     2.078
cell hold time                                                                  0.029     2.107
data required time                                                                        2.107
-----------------------------------------------------------------------------------------------
data required time                                                                       -2.107
data arrival time                                                                         2.043
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -0.064


#Path 6
Startpoint: adr_i[1].inpad[0] (.input at (13,0) clocked by clock0)
Endpoint  : dat_o[1].D[0] (dffsre at (17,7) clocked by clock0)
Path Type : hold

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            1.000     1.000
adr_i[1].inpad[0] (.input at (13,0))                                            0.000     1.000
| (intra 'io' routing)                                                          0.078     1.078
| (OPIN:5002 side:TOP (13,0))                                                   0.000     1.078
| (CHANX:719256 L4 length:3 (13,0)->(16,0))                                     0.120     1.198
| (CHANY:1179604 L4 length:3 (16,1)->(16,4))                                    0.120     1.318
| (CHANX:742388 L1 length:0 (17,4)->(17,4))                                     0.108     1.426
| (CHANY:1184804 L4 length:3 (17,5)->(17,8))                                    0.120     1.546
| (IPIN:95054 side:RIGHT (17,7))                                                0.164     1.710
| (intra 'clb' routing)                                                         0.143     1.853
$abc$10177$abc$4549$li001_li001.in[0] (.names at (17,7))                       -0.000     1.853
| (primitive '.names' combinational delay)                                      0.190     2.043
$abc$10177$abc$4549$li001_li001.out[0] (.names at (17,7))                       0.000     2.043
| (intra 'clb' routing)                                                         0.000     2.043
dat_o[1].D[0] (dffsre at (17,7))                                                0.000     2.043
data arrival time                                                                         2.043

clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input at (6,0))                                               0.000     0.000
| (intra 'io' routing)                                                          0.078     0.078
| (inter-block routing:global net)                                              0.000     0.078
| (intra 'clb' routing)                                                         2.000     2.078
dat_o[1].C[0] (dffsre at (17,7))                                                0.000     2.078
clock uncertainty                                                               0.000     2.078
cell hold time                                                                  0.029     2.107
data required time                                                                        2.107
-----------------------------------------------------------------------------------------------
data required time                                                                       -2.107
data arrival time                                                                         2.043
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -0.064


#Path 7
Startpoint: adr_i[1].inpad[0] (.input at (13,0) clocked by clock0)
Endpoint  : dat_o[0].D[0] (dffsre at (17,5) clocked by clock0)
Path Type : hold

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            1.000     1.000
adr_i[1].inpad[0] (.input at (13,0))                                            0.000     1.000
| (intra 'io' routing)                                                          0.078     1.078
| (OPIN:5002 side:TOP (13,0))                                                   0.000     1.078
| (CHANX:719256 L4 length:3 (13,0)->(16,0))                                     0.120     1.198
| (CHANY:1179604 L4 length:3 (16,1)->(16,4))                                    0.120     1.318
| (CHANX:742388 L1 length:0 (17,4)->(17,4))                                     0.108     1.426
| (CHANY:1184804 L4 length:3 (17,5)->(17,8))                                    0.120     1.546
| (CHANX:748101 L1 length:0 (17,5)->(17,5))                                     0.108     1.654
| (IPIN:78303 side:TOP (17,5))                                                  0.164     1.818
| (intra 'clb' routing)                                                         0.143     1.961
$abc$10177$abc$4549$li000_li000.in[0] (.names at (17,5))                        0.000     1.961
| (primitive '.names' combinational delay)                                      0.140     2.101
$abc$10177$abc$4549$li000_li000.out[0] (.names at (17,5))                       0.000     2.101
| (intra 'clb' routing)                                                         0.000     2.101
dat_o[0].D[0] (dffsre at (17,5))                                                0.000     2.101
data arrival time                                                                         2.101

clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input at (6,0))                                               0.000     0.000
| (intra 'io' routing)                                                          0.078     0.078
| (inter-block routing:global net)                                              0.000     0.078
| (intra 'clb' routing)                                                         2.000     2.078
dat_o[0].C[0] (dffsre at (17,5))                                                0.000     2.078
clock uncertainty                                                               0.000     2.078
cell hold time                                                                  0.029     2.107
data required time                                                                        2.107
-----------------------------------------------------------------------------------------------
data required time                                                                       -2.107
data arrival time                                                                         2.101
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -0.006


#Path 8
Startpoint: adr_i[1].inpad[0] (.input at (13,0) clocked by clock0)
Endpoint  : dat_o[4].D[0] (dffsre at (17,5) clocked by clock0)
Path Type : hold

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            1.000     1.000
adr_i[1].inpad[0] (.input at (13,0))                                            0.000     1.000
| (intra 'io' routing)                                                          0.078     1.078
| (OPIN:5002 side:TOP (13,0))                                                   0.000     1.078
| (CHANX:719256 L4 length:3 (13,0)->(16,0))                                     0.120     1.198
| (CHANY:1179604 L4 length:3 (16,1)->(16,4))                                    0.120     1.318
| (CHANY:1179802 L4 length:3 (16,3)->(16,6))                                    0.120     1.438
| (CHANX:748110 L1 length:0 (17,5)->(17,5))                                     0.108     1.546
| (IPIN:78290 side:TOP (17,5))                                                  0.164     1.710
| (intra 'clb' routing)                                                         0.143     1.853
$abc$10177$abc$4549$li004_li004.in[1] (.names at (17,5))                       -0.000     1.853
| (primitive '.names' combinational delay)                                      0.260     2.113
$abc$10177$abc$4549$li004_li004.out[0] (.names at (17,5))                       0.000     2.113
| (intra 'clb' routing)                                                         0.000     2.113
dat_o[4].D[0] (dffsre at (17,5))                                                0.000     2.113
data arrival time                                                                         2.113

clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input at (6,0))                                               0.000     0.000
| (intra 'io' routing)                                                          0.078     0.078
| (inter-block routing:global net)                                              0.000     0.078
| (intra 'clb' routing)                                                         2.000     2.078
dat_o[4].C[0] (dffsre at (17,5))                                                0.000     2.078
clock uncertainty                                                               0.000     2.078
cell hold time                                                                  0.029     2.107
data required time                                                                        2.107
-----------------------------------------------------------------------------------------------
data required time                                                                       -2.107
data arrival time                                                                         2.113
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               0.006


#Path 9
Startpoint: dat_i[4].inpad[0] (.input at (15,0) clocked by clock0)
Endpoint  : wfifo.mem[3][4].D[0] (dffsre at (19,10) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
dat_i[4].inpad[0] (.input at (15,0))                             0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:5826 side:TOP (15,0))                                    0.000     1.078
| (CHANX:719400 L4 length:3 (15,0)->(18,0))                      0.120     1.198
| (CHANY:1189324 L4 length:3 (18,1)->(18,4))                     0.120     1.318
| (CHANY:1189596 L4 length:3 (18,4)->(18,7))                     0.120     1.438
| (CHANX:759696 L1 length:0 (19,7)->(19,7))                      0.108     1.546
| (CHANY:1194748 L4 length:3 (19,8)->(19,11))                    0.120     1.666
| (IPIN:128232 side:RIGHT (19,10))                               0.164     1.830
| (intra 'clb' routing)                                          0.293     2.123
wfifo.mem[3][4].D[0] (dffsre at (19,10))                        -0.000     2.123
data arrival time                                                          2.123

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
wfifo.mem[3][4].C[0] (dffsre at (19,10))                         0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.123
--------------------------------------------------------------------------------
slack (MET)                                                                0.016


#Path 10
Startpoint: dat_i[4].inpad[0] (.input at (15,0) clocked by clock0)
Endpoint  : wfifo.mem[1][4].D[0] (dffsre at (19,11) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
dat_i[4].inpad[0] (.input at (15,0))                             0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:5826 side:TOP (15,0))                                    0.000     1.078
| (CHANX:719400 L4 length:3 (15,0)->(18,0))                      0.120     1.198
| (CHANY:1189324 L4 length:3 (18,1)->(18,4))                     0.120     1.318
| (CHANY:1189596 L4 length:3 (18,4)->(18,7))                     0.120     1.438
| (CHANX:759696 L1 length:0 (19,7)->(19,7))                      0.108     1.546
| (CHANY:1194748 L4 length:3 (19,8)->(19,11))                    0.120     1.666
| (IPIN:138053 side:RIGHT (19,11))                               0.164     1.830
| (intra 'clb' routing)                                          0.343     2.173
wfifo.mem[1][4].D[0] (dffsre at (19,11))                        -0.000     2.173
data arrival time                                                          2.173

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
wfifo.mem[1][4].C[0] (dffsre at (19,11))                         0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.173
--------------------------------------------------------------------------------
slack (MET)                                                                0.066


#Path 11
Startpoint: dat_i[4].inpad[0] (.input at (15,0) clocked by clock0)
Endpoint  : $abc$10177$abc$4505$lo6.D[0] (dffsre at (19,8) clocked by clock0)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  1.000     1.000
dat_i[4].inpad[0] (.input at (15,0))                                  0.000     1.000
| (intra 'io' routing)                                                0.078     1.078
| (OPIN:5826 side:TOP (15,0))                                         0.000     1.078
| (CHANX:719400 L4 length:3 (15,0)->(18,0))                           0.120     1.198
| (CHANY:1189324 L4 length:3 (18,1)->(18,4))                          0.120     1.318
| (CHANY:1189596 L4 length:3 (18,4)->(18,7))                          0.120     1.438
| (CHANX:759696 L1 length:0 (19,7)->(19,7))                           0.108     1.546
| (CHANY:1194748 L4 length:3 (19,8)->(19,11))                         0.120     1.666
| (IPIN:113112 side:RIGHT (19,8))                                     0.164     1.830
| (intra 'clb' routing)                                               0.343     2.173
$abc$10177$abc$4505$lo6.D[0] (dffsre at (19,8))                      -0.000     2.173
data arrival time                                                               2.173

clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input at (6,0))                                     0.000     0.000
| (intra 'io' routing)                                                0.078     0.078
| (inter-block routing:global net)                                    0.000     0.078
| (intra 'clb' routing)                                               2.000     2.078
$abc$10177$abc$4505$lo6.C[0] (dffsre at (19,8))                       0.000     2.078
clock uncertainty                                                     0.000     2.078
cell hold time                                                        0.029     2.107
data required time                                                              2.107
-------------------------------------------------------------------------------------
data required time                                                             -2.107
data arrival time                                                               2.173
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.066


#Path 12
Startpoint: dat_i[3].inpad[0] (.input at (15,0) clocked by clock0)
Endpoint  : wfifo.mem[2][3].D[0] (dffsre at (16,11) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
dat_i[3].inpad[0] (.input at (15,0))                             0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:5808 side:TOP (15,0))                                    0.000     1.078
| (CHANX:719406 L4 length:3 (15,0)->(18,0))                      0.120     1.198
| (CHANY:1174730 L4 length:2 (15,1)->(15,3))                     0.120     1.318
| (CHANY:1174932 L4 length:3 (15,3)->(15,6))                     0.120     1.438
| (CHANY:1175074 L4 length:3 (15,5)->(15,8))                     0.120     1.558
| (CHANY:1175286 L4 length:3 (15,8)->(15,11))                    0.120     1.678
| (CHANX:782394 L1 length:0 (16,11)->(16,11))                    0.108     1.786
| (IPIN:137796 side:TOP (16,11))                                 0.164     1.950
| (intra 'clb' routing)                                          0.253     2.203
wfifo.mem[2][3].D[0] (dffsre at (16,11))                        -0.000     2.203
data arrival time                                                          2.203

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
wfifo.mem[2][3].C[0] (dffsre at (16,11))                         0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.203
--------------------------------------------------------------------------------
slack (MET)                                                                0.096


#Path 13
Startpoint: dat_i[5].inpad[0] (.input at (16,0) clocked by clock0)
Endpoint  : wfifo.mem[2][5].D[0] (dffsre at (16,11) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
dat_i[5].inpad[0] (.input at (16,0))                             0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:6206 side:TOP (16,0))                                    0.000     1.078
| (CHANX:719476 L4 length:3 (16,0)->(19,0))                      0.120     1.198
| (CHANY:1189308 L4 length:3 (18,1)->(18,4))                     0.120     1.318
| (CHANY:1189584 L4 length:3 (18,4)->(18,7))                     0.120     1.438
| (CHANX:759459 L4 length:3 (18,7)->(15,7))                      0.120     1.558
| (CHANY:1180156 L4 length:3 (16,8)->(16,11))                    0.120     1.678
| (IPIN:137821 side:RIGHT (16,11))                               0.164     1.842
| (intra 'clb' routing)                                          0.403     2.245
wfifo.mem[2][5].D[0] (dffsre at (16,11))                         0.000     2.245
data arrival time                                                          2.245

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
wfifo.mem[2][5].C[0] (dffsre at (16,11))                         0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.245
--------------------------------------------------------------------------------
slack (MET)                                                                0.138


#Path 14
Startpoint: dat_i[6].inpad[0] (.input at (16,0) clocked by clock0)
Endpoint  : wfifo.mem[1][6].D[0] (dffsre at (19,11) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
dat_i[6].inpad[0] (.input at (16,0))                             0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:6222 side:TOP (16,0))                                    0.000     1.078
| (CHANX:719468 L4 length:3 (16,0)->(19,0))                      0.120     1.198
| (CHANY:1189284 L4 length:3 (18,1)->(18,4))                     0.120     1.318
| (CHANX:742542 L1 length:0 (19,4)->(19,4))                      0.108     1.426
| (CHANY:1194514 L4 length:3 (19,5)->(19,8))                     0.120     1.546
| (CHANY:1194726 L4 length:3 (19,8)->(19,11))                    0.120     1.666
| (CHANY:1194930 L1 length:0 (19,11)->(19,11))                   0.108     1.774
| (CHANX:782409 L4 length:3 (19,11)->(16,11))                    0.120     1.894
| (IPIN:138034 side:TOP (19,11))                                 0.164     2.058
| (intra 'clb' routing)                                          0.203     2.261
wfifo.mem[1][6].D[0] (dffsre at (19,11))                         0.000     2.261
data arrival time                                                          2.261

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
wfifo.mem[1][6].C[0] (dffsre at (19,11))                         0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.261
--------------------------------------------------------------------------------
slack (MET)                                                                0.154


#Path 15
Startpoint: dat_i[6].inpad[0] (.input at (16,0) clocked by clock0)
Endpoint  : $abc$10177$abc$4505$lo7.D[0] (dffsre at (19,8) clocked by clock0)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  1.000     1.000
dat_i[6].inpad[0] (.input at (16,0))                                  0.000     1.000
| (intra 'io' routing)                                                0.078     1.078
| (OPIN:6222 side:TOP (16,0))                                         0.000     1.078
| (CHANX:719468 L4 length:3 (16,0)->(19,0))                           0.120     1.198
| (CHANY:1189284 L4 length:3 (18,1)->(18,4))                          0.120     1.318
| (CHANX:742542 L1 length:0 (19,4)->(19,4))                           0.108     1.426
| (CHANY:1194514 L4 length:3 (19,5)->(19,8))                          0.120     1.546
| (CHANX:759523 L4 length:3 (19,7)->(16,7))                           0.120     1.666
| (CHANY:1189850 L1 length:0 (18,8)->(18,8))                          0.108     1.774
| (CHANX:765454 L4 length:3 (19,8)->(22,8))                           0.120     1.894
| (IPIN:113091 side:TOP (19,8))                                       0.164     2.058
| (intra 'clb' routing)                                               0.203     2.261
$abc$10177$abc$4505$lo7.D[0] (dffsre at (19,8))                       0.000     2.261
data arrival time                                                               2.261

clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input at (6,0))                                     0.000     0.000
| (intra 'io' routing)                                                0.078     0.078
| (inter-block routing:global net)                                    0.000     0.078
| (intra 'clb' routing)                                               2.000     2.078
$abc$10177$abc$4505$lo7.C[0] (dffsre at (19,8))                       0.000     2.078
clock uncertainty                                                     0.000     2.078
cell hold time                                                        0.029     2.107
data required time                                                              2.107
-------------------------------------------------------------------------------------
data required time                                                             -2.107
data arrival time                                                               2.261
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.154


#Path 16
Startpoint: adr_i[0].inpad[0] (.input at (12,0) clocked by clock0)
Endpoint  : dat_o[2].D[0] (dffsre at (19,6) clocked by clock0)
Path Type : hold

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            1.000     1.000
adr_i[0].inpad[0] (.input at (12,0))                                            0.000     1.000
| (intra 'io' routing)                                                          0.078     1.078
| (OPIN:4622 side:TOP (12,0))                                                   0.000     1.078
| (CHANX:719178 L4 length:3 (12,0)->(15,0))                                     0.120     1.198
| (CHANX:719332 L4 length:3 (14,0)->(17,0))                                     0.120     1.318
| (CHANY:1179588 L4 length:3 (16,1)->(16,4))                                    0.120     1.438
| (CHANX:742392 L1 length:0 (17,4)->(17,4))                                     0.108     1.546
| (CHANY:1184800 L4 length:3 (17,5)->(17,8))                                    0.120     1.666
| (CHANX:753958 L4 length:3 (18,6)->(21,6))                                     0.120     1.786
| (CHANY:1194545 L1 length:0 (19,6)->(19,6))                                    0.108     1.894
| (IPIN:85594 side:RIGHT (19,6))                                                0.164     2.058
| (intra 'clb' routing)                                                         0.143     2.201
$abc$10177$abc$4549$li002_li002.in[1] (.names at (19,6))                        0.000     2.201
| (primitive '.names' combinational delay)                                      0.060     2.261
$abc$10177$abc$4549$li002_li002.out[0] (.names at (19,6))                       0.000     2.261
| (intra 'clb' routing)                                                         0.000     2.261
dat_o[2].D[0] (dffsre at (19,6))                                                0.000     2.261
data arrival time                                                                         2.261

clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input at (6,0))                                               0.000     0.000
| (intra 'io' routing)                                                          0.078     0.078
| (inter-block routing:global net)                                              0.000     0.078
| (intra 'clb' routing)                                                         2.000     2.078
dat_o[2].C[0] (dffsre at (19,6))                                                0.000     2.078
clock uncertainty                                                               0.000     2.078
cell hold time                                                                  0.029     2.107
data required time                                                                        2.107
-----------------------------------------------------------------------------------------------
data required time                                                                       -2.107
data arrival time                                                                         2.261
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               0.154


#Path 17
Startpoint: adr_i[0].inpad[0] (.input at (12,0) clocked by clock0)
Endpoint  : dat_o[6].D[0] (dffsre at (19,6) clocked by clock0)
Path Type : hold

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            1.000     1.000
adr_i[0].inpad[0] (.input at (12,0))                                            0.000     1.000
| (intra 'io' routing)                                                          0.078     1.078
| (OPIN:4622 side:TOP (12,0))                                                   0.000     1.078
| (CHANX:719178 L4 length:3 (12,0)->(15,0))                                     0.120     1.198
| (CHANX:719332 L4 length:3 (14,0)->(17,0))                                     0.120     1.318
| (CHANY:1179588 L4 length:3 (16,1)->(16,4))                                    0.120     1.438
| (CHANX:742392 L1 length:0 (17,4)->(17,4))                                     0.108     1.546
| (CHANY:1184800 L4 length:3 (17,5)->(17,8))                                    0.120     1.666
| (CHANX:753958 L4 length:3 (18,6)->(21,6))                                     0.120     1.786
| (CHANY:1194545 L1 length:0 (19,6)->(19,6))                                    0.108     1.894
| (IPIN:85594 side:RIGHT (19,6))                                                0.164     2.058
| (intra 'clb' routing)                                                         0.143     2.201
$abc$10177$abc$4549$li006_li006.in[1] (.names at (19,6))                        0.000     2.201
| (primitive '.names' combinational delay)                                      0.060     2.261
$abc$10177$abc$4549$li006_li006.out[0] (.names at (19,6))                       0.000     2.261
| (intra 'clb' routing)                                                         0.000     2.261
dat_o[6].D[0] (dffsre at (19,6))                                                0.000     2.261
data arrival time                                                                         2.261

clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input at (6,0))                                               0.000     0.000
| (intra 'io' routing)                                                          0.078     0.078
| (inter-block routing:global net)                                              0.000     0.078
| (intra 'clb' routing)                                                         2.000     2.078
dat_o[6].C[0] (dffsre at (19,6))                                                0.000     2.078
clock uncertainty                                                               0.000     2.078
cell hold time                                                                  0.029     2.107
data required time                                                                        2.107
-----------------------------------------------------------------------------------------------
data required time                                                                       -2.107
data arrival time                                                                         2.261
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               0.154


#Path 18
Startpoint: dat_i[3].inpad[0] (.input at (15,0) clocked by clock0)
Endpoint  : $abc$10177$abc$4390$lo5.D[0] (dffsre at (17,8) clocked by clock0)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  1.000     1.000
dat_i[3].inpad[0] (.input at (15,0))                                  0.000     1.000
| (intra 'io' routing)                                                0.078     1.078
| (OPIN:5808 side:TOP (15,0))                                         0.000     1.078
| (CHANX:719406 L4 length:3 (15,0)->(18,0))                           0.120     1.198
| (CHANY:1174730 L4 length:2 (15,1)->(15,3))                          0.120     1.318
| (CHANY:1174932 L4 length:3 (15,3)->(15,6))                          0.120     1.438
| (CHANY:1175074 L4 length:3 (15,5)->(15,8))                          0.120     1.558
| (CHANX:759522 L4 length:3 (16,7)->(19,7))                           0.120     1.678
| (CHANY:1180130 L1 length:0 (16,8)->(16,8))                          0.108     1.786
| (CHANX:765310 L4 length:3 (17,8)->(20,8))                           0.120     1.906
| (IPIN:112971 side:TOP (17,8))                                       0.164     2.070
| (intra 'clb' routing)                                               0.203     2.273
$abc$10177$abc$4390$lo5.D[0] (dffsre at (17,8))                      -0.000     2.273
data arrival time                                                               2.273

clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input at (6,0))                                     0.000     0.000
| (intra 'io' routing)                                                0.078     0.078
| (inter-block routing:global net)                                    0.000     0.078
| (intra 'clb' routing)                                               2.000     2.078
$abc$10177$abc$4390$lo5.C[0] (dffsre at (17,8))                       0.000     2.078
clock uncertainty                                                     0.000     2.078
cell hold time                                                        0.029     2.107
data required time                                                              2.107
-------------------------------------------------------------------------------------
data required time                                                             -2.107
data arrival time                                                               2.273
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.166


#Path 19
Startpoint: dat_i[2].inpad[0] (.input at (14,0) clocked by clock0)
Endpoint  : $abc$10177$abc$4390$lo3.D[0] (dffsre at (17,8) clocked by clock0)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  1.000     1.000
dat_i[2].inpad[0] (.input at (14,0))                                  0.000     1.000
| (intra 'io' routing)                                                0.078     1.078
| (OPIN:5424 side:TOP (14,0))                                         0.000     1.078
| (CHANX:719314 L4 length:3 (14,0)->(17,0))                           0.120     1.198
| (CHANY:1174672 L4 length:3 (15,1)->(15,4))                          0.120     1.318
| (CHANX:742334 L1 length:0 (16,4)->(16,4))                           0.108     1.426
| (CHANY:1179926 L4 length:3 (16,5)->(16,8))                          0.120     1.546
| (CHANX:759570 L1 length:0 (17,7)->(17,7))                           0.108     1.654
| (CHANY:1185010 L4 length:3 (17,8)->(17,11))                         0.120     1.774
| (IPIN:112996 side:RIGHT (17,8))                                     0.164     1.938
| (intra 'clb' routing)                                               0.343     2.281
$abc$10177$abc$4390$lo3.D[0] (dffsre at (17,8))                       0.000     2.281
data arrival time                                                               2.281

clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input at (6,0))                                     0.000     0.000
| (intra 'io' routing)                                                0.078     0.078
| (inter-block routing:global net)                                    0.000     0.078
| (intra 'clb' routing)                                               2.000     2.078
$abc$10177$abc$4390$lo3.C[0] (dffsre at (17,8))                       0.000     2.078
clock uncertainty                                                     0.000     2.078
cell hold time                                                        0.029     2.107
data required time                                                              2.107
-------------------------------------------------------------------------------------
data required time                                                             -2.107
data arrival time                                                               2.281
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.174


#Path 20
Startpoint: dat_i[6].inpad[0] (.input at (16,0) clocked by clock0)
Endpoint  : wfifo.mem[3][6].D[0] (dffsre at (19,10) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
dat_i[6].inpad[0] (.input at (16,0))                             0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:6222 side:TOP (16,0))                                    0.000     1.078
| (CHANX:719468 L4 length:3 (16,0)->(19,0))                      0.120     1.198
| (CHANY:1189284 L4 length:3 (18,1)->(18,4))                     0.120     1.318
| (CHANX:742542 L1 length:0 (19,4)->(19,4))                      0.108     1.426
| (CHANY:1194514 L4 length:3 (19,5)->(19,8))                     0.120     1.546
| (CHANY:1194726 L4 length:3 (19,8)->(19,11))                    0.120     1.666
| (CHANX:776899 L1 length:0 (19,10)->(19,10))                    0.108     1.774
| (IPIN:128222 side:TOP (19,10))                                 0.164     1.938
| (intra 'clb' routing)                                          0.343     2.281
wfifo.mem[3][6].D[0] (dffsre at (19,10))                         0.000     2.281
data arrival time                                                          2.281

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
wfifo.mem[3][6].C[0] (dffsre at (19,10))                         0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.281
--------------------------------------------------------------------------------
slack (MET)                                                                0.174


#Path 21
Startpoint: stb_i.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : ack_o.D[0] (dffsre at (19,7) clocked by clock0)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                    0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
stb_i.inpad[0] (.input at (8,0))                                            0.000     1.000
| (intra 'io' routing)                                                      0.078     1.078
| (OPIN:3032 side:TOP (8,0))                                                0.000     1.078
| (CHANX:718890 L4 length:3 (8,0)->(11,0))                                  0.120     1.198
| (CHANX:719044 L4 length:3 (10,0)->(13,0))                                 0.120     1.318
| (CHANY:1160148 L4 length:3 (12,1)->(12,4))                                0.120     1.438
| (CHANY:1160424 L4 length:3 (12,4)->(12,7))                                0.120     1.558
| (CHANX:753588 L4 length:3 (13,6)->(16,6))                                 0.120     1.678
| (CHANY:1175220 L4 length:3 (15,7)->(15,10))                               0.120     1.798
| (CHANX:759524 L4 length:3 (16,7)->(19,7))                                 0.120     1.918
| (IPIN:95968 side:TOP (19,7))                                              0.164     2.082
| (intra 'clb' routing)                                                     0.143     2.225
$abc$10177$abc$4498$li0_li0.in[1] (.names at (19,7))                        0.000     2.225
| (primitive '.names' combinational delay)                                  0.060     2.285
$abc$10177$abc$4498$li0_li0.out[0] (.names at (19,7))                       0.000     2.285
| (intra 'clb' routing)                                                     0.000     2.285
ack_o.D[0] (dffsre at (19,7))                                               0.000     2.285
data arrival time                                                                     2.285

clock clock0 (rise edge)                                                    0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input at (6,0))                                           0.000     0.000
| (intra 'io' routing)                                                      0.078     0.078
| (inter-block routing:global net)                                          0.000     0.078
| (intra 'clb' routing)                                                     2.000     2.078
ack_o.C[0] (dffsre at (19,7))                                               0.000     2.078
clock uncertainty                                                           0.000     2.078
cell hold time                                                              0.029     2.107
data required time                                                                    2.107
-------------------------------------------------------------------------------------------
data required time                                                                   -2.107
data arrival time                                                                     2.285
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.178


#Path 22
Startpoint: dat_i[0].inpad[0] (.input at (13,0) clocked by clock0)
Endpoint  : $abc$10177$abc$4390$lo2.D[0] (dffsre at (17,8) clocked by clock0)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  1.000     1.000
dat_i[0].inpad[0] (.input at (13,0))                                  0.000     1.000
| (intra 'io' routing)                                                0.078     1.078
| (OPIN:5026 side:TOP (13,0))                                         0.000     1.078
| (CHANX:719232 L4 length:3 (13,0)->(16,0))                           0.120     1.198
| (CHANY:1179628 L4 length:3 (16,1)->(16,4))                          0.120     1.318
| (CHANX:736662 L1 length:0 (17,3)->(17,3))                           0.108     1.426
| (CHANY:1184734 L4 length:3 (17,4)->(17,7))                          0.120     1.546
| (CHANX:742454 L1 length:0 (18,4)->(18,4))                           0.108     1.654
| (CHANY:1189670 L4 length:3 (18,5)->(18,8))                          0.120     1.774
| (CHANX:765197 L4 length:3 (18,8)->(15,8))                           0.120     1.894
| (IPIN:112984 side:TOP (17,8))                                       0.164     2.058
| (intra 'clb' routing)                                               0.253     2.311
$abc$10177$abc$4390$lo2.D[0] (dffsre at (17,8))                       0.000     2.311
data arrival time                                                               2.311

clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input at (6,0))                                     0.000     0.000
| (intra 'io' routing)                                                0.078     0.078
| (inter-block routing:global net)                                    0.000     0.078
| (intra 'clb' routing)                                               2.000     2.078
$abc$10177$abc$4390$lo2.C[0] (dffsre at (17,8))                       0.000     2.078
clock uncertainty                                                     0.000     2.078
cell hold time                                                        0.029     2.107
data required time                                                              2.107
-------------------------------------------------------------------------------------
data required time                                                             -2.107
data arrival time                                                               2.311
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.204


#Path 23
Startpoint: dat_i[3].inpad[0] (.input at (15,0) clocked by clock0)
Endpoint  : wfifo.mem[3][3].D[0] (dffsre at (19,10) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
dat_i[3].inpad[0] (.input at (15,0))                             0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:5808 side:TOP (15,0))                                    0.000     1.078
| (CHANX:719406 L4 length:3 (15,0)->(18,0))                      0.120     1.198
| (CHANY:1174730 L4 length:2 (15,1)->(15,3))                     0.120     1.318
| (CHANY:1174932 L4 length:3 (15,3)->(15,6))                     0.120     1.438
| (CHANY:1175074 L4 length:3 (15,5)->(15,8))                     0.120     1.558
| (CHANY:1175286 L4 length:3 (15,8)->(15,11))                    0.120     1.678
| (CHANY:1175416 L1 length:0 (15,10)->(15,10))                   0.108     1.786
| (CHANX:776684 L4 length:3 (16,10)->(19,10))                    0.120     1.906
| (IPIN:128216 side:TOP (19,10))                                 0.164     2.070
| (intra 'clb' routing)                                          0.253     2.323
wfifo.mem[3][3].D[0] (dffsre at (19,10))                        -0.000     2.323
data arrival time                                                          2.323

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
wfifo.mem[3][3].C[0] (dffsre at (19,10))                         0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.323
--------------------------------------------------------------------------------
slack (MET)                                                                0.216


#Path 24
Startpoint: dat_i[1].inpad[0] (.input at (14,0) clocked by clock0)
Endpoint  : $abc$10177$abc$4390$lo1.D[0] (dffsre at (17,8) clocked by clock0)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  1.000     1.000
dat_i[1].inpad[0] (.input at (14,0))                                  0.000     1.000
| (intra 'io' routing)                                                0.078     1.078
| (OPIN:5404 side:TOP (14,0))                                         0.000     1.078
| (CHANX:719318 L4 length:3 (14,0)->(17,0))                           0.120     1.198
| (CHANY:1184474 L4 length:2 (17,1)->(17,3))                          0.120     1.318
| (CHANX:736734 L1 length:0 (18,3)->(18,3))                           0.108     1.426
| (CHANY:1189594 L4 length:3 (18,4)->(18,7))                          0.120     1.546
| (CHANY:1189758 L1 length:0 (18,7)->(18,7))                          0.108     1.654
| (CHANX:759633 L1 length:0 (18,7)->(18,7))                           0.108     1.762
| (CHANY:1184970 L1 length:0 (17,8)->(17,8))                          0.108     1.870
| (IPIN:112997 side:RIGHT (17,8))                                     0.164     2.034
| (intra 'clb' routing)                                               0.293     2.327
$abc$10177$abc$4390$lo1.D[0] (dffsre at (17,8))                      -0.000     2.327
data arrival time                                                               2.327

clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input at (6,0))                                     0.000     0.000
| (intra 'io' routing)                                                0.078     0.078
| (inter-block routing:global net)                                    0.000     0.078
| (intra 'clb' routing)                                               2.000     2.078
$abc$10177$abc$4390$lo1.C[0] (dffsre at (17,8))                       0.000     2.078
clock uncertainty                                                     0.000     2.078
cell hold time                                                        0.029     2.107
data required time                                                              2.107
-------------------------------------------------------------------------------------
data required time                                                             -2.107
data arrival time                                                               2.327
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.220


#Path 25
Startpoint: rst_i.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : ack_o.R[0] (dffsre at (19,7) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
rst_i.inpad[0] (.input at (7,0))                                 0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:2624 side:TOP (7,0))                                     0.000     1.078
| (CHANX:718822 L4 length:3 (7,0)->(10,0))                       0.120     1.198
| (CHANY:1150446 L4 length:2 (10,1)->(10,3))                     0.120     1.318
| (CHANX:724834 L4 length:3 (11,1)->(14,1))                      0.120     1.438
| (CHANY:1169901 L4 length:0 (14,1)->(14,1))                     0.120     1.558
| (CHANX:719398 L4 length:3 (15,0)->(18,0))                      0.120     1.678
| (CHANY:1189326 L4 length:2 (18,1)->(18,3))                     0.120     1.798
| (CHANY:1189524 L4 length:3 (18,3)->(18,6))                     0.120     1.918
| (CHANX:742534 L1 length:0 (19,4)->(19,4))                      0.108     2.026
| (CHANY:1194522 L4 length:3 (19,5)->(19,8))                     0.120     2.146
| (CHANY:1194602 L4 length:3 (19,6)->(19,9))                     0.120     2.266
| (IPIN:96005 side:RIGHT (19,7))                                 0.164     2.430
| (intra 'clb' routing)                                          0.020     2.450
ack_o.R[0] (dffsre at (19,7))                                    0.000     2.450
data arrival time                                                          2.450

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
ack_o.C[0] (dffsre at (19,7))                                    0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.134     2.212
data required time                                                         2.212
--------------------------------------------------------------------------------
data required time                                                        -2.212
data arrival time                                                          2.450
--------------------------------------------------------------------------------
slack (MET)                                                                0.238


#Path 26
Startpoint: dat_i[1].inpad[0] (.input at (14,0) clocked by clock0)
Endpoint  : wfifo.mem[2][1].D[0] (dffsre at (16,11) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
dat_i[1].inpad[0] (.input at (14,0))                             0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:5404 side:TOP (14,0))                                    0.000     1.078
| (CHANX:719318 L4 length:3 (14,0)->(17,0))                      0.120     1.198
| (CHANY:1184474 L4 length:2 (17,1)->(17,3))                     0.120     1.318
| (CHANX:736734 L1 length:0 (18,3)->(18,3))                      0.108     1.426
| (CHANY:1189594 L4 length:3 (18,4)->(18,7))                     0.120     1.546
| (CHANX:759698 L1 length:0 (19,7)->(19,7))                      0.108     1.654
| (CHANY:1194746 L4 length:3 (19,8)->(19,11))                    0.120     1.774
| (CHANX:782441 L4 length:3 (19,11)->(16,11))                    0.120     1.894
| (IPIN:137788 side:TOP (16,11))                                 0.164     2.058
| (intra 'clb' routing)                                          0.293     2.351
wfifo.mem[2][1].D[0] (dffsre at (16,11))                         0.000     2.351
data arrival time                                                          2.351

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
wfifo.mem[2][1].C[0] (dffsre at (16,11))                         0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.351
--------------------------------------------------------------------------------
slack (MET)                                                                0.244


#Path 27
Startpoint: dat_i[5].inpad[0] (.input at (16,0) clocked by clock0)
Endpoint  : wfifo.mem[0][5].D[0] (dffsre at (16,12) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
dat_i[5].inpad[0] (.input at (16,0))                             0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:6206 side:TOP (16,0))                                    0.000     1.078
| (CHANX:719476 L4 length:3 (16,0)->(19,0))                      0.120     1.198
| (CHANY:1189308 L4 length:3 (18,1)->(18,4))                     0.120     1.318
| (CHANY:1189584 L4 length:3 (18,4)->(18,7))                     0.120     1.438
| (CHANX:759459 L4 length:3 (18,7)->(15,7))                      0.120     1.558
| (CHANY:1180156 L4 length:3 (16,8)->(16,11))                    0.120     1.678
| (CHANY:1180306 L4 length:3 (16,10)->(16,13))                   0.120     1.798
| (IPIN:144984 side:RIGHT (16,12))                               0.164     1.962
| (intra 'clb' routing)                                          0.403     2.365
wfifo.mem[0][5].D[0] (dffsre at (16,12))                         0.000     2.365
data arrival time                                                          2.365

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
wfifo.mem[0][5].C[0] (dffsre at (16,12))                         0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.365
--------------------------------------------------------------------------------
slack (MET)                                                                0.258


#Path 28
Startpoint: dat_i[0].inpad[0] (.input at (13,0) clocked by clock0)
Endpoint  : espr[2].D[0] (dffsre at (19,8) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
dat_i[0].inpad[0] (.input at (13,0))                             0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:5026 side:TOP (13,0))                                    0.000     1.078
| (CHANX:719232 L4 length:3 (13,0)->(16,0))                      0.120     1.198
| (CHANY:1179628 L4 length:3 (16,1)->(16,4))                     0.120     1.318
| (CHANX:736662 L1 length:0 (17,3)->(17,3))                      0.108     1.426
| (CHANY:1184734 L4 length:3 (17,4)->(17,7))                     0.120     1.546
| (CHANX:742454 L1 length:0 (18,4)->(18,4))                      0.108     1.654
| (CHANY:1189670 L4 length:3 (18,5)->(18,8))                     0.120     1.774
| (CHANX:765418 L1 length:0 (19,8)->(19,8))                      0.108     1.882
| (IPIN:113106 side:TOP (19,8))                                  0.164     2.046
| (intra 'clb' routing)                                          0.343     2.389
espr[2].D[0] (dffsre at (19,8))                                 -0.000     2.389
data arrival time                                                          2.389

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
espr[2].C[0] (dffsre at (19,8))                                  0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.389
--------------------------------------------------------------------------------
slack (MET)                                                                0.282


#Path 29
Startpoint: dat_i[7].inpad[0] (.input at (17,0) clocked by clock0)
Endpoint  : wfifo.mem[1][7].D[0] (dffsre at (19,11) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
dat_i[7].inpad[0] (.input at (17,0))                             0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:6610 side:TOP (17,0))                                    0.000     1.078
| (CHANX:719528 L4 length:3 (17,0)->(20,0))                      0.120     1.198
| (CHANY:1184384 L4 length:3 (17,1)->(17,4))                     0.120     1.318
| (CHANX:742480 L1 length:0 (18,4)->(18,4))                      0.108     1.426
| (CHANY:1189644 L4 length:3 (18,5)->(18,8))                     0.120     1.546
| (CHANX:759708 L1 length:0 (19,7)->(19,7))                      0.108     1.654
| (CHANY:1194736 L4 length:3 (19,8)->(19,11))                    0.120     1.774
| (CHANY:1194886 L4 length:3 (19,10)->(19,13))                   0.120     1.894
| (IPIN:138055 side:RIGHT (19,11))                               0.164     2.058
| (intra 'clb' routing)                                          0.343     2.401
wfifo.mem[1][7].D[0] (dffsre at (19,11))                         0.000     2.401
data arrival time                                                          2.401

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
wfifo.mem[1][7].C[0] (dffsre at (19,11))                         0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.401
--------------------------------------------------------------------------------
slack (MET)                                                                0.294


#Path 30
Startpoint: dat_i[6].inpad[0] (.input at (16,0) clocked by clock0)
Endpoint  : wfifo.mem[2][6].D[0] (dffsre at (16,11) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
dat_i[6].inpad[0] (.input at (16,0))                             0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:6222 side:TOP (16,0))                                    0.000     1.078
| (CHANX:719468 L4 length:3 (16,0)->(19,0))                      0.120     1.198
| (CHANY:1189284 L4 length:3 (18,1)->(18,4))                     0.120     1.318
| (CHANX:742542 L1 length:0 (19,4)->(19,4))                      0.108     1.426
| (CHANY:1194514 L4 length:3 (19,5)->(19,8))                     0.120     1.546
| (CHANX:759523 L4 length:3 (19,7)->(16,7))                      0.120     1.666
| (CHANY:1175284 L4 length:3 (15,8)->(15,11))                    0.120     1.786
| (CHANX:782396 L1 length:0 (16,11)->(16,11))                    0.108     1.894
| (IPIN:137797 side:TOP (16,11))                                 0.164     2.058
| (intra 'clb' routing)                                          0.343     2.401
wfifo.mem[2][6].D[0] (dffsre at (16,11))                         0.000     2.401
data arrival time                                                          2.401

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
wfifo.mem[2][6].C[0] (dffsre at (16,11))                         0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.401
--------------------------------------------------------------------------------
slack (MET)                                                                0.294


#Path 31
Startpoint: dat_i[7].inpad[0] (.input at (17,0) clocked by clock0)
Endpoint  : wfifo.mem[3][7].D[0] (dffsre at (19,10) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
dat_i[7].inpad[0] (.input at (17,0))                             0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:6610 side:TOP (17,0))                                    0.000     1.078
| (CHANX:719528 L4 length:3 (17,0)->(20,0))                      0.120     1.198
| (CHANY:1184384 L4 length:3 (17,1)->(17,4))                     0.120     1.318
| (CHANX:742480 L1 length:0 (18,4)->(18,4))                      0.108     1.426
| (CHANY:1189644 L4 length:3 (18,5)->(18,8))                     0.120     1.546
| (CHANX:759708 L1 length:0 (19,7)->(19,7))                      0.108     1.654
| (CHANY:1194736 L4 length:3 (19,8)->(19,11))                    0.120     1.774
| (CHANY:1194886 L4 length:3 (19,10)->(19,13))                   0.120     1.894
| (IPIN:128234 side:RIGHT (19,10))                               0.164     2.058
| (intra 'clb' routing)                                          0.343     2.401
wfifo.mem[3][7].D[0] (dffsre at (19,10))                         0.000     2.401
data arrival time                                                          2.401

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
wfifo.mem[3][7].C[0] (dffsre at (19,10))                         0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.401
--------------------------------------------------------------------------------
slack (MET)                                                                0.294


#Path 32
Startpoint: dat_i[1].inpad[0] (.input at (14,0) clocked by clock0)
Endpoint  : espr[3].D[0] (dffsre at (19,8) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
dat_i[1].inpad[0] (.input at (14,0))                             0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:5404 side:TOP (14,0))                                    0.000     1.078
| (CHANX:719318 L4 length:3 (14,0)->(17,0))                      0.120     1.198
| (CHANY:1184474 L4 length:2 (17,1)->(17,3))                     0.120     1.318
| (CHANX:736734 L1 length:0 (18,3)->(18,3))                      0.108     1.426
| (CHANY:1189594 L4 length:3 (18,4)->(18,7))                     0.120     1.546
| (CHANY:1189758 L1 length:0 (18,7)->(18,7))                     0.108     1.654
| (CHANX:759633 L1 length:0 (18,7)->(18,7))                      0.108     1.762
| (CHANY:1184970 L1 length:0 (17,8)->(17,8))                     0.108     1.870
| (CHANX:765402 L4 length:3 (18,8)->(21,8))                      0.120     1.990
| (IPIN:113100 side:TOP (19,8))                                  0.164     2.154
| (intra 'clb' routing)                                          0.253     2.407
espr[3].D[0] (dffsre at (19,8))                                 -0.000     2.407
data arrival time                                                          2.407

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
espr[3].C[0] (dffsre at (19,8))                                  0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.407
--------------------------------------------------------------------------------
slack (MET)                                                                0.300


#Path 33
Startpoint: dat_i[1].inpad[0] (.input at (14,0) clocked by clock0)
Endpoint  : wfifo.mem[1][1].D[0] (dffsre at (19,11) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
dat_i[1].inpad[0] (.input at (14,0))                             0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:5404 side:TOP (14,0))                                    0.000     1.078
| (CHANX:719318 L4 length:3 (14,0)->(17,0))                      0.120     1.198
| (CHANY:1184474 L4 length:2 (17,1)->(17,3))                     0.120     1.318
| (CHANX:736734 L1 length:0 (18,3)->(18,3))                      0.108     1.426
| (CHANY:1189594 L4 length:3 (18,4)->(18,7))                     0.120     1.546
| (CHANX:759698 L1 length:0 (19,7)->(19,7))                      0.108     1.654
| (CHANY:1194746 L4 length:3 (19,8)->(19,11))                    0.120     1.774
| (CHANY:1194918 L1 length:0 (19,11)->(19,11))                   0.108     1.882
| (CHANX:782613 L1 length:0 (19,11)->(19,11))                    0.108     1.990
| (IPIN:138037 side:TOP (19,11))                                 0.164     2.154
| (intra 'clb' routing)                                          0.253     2.407
wfifo.mem[1][1].D[0] (dffsre at (19,11))                        -0.000     2.407
data arrival time                                                          2.407

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
wfifo.mem[1][1].C[0] (dffsre at (19,11))                         0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.407
--------------------------------------------------------------------------------
slack (MET)                                                                0.300


#Path 34
Startpoint: dat_i[3].inpad[0] (.input at (15,0) clocked by clock0)
Endpoint  : $abc$10177$abc$4505$lo0.D[0] (dffsre at (19,8) clocked by clock0)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  1.000     1.000
dat_i[3].inpad[0] (.input at (15,0))                                  0.000     1.000
| (intra 'io' routing)                                                0.078     1.078
| (OPIN:5808 side:TOP (15,0))                                         0.000     1.078
| (CHANX:719406 L4 length:3 (15,0)->(18,0))                           0.120     1.198
| (CHANY:1174730 L4 length:2 (15,1)->(15,3))                          0.120     1.318
| (CHANY:1174932 L4 length:3 (15,3)->(15,6))                          0.120     1.438
| (CHANY:1175074 L4 length:3 (15,5)->(15,8))                          0.120     1.558
| (CHANX:759522 L4 length:3 (16,7)->(19,7))                           0.120     1.678
| (CHANX:759726 L1 length:0 (19,7)->(19,7))                           0.108     1.786
| (CHANY:1194718 L4 length:3 (19,8)->(19,11))                         0.120     1.906
| (IPIN:113116 side:RIGHT (19,8))                                     0.164     2.070
| (intra 'clb' routing)                                               0.343     2.413
$abc$10177$abc$4505$lo0.D[0] (dffsre at (19,8))                      -0.000     2.413
data arrival time                                                               2.413

clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input at (6,0))                                     0.000     0.000
| (intra 'io' routing)                                                0.078     0.078
| (inter-block routing:global net)                                    0.000     0.078
| (intra 'clb' routing)                                               2.000     2.078
$abc$10177$abc$4505$lo0.C[0] (dffsre at (19,8))                       0.000     2.078
clock uncertainty                                                     0.000     2.078
cell hold time                                                        0.029     2.107
data required time                                                              2.107
-------------------------------------------------------------------------------------
data required time                                                             -2.107
data arrival time                                                               2.413
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.306


#Path 35
Startpoint: dat_i[5].inpad[0] (.input at (16,0) clocked by clock0)
Endpoint  : $abc$10177$abc$4390$lo0.D[0] (dffsre at (17,8) clocked by clock0)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  1.000     1.000
dat_i[5].inpad[0] (.input at (16,0))                                  0.000     1.000
| (intra 'io' routing)                                                0.078     1.078
| (OPIN:6206 side:TOP (16,0))                                         0.000     1.078
| (CHANX:719476 L4 length:3 (16,0)->(19,0))                           0.120     1.198
| (CHANY:1189308 L4 length:3 (18,1)->(18,4))                          0.120     1.318
| (CHANY:1189584 L4 length:3 (18,4)->(18,7))                          0.120     1.438
| (CHANX:759459 L4 length:3 (18,7)->(15,7))                           0.120     1.558
| (CHANY:1180156 L4 length:3 (16,8)->(16,11))                         0.120     1.678
| (CHANX:765332 L4 length:3 (17,8)->(20,8))                           0.120     1.798
| (CHANY:1184961 L1 length:0 (17,8)->(17,8))                          0.108     1.906
| (IPIN:112992 side:RIGHT (17,8))                                     0.164     2.070
| (intra 'clb' routing)                                               0.343     2.413
$abc$10177$abc$4390$lo0.D[0] (dffsre at (17,8))                      -0.000     2.413
data arrival time                                                               2.413

clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input at (6,0))                                     0.000     0.000
| (intra 'io' routing)                                                0.078     0.078
| (inter-block routing:global net)                                    0.000     0.078
| (intra 'clb' routing)                                               2.000     2.078
$abc$10177$abc$4390$lo0.C[0] (dffsre at (17,8))                       0.000     2.078
clock uncertainty                                                     0.000     2.078
cell hold time                                                        0.029     2.107
data required time                                                              2.107
-------------------------------------------------------------------------------------
data required time                                                             -2.107
data arrival time                                                               2.413
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.306


#Path 36
Startpoint: adr_i[0].inpad[0] (.input at (12,0) clocked by clock0)
Endpoint  : dat_o[3].D[0] (dffsre at (19,6) clocked by clock0)
Path Type : hold

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            1.000     1.000
adr_i[0].inpad[0] (.input at (12,0))                                            0.000     1.000
| (intra 'io' routing)                                                          0.078     1.078
| (OPIN:4622 side:TOP (12,0))                                                   0.000     1.078
| (CHANX:719178 L4 length:3 (12,0)->(15,0))                                     0.120     1.198
| (CHANX:719332 L4 length:3 (14,0)->(17,0))                                     0.120     1.318
| (CHANY:1179588 L4 length:3 (16,1)->(16,4))                                    0.120     1.438
| (CHANX:742392 L1 length:0 (17,4)->(17,4))                                     0.108     1.546
| (CHANY:1184800 L4 length:3 (17,5)->(17,8))                                    0.120     1.666
| (CHANX:753958 L4 length:3 (18,6)->(21,6))                                     0.120     1.786
| (CHANY:1194545 L1 length:0 (19,6)->(19,6))                                    0.108     1.894
| (IPIN:85594 side:RIGHT (19,6))                                                0.164     2.058
| (intra 'clb' routing)                                                         0.143     2.201
$abc$10177$abc$4549$li003_li003.in[1] (.names at (19,6))                        0.000     2.201
| (primitive '.names' combinational delay)                                      0.240     2.441
$abc$10177$abc$4549$li003_li003.out[0] (.names at (19,6))                       0.000     2.441
| (intra 'clb' routing)                                                         0.000     2.441
dat_o[3].D[0] (dffsre at (19,6))                                                0.000     2.441
data arrival time                                                                         2.441

clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input at (6,0))                                               0.000     0.000
| (intra 'io' routing)                                                          0.078     0.078
| (inter-block routing:global net)                                              0.000     0.078
| (intra 'clb' routing)                                                         2.000     2.078
dat_o[3].C[0] (dffsre at (19,6))                                                0.000     2.078
clock uncertainty                                                               0.000     2.078
cell hold time                                                                  0.029     2.107
data required time                                                                        2.107
-----------------------------------------------------------------------------------------------
data required time                                                                       -2.107
data arrival time                                                                         2.441
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               0.334


#Path 37
Startpoint: dat_i[3].inpad[0] (.input at (15,0) clocked by clock0)
Endpoint  : wfifo.mem[0][3].D[0] (dffsre at (16,12) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
dat_i[3].inpad[0] (.input at (15,0))                             0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:5808 side:TOP (15,0))                                    0.000     1.078
| (CHANX:719406 L4 length:3 (15,0)->(18,0))                      0.120     1.198
| (CHANY:1174730 L4 length:2 (15,1)->(15,3))                     0.120     1.318
| (CHANY:1174932 L4 length:3 (15,3)->(15,6))                     0.120     1.438
| (CHANY:1175074 L4 length:3 (15,5)->(15,8))                     0.120     1.558
| (CHANY:1175286 L4 length:3 (15,8)->(15,11))                    0.120     1.678
| (CHANX:782394 L1 length:0 (16,11)->(16,11))                    0.108     1.786
| (CHANY:1180438 L4 length:3 (16,12)->(16,15))                   0.120     1.906
| (CHANX:787923 L4 length:3 (16,12)->(13,12))                    0.120     2.026
| (IPIN:144957 side:TOP (16,12))                                 0.164     2.190
| (intra 'clb' routing)                                          0.253     2.443
wfifo.mem[0][3].D[0] (dffsre at (16,12))                        -0.000     2.443
data arrival time                                                          2.443

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
wfifo.mem[0][3].C[0] (dffsre at (16,12))                         0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.443
--------------------------------------------------------------------------------
slack (MET)                                                                0.336


#Path 38
Startpoint: dat_i[0].inpad[0] (.input at (13,0) clocked by clock0)
Endpoint  : wfifo.mem[1][0].D[0] (dffsre at (19,11) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
dat_i[0].inpad[0] (.input at (13,0))                             0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:5026 side:TOP (13,0))                                    0.000     1.078
| (CHANX:719232 L4 length:3 (13,0)->(16,0))                      0.120     1.198
| (CHANY:1179628 L4 length:3 (16,1)->(16,4))                     0.120     1.318
| (CHANX:736662 L1 length:0 (17,3)->(17,3))                      0.108     1.426
| (CHANY:1184734 L4 length:3 (17,4)->(17,7))                     0.120     1.546
| (CHANX:759626 L1 length:0 (18,7)->(18,7))                      0.108     1.654
| (CHANY:1189886 L4 length:3 (18,8)->(18,11))                    0.120     1.774
| (CHANX:782590 L1 length:0 (19,11)->(19,11))                    0.108     1.882
| (IPIN:138026 side:TOP (19,11))                                 0.164     2.046
| (intra 'clb' routing)                                          0.403     2.449
wfifo.mem[1][0].D[0] (dffsre at (19,11))                        -0.000     2.449
data arrival time                                                          2.449

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
wfifo.mem[1][0].C[0] (dffsre at (19,11))                         0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.449
--------------------------------------------------------------------------------
slack (MET)                                                                0.342


#Path 39
Startpoint: dat_i[7].inpad[0] (.input at (17,0) clocked by clock0)
Endpoint  : $abc$10177$abc$4505$lo5.D[0] (dffsre at (19,8) clocked by clock0)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  1.000     1.000
dat_i[7].inpad[0] (.input at (17,0))                                  0.000     1.000
| (intra 'io' routing)                                                0.078     1.078
| (OPIN:6610 side:TOP (17,0))                                         0.000     1.078
| (CHANX:719528 L4 length:3 (17,0)->(20,0))                           0.120     1.198
| (CHANY:1184384 L4 length:3 (17,1)->(17,4))                          0.120     1.318
| (CHANX:742480 L1 length:0 (18,4)->(18,4))                           0.108     1.426
| (CHANY:1189644 L4 length:3 (18,5)->(18,8))                          0.120     1.546
| (CHANX:759708 L1 length:0 (19,7)->(19,7))                           0.108     1.654
| (CHANY:1194736 L4 length:3 (19,8)->(19,11))                         0.120     1.774
| (CHANX:765261 L4 length:3 (19,8)->(16,8))                           0.120     1.894
| (IPIN:113087 side:TOP (19,8))                                       0.164     2.058
| (intra 'clb' routing)                                               0.403     2.461
$abc$10177$abc$4505$lo5.D[0] (dffsre at (19,8))                      -0.000     2.461
data arrival time                                                               2.461

clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input at (6,0))                                     0.000     0.000
| (intra 'io' routing)                                                0.078     0.078
| (inter-block routing:global net)                                    0.000     0.078
| (intra 'clb' routing)                                               2.000     2.078
$abc$10177$abc$4505$lo5.C[0] (dffsre at (19,8))                       0.000     2.078
clock uncertainty                                                     0.000     2.078
cell hold time                                                        0.029     2.107
data required time                                                              2.107
-------------------------------------------------------------------------------------
data required time                                                             -2.107
data arrival time                                                               2.461
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.354


#Path 40
Startpoint: dat_i[2].inpad[0] (.input at (14,0) clocked by clock0)
Endpoint  : wfifo.mem[0][2].D[0] (dffsre at (16,12) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
dat_i[2].inpad[0] (.input at (14,0))                             0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:5424 side:TOP (14,0))                                    0.000     1.078
| (CHANX:719314 L4 length:3 (14,0)->(17,0))                      0.120     1.198
| (CHANY:1174672 L4 length:3 (15,1)->(15,4))                     0.120     1.318
| (CHANX:742334 L1 length:0 (16,4)->(16,4))                      0.108     1.426
| (CHANY:1179926 L4 length:3 (16,5)->(16,8))                     0.120     1.546
| (CHANX:765298 L1 length:0 (17,8)->(17,8))                      0.108     1.654
| (CHANY:1185078 L4 length:3 (17,9)->(17,12))                    0.120     1.774
| (CHANX:788001 L4 length:3 (17,12)->(14,12))                    0.120     1.894
| (IPIN:144946 side:TOP (16,12))                                 0.164     2.058
| (intra 'clb' routing)                                          0.403     2.461
wfifo.mem[0][2].D[0] (dffsre at (16,12))                        -0.000     2.461
data arrival time                                                          2.461

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
wfifo.mem[0][2].C[0] (dffsre at (16,12))                         0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.461
--------------------------------------------------------------------------------
slack (MET)                                                                0.354


#Path 41
Startpoint: dat_i[0].inpad[0] (.input at (13,0) clocked by clock0)
Endpoint  : wfifo.mem[2][0].D[0] (dffsre at (16,11) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
dat_i[0].inpad[0] (.input at (13,0))                             0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:5026 side:TOP (13,0))                                    0.000     1.078
| (CHANX:719232 L4 length:3 (13,0)->(16,0))                      0.120     1.198
| (CHANY:1179628 L4 length:3 (16,1)->(16,4))                     0.120     1.318
| (CHANX:736662 L1 length:0 (17,3)->(17,3))                      0.108     1.426
| (CHANY:1184734 L4 length:3 (17,4)->(17,7))                     0.120     1.546
| (CHANX:759626 L1 length:0 (18,7)->(18,7))                      0.108     1.654
| (CHANY:1189886 L4 length:3 (18,8)->(18,11))                    0.120     1.774
| (CHANX:782369 L4 length:3 (18,11)->(15,11))                    0.120     1.894
| (IPIN:137787 side:TOP (16,11))                                 0.164     2.058
| (intra 'clb' routing)                                          0.403     2.461
wfifo.mem[2][0].D[0] (dffsre at (16,11))                        -0.000     2.461
data arrival time                                                          2.461

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
wfifo.mem[2][0].C[0] (dffsre at (16,11))                         0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.461
--------------------------------------------------------------------------------
slack (MET)                                                                0.354


#Path 42
Startpoint: dat_i[5].inpad[0] (.input at (16,0) clocked by clock0)
Endpoint  : $abc$10177$abc$4505$lo1.D[0] (dffsre at (19,8) clocked by clock0)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  1.000     1.000
dat_i[5].inpad[0] (.input at (16,0))                                  0.000     1.000
| (intra 'io' routing)                                                0.078     1.078
| (OPIN:6206 side:TOP (16,0))                                         0.000     1.078
| (CHANX:719476 L4 length:3 (16,0)->(19,0))                           0.120     1.198
| (CHANY:1189308 L4 length:3 (18,1)->(18,4))                          0.120     1.318
| (CHANY:1189584 L4 length:3 (18,4)->(18,7))                          0.120     1.438
| (CHANX:759459 L4 length:3 (18,7)->(15,7))                           0.120     1.558
| (CHANY:1180156 L4 length:3 (16,8)->(16,11))                         0.120     1.678
| (CHANX:771058 L4 length:3 (17,9)->(20,9))                           0.120     1.798
| (CHANY:1199694 L1 length:0 (20,10)->(20,10))                        0.108     1.906
| (CHANX:776949 L1 length:0 (20,10)->(20,10))                         0.108     2.014
| (CHANY:1194665 L4 length:3 (19,10)->(19,7))                         0.120     2.134
| (IPIN:113122 side:RIGHT (19,8))                                     0.164     2.298
| (intra 'clb' routing)                                               0.203     2.501
$abc$10177$abc$4505$lo1.D[0] (dffsre at (19,8))                      -0.000     2.501
data arrival time                                                               2.501

clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input at (6,0))                                     0.000     0.000
| (intra 'io' routing)                                                0.078     0.078
| (inter-block routing:global net)                                    0.000     0.078
| (intra 'clb' routing)                                               2.000     2.078
$abc$10177$abc$4505$lo1.C[0] (dffsre at (19,8))                       0.000     2.078
clock uncertainty                                                     0.000     2.078
cell hold time                                                        0.029     2.107
data required time                                                              2.107
-------------------------------------------------------------------------------------
data required time                                                             -2.107
data arrival time                                                               2.501
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.394


#Path 43
Startpoint: dat_i[7].inpad[0] (.input at (17,0) clocked by clock0)
Endpoint  : wfifo.mem[2][7].D[0] (dffsre at (16,11) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
dat_i[7].inpad[0] (.input at (17,0))                             0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:6610 side:TOP (17,0))                                    0.000     1.078
| (CHANX:719528 L4 length:3 (17,0)->(20,0))                      0.120     1.198
| (CHANY:1184384 L4 length:3 (17,1)->(17,4))                     0.120     1.318
| (CHANX:742480 L1 length:0 (18,4)->(18,4))                      0.108     1.426
| (CHANY:1189644 L4 length:3 (18,5)->(18,8))                     0.120     1.546
| (CHANX:759708 L1 length:0 (19,7)->(19,7))                      0.108     1.654
| (CHANY:1194736 L4 length:3 (19,8)->(19,11))                    0.120     1.774
| (CHANX:776713 L4 length:3 (19,10)->(16,10))                    0.120     1.894
| (CHANY:1180332 L1 length:0 (16,11)->(16,11))                   0.108     2.002
| (IPIN:137818 side:RIGHT (16,11))                               0.164     2.166
| (intra 'clb' routing)                                          0.343     2.509
wfifo.mem[2][7].D[0] (dffsre at (16,11))                        -0.000     2.509
data arrival time                                                          2.509

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
wfifo.mem[2][7].C[0] (dffsre at (16,11))                         0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.509
--------------------------------------------------------------------------------
slack (MET)                                                                0.402


#Path 44
Startpoint: miso_i.inpad[0] (.input at (12,0) clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo084.D[0] (dffsre at (19,12) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
input external delay                                                                     1.000     1.000
miso_i.inpad[0] (.input at (12,0))                                                       0.000     1.000
| (intra 'io' routing)                                                                   0.078     1.078
| (OPIN:4604 side:TOP (12,0))                                                            0.000     1.078
| (CHANX:719184 L4 length:3 (12,0)->(15,0))                                              0.120     1.198
| (CHANY:1174744 L4 length:3 (15,1)->(15,4))                                             0.120     1.318
| (CHANY:1175016 L4 length:3 (15,4)->(15,7))                                             0.120     1.438
| (CHANX:759480 L1 length:0 (16,7)->(16,7))                                              0.108     1.546
| (CHANY:1180168 L4 length:3 (16,8)->(16,11))                                            0.120     1.666
| (CHANY:1180344 L1 length:0 (16,11)->(16,11))                                           0.108     1.774
| (CHANX:782484 L4 length:3 (17,11)->(20,11))                                            0.120     1.894
| (CHANY:1190122 L1 length:0 (18,12)->(18,12))                                           0.108     2.002
| (CHANX:788366 L4 length:3 (19,12)->(22,12))                                            0.120     2.122
| (IPIN:145189 side:TOP (19,12))                                                         0.164     2.286
| (intra 'clb' routing)                                                                  0.143     2.429
$abc$10177$abc$2301$verific$n625$116[0].in[3] (.names at (19,12))                       -0.000     2.429
| (primitive '.names' combinational delay)                                               0.100     2.529
$abc$10177$abc$2301$verific$n625$116[0].out[0] (.names at (19,12))                       0.000     2.529
| (intra 'clb' routing)                                                                  0.000     2.529
$abc$10177$abc$4549$lo084.D[0] (dffsre at (19,12))                                       0.000     2.529
data arrival time                                                                                  2.529

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.078     0.078
| (inter-block routing:global net)                                                       0.000     0.078
| (intra 'clb' routing)                                                                  2.000     2.078
$abc$10177$abc$4549$lo084.C[0] (dffsre at (19,12))                                       0.000     2.078
clock uncertainty                                                                        0.000     2.078
cell hold time                                                                           0.029     2.107
data required time                                                                                 2.107
--------------------------------------------------------------------------------------------------------
data required time                                                                                -2.107
data arrival time                                                                                  2.529
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.422


#Path 45
Startpoint: dat_i[1].inpad[0] (.input at (14,0) clocked by clock0)
Endpoint  : wfifo.mem[3][1].D[0] (dffsre at (19,10) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
dat_i[1].inpad[0] (.input at (14,0))                             0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:5404 side:TOP (14,0))                                    0.000     1.078
| (CHANX:719318 L4 length:3 (14,0)->(17,0))                      0.120     1.198
| (CHANY:1184474 L4 length:2 (17,1)->(17,3))                     0.120     1.318
| (CHANX:736734 L1 length:0 (18,3)->(18,3))                      0.108     1.426
| (CHANY:1189594 L4 length:3 (18,4)->(18,7))                     0.120     1.546
| (CHANX:759698 L1 length:0 (19,7)->(19,7))                      0.108     1.654
| (CHANY:1194746 L4 length:3 (19,8)->(19,11))                    0.120     1.774
| (CHANX:771161 L1 length:0 (19,9)->(19,9))                      0.108     1.882
| (CHANY:1189982 L1 length:0 (18,10)->(18,10))                   0.108     1.990
| (CHANX:776914 L4 length:3 (19,10)->(22,10))                    0.120     2.110
| (IPIN:128209 side:TOP (19,10))                                 0.164     2.274
| (intra 'clb' routing)                                          0.293     2.567
wfifo.mem[3][1].D[0] (dffsre at (19,10))                        -0.000     2.567
data arrival time                                                          2.567

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
wfifo.mem[3][1].C[0] (dffsre at (19,10))                         0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.567
--------------------------------------------------------------------------------
slack (MET)                                                                0.460


#Path 46
Startpoint: dat_i[2].inpad[0] (.input at (14,0) clocked by clock0)
Endpoint  : $abc$10177$abc$4505$lo2.D[0] (dffsre at (19,8) clocked by clock0)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  1.000     1.000
dat_i[2].inpad[0] (.input at (14,0))                                  0.000     1.000
| (intra 'io' routing)                                                0.078     1.078
| (OPIN:5424 side:TOP (14,0))                                         0.000     1.078
| (CHANX:719314 L4 length:3 (14,0)->(17,0))                           0.120     1.198
| (CHANY:1174672 L4 length:3 (15,1)->(15,4))                          0.120     1.318
| (CHANX:742334 L1 length:0 (16,4)->(16,4))                           0.108     1.426
| (CHANY:1179926 L4 length:3 (16,5)->(16,8))                          0.120     1.546
| (CHANX:759570 L1 length:0 (17,7)->(17,7))                           0.108     1.654
| (CHANY:1185010 L4 length:3 (17,8)->(17,11))                         0.120     1.774
| (CHANX:765386 L4 length:3 (18,8)->(21,8))                           0.120     1.894
| (CHANX:765434 L1 length:0 (19,8)->(19,8))                           0.108     2.002
| (CHANY:1194697 L1 length:0 (19,8)->(19,8))                          0.108     2.110
| (IPIN:113120 side:RIGHT (19,8))                                     0.164     2.274
| (intra 'clb' routing)                                               0.293     2.567
$abc$10177$abc$4505$lo2.D[0] (dffsre at (19,8))                      -0.000     2.567
data arrival time                                                               2.567

clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input at (6,0))                                     0.000     0.000
| (intra 'io' routing)                                                0.078     0.078
| (inter-block routing:global net)                                    0.000     0.078
| (intra 'clb' routing)                                               2.000     2.078
$abc$10177$abc$4505$lo2.C[0] (dffsre at (19,8))                       0.000     2.078
clock uncertainty                                                     0.000     2.078
cell hold time                                                        0.029     2.107
data required time                                                              2.107
-------------------------------------------------------------------------------------
data required time                                                             -2.107
data arrival time                                                               2.567
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.460


#Path 47
Startpoint: dat_i[7].inpad[0] (.input at (17,0) clocked by clock0)
Endpoint  : $abc$10177$abc$4390$lo4.D[0] (dffsre at (17,8) clocked by clock0)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  1.000     1.000
dat_i[7].inpad[0] (.input at (17,0))                                  0.000     1.000
| (intra 'io' routing)                                                0.078     1.078
| (OPIN:6610 side:TOP (17,0))                                         0.000     1.078
| (CHANX:719528 L4 length:3 (17,0)->(20,0))                           0.120     1.198
| (CHANY:1184384 L4 length:3 (17,1)->(17,4))                          0.120     1.318
| (CHANX:742480 L1 length:0 (18,4)->(18,4))                           0.108     1.426
| (CHANY:1189644 L4 length:3 (18,5)->(18,8))                          0.120     1.546
| (CHANX:759708 L1 length:0 (19,7)->(19,7))                           0.108     1.654
| (CHANY:1194736 L4 length:3 (19,8)->(19,11))                         0.120     1.774
| (CHANX:765261 L4 length:3 (19,8)->(16,8))                           0.120     1.894
| (CHANY:1184963 L1 length:0 (17,8)->(17,8))                          0.108     2.002
| (IPIN:113011 side:RIGHT (17,8))                                     0.164     2.166
| (intra 'clb' routing)                                               0.403     2.569
$abc$10177$abc$4390$lo4.D[0] (dffsre at (17,8))                      -0.000     2.569
data arrival time                                                               2.569

clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input at (6,0))                                     0.000     0.000
| (intra 'io' routing)                                                0.078     0.078
| (inter-block routing:global net)                                    0.000     0.078
| (intra 'clb' routing)                                               2.000     2.078
$abc$10177$abc$4390$lo4.C[0] (dffsre at (17,8))                       0.000     2.078
clock uncertainty                                                     0.000     2.078
cell hold time                                                        0.029     2.107
data required time                                                              2.107
-------------------------------------------------------------------------------------
data required time                                                             -2.107
data arrival time                                                               2.569
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.462


#Path 48
Startpoint: dat_i[6].inpad[0] (.input at (16,0) clocked by clock0)
Endpoint  : wfifo.mem[0][6].D[0] (dffsre at (16,12) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
dat_i[6].inpad[0] (.input at (16,0))                             0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:6222 side:TOP (16,0))                                    0.000     1.078
| (CHANX:719468 L4 length:3 (16,0)->(19,0))                      0.120     1.198
| (CHANY:1189284 L4 length:3 (18,1)->(18,4))                     0.120     1.318
| (CHANX:742542 L1 length:0 (19,4)->(19,4))                      0.108     1.426
| (CHANY:1194514 L4 length:3 (19,5)->(19,8))                     0.120     1.546
| (CHANX:759523 L4 length:3 (19,7)->(16,7))                      0.120     1.666
| (CHANY:1175284 L4 length:3 (15,8)->(15,11))                    0.120     1.786
| (CHANX:776676 L1 length:0 (16,10)->(16,10))                    0.108     1.894
| (CHANY:1180360 L4 length:3 (16,11)->(16,14))                   0.120     2.014
| (CHANX:788123 L1 length:0 (16,12)->(16,12))                    0.108     2.122
| (IPIN:144958 side:TOP (16,12))                                 0.164     2.286
| (intra 'clb' routing)                                          0.343     2.629
wfifo.mem[0][6].D[0] (dffsre at (16,12))                        -0.000     2.629
data arrival time                                                          2.629

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
wfifo.mem[0][6].C[0] (dffsre at (16,12))                         0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.629
--------------------------------------------------------------------------------
slack (MET)                                                                0.522


#Path 49
Startpoint: dat_i[3].inpad[0] (.input at (15,0) clocked by clock0)
Endpoint  : wfifo.mem[1][3].D[0] (dffsre at (19,11) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
dat_i[3].inpad[0] (.input at (15,0))                             0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:5808 side:TOP (15,0))                                    0.000     1.078
| (CHANX:719406 L4 length:3 (15,0)->(18,0))                      0.120     1.198
| (CHANY:1174730 L4 length:2 (15,1)->(15,3))                     0.120     1.318
| (CHANY:1174932 L4 length:3 (15,3)->(15,6))                     0.120     1.438
| (CHANY:1175074 L4 length:3 (15,5)->(15,8))                     0.120     1.558
| (CHANY:1175286 L4 length:3 (15,8)->(15,11))                    0.120     1.678
| (CHANX:782394 L1 length:0 (16,11)->(16,11))                    0.108     1.786
| (CHANY:1180438 L4 length:3 (16,12)->(16,15))                   0.120     1.906
| (CHANX:788210 L4 length:3 (17,12)->(20,12))                    0.120     2.026
| (CHANY:1190129 L1 length:0 (18,12)->(18,12))                   0.108     2.134
| (CHANX:782610 L1 length:0 (19,11)->(19,11))                    0.108     2.242
| (IPIN:138036 side:TOP (19,11))                                 0.164     2.406
| (intra 'clb' routing)                                          0.253     2.659
wfifo.mem[1][3].D[0] (dffsre at (19,11))                        -0.000     2.659
data arrival time                                                          2.659

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
wfifo.mem[1][3].C[0] (dffsre at (19,11))                         0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.659
--------------------------------------------------------------------------------
slack (MET)                                                                0.552


#Path 50
Startpoint: dat_i[0].inpad[0] (.input at (13,0) clocked by clock0)
Endpoint  : wfifo.mem[3][0].D[0] (dffsre at (19,10) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
dat_i[0].inpad[0] (.input at (13,0))                             0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:5026 side:TOP (13,0))                                    0.000     1.078
| (CHANX:719232 L4 length:3 (13,0)->(16,0))                      0.120     1.198
| (CHANY:1179628 L4 length:3 (16,1)->(16,4))                     0.120     1.318
| (CHANX:736662 L1 length:0 (17,3)->(17,3))                      0.108     1.426
| (CHANY:1184734 L4 length:3 (17,4)->(17,7))                     0.120     1.546
| (CHANX:759626 L1 length:0 (18,7)->(18,7))                      0.108     1.654
| (CHANY:1189886 L4 length:3 (18,8)->(18,11))                    0.120     1.774
| (CHANX:782590 L1 length:0 (19,11)->(19,11))                    0.108     1.882
| (CHANY:1194897 L1 length:0 (19,11)->(19,11))                   0.108     1.990
| (CHANX:776865 L1 length:0 (19,10)->(19,10))                    0.108     2.098
| (IPIN:128205 side:TOP (19,10))                                 0.164     2.262
| (intra 'clb' routing)                                          0.403     2.665
wfifo.mem[3][0].D[0] (dffsre at (19,10))                        -0.000     2.665
data arrival time                                                          2.665

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
wfifo.mem[3][0].C[0] (dffsre at (19,10))                         0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.665
--------------------------------------------------------------------------------
slack (MET)                                                                0.558


#Path 51
Startpoint: dat_i[2].inpad[0] (.input at (14,0) clocked by clock0)
Endpoint  : wfifo.mem[3][2].D[0] (dffsre at (19,10) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
dat_i[2].inpad[0] (.input at (14,0))                             0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:5424 side:TOP (14,0))                                    0.000     1.078
| (CHANX:719314 L4 length:3 (14,0)->(17,0))                      0.120     1.198
| (CHANY:1174672 L4 length:3 (15,1)->(15,4))                     0.120     1.318
| (CHANX:742334 L1 length:0 (16,4)->(16,4))                      0.108     1.426
| (CHANY:1179926 L4 length:3 (16,5)->(16,8))                     0.120     1.546
| (CHANX:765298 L1 length:0 (17,8)->(17,8))                      0.108     1.654
| (CHANY:1185078 L4 length:3 (17,9)->(17,12))                    0.120     1.774
| (CHANX:771098 L1 length:0 (18,9)->(18,9))                      0.108     1.882
| (CHANY:1190006 L4 length:3 (18,10)->(18,13))                   0.120     2.002
| (CHANX:776882 L1 length:0 (19,10)->(19,10))                    0.108     2.110
| (IPIN:128214 side:TOP (19,10))                                 0.164     2.274
| (intra 'clb' routing)                                          0.403     2.677
wfifo.mem[3][2].D[0] (dffsre at (19,10))                        -0.000     2.677
data arrival time                                                          2.677

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
wfifo.mem[3][2].C[0] (dffsre at (19,10))                         0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.677
--------------------------------------------------------------------------------
slack (MET)                                                                0.570


#Path 52
Startpoint: rst_i.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : espr[3].R[0] (dffsre at (19,8) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
rst_i.inpad[0] (.input at (7,0))                                 0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:2624 side:TOP (7,0))                                     0.000     1.078
| (CHANX:718822 L4 length:3 (7,0)->(10,0))                       0.120     1.198
| (CHANY:1150446 L4 length:2 (10,1)->(10,3))                     0.120     1.318
| (CHANX:724834 L4 length:3 (11,1)->(14,1))                      0.120     1.438
| (CHANY:1169901 L4 length:0 (14,1)->(14,1))                     0.120     1.558
| (CHANX:719398 L4 length:3 (15,0)->(18,0))                      0.120     1.678
| (CHANY:1189326 L4 length:2 (18,1)->(18,3))                     0.120     1.798
| (CHANY:1189524 L4 length:3 (18,3)->(18,6))                     0.120     1.918
| (CHANX:753972 L1 length:0 (19,6)->(19,6))                      0.108     2.026
| (CHANY:1194676 L4 length:3 (19,7)->(19,10))                    0.120     2.146
| (CHANX:759788 L1 length:0 (20,7)->(20,7))                      0.108     2.254
| (CHANY:1199491 L1 length:0 (20,7)->(20,7))                     0.108     2.362
| (CHANX:753875 L4 length:3 (20,6)->(17,6))                      0.120     2.482
| (CHANY:1194650 L4 length:3 (19,7)->(19,10))                    0.120     2.602
| (IPIN:113133 side:RIGHT (19,8))                                0.164     2.766
| (intra 'clb' routing)                                          0.020     2.786
espr[3].R[0] (dffsre at (19,8))                                 -0.000     2.786
data arrival time                                                          2.786

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
espr[3].C[0] (dffsre at (19,8))                                  0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.134     2.212
data required time                                                         2.212
--------------------------------------------------------------------------------
data required time                                                        -2.212
data arrival time                                                          2.786
--------------------------------------------------------------------------------
slack (MET)                                                                0.574


#Path 53
Startpoint: rst_i.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$10177$abc$4390$lo5.R[0] (dffsre at (17,8) clocked by clock0)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  1.000     1.000
rst_i.inpad[0] (.input at (7,0))                                      0.000     1.000
| (intra 'io' routing)                                                0.078     1.078
| (OPIN:2624 side:TOP (7,0))                                          0.000     1.078
| (CHANX:718822 L4 length:3 (7,0)->(10,0))                            0.120     1.198
| (CHANY:1150446 L4 length:2 (10,1)->(10,3))                          0.120     1.318
| (CHANX:724834 L4 length:3 (11,1)->(14,1))                           0.120     1.438
| (CHANY:1169901 L4 length:0 (14,1)->(14,1))                          0.120     1.558
| (CHANX:719398 L4 length:3 (15,0)->(18,0))                           0.120     1.678
| (CHANY:1189326 L4 length:2 (18,1)->(18,3))                          0.120     1.798
| (CHANY:1189524 L4 length:3 (18,3)->(18,6))                          0.120     1.918
| (CHANX:753972 L1 length:0 (19,6)->(19,6))                           0.108     2.026
| (CHANY:1194676 L4 length:3 (19,7)->(19,10))                         0.120     2.146
| (CHANX:759788 L1 length:0 (20,7)->(20,7))                           0.108     2.254
| (CHANY:1199491 L1 length:0 (20,7)->(20,7))                          0.108     2.362
| (CHANX:753875 L4 length:3 (20,6)->(17,6))                           0.120     2.482
| (CHANY:1184934 L4 length:3 (17,7)->(17,10))                         0.120     2.602
| (IPIN:113013 side:RIGHT (17,8))                                     0.164     2.766
| (intra 'clb' routing)                                               0.020     2.786
$abc$10177$abc$4390$lo5.R[0] (dffsre at (17,8))                      -0.000     2.786
data arrival time                                                               2.786

clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input at (6,0))                                     0.000     0.000
| (intra 'io' routing)                                                0.078     0.078
| (inter-block routing:global net)                                    0.000     0.078
| (intra 'clb' routing)                                               2.000     2.078
$abc$10177$abc$4390$lo5.C[0] (dffsre at (17,8))                       0.000     2.078
clock uncertainty                                                     0.000     2.078
cell hold time                                                        0.134     2.212
data required time                                                              2.212
-------------------------------------------------------------------------------------
data required time                                                             -2.212
data arrival time                                                               2.786
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.574


#Path 54
Startpoint: rst_i.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : spe.R[0] (dffsre at (17,8) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
rst_i.inpad[0] (.input at (7,0))                                 0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:2624 side:TOP (7,0))                                     0.000     1.078
| (CHANX:718822 L4 length:3 (7,0)->(10,0))                       0.120     1.198
| (CHANY:1150446 L4 length:2 (10,1)->(10,3))                     0.120     1.318
| (CHANX:724834 L4 length:3 (11,1)->(14,1))                      0.120     1.438
| (CHANY:1169901 L4 length:0 (14,1)->(14,1))                     0.120     1.558
| (CHANX:719398 L4 length:3 (15,0)->(18,0))                      0.120     1.678
| (CHANY:1189326 L4 length:2 (18,1)->(18,3))                     0.120     1.798
| (CHANY:1189524 L4 length:3 (18,3)->(18,6))                     0.120     1.918
| (CHANX:753972 L1 length:0 (19,6)->(19,6))                      0.108     2.026
| (CHANY:1194676 L4 length:3 (19,7)->(19,10))                    0.120     2.146
| (CHANX:759788 L1 length:0 (20,7)->(20,7))                      0.108     2.254
| (CHANY:1199491 L1 length:0 (20,7)->(20,7))                     0.108     2.362
| (CHANX:753875 L4 length:3 (20,6)->(17,6))                      0.120     2.482
| (CHANY:1184934 L4 length:3 (17,7)->(17,10))                    0.120     2.602
| (IPIN:113013 side:RIGHT (17,8))                                0.164     2.766
| (intra 'clb' routing)                                          0.020     2.786
spe.R[0] (dffsre at (17,8))                                     -0.000     2.786
data arrival time                                                          2.786

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
spe.C[0] (dffsre at (17,8))                                      0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.134     2.212
data required time                                                         2.212
--------------------------------------------------------------------------------
data required time                                                        -2.212
data arrival time                                                          2.786
--------------------------------------------------------------------------------
slack (MET)                                                                0.574


#Path 55
Startpoint: rst_i.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$10177$abc$4390$lo4.R[0] (dffsre at (17,8) clocked by clock0)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  1.000     1.000
rst_i.inpad[0] (.input at (7,0))                                      0.000     1.000
| (intra 'io' routing)                                                0.078     1.078
| (OPIN:2624 side:TOP (7,0))                                          0.000     1.078
| (CHANX:718822 L4 length:3 (7,0)->(10,0))                            0.120     1.198
| (CHANY:1150446 L4 length:2 (10,1)->(10,3))                          0.120     1.318
| (CHANX:724834 L4 length:3 (11,1)->(14,1))                           0.120     1.438
| (CHANY:1169901 L4 length:0 (14,1)->(14,1))                          0.120     1.558
| (CHANX:719398 L4 length:3 (15,0)->(18,0))                           0.120     1.678
| (CHANY:1189326 L4 length:2 (18,1)->(18,3))                          0.120     1.798
| (CHANY:1189524 L4 length:3 (18,3)->(18,6))                          0.120     1.918
| (CHANX:753972 L1 length:0 (19,6)->(19,6))                           0.108     2.026
| (CHANY:1194676 L4 length:3 (19,7)->(19,10))                         0.120     2.146
| (CHANX:759788 L1 length:0 (20,7)->(20,7))                           0.108     2.254
| (CHANY:1199491 L1 length:0 (20,7)->(20,7))                          0.108     2.362
| (CHANX:753875 L4 length:3 (20,6)->(17,6))                           0.120     2.482
| (CHANY:1184934 L4 length:3 (17,7)->(17,10))                         0.120     2.602
| (IPIN:113013 side:RIGHT (17,8))                                     0.164     2.766
| (intra 'clb' routing)                                               0.020     2.786
$abc$10177$abc$4390$lo4.R[0] (dffsre at (17,8))                      -0.000     2.786
data arrival time                                                               2.786

clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input at (6,0))                                     0.000     0.000
| (intra 'io' routing)                                                0.078     0.078
| (inter-block routing:global net)                                    0.000     0.078
| (intra 'clb' routing)                                               2.000     2.078
$abc$10177$abc$4390$lo4.C[0] (dffsre at (17,8))                       0.000     2.078
clock uncertainty                                                     0.000     2.078
cell hold time                                                        0.134     2.212
data required time                                                              2.212
-------------------------------------------------------------------------------------
data required time                                                             -2.212
data arrival time                                                               2.786
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.574


#Path 56
Startpoint: rst_i.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$10177$abc$4505$lo0.R[0] (dffsre at (19,8) clocked by clock0)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  1.000     1.000
rst_i.inpad[0] (.input at (7,0))                                      0.000     1.000
| (intra 'io' routing)                                                0.078     1.078
| (OPIN:2624 side:TOP (7,0))                                          0.000     1.078
| (CHANX:718822 L4 length:3 (7,0)->(10,0))                            0.120     1.198
| (CHANY:1150446 L4 length:2 (10,1)->(10,3))                          0.120     1.318
| (CHANX:724834 L4 length:3 (11,1)->(14,1))                           0.120     1.438
| (CHANY:1169901 L4 length:0 (14,1)->(14,1))                          0.120     1.558
| (CHANX:719398 L4 length:3 (15,0)->(18,0))                           0.120     1.678
| (CHANY:1189326 L4 length:2 (18,1)->(18,3))                          0.120     1.798
| (CHANY:1189524 L4 length:3 (18,3)->(18,6))                          0.120     1.918
| (CHANX:753972 L1 length:0 (19,6)->(19,6))                           0.108     2.026
| (CHANY:1194676 L4 length:3 (19,7)->(19,10))                         0.120     2.146
| (CHANX:759788 L1 length:0 (20,7)->(20,7))                           0.108     2.254
| (CHANY:1199491 L1 length:0 (20,7)->(20,7))                          0.108     2.362
| (CHANX:753875 L4 length:3 (20,6)->(17,6))                           0.120     2.482
| (CHANY:1194650 L4 length:3 (19,7)->(19,10))                         0.120     2.602
| (IPIN:113133 side:RIGHT (19,8))                                     0.164     2.766
| (intra 'clb' routing)                                               0.020     2.786
$abc$10177$abc$4505$lo0.R[0] (dffsre at (19,8))                      -0.000     2.786
data arrival time                                                               2.786

clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input at (6,0))                                     0.000     0.000
| (intra 'io' routing)                                                0.078     0.078
| (inter-block routing:global net)                                    0.000     0.078
| (intra 'clb' routing)                                               2.000     2.078
$abc$10177$abc$4505$lo0.C[0] (dffsre at (19,8))                       0.000     2.078
clock uncertainty                                                     0.000     2.078
cell hold time                                                        0.134     2.212
data required time                                                              2.212
-------------------------------------------------------------------------------------
data required time                                                             -2.212
data arrival time                                                               2.786
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.574


#Path 57
Startpoint: rst_i.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$10177$abc$4505$lo1.R[0] (dffsre at (19,8) clocked by clock0)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  1.000     1.000
rst_i.inpad[0] (.input at (7,0))                                      0.000     1.000
| (intra 'io' routing)                                                0.078     1.078
| (OPIN:2624 side:TOP (7,0))                                          0.000     1.078
| (CHANX:718822 L4 length:3 (7,0)->(10,0))                            0.120     1.198
| (CHANY:1150446 L4 length:2 (10,1)->(10,3))                          0.120     1.318
| (CHANX:724834 L4 length:3 (11,1)->(14,1))                           0.120     1.438
| (CHANY:1169901 L4 length:0 (14,1)->(14,1))                          0.120     1.558
| (CHANX:719398 L4 length:3 (15,0)->(18,0))                           0.120     1.678
| (CHANY:1189326 L4 length:2 (18,1)->(18,3))                          0.120     1.798
| (CHANY:1189524 L4 length:3 (18,3)->(18,6))                          0.120     1.918
| (CHANX:753972 L1 length:0 (19,6)->(19,6))                           0.108     2.026
| (CHANY:1194676 L4 length:3 (19,7)->(19,10))                         0.120     2.146
| (CHANX:759788 L1 length:0 (20,7)->(20,7))                           0.108     2.254
| (CHANY:1199491 L1 length:0 (20,7)->(20,7))                          0.108     2.362
| (CHANX:753875 L4 length:3 (20,6)->(17,6))                           0.120     2.482
| (CHANY:1194650 L4 length:3 (19,7)->(19,10))                         0.120     2.602
| (IPIN:113133 side:RIGHT (19,8))                                     0.164     2.766
| (intra 'clb' routing)                                               0.020     2.786
$abc$10177$abc$4505$lo1.R[0] (dffsre at (19,8))                      -0.000     2.786
data arrival time                                                               2.786

clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input at (6,0))                                     0.000     0.000
| (intra 'io' routing)                                                0.078     0.078
| (inter-block routing:global net)                                    0.000     0.078
| (intra 'clb' routing)                                               2.000     2.078
$abc$10177$abc$4505$lo1.C[0] (dffsre at (19,8))                       0.000     2.078
clock uncertainty                                                     0.000     2.078
cell hold time                                                        0.134     2.212
data required time                                                              2.212
-------------------------------------------------------------------------------------
data required time                                                             -2.212
data arrival time                                                               2.786
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.574


#Path 58
Startpoint: rst_i.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$10177$abc$3648$lo0.R[0] (dffsre at (19,9) clocked by clock0)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  1.000     1.000
rst_i.inpad[0] (.input at (7,0))                                      0.000     1.000
| (intra 'io' routing)                                                0.078     1.078
| (OPIN:2624 side:TOP (7,0))                                          0.000     1.078
| (CHANX:718822 L4 length:3 (7,0)->(10,0))                            0.120     1.198
| (CHANY:1150446 L4 length:2 (10,1)->(10,3))                          0.120     1.318
| (CHANX:724834 L4 length:3 (11,1)->(14,1))                           0.120     1.438
| (CHANY:1169901 L4 length:0 (14,1)->(14,1))                          0.120     1.558
| (CHANX:719398 L4 length:3 (15,0)->(18,0))                           0.120     1.678
| (CHANY:1189326 L4 length:2 (18,1)->(18,3))                          0.120     1.798
| (CHANY:1189524 L4 length:3 (18,3)->(18,6))                          0.120     1.918
| (CHANX:753972 L1 length:0 (19,6)->(19,6))                           0.108     2.026
| (CHANY:1194676 L4 length:3 (19,7)->(19,10))                         0.120     2.146
| (CHANX:759788 L1 length:0 (20,7)->(20,7))                           0.108     2.254
| (CHANY:1199588 L4 length:3 (20,8)->(20,11))                         0.120     2.374
| (CHANX:771035 L4 length:3 (20,9)->(17,9))                           0.120     2.494
| (CHANY:1194759 L1 length:0 (19,9)->(19,9))                          0.108     2.602
| (IPIN:120293 side:RIGHT (19,9))                                     0.164     2.766
| (intra 'clb' routing)                                               0.020     2.786
$abc$10177$abc$3648$lo0.R[0] (dffsre at (19,9))                      -0.000     2.786
data arrival time                                                               2.786

clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input at (6,0))                                     0.000     0.000
| (intra 'io' routing)                                                0.078     0.078
| (inter-block routing:global net)                                    0.000     0.078
| (intra 'clb' routing)                                               2.000     2.078
$abc$10177$abc$3648$lo0.C[0] (dffsre at (19,9))                       0.000     2.078
clock uncertainty                                                     0.000     2.078
cell hold time                                                        0.134     2.212
data required time                                                              2.212
-------------------------------------------------------------------------------------
data required time                                                             -2.212
data arrival time                                                               2.786
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.574


#Path 59
Startpoint: rst_i.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : rfifo.wp[1].R[0] (dffsre at (19,9) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
rst_i.inpad[0] (.input at (7,0))                                 0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:2624 side:TOP (7,0))                                     0.000     1.078
| (CHANX:718822 L4 length:3 (7,0)->(10,0))                       0.120     1.198
| (CHANY:1150446 L4 length:2 (10,1)->(10,3))                     0.120     1.318
| (CHANX:724834 L4 length:3 (11,1)->(14,1))                      0.120     1.438
| (CHANY:1169901 L4 length:0 (14,1)->(14,1))                     0.120     1.558
| (CHANX:719398 L4 length:3 (15,0)->(18,0))                      0.120     1.678
| (CHANY:1189326 L4 length:2 (18,1)->(18,3))                     0.120     1.798
| (CHANY:1189524 L4 length:3 (18,3)->(18,6))                     0.120     1.918
| (CHANX:753972 L1 length:0 (19,6)->(19,6))                      0.108     2.026
| (CHANY:1194676 L4 length:3 (19,7)->(19,10))                    0.120     2.146
| (CHANX:759788 L1 length:0 (20,7)->(20,7))                      0.108     2.254
| (CHANY:1199588 L4 length:3 (20,8)->(20,11))                    0.120     2.374
| (CHANX:771035 L4 length:3 (20,9)->(17,9))                      0.120     2.494
| (CHANY:1194759 L1 length:0 (19,9)->(19,9))                     0.108     2.602
| (IPIN:120293 side:RIGHT (19,9))                                0.164     2.766
| (intra 'clb' routing)                                          0.020     2.786
rfifo.wp[1].R[0] (dffsre at (19,9))                             -0.000     2.786
data arrival time                                                          2.786

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
rfifo.wp[1].C[0] (dffsre at (19,9))                              0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.134     2.212
data required time                                                         2.212
--------------------------------------------------------------------------------
data required time                                                        -2.212
data arrival time                                                          2.786
--------------------------------------------------------------------------------
slack (MET)                                                                0.574


#Path 60
Startpoint: rst_i.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$10177$abc$4505$lo2.R[0] (dffsre at (19,8) clocked by clock0)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  1.000     1.000
rst_i.inpad[0] (.input at (7,0))                                      0.000     1.000
| (intra 'io' routing)                                                0.078     1.078
| (OPIN:2624 side:TOP (7,0))                                          0.000     1.078
| (CHANX:718822 L4 length:3 (7,0)->(10,0))                            0.120     1.198
| (CHANY:1150446 L4 length:2 (10,1)->(10,3))                          0.120     1.318
| (CHANX:724834 L4 length:3 (11,1)->(14,1))                           0.120     1.438
| (CHANY:1169901 L4 length:0 (14,1)->(14,1))                          0.120     1.558
| (CHANX:719398 L4 length:3 (15,0)->(18,0))                           0.120     1.678
| (CHANY:1189326 L4 length:2 (18,1)->(18,3))                          0.120     1.798
| (CHANY:1189524 L4 length:3 (18,3)->(18,6))                          0.120     1.918
| (CHANX:753972 L1 length:0 (19,6)->(19,6))                           0.108     2.026
| (CHANY:1194676 L4 length:3 (19,7)->(19,10))                         0.120     2.146
| (CHANX:759788 L1 length:0 (20,7)->(20,7))                           0.108     2.254
| (CHANY:1199491 L1 length:0 (20,7)->(20,7))                          0.108     2.362
| (CHANX:753875 L4 length:3 (20,6)->(17,6))                           0.120     2.482
| (CHANY:1194650 L4 length:3 (19,7)->(19,10))                         0.120     2.602
| (IPIN:113133 side:RIGHT (19,8))                                     0.164     2.766
| (intra 'clb' routing)                                               0.020     2.786
$abc$10177$abc$4505$lo2.R[0] (dffsre at (19,8))                      -0.000     2.786
data arrival time                                                               2.786

clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input at (6,0))                                     0.000     0.000
| (intra 'io' routing)                                                0.078     0.078
| (inter-block routing:global net)                                    0.000     0.078
| (intra 'clb' routing)                                               2.000     2.078
$abc$10177$abc$4505$lo2.C[0] (dffsre at (19,8))                       0.000     2.078
clock uncertainty                                                     0.000     2.078
cell hold time                                                        0.134     2.212
data required time                                                              2.212
-------------------------------------------------------------------------------------
data required time                                                             -2.212
data arrival time                                                               2.786
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.574


#Path 61
Startpoint: rst_i.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$10177$abc$4390$lo0.R[0] (dffsre at (17,8) clocked by clock0)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  1.000     1.000
rst_i.inpad[0] (.input at (7,0))                                      0.000     1.000
| (intra 'io' routing)                                                0.078     1.078
| (OPIN:2624 side:TOP (7,0))                                          0.000     1.078
| (CHANX:718822 L4 length:3 (7,0)->(10,0))                            0.120     1.198
| (CHANY:1150446 L4 length:2 (10,1)->(10,3))                          0.120     1.318
| (CHANX:724834 L4 length:3 (11,1)->(14,1))                           0.120     1.438
| (CHANY:1169901 L4 length:0 (14,1)->(14,1))                          0.120     1.558
| (CHANX:719398 L4 length:3 (15,0)->(18,0))                           0.120     1.678
| (CHANY:1189326 L4 length:2 (18,1)->(18,3))                          0.120     1.798
| (CHANY:1189524 L4 length:3 (18,3)->(18,6))                          0.120     1.918
| (CHANX:753972 L1 length:0 (19,6)->(19,6))                           0.108     2.026
| (CHANY:1194676 L4 length:3 (19,7)->(19,10))                         0.120     2.146
| (CHANX:759788 L1 length:0 (20,7)->(20,7))                           0.108     2.254
| (CHANY:1199491 L1 length:0 (20,7)->(20,7))                          0.108     2.362
| (CHANX:753875 L4 length:3 (20,6)->(17,6))                           0.120     2.482
| (CHANY:1184934 L4 length:3 (17,7)->(17,10))                         0.120     2.602
| (IPIN:113013 side:RIGHT (17,8))                                     0.164     2.766
| (intra 'clb' routing)                                               0.020     2.786
$abc$10177$abc$4390$lo0.R[0] (dffsre at (17,8))                      -0.000     2.786
data arrival time                                                               2.786

clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input at (6,0))                                     0.000     0.000
| (intra 'io' routing)                                                0.078     0.078
| (inter-block routing:global net)                                    0.000     0.078
| (intra 'clb' routing)                                               2.000     2.078
$abc$10177$abc$4390$lo0.C[0] (dffsre at (17,8))                       0.000     2.078
clock uncertainty                                                     0.000     2.078
cell hold time                                                        0.134     2.212
data required time                                                              2.212
-------------------------------------------------------------------------------------
data required time                                                             -2.212
data arrival time                                                               2.786
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.574


#Path 62
Startpoint: rst_i.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$10177$abc$4390$lo1.R[0] (dffsre at (17,8) clocked by clock0)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  1.000     1.000
rst_i.inpad[0] (.input at (7,0))                                      0.000     1.000
| (intra 'io' routing)                                                0.078     1.078
| (OPIN:2624 side:TOP (7,0))                                          0.000     1.078
| (CHANX:718822 L4 length:3 (7,0)->(10,0))                            0.120     1.198
| (CHANY:1150446 L4 length:2 (10,1)->(10,3))                          0.120     1.318
| (CHANX:724834 L4 length:3 (11,1)->(14,1))                           0.120     1.438
| (CHANY:1169901 L4 length:0 (14,1)->(14,1))                          0.120     1.558
| (CHANX:719398 L4 length:3 (15,0)->(18,0))                           0.120     1.678
| (CHANY:1189326 L4 length:2 (18,1)->(18,3))                          0.120     1.798
| (CHANY:1189524 L4 length:3 (18,3)->(18,6))                          0.120     1.918
| (CHANX:753972 L1 length:0 (19,6)->(19,6))                           0.108     2.026
| (CHANY:1194676 L4 length:3 (19,7)->(19,10))                         0.120     2.146
| (CHANX:759788 L1 length:0 (20,7)->(20,7))                           0.108     2.254
| (CHANY:1199491 L1 length:0 (20,7)->(20,7))                          0.108     2.362
| (CHANX:753875 L4 length:3 (20,6)->(17,6))                           0.120     2.482
| (CHANY:1184934 L4 length:3 (17,7)->(17,10))                         0.120     2.602
| (IPIN:113013 side:RIGHT (17,8))                                     0.164     2.766
| (intra 'clb' routing)                                               0.020     2.786
$abc$10177$abc$4390$lo1.R[0] (dffsre at (17,8))                      -0.000     2.786
data arrival time                                                               2.786

clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input at (6,0))                                     0.000     0.000
| (intra 'io' routing)                                                0.078     0.078
| (inter-block routing:global net)                                    0.000     0.078
| (intra 'clb' routing)                                               2.000     2.078
$abc$10177$abc$4390$lo1.C[0] (dffsre at (17,8))                       0.000     2.078
clock uncertainty                                                     0.000     2.078
cell hold time                                                        0.134     2.212
data required time                                                              2.212
-------------------------------------------------------------------------------------
data required time                                                             -2.212
data arrival time                                                               2.786
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.574


#Path 63
Startpoint: rst_i.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$10177$abc$4390$lo2.R[0] (dffsre at (17,8) clocked by clock0)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  1.000     1.000
rst_i.inpad[0] (.input at (7,0))                                      0.000     1.000
| (intra 'io' routing)                                                0.078     1.078
| (OPIN:2624 side:TOP (7,0))                                          0.000     1.078
| (CHANX:718822 L4 length:3 (7,0)->(10,0))                            0.120     1.198
| (CHANY:1150446 L4 length:2 (10,1)->(10,3))                          0.120     1.318
| (CHANX:724834 L4 length:3 (11,1)->(14,1))                           0.120     1.438
| (CHANY:1169901 L4 length:0 (14,1)->(14,1))                          0.120     1.558
| (CHANX:719398 L4 length:3 (15,0)->(18,0))                           0.120     1.678
| (CHANY:1189326 L4 length:2 (18,1)->(18,3))                          0.120     1.798
| (CHANY:1189524 L4 length:3 (18,3)->(18,6))                          0.120     1.918
| (CHANX:753972 L1 length:0 (19,6)->(19,6))                           0.108     2.026
| (CHANY:1194676 L4 length:3 (19,7)->(19,10))                         0.120     2.146
| (CHANX:759788 L1 length:0 (20,7)->(20,7))                           0.108     2.254
| (CHANY:1199491 L1 length:0 (20,7)->(20,7))                          0.108     2.362
| (CHANX:753875 L4 length:3 (20,6)->(17,6))                           0.120     2.482
| (CHANY:1184934 L4 length:3 (17,7)->(17,10))                         0.120     2.602
| (IPIN:113013 side:RIGHT (17,8))                                     0.164     2.766
| (intra 'clb' routing)                                               0.020     2.786
$abc$10177$abc$4390$lo2.R[0] (dffsre at (17,8))                      -0.000     2.786
data arrival time                                                               2.786

clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input at (6,0))                                     0.000     0.000
| (intra 'io' routing)                                                0.078     0.078
| (inter-block routing:global net)                                    0.000     0.078
| (intra 'clb' routing)                                               2.000     2.078
$abc$10177$abc$4390$lo2.C[0] (dffsre at (17,8))                       0.000     2.078
clock uncertainty                                                     0.000     2.078
cell hold time                                                        0.134     2.212
data required time                                                              2.212
-------------------------------------------------------------------------------------
data required time                                                             -2.212
data arrival time                                                               2.786
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.574


#Path 64
Startpoint: rst_i.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : espr[2].R[0] (dffsre at (19,8) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
rst_i.inpad[0] (.input at (7,0))                                 0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:2624 side:TOP (7,0))                                     0.000     1.078
| (CHANX:718822 L4 length:3 (7,0)->(10,0))                       0.120     1.198
| (CHANY:1150446 L4 length:2 (10,1)->(10,3))                     0.120     1.318
| (CHANX:724834 L4 length:3 (11,1)->(14,1))                      0.120     1.438
| (CHANY:1169901 L4 length:0 (14,1)->(14,1))                     0.120     1.558
| (CHANX:719398 L4 length:3 (15,0)->(18,0))                      0.120     1.678
| (CHANY:1189326 L4 length:2 (18,1)->(18,3))                     0.120     1.798
| (CHANY:1189524 L4 length:3 (18,3)->(18,6))                     0.120     1.918
| (CHANX:753972 L1 length:0 (19,6)->(19,6))                      0.108     2.026
| (CHANY:1194676 L4 length:3 (19,7)->(19,10))                    0.120     2.146
| (CHANX:759788 L1 length:0 (20,7)->(20,7))                      0.108     2.254
| (CHANY:1199491 L1 length:0 (20,7)->(20,7))                     0.108     2.362
| (CHANX:753875 L4 length:3 (20,6)->(17,6))                      0.120     2.482
| (CHANY:1194650 L4 length:3 (19,7)->(19,10))                    0.120     2.602
| (IPIN:113133 side:RIGHT (19,8))                                0.164     2.766
| (intra 'clb' routing)                                          0.020     2.786
espr[2].R[0] (dffsre at (19,8))                                 -0.000     2.786
data arrival time                                                          2.786

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
espr[2].C[0] (dffsre at (19,8))                                  0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.134     2.212
data required time                                                         2.212
--------------------------------------------------------------------------------
data required time                                                        -2.212
data arrival time                                                          2.786
--------------------------------------------------------------------------------
slack (MET)                                                                0.574


#Path 65
Startpoint: rst_i.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$10177$abc$4505$lo5.R[0] (dffsre at (19,8) clocked by clock0)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  1.000     1.000
rst_i.inpad[0] (.input at (7,0))                                      0.000     1.000
| (intra 'io' routing)                                                0.078     1.078
| (OPIN:2624 side:TOP (7,0))                                          0.000     1.078
| (CHANX:718822 L4 length:3 (7,0)->(10,0))                            0.120     1.198
| (CHANY:1150446 L4 length:2 (10,1)->(10,3))                          0.120     1.318
| (CHANX:724834 L4 length:3 (11,1)->(14,1))                           0.120     1.438
| (CHANY:1169901 L4 length:0 (14,1)->(14,1))                          0.120     1.558
| (CHANX:719398 L4 length:3 (15,0)->(18,0))                           0.120     1.678
| (CHANY:1189326 L4 length:2 (18,1)->(18,3))                          0.120     1.798
| (CHANY:1189524 L4 length:3 (18,3)->(18,6))                          0.120     1.918
| (CHANX:753972 L1 length:0 (19,6)->(19,6))                           0.108     2.026
| (CHANY:1194676 L4 length:3 (19,7)->(19,10))                         0.120     2.146
| (CHANX:759788 L1 length:0 (20,7)->(20,7))                           0.108     2.254
| (CHANY:1199491 L1 length:0 (20,7)->(20,7))                          0.108     2.362
| (CHANX:753875 L4 length:3 (20,6)->(17,6))                           0.120     2.482
| (CHANY:1194650 L4 length:3 (19,7)->(19,10))                         0.120     2.602
| (IPIN:113133 side:RIGHT (19,8))                                     0.164     2.766
| (intra 'clb' routing)                                               0.020     2.786
$abc$10177$abc$4505$lo5.R[0] (dffsre at (19,8))                      -0.000     2.786
data arrival time                                                               2.786

clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input at (6,0))                                     0.000     0.000
| (intra 'io' routing)                                                0.078     0.078
| (inter-block routing:global net)                                    0.000     0.078
| (intra 'clb' routing)                                               2.000     2.078
$abc$10177$abc$4505$lo5.C[0] (dffsre at (19,8))                       0.000     2.078
clock uncertainty                                                     0.000     2.078
cell hold time                                                        0.134     2.212
data required time                                                              2.212
-------------------------------------------------------------------------------------
data required time                                                             -2.212
data arrival time                                                               2.786
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.574


#Path 66
Startpoint: rst_i.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$10177$abc$4505$lo6.R[0] (dffsre at (19,8) clocked by clock0)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  1.000     1.000
rst_i.inpad[0] (.input at (7,0))                                      0.000     1.000
| (intra 'io' routing)                                                0.078     1.078
| (OPIN:2624 side:TOP (7,0))                                          0.000     1.078
| (CHANX:718822 L4 length:3 (7,0)->(10,0))                            0.120     1.198
| (CHANY:1150446 L4 length:2 (10,1)->(10,3))                          0.120     1.318
| (CHANX:724834 L4 length:3 (11,1)->(14,1))                           0.120     1.438
| (CHANY:1169901 L4 length:0 (14,1)->(14,1))                          0.120     1.558
| (CHANX:719398 L4 length:3 (15,0)->(18,0))                           0.120     1.678
| (CHANY:1189326 L4 length:2 (18,1)->(18,3))                          0.120     1.798
| (CHANY:1189524 L4 length:3 (18,3)->(18,6))                          0.120     1.918
| (CHANX:753972 L1 length:0 (19,6)->(19,6))                           0.108     2.026
| (CHANY:1194676 L4 length:3 (19,7)->(19,10))                         0.120     2.146
| (CHANX:759788 L1 length:0 (20,7)->(20,7))                           0.108     2.254
| (CHANY:1199491 L1 length:0 (20,7)->(20,7))                          0.108     2.362
| (CHANX:753875 L4 length:3 (20,6)->(17,6))                           0.120     2.482
| (CHANY:1194650 L4 length:3 (19,7)->(19,10))                         0.120     2.602
| (IPIN:113133 side:RIGHT (19,8))                                     0.164     2.766
| (intra 'clb' routing)                                               0.020     2.786
$abc$10177$abc$4505$lo6.R[0] (dffsre at (19,8))                      -0.000     2.786
data arrival time                                                               2.786

clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input at (6,0))                                     0.000     0.000
| (intra 'io' routing)                                                0.078     0.078
| (inter-block routing:global net)                                    0.000     0.078
| (intra 'clb' routing)                                               2.000     2.078
$abc$10177$abc$4505$lo6.C[0] (dffsre at (19,8))                       0.000     2.078
clock uncertainty                                                     0.000     2.078
cell hold time                                                        0.134     2.212
data required time                                                              2.212
-------------------------------------------------------------------------------------
data required time                                                             -2.212
data arrival time                                                               2.786
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.574


#Path 67
Startpoint: rst_i.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$10177$abc$4505$lo7.R[0] (dffsre at (19,8) clocked by clock0)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  1.000     1.000
rst_i.inpad[0] (.input at (7,0))                                      0.000     1.000
| (intra 'io' routing)                                                0.078     1.078
| (OPIN:2624 side:TOP (7,0))                                          0.000     1.078
| (CHANX:718822 L4 length:3 (7,0)->(10,0))                            0.120     1.198
| (CHANY:1150446 L4 length:2 (10,1)->(10,3))                          0.120     1.318
| (CHANX:724834 L4 length:3 (11,1)->(14,1))                           0.120     1.438
| (CHANY:1169901 L4 length:0 (14,1)->(14,1))                          0.120     1.558
| (CHANX:719398 L4 length:3 (15,0)->(18,0))                           0.120     1.678
| (CHANY:1189326 L4 length:2 (18,1)->(18,3))                          0.120     1.798
| (CHANY:1189524 L4 length:3 (18,3)->(18,6))                          0.120     1.918
| (CHANX:753972 L1 length:0 (19,6)->(19,6))                           0.108     2.026
| (CHANY:1194676 L4 length:3 (19,7)->(19,10))                         0.120     2.146
| (CHANX:759788 L1 length:0 (20,7)->(20,7))                           0.108     2.254
| (CHANY:1199491 L1 length:0 (20,7)->(20,7))                          0.108     2.362
| (CHANX:753875 L4 length:3 (20,6)->(17,6))                           0.120     2.482
| (CHANY:1194650 L4 length:3 (19,7)->(19,10))                         0.120     2.602
| (IPIN:113133 side:RIGHT (19,8))                                     0.164     2.766
| (intra 'clb' routing)                                               0.020     2.786
$abc$10177$abc$4505$lo7.R[0] (dffsre at (19,8))                      -0.000     2.786
data arrival time                                                               2.786

clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input at (6,0))                                     0.000     0.000
| (intra 'io' routing)                                                0.078     0.078
| (inter-block routing:global net)                                    0.000     0.078
| (intra 'clb' routing)                                               2.000     2.078
$abc$10177$abc$4505$lo7.C[0] (dffsre at (19,8))                       0.000     2.078
clock uncertainty                                                     0.000     2.078
cell hold time                                                        0.134     2.212
data required time                                                              2.212
-------------------------------------------------------------------------------------
data required time                                                             -2.212
data arrival time                                                               2.786
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.574


#Path 68
Startpoint: rst_i.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$10177$abc$4390$lo3.R[0] (dffsre at (17,8) clocked by clock0)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  1.000     1.000
rst_i.inpad[0] (.input at (7,0))                                      0.000     1.000
| (intra 'io' routing)                                                0.078     1.078
| (OPIN:2624 side:TOP (7,0))                                          0.000     1.078
| (CHANX:718822 L4 length:3 (7,0)->(10,0))                            0.120     1.198
| (CHANY:1150446 L4 length:2 (10,1)->(10,3))                          0.120     1.318
| (CHANX:724834 L4 length:3 (11,1)->(14,1))                           0.120     1.438
| (CHANY:1169901 L4 length:0 (14,1)->(14,1))                          0.120     1.558
| (CHANX:719398 L4 length:3 (15,0)->(18,0))                           0.120     1.678
| (CHANY:1189326 L4 length:2 (18,1)->(18,3))                          0.120     1.798
| (CHANY:1189524 L4 length:3 (18,3)->(18,6))                          0.120     1.918
| (CHANX:753972 L1 length:0 (19,6)->(19,6))                           0.108     2.026
| (CHANY:1194676 L4 length:3 (19,7)->(19,10))                         0.120     2.146
| (CHANX:759788 L1 length:0 (20,7)->(20,7))                           0.108     2.254
| (CHANY:1199491 L1 length:0 (20,7)->(20,7))                          0.108     2.362
| (CHANX:753875 L4 length:3 (20,6)->(17,6))                           0.120     2.482
| (CHANY:1184934 L4 length:3 (17,7)->(17,10))                         0.120     2.602
| (IPIN:113013 side:RIGHT (17,8))                                     0.164     2.766
| (intra 'clb' routing)                                               0.020     2.786
$abc$10177$abc$4390$lo3.R[0] (dffsre at (17,8))                      -0.000     2.786
data arrival time                                                               2.786

clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input at (6,0))                                     0.000     0.000
| (intra 'io' routing)                                                0.078     0.078
| (inter-block routing:global net)                                    0.000     0.078
| (intra 'clb' routing)                                               2.000     2.078
$abc$10177$abc$4390$lo3.C[0] (dffsre at (17,8))                       0.000     2.078
clock uncertainty                                                     0.000     2.078
cell hold time                                                        0.134     2.212
data required time                                                              2.212
-------------------------------------------------------------------------------------
data required time                                                             -2.212
data arrival time                                                               2.786
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.574


#Path 69
Startpoint: dat_i[4].inpad[0] (.input at (15,0) clocked by clock0)
Endpoint  : wfifo.mem[2][4].D[0] (dffsre at (16,11) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
dat_i[4].inpad[0] (.input at (15,0))                             0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:5826 side:TOP (15,0))                                    0.000     1.078
| (CHANX:719400 L4 length:3 (15,0)->(18,0))                      0.120     1.198
| (CHANY:1189324 L4 length:3 (18,1)->(18,4))                     0.120     1.318
| (CHANY:1189596 L4 length:3 (18,4)->(18,7))                     0.120     1.438
| (CHANX:759696 L1 length:0 (19,7)->(19,7))                      0.108     1.546
| (CHANY:1194748 L4 length:3 (19,8)->(19,11))                    0.120     1.666
| (CHANX:782443 L4 length:3 (19,11)->(16,11))                    0.120     1.786
| (CHANX:782547 L1 length:0 (18,11)->(18,11))                    0.108     1.894
| (CHANY:1185276 L1 length:0 (17,12)->(17,12))                   0.108     2.002
| (CHANX:788199 L1 length:0 (17,12)->(17,12))                    0.108     2.110
| (CHANY:1180211 L4 length:3 (16,12)->(16,9))                    0.120     2.230
| (IPIN:137815 side:RIGHT (16,11))                               0.164     2.394
| (intra 'clb' routing)                                          0.293     2.687
wfifo.mem[2][4].D[0] (dffsre at (16,11))                        -0.000     2.687
data arrival time                                                          2.687

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
wfifo.mem[2][4].C[0] (dffsre at (16,11))                         0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.687
--------------------------------------------------------------------------------
slack (MET)                                                                0.580


#Path 70
Startpoint: dat_i[1].inpad[0] (.input at (14,0) clocked by clock0)
Endpoint  : wfifo.mem[0][1].D[0] (dffsre at (16,12) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
dat_i[1].inpad[0] (.input at (14,0))                             0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:5404 side:TOP (14,0))                                    0.000     1.078
| (CHANX:719318 L4 length:3 (14,0)->(17,0))                      0.120     1.198
| (CHANY:1184474 L4 length:2 (17,1)->(17,3))                     0.120     1.318
| (CHANX:736734 L1 length:0 (18,3)->(18,3))                      0.108     1.426
| (CHANY:1189594 L4 length:3 (18,4)->(18,7))                     0.120     1.546
| (CHANX:759698 L1 length:0 (19,7)->(19,7))                      0.108     1.654
| (CHANY:1194746 L4 length:3 (19,8)->(19,11))                    0.120     1.774
| (CHANX:782441 L4 length:3 (19,11)->(16,11))                    0.120     1.894
| (CHANX:782401 L1 length:0 (16,11)->(16,11))                    0.108     2.002
| (CHANY:1175554 L1 length:0 (15,12)->(15,12))                   0.108     2.110
| (CHANX:788138 L4 length:3 (16,12)->(19,12))                    0.120     2.230
| (IPIN:144949 side:TOP (16,12))                                 0.164     2.394
| (intra 'clb' routing)                                          0.293     2.687
wfifo.mem[0][1].D[0] (dffsre at (16,12))                        -0.000     2.687
data arrival time                                                          2.687

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
wfifo.mem[0][1].C[0] (dffsre at (16,12))                         0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.687
--------------------------------------------------------------------------------
slack (MET)                                                                0.580


#Path 71
Startpoint: dat_i[4].inpad[0] (.input at (15,0) clocked by clock0)
Endpoint  : wfifo.mem[0][4].D[0] (dffsre at (16,12) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
dat_i[4].inpad[0] (.input at (15,0))                             0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:5826 side:TOP (15,0))                                    0.000     1.078
| (CHANX:719400 L4 length:3 (15,0)->(18,0))                      0.120     1.198
| (CHANY:1189324 L4 length:3 (18,1)->(18,4))                     0.120     1.318
| (CHANY:1189596 L4 length:3 (18,4)->(18,7))                     0.120     1.438
| (CHANX:759696 L1 length:0 (19,7)->(19,7))                      0.108     1.546
| (CHANY:1194748 L4 length:3 (19,8)->(19,11))                    0.120     1.666
| (CHANX:782443 L4 length:3 (19,11)->(16,11))                    0.120     1.786
| (CHANX:782547 L1 length:0 (18,11)->(18,11))                    0.108     1.894
| (CHANY:1185276 L1 length:0 (17,12)->(17,12))                   0.108     2.002
| (CHANX:788199 L1 length:0 (17,12)->(17,12))                    0.108     2.110
| (CHANY:1180211 L4 length:3 (16,12)->(16,9))                    0.120     2.230
| (IPIN:144974 side:RIGHT (16,12))                               0.164     2.394
| (intra 'clb' routing)                                          0.293     2.687
wfifo.mem[0][4].D[0] (dffsre at (16,12))                        -0.000     2.687
data arrival time                                                          2.687

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
wfifo.mem[0][4].C[0] (dffsre at (16,12))                         0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.687
--------------------------------------------------------------------------------
slack (MET)                                                                0.580


#Path 72
Startpoint: dat_i[2].inpad[0] (.input at (14,0) clocked by clock0)
Endpoint  : wfifo.mem[2][2].D[0] (dffsre at (16,11) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
dat_i[2].inpad[0] (.input at (14,0))                             0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:5424 side:TOP (14,0))                                    0.000     1.078
| (CHANX:719314 L4 length:3 (14,0)->(17,0))                      0.120     1.198
| (CHANY:1174672 L4 length:3 (15,1)->(15,4))                     0.120     1.318
| (CHANX:742334 L1 length:0 (16,4)->(16,4))                      0.108     1.426
| (CHANY:1179926 L4 length:3 (16,5)->(16,8))                     0.120     1.546
| (CHANX:765298 L1 length:0 (17,8)->(17,8))                      0.108     1.654
| (CHANY:1185078 L4 length:3 (17,9)->(17,12))                    0.120     1.774
| (CHANX:788001 L4 length:3 (17,12)->(14,12))                    0.120     1.894
| (CHANY:1180209 L4 length:3 (16,12)->(16,9))                    0.120     2.014
| (CHANX:782373 L1 length:0 (16,11)->(16,11))                    0.108     2.122
| (IPIN:137785 side:TOP (16,11))                                 0.164     2.286
| (intra 'clb' routing)                                          0.403     2.689
wfifo.mem[2][2].D[0] (dffsre at (16,11))                        -0.000     2.689
data arrival time                                                          2.689

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
wfifo.mem[2][2].C[0] (dffsre at (16,11))                         0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.689
--------------------------------------------------------------------------------
slack (MET)                                                                0.582


#Path 73
Startpoint: dat_i[0].inpad[0] (.input at (13,0) clocked by clock0)
Endpoint  : wfifo.mem[0][0].D[0] (dffsre at (16,12) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
dat_i[0].inpad[0] (.input at (13,0))                             0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:5026 side:TOP (13,0))                                    0.000     1.078
| (CHANX:719232 L4 length:3 (13,0)->(16,0))                      0.120     1.198
| (CHANY:1179628 L4 length:3 (16,1)->(16,4))                     0.120     1.318
| (CHANX:736662 L1 length:0 (17,3)->(17,3))                      0.108     1.426
| (CHANY:1184734 L4 length:3 (17,4)->(17,7))                     0.120     1.546
| (CHANX:759626 L1 length:0 (18,7)->(18,7))                      0.108     1.654
| (CHANY:1189886 L4 length:3 (18,8)->(18,11))                    0.120     1.774
| (CHANX:782369 L4 length:3 (18,11)->(15,11))                    0.120     1.894
| (CHANY:1175556 L1 length:0 (15,12)->(15,12))                   0.108     2.002
| (CHANX:788136 L4 length:3 (16,12)->(19,12))                    0.120     2.122
| (IPIN:144945 side:TOP (16,12))                                 0.164     2.286
| (intra 'clb' routing)                                          0.403     2.689
wfifo.mem[0][0].D[0] (dffsre at (16,12))                        -0.000     2.689
data arrival time                                                          2.689

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
wfifo.mem[0][0].C[0] (dffsre at (16,12))                         0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.689
--------------------------------------------------------------------------------
slack (MET)                                                                0.582


#Path 74
Startpoint: rst_i.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$10177$abc$3596$lo1.R[0] (dffsre at (17,13) clocked by clock0)
Path Type : hold

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clock0 (rise edge)                                               0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   1.000     1.000
rst_i.inpad[0] (.input at (7,0))                                       0.000     1.000
| (intra 'io' routing)                                                 0.078     1.078
| (OPIN:2624 side:TOP (7,0))                                           0.000     1.078
| (CHANX:718822 L4 length:3 (7,0)->(10,0))                             0.120     1.198
| (CHANY:1150446 L4 length:2 (10,1)->(10,3))                           0.120     1.318
| (CHANX:724834 L4 length:3 (11,1)->(14,1))                            0.120     1.438
| (CHANY:1169901 L4 length:0 (14,1)->(14,1))                           0.120     1.558
| (CHANX:719398 L4 length:3 (15,0)->(18,0))                            0.120     1.678
| (CHANY:1189326 L4 length:2 (18,1)->(18,3))                           0.120     1.798
| (CHANY:1189524 L4 length:3 (18,3)->(18,6))                           0.120     1.918
| (CHANX:753972 L1 length:0 (19,6)->(19,6))                            0.108     2.026
| (CHANY:1194676 L4 length:3 (19,7)->(19,10))                          0.120     2.146
| (CHANX:759788 L1 length:0 (20,7)->(20,7))                            0.108     2.254
| (CHANY:1199588 L4 length:3 (20,8)->(20,11))                          0.120     2.374
| (CHANX:782495 L4 length:3 (20,11)->(17,11))                          0.120     2.494
| (CHANY:1185294 L4 length:3 (17,12)->(17,15))                         0.120     2.614
| (IPIN:154693 side:RIGHT (17,13))                                     0.164     2.778
| (intra 'clb' routing)                                                0.020     2.798
$abc$10177$abc$3596$lo1.R[0] (dffsre at (17,13))                      -0.000     2.798
data arrival time                                                                2.798

clock clock0 (rise edge)                                               0.000     0.000
clock source latency                                                   0.000     0.000
clock0.inpad[0] (.input at (6,0))                                      0.000     0.000
| (intra 'io' routing)                                                 0.078     0.078
| (inter-block routing:global net)                                     0.000     0.078
| (intra 'clb' routing)                                                2.000     2.078
$abc$10177$abc$3596$lo1.C[0] (dffsre at (17,13))                       0.000     2.078
clock uncertainty                                                      0.000     2.078
cell hold time                                                         0.134     2.212
data required time                                                               2.212
--------------------------------------------------------------------------------------
data required time                                                              -2.212
data arrival time                                                                2.798
--------------------------------------------------------------------------------------
slack (MET)                                                                      0.586


#Path 75
Startpoint: rst_i.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$10177$abc$4309$lo0.R[0] (dffsre at (17,13) clocked by clock0)
Path Type : hold

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clock0 (rise edge)                                               0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   1.000     1.000
rst_i.inpad[0] (.input at (7,0))                                       0.000     1.000
| (intra 'io' routing)                                                 0.078     1.078
| (OPIN:2624 side:TOP (7,0))                                           0.000     1.078
| (CHANX:718822 L4 length:3 (7,0)->(10,0))                             0.120     1.198
| (CHANY:1150446 L4 length:2 (10,1)->(10,3))                           0.120     1.318
| (CHANX:724834 L4 length:3 (11,1)->(14,1))                            0.120     1.438
| (CHANY:1169901 L4 length:0 (14,1)->(14,1))                           0.120     1.558
| (CHANX:719398 L4 length:3 (15,0)->(18,0))                            0.120     1.678
| (CHANY:1189326 L4 length:2 (18,1)->(18,3))                           0.120     1.798
| (CHANY:1189524 L4 length:3 (18,3)->(18,6))                           0.120     1.918
| (CHANX:753972 L1 length:0 (19,6)->(19,6))                            0.108     2.026
| (CHANY:1194676 L4 length:3 (19,7)->(19,10))                          0.120     2.146
| (CHANX:759788 L1 length:0 (20,7)->(20,7))                            0.108     2.254
| (CHANY:1199588 L4 length:3 (20,8)->(20,11))                          0.120     2.374
| (CHANX:782495 L4 length:3 (20,11)->(17,11))                          0.120     2.494
| (CHANY:1185294 L4 length:3 (17,12)->(17,15))                         0.120     2.614
| (IPIN:154693 side:RIGHT (17,13))                                     0.164     2.778
| (intra 'clb' routing)                                                0.020     2.798
$abc$10177$abc$4309$lo0.R[0] (dffsre at (17,13))                      -0.000     2.798
data arrival time                                                                2.798

clock clock0 (rise edge)                                               0.000     0.000
clock source latency                                                   0.000     0.000
clock0.inpad[0] (.input at (6,0))                                      0.000     0.000
| (intra 'io' routing)                                                 0.078     0.078
| (inter-block routing:global net)                                     0.000     0.078
| (intra 'clb' routing)                                                2.000     2.078
$abc$10177$abc$4309$lo0.C[0] (dffsre at (17,13))                       0.000     2.078
clock uncertainty                                                      0.000     2.078
cell hold time                                                         0.134     2.212
data required time                                                               2.212
--------------------------------------------------------------------------------------
data required time                                                              -2.212
data arrival time                                                                2.798
--------------------------------------------------------------------------------------
slack (MET)                                                                      0.586


#Path 76
Startpoint: rst_i.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$10177$abc$2232$lo0.R[0] (dffsre at (19,13) clocked by clock0)
Path Type : hold

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clock0 (rise edge)                                               0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   1.000     1.000
rst_i.inpad[0] (.input at (7,0))                                       0.000     1.000
| (intra 'io' routing)                                                 0.078     1.078
| (OPIN:2624 side:TOP (7,0))                                           0.000     1.078
| (CHANX:718822 L4 length:3 (7,0)->(10,0))                             0.120     1.198
| (CHANY:1150446 L4 length:2 (10,1)->(10,3))                           0.120     1.318
| (CHANX:724834 L4 length:3 (11,1)->(14,1))                            0.120     1.438
| (CHANY:1169901 L4 length:0 (14,1)->(14,1))                           0.120     1.558
| (CHANX:719398 L4 length:3 (15,0)->(18,0))                            0.120     1.678
| (CHANY:1189326 L4 length:2 (18,1)->(18,3))                           0.120     1.798
| (CHANY:1189524 L4 length:3 (18,3)->(18,6))                           0.120     1.918
| (CHANX:753972 L1 length:0 (19,6)->(19,6))                            0.108     2.026
| (CHANY:1194676 L4 length:3 (19,7)->(19,10))                          0.120     2.146
| (CHANX:759788 L1 length:0 (20,7)->(20,7))                            0.108     2.254
| (CHANY:1199588 L4 length:3 (20,8)->(20,11))                          0.120     2.374
| (CHANX:782495 L4 length:3 (20,11)->(17,11))                          0.120     2.494
| (CHANY:1195010 L4 length:3 (19,12)->(19,15))                         0.120     2.614
| (IPIN:155625 side:RIGHT (19,13))                                     0.164     2.778
| (intra 'clb' routing)                                                0.020     2.798
$abc$10177$abc$2232$lo0.R[0] (dffsre at (19,13))                      -0.000     2.798
data arrival time                                                                2.798

clock clock0 (rise edge)                                               0.000     0.000
clock source latency                                                   0.000     0.000
clock0.inpad[0] (.input at (6,0))                                      0.000     0.000
| (intra 'io' routing)                                                 0.078     0.078
| (inter-block routing:global net)                                     0.000     0.078
| (intra 'clb' routing)                                                2.000     2.078
$abc$10177$abc$2232$lo0.C[0] (dffsre at (19,13))                       0.000     2.078
clock uncertainty                                                      0.000     2.078
cell hold time                                                         0.134     2.212
data required time                                                               2.212
--------------------------------------------------------------------------------------
data required time                                                              -2.212
data arrival time                                                                2.798
--------------------------------------------------------------------------------------
slack (MET)                                                                      0.586


#Path 77
Startpoint: rst_i.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$10177$abc$3040$lo1.R[0] (dffsre at (19,13) clocked by clock0)
Path Type : hold

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clock0 (rise edge)                                               0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   1.000     1.000
rst_i.inpad[0] (.input at (7,0))                                       0.000     1.000
| (intra 'io' routing)                                                 0.078     1.078
| (OPIN:2624 side:TOP (7,0))                                           0.000     1.078
| (CHANX:718822 L4 length:3 (7,0)->(10,0))                             0.120     1.198
| (CHANY:1150446 L4 length:2 (10,1)->(10,3))                           0.120     1.318
| (CHANX:724834 L4 length:3 (11,1)->(14,1))                            0.120     1.438
| (CHANY:1169901 L4 length:0 (14,1)->(14,1))                           0.120     1.558
| (CHANX:719398 L4 length:3 (15,0)->(18,0))                            0.120     1.678
| (CHANY:1189326 L4 length:2 (18,1)->(18,3))                           0.120     1.798
| (CHANY:1189524 L4 length:3 (18,3)->(18,6))                           0.120     1.918
| (CHANX:753972 L1 length:0 (19,6)->(19,6))                            0.108     2.026
| (CHANY:1194676 L4 length:3 (19,7)->(19,10))                          0.120     2.146
| (CHANX:759788 L1 length:0 (20,7)->(20,7))                            0.108     2.254
| (CHANY:1199588 L4 length:3 (20,8)->(20,11))                          0.120     2.374
| (CHANX:782495 L4 length:3 (20,11)->(17,11))                          0.120     2.494
| (CHANY:1195010 L4 length:3 (19,12)->(19,15))                         0.120     2.614
| (IPIN:155625 side:RIGHT (19,13))                                     0.164     2.778
| (intra 'clb' routing)                                                0.020     2.798
$abc$10177$abc$3040$lo1.R[0] (dffsre at (19,13))                      -0.000     2.798
data arrival time                                                                2.798

clock clock0 (rise edge)                                               0.000     0.000
clock source latency                                                   0.000     0.000
clock0.inpad[0] (.input at (6,0))                                      0.000     0.000
| (intra 'io' routing)                                                 0.078     0.078
| (inter-block routing:global net)                                     0.000     0.078
| (intra 'clb' routing)                                                2.000     2.078
$abc$10177$abc$3040$lo1.C[0] (dffsre at (19,13))                       0.000     2.078
clock uncertainty                                                      0.000     2.078
cell hold time                                                         0.134     2.212
data required time                                                               2.212
--------------------------------------------------------------------------------------
data required time                                                              -2.212
data arrival time                                                                2.798
--------------------------------------------------------------------------------------
slack (MET)                                                                      0.586


#Path 78
Startpoint: dat_i[5].inpad[0] (.input at (16,0) clocked by clock0)
Endpoint  : wfifo.mem[3][5].D[0] (dffsre at (19,10) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
dat_i[5].inpad[0] (.input at (16,0))                             0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:6206 side:TOP (16,0))                                    0.000     1.078
| (CHANX:719476 L4 length:3 (16,0)->(19,0))                      0.120     1.198
| (CHANY:1189308 L4 length:3 (18,1)->(18,4))                     0.120     1.318
| (CHANY:1189584 L4 length:3 (18,4)->(18,7))                     0.120     1.438
| (CHANX:759459 L4 length:3 (18,7)->(15,7))                      0.120     1.558
| (CHANY:1180156 L4 length:3 (16,8)->(16,11))                    0.120     1.678
| (CHANX:771058 L4 length:3 (17,9)->(20,9))                      0.120     1.798
| (CHANY:1199694 L1 length:0 (20,10)->(20,10))                   0.108     1.906
| (CHANX:776949 L1 length:0 (20,10)->(20,10))                    0.108     2.014
| (CHANY:1194665 L4 length:3 (19,10)->(19,7))                    0.120     2.134
| (IPIN:128246 side:RIGHT (19,10))                               0.164     2.298
| (intra 'clb' routing)                                          0.403     2.701
wfifo.mem[3][5].D[0] (dffsre at (19,10))                        -0.000     2.701
data arrival time                                                          2.701

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
wfifo.mem[3][5].C[0] (dffsre at (19,10))                         0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.701
--------------------------------------------------------------------------------
slack (MET)                                                                0.594


#Path 79
Startpoint: dat_i[2].inpad[0] (.input at (14,0) clocked by clock0)
Endpoint  : wfifo.mem[1][2].D[0] (dffsre at (19,11) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
dat_i[2].inpad[0] (.input at (14,0))                             0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:5424 side:TOP (14,0))                                    0.000     1.078
| (CHANX:719314 L4 length:3 (14,0)->(17,0))                      0.120     1.198
| (CHANY:1174672 L4 length:3 (15,1)->(15,4))                     0.120     1.318
| (CHANX:742334 L1 length:0 (16,4)->(16,4))                      0.108     1.426
| (CHANY:1179926 L4 length:3 (16,5)->(16,8))                     0.120     1.546
| (CHANX:765298 L1 length:0 (17,8)->(17,8))                      0.108     1.654
| (CHANY:1185078 L4 length:3 (17,9)->(17,12))                    0.120     1.774
| (CHANX:771098 L1 length:0 (18,9)->(18,9))                      0.108     1.882
| (CHANY:1190006 L4 length:3 (18,10)->(18,13))                   0.120     2.002
| (CHANX:782608 L1 length:0 (19,11)->(19,11))                    0.108     2.110
| (CHANY:1194915 L1 length:0 (19,11)->(19,11))                   0.108     2.218
| (IPIN:138059 side:RIGHT (19,11))                               0.164     2.382
| (intra 'clb' routing)                                          0.343     2.725
wfifo.mem[1][2].D[0] (dffsre at (19,11))                        -0.000     2.725
data arrival time                                                          2.725

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
wfifo.mem[1][2].C[0] (dffsre at (19,11))                         0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.725
--------------------------------------------------------------------------------
slack (MET)                                                                0.618


#Path 80
Startpoint: dat_i[7].inpad[0] (.input at (17,0) clocked by clock0)
Endpoint  : wfifo.mem[0][7].D[0] (dffsre at (16,12) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
dat_i[7].inpad[0] (.input at (17,0))                             0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:6610 side:TOP (17,0))                                    0.000     1.078
| (CHANX:719528 L4 length:3 (17,0)->(20,0))                      0.120     1.198
| (CHANY:1184384 L4 length:3 (17,1)->(17,4))                     0.120     1.318
| (CHANX:742480 L1 length:0 (18,4)->(18,4))                      0.108     1.426
| (CHANY:1189644 L4 length:3 (18,5)->(18,8))                     0.120     1.546
| (CHANX:759708 L1 length:0 (19,7)->(19,7))                      0.108     1.654
| (CHANY:1194736 L4 length:3 (19,8)->(19,11))                    0.120     1.774
| (CHANX:776713 L4 length:3 (19,10)->(16,10))                    0.120     1.894
| (CHANY:1185190 L1 length:0 (17,11)->(17,11))                   0.108     2.002
| (CHANX:782461 L1 length:0 (17,11)->(17,11))                    0.108     2.110
| (CHANY:1180402 L1 length:0 (16,12)->(16,12))                   0.108     2.218
| (IPIN:144977 side:RIGHT (16,12))                               0.164     2.382
| (intra 'clb' routing)                                          0.343     2.725
wfifo.mem[0][7].D[0] (dffsre at (16,12))                        -0.000     2.725
data arrival time                                                          2.725

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
wfifo.mem[0][7].C[0] (dffsre at (16,12))                         0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.725
--------------------------------------------------------------------------------
slack (MET)                                                                0.618


#Path 81
Startpoint: dat_i[5].inpad[0] (.input at (16,0) clocked by clock0)
Endpoint  : wfifo.mem[1][5].D[0] (dffsre at (19,11) clocked by clock0)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
dat_i[5].inpad[0] (.input at (16,0))                             0.000     1.000
| (intra 'io' routing)                                           0.078     1.078
| (OPIN:6206 side:TOP (16,0))                                    0.000     1.078
| (CHANX:719476 L4 length:3 (16,0)->(19,0))                      0.120     1.198
| (CHANY:1189308 L4 length:3 (18,1)->(18,4))                     0.120     1.318
| (CHANY:1189584 L4 length:3 (18,4)->(18,7))                     0.120     1.438
| (CHANX:759459 L4 length:3 (18,7)->(15,7))                      0.120     1.558
| (CHANY:1180156 L4 length:3 (16,8)->(16,11))                    0.120     1.678
| (CHANX:771058 L4 length:3 (17,9)->(20,9))                      0.120     1.798
| (CHANY:1199694 L1 length:0 (20,10)->(20,10))                   0.108     1.906
| (CHANX:776949 L1 length:0 (20,10)->(20,10))                    0.108     2.014
| (CHANY:1194906 L1 length:0 (19,11)->(19,11))                   0.108     2.122
| (CHANX:782601 L1 length:0 (19,11)->(19,11))                    0.108     2.230
| (IPIN:138031 side:TOP (19,11))                                 0.164     2.394
| (intra 'clb' routing)                                          0.403     2.797
wfifo.mem[1][5].D[0] (dffsre at (19,11))                        -0.000     2.797
data arrival time                                                          2.797

clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
wfifo.mem[1][5].C[0] (dffsre at (19,11))                         0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.797
--------------------------------------------------------------------------------
slack (MET)                                                                0.690


#Path 82
Startpoint: dat_i[6].inpad[0] (.input at (16,0) clocked by clock0)
Endpoint  : wcol.D[0] (dffsre at (19,6) clocked by clock0)
Path Type : hold

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            1.000     1.000
dat_i[6].inpad[0] (.input at (16,0))                                            0.000     1.000
| (intra 'io' routing)                                                          0.078     1.078
| (OPIN:6222 side:TOP (16,0))                                                   0.000     1.078
| (CHANX:719468 L4 length:3 (16,0)->(19,0))                                     0.120     1.198
| (CHANY:1189284 L4 length:3 (18,1)->(18,4))                                    0.120     1.318
| (CHANX:742542 L1 length:0 (19,4)->(19,4))                                     0.108     1.426
| (CHANY:1194514 L4 length:3 (19,5)->(19,8))                                    0.120     1.546
| (CHANX:759523 L4 length:3 (19,7)->(16,7))                                     0.120     1.666
| (IPIN:95971 side:TOP (19,7))                                                  0.164     1.830
| (intra 'clb' routing)                                                         0.143     1.973
$abc$10177$abc$4549$li025_li025.in[3] (.names at (19,7))                       -0.000     1.973
| (primitive '.names' combinational delay)                                      0.140     2.113
$abc$10177$abc$4549$li025_li025.out[0] (.names at (19,7))                       0.000     2.113
| (intra 'clb' routing)                                                         0.143     2.255
| (OPIN:95948 side:RIGHT (19,7))                                                0.000     2.255
| (CHANY:1194433 L4 length:3 (19,7)->(19,4))                                    0.120     2.375
| (IPIN:85599 side:RIGHT (19,6))                                                0.164     2.539
| (intra 'clb' routing)                                                         0.293     2.832
wcol.D[0] (dffsre at (19,6))                                                    0.000     2.832
data arrival time                                                                         2.832

clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input at (6,0))                                               0.000     0.000
| (intra 'io' routing)                                                          0.078     0.078
| (inter-block routing:global net)                                              0.000     0.078
| (intra 'clb' routing)                                                         2.000     2.078
wcol.C[0] (dffsre at (19,6))                                                    0.000     2.078
clock uncertainty                                                               0.000     2.078
cell hold time                                                                  0.029     2.107
data required time                                                                        2.107
-----------------------------------------------------------------------------------------------
data required time                                                                       -2.107
data arrival time                                                                         2.832
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               0.725


#Path 83
Startpoint: $abc$10177$abc$4549$lo088.Q[0] (dffsre at (17,12) clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo089.D[0] (dffsre at (17,12) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.078     0.078
| (inter-block routing:global net)                                                       0.000     0.078
| (intra 'clb' routing)                                                                  2.000     2.078
$abc$10177$abc$4549$lo088.C[0] (dffsre at (17,12))                                       0.000     2.078
| (primitive 'dffsre' Tcq_min)                                                           0.409     2.487
$abc$10177$abc$4549$lo088.Q[0] (dffsre at (17,12)) [clock-to-output]                     0.000     2.487
| (intra 'clb' routing)                                                                  0.260     2.747
$abc$10177$abc$2301$verific$n625$116[5].in[3] (.names at (17,12))                        0.000     2.747
| (primitive '.names' combinational delay)                                               0.190     2.937
$abc$10177$abc$2301$verific$n625$116[5].out[0] (.names at (17,12))                       0.000     2.937
| (intra 'clb' routing)                                                                  0.000     2.937
$abc$10177$abc$4549$lo089.D[0] (dffsre at (17,12))                                       0.000     2.937
data arrival time                                                                                  2.937

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.078     0.078
| (inter-block routing:global net)                                                       0.000     0.078
| (intra 'clb' routing)                                                                  2.000     2.078
$abc$10177$abc$4549$lo089.C[0] (dffsre at (17,12))                                       0.000     2.078
clock uncertainty                                                                        0.000     2.078
cell hold time                                                                           0.029     2.107
data required time                                                                                 2.107
--------------------------------------------------------------------------------------------------------
data required time                                                                                -2.107
data arrival time                                                                                  2.937
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.830


#Path 84
Startpoint: $abc$10177$abc$4549$lo062.Q[0] (dffsre at (17,9) clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo062.D[0] (dffsre at (17,9) clocked by clock0)
Path Type : hold

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input at (6,0))                                               0.000     0.000
| (intra 'io' routing)                                                          0.078     0.078
| (inter-block routing:global net)                                              0.000     0.078
| (intra 'clb' routing)                                                         2.000     2.078
$abc$10177$abc$4549$lo062.C[0] (dffsre at (17,9))                               0.000     2.078
| (primitive 'dffsre' Tcq_min)                                                  0.409     2.487
$abc$10177$abc$4549$lo062.Q[0] (dffsre at (17,9)) [clock-to-output]             0.000     2.487
| (intra 'clb' routing)                                                         0.260     2.747
$abc$10177$abc$4549$li062_li062.in[1] (.names at (17,9))                        0.000     2.747
| (primitive '.names' combinational delay)                                      0.190     2.937
$abc$10177$abc$4549$li062_li062.out[0] (.names at (17,9))                       0.000     2.937
| (intra 'clb' routing)                                                         0.000     2.937
$abc$10177$abc$4549$lo062.D[0] (dffsre at (17,9))                               0.000     2.937
data arrival time                                                                         2.937

clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input at (6,0))                                               0.000     0.000
| (intra 'io' routing)                                                          0.078     0.078
| (inter-block routing:global net)                                              0.000     0.078
| (intra 'clb' routing)                                                         2.000     2.078
$abc$10177$abc$4549$lo062.C[0] (dffsre at (17,9))                               0.000     2.078
clock uncertainty                                                               0.000     2.078
cell hold time                                                                  0.029     2.107
data required time                                                                        2.107
-----------------------------------------------------------------------------------------------
data required time                                                                       -2.107
data arrival time                                                                         2.937
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               0.830


#Path 85
Startpoint: dat_i[7].inpad[0] (.input at (17,0) clocked by clock0)
Endpoint  : spif.D[0] (dffsre at (20,7) clocked by clock0)
Path Type : hold

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            1.000     1.000
dat_i[7].inpad[0] (.input at (17,0))                                            0.000     1.000
| (intra 'io' routing)                                                          0.078     1.078
| (OPIN:6610 side:TOP (17,0))                                                   0.000     1.078
| (CHANX:719528 L4 length:3 (17,0)->(20,0))                                     0.120     1.198
| (CHANY:1184384 L4 length:3 (17,1)->(17,4))                                    0.120     1.318
| (CHANX:742480 L1 length:0 (18,4)->(18,4))                                     0.108     1.426
| (CHANY:1189644 L4 length:3 (18,5)->(18,8))                                    0.120     1.546
| (CHANX:759708 L1 length:0 (19,7)->(19,7))                                     0.108     1.654
| (IPIN:95967 side:TOP (19,7))                                                  0.164     1.818
| (intra 'clb' routing)                                                         0.143     1.961
$abc$10177$abc$4549$li024_li024.in[1] (.names at (19,7))                        0.000     1.961
| (primitive '.names' combinational delay)                                      0.260     2.221
$abc$10177$abc$4549$li024_li024.out[0] (.names at (19,7))                       0.000     2.221
| (intra 'clb' routing)                                                         0.141     2.362
| (OPIN:95942 side:TOP (19,7))                                                  0.000     2.362
| (CHANX:759742 L4 length:3 (19,7)->(22,7))                                     0.120     2.482
| (IPIN:96084 side:TOP (20,7))                                                  0.164     2.646
| (intra 'clb' routing)                                                         0.293     2.939
spif.D[0] (dffsre at (20,7))                                                    0.000     2.939
data arrival time                                                                         2.939

clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input at (6,0))                                               0.000     0.000
| (intra 'io' routing)                                                          0.078     0.078
| (inter-block routing:global net)                                              0.000     0.078
| (intra 'clb' routing)                                                         2.000     2.078
spif.C[0] (dffsre at (20,7))                                                    0.000     2.078
clock uncertainty                                                               0.000     2.078
cell hold time                                                                  0.029     2.107
data required time                                                                        2.107
-----------------------------------------------------------------------------------------------
data required time                                                                       -2.107
data arrival time                                                                         2.939
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               0.832


#Path 86
Startpoint: $abc$10177$abc$4549$lo066.Q[0] (dffsre at (17,10) clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo066.D[0] (dffsre at (17,10) clocked by clock0)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.078     0.078
| (inter-block routing:global net)                                                      0.000     0.078
| (intra 'clb' routing)                                                                 2.000     2.078
$abc$10177$abc$4549$lo066.C[0] (dffsre at (17,10))                                      0.000     2.078
| (primitive 'dffsre' Tcq_min)                                                          0.409     2.487
$abc$10177$abc$4549$lo066.Q[0] (dffsre at (17,10)) [clock-to-output]                    0.000     2.487
| (intra 'clb' routing)                                                                 0.311     2.798
$abc$10177$abc$2428$verific$n458$93[7].in[1] (.names at (17,10))                        0.000     2.798
| (primitive '.names' combinational delay)                                              0.150     2.948
$abc$10177$abc$2428$verific$n458$93[7].out[0] (.names at (17,10))                       0.000     2.948
| (intra 'clb' routing)                                                                 0.000     2.948
$abc$10177$abc$4549$lo066.D[0] (dffsre at (17,10))                                      0.000     2.948
data arrival time                                                                                 2.948

clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.078     0.078
| (inter-block routing:global net)                                                      0.000     0.078
| (intra 'clb' routing)                                                                 2.000     2.078
$abc$10177$abc$4549$lo066.C[0] (dffsre at (17,10))                                      0.000     2.078
clock uncertainty                                                                       0.000     2.078
cell hold time                                                                          0.029     2.107
data required time                                                                                2.107
-------------------------------------------------------------------------------------------------------
data required time                                                                               -2.107
data arrival time                                                                                 2.948
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.841


#Path 87
Startpoint: $abc$10177$abc$4549$lo081.Q[0] (dffsre at (17,11) clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo082.D[0] (dffsre at (17,11) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.078     0.078
| (inter-block routing:global net)                                                       0.000     0.078
| (intra 'clb' routing)                                                                  2.000     2.078
$abc$10177$abc$4549$lo081.C[0] (dffsre at (17,11))                                       0.000     2.078
| (primitive 'dffsre' Tcq_min)                                                           0.409     2.487
$abc$10177$abc$4549$lo081.Q[0] (dffsre at (17,11)) [clock-to-output]                     0.000     2.487
| (intra 'clb' routing)                                                                  0.311     2.798
$abc$10177$abc$2301$verific$n621$115[1].in[1] (.names at (17,11))                        0.000     2.798
| (primitive '.names' combinational delay)                                               0.150     2.948
$abc$10177$abc$2301$verific$n621$115[1].out[0] (.names at (17,11))                       0.000     2.948
| (intra 'clb' routing)                                                                  0.000     2.948
$abc$10177$abc$4549$lo082.D[0] (dffsre at (17,11))                                       0.000     2.948
data arrival time                                                                                  2.948

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.078     0.078
| (inter-block routing:global net)                                                       0.000     0.078
| (intra 'clb' routing)                                                                  2.000     2.078
$abc$10177$abc$4549$lo082.C[0] (dffsre at (17,11))                                       0.000     2.078
clock uncertainty                                                                        0.000     2.078
cell hold time                                                                           0.029     2.107
data required time                                                                                 2.107
--------------------------------------------------------------------------------------------------------
data required time                                                                                -2.107
data arrival time                                                                                  2.948
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.841


#Path 88
Startpoint: $abc$10177$abc$4549$lo089.Q[0] (dffsre at (17,12) clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo090.D[0] (dffsre at (17,12) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.078     0.078
| (inter-block routing:global net)                                                       0.000     0.078
| (intra 'clb' routing)                                                                  2.000     2.078
$abc$10177$abc$4549$lo089.C[0] (dffsre at (17,12))                                       0.000     2.078
| (primitive 'dffsre' Tcq_min)                                                           0.409     2.487
$abc$10177$abc$4549$lo089.Q[0] (dffsre at (17,12)) [clock-to-output]                     0.000     2.487
| (intra 'clb' routing)                                                                  0.260     2.747
$abc$10177$abc$2301$verific$n625$116[6].in[3] (.names at (17,12))                        0.000     2.747
| (primitive '.names' combinational delay)                                               0.240     2.987
$abc$10177$abc$2301$verific$n625$116[6].out[0] (.names at (17,12))                       0.000     2.987
| (intra 'clb' routing)                                                                  0.000     2.987
$abc$10177$abc$4549$lo090.D[0] (dffsre at (17,12))                                       0.000     2.987
data arrival time                                                                                  2.987

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.078     0.078
| (inter-block routing:global net)                                                       0.000     0.078
| (intra 'clb' routing)                                                                  2.000     2.078
$abc$10177$abc$4549$lo090.C[0] (dffsre at (17,12))                                       0.000     2.078
clock uncertainty                                                                        0.000     2.078
cell hold time                                                                           0.029     2.107
data required time                                                                                 2.107
--------------------------------------------------------------------------------------------------------
data required time                                                                                -2.107
data arrival time                                                                                  2.987
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.880


#Path 89
Startpoint: mosi_o.Q[0] (dffsre at (17,11) clocked by clock0)
Endpoint  : mosi_o.D[0] (dffsre at (17,11) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.078     0.078
| (inter-block routing:global net)                                                       0.000     0.078
| (intra 'clb' routing)                                                                  2.000     2.078
mosi_o.C[0] (dffsre at (17,11))                                                          0.000     2.078
| (primitive 'dffsre' Tcq_min)                                                           0.409     2.487
mosi_o.Q[0] (dffsre at (17,11)) [clock-to-output]                                        0.000     2.487
| (intra 'clb' routing)                                                                  0.260     2.747
$abc$10177$abc$2301$verific$n625$116[7].in[5] (.names at (17,11))                        0.000     2.747
| (primitive '.names' combinational delay)                                               0.240     2.987
$abc$10177$abc$2301$verific$n625$116[7].out[0] (.names at (17,11))                       0.000     2.987
| (intra 'clb' routing)                                                                  0.000     2.987
mosi_o.D[0] (dffsre at (17,11))                                                          0.000     2.987
data arrival time                                                                                  2.987

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.078     0.078
| (inter-block routing:global net)                                                       0.000     0.078
| (intra 'clb' routing)                                                                  2.000     2.078
mosi_o.C[0] (dffsre at (17,11))                                                          0.000     2.078
clock uncertainty                                                                        0.000     2.078
cell hold time                                                                           0.029     2.107
data required time                                                                                 2.107
--------------------------------------------------------------------------------------------------------
data required time                                                                                -2.107
data arrival time                                                                                  2.987
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.880


#Path 90
Startpoint: $abc$10177$abc$4549$lo086.Q[0] (dffsre at (17,12) clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo087.D[0] (dffsre at (17,12) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.078     0.078
| (inter-block routing:global net)                                                       0.000     0.078
| (intra 'clb' routing)                                                                  2.000     2.078
$abc$10177$abc$4549$lo086.C[0] (dffsre at (17,12))                                       0.000     2.078
| (primitive 'dffsre' Tcq_min)                                                           0.409     2.487
$abc$10177$abc$4549$lo086.Q[0] (dffsre at (17,12)) [clock-to-output]                     0.000     2.487
| (intra 'clb' routing)                                                                  0.260     2.747
$abc$10177$abc$2301$verific$n625$116[3].in[3] (.names at (17,12))                        0.000     2.747
| (primitive '.names' combinational delay)                                               0.240     2.987
$abc$10177$abc$2301$verific$n625$116[3].out[0] (.names at (17,12))                       0.000     2.987
| (intra 'clb' routing)                                                                  0.000     2.987
$abc$10177$abc$4549$lo087.D[0] (dffsre at (17,12))                                       0.000     2.987
data arrival time                                                                                  2.987

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.078     0.078
| (inter-block routing:global net)                                                       0.000     0.078
| (intra 'clb' routing)                                                                  2.000     2.078
$abc$10177$abc$4549$lo087.C[0] (dffsre at (17,12))                                       0.000     2.078
clock uncertainty                                                                        0.000     2.078
cell hold time                                                                           0.029     2.107
data required time                                                                                 2.107
--------------------------------------------------------------------------------------------------------
data required time                                                                                -2.107
data arrival time                                                                                  2.987
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.880


#Path 91
Startpoint: $abc$10177$abc$4549$lo088.Q[0] (dffsre at (17,12) clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo088.D[0] (dffsre at (17,12) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.078     0.078
| (inter-block routing:global net)                                                       0.000     0.078
| (intra 'clb' routing)                                                                  2.000     2.078
$abc$10177$abc$4549$lo088.C[0] (dffsre at (17,12))                                       0.000     2.078
| (primitive 'dffsre' Tcq_min)                                                           0.409     2.487
$abc$10177$abc$4549$lo088.Q[0] (dffsre at (17,12)) [clock-to-output]                     0.000     2.487
| (intra 'clb' routing)                                                                  0.260     2.747
$abc$10177$abc$2301$verific$n625$116[4].in[5] (.names at (17,12))                        0.000     2.747
| (primitive '.names' combinational delay)                                               0.240     2.987
$abc$10177$abc$2301$verific$n625$116[4].out[0] (.names at (17,12))                       0.000     2.987
| (intra 'clb' routing)                                                                  0.000     2.987
$abc$10177$abc$4549$lo088.D[0] (dffsre at (17,12))                                       0.000     2.987
data arrival time                                                                                  2.987

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.078     0.078
| (inter-block routing:global net)                                                       0.000     0.078
| (intra 'clb' routing)                                                                  2.000     2.078
$abc$10177$abc$4549$lo088.C[0] (dffsre at (17,12))                                       0.000     2.078
clock uncertainty                                                                        0.000     2.078
cell hold time                                                                           0.029     2.107
data required time                                                                                 2.107
--------------------------------------------------------------------------------------------------------
data required time                                                                                -2.107
data arrival time                                                                                  2.987
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.880


#Path 92
Startpoint: $abc$10177$abc$4549$lo086.Q[0] (dffsre at (17,12) clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo086.D[0] (dffsre at (17,12) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.078     0.078
| (inter-block routing:global net)                                                       0.000     0.078
| (intra 'clb' routing)                                                                  2.000     2.078
$abc$10177$abc$4549$lo086.C[0] (dffsre at (17,12))                                       0.000     2.078
| (primitive 'dffsre' Tcq_min)                                                           0.409     2.487
$abc$10177$abc$4549$lo086.Q[0] (dffsre at (17,12)) [clock-to-output]                     0.000     2.487
| (intra 'clb' routing)                                                                  0.260     2.747
$abc$10177$abc$2301$verific$n625$116[2].in[5] (.names at (17,12))                        0.000     2.747
| (primitive '.names' combinational delay)                                               0.240     2.987
$abc$10177$abc$2301$verific$n625$116[2].out[0] (.names at (17,12))                       0.000     2.987
| (intra 'clb' routing)                                                                  0.000     2.987
$abc$10177$abc$4549$lo086.D[0] (dffsre at (17,12))                                       0.000     2.987
data arrival time                                                                                  2.987

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.078     0.078
| (inter-block routing:global net)                                                       0.000     0.078
| (intra 'clb' routing)                                                                  2.000     2.078
$abc$10177$abc$4549$lo086.C[0] (dffsre at (17,12))                                       0.000     2.078
clock uncertainty                                                                        0.000     2.078
cell hold time                                                                           0.029     2.107
data required time                                                                                 2.107
--------------------------------------------------------------------------------------------------------
data required time                                                                                -2.107
data arrival time                                                                                  2.987
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.880


#Path 93
Startpoint: $abc$10177$abc$4549$lo083.Q[0] (dffsre at (17,11) clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo083.D[0] (dffsre at (17,11) clocked by clock0)
Path Type : hold

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                         0.000     0.000
clock source latency                                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                0.000     0.000
| (intra 'io' routing)                                                           0.078     0.078
| (inter-block routing:global net)                                               0.000     0.078
| (intra 'clb' routing)                                                          2.000     2.078
$abc$10177$abc$4549$lo083.C[0] (dffsre at (17,11))                               0.000     2.078
| (primitive 'dffsre' Tcq_min)                                                   0.409     2.487
$abc$10177$abc$4549$lo083.Q[0] (dffsre at (17,11)) [clock-to-output]             0.000     2.487
| (intra 'clb' routing)                                                          0.311     2.798
$abc$10177$abc$4549$li083_li083.in[2] (.names at (17,11))                        0.000     2.798
| (primitive '.names' combinational delay)                                       0.200     2.998
$abc$10177$abc$4549$li083_li083.out[0] (.names at (17,11))                       0.000     2.998
| (intra 'clb' routing)                                                          0.000     2.998
$abc$10177$abc$4549$lo083.D[0] (dffsre at (17,11))                               0.000     2.998
data arrival time                                                                          2.998

clock clock0 (rise edge)                                                         0.000     0.000
clock source latency                                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                0.000     0.000
| (intra 'io' routing)                                                           0.078     0.078
| (inter-block routing:global net)                                               0.000     0.078
| (intra 'clb' routing)                                                          2.000     2.078
$abc$10177$abc$4549$lo083.C[0] (dffsre at (17,11))                               0.000     2.078
clock uncertainty                                                                0.000     2.078
cell hold time                                                                   0.029     2.107
data required time                                                                         2.107
------------------------------------------------------------------------------------------------
data required time                                                                        -2.107
data arrival time                                                                          2.998
------------------------------------------------------------------------------------------------
slack (MET)                                                                                0.891


#Path 94
Startpoint: $abc$10177$abc$4549$lo067.Q[0] (dffsre at (17,9) clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo067.D[0] (dffsre at (17,9) clocked by clock0)
Path Type : hold

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input at (6,0))                                               0.000     0.000
| (intra 'io' routing)                                                          0.078     0.078
| (inter-block routing:global net)                                              0.000     0.078
| (intra 'clb' routing)                                                         2.000     2.078
$abc$10177$abc$4549$lo067.C[0] (dffsre at (17,9))                               0.000     2.078
| (primitive 'dffsre' Tcq_min)                                                  0.409     2.487
$abc$10177$abc$4549$lo067.Q[0] (dffsre at (17,9)) [clock-to-output]             0.000     2.487
| (intra 'clb' routing)                                                         0.260     2.747
$abc$10177$abc$4549$li067_li067.in[3] (.names at (17,9))                        0.000     2.747
| (primitive '.names' combinational delay)                                      0.300     3.047
$abc$10177$abc$4549$li067_li067.out[0] (.names at (17,9))                       0.000     3.047
| (intra 'clb' routing)                                                         0.000     3.047
$abc$10177$abc$4549$lo067.D[0] (dffsre at (17,9))                               0.000     3.047
data arrival time                                                                         3.047

clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input at (6,0))                                               0.000     0.000
| (intra 'io' routing)                                                          0.078     0.078
| (inter-block routing:global net)                                              0.000     0.078
| (intra 'clb' routing)                                                         2.000     2.078
$abc$10177$abc$4549$lo067.C[0] (dffsre at (17,9))                               0.000     2.078
clock uncertainty                                                               0.000     2.078
cell hold time                                                                  0.029     2.107
data required time                                                                        2.107
-----------------------------------------------------------------------------------------------
data required time                                                                       -2.107
data arrival time                                                                         3.047
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               0.940


#Path 95
Startpoint: $abc$10177$abc$4549$lo067.Q[0] (dffsre at (17,9) clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo068.D[0] (dffsre at (17,9) clocked by clock0)
Path Type : hold

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input at (6,0))                                               0.000     0.000
| (intra 'io' routing)                                                          0.078     0.078
| (inter-block routing:global net)                                              0.000     0.078
| (intra 'clb' routing)                                                         2.000     2.078
$abc$10177$abc$4549$lo067.C[0] (dffsre at (17,9))                               0.000     2.078
| (primitive 'dffsre' Tcq_min)                                                  0.409     2.487
$abc$10177$abc$4549$lo067.Q[0] (dffsre at (17,9)) [clock-to-output]             0.000     2.487
| (intra 'clb' routing)                                                         0.260     2.747
$abc$10177$abc$4549$li068_li068.in[3] (.names at (17,9))                        0.000     2.747
| (primitive '.names' combinational delay)                                      0.300     3.047
$abc$10177$abc$4549$li068_li068.out[0] (.names at (17,9))                       0.000     3.047
| (intra 'clb' routing)                                                         0.000     3.047
$abc$10177$abc$4549$lo068.D[0] (dffsre at (17,9))                               0.000     3.047
data arrival time                                                                         3.047

clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input at (6,0))                                               0.000     0.000
| (intra 'io' routing)                                                          0.078     0.078
| (inter-block routing:global net)                                              0.000     0.078
| (intra 'clb' routing)                                                         2.000     2.078
$abc$10177$abc$4549$lo068.C[0] (dffsre at (17,9))                               0.000     2.078
clock uncertainty                                                               0.000     2.078
cell hold time                                                                  0.029     2.107
data required time                                                                        2.107
-----------------------------------------------------------------------------------------------
data required time                                                                       -2.107
data arrival time                                                                         3.047
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               0.940


#Path 96
Startpoint: $abc$10177$abc$4549$lo065.Q[0] (dffsre at (17,9) clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo065.D[0] (dffsre at (17,9) clocked by clock0)
Path Type : hold

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input at (6,0))                                               0.000     0.000
| (intra 'io' routing)                                                          0.078     0.078
| (inter-block routing:global net)                                              0.000     0.078
| (intra 'clb' routing)                                                         2.000     2.078
$abc$10177$abc$4549$lo065.C[0] (dffsre at (17,9))                               0.000     2.078
| (primitive 'dffsre' Tcq_min)                                                  0.409     2.487
$abc$10177$abc$4549$lo065.Q[0] (dffsre at (17,9)) [clock-to-output]             0.000     2.487
| (intra 'clb' routing)                                                         0.260     2.747
$abc$10177$abc$4549$li065_li065.in[2] (.names at (17,9))                        0.000     2.747
| (primitive '.names' combinational delay)                                      0.300     3.047
$abc$10177$abc$4549$li065_li065.out[0] (.names at (17,9))                       0.000     3.047
| (intra 'clb' routing)                                                         0.000     3.047
$abc$10177$abc$4549$lo065.D[0] (dffsre at (17,9))                               0.000     3.047
data arrival time                                                                         3.047

clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input at (6,0))                                               0.000     0.000
| (intra 'io' routing)                                                          0.078     0.078
| (inter-block routing:global net)                                              0.000     0.078
| (intra 'clb' routing)                                                         2.000     2.078
$abc$10177$abc$4549$lo065.C[0] (dffsre at (17,9))                               0.000     2.078
clock uncertainty                                                               0.000     2.078
cell hold time                                                                  0.029     2.107
data required time                                                                        2.107
-----------------------------------------------------------------------------------------------
data required time                                                                       -2.107
data arrival time                                                                         3.047
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               0.940


#Path 97
Startpoint: $abc$10177$abc$4549$lo079.Q[0] (dffsre at (17,10) clocked by clock0)
Endpoint  : rfifo.we.D[0] (dffsre at (17,10) clocked by clock0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                             0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                    0.000     0.000
| (intra 'io' routing)                                                               0.078     0.078
| (inter-block routing:global net)                                                   0.000     0.078
| (intra 'clb' routing)                                                              2.000     2.078
$abc$10177$abc$4549$lo079.C[0] (dffsre at (17,10))                                   0.000     2.078
| (primitive 'dffsre' Tcq_min)                                                       0.409     2.487
$abc$10177$abc$4549$lo079.Q[0] (dffsre at (17,10)) [clock-to-output]                 0.000     2.487
| (intra 'clb' routing)                                                              0.311     2.798
$abc$10177$abc$2301$verific$n635$60.in[0] (.names at (17,10))                        0.000     2.798
| (primitive '.names' combinational delay)                                           0.260     3.058
$abc$10177$abc$2301$verific$n635$60.out[0] (.names at (17,10))                       0.000     3.058
| (intra 'clb' routing)                                                              0.000     3.058
rfifo.we.D[0] (dffsre at (17,10))                                                    0.000     3.058
data arrival time                                                                              3.058

clock clock0 (rise edge)                                                             0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                    0.000     0.000
| (intra 'io' routing)                                                               0.078     0.078
| (inter-block routing:global net)                                                   0.000     0.078
| (intra 'clb' routing)                                                              2.000     2.078
rfifo.we.C[0] (dffsre at (17,10))                                                    0.000     2.078
clock uncertainty                                                                    0.000     2.078
cell hold time                                                                       0.029     2.107
data required time                                                                             2.107
----------------------------------------------------------------------------------------------------
data required time                                                                            -2.107
data arrival time                                                                              3.058
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.951


#Path 98
Startpoint: $abc$10177$abc$4549$lo080.Q[0] (dffsre at (17,10) clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo079.D[0] (dffsre at (17,10) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.078     0.078
| (inter-block routing:global net)                                                       0.000     0.078
| (intra 'clb' routing)                                                                  2.000     2.078
$abc$10177$abc$4549$lo080.C[0] (dffsre at (17,10))                                       0.000     2.078
| (primitive 'dffsre' Tcq_min)                                                           0.409     2.487
$abc$10177$abc$4549$lo080.Q[0] (dffsre at (17,10)) [clock-to-output]                     0.000     2.487
| (intra 'clb' routing)                                                                  0.311     2.798
$abc$10177$abc$2301$verific$n618$114[0].in[2] (.names at (17,10))                        0.000     2.798
| (primitive '.names' combinational delay)                                               0.260     3.058
$abc$10177$abc$2301$verific$n618$114[0].out[0] (.names at (17,10))                       0.000     3.058
| (intra 'clb' routing)                                                                  0.000     3.058
$abc$10177$abc$4549$lo079.D[0] (dffsre at (17,10))                                       0.000     3.058
data arrival time                                                                                  3.058

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.078     0.078
| (inter-block routing:global net)                                                       0.000     0.078
| (intra 'clb' routing)                                                                  2.000     2.078
$abc$10177$abc$4549$lo079.C[0] (dffsre at (17,10))                                       0.000     2.078
clock uncertainty                                                                        0.000     2.078
cell hold time                                                                           0.029     2.107
data required time                                                                                 2.107
--------------------------------------------------------------------------------------------------------
data required time                                                                                -2.107
data arrival time                                                                                  3.058
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.951


#Path 99
Startpoint: adr_i[0].inpad[0] (.input at (12,0) clocked by clock0)
Endpoint  : $abc$10177$abc$4505$lo7.E[0] (dffsre at (19,8) clocked by clock0)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
adr_i[0].inpad[0] (.input at (12,0))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                          0.078     1.078
| (OPIN:4622 side:TOP (12,0))                                                                                   0.000     1.078
| (CHANX:719178 L4 length:3 (12,0)->(15,0))                                                                     0.120     1.198
| (CHANX:719332 L4 length:3 (14,0)->(17,0))                                                                     0.120     1.318
| (CHANY:1179588 L4 length:3 (16,1)->(16,4))                                                                    0.120     1.438
| (CHANX:742392 L1 length:0 (17,4)->(17,4))                                                                     0.108     1.546
| (CHANY:1184800 L4 length:3 (17,5)->(17,8))                                                                    0.120     1.666
| (CHANX:759684 L4 length:3 (18,7)->(21,7))                                                                     0.120     1.786
| (CHANX:759704 L1 length:0 (19,7)->(19,7))                                                                     0.108     1.894
| (IPIN:95965 side:TOP (19,7))                                                                                  0.164     2.058
| (intra 'clb' routing)                                                                                         0.143     2.201
$abc$10177$abc$2428$auto$opt_dff.cc:219:make_patterns_logic$388.in[2] (.names at (19,7))                        0.000     2.201
| (primitive '.names' combinational delay)                                                                      0.060     2.261
$abc$10177$abc$2428$auto$opt_dff.cc:219:make_patterns_logic$388.out[0] (.names at (19,7))                       0.000     2.261
| (intra 'clb' routing)                                                                                         0.141     2.402
| (OPIN:95951 side:RIGHT (19,7))                                                                                0.000     2.402
| (CHANY:1194666 L4 length:3 (19,7)->(19,10))                                                                   0.120     2.522
| (CHANX:771282 L4 length:3 (20,9)->(23,9))                                                                     0.120     2.642
| (CHANY:1199643 L1 length:0 (20,9)->(20,9))                                                                    0.108     2.750
| (CHANX:765315 L4 length:3 (20,8)->(17,8))                                                                     0.120     2.870
| (IPIN:113110 side:TOP (19,8))                                                                                 0.164     3.034
| (intra 'clb' routing)                                                                                         0.038     3.072
$abc$10177$abc$4505$lo7.E[0] (dffsre at (19,8))                                                                 0.000     3.072
data arrival time                                                                                                         3.072

clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.078     0.078
| (inter-block routing:global net)                                                                              0.000     0.078
| (intra 'clb' routing)                                                                                         2.000     2.078
$abc$10177$abc$4505$lo7.C[0] (dffsre at (19,8))                                                                 0.000     2.078
clock uncertainty                                                                                               0.000     2.078
cell hold time                                                                                                  0.011     2.089
data required time                                                                                                        2.089
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       -2.089
data arrival time                                                                                                         3.072
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.983


#Path 100
Startpoint: adr_i[0].inpad[0] (.input at (12,0) clocked by clock0)
Endpoint  : $abc$10177$abc$4505$lo6.E[0] (dffsre at (19,8) clocked by clock0)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
adr_i[0].inpad[0] (.input at (12,0))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                          0.078     1.078
| (OPIN:4622 side:TOP (12,0))                                                                                   0.000     1.078
| (CHANX:719178 L4 length:3 (12,0)->(15,0))                                                                     0.120     1.198
| (CHANX:719332 L4 length:3 (14,0)->(17,0))                                                                     0.120     1.318
| (CHANY:1179588 L4 length:3 (16,1)->(16,4))                                                                    0.120     1.438
| (CHANX:742392 L1 length:0 (17,4)->(17,4))                                                                     0.108     1.546
| (CHANY:1184800 L4 length:3 (17,5)->(17,8))                                                                    0.120     1.666
| (CHANX:759684 L4 length:3 (18,7)->(21,7))                                                                     0.120     1.786
| (CHANX:759704 L1 length:0 (19,7)->(19,7))                                                                     0.108     1.894
| (IPIN:95965 side:TOP (19,7))                                                                                  0.164     2.058
| (intra 'clb' routing)                                                                                         0.143     2.201
$abc$10177$abc$2428$auto$opt_dff.cc:219:make_patterns_logic$388.in[2] (.names at (19,7))                        0.000     2.201
| (primitive '.names' combinational delay)                                                                      0.060     2.261
$abc$10177$abc$2428$auto$opt_dff.cc:219:make_patterns_logic$388.out[0] (.names at (19,7))                       0.000     2.261
| (intra 'clb' routing)                                                                                         0.141     2.402
| (OPIN:95951 side:RIGHT (19,7))                                                                                0.000     2.402
| (CHANY:1194666 L4 length:3 (19,7)->(19,10))                                                                   0.120     2.522
| (CHANX:771282 L4 length:3 (20,9)->(23,9))                                                                     0.120     2.642
| (CHANY:1199643 L1 length:0 (20,9)->(20,9))                                                                    0.108     2.750
| (CHANX:765315 L4 length:3 (20,8)->(17,8))                                                                     0.120     2.870
| (IPIN:113110 side:TOP (19,8))                                                                                 0.164     3.034
| (intra 'clb' routing)                                                                                         0.038     3.072
$abc$10177$abc$4505$lo6.E[0] (dffsre at (19,8))                                                                 0.000     3.072
data arrival time                                                                                                         3.072

clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.078     0.078
| (inter-block routing:global net)                                                                              0.000     0.078
| (intra 'clb' routing)                                                                                         2.000     2.078
$abc$10177$abc$4505$lo6.C[0] (dffsre at (19,8))                                                                 0.000     2.078
clock uncertainty                                                                                               0.000     2.078
cell hold time                                                                                                  0.011     2.089
data required time                                                                                                        2.089
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       -2.089
data arrival time                                                                                                         3.072
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.983


#End of timing report
