<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2015.4.1 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="10" Path="/home/chdhung/xge_test_proj/xge_def_mac_pcs_pma_dual/xge_def_mac_pcs_pma_dual.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="b433156bc48f4d19bbec61476d28a878"/>
    <Option Name="Part" Val="xc7vx690tffg1157-2L"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="TargetLanguage" Val="VHDL"/>
    <Option Name="SimulatorLanguage" Val="VHDL"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PPRDIR/xge_def_mac_pcs_pma_dual.ip_user_files"/>
    <Option Name="IPStaticSourceDir" Val="$PPRDIR/xge_def_mac_pcs_pma_dual.ip_user_files/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/imports/example_design/axi_10g_ethernet_slave_sync_reset.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../axi_10g_ethernet_slave/axi_10g_ethernet_slave_example/axi_10g_ethernet_slave_example.srcs/sources_1/imports/example_design/axi_10g_ethernet_slave_sync_reset.v"/>
          <Attr Name="ImportTime" Val="1466580372"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/axi_10g_ethernet_slave_sync_block.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../axi_10g_ethernet_slave/axi_10g_ethernet_slave_example/axi_10g_ethernet_slave_example.srcs/sources_1/imports/example_design/axi_10g_ethernet_slave_sync_block.v"/>
          <Attr Name="ImportTime" Val="1466580372"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/fifo/axi_10g_ethernet_slave_fifo_ram.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../axi_10g_ethernet_slave/axi_10g_ethernet_slave_example/axi_10g_ethernet_slave_example.srcs/sources_1/imports/example_design/fifo/axi_10g_ethernet_slave_fifo_ram.v"/>
          <Attr Name="ImportTime" Val="1466580371"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/axi_10g_ethernet_master_sync_reset.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../axi_10g_ethernet_master/axi_10g_ethernet_master_example/axi_10g_ethernet_master_example.srcs/sources_1/imports/example_design/axi_10g_ethernet_master_sync_reset.v"/>
          <Attr Name="ImportTime" Val="1466580684"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/axi_10g_ethernet_master_sync_block.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../axi_10g_ethernet_master/axi_10g_ethernet_master_example/axi_10g_ethernet_master_example.srcs/sources_1/imports/example_design/axi_10g_ethernet_master_sync_block.v"/>
          <Attr Name="ImportTime" Val="1466580684"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/fifo/axi_10g_ethernet_master_fifo_ram.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../axi_10g_ethernet_master/axi_10g_ethernet_master_example/axi_10g_ethernet_master_example.srcs/sources_1/imports/example_design/fifo/axi_10g_ethernet_master_fifo_ram.v"/>
          <Attr Name="ImportTime" Val="1466580683"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/fifo/axi_10g_ethernet_slave_axi_fifo.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../axi_10g_ethernet_slave/axi_10g_ethernet_slave_example/axi_10g_ethernet_slave_example.srcs/sources_1/imports/example_design/fifo/axi_10g_ethernet_slave_axi_fifo.v"/>
          <Attr Name="ImportTime" Val="1466580371"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/fifo/axi_10g_ethernet_master_axi_fifo.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../axi_10g_ethernet_master/axi_10g_ethernet_master_example/axi_10g_ethernet_master_example.srcs/sources_1/imports/example_design/fifo/axi_10g_ethernet_master_axi_fifo.v"/>
          <Attr Name="ImportTime" Val="1466580683"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/fifo/axi_10g_ethernet_slave_xgmac_fifo.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../axi_10g_ethernet_slave/axi_10g_ethernet_slave_example/axi_10g_ethernet_slave_example.srcs/sources_1/imports/example_design/fifo/axi_10g_ethernet_slave_xgmac_fifo.v"/>
          <Attr Name="ImportTime" Val="1466580371"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/support/axi_10g_ethernet_slave_support.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../axi_10g_ethernet_slave/axi_10g_ethernet_slave_example/axi_10g_ethernet_slave_example.srcs/sources_1/imports/example_design/support/axi_10g_ethernet_slave_support.v"/>
          <Attr Name="ImportTime" Val="1466580372"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/axi_10g_ethernet_slave_axi_pat_gen.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../axi_10g_ethernet_slave/axi_10g_ethernet_slave_example/axi_10g_ethernet_slave_example.srcs/sources_1/imports/example_design/axi_10g_ethernet_slave_axi_pat_gen.v"/>
          <Attr Name="ImportTime" Val="1466580372"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/axi_10g_ethernet_slave_axi_pat_check.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../axi_10g_ethernet_slave/axi_10g_ethernet_slave_example/axi_10g_ethernet_slave_example.srcs/sources_1/imports/example_design/axi_10g_ethernet_slave_axi_pat_check.v"/>
          <Attr Name="ImportTime" Val="1466580371"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/axi_10g_ethernet_slave_axi_mux.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../axi_10g_ethernet_slave/axi_10g_ethernet_slave_example/axi_10g_ethernet_slave_example.srcs/sources_1/imports/example_design/axi_10g_ethernet_slave_axi_mux.v"/>
          <Attr Name="ImportTime" Val="1466580371"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/axi_10g_ethernet_slave_address_swap.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../axi_10g_ethernet_slave/axi_10g_ethernet_slave_example/axi_10g_ethernet_slave_example.srcs/sources_1/imports/example_design/axi_10g_ethernet_slave_address_swap.v"/>
          <Attr Name="ImportTime" Val="1466580371"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/fifo/axi_10g_ethernet_master_xgmac_fifo.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../axi_10g_ethernet_master/axi_10g_ethernet_master_example/axi_10g_ethernet_master_example.srcs/sources_1/imports/example_design/fifo/axi_10g_ethernet_master_xgmac_fifo.v"/>
          <Attr Name="ImportTime" Val="1466580683"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/axi_10g_ethernet_master_axi_pat_gen.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../axi_10g_ethernet_master/axi_10g_ethernet_master_example/axi_10g_ethernet_master_example.srcs/sources_1/imports/example_design/axi_10g_ethernet_master_axi_pat_gen.v"/>
          <Attr Name="ImportTime" Val="1466580684"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/axi_10g_ethernet_master_axi_pat_check.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../axi_10g_ethernet_master/axi_10g_ethernet_master_example/axi_10g_ethernet_master_example.srcs/sources_1/imports/example_design/axi_10g_ethernet_master_axi_pat_check.v"/>
          <Attr Name="ImportTime" Val="1466580684"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/axi_10g_ethernet_master_axi_mux.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../axi_10g_ethernet_master/axi_10g_ethernet_master_example/axi_10g_ethernet_master_example.srcs/sources_1/imports/example_design/axi_10g_ethernet_master_axi_mux.v"/>
          <Attr Name="ImportTime" Val="1466580683"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/axi_10g_ethernet_master_address_swap.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../axi_10g_ethernet_master/axi_10g_ethernet_master_example/axi_10g_ethernet_master_example.srcs/sources_1/imports/example_design/axi_10g_ethernet_master_address_swap.v"/>
          <Attr Name="ImportTime" Val="1466580683"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/axi_10g_ethernet_slave_gen_check_wrapper.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../axi_10g_ethernet_slave/axi_10g_ethernet_slave_example/axi_10g_ethernet_slave_example.srcs/sources_1/imports/example_design/axi_10g_ethernet_slave_gen_check_wrapper.v"/>
          <Attr Name="ImportTime" Val="1466580372"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/axi_10g_ethernet_slave_fifo_block.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../axi_10g_ethernet_slave/axi_10g_ethernet_slave_example/axi_10g_ethernet_slave_example.srcs/sources_1/imports/example_design/axi_10g_ethernet_slave_fifo_block.v"/>
          <Attr Name="ImportTime" Val="1466580371"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/axi_10g_ethernet_slave_axi_lite_sm.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../axi_10g_ethernet_slave/axi_10g_ethernet_slave_example/axi_10g_ethernet_slave_example.srcs/sources_1/imports/example_design/axi_10g_ethernet_slave_axi_lite_sm.v"/>
          <Attr Name="ImportTime" Val="1466580371"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/axi_10g_ethernet_master_gen_check_wrapper.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../axi_10g_ethernet_master/axi_10g_ethernet_master_example/axi_10g_ethernet_master_example.srcs/sources_1/imports/example_design/axi_10g_ethernet_master_gen_check_wrapper.v"/>
          <Attr Name="ImportTime" Val="1466580684"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/axi_10g_ethernet_master_fifo_block.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../axi_10g_ethernet_master/axi_10g_ethernet_master_example/axi_10g_ethernet_master_example.srcs/sources_1/imports/example_design/axi_10g_ethernet_master_fifo_block.v"/>
          <Attr Name="ImportTime" Val="1466580684"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/axi_10g_ethernet_master_axi_lite_sm.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../axi_10g_ethernet_master/axi_10g_ethernet_master_example/axi_10g_ethernet_master_example.srcs/sources_1/imports/example_design/axi_10g_ethernet_master_axi_lite_sm.v"/>
          <Attr Name="ImportTime" Val="1466580683"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/axi_10g_ethernet_slave_example_design.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../axi_10g_ethernet_slave/axi_10g_ethernet_slave_example/axi_10g_ethernet_slave_example.srcs/sources_1/imports/example_design/axi_10g_ethernet_slave_example_design.v"/>
          <Attr Name="ImportTime" Val="1466580371"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/axi_10g_ethernet_master_example_design.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../axi_10g_ethernet_master/axi_10g_ethernet_master_example/axi_10g_ethernet_master_example.srcs/sources_1/imports/example_design/axi_10g_ethernet_master_example_design.v"/>
          <Attr Name="ImportTime" Val="1466580683"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/axi_10g_ethernet_master_clocking.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../axi_10g_ethernet_master/axi_10g_ethernet_master_example/axi_10g_ethernet_master_example.srcs/sources_1/imports/example_design/axi_10g_ethernet_master_clocking.v"/>
          <Attr Name="ImportTime" Val="1466580684"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/new/axi_10g_ethernet_0_example_design_top.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../xge_def_mac_pcs_pma/axi_10g_ethernet_0_example.srcs/sources_1/new/axi_10g_ethernet_0_example_design_top.v"/>
          <Attr Name="ImportTime" Val="1463040088"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/support/axi_10g_ethernet_slave_ff_synchronizer_rst2.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../axi_10g_ethernet_slave/axi_10g_ethernet_slave_example/axi_10g_ethernet_slave_example.srcs/sources_1/imports/example_design/support/axi_10g_ethernet_slave_ff_synchronizer_rst2.v"/>
          <Attr Name="ImportTime" Val="1466580372"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/support/axi_10g_ethernet_slave_shared_clock_and_reset.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../axi_10g_ethernet_slave/axi_10g_ethernet_slave_example/axi_10g_ethernet_slave_example.srcs/sources_1/imports/example_design/support/axi_10g_ethernet_slave_shared_clock_and_reset.v"/>
          <Attr Name="ImportTime" Val="1466580372"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/support/axi_10g_ethernet_slave_gt_common.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../axi_10g_ethernet_slave/axi_10g_ethernet_slave_example/axi_10g_ethernet_slave_example.srcs/sources_1/imports/example_design/support/axi_10g_ethernet_slave_gt_common.v"/>
          <Attr Name="ImportTime" Val="1466580372"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/support/axi_10g_ethernet_slave_shared_clocking_wrapper.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../axi_10g_ethernet_slave/axi_10g_ethernet_slave_example/axi_10g_ethernet_slave_example.srcs/sources_1/imports/example_design/support/axi_10g_ethernet_slave_shared_clocking_wrapper.v"/>
          <Attr Name="ImportTime" Val="1466580372"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/axi_10g_ethernet_slave_clocking.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../axi_10g_ethernet_slave/axi_10g_ethernet_slave_example/axi_10g_ethernet_slave_example.srcs/sources_1/imports/example_design/axi_10g_ethernet_slave_clocking.v"/>
          <Attr Name="ImportTime" Val="1466580372"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="axi_10g_ethernet_0_example_design_top"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/example_design/axi_10g_ethernet_0_example_design.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../xge_def_mac_pcs_pma/axi_10g_ethernet_0_example.srcs/constrs_1/imports/example_design/axi_10g_ethernet_0_example_design.xdc"/>
          <Attr Name="ImportTime" Val="1466505974"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/imports/example_design/axi_10g_ethernet_0_example_design.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="axi_10g_ethernet_0_example_design_top"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="axi_10g_ethernet_master" Type="BlockSrcs" RelSrcDir="$PSRCDIR/axi_10g_ethernet_master">
      <File Path="$PSRCDIR/sources_1/ip/axi_10g_ethernet_master/axi_10g_ethernet_master.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="axi_10g_ethernet_master"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="axi_10g_ethernet_slave" Type="BlockSrcs" RelSrcDir="$PSRCDIR/axi_10g_ethernet_slave">
      <File Path="$PSRCDIR/sources_1/ip/axi_10g_ethernet_slave/axi_10g_ethernet_slave.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="axi_10g_ethernet_slave"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="vio_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/vio_0">
      <File Path="$PSRCDIR/sources_1/ip/vio_0/vio_0.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="vio_0.xci" FileRelPathName="doc/vio_v3_0_changelog.txt"/>
        <CompFileExtendedInfo CompFileName="vio_0.xci" FileRelPathName="xsdbs_v1_0_2/hdl/xsdbs_v1_0_vl_rfs.v"/>
        <CompFileExtendedInfo CompFileName="vio_0.xci" FileRelPathName="xsdbs_v1_0_2/hdl/verilog/xsdbs_v1_0_2_inc.v"/>
        <CompFileExtendedInfo CompFileName="vio_0.xci" FileRelPathName="xsdbs_v1_0_2/hdl/verilog/xsdbs_v1_0_2_icon2xsdb_inc.v"/>
        <CompFileExtendedInfo CompFileName="vio_0.xci" FileRelPathName="ltlib_v1_0_0/hdl/ltlib_v1_0_vl_rfs.v"/>
        <CompFileExtendedInfo CompFileName="vio_0.xci" FileRelPathName="ltlib_v1_0_0/hdl/verilog/ltlib_v1_0_0_lib_function.v"/>
        <CompFileExtendedInfo CompFileName="vio_0.xci" FileRelPathName="ltlib_v1_0_0/hdl/verilog/ltlib_v1_0_0_ver_inc.v"/>
        <CompFileExtendedInfo CompFileName="vio_0.xci" FileRelPathName="vio_0_sim_netlist.vhdl"/>
        <CompFileExtendedInfo CompFileName="vio_0.xci" FileRelPathName="vio_0_sim_netlist.v"/>
        <CompFileExtendedInfo CompFileName="vio_0.xci" FileRelPathName="vio_0_stub.v"/>
        <CompFileExtendedInfo CompFileName="vio_0.xci" FileRelPathName="vio_0_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="vio_0.xci" FileRelPathName="vio_0.vho"/>
        <CompFileExtendedInfo CompFileName="vio_0.xci" FileRelPathName="vio_0.veo"/>
        <CompFileExtendedInfo CompFileName="vio_0.xci" FileRelPathName="sim/vio_0.vhd"/>
        <CompFileExtendedInfo CompFileName="vio_0.xci" FileRelPathName="vio_0.xml"/>
        <CompFileExtendedInfo CompFileName="vio_0.xci" FileRelPathName="vio_0_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="vio_0.xci" FileRelPathName="synth/vio_0.vhd"/>
        <CompFileExtendedInfo CompFileName="vio_0.xci" FileRelPathName="vio_0.xdc"/>
        <CompFileExtendedInfo CompFileName="vio_0.xci" FileRelPathName="vio_v3_0_10/hdl/vio_v3_0_10_vio_include.v"/>
        <CompFileExtendedInfo CompFileName="vio_0.xci" FileRelPathName="vio_v3_0_10/hdl/vio_v3_0_syn_rfs.v"/>
        <CompFileExtendedInfo CompFileName="vio_0.xci" FileRelPathName="xsdbm_v1_1_1/hdl/verilog/xsdbm_v1_1_xsdbm.v"/>
        <CompFileExtendedInfo CompFileName="vio_0.xci" FileRelPathName="xsdbm_v1_1_1/hdl/xsdbm_v1_1_vl_rfs.v"/>
        <CompFileExtendedInfo CompFileName="vio_0.xci" FileRelPathName="xsdbm_v1_1_1/hdl/verilog/xsdbm_v1_1_1_icon_inc.v"/>
        <CompFileExtendedInfo CompFileName="vio_0.xci" FileRelPathName="xsdbm_v1_1_1/hdl/verilog/xsdbm_v1_1_1_inc.v"/>
        <CompFileExtendedInfo CompFileName="vio_0.xci" FileRelPathName="xsdbm_v1_1_1/hdl/verilog/xsdbm_v1_1_1_icon2xsdb_inc.v"/>
        <CompFileExtendedInfo CompFileName="vio_0.xci" FileRelPathName="fifo_generator_v13_0_1/hdl/fifo_generator_v13_0.vhd"/>
        <CompFileExtendedInfo CompFileName="vio_0.xci" FileRelPathName="fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="vio_0.xci" FileRelPathName="blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3.vhd"/>
        <CompFileExtendedInfo CompFileName="vio_0.xci" FileRelPathName="blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd"/>
      </File>
      <Config>
        <Option Name="TopModule" Val="vio_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7vx690tffg1157-2L" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="axi_10g_ethernet_master_synth_1" Type="Ft3:Synth" SrcSet="axi_10g_ethernet_master" Part="xc7vx690tffg1157-2L" ConstrsSet="axi_10g_ethernet_master" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/axi_10g_ethernet_master_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="axi_10g_ethernet_slave_synth_1" Type="Ft3:Synth" SrcSet="axi_10g_ethernet_slave" Part="xc7vx690tffg1157-2L" ConstrsSet="axi_10g_ethernet_slave" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/axi_10g_ethernet_slave_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="vio_0_synth_1" Type="Ft3:Synth" SrcSet="vio_0" Part="xc7vx690tffg1157-2L" ConstrsSet="vio_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/vio_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7vx690tffg1157-2L" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="axi_10g_ethernet_master_impl_1" Type="Ft2:EntireDesign" Part="xc7vx690tffg1157-2L" ConstrsSet="axi_10g_ethernet_master" Description="Vivado Implementation Defaults" SynthRun="axi_10g_ethernet_master_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="axi_10g_ethernet_slave_impl_1" Type="Ft2:EntireDesign" Part="xc7vx690tffg1157-2L" ConstrsSet="axi_10g_ethernet_slave" Description="Vivado Implementation Defaults" SynthRun="axi_10g_ethernet_slave_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="vio_0_impl_1" Type="Ft2:EntireDesign" Part="xc7vx690tffg1157-2L" ConstrsSet="vio_0" Description="Vivado Implementation Defaults" SynthRun="vio_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
  </Runs>
</Project>
