{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717126320159 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717126320163 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 15:31:59 2024 " "Processing started: Fri May 31 15:31:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717126320163 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717126320163 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off COR_ASP -c COR_ASP_TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off COR_ASP -c COR_ASP_TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717126320163 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717126321168 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717126321168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdma_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdma_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tdma_tb-sim " "Found design unit 1: tdma_tb-sim" {  } { { "tdma_tb.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/tdma_tb.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126333328 ""} { "Info" "ISGN_ENTITY_NAME" "1 tdma_tb " "Found entity 1: tdma_tb" {  } { { "tdma_tb.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/tdma_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126333328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717126333328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nodeadc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nodeadc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nodeadc-rtl " "Found design unit 1: nodeadc-rtl" {  } { { "nodeadc.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/nodeadc.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126333346 ""} { "Info" "ISGN_ENTITY_NAME" "1 nodeadc " "Found entity 1: nodeadc" {  } { { "nodeadc.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/nodeadc.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126333346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717126333346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_tb-behavior " "Found design unit 1: adc_tb-behavior" {  } { { "adc_tb.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/adc_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126333378 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc_tb " "Found entity 1: adc_tb" {  } { { "adc_tb.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/adc_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126333378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717126333378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc-beh " "Found design unit 1: adc-beh" {  } { { "adc.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/adc.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126333417 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc " "Found entity 1: adc" {  } { { "adc.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/adc.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126333417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717126333417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "averagecalculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file averagecalculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AverageCalculator-Behavioral " "Found design unit 1: AverageCalculator-Behavioral" {  } { { "AverageCalculator.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/AverageCalculator.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126333450 ""} { "Info" "ISGN_ENTITY_NAME" "1 AverageCalculator " "Found entity 1: AverageCalculator" {  } { { "AverageCalculator.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/AverageCalculator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126333450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717126333450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/audiorom/audiorom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/audiorom/audiorom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audiorom-SYN " "Found design unit 1: audiorom-SYN" {  } { { "ip/AudioRom/AudioRom.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/AudioRom/AudioRom.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126333487 ""} { "Info" "ISGN_ENTITY_NAME" "1 AudioRom " "Found entity 1: AudioRom" {  } { { "ip/AudioRom/AudioRom.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/AudioRom/AudioRom.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126333487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717126333487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/audiofifo/audiofifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/audiofifo/audiofifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audiofifo-SYN " "Found design unit 1: audiofifo-SYN" {  } { { "ip/AudioFifo/AudioFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/AudioFifo/AudioFifo.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126333553 ""} { "Info" "ISGN_ENTITY_NAME" "1 AudioFifo " "Found entity 1: AudioFifo" {  } { { "ip/AudioFifo/AudioFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/AudioFifo/AudioFifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126333553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717126333553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/audioclock_2/audioclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/audioclock_2/audioclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AudioClock-rtl " "Found design unit 1: AudioClock-rtl" {  } { { "ip/AudioClock_2/AudioClock.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/AudioClock_2/AudioClock.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126333583 ""} { "Info" "ISGN_ENTITY_NAME" "1 AudioClock " "Found entity 1: AudioClock" {  } { { "ip/AudioClock_2/AudioClock.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/AudioClock_2/AudioClock.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126333583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717126333583 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "H:/Documents/701/HMPSoC/COR-ASP/ip/AudioClock_1/AudioClock.vhd H:/Documents/701/HMPSoC/COR-ASP/ip/AudioClock_2/AudioClock.vhd " "File \"H:/Documents/701/HMPSoC/COR-ASP/ip/AudioClock_1/AudioClock.vhd\" is a duplicate of already analyzed file \"H:/Documents/701/HMPSoC/COR-ASP/ip/AudioClock_2/AudioClock.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1717126333606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/audioclock_1/audioclock.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ip/audioclock_1/audioclock.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717126333608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/tdmaminfifo/tdmaminfifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/tdmaminfifo/tdmaminfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tdmaminfifo-SYN " "Found design unit 1: tdmaminfifo-SYN" {  } { { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126333642 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinFifo " "Found entity 1: TdmaMinFifo" {  } { { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126333642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717126333642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmamintypes.vhd 2 0 " "Found 2 design units, including 0 entities, in source file tdmamin/tdmamintypes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinTypes " "Found design unit 1: TdmaMinTypes" {  } { { "TdmaMin/TdmaMinTypes.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinTypes.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126333666 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 TdmaMinTypes-body " "Found design unit 2: TdmaMinTypes-body" {  } { { "TdmaMin/TdmaMinTypes.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinTypes.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126333666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717126333666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmaminswitch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdmamin/tdmaminswitch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinSwitch-rtl " "Found design unit 1: TdmaMinSwitch-rtl" {  } { { "TdmaMin/TdmaMinSwitch.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinSwitch.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126333692 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinSwitch " "Found entity 1: TdmaMinSwitch" {  } { { "TdmaMin/TdmaMinSwitch.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinSwitch.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126333692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717126333692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmaminstage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdmamin/tdmaminstage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinStage-rtl " "Found design unit 1: TdmaMinStage-rtl" {  } { { "TdmaMin/TdmaMinStage.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinStage.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126333713 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinStage " "Found entity 1: TdmaMinStage" {  } { { "TdmaMin/TdmaMinStage.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinStage.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126333713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717126333713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmaminslots.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdmamin/tdmaminslots.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinSlots-rtl " "Found design unit 1: TdmaMinSlots-rtl" {  } { { "TdmaMin/TdmaMinSlots.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinSlots.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126333740 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinSlots " "Found entity 1: TdmaMinSlots" {  } { { "TdmaMin/TdmaMinSlots.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinSlots.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126333740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717126333740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmamininterface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdmamin/tdmamininterface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinInterface-rtl " "Found design unit 1: TdmaMinInterface-rtl" {  } { { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126333759 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinInterface " "Found entity 1: TdmaMinInterface" {  } { { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126333759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717126333759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmaminfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdmamin/tdmaminfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinFabric-rtl " "Found design unit 1: TdmaMinFabric-rtl" {  } { { "TdmaMin/TdmaMinFabric.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinFabric.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126333785 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinFabric " "Found entity 1: TdmaMinFabric" {  } { { "TdmaMin/TdmaMinFabric.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinFabric.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126333785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717126333785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmamin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdmamin/tdmamin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMin-rtl " "Found design unit 1: TdmaMin-rtl" {  } { { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126333803 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMin " "Found entity 1: TdmaMin" {  } { { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126333803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717126333803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corasp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file corasp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CORASP-rtl " "Found design unit 1: CORASP-rtl" {  } { { "CORASP.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/CORASP.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126333830 ""} { "Info" "ISGN_ENTITY_NAME" "1 CORASP " "Found entity 1: CORASP" {  } { { "CORASP.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/CORASP.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126333830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717126333830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cor_asp_toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cor_asp_toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COR_ASP_TopLevel-sim " "Found design unit 1: COR_ASP_TopLevel-sim" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126333847 ""} { "Info" "ISGN_ENTITY_NAME" "1 COR_ASP_TopLevel " "Found entity 1: COR_ASP_TopLevel" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126333847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717126333847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cor_asp_toplevel_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cor_asp_toplevel_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COR_ASP_TopLevel_tb-tb " "Found design unit 1: COR_ASP_TopLevel_tb-tb" {  } { { "COR_ASP_TopLevel_tb.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126333876 ""} { "Info" "ISGN_ENTITY_NAME" "1 COR_ASP_TopLevel_tb " "Found entity 1: COR_ASP_TopLevel_tb" {  } { { "COR_ASP_TopLevel_tb.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126333876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717126333876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corasp_wave_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file corasp_wave_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CORASP_Wave_Test-sim " "Found design unit 1: CORASP_Wave_Test-sim" {  } { { "CORASP_Wave_Test.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/CORASP_Wave_Test.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126333904 ""} { "Info" "ISGN_ENTITY_NAME" "1 CORASP_Wave_Test " "Found entity 1: CORASP_Wave_Test" {  } { { "CORASP_Wave_Test.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/CORASP_Wave_Test.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126333904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717126333904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testcor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testcor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testCor-rtl " "Found design unit 1: testCor-rtl" {  } { { "testCor.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/testCor.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126333949 ""} { "Info" "ISGN_ENTITY_NAME" "1 testCor " "Found entity 1: testCor" {  } { { "testCor.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/testCor.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126333949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717126333949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_asp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pd_asp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PD_ASP-PD_RTL " "Found design unit 1: PD_ASP-PD_RTL" {  } { { "PD_ASP.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/PD_ASP.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126333998 ""} { "Info" "ISGN_ENTITY_NAME" "1 PD_ASP " "Found entity 1: PD_ASP" {  } { { "PD_ASP.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/PD_ASP.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126333998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717126333998 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "COR_ASP_TopLevel " "Elaborating entity \"COR_ASP_TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717126334986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMin TdmaMin:tdma_min " "Elaborating entity \"TdmaMin\" for hierarchy \"TdmaMin:tdma_min\"" {  } { { "COR_ASP_TopLevel.vhd" "tdma_min" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717126335155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinSlots TdmaMin:tdma_min\|TdmaMinSlots:slots " "Elaborating entity \"TdmaMinSlots\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinSlots:slots\"" {  } { { "TdmaMin/TdmaMin.vhd" "slots" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717126335274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinFabric TdmaMin:tdma_min\|TdmaMinFabric:fabric " "Elaborating entity \"TdmaMinFabric\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinFabric:fabric\"" {  } { { "TdmaMin/TdmaMin.vhd" "fabric" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717126335307 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "links " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"links\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1717126335331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinStage TdmaMin:tdma_min\|TdmaMinFabric:fabric\|TdmaMinStage:\\staging:2:stage " "Elaborating entity \"TdmaMinStage\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinFabric:fabric\|TdmaMinStage:\\staging:2:stage\"" {  } { { "TdmaMin/TdmaMinFabric.vhd" "\\staging:2:stage" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinFabric.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717126335335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinSwitch TdmaMin:tdma_min\|TdmaMinFabric:fabric\|TdmaMinStage:\\staging:2:stage\|TdmaMinSwitch:\\switches:0:switch " "Elaborating entity \"TdmaMinSwitch\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinFabric:fabric\|TdmaMinStage:\\staging:2:stage\|TdmaMinSwitch:\\switches:0:switch\"" {  } { { "TdmaMin/TdmaMinStage.vhd" "\\switches:0:switch" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinStage.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717126335361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\"" {  } { { "TdmaMin/TdmaMin.vhd" "\\interfaces:0:interface" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717126335426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinFifo TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo " "Elaborating entity \"TdmaMinFifo\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\"" {  } { { "TdmaMin/TdmaMinInterface.vhd" "fifo" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717126335466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\"" {  } { { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "scfifo_component" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717126335735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\"" {  } { { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717126335760 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126335760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126335760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126335760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126335760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126335760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 40 " "Parameter \"lpm_width\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126335760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126335760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126335760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126335760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126335760 ""}  } { { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717126335760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_l191.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_l191.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_l191 " "Found entity 1: scfifo_l191" {  } { { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126335826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717126335826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_l191 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated " "Elaborating entity \"scfifo_l191\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717126335828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_s791.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_s791.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_s791 " "Found entity 1: a_dpfifo_s791" {  } { { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126335893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717126335893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_s791 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo " "Elaborating entity \"a_dpfifo_s791\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\"" {  } { { "db/scfifo_l191.tdf" "dpfifo" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717126335895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3i1 " "Found entity 1: altsyncram_r3i1" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126335968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717126335968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3i1 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram " "Elaborating entity \"altsyncram_r3i1\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\"" {  } { { "db/a_dpfifo_s791.tdf" "FIFOram" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717126335971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7l8 " "Found entity 1: cmpr_7l8" {  } { { "db/cmpr_7l8.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/cmpr_7l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126336108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717126336108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cmpr_7l8:almost_full_comparer " "Elaborating entity \"cmpr_7l8\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cmpr_7l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_s791.tdf" "almost_full_comparer" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717126336112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cmpr_7l8:three_comparison " "Elaborating entity \"cmpr_7l8\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cmpr_7l8:three_comparison\"" {  } { { "db/a_dpfifo_s791.tdf" "three_comparison" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717126336144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/cntr_i2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126336434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717126336434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_i2b:rd_ptr_msb " "Elaborating entity \"cntr_i2b\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_i2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_s791.tdf" "rd_ptr_msb" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717126336437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v27 " "Found entity 1: cntr_v27" {  } { { "db/cntr_v27.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/cntr_v27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126336500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717126336500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v27 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_v27:usedw_counter " "Elaborating entity \"cntr_v27\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_v27:usedw_counter\"" {  } { { "db/a_dpfifo_s791.tdf" "usedw_counter" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717126336504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_j2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_j2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_j2b " "Found entity 1: cntr_j2b" {  } { { "db/cntr_j2b.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/cntr_j2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126336628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717126336628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_j2b TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_j2b:wr_ptr " "Elaborating entity \"cntr_j2b\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_j2b:wr_ptr\"" {  } { { "db/a_dpfifo_s791.tdf" "wr_ptr" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717126336631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\"" {  } { { "TdmaMin/TdmaMin.vhd" "\\interfaces:1:interface" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717126336674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\"" {  } { { "TdmaMin/TdmaMin.vhd" "\\interfaces:2:interface" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717126336834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\"" {  } { { "TdmaMin/TdmaMin.vhd" "\\interfaces:3:interface" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717126336973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\"" {  } { { "TdmaMin/TdmaMin.vhd" "\\interfaces:4:interface" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717126337163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CORASP CORASP:cor_asp " "Elaborating entity \"CORASP\" for hierarchy \"CORASP:cor_asp\"" {  } { { "COR_ASP_TopLevel.vhd" "cor_asp" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717126337310 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "recvdata CORASP.vhd(40) " "Verilog HDL or VHDL warning at CORASP.vhd(40): object \"recvdata\" assigned a value but never read" {  } { { "CORASP.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/CORASP.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717126337312 "|COR_ASP_TopLevel|CORASP:cor_asp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "recv CORASP.vhd(83) " "VHDL Process Statement warning at CORASP.vhd(83): signal \"recv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CORASP.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/CORASP.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717126337315 "|COR_ASP_TopLevel|CORASP:cor_asp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "testCor testCor:test_cor " "Elaborating entity \"testCor\" for hierarchy \"testCor:test_cor\"" {  } { { "COR_ASP_TopLevel.vhd" "test_cor" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717126337455 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avgVal testCor.vhd(20) " "Verilog HDL or VHDL warning at testCor.vhd(20): object \"avgVal\" assigned a value but never read" {  } { { "testCor.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/testCor.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717126337478 "|COR_ASP_TopLevel|testCor:test_cor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PD_ASP PD_ASP:PD_ASP " "Elaborating entity \"PD_ASP\" for hierarchy \"PD_ASP:PD_ASP\"" {  } { { "COR_ASP_TopLevel.vhd" "PD_ASP" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717126337482 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_sig PD_ASP.vhd(21) " "Verilog HDL or VHDL warning at PD_ASP.vhd(21): object \"counter_sig\" assigned a value but never read" {  } { { "PD_ASP.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/PD_ASP.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717126337482 "|COR_ASP_TopLevel|PD_ASP:PD_ASP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_T PD_ASP.vhd(22) " "Verilog HDL or VHDL warning at PD_ASP.vhd(22): object \"counter_T\" assigned a value but never read" {  } { { "PD_ASP.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/PD_ASP.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717126337482 "|COR_ASP_TopLevel|PD_ASP:PD_ASP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AverageCalculator AverageCalculator:avg_asp " "Elaborating entity \"AverageCalculator\" for hierarchy \"AverageCalculator:avg_asp\"" {  } { { "COR_ASP_TopLevel.vhd" "avg_asp" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717126337629 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enable_T AverageCalculator.vhd(22) " "Verilog HDL or VHDL warning at AverageCalculator.vhd(22): object \"enable_T\" assigned a value but never read" {  } { { "AverageCalculator.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/AverageCalculator.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717126337630 "|COR_ASP_TopLevel|AverageCalculator:avg_asp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "olddata AverageCalculator.vhd(24) " "Verilog HDL or VHDL warning at AverageCalculator.vhd(24): object \"olddata\" assigned a value but never read" {  } { { "AverageCalculator.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/AverageCalculator.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717126337632 "|COR_ASP_TopLevel|AverageCalculator:avg_asp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataSent AverageCalculator.vhd(109) " "VHDL Process Statement warning at AverageCalculator.vhd(109): signal \"dataSent\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AverageCalculator.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/AverageCalculator.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717126337644 "|COR_ASP_TopLevel|AverageCalculator:avg_asp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataSent AverageCalculator.vhd(110) " "VHDL Process Statement warning at AverageCalculator.vhd(110): signal \"dataSent\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AverageCalculator.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/AverageCalculator.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717126337645 "|COR_ASP_TopLevel|AverageCalculator:avg_asp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nodeadc nodeadc:adc_asp " "Elaborating entity \"nodeadc\" for hierarchy \"nodeadc:adc_asp\"" {  } { { "COR_ASP_TopLevel.vhd" "adc_asp" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717126337776 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "enable nodeadc.vhd(28) " "VHDL Signal Declaration warning at nodeadc.vhd(28): used explicit default value for signal \"enable\" because signal was never assigned a value" {  } { { "nodeadc.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/nodeadc.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1717126337776 "|COR_ASP_TopLevel|nodeadc:adc_asp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prev_q nodeadc.vhd(30) " "Verilog HDL or VHDL warning at nodeadc.vhd(30): object \"prev_q\" assigned a value but never read" {  } { { "nodeadc.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/nodeadc.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717126337777 "|COR_ASP_TopLevel|nodeadc:adc_asp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc nodeadc:adc_asp\|adc:uut " "Elaborating entity \"adc\" for hierarchy \"nodeadc:adc_asp\|adc:uut\"" {  } { { "nodeadc.vhd" "uut" { Text "H:/Documents/701/HMPSoC/COR-ASP/nodeadc.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717126337890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nodeadc:adc_asp\|adc:uut\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nodeadc:adc_asp\|adc:uut\|altsyncram:altsyncram_component\"" {  } { { "adc.vhd" "altsyncram_component" { Text "H:/Documents/701/HMPSoC/COR-ASP/adc.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717126338024 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nodeadc:adc_asp\|adc:uut\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nodeadc:adc_asp\|adc:uut\|altsyncram:altsyncram_component\"" {  } { { "adc.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/adc.vhd" 30 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717126338125 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nodeadc:adc_asp\|adc:uut\|altsyncram:altsyncram_component " "Instantiated megafunction \"nodeadc:adc_asp\|adc:uut\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file H:\\Documents\\701\\HMPSoC\\COR-ASP\\12bit.mif " "Parameter \"init_file\" = \"H:\\Documents\\701\\HMPSoC\\COR-ASP\\12bit.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1601 " "Parameter \"numwords_a\" = \"1601\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717126338125 ""}  } { { "adc.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/adc.vhd" 30 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717126338125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4b24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4b24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4b24 " "Found entity 1: altsyncram_4b24" {  } { { "db/altsyncram_4b24.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_4b24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717126338202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717126338202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4b24 nodeadc:adc_asp\|adc:uut\|altsyncram:altsyncram_component\|altsyncram_4b24:auto_generated " "Elaborating entity \"altsyncram_4b24\" for hierarchy \"nodeadc:adc_asp\|adc:uut\|altsyncram:altsyncram_component\|altsyncram_4b24:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717126338204 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nodeadc:adc_asp\|adc:uut\|altsyncram:altsyncram_component\|altsyncram_4b24:auto_generated\|q_a\[0\] " "Synthesized away node \"nodeadc:adc_asp\|adc:uut\|altsyncram:altsyncram_component\|altsyncram_4b24:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_4b24.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_4b24.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "adc.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/adc.vhd" 30 0 0 } } { "nodeadc.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/nodeadc.vhd" 36 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|nodeadc:adc_asp|adc:uut|altsyncram:altsyncram_component|altsyncram_4b24:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nodeadc:adc_asp\|adc:uut\|altsyncram:altsyncram_component\|altsyncram_4b24:auto_generated\|q_a\[1\] " "Synthesized away node \"nodeadc:adc_asp\|adc:uut\|altsyncram:altsyncram_component\|altsyncram_4b24:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_4b24.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_4b24.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "adc.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/adc.vhd" 30 0 0 } } { "nodeadc.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/nodeadc.vhd" 36 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|nodeadc:adc_asp|adc:uut|altsyncram:altsyncram_component|altsyncram_4b24:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nodeadc:adc_asp\|adc:uut\|altsyncram:altsyncram_component\|altsyncram_4b24:auto_generated\|q_a\[2\] " "Synthesized away node \"nodeadc:adc_asp\|adc:uut\|altsyncram:altsyncram_component\|altsyncram_4b24:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_4b24.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_4b24.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "adc.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/adc.vhd" 30 0 0 } } { "nodeadc.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/nodeadc.vhd" 36 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|nodeadc:adc_asp|adc:uut|altsyncram:altsyncram_component|altsyncram_4b24:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nodeadc:adc_asp\|adc:uut\|altsyncram:altsyncram_component\|altsyncram_4b24:auto_generated\|q_a\[3\] " "Synthesized away node \"nodeadc:adc_asp\|adc:uut\|altsyncram:altsyncram_component\|altsyncram_4b24:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_4b24.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_4b24.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "adc.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/adc.vhd" 30 0 0 } } { "nodeadc.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/nodeadc.vhd" 36 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|nodeadc:adc_asp|adc:uut|altsyncram:altsyncram_component|altsyncram_4b24:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nodeadc:adc_asp\|adc:uut\|altsyncram:altsyncram_component\|altsyncram_4b24:auto_generated\|q_a\[4\] " "Synthesized away node \"nodeadc:adc_asp\|adc:uut\|altsyncram:altsyncram_component\|altsyncram_4b24:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_4b24.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_4b24.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "adc.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/adc.vhd" 30 0 0 } } { "nodeadc.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/nodeadc.vhd" 36 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|nodeadc:adc_asp|adc:uut|altsyncram:altsyncram_component|altsyncram_4b24:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nodeadc:adc_asp\|adc:uut\|altsyncram:altsyncram_component\|altsyncram_4b24:auto_generated\|q_a\[5\] " "Synthesized away node \"nodeadc:adc_asp\|adc:uut\|altsyncram:altsyncram_component\|altsyncram_4b24:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_4b24.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_4b24.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "adc.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/adc.vhd" 30 0 0 } } { "nodeadc.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/nodeadc.vhd" 36 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|nodeadc:adc_asp|adc:uut|altsyncram:altsyncram_component|altsyncram_4b24:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nodeadc:adc_asp\|adc:uut\|altsyncram:altsyncram_component\|altsyncram_4b24:auto_generated\|q_a\[6\] " "Synthesized away node \"nodeadc:adc_asp\|adc:uut\|altsyncram:altsyncram_component\|altsyncram_4b24:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_4b24.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_4b24.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "adc.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/adc.vhd" 30 0 0 } } { "nodeadc.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/nodeadc.vhd" 36 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|nodeadc:adc_asp|adc:uut|altsyncram:altsyncram_component|altsyncram_4b24:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nodeadc:adc_asp\|adc:uut\|altsyncram:altsyncram_component\|altsyncram_4b24:auto_generated\|q_a\[7\] " "Synthesized away node \"nodeadc:adc_asp\|adc:uut\|altsyncram:altsyncram_component\|altsyncram_4b24:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_4b24.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_4b24.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "adc.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/adc.vhd" 30 0 0 } } { "nodeadc.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/nodeadc.vhd" 36 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|nodeadc:adc_asp|adc:uut|altsyncram:altsyncram_component|altsyncram_4b24:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nodeadc:adc_asp\|adc:uut\|altsyncram:altsyncram_component\|altsyncram_4b24:auto_generated\|q_a\[8\] " "Synthesized away node \"nodeadc:adc_asp\|adc:uut\|altsyncram:altsyncram_component\|altsyncram_4b24:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_4b24.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_4b24.tdf" 210 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "adc.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/adc.vhd" 30 0 0 } } { "nodeadc.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/nodeadc.vhd" 36 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|nodeadc:adc_asp|adc:uut|altsyncram:altsyncram_component|altsyncram_4b24:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nodeadc:adc_asp\|adc:uut\|altsyncram:altsyncram_component\|altsyncram_4b24:auto_generated\|q_a\[9\] " "Synthesized away node \"nodeadc:adc_asp\|adc:uut\|altsyncram:altsyncram_component\|altsyncram_4b24:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_4b24.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_4b24.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "adc.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/adc.vhd" 30 0 0 } } { "nodeadc.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/nodeadc.vhd" 36 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|nodeadc:adc_asp|adc:uut|altsyncram:altsyncram_component|altsyncram_4b24:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nodeadc:adc_asp\|adc:uut\|altsyncram:altsyncram_component\|altsyncram_4b24:auto_generated\|q_a\[10\] " "Synthesized away node \"nodeadc:adc_asp\|adc:uut\|altsyncram:altsyncram_component\|altsyncram_4b24:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_4b24.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_4b24.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "adc.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/adc.vhd" 30 0 0 } } { "nodeadc.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/nodeadc.vhd" 36 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|nodeadc:adc_asp|adc:uut|altsyncram:altsyncram_component|altsyncram_4b24:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nodeadc:adc_asp\|adc:uut\|altsyncram:altsyncram_component\|altsyncram_4b24:auto_generated\|q_a\[11\] " "Synthesized away node \"nodeadc:adc_asp\|adc:uut\|altsyncram:altsyncram_component\|altsyncram_4b24:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_4b24.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_4b24.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "adc.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/adc.vhd" 30 0 0 } } { "nodeadc.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/nodeadc.vhd" 36 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|nodeadc:adc_asp|adc:uut|altsyncram:altsyncram_component|altsyncram_4b24:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 37 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 67 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 97 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 127 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 157 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 187 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 217 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 247 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 277 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 307 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 337 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 367 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 397 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 427 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 457 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 487 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 517 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 547 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 577 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 607 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 637 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 667 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 697 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 727 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 757 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 787 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 817 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 847 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 877 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 907 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 937 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 967 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 997 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 1027 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 1057 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 1087 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 1117 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 1147 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 1177 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 1207 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 37 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 67 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 97 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 127 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 157 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 187 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 217 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 247 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 277 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 307 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 337 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 367 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 397 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 427 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 457 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 487 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 517 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 547 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 577 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 607 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 637 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 667 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 697 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 727 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 757 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 787 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 817 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 847 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 877 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 907 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 937 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 967 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 997 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 1027 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 1057 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 1087 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 1117 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 1147 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 1177 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 1207 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 37 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 67 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 97 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 127 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 157 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 187 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 217 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 247 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 277 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 307 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 337 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 367 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 397 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 427 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 457 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 487 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 517 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 547 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 577 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 607 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 637 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 667 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 697 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 727 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 757 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 787 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 817 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 847 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 877 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 907 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 937 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 967 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 997 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 1027 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 1057 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 1087 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 1117 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 1147 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 1177 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 1207 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 37 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 67 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 97 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 127 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 157 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 187 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 217 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 247 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 277 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 307 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 337 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 367 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 397 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 427 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 457 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 487 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 517 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 547 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 577 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 607 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 637 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 667 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 697 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 727 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 757 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 787 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 817 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 847 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 877 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 907 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 937 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 967 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 997 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 1027 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 1057 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 1087 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 1117 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 1147 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 1177 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 1207 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 37 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 67 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 97 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 127 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 157 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 187 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 217 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 247 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 277 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 307 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 337 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 367 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 397 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 427 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 457 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 487 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 517 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 547 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 577 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 607 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 637 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 667 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 697 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 727 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 757 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 787 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 817 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 847 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 877 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 907 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 937 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 967 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 997 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 1027 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 1057 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 1087 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 1117 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 1147 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 1177 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 1207 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126339935 "|COR_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a39"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1717126339935 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1717126339935 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sendCorr\[0\] GND " "Pin \"sendCorr\[0\]\" is stuck at GND" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717126340795 "|COR_ASP_TopLevel|sendCorr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sendCorr\[1\] GND " "Pin \"sendCorr\[1\]\" is stuck at GND" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717126340795 "|COR_ASP_TopLevel|sendCorr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sendCorr\[2\] GND " "Pin \"sendCorr\[2\]\" is stuck at GND" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717126340795 "|COR_ASP_TopLevel|sendCorr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sendCorr\[3\] GND " "Pin \"sendCorr\[3\]\" is stuck at GND" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717126340795 "|COR_ASP_TopLevel|sendCorr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sendCorr\[4\] GND " "Pin \"sendCorr\[4\]\" is stuck at GND" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717126340795 "|COR_ASP_TopLevel|sendCorr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sendCorr\[5\] GND " "Pin \"sendCorr\[5\]\" is stuck at GND" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717126340795 "|COR_ASP_TopLevel|sendCorr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sendCorr\[6\] GND " "Pin \"sendCorr\[6\]\" is stuck at GND" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717126340795 "|COR_ASP_TopLevel|sendCorr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sendCorr\[7\] GND " "Pin \"sendCorr\[7\]\" is stuck at GND" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717126340795 "|COR_ASP_TopLevel|sendCorr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sendCorr\[8\] GND " "Pin \"sendCorr\[8\]\" is stuck at GND" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717126340795 "|COR_ASP_TopLevel|sendCorr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sendCorr\[9\] GND " "Pin \"sendCorr\[9\]\" is stuck at GND" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717126340795 "|COR_ASP_TopLevel|sendCorr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sendCorr\[10\] GND " "Pin \"sendCorr\[10\]\" is stuck at GND" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717126340795 "|COR_ASP_TopLevel|sendCorr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sendCorr\[11\] GND " "Pin \"sendCorr\[11\]\" is stuck at GND" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717126340795 "|COR_ASP_TopLevel|sendCorr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sendCorr\[12\] GND " "Pin \"sendCorr\[12\]\" is stuck at GND" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717126340795 "|COR_ASP_TopLevel|sendCorr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sendCorr\[13\] GND " "Pin \"sendCorr\[13\]\" is stuck at GND" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717126340795 "|COR_ASP_TopLevel|sendCorr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sendCorr\[14\] GND " "Pin \"sendCorr\[14\]\" is stuck at GND" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717126340795 "|COR_ASP_TopLevel|sendCorr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sendCorr\[15\] GND " "Pin \"sendCorr\[15\]\" is stuck at GND" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717126340795 "|COR_ASP_TopLevel|sendCorr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sendCorr\[16\] GND " "Pin \"sendCorr\[16\]\" is stuck at GND" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717126340795 "|COR_ASP_TopLevel|sendCorr[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sendCorr\[17\] GND " "Pin \"sendCorr\[17\]\" is stuck at GND" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717126340795 "|COR_ASP_TopLevel|sendCorr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sendCorr\[18\] GND " "Pin \"sendCorr\[18\]\" is stuck at GND" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717126340795 "|COR_ASP_TopLevel|sendCorr[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sendCorr\[19\] GND " "Pin \"sendCorr\[19\]\" is stuck at GND" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717126340795 "|COR_ASP_TopLevel|sendCorr[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sendCorr\[20\] GND " "Pin \"sendCorr\[20\]\" is stuck at GND" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717126340795 "|COR_ASP_TopLevel|sendCorr[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sendCorr\[21\] GND " "Pin \"sendCorr\[21\]\" is stuck at GND" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717126340795 "|COR_ASP_TopLevel|sendCorr[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sendCorr\[22\] GND " "Pin \"sendCorr\[22\]\" is stuck at GND" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717126340795 "|COR_ASP_TopLevel|sendCorr[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sendCorr\[23\] GND " "Pin \"sendCorr\[23\]\" is stuck at GND" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717126340795 "|COR_ASP_TopLevel|sendCorr[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sendCorr\[24\] GND " "Pin \"sendCorr\[24\]\" is stuck at GND" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717126340795 "|COR_ASP_TopLevel|sendCorr[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sendCorr\[25\] GND " "Pin \"sendCorr\[25\]\" is stuck at GND" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717126340795 "|COR_ASP_TopLevel|sendCorr[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sendCorr\[26\] GND " "Pin \"sendCorr\[26\]\" is stuck at GND" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717126340795 "|COR_ASP_TopLevel|sendCorr[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sendCorr\[27\] GND " "Pin \"sendCorr\[27\]\" is stuck at GND" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717126340795 "|COR_ASP_TopLevel|sendCorr[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sendCorr\[28\] GND " "Pin \"sendCorr\[28\]\" is stuck at GND" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717126340795 "|COR_ASP_TopLevel|sendCorr[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sendCorr\[29\] GND " "Pin \"sendCorr\[29\]\" is stuck at GND" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717126340795 "|COR_ASP_TopLevel|sendCorr[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sendCorr\[30\] GND " "Pin \"sendCorr\[30\]\" is stuck at GND" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717126340795 "|COR_ASP_TopLevel|sendCorr[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sendCorr\[31\] GND " "Pin \"sendCorr\[31\]\" is stuck at GND" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717126340795 "|COR_ASP_TopLevel|sendCorr[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1717126340795 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "694 " "694 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1717126341409 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717126342921 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717126342921 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126343536 "|COR_ASP_TopLevel|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avgVal\[0\] " "No output dependent on input pin \"avgVal\[0\]\"" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126343536 "|COR_ASP_TopLevel|avgVal[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avgVal\[1\] " "No output dependent on input pin \"avgVal\[1\]\"" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126343536 "|COR_ASP_TopLevel|avgVal[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avgVal\[2\] " "No output dependent on input pin \"avgVal\[2\]\"" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126343536 "|COR_ASP_TopLevel|avgVal[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avgVal\[3\] " "No output dependent on input pin \"avgVal\[3\]\"" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126343536 "|COR_ASP_TopLevel|avgVal[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avgVal\[4\] " "No output dependent on input pin \"avgVal\[4\]\"" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126343536 "|COR_ASP_TopLevel|avgVal[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avgVal\[5\] " "No output dependent on input pin \"avgVal\[5\]\"" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126343536 "|COR_ASP_TopLevel|avgVal[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avgVal\[6\] " "No output dependent on input pin \"avgVal\[6\]\"" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126343536 "|COR_ASP_TopLevel|avgVal[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avgVal\[7\] " "No output dependent on input pin \"avgVal\[7\]\"" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126343536 "|COR_ASP_TopLevel|avgVal[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avgVal\[8\] " "No output dependent on input pin \"avgVal\[8\]\"" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126343536 "|COR_ASP_TopLevel|avgVal[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avgVal\[9\] " "No output dependent on input pin \"avgVal\[9\]\"" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126343536 "|COR_ASP_TopLevel|avgVal[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avgVal\[10\] " "No output dependent on input pin \"avgVal\[10\]\"" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126343536 "|COR_ASP_TopLevel|avgVal[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avgVal\[11\] " "No output dependent on input pin \"avgVal\[11\]\"" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126343536 "|COR_ASP_TopLevel|avgVal[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avgVal\[12\] " "No output dependent on input pin \"avgVal\[12\]\"" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126343536 "|COR_ASP_TopLevel|avgVal[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avgVal\[13\] " "No output dependent on input pin \"avgVal\[13\]\"" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126343536 "|COR_ASP_TopLevel|avgVal[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avgVal\[14\] " "No output dependent on input pin \"avgVal\[14\]\"" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126343536 "|COR_ASP_TopLevel|avgVal[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avgVal\[15\] " "No output dependent on input pin \"avgVal\[15\]\"" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126343536 "|COR_ASP_TopLevel|avgVal[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "calc " "No output dependent on input pin \"calc\"" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126343536 "|COR_ASP_TopLevel|calc"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flag " "No output dependent on input pin \"flag\"" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126343536 "|COR_ASP_TopLevel|flag"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pd_flag " "No output dependent on input pin \"pd_flag\"" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126343536 "|COR_ASP_TopLevel|pd_flag"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avg_flag " "No output dependent on input pin \"avg_flag\"" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126343536 "|COR_ASP_TopLevel|avg_flag"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "H:/Documents/701/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717126343536 "|COR_ASP_TopLevel|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1717126343536 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "54 " "Implemented 54 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717126343541 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717126343541 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717126343541 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 282 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 282 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5005 " "Peak virtual memory: 5005 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717126343851 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 15:32:23 2024 " "Processing ended: Fri May 31 15:32:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717126343851 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717126343851 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717126343851 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717126343851 ""}
