

================================================================
== Vivado HLS Report for 'max_pool_32_8_s'
================================================================
* Date:           Sun Nov  3 11:23:04 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        bnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.120 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     7489|     7489| 74.890 us | 74.890 us |  7489|  7489|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |     7488|     7488|       234|          -|          -|    32|    no    |
        | + Loop 1.1              |      232|      232|        58|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1          |       56|       56|        14|          -|          -|     4|    no    |
        |   +++ Loop 1.1.1.1      |       12|       12|         6|          -|          -|     2|    no    |
        |    ++++ Loop 1.1.1.1.1  |        4|        4|         2|          -|          -|     2|    no    |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    160|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    104|    -|
|Register         |        -|      -|      57|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      57|    264|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln95_1_fu_276_p2  |     +    |      0|  0|  12|           3|           3|
    |add_ln95_fu_228_p2    |     +    |      0|  0|  12|           3|           3|
    |add_ln99_1_fu_250_p2  |     +    |      0|  0|  13|          11|          11|
    |add_ln99_fu_237_p2    |     +    |      0|  0|  15|           9|           9|
    |c_fu_222_p2           |     +    |      0|  0|  10|           2|           1|
    |m_fu_154_p2           |     +    |      0|  0|  15|           6|           1|
    |r_fu_270_p2           |     +    |      0|  0|  10|           2|           1|
    |x_fu_178_p2           |     +    |      0|  0|  12|           3|           1|
    |y_fu_200_p2           |     +    |      0|  0|  12|           3|           1|
    |icmp_ln89_fu_148_p2   |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln90_fu_172_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln91_fu_194_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln93_fu_216_p2   |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln94_fu_264_p2   |   icmp   |      0|  0|   9|           2|           3|
    |or_ln95_fu_295_p2     |    or    |      0|  0|   2|           1|           1|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 160|          59|          53|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  41|          8|    1|          8|
    |c_0_reg_114    |   9|          2|    2|          4|
    |m_0_reg_66     |   9|          2|    6|         12|
    |max_0_reg_101  |   9|          2|    1|          2|
    |max_1_reg_125  |   9|          2|    1|          2|
    |r_0_reg_137    |   9|          2|    2|          4|
    |x_0_reg_78     |   9|          2|    3|          6|
    |y_0_reg_89     |   9|          2|    3|          6|
    +---------------+----+-----------+-----+-----------+
    |Total          | 104|         22|   19|         44|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+---+----+-----+-----------+
    |        Name        | FF| LUT| Bits| Const Bits|
    +--------------------+---+----+-----+-----------+
    |add_ln95_reg_353    |  3|   0|    3|          0|
    |ap_CS_fsm           |  7|   0|    7|          0|
    |c_0_reg_114         |  2|   0|    2|          0|
    |c_reg_348           |  2|   0|    2|          0|
    |m_0_reg_66          |  6|   0|    6|          0|
    |m_reg_304           |  6|   0|    6|          0|
    |max_0_reg_101       |  1|   0|    1|          0|
    |max_1_reg_125       |  1|   0|    1|          0|
    |r_0_reg_137         |  2|   0|    2|          0|
    |r_reg_361           |  2|   0|    2|          0|
    |shl_ln95_1_reg_340  |  2|   0|    3|          1|
    |shl_ln95_reg_322    |  2|   0|    3|          1|
    |x_0_reg_78          |  3|   0|    3|          0|
    |x_reg_317           |  3|   0|    3|          0|
    |y_0_reg_89          |  3|   0|    3|          0|
    |y_reg_335           |  3|   0|    3|          0|
    |zext_ln90_reg_309   |  6|   0|    9|          3|
    |zext_ln91_reg_327   |  3|   0|   11|          8|
    +--------------------+---+----+-----+-----------+
    |Total               | 57|   0|   70|         13|
    +--------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | max_pool<32, 8> | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | max_pool<32, 8> | return value |
|ap_start           |  in |    1| ap_ctrl_hs | max_pool<32, 8> | return value |
|ap_done            | out |    1| ap_ctrl_hs | max_pool<32, 8> | return value |
|ap_idle            | out |    1| ap_ctrl_hs | max_pool<32, 8> | return value |
|ap_ready           | out |    1| ap_ctrl_hs | max_pool<32, 8> | return value |
|input_r_address0   | out |   11|  ap_memory |     input_r     |     array    |
|input_r_ce0        | out |    1|  ap_memory |     input_r     |     array    |
|input_r_q0         |  in |    1|  ap_memory |     input_r     |     array    |
|output_r_address0  | out |    9|  ap_memory |     output_r    |     array    |
|output_r_ce0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_we0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_d0        | out |    1|  ap_memory |     output_r    |     array    |
+-------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 5 
7 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (1.76ns)   --->   "br label %.loopexit" [./layer.h:89]   --->   Operation 8 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%m_0 = phi i6 [ 0, %0 ], [ %m, %.loopexit.loopexit ]"   --->   Operation 9 'phi' 'm_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.42ns)   --->   "%icmp_ln89 = icmp eq i6 %m_0, -32" [./layer.h:89]   --->   Operation 10 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.82ns)   --->   "%m = add i6 %m_0, 1" [./layer.h:89]   --->   Operation 12 'add' 'm' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln89, label %3, label %.preheader3.preheader" [./layer.h:89]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %m_0, i2 0)" [./layer.h:99]   --->   Operation 14 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i8 %tmp to i9" [./layer.h:90]   --->   Operation 15 'zext' 'zext_ln90' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.76ns)   --->   "br label %.preheader3" [./layer.h:90]   --->   Operation 16 'br' <Predicate = (!icmp_ln89)> <Delay = 1.76>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "ret void" [./layer.h:103]   --->   Operation 17 'ret' <Predicate = (icmp_ln89)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%x_0 = phi i3 [ 0, %.preheader3.preheader ], [ %x, %.preheader3.loopexit ]"   --->   Operation 18 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (1.13ns)   --->   "%icmp_ln90 = icmp eq i3 %x_0, -4" [./layer.h:90]   --->   Operation 19 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 20 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (1.65ns)   --->   "%x = add i3 %x_0, 1" [./layer.h:90]   --->   Operation 21 'add' 'x' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln90, label %.loopexit.loopexit, label %.preheader2.preheader" [./layer.h:90]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%shl_ln95 = shl i3 %x_0, 1" [./layer.h:95]   --->   Operation 23 'shl' 'shl_ln95' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i3 %x_0 to i11" [./layer.h:91]   --->   Operation 24 'zext' 'zext_ln91' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.76ns)   --->   "br label %.preheader2" [./layer.h:91]   --->   Operation 25 'br' <Predicate = (!icmp_ln90)> <Delay = 1.76>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 26 'br' <Predicate = (icmp_ln90)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%y_0 = phi i3 [ %y, %2 ], [ 0, %.preheader2.preheader ]"   --->   Operation 27 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (1.13ns)   --->   "%icmp_ln91 = icmp eq i3 %y_0, -4" [./layer.h:91]   --->   Operation 28 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 29 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (1.65ns)   --->   "%y = add i3 %y_0, 1" [./layer.h:91]   --->   Operation 30 'add' 'y' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln91, label %.preheader3.loopexit, label %.preheader1.preheader" [./layer.h:91]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln95_1 = shl i3 %y_0, 1" [./layer.h:95]   --->   Operation 32 'shl' 'shl_ln95_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (1.76ns)   --->   "br label %.preheader1" [./layer.h:93]   --->   Operation 33 'br' <Predicate = (!icmp_ln91)> <Delay = 1.76>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "br label %.preheader3"   --->   Operation 34 'br' <Predicate = (icmp_ln91)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.12>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%max_0 = phi i1 [ false, %.preheader1.preheader ], [ %max_1, %.preheader1.loopexit ]" [./layer.h:95]   --->   Operation 35 'phi' 'max_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%c_0 = phi i2 [ 0, %.preheader1.preheader ], [ %c, %.preheader1.loopexit ]"   --->   Operation 36 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i2 %c_0 to i3" [./layer.h:93]   --->   Operation 37 'zext' 'zext_ln93' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.95ns)   --->   "%icmp_ln93 = icmp eq i2 %c_0, -2" [./layer.h:93]   --->   Operation 38 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 39 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (1.56ns)   --->   "%c = add i2 %c_0, 1" [./layer.h:93]   --->   Operation 40 'add' 'c' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln93, label %2, label %.preheader.preheader" [./layer.h:93]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (1.65ns)   --->   "%add_ln95 = add i3 %shl_ln95, %zext_ln93" [./layer.h:95]   --->   Operation 42 'add' 'add_ln95' <Predicate = (!icmp_ln93)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (1.76ns)   --->   "br label %.preheader" [./layer.h:94]   --->   Operation 43 'br' <Predicate = (!icmp_ln93)> <Delay = 1.76>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i3 %y_0 to i9" [./layer.h:99]   --->   Operation 44 'zext' 'zext_ln99' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (1.91ns)   --->   "%add_ln99 = add i9 %zext_ln99, %zext_ln90" [./layer.h:99]   --->   Operation 45 'add' 'add_ln99' <Predicate = (icmp_ln93)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_10_cast = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %add_ln99, i2 0)" [./layer.h:99]   --->   Operation 46 'bitconcatenate' 'tmp_10_cast' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (1.63ns)   --->   "%add_ln99_1 = add i11 %zext_ln91, %tmp_10_cast" [./layer.h:99]   --->   Operation 47 'add' 'add_ln99_1' <Predicate = (icmp_ln93)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln99_1 = zext i11 %add_ln99_1 to i64" [./layer.h:99]   --->   Operation 48 'zext' 'zext_ln99_1' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [512 x i1]* %output_r, i64 0, i64 %zext_ln99_1" [./layer.h:99]   --->   Operation 49 'getelementptr' 'output_addr' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (2.56ns)   --->   "store i1 %max_0, i1* %output_addr, align 1" [./layer.h:99]   --->   Operation 50 'store' <Predicate = (icmp_ln93)> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "br label %.preheader2" [./layer.h:91]   --->   Operation 51 'br' <Predicate = (icmp_ln93)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.90>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%max_1 = phi i1 [ %or_ln95, %1 ], [ %max_0, %.preheader.preheader ]" [./layer.h:95]   --->   Operation 52 'phi' 'max_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%r_0 = phi i2 [ %r, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 53 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i2 %r_0 to i3" [./layer.h:94]   --->   Operation 54 'zext' 'zext_ln94' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.95ns)   --->   "%icmp_ln94 = icmp eq i2 %r_0, -2" [./layer.h:94]   --->   Operation 55 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 56 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (1.56ns)   --->   "%r = add i2 %r_0, 1" [./layer.h:94]   --->   Operation 57 'add' 'r' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp_ln94, label %.preheader1.loopexit, label %1" [./layer.h:94]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (1.65ns)   --->   "%add_ln95_1 = add i3 %shl_ln95_1, %zext_ln94" [./layer.h:95]   --->   Operation 59 'add' 'add_ln95_1' <Predicate = (!icmp_ln94)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_s = call i12 @_ssdm_op_BitConcatenate.i12.i6.i3.i3(i6 %m_0, i3 %add_ln95_1, i3 %add_ln95)" [./layer.h:95]   --->   Operation 60 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i12 %tmp_s to i64" [./layer.h:95]   --->   Operation 61 'zext' 'zext_ln95' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [2048 x i1]* %input_r, i64 0, i64 %zext_ln95" [./layer.h:95]   --->   Operation 62 'getelementptr' 'input_addr' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_6 : Operation 63 [2/2] (3.25ns)   --->   "%input_load = load i1* %input_addr, align 1" [./layer.h:95]   --->   Operation 63 'load' 'input_load' <Predicate = (!icmp_ln94)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 64 'br' <Predicate = (icmp_ln94)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.23>
ST_7 : Operation 65 [1/2] (3.25ns)   --->   "%input_load = load i1* %input_addr, align 1" [./layer.h:95]   --->   Operation 65 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_7 : Operation 66 [1/1] (0.97ns)   --->   "%or_ln95 = or i1 %input_load, %max_1" [./layer.h:95]   --->   Operation 66 'or' 'or_ln95' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "br label %.preheader" [./layer.h:94]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln89     (br               ) [ 01111111]
m_0         (phi              ) [ 00101111]
icmp_ln89   (icmp             ) [ 00111111]
empty       (speclooptripcount) [ 00000000]
m           (add              ) [ 01111111]
br_ln89     (br               ) [ 00000000]
tmp         (bitconcatenate   ) [ 00000000]
zext_ln90   (zext             ) [ 00011111]
br_ln90     (br               ) [ 00111111]
ret_ln103   (ret              ) [ 00000000]
x_0         (phi              ) [ 00010000]
icmp_ln90   (icmp             ) [ 00111111]
empty_6     (speclooptripcount) [ 00000000]
x           (add              ) [ 00111111]
br_ln90     (br               ) [ 00000000]
shl_ln95    (shl              ) [ 00001111]
zext_ln91   (zext             ) [ 00001111]
br_ln91     (br               ) [ 00111111]
br_ln0      (br               ) [ 01111111]
y_0         (phi              ) [ 00001111]
icmp_ln91   (icmp             ) [ 00111111]
empty_7     (speclooptripcount) [ 00000000]
y           (add              ) [ 00111111]
br_ln91     (br               ) [ 00000000]
shl_ln95_1  (shl              ) [ 00000111]
br_ln93     (br               ) [ 00111111]
br_ln0      (br               ) [ 00111111]
max_0       (phi              ) [ 00000111]
c_0         (phi              ) [ 00000100]
zext_ln93   (zext             ) [ 00000000]
icmp_ln93   (icmp             ) [ 00111111]
empty_8     (speclooptripcount) [ 00000000]
c           (add              ) [ 00111111]
br_ln93     (br               ) [ 00000000]
add_ln95    (add              ) [ 00000011]
br_ln94     (br               ) [ 00111111]
zext_ln99   (zext             ) [ 00000000]
add_ln99    (add              ) [ 00000000]
tmp_10_cast (bitconcatenate   ) [ 00000000]
add_ln99_1  (add              ) [ 00000000]
zext_ln99_1 (zext             ) [ 00000000]
output_addr (getelementptr    ) [ 00000000]
store_ln99  (store            ) [ 00000000]
br_ln91     (br               ) [ 00111111]
max_1       (phi              ) [ 00111111]
r_0         (phi              ) [ 00000010]
zext_ln94   (zext             ) [ 00000000]
icmp_ln94   (icmp             ) [ 00111111]
empty_9     (speclooptripcount) [ 00000000]
r           (add              ) [ 00111111]
br_ln94     (br               ) [ 00000000]
add_ln95_1  (add              ) [ 00000000]
tmp_s       (bitconcatenate   ) [ 00000000]
zext_ln95   (zext             ) [ 00000000]
input_addr  (getelementptr    ) [ 00000001]
br_ln0      (br               ) [ 00111111]
input_load  (load             ) [ 00000000]
or_ln95     (or               ) [ 00111111]
br_ln94     (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="output_addr_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="11" slack="0"/>
<pin id="44" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/5 "/>
</bind>
</comp>

<comp id="47" class="1004" name="store_ln99_access_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="9" slack="0"/>
<pin id="49" dir="0" index="1" bw="1" slack="0"/>
<pin id="50" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="51" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/5 "/>
</bind>
</comp>

<comp id="53" class="1004" name="input_addr_gep_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="1" slack="0"/>
<pin id="55" dir="0" index="1" bw="1" slack="0"/>
<pin id="56" dir="0" index="2" bw="12" slack="0"/>
<pin id="57" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/6 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_access_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="11" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="63" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="64" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/6 "/>
</bind>
</comp>

<comp id="66" class="1005" name="m_0_reg_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="6" slack="1"/>
<pin id="68" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="m_0 (phireg) "/>
</bind>
</comp>

<comp id="70" class="1004" name="m_0_phi_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="1"/>
<pin id="72" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="6" slack="0"/>
<pin id="74" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m_0/2 "/>
</bind>
</comp>

<comp id="78" class="1005" name="x_0_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="3" slack="1"/>
<pin id="80" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_0 (phireg) "/>
</bind>
</comp>

<comp id="82" class="1004" name="x_0_phi_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="1"/>
<pin id="84" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="3" slack="0"/>
<pin id="86" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0/3 "/>
</bind>
</comp>

<comp id="89" class="1005" name="y_0_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="3" slack="1"/>
<pin id="91" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="y_0 (phireg) "/>
</bind>
</comp>

<comp id="93" class="1004" name="y_0_phi_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="3" slack="0"/>
<pin id="95" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="1" slack="1"/>
<pin id="97" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0/4 "/>
</bind>
</comp>

<comp id="101" class="1005" name="max_0_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="1"/>
<pin id="103" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="max_0 (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="max_0_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="1"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="1" slack="1"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_0/5 "/>
</bind>
</comp>

<comp id="114" class="1005" name="c_0_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="2" slack="1"/>
<pin id="116" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="c_0_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="2" slack="0"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/5 "/>
</bind>
</comp>

<comp id="125" class="1005" name="max_1_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="1"/>
<pin id="127" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="max_1 (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="max_1_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="1" slack="1"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_1/6 "/>
</bind>
</comp>

<comp id="137" class="1005" name="r_0_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="2" slack="1"/>
<pin id="139" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="r_0_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="2" slack="0"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="1" slack="1"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/6 "/>
</bind>
</comp>

<comp id="148" class="1004" name="icmp_ln89_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="6" slack="0"/>
<pin id="150" dir="0" index="1" bw="6" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="m_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="6" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="6" slack="0"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="zext_ln90_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="icmp_ln90_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="3" slack="0"/>
<pin id="174" dir="0" index="1" bw="3" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="x_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="3" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="shl_ln95_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="3" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln95/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="zext_ln91_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="3" slack="0"/>
<pin id="192" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="icmp_ln91_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="3" slack="0"/>
<pin id="196" dir="0" index="1" bw="3" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="y_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="3" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="shl_ln95_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="3" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln95_1/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln93_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="2" slack="0"/>
<pin id="214" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93/5 "/>
</bind>
</comp>

<comp id="216" class="1004" name="icmp_ln93_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="2" slack="0"/>
<pin id="218" dir="0" index="1" bw="2" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln93/5 "/>
</bind>
</comp>

<comp id="222" class="1004" name="c_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="2" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/5 "/>
</bind>
</comp>

<comp id="228" class="1004" name="add_ln95_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="3" slack="2"/>
<pin id="230" dir="0" index="1" bw="2" slack="0"/>
<pin id="231" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95/5 "/>
</bind>
</comp>

<comp id="233" class="1004" name="zext_ln99_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="3" slack="1"/>
<pin id="235" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln99/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="add_ln99_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="3" slack="0"/>
<pin id="239" dir="0" index="1" bw="8" slack="3"/>
<pin id="240" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln99/5 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_10_cast_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="11" slack="0"/>
<pin id="244" dir="0" index="1" bw="9" slack="0"/>
<pin id="245" dir="0" index="2" bw="1" slack="0"/>
<pin id="246" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10_cast/5 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_ln99_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="3" slack="2"/>
<pin id="252" dir="0" index="1" bw="11" slack="0"/>
<pin id="253" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln99_1/5 "/>
</bind>
</comp>

<comp id="255" class="1004" name="zext_ln99_1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="11" slack="0"/>
<pin id="257" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln99_1/5 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln94_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="2" slack="0"/>
<pin id="262" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94/6 "/>
</bind>
</comp>

<comp id="264" class="1004" name="icmp_ln94_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="2" slack="0"/>
<pin id="266" dir="0" index="1" bw="2" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94/6 "/>
</bind>
</comp>

<comp id="270" class="1004" name="r_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="2" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/6 "/>
</bind>
</comp>

<comp id="276" class="1004" name="add_ln95_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="3" slack="2"/>
<pin id="278" dir="0" index="1" bw="2" slack="0"/>
<pin id="279" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95_1/6 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_s_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="12" slack="0"/>
<pin id="283" dir="0" index="1" bw="6" slack="4"/>
<pin id="284" dir="0" index="2" bw="3" slack="0"/>
<pin id="285" dir="0" index="3" bw="3" slack="1"/>
<pin id="286" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln95_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="12" slack="0"/>
<pin id="292" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95/6 "/>
</bind>
</comp>

<comp id="295" class="1004" name="or_ln95_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="1"/>
<pin id="298" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln95/7 "/>
</bind>
</comp>

<comp id="304" class="1005" name="m_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="6" slack="0"/>
<pin id="306" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="309" class="1005" name="zext_ln90_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="9" slack="3"/>
<pin id="311" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln90 "/>
</bind>
</comp>

<comp id="317" class="1005" name="x_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="3" slack="0"/>
<pin id="319" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="322" class="1005" name="shl_ln95_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="3" slack="2"/>
<pin id="324" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln95 "/>
</bind>
</comp>

<comp id="327" class="1005" name="zext_ln91_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="11" slack="2"/>
<pin id="329" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln91 "/>
</bind>
</comp>

<comp id="335" class="1005" name="y_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="3" slack="0"/>
<pin id="337" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="340" class="1005" name="shl_ln95_1_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="3" slack="2"/>
<pin id="342" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln95_1 "/>
</bind>
</comp>

<comp id="348" class="1005" name="c_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="2" slack="0"/>
<pin id="350" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="353" class="1005" name="add_ln95_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="3" slack="1"/>
<pin id="355" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln95 "/>
</bind>
</comp>

<comp id="361" class="1005" name="r_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="2" slack="0"/>
<pin id="363" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="366" class="1005" name="input_addr_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="11" slack="1"/>
<pin id="368" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="371" class="1005" name="or_ln95_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="1"/>
<pin id="373" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln95 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="2" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="36" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="52"><net_src comp="40" pin="3"/><net_sink comp="47" pin=0"/></net>

<net id="58"><net_src comp="0" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="36" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="65"><net_src comp="53" pin="3"/><net_sink comp="60" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="76"><net_src comp="66" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="70" pin="4"/><net_sink comp="66" pin=0"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="78" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="89" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="100"><net_src comp="93" pin="4"/><net_sink comp="89" pin=0"/></net>

<net id="104"><net_src comp="26" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="112"><net_src comp="105" pin="4"/><net_sink comp="47" pin=1"/></net>

<net id="113"><net_src comp="105" pin="4"/><net_sink comp="101" pin=0"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="125" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="135"><net_src comp="101" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="136"><net_src comp="129" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="140"><net_src comp="16" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="152"><net_src comp="70" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="70" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="14" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="70" pin="4"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="171"><net_src comp="160" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="82" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="20" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="82" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="24" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="82" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="24" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="193"><net_src comp="82" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="93" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="20" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="93" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="24" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="93" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="24" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="118" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="118" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="28" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="118" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="32" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="212" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="236"><net_src comp="89" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="233" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="34" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="237" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="16" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="254"><net_src comp="242" pin="3"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="250" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="263"><net_src comp="141" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="141" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="28" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="141" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="32" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="260" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="287"><net_src comp="38" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="66" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="289"><net_src comp="276" pin="2"/><net_sink comp="281" pin=2"/></net>

<net id="293"><net_src comp="281" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="299"><net_src comp="60" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="125" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="307"><net_src comp="154" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="312"><net_src comp="168" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="320"><net_src comp="178" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="325"><net_src comp="184" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="330"><net_src comp="190" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="338"><net_src comp="200" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="343"><net_src comp="206" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="351"><net_src comp="222" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="356"><net_src comp="228" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="281" pin=3"/></net>

<net id="364"><net_src comp="270" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="369"><net_src comp="53" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="374"><net_src comp="295" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="129" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {5 }
 - Input state : 
	Port: max_pool<32, 8> : input_r | {6 7 }
  - Chain level:
	State 1
	State 2
		icmp_ln89 : 1
		m : 1
		br_ln89 : 2
		tmp : 1
		zext_ln90 : 2
	State 3
		icmp_ln90 : 1
		x : 1
		br_ln90 : 2
		shl_ln95 : 1
		zext_ln91 : 1
	State 4
		icmp_ln91 : 1
		y : 1
		br_ln91 : 2
		shl_ln95_1 : 1
	State 5
		zext_ln93 : 1
		icmp_ln93 : 1
		c : 1
		br_ln93 : 2
		add_ln95 : 2
		add_ln99 : 1
		tmp_10_cast : 2
		add_ln99_1 : 3
		zext_ln99_1 : 4
		output_addr : 5
		store_ln99 : 6
	State 6
		zext_ln94 : 1
		icmp_ln94 : 1
		r : 1
		br_ln94 : 2
		add_ln95_1 : 2
		tmp_s : 3
		zext_ln95 : 4
		input_addr : 5
		input_load : 6
	State 7
		or_ln95 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |      m_fu_154      |    0    |    15   |
|          |      x_fu_178      |    0    |    12   |
|          |      y_fu_200      |    0    |    12   |
|          |      c_fu_222      |    0    |    10   |
|    add   |   add_ln95_fu_228  |    0    |    12   |
|          |   add_ln99_fu_237  |    0    |    15   |
|          |  add_ln99_1_fu_250 |    0    |    13   |
|          |      r_fu_270      |    0    |    10   |
|          |  add_ln95_1_fu_276 |    0    |    12   |
|----------|--------------------|---------|---------|
|          |  icmp_ln89_fu_148  |    0    |    11   |
|          |  icmp_ln90_fu_172  |    0    |    9    |
|   icmp   |  icmp_ln91_fu_194  |    0    |    9    |
|          |  icmp_ln93_fu_216  |    0    |    8    |
|          |  icmp_ln94_fu_264  |    0    |    8    |
|----------|--------------------|---------|---------|
|    or    |   or_ln95_fu_295   |    0    |    2    |
|----------|--------------------|---------|---------|
|          |     tmp_fu_160     |    0    |    0    |
|bitconcatenate| tmp_10_cast_fu_242 |    0    |    0    |
|          |    tmp_s_fu_281    |    0    |    0    |
|----------|--------------------|---------|---------|
|          |  zext_ln90_fu_168  |    0    |    0    |
|          |  zext_ln91_fu_190  |    0    |    0    |
|          |  zext_ln93_fu_212  |    0    |    0    |
|   zext   |  zext_ln99_fu_233  |    0    |    0    |
|          | zext_ln99_1_fu_255 |    0    |    0    |
|          |  zext_ln94_fu_260  |    0    |    0    |
|          |  zext_ln95_fu_290  |    0    |    0    |
|----------|--------------------|---------|---------|
|    shl   |   shl_ln95_fu_184  |    0    |    0    |
|          |  shl_ln95_1_fu_206 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   158   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| add_ln95_reg_353 |    3   |
|    c_0_reg_114   |    2   |
|     c_reg_348    |    2   |
|input_addr_reg_366|   11   |
|    m_0_reg_66    |    6   |
|     m_reg_304    |    6   |
|   max_0_reg_101  |    1   |
|   max_1_reg_125  |    1   |
|  or_ln95_reg_371 |    1   |
|    r_0_reg_137   |    2   |
|     r_reg_361    |    2   |
|shl_ln95_1_reg_340|    3   |
| shl_ln95_reg_322 |    3   |
|    x_0_reg_78    |    3   |
|     x_reg_317    |    3   |
|    y_0_reg_89    |    3   |
|     y_reg_335    |    3   |
| zext_ln90_reg_309|    9   |
| zext_ln91_reg_327|   11   |
+------------------+--------+
|       Total      |   75   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_60 |  p0  |   2  |  11  |   22   ||    9    |
|    m_0_reg_66    |  p0  |   2  |   6  |   12   ||    9    |
|    y_0_reg_89    |  p0  |   2  |   3  |    6   ||    9    |
|   max_0_reg_101  |  p0  |   2  |   1  |    2   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   42   ||  7.076  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   158  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   36   |
|  Register |    -   |   75   |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   75   |   194  |
+-----------+--------+--------+--------+
