{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1546914531558 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1546914531559 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 08 10:28:51 2019 " "Processing started: Tue Jan 08 10:28:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1546914531559 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1546914531559 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8-bit-cpu -c 8-bit-cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off 8-bit-cpu -c 8-bit-cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1546914531559 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1546914532289 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "MY_ALU.v " "Can't analyze file -- file MY_ALU.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1546914532486 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "8-bit-cpu.bdf " "Can't analyze file -- file 8-bit-cpu.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1546914532496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "step.bdf 1 1 " "Found 1 design units, including 1 entities, in source file step.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 STEP " "Found entity 1: STEP" {  } { { "step.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/step.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546914532500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546914532500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu181a.v 1 1 " "Found 1 design units, including 1 entities, in source file alu181a.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU181A " "Found entity 1: ALU181A" {  } { { "ALU181A.v" "" { Text "F:/GitHub/Computer-composition-principle/ALU181A.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546914532503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546914532503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_a.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_A " "Found entity 1: decoder_A" {  } { { "decoder_A.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/decoder_A.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546914532506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546914532506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder_b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_B " "Found entity 1: decoder_B" {  } { { "decoder_B.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/decoder_B.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546914532507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546914532507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder_c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_C " "Found entity 1: decoder_C" {  } { { "decoder_C.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/decoder_C.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546914532509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546914532509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_d.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder_d.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_D " "Found entity 1: decoder_D" {  } { { "decoder_D.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/decoder_D.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546914532511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546914532511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ui_c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ui_c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uI_C " "Found entity 1: uI_C" {  } { { "uI_C.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/uI_C.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546914532513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546914532513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ua_reg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ua_reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uA_reg " "Found entity 1: uA_reg" {  } { { "uA_reg.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/uA_reg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546914532515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546914532515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldr0_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ldr0_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LDR0_2 " "Found entity 1: LDR0_2" {  } { { "LDR0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/LDR0_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546914532516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546914532516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg0_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg0_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG0_2 " "Found entity 1: REG0_2" {  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546914532518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546914532518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_md.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu_md.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_MD " "Found entity 1: ALU_MD" {  } { { "ALU_MD.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/ALU_MD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546914532520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546914532520 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "RESG_MD.bdf " "Can't analyze file -- file RESG_MD.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1546914532527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regs_md.bdf 1 1 " "Found 1 design units, including 1 entities, in source file regs_md.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGS_MD " "Found entity 1: REGS_MD" {  } { { "REGS_MD.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REGS_MD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546914532529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546914532529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt8b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cnt8b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CNT8B " "Found entity 1: CNT8B" {  } { { "CNT8B.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/CNT8B.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546914532530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546914532530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "F:/GitHub/Computer-composition-principle/counter.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546914532533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546914532533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dff_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DFF_test " "Found entity 1: DFF_test" {  } { { "DFF_test.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/DFF_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546914532535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546914532535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_latch0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lpm_latch0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_latch0 " "Found entity 1: lpm_latch0" {  } { { "lpm_latch0.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/lpm_latch0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546914532537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546914532537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file up_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 uP_ROM " "Found entity 1: uP_ROM" {  } { { "uP_ROM.v" "" { Text "F:/GitHub/Computer-composition-principle/uP_ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546914532540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546914532540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_rom_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file up_rom_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uP_ROM_test " "Found entity 1: uP_ROM_test" {  } { { "up_ROM_test.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/up_ROM_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546914532541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546914532541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file upc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uPC " "Found entity 1: uPC" {  } { { "uPC.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/uPC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546914532543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546914532543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ram_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_test " "Found entity 1: RAM_test" {  } { { "RAM_test.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/RAM_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546914532544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546914532544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram8.v 1 1 " "Found 1 design units, including 1 entities, in source file ram8.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM8 " "Found entity 1: RAM8" {  } { { "RAM8.v" "" { Text "F:/GitHub/Computer-composition-principle/RAM8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546914532557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546914532557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_8bit " "Found entity 1: cpu_8bit" {  } { { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546914532561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546914532561 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu_8bit " "Elaborating entity \"cpu_8bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1546914532722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_MD ALU_MD:inst7 " "Elaborating entity \"ALU_MD\" for hierarchy \"ALU_MD:inst7\"" {  } { { "cpu_8bit.bdf" "inst7" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 40 168 328 328 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914532726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU181A ALU_MD:inst7\|ALU181A:inst1 " "Elaborating entity \"ALU181A\" for hierarchy \"ALU_MD:inst7\|ALU181A:inst1\"" {  } { { "ALU_MD.bdf" "inst1" { Schematic "F:/GitHub/Computer-composition-principle/ALU_MD.bdf" { { 200 784 936 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914532729 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "F9 ALU181A.v(26) " "Verilog HDL Always Construct warning at ALU181A.v(26): variable \"F9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU181A.v" "" { Text "F:/GitHub/Computer-composition-principle/ALU181A.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1546914532731 "|cpu_8bit|ALU_MD:inst|ALU181A:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDR0_2 ALU_MD:inst7\|LDR0_2:inst " "Elaborating entity \"LDR0_2\" for hierarchy \"ALU_MD:inst7\|LDR0_2:inst\"" {  } { { "ALU_MD.bdf" "inst" { Schematic "F:/GitHub/Computer-composition-principle/ALU_MD.bdf" { { 192 120 232 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914532733 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst8 " "Block or symbol \"NOT\" of instance \"inst8\" overlaps another block or symbol" {  } { { "LDR0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/LDR0_2.bdf" { { 440 264 312 472 "inst8" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1546914532734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74139M ALU_MD:inst7\|LDR0_2:inst\|74139M:21312 " "Elaborating entity \"74139M\" for hierarchy \"ALU_MD:inst7\|LDR0_2:inst\|74139M:21312\"" {  } { { "LDR0_2.bdf" "21312" { Schematic "F:/GitHub/Computer-composition-principle/LDR0_2.bdf" { { 144 360 464 240 "21312" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914532758 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_MD:inst7\|LDR0_2:inst\|74139M:21312 " "Elaborated megafunction instantiation \"ALU_MD:inst7\|LDR0_2:inst\|74139M:21312\"" {  } { { "LDR0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/LDR0_2.bdf" { { 144 360 464 240 "21312" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546914532759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG0_2 ALU_MD:inst7\|REG0_2:inst2 " "Elaborating entity \"REG0_2\" for hierarchy \"ALU_MD:inst7\|REG0_2:inst2\"" {  } { { "ALU_MD.bdf" "inst2" { Schematic "F:/GitHub/Computer-composition-principle/ALU_MD.bdf" { { 160 352 488 288 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914532766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uPC uPC:inst6 " "Elaborating entity \"uPC\" for hierarchy \"uPC:inst6\"" {  } { { "cpu_8bit.bdf" "inst6" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 48 792 936 400 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914532768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_D uPC:inst6\|decoder_D:inst5 " "Elaborating entity \"decoder_D\" for hierarchy \"uPC:inst6\|decoder_D:inst5\"" {  } { { "uPC.bdf" "inst5" { Schematic "F:/GitHub/Computer-composition-principle/uPC.bdf" { { 360 800 896 488 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914532771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uP_ROM uPC:inst6\|uP_ROM:inst6 " "Elaborating entity \"uP_ROM\" for hierarchy \"uPC:inst6\|uP_ROM:inst6\"" {  } { { "uPC.bdf" "inst6" { Schematic "F:/GitHub/Computer-composition-principle/uPC.bdf" { { 112 808 1024 240 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914532779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\"" {  } { { "uP_ROM.v" "altsyncram_component" { Text "F:/GitHub/Computer-composition-principle/uP_ROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914532888 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\"" {  } { { "uP_ROM.v" "" { Text "F:/GitHub/Computer-composition-principle/uP_ROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546914532890 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component " "Instantiated megafunction \"uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914532892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914532892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914532892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DATA24X6.mif " "Parameter \"init_file\" = \"DATA24X6.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914532892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914532892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914532892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914532892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914532892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914532892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914532892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914532892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914532892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914532892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914532892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914532892 ""}  } { { "uP_ROM.v" "" { Text "F:/GitHub/Computer-composition-principle/uP_ROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1546914532892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gqb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gqb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gqb1 " "Found entity 1: altsyncram_gqb1" {  } { { "db/altsyncram_gqb1.tdf" "" { Text "F:/GitHub/Computer-composition-principle/db/altsyncram_gqb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546914532980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546914532980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gqb1 uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated " "Elaborating entity \"altsyncram_gqb1\" for hierarchy \"uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914532982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uA_reg uPC:inst6\|uA_reg:inst9 " "Elaborating entity \"uA_reg\" for hierarchy \"uPC:inst6\|uA_reg:inst9\"" {  } { { "uPC.bdf" "inst9" { Schematic "F:/GitHub/Computer-composition-principle/uPC.bdf" { { 112 568 704 240 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914532988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uI_C uPC:inst6\|uI_C:inst11 " "Elaborating entity \"uI_C\" for hierarchy \"uPC:inst6\|uI_C:inst11\"" {  } { { "uPC.bdf" "inst11" { Schematic "F:/GitHub/Computer-composition-principle/uPC.bdf" { { 160 312 448 320 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914532991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_C uPC:inst6\|decoder_C:inst12 " "Elaborating entity \"decoder_C\" for hierarchy \"uPC:inst6\|decoder_C:inst12\"" {  } { { "uPC.bdf" "inst12" { Schematic "F:/GitHub/Computer-composition-principle/uPC.bdf" { { 360 96 192 520 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914532994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 uPC:inst6\|decoder_C:inst12\|74138:decoder_C_1 " "Elaborating entity \"74138\" for hierarchy \"uPC:inst6\|decoder_C:inst12\|74138:decoder_C_1\"" {  } { { "decoder_C.bdf" "decoder_C_1" { Schematic "F:/GitHub/Computer-composition-principle/decoder_C.bdf" { { 216 480 600 376 "decoder_C_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914533014 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uPC:inst6\|decoder_C:inst12\|74138:decoder_C_1 " "Elaborated megafunction instantiation \"uPC:inst6\|decoder_C:inst12\|74138:decoder_C_1\"" {  } { { "decoder_C.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/decoder_C.bdf" { { 216 480 600 376 "decoder_C_1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546914533015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_A uPC:inst6\|decoder_A:inst2 " "Elaborating entity \"decoder_A\" for hierarchy \"uPC:inst6\|decoder_A:inst2\"" {  } { { "uPC.bdf" "inst2" { Schematic "F:/GitHub/Computer-composition-principle/uPC.bdf" { { 360 552 648 520 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914533018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_B uPC:inst6\|decoder_B:inst3 " "Elaborating entity \"decoder_B\" for hierarchy \"uPC:inst6\|decoder_B:inst3\"" {  } { { "uPC.bdf" "inst3" { Schematic "F:/GitHub/Computer-composition-principle/uPC.bdf" { { 360 328 424 520 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914533023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STEP STEP:inst1 " "Elaborating entity \"STEP\" for hierarchy \"STEP:inst1\"" {  } { { "cpu_8bit.bdf" "inst1" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 400 216 312 528 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914533028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGS_MD REGS_MD:inst4 " "Elaborating entity \"REGS_MD\" for hierarchy \"REGS_MD:inst4\"" {  } { { "cpu_8bit.bdf" "inst4" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 552 48 208 744 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914533031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_latch0 REGS_MD:inst4\|lpm_latch0:inst1 " "Elaborating entity \"lpm_latch0\" for hierarchy \"REGS_MD:inst4\|lpm_latch0:inst1\"" {  } { { "REGS_MD.bdf" "inst1" { Schematic "F:/GitHub/Computer-composition-principle/REGS_MD.bdf" { { 112 576 720 208 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914533034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_LATCH REGS_MD:inst4\|lpm_latch0:inst1\|LPM_LATCH:inst " "Elaborating entity \"LPM_LATCH\" for hierarchy \"REGS_MD:inst4\|lpm_latch0:inst1\|LPM_LATCH:inst\"" {  } { { "lpm_latch0.bdf" "inst" { Schematic "F:/GitHub/Computer-composition-principle/lpm_latch0.bdf" { { 312 560 672 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914533055 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "REGS_MD:inst4\|lpm_latch0:inst1\|LPM_LATCH:inst " "Elaborated megafunction instantiation \"REGS_MD:inst4\|lpm_latch0:inst1\|LPM_LATCH:inst\"" {  } { { "lpm_latch0.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/lpm_latch0.bdf" { { 312 560 672 424 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546914533056 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "REGS_MD:inst4\|lpm_latch0:inst1\|LPM_LATCH:inst " "Instantiated megafunction \"REGS_MD:inst4\|lpm_latch0:inst1\|LPM_LATCH:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914533056 ""}  } { { "lpm_latch0.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/lpm_latch0.bdf" { { 312 560 672 424 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1546914533056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter REGS_MD:inst4\|counter:inst " "Elaborating entity \"counter\" for hierarchy \"REGS_MD:inst4\|counter:inst\"" {  } { { "REGS_MD.bdf" "inst" { Schematic "F:/GitHub/Computer-composition-principle/REGS_MD.bdf" { { 176 256 400 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914533061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter REGS_MD:inst4\|counter:inst\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"REGS_MD:inst4\|counter:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter.v" "LPM_COUNTER_component" { Text "F:/GitHub/Computer-composition-principle/counter.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914533101 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "REGS_MD:inst4\|counter:inst\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"REGS_MD:inst4\|counter:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter.v" "" { Text "F:/GitHub/Computer-composition-principle/counter.v" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546914533102 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "REGS_MD:inst4\|counter:inst\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"REGS_MD:inst4\|counter:inst\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914533102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914533102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914533102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914533102 ""}  } { { "counter.v" "" { Text "F:/GitHub/Computer-composition-principle/counter.v" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1546914533102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_k5j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_k5j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_k5j " "Found entity 1: cntr_k5j" {  } { { "db/cntr_k5j.tdf" "" { Text "F:/GitHub/Computer-composition-principle/db/cntr_k5j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546914533176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546914533176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_k5j REGS_MD:inst4\|counter:inst\|lpm_counter:LPM_COUNTER_component\|cntr_k5j:auto_generated " "Elaborating entity \"cntr_k5j\" for hierarchy \"REGS_MD:inst4\|counter:inst\|lpm_counter:LPM_COUNTER_component\|cntr_k5j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914533178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM8 RAM8:inst3 " "Elaborating entity \"RAM8\" for hierarchy \"RAM8:inst3\"" {  } { { "cpu_8bit.bdf" "inst3" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 448 696 912 576 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914533192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM8:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM8:inst3\|altsyncram:altsyncram_component\"" {  } { { "RAM8.v" "altsyncram_component" { Text "F:/GitHub/Computer-composition-principle/RAM8.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914533200 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM8:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM8:inst3\|altsyncram:altsyncram_component\"" {  } { { "RAM8.v" "" { Text "F:/GitHub/Computer-composition-principle/RAM8.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546914533204 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM8:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM8:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914533204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914533204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DATA8X8.mif " "Parameter \"init_file\" = \"DATA8X8.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914533204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914533204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914533204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914533204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914533204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914533204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914533204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914533204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914533204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914533204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914533204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914533204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914533204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914533204 ""}  } { { "RAM8.v" "" { Text "F:/GitHub/Computer-composition-principle/RAM8.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1546914533204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1k1 " "Found entity 1: altsyncram_r1k1" {  } { { "db/altsyncram_r1k1.tdf" "" { Text "F:/GitHub/Computer-composition-principle/db/altsyncram_r1k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546914533280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546914533280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1k1 RAM8:inst3\|altsyncram:altsyncram_component\|altsyncram_r1k1:auto_generated " "Elaborating entity \"altsyncram_r1k1\" for hierarchy \"RAM8:inst3\|altsyncram:altsyncram_component\|altsyncram_r1k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546914533281 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst5\[7\] ALU_MD:inst7\|inst7\[7\] " "Converted the fan-out from the tri-state buffer \"inst5\[7\]\" to the node \"ALU_MD:inst7\|inst7\[7\]\" into an OR gate" {  } { { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 464 976 1024 496 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546914534022 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst5\[6\] ALU_MD:inst7\|inst7\[6\] " "Converted the fan-out from the tri-state buffer \"inst5\[6\]\" to the node \"ALU_MD:inst7\|inst7\[6\]\" into an OR gate" {  } { { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 464 976 1024 496 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546914534022 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst5\[5\] ALU_MD:inst7\|inst7\[5\] " "Converted the fan-out from the tri-state buffer \"inst5\[5\]\" to the node \"ALU_MD:inst7\|inst7\[5\]\" into an OR gate" {  } { { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 464 976 1024 496 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546914534022 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst5\[4\] ALU_MD:inst7\|inst7\[4\] " "Converted the fan-out from the tri-state buffer \"inst5\[4\]\" to the node \"ALU_MD:inst7\|inst7\[4\]\" into an OR gate" {  } { { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 464 976 1024 496 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546914534022 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst5\[3\] ALU_MD:inst7\|inst7\[3\] " "Converted the fan-out from the tri-state buffer \"inst5\[3\]\" to the node \"ALU_MD:inst7\|inst7\[3\]\" into an OR gate" {  } { { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 464 976 1024 496 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546914534022 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst5\[2\] ALU_MD:inst7\|inst7\[2\] " "Converted the fan-out from the tri-state buffer \"inst5\[2\]\" to the node \"ALU_MD:inst7\|inst7\[2\]\" into an OR gate" {  } { { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 464 976 1024 496 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546914534022 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst5\[1\] ALU_MD:inst7\|inst7\[1\] " "Converted the fan-out from the tri-state buffer \"inst5\[1\]\" to the node \"ALU_MD:inst7\|inst7\[1\]\" into an OR gate" {  } { { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 464 976 1024 496 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546914534022 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst5\[0\] ALU_MD:inst7\|inst7\[0\] " "Converted the fan-out from the tri-state buffer \"inst5\[0\]\" to the node \"ALU_MD:inst7\|inst7\[0\]\" into an OR gate" {  } { { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 464 976 1024 496 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546914534022 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1546914534022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGS_MD:inst4\|lpm_latch0:inst3\|lpm_latch:inst\|latches\[7\] " "Latch REGS_MD:inst4\|lpm_latch0:inst3\|lpm_latch:inst\|latches\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|q_a\[15\]" {  } { { "db/altsyncram_gqb1.tdf" "" { Text "F:/GitHub/Computer-composition-principle/db/altsyncram_gqb1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546914534028 ""}  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546914534028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGS_MD:inst4\|lpm_latch0:inst3\|lpm_latch:inst\|latches\[6\] " "Latch REGS_MD:inst4\|lpm_latch0:inst3\|lpm_latch:inst\|latches\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|q_a\[15\]" {  } { { "db/altsyncram_gqb1.tdf" "" { Text "F:/GitHub/Computer-composition-principle/db/altsyncram_gqb1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546914534029 ""}  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546914534029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGS_MD:inst4\|lpm_latch0:inst3\|lpm_latch:inst\|latches\[5\] " "Latch REGS_MD:inst4\|lpm_latch0:inst3\|lpm_latch:inst\|latches\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|q_a\[15\]" {  } { { "db/altsyncram_gqb1.tdf" "" { Text "F:/GitHub/Computer-composition-principle/db/altsyncram_gqb1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546914534029 ""}  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546914534029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGS_MD:inst4\|lpm_latch0:inst3\|lpm_latch:inst\|latches\[4\] " "Latch REGS_MD:inst4\|lpm_latch0:inst3\|lpm_latch:inst\|latches\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|q_a\[15\]" {  } { { "db/altsyncram_gqb1.tdf" "" { Text "F:/GitHub/Computer-composition-principle/db/altsyncram_gqb1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546914534029 ""}  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546914534029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGS_MD:inst4\|lpm_latch0:inst3\|lpm_latch:inst\|latches\[3\] " "Latch REGS_MD:inst4\|lpm_latch0:inst3\|lpm_latch:inst\|latches\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|q_a\[15\]" {  } { { "db/altsyncram_gqb1.tdf" "" { Text "F:/GitHub/Computer-composition-principle/db/altsyncram_gqb1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546914534030 ""}  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546914534030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGS_MD:inst4\|lpm_latch0:inst3\|lpm_latch:inst\|latches\[2\] " "Latch REGS_MD:inst4\|lpm_latch0:inst3\|lpm_latch:inst\|latches\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|q_a\[15\]" {  } { { "db/altsyncram_gqb1.tdf" "" { Text "F:/GitHub/Computer-composition-principle/db/altsyncram_gqb1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546914534030 ""}  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546914534030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGS_MD:inst4\|lpm_latch0:inst3\|lpm_latch:inst\|latches\[1\] " "Latch REGS_MD:inst4\|lpm_latch0:inst3\|lpm_latch:inst\|latches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|q_a\[15\]" {  } { { "db/altsyncram_gqb1.tdf" "" { Text "F:/GitHub/Computer-composition-principle/db/altsyncram_gqb1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546914534031 ""}  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546914534031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGS_MD:inst4\|lpm_latch0:inst3\|lpm_latch:inst\|latches\[0\] " "Latch REGS_MD:inst4\|lpm_latch0:inst3\|lpm_latch:inst\|latches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|q_a\[15\]" {  } { { "db/altsyncram_gqb1.tdf" "" { Text "F:/GitHub/Computer-composition-principle/db/altsyncram_gqb1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546914534031 ""}  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546914534031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst7\|REG0_2:inst2\|inst\[7\] " "Latch ALU_MD:inst7\|REG0_2:inst2\|inst\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546914534031 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 192 552 616 272 "inst" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546914534031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst7\|REG0_2:inst2\|inst\[6\] " "Latch ALU_MD:inst7\|REG0_2:inst2\|inst\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546914534031 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 192 552 616 272 "inst" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546914534031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst7\|REG0_2:inst2\|inst\[5\] " "Latch ALU_MD:inst7\|REG0_2:inst2\|inst\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546914534031 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 192 552 616 272 "inst" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546914534031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst7\|REG0_2:inst2\|inst\[4\] " "Latch ALU_MD:inst7\|REG0_2:inst2\|inst\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546914534031 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 192 552 616 272 "inst" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546914534031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst7\|REG0_2:inst2\|inst\[3\] " "Latch ALU_MD:inst7\|REG0_2:inst2\|inst\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546914534031 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 192 552 616 272 "inst" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546914534031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst7\|REG0_2:inst2\|inst\[2\] " "Latch ALU_MD:inst7\|REG0_2:inst2\|inst\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546914534032 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 192 552 616 272 "inst" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546914534032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst7\|REG0_2:inst2\|inst\[1\] " "Latch ALU_MD:inst7\|REG0_2:inst2\|inst\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546914534032 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 192 552 616 272 "inst" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546914534032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst7\|REG0_2:inst2\|inst\[0\] " "Latch ALU_MD:inst7\|REG0_2:inst2\|inst\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546914534032 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 192 552 616 272 "inst" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546914534032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst7\|REG0_2:inst2\|inst1\[7\] " "Latch ALU_MD:inst7\|REG0_2:inst2\|inst1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546914534032 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 288 552 616 368 "inst1" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546914534032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst7\|REG0_2:inst2\|inst1\[6\] " "Latch ALU_MD:inst7\|REG0_2:inst2\|inst1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546914534032 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 288 552 616 368 "inst1" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546914534032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst7\|REG0_2:inst2\|inst1\[5\] " "Latch ALU_MD:inst7\|REG0_2:inst2\|inst1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546914534033 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 288 552 616 368 "inst1" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546914534033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst7\|REG0_2:inst2\|inst1\[4\] " "Latch ALU_MD:inst7\|REG0_2:inst2\|inst1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546914534033 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 288 552 616 368 "inst1" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546914534033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst7\|REG0_2:inst2\|inst1\[3\] " "Latch ALU_MD:inst7\|REG0_2:inst2\|inst1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546914534033 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 288 552 616 368 "inst1" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546914534033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst7\|REG0_2:inst2\|inst1\[2\] " "Latch ALU_MD:inst7\|REG0_2:inst2\|inst1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546914534033 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 288 552 616 368 "inst1" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546914534033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst7\|REG0_2:inst2\|inst1\[1\] " "Latch ALU_MD:inst7\|REG0_2:inst2\|inst1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546914534033 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 288 552 616 368 "inst1" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546914534033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst7\|REG0_2:inst2\|inst1\[0\] " "Latch ALU_MD:inst7\|REG0_2:inst2\|inst1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546914534033 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 288 552 616 368 "inst1" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546914534033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst7\|REG0_2:inst2\|inst2\[7\] " "Latch ALU_MD:inst7\|REG0_2:inst2\|inst2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546914534034 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 384 552 616 464 "inst2" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546914534034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst7\|REG0_2:inst2\|inst2\[6\] " "Latch ALU_MD:inst7\|REG0_2:inst2\|inst2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546914534034 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 384 552 616 464 "inst2" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546914534034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst7\|REG0_2:inst2\|inst2\[5\] " "Latch ALU_MD:inst7\|REG0_2:inst2\|inst2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546914534034 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 384 552 616 464 "inst2" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546914534034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst7\|REG0_2:inst2\|inst2\[4\] " "Latch ALU_MD:inst7\|REG0_2:inst2\|inst2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546914534034 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 384 552 616 464 "inst2" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546914534034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst7\|REG0_2:inst2\|inst2\[3\] " "Latch ALU_MD:inst7\|REG0_2:inst2\|inst2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546914534034 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 384 552 616 464 "inst2" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546914534034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst7\|REG0_2:inst2\|inst2\[2\] " "Latch ALU_MD:inst7\|REG0_2:inst2\|inst2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546914534035 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 384 552 616 464 "inst2" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546914534035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst7\|REG0_2:inst2\|inst2\[1\] " "Latch ALU_MD:inst7\|REG0_2:inst2\|inst2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546914534035 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 384 552 616 464 "inst2" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546914534035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst7\|REG0_2:inst2\|inst2\[0\] " "Latch ALU_MD:inst7\|REG0_2:inst2\|inst2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546914534035 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 384 552 616 464 "inst2" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546914534035 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uPC:inst6\|uA_reg:inst9\|inst3 uPC:inst6\|uA_reg:inst9\|inst3~_emulated uPC:inst6\|uA_reg:inst9\|inst3~1 " "Register \"uPC:inst6\|uA_reg:inst9\|inst3\" is converted into an equivalent circuit using register \"uPC:inst6\|uA_reg:inst9\|inst3~_emulated\" and latch \"uPC:inst6\|uA_reg:inst9\|inst3~1\"" {  } { { "uA_reg.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/uA_reg.bdf" { { 176 584 648 256 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1546914534038 "|cpu_8bit|uPC:inst6|uA_reg:inst9|inst3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uPC:inst6\|uA_reg:inst9\|inst1 uPC:inst6\|uA_reg:inst9\|inst1~_emulated uPC:inst6\|uA_reg:inst9\|inst1~1 " "Register \"uPC:inst6\|uA_reg:inst9\|inst1\" is converted into an equivalent circuit using register \"uPC:inst6\|uA_reg:inst9\|inst1~_emulated\" and latch \"uPC:inst6\|uA_reg:inst9\|inst1~1\"" {  } { { "uA_reg.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/uA_reg.bdf" { { 176 312 376 256 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1546914534038 "|cpu_8bit|uPC:inst6|uA_reg:inst9|inst1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uPC:inst6\|uA_reg:inst9\|inst5 uPC:inst6\|uA_reg:inst9\|inst5~_emulated uPC:inst6\|uA_reg:inst9\|inst5~1 " "Register \"uPC:inst6\|uA_reg:inst9\|inst5\" is converted into an equivalent circuit using register \"uPC:inst6\|uA_reg:inst9\|inst5~_emulated\" and latch \"uPC:inst6\|uA_reg:inst9\|inst5~1\"" {  } { { "uA_reg.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/uA_reg.bdf" { { 176 872 936 256 "inst5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1546914534038 "|cpu_8bit|uPC:inst6|uA_reg:inst9|inst5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uPC:inst6\|uA_reg:inst9\|inst4 uPC:inst6\|uA_reg:inst9\|inst4~_emulated uPC:inst6\|uA_reg:inst9\|inst4~1 " "Register \"uPC:inst6\|uA_reg:inst9\|inst4\" is converted into an equivalent circuit using register \"uPC:inst6\|uA_reg:inst9\|inst4~_emulated\" and latch \"uPC:inst6\|uA_reg:inst9\|inst4~1\"" {  } { { "uA_reg.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/uA_reg.bdf" { { 176 728 792 256 "inst4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1546914534038 "|cpu_8bit|uPC:inst6|uA_reg:inst9|inst4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uPC:inst6\|uA_reg:inst9\|inst uPC:inst6\|uA_reg:inst9\|inst~_emulated uPC:inst6\|uA_reg:inst9\|inst~1 " "Register \"uPC:inst6\|uA_reg:inst9\|inst\" is converted into an equivalent circuit using register \"uPC:inst6\|uA_reg:inst9\|inst~_emulated\" and latch \"uPC:inst6\|uA_reg:inst9\|inst~1\"" {  } { { "uA_reg.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/uA_reg.bdf" { { 176 168 232 256 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1546914534038 "|cpu_8bit|uPC:inst6|uA_reg:inst9|inst"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1546914534038 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SE\[5\] VCC " "Pin \"SE\[5\]\" is stuck at VCC" {  } { { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 360 992 1168 376 "SE\[6..1\]" "" } { 352 936 992 368 "SE\[6..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546914534235 "|cpu_8bit|SE[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1546914534235 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1546914534391 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1546914535350 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546914535350 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "771 " "Implemented 771 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1546914535444 ""} { "Info" "ICUT_CUT_TM_OPINS" "160 " "Implemented 160 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1546914535444 ""} { "Info" "ICUT_CUT_TM_LCELLS" "566 " "Implemented 566 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1546914535444 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1546914535444 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1546914535444 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1546914535476 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 08 10:28:55 2019 " "Processing ended: Tue Jan 08 10:28:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1546914535476 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1546914535476 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1546914535476 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1546914535476 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1546914536850 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1546914536851 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 08 10:28:56 2019 " "Processing started: Tue Jan 08 10:28:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1546914536851 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1546914536851 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 8-bit-cpu -c 8-bit-cpu " "Command: quartus_fit --read_settings_files=off --write_settings_files=off 8-bit-cpu -c 8-bit-cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1546914536851 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1546914536984 ""}
{ "Info" "0" "" "Project  = 8-bit-cpu" {  } {  } 0 0 "Project  = 8-bit-cpu" 0 0 "Fitter" 0 0 1546914536985 ""}
{ "Info" "0" "" "Revision = 8-bit-cpu" {  } {  } 0 0 "Revision = 8-bit-cpu" 0 0 "Fitter" 0 0 1546914536985 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1546914537052 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "8-bit-cpu EP3C55F484C8 " "Selected device EP3C55F484C8 for design \"8-bit-cpu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1546914537066 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1546914537128 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1546914537128 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1546914537274 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F484C8 " "Device EP3C16F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1546914537723 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C8 " "Device EP3C40F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1546914537723 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C8 " "Device EP3C80F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1546914537723 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C120F484C8 " "Device EP3C120F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1546914537723 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1546914537723 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 1578 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1546914537728 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 1580 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1546914537728 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 1582 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1546914537728 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 1584 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1546914537728 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 1586 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1546914537728 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1546914537728 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1546914537732 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1546914537736 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "154 173 " "No exact pin location assignment(s) for 154 pins of 173 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FC " "Pin FC not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FC } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 96 384 560 112 "FC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD_B " "Pin RD_B not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD_B } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 264 992 1168 280 "RD_B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T2 " "Pin T2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { T2 } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 440 352 528 456 "T2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T1 " "Pin T1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { T1 } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 424 352 528 440 "T1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FZ " "Pin FZ not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FZ } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 112 384 560 128 "FZ" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T3 " "Pin T3 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { T3 } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 456 352 528 472 "T3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[7\] " "Pin IR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR[7] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 640 264 440 656 "IR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[6\] " "Pin IR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR[6] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 640 264 440 656 "IR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[5\] " "Pin IR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR[5] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 640 264 440 656 "IR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[4\] " "Pin IR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR[4] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 640 264 440 656 "IR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[3\] " "Pin IR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR[3] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 640 264 440 656 "IR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[2\] " "Pin IR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR[2] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 640 264 440 656 "IR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[1\] " "Pin IR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR[1] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 640 264 440 656 "IR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[0\] " "Pin IR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR[0] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 640 264 440 656 "IR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_B " "Pin PC_B not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_B } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 328 992 1168 344 "PC_B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDIR " "Pin LDIR not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LDIR } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 200 992 1168 216 "LDIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDIR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT_B " "Pin DOUT_B not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DOUT_B } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 136 992 1168 152 "DOUT_B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DOUT_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD " "Pin LOAD not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LOAD } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 216 992 1168 232 "LOAD" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LOAD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T4 " "Pin T4 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { T4 } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 472 352 528 488 "T4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDPC " "Pin LDPC not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LDPC } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 344 992 1168 360 "LDPC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDPC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAR " "Pin LDAR not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LDAR } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 232 992 1168 248 "LDAR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[7\] " "Pin BUS\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS[7] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 64 384 560 80 "BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[6\] " "Pin BUS\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS[6] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 64 384 560 80 "BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[5\] " "Pin BUS\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS[5] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 64 384 560 80 "BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[4\] " "Pin BUS\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS[4] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 64 384 560 80 "BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[3\] " "Pin BUS\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS[3] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 64 384 560 80 "BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[2\] " "Pin BUS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS[2] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 64 384 560 80 "BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[1\] " "Pin BUS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS[1] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 64 384 560 80 "BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[0\] " "Pin BUS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS[0] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 64 384 560 80 "BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM\[7\] " "Pin RAM\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM[7] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 512 992 1168 528 "RAM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM\[6\] " "Pin RAM\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM[6] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 512 992 1168 528 "RAM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM\[5\] " "Pin RAM\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM[5] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 512 992 1168 528 "RAM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM\[4\] " "Pin RAM\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM[4] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 512 992 1168 528 "RAM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM\[3\] " "Pin RAM\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM[3] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 512 992 1168 528 "RAM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM\[2\] " "Pin RAM\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM[2] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 512 992 1168 528 "RAM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM\[1\] " "Pin RAM\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM[1] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 512 992 1168 528 "RAM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM\[0\] " "Pin RAM\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM[0] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 512 992 1168 528 "RAM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[24\] " "Pin M\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M[24] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 88 992 1168 104 "M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[23\] " "Pin M\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M[23] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 88 992 1168 104 "M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[22\] " "Pin M\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M[22] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 88 992 1168 104 "M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[21\] " "Pin M\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M[21] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 88 992 1168 104 "M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[20\] " "Pin M\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M[20] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 88 992 1168 104 "M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[19\] " "Pin M\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M[19] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 88 992 1168 104 "M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[18\] " "Pin M\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M[18] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 88 992 1168 104 "M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[17\] " "Pin M\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M[17] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 88 992 1168 104 "M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[16\] " "Pin M\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M[16] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 88 992 1168 104 "M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[15\] " "Pin M\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M[15] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 88 992 1168 104 "M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[14\] " "Pin M\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M[14] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 88 992 1168 104 "M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[13\] " "Pin M\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M[13] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 88 992 1168 104 "M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[12\] " "Pin M\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M[12] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 88 992 1168 104 "M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[11\] " "Pin M\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M[11] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 88 992 1168 104 "M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[10\] " "Pin M\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M[10] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 88 992 1168 104 "M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[9\] " "Pin M\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M[9] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 88 992 1168 104 "M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[8\] " "Pin M\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M[8] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 88 992 1168 104 "M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[7\] " "Pin M\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M[7] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 88 992 1168 104 "M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[6\] " "Pin M\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M[6] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 88 992 1168 104 "M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[5\] " "Pin M\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M[5] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 88 992 1168 104 "M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[4\] " "Pin M\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M[4] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 88 992 1168 104 "M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[3\] " "Pin M\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M[3] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 88 992 1168 104 "M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[2\] " "Pin M\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M[2] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 88 992 1168 104 "M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[1\] " "Pin M\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M[1] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 88 992 1168 104 "M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[7\] " "Pin AR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AR[7] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 608 264 440 624 "AR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[6\] " "Pin AR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AR[6] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 608 264 440 624 "AR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[5\] " "Pin AR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AR[5] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 608 264 440 624 "AR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[4\] " "Pin AR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AR[4] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 608 264 440 624 "AR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[3\] " "Pin AR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AR[3] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 608 264 440 624 "AR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[2\] " "Pin AR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AR[2] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 608 264 440 624 "AR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[1\] " "Pin AR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AR[1] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 608 264 440 624 "AR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[0\] " "Pin AR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AR[0] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 608 264 440 624 "AR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_B " "Pin RAM_B not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM_B } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 120 992 1168 136 "RAM_B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RJ_B " "Pin RJ_B not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RJ_B } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 280 992 1168 296 "RJ_B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RJ_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_B " "Pin ALU_B not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_B } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 312 992 1168 328 "ALU_B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_B " "Pin RS_B not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RS_B } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 248 992 1168 264 "RS_B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RS_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDDR1 " "Pin LDDR1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LDDR1 } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 168 992 1168 184 "LDDR1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDDR1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDDR2 " "Pin LDDR2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LDDR2 } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 184 992 1168 200 "LDDR2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDDR2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDRI " "Pin LDRI not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LDRI } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 152 992 1168 168 "LDRI" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDRI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW_B " "Pin SW_B not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW_B } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 104 992 1168 120 "SW_B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SFT_B " "Pin SFT_B not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SFT_B } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 296 992 1168 312 "SFT_B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SFT_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDR0 " "Pin LDR0 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LDR0 } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 208 328 504 224 "LDR0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDR0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDR1 " "Pin LDR1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LDR1 } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 224 328 504 240 "LDR1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDR1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDR2 " "Pin LDR2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LDR2 } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 240 328 504 256 "LDR2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDR2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0_B " "Pin R0_B not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R0_B } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 256 328 504 272 "R0_B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1_B " "Pin R1_B not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R1_B } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 272 328 504 288 "R1_B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2_B " "Pin R2_B not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R2_B } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 288 328 504 304 "R2_B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[7\] " "Pin ALU\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU[7] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 80 384 560 96 "ALU" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[6\] " "Pin ALU\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU[6] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 80 384 560 96 "ALU" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[5\] " "Pin ALU\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU[5] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 80 384 560 96 "ALU" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[4\] " "Pin ALU\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU[4] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 80 384 560 96 "ALU" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[3\] " "Pin ALU\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU[3] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 80 384 560 96 "ALU" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[2\] " "Pin ALU\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU[2] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 80 384 560 96 "ALU" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[1\] " "Pin ALU\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU[1] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 80 384 560 96 "ALU" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[0\] " "Pin ALU\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU[0] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 80 384 560 96 "ALU" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[7\] " "Pin DOUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DOUT[7] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 624 264 440 640 "DOUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DOUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[6\] " "Pin DOUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DOUT[6] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 624 264 440 640 "DOUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DOUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[5\] " "Pin DOUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DOUT[5] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 624 264 440 640 "DOUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DOUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[4\] " "Pin DOUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DOUT[4] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 624 264 440 640 "DOUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DOUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[3\] " "Pin DOUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DOUT[3] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 624 264 440 640 "DOUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DOUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[2\] " "Pin DOUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DOUT[2] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 624 264 440 640 "DOUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DOUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[1\] " "Pin DOUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DOUT[1] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 624 264 440 640 "DOUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DOUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[0\] " "Pin DOUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DOUT[0] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 624 264 440 640 "DOUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DOUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR1\[7\] " "Pin DR1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DR1[7] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 176 384 560 192 "DR1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DR1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR1\[6\] " "Pin DR1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DR1[6] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 176 384 560 192 "DR1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DR1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR1\[5\] " "Pin DR1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DR1[5] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 176 384 560 192 "DR1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DR1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR1\[4\] " "Pin DR1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DR1[4] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 176 384 560 192 "DR1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DR1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR1\[3\] " "Pin DR1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DR1[3] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 176 384 560 192 "DR1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DR1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR1\[2\] " "Pin DR1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DR1[2] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 176 384 560 192 "DR1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DR1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR1\[1\] " "Pin DR1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DR1[1] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 176 384 560 192 "DR1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DR1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR1\[0\] " "Pin DR1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DR1[0] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 176 384 560 192 "DR1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DR1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR2\[7\] " "Pin DR2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DR2[7] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 192 384 560 208 "DR2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DR2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR2\[6\] " "Pin DR2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DR2[6] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 192 384 560 208 "DR2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DR2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR2\[5\] " "Pin DR2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DR2[5] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 192 384 560 208 "DR2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DR2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR2\[4\] " "Pin DR2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DR2[4] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 192 384 560 208 "DR2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DR2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR2\[3\] " "Pin DR2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DR2[3] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 192 384 560 208 "DR2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DR2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR2\[2\] " "Pin DR2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DR2[2] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 192 384 560 208 "DR2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DR2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR2\[1\] " "Pin DR2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DR2[1] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 192 384 560 208 "DR2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DR2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR2\[0\] " "Pin DR2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DR2[0] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 192 384 560 208 "DR2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DR2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[7\] " "Pin PC\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[7] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 576 264 440 592 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[6\] " "Pin PC\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[6] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 576 264 440 592 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[5\] " "Pin PC\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[5] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 576 264 440 592 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[4\] " "Pin PC\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[4] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 576 264 440 592 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[3\] " "Pin PC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[3] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 576 264 440 592 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[2\] " "Pin PC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[2] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 576 264 440 592 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[1\] " "Pin PC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[1] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 576 264 440 592 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[0\] " "Pin PC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[0] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 576 264 440 592 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[7\] " "Pin R0\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R0[7] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 128 384 560 144 "R0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[6\] " "Pin R0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R0[6] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 128 384 560 144 "R0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[5\] " "Pin R0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R0[5] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 128 384 560 144 "R0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[4\] " "Pin R0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R0[4] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 128 384 560 144 "R0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[3\] " "Pin R0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R0[3] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 128 384 560 144 "R0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[2\] " "Pin R0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R0[2] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 128 384 560 144 "R0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[1\] " "Pin R0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R0[1] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 128 384 560 144 "R0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[0\] " "Pin R0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R0[0] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 128 384 560 144 "R0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[7\] " "Pin R1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R1[7] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 144 384 560 160 "R1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[6\] " "Pin R1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R1[6] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 144 384 560 160 "R1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[5\] " "Pin R1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R1[5] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 144 384 560 160 "R1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[4\] " "Pin R1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R1[4] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 144 384 560 160 "R1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[3\] " "Pin R1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R1[3] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 144 384 560 160 "R1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[2\] " "Pin R1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R1[2] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 144 384 560 160 "R1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[1\] " "Pin R1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R1[1] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 144 384 560 160 "R1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[0\] " "Pin R1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R1[0] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 144 384 560 160 "R1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[7\] " "Pin R2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R2[7] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 160 384 560 176 "R2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[6\] " "Pin R2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R2[6] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 160 384 560 176 "R2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[5\] " "Pin R2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R2[5] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 160 384 560 176 "R2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[4\] " "Pin R2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R2[4] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 160 384 560 176 "R2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[3\] " "Pin R2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R2[3] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 160 384 560 176 "R2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[2\] " "Pin R2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R2[2] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 160 384 560 176 "R2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[1\] " "Pin R2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R2[1] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 160 384 560 176 "R2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[0\] " "Pin R2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R2[0] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 160 384 560 176 "R2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SE\[6\] " "Pin SE\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SE[6] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 360 992 1168 376 "SE" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SE[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SE\[5\] " "Pin SE\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SE[5] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 360 992 1168 376 "SE" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SE[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SE\[4\] " "Pin SE\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SE[4] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 360 992 1168 376 "SE" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SE[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SE\[3\] " "Pin SE\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SE[3] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 360 992 1168 376 "SE" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SE[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SE\[2\] " "Pin SE\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SE[2] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 360 992 1168 376 "SE" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SE[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SE\[1\] " "Pin SE\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SE[1] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 360 992 1168 376 "SE" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SE[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546914538652 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1546914538652 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "69 " "TimeQuest Timing Analyzer is analyzing 69 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1546914539174 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "8-bit-cpu.sdc " "Synopsys Design Constraints File file not found: '8-bit-cpu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1546914539176 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1546914539176 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1546914539183 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1546914539184 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1546914539186 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "STEP:inst1\|inst  " "Automatically promoted node STEP:inst1\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1546914539228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "STEP:inst1\|inst1 " "Destination node STEP:inst1\|inst1" {  } { { "step.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/step.bdf" { { 288 600 664 368 "inst1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP:inst1|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546914539228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|ram_block1a6 " "Destination node uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_gqb1.tdf" "" { Text "F:/GitHub/Computer-composition-principle/db/altsyncram_gqb1.tdf" 160 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|q_a[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546914539228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|ram_block1a7 " "Destination node uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_gqb1.tdf" "" { Text "F:/GitHub/Computer-composition-principle/db/altsyncram_gqb1.tdf" 181 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|q_a[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546914539228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|ram_block1a8 " "Destination node uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_gqb1.tdf" "" { Text "F:/GitHub/Computer-composition-principle/db/altsyncram_gqb1.tdf" 202 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|q_a[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546914539228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|ram_block1a12 " "Destination node uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|ram_block1a12" {  } { { "db/altsyncram_gqb1.tdf" "" { Text "F:/GitHub/Computer-composition-principle/db/altsyncram_gqb1.tdf" 286 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|q_a[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 315 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546914539228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|ram_block1a13 " "Destination node uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|ram_block1a13" {  } { { "db/altsyncram_gqb1.tdf" "" { Text "F:/GitHub/Computer-composition-principle/db/altsyncram_gqb1.tdf" 307 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|q_a[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 316 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546914539228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|ram_block1a14 " "Destination node uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|ram_block1a14" {  } { { "db/altsyncram_gqb1.tdf" "" { Text "F:/GitHub/Computer-composition-principle/db/altsyncram_gqb1.tdf" 328 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|q_a[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 317 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546914539228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|ram_block1a15 " "Destination node uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|ram_block1a15" {  } { { "db/altsyncram_gqb1.tdf" "" { Text "F:/GitHub/Computer-composition-principle/db/altsyncram_gqb1.tdf" 349 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|q_a[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 318 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546914539228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|ram_block1a16 " "Destination node uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|ram_block1a16" {  } { { "db/altsyncram_gqb1.tdf" "" { Text "F:/GitHub/Computer-composition-principle/db/altsyncram_gqb1.tdf" 370 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|q_a[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 319 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546914539228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "STEP:inst1\|inst5~0 " "Destination node STEP:inst1\|inst5~0" {  } { { "step.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/step.bdf" { { 192 456 520 272 "inst5" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP:inst1|inst5~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 1043 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546914539228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1546914539228 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1546914539228 ""}  } { { "step.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/step.bdf" { { 288 456 520 368 "inst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP:inst1|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546914539228 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU_MD:inst7\|inst10  " "Automatically promoted node ALU_MD:inst7\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1546914539229 ""}  } { { "ALU_MD.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/ALU_MD.bdf" { { 312 456 520 360 "inst10" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_MD:inst7|inst10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 435 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546914539229 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU_MD:inst7\|inst11  " "Automatically promoted node ALU_MD:inst7\|inst11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1546914539230 ""}  } { { "ALU_MD.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/ALU_MD.bdf" { { 360 456 520 408 "inst11" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_MD:inst7|inst11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 436 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546914539230 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU_MD:inst7\|REG0_2:inst2\|inst3  " "Automatically promoted node ALU_MD:inst7\|REG0_2:inst2\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1546914539230 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 208 440 504 256 "inst3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_MD:inst7|REG0_2:inst2|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 379 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546914539230 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU_MD:inst7\|REG0_2:inst2\|inst4  " "Automatically promoted node ALU_MD:inst7\|REG0_2:inst2\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1546914539230 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 304 440 504 352 "inst4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_MD:inst7|REG0_2:inst2|inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 380 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546914539230 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU_MD:inst7\|REG0_2:inst2\|inst5  " "Automatically promoted node ALU_MD:inst7\|REG0_2:inst2\|inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1546914539230 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 400 440 504 448 "inst5" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_MD:inst7|REG0_2:inst2|inst5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 381 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546914539230 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REGS_MD:inst4\|inst4  " "Automatically promoted node REGS_MD:inst4\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1546914539230 ""}  } { { "REGS_MD.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REGS_MD.bdf" { { 232 152 216 280 "inst4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGS_MD:inst4|inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546914539230 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REGS_MD:inst4\|inst6  " "Automatically promoted node REGS_MD:inst4\|inst6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1546914539231 ""}  } { { "REGS_MD.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REGS_MD.bdf" { { 136 480 544 184 "inst6" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGS_MD:inst4|inst6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546914539231 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REGS_MD:inst4\|inst9  " "Automatically promoted node REGS_MD:inst4\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1546914539231 ""}  } { { "REGS_MD.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REGS_MD.bdf" { { 296 816 880 344 "inst9" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGS_MD:inst4|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546914539231 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REGS_MD:inst4\|inst7  " "Automatically promoted node REGS_MD:inst4\|inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1546914539231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\] " "Destination node REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 453 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546914539231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[0\] " "Destination node REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[0\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 454 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546914539231 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1546914539231 ""}  } { { "REGS_MD.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REGS_MD.bdf" { { 272 480 544 320 "inst7" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGS_MD:inst4|inst7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546914539231 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "STEP:inst1\|inst2  " "Automatically promoted node STEP:inst1\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1546914539232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "STEP:inst1\|inst3 " "Destination node STEP:inst1\|inst3" {  } { { "step.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/step.bdf" { { 288 872 936 368 "inst3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP:inst1|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546914539232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "STEP:inst1\|inst5~0 " "Destination node STEP:inst1\|inst5~0" {  } { { "step.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/step.bdf" { { 192 456 520 272 "inst5" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP:inst1|inst5~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 1043 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546914539232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uI_C:inst11\|inst~0 " "Destination node uPC:inst6\|uI_C:inst11\|inst~0" {  } { { "uI_C.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/uI_C.bdf" { { 200 416 464 264 "inst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uI_C:inst11|inst~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 1056 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546914539232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "STEP:inst1\|inst5~1 " "Destination node STEP:inst1\|inst5~1" {  } { { "step.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/step.bdf" { { 192 456 520 272 "inst5" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP:inst1|inst5~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 1059 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546914539232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uI_C:inst11\|inst10~1 " "Destination node uPC:inst6\|uI_C:inst11\|inst10~1" {  } { { "uI_C.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/uI_C.bdf" { { 88 608 656 152 "inst10" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uI_C:inst11|inst10~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 1062 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546914539232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uI_C:inst11\|inst9~0 " "Destination node uPC:inst6\|uI_C:inst11\|inst9~0" {  } { { "uI_C.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/uI_C.bdf" { { 88 752 800 152 "inst9" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uI_C:inst11|inst9~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 1065 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546914539232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T3~output " "Destination node T3~output" {  } { { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 456 352 528 472 "T3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T3~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 1414 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546914539232 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1546914539232 ""}  } { { "step.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/step.bdf" { { 288 728 792 368 "inst2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP:inst1|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546914539232 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "STEP:inst1\|inst4  " "Automatically promoted node STEP:inst1\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1546914539233 ""}  } { { "step.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/step.bdf" { { 304 344 408 352 "inst4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP:inst1|inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546914539233 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST~input (placed in PIN Y13 (DIFFIO_B26n, DQS4B/CQ5B,DPCLK4)) " "Automatically promoted node RST~input (placed in PIN Y13 (DIFFIO_B26n, DQS4B/CQ5B,DPCLK4))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1546914539233 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uA_reg:inst9\|inst3~2 " "Destination node uPC:inst6\|uA_reg:inst9\|inst3~2" {  } { { "uA_reg.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/uA_reg.bdf" { { 176 584 648 256 "inst3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uA_reg:inst9|inst3~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 475 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546914539233 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uA_reg:inst9\|inst1~2 " "Destination node uPC:inst6\|uA_reg:inst9\|inst1~2" {  } { { "uA_reg.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/uA_reg.bdf" { { 176 312 376 256 "inst1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uA_reg:inst9|inst1~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 480 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546914539233 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uA_reg:inst9\|inst5~2 " "Destination node uPC:inst6\|uA_reg:inst9\|inst5~2" {  } { { "uA_reg.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/uA_reg.bdf" { { 176 872 936 256 "inst5" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uA_reg:inst9|inst5~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 485 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546914539233 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uA_reg:inst9\|inst4~2 " "Destination node uPC:inst6\|uA_reg:inst9\|inst4~2" {  } { { "uA_reg.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/uA_reg.bdf" { { 176 728 792 256 "inst4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uA_reg:inst9|inst4~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 490 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546914539233 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uA_reg:inst9\|inst~2 " "Destination node uPC:inst6\|uA_reg:inst9\|inst~2" {  } { { "uA_reg.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/uA_reg.bdf" { { 176 168 232 256 "inst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uA_reg:inst9|inst~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 495 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546914539233 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uA_reg:inst9\|inst3~0 " "Destination node uPC:inst6\|uA_reg:inst9\|inst3~0" {  } { { "uA_reg.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/uA_reg.bdf" { { 176 584 648 256 "inst3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uA_reg:inst9|inst3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 473 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546914539233 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uA_reg:inst9\|inst1~0 " "Destination node uPC:inst6\|uA_reg:inst9\|inst1~0" {  } { { "uA_reg.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/uA_reg.bdf" { { 176 312 376 256 "inst1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uA_reg:inst9|inst1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 478 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546914539233 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uA_reg:inst9\|inst5~0 " "Destination node uPC:inst6\|uA_reg:inst9\|inst5~0" {  } { { "uA_reg.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/uA_reg.bdf" { { 176 872 936 256 "inst5" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uA_reg:inst9|inst5~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 483 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546914539233 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uA_reg:inst9\|inst4~0 " "Destination node uPC:inst6\|uA_reg:inst9\|inst4~0" {  } { { "uA_reg.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/uA_reg.bdf" { { 176 728 792 256 "inst4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uA_reg:inst9|inst4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 488 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546914539233 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uA_reg:inst9\|inst~0 " "Destination node uPC:inst6\|uA_reg:inst9\|inst~0" {  } { { "uA_reg.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/uA_reg.bdf" { { 176 168 232 256 "inst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uA_reg:inst9|inst~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 493 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546914539233 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1546914539233 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1546914539233 ""}  } { { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 152 568 736 168 "RST" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RST~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 1561 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546914539233 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1546914539762 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1546914539764 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1546914539764 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1546914539765 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1546914539767 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1546914539768 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1546914539768 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1546914539769 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1546914539770 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1546914539771 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1546914539771 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "154 unused 2.5V 0 154 0 " "Number of I/O pins in group: 154 (unused VREF, 2.5V VCCIO, 0 input, 154 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1546914539780 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1546914539780 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1546914539780 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 30 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1546914539781 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 40 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1546914539781 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 40 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1546914539781 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 6 37 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1546914539781 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 1 41 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1546914539781 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 4 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1546914539781 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 43 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1546914539781 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 5 38 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1546914539781 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1546914539781 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1546914539781 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546914539915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1546914542464 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546914542992 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1546914543010 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1546914550963 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546914550964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1546914551822 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X55_Y10 X65_Y20 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X55_Y10 to location X65_Y20" {  } { { "loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X55_Y10 to location X65_Y20"} { { 11 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X55_Y10 to location X65_Y20"} 55 10 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1546914554535 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1546914554535 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546914558858 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1546914558861 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1546914558861 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.50 " "Total time spent on timing analysis during the Fitter is 2.50 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1546914558890 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1546914558933 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1546914559531 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1546914559567 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1546914560151 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546914560905 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/GitHub/Computer-composition-principle/output_files/8-bit-cpu.fit.smsg " "Generated suppressed messages file F:/GitHub/Computer-composition-principle/output_files/8-bit-cpu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1546914561886 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5342 " "Peak virtual memory: 5342 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1546914562405 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 08 10:29:22 2019 " "Processing ended: Tue Jan 08 10:29:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1546914562405 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1546914562405 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1546914562405 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1546914562405 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1546914563606 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1546914563606 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 08 10:29:23 2019 " "Processing started: Tue Jan 08 10:29:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1546914563606 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1546914563606 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off 8-bit-cpu -c 8-bit-cpu " "Command: quartus_asm --read_settings_files=off --write_settings_files=off 8-bit-cpu -c 8-bit-cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1546914563607 ""}
{ "Warning" "WCPT_ASSEMBLER_DISABLED_IN_EVAL_MODE" "" "Can't generate programming files because you are currently using the Quartus II software in Evaluation Mode" {  } {  } 0 292011 "Can't generate programming files because you are currently using the Quartus II software in Evaluation Mode" 0 0 "Assembler" 0 -1 1546914563797 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4545 " "Peak virtual memory: 4545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1546914563973 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 08 10:29:23 2019 " "Processing ended: Tue Jan 08 10:29:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1546914563973 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1546914563973 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1546914563973 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1546914563973 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1546914564651 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1546914565365 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1546914565366 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 08 10:29:24 2019 " "Processing started: Tue Jan 08 10:29:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1546914565366 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1546914565366 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta 8-bit-cpu -c 8-bit-cpu " "Command: quartus_sta 8-bit-cpu -c 8-bit-cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1546914565366 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1546914565505 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1546914565706 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1546914565779 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1546914565779 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "69 " "TimeQuest Timing Analyzer is analyzing 69 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1546914566104 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "8-bit-cpu.sdc " "Synopsys Design Constraints File file not found: '8-bit-cpu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1546914566156 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1546914566157 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name STEP:inst1\|inst STEP:inst1\|inst " "create_clock -period 1.000 -name STEP:inst1\|inst STEP:inst1\|inst" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1546914566160 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name STEP:inst1\|inst2 STEP:inst1\|inst2 " "create_clock -period 1.000 -name STEP:inst1\|inst2 STEP:inst1\|inst2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1546914566160 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1546914566160 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name STEP:inst1\|inst1 STEP:inst1\|inst1 " "create_clock -period 1.000 -name STEP:inst1\|inst1 STEP:inst1\|inst1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1546914566160 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name STEP:inst1\|inst3 STEP:inst1\|inst3 " "create_clock -period 1.000 -name STEP:inst1\|inst3 STEP:inst1\|inst3" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1546914566160 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1546914566160 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1546914566461 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1546914566464 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1546914566466 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1546914566477 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1546914566539 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1546914566539 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.970 " "Worst-case setup slack is -15.970" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914566542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914566542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.970      -863.231 STEP:inst1\|inst1  " "  -15.970      -863.231 STEP:inst1\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914566542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.906       -46.429 STEP:inst1\|inst  " "  -15.906       -46.429 STEP:inst1\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914566542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.648       -97.170 STEP:inst1\|inst3  " "  -12.648       -97.170 STEP:inst1\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914566542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.479       -31.593 STEP:inst1\|inst2  " "   -5.479       -31.593 STEP:inst1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914566542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.158        -0.158 CLK  " "   -0.158        -0.158 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914566542 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546914566542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.213 " "Worst-case hold slack is -2.213" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914566553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914566553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.213        -2.213 STEP:inst1\|inst  " "   -2.213        -2.213 STEP:inst1\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914566553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.711        -1.919 CLK  " "   -0.711        -1.919 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914566553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.758         0.000 STEP:inst1\|inst3  " "    0.758         0.000 STEP:inst1\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914566553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.929         0.000 STEP:inst1\|inst1  " "    0.929         0.000 STEP:inst1\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914566553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.156         0.000 STEP:inst1\|inst2  " "    5.156         0.000 STEP:inst1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914566553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546914566553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -13.760 " "Worst-case recovery slack is -13.760" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914566559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914566559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.760       -41.369 STEP:inst1\|inst2  " "  -13.760       -41.369 STEP:inst1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914566559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546914566559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.351 " "Worst-case removal slack is -1.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914566564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914566564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.351        -2.265 STEP:inst1\|inst2  " "   -1.351        -2.265 STEP:inst1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914566564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546914566564 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914566566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914566566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201       -16.005 STEP:inst1\|inst  " "   -3.201       -16.005 STEP:inst1\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914566566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -10.435 CLK  " "   -3.000       -10.435 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914566566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -11.896 STEP:inst1\|inst3  " "   -1.487       -11.896 STEP:inst1\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914566566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -8.922 STEP:inst1\|inst2  " "   -1.487        -8.922 STEP:inst1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914566566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199         0.000 STEP:inst1\|inst1  " "    0.199         0.000 STEP:inst1\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914566566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546914566566 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1546914567054 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1546914567080 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1546914568068 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1546914568204 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1546914568227 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1546914568227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.953 " "Worst-case setup slack is -14.953" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914568233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914568233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.953      -816.780 STEP:inst1\|inst1  " "  -14.953      -816.780 STEP:inst1\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914568233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.748       -42.860 STEP:inst1\|inst  " "  -14.748       -42.860 STEP:inst1\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914568233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.821       -90.477 STEP:inst1\|inst3  " "  -11.821       -90.477 STEP:inst1\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914568233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.986       -28.670 STEP:inst1\|inst2  " "   -4.986       -28.670 STEP:inst1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914568233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086         0.000 CLK  " "    0.086         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914568233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546914568233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.938 " "Worst-case hold slack is -1.938" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914568246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914568246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.938        -1.938 STEP:inst1\|inst  " "   -1.938        -1.938 STEP:inst1\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914568246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.674        -1.719 CLK  " "   -0.674        -1.719 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914568246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.703         0.000 STEP:inst1\|inst3  " "    0.703         0.000 STEP:inst1\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914568246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.066         0.000 STEP:inst1\|inst1  " "    1.066         0.000 STEP:inst1\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914568246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.677         0.000 STEP:inst1\|inst2  " "    4.677         0.000 STEP:inst1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914568246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546914568246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -12.705 " "Worst-case recovery slack is -12.705" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914568256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914568256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.705       -37.996 STEP:inst1\|inst2  " "  -12.705       -37.996 STEP:inst1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914568256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546914568256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.212 " "Worst-case removal slack is -1.212" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914568267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914568267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.212        -1.700 STEP:inst1\|inst2  " "   -1.212        -1.700 STEP:inst1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914568267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546914568267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914568275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914568275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201       -16.005 STEP:inst1\|inst  " "   -3.201       -16.005 STEP:inst1\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914568275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -10.880 CLK  " "   -3.000       -10.880 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914568275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -11.896 STEP:inst1\|inst3  " "   -1.487       -11.896 STEP:inst1\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914568275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -8.922 STEP:inst1\|inst2  " "   -1.487        -8.922 STEP:inst1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914568275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.037        -0.147 STEP:inst1\|inst1  " "   -0.037        -0.147 STEP:inst1\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914568275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546914568275 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1546914568862 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1546914569130 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1546914569139 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1546914569139 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.416 " "Worst-case setup slack is -6.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914569150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914569150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.416      -332.368 STEP:inst1\|inst1  " "   -6.416      -332.368 STEP:inst1\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914569150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.211       -17.212 STEP:inst1\|inst  " "   -6.211       -17.212 STEP:inst1\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914569150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.800       -36.018 STEP:inst1\|inst3  " "   -4.800       -36.018 STEP:inst1\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914569150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.668        -9.452 STEP:inst1\|inst2  " "   -1.668        -9.452 STEP:inst1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914569150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.248        -0.248 CLK  " "   -0.248        -0.248 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914569150 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546914569150 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.186 " "Worst-case hold slack is -1.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914569169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914569169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.186        -1.186 STEP:inst1\|inst  " "   -1.186        -1.186 STEP:inst1\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914569169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.329        -1.087 CLK  " "   -0.329        -1.087 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914569169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305         0.000 STEP:inst1\|inst3  " "    0.305         0.000 STEP:inst1\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914569169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376         0.000 STEP:inst1\|inst1  " "    0.376         0.000 STEP:inst1\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914569169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.983         0.000 STEP:inst1\|inst2  " "    1.983         0.000 STEP:inst1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914569169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546914569169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.196 " "Worst-case recovery slack is -5.196" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914569183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914569183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.196       -17.135 STEP:inst1\|inst2  " "   -5.196       -17.135 STEP:inst1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914569183 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546914569183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.729 " "Worst-case removal slack is -0.729" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914569199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914569199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.729        -2.009 STEP:inst1\|inst2  " "   -0.729        -2.009 STEP:inst1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914569199 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546914569199 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914569210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914569210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -9.177 CLK  " "   -3.000        -9.177 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914569210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -8.000 STEP:inst1\|inst3  " "   -1.000        -8.000 STEP:inst1\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914569210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -6.000 STEP:inst1\|inst2  " "   -1.000        -6.000 STEP:inst1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914569210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -5.000 STEP:inst1\|inst  " "   -1.000        -5.000 STEP:inst1\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914569210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234         0.000 STEP:inst1\|inst1  " "    0.234         0.000 STEP:inst1\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1546914569210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1546914569210 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1546914570243 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1546914570243 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1546914570461 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 08 10:29:30 2019 " "Processing ended: Tue Jan 08 10:29:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1546914570461 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1546914570461 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1546914570461 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1546914570461 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1546914571749 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1546914571750 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 08 10:29:31 2019 " "Processing started: Tue Jan 08 10:29:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1546914571750 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1546914571750 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off 8-bit-cpu -c 8-bit-cpu " "Command: quartus_eda --read_settings_files=off --write_settings_files=off 8-bit-cpu -c 8-bit-cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1546914571750 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "8-bit-cpu.vo F:/GitHub/Computer-composition-principle/simulation/modelsim/ simulation " "Generated file 8-bit-cpu.vo in folder \"F:/GitHub/Computer-composition-principle/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1546914572359 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4551 " "Peak virtual memory: 4551 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1546914572415 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 08 10:29:32 2019 " "Processing ended: Tue Jan 08 10:29:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1546914572415 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1546914572415 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1546914572415 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1546914572415 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 96 s " "Quartus II Full Compilation was successful. 0 errors, 96 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1546914573090 ""}
