

================================================================
== Vivado HLS Report for 'dut_max_pool'
================================================================
* Date:           Fri Dec  9 16:58:21 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        mlp_base.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.10|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  7796|  39710|  7796|  39710|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+------+-------+------------+-----------+-----------+--------+----------+
        |                          |    Latency   |  Iteration |  Initiation Interval  |  Trip  |          |
        |         Loop Name        |  min |  max  |   Latency  |  achieved |   target  |  Count | Pipelined|
        +--------------------------+------+-------+------------+-----------+-----------+--------+----------+
        |- LOOP_MAX_POOL_0         |  3072|   3072|           1|          -|          -|    3072|    no    |
        |- LOOP_MAX_POOL_1         |  4722|  36636| 787 ~ 6106 |          -|          -|       6|    no    |
        | + LOOP_MAX_POOL_2        |   785|   6104|  157 ~ 436 |          -|          -| 5 ~ 14 |    no    |
        |  ++ LOOP_MAX_POOL_3      |   155|    434|          31|          -|          -| 5 ~ 14 |    no    |
        |   +++ LOOP_MAX_POOL_4    |    28|     28|          14|          -|          -|       2|    no    |
        |    ++++ LOOP_MAX_POOL_5  |    12|     12|           6|          -|          -|       2|    no    |
        +--------------------------+------+-------+------------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 13
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond3)
	3  / (exitcond3)
3 --> 
	4  / (!exitcond7)
4 --> 
	5  / (!exitcond4)
	3  / (exitcond4)
5 --> 
	6  / (!exitcond2)
	4  / (exitcond2)
6 --> 
	7  / true
7 --> 
	8  / (!exitcond1)
	5  / (exitcond1)
8 --> 
	9  / (!exitcond)
	7  / (exitcond)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	8  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: I_read [1/1] 1.04ns
:0  %I_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %I)

ST_1: O [1/1] 0.00ns
:1  %O = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %I_read, i32 1, i32 4)

ST_1: O_cast10_cast1 [1/1] 0.00ns
:2  %O_cast10_cast1 = zext i4 %O to i11

ST_1: O_cast10_cast [1/1] 0.00ns
:3  %O_cast10_cast = zext i4 %O to i7

ST_1: stg_18 [1/1] 1.57ns
:4  br label %1


 <State 2>: 2.71ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i12 [ 0, %0 ], [ %i_2, %2 ]

ST_2: exitcond3 [1/1] 2.14ns
:1  %exitcond3 = icmp eq i12 %i, -1024

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3072, i64 3072, i64 3072)

ST_2: i_2 [1/1] 1.84ns
:3  %i_2 = add i12 %i, 1

ST_2: stg_23 [1/1] 0.00ns
:4  br i1 %exitcond3, label %.preheader.preheader, label %2

ST_2: stg_24 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str2) nounwind

ST_2: tmp_s [1/1] 0.00ns
:1  %tmp_s = zext i12 %i to i64

ST_2: output_addr [1/1] 0.00ns
:2  %output_addr = getelementptr [4704 x float]* %output_r, i64 0, i64 %tmp_s

ST_2: stg_27 [1/1] 2.71ns
:3  store float 0.000000e+00, float* %output_addr, align 4

ST_2: stg_28 [1/1] 0.00ns
:4  br label %1

ST_2: I_cast2 [1/1] 0.00ns
.preheader.preheader:0  %I_cast2 = zext i6 %I_read to i8

ST_2: I_cast [1/1] 0.00ns
.preheader.preheader:1  %I_cast = zext i6 %I_read to i13

ST_2: stg_31 [1/1] 1.57ns
.preheader.preheader:2  br label %.preheader


 <State 3>: 1.72ns
ST_3: m [1/1] 0.00ns
.preheader:0  %m = phi i3 [ %m_1, %14 ], [ 0, %.preheader.preheader ]

ST_3: phi_mul [1/1] 0.00ns
.preheader:1  %phi_mul = phi i8 [ %next_mul, %14 ], [ 0, %.preheader.preheader ]

ST_3: next_mul [1/1] 1.72ns
.preheader:2  %next_mul = add i8 %phi_mul, %I_cast2

ST_3: m_cast7_cast [1/1] 0.00ns
.preheader:3  %m_cast7_cast = zext i3 %m to i7

ST_3: exitcond7 [1/1] 1.62ns
.preheader:4  %exitcond7 = icmp eq i3 %m, -2

ST_3: empty_21 [1/1] 0.00ns
.preheader:5  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

ST_3: m_1 [1/1] 0.80ns
.preheader:6  %m_1 = add i3 %m, 1

ST_3: stg_39 [1/1] 0.00ns
.preheader:7  br i1 %exitcond7, label %15, label %3

ST_3: stg_40 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str3) nounwind

ST_3: tmp_8 [1/1] 0.00ns
:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str3)

ST_3: tmp_2 [1/1] 1.40ns
:2  %tmp_2 = mul i7 %O_cast10_cast, %m_cast7_cast

ST_3: stg_43 [1/1] 1.57ns
:3  br label %4

ST_3: stg_44 [1/1] 0.00ns
:0  ret void


 <State 4>: 1.88ns
ST_4: x [1/1] 0.00ns
:0  %x = phi i4 [ 0, %3 ], [ %x_2, %13 ]

ST_4: x_cast6 [1/1] 0.00ns
:1  %x_cast6 = zext i4 %x to i11

ST_4: empty_22 [1/1] 0.00ns
:2  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 14, i64 0)

ST_4: exitcond4 [1/1] 1.88ns
:3  %exitcond4 = icmp eq i4 %x, %O

ST_4: x_2 [1/1] 0.80ns
:4  %x_2 = add i4 %x, 1

ST_4: stg_50 [1/1] 0.00ns
:5  br i1 %exitcond4, label %14, label %5

ST_4: stg_51 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str4) nounwind

ST_4: tmp_9 [1/1] 0.00ns
:1  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str4)

ST_4: tmp_5 [1/1] 0.00ns
:2  %tmp_5 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %x, i1 false)

ST_4: tmp_5_cast [1/1] 0.00ns
:3  %tmp_5_cast = zext i5 %tmp_5 to i13

ST_4: stg_55 [1/1] 1.57ns
:4  br label %6

ST_4: empty_29 [1/1] 0.00ns
:0  %empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str3, i32 %tmp_8)

ST_4: stg_57 [1/1] 0.00ns
:1  br label %.preheader


 <State 5>: 8.10ns
ST_5: y [1/1] 0.00ns
:0  %y = phi i4 [ 0, %5 ], [ %y_2, %12 ]

ST_5: y_cast5 [1/1] 0.00ns
:1  %y_cast5 = zext i4 %y to i7

ST_5: exitcond2 [1/1] 1.88ns
:2  %exitcond2 = icmp eq i4 %y, %O

ST_5: empty_23 [1/1] 0.00ns
:3  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 14, i64 0)

ST_5: y_2 [1/1] 0.80ns
:4  %y_2 = add i4 %y, 1

ST_5: stg_63 [1/1] 0.00ns
:5  br i1 %exitcond2, label %13, label %7

ST_5: tmp [1/1] 1.72ns
:2  %tmp = add i7 %tmp_2, %y_cast5

ST_5: tmp_cast_cast [1/1] 0.00ns
:3  %tmp_cast_cast = zext i7 %tmp to i11

ST_5: tmp4 [1/1] 6.38ns
:4  %tmp4 = mul i11 %O_cast10_cast1, %tmp_cast_cast

ST_5: empty_28 [1/1] 0.00ns
:0  %empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str4, i32 %tmp_9)

ST_5: stg_68 [1/1] 0.00ns
:1  br label %4


 <State 6>: 1.84ns
ST_6: stg_69 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str5) nounwind

ST_6: tmp_10 [1/1] 0.00ns
:1  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str5)

ST_6: o_index [1/1] 1.84ns
:5  %o_index = add i11 %x_cast6, %tmp4

ST_6: tmp_6 [1/1] 0.00ns
:6  %tmp_6 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %y, i1 false)

ST_6: tmp_6_cast [1/1] 0.00ns
:7  %tmp_6_cast = zext i5 %tmp_6 to i8

ST_6: stg_74 [1/1] 1.57ns
:8  br label %8


 <State 7>: 2.71ns
ST_7: max [1/1] 0.00ns
:0  %max = phi float [ 0x3810000000000000, %7 ], [ %max_1, %11 ]

ST_7: c [1/1] 0.00ns
:1  %c = phi i2 [ 0, %7 ], [ %c_2, %11 ]

ST_7: c_cast4 [1/1] 0.00ns
:2  %c_cast4 = zext i2 %c to i13

ST_7: exitcond1 [1/1] 1.36ns
:3  %exitcond1 = icmp eq i2 %c, -2

ST_7: empty_24 [1/1] 0.00ns
:4  %empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

ST_7: c_2 [1/1] 0.80ns
:5  %c_2 = add i2 %c, 1

ST_7: stg_81 [1/1] 0.00ns
:6  br i1 %exitcond1, label %12, label %9

ST_7: stg_82 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str6) nounwind

ST_7: tmp_11 [1/1] 0.00ns
:1  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str6)

ST_7: stg_84 [1/1] 1.57ns
:2  br label %10

ST_7: tmp_7 [1/1] 0.00ns
:0  %tmp_7 = zext i11 %o_index to i64

ST_7: output_addr_1 [1/1] 0.00ns
:1  %output_addr_1 = getelementptr [4704 x float]* %output_r, i64 0, i64 %tmp_7

ST_7: stg_87 [1/1] 2.71ns
:2  store float %max, float* %output_addr_1, align 4

ST_7: empty_27 [1/1] 0.00ns
:3  %empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str5, i32 %tmp_10)

ST_7: stg_89 [1/1] 0.00ns
:4  br label %6


 <State 8>: 2.62ns
ST_8: max_1 [1/1] 0.00ns
:0  %max_1 = phi float [ %max, %9 ], [ %max_2, %._crit_edge ]

ST_8: r [1/1] 0.00ns
:1  %r = phi i2 [ 0, %9 ], [ %r_1, %._crit_edge ]

ST_8: r_cast3 [1/1] 0.00ns
:2  %r_cast3 = zext i2 %r to i8

ST_8: exitcond [1/1] 1.36ns
:3  %exitcond = icmp eq i2 %r, -2

ST_8: empty_25 [1/1] 0.00ns
:4  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

ST_8: r_1 [1/1] 0.80ns
:5  %r_1 = add i2 %r, 1

ST_8: stg_96 [1/1] 0.00ns
:6  br i1 %exitcond, label %11, label %._crit_edge

ST_8: tmp1 [1/1] 1.31ns
._crit_edge:1  %tmp1 = add i8 %r_cast3, %phi_mul

ST_8: tmp5 [1/1] 1.31ns
._crit_edge:2  %tmp5 = add i8 %tmp_6_cast, %tmp1

ST_8: empty_26 [1/1] 0.00ns
:0  %empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str6, i32 %tmp_11)

ST_8: stg_100 [1/1] 0.00ns
:1  br label %8


 <State 9>: 6.38ns
ST_9: tmp5_cast [1/1] 0.00ns
._crit_edge:3  %tmp5_cast = zext i8 %tmp5 to i13

ST_9: tmp6 [1/1] 6.38ns
._crit_edge:4  %tmp6 = mul i13 %I_cast, %tmp5_cast


 <State 10>: 6.17ns
ST_10: tmp2 [1/1] 1.73ns
._crit_edge:5  %tmp2 = add i13 %tmp6, %tmp_5_cast

ST_10: i_index [1/1] 1.73ns
._crit_edge:6  %i_index = add i13 %c_cast4, %tmp2

ST_10: tmp_1 [1/1] 0.00ns
._crit_edge:7  %tmp_1 = zext i13 %i_index to i64

ST_10: input_addr [1/1] 0.00ns
._crit_edge:8  %input_addr = getelementptr [4704 x float]* %input_r, i64 0, i64 %tmp_1

ST_10: input_load [2/2] 2.71ns
._crit_edge:9  %input_load = load float* %input_addr, align 4


 <State 11>: 2.71ns
ST_11: input_load [1/2] 2.71ns
._crit_edge:9  %input_load = load float* %input_addr, align 4


 <State 12>: 6.79ns
ST_12: tmp_26 [1/1] 6.79ns
._crit_edge:23  %tmp_26 = fcmp ogt float %input_load, %max_1


 <State 13>: 5.13ns
ST_13: stg_110 [1/1] 0.00ns
._crit_edge:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str7) nounwind

ST_13: input_load_to_int [1/1] 0.00ns
._crit_edge:10  %input_load_to_int = bitcast float %input_load to i32

ST_13: tmp_19 [1/1] 0.00ns
._crit_edge:11  %tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %input_load_to_int, i32 23, i32 30)

ST_13: tmp_20 [1/1] 0.00ns
._crit_edge:12  %tmp_20 = trunc i32 %input_load_to_int to i23

ST_13: max_1_to_int [1/1] 0.00ns
._crit_edge:13  %max_1_to_int = bitcast float %max_1 to i32

ST_13: tmp_21 [1/1] 0.00ns
._crit_edge:14  %tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %max_1_to_int, i32 23, i32 30)

ST_13: tmp_22 [1/1] 0.00ns
._crit_edge:15  %tmp_22 = trunc i32 %max_1_to_int to i23

ST_13: notlhs [1/1] 2.00ns
._crit_edge:16  %notlhs = icmp ne i8 %tmp_19, -1

ST_13: notrhs [1/1] 2.39ns
._crit_edge:17  %notrhs = icmp eq i23 %tmp_20, 0

ST_13: tmp_23 [1/1] 0.00ns (grouped into LUT with out node tmp_27)
._crit_edge:18  %tmp_23 = or i1 %notrhs, %notlhs

ST_13: notlhs3 [1/1] 2.00ns
._crit_edge:19  %notlhs3 = icmp ne i8 %tmp_21, -1

ST_13: notrhs4 [1/1] 2.39ns
._crit_edge:20  %notrhs4 = icmp eq i23 %tmp_22, 0

ST_13: tmp_24 [1/1] 0.00ns (grouped into LUT with out node tmp_27)
._crit_edge:21  %tmp_24 = or i1 %notrhs4, %notlhs3

ST_13: tmp_25 [1/1] 0.00ns (grouped into LUT with out node tmp_27)
._crit_edge:22  %tmp_25 = and i1 %tmp_23, %tmp_24

ST_13: tmp_27 [1/1] 1.37ns (out node of the LUT)
._crit_edge:24  %tmp_27 = and i1 %tmp_25, %tmp_26

ST_13: max_2 [1/1] 1.37ns (out node of the LUT)
._crit_edge:25  %max_2 = select i1 %tmp_27, float %input_load, float %max_1

ST_13: stg_126 [1/1] 0.00ns
._crit_edge:26  br label %10



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
