Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Aug 22 16:17:21 2023
| Host         : DESKTOP-VRG3I02 running 64-bit major release  (build 9200)
| Command      : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
| Design       : design_1_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 2          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/crrs_filter_0/inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/mic_clk/ff1out[6]_i_1 is driving clock pin of 77 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/crrs_filter_0/inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/crrs/ff1_reg[29][0]_srl30___inst_crrs_filter_v1_0_S00_AXI_inst_top_ip_crrs_ff1_reg_r_28, design_1_i/crrs_filter_0/inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/crrs/ff1_reg[29][1]_srl30___inst_crrs_filter_v1_0_S00_AXI_inst_top_ip_crrs_ff1_reg_r_28, design_1_i/crrs_filter_0/inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/crrs/ff1_reg[30][0]_inst_crrs_filter_v1_0_S00_AXI_inst_top_ip_crrs_ff1_reg_r_29, design_1_i/crrs_filter_0/inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/crrs/ff1_reg[30][1]_inst_crrs_filter_v1_0_S00_AXI_inst_top_ip_crrs_ff1_reg_r_29, design_1_i/crrs_filter_0/inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/crrs/ff1_reg[31][0], design_1_i/crrs_filter_0/inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/crrs/ff1_reg[31][1], design_1_i/crrs_filter_0/inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/crrs/ff1_reg_r, design_1_i/crrs_filter_0/inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/crrs/ff1_reg_r_0, design_1_i/crrs_filter_0/inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/crrs/ff1_reg_r_1, design_1_i/crrs_filter_0/inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/crrs/ff1_reg_r_10, design_1_i/crrs_filter_0/inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/crrs/ff1_reg_r_11, design_1_i/crrs_filter_0/inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/crrs/ff1_reg_r_12, design_1_i/crrs_filter_0/inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/crrs/ff1_reg_r_13, design_1_i/crrs_filter_0/inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/crrs/ff1_reg_r_14, design_1_i/crrs_filter_0/inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/crrs/ff1_reg_r_15 (the first 15 of 77 listed)
Related violations: <none>

PLHOLDVIO-2#2 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/crrs_filter_0/inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/mic_clk/i_rep[13]_i_3 is driving clock pin of 47 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/crrs_filter_0/inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/pdmrom/i_reg[0], design_1_i/crrs_filter_0/inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/pdmrom/i_reg[10], design_1_i/crrs_filter_0/inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/pdmrom/i_reg[11], design_1_i/crrs_filter_0/inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/pdmrom/i_reg[12], design_1_i/crrs_filter_0/inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/pdmrom/i_reg[13], design_1_i/crrs_filter_0/inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/pdmrom/i_reg[14], design_1_i/crrs_filter_0/inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/pdmrom/i_reg[15], design_1_i/crrs_filter_0/inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/pdmrom/i_reg[16], design_1_i/crrs_filter_0/inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/pdmrom/i_reg[17], design_1_i/crrs_filter_0/inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/pdmrom/i_reg[18], design_1_i/crrs_filter_0/inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/pdmrom/i_reg[19], design_1_i/crrs_filter_0/inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/pdmrom/i_reg[1], design_1_i/crrs_filter_0/inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/pdmrom/i_reg[20], design_1_i/crrs_filter_0/inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/pdmrom/i_reg[21], design_1_i/crrs_filter_0/inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/pdmrom/i_reg[22] (the first 15 of 47 listed)
Related violations: <none>


