<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated
     by the Xilinx ISE software.  Any direct editing or
     changes made to this file may result in unpredictable
     behavior or data corruption.  It is strongly advised that
     users do not edit the contents of this file. -->
<messages>
<msg type="warning" file="HDLCompiler" num="413" delta="new" >"E:\UI\CA\verilog\project2\Group-K\verilog\ADDER_1.v" Line 27: Result of <arg fmt="%d" index="1">17</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">16</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"E:\UI\CA\verilog\project2\Group-K\verilog\InsMem.v" Line 37: Result of <arg fmt="%d" index="1">32</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">16</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="new" >"E:\UI\CA\verilog\project2\Group-K\verilog\DATA_PATH.v" Line 47: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">instruction</arg>&gt;. Formal port size is <arg fmt="%d" index="2">16</arg>-bit while actual signal size is <arg fmt="%d" index="1">32</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="new" >"E:\UI\CA\verilog\project2\Group-K\verilog\DATA_PATH.v" Line 52: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">ALU_Result</arg>&gt;. Formal port size is <arg fmt="%d" index="2">16</arg>-bit while actual signal size is <arg fmt="%d" index="1">2</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"E:\UI\CA\verilog\project2\Group-K\verilog\DATA_PATH.v" Line 52: Assignment to <arg fmt="%s" index="1">alu_op</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"E:\UI\CA\verilog\project2\Group-K\verilog\DATA_PATH.v" Line 58: Result of <arg fmt="%d" index="1">4</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">1</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"E:\UI\CA\verilog\project2\Group-K\verilog\DATA_PATH.v" Line 58: Assignment to <arg fmt="%s" index="1">opcdoe</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="634" delta="new" >"E:\UI\CA\verilog\project2\Group-K\verilog\DATA_PATH.v" Line 40: Net &lt;<arg fmt="%s" index="1">c</arg>&gt; does not have a driver.
</msg>

<msg type="warning" file="Xst" num="2972" delta="new" >&quot;<arg fmt="%s" index="1">E:\UI\CA\verilog\project2\Group-K\verilog\DATA_PATH.v</arg>&quot; line <arg fmt="%d" index="2">45</arg>. All outputs of instance &lt;<arg fmt="%s" index="3">pc_1</arg>&gt; of block &lt;<arg fmt="%s" index="4">PC</arg>&gt; are unconnected in block &lt;<arg fmt="%s" index="5">DATA_PATH</arg>&gt;. Underlying logic will be removed.
</msg>

<msg type="warning" file="Xst" num="2972" delta="new" >&quot;<arg fmt="%s" index="1">E:\UI\CA\verilog\project2\Group-K\verilog\DATA_PATH.v</arg>&quot; line <arg fmt="%d" index="2">46</arg>. All outputs of instance &lt;<arg fmt="%s" index="3">adder1</arg>&gt; of block &lt;<arg fmt="%s" index="4">ADDER_1</arg>&gt; are unconnected in block &lt;<arg fmt="%s" index="5">DATA_PATH</arg>&gt;. Underlying logic will be removed.
</msg>

<msg type="warning" file="Xst" num="2972" delta="new" >&quot;<arg fmt="%s" index="1">E:\UI\CA\verilog\project2\Group-K\verilog\DATA_PATH.v</arg>&quot; line <arg fmt="%d" index="2">47</arg>. All outputs of instance &lt;<arg fmt="%s" index="3">insmem</arg>&gt; of block &lt;<arg fmt="%s" index="4">InsMem</arg>&gt; are unconnected in block &lt;<arg fmt="%s" index="5">DATA_PATH</arg>&gt;. Underlying logic will be removed.
</msg>

<msg type="warning" file="Xst" num="2972" delta="new" >&quot;<arg fmt="%s" index="1">E:\UI\CA\verilog\project2\Group-K\verilog\DATA_PATH.v</arg>&quot; line <arg fmt="%d" index="2">48</arg>. All outputs of instance &lt;<arg fmt="%s" index="3">adder2</arg>&gt; of block &lt;<arg fmt="%s" index="4">ADDER_2</arg>&gt; are unconnected in block &lt;<arg fmt="%s" index="5">DATA_PATH</arg>&gt;. Underlying logic will be removed.
</msg>

<msg type="warning" file="Xst" num="2972" delta="new" >&quot;<arg fmt="%s" index="1">E:\UI\CA\verilog\project2\Group-K\verilog\DATA_PATH.v</arg>&quot; line <arg fmt="%d" index="2">49</arg>. All outputs of instance &lt;<arg fmt="%s" index="3">mux1</arg>&gt; of block &lt;<arg fmt="%s" index="4">MUX_1</arg>&gt; are unconnected in block &lt;<arg fmt="%s" index="5">DATA_PATH</arg>&gt;. Underlying logic will be removed.
</msg>

<msg type="warning" file="Xst" num="2972" delta="new" >&quot;<arg fmt="%s" index="1">E:\UI\CA\verilog\project2\Group-K\verilog\DATA_PATH.v</arg>&quot; line <arg fmt="%d" index="2">50</arg>. All outputs of instance &lt;<arg fmt="%s" index="3">rgb</arg>&gt; of block &lt;<arg fmt="%s" index="4">REGBank</arg>&gt; are unconnected in block &lt;<arg fmt="%s" index="5">DATA_PATH</arg>&gt;. Underlying logic will be removed.
</msg>

<msg type="warning" file="Xst" num="2972" delta="new" >&quot;<arg fmt="%s" index="1">E:\UI\CA\verilog\project2\Group-K\verilog\DATA_PATH.v</arg>&quot; line <arg fmt="%d" index="2">51</arg>. All outputs of instance &lt;<arg fmt="%s" index="3">mux2</arg>&gt; of block &lt;<arg fmt="%s" index="4">MUX_2</arg>&gt; are unconnected in block &lt;<arg fmt="%s" index="5">DATA_PATH</arg>&gt;. Underlying logic will be removed.
</msg>

<msg type="warning" file="Xst" num="2972" delta="new" >&quot;<arg fmt="%s" index="1">E:\UI\CA\verilog\project2\Group-K\verilog\DATA_PATH.v</arg>&quot; line <arg fmt="%d" index="2">52</arg>. All outputs of instance &lt;<arg fmt="%s" index="3">alu</arg>&gt; of block &lt;<arg fmt="%s" index="4">ALU</arg>&gt; are unconnected in block &lt;<arg fmt="%s" index="5">DATA_PATH</arg>&gt;. Underlying logic will be removed.
</msg>

<msg type="warning" file="Xst" num="2972" delta="new" >&quot;<arg fmt="%s" index="1">E:\UI\CA\verilog\project2\Group-K\verilog\DATA_PATH.v</arg>&quot; line <arg fmt="%d" index="2">53</arg>. All outputs of instance &lt;<arg fmt="%s" index="3">and1</arg>&gt; of block &lt;<arg fmt="%s" index="4">AND</arg>&gt; are unconnected in block &lt;<arg fmt="%s" index="5">DATA_PATH</arg>&gt;. Underlying logic will be removed.
</msg>

<msg type="warning" file="Xst" num="2972" delta="new" >&quot;<arg fmt="%s" index="1">E:\UI\CA\verilog\project2\Group-K\verilog\DATA_PATH.v</arg>&quot; line <arg fmt="%d" index="2">54</arg>. All outputs of instance &lt;<arg fmt="%s" index="3">mux3</arg>&gt; of block &lt;<arg fmt="%s" index="4">MUX_3</arg>&gt; are unconnected in block &lt;<arg fmt="%s" index="5">DATA_PATH</arg>&gt;. Underlying logic will be removed.
</msg>

<msg type="warning" file="Xst" num="2972" delta="new" >&quot;<arg fmt="%s" index="1">E:\UI\CA\verilog\project2\Group-K\verilog\DATA_PATH.v</arg>&quot; line <arg fmt="%d" index="2">55</arg>. All outputs of instance &lt;<arg fmt="%s" index="3">mux4</arg>&gt; of block &lt;<arg fmt="%s" index="4">MUX_4</arg>&gt; are unconnected in block &lt;<arg fmt="%s" index="5">DATA_PATH</arg>&gt;. Underlying logic will be removed.
</msg>

<msg type="warning" file="Xst" num="2972" delta="new" >&quot;<arg fmt="%s" index="1">E:\UI\CA\verilog\project2\Group-K\verilog\DATA_PATH.v</arg>&quot; line <arg fmt="%d" index="2">56</arg>. All outputs of instance &lt;<arg fmt="%s" index="3">dm</arg>&gt; of block &lt;<arg fmt="%s" index="4">DataMem</arg>&gt; are unconnected in block &lt;<arg fmt="%s" index="5">DATA_PATH</arg>&gt;. Underlying logic will be removed.
</msg>

<msg type="warning" file="Xst" num="2972" delta="new" >&quot;<arg fmt="%s" index="1">E:\UI\CA\verilog\project2\Group-K\verilog\DATA_PATH.v</arg>&quot; line <arg fmt="%d" index="2">57</arg>. All outputs of instance &lt;<arg fmt="%s" index="3">mux5</arg>&gt; of block &lt;<arg fmt="%s" index="4">MUX_5</arg>&gt; are unconnected in block &lt;<arg fmt="%s" index="5">DATA_PATH</arg>&gt;. Underlying logic will be removed.
</msg>

<msg type="warning" file="Xst" num="2972" delta="new" >&quot;<arg fmt="%s" index="1">E:\UI\CA\verilog\project2\Group-K\verilog\DARTH_VADER.v</arg>&quot; line <arg fmt="%d" index="2">27</arg>. All outputs of instance &lt;<arg fmt="%s" index="3">dp</arg>&gt; of block &lt;<arg fmt="%s" index="4">DATA_PATH</arg>&gt; are unconnected in block &lt;<arg fmt="%s" index="5">DARTH_VADER</arg>&gt;. Underlying logic will be removed.
</msg>

<msg type="warning" file="Xst" num="2972" delta="new" >&quot;<arg fmt="%s" index="1">E:\UI\CA\verilog\project2\Group-K\verilog\DARTH_VADER.v</arg>&quot; line <arg fmt="%d" index="2">32</arg>. All outputs of instance &lt;<arg fmt="%s" index="3">control</arg>&gt; of block &lt;<arg fmt="%s" index="4">CONTROL</arg>&gt; are unconnected in block &lt;<arg fmt="%s" index="5">DARTH_VADER</arg>&gt;. Underlying logic will be removed.
</msg>

</messages>

