// Seed: 3977992017
module module_0 (
    input uwire id_0,
    input wor id_1,
    input tri0 id_2,
    input supply1 id_3,
    output tri id_4,
    input wor id_5,
    input supply0 id_6,
    output supply0 id_7,
    output wor id_8,
    input supply1 id_9,
    input tri1 id_10
    , id_33,
    input wire module_0,
    output wor id_12,
    input wire id_13,
    input uwire id_14,
    input tri id_15,
    output tri id_16,
    input supply0 id_17,
    input tri0 id_18,
    input tri0 id_19,
    input uwire id_20,
    output wire id_21,
    output uwire id_22,
    output uwire id_23,
    input wor id_24,
    output supply0 id_25,
    output supply0 id_26,
    output wand id_27,
    input supply1 id_28
    , id_34,
    input supply1 id_29,
    input wor id_30,
    output tri id_31
);
  supply0 id_35 = 1, id_36;
  assign id_4 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    input wand id_1,
    input uwire id_2,
    output wor id_3,
    output uwire id_4,
    output supply1 id_5,
    input tri id_6,
    output wor id_7,
    output tri1 id_8,
    input supply1 id_9,
    output wand id_10,
    input wor id_11,
    input supply0 id_12,
    input wand id_13,
    input wor id_14
    , id_16
);
  assign id_8 = 1'h0;
  module_0(
      id_6,
      id_9,
      id_14,
      id_1,
      id_5,
      id_1,
      id_11,
      id_4,
      id_0,
      id_14,
      id_12,
      id_6,
      id_7,
      id_11,
      id_1,
      id_11,
      id_0,
      id_6,
      id_13,
      id_12,
      id_14,
      id_7,
      id_8,
      id_7,
      id_13,
      id_5,
      id_0,
      id_5,
      id_12,
      id_12,
      id_12,
      id_4
  );
endmodule
