#-----------------------------------------------------------
# Vivado v2014.3.1 (64-bit)
# SW Build 1056140 on Thu Oct 30 17:03:40 MDT 2014
# IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
# Start of session at: Sun Jun 21 00:17:38 2020
# Process ID: 2324
# Log file: C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/project/project.runs/impl_4/TopLevel.vdi
# Journal file: C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/project/project.runs/impl_4\vivado.jou
#-----------------------------------------------------------
source TopLevel.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at C:/Xilinx/Vivado/2014.3.1/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at C:/Xilinx/Vivado/2014.3.1/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at C:/Xilinx/Vivado/2014.3.1/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 2030 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3.1
Loading clock regions from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.3.1/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/artix7/artix7/xc7a100t/fgg676/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.3.1/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/constraint/io.xdc]
Parsing XDC File [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/constraint/pblock.xdc]
Finished Parsing XDC File [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/constraint/pblock.xdc]
Parsing XDC File [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/constraint/timing.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'vclk_6M' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/constraint/timing.xdc:9]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'vclk_66M' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/constraint/timing.xdc:10]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/constraint/timing.xdc:13]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/constraint/timing.xdc:13]
create_generated_clock: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1091.992 ; gain = 531.969
Finished Parsing XDC File [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/constraint/timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1051 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 1036 instances
  RAM32X1S => RAM32X1S (RAMS32): 8 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 6 instances

link_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1094.121 ; gain = 909.617
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2020.06' and will expire in 9 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.316 . Memory (MB): peak = 1094.121 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Opt 31-143] Automatic BUFG insertion was skipped because there are already at least 12 clock buffers (BUFG and BUFHCE) using global resources.
Resolution: Manually insert a BUFG to drive the high fanout net. However, make sure to first analyze clock buffer utilization to determine if the insertion is safe to perform.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 183aed44e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1094.121 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 579 cells.
Phase 2 Constant Propagation | Checksum: 20ef88908

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1094.121 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1954 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 112 unconnected cells.
Phase 3 Sweep | Checksum: 1fd629a81

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1094.121 ; gain = 0.000

Phase 4 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 4 Constant Propagation | Checksum: 1fd629a81

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1094.121 ; gain = 0.000

Phase 5 Sweep
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 5 Sweep | Checksum: 1fd629a81

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1094.121 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1fd629a81

Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1094.121 ; gain = 0.000
Implement Debug Cores | Checksum: 285f92279
Logic Optimization | Checksum: 285f92279

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 11 BRAM(s) out of a total of 39 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 14 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 67 Total Ports: 78
Ending PowerOpt Patch Enables Task | Checksum: 110ed453a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1265.359 ; gain = 0.000
Ending Power Optimization Task | Checksum: 110ed453a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1265.359 ; gain = 171.238
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1265.359 ; gain = 171.238
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1265.359 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/project/project.runs/impl_4/TopLevel_drc_opted.rpt.
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2020.06' and will expire in 9 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
WARNING: [Drc 23-20] Rule violation (CKLD-2) Clock Net has direct IO Driver - Clock net ETH_RX_CLK_IBUF is directly driven by an IO rather than a Clock Buffer. Driver(s): ETH_RX_CLK_IBUF_inst/O2000
WARNING: [Drc 23-20] Rule violation (CKLD-2) Clock Net has direct IO Driver - Clock net ETH_TX_CLK_IBUF is directly driven by an IO rather than a Clock Buffer. Driver(s): ETH_TX_CLK_IBUF_inst/O2000
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: e502af24

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.674 . Memory (MB): peak = 1265.359 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.138 . Memory (MB): peak = 1265.359 ; gain = 0.000
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1265.359 ; gain = 0.000

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 1731870e9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1265.359 ; gain = 0.000
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__43' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__44' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__45' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerManager_0/L1_Delayer/trigger_s_reg_i_2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerManager_0/L1_Delayer/trigger_s_reg {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerManager_0/L2_Delayer/trigger_s_reg_i_2__0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerManager_0/L2_Delayer/trigger_s_reg {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerManager_0/Trig_Delayer/trigger_s_reg_i_2__1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerManager_0/Trig_Delayer/trigger_s_reg {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerManager_0/L1_tmp_reg_i_2' is driving clock pin of 3 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerManager_0/L2_tmp_reg {LDCE}
	TriggerManager_0/L1_tmp_reg {LDCE}
	TriggerManager_0/Hold_tmp_reg {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__19' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__20' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__21' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__22' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__23' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__24' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__25' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__26' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__27' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__28' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__29' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__30' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__31' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__32' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__33' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__34' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__35' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__36' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__37' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__38' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__17' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__18' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__39' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__40' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__41' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__42' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__46' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__47' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__48' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__15' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__16' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__49' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__50' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__51' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__52' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__53' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__54' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__55' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__56' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__57' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__58' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__3' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__4' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__59' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__60' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__61' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__62' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__5' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__6' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__7' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__8' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__9' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__10' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__11' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__12' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__13' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__14' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'vclk_6M' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/constraint/timing.xdc:9]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'vclk_66M' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/constraint/timing.xdc:10]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 1731870e9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1265.359 ; gain = 0.000

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 1731870e9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1265.359 ; gain = 0.000

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 192bcf2e9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1265.359 ; gain = 0.000
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 26301bf56

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1265.359 ; gain = 0.000

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 2ec18bb6e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1265.359 ; gain = 0.000
Phase 2.1.2.1 Place Init Design | Checksum: 2f6c78daf

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 1265.359 ; gain = 0.000
Phase 2.1.2 Build Placer Netlist Model | Checksum: 2f6c78daf

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 1265.359 ; gain = 0.000

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 2f6c78daf

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1265.359 ; gain = 0.000
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 26c244f31

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1265.359 ; gain = 0.000
Phase 2.1 Placer Initialization Core | Checksum: 26c244f31

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1265.359 ; gain = 0.000
Phase 2 Placer Initialization | Checksum: 26c244f31

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1265.359 ; gain = 0.000

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 2c494919f

Time (s): cpu = 00:01:39 ; elapsed = 00:01:07 . Memory (MB): peak = 1265.359 ; gain = 0.000

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 2c494919f

Time (s): cpu = 00:01:40 ; elapsed = 00:01:07 . Memory (MB): peak = 1265.359 ; gain = 0.000

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 21c38cbe9

Time (s): cpu = 00:01:56 ; elapsed = 00:01:19 . Memory (MB): peak = 1265.359 ; gain = 0.000

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 25258d853

Time (s): cpu = 00:01:57 ; elapsed = 00:01:19 . Memory (MB): peak = 1265.359 ; gain = 0.000

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 22fa9055f

Time (s): cpu = 00:02:04 ; elapsed = 00:01:23 . Memory (MB): peak = 1265.359 ; gain = 0.000

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 1aab45f98

Time (s): cpu = 00:02:04 ; elapsed = 00:01:23 . Memory (MB): peak = 1265.359 ; gain = 0.000

Phase 4.5.2 Commit Slice Clusters
Phase 4.5.2 Commit Slice Clusters | Checksum: 1d2d10ef8

Time (s): cpu = 00:02:15 ; elapsed = 00:01:32 . Memory (MB): peak = 1265.359 ; gain = 0.000
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 1d2d10ef8

Time (s): cpu = 00:02:15 ; elapsed = 00:01:32 . Memory (MB): peak = 1265.359 ; gain = 0.000

Phase 4.6 Clock Restriction Legalization for Leaf Columns
Phase 4.6 Clock Restriction Legalization for Leaf Columns | Checksum: 1d2d10ef8

Time (s): cpu = 00:02:15 ; elapsed = 00:01:32 . Memory (MB): peak = 1265.359 ; gain = 0.000

Phase 4.7 Clock Restriction Legalization for Non-Clock Pins
WARNING: [Constraints 18-647] Placement may not be routable. The following cell(s) are grouped together and are placed in one single tile. The total number of clocks on non-clock pins of these cells is greater than 2, therefore, placer is not able to legalize the design to satisfy the suggested number of clocks that can drive non-clock pins in a single tile. Please modify the design such that each cell has at most 2 clocks driving its non-clock pins. Also, if one or more cells should be grouped together and placed in one tile, make sure the total number of such clocks does not exceed the maximum suggested.
ClockManager_0/MMCM_0/OUT_FPGA_OBUF[3]_inst_i_5

WARNING: [Constraints 18-643] Placement may not be routable as design contains luts and/or flops whose data pins are driven by global clock signals and final placement is such that the number of such signals exceed the suggested number of such clocks in a single tile, which is 2. The following clock nets need to be routed to non-clock pins in tile CLBLM_R_X53Y70:
ClockManager_0/AD9220_CLK, ClockManager_0/MMCM_0/SCALER_CLK, and ClockManager_0/MMCM_0/FAST_CLK
Phase 4.7 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1d2d10ef8

Time (s): cpu = 00:02:15 ; elapsed = 00:01:33 . Memory (MB): peak = 1265.359 ; gain = 0.000

Phase 4.8 Re-assign LUT pins
Phase 4.8 Re-assign LUT pins | Checksum: 1d2d10ef8

Time (s): cpu = 00:02:17 ; elapsed = 00:01:34 . Memory (MB): peak = 1265.359 ; gain = 0.000
Phase 4 Detail Placement | Checksum: 1d2d10ef8

Time (s): cpu = 00:02:17 ; elapsed = 00:01:34 . Memory (MB): peak = 1265.359 ; gain = 0.000

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: fa02e13d

Time (s): cpu = 00:02:17 ; elapsed = 00:01:34 . Memory (MB): peak = 1265.359 ; gain = 0.000

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization

Phase 5.2.1.1 Restore Best Placement
Phase 5.2.1.1 Restore Best Placement | Checksum: f0079a5a

Time (s): cpu = 00:02:58 ; elapsed = 00:02:12 . Memory (MB): peak = 1266.973 ; gain = 1.613

Phase 5.2.1.2 updateTiming after Restore Best Placement
Phase 5.2.1.2 updateTiming after Restore Best Placement | Checksum: f0079a5a

Time (s): cpu = 00:02:58 ; elapsed = 00:02:12 . Memory (MB): peak = 1266.973 ; gain = 1.613
INFO: [Place 30-746] Post Placement Timing Summary WNS=-6.272. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: f0079a5a

Time (s): cpu = 00:02:58 ; elapsed = 00:02:12 . Memory (MB): peak = 1266.973 ; gain = 1.613
Phase 5.2 Post Placement Optimization | Checksum: f0079a5a

Time (s): cpu = 00:02:58 ; elapsed = 00:02:12 . Memory (MB): peak = 1266.973 ; gain = 1.613

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: f0079a5a

Time (s): cpu = 00:02:59 ; elapsed = 00:02:13 . Memory (MB): peak = 1266.973 ; gain = 1.613

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: f0079a5a

Time (s): cpu = 00:02:59 ; elapsed = 00:02:13 . Memory (MB): peak = 1266.973 ; gain = 1.613
Phase 5.4 Placer Reporting | Checksum: f0079a5a

Time (s): cpu = 00:02:59 ; elapsed = 00:02:13 . Memory (MB): peak = 1266.973 ; gain = 1.613

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 115a686dd

Time (s): cpu = 00:02:59 ; elapsed = 00:02:13 . Memory (MB): peak = 1266.973 ; gain = 1.613
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 115a686dd

Time (s): cpu = 00:02:59 ; elapsed = 00:02:13 . Memory (MB): peak = 1266.973 ; gain = 1.613
Ending Placer Task | Checksum: c0f1f778

Time (s): cpu = 00:00:00 ; elapsed = 00:02:13 . Memory (MB): peak = 1266.973 ; gain = 1.613
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 76 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:05 ; elapsed = 00:02:16 . Memory (MB): peak = 1266.973 ; gain = 1.613
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1266.973 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1266.973 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.963 . Memory (MB): peak = 1266.973 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2020.06' and will expire in 9 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
Phase 1 Physical Synthesis Initialization | Checksum: 18c17bd7a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1266.973 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1266.973 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.272 | TNS=-52.195 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
Phase 2 Fanout Optimization | Checksum: 18c17bd7a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1266.973 ; gain = 0.000

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/TRIGGER_IN2[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_204
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/O4.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_543
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/O7.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_183
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/O2.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_508
INFO: [Physopt 32-662] Processed net SelectableLogic_0/OUT_FPGA_OBUF[0].  Did not re-place instance SelectableLogic_0/OUT_FPGA_OBUF[2]_inst_i_1
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerManager_0/Trig_Delayer/n_0_state[0]_i_1.  Did not re-place instance TriggerManager_0/Trig_Delayer/state[0]_i_1
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_1/O2.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_375
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/O3.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_2
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_173.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_173
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_50.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_50
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_6.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_6
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/TRIGGER_OUT55_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_393
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/TRIGGER_IN2[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_202
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O5.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_514
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O3.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_349
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O6.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_547
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_169.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_169
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/n_0_trigger_s_reg_P.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/TRIGGER_OUT35_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_391
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_357.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_357
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/O1.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_172
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_53.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_53
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O8[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_298
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/O7.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_351
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O7.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_528
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/TRIGGER_OUT59_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_505
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/TRIGGER_IN1[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_120
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/O3.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_427
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/O1.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_440
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/O5.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_570
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/O1.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_650
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/O4.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_237
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_76.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_76
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/TRIGGER_OUT16_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_319
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/I10[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_221
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/O2.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_426
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/O2.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_561
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/O1.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_420
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_236.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_236
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/O6.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_555
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/TRIGGER_OUT8_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_409
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/n_0_trigger_s_reg_P.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/trigger_s_reg_P
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/O3.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_353
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_49.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_49
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/TRIGGER_IN1[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_323
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/O5.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_651
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/TRIGGER_OUT4_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_404
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/O5.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_597
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/n_0_trigger_s_reg_P.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/TRIGGER_OUT61_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_338
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/O4.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_467
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_0/TRIGGER_IN1[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_132
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/O3.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_457
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/O9.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_607
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/O9.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_252
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/O16.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_7
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/n_0_OUT_FPGA_OBUF[2]_inst_i_83.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_83
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_0/O5.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_609
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_0/TRIGGER_OUT46_out.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_328
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_0/n_0_trigger_s_reg_P.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_0/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/O3.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_629
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/TRIGGER_IN2[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_205
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/I3[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_324
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/O1.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_532
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/O1.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_557
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/n_0_OUT_FPGA_OBUF[2]_inst_i_566.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_566
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/TRIGGER_OUT26_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_416
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/n_0_trigger_s_reg_P.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/trigger_s_reg_P
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/TRIGGER_OUT31_out.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_394
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/O8[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_166
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/O6.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_648
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/n_0_trigger_s_reg_P.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/TRIGGER_OUT32_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_300
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/O2.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_350
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O1.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_526
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O2.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_374
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/O3.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_136
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/n_0_trigger_s_reg_P.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/trigger_s_reg_P
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/O2.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_583
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/O16.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_569
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/TRIGGER_OUT62_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_332
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/O3[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_303
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/n_0_trigger_s_reg_P.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/TRIGGER_OUT40_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_400
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/O1.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_554
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/n_0_trigger_s_reg_C.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/trigger_s_reg_C
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/O7.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_632
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/TRIGGER_OUT18_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_405
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/TRIGGER_IN1[0].  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_216
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/O1.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_450
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/O2.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_599
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/n_0_trigger_s_reg_C.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/trigger_s_reg_C
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_0/O8.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_436
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/O13.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_3
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_9.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_9
INFO: [Physopt 32-661] Optimized 24 nets.  Re-placed 24 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.165 | TNS=-52.088 |
Phase 3 Placement Based Optimization | Checksum: 1a123bc04

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1266.973 ; gain = 0.000

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-197] Pass 1. Identified 18 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/O4. Rewired (signal push) TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/TRIGGER_IN2[0] to 7 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_169. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/O5. Rewired (signal push) TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/O6 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O1. Rewired (signal push) TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O2 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/O3. Rewired (signal push) TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/I10[0] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/n_0_OUT_FPGA_OBUF[2]_inst_i_235. Rewired (signal push) TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/I25 to 2 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/O2. Rewired (signal push) TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/TRIGGER_IN2[6] to 2 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/O6. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/O1. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/O8. Rewired (signal push) TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/TRIGGER_IN2[4] to 4 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/O3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O8. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/O2. Rewired (signal push) TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/TRIGGER_IN1[3] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/O1. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/O4. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/O2. Rewired (signal push) TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/TRIGGER_IN1[0] to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/O4. Rewired (signal push) TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/O6[0] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_533. Rewired (signal push) TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/TRIGGER_IN2[6] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-29] End Pass 1. Optimized 11 nets. Created 3 new instances.

INFO: [Physopt 32-238] Finished Signal Push optimization...

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1276.699 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.161 | TNS=-52.084 |
Phase 4 Rewire | Checksum: 24dbd66b5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1276.699 ; gain = 9.727

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O8[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_169 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net SelectableLogic_0/OUT_FPGA_OBUF[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/O7 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/O2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/O2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/O1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_236. Replicated 1 times.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/O6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/O5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/n_0_trigger_s_reg_P. Replicated 1 times.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/O7 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/O3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/O1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/n_0_trigger_s_reg_C was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/O9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/n_0_trigger_s_reg_P was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/O1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/O3. Replicated 1 times.
INFO: [Physopt 32-81] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/O2. Replicated 1 times.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/TRIGGER_OUT3_out was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O3. Replicated 1 times.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/n_0_trigger_s_reg_P was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/O3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/O8 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/TRIGGER_IN2[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 5 nets. Created 5 new instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.161 | TNS=-52.084 |
Phase 5 Critical Cell Optimization | Checksum: 270a36962

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 1276.699 ; gain = 9.727

Phase 6 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
Phase 6 Fanout Optimization | Checksum: 270a36962

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 1276.699 ; gain = 9.727

Phase 7 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O8[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_298
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O5.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_514
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O3.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_349
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O6.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_547
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_169.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_169
INFO: [Physopt 32-662] Processed net SelectableLogic_0/OUT_FPGA_OBUF[0].  Did not re-place instance SelectableLogic_0/OUT_FPGA_OBUF[2]_inst_i_1
INFO: [Physopt 32-662] Processed net TriggerManager_0/Trig_Delayer/n_0_state[0]_i_1.  Did not re-place instance TriggerManager_0/Trig_Delayer/state[0]_i_1
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/TRIGGER_OUT59_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_505
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_357.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_357
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/O1.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_172
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/O3.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_2
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_50.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_50
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_53.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_53
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_6.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_6
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/O7.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_351
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O7.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_528
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/I10[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_221
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/O2.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_426
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/O2.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_561
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/O1.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_420
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/O6.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_555
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_236.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_236
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_76.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_76
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/TRIGGER_OUT8_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_409
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/O7.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_183
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O3_repN.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_509_replica
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O4.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_546
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/O5.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_630
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_1/O2.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_375
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_173.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_173
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_49.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_49
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/TRIGGER_OUT41_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_392
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/O3.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_353
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/O5.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_597
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/n_0_trigger_s_reg_P_repN.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/trigger_s_reg_P_replica
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/TRIGGER_OUT61_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_338
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/O3.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_228
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/O8.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_238
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/TRIGGER_IN2[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_201
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/O4.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_527
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/O1.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_554
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/n_0_trigger_s_reg_C.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/trigger_s_reg_C
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/n_0_trigger_s_reg_C.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/trigger_s_reg_C
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/O7.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_632
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/TRIGGER_OUT18_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_405
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/TRIGGER_OUT53_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_390
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/TRIGGER_IN1[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_215
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/O3.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_427
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/O4.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_237
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/O1.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_450
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/O2.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_599
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/n_0_trigger_s_reg_C.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/trigger_s_reg_C
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_0/O8.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_436_rewire
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/TRIGGER_OUT54_out.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_402
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/TRIGGER_IN1[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_302
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/TRIGGER_OUT38_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_401
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/n_0_trigger_s_reg_P.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/O1.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_440_rewire
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/O3.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_601
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/n_0_OUT_FPGA_OBUF[2]_inst_i_566.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_566
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/DI[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_75
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/O1.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_232
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/TRIGGER_IN2[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_202
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/TRIGGER_OUT35_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_391
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/TRIGGER_IN1[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_225
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/O2.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_559
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/O7.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_439
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/O2.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_596
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/n_0_trigger_s_reg_C.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/trigger_s_reg_C
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/TRIGGER_OUT20_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_413
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/O1.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_419
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/O6.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_635
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/TRIGGER_OUT14_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_414
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/TRIGGER_OUT45_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_388
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_429.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_429
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/O5.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_578
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/I2[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_153
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/O5.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_432
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/O1.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_586
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/O4.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_577
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/TRIGGER_OUT27_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_344
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/O1.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_437
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O4.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_525
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_80.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_80
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/O3.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_545
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/TRIGGER_IN2[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_186
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/trigger_s_reg_P
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/n_0_trigger_s_reg_P.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/TRIGGER_OUT.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_378
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/TRIGGER_OUT4_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_404
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/TRIGGER_IN2[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_62
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/trigger_s_reg_P
INFO: [Physopt 32-661] Optimized 6 nets.  Re-placed 6 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.161 | TNS=-52.084 |
Phase 7 Placement Based Optimization | Checksum: 21595483e

Time (s): cpu = 00:00:48 ; elapsed = 00:00:44 . Memory (MB): peak = 1276.699 ; gain = 9.727

Phase 8 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-197] Pass 1. Identified 3 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/O4. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O3. Rewired (signal push) TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O4 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/n_0_OUT_FPGA_OBUF[2]_inst_i_235. Rewired (signal push) TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/I26 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-29] End Pass 1. Optimized 2 nets. Created 1 new instance.

INFO: [Physopt 32-238] Finished Signal Push optimization...

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1277.090 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.161 | TNS=-52.084 |
Phase 8 Rewire | Checksum: 211e4cb60

Time (s): cpu = 00:00:50 ; elapsed = 00:00:46 . Memory (MB): peak = 1277.090 ; gain = 10.117

Phase 9 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_169 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/O7 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/O7 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O3_repN. Net driver TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_509_replica was replaced.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/n_0_trigger_s_reg_P was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/O2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/O2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/O1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/O6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/O5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/O3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/O8 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/TRIGGER_IN2[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/n_0_trigger_s_reg_P was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/O3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/O2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/O7 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/O4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/n_0_trigger_s_reg_P was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_429 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/O5. Replicated 2 times.
INFO: [Physopt 32-81] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/O1. Replicated 1 times.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/O4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/O2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/n_0_trigger_s_reg_P was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/n_0_trigger_s_reg_C was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 3 nets. Created 3 new instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.161 | TNS=-52.084 |
Phase 9 Critical Cell Optimization | Checksum: 2c7ef3e95

Time (s): cpu = 00:01:00 ; elapsed = 00:00:56 . Memory (MB): peak = 1277.090 ; gain = 10.117

Phase 10 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
Phase 10 Fanout Optimization | Checksum: 2c7ef3e95

Time (s): cpu = 00:01:01 ; elapsed = 00:00:56 . Memory (MB): peak = 1277.090 ; gain = 10.117

Phase 11 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O8[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_298
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O5.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_514
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O3.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_349
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O6.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_547
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_169.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_169
INFO: [Physopt 32-662] Processed net SelectableLogic_0/OUT_FPGA_OBUF[0].  Did not re-place instance SelectableLogic_0/OUT_FPGA_OBUF[2]_inst_i_1
INFO: [Physopt 32-662] Processed net TriggerManager_0/Trig_Delayer/n_0_state[0]_i_1.  Did not re-place instance TriggerManager_0/Trig_Delayer/state[0]_i_1
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/TRIGGER_OUT59_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_505
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_357.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_357
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/O1.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_172
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/O3.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_2
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_50.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_50
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_53.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_53
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_6.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_6
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/O7.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_351
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O7.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_528
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/I10[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_221
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/O2.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_426
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/O2.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_561
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/O1.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_420
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/O6.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_555
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_236.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_236
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_76.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_76
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/TRIGGER_OUT8_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_409
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_49.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_49
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/O7.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_183
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/O3.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_353
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_173.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_173
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O4.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_546
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O3_repN.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_509_replica
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/O5.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_630
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_1/O2.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_375
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/TRIGGER_OUT41_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_392
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/O5.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_597
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/n_0_trigger_s_reg_P_repN.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/trigger_s_reg_P_replica
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/TRIGGER_OUT61_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_338
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/O3.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_228
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/O8.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_238
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/O1.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_554
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/n_0_trigger_s_reg_C.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/trigger_s_reg_C
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/O7.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_632
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/TRIGGER_OUT18_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_405
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/DI[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_75
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/O1.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_232
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/TRIGGER_IN2[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_202
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/TRIGGER_OUT35_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_391
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/TRIGGER_IN1[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_225
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/O3.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_427
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/O2.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_559
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/O7.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_439
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/O4.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_237
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/TRIGGER_OUT20_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_413
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/O1.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_419
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/O6.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_635
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/TRIGGER_OUT45_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_388
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_429.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_429
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/O5.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_578
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_80.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_80
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/O2.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_596
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/TRIGGER_OUT4_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_404
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/n_0_trigger_s_reg_C.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/trigger_s_reg_C
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/TRIGGER_OUT14_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_414
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/TRIGGER_IN2[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_201
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/O4.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_527
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/TRIGGER_OUT53_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_390
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/TRIGGER_IN2[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_62
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/TRIGGER_OUT37_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_195
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/trigger_s_reg_P
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_1/TRIGGER_IN2[0].  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_192
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/O9.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_372
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_1/O2.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_537
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_1/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_1/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_1/TRIGGER_OUT7_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_384
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/I2[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_153
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/TRIGGER_IN2[0].  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_340
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/O1.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_422
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/O3.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_550
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/O1_repN.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_586_replica
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/O4.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_577
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/O2.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_571
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/TRIGGER_OUT13_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_520
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/n_0_trigger_s_reg_P.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/trigger_s_reg_P
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/TRIGGER_OUT27_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_344
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/O5.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_432
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/n_0_trigger_s_reg_C.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/trigger_s_reg_C
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/O3[0].  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_139
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/O9.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_503
INFO: [Physopt 32-663] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/n_0_trigger_s_reg_C.  Re-placed instance TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/trigger_s_reg_C
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_0/O5.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_0/OUT_FPGA_OBUF[2]_inst_i_10
INFO: [Physopt 32-662] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/TRIGGER_OUT25_out.  Did not re-place instance TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_339
INFO: [Physopt 32-661] Optimized 7 nets.  Re-placed 7 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.161 | TNS=-52.084 |
Phase 11 Placement Based Optimization | Checksum: 29eca2c52

Time (s): cpu = 00:01:10 ; elapsed = 00:01:05 . Memory (MB): peak = 1277.090 ; gain = 10.117

Phase 12 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-197] Pass 1. Identified 3 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/O7. Rewired (signal push) TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/I29 to 6 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/O1. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/O3. Rewiring did not optimize the net.
INFO: [Physopt 32-29] End Pass 1. Optimized 1 net. Created 0 new instance.

INFO: [Physopt 32-238] Finished Signal Push optimization...

Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.103 . Memory (MB): peak = 1277.129 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.161 | TNS=-52.084 |
Phase 12 Rewire | Checksum: 19da1a390

Time (s): cpu = 00:01:12 ; elapsed = 00:01:07 . Memory (MB): peak = 1277.129 ; gain = 10.156

Phase 13 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net SelectableLogic_0/OUT_FPGA_OBUF[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/O2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/O2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/O1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O10 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_181. Net driver TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/OUT_FPGA_OBUF[2]_inst_i_181 was replaced.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_169 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/n_0_trigger_s_reg_P. Replicated 1 times.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/O3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/O8 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/O1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/n_0_trigger_s_reg_P. Net driver TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/trigger_s_reg_P was replaced.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_429 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/TRIGGER_IN2[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/O4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/n_0_trigger_s_reg_P was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/n_0_trigger_s_reg_P was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/O4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/O3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/O2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/O1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/O3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/O1_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/n_0_trigger_s_reg_C. Net driver TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/trigger_s_reg_C was replaced.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/O1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/n_0_trigger_s_reg_C was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/O16 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 4 nets. Created 1 new instance.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.161 | TNS=-52.084 |
Phase 13 Critical Cell Optimization | Checksum: 280c1a3db

Time (s): cpu = 00:01:21 ; elapsed = 00:01:16 . Memory (MB): peak = 1277.129 ; gain = 10.156

Phase 14 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
Phase 14 DSP Register Optimization | Checksum: 280c1a3db

Time (s): cpu = 00:01:21 ; elapsed = 00:01:16 . Memory (MB): peak = 1277.129 ; gain = 10.156

Phase 15 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
Phase 15 BRAM Register Optimization | Checksum: 280c1a3db

Time (s): cpu = 00:01:21 ; elapsed = 00:01:16 . Memory (MB): peak = 1277.129 ; gain = 10.156

Phase 16 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
Phase 16 Shift Register Optimization | Checksum: 280c1a3db

Time (s): cpu = 00:01:21 ; elapsed = 00:01:16 . Memory (MB): peak = 1277.129 ; gain = 10.156

Phase 17 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
Phase 17 DSP Register Optimization | Checksum: 280c1a3db

Time (s): cpu = 00:01:21 ; elapsed = 00:01:16 . Memory (MB): peak = 1277.129 ; gain = 10.156

Phase 18 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
Phase 18 BRAM Register Optimization | Checksum: 280c1a3db

Time (s): cpu = 00:01:21 ; elapsed = 00:01:17 . Memory (MB): peak = 1277.129 ; gain = 10.156

Phase 19 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
Phase 19 Shift Register Optimization | Checksum: 280c1a3db

Time (s): cpu = 00:01:22 ; elapsed = 00:01:17 . Memory (MB): peak = 1277.129 ; gain = 10.156

Phase 20 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O5.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O6.  Swapped 2 critical pin.
INFO: [Physopt 32-609] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/O7.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/O2.  Swapped 2 critical pin.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/O2.  Swapped 2 critical pin.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/n_0_trigger_s_reg_P_repN.  Swapped 1 critical pins.
INFO: [Physopt 32-609] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/TRIGGER_OUT61_out.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-609] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/O3.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/n_0_trigger_s_reg_P.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/n_0_trigger_s_reg_P.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/n_0_trigger_s_reg_P.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_429.  Swapped 2 critical pin.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/n_0_trigger_s_reg_P.  Swapped 1 critical pins.
INFO: [Physopt 32-609] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/TRIGGER_IN2[0].  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/O4.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/TRIGGER_OUT53_out.  Swapped 2 critical pin.
INFO: [Physopt 32-609] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/TRIGGER_IN2[0].  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/n_0_trigger_s_reg_P.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/O2.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/n_0_trigger_s_reg_P.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/O5.  Swapped 1 critical pins.
INFO: [Physopt 32-609] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/TRIGGER_IN2[0].  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/TRIGGER_OUT21_out.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/TRIGGER_OUT31_out.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/n_0_trigger_s_reg_P_repN.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/TRIGGER_OUT18_out.  Swapped 2 critical pin.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/O2.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/TRIGGER_OUT56_out.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/n_0_trigger_s_reg_P.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/n_0_trigger_s_reg_P.  Swapped 1 critical pins.
INFO: [Physopt 32-609] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/O1.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/n_0_trigger_s_reg_P.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/TRIGGER_OUT51_out.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/n_0_OUT_FPGA_OBUF[2]_inst_i_566.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_0/TRIGGER_OUT50_out.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_1/TRIGGER_IN2[0].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_1/TRIGGER_OUT17_out.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_1/n_0_trigger_s_reg_P.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_1/TRIGGER_OUT7_out.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_506.  Swapped 2 critical pin.
INFO: [Physopt 32-609] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/O5.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/n_0_OUT_FPGA_OBUF[2]_inst_i_574.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/n_0_trigger_s_reg_P.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/O8[0].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/TRIGGER_OUT3_out.  Swapped 1 critical pins.
INFO: [Physopt 32-608] Optimized 37 nets.  Swapped 44 pins.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.160 | TNS=-52.083 |
Phase 20 Critical Pin Optimization | Checksum: 280c1a3db

Time (s): cpu = 00:01:22 ; elapsed = 00:01:18 . Memory (MB): peak = 1277.129 ; gain = 10.156

Phase 21 Very High Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
Phase 21 Very High Fanout Optimization | Checksum: 280c1a3db

Time (s): cpu = 00:01:23 ; elapsed = 00:01:18 . Memory (MB): peak = 1277.129 ; gain = 10.156

Phase 22 BRAM Enable Optimization
Phase 22 BRAM Enable Optimization | Checksum: 280c1a3db

Time (s): cpu = 00:01:23 ; elapsed = 00:01:18 . Memory (MB): peak = 1277.129 ; gain = 10.156
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1277.129 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-6.160 | TNS=-52.083 |
Ending Physical Synthesis Task | Checksum: 366335ba0

Time (s): cpu = 00:00:00 ; elapsed = 00:01:20 . Memory (MB): peak = 1277.129 ; gain = 10.156
INFO: [Common 17-83] Releasing license: Implementation
570 Infos, 76 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:46 ; elapsed = 00:01:34 . Memory (MB): peak = 1277.129 ; gain = 10.156
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1277.129 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1277.129 ; gain = 0.000
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2020.06' and will expire in 9 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 131d72519

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 1391.594 ; gain = 73.945

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 131d72519

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 1393.887 ; gain = 76.238

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 131d72519

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 1401.750 ; gain = 84.102
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19a637d61

Time (s): cpu = 00:01:02 ; elapsed = 00:00:45 . Memory (MB): peak = 1486.078 ; gain = 168.430
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.01  | TNS=-48.5  | WHS=-1.36  | THS=-5.3e+03|

Phase 2 Router Initialization | Checksum: 161d5894f

Time (s): cpu = 00:01:12 ; elapsed = 00:00:51 . Memory (MB): peak = 1488.320 ; gain = 170.672

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16562f4f0

Time (s): cpu = 00:01:29 ; elapsed = 00:01:03 . Memory (MB): peak = 1500.797 ; gain = 183.148

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4153
 Number of Nodes with overlaps = 487
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 10f0fcc00

Time (s): cpu = 00:03:18 ; elapsed = 00:02:31 . Memory (MB): peak = 1708.645 ; gain = 390.996
INFO: [Route 35-57] Estimated Timing Summary | WNS=-7.38  | TNS=-161   | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 1a6cb2217

Time (s): cpu = 00:03:20 ; elapsed = 00:02:32 . Memory (MB): peak = 1708.645 ; gain = 390.996

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 1941816c7

Time (s): cpu = 00:03:22 ; elapsed = 00:02:34 . Memory (MB): peak = 1708.645 ; gain = 390.996
Phase 4.1.2 GlobIterForTiming | Checksum: 1fa635f54

Time (s): cpu = 00:03:25 ; elapsed = 00:02:37 . Memory (MB): peak = 1708.645 ; gain = 390.996
Phase 4.1 Global Iteration 0 | Checksum: 1fa635f54

Time (s): cpu = 00:03:25 ; elapsed = 00:02:37 . Memory (MB): peak = 1708.645 ; gain = 390.996

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 519
 Number of Nodes with overlaps = 87
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 13bd88e67

Time (s): cpu = 00:03:38 ; elapsed = 00:02:47 . Memory (MB): peak = 1708.645 ; gain = 390.996
INFO: [Route 35-57] Estimated Timing Summary | WNS=-8.02  | TNS=-156   | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: a717d7fd

Time (s): cpu = 00:03:38 ; elapsed = 00:02:47 . Memory (MB): peak = 1708.645 ; gain = 390.996
Phase 4 Rip-up And Reroute | Checksum: a717d7fd

Time (s): cpu = 00:03:38 ; elapsed = 00:02:47 . Memory (MB): peak = 1708.645 ; gain = 390.996

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: c0b8509f

Time (s): cpu = 00:03:41 ; elapsed = 00:02:49 . Memory (MB): peak = 1708.645 ; gain = 390.996
INFO: [Route 35-57] Estimated Timing Summary | WNS=-7.38  | TNS=-159   | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5 Delay CleanUp | Checksum: 1b7c21858

Time (s): cpu = 00:03:44 ; elapsed = 00:02:51 . Memory (MB): peak = 1708.645 ; gain = 390.996

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 1b7c21858

Time (s): cpu = 00:03:44 ; elapsed = 00:02:51 . Memory (MB): peak = 1708.645 ; gain = 390.996

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 18f4b7b3a

Time (s): cpu = 00:03:49 ; elapsed = 00:02:54 . Memory (MB): peak = 1708.645 ; gain = 390.996
INFO: [Route 35-57] Estimated Timing Summary | WNS=-7.36  | TNS=-76.2  | WHS=-0.173 | THS=-0.198 |

Phase 7 Post Hold Fix | Checksum: 9d544374

Time (s): cpu = 00:03:49 ; elapsed = 00:02:54 . Memory (MB): peak = 1708.645 ; gain = 390.996

Phase 8 Timing Verification

Phase 8.1 Update Timing
Phase 8.1 Update Timing | Checksum: fdd450c5

Time (s): cpu = 00:03:57 ; elapsed = 00:02:58 . Memory (MB): peak = 1708.645 ; gain = 390.996
INFO: [Route 35-57] Estimated Timing Summary | WNS=-7.36  | TNS=-76.2  | WHS=N/A    | THS=N/A    |

Phase 8 Timing Verification | Checksum: fdd450c5

Time (s): cpu = 00:03:57 ; elapsed = 00:02:58 . Memory (MB): peak = 1708.645 ; gain = 390.996

Phase 9 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.25395 %
  Global Horizontal Routing Utilization  = 11.0391 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 77.4775%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 74.7748%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 91.1765%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X41Y115 -> INT_R_X41Y115
West Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.
Phase 9 Route finalize | Checksum: fdd450c5

Time (s): cpu = 00:03:57 ; elapsed = 00:02:59 . Memory (MB): peak = 1708.645 ; gain = 390.996

Phase 10 Verifying routed nets

 Verification completed successfully
Phase 10 Verifying routed nets | Checksum: fdd450c5

Time (s): cpu = 00:03:58 ; elapsed = 00:02:59 . Memory (MB): peak = 1708.645 ; gain = 390.996

Phase 11 Depositing Routes
Phase 11 Depositing Routes | Checksum: 171dc5804

Time (s): cpu = 00:04:00 ; elapsed = 00:03:01 . Memory (MB): peak = 1708.645 ; gain = 390.996

Phase 12 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1708.645 ; gain = 0.000
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__43' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__44' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__45' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerManager_0/L1_Delayer/trigger_s_reg_i_2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerManager_0/L1_Delayer/trigger_s_reg {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerManager_0/L2_Delayer/trigger_s_reg_i_2__0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerManager_0/L2_Delayer/trigger_s_reg {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerManager_0/Trig_Delayer/trigger_s_reg_i_2__1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerManager_0/Trig_Delayer/trigger_s_reg {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerManager_0/L1_tmp_reg_i_2' is driving clock pin of 3 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerManager_0/L2_tmp_reg {LDCE}
	TriggerManager_0/L1_tmp_reg {LDCE}
	TriggerManager_0/Hold_tmp_reg {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__19' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__20' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__21' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__22' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__23' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__24' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__25' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__26' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__27' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__28' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__29' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__30' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__31' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__32' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__33' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__34' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__35' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__36' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__37' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__38' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__17' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__18' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__39' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__40' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__41' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__42' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__46' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__47' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__48' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__15' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__16' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__49' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__50' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__51' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__52' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__53' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__54' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__55' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__56' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__57' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__58' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__3' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__4' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__59' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__60' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__61' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__62' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__5' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__6' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__7' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__8' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__9' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__10' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__11' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__12' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__13' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/trigger_s_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__14' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/trigger_s_reg_LDC {LDCE}
INFO: [Place 30-746] Post Placement Timing Summary WNS=-6.534. For the most accurate timing information please run report_timing.
Phase 12 Incr Placement Change | Checksum: 171dc5804

Time (s): cpu = 00:04:54 ; elapsed = 00:03:45 . Memory (MB): peak = 1708.645 ; gain = 390.996

Phase 13 Build RT Design
Phase 13 Build RT Design | Checksum: 12072d3c8

Time (s): cpu = 00:04:59 ; elapsed = 00:03:50 . Memory (MB): peak = 1708.645 ; gain = 390.996

Phase 14 Router Initialization

Phase 14.1 Create Timer
Phase 14.1 Create Timer | Checksum: d6629ef5

Time (s): cpu = 00:05:02 ; elapsed = 00:03:53 . Memory (MB): peak = 1708.645 ; gain = 390.996

Phase 14.2 Pre Route Cleanup
Phase 14.2 Pre Route Cleanup | Checksum: 5012e991

Time (s): cpu = 00:05:02 ; elapsed = 00:03:53 . Memory (MB): peak = 1708.645 ; gain = 390.996
 Number of Nodes with overlaps = 0

Phase 14.3 Update Timing
Phase 14.3 Update Timing | Checksum: 2b72e73e3

Time (s): cpu = 00:05:28 ; elapsed = 00:04:09 . Memory (MB): peak = 1708.645 ; gain = 390.996
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.83  | TNS=-77.7  | WHS=-1.57  | THS=-5.31e+03|

Phase 14 Router Initialization | Checksum: 234f2717f

Time (s): cpu = 00:05:38 ; elapsed = 00:04:15 . Memory (MB): peak = 1708.645 ; gain = 390.996

Phase 15 Initial Routing
Phase 15 Initial Routing | Checksum: 282d7fb00

Time (s): cpu = 00:05:38 ; elapsed = 00:04:15 . Memory (MB): peak = 1708.645 ; gain = 390.996

Phase 16 Rip-up And Reroute

Phase 16.1 Global Iteration 0
 Number of Nodes with overlaps = 958
 Number of Nodes with overlaps = 454
 Number of Nodes with overlaps = 197
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 0

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 1d3a63e16

Time (s): cpu = 00:06:00 ; elapsed = 00:04:28 . Memory (MB): peak = 1708.645 ; gain = 390.996
INFO: [Route 35-57] Estimated Timing Summary | WNS=-7.16  | TNS=-55.7  | WHS=N/A    | THS=N/A    |


Phase 16.1.2 GlobIterForTiming

Phase 16.1.2.1 Update Timing
Phase 16.1.2.1 Update Timing | Checksum: 1d915810b

Time (s): cpu = 00:06:02 ; elapsed = 00:04:29 . Memory (MB): peak = 1708.645 ; gain = 390.996

Phase 16.1.2.2 Fast Budgeting
Phase 16.1.2.2 Fast Budgeting | Checksum: 1dca475a0

Time (s): cpu = 00:06:04 ; elapsed = 00:04:31 . Memory (MB): peak = 1708.645 ; gain = 390.996
Phase 16.1.2 GlobIterForTiming | Checksum: 1a77d47b8

Time (s): cpu = 00:06:04 ; elapsed = 00:04:32 . Memory (MB): peak = 1708.645 ; gain = 390.996
Phase 16.1 Global Iteration 0 | Checksum: 1a77d47b8

Time (s): cpu = 00:06:04 ; elapsed = 00:04:32 . Memory (MB): peak = 1708.645 ; gain = 390.996

Phase 16.2 Global Iteration 1
 Number of Nodes with overlaps = 365
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0

Phase 16.2.1 Update Timing
Phase 16.2.1 Update Timing | Checksum: 1f72bc210

Time (s): cpu = 00:06:13 ; elapsed = 00:04:39 . Memory (MB): peak = 1708.645 ; gain = 390.996
INFO: [Route 35-57] Estimated Timing Summary | WNS=-7.71  | TNS=-54.3  | WHS=N/A    | THS=N/A    |

Phase 16.2 Global Iteration 1 | Checksum: 19d1c6483

Time (s): cpu = 00:06:14 ; elapsed = 00:04:39 . Memory (MB): peak = 1708.645 ; gain = 390.996
Phase 16 Rip-up And Reroute | Checksum: 19d1c6483

Time (s): cpu = 00:06:14 ; elapsed = 00:04:40 . Memory (MB): peak = 1708.645 ; gain = 390.996

Phase 17 Delay CleanUp

Phase 17.1 Update Timing
Phase 17.1 Update Timing | Checksum: 21e5dec7d

Time (s): cpu = 00:06:17 ; elapsed = 00:04:41 . Memory (MB): peak = 1708.645 ; gain = 390.996
INFO: [Route 35-57] Estimated Timing Summary | WNS=-7.16  | TNS=-53.8  | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 17 Delay CleanUp | Checksum: 134dd3beb

Time (s): cpu = 00:06:19 ; elapsed = 00:04:42 . Memory (MB): peak = 1708.645 ; gain = 390.996

Phase 18 Clock Skew Optimization
Phase 18 Clock Skew Optimization | Checksum: 134dd3beb

Time (s): cpu = 00:06:19 ; elapsed = 00:04:42 . Memory (MB): peak = 1708.645 ; gain = 390.996

Phase 19 Post Hold Fix

Phase 19.1 Update Timing
Phase 19.1 Update Timing | Checksum: 18955191e

Time (s): cpu = 00:06:23 ; elapsed = 00:04:45 . Memory (MB): peak = 1708.645 ; gain = 390.996
INFO: [Route 35-57] Estimated Timing Summary | WNS=-7.14  | TNS=-51.1  | WHS=0.05   | THS=0      |

Phase 19 Post Hold Fix | Checksum: 18955191e

Time (s): cpu = 00:06:24 ; elapsed = 00:04:45 . Memory (MB): peak = 1708.645 ; gain = 390.996

Phase 20 Timing Verification

Phase 20.1 Update Timing
Phase 20.1 Update Timing | Checksum: 1c0bc7605

Time (s): cpu = 00:06:31 ; elapsed = 00:04:50 . Memory (MB): peak = 1708.645 ; gain = 390.996
INFO: [Route 35-57] Estimated Timing Summary | WNS=-7.14  | TNS=-51.1  | WHS=N/A    | THS=N/A    |

Phase 20 Timing Verification | Checksum: 1c0bc7605

Time (s): cpu = 00:06:31 ; elapsed = 00:04:50 . Memory (MB): peak = 1708.645 ; gain = 390.996

Phase 21 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.3581 %
  Global Horizontal Routing Utilization  = 11.1591 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 77.4775%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 74.7748%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 91.1765%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X41Y115 -> INT_R_X41Y115
West Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.
Phase 21 Route finalize | Checksum: 1c0bc7605

Time (s): cpu = 00:06:32 ; elapsed = 00:04:50 . Memory (MB): peak = 1708.645 ; gain = 390.996

Phase 22 Verifying routed nets

 Verification completed successfully
Phase 22 Verifying routed nets | Checksum: 1c0bc7605

Time (s): cpu = 00:06:32 ; elapsed = 00:04:50 . Memory (MB): peak = 1708.645 ; gain = 390.996

Phase 23 Depositing Routes
Phase 23 Depositing Routes | Checksum: 17c14db9c

Time (s): cpu = 00:06:35 ; elapsed = 00:04:53 . Memory (MB): peak = 1708.645 ; gain = 390.996

Phase 24 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-7.134 | TNS=-51.008| WHS=0.057  | THS=0.000  |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 24 Post Router Timing | Checksum: 17c14db9c

Time (s): cpu = 00:06:53 ; elapsed = 00:05:03 . Memory (MB): peak = 1708.645 ; gain = 390.996
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:05:03 . Memory (MB): peak = 1708.645 ; gain = 390.996
INFO: [Common 17-83] Releasing license: Implementation
597 Infos, 144 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:06:59 ; elapsed = 00:05:07 . Memory (MB): peak = 1708.645 ; gain = 431.516
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1708.645 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1708.645 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/project/project.runs/impl_4/TopLevel_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1708.645 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1708.645 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1708.645 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jun 21 00:28:22 2020...
