$date
	Thu Jan 27 20:07:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module dff_tb $end
$var wire 1 ! q $end
$var wire 1 " qbar $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$scope module name $end
$var wire 1 % clk $end
$var wire 1 & d $end
$var wire 1 ' dbar $end
$var wire 1 ! q $end
$var wire 1 ( y $end
$var wire 1 ) x $end
$var wire 1 " qbar $end
$scope module nand1 $end
$var wire 1 & g $end
$var wire 1 % h $end
$var wire 1 ) f $end
$upscope $end
$scope module nand2 $end
$var wire 1 ( f $end
$var wire 1 ' g $end
$var wire 1 % h $end
$upscope $end
$scope module nand3 $end
$var wire 1 ! f $end
$var wire 1 ( g $end
$var wire 1 " h $end
$upscope $end
$scope module nand4 $end
$var wire 1 " f $end
$var wire 1 ! g $end
$var wire 1 ) h $end
$upscope $end
$scope module not1 $end
$var wire 1 ' a $end
$var wire 1 & b $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x)
z(
z'
0&
x%
0$
0#
x"
z!
$end
#10
1#
#20
0#
#30
1#
1&
1$
#40
0#
#50
1#
#60
0#
0&
0$
#70
1#
#80
0#
#90
1#
1&
1$
#100
0#
#110
1#
#120
0#
0&
0$
#130
1#
#140
0#
#150
1#
1&
1$
#160
0#
#170
1#
#180
0#
0&
0$
#190
1#
#200
0#
#210
1#
1&
1$
#220
0#
#230
1#
#240
0#
0&
0$
#250
1#
#260
0#
#270
1#
1&
1$
#280
0#
#290
1#
#300
0#
0&
0$
#310
1#
#320
0#
#330
1#
1&
1$
#340
0#
#350
1#
#360
0#
0&
0$
#370
1#
#380
0#
#390
1#
1&
1$
#400
0#
#410
1#
#420
0#
0&
0$
#430
1#
#440
0#
#450
1#
1&
1$
#460
0#
#470
1#
#480
0#
0&
0$
#490
1#
#500
0#
#510
1#
1&
1$
#520
0#
#530
1#
#540
0#
0&
0$
#550
1#
#560
0#
#570
1#
1&
1$
#580
0#
#590
1#
#600
0#
0&
0$
