library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity div_clk4 is
port
	(
	clk:in std_logic;
	clk_4:out std_logic	
	);
end div_clk4;

architecture div_arc of div_clk4 is
    signal count:integer range 0 to 5:=0;
	signal clk_3_sig:std_logic;
begin
	p:process(clk)
	begin
		if clk'event and clk = '1' then 
			if count = 5 then count <=0 ;clk_3_sig <= not clk_3_sig;
			else count <= count+1;
			end if;
		end if;
	clk_4 <= clk_3_sig;
	end process p;
end div_arc;
  