-- Ciircuito combinacional descrito em VHDL
-- Tres entradas: A , B , C | uma saida X
-- Saida X vai para alto quando duas entradas estao em alto
-- Autor: George Maximo, Data: 13/10/2019 | versao 1.0.0
--

library IEEE;
use IEEE.std_logic_1164.all;

entity my_3input is port
(
	A	:	in std_logic;
	B	:	in std_logic;
	C	:	in std_logic;
	X	:	out std_logic
);
end my_3input;

architecture LogicFunction of my_3input is
begin

	x <= (A and B) or (B and C) or (A and C); 
	
end architecture LogicFunction; 