Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,442
design__inferred_latch__count,0
design__instance__count,10380
design__instance__area,84566.1
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,57
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.004468952305614948
power__switching__total,0.002307758666574955
power__leakage__total,8.488827774044694E-8
power__total,0.006776795722544193
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.307499062694185
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.3555426886871268
timing__hold__ws__corner:nom_tt_025C_1v80,0.3116458290751653
timing__setup__ws__corner:nom_tt_025C_1v80,2.779579312059165
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.311646
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,7.202972
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,76
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,57
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.3397770772023578
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.38314316692681044
timing__hold__ws__corner:nom_ss_100C_1v60,0.8593540566828822
timing__setup__ws__corner:nom_ss_100C_1v60,-2.0742590454590824
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-105.43729032743697
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-2.0742590454590824
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.859354
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,71
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-2.074259
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,71
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,57
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2911507506384615
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.32285483533782255
timing__hold__ws__corner:nom_ff_n40C_1v95,0.1081203490674515
timing__setup__ws__corner:nom_ff_n40C_1v95,3.615841950422101
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.108120
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,7.682422
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,88
design__max_fanout_violation__count,57
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.287369719487712
clock__skew__worst_setup,0.31664713414236767
timing__hold__ws,0.10712531165348961
timing__setup__ws,-2.4388403098454914
timing__hold__tns,0.0
timing__setup__tns,-130.06586043008488
timing__hold__wns,0
timing__setup__wns,-2.4388403098454914
timing__hold_vio__count,0
timing__hold_r2r__ws,0.107125
timing__hold_r2r_vio__count,0
timing__setup_vio__count,210
timing__setup_r2r__ws,-2.438840
timing__setup_r2r_vio__count,210
design__die__bbox,0.0 0.0 508.76 225.76
design__core__bbox,2.76 2.72 506.0 223.04
design__io,45
design__die__area,114858
design__core__area,110874
design__instance__count__stdcell,10380
design__instance__area__stdcell,84566.1
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.762724
design__instance__utilization__stdcell,0.762724
design__instance__count__class:buffer,9
design__instance__count__class:inverter,160
design__instance__count__class:sequential_cell,1113
design__instance__count__class:multi_input_combinational_cell,6274
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,5077
design__instance__count__class:tap_cell,1577
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,192787
design__violations,0
design__instance__count__class:timing_repair_buffer,1121
design__instance__count__class:clock_buffer,70
design__instance__count__class:clock_inverter,40
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,502
antenna__violating__nets,5
antenna__violating__pins,6
route__antenna_violation__count,5
antenna_diodes_count,16
design__instance__count__class:antenna_cell,16
route__net,8758
route__net__special,2
route__drc_errors__iter:1,5999
route__wirelength__iter:1,226686
route__drc_errors__iter:2,3338
route__wirelength__iter:2,224042
route__drc_errors__iter:3,3066
route__wirelength__iter:3,223650
route__drc_errors__iter:4,383
route__wirelength__iter:4,222865
route__drc_errors__iter:5,20
route__wirelength__iter:5,222875
route__drc_errors__iter:6,0
route__wirelength__iter:6,222866
route__drc_errors,0
route__wirelength,222866
route__vias,66222
route__vias__singlecut,66222
route__vias__multicut,0
design__disconnected_pin__count,15
design__critical_disconnected_pin__count,0
route__wirelength__max,665.34
timing__unannotated_net__count__corner:nom_tt_025C_1v80,76
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,76
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,76
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,57
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.3014804879963238
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.34241530025038863
timing__hold__ws__corner:min_tt_025C_1v80,0.30680381326092604
timing__setup__ws__corner:min_tt_025C_1v80,2.8423397773270027
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.306804
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,7.257406
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,76
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,42
design__max_fanout_violation__count__corner:min_ss_100C_1v60,57
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.3295621369084884
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.3654733008563483
timing__hold__ws__corner:min_ss_100C_1v60,0.8507347289651311
timing__setup__ws__corner:min_ss_100C_1v60,-1.6577779618280888
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-79.78762054663164
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-1.6577779618280888
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.850735
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,65
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-1.657778
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,65
timing__unannotated_net__count__corner:min_ss_100C_1v60,76
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,57
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.287369719487712
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.31664713414236767
timing__hold__ws__corner:min_ff_n40C_1v95,0.10712531165348961
timing__setup__ws__corner:min_ff_n40C_1v95,3.6607100609190493
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.107125
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,7.716249
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,76
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,3
design__max_fanout_violation__count__corner:max_tt_025C_1v80,57
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.31073192121102244
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.36297763044871106
timing__hold__ws__corner:max_tt_025C_1v80,0.3158432493830768
timing__setup__ws__corner:max_tt_025C_1v80,2.7215341861548747
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.315843
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,7.164982
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,76
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,88
design__max_fanout_violation__count__corner:max_ss_100C_1v60,57
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.3446525107305834
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.3965541063320573
timing__hold__ws__corner:max_ss_100C_1v60,0.8669889496168565
timing__setup__ws__corner:max_ss_100C_1v60,-2.4388403098454914
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-130.06586043008488
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-2.4388403098454914
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.866989
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,74
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-2.438840
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,74
timing__unannotated_net__count__corner:max_ss_100C_1v60,76
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,57
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.29416350743444214
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.3258949036209814
timing__hold__ws__corner:max_ff_n40C_1v95,0.10966511342760385
timing__setup__ws__corner:max_ff_n40C_1v95,3.573213825962988
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.109665
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,7.657203
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,76
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,76
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.7999
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000963999
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000102578
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000170851
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000102578
design_powergrid__voltage__worst,0.000102578
design_powergrid__voltage__worst__net:VPWR,1.7999
design_powergrid__drop__worst,0.000102578
design_powergrid__drop__worst__net:VPWR,0.0000963999
design_powergrid__voltage__worst__net:VGND,0.000102578
design_powergrid__drop__worst__net:VGND,0.000102578
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00001709999999999999890855535700229239637337741442024707794189453125
ir__drop__worst,0.000096399999999999998602333295405486524032312445342540740966796875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
