Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Mar 21 22:36:18 2022
| Host         : DESKTOP-PUT29RU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file FLS_timing_summary_routed.rpt -pb FLS_timing_summary_routed.pb -rpx FLS_timing_summary_routed.rpx -warn_on_violation
| Design       : FLS
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (22)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (51)
5. checking no_input_delay (9)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22)
-------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (51)
-------------------------------------------------
 There are 51 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   58          inf        0.000                      0                   58           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            58 Endpoints
Min Delay            58 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 current_f1_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            F[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.133ns  (logic 3.994ns (65.121%)  route 2.139ns (34.879%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE                         0.000     0.000 r  current_f1_reg[6]/C
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  current_f1_reg[6]/Q
                         net (fo=3, routed)           2.139     2.595    F_OBUF[6]
    F18                  OBUF (Prop_obuf_I_O)         3.538     6.133 r  F_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.133    F[6]
    F18                                                               r  F[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_f1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            F[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.962ns  (logic 4.011ns (67.285%)  route 1.950ns (32.715%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE                         0.000     0.000 r  current_f1_reg[1]/C
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  current_f1_reg[1]/Q
                         net (fo=3, routed)           1.950     2.406    F_OBUF[1]
    D18                  OBUF (Prop_obuf_I_O)         3.555     5.962 r  F_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.962    F[1]
    D18                                                               r  F[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_f1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            F[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.955ns  (logic 4.021ns (67.527%)  route 1.934ns (32.473%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE                         0.000     0.000 r  current_f1_reg[0]/C
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  current_f1_reg[0]/Q
                         net (fo=3, routed)           1.934     2.390    F_OBUF[0]
    C17                  OBUF (Prop_obuf_I_O)         3.565     5.955 r  F_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.955    F[0]
    C17                                                               r  F[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_f1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            F[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.933ns  (logic 4.004ns (67.481%)  route 1.929ns (32.519%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE                         0.000     0.000 r  current_f1_reg[2]/C
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  current_f1_reg[2]/Q
                         net (fo=3, routed)           1.929     2.385    F_OBUF[2]
    E18                  OBUF (Prop_obuf_I_O)         3.548     5.933 r  F_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.933    F[2]
    E18                                                               r  F[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_f1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            F[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.874ns  (logic 3.992ns (67.960%)  route 1.882ns (32.040%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE                         0.000     0.000 r  current_f1_reg[4]/C
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  current_f1_reg[4]/Q
                         net (fo=3, routed)           1.882     2.338    F_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         3.536     5.874 r  F_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.874    F[4]
    D17                                                               r  F[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_f1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            F[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.860ns  (logic 3.977ns (67.866%)  route 1.883ns (32.134%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE                         0.000     0.000 r  current_f1_reg[3]/C
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  current_f1_reg[3]/Q
                         net (fo=3, routed)           1.883     2.339    F_OBUF[3]
    G17                  OBUF (Prop_obuf_I_O)         3.521     5.860 r  F_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.860    F[3]
    G17                                                               r  F[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_f1_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            F[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.817ns  (logic 3.994ns (68.654%)  route 1.823ns (31.346%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE                         0.000     0.000 r  current_f1_reg[5]/C
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  current_f1_reg[5]/Q
                         net (fo=3, routed)           1.823     2.279    F_OBUF[5]
    E17                  OBUF (Prop_obuf_I_O)         3.538     5.817 r  F_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.817    F[5]
    E17                                                               r  F[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d[0]
                            (input port)
  Destination:            current_f1_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.879ns  (logic 1.607ns (41.426%)  route 2.272ns (58.574%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  d[0] (IN)
                         net (fo=0)                   0.000     0.000    d[0]
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  d_IBUF[0]_inst/O
                         net (fo=1, routed)           2.272     3.755    alu/d_IBUF[0]
    SLICE_X1Y119         LUT4 (Prop_lut4_I3_O)        0.124     3.879 r  alu/current_f1[0]_i_1/O
                         net (fo=1, routed)           0.000     3.879    next_f1[0]
    SLICE_X1Y119         FDRE                                         r  current_f1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            current_f1_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.609ns  (logic 1.595ns (44.194%)  route 2.014ns (55.806%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF_inst/O
                         net (fo=4, routed)           1.233     2.704    rst_IBUF
    SLICE_X0Y122         LUT3 (Prop_lut3_I2_O)        0.124     2.828 r  current_f1[6]_i_1/O
                         net (fo=14, routed)          0.781     3.609    current_f1[6]_i_1_n_0
    SLICE_X1Y119         FDRE                                         r  current_f1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            current_f1_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.609ns  (logic 1.595ns (44.194%)  route 2.014ns (55.806%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF_inst/O
                         net (fo=4, routed)           1.233     2.704    rst_IBUF
    SLICE_X0Y122         LUT3 (Prop_lut3_I2_O)        0.124     2.828 r  current_f1[6]_i_1/O
                         net (fo=14, routed)          0.781     3.609    current_f1[6]_i_1_n_0
    SLICE_X1Y119         FDRE                                         r  current_f1_reg[1]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 current_f1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            current_f2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.680%)  route 0.112ns (44.320%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE                         0.000     0.000 r  current_f1_reg[1]/C
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  current_f1_reg[1]/Q
                         net (fo=3, routed)           0.112     0.253    F_OBUF[1]
    SLICE_X0Y119         FDRE                                         r  current_f2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_f1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            current_f2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.141ns (48.210%)  route 0.151ns (51.790%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE                         0.000     0.000 r  current_f1_reg[3]/C
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  current_f1_reg[3]/Q
                         net (fo=3, routed)           0.151     0.292    F_OBUF[3]
    SLICE_X0Y119         FDRE                                         r  current_f2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_f1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            current_f2_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.502%)  route 0.169ns (54.498%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE                         0.000     0.000 r  current_f1_reg[4]/C
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  current_f1_reg[4]/Q
                         net (fo=3, routed)           0.169     0.310    F_OBUF[4]
    SLICE_X0Y120         FDRE                                         r  current_f2_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_f1_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            current_f2_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.141ns (44.905%)  route 0.173ns (55.095%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE                         0.000     0.000 r  current_f1_reg[6]/C
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  current_f1_reg[6]/Q
                         net (fo=3, routed)           0.173     0.314    F_OBUF[6]
    SLICE_X0Y120         FDRE                                         r  current_f2_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_f1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            current_f2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.141ns (44.854%)  route 0.173ns (55.146%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE                         0.000     0.000 r  current_f1_reg[2]/C
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  current_f1_reg[2]/Q
                         net (fo=3, routed)           0.173     0.314    F_OBUF[2]
    SLICE_X0Y119         FDRE                                         r  current_f2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_f1_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            current_f2_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.141ns (41.016%)  route 0.203ns (58.984%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE                         0.000     0.000 r  current_f1_reg[5]/C
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  current_f1_reg[5]/Q
                         net (fo=3, routed)           0.203     0.344    F_OBUF[5]
    SLICE_X0Y120         FDRE                                         r  current_f2_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            b2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.141ns (40.940%)  route 0.203ns (59.060%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE                         0.000     0.000 r  b1_reg/C
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  b1_reg/Q
                         net (fo=5, routed)           0.203     0.344    b1
    SLICE_X0Y122         FDRE                                         r  b2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.184ns (51.572%)  route 0.173ns (48.428%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[0]/Q
                         net (fo=4, routed)           0.173     0.314    cnt_reg_n_0_[0]
    SLICE_X0Y126         LUT3 (Prop_lut3_I1_O)        0.043     0.357 r  cnt[3]_i_3/O
                         net (fo=1, routed)           0.000     0.357    p_0_in[3]
    SLICE_X0Y126         FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.842%)  route 0.173ns (48.158%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[0]/Q
                         net (fo=4, routed)           0.173     0.314    cnt_reg_n_0_[0]
    SLICE_X0Y126         LUT3 (Prop_lut3_I0_O)        0.045     0.359 r  cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.359    p_0_in[2]
    SLICE_X0Y126         FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.183ns (49.904%)  route 0.184ns (50.096%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[0]/Q
                         net (fo=4, routed)           0.184     0.325    cnt_reg_n_0_[0]
    SLICE_X0Y126         LUT2 (Prop_lut2_I0_O)        0.042     0.367 r  cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.367    p_0_in[1]
    SLICE_X0Y126         FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------





