{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694061689021 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694061689021 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 07 10:11:28 2023 " "Processing started: Thu Sep 07 10:11:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694061689021 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694061689021 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off seven_segment -c seven_segment " "Command: quartus_map --read_settings_files=on --write_settings_files=off seven_segment -c seven_segment" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694061689021 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694061689236 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694061689236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdigit.v 1 1 " "Found 1 design units, including 1 entities, in source file hexdigit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexdigit " "Found entity 1: hexdigit" {  } { { "hexdigit.v" "" { Text "C:/Users/DELL/Desktop/DE2_Tests/7 segment/hexdigit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694061695591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694061695591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myproject.v 1 1 " "Found 1 design units, including 1 entities, in source file myproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 myproject " "Found entity 1: myproject" {  } { { "myproject.v" "" { Text "C:/Users/DELL/Desktop/DE2_Tests/7 segment/myproject.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694061695591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694061695591 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out hexdigit.v(8) " "Verilog HDL Procedural Assignment error at hexdigit.v(8): object \"out\" on left-hand side of assignment must have a variable data type" {  } { { "hexdigit.v" "" { Text "C:/Users/DELL/Desktop/DE2_Tests/7 segment/hexdigit.v" 8 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1694061695591 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out hexdigit.v(14) " "Verilog HDL Procedural Assignment error at hexdigit.v(14): object \"out\" on left-hand side of assignment must have a variable data type" {  } { { "hexdigit.v" "" { Text "C:/Users/DELL/Desktop/DE2_Tests/7 segment/hexdigit.v" 14 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1694061695591 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out hexdigit.v(15) " "Verilog HDL Procedural Assignment error at hexdigit.v(15): object \"out\" on left-hand side of assignment must have a variable data type" {  } { { "hexdigit.v" "" { Text "C:/Users/DELL/Desktop/DE2_Tests/7 segment/hexdigit.v" 15 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1694061695591 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out hexdigit.v(16) " "Verilog HDL Procedural Assignment error at hexdigit.v(16): object \"out\" on left-hand side of assignment must have a variable data type" {  } { { "hexdigit.v" "" { Text "C:/Users/DELL/Desktop/DE2_Tests/7 segment/hexdigit.v" 16 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1694061695591 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out hexdigit.v(17) " "Verilog HDL Procedural Assignment error at hexdigit.v(17): object \"out\" on left-hand side of assignment must have a variable data type" {  } { { "hexdigit.v" "" { Text "C:/Users/DELL/Desktop/DE2_Tests/7 segment/hexdigit.v" 17 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1694061695591 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out hexdigit.v(18) " "Verilog HDL Procedural Assignment error at hexdigit.v(18): object \"out\" on left-hand side of assignment must have a variable data type" {  } { { "hexdigit.v" "" { Text "C:/Users/DELL/Desktop/DE2_Tests/7 segment/hexdigit.v" 18 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1694061695591 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out hexdigit.v(19) " "Verilog HDL Procedural Assignment error at hexdigit.v(19): object \"out\" on left-hand side of assignment must have a variable data type" {  } { { "hexdigit.v" "" { Text "C:/Users/DELL/Desktop/DE2_Tests/7 segment/hexdigit.v" 19 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1694061695591 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out hexdigit.v(20) " "Verilog HDL Procedural Assignment error at hexdigit.v(20): object \"out\" on left-hand side of assignment must have a variable data type" {  } { { "hexdigit.v" "" { Text "C:/Users/DELL/Desktop/DE2_Tests/7 segment/hexdigit.v" 20 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1694061695591 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out hexdigit.v(25) " "Verilog HDL Procedural Assignment error at hexdigit.v(25): object \"out\" on left-hand side of assignment must have a variable data type" {  } { { "hexdigit.v" "" { Text "C:/Users/DELL/Desktop/DE2_Tests/7 segment/hexdigit.v" 25 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1694061695591 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out hexdigit.v(26) " "Verilog HDL Procedural Assignment error at hexdigit.v(26): object \"out\" on left-hand side of assignment must have a variable data type" {  } { { "hexdigit.v" "" { Text "C:/Users/DELL/Desktop/DE2_Tests/7 segment/hexdigit.v" 26 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1694061695591 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out hexdigit.v(27) " "Verilog HDL Procedural Assignment error at hexdigit.v(27): object \"out\" on left-hand side of assignment must have a variable data type" {  } { { "hexdigit.v" "" { Text "C:/Users/DELL/Desktop/DE2_Tests/7 segment/hexdigit.v" 27 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1694061695591 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out hexdigit.v(28) " "Verilog HDL Procedural Assignment error at hexdigit.v(28): object \"out\" on left-hand side of assignment must have a variable data type" {  } { { "hexdigit.v" "" { Text "C:/Users/DELL/Desktop/DE2_Tests/7 segment/hexdigit.v" 28 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1694061695591 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out hexdigit.v(29) " "Verilog HDL Procedural Assignment error at hexdigit.v(29): object \"out\" on left-hand side of assignment must have a variable data type" {  } { { "hexdigit.v" "" { Text "C:/Users/DELL/Desktop/DE2_Tests/7 segment/hexdigit.v" 29 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1694061695591 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out hexdigit.v(30) " "Verilog HDL Procedural Assignment error at hexdigit.v(30): object \"out\" on left-hand side of assignment must have a variable data type" {  } { { "hexdigit.v" "" { Text "C:/Users/DELL/Desktop/DE2_Tests/7 segment/hexdigit.v" 30 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1694061695591 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out hexdigit.v(31) " "Verilog HDL Procedural Assignment error at hexdigit.v(31): object \"out\" on left-hand side of assignment must have a variable data type" {  } { { "hexdigit.v" "" { Text "C:/Users/DELL/Desktop/DE2_Tests/7 segment/hexdigit.v" 31 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1694061695591 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out hexdigit.v(36) " "Verilog HDL Procedural Assignment error at hexdigit.v(36): object \"out\" on left-hand side of assignment must have a variable data type" {  } { { "hexdigit.v" "" { Text "C:/Users/DELL/Desktop/DE2_Tests/7 segment/hexdigit.v" 36 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1694061695591 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out hexdigit.v(37) " "Verilog HDL Procedural Assignment error at hexdigit.v(37): object \"out\" on left-hand side of assignment must have a variable data type" {  } { { "hexdigit.v" "" { Text "C:/Users/DELL/Desktop/DE2_Tests/7 segment/hexdigit.v" 37 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1694061695591 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out hexdigit.v(38) " "Verilog HDL Procedural Assignment error at hexdigit.v(38): object \"out\" on left-hand side of assignment must have a variable data type" {  } { { "hexdigit.v" "" { Text "C:/Users/DELL/Desktop/DE2_Tests/7 segment/hexdigit.v" 38 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1694061695591 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out hexdigit.v(39) " "Verilog HDL Procedural Assignment error at hexdigit.v(39): object \"out\" on left-hand side of assignment must have a variable data type" {  } { { "hexdigit.v" "" { Text "C:/Users/DELL/Desktop/DE2_Tests/7 segment/hexdigit.v" 39 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1694061695591 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694061695633 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 07 10:11:35 2023 " "Processing ended: Thu Sep 07 10:11:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694061695633 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694061695633 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694061695633 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694061695633 ""}
