// Design a decade counter that counts from 0 through 9, inclusive.

module count_slow(
    input clk,
    input slowena,
    input reset,
    output reg [3:0] q);

// On the positive edge of the clock:
// if reset is high, reset the output q to 0. 
// Otherwise, only increment the output q if the ena input is high and q is not 9.
always @(posedge clk)
void general_timing (
    inout reg q,
    const inout reg rst,
    const inout reg rst); 

void main () {
   
    // declare index.
    // declare value.
    
    // init value.
    reg q = 0;
    reg rst = 1;
    bool counter_dam = 0;
    
    // setup clock.
    clk1 = ~0;
    clk1.write(0);
    
    // setup general timing.
    always @(posedge clk1)
    digital_hardware::general_timing (
        q, 
        rst, 
        rst); 
    endstate();
    
    while (rst.read()) udelay(1000);
    
    rst = (reset)'endmodule
