#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55664fe53a50 .scope module, "UFIB_tb" "UFIB_tb" 2 9;
 .timescale -9 -12;
P_0x55664ffe5ee0 .param/l "lpBlockAdrsWidth" 1 2 60, +C4<00000000000000000000000000000010>;
P_0x55664ffe5f20 .param/l "lpBlockConnectNum" 1 2 59, +C4<00000000000000000000000000000011>;
P_0x55664ffe5f60 .param/l "lpCsrAdrsWidth" 1 2 61, +C4<00000000000000000000000000010000>;
P_0x55664ffe5fa0 .param/l "lpMCBAdrsMap" 1 2 69, C4<01>;
P_0x55664ffe5fe0 .param/l "lpMCBCsrActiveWidth" 1 2 82, +C4<00000000000000000000000000001000>;
P_0x55664ffe6020 .param/l "lpMCLKCycle" 1 2 27, +C4<00000000000000000000000000000111>;
P_0x55664ffe6060 .param/l "lpMUfiAdrsWidth" 1 2 158, +C4<0000000000000000000000000000000000000000000000000000000001000000>;
P_0x55664ffe60a0 .param/l "lpMUfiDqWidth" 1 2 157, +C4<0000000000000000000000000000000000000000000000000000000000100000>;
P_0x55664ffe60e0 .param/l "lpNullActiveWidth" 1 2 83, +C4<00000000000000000000000000001000>;
P_0x55664ffe6120 .param/l "lpNullAdrsMap" 1 2 70, C4<00>;
P_0x55664ffe6160 .param/l "lpRAMAdrsMap" 1 2 67, C4<11>;
P_0x55664ffe61a0 .param/l "lpRAMCsrActiveWidth" 1 2 80, +C4<00000000000000000000000000001000>;
P_0x55664ffe61e0 .param/l "lpRamAdrsWidth" 1 2 151, +C4<00000000000000000000000000001000>;
P_0x55664ffe6220 .param/l "lpRamDepth" 1 2 16, +C4<00000000000000000000000100000000>;
P_0x55664ffe6260 .param/l "lpRamDqWidth" 1 2 152, +C4<00000000000000000000000000010000>;
P_0x55664ffe62a0 .param/l "lpSCLKCycle" 1 2 26, +C4<00000000000000000000000000000100>;
P_0x55664ffe62e0 .param/l "lpSUsiBusWidth" 1 2 62, +C4<0000000000000000000000000000000000000000000000000000000001100000>;
P_0x55664ffe6320 .param/l "lpSynCsrActiveWidth" 1 2 79, +C4<00000000000000000000000000001000>;
P_0x55664ffe6360 .param/l "lpSynthesizerAdrsMap" 1 2 66, C4<10>;
P_0x55664ffe63a0 .param/l "lpUfiAdrsBusWidth" 1 2 154, +C4<00000000000000000000000000100000>;
P_0x55664ffe63e0 .param/l "lpUfiBlockAdrsWidth" 1 2 156, +C4<00000000000000000000000000000001>;
P_0x55664ffe6420 .param/l "lpUfiBlockConnectNum" 1 2 155, +C4<00000000000000000000000000000010>;
P_0x55664ffe6460 .param/l "lpUfiDqBusWidth" 1 2 153, +C4<00000000000000000000000000010000>;
P_0x55664ffe64a0 .param/l "lpUfiMcbAdrsMap" 1 2 170, C4<0>;
P_0x55664ffe64e0 .param/l "lpUfiNullAdrsMap" 1 2 172, C4<0>;
P_0x55664ffe6520 .param/l "lpUfiSynAdrsMap" 1 2 171, C4<1>;
P_0x55664ffe6560 .param/l "lpUfibMasterBlockNum" 1 2 15, +C4<00000000000000000000000000000010>;
P_0x55664ffe65a0 .param/l "lpUsiBusWidth" 1 2 58, +C4<00000000000000000000000000100000>;
L_0x55664fc24440 .functor BUFZ 32, v0x556650010f20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55664fb4ae10 .functor BUFZ 32, v0x556650010e80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55665000ff00_0 .net *"_ivl_21", 0 0, L_0x556650024a30;  1 drivers
v0x55665000ffa0_0 .net *"_ivl_29", 0 0, L_0x556650025df0;  1 drivers
L_0x7f5d35387968 .functor BUFT 1, C4<z>, C4<0>, C4<0>, C4<0>;
v0x556650010040_0 .net *"_ivl_39", 0 0, L_0x7f5d35387968;  1 drivers
o0x7f5d353de378 .functor BUFZ 28, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5566500100e0_0 name=_ivl_41
v0x556650010180_0 .net *"_ivl_9", 0 0, L_0x556650023ca0;  1 drivers
v0x556650010220_0 .var/i "init_for", 31 0;
v0x5566500102c0_0 .var "qMUfiWAdrs", 63 0;
v0x556650010360_0 .var "qMUfiWd", 31 0;
v0x556650010400_0 .var "qMemWEd", 0 0;
v0x556650010530_0 .var "qRd", 15 0;
v0x5566500105d0 .array "rMem", 0 255, 15 0;
v0x556650010e80_0 .var "rSUsiAdrs", 31 0;
v0x556650010f20_0 .var "rSUsiWd", 31 0;
v0x556650010fc0_0 .net "wAdrs", 7 0, L_0x55664f9581d0;  1 drivers
v0x556650011060_0 .net "wCe", 0 0, L_0x55664fee8670;  1 drivers
v0x556650011100_0 .net "wCmd", 0 0, L_0x55664fe3b960;  1 drivers
v0x5566500111a0_0 .net "wI2S_BCLK", 0 0, L_0x55664fa32ab0;  1 drivers
v0x556650011350_0 .net "wI2S_LRCLK", 0 0, L_0x55664fa2b580;  1 drivers
v0x5566500113f0_0 .net "wI2S_MCLK", 0 0, L_0x55664fa323e0;  1 drivers
v0x556650011490_0 .net "wI2S_SDATA", 0 0, L_0x556650024990;  1 drivers
v0x556650011530_0 .var "wMCLK", 0 0;
o0x7f5d353da238 .functor BUFZ 1, C4<z>; HiZ drive
v0x5566500115d0_0 .net "wMIDI_In", 0 0, o0x7f5d353da238;  0 drivers
v0x556650011670_0 .var "wMRST", 0 0;
v0x556650011710_0 .net "wMUfiAdrs", 31 0, L_0x55664fa7fc70;  1 drivers
v0x5566500117b0_0 .net "wMUfiRd", 15 0, L_0x55664fb17480;  1 drivers
v0x5566500118e0_0 .net "wMUfiRdy", 1 0, v0x55665000e790_0;  1 drivers
v0x556650011980 .array "wMUfiWAdrs", 1 0;
v0x556650011980_0 .net v0x556650011980 0, 31 0, L_0x556650023c00; 1 drivers
v0x556650011980_1 .net v0x556650011980 1, 31 0, L_0x556650024350; 1 drivers
v0x556650011a20 .array "wMUfiWd", 1 0;
v0x556650011a20_0 .net v0x556650011a20 0, 15 0, L_0x556650023ac0; 1 drivers
L_0x7f5d35386e28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556650011a20_1 .net v0x556650011a20 1, 15 0, L_0x7f5d35386e28; 1 drivers
v0x556650011ac0_0 .net "wMUsiAdrsMcb", 0 0, L_0x556650023de0;  1 drivers
v0x556650011b60_0 .net "wMUsiWdMcb", 0 0, L_0x556650023d40;  1 drivers
v0x556650011c00_0 .net "wMidiRd", 7 0, L_0x55664fa3ac20;  1 drivers
v0x556650011ca0_0 .net "wMidiVd", 0 0, L_0x55664fa3c090;  1 drivers
v0x556650011d40_0 .var "wSCLK", 0 0;
v0x556650011ff0_0 .var "wSRST", 0 0;
v0x556650012090_0 .net "wSUfiAdrs", 31 0, L_0x556650025870;  1 drivers
v0x556650012130_0 .net "wSUfiRd", 15 0, L_0x55664f940db0;  1 drivers
v0x556650012260_0 .net "wSUfiRdy", 0 0, L_0x556650025c30;  1 drivers
v0x556650012300_0 .net "wSUfiWAdrs", 31 0, v0x55665000e970_0;  1 drivers
v0x5566500123a0_0 .net "wSUfiWd", 15 0, L_0x55664faf4d50;  1 drivers
v0x5566500124d0_0 .net "wSUsiAdrs", 31 0, L_0x55664fb4ae10;  1 drivers
v0x556650012570_0 .net "wSUsiRd", 31 0, L_0x556650025e90;  1 drivers
v0x556650012610_0 .net "wSUsiWd", 31 0, L_0x55664fc24440;  1 drivers
v0x5566500126b0_0 .net "wWd", 15 0, L_0x55664f9572c0;  1 drivers
v0x556650012750_0 .var "wnMRST", 0 0;
v0x5566500127f0_0 .var "wnSRST", 0 0;
v0x5566500105d0_0 .array/port v0x5566500105d0, 0;
v0x5566500105d0_1 .array/port v0x5566500105d0, 1;
v0x5566500105d0_2 .array/port v0x5566500105d0, 2;
E_0x55664fe4aa90/0 .event edge, v0x55664fecee70_0, v0x5566500105d0_0, v0x5566500105d0_1, v0x5566500105d0_2;
v0x5566500105d0_3 .array/port v0x5566500105d0, 3;
v0x5566500105d0_4 .array/port v0x5566500105d0, 4;
v0x5566500105d0_5 .array/port v0x5566500105d0, 5;
v0x5566500105d0_6 .array/port v0x5566500105d0, 6;
E_0x55664fe4aa90/1 .event edge, v0x5566500105d0_3, v0x5566500105d0_4, v0x5566500105d0_5, v0x5566500105d0_6;
v0x5566500105d0_7 .array/port v0x5566500105d0, 7;
v0x5566500105d0_8 .array/port v0x5566500105d0, 8;
v0x5566500105d0_9 .array/port v0x5566500105d0, 9;
v0x5566500105d0_10 .array/port v0x5566500105d0, 10;
E_0x55664fe4aa90/2 .event edge, v0x5566500105d0_7, v0x5566500105d0_8, v0x5566500105d0_9, v0x5566500105d0_10;
v0x5566500105d0_11 .array/port v0x5566500105d0, 11;
v0x5566500105d0_12 .array/port v0x5566500105d0, 12;
v0x5566500105d0_13 .array/port v0x5566500105d0, 13;
v0x5566500105d0_14 .array/port v0x5566500105d0, 14;
E_0x55664fe4aa90/3 .event edge, v0x5566500105d0_11, v0x5566500105d0_12, v0x5566500105d0_13, v0x5566500105d0_14;
v0x5566500105d0_15 .array/port v0x5566500105d0, 15;
v0x5566500105d0_16 .array/port v0x5566500105d0, 16;
v0x5566500105d0_17 .array/port v0x5566500105d0, 17;
v0x5566500105d0_18 .array/port v0x5566500105d0, 18;
E_0x55664fe4aa90/4 .event edge, v0x5566500105d0_15, v0x5566500105d0_16, v0x5566500105d0_17, v0x5566500105d0_18;
v0x5566500105d0_19 .array/port v0x5566500105d0, 19;
v0x5566500105d0_20 .array/port v0x5566500105d0, 20;
v0x5566500105d0_21 .array/port v0x5566500105d0, 21;
v0x5566500105d0_22 .array/port v0x5566500105d0, 22;
E_0x55664fe4aa90/5 .event edge, v0x5566500105d0_19, v0x5566500105d0_20, v0x5566500105d0_21, v0x5566500105d0_22;
v0x5566500105d0_23 .array/port v0x5566500105d0, 23;
v0x5566500105d0_24 .array/port v0x5566500105d0, 24;
v0x5566500105d0_25 .array/port v0x5566500105d0, 25;
v0x5566500105d0_26 .array/port v0x5566500105d0, 26;
E_0x55664fe4aa90/6 .event edge, v0x5566500105d0_23, v0x5566500105d0_24, v0x5566500105d0_25, v0x5566500105d0_26;
v0x5566500105d0_27 .array/port v0x5566500105d0, 27;
v0x5566500105d0_28 .array/port v0x5566500105d0, 28;
v0x5566500105d0_29 .array/port v0x5566500105d0, 29;
v0x5566500105d0_30 .array/port v0x5566500105d0, 30;
E_0x55664fe4aa90/7 .event edge, v0x5566500105d0_27, v0x5566500105d0_28, v0x5566500105d0_29, v0x5566500105d0_30;
v0x5566500105d0_31 .array/port v0x5566500105d0, 31;
v0x5566500105d0_32 .array/port v0x5566500105d0, 32;
v0x5566500105d0_33 .array/port v0x5566500105d0, 33;
v0x5566500105d0_34 .array/port v0x5566500105d0, 34;
E_0x55664fe4aa90/8 .event edge, v0x5566500105d0_31, v0x5566500105d0_32, v0x5566500105d0_33, v0x5566500105d0_34;
v0x5566500105d0_35 .array/port v0x5566500105d0, 35;
v0x5566500105d0_36 .array/port v0x5566500105d0, 36;
v0x5566500105d0_37 .array/port v0x5566500105d0, 37;
v0x5566500105d0_38 .array/port v0x5566500105d0, 38;
E_0x55664fe4aa90/9 .event edge, v0x5566500105d0_35, v0x5566500105d0_36, v0x5566500105d0_37, v0x5566500105d0_38;
v0x5566500105d0_39 .array/port v0x5566500105d0, 39;
v0x5566500105d0_40 .array/port v0x5566500105d0, 40;
v0x5566500105d0_41 .array/port v0x5566500105d0, 41;
v0x5566500105d0_42 .array/port v0x5566500105d0, 42;
E_0x55664fe4aa90/10 .event edge, v0x5566500105d0_39, v0x5566500105d0_40, v0x5566500105d0_41, v0x5566500105d0_42;
v0x5566500105d0_43 .array/port v0x5566500105d0, 43;
v0x5566500105d0_44 .array/port v0x5566500105d0, 44;
v0x5566500105d0_45 .array/port v0x5566500105d0, 45;
v0x5566500105d0_46 .array/port v0x5566500105d0, 46;
E_0x55664fe4aa90/11 .event edge, v0x5566500105d0_43, v0x5566500105d0_44, v0x5566500105d0_45, v0x5566500105d0_46;
v0x5566500105d0_47 .array/port v0x5566500105d0, 47;
v0x5566500105d0_48 .array/port v0x5566500105d0, 48;
v0x5566500105d0_49 .array/port v0x5566500105d0, 49;
v0x5566500105d0_50 .array/port v0x5566500105d0, 50;
E_0x55664fe4aa90/12 .event edge, v0x5566500105d0_47, v0x5566500105d0_48, v0x5566500105d0_49, v0x5566500105d0_50;
v0x5566500105d0_51 .array/port v0x5566500105d0, 51;
v0x5566500105d0_52 .array/port v0x5566500105d0, 52;
v0x5566500105d0_53 .array/port v0x5566500105d0, 53;
v0x5566500105d0_54 .array/port v0x5566500105d0, 54;
E_0x55664fe4aa90/13 .event edge, v0x5566500105d0_51, v0x5566500105d0_52, v0x5566500105d0_53, v0x5566500105d0_54;
v0x5566500105d0_55 .array/port v0x5566500105d0, 55;
v0x5566500105d0_56 .array/port v0x5566500105d0, 56;
v0x5566500105d0_57 .array/port v0x5566500105d0, 57;
v0x5566500105d0_58 .array/port v0x5566500105d0, 58;
E_0x55664fe4aa90/14 .event edge, v0x5566500105d0_55, v0x5566500105d0_56, v0x5566500105d0_57, v0x5566500105d0_58;
v0x5566500105d0_59 .array/port v0x5566500105d0, 59;
v0x5566500105d0_60 .array/port v0x5566500105d0, 60;
v0x5566500105d0_61 .array/port v0x5566500105d0, 61;
v0x5566500105d0_62 .array/port v0x5566500105d0, 62;
E_0x55664fe4aa90/15 .event edge, v0x5566500105d0_59, v0x5566500105d0_60, v0x5566500105d0_61, v0x5566500105d0_62;
v0x5566500105d0_63 .array/port v0x5566500105d0, 63;
v0x5566500105d0_64 .array/port v0x5566500105d0, 64;
v0x5566500105d0_65 .array/port v0x5566500105d0, 65;
v0x5566500105d0_66 .array/port v0x5566500105d0, 66;
E_0x55664fe4aa90/16 .event edge, v0x5566500105d0_63, v0x5566500105d0_64, v0x5566500105d0_65, v0x5566500105d0_66;
v0x5566500105d0_67 .array/port v0x5566500105d0, 67;
v0x5566500105d0_68 .array/port v0x5566500105d0, 68;
v0x5566500105d0_69 .array/port v0x5566500105d0, 69;
v0x5566500105d0_70 .array/port v0x5566500105d0, 70;
E_0x55664fe4aa90/17 .event edge, v0x5566500105d0_67, v0x5566500105d0_68, v0x5566500105d0_69, v0x5566500105d0_70;
v0x5566500105d0_71 .array/port v0x5566500105d0, 71;
v0x5566500105d0_72 .array/port v0x5566500105d0, 72;
v0x5566500105d0_73 .array/port v0x5566500105d0, 73;
v0x5566500105d0_74 .array/port v0x5566500105d0, 74;
E_0x55664fe4aa90/18 .event edge, v0x5566500105d0_71, v0x5566500105d0_72, v0x5566500105d0_73, v0x5566500105d0_74;
v0x5566500105d0_75 .array/port v0x5566500105d0, 75;
v0x5566500105d0_76 .array/port v0x5566500105d0, 76;
v0x5566500105d0_77 .array/port v0x5566500105d0, 77;
v0x5566500105d0_78 .array/port v0x5566500105d0, 78;
E_0x55664fe4aa90/19 .event edge, v0x5566500105d0_75, v0x5566500105d0_76, v0x5566500105d0_77, v0x5566500105d0_78;
v0x5566500105d0_79 .array/port v0x5566500105d0, 79;
v0x5566500105d0_80 .array/port v0x5566500105d0, 80;
v0x5566500105d0_81 .array/port v0x5566500105d0, 81;
v0x5566500105d0_82 .array/port v0x5566500105d0, 82;
E_0x55664fe4aa90/20 .event edge, v0x5566500105d0_79, v0x5566500105d0_80, v0x5566500105d0_81, v0x5566500105d0_82;
v0x5566500105d0_83 .array/port v0x5566500105d0, 83;
v0x5566500105d0_84 .array/port v0x5566500105d0, 84;
v0x5566500105d0_85 .array/port v0x5566500105d0, 85;
v0x5566500105d0_86 .array/port v0x5566500105d0, 86;
E_0x55664fe4aa90/21 .event edge, v0x5566500105d0_83, v0x5566500105d0_84, v0x5566500105d0_85, v0x5566500105d0_86;
v0x5566500105d0_87 .array/port v0x5566500105d0, 87;
v0x5566500105d0_88 .array/port v0x5566500105d0, 88;
v0x5566500105d0_89 .array/port v0x5566500105d0, 89;
v0x5566500105d0_90 .array/port v0x5566500105d0, 90;
E_0x55664fe4aa90/22 .event edge, v0x5566500105d0_87, v0x5566500105d0_88, v0x5566500105d0_89, v0x5566500105d0_90;
v0x5566500105d0_91 .array/port v0x5566500105d0, 91;
v0x5566500105d0_92 .array/port v0x5566500105d0, 92;
v0x5566500105d0_93 .array/port v0x5566500105d0, 93;
v0x5566500105d0_94 .array/port v0x5566500105d0, 94;
E_0x55664fe4aa90/23 .event edge, v0x5566500105d0_91, v0x5566500105d0_92, v0x5566500105d0_93, v0x5566500105d0_94;
v0x5566500105d0_95 .array/port v0x5566500105d0, 95;
v0x5566500105d0_96 .array/port v0x5566500105d0, 96;
v0x5566500105d0_97 .array/port v0x5566500105d0, 97;
v0x5566500105d0_98 .array/port v0x5566500105d0, 98;
E_0x55664fe4aa90/24 .event edge, v0x5566500105d0_95, v0x5566500105d0_96, v0x5566500105d0_97, v0x5566500105d0_98;
v0x5566500105d0_99 .array/port v0x5566500105d0, 99;
v0x5566500105d0_100 .array/port v0x5566500105d0, 100;
v0x5566500105d0_101 .array/port v0x5566500105d0, 101;
v0x5566500105d0_102 .array/port v0x5566500105d0, 102;
E_0x55664fe4aa90/25 .event edge, v0x5566500105d0_99, v0x5566500105d0_100, v0x5566500105d0_101, v0x5566500105d0_102;
v0x5566500105d0_103 .array/port v0x5566500105d0, 103;
v0x5566500105d0_104 .array/port v0x5566500105d0, 104;
v0x5566500105d0_105 .array/port v0x5566500105d0, 105;
v0x5566500105d0_106 .array/port v0x5566500105d0, 106;
E_0x55664fe4aa90/26 .event edge, v0x5566500105d0_103, v0x5566500105d0_104, v0x5566500105d0_105, v0x5566500105d0_106;
v0x5566500105d0_107 .array/port v0x5566500105d0, 107;
v0x5566500105d0_108 .array/port v0x5566500105d0, 108;
v0x5566500105d0_109 .array/port v0x5566500105d0, 109;
v0x5566500105d0_110 .array/port v0x5566500105d0, 110;
E_0x55664fe4aa90/27 .event edge, v0x5566500105d0_107, v0x5566500105d0_108, v0x5566500105d0_109, v0x5566500105d0_110;
v0x5566500105d0_111 .array/port v0x5566500105d0, 111;
v0x5566500105d0_112 .array/port v0x5566500105d0, 112;
v0x5566500105d0_113 .array/port v0x5566500105d0, 113;
v0x5566500105d0_114 .array/port v0x5566500105d0, 114;
E_0x55664fe4aa90/28 .event edge, v0x5566500105d0_111, v0x5566500105d0_112, v0x5566500105d0_113, v0x5566500105d0_114;
v0x5566500105d0_115 .array/port v0x5566500105d0, 115;
v0x5566500105d0_116 .array/port v0x5566500105d0, 116;
v0x5566500105d0_117 .array/port v0x5566500105d0, 117;
v0x5566500105d0_118 .array/port v0x5566500105d0, 118;
E_0x55664fe4aa90/29 .event edge, v0x5566500105d0_115, v0x5566500105d0_116, v0x5566500105d0_117, v0x5566500105d0_118;
v0x5566500105d0_119 .array/port v0x5566500105d0, 119;
v0x5566500105d0_120 .array/port v0x5566500105d0, 120;
v0x5566500105d0_121 .array/port v0x5566500105d0, 121;
v0x5566500105d0_122 .array/port v0x5566500105d0, 122;
E_0x55664fe4aa90/30 .event edge, v0x5566500105d0_119, v0x5566500105d0_120, v0x5566500105d0_121, v0x5566500105d0_122;
v0x5566500105d0_123 .array/port v0x5566500105d0, 123;
v0x5566500105d0_124 .array/port v0x5566500105d0, 124;
v0x5566500105d0_125 .array/port v0x5566500105d0, 125;
v0x5566500105d0_126 .array/port v0x5566500105d0, 126;
E_0x55664fe4aa90/31 .event edge, v0x5566500105d0_123, v0x5566500105d0_124, v0x5566500105d0_125, v0x5566500105d0_126;
v0x5566500105d0_127 .array/port v0x5566500105d0, 127;
v0x5566500105d0_128 .array/port v0x5566500105d0, 128;
v0x5566500105d0_129 .array/port v0x5566500105d0, 129;
v0x5566500105d0_130 .array/port v0x5566500105d0, 130;
E_0x55664fe4aa90/32 .event edge, v0x5566500105d0_127, v0x5566500105d0_128, v0x5566500105d0_129, v0x5566500105d0_130;
v0x5566500105d0_131 .array/port v0x5566500105d0, 131;
v0x5566500105d0_132 .array/port v0x5566500105d0, 132;
v0x5566500105d0_133 .array/port v0x5566500105d0, 133;
v0x5566500105d0_134 .array/port v0x5566500105d0, 134;
E_0x55664fe4aa90/33 .event edge, v0x5566500105d0_131, v0x5566500105d0_132, v0x5566500105d0_133, v0x5566500105d0_134;
v0x5566500105d0_135 .array/port v0x5566500105d0, 135;
v0x5566500105d0_136 .array/port v0x5566500105d0, 136;
v0x5566500105d0_137 .array/port v0x5566500105d0, 137;
v0x5566500105d0_138 .array/port v0x5566500105d0, 138;
E_0x55664fe4aa90/34 .event edge, v0x5566500105d0_135, v0x5566500105d0_136, v0x5566500105d0_137, v0x5566500105d0_138;
v0x5566500105d0_139 .array/port v0x5566500105d0, 139;
v0x5566500105d0_140 .array/port v0x5566500105d0, 140;
v0x5566500105d0_141 .array/port v0x5566500105d0, 141;
v0x5566500105d0_142 .array/port v0x5566500105d0, 142;
E_0x55664fe4aa90/35 .event edge, v0x5566500105d0_139, v0x5566500105d0_140, v0x5566500105d0_141, v0x5566500105d0_142;
v0x5566500105d0_143 .array/port v0x5566500105d0, 143;
v0x5566500105d0_144 .array/port v0x5566500105d0, 144;
v0x5566500105d0_145 .array/port v0x5566500105d0, 145;
v0x5566500105d0_146 .array/port v0x5566500105d0, 146;
E_0x55664fe4aa90/36 .event edge, v0x5566500105d0_143, v0x5566500105d0_144, v0x5566500105d0_145, v0x5566500105d0_146;
v0x5566500105d0_147 .array/port v0x5566500105d0, 147;
v0x5566500105d0_148 .array/port v0x5566500105d0, 148;
v0x5566500105d0_149 .array/port v0x5566500105d0, 149;
v0x5566500105d0_150 .array/port v0x5566500105d0, 150;
E_0x55664fe4aa90/37 .event edge, v0x5566500105d0_147, v0x5566500105d0_148, v0x5566500105d0_149, v0x5566500105d0_150;
v0x5566500105d0_151 .array/port v0x5566500105d0, 151;
v0x5566500105d0_152 .array/port v0x5566500105d0, 152;
v0x5566500105d0_153 .array/port v0x5566500105d0, 153;
v0x5566500105d0_154 .array/port v0x5566500105d0, 154;
E_0x55664fe4aa90/38 .event edge, v0x5566500105d0_151, v0x5566500105d0_152, v0x5566500105d0_153, v0x5566500105d0_154;
v0x5566500105d0_155 .array/port v0x5566500105d0, 155;
v0x5566500105d0_156 .array/port v0x5566500105d0, 156;
v0x5566500105d0_157 .array/port v0x5566500105d0, 157;
v0x5566500105d0_158 .array/port v0x5566500105d0, 158;
E_0x55664fe4aa90/39 .event edge, v0x5566500105d0_155, v0x5566500105d0_156, v0x5566500105d0_157, v0x5566500105d0_158;
v0x5566500105d0_159 .array/port v0x5566500105d0, 159;
v0x5566500105d0_160 .array/port v0x5566500105d0, 160;
v0x5566500105d0_161 .array/port v0x5566500105d0, 161;
v0x5566500105d0_162 .array/port v0x5566500105d0, 162;
E_0x55664fe4aa90/40 .event edge, v0x5566500105d0_159, v0x5566500105d0_160, v0x5566500105d0_161, v0x5566500105d0_162;
v0x5566500105d0_163 .array/port v0x5566500105d0, 163;
v0x5566500105d0_164 .array/port v0x5566500105d0, 164;
v0x5566500105d0_165 .array/port v0x5566500105d0, 165;
v0x5566500105d0_166 .array/port v0x5566500105d0, 166;
E_0x55664fe4aa90/41 .event edge, v0x5566500105d0_163, v0x5566500105d0_164, v0x5566500105d0_165, v0x5566500105d0_166;
v0x5566500105d0_167 .array/port v0x5566500105d0, 167;
v0x5566500105d0_168 .array/port v0x5566500105d0, 168;
v0x5566500105d0_169 .array/port v0x5566500105d0, 169;
v0x5566500105d0_170 .array/port v0x5566500105d0, 170;
E_0x55664fe4aa90/42 .event edge, v0x5566500105d0_167, v0x5566500105d0_168, v0x5566500105d0_169, v0x5566500105d0_170;
v0x5566500105d0_171 .array/port v0x5566500105d0, 171;
v0x5566500105d0_172 .array/port v0x5566500105d0, 172;
v0x5566500105d0_173 .array/port v0x5566500105d0, 173;
v0x5566500105d0_174 .array/port v0x5566500105d0, 174;
E_0x55664fe4aa90/43 .event edge, v0x5566500105d0_171, v0x5566500105d0_172, v0x5566500105d0_173, v0x5566500105d0_174;
v0x5566500105d0_175 .array/port v0x5566500105d0, 175;
v0x5566500105d0_176 .array/port v0x5566500105d0, 176;
v0x5566500105d0_177 .array/port v0x5566500105d0, 177;
v0x5566500105d0_178 .array/port v0x5566500105d0, 178;
E_0x55664fe4aa90/44 .event edge, v0x5566500105d0_175, v0x5566500105d0_176, v0x5566500105d0_177, v0x5566500105d0_178;
v0x5566500105d0_179 .array/port v0x5566500105d0, 179;
v0x5566500105d0_180 .array/port v0x5566500105d0, 180;
v0x5566500105d0_181 .array/port v0x5566500105d0, 181;
v0x5566500105d0_182 .array/port v0x5566500105d0, 182;
E_0x55664fe4aa90/45 .event edge, v0x5566500105d0_179, v0x5566500105d0_180, v0x5566500105d0_181, v0x5566500105d0_182;
v0x5566500105d0_183 .array/port v0x5566500105d0, 183;
v0x5566500105d0_184 .array/port v0x5566500105d0, 184;
v0x5566500105d0_185 .array/port v0x5566500105d0, 185;
v0x5566500105d0_186 .array/port v0x5566500105d0, 186;
E_0x55664fe4aa90/46 .event edge, v0x5566500105d0_183, v0x5566500105d0_184, v0x5566500105d0_185, v0x5566500105d0_186;
v0x5566500105d0_187 .array/port v0x5566500105d0, 187;
v0x5566500105d0_188 .array/port v0x5566500105d0, 188;
v0x5566500105d0_189 .array/port v0x5566500105d0, 189;
v0x5566500105d0_190 .array/port v0x5566500105d0, 190;
E_0x55664fe4aa90/47 .event edge, v0x5566500105d0_187, v0x5566500105d0_188, v0x5566500105d0_189, v0x5566500105d0_190;
v0x5566500105d0_191 .array/port v0x5566500105d0, 191;
v0x5566500105d0_192 .array/port v0x5566500105d0, 192;
v0x5566500105d0_193 .array/port v0x5566500105d0, 193;
v0x5566500105d0_194 .array/port v0x5566500105d0, 194;
E_0x55664fe4aa90/48 .event edge, v0x5566500105d0_191, v0x5566500105d0_192, v0x5566500105d0_193, v0x5566500105d0_194;
v0x5566500105d0_195 .array/port v0x5566500105d0, 195;
v0x5566500105d0_196 .array/port v0x5566500105d0, 196;
v0x5566500105d0_197 .array/port v0x5566500105d0, 197;
v0x5566500105d0_198 .array/port v0x5566500105d0, 198;
E_0x55664fe4aa90/49 .event edge, v0x5566500105d0_195, v0x5566500105d0_196, v0x5566500105d0_197, v0x5566500105d0_198;
v0x5566500105d0_199 .array/port v0x5566500105d0, 199;
v0x5566500105d0_200 .array/port v0x5566500105d0, 200;
v0x5566500105d0_201 .array/port v0x5566500105d0, 201;
v0x5566500105d0_202 .array/port v0x5566500105d0, 202;
E_0x55664fe4aa90/50 .event edge, v0x5566500105d0_199, v0x5566500105d0_200, v0x5566500105d0_201, v0x5566500105d0_202;
v0x5566500105d0_203 .array/port v0x5566500105d0, 203;
v0x5566500105d0_204 .array/port v0x5566500105d0, 204;
v0x5566500105d0_205 .array/port v0x5566500105d0, 205;
v0x5566500105d0_206 .array/port v0x5566500105d0, 206;
E_0x55664fe4aa90/51 .event edge, v0x5566500105d0_203, v0x5566500105d0_204, v0x5566500105d0_205, v0x5566500105d0_206;
v0x5566500105d0_207 .array/port v0x5566500105d0, 207;
v0x5566500105d0_208 .array/port v0x5566500105d0, 208;
v0x5566500105d0_209 .array/port v0x5566500105d0, 209;
v0x5566500105d0_210 .array/port v0x5566500105d0, 210;
E_0x55664fe4aa90/52 .event edge, v0x5566500105d0_207, v0x5566500105d0_208, v0x5566500105d0_209, v0x5566500105d0_210;
v0x5566500105d0_211 .array/port v0x5566500105d0, 211;
v0x5566500105d0_212 .array/port v0x5566500105d0, 212;
v0x5566500105d0_213 .array/port v0x5566500105d0, 213;
v0x5566500105d0_214 .array/port v0x5566500105d0, 214;
E_0x55664fe4aa90/53 .event edge, v0x5566500105d0_211, v0x5566500105d0_212, v0x5566500105d0_213, v0x5566500105d0_214;
v0x5566500105d0_215 .array/port v0x5566500105d0, 215;
v0x5566500105d0_216 .array/port v0x5566500105d0, 216;
v0x5566500105d0_217 .array/port v0x5566500105d0, 217;
v0x5566500105d0_218 .array/port v0x5566500105d0, 218;
E_0x55664fe4aa90/54 .event edge, v0x5566500105d0_215, v0x5566500105d0_216, v0x5566500105d0_217, v0x5566500105d0_218;
v0x5566500105d0_219 .array/port v0x5566500105d0, 219;
v0x5566500105d0_220 .array/port v0x5566500105d0, 220;
v0x5566500105d0_221 .array/port v0x5566500105d0, 221;
v0x5566500105d0_222 .array/port v0x5566500105d0, 222;
E_0x55664fe4aa90/55 .event edge, v0x5566500105d0_219, v0x5566500105d0_220, v0x5566500105d0_221, v0x5566500105d0_222;
v0x5566500105d0_223 .array/port v0x5566500105d0, 223;
v0x5566500105d0_224 .array/port v0x5566500105d0, 224;
v0x5566500105d0_225 .array/port v0x5566500105d0, 225;
v0x5566500105d0_226 .array/port v0x5566500105d0, 226;
E_0x55664fe4aa90/56 .event edge, v0x5566500105d0_223, v0x5566500105d0_224, v0x5566500105d0_225, v0x5566500105d0_226;
v0x5566500105d0_227 .array/port v0x5566500105d0, 227;
v0x5566500105d0_228 .array/port v0x5566500105d0, 228;
v0x5566500105d0_229 .array/port v0x5566500105d0, 229;
v0x5566500105d0_230 .array/port v0x5566500105d0, 230;
E_0x55664fe4aa90/57 .event edge, v0x5566500105d0_227, v0x5566500105d0_228, v0x5566500105d0_229, v0x5566500105d0_230;
v0x5566500105d0_231 .array/port v0x5566500105d0, 231;
v0x5566500105d0_232 .array/port v0x5566500105d0, 232;
v0x5566500105d0_233 .array/port v0x5566500105d0, 233;
v0x5566500105d0_234 .array/port v0x5566500105d0, 234;
E_0x55664fe4aa90/58 .event edge, v0x5566500105d0_231, v0x5566500105d0_232, v0x5566500105d0_233, v0x5566500105d0_234;
v0x5566500105d0_235 .array/port v0x5566500105d0, 235;
v0x5566500105d0_236 .array/port v0x5566500105d0, 236;
v0x5566500105d0_237 .array/port v0x5566500105d0, 237;
v0x5566500105d0_238 .array/port v0x5566500105d0, 238;
E_0x55664fe4aa90/59 .event edge, v0x5566500105d0_235, v0x5566500105d0_236, v0x5566500105d0_237, v0x5566500105d0_238;
v0x5566500105d0_239 .array/port v0x5566500105d0, 239;
v0x5566500105d0_240 .array/port v0x5566500105d0, 240;
v0x5566500105d0_241 .array/port v0x5566500105d0, 241;
v0x5566500105d0_242 .array/port v0x5566500105d0, 242;
E_0x55664fe4aa90/60 .event edge, v0x5566500105d0_239, v0x5566500105d0_240, v0x5566500105d0_241, v0x5566500105d0_242;
v0x5566500105d0_243 .array/port v0x5566500105d0, 243;
v0x5566500105d0_244 .array/port v0x5566500105d0, 244;
v0x5566500105d0_245 .array/port v0x5566500105d0, 245;
v0x5566500105d0_246 .array/port v0x5566500105d0, 246;
E_0x55664fe4aa90/61 .event edge, v0x5566500105d0_243, v0x5566500105d0_244, v0x5566500105d0_245, v0x5566500105d0_246;
v0x5566500105d0_247 .array/port v0x5566500105d0, 247;
v0x5566500105d0_248 .array/port v0x5566500105d0, 248;
v0x5566500105d0_249 .array/port v0x5566500105d0, 249;
v0x5566500105d0_250 .array/port v0x5566500105d0, 250;
E_0x55664fe4aa90/62 .event edge, v0x5566500105d0_247, v0x5566500105d0_248, v0x5566500105d0_249, v0x5566500105d0_250;
v0x5566500105d0_251 .array/port v0x5566500105d0, 251;
v0x5566500105d0_252 .array/port v0x5566500105d0, 252;
v0x5566500105d0_253 .array/port v0x5566500105d0, 253;
v0x5566500105d0_254 .array/port v0x5566500105d0, 254;
E_0x55664fe4aa90/63 .event edge, v0x5566500105d0_251, v0x5566500105d0_252, v0x5566500105d0_253, v0x5566500105d0_254;
v0x5566500105d0_255 .array/port v0x5566500105d0, 255;
E_0x55664fe4aa90/64 .event edge, v0x5566500105d0_255, v0x55664fe14c40_0, v0x55664fe216f0_0;
E_0x55664fe4aa90 .event/or E_0x55664fe4aa90/0, E_0x55664fe4aa90/1, E_0x55664fe4aa90/2, E_0x55664fe4aa90/3, E_0x55664fe4aa90/4, E_0x55664fe4aa90/5, E_0x55664fe4aa90/6, E_0x55664fe4aa90/7, E_0x55664fe4aa90/8, E_0x55664fe4aa90/9, E_0x55664fe4aa90/10, E_0x55664fe4aa90/11, E_0x55664fe4aa90/12, E_0x55664fe4aa90/13, E_0x55664fe4aa90/14, E_0x55664fe4aa90/15, E_0x55664fe4aa90/16, E_0x55664fe4aa90/17, E_0x55664fe4aa90/18, E_0x55664fe4aa90/19, E_0x55664fe4aa90/20, E_0x55664fe4aa90/21, E_0x55664fe4aa90/22, E_0x55664fe4aa90/23, E_0x55664fe4aa90/24, E_0x55664fe4aa90/25, E_0x55664fe4aa90/26, E_0x55664fe4aa90/27, E_0x55664fe4aa90/28, E_0x55664fe4aa90/29, E_0x55664fe4aa90/30, E_0x55664fe4aa90/31, E_0x55664fe4aa90/32, E_0x55664fe4aa90/33, E_0x55664fe4aa90/34, E_0x55664fe4aa90/35, E_0x55664fe4aa90/36, E_0x55664fe4aa90/37, E_0x55664fe4aa90/38, E_0x55664fe4aa90/39, E_0x55664fe4aa90/40, E_0x55664fe4aa90/41, E_0x55664fe4aa90/42, E_0x55664fe4aa90/43, E_0x55664fe4aa90/44, E_0x55664fe4aa90/45, E_0x55664fe4aa90/46, E_0x55664fe4aa90/47, E_0x55664fe4aa90/48, E_0x55664fe4aa90/49, E_0x55664fe4aa90/50, E_0x55664fe4aa90/51, E_0x55664fe4aa90/52, E_0x55664fe4aa90/53, E_0x55664fe4aa90/54, E_0x55664fe4aa90/55, E_0x55664fe4aa90/56, E_0x55664fe4aa90/57, E_0x55664fe4aa90/58, E_0x55664fe4aa90/59, E_0x55664fe4aa90/60, E_0x55664fe4aa90/61, E_0x55664fe4aa90/62, E_0x55664fe4aa90/63, E_0x55664fe4aa90/64;
L_0x556650023ca0 .part v0x55664fb7c1e0_0, 0, 1;
L_0x7f5d35386018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d3128 .resolv tri, L_0x7f5d35386018, v0x55664fe9c000_0;
L_0x556650023d40 .part RS_0x7f5d353d3128, 0, 1;
L_0x7f5d35386060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d30f8 .resolv tri, L_0x7f5d35386060, v0x55664ffd19f0_0;
L_0x556650023de0 .part RS_0x7f5d353d30f8, 0, 1;
L_0x556650023e80 .part v0x55665000e790_0, 0, 1;
L_0x556650024a30 .part v0x55664fff53f0_0, 0, 1;
L_0x556650024ad0 .part v0x55665000e790_0, 1, 1;
L_0x556650025df0 .part v0x55664fe3a0a0_0, 0, 1;
LS_0x556650025e90_0_0 .concat [ 1 1 1 1], L_0x7f5d35387968, L_0x556650023ca0, L_0x556650024a30, L_0x556650025df0;
LS_0x556650025e90_0_4 .concat [ 28 0 0 0], o0x7f5d353de378;
L_0x556650025e90 .concat [ 4 28 0 0], LS_0x556650025e90_0_0, LS_0x556650025e90_0_4;
S_0x55664ff48b40 .scope module, "MicroControllerBlock" "MicroControllerBlock" 2 257, 3 7 0, S_0x55664fe53a50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "iMUsiRd";
    .port_info 1 /OUTPUT 32 "oSUsiRd";
    .port_info 2 /OUTPUT 32 "oMUsiWd";
    .port_info 3 /OUTPUT 32 "oMUsiAdrs";
    .port_info 4 /INPUT 32 "iSUsiWd";
    .port_info 5 /INPUT 32 "iSUsiAdrs";
    .port_info 6 /INPUT 16 "iMUfiRd";
    .port_info 7 /INPUT 32 "iMUfiAdrs";
    .port_info 8 /OUTPUT 16 "oMUfiWd";
    .port_info 9 /OUTPUT 32 "oMUfiAdrs";
    .port_info 10 /INPUT 1 "iMUfiRdy";
    .port_info 11 /OUTPUT 1 "oTxd";
    .port_info 12 /INPUT 1 "iRxd";
    .port_info 13 /OUTPUT 1 "oSocRST";
    .port_info 14 /INPUT 1 "iSRST";
    .port_info 15 /INPUT 1 "inSRST";
    .port_info 16 /INPUT 1 "iSCLK";
    .port_info 17 /INPUT 1 "jtag_inst1_TCK";
    .port_info 18 /OUTPUT 1 "jtag_inst1_TDO";
    .port_info 19 /INPUT 1 "jtag_inst1_TDI";
    .port_info 20 /INPUT 1 "jtag_inst1_TMS";
    .port_info 21 /INPUT 1 "jtag_inst1_RUNTEST";
    .port_info 22 /INPUT 1 "jtag_inst1_SEL";
    .port_info 23 /INPUT 1 "jtag_inst1_CAPTURE";
    .port_info 24 /INPUT 1 "jtag_inst1_SHIFT";
    .port_info 25 /INPUT 1 "jtag_inst1_UPDATE";
    .port_info 26 /INPUT 1 "jtag_inst1_RESET";
P_0x55664f92c180 .param/l "lpMcmBitWidth" 1 3 185, +C4<00000000000000000000000000110000>;
P_0x55664f92c1c0 .param/l "lpMcmDepth" 1 3 184, +C4<00000000000000000000001000000000>;
P_0x55664f92c200 .param/l "pAdrsMap" 0 3 9, C4<01>;
P_0x55664f92c240 .param/l "pBlockAdrsWidth" 0 3 8, +C4<00000000000000000000000000000010>;
P_0x55664f92c280 .param/l "pCsrActiveWidth" 0 3 12, +C4<00000000000000000000000000001000>;
P_0x55664f92c2c0 .param/l "pCsrAdrsWidth" 0 3 11, +C4<00000000000000000000000000010000>;
P_0x55664f92c300 .param/str "pSimlation" 0 3 17, "yes";
P_0x55664f92c340 .param/l "pUfiAdrsBusWidth" 0 3 14, +C4<00000000000000000000000000100000>;
P_0x55664f92c380 .param/l "pUfiAdrsMap" 0 3 15, C4<0000>;
P_0x55664f92c3c0 .param/l "pUfiDqBusWidth" 0 3 13, +C4<00000000000000000000000000010000>;
P_0x55664f92c400 .param/l "pUfiEnableBit" 0 3 16, +C4<00000000000000000000000000100000>;
P_0x55664f92c440 .param/l "pUsiBusWidth" 0 3 10, +C4<00000000000000000000000000100000>;
L_0x55664fa86dc0 .functor BUFZ 1, v0x55664f9cd500_0, C4<0>, C4<0>, C4<0>;
v0x55664fb913d0_0 .net *"_ivl_13", 30 0, L_0x556650023b60;  1 drivers
v0x55664fb99bc0_0 .net *"_ivl_18", 0 0, L_0x55664fa86dc0;  1 drivers
v0x55664fb0ddd0_0 .net "iMUfiAdrs", 31 0, L_0x55664fa7fc70;  alias, 1 drivers
v0x55664fb04490_0 .net "iMUfiRd", 15 0, L_0x55664fb17480;  alias, 1 drivers
v0x55664fb08640_0 .net "iMUfiRdy", 0 0, L_0x556650023e80;  1 drivers
L_0x7f5d35387920 .functor BUFT 1, C4<0000000000000000000000000000000z>, C4<0>, C4<0>, C4<0>;
v0x55664fb0afa0_0 .net "iMUsiRd", 31 0, L_0x7f5d35387920;  1 drivers
o0x7f5d353d2e88 .functor BUFZ 1, C4<z>; HiZ drive
v0x55664fb10930_0 .net "iRxd", 0 0, o0x7f5d353d2e88;  0 drivers
v0x55664fadc8d0_0 .net "iSCLK", 0 0, v0x556650011d40_0;  1 drivers
v0x55664fad2f90_0 .net "iSRST", 0 0, v0x556650011ff0_0;  1 drivers
v0x55664fad7140_0 .net "iSUsiAdrs", 31 0, L_0x55664fb4ae10;  alias, 1 drivers
v0x55664fad9aa0_0 .net "iSUsiWd", 31 0, L_0x55664fc24440;  alias, 1 drivers
v0x55664fadf430_0 .net "inSRST", 0 0, v0x5566500127f0_0;  1 drivers
o0x7f5d353d2eb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55664fa80420_0 .net "jtag_inst1_CAPTURE", 0 0, o0x7f5d353d2eb8;  0 drivers
o0x7f5d353d2ee8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55664f942ed0_0 .net "jtag_inst1_RESET", 0 0, o0x7f5d353d2ee8;  0 drivers
o0x7f5d353d2f18 .functor BUFZ 1, C4<z>; HiZ drive
v0x55664f9796d0_0 .net "jtag_inst1_RUNTEST", 0 0, o0x7f5d353d2f18;  0 drivers
o0x7f5d353d2f48 .functor BUFZ 1, C4<z>; HiZ drive
v0x55664f92c9e0_0 .net "jtag_inst1_SEL", 0 0, o0x7f5d353d2f48;  0 drivers
o0x7f5d353d2f78 .functor BUFZ 1, C4<z>; HiZ drive
v0x55664f95acd0_0 .net "jtag_inst1_SHIFT", 0 0, o0x7f5d353d2f78;  0 drivers
o0x7f5d353d2fa8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55664f95fa60_0 .net "jtag_inst1_TCK", 0 0, o0x7f5d353d2fa8;  0 drivers
o0x7f5d353d2fd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55664fecd3f0_0 .net "jtag_inst1_TDI", 0 0, o0x7f5d353d2fd8;  0 drivers
o0x7f5d353d3008 .functor BUFZ 1, C4<z>; HiZ drive
v0x55664f95aac0_0 .net "jtag_inst1_TDO", 0 0, o0x7f5d353d3008;  0 drivers
o0x7f5d353d3038 .functor BUFZ 1, C4<z>; HiZ drive
v0x55664fef4ef0_0 .net "jtag_inst1_TMS", 0 0, o0x7f5d353d3038;  0 drivers
o0x7f5d353d3068 .functor BUFZ 1, C4<z>; HiZ drive
v0x55664fef4f90_0 .net "jtag_inst1_UPDATE", 0 0, o0x7f5d353d3068;  0 drivers
v0x55664ffd1760_0 .net "oMUfiAdrs", 31 0, L_0x556650023c00;  alias, 1 drivers
v0x55664ffd1800_0 .net "oMUfiWd", 15 0, L_0x556650023ac0;  alias, 1 drivers
v0x55664ff31b20_0 .net8 "oMUsiAdrs", 31 0, RS_0x7f5d353d30f8;  2 drivers
v0x55664ff40d00_0 .net8 "oMUsiWd", 31 0, RS_0x7f5d353d3128;  2 drivers
v0x55664ff87a40_0 .net "oSUsiRd", 31 0, v0x55664fb7c1e0_0;  1 drivers
o0x7f5d353d3158 .functor BUFZ 1, C4<z>; HiZ drive
v0x55664ff87b00_0 .net "oSocRST", 0 0, o0x7f5d353d3158;  0 drivers
o0x7f5d353d3188 .functor BUFZ 1, C4<z>; HiZ drive
v0x55664ff59fb0_0 .net "oTxd", 0 0, o0x7f5d353d3188;  0 drivers
v0x55664ff5a070_0 .var "qMUfiRdyPos", 0 0;
v0x55664ffa08b0_0 .var "qMcmRe", 0 0;
v0x55664ffa0950_0 .var "qMcmWd", 47 0;
v0x55664ffd1cf0_0 .var "qMcmWe", 0 0;
v0x55664f93f9d0_0 .var "qRamBurstStop", 0 0;
v0x55664f93fa70_0 .var "qRamEmpCsr", 0 0;
v0x55664f93fb10_0 .var "qRamFullCsr", 0 0;
v0x55664f93fbb0_0 .var "qRamRdVdCsr", 0 0;
v0x55664ffd1d90_0 .var "qUfiRdCke", 0 0;
v0x55664ffd1950_0 .var "qUfiRdCsr", 15 0;
v0x55664ffd19f0_0 .var "rMBusAdrs", 31 0;
v0x55664fe9c000_0 .var "rMBusWd", 31 0;
v0x55664fe9c0a0_0 .var "rMUfiRdyEdge", 1 0;
v0x55664fe88190_0 .var "rMcmWeOneShot", 0 0;
v0x55664fe88230_0 .var "rTarRun", 0 0;
v0x55664fe74320_0 .var "rUfiRd", 15 0;
o0x7f5d353d3338 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x55664fe743e0_0 .net "wGpioAdrsEn", 15 0, o0x7f5d353d3338;  0 drivers
o0x7f5d353d3368 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x55664fda9b10_0 .net "wGpioDataEn", 15 0, o0x7f5d353d3368;  0 drivers
v0x55664fe3b880_0 .net "wGpioReadLsb", 15 0, L_0x556650023010;  1 drivers
v0x55664fee8590_0 .net "wGpioReadMsb", 15 0, L_0x5566500230b0;  1 drivers
o0x7f5d353d33f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x55664fece620_0 .net "wGpioWriteLsb", 15 0, o0x7f5d353d33f8;  0 drivers
o0x7f5d353d3428 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x55664ff31100_0 .net "wGpioWriteMsb", 15 0, o0x7f5d353d3428;  0 drivers
v0x55664ff54a80_0 .net "wMcmEmp", 0 0, L_0x55664fac3bb0;  1 drivers
v0x55664ff54b20_0 .net "wMcmFull", 0 0, L_0x55664fac1ce0;  1 drivers
v0x55664ff9b270_0 .net "wMcmRd", 47 0, L_0x55664fac1860;  1 drivers
v0x55664ff9b310_0 .net "wMcmRvd", 0 0, v0x55664f9cd500_0;  1 drivers
v0x55664ff58150_0 .net "wRamAdrsCsr", 31 0, L_0x55664faf26e0;  1 drivers
v0x55664ff58220_0 .net "wRamBurstRunCsr", 0 0, L_0x55664faecb70;  1 drivers
v0x55664ff9e940_0 .net "wRamEnCsr", 0 0, L_0x55664faf2a00;  1 drivers
v0x55664ff9ea10_0 .net "wRamWdCsr", 15 0, L_0x55664faf65c0;  1 drivers
E_0x55664f958fb0 .event edge, v0x55664fb0ddd0_0, v0x55664ffd1d90_0, v0x55664fe74320_0;
E_0x55664f9584a0/0 .event edge, v0x55664f8be4b0_0, v0x55664f8b9260_0, v0x55664fc00b30_0, v0x55664f8b6f10_0;
E_0x55664f9584a0/1 .event edge, v0x55664fe88190_0, v0x55664fb08640_0, v0x55664fc08ab0_0, v0x55664fe88230_0;
E_0x55664f9584a0/2 .event edge, v0x55664f8b7510_0, v0x55664fe9c0a0_0;
E_0x55664f9584a0 .event/or E_0x55664f9584a0/0, E_0x55664f9584a0/1, E_0x55664f9584a0/2;
L_0x556650023010 .part L_0x7f5d35387920, 0, 16;
L_0x5566500230b0 .part L_0x7f5d35387920, 16, 16;
L_0x556650023ac0 .part L_0x55664fac1860, 0, 16;
L_0x556650023b60 .part L_0x55664fac1860, 16, 31;
L_0x556650023c00 .concat8 [ 31 1 0 0], L_0x556650023b60, L_0x55664fa86dc0;
S_0x55664fe40340 .scope module, "McbCacheMemory" "SyncFifoController" 3 202, 4 21 0, S_0x55664ff48b40;
 .timescale 0 0;
    .port_info 0 /INPUT 48 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 1 "oRemaingCntAlert";
    .port_info 4 /OUTPUT 48 "oRd";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /OUTPUT 1 "oRvd";
    .port_info 7 /OUTPUT 1 "oEmp";
    .port_info 8 /INPUT 1 "inARST";
    .port_info 9 /INPUT 1 "iCLK";
P_0x55664fa62000 .param/l "lpBramGenNum" 1 4 117, C4<00000110>;
P_0x55664fa62040 .param/l "lpDataWidth" 1 4 116, C4<00001000>;
P_0x55664fa62080 .param/l "lpFifoRemaingCntBorder" 1 4 45, C4<001111111>;
P_0x55664fa620c0 .param/l "pAddrWidth" 1 4 44, C4<00001001>;
P_0x55664fa62100 .param/l "pFifoBitWidth" 0 4 23, +C4<00000000000000000000000000110000>;
P_0x55664fa62140 .param/l "pFifoDepth" 0 4 22, +C4<00000000000000000000001000000000>;
P_0x55664fa62180 .param/l "pFifoRemaingCntBorder" 0 4 24, +C4<00000000000000000000000001111111>;
P_0x55664fa621c0 .param/str "pFifoRemaingCntUsed" 0 4 25, "no";
L_0x55664fac5b70 .functor BUFZ 1, v0x55664fa053e0_0, C4<0>, C4<0>, C4<0>;
L_0x55664fac1ce0 .functor BUFZ 1, v0x55664fe43080_0, C4<0>, C4<0>, C4<0>;
L_0x55664fac3bb0 .functor BUFZ 1, v0x55664ffd1fa0_0, C4<0>, C4<0>, C4<0>;
L_0x55664fac1860 .functor BUFZ 48, L_0x55664ff223e0, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>;
L_0x7f5d35386918 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v0x55664f92c780_0 .net/2u *"_ivl_13", 8 0, L_0x7f5d35386918;  1 drivers
v0x55664f92c600_0 .net "iCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664fe9b110_0 .net "iRe", 0 0, v0x55664ffa08b0_0;  1 drivers
v0x55664fe872a0_0 .net "iWd", 47 0, v0x55664ffa0950_0;  1 drivers
v0x55664fa09ae0_0 .net "iWe", 0 0, v0x55664ffd1cf0_0;  1 drivers
v0x55664fc1e760_0 .net "inARST", 0 0, v0x5566500127f0_0;  alias, 1 drivers
v0x55664fc08ab0_0 .net "oEmp", 0 0, L_0x55664fac3bb0;  alias, 1 drivers
v0x55664fc00b30_0 .net "oFull", 0 0, L_0x55664fac1ce0;  alias, 1 drivers
v0x55664fa157d0_0 .net "oRd", 47 0, L_0x55664fac1860;  alias, 1 drivers
v0x55664f92d550_0 .net "oRemaingCntAlert", 0 0, L_0x55664fac5b70;  1 drivers
v0x55664fe46480_0 .net "oRvd", 0 0, v0x55664f9cd500_0;  alias, 1 drivers
v0x55664ffd1fa0_0 .var "qEmp", 0 0;
v0x55664fe43080_0 .var "qFull", 0 0;
v0x55664fe73420_0 .var "qRe", 0 0;
v0x55664fa053e0_0 .var "qRemaingCntAlert", 0 0;
v0x55664f9ffe90 .array "qWd", 0 5, 7 0;
v0x55664fbeca30_0 .var "qWe", 0 0;
v0x55664f9ddc80_0 .var "rRa", 8 0;
v0x55664f9cd500_0 .var "rRe", 0 0;
v0x55664f9acec0_0 .var "rWa", 8 0;
v0x55664f9b1c00_0 .net "wRd", 47 0, L_0x55664ff223e0;  1 drivers
v0x55664f9a2f00_0 .net "wWa", 8 0, L_0x556650023a20;  1 drivers
E_0x55664f845b10/0 .event edge, v0x55664f9a2f00_0, v0x55664feafc20_0, v0x55664ff22a60_0, v0x55664fa09ae0_0;
E_0x55664f845b10/1 .event edge, v0x55664fe43080_0, v0x55664fe9b110_0, v0x55664ffd1fa0_0;
E_0x55664f845b10 .event/or E_0x55664f845b10/0, E_0x55664f845b10/1;
E_0x55664fe3ac80/0 .event negedge, v0x55664fc1e760_0;
E_0x55664fe3ac80/1 .event posedge, v0x55664ff3f130_0;
E_0x55664fe3ac80 .event/or E_0x55664fe3ac80/0, E_0x55664fe3ac80/1;
LS_0x55664ff223e0_0_0 .concat8 [ 8 8 8 8], v0x55664fecc580_0, v0x55664f88b350_0, v0x55664f8aa5b0_0, v0x55664fc13f80_0;
LS_0x55664ff223e0_0_4 .concat8 [ 8 8 0 0], v0x55664fb4cc90_0, v0x55664fad9910_0;
L_0x55664ff223e0 .concat8 [ 32 16 0 0], LS_0x55664ff223e0_0_0, LS_0x55664ff223e0_0_4;
L_0x556650023a20 .arith/sum 9, v0x55664f9acec0_0, L_0x7f5d35386918;
S_0x55664ff1e890 .scope generate, "TrionSDPBRAM[0]" "TrionSDPBRAM[0]" 4 123, 4 123 0, S_0x55664fe40340;
 .timescale 0 0;
P_0x55664f941810 .param/l "x" 0 4 123, +C4<00>;
E_0x55664fe3bc20 .event edge, v0x55664fe872a0_0;
S_0x55664ff1ebe0 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 128, 5 12 0, S_0x55664ff1e890;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "iWd";
    .port_info 1 /INPUT 9 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 8 "oRd";
    .port_info 4 /INPUT 9 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x55664fecc6d0 .param/l "pAddrWidth" 0 5 14, C4<00001001>;
P_0x55664fecc710 .param/l "pDataWidth" 0 5 13, C4<00001000>;
v0x55664f9ad060_0 .net "iRCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664f9b8d80_0 .net "iRa", 8 0, v0x55664f9ddc80_0;  1 drivers
v0x55664f9b8f40_0 .net "iRe", 0 0, v0x55664fe73420_0;  1 drivers
v0x55664f9cd350_0 .net "iWCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664f9ddad0_0 .net "iWa", 8 0, v0x55664f9acec0_0;  1 drivers
v0x55664f9ffe90_0 .array/port v0x55664f9ffe90, 0;
v0x55664f9ee250_0 .net "iWd", 7 0, v0x55664f9ffe90_0;  1 drivers
v0x55664f9ee400_0 .net "iWe", 0 0, v0x55664fbeca30_0;  1 drivers
v0x55664f9b19c0_0 .net "oRd", 7 0, v0x55664fecc580_0;  1 drivers
S_0x55664ff1ef30 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 58, 6 36 0, S_0x55664ff1ebe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 8 "WDATA";
    .port_info 4 /INPUT 9 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 8 "RDATA";
    .port_info 8 /INPUT 9 "RADDR";
P_0x55664ffe6e10 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe6e50 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe6e90 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe6ed0 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe6f10 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe6f50 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe6f90 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe6fd0 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe7010 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe7050 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe7090 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe70d0 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe7110 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe7150 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe7190 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe71d0 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe7210 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe7250 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe7290 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe72d0 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe7310 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x55664ffe7350 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x55664ffe7390 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x55664ffe73d0 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001001>;
P_0x55664ffe7410 .param/l "READ_WIDTH" 0 6 49, C4<00001000>;
P_0x55664ffe7450 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x55664ffe7490 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x55664ffe74d0 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x55664ffe7510 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x55664ffe7550 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001001>;
P_0x55664ffe7590 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x55664ffe75d0 .param/l "WRITE_WIDTH" 0 6 50, C4<00001000>;
L_0x55664faf6d50 .functor BUFZ 1, v0x55664fbeca30_0, C4<0>, C4<0>, C4<0>;
L_0x55664faf7010 .functor BUFZ 1, v0x55664fbeca30_0, C4<0>, C4<0>, C4<0>;
L_0x55664faec4f0 .functor BUFZ 1, v0x55664fe73420_0, C4<0>, C4<0>, C4<0>;
L_0x55664faf3c80 .functor BUFZ 9, v0x55664f9acec0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55664faf3000 .functor BUFZ 9, v0x55664f9ddc80_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55664faecf90 .functor BUFZ 1, v0x556650011d40_0, C4<0>, C4<0>, C4<0>;
L_0x7f5d353860f0 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353cf468 .resolv tri, L_0x7f5d353860f0, L_0x55664faf7010;
L_0x55664fadcbf0 .functor BUFZ 1, RS_0x7f5d353cf468, C4<0>, C4<0>, C4<0>;
L_0x7f5d353860a8 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353cf528 .resolv tri, L_0x7f5d353860a8, L_0x55664faf6d50;
L_0x55664fadd010 .functor BUFZ 1, RS_0x7f5d353cf528, C4<0>, C4<0>, C4<0>;
L_0x55664fadd6f0 .functor BUFZ 1, v0x556650011d40_0, C4<0>, C4<0>, C4<0>;
L_0x7f5d35386138 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353cf378 .resolv tri, L_0x7f5d35386138, L_0x55664faec4f0;
L_0x55664fadd380 .functor BUFZ 1, RS_0x7f5d353cf378, C4<0>, C4<0>, C4<0>;
v0x55664feafc20_0 .net "RADDR", 8 0, v0x55664f9ddc80_0;  alias, 1 drivers
L_0x7f5d353861c8 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353cf198 .resolv tri, L_0x7f5d353861c8, L_0x55664faf3000;
v0x55664ff6ed20_0 .net8 "RADDR_net", 8 0, RS_0x7f5d353cf198;  2 drivers, strength-aware
v0x55664ff3f130_0 .net "RCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664ff3fc40_0 .net "RCLK_i", 0 0, L_0x55664fadd6f0;  1 drivers
v0x55664ff407e0_0 .net "RDATA", 7 0, v0x55664fecc580_0;  alias, 1 drivers
v0x55664fec88f0_0 .var "RDATA_early", 7 0;
v0x55664fec8340_0 .var "RDATA_late", 7 0;
v0x55664fecc580_0 .var "RDATA_out", 7 0;
v0x55664fed4df0_0 .var "RDATA_reg", 7 0;
v0x55664fe36b90_0 .net "RE", 0 0, v0x55664fe73420_0;  alias, 1 drivers
v0x55664fe3cff0_0 .net "RE_i", 0 0, L_0x55664fadd380;  1 drivers
v0x55664ff281c0_0 .net8 "RE_net", 0 0, RS_0x7f5d353cf378;  2 drivers, strength-aware
v0x55664ff22a60_0 .net "WADDR", 8 0, v0x55664f9acec0_0;  alias, 1 drivers
L_0x7f5d35386180 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353cf3d8 .resolv tri, L_0x7f5d35386180, L_0x55664faf3c80;
v0x55664ff30070_0 .net8 "WADDR_net", 8 0, RS_0x7f5d353cf3d8;  2 drivers, strength-aware
v0x55664fed1bd0_0 .net "WCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664fed3760_0 .net "WCLKE", 0 0, v0x55664fbeca30_0;  alias, 1 drivers
v0x55664ffd8740_0 .net "WCLKE_i", 0 0, L_0x55664fadcbf0;  1 drivers
v0x55664f9fe230_0 .net8 "WCLKE_net", 0 0, RS_0x7f5d353cf468;  2 drivers, strength-aware
v0x55664f9fe3b0_0 .net "WCLK_i", 0 0, L_0x55664faecf90;  1 drivers
v0x55664fa03520_0 .net "WDATA", 7 0, v0x55664f9ffe90_0;  alias, 1 drivers
v0x55664fa036e0_0 .net "WE", 0 0, v0x55664fbeca30_0;  alias, 1 drivers
v0x55664fa03860_0 .net "WE_i", 0 0, L_0x55664fadd010;  1 drivers
v0x55664fecdd50_0 .net8 "WE_net", 0 0, RS_0x7f5d353cf528;  2 drivers, strength-aware
v0x55664ff3d760_0 .var/i "i", 31 0;
v0x55664f9fe070 .array "mem", 0 5119, 0 0;
E_0x55664fe3b740 .event posedge, v0x55664ff3fc40_0;
E_0x55664fe3e600 .event posedge, v0x55664f9fe3b0_0;
S_0x55664ff1f220 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x55664ff1ef30;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x55664ff1f220
v0x55664fe740f0_0 .var/i "w1", 31 0;
v0x55664fecd4b0_0 .var/i "w2", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x55664fe740f0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664fe740f0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fe740f0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fe740f0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fe740f0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fecd4b0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664fecd4b0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fecd4b0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fecd4b0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fecd4b0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x55664fe740f0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664fe740f0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fe740f0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fecd4b0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664fecd4b0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fecd4b0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x55664ff1e120 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x55664ff1ef30;
 .timescale 0 0;
S_0x55664fe3f8c0 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x55664ff1ef30;
 .timescale 0 0;
v0x55664f95aa20_0 .var "addr", 8 0;
v0x55664ffd5a10_0 .var "rdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55664ff3d760_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x55664ff3d760_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0x55664f95aa20_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x55664ff3d760_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55664f9fe070, 4;
    %ix/getv/s 4, v0x55664ff3d760_0;
    %store/vec4 v0x55664ffd5a10_0, 4, 1;
    %load/vec4 v0x55664ff3d760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55664ff3d760_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
S_0x55664fe3fc10 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x55664ff1ef30;
 .timescale 0 0;
v0x55664ff3d3c0_0 .var "addr", 8 0;
v0x55664fecd9e0_0 .var "wdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55664ff3d760_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x55664ff3d760_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_2.3, 5;
    %load/vec4 v0x55664fecd9e0_0;
    %load/vec4 v0x55664ff3d760_0;
    %part/s 1;
    %load/vec4 v0x55664ff3d3c0_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x55664ff3d760_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55664f9fe070, 4, 0;
    %load/vec4 v0x55664ff3d760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55664ff3d760_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %end;
S_0x55664ff1e540 .scope generate, "TrionSDPBRAM[1]" "TrionSDPBRAM[1]" 4 123, 4 123 0, S_0x55664fe40340;
 .timescale 0 0;
P_0x55664fccbc50 .param/l "x" 0 4 123, +C4<01>;
S_0x55664ff0f070 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 128, 5 12 0, S_0x55664ff1e540;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "iWd";
    .port_info 1 /INPUT 9 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 8 "oRd";
    .port_info 4 /INPUT 9 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x55664fec7ed0 .param/l "pAddrWidth" 0 5 14, C4<00001001>;
P_0x55664fec7f10 .param/l "pDataWidth" 0 5 13, C4<00001000>;
v0x55664f8cdfe0_0 .net "iRCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664f8c7a90_0 .net "iRa", 8 0, v0x55664f9ddc80_0;  alias, 1 drivers
v0x55664f8c75e0_0 .net "iRe", 0 0, v0x55664fe73420_0;  alias, 1 drivers
v0x55664f8c7770_0 .net "iWCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664f8c78d0_0 .net "iWa", 8 0, v0x55664f9acec0_0;  alias, 1 drivers
v0x55664f9ffe90_1 .array/port v0x55664f9ffe90, 1;
v0x55664f980930_0 .net "iWd", 7 0, v0x55664f9ffe90_1;  1 drivers
v0x55664f9807d0_0 .net "iWe", 0 0, v0x55664fbeca30_0;  alias, 1 drivers
v0x55664f8b6d80_0 .net "oRd", 7 0, v0x55664f88b350_0;  1 drivers
S_0x55664ff0f3f0 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 58, 6 36 0, S_0x55664ff0f070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 8 "WDATA";
    .port_info 4 /INPUT 9 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 8 "RDATA";
    .port_info 8 /INPUT 9 "RADDR";
P_0x55664ffe7620 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe7660 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe76a0 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe76e0 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe7720 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe7760 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe77a0 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe77e0 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe7820 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe7860 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe78a0 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe78e0 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe7920 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe7960 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe79a0 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe79e0 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe7a20 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe7a60 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe7aa0 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe7ae0 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe7b20 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x55664ffe7b60 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x55664ffe7ba0 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x55664ffe7be0 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001001>;
P_0x55664ffe7c20 .param/l "READ_WIDTH" 0 6 49, C4<00001000>;
P_0x55664ffe7c60 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x55664ffe7ca0 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x55664ffe7ce0 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x55664ffe7d20 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x55664ffe7d60 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001001>;
P_0x55664ffe7da0 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x55664ffe7de0 .param/l "WRITE_WIDTH" 0 6 50, C4<00001000>;
L_0x55664fad3890 .functor BUFZ 1, v0x55664fbeca30_0, C4<0>, C4<0>, C4<0>;
L_0x55664fad36d0 .functor BUFZ 1, v0x55664fbeca30_0, C4<0>, C4<0>, C4<0>;
L_0x55664fad4c90 .functor BUFZ 1, v0x55664fe73420_0, C4<0>, C4<0>, C4<0>;
L_0x55664fad4150 .functor BUFZ 9, v0x55664f9acec0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55664fad6fe0 .functor BUFZ 9, v0x55664f9ddc80_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55664fad7700 .functor BUFZ 1, v0x556650011d40_0, C4<0>, C4<0>, C4<0>;
L_0x7f5d35386258 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353cfc18 .resolv tri, L_0x7f5d35386258, L_0x55664fad36d0;
L_0x55664fad7de0 .functor BUFZ 1, RS_0x7f5d353cfc18, C4<0>, C4<0>, C4<0>;
L_0x7f5d35386210 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353cfcd8 .resolv tri, L_0x7f5d35386210, L_0x55664fad3890;
L_0x55664fad8130 .functor BUFZ 1, RS_0x7f5d353cfcd8, C4<0>, C4<0>, C4<0>;
L_0x55664fad9c40 .functor BUFZ 1, v0x556650011d40_0, C4<0>, C4<0>, C4<0>;
L_0x7f5d353862a0 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353cfb88 .resolv tri, L_0x7f5d353862a0, L_0x55664fad4c90;
L_0x55664fada1c0 .functor BUFZ 1, RS_0x7f5d353cfb88, C4<0>, C4<0>, C4<0>;
v0x55664f88b070_0 .net "RADDR", 8 0, v0x55664f9ddc80_0;  alias, 1 drivers
L_0x7f5d35386330 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353cfa08 .resolv tri, L_0x7f5d35386330, L_0x55664fad6fe0;
v0x55664f874460_0 .net8 "RADDR_net", 8 0, RS_0x7f5d353cfa08;  2 drivers, strength-aware
v0x55664f8742e0_0 .net "RCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664f8745f0_0 .net "RCLK_i", 0 0, L_0x55664fad9c40;  1 drivers
v0x55664f874000_0 .net "RDATA", 7 0, v0x55664f88b350_0;  alias, 1 drivers
v0x55664f874750_0 .var "RDATA_early", 7 0;
v0x55664f88b4d0_0 .var "RDATA_late", 7 0;
v0x55664f88b350_0 .var "RDATA_out", 7 0;
v0x55664f879a60_0 .var "RDATA_reg", 7 0;
v0x55664f994980_0 .net "RE", 0 0, v0x55664fe73420_0;  alias, 1 drivers
v0x55664f822400_0 .net "RE_i", 0 0, L_0x55664fada1c0;  1 drivers
v0x55664f832e50_0 .net8 "RE_net", 0 0, RS_0x7f5d353cfb88;  2 drivers, strength-aware
v0x55664fcd3bc0_0 .net "WADDR", 8 0, v0x55664f9acec0_0;  alias, 1 drivers
L_0x7f5d353862e8 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353cfbb8 .resolv tri, L_0x7f5d353862e8, L_0x55664fad4150;
v0x55664fa091d0_0 .net8 "WADDR_net", 8 0, RS_0x7f5d353cfbb8;  2 drivers, strength-aware
v0x55664f868340_0 .net "WCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664f879560_0 .net "WCLKE", 0 0, v0x55664fbeca30_0;  alias, 1 drivers
v0x55664f994800_0 .net "WCLKE_i", 0 0, L_0x55664fad7de0;  1 drivers
v0x55664f912840_0 .net8 "WCLKE_net", 0 0, RS_0x7f5d353cfc18;  2 drivers, strength-aware
v0x55664f912df0_0 .net "WCLK_i", 0 0, L_0x55664fad7700;  1 drivers
v0x55664f912c90_0 .net "WDATA", 7 0, v0x55664f9ffe90_1;  alias, 1 drivers
v0x55664f9123d0_0 .net "WE", 0 0, v0x55664fbeca30_0;  alias, 1 drivers
v0x55664f9120a0_0 .net "WE_i", 0 0, L_0x55664fad8130;  1 drivers
v0x55664f91e4f0_0 .net8 "WE_net", 0 0, RS_0x7f5d353cfcd8;  2 drivers, strength-aware
v0x55664f91e1c0_0 .var/i "i", 31 0;
v0x55664f9126b0 .array "mem", 0 5119, 0 0;
E_0x55664fe3dc90 .event posedge, v0x55664f8745f0_0;
E_0x55664ffe2f30 .event posedge, v0x55664f912df0_0;
S_0x55664ff0f7e0 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x55664ff0f3f0;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x55664ff0f7e0
v0x55664fba0670_0 .var/i "w1", 31 0;
v0x55664fba04e0_0 .var/i "w2", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x55664fba0670_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664fba0670_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fba0670_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fba0670_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fba0670_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fba04e0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664fba04e0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fba04e0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fba04e0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fba04e0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x55664fba0670_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664fba0670_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fba0670_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fba04e0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664fba04e0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fba04e0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x55664ff0fbd0 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x55664ff0f3f0;
 .timescale 0 0;
S_0x55664ff0ffc0 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x55664ff0f3f0;
 .timescale 0 0;
v0x55664fba0350_0 .var "addr", 8 0;
v0x55664fba01d0_0 .var "rdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55664f91e1c0_0, 0, 32;
T_4.4 ;
    %load/vec4 v0x55664f91e1c0_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_4.5, 5;
    %load/vec4 v0x55664fba0350_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x55664f91e1c0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55664f9126b0, 4;
    %ix/getv/s 4, v0x55664f91e1c0_0;
    %store/vec4 v0x55664fba01d0_0, 4, 1;
    %load/vec4 v0x55664f91e1c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55664f91e1c0_0, 0, 32;
    %jmp T_4.4;
T_4.5 ;
    %end;
S_0x55664ff103e0 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x55664ff0f3f0;
 .timescale 0 0;
v0x55664f99e010_0 .var "addr", 8 0;
v0x55664f99e270_0 .var "wdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55664f91e1c0_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x55664f91e1c0_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x55664f99e270_0;
    %load/vec4 v0x55664f91e1c0_0;
    %part/s 1;
    %load/vec4 v0x55664f99e010_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x55664f91e1c0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55664f9126b0, 4, 0;
    %load/vec4 v0x55664f91e1c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55664f91e1c0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %end;
S_0x55664ff107d0 .scope generate, "TrionSDPBRAM[2]" "TrionSDPBRAM[2]" 4 123, 4 123 0, S_0x55664fe40340;
 .timescale 0 0;
P_0x55664f85b0b0 .param/l "x" 0 4 123, +C4<010>;
S_0x55664ff0ecf0 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 128, 5 12 0, S_0x55664ff107d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "iWd";
    .port_info 1 /INPUT 9 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 8 "oRd";
    .port_info 4 /INPUT 9 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x55664ffd4cf0 .param/l "pAddrWidth" 0 5 14, C4<00001001>;
P_0x55664ffd4d30 .param/l "pDataWidth" 0 5 13, C4<00001000>;
v0x55664fc6b4b0_0 .net "iRCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664fc6af00_0 .net "iRa", 8 0, v0x55664f9ddc80_0;  alias, 1 drivers
v0x55664fc6ac00_0 .net "iRe", 0 0, v0x55664fe73420_0;  alias, 1 drivers
v0x55664fc6ad80_0 .net "iWCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664fc6b080_0 .net "iWa", 8 0, v0x55664f9acec0_0;  alias, 1 drivers
v0x55664f9ffe90_2 .array/port v0x55664f9ffe90, 2;
v0x55664fc9db50_0 .net "iWd", 7 0, v0x55664f9ffe90_2;  1 drivers
v0x55664fc9d5a0_0 .net "iWe", 0 0, v0x55664fbeca30_0;  alias, 1 drivers
v0x55664fc26460_0 .net "oRd", 7 0, v0x55664f8aa5b0_0;  1 drivers
S_0x55664fefb460 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 58, 6 36 0, S_0x55664ff0ecf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 8 "WDATA";
    .port_info 4 /INPUT 9 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 8 "RDATA";
    .port_info 8 /INPUT 9 "RADDR";
P_0x55664ffe7e30 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe7e70 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe7eb0 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe7ef0 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe7f30 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe7f70 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe7fb0 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe7ff0 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe8030 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe8070 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe80b0 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe80f0 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe8130 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe8170 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe81b0 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe81f0 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe8230 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe8270 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe82b0 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe82f0 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe8330 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x55664ffe8370 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x55664ffe83b0 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x55664ffe83f0 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001001>;
P_0x55664ffe8430 .param/l "READ_WIDTH" 0 6 49, C4<00001000>;
P_0x55664ffe8470 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x55664ffe84b0 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x55664ffe84f0 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x55664ffe8530 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x55664ffe8570 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001001>;
P_0x55664ffe85b0 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x55664ffe85f0 .param/l "WRITE_WIDTH" 0 6 50, C4<00001000>;
L_0x55664fadf5d0 .functor BUFZ 1, v0x55664fbeca30_0, C4<0>, C4<0>, C4<0>;
L_0x55664fae0fd0 .functor BUFZ 1, v0x55664fbeca30_0, C4<0>, C4<0>, C4<0>;
L_0x55664fae16b0 .functor BUFZ 1, v0x55664fe73420_0, C4<0>, C4<0>, C4<0>;
L_0x55664fae1850 .functor BUFZ 9, v0x55664f9acec0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55664fadfff0 .functor BUFZ 9, v0x55664f9ddc80_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55664fae1340 .functor BUFZ 1, v0x556650011d40_0, C4<0>, C4<0>, C4<0>;
L_0x7f5d353863c0 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d03c8 .resolv tri, L_0x7f5d353863c0, L_0x55664fae0fd0;
L_0x55664fab7c20 .functor BUFZ 1, RS_0x7f5d353d03c8, C4<0>, C4<0>, C4<0>;
L_0x7f5d35386378 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d0488 .resolv tri, L_0x7f5d35386378, L_0x55664fadf5d0;
L_0x55664fab8fd0 .functor BUFZ 1, RS_0x7f5d353d0488, C4<0>, C4<0>, C4<0>;
L_0x55664fab4f50 .functor BUFZ 1, v0x556650011d40_0, C4<0>, C4<0>, C4<0>;
L_0x7f5d35386408 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d0338 .resolv tri, L_0x7f5d35386408, L_0x55664fae16b0;
L_0x55664fab7ef0 .functor BUFZ 1, RS_0x7f5d353d0338, C4<0>, C4<0>, C4<0>;
v0x55664f8aad50_0 .net "RADDR", 8 0, v0x55664f9ddc80_0;  alias, 1 drivers
L_0x7f5d35386498 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d01b8 .resolv tri, L_0x7f5d35386498, L_0x55664fadfff0;
v0x55664f8d2030_0 .net8 "RADDR_net", 8 0, RS_0x7f5d353d01b8;  2 drivers, strength-aware
v0x55664f8eab40_0 .net "RCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664f8ea860_0 .net "RCLK_i", 0 0, L_0x55664fab4f50;  1 drivers
v0x55664f8ea530_0 .net "RDATA", 7 0, v0x55664f8aa5b0_0;  alias, 1 drivers
v0x55664f9469f0_0 .var "RDATA_early", 7 0;
v0x55664f8b0560_0 .var "RDATA_late", 7 0;
v0x55664f8aa5b0_0 .var "RDATA_out", 7 0;
v0x55664f8d2360_0 .var "RDATA_reg", 7 0;
v0x55664f97d040_0 .net "RE", 0 0, v0x55664fe73420_0;  alias, 1 drivers
v0x55664f97d1c0_0 .net "RE_i", 0 0, L_0x55664fab7ef0;  1 drivers
v0x55664f895be0_0 .net8 "RE_net", 0 0, RS_0x7f5d353d0338;  2 drivers, strength-aware
v0x55664f8d2c30_0 .net "WADDR", 8 0, v0x55664f9acec0_0;  alias, 1 drivers
L_0x7f5d35386450 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d0368 .resolv tri, L_0x7f5d35386450, L_0x55664fae1850;
v0x55664f8d2640_0 .net8 "WADDR_net", 8 0, RS_0x7f5d353d0368;  2 drivers, strength-aware
v0x55664f8d27d0_0 .net "WCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664f8d2d90_0 .net "WCLKE", 0 0, v0x55664fbeca30_0;  alias, 1 drivers
v0x55664fc1d910_0 .net "WCLKE_i", 0 0, L_0x55664fab7c20;  1 drivers
v0x55664fc9d420_0 .net8 "WCLKE_net", 0 0, RS_0x7f5d353d03c8;  2 drivers, strength-aware
v0x55664fc9d720_0 .net "WCLK_i", 0 0, L_0x55664fae1340;  1 drivers
v0x55664fc1dd90_0 .net "WDATA", 7 0, v0x55664f9ffe90_2;  alias, 1 drivers
v0x55664fc1df10_0 .net "WE", 0 0, v0x55664fbeca30_0;  alias, 1 drivers
v0x55664fc1dc10_0 .net "WE_i", 0 0, L_0x55664fab8fd0;  1 drivers
v0x55664fc1da90_0 .net8 "WE_net", 0 0, RS_0x7f5d353d0488;  2 drivers, strength-aware
v0x55664fc1d790_0 .var/i "i", 31 0;
v0x55664fc9d2a0 .array "mem", 0 5119, 0 0;
E_0x55664ffe2ef0 .event posedge, v0x55664f8ea860_0;
E_0x55664f922a60 .event posedge, v0x55664fc9d720_0;
S_0x55664fefb850 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x55664fefb460;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x55664fefb850
v0x55664f8aabc0_0 .var/i "w1", 31 0;
v0x55664f8ab050_0 .var/i "w2", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B2\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x55664f8aabc0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664f8aabc0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664f8aabc0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664f8aabc0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664f8aabc0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664f8ab050_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664f8ab050_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664f8ab050_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664f8ab050_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664f8ab050_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x55664f8aabc0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664f8aabc0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664f8aabc0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664f8ab050_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664f8ab050_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664f8ab050_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x55664fefbc70 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x55664fefb460;
 .timescale 0 0;
S_0x55664fefc060 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x55664fefb460;
 .timescale 0 0;
v0x55664f8aaed0_0 .var "addr", 8 0;
v0x55664f8aa420_0 .var "rdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B2\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55664fc1d790_0, 0, 32;
T_7.8 ;
    %load/vec4 v0x55664fc1d790_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_7.9, 5;
    %load/vec4 v0x55664f8aaed0_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x55664fc1d790_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55664fc9d2a0, 4;
    %ix/getv/s 4, v0x55664fc1d790_0;
    %store/vec4 v0x55664f8aa420_0, 4, 1;
    %load/vec4 v0x55664fc1d790_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55664fc1d790_0, 0, 32;
    %jmp T_7.8;
T_7.9 ;
    %end;
S_0x55664ff0a1e0 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x55664fefb460;
 .timescale 0 0;
v0x55664f8b7390_0 .var "addr", 8 0;
v0x55664f8b70b0_0 .var "wdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B2\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55664fc1d790_0, 0, 32;
T_8.10 ;
    %load/vec4 v0x55664fc1d790_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_8.11, 5;
    %load/vec4 v0x55664f8b70b0_0;
    %load/vec4 v0x55664fc1d790_0;
    %part/s 1;
    %load/vec4 v0x55664f8b7390_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x55664fc1d790_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55664fc9d2a0, 4, 0;
    %load/vec4 v0x55664fc1d790_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55664fc1d790_0, 0, 32;
    %jmp T_8.10;
T_8.11 ;
    %end;
S_0x55664ff0e5f0 .scope generate, "TrionSDPBRAM[3]" "TrionSDPBRAM[3]" 4 123, 4 123 0, S_0x55664fe40340;
 .timescale 0 0;
P_0x55664fcc89a0 .param/l "x" 0 4 123, +C4<011>;
S_0x55664ff0e970 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 128, 5 12 0, S_0x55664ff0e5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "iWd";
    .port_info 1 /INPUT 9 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 8 "oRd";
    .port_info 4 /INPUT 9 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x55664ffe30e0 .param/l "pAddrWidth" 0 5 14, C4<00001001>;
P_0x55664ffe3120 .param/l "pDataWidth" 0 5 13, C4<00001000>;
v0x55664fb31510_0 .net "iRCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664fb313b0_0 .net "iRa", 8 0, v0x55664f9ddc80_0;  alias, 1 drivers
v0x55664fb2f640_0 .net "iRe", 0 0, v0x55664fe73420_0;  alias, 1 drivers
v0x55664fb31250_0 .net "iWCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664fb317d0_0 .net "iWa", 8 0, v0x55664f9acec0_0;  alias, 1 drivers
v0x55664f9ffe90_3 .array/port v0x55664f9ffe90, 3;
v0x55664fb709a0_0 .net "iWd", 7 0, v0x55664f9ffe90_3;  1 drivers
v0x55664fb70820_0 .net "iWe", 0 0, v0x55664fbeca30_0;  alias, 1 drivers
v0x55664fb310f0_0 .net "oRd", 7 0, v0x55664fc13f80_0;  1 drivers
S_0x55664fefb070 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 58, 6 36 0, S_0x55664ff0e970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 8 "WDATA";
    .port_info 4 /INPUT 9 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 8 "RDATA";
    .port_info 8 /INPUT 9 "RADDR";
P_0x55664ffe8640 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe8680 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe86c0 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe8700 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe8740 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe8780 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe87c0 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe8800 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe8840 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe8880 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe88c0 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe8900 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe8940 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe8980 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe89c0 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe8a00 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe8a40 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe8a80 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe8ac0 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe8b00 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe8b40 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x55664ffe8b80 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x55664ffe8bc0 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x55664ffe8c00 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001001>;
P_0x55664ffe8c40 .param/l "READ_WIDTH" 0 6 49, C4<00001000>;
P_0x55664ffe8c80 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x55664ffe8cc0 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x55664ffe8d00 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x55664ffe8d40 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x55664ffe8d80 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001001>;
P_0x55664ffe8dc0 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x55664ffe8e00 .param/l "WRITE_WIDTH" 0 6 50, C4<00001000>;
L_0x55664fab70e0 .functor BUFZ 1, v0x55664fbeca30_0, C4<0>, C4<0>, C4<0>;
L_0x55664fab81c0 .functor BUFZ 1, v0x55664fbeca30_0, C4<0>, C4<0>, C4<0>;
L_0x55664fab57c0 .functor BUFZ 1, v0x55664fe73420_0, C4<0>, C4<0>, C4<0>;
L_0x55664fab9840 .functor BUFZ 9, v0x55664f9acec0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55664fab8d00 .functor BUFZ 9, v0x55664f9ddc80_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55664fab54f0 .functor BUFZ 1, v0x556650011d40_0, C4<0>, C4<0>, C4<0>;
L_0x7f5d35386528 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d0b78 .resolv tri, L_0x7f5d35386528, L_0x55664fab81c0;
L_0x55664fab9b10 .functor BUFZ 1, RS_0x7f5d353d0b78, C4<0>, C4<0>, C4<0>;
L_0x7f5d353864e0 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d0c38 .resolv tri, L_0x7f5d353864e0, L_0x55664fab70e0;
L_0x55664fab7680 .functor BUFZ 1, RS_0x7f5d353d0c38, C4<0>, C4<0>, C4<0>;
L_0x55664fab6300 .functor BUFZ 1, v0x556650011d40_0, C4<0>, C4<0>, C4<0>;
L_0x7f5d35386570 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d0ae8 .resolv tri, L_0x7f5d35386570, L_0x55664fab57c0;
L_0x55664fab6030 .functor BUFZ 1, RS_0x7f5d353d0ae8, C4<0>, C4<0>, C4<0>;
v0x55664fc14d00_0 .net "RADDR", 8 0, v0x55664f9ddc80_0;  alias, 1 drivers
L_0x7f5d35386600 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d0968 .resolv tri, L_0x7f5d35386600, L_0x55664fab8d00;
v0x55664fc14a00_0 .net8 "RADDR_net", 8 0, RS_0x7f5d353d0968;  2 drivers, strength-aware
v0x55664fc14880_0 .net "RCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664fc14580_0 .net "RCLK_i", 0 0, L_0x55664fab6300;  1 drivers
v0x55664fc14400_0 .net "RDATA", 7 0, v0x55664fc13f80_0;  alias, 1 drivers
v0x55664fc14280_0 .var "RDATA_early", 7 0;
v0x55664fc13e00_0 .var "RDATA_late", 7 0;
v0x55664fc13f80_0 .var "RDATA_out", 7 0;
v0x55664fc14b80_0 .var "RDATA_reg", 7 0;
v0x55664fbffd40_0 .net "RE", 0 0, v0x55664fe73420_0;  alias, 1 drivers
v0x55664fc0ab20_0 .net "RE_i", 0 0, L_0x55664fab6030;  1 drivers
v0x55664fc085f0_0 .net8 "RE_net", 0 0, RS_0x7f5d353d0ae8;  2 drivers, strength-aware
v0x55664fc13900_0 .net "WADDR", 8 0, v0x55664f9acec0_0;  alias, 1 drivers
L_0x7f5d353865b8 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d0b18 .resolv tri, L_0x7f5d353865b8, L_0x55664fab9840;
v0x55664fc15180_0 .net8 "WADDR_net", 8 0, RS_0x7f5d353d0b18;  2 drivers, strength-aware
v0x55664fc15000_0 .net "WCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664fc14e80_0 .net "WCLKE", 0 0, v0x55664fbeca30_0;  alias, 1 drivers
v0x55664fbffbc0_0 .net "WCLKE_i", 0 0, L_0x55664fab9b10;  1 drivers
v0x55664fb65990_0 .net8 "WCLKE_net", 0 0, RS_0x7f5d353d0b78;  2 drivers, strength-aware
v0x55664fb8fa80_0 .net "WCLK_i", 0 0, L_0x55664fab54f0;  1 drivers
v0x55664fb8eb20_0 .net "WDATA", 7 0, v0x55664f9ffe90_3;  alias, 1 drivers
v0x55664fc001c0_0 .net "WE", 0 0, v0x55664fbeca30_0;  alias, 1 drivers
v0x55664fc00340_0 .net "WE_i", 0 0, L_0x55664fab7680;  1 drivers
v0x55664fc00040_0 .net8 "WE_net", 0 0, RS_0x7f5d353d0c38;  2 drivers, strength-aware
v0x55664fbffec0_0 .var/i "i", 31 0;
v0x55664fb73510 .array "mem", 0 5119, 0 0;
E_0x55664f9167a0 .event posedge, v0x55664fc14580_0;
E_0x55664f983390 .event posedge, v0x55664fb8fa80_0;
S_0x55664feea340 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x55664fefb070;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x55664feea340
v0x55664fc14100_0 .var/i "w1", 31 0;
v0x55664fc13c80_0 .var/i "w2", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B3\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x55664fc14100_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664fc14100_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fc14100_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fc14100_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fc14100_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fc13c80_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664fc13c80_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fc13c80_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fc13c80_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fc13c80_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x55664fc14100_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664fc14100_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fc14100_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fc13c80_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664fc13c80_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fc13c80_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x55664fef5610 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x55664fefb070;
 .timescale 0 0;
S_0x55664fef9e80 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x55664fefb070;
 .timescale 0 0;
v0x55664fc13b00_0 .var "addr", 8 0;
v0x55664fc59730_0 .var "rdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B3\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55664fbffec0_0, 0, 32;
T_10.12 ;
    %load/vec4 v0x55664fbffec0_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_10.13, 5;
    %load/vec4 v0x55664fc13b00_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x55664fbffec0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55664fb73510, 4;
    %ix/getv/s 4, v0x55664fbffec0_0;
    %store/vec4 v0x55664fc59730_0, 4, 1;
    %load/vec4 v0x55664fbffec0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55664fbffec0_0, 0, 32;
    %jmp T_10.12;
T_10.13 ;
    %end;
S_0x55664fefa200 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x55664fefb070;
 .timescale 0 0;
v0x55664fc25da0_0 .var "addr", 8 0;
v0x55664fc26300_0 .var "wdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B3\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55664fbffec0_0, 0, 32;
T_11.14 ;
    %load/vec4 v0x55664fbffec0_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_11.15, 5;
    %load/vec4 v0x55664fc26300_0;
    %load/vec4 v0x55664fbffec0_0;
    %part/s 1;
    %load/vec4 v0x55664fc25da0_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x55664fbffec0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55664fb73510, 4, 0;
    %load/vec4 v0x55664fbffec0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55664fbffec0_0, 0, 32;
    %jmp T_11.14;
T_11.15 ;
    %end;
S_0x55664fefa580 .scope generate, "TrionSDPBRAM[4]" "TrionSDPBRAM[4]" 4 123, 4 123 0, S_0x55664fe40340;
 .timescale 0 0;
P_0x55664f8c8c80 .param/l "x" 0 4 123, +C4<0100>;
S_0x55664fefa900 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 128, 5 12 0, S_0x55664fefa580;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "iWd";
    .port_info 1 /INPUT 9 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 8 "oRd";
    .port_info 4 /INPUT 9 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x55664ffe3290 .param/l "pAddrWidth" 0 5 14, C4<00001001>;
P_0x55664ffe32d0 .param/l "pDataWidth" 0 5 13, C4<00001000>;
v0x55664faf5e40_0 .net "iRCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664fae8130_0 .net "iRa", 8 0, v0x55664f9ddc80_0;  alias, 1 drivers
v0x55664fae7bb0_0 .net "iRe", 0 0, v0x55664fe73420_0;  alias, 1 drivers
v0x55664fae7fd0_0 .net "iWCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664fae7e70_0 .net "iWa", 8 0, v0x55664f9acec0_0;  alias, 1 drivers
v0x55664f9ffe90_4 .array/port v0x55664f9ffe90, 4;
v0x55664fae7d10_0 .net "iWd", 7 0, v0x55664f9ffe90_4;  1 drivers
v0x55664fae8290_0 .net "iWe", 0 0, v0x55664fbeca30_0;  alias, 1 drivers
v0x55664faf6740_0 .net "oRd", 7 0, v0x55664fb4cc90_0;  1 drivers
S_0x55664fefac80 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 58, 6 36 0, S_0x55664fefa900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 8 "WDATA";
    .port_info 4 /INPUT 9 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 8 "RDATA";
    .port_info 8 /INPUT 9 "RADDR";
P_0x55664ffe8e50 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe8e90 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe8ed0 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe8f10 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe8f50 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe8f90 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe8fd0 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe9010 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe9050 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe9090 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe90d0 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe9110 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe9150 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe9190 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe91d0 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe9210 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe9250 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe9290 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe92d0 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe9310 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe9350 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x55664ffe9390 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x55664ffe93d0 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x55664ffe9410 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001001>;
P_0x55664ffe9450 .param/l "READ_WIDTH" 0 6 49, C4<00001000>;
P_0x55664ffe9490 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x55664ffe94d0 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x55664ffe9510 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x55664ffe9550 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x55664ffe9590 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001001>;
P_0x55664ffe95d0 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x55664ffe9610 .param/l "WRITE_WIDTH" 0 6 50, C4<00001000>;
L_0x55664fab5a90 .functor BUFZ 1, v0x55664fbeca30_0, C4<0>, C4<0>, C4<0>;
L_0x55664fab9de0 .functor BUFZ 1, v0x55664fbeca30_0, C4<0>, C4<0>, C4<0>;
L_0x55664fac03a0 .functor BUFZ 1, v0x55664fe73420_0, C4<0>, C4<0>, C4<0>;
L_0x55664fac0540 .functor BUFZ 9, v0x55664f9acec0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55664fababd0 .functor BUFZ 9, v0x55664f9ddc80_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55664fabb310 .functor BUFZ 1, v0x556650011d40_0, C4<0>, C4<0>, C4<0>;
L_0x7f5d35386690 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d1328 .resolv tri, L_0x7f5d35386690, L_0x55664fab9de0;
L_0x55664fac4ca0 .functor BUFZ 1, RS_0x7f5d353d1328, C4<0>, C4<0>, C4<0>;
L_0x7f5d35386648 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d13e8 .resolv tri, L_0x7f5d35386648, L_0x55664fab5a90;
L_0x55664fac38b0 .functor BUFZ 1, RS_0x7f5d353d13e8, C4<0>, C4<0>, C4<0>;
L_0x55664fac2440 .functor BUFZ 1, v0x556650011d40_0, C4<0>, C4<0>, C4<0>;
L_0x7f5d353866d8 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d1298 .resolv tri, L_0x7f5d353866d8, L_0x55664fac03a0;
L_0x55664fac4fa0 .functor BUFZ 1, RS_0x7f5d353d1298, C4<0>, C4<0>, C4<0>;
v0x55664fb4af20_0 .net "RADDR", 8 0, v0x55664f9ddc80_0;  alias, 1 drivers
L_0x7f5d35386768 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d1118 .resolv tri, L_0x7f5d35386768, L_0x55664fababd0;
v0x55664fb856a0_0 .net8 "RADDR_net", 8 0, RS_0x7f5d353d1118;  2 drivers, strength-aware
v0x55664fb56b50_0 .net "RCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664fb4cf50_0 .net "RCLK_i", 0 0, L_0x55664fac2440;  1 drivers
v0x55664fb4d210_0 .net "RDATA", 7 0, v0x55664fb4cc90_0;  alias, 1 drivers
v0x55664fb4c9d0_0 .var "RDATA_early", 7 0;
v0x55664fb4cdf0_0 .var "RDATA_late", 7 0;
v0x55664fb4cc90_0 .var "RDATA_out", 7 0;
v0x55664fb85230_0 .var "RDATA_reg", 7 0;
v0x55664fb19310_0 .net "RE", 0 0, v0x55664fe73420_0;  alias, 1 drivers
v0x55664fb19730_0 .net "RE_i", 0 0, L_0x55664fac4fa0;  1 drivers
v0x55664fb195d0_0 .net8 "RE_net", 0 0, RS_0x7f5d353d1298;  2 drivers, strength-aware
v0x55664fb17590_0 .net "WADDR", 8 0, v0x55664f9acec0_0;  alias, 1 drivers
L_0x7f5d35386720 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d12c8 .resolv tri, L_0x7f5d35386720, L_0x55664fac0540;
v0x55664fb19470_0 .net8 "WADDR_net", 8 0, RS_0x7f5d353d12c8;  2 drivers, strength-aware
v0x55664fb199f0_0 .net "WCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664fb7c4c0_0 .net "WCLKE", 0 0, v0x55664fbeca30_0;  alias, 1 drivers
v0x55664fb1a690_0 .net "WCLKE_i", 0 0, L_0x55664fac4ca0;  1 drivers
v0x55664fb0b280_0 .net8 "WCLKE_net", 0 0, RS_0x7f5d353d1328;  2 drivers, strength-aware
v0x55664fb08360_0 .net "WCLK_i", 0 0, L_0x55664fabb310;  1 drivers
v0x55664fb04630_0 .net "WDATA", 7 0, v0x55664f9ffe90_4;  alias, 1 drivers
v0x55664fb0ef40_0 .net "WE", 0 0, v0x55664fbeca30_0;  alias, 1 drivers
v0x55664fb0df70_0 .net "WE_i", 0 0, L_0x55664fac38b0;  1 drivers
v0x55664fb25f40_0 .net8 "WE_net", 0 0, RS_0x7f5d353d13e8;  2 drivers, strength-aware
v0x55664fb19890_0 .var/i "i", 31 0;
v0x55664fb0ae10 .array "mem", 0 5119, 0 0;
E_0x55664f8c96d0 .event posedge, v0x55664fb4cf50_0;
E_0x55664f8b8880 .event posedge, v0x55664fb08360_0;
S_0x55664fee9ff0 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x55664fefac80;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x55664fee9ff0
v0x55664fb4d0b0_0 .var/i "w1", 31 0;
v0x55664fb377f0_0 .var/i "w2", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B4\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x55664fb4d0b0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664fb4d0b0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fb4d0b0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fb4d0b0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fb4d0b0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fb377f0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664fb377f0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fb377f0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fb377f0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fb377f0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x55664fb4d0b0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664fb4d0b0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fb4d0b0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fb377f0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664fb377f0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fb377f0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x55664fedb100 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x55664fefac80;
 .timescale 0 0;
S_0x55664fedb520 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x55664fefac80;
 .timescale 0 0;
v0x55664fb38f80_0 .var "addr", 8 0;
v0x55664fb37af0_0 .var "rdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B4\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55664fb19890_0, 0, 32;
T_13.16 ;
    %load/vec4 v0x55664fb19890_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_13.17, 5;
    %load/vec4 v0x55664fb38f80_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x55664fb19890_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55664fb0ae10, 4;
    %ix/getv/s 4, v0x55664fb19890_0;
    %store/vec4 v0x55664fb37af0_0, 4, 1;
    %load/vec4 v0x55664fb19890_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55664fb19890_0, 0, 32;
    %jmp T_13.16;
T_13.17 ;
    %end;
S_0x55664fedb910 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x55664fefac80;
 .timescale 0 0;
v0x55664fb31670_0 .var "addr", 8 0;
v0x55664fb31930_0 .var "wdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B4\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55664fb19890_0, 0, 32;
T_14.18 ;
    %load/vec4 v0x55664fb19890_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_14.19, 5;
    %load/vec4 v0x55664fb31930_0;
    %load/vec4 v0x55664fb19890_0;
    %part/s 1;
    %load/vec4 v0x55664fb31670_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x55664fb19890_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55664fb0ae10, 4, 0;
    %load/vec4 v0x55664fb19890_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55664fb19890_0, 0, 32;
    %jmp T_14.18;
T_14.19 ;
    %end;
S_0x55664feea690 .scope generate, "TrionSDPBRAM[5]" "TrionSDPBRAM[5]" 4 123, 4 123 0, S_0x55664fe40340;
 .timescale 0 0;
P_0x55664f8abfe0 .param/l "x" 0 4 123, +C4<0101>;
S_0x55664feea980 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 128, 5 12 0, S_0x55664feea690;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "iWd";
    .port_info 1 /INPUT 9 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 8 "oRd";
    .port_info 4 /INPUT 9 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x55664ffe3170 .param/l "pAddrWidth" 0 5 14, C4<00001001>;
P_0x55664ffe31b0 .param/l "pDataWidth" 0 5 13, C4<00001000>;
v0x55664fa65020_0 .net "iRCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664fa2af20_0 .net "iRa", 8 0, v0x55664f9ddc80_0;  alias, 1 drivers
v0x55664fa2b7c0_0 .net "iRe", 0 0, v0x55664fe73420_0;  alias, 1 drivers
v0x55664fa2bbe0_0 .net "iWCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664fa2b920_0 .net "iWa", 8 0, v0x55664f9acec0_0;  alias, 1 drivers
v0x55664f9ffe90_5 .array/port v0x55664f9ffe90, 5;
v0x55664fa2bd40_0 .net "iWd", 7 0, v0x55664f9ffe90_5;  1 drivers
v0x55664fa2ba80_0 .net "iWe", 0 0, v0x55664fbeca30_0;  alias, 1 drivers
v0x55664fa67c80_0 .net "oRd", 7 0, v0x55664fad9910_0;  1 drivers
S_0x55664fee9910 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 58, 6 36 0, S_0x55664feea980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 8 "WDATA";
    .port_info 4 /INPUT 9 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 8 "RDATA";
    .port_info 8 /INPUT 9 "RADDR";
P_0x55664ffe9660 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe96a0 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe96e0 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe9720 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe9760 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe97a0 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe97e0 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe9820 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe9860 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe98a0 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe98e0 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe9920 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe9960 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe99a0 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe99e0 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe9a20 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe9a60 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe9aa0 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe9ae0 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe9b20 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe9b60 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x55664ffe9ba0 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x55664ffe9be0 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x55664ffe9c20 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001001>;
P_0x55664ffe9c60 .param/l "READ_WIDTH" 0 6 49, C4<00001000>;
P_0x55664ffe9ca0 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x55664ffe9ce0 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x55664ffe9d20 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x55664ffe9d60 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x55664ffe9da0 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001001>;
P_0x55664ffe9de0 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x55664ffe9e20 .param/l "WRITE_WIDTH" 0 6 50, C4<00001000>;
L_0x55664fac1240 .functor BUFZ 1, v0x55664fbeca30_0, C4<0>, C4<0>, C4<0>;
L_0x55664fac1560 .functor BUFZ 1, v0x55664fbeca30_0, C4<0>, C4<0>, C4<0>;
L_0x55664fabb6d0 .functor BUFZ 1, v0x55664fe73420_0, C4<0>, C4<0>, C4<0>;
L_0x55664fac0a10 .functor BUFZ 9, v0x55664f9acec0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55664fac13e0 .functor BUFZ 9, v0x55664f9ddc80_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55664fabb470 .functor BUFZ 1, v0x556650011d40_0, C4<0>, C4<0>, C4<0>;
L_0x7f5d353867f8 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d1ad8 .resolv tri, L_0x7f5d353867f8, L_0x55664fac1560;
L_0x55664fac55f0 .functor BUFZ 1, RS_0x7f5d353d1ad8, C4<0>, C4<0>, C4<0>;
L_0x7f5d353867b0 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d1b98 .resolv tri, L_0x7f5d353867b0, L_0x55664fac1240;
L_0x55664fac5750 .functor BUFZ 1, RS_0x7f5d353d1b98, C4<0>, C4<0>, C4<0>;
L_0x55664fac2610 .functor BUFZ 1, v0x556650011d40_0, C4<0>, C4<0>, C4<0>;
L_0x7f5d35386840 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d1a48 .resolv tri, L_0x7f5d35386840, L_0x55664fabb6d0;
L_0x55664fac5cd0 .functor BUFZ 1, RS_0x7f5d353d1a48, C4<0>, C4<0>, C4<0>;
v0x55664fad9d80_0 .net "RADDR", 8 0, v0x55664f9ddc80_0;  alias, 1 drivers
L_0x7f5d353868d0 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d18c8 .resolv tri, L_0x7f5d353868d0, L_0x55664fac13e0;
v0x55664fab6c90_0 .net8 "RADDR_net", 8 0, RS_0x7f5d353d18c8;  2 drivers, strength-aware
v0x55664fab6710_0 .net "RCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664fab6b30_0 .net "RCLK_i", 0 0, L_0x55664fac2610;  1 drivers
v0x55664fab69d0_0 .net "RDATA", 7 0, v0x55664fad9910_0;  alias, 1 drivers
v0x55664fab6870_0 .var "RDATA_early", 7 0;
v0x55664fab6df0_0 .var "RDATA_late", 7 0;
v0x55664fad9910_0 .var "RDATA_out", 7 0;
v0x55664fac49a0_0 .var "RDATA_reg", 7 0;
v0x55664fa7ffa0_0 .net "RE", 0 0, v0x55664fe73420_0;  alias, 1 drivers
v0x55664fa802a0_0 .net "RE_i", 0 0, L_0x55664fac5cd0;  1 drivers
v0x55664fa7fe20_0 .net8 "RE_net", 0 0, RS_0x7f5d353d1a48;  2 drivers, strength-aware
v0x55664fac3a30_0 .net "WADDR", 8 0, v0x55664f9acec0_0;  alias, 1 drivers
L_0x7f5d35386888 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d1a78 .resolv tri, L_0x7f5d35386888, L_0x55664fac0a10;
v0x55664fac1e60_0 .net8 "WADDR_net", 8 0, RS_0x7f5d353d1a78;  2 drivers, strength-aware
v0x55664fac4e20_0 .net "WCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664fac52a0_0 .net "WCLKE", 0 0, v0x55664fbeca30_0;  alias, 1 drivers
v0x55664fa80d20_0 .net "WCLKE_i", 0 0, L_0x55664fac55f0;  1 drivers
v0x55664fa2ada0_0 .net8 "WCLKE_net", 0 0, RS_0x7f5d353d1ad8;  2 drivers, strength-aware
v0x55664fa2b400_0 .net "WCLK_i", 0 0, L_0x55664fabb470;  1 drivers
v0x55664fa80840_0 .net "WDATA", 7 0, v0x55664f9ffe90_5;  alias, 1 drivers
v0x55664fa810e0_0 .net "WE", 0 0, v0x55664fbeca30_0;  alias, 1 drivers
v0x55664fa80120_0 .net "WE_i", 0 0, L_0x55664fac5750;  1 drivers
v0x55664fa809c0_0 .net8 "WE_net", 0 0, RS_0x7f5d353d1b98;  2 drivers, strength-aware
v0x55664fa806c0_0 .var/i "i", 31 0;
v0x55664fa2b0a0 .array "mem", 0 5119, 0 0;
E_0x55664f8aff40 .event posedge, v0x55664fab6b30_0;
E_0x55664f8ea190 .event posedge, v0x55664fa2b400_0;
S_0x55664fee9ce0 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x55664fee9910;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x55664fee9ce0
v0x55664fad3130_0 .var/i "w1", 31 0;
v0x55664fadda40_0 .var/i "w2", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B5\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x55664fad3130_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664fad3130_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fad3130_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fad3130_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fad3130_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fadda40_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664fadda40_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fadda40_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fadda40_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fadda40_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x55664fad3130_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664fad3130_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fad3130_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fadda40_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664fadda40_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fadda40_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x55664fedad10 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x55664fee9910;
 .timescale 0 0;
S_0x55664fed5100 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x55664fee9910;
 .timescale 0 0;
v0x55664fadca70_0 .var "addr", 8 0;
v0x55664faf4ed0_0 .var "rdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B5\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55664fa806c0_0, 0, 32;
T_16.20 ;
    %load/vec4 v0x55664fa806c0_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_16.21, 5;
    %load/vec4 v0x55664fadca70_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x55664fa806c0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55664fa2b0a0, 4;
    %ix/getv/s 4, v0x55664fa806c0_0;
    %store/vec4 v0x55664faf4ed0_0, 4, 1;
    %load/vec4 v0x55664fa806c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55664fa806c0_0, 0, 32;
    %jmp T_16.20;
T_16.21 ;
    %end;
S_0x55664fed9730 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x55664fee9910;
 .timescale 0 0;
v0x55664faf3300_0 .var "addr", 8 0;
v0x55664faf62c0_0 .var "wdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B5\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55664fa806c0_0, 0, 32;
T_17.22 ;
    %load/vec4 v0x55664fa806c0_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_17.23, 5;
    %load/vec4 v0x55664faf62c0_0;
    %load/vec4 v0x55664fa806c0_0;
    %part/s 1;
    %load/vec4 v0x55664faf3300_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x55664fa806c0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55664fa2b0a0, 4, 0;
    %load/vec4 v0x55664fa806c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55664fa806c0_0, 0, 32;
    %jmp T_17.22;
T_17.23 ;
    %end;
S_0x55664fed9ab0 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 4 203, 4 203 0, S_0x55664fe40340;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x55664fed9ab0
v0x55664f977a70_0 .var/i "i", 31 0;
v0x55664f977bf0_0 .var "iVAL", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55664f977a70_0, 0, 32;
T_18.24 ;
    %load/vec4 v0x55664f977a70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_18.25, 5;
    %load/vec4 v0x55664f977bf0_0;
    %load/vec4 v0x55664f977a70_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.26, 8;
    %load/vec4 v0x55664f977a70_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_18.26 ;
    %load/vec4 v0x55664f977a70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55664f977a70_0, 0, 32;
    %jmp T_18.24;
T_18.25 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_18.28, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_18.28 ;
    %end;
S_0x55664fed9e30 .scope function.vec4.s8, "f_barm_gennum" "f_barm_gennum" 4 179, 4 179 0, S_0x55664fe40340;
 .timescale 0 0;
; Variable f_barm_gennum is vec4 return value of scope S_0x55664fed9e30
v0x55664f93ff10_0 .var/i "i", 31 0;
v0x55664fa14fb0_0 .var "lpDataWidth", 31 0;
v0x55664fa73590_0 .var "pFifoBitWidth", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.f_barm_gennum ;
    %load/vec4 v0x55664fa73590_0;
    %load/vec4 v0x55664fa14fb0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_19.30, 5;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %jmp T_19.31;
T_19.30 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %load/vec4 v0x55664fa73590_0;
    %store/vec4 v0x55664f93ff10_0, 0, 32;
T_19.32 ;
    %load/vec4 v0x55664fa14fb0_0;
    %load/vec4 v0x55664f93ff10_0;
    %cmp/u;
    %jmp/0xz T_19.33, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %retload/vec4 0;
    %pushi/vec4 1, 0, 8;
    %add;
    %ret/vec4 0, 0, 8;
    %load/vec4 v0x55664f93ff10_0;
    %load/vec4 v0x55664fa14fb0_0;
    %sub;
    %store/vec4 v0x55664f93ff10_0, 0, 32;
    %jmp T_19.32;
T_19.33 ;
T_19.31 ;
    %end;
S_0x55664feda1b0 .scope function.vec4.s8, "f_get_datawidth" "f_get_datawidth" 4 163, 4 163 0, S_0x55664fe40340;
 .timescale 0 0;
; Variable f_get_datawidth is vec4 return value of scope S_0x55664feda1b0
v0x55664f95afb0_0 .var "pFifoDepth", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.f_get_datawidth ;
    %load/vec4 v0x55664f95afb0_0;
    %dup/vec4;
    %pushi/vec4 256, 0, 32;
    %cmp/u;
    %jmp/1 T_20.34, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 32;
    %cmp/u;
    %jmp/1 T_20.35, 6;
    %dup/vec4;
    %pushi/vec4 1024, 0, 32;
    %cmp/u;
    %jmp/1 T_20.36, 6;
    %dup/vec4;
    %pushi/vec4 2048, 0, 32;
    %cmp/u;
    %jmp/1 T_20.37, 6;
    %dup/vec4;
    %pushi/vec4 4096, 0, 32;
    %cmp/u;
    %jmp/1 T_20.38, 6;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_20.40;
T_20.34 ;
    %pushi/vec4 16, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_20.40;
T_20.35 ;
    %pushi/vec4 8, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_20.40;
T_20.36 ;
    %pushi/vec4 4, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_20.40;
T_20.37 ;
    %pushi/vec4 2, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_20.40;
T_20.38 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_20.40;
T_20.40 ;
    %pop/vec4 1;
    %end;
S_0x55664feda530 .scope generate, "genblk2" "genblk2" 4 82, 4 82 0, S_0x55664fe40340;
 .timescale 0 0;
E_0x55664f8f01b0 .event "_ivl_0";
S_0x55664feda920 .scope module, "MicroControllerCsr" "MicroControllerCsr" 3 77, 7 10 0, S_0x55664ff48b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "oSUsiRd";
    .port_info 1 /INPUT 32 "iSUsiWd";
    .port_info 2 /INPUT 32 "iSUsiAdrs";
    .port_info 3 /OUTPUT 16 "oRamWd";
    .port_info 4 /OUTPUT 32 "oRamAdrs";
    .port_info 5 /OUTPUT 1 "oRamEn";
    .port_info 6 /OUTPUT 1 "oRamBurstRun";
    .port_info 7 /INPUT 1 "iRamFull";
    .port_info 8 /INPUT 1 "iRamEmp";
    .port_info 9 /INPUT 16 "iRamRd";
    .port_info 10 /INPUT 1 "iRamRdVd";
    .port_info 11 /INPUT 1 "iRamBurstStop";
    .port_info 12 /INPUT 1 "iSRST";
    .port_info 13 /INPUT 1 "iSCLK";
P_0x55664f977520 .param/l "pAdrsMap" 0 7 13, C4<01>;
P_0x55664f977560 .param/l "pBlockAdrsWidth" 0 7 12, +C4<00000000000000000000000000000010>;
P_0x55664f9775a0 .param/l "pCsrActiveWidth" 0 7 16, +C4<00000000000000000000000000001000>;
P_0x55664f9775e0 .param/l "pCsrAdrsWidth" 0 7 15, +C4<00000000000000000000000000010000>;
P_0x55664f977620 .param/l "pUfiAdrsBusWidth" 0 7 19, +C4<00000000000000000000000000100000>;
P_0x55664f977660 .param/l "pUfiDqBusWidth" 0 7 18, +C4<00000000000000000000000000010000>;
P_0x55664f9776a0 .param/l "pUsiBusWidth" 0 7 14, +C4<00000000000000000000000000100000>;
P_0x55664f9776e0 .param/l "p_non_variable" 0 7 21, +C4<00000000000000000000000000000000>;
L_0x55664faf65c0 .functor BUFZ 16, v0x55664fb853c0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55664faf26e0 .functor BUFZ 32, v0x55664fcc4e30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55664faf2a00 .functor BUFZ 1, v0x55664fb657f0_0, C4<0>, C4<0>, C4<0>;
L_0x55664faecb70 .functor BUFZ 1, v0x55664fb88100_0, C4<0>, C4<0>, C4<0>;
v0x55664f88b660_0 .net "iRamBurstStop", 0 0, v0x55664f93f9d0_0;  1 drivers
v0x55664f8748b0_0 .net "iRamEmp", 0 0, v0x55664f93fa70_0;  1 drivers
v0x55664f882be0_0 .net "iRamFull", 0 0, v0x55664f93fb10_0;  1 drivers
v0x55664f91e7d0_0 .net "iRamRd", 15 0, v0x55664ffd1950_0;  1 drivers
v0x55664f91e350_0 .net "iRamRdVd", 0 0, v0x55664f93fbb0_0;  1 drivers
v0x55664f912230_0 .net "iSCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664f9804f0_0 .net "iSRST", 0 0, v0x556650011ff0_0;  alias, 1 drivers
v0x55664f984020_0 .net "iSUsiAdrs", 31 0, L_0x55664fb4ae10;  alias, 1 drivers
v0x55664f9827f0_0 .net "iSUsiWd", 31 0, L_0x55664fc24440;  alias, 1 drivers
v0x55664f8be4b0_0 .net "oRamAdrs", 31 0, L_0x55664faf26e0;  alias, 1 drivers
v0x55664f8b7510_0 .net "oRamBurstRun", 0 0, L_0x55664faecb70;  alias, 1 drivers
v0x55664f8b6f10_0 .net "oRamEn", 0 0, L_0x55664faf2a00;  alias, 1 drivers
v0x55664f8b9260_0 .net "oRamWd", 15 0, L_0x55664faf65c0;  alias, 1 drivers
v0x55664f8aa730_0 .net "oSUsiRd", 31 0, v0x55664fb7c1e0_0;  alias, 1 drivers
v0x55664f8eacd0_0 .var "qCsrWCke00", 0 0;
v0x55664f8ea6c0_0 .var "qCsrWCke04", 0 0;
v0x55664f8d21c0_0 .var "qCsrWCke08", 0 0;
v0x55664f97eb40_0 .var "qCsrWCke0C", 0 0;
v0x55664fcc2430_0 .var "qCsrWCke48", 0 0;
v0x55664fcc4e30_0 .var "rRamAdrs", 31 0;
v0x55664fb88100_0 .var "rRamBurstRun", 0 0;
v0x55664fb8e980_0 .var "rRamEmp", 0 0;
v0x55664fb657f0_0 .var "rRamEn", 0 0;
v0x55664fb73230_0 .var "rRamFull", 0 0;
v0x55664fb69680_0 .var "rRamRd", 15 0;
v0x55664fb70b30_0 .var "rRamRdVd", 0 0;
v0x55664fb853c0_0 .var "rRamWd", 15 0;
v0x55664fb7c1e0_0 .var "rSUsiRd", 31 0;
E_0x55664f8d6860 .event posedge, v0x55664ff3f130_0;
E_0x55664f8d68a0 .event edge, v0x55664f984020_0;
S_0x55664ff2d640 .scope generate, "genblk1" "genblk1" 3 103, 3 103 0, S_0x55664ff48b40;
 .timescale 0 0;
S_0x55664ff87720 .scope module, "RAMBlock" "RAMBlock" 2 347, 8 9 0, S_0x55664fe53a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "oSRAMA";
    .port_info 1 /OUTPUT 16 "oSRAMD";
    .port_info 2 /INPUT 16 "iSRAMD";
    .port_info 3 /OUTPUT 1 "oSRAM_LB";
    .port_info 4 /OUTPUT 1 "oSRAM_UB";
    .port_info 5 /OUTPUT 1 "oSRAM_OE";
    .port_info 6 /OUTPUT 1 "oSRAM_WE";
    .port_info 7 /OUTPUT 1 "oSRAM_CE";
    .port_info 8 /OUTPUT 32 "oSUsiRd";
    .port_info 9 /INPUT 32 "iSUsiWd";
    .port_info 10 /INPUT 32 "iSUsiAdrs";
    .port_info 11 /OUTPUT 16 "oSUfiRd";
    .port_info 12 /OUTPUT 32 "oSUfiAdrs";
    .port_info 13 /INPUT 16 "iSUfiWd";
    .port_info 14 /INPUT 32 "iSUfiAdrs";
    .port_info 15 /OUTPUT 1 "oSUfiRdy";
    .port_info 16 /OUTPUT 1 "oTestErr";
    .port_info 17 /OUTPUT 1 "oDone";
    .port_info 18 /INPUT 1 "iSRST";
    .port_info 19 /INPUT 1 "inSRST";
    .port_info 20 /INPUT 1 "iSCLK";
P_0x55664fec6d90 .param/l "lpFifoDepth" 1 8 108, +C4<00000000000000000000000100000000>;
P_0x55664fec6dd0 .param/l "pAdrsMap" 0 8 11, C4<11>;
P_0x55664fec6e10 .param/l "pBlockAdrsWidth" 0 8 10, +C4<00000000000000000000000000000010>;
P_0x55664fec6e50 .param/l "pCsrActiveWidth" 0 8 14, +C4<00000000000000000000000000001000>;
P_0x55664fec6e90 .param/l "pCsrAdrsWidth" 0 8 13, +C4<00000000000000000000000000010000>;
P_0x55664fec6ed0 .param/l "pRamAdrsWidth" 0 8 18, +C4<00000000000000000000000000001000>;
P_0x55664fec6f10 .param/l "pRamDqWidth" 0 8 19, +C4<00000000000000000000000000010000>;
P_0x55664fec6f50 .param/l "pUfiAdrsBusWidth" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x55664fec6f90 .param/l "pUfiDqBusWidth" 0 8 15, +C4<00000000000000000000000000010000>;
P_0x55664fec6fd0 .param/l "pUfiEnableBit" 0 8 17, +C4<00000000000000000000000000100000>;
P_0x55664fec7010 .param/l "pUsiBusWidth" 0 8 12, +C4<00000000000000000000000000100000>;
v0x55664fff19f0_0 .net "iSCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664fff1a90_0 .net "iSRAMD", 15 0, v0x556650010530_0;  1 drivers
v0x55664fff1b30_0 .net "iSRST", 0 0, v0x556650011ff0_0;  alias, 1 drivers
v0x55664fff1bd0_0 .net "iSUfiAdrs", 31 0, v0x55665000e970_0;  alias, 1 drivers
v0x55664fff1c70_0 .net "iSUfiWd", 15 0, L_0x55664faf4d50;  alias, 1 drivers
v0x55664fff1d10_0 .net "iSUsiAdrs", 31 0, L_0x55664fb4ae10;  alias, 1 drivers
v0x55664fff1db0_0 .net "iSUsiWd", 31 0, L_0x55664fc24440;  alias, 1 drivers
v0x55664fff1e50_0 .net "inSRST", 0 0, v0x5566500127f0_0;  alias, 1 drivers
L_0x7f5d35386eb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55664fff1ef0_0 .net "oDone", 0 0, L_0x7f5d35386eb8;  1 drivers
v0x55664fff1f90_0 .net "oSRAMA", 7 0, L_0x55664f9581d0;  alias, 1 drivers
v0x55664fff2030_0 .net "oSRAMD", 15 0, L_0x55664f9572c0;  alias, 1 drivers
v0x55664fff20d0_0 .net "oSRAM_CE", 0 0, L_0x55664fee8670;  alias, 1 drivers
L_0x7f5d35387890 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55664fff2170_0 .net "oSRAM_LB", 0 0, L_0x7f5d35387890;  1 drivers
v0x55664fff2210_0 .net "oSRAM_OE", 0 0, L_0x55664ff40de0;  1 drivers
L_0x7f5d353878d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55664fff22b0_0 .net "oSRAM_UB", 0 0, L_0x7f5d353878d8;  1 drivers
v0x55664fff2350_0 .net "oSRAM_WE", 0 0, L_0x55664fe3b960;  alias, 1 drivers
v0x55664fff23f0_0 .net "oSUfiAdrs", 31 0, L_0x556650025870;  alias, 1 drivers
v0x55664fff2490_0 .net "oSUfiRd", 15 0, L_0x55664f940db0;  alias, 1 drivers
v0x55664fff2530_0 .net "oSUfiRdy", 0 0, L_0x556650025c30;  alias, 1 drivers
v0x55664fff25d0_0 .net "oSUsiRd", 31 0, v0x55664fe3a0a0_0;  1 drivers
L_0x7f5d35386e70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55664fff2670_0 .net "oTestErr", 0 0, L_0x7f5d35386e70;  1 drivers
v0x55664fff2710_0 .var "qMemRdCsr", 15 0;
v0x55664fff27b0_0 .var "qRamIfPortUnitAdrs", 7 0;
v0x55664fff2850_0 .var "qRamIfPortUnitCke", 0 0;
v0x55664fff28f0_0 .var "qRamIfPortUnitCmd", 0 0;
v0x55664fff2990_0 .var "qRamIfPortUnitWd", 15 0;
v0x55664fff2a30_0 .net "wCsrRamRst", 0 0, L_0x55664fa2b6a0;  1 drivers
v0x55664fff2ad0_0 .net "wRamIfPortUnitAdrs", 31 0, L_0x556650025310;  1 drivers
v0x55664fff2b70_0 .net "wRamIfPortUnitRd", 15 0, L_0x55664fece700;  1 drivers
v0x55664fff2c10_0 .net "wRamIfPortUnitRvd", 0 0, L_0x55664ffd26a0;  1 drivers
v0x55664fff2cb0_0 .net "wRamIfPortUnitWd", 15 0, L_0x55664fa429c0;  1 drivers
E_0x55664f8e1fb0 .event edge, v0x55664ffef860_0, v0x55664fff0f20_0;
S_0x55664ff31550 .scope module, "RAMIfPortUnit" "RAMIfPortUnit" 8 151, 9 16 0, S_0x55664ff87720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "oSRAMA";
    .port_info 1 /OUTPUT 16 "oSRAMD";
    .port_info 2 /INPUT 16 "iSRAMD";
    .port_info 3 /OUTPUT 1 "oSRAM_LB";
    .port_info 4 /OUTPUT 1 "oSRAM_UB";
    .port_info 5 /OUTPUT 1 "oSRAM_OE";
    .port_info 6 /OUTPUT 1 "oSRAM_WE";
    .port_info 7 /OUTPUT 1 "oSRAM_CE";
    .port_info 8 /INPUT 8 "iAdrs";
    .port_info 9 /INPUT 1 "iCmd";
    .port_info 10 /INPUT 16 "iWd";
    .port_info 11 /OUTPUT 16 "oRd";
    .port_info 12 /OUTPUT 1 "oRvd";
    .port_info 13 /INPUT 1 "iRST";
    .port_info 14 /INPUT 1 "iCKE";
    .port_info 15 /INPUT 1 "iCLK";
P_0x55664ffe3200 .param/l "pRamAdrsWidth" 0 9 17, +C4<00000000000000000000000000001000>;
P_0x55664ffe3240 .param/l "pRamDqWidth" 0 9 18, +C4<00000000000000000000000000010000>;
L_0x55664f9581d0 .functor BUFZ 8, v0x55664fe14d00_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55664f9572c0 .functor BUFZ 16, v0x55664ff3e120_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55664ff40de0 .functor BUFZ 1, v0x55664fe2e210_0, C4<0>, C4<0>, C4<0>;
L_0x55664fe3b960 .functor BUFZ 1, v0x55664ff3e060_0, C4<0>, C4<0>, C4<0>;
L_0x55664fee8670 .functor BUFZ 1, v0x55664fe2e150_0, C4<0>, C4<0>, C4<0>;
L_0x55664fece700 .functor BUFZ 16, v0x55664fe29010_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55664ffd26a0 .functor BUFZ 1, v0x55664fe290d0_0, C4<0>, C4<0>, C4<0>;
v0x55664ffcb660_0 .net "iAdrs", 7 0, v0x55664fff27b0_0;  1 drivers
v0x55664fdab6e0_0 .net "iCKE", 0 0, v0x55664fff2850_0;  1 drivers
v0x55664fdab7a0_0 .net "iCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664fdf86c0_0 .net "iCmd", 0 0, v0x55664fff28f0_0;  1 drivers
v0x55664fdf8760_0 .net "iRST", 0 0, v0x556650011ff0_0;  alias, 1 drivers
v0x55664fdf3580_0 .net "iSRAMD", 15 0, v0x556650010530_0;  alias, 1 drivers
v0x55664fdf3640_0 .net "iWd", 15 0, v0x55664fff2990_0;  1 drivers
v0x55664fdebc60_0 .net "oRd", 15 0, L_0x55664fece700;  alias, 1 drivers
v0x55664fecedb0_0 .net "oRvd", 0 0, L_0x55664ffd26a0;  alias, 1 drivers
v0x55664fecee70_0 .net "oSRAMA", 7 0, L_0x55664f9581d0;  alias, 1 drivers
v0x55664fe0d320_0 .net "oSRAMD", 15 0, L_0x55664f9572c0;  alias, 1 drivers
v0x55664fe216f0_0 .net "oSRAM_CE", 0 0, L_0x55664fee8670;  alias, 1 drivers
v0x55664fe217b0_0 .net "oSRAM_LB", 0 0, L_0x7f5d35387890;  alias, 1 drivers
v0x55664fe19d80_0 .net "oSRAM_OE", 0 0, L_0x55664ff40de0;  alias, 1 drivers
v0x55664fe19e20_0 .net "oSRAM_UB", 0 0, L_0x7f5d353878d8;  alias, 1 drivers
v0x55664fe14c40_0 .net "oSRAM_WE", 0 0, L_0x55664fe3b960;  alias, 1 drivers
v0x55664fe14d00_0 .var "rAdrs", 7 0;
v0x55664fe2e150_0 .var "rCE", 0 0;
v0x55664fe2e210_0 .var "rOE", 0 0;
v0x55664fe29010_0 .var "rRd", 15 0;
v0x55664fe290d0_0 .var "rRvd", 0 0;
v0x55664ff3e060_0 .var "rWE", 0 0;
v0x55664ff3e120_0 .var "rWd", 15 0;
S_0x55664fecf170 .scope module, "RamCsr" "RAMCsr" 8 64, 10 11 0, S_0x55664ff87720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "oSUsiRd";
    .port_info 1 /INPUT 32 "iSUsiWd";
    .port_info 2 /INPUT 32 "iSUsiAdrs";
    .port_info 3 /OUTPUT 1 "oRamRst";
    .port_info 4 /INPUT 16 "iMemRd";
    .port_info 5 /INPUT 1 "iSRST";
    .port_info 6 /INPUT 1 "iSCLK";
P_0x55664fa14970 .param/l "pAdrsMap" 0 10 13, C4<11>;
P_0x55664fa149b0 .param/l "pBlockAdrsWidth" 0 10 12, +C4<00000000000000000000000000000010>;
P_0x55664fa149f0 .param/l "pCsrActiveWidth" 0 10 16, +C4<00000000000000000000000000001000>;
P_0x55664fa14a30 .param/l "pCsrAdrsWidth" 0 10 15, +C4<00000000000000000000000000010000>;
P_0x55664fa14a70 .param/l "pRamAdrsWidth" 0 10 17, +C4<00000000000000000000000000001000>;
P_0x55664fa14ab0 .param/l "pRamDqWidth" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x55664fa14af0 .param/l "pUsiBusWidth" 0 10 14, +C4<00000000000000000000000000100000>;
P_0x55664fa14b30 .param/l "p_non_variable" 0 10 19, +C4<00000000000000000000000000000000>;
L_0x55664fa2b6a0 .functor BUFZ 1, v0x55664fe39fe0_0, C4<0>, C4<0>, C4<0>;
v0x55664fdd81d0_0 .net "iMemRd", 15 0, v0x55664fff2710_0;  1 drivers
v0x55664fdd8290_0 .net "iSCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664fdd3040_0 .net "iSRST", 0 0, v0x556650011ff0_0;  alias, 1 drivers
v0x55664fdd3110_0 .net "iSUsiAdrs", 31 0, L_0x55664fb4ae10;  alias, 1 drivers
v0x55664fdcdeb0_0 .net "iSUsiWd", 31 0, L_0x55664fc24440;  alias, 1 drivers
v0x55664fdc8d20_0 .net "oRamRst", 0 0, L_0x55664fa2b6a0;  alias, 1 drivers
v0x55664fdc8dc0_0 .net "oSUsiRd", 31 0, v0x55664fe3a0a0_0;  alias, 1 drivers
v0x55664fdc3b90_0 .var "qCsrWCke00", 0 0;
v0x55664fdc3c50_0 .var "rMemRd", 15 0;
v0x55664fe39fe0_0 .var "rRamRst", 0 0;
v0x55664fe3a0a0_0 .var "rSUsiRd", 31 0;
S_0x55664fecf550 .scope module, "RamReadWriteArbiter" "RamReadWriteArbiter" 8 120, 11 14 0, S_0x55664ff87720;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iSUfiWd";
    .port_info 1 /INPUT 32 "iSUfiAdrs";
    .port_info 2 /OUTPUT 1 "oSUfiRdy";
    .port_info 3 /OUTPUT 16 "oSUfiRd";
    .port_info 4 /OUTPUT 32 "oSUfiAdrs";
    .port_info 5 /OUTPUT 16 "oRamIfPortUnitWd";
    .port_info 6 /OUTPUT 32 "oRamIfPortUnitAdrs";
    .port_info 7 /INPUT 16 "iRamIfPortUnitDq";
    .port_info 8 /INPUT 1 "iRamIfPortUnitWe";
    .port_info 9 /INPUT 1 "iRST";
    .port_info 10 /INPUT 1 "inARST";
    .port_info 11 /INPUT 1 "iCLK";
P_0x55664fece7e0 .param/l "pFifoDepth" 0 11 17, +C4<00000000000000000000000100000000>;
P_0x55664fece820 .param/l "pUfiAdrsBusWidth" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x55664fece860 .param/l "pUfiDqBusWidth" 0 11 15, +C4<00000000000000000000000000010000>;
P_0x55664fece8a0 .param/l "pUfiEnableBit" 0 11 18, +C4<00000000000000000000000000100000>;
L_0x55664f95df50 .functor BUFZ 1, v0x55664f88aab0_0, C4<0>, C4<0>, C4<0>;
L_0x55664f96d780 .functor NOT 1, L_0x556650025910, C4<0>, C4<0>, C4<0>;
L_0x55664f974ef0 .functor NOT 1, L_0x5566500259b0, C4<0>, C4<0>, C4<0>;
L_0x55664f9709b0 .functor NOT 1, L_0x556650025a50, C4<0>, C4<0>, C4<0>;
L_0x55664f956570 .functor NOT 1, L_0x556650025af0, C4<0>, C4<0>, C4<0>;
v0x55664fff0230_0 .net *"_ivl_24", 30 0, L_0x5566500257d0;  1 drivers
v0x55664fff02d0_0 .net *"_ivl_29", 0 0, L_0x55664f95df50;  1 drivers
v0x55664fff0370_0 .net *"_ivl_31", 0 0, L_0x556650025910;  1 drivers
v0x55664fff0410_0 .net *"_ivl_32", 0 0, L_0x55664f96d780;  1 drivers
v0x55664fff04b0_0 .net *"_ivl_35", 0 0, L_0x5566500259b0;  1 drivers
v0x55664fff0550_0 .net *"_ivl_36", 0 0, L_0x55664f974ef0;  1 drivers
v0x55664fff05f0_0 .net *"_ivl_39", 0 0, L_0x556650025a50;  1 drivers
v0x55664fff0690_0 .net *"_ivl_40", 0 0, L_0x55664f9709b0;  1 drivers
v0x55664fff0730_0 .net *"_ivl_43", 0 0, L_0x556650025af0;  1 drivers
v0x55664fff07d0_0 .net *"_ivl_44", 0 0, L_0x55664f956570;  1 drivers
v0x55664fff0870_0 .net *"_ivl_46", 3 0, L_0x556650025b90;  1 drivers
v0x55664fff0910_0 .net *"_ivl_9", 30 0, L_0x556650025270;  1 drivers
v0x55664fff09b0_0 .net "iCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664fff0a50_0 .net "iRST", 0 0, v0x556650011ff0_0;  alias, 1 drivers
v0x55664fff0af0_0 .net "iRamIfPortUnitDq", 15 0, L_0x55664fece700;  alias, 1 drivers
v0x55664fff0b90_0 .net "iRamIfPortUnitWe", 0 0, L_0x55664ffd26a0;  alias, 1 drivers
v0x55664fff0c30_0 .net "iSUfiAdrs", 31 0, v0x55665000e970_0;  alias, 1 drivers
v0x55664fff0de0_0 .net "iSUfiWd", 15 0, L_0x55664faf4d50;  alias, 1 drivers
v0x55664fff0e80_0 .net "inARST", 0 0, v0x5566500127f0_0;  alias, 1 drivers
v0x55664fff0f20_0 .net "oRamIfPortUnitAdrs", 31 0, L_0x556650025310;  alias, 1 drivers
v0x55664fff0fc0_0 .net "oRamIfPortUnitWd", 15 0, L_0x55664fa429c0;  alias, 1 drivers
v0x55664fff1060_0 .net "oSUfiAdrs", 31 0, L_0x556650025870;  alias, 1 drivers
v0x55664fff1100_0 .net "oSUfiRd", 15 0, L_0x55664f940db0;  alias, 1 drivers
v0x55664fff11a0_0 .net "oSUfiRdy", 0 0, L_0x556650025c30;  alias, 1 drivers
v0x55664fff1240_0 .var "qAdrsReadFifoRe", 0 0;
v0x55664fff12e0_0 .var "qAdrsReadFifoWe", 0 0;
v0x55664fff1380_0 .var "qFifoWriteRe", 0 0;
v0x55664fff1420_0 .net "wAdrsReadFifoRd", 31 0, L_0x55664f95c5c0;  1 drivers
v0x55664fff14c0_0 .net "wDqReadFifoRvd", 0 0, v0x55664f88aab0_0;  1 drivers
v0x55664fff1560_0 .net "wFifoReadEmp", 0 0, L_0x55664f93fda0;  1 drivers
v0x55664fff1600_0 .net "wFifoReadFull", 1 0, L_0x556650025730;  1 drivers
v0x55664fff16a0_0 .net "wFifoWriteEmp", 0 0, L_0x55664fa65910;  1 drivers
v0x55664fff1740_0 .net "wFifoWriteFull", 1 0, L_0x5566500251d0;  1 drivers
E_0x55664f8e7a20 .event edge, v0x55664fea19c0_0, v0x55664fa08f10_0;
E_0x55664ff3dbe0 .event edge, v0x55664ffef720_0;
L_0x556650024d30 .part v0x55665000e970_0, 31, 1;
L_0x556650025020 .part v0x55665000e970_0, 31, 1;
L_0x5566500251d0 .concat8 [ 1 1 0 0], v0x55664ffefae0_0, v0x55664fbff9a0_0;
L_0x556650025270 .part L_0x55664fa1beb0, 0, 31;
L_0x556650025310 .concat8 [ 31 1 0 0], L_0x556650025270, v0x55664fc07d50_0;
L_0x556650025730 .concat8 [ 1 1 0 0], v0x55664f868100_0, v0x55664fea0820_0;
L_0x5566500257d0 .part L_0x55664f95c5c0, 0, 31;
L_0x556650025870 .concat8 [ 31 1 0 0], L_0x5566500257d0, L_0x55664f95df50;
L_0x556650025910 .part L_0x556650025730, 0, 1;
L_0x5566500259b0 .part L_0x556650025730, 1, 1;
L_0x556650025a50 .part L_0x5566500251d0, 1, 1;
L_0x556650025af0 .part L_0x5566500251d0, 1, 1;
L_0x556650025b90 .concat [ 1 1 1 1], L_0x55664f956570, L_0x55664f9709b0, L_0x55664f974ef0, L_0x55664f96d780;
L_0x556650025c30 .reduce/and L_0x556650025b90;
S_0x55664fecf930 .scope module, "AdrsReadSyncFifoController" "SyncFifoController" 11 115, 4 21 0, S_0x55664fecf550;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 1 "oRemaingCntAlert";
    .port_info 4 /OUTPUT 32 "oRd";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /OUTPUT 1 "oRvd";
    .port_info 7 /OUTPUT 1 "oEmp";
    .port_info 8 /INPUT 1 "inARST";
    .port_info 9 /INPUT 1 "iCLK";
P_0x55664fa18400 .param/l "lpBramGenNum" 1 4 117, C4<00000010>;
P_0x55664fa18440 .param/l "lpDataWidth" 1 4 116, C4<00010000>;
P_0x55664fa18480 .param/l "lpFifoRemaingCntBorder" 1 4 45, C4<01111111>;
P_0x55664fa184c0 .param/l "pAddrWidth" 1 4 44, C4<00001000>;
P_0x55664fa18500 .param/l "pFifoBitWidth" 0 4 23, +C4<00000000000000000000000000100000>;
P_0x55664fa18540 .param/l "pFifoDepth" 0 4 22, +C4<00000000000000000000000100000000>;
P_0x55664fa18580 .param/l "pFifoRemaingCntBorder" 0 4 24, +C4<00000000000000000000000001111111>;
P_0x55664fa185c0 .param/str "pFifoRemaingCntUsed" 0 4 25, "no";
L_0x55664f95c810 .functor BUFZ 1, v0x55664fea0480_0, C4<0>, C4<0>, C4<0>;
L_0x55664f95c150 .functor BUFZ 1, v0x55664fea0760_0, C4<0>, C4<0>, C4<0>;
L_0x55664f95bc30 .functor BUFZ 1, v0x55664fe8db50_0, C4<0>, C4<0>, C4<0>;
L_0x55664f95c5c0 .functor BUFZ 32, L_0x5566500255f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f5d35387848 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x55664fea21d0_0 .net/2u *"_ivl_5", 7 0, L_0x7f5d35387848;  1 drivers
v0x55664fea1db0_0 .net "iCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664fea1e70_0 .net "iRe", 0 0, v0x55664fff1240_0;  1 drivers
v0x55664fea19c0_0 .net "iWd", 31 0, v0x55665000e970_0;  alias, 1 drivers
v0x55664fea1a80_0 .net "iWe", 0 0, v0x55664fff12e0_0;  1 drivers
v0x55664fea15d0_0 .net "inARST", 0 0, v0x5566500127f0_0;  alias, 1 drivers
v0x55664fea16c0_0 .net "oEmp", 0 0, L_0x55664f95c150;  1 drivers
v0x55664fea11e0_0 .net "oFull", 0 0, v0x55664fea0820_0;  1 drivers
v0x55664fea12a0_0 .net "oRd", 31 0, L_0x55664f95c5c0;  alias, 1 drivers
v0x55664fea0ae0_0 .net "oRemaingCntAlert", 0 0, L_0x55664f95c810;  1 drivers
v0x55664fea0ba0_0 .net "oRvd", 0 0, L_0x55664f95bc30;  1 drivers
v0x55664fea0760_0 .var "qEmp", 0 0;
v0x55664fea0820_0 .var "qFull", 0 0;
v0x55664fea03e0_0 .var "qRe", 0 0;
v0x55664fea0480_0 .var "qRemaingCntAlert", 0 0;
v0x55664fe8e750 .array "qWd", 0 1, 15 0;
v0x55664fe8e360_0 .var "qWe", 0 0;
v0x55664fe8e400_0 .var "rRa", 7 0;
v0x55664fe8db50_0 .var "rRe", 0 0;
v0x55664fe8dc10_0 .var "rWa", 7 0;
v0x55664fe8d760_0 .net "wRd", 31 0, L_0x5566500255f0;  1 drivers
v0x55664fe8d840_0 .net "wWa", 7 0, L_0x556650025690;  1 drivers
E_0x55664ff56920/0 .event edge, v0x55664fe8d840_0, v0x55664ff840e0_0, v0x55664ff74da0_0, v0x55664fea1a80_0;
E_0x55664ff56920/1 .event edge, v0x55664fea0820_0, v0x55664fea1e70_0, v0x55664fea0760_0;
E_0x55664ff56920 .event/or E_0x55664ff56920/0, E_0x55664ff56920/1;
L_0x5566500255f0 .concat8 [ 16 16 0 0], v0x55664ff83400_0, v0x55664ffd3210_0;
L_0x556650025690 .arith/sum 8, v0x55664fe8dc10_0, L_0x7f5d35387848;
S_0x55664fecfd10 .scope generate, "TrionSDPBRAM[0]" "TrionSDPBRAM[0]" 4 123, 4 123 0, S_0x55664fecf930;
 .timescale 0 0;
P_0x55664f8d9490 .param/l "x" 0 4 123, +C4<00>;
E_0x55664f8d9300 .event edge, v0x55664fea19c0_0;
S_0x55664ff564d0 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 128, 5 12 0, S_0x55664fecfd10;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x55664fdebd40 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x55664fdebd80 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x55664ff733d0_0 .net "iRCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664ff73490_0 .net "iRa", 7 0, v0x55664fe8e400_0;  1 drivers
v0x55664ff6efc0_0 .net "iRe", 0 0, v0x55664fea03e0_0;  1 drivers
v0x55664ff6f060_0 .net "iWCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664ff60f50_0 .net "iWa", 7 0, v0x55664fe8dc10_0;  1 drivers
v0x55664fe8e750_0 .array/port v0x55664fe8e750, 0;
v0x55664ff61010_0 .net "iWd", 15 0, v0x55664fe8e750_0;  1 drivers
v0x55664ff60b60_0 .net "iWe", 0 0, v0x55664fe8e360_0;  1 drivers
v0x55664ff60c00_0 .net "oRd", 15 0, v0x55664ff83400_0;  1 drivers
S_0x55664ff47450 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 58, 6 36 0, S_0x55664ff564d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x55664ffe9e70 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe9eb0 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe9ef0 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe9f30 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe9f70 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe9fb0 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffe9ff0 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffea030 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffea070 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffea0b0 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffea0f0 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffea130 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffea170 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffea1b0 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffea1f0 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffea230 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffea270 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffea2b0 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffea2f0 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffea330 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffea370 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x55664ffea3b0 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x55664ffea3f0 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x55664ffea430 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x55664ffea470 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x55664ffea4b0 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x55664ffea4f0 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x55664ffea530 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x55664ffea570 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x55664ffea5b0 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x55664ffea5f0 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x55664ffea630 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x55664f940890 .functor BUFZ 1, v0x55664fe8e360_0, C4<0>, C4<0>, C4<0>;
L_0x55664f9403e0 .functor BUFZ 1, v0x55664fe8e360_0, C4<0>, C4<0>, C4<0>;
L_0x55664f940150 .functor BUFZ 1, v0x55664fea03e0_0, C4<0>, C4<0>, C4<0>;
L_0x55664f941940 .functor BUFZ 8, v0x55664fe8dc10_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55664f979460 .functor BUFZ 8, v0x55664fe8e400_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55664f978260 .functor BUFZ 1, v0x556650011d40_0, C4<0>, C4<0>, C4<0>;
L_0x7f5d353875c0 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d4718 .resolv tri, L_0x7f5d353875c0, L_0x55664f9403e0;
L_0x55664f978f40 .functor BUFZ 1, RS_0x7f5d353d4718, C4<0>, C4<0>, C4<0>;
L_0x7f5d35387578 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d47d8 .resolv tri, L_0x7f5d35387578, L_0x55664f940890;
L_0x55664f97a220 .functor BUFZ 1, RS_0x7f5d353d47d8, C4<0>, C4<0>, C4<0>;
L_0x55664f97a890 .functor BUFZ 1, v0x556650011d40_0, C4<0>, C4<0>, C4<0>;
L_0x7f5d35387608 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d4628 .resolv tri, L_0x7f5d35387608, L_0x55664f940150;
L_0x55664f93ba70 .functor BUFZ 1, RS_0x7f5d353d4628, C4<0>, C4<0>, C4<0>;
v0x55664ff840e0_0 .net "RADDR", 7 0, v0x55664fe8e400_0;  alias, 1 drivers
L_0x7f5d35387698 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d4478 .resolv tri, L_0x7f5d35387698, L_0x55664f979460;
v0x55664ff83d10_0 .net8 "RADDR_net", 7 0, RS_0x7f5d353d4478;  2 drivers, strength-aware
v0x55664ff839c0_0 .net "RCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664ff83a60_0 .net "RCLK_i", 0 0, L_0x55664f97a890;  1 drivers
v0x55664ff83670_0 .net "RDATA", 15 0, v0x55664ff83400_0;  alias, 1 drivers
v0x55664ff83750_0 .var "RDATA_early", 15 0;
v0x55664ff83320_0 .var "RDATA_late", 15 0;
v0x55664ff83400_0 .var "RDATA_out", 15 0;
v0x55664ff755b0_0 .var "RDATA_reg", 15 0;
v0x55664ff75690_0 .net "RE", 0 0, v0x55664fea03e0_0;  alias, 1 drivers
v0x55664ff751c0_0 .net "RE_i", 0 0, L_0x55664f93ba70;  1 drivers
v0x55664ff75280_0 .net8 "RE_net", 0 0, RS_0x7f5d353d4628;  2 drivers, strength-aware
v0x55664ff74da0_0 .net "WADDR", 7 0, v0x55664fe8dc10_0;  alias, 1 drivers
L_0x7f5d35387650 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d4688 .resolv tri, L_0x7f5d35387650, L_0x55664f941940;
v0x55664ff74e80_0 .net8 "WADDR_net", 7 0, RS_0x7f5d353d4688;  2 drivers, strength-aware
v0x55664ff749b0_0 .net "WCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664ff74a50_0 .net "WCLKE", 0 0, v0x55664fe8e360_0;  alias, 1 drivers
v0x55664ff745c0_0 .net "WCLKE_i", 0 0, L_0x55664f978f40;  1 drivers
v0x55664ff74680_0 .net8 "WCLKE_net", 0 0, RS_0x7f5d353d4718;  2 drivers, strength-aware
v0x55664ff741d0_0 .net "WCLK_i", 0 0, L_0x55664f978260;  1 drivers
v0x55664ff74290_0 .net "WDATA", 15 0, v0x55664fe8e750_0;  alias, 1 drivers
v0x55664ff73e50_0 .net "WE", 0 0, v0x55664fe8e360_0;  alias, 1 drivers
v0x55664ff73ef0_0 .net "WE_i", 0 0, L_0x55664f97a220;  1 drivers
v0x55664ff73ad0_0 .net8 "WE_net", 0 0, RS_0x7f5d353d47d8;  2 drivers, strength-aware
v0x55664ff73b90_0 .var/i "i", 31 0;
v0x55664ff73750 .array "mem", 0 5119, 0 0;
E_0x55664f898650 .event posedge, v0x55664ff83a60_0;
E_0x55664f898690 .event posedge, v0x55664ff741d0_0;
S_0x55664ff47870 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x55664ff47450;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x55664ff47870
v0x55664ff8c9f0_0 .var/i "w1", 31 0;
v0x55664ff8c590_0 .var/i "w2", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x55664ff8c9f0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664ff8c9f0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664ff8c9f0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664ff8c9f0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664ff8c9f0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664ff8c590_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664ff8c590_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664ff8c590_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664ff8c590_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664ff8c590_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x55664ff8c9f0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664ff8c9f0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664ff8c9f0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664ff8c590_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664ff8c590_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664ff8c590_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x55664ff47c60 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x55664ff47450;
 .timescale 0 0;
S_0x55664ff56b70 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x55664ff47450;
 .timescale 0 0;
v0x55664ff87f80_0 .var "addr", 7 0;
v0x55664ff88060_0 .var "rdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55664ff73b90_0, 0, 32;
T_22.41 ;
    %load/vec4 v0x55664ff73b90_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_22.42, 5;
    %load/vec4 v0x55664ff87f80_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x55664ff73b90_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55664ff73750, 4;
    %ix/getv/s 4, v0x55664ff73b90_0;
    %store/vec4 v0x55664ff88060_0, 4, 1;
    %load/vec4 v0x55664ff73b90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55664ff73b90_0, 0, 32;
    %jmp T_22.41;
T_22.42 ;
    %end;
S_0x55664ff56e60 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x55664ff47450;
 .timescale 0 0;
v0x55664ff82f00_0 .var "addr", 7 0;
v0x55664ff84000_0 .var "wdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55664ff73b90_0, 0, 32;
T_23.43 ;
    %load/vec4 v0x55664ff73b90_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_23.44, 5;
    %load/vec4 v0x55664ff84000_0;
    %load/vec4 v0x55664ff73b90_0;
    %part/s 1;
    %load/vec4 v0x55664ff82f00_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x55664ff73b90_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55664ff73750, 4, 0;
    %load/vec4 v0x55664ff73b90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55664ff73b90_0, 0, 32;
    %jmp T_23.43;
T_23.44 ;
    %end;
S_0x55664ff55df0 .scope generate, "TrionSDPBRAM[1]" "TrionSDPBRAM[1]" 4 123, 4 123 0, S_0x55664fecf930;
 .timescale 0 0;
P_0x55664f8a4b60 .param/l "x" 0 4 123, +C4<01>;
S_0x55664ff561c0 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 128, 5 12 0, S_0x55664ff55df0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x55664fe0d400 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x55664fe0d440 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x55664fe43280_0 .net "iRCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664fe43340_0 .net "iRa", 7 0, v0x55664fe8e400_0;  alias, 1 drivers
v0x55664fec4da0_0 .net "iRe", 0 0, v0x55664fea03e0_0;  alias, 1 drivers
v0x55664fec4e40_0 .net "iWCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664fec4ab0_0 .net "iWa", 7 0, v0x55664fe8dc10_0;  alias, 1 drivers
v0x55664fe8e750_1 .array/port v0x55664fe8e750, 1;
v0x55664fec4b70_0 .net "iWd", 15 0, v0x55664fe8e750_1;  1 drivers
v0x55664fec4760_0 .net "iWe", 0 0, v0x55664fe8e360_0;  alias, 1 drivers
v0x55664fec4800_0 .net "oRd", 15 0, v0x55664ffd3210_0;  1 drivers
S_0x55664ff60350 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 58, 6 36 0, S_0x55664ff561c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x55664ffea680 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffea6c0 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffea700 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffea740 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffea780 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffea7c0 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffea800 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffea840 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffea880 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffea8c0 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffea900 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffea940 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffea980 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffea9c0 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffeaa00 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffeaa40 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffeaa80 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffeaac0 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffeab00 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffeab40 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffeab80 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x55664ffeabc0 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x55664ffeac00 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x55664ffeac40 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x55664ffeac80 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x55664ffeacc0 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x55664ffead00 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x55664ffead40 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x55664ffead80 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x55664ffeadc0 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x55664ffeae00 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x55664ffeae40 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x55664f93c4a0 .functor BUFZ 1, v0x55664fe8e360_0, C4<0>, C4<0>, C4<0>;
L_0x55664f93cf70 .functor BUFZ 1, v0x55664fe8e360_0, C4<0>, C4<0>, C4<0>;
L_0x55664f93d330 .functor BUFZ 1, v0x55664fea03e0_0, C4<0>, C4<0>, C4<0>;
L_0x55664f92da00 .functor BUFZ 8, v0x55664fe8dc10_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55664f92d070 .functor BUFZ 8, v0x55664fe8e400_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55664f935700 .functor BUFZ 1, v0x556650011d40_0, C4<0>, C4<0>, C4<0>;
L_0x7f5d35387728 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d4ec8 .resolv tri, L_0x7f5d35387728, L_0x55664f93cf70;
L_0x55664f95cf90 .functor BUFZ 1, RS_0x7f5d353d4ec8, C4<0>, C4<0>, C4<0>;
L_0x7f5d353876e0 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d4f88 .resolv tri, L_0x7f5d353876e0, L_0x55664f93c4a0;
L_0x55664f95c370 .functor BUFZ 1, RS_0x7f5d353d4f88, C4<0>, C4<0>, C4<0>;
L_0x55664f95cd40 .functor BUFZ 1, v0x556650011d40_0, C4<0>, C4<0>, C4<0>;
L_0x7f5d35387770 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d4e38 .resolv tri, L_0x7f5d35387770, L_0x55664f93d330;
L_0x55664f95b4f0 .functor BUFZ 1, RS_0x7f5d353d4e38, C4<0>, C4<0>, C4<0>;
v0x55664ffa51d0_0 .net "RADDR", 7 0, v0x55664fe8e400_0;  alias, 1 drivers
L_0x7f5d35387800 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d4cb8 .resolv tri, L_0x7f5d35387800, L_0x55664f92d070;
v0x55664ff3e390_0 .net8 "RADDR_net", 7 0, RS_0x7f5d353d4cb8;  2 drivers, strength-aware
v0x55664fe34930_0 .net "RCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664fe349d0_0 .net "RCLK_i", 0 0, L_0x55664f95cd40;  1 drivers
v0x55664ffd21b0_0 .net "RDATA", 15 0, v0x55664ffd3210_0;  alias, 1 drivers
v0x55664ffd2290_0 .var "RDATA_early", 15 0;
v0x55664ffd3130_0 .var "RDATA_late", 15 0;
v0x55664ffd3210_0 .var "RDATA_out", 15 0;
v0x55664ffd2d50_0 .var "RDATA_reg", 15 0;
v0x55664ffd2e30_0 .net "RE", 0 0, v0x55664fea03e0_0;  alias, 1 drivers
v0x55664ffd2970_0 .net "RE_i", 0 0, L_0x55664f95b4f0;  1 drivers
v0x55664ffd2a30_0 .net8 "RE_net", 0 0, RS_0x7f5d353d4e38;  2 drivers, strength-aware
v0x55664ffd2590_0 .net "WADDR", 7 0, v0x55664fe8dc10_0;  alias, 1 drivers
L_0x7f5d353877b8 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d4e68 .resolv tri, L_0x7f5d353877b8, L_0x55664f92da00;
v0x55664fe4aef0_0 .net8 "WADDR_net", 7 0, RS_0x7f5d353d4e68;  2 drivers, strength-aware
v0x55664fe4afd0_0 .net "WCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664fe4abd0_0 .net "WCLKE", 0 0, v0x55664fe8e360_0;  alias, 1 drivers
v0x55664fe4ac70_0 .net "WCLKE_i", 0 0, L_0x55664f95cf90;  1 drivers
v0x55664fe44200_0 .net8 "WCLKE_net", 0 0, RS_0x7f5d353d4ec8;  2 drivers, strength-aware
v0x55664fe442c0_0 .net "WCLK_i", 0 0, L_0x55664f935700;  1 drivers
v0x55664fe43e20_0 .net "WDATA", 15 0, v0x55664fe8e750_1;  alias, 1 drivers
v0x55664fe43f00_0 .net "WE", 0 0, v0x55664fe8e360_0;  alias, 1 drivers
v0x55664fe43a40_0 .net "WE_i", 0 0, L_0x55664f95c370;  1 drivers
v0x55664fe43b00_0 .net8 "WE_net", 0 0, RS_0x7f5d353d4f88;  2 drivers, strength-aware
v0x55664fe43660_0 .var/i "i", 31 0;
v0x55664fe43740 .array "mem", 0 5119, 0 0;
E_0x55664ffa63c0 .event posedge, v0x55664fe349d0_0;
E_0x55664f90c620 .event posedge, v0x55664fe442c0_0;
S_0x55664ff5a740 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x55664ff60350;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x55664ff5a740
v0x55664ffa5ef0_0 .var/i "w1", 31 0;
v0x55664ffa5b70_0 .var/i "w2", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x55664ffa5ef0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664ffa5ef0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664ffa5ef0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664ffa5ef0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664ffa5ef0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664ffa5b70_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664ffa5b70_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664ffa5b70_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664ffa5b70_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664ffa5b70_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x55664ffa5ef0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664ffa5ef0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664ffa5ef0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664ffa5b70_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664ffa5b70_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664ffa5b70_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x55664ff5ed70 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x55664ff60350;
 .timescale 0 0;
S_0x55664ff5f0f0 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x55664ff60350;
 .timescale 0 0;
v0x55664ffa57f0_0 .var "addr", 7 0;
v0x55664ffa58d0_0 .var "rdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55664fe43660_0, 0, 32;
T_25.45 ;
    %load/vec4 v0x55664fe43660_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_25.46, 5;
    %load/vec4 v0x55664ffa57f0_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x55664fe43660_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55664fe43740, 4;
    %ix/getv/s 4, v0x55664fe43660_0;
    %store/vec4 v0x55664ffa58d0_0, 4, 1;
    %load/vec4 v0x55664fe43660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55664fe43660_0, 0, 32;
    %jmp T_25.45;
T_25.46 ;
    %end;
S_0x55664ff5f470 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x55664ff60350;
 .timescale 0 0;
v0x55664ffa5470_0 .var "addr", 7 0;
v0x55664ffa50f0_0 .var "wdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55664fe43660_0, 0, 32;
T_26.47 ;
    %load/vec4 v0x55664fe43660_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_26.48, 5;
    %load/vec4 v0x55664ffa50f0_0;
    %load/vec4 v0x55664fe43660_0;
    %part/s 1;
    %load/vec4 v0x55664ffa5470_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x55664fe43660_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55664fe43740, 4, 0;
    %load/vec4 v0x55664fe43660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55664fe43660_0, 0, 32;
    %jmp T_26.47;
T_26.48 ;
    %end;
S_0x55664ff5f7f0 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 4 203, 4 203 0, S_0x55664fecf930;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x55664ff5f7f0
v0x55664fec40c0_0 .var/i "i", 31 0;
v0x55664fec41a0_0 .var "iVAL", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55664fec40c0_0, 0, 32;
T_27.49 ;
    %load/vec4 v0x55664fec40c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_27.50, 5;
    %load/vec4 v0x55664fec41a0_0;
    %load/vec4 v0x55664fec40c0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.51, 8;
    %load/vec4 v0x55664fec40c0_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_27.51 ;
    %load/vec4 v0x55664fec40c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55664fec40c0_0, 0, 32;
    %jmp T_27.49;
T_27.50 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_27.53, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_27.53 ;
    %end;
S_0x55664ff5fb70 .scope function.vec4.s8, "f_barm_gennum" "f_barm_gennum" 4 179, 4 179 0, S_0x55664fecf930;
 .timescale 0 0;
; Variable f_barm_gennum is vec4 return value of scope S_0x55664ff5fb70
v0x55664feb6440_0 .var/i "i", 31 0;
v0x55664feb6520_0 .var "lpDataWidth", 31 0;
v0x55664feb6050_0 .var "pFifoBitWidth", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.f_barm_gennum ;
    %load/vec4 v0x55664feb6050_0;
    %load/vec4 v0x55664feb6520_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.55, 5;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %jmp T_28.56;
T_28.55 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %load/vec4 v0x55664feb6050_0;
    %store/vec4 v0x55664feb6440_0, 0, 32;
T_28.57 ;
    %load/vec4 v0x55664feb6520_0;
    %load/vec4 v0x55664feb6440_0;
    %cmp/u;
    %jmp/0xz T_28.58, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %retload/vec4 0;
    %pushi/vec4 1, 0, 8;
    %add;
    %ret/vec4 0, 0, 8;
    %load/vec4 v0x55664feb6440_0;
    %load/vec4 v0x55664feb6520_0;
    %sub;
    %store/vec4 v0x55664feb6440_0, 0, 32;
    %jmp T_28.57;
T_28.58 ;
T_28.56 ;
    %end;
S_0x55664ff5ff60 .scope function.vec4.s8, "f_get_datawidth" "f_get_datawidth" 4 163, 4 163 0, S_0x55664fecf930;
 .timescale 0 0;
; Variable f_get_datawidth is vec4 return value of scope S_0x55664ff5ff60
v0x55664feb5840_0 .var "pFifoDepth", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.f_get_datawidth ;
    %load/vec4 v0x55664feb5840_0;
    %dup/vec4;
    %pushi/vec4 256, 0, 32;
    %cmp/u;
    %jmp/1 T_29.59, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 32;
    %cmp/u;
    %jmp/1 T_29.60, 6;
    %dup/vec4;
    %pushi/vec4 1024, 0, 32;
    %cmp/u;
    %jmp/1 T_29.61, 6;
    %dup/vec4;
    %pushi/vec4 2048, 0, 32;
    %cmp/u;
    %jmp/1 T_29.62, 6;
    %dup/vec4;
    %pushi/vec4 4096, 0, 32;
    %cmp/u;
    %jmp/1 T_29.63, 6;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_29.65;
T_29.59 ;
    %pushi/vec4 16, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_29.65;
T_29.60 ;
    %pushi/vec4 8, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_29.65;
T_29.61 ;
    %pushi/vec4 4, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_29.65;
T_29.62 ;
    %pushi/vec4 2, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_29.65;
T_29.63 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_29.65;
T_29.65 ;
    %pop/vec4 1;
    %end;
S_0x55664feb5450 .scope generate, "genblk2" "genblk2" 4 82, 4 82 0, S_0x55664fecf930;
 .timescale 0 0;
E_0x55664feb6180 .event "_ivl_0";
S_0x55664fea25c0 .scope module, "AdrsWriteSyncFifoController" "SyncFifoController" 11 67, 4 21 0, S_0x55664fecf550;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 1 "oRemaingCntAlert";
    .port_info 4 /OUTPUT 32 "oRd";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /OUTPUT 1 "oRvd";
    .port_info 7 /OUTPUT 1 "oEmp";
    .port_info 8 /INPUT 1 "inARST";
    .port_info 9 /INPUT 1 "iCLK";
P_0x55664ff87150 .param/l "lpBramGenNum" 1 4 117, C4<00000010>;
P_0x55664ff87190 .param/l "lpDataWidth" 1 4 116, C4<00010000>;
P_0x55664ff871d0 .param/l "lpFifoRemaingCntBorder" 1 4 45, C4<01111111>;
P_0x55664ff87210 .param/l "pAddrWidth" 1 4 44, C4<00001000>;
P_0x55664ff87250 .param/l "pFifoBitWidth" 0 4 23, +C4<00000000000000000000000000100000>;
P_0x55664ff87290 .param/l "pFifoDepth" 0 4 22, +C4<00000000000000000000000100000000>;
P_0x55664ff872d0 .param/l "pFifoRemaingCntBorder" 0 4 24, +C4<00000000000000000000000001111111>;
P_0x55664ff87310 .param/str "pFifoRemaingCntUsed" 0 4 25, "no";
L_0x55664fa745e0 .functor BUFZ 1, v0x55664fc05780_0, C4<0>, C4<0>, C4<0>;
L_0x55664fa18bf0 .functor BUFZ 1, v0x55664fbff8e0_0, C4<0>, C4<0>, C4<0>;
L_0x55664fa1beb0 .functor BUFZ 32, L_0x556650024ee0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f5d35387380 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x55664fb8e530_0 .net/2u *"_ivl_5", 7 0, L_0x7f5d35387380;  1 drivers
v0x55664fb87840_0 .net "iCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664fb87900_0 .net "iRe", 0 0, v0x55664fff1380_0;  1 drivers
v0x55664fb879a0_0 .net "iWd", 31 0, v0x55665000e970_0;  alias, 1 drivers
v0x55664fb87a60_0 .net "iWe", 0 0, L_0x556650025020;  1 drivers
v0x55664fb87b50_0 .net "inARST", 0 0, v0x5566500127f0_0;  alias, 1 drivers
v0x55664fb87bf0_0 .net "oEmp", 0 0, L_0x55664fa18bf0;  1 drivers
v0x55664fbff5c0_0 .net "oFull", 0 0, v0x55664fbff9a0_0;  1 drivers
v0x55664fbff680_0 .net "oRd", 31 0, L_0x55664fa1beb0;  1 drivers
v0x55664fbff760_0 .net "oRemaingCntAlert", 0 0, L_0x55664fa745e0;  1 drivers
v0x55664fbff820_0 .net "oRvd", 0 0, v0x55664fc07d50_0;  1 drivers
v0x55664fbff8e0_0 .var "qEmp", 0 0;
v0x55664fbff9a0_0 .var "qFull", 0 0;
v0x55664fc056e0_0 .var "qRe", 0 0;
v0x55664fc05780_0 .var "qRemaingCntAlert", 0 0;
v0x55664fc05840 .array "qWd", 0 1, 15 0;
v0x55664fc05920_0 .var "qWe", 0 0;
v0x55664fc05ad0_0 .var "rRa", 7 0;
v0x55664fc07d50_0 .var "rRe", 0 0;
v0x55664fc07e10_0 .var "rWa", 7 0;
v0x55664fc07ed0_0 .net "wRd", 31 0, L_0x556650024ee0;  1 drivers
v0x55664fc07fb0_0 .net "wWa", 7 0, L_0x556650024f80;  1 drivers
E_0x55664fe8d470/0 .event edge, v0x55664fc07fb0_0, v0x55664ff2d0c0_0, v0x55664fa7edf0_0, v0x55664fb87a60_0;
E_0x55664fe8d470/1 .event edge, v0x55664fbff9a0_0, v0x55664fb87900_0, v0x55664fbff8e0_0;
E_0x55664fe8d470 .event/or E_0x55664fe8d470/0, E_0x55664fe8d470/1;
L_0x556650024ee0 .concat8 [ 16 16 0 0], v0x55664fe3d970_0, v0x55664fb7be70_0;
L_0x556650024f80 .arith/sum 8, v0x55664fc07e10_0, L_0x7f5d35387380;
S_0x55664feafe50 .scope generate, "TrionSDPBRAM[0]" "TrionSDPBRAM[0]" 4 123, 4 123 0, S_0x55664fea25c0;
 .timescale 0 0;
P_0x55664fc1f210 .param/l "x" 0 4 123, +C4<00>;
S_0x55664feb4260 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 128, 5 12 0, S_0x55664feafe50;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x55664feb5d30 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x55664feb5d70 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x55664faded10_0 .net "iRCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664fad9110_0 .net "iRa", 7 0, v0x55664fc05ad0_0;  1 drivers
v0x55664fad91d0_0 .net "iRe", 0 0, v0x55664fc056e0_0;  1 drivers
v0x55664fad9270_0 .net "iWCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664fad9310_0 .net "iWa", 7 0, v0x55664fc07e10_0;  1 drivers
v0x55664fc05840_0 .array/port v0x55664fc05840, 0;
v0x55664fad93b0_0 .net "iWd", 15 0, v0x55664fc05840_0;  1 drivers
v0x55664fad9450_0 .net "iWe", 0 0, v0x55664fc05920_0;  1 drivers
v0x55664fad6560_0 .net "oRd", 15 0, v0x55664fe3d970_0;  1 drivers
S_0x55664feb45e0 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 58, 6 36 0, S_0x55664feb4260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x55664ffeae90 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffeaed0 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffeaf10 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffeaf50 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffeaf90 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffeafd0 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffeb010 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffeb050 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffeb090 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffeb0d0 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffeb110 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffeb150 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffeb190 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffeb1d0 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffeb210 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffeb250 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffeb290 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffeb2d0 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffeb310 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffeb350 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffeb390 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x55664ffeb3d0 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x55664ffeb410 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x55664ffeb450 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x55664ffeb490 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x55664ffeb4d0 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x55664ffeb510 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x55664ffeb550 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x55664ffeb590 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x55664ffeb5d0 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x55664ffeb610 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x55664ffeb650 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x55664fa425a0 .functor BUFZ 1, v0x55664fc05920_0, C4<0>, C4<0>, C4<0>;
L_0x55664fa47140 .functor BUFZ 1, v0x55664fc05920_0, C4<0>, C4<0>, C4<0>;
L_0x55664fa65650 .functor BUFZ 1, v0x55664fc056e0_0, C4<0>, C4<0>, C4<0>;
L_0x55664fa44a70 .functor BUFZ 8, v0x55664fc07e10_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55664fa43b10 .functor BUFZ 8, v0x55664fc05ad0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55664fa444e0 .functor BUFZ 1, v0x556650011d40_0, C4<0>, C4<0>, C4<0>;
L_0x7f5d353870f8 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d5d98 .resolv tri, L_0x7f5d353870f8, L_0x55664fa47140;
L_0x55664fa454a0 .functor BUFZ 1, RS_0x7f5d353d5d98, C4<0>, C4<0>, C4<0>;
L_0x7f5d353870b0 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d5e58 .resolv tri, L_0x7f5d353870b0, L_0x55664fa425a0;
L_0x55664fa45640 .functor BUFZ 1, RS_0x7f5d353d5e58, C4<0>, C4<0>, C4<0>;
L_0x55664fa45ad0 .functor BUFZ 1, v0x556650011d40_0, C4<0>, C4<0>, C4<0>;
L_0x7f5d35387140 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d5ca8 .resolv tri, L_0x7f5d35387140, L_0x55664fa65650;
L_0x55664fa460c0 .functor BUFZ 1, RS_0x7f5d353d5ca8, C4<0>, C4<0>, C4<0>;
v0x55664ff2d0c0_0 .net "RADDR", 7 0, v0x55664fc05ad0_0;  alias, 1 drivers
L_0x7f5d353871d0 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d5af8 .resolv tri, L_0x7f5d353871d0, L_0x55664fa43b10;
v0x55664ff2d1c0_0 .net8 "RADDR_net", 7 0, RS_0x7f5d353d5af8;  2 drivers, strength-aware
v0x55664fe4a8f0_0 .net "RCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664fe4a990_0 .net "RCLK_i", 0 0, L_0x55664fa45ad0;  1 drivers
v0x55664ffcff80_0 .net "RDATA", 15 0, v0x55664fe3d970_0;  alias, 1 drivers
v0x55664fe3ff60_0 .var "RDATA_early", 15 0;
v0x55664fe40040_0 .var "RDATA_late", 15 0;
v0x55664fe3d970_0 .var "RDATA_out", 15 0;
v0x55664fe3da50_0 .var "RDATA_reg", 15 0;
v0x55664fa7ebb0_0 .net "RE", 0 0, v0x55664fc056e0_0;  alias, 1 drivers
v0x55664fa7ec70_0 .net "RE_i", 0 0, L_0x55664fa460c0;  1 drivers
v0x55664fa7ed30_0 .net8 "RE_net", 0 0, RS_0x7f5d353d5ca8;  2 drivers, strength-aware
v0x55664fa7edf0_0 .net "WADDR", 7 0, v0x55664fc07e10_0;  alias, 1 drivers
L_0x7f5d35387188 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d5d08 .resolv tri, L_0x7f5d35387188, L_0x55664fa44a70;
v0x55664fa7eed0_0 .net8 "WADDR_net", 7 0, RS_0x7f5d353d5d08;  2 drivers, strength-aware
v0x55664fa7efb0_0 .net "WCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664fab3a50_0 .net "WCLKE", 0 0, v0x55664fc05920_0;  alias, 1 drivers
v0x55664fab3af0_0 .net "WCLKE_i", 0 0, L_0x55664fa454a0;  1 drivers
v0x55664fab3bb0_0 .net8 "WCLKE_net", 0 0, RS_0x7f5d353d5d98;  2 drivers, strength-aware
v0x55664fab3c70_0 .net "WCLK_i", 0 0, L_0x55664fa444e0;  1 drivers
v0x55664fab3d30_0 .net "WDATA", 15 0, v0x55664fc05840_0;  alias, 1 drivers
v0x55664fab3e10_0 .net "WE", 0 0, v0x55664fc05920_0;  alias, 1 drivers
v0x55664fade910_0 .net "WE_i", 0 0, L_0x55664fa45640;  1 drivers
v0x55664fade9b0_0 .net8 "WE_net", 0 0, RS_0x7f5d353d5e58;  2 drivers, strength-aware
v0x55664fadea70_0 .var/i "i", 31 0;
v0x55664fadeb50 .array "mem", 0 5119, 0 0;
E_0x55664fc1ea00 .event posedge, v0x55664fe4a990_0;
E_0x55664fe60590 .event posedge, v0x55664fab3c70_0;
S_0x55664feb4960 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x55664feb45e0;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x55664feb4960
v0x55664fe51f30_0 .var/i "w1", 31 0;
v0x55664fe51a60_0 .var/i "w2", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x55664fe51f30_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664fe51f30_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fe51f30_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fe51f30_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fe51f30_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fe51a60_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664fe51a60_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fe51a60_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fe51a60_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fe51a60_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x55664fe51f30_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664fe51f30_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fe51f30_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fe51a60_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664fe51a60_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fe51a60_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x55664feb4ce0 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x55664feb45e0;
 .timescale 0 0;
S_0x55664feb5060 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x55664feb45e0;
 .timescale 0 0;
v0x55664fe51640_0 .var "addr", 7 0;
v0x55664fe51720_0 .var "rdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55664fadea70_0, 0, 32;
T_31.66 ;
    %load/vec4 v0x55664fadea70_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_31.67, 5;
    %load/vec4 v0x55664fe51640_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x55664fadea70_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55664fadeb50, 4;
    %ix/getv/s 4, v0x55664fadea70_0;
    %store/vec4 v0x55664fe51720_0, 4, 1;
    %load/vec4 v0x55664fadea70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55664fadea70_0, 0, 32;
    %jmp T_31.66;
T_31.67 ;
    %end;
S_0x55664fe51250 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x55664feb45e0;
 .timescale 0 0;
v0x55664ff20510_0 .var "addr", 7 0;
v0x55664ff20610_0 .var "wdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55664fadea70_0, 0, 32;
T_32.68 ;
    %load/vec4 v0x55664fadea70_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_32.69, 5;
    %load/vec4 v0x55664ff20610_0;
    %load/vec4 v0x55664fadea70_0;
    %part/s 1;
    %load/vec4 v0x55664ff20510_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x55664fadea70_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55664fadeb50, 4, 0;
    %load/vec4 v0x55664fadea70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55664fadea70_0, 0, 32;
    %jmp T_32.68;
T_32.69 ;
    %end;
S_0x55664fe3e110 .scope generate, "TrionSDPBRAM[1]" "TrionSDPBRAM[1]" 4 123, 4 123 0, S_0x55664fea25c0;
 .timescale 0 0;
P_0x55664fad6730 .param/l "x" 0 4 123, +C4<01>;
S_0x55664fe50a70 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 128, 5 12 0, S_0x55664fe3e110;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x55664fec3df0 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x55664fec3e30 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x55664fb70000_0 .net "iRCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664fb700c0_0 .net "iRa", 7 0, v0x55664fc05ad0_0;  alias, 1 drivers
v0x55664fb70180_0 .net "iRe", 0 0, v0x55664fc056e0_0;  alias, 1 drivers
v0x55664fb70220_0 .net "iWCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664fb702c0_0 .net "iWa", 7 0, v0x55664fc07e10_0;  alias, 1 drivers
v0x55664fc05840_1 .array/port v0x55664fc05840, 1;
v0x55664fb70360_0 .net "iWd", 15 0, v0x55664fc05840_1;  1 drivers
v0x55664fb70420_0 .net "iWe", 0 0, v0x55664fc05920_0;  alias, 1 drivers
v0x55664fb68dc0_0 .net "oRd", 15 0, v0x55664fb7be70_0;  1 drivers
S_0x55664fe50e60 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 58, 6 36 0, S_0x55664fe50a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x55664ffeb6a0 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffeb6e0 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffeb720 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffeb760 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffeb7a0 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffeb7e0 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffeb820 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffeb860 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffeb8a0 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffeb8e0 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffeb920 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffeb960 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffeb9a0 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffeb9e0 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffeba20 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffeba60 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffebaa0 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffebae0 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffebb20 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffebb60 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffebba0 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x55664ffebbe0 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x55664ffebc20 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x55664ffebc60 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x55664ffebca0 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x55664ffebce0 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x55664ffebd20 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x55664ffebd60 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x55664ffebda0 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x55664ffebde0 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x55664ffebe20 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x55664ffebe60 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x55664fa42de0 .functor BUFZ 1, v0x55664fc05920_0, C4<0>, C4<0>, C4<0>;
L_0x55664fa47a50 .functor BUFZ 1, v0x55664fc05920_0, C4<0>, C4<0>, C4<0>;
L_0x55664fa44de0 .functor BUFZ 1, v0x55664fc056e0_0, C4<0>, C4<0>, C4<0>;
L_0x55664fa64d40 .functor BUFZ 8, v0x55664fc07e10_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55664fa42b20 .functor BUFZ 8, v0x55664fc05ad0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55664fa476b0 .functor BUFZ 1, v0x556650011d40_0, C4<0>, C4<0>, C4<0>;
L_0x7f5d35387260 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d6548 .resolv tri, L_0x7f5d35387260, L_0x55664fa47a50;
L_0x55664fa46da0 .functor BUFZ 1, RS_0x7f5d353d6548, C4<0>, C4<0>, C4<0>;
L_0x7f5d35387218 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d6608 .resolv tri, L_0x7f5d35387218, L_0x55664fa42de0;
L_0x55664fa469a0 .functor BUFZ 1, RS_0x7f5d353d6608, C4<0>, C4<0>, C4<0>;
L_0x55664fa67980 .functor BUFZ 1, v0x556650011d40_0, C4<0>, C4<0>, C4<0>;
L_0x7f5d353872a8 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d64b8 .resolv tri, L_0x7f5d353872a8, L_0x55664fa44de0;
L_0x55664fa67b00 .functor BUFZ 1, RS_0x7f5d353d64b8, C4<0>, C4<0>, C4<0>;
v0x55664fb90c70_0 .net "RADDR", 7 0, v0x55664fc05ad0_0;  alias, 1 drivers
L_0x7f5d35387338 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d6338 .resolv tri, L_0x7f5d35387338, L_0x55664fa42b20;
v0x55664fad2860_0 .net8 "RADDR_net", 7 0, RS_0x7f5d353d6338;  2 drivers, strength-aware
v0x55664fb16770_0 .net "RCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664fb7bae0_0 .net "RCLK_i", 0 0, L_0x55664fa67980;  1 drivers
v0x55664fb7bb80_0 .net "RDATA", 15 0, v0x55664fb7be70_0;  alias, 1 drivers
v0x55664fb7bcb0_0 .var "RDATA_early", 15 0;
v0x55664fb7bd90_0 .var "RDATA_late", 15 0;
v0x55664fb7be70_0 .var "RDATA_out", 15 0;
v0x55664fb84ad0_0 .var "RDATA_reg", 15 0;
v0x55664fb84bb0_0 .net "RE", 0 0, v0x55664fc056e0_0;  alias, 1 drivers
v0x55664fb84c50_0 .net "RE_i", 0 0, L_0x55664fa67b00;  1 drivers
v0x55664fb84d10_0 .net8 "RE_net", 0 0, RS_0x7f5d353d64b8;  2 drivers, strength-aware
v0x55664fb84dd0_0 .net "WADDR", 7 0, v0x55664fc07e10_0;  alias, 1 drivers
L_0x7f5d353872f0 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d64e8 .resolv tri, L_0x7f5d353872f0, L_0x55664fa64d40;
v0x55664fb84e90_0 .net8 "WADDR_net", 7 0, RS_0x7f5d353d64e8;  2 drivers, strength-aware
v0x55664fb49db0_0 .net "WCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664fb49e50_0 .net "WCLKE", 0 0, v0x55664fc05920_0;  alias, 1 drivers
v0x55664fb49ef0_0 .net "WCLKE_i", 0 0, L_0x55664fa46da0;  1 drivers
v0x55664fb49fb0_0 .net8 "WCLKE_net", 0 0, RS_0x7f5d353d6548;  2 drivers, strength-aware
v0x55664fb4a070_0 .net "WCLK_i", 0 0, L_0x55664fa476b0;  1 drivers
v0x55664fb4a130_0 .net "WDATA", 15 0, v0x55664fc05840_1;  alias, 1 drivers
v0x55664fb2e550_0 .net "WE", 0 0, v0x55664fc05920_0;  alias, 1 drivers
v0x55664fb2e5f0_0 .net "WE_i", 0 0, L_0x55664fa469a0;  1 drivers
v0x55664fb2e6b0_0 .net8 "WE_net", 0 0, RS_0x7f5d353d6608;  2 drivers, strength-aware
v0x55664fb2e770_0 .var/i "i", 31 0;
v0x55664fb2e850 .array "mem", 0 5119, 0 0;
E_0x55664fe51bb0 .event posedge, v0x55664fb7bae0_0;
E_0x55664fe400e0 .event posedge, v0x55664fb4a070_0;
S_0x55664fb164d0 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x55664fe50e60;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x55664fb164d0
v0x55664fb03d80_0 .var/i "w1", 31 0;
v0x55664fb07e80_0 .var/i "w2", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x55664fb03d80_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664fb03d80_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fb03d80_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fb03d80_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fb03d80_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fb07e80_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664fb07e80_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fb07e80_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fb07e80_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fb07e80_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x55664fb03d80_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664fb03d80_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fb03d80_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fb07e80_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664fb07e80_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fb07e80_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x55664fb990a0 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x55664fe50e60;
 .timescale 0 0;
S_0x55664fb992a0 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x55664fe50e60;
 .timescale 0 0;
v0x55664fb0aa30_0 .var "addr", 7 0;
v0x55664fb10230_0 .var "rdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55664fb2e770_0, 0, 32;
T_34.70 ;
    %load/vec4 v0x55664fb2e770_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_34.71, 5;
    %load/vec4 v0x55664fb0aa30_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x55664fb2e770_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55664fb2e850, 4;
    %ix/getv/s 4, v0x55664fb2e770_0;
    %store/vec4 v0x55664fb10230_0, 4, 1;
    %load/vec4 v0x55664fb2e770_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55664fb2e770_0, 0, 32;
    %jmp T_34.70;
T_34.71 ;
    %end;
S_0x55664fb90950 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x55664fe50e60;
 .timescale 0 0;
v0x55664fae52b0_0 .var "addr", 7 0;
v0x55664fb90b90_0 .var "wdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55664fb2e770_0, 0, 32;
T_35.72 ;
    %load/vec4 v0x55664fb2e770_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_35.73, 5;
    %load/vec4 v0x55664fb90b90_0;
    %load/vec4 v0x55664fb2e770_0;
    %part/s 1;
    %load/vec4 v0x55664fae52b0_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x55664fb2e770_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55664fb2e850, 4, 0;
    %load/vec4 v0x55664fb2e770_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55664fb2e770_0, 0, 32;
    %jmp T_35.72;
T_35.73 ;
    %end;
S_0x55664fb68f90 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 4 203, 4 203 0, S_0x55664fea25c0;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x55664fb68f90
v0x55664fb72a90_0 .var/i "i", 31 0;
v0x55664fb72b70_0 .var "iVAL", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55664fb72a90_0, 0, 32;
T_36.74 ;
    %load/vec4 v0x55664fb72a90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_36.75, 5;
    %load/vec4 v0x55664fb72b70_0;
    %load/vec4 v0x55664fb72a90_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.76, 8;
    %load/vec4 v0x55664fb72a90_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_36.76 ;
    %load/vec4 v0x55664fb72a90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55664fb72a90_0, 0, 32;
    %jmp T_36.74;
T_36.75 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_36.78, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_36.78 ;
    %end;
S_0x55664fb72c30 .scope function.vec4.s8, "f_barm_gennum" "f_barm_gennum" 4 179, 4 179 0, S_0x55664fea25c0;
 .timescale 0 0;
; Variable f_barm_gennum is vec4 return value of scope S_0x55664fb72c30
v0x55664fb64cf0_0 .var/i "i", 31 0;
v0x55664fb64dd0_0 .var "lpDataWidth", 31 0;
v0x55664fb64e90_0 .var "pFifoBitWidth", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.f_barm_gennum ;
    %load/vec4 v0x55664fb64e90_0;
    %load/vec4 v0x55664fb64dd0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_37.80, 5;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %jmp T_37.81;
T_37.80 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %load/vec4 v0x55664fb64e90_0;
    %store/vec4 v0x55664fb64cf0_0, 0, 32;
T_37.82 ;
    %load/vec4 v0x55664fb64dd0_0;
    %load/vec4 v0x55664fb64cf0_0;
    %cmp/u;
    %jmp/0xz T_37.83, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %retload/vec4 0;
    %pushi/vec4 1, 0, 8;
    %add;
    %ret/vec4 0, 0, 8;
    %load/vec4 v0x55664fb64cf0_0;
    %load/vec4 v0x55664fb64dd0_0;
    %sub;
    %store/vec4 v0x55664fb64cf0_0, 0, 32;
    %jmp T_37.82;
T_37.83 ;
T_37.81 ;
    %end;
S_0x55664fb64f70 .scope function.vec4.s8, "f_get_datawidth" "f_get_datawidth" 4 163, 4 163 0, S_0x55664fea25c0;
 .timescale 0 0;
; Variable f_get_datawidth is vec4 return value of scope S_0x55664fb64f70
v0x55664fb8e250_0 .var "pFifoDepth", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.f_get_datawidth ;
    %load/vec4 v0x55664fb8e250_0;
    %dup/vec4;
    %pushi/vec4 256, 0, 32;
    %cmp/u;
    %jmp/1 T_38.84, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 32;
    %cmp/u;
    %jmp/1 T_38.85, 6;
    %dup/vec4;
    %pushi/vec4 1024, 0, 32;
    %cmp/u;
    %jmp/1 T_38.86, 6;
    %dup/vec4;
    %pushi/vec4 2048, 0, 32;
    %cmp/u;
    %jmp/1 T_38.87, 6;
    %dup/vec4;
    %pushi/vec4 4096, 0, 32;
    %cmp/u;
    %jmp/1 T_38.88, 6;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_38.90;
T_38.84 ;
    %pushi/vec4 16, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_38.90;
T_38.85 ;
    %pushi/vec4 8, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_38.90;
T_38.86 ;
    %pushi/vec4 4, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_38.90;
T_38.87 ;
    %pushi/vec4 2, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_38.90;
T_38.88 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_38.90;
T_38.90 ;
    %pop/vec4 1;
    %end;
S_0x55664fb8e330 .scope generate, "genblk2" "genblk2" 4 82, 4 82 0, S_0x55664fea25c0;
 .timescale 0 0;
E_0x55664fe4aa50 .event "_ivl_0";
S_0x55664fc12880 .scope module, "DqReadSyncFifoController" "SyncFifoController" 11 98, 4 21 0, S_0x55664fecf550;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 1 "oRemaingCntAlert";
    .port_info 4 /OUTPUT 16 "oRd";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /OUTPUT 1 "oRvd";
    .port_info 7 /OUTPUT 1 "oEmp";
    .port_info 8 /INPUT 1 "inARST";
    .port_info 9 /INPUT 1 "iCLK";
P_0x55664fc12a10 .param/l "lpBramGenNum" 1 4 117, C4<00000001>;
P_0x55664fc12a50 .param/l "lpDataWidth" 1 4 116, C4<00010000>;
P_0x55664fc12a90 .param/l "lpFifoRemaingCntBorder" 1 4 45, C4<01111111>;
P_0x55664fc12ad0 .param/l "pAddrWidth" 1 4 44, C4<00001000>;
P_0x55664fc12b10 .param/l "pFifoBitWidth" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x55664fc12b50 .param/l "pFifoDepth" 0 4 22, +C4<00000000000000000000000100000000>;
P_0x55664fc12b90 .param/l "pFifoRemaingCntBorder" 0 4 24, +C4<00000000000000000000000001111111>;
P_0x55664fc12bd0 .param/str "pFifoRemaingCntUsed" 0 4 25, "no";
L_0x55664fa15a30 .functor BUFZ 1, v0x55664f8739a0_0, C4<0>, C4<0>, C4<0>;
L_0x55664f93fda0 .functor BUFZ 1, v0x55664f868040_0, C4<0>, C4<0>, C4<0>;
L_0x55664f940db0 .functor BUFZ 16, v0x55664f8b66f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f5d35387530 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x55664fcc71a0_0 .net/2u *"_ivl_0", 7 0, L_0x7f5d35387530;  1 drivers
v0x55664fa08b80_0 .net "iCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664fa08c40_0 .net "iRe", 0 0, v0x55664fff1240_0;  alias, 1 drivers
v0x55664fa08ce0_0 .net "iWd", 15 0, L_0x55664fece700;  alias, 1 drivers
v0x55664fa08d80_0 .net "iWe", 0 0, L_0x55664ffd26a0;  alias, 1 drivers
v0x55664fa08e70_0 .net "inARST", 0 0, v0x5566500127f0_0;  alias, 1 drivers
v0x55664fa08f10_0 .net "oEmp", 0 0, L_0x55664f93fda0;  alias, 1 drivers
v0x55664f867d80_0 .net "oFull", 0 0, v0x55664f868100_0;  1 drivers
v0x55664f867e20_0 .net "oRd", 15 0, L_0x55664f940db0;  alias, 1 drivers
v0x55664f867ec0_0 .net "oRemaingCntAlert", 0 0, L_0x55664fa15a30;  1 drivers
v0x55664f867f80_0 .net "oRvd", 0 0, v0x55664f88aab0_0;  alias, 1 drivers
v0x55664f868040_0 .var "qEmp", 0 0;
v0x55664f868100_0 .var "qFull", 0 0;
v0x55664f873900_0 .var "qRe", 0 0;
v0x55664f8739a0_0 .var "qRemaingCntAlert", 0 0;
v0x55664f873a60 .array "qWd", 0 0, 15 0;
v0x55664f873b20_0 .var "qWe", 0 0;
v0x55664f873cd0_0 .var "rRa", 7 0;
v0x55664f88aab0_0 .var "rRe", 0 0;
v0x55664f88ab70_0 .var "rWa", 7 0;
v0x55664f88ac80_0 .net "wRd", 15 0, v0x55664f8b66f0_0;  1 drivers
v0x55664f88ad90_0 .net "wWa", 7 0, L_0x5566500253b0;  1 drivers
E_0x55664fb16810/0 .event edge, v0x55664f88ad90_0, v0x55664f8a9dc0_0, v0x55664f8be130_0, v0x55664fecedb0_0;
E_0x55664fb16810/1 .event edge, v0x55664f868100_0, v0x55664fea1e70_0, v0x55664f868040_0;
E_0x55664fb16810 .event/or E_0x55664fb16810/0, E_0x55664fb16810/1;
L_0x5566500253b0 .arith/sum 8, v0x55664f88ab70_0, L_0x7f5d35387530;
S_0x55664fc234c0 .scope generate, "TrionSDPBRAM[0]" "TrionSDPBRAM[0]" 4 123, 4 123 0, S_0x55664fc12880;
 .timescale 0 0;
P_0x55664fc23690 .param/l "x" 0 4 123, +C4<00>;
E_0x55664fc12d00 .event edge, v0x55664fdebc60_0;
S_0x55664fc69cd0 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 128, 5 12 0, S_0x55664fc234c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x55664fad6990 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x55664fad69d0 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x55664f980310_0 .net "iRCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664f911720_0 .net "iRa", 7 0, v0x55664f873cd0_0;  1 drivers
v0x55664f9117e0_0 .net "iRe", 0 0, v0x55664f873900_0;  1 drivers
v0x55664f911880_0 .net "iWCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664f911920_0 .net "iWa", 7 0, v0x55664f88ab70_0;  1 drivers
v0x55664f873a60_0 .array/port v0x55664f873a60, 0;
v0x55664f9119c0_0 .net "iWd", 15 0, v0x55664f873a60_0;  1 drivers
v0x55664f911a60_0 .net "iWe", 0 0, v0x55664f873b20_0;  1 drivers
v0x55664f91d880_0 .net "oRd", 15 0, v0x55664f8b66f0_0;  alias, 1 drivers
S_0x55664fc9c340 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 58, 6 36 0, S_0x55664fc69cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x55664ffebeb0 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffebef0 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffebf30 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffebf70 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffebfb0 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffebff0 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffec030 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffec070 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffec0b0 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffec0f0 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffec130 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffec170 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffec1b0 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffec1f0 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffec230 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffec270 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffec2b0 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffec2f0 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffec330 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffec370 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffec3b0 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x55664ffec3f0 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x55664ffec430 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x55664ffec470 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x55664ffec4b0 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x55664ffec4f0 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x55664ffec530 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x55664ffec570 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x55664ffec5b0 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x55664ffec5f0 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x55664ffec630 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x55664ffec670 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x55664fa19550 .functor BUFZ 1, v0x55664f873b20_0, C4<0>, C4<0>, C4<0>;
L_0x55664fa199c0 .functor BUFZ 1, v0x55664f873b20_0, C4<0>, C4<0>, C4<0>;
L_0x55664fa1a0b0 .functor BUFZ 1, v0x55664f873900_0, C4<0>, C4<0>, C4<0>;
L_0x55664fa1e630 .functor BUFZ 8, v0x55664f88ab70_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55664fa1dc20 .functor BUFZ 8, v0x55664f873cd0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55664fa21900 .functor BUFZ 1, v0x556650011d40_0, C4<0>, C4<0>, C4<0>;
L_0x7f5d35387410 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d73e8 .resolv tri, L_0x7f5d35387410, L_0x55664fa199c0;
L_0x55664fa161f0 .functor BUFZ 1, RS_0x7f5d353d73e8, C4<0>, C4<0>, C4<0>;
L_0x7f5d353873c8 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d74a8 .resolv tri, L_0x7f5d353873c8, L_0x55664fa19550;
L_0x55664fa15c80 .functor BUFZ 1, RS_0x7f5d353d74a8, C4<0>, C4<0>, C4<0>;
L_0x55664fa15330 .functor BUFZ 1, v0x556650011d40_0, C4<0>, C4<0>, C4<0>;
L_0x7f5d35387458 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d72f8 .resolv tri, L_0x7f5d35387458, L_0x55664fa1a0b0;
L_0x55664fa15e30 .functor BUFZ 1, RS_0x7f5d353d72f8, C4<0>, C4<0>, C4<0>;
v0x55664f8a9dc0_0 .net "RADDR", 7 0, v0x55664f873cd0_0;  alias, 1 drivers
L_0x7f5d353874e8 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d7148 .resolv tri, L_0x7f5d353874e8, L_0x55664fa1dc20;
v0x55664f8a9ec0_0 .net8 "RADDR_net", 7 0, RS_0x7f5d353d7148;  2 drivers, strength-aware
v0x55664fc6a0d0_0 .net "RCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664f8e9f90_0 .net "RCLK_i", 0 0, L_0x55664fa15330;  1 drivers
v0x55664f8b6400_0 .net "RDATA", 15 0, v0x55664f8b66f0_0;  alias, 1 drivers
v0x55664f8b6530_0 .var "RDATA_early", 15 0;
v0x55664f8b6610_0 .var "RDATA_late", 15 0;
v0x55664f8b66f0_0 .var "RDATA_out", 15 0;
v0x55664f8b67d0_0 .var "RDATA_reg", 15 0;
v0x55664f8bdef0_0 .net "RE", 0 0, v0x55664f873900_0;  alias, 1 drivers
v0x55664f8bdfb0_0 .net "RE_i", 0 0, L_0x55664fa15e30;  1 drivers
v0x55664f8be070_0 .net8 "RE_net", 0 0, RS_0x7f5d353d72f8;  2 drivers, strength-aware
v0x55664f8be130_0 .net "WADDR", 7 0, v0x55664f88ab70_0;  alias, 1 drivers
L_0x7f5d353874a0 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d7358 .resolv tri, L_0x7f5d353874a0, L_0x55664fa1e630;
v0x55664f8be210_0 .net8 "WADDR_net", 7 0, RS_0x7f5d353d7358;  2 drivers, strength-aware
v0x55664f8be2f0_0 .net "WCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664f8c7020_0 .net "WCLKE", 0 0, v0x55664f873b20_0;  alias, 1 drivers
v0x55664f8c70c0_0 .net "WCLKE_i", 0 0, L_0x55664fa161f0;  1 drivers
v0x55664f8c7180_0 .net8 "WCLKE_net", 0 0, RS_0x7f5d353d73e8;  2 drivers, strength-aware
v0x55664f8c7240_0 .net "WCLK_i", 0 0, L_0x55664fa21900;  1 drivers
v0x55664f8c7300_0 .net "WDATA", 15 0, v0x55664f873a60_0;  alias, 1 drivers
v0x55664f8c73e0_0 .net "WE", 0 0, v0x55664f873b20_0;  alias, 1 drivers
v0x55664f97ff10_0 .net "WE_i", 0 0, L_0x55664fa15c80;  1 drivers
v0x55664f97ffb0_0 .net8 "WE_net", 0 0, RS_0x7f5d353d74a8;  2 drivers, strength-aware
v0x55664f980070_0 .var/i "i", 31 0;
v0x55664f980150 .array "mem", 0 5119, 0 0;
E_0x55664fc081d0 .event posedge, v0x55664f8e9f90_0;
E_0x55664fbffa40 .event posedge, v0x55664f8c7240_0;
S_0x55664f8e9cf0 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x55664fc9c340;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x55664f8e9cf0
v0x55664f895900_0 .var/i "w1", 31 0;
v0x55664f90a100_0 .var/i "w2", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x55664f895900_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664f895900_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664f895900_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664f895900_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664f895900_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664f90a100_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664f90a100_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664f90a100_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664f90a100_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664f90a100_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x55664f895900_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664f895900_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664f895900_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664f90a100_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664f90a100_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664f90a100_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x55664f946350 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x55664fc9c340;
 .timescale 0 0;
S_0x55664f946550 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x55664fc9c340;
 .timescale 0 0;
v0x55664f97cd20_0 .var "addr", 7 0;
v0x55664fc1d570_0 .var "rdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55664f980070_0, 0, 32;
T_40.91 ;
    %load/vec4 v0x55664f980070_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_40.92, 5;
    %load/vec4 v0x55664f97cd20_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x55664f980070_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55664f980150, 4;
    %ix/getv/s 4, v0x55664f980070_0;
    %store/vec4 v0x55664fc1d570_0, 4, 1;
    %load/vec4 v0x55664f980070_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55664f980070_0, 0, 32;
    %jmp T_40.91;
T_40.92 ;
    %end;
S_0x55664f8a9aa0 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x55664fc9c340;
 .timescale 0 0;
v0x55664f8fb0c0_0 .var "addr", 7 0;
v0x55664f8a9ce0_0 .var "wdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55664f980070_0, 0, 32;
T_41.93 ;
    %load/vec4 v0x55664f980070_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_41.94, 5;
    %load/vec4 v0x55664f8a9ce0_0;
    %load/vec4 v0x55664f980070_0;
    %part/s 1;
    %load/vec4 v0x55664f8fb0c0_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x55664f980070_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55664f980150, 4, 0;
    %load/vec4 v0x55664f980070_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55664f980070_0, 0, 32;
    %jmp T_41.93;
T_41.94 ;
    %end;
S_0x55664f91da10 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 4 203, 4 203 0, S_0x55664fc12880;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x55664f91da10
v0x55664f91dca0_0 .var/i "i", 31 0;
v0x55664f994240_0 .var "iVAL", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55664f91dca0_0, 0, 32;
T_42.95 ;
    %load/vec4 v0x55664f91dca0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_42.96, 5;
    %load/vec4 v0x55664f994240_0;
    %load/vec4 v0x55664f91dca0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.97, 8;
    %load/vec4 v0x55664f91dca0_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_42.97 ;
    %load/vec4 v0x55664f91dca0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55664f91dca0_0, 0, 32;
    %jmp T_42.95;
T_42.96 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_42.99, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_42.99 ;
    %end;
S_0x55664f994320 .scope function.vec4.s8, "f_barm_gennum" "f_barm_gennum" 4 179, 4 179 0, S_0x55664fc12880;
 .timescale 0 0;
; Variable f_barm_gennum is vec4 return value of scope S_0x55664f994320
v0x55664f9945e0_0 .var/i "i", 31 0;
v0x55664f821cf0_0 .var "lpDataWidth", 31 0;
v0x55664f821db0_0 .var "pFifoBitWidth", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.f_barm_gennum ;
    %load/vec4 v0x55664f821db0_0;
    %load/vec4 v0x55664f821cf0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_43.101, 5;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %jmp T_43.102;
T_43.101 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %load/vec4 v0x55664f821db0_0;
    %store/vec4 v0x55664f9945e0_0, 0, 32;
T_43.103 ;
    %load/vec4 v0x55664f821cf0_0;
    %load/vec4 v0x55664f9945e0_0;
    %cmp/u;
    %jmp/0xz T_43.104, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %retload/vec4 0;
    %pushi/vec4 1, 0, 8;
    %add;
    %ret/vec4 0, 0, 8;
    %load/vec4 v0x55664f9945e0_0;
    %load/vec4 v0x55664f821cf0_0;
    %sub;
    %store/vec4 v0x55664f9945e0_0, 0, 32;
    %jmp T_43.103;
T_43.104 ;
T_43.102 ;
    %end;
S_0x55664f821e90 .scope function.vec4.s8, "f_get_datawidth" "f_get_datawidth" 4 163, 4 163 0, S_0x55664fc12880;
 .timescale 0 0;
; Variable f_get_datawidth is vec4 return value of scope S_0x55664f821e90
v0x55664fcc6e70_0 .var "pFifoDepth", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.f_get_datawidth ;
    %load/vec4 v0x55664fcc6e70_0;
    %dup/vec4;
    %pushi/vec4 256, 0, 32;
    %cmp/u;
    %jmp/1 T_44.105, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 32;
    %cmp/u;
    %jmp/1 T_44.106, 6;
    %dup/vec4;
    %pushi/vec4 1024, 0, 32;
    %cmp/u;
    %jmp/1 T_44.107, 6;
    %dup/vec4;
    %pushi/vec4 2048, 0, 32;
    %cmp/u;
    %jmp/1 T_44.108, 6;
    %dup/vec4;
    %pushi/vec4 4096, 0, 32;
    %cmp/u;
    %jmp/1 T_44.109, 6;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_44.111;
T_44.105 ;
    %pushi/vec4 16, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_44.111;
T_44.106 ;
    %pushi/vec4 8, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_44.111;
T_44.107 ;
    %pushi/vec4 4, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_44.111;
T_44.108 ;
    %pushi/vec4 2, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_44.111;
T_44.109 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_44.111;
T_44.111 ;
    %pop/vec4 1;
    %end;
S_0x55664fcc6f50 .scope generate, "genblk2" "genblk2" 4 82, 4 82 0, S_0x55664fc12880;
 .timescale 0 0;
E_0x55664fb8e5d0 .event "_ivl_0";
S_0x55664f952c60 .scope module, "DqWriteSyncFifoController" "SyncFifoController" 11 50, 4 21 0, S_0x55664fecf550;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 1 "oRemaingCntAlert";
    .port_info 4 /OUTPUT 16 "oRd";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /OUTPUT 1 "oRvd";
    .port_info 7 /OUTPUT 1 "oEmp";
    .port_info 8 /INPUT 1 "inARST";
    .port_info 9 /INPUT 1 "iCLK";
P_0x55664f952e40 .param/l "lpBramGenNum" 1 4 117, C4<00000001>;
P_0x55664f952e80 .param/l "lpDataWidth" 1 4 116, C4<00010000>;
P_0x55664f952ec0 .param/l "lpFifoRemaingCntBorder" 1 4 45, C4<01111111>;
P_0x55664f952f00 .param/l "pAddrWidth" 1 4 44, C4<00001000>;
P_0x55664f952f40 .param/l "pFifoBitWidth" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x55664f952f80 .param/l "pFifoDepth" 0 4 22, +C4<00000000000000000000000100000000>;
P_0x55664f952fc0 .param/l "pFifoRemaingCntBorder" 0 4 24, +C4<00000000000000000000000001111111>;
P_0x55664f953000 .param/str "pFifoRemaingCntUsed" 0 4 25, "no";
L_0x55664fa474e0 .functor BUFZ 1, v0x55664ffefc20_0, C4<0>, C4<0>, C4<0>;
L_0x55664fa65910 .functor BUFZ 1, v0x55664ffefa40_0, C4<0>, C4<0>, C4<0>;
L_0x55664fa422e0 .functor BUFZ 1, v0x55664ffeffb0_0, C4<0>, C4<0>, C4<0>;
L_0x55664fa429c0 .functor BUFZ 16, v0x55664ffed740_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f5d35387068 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x55664ffef360_0 .net/2u *"_ivl_0", 7 0, L_0x7f5d35387068;  1 drivers
v0x55664ffef400_0 .net "iCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664ffef4a0_0 .net "iRe", 0 0, v0x55664fff1380_0;  alias, 1 drivers
v0x55664ffef540_0 .net "iWd", 15 0, L_0x55664faf4d50;  alias, 1 drivers
v0x55664ffef5e0_0 .net "iWe", 0 0, L_0x556650024d30;  1 drivers
v0x55664ffef680_0 .net "inARST", 0 0, v0x5566500127f0_0;  alias, 1 drivers
v0x55664ffef720_0 .net "oEmp", 0 0, L_0x55664fa65910;  alias, 1 drivers
v0x55664ffef7c0_0 .net "oFull", 0 0, v0x55664ffefae0_0;  1 drivers
v0x55664ffef860_0 .net "oRd", 15 0, L_0x55664fa429c0;  alias, 1 drivers
v0x55664ffef900_0 .net "oRemaingCntAlert", 0 0, L_0x55664fa474e0;  1 drivers
v0x55664ffef9a0_0 .net "oRvd", 0 0, L_0x55664fa422e0;  1 drivers
v0x55664ffefa40_0 .var "qEmp", 0 0;
v0x55664ffefae0_0 .var "qFull", 0 0;
v0x55664ffefb80_0 .var "qRe", 0 0;
v0x55664ffefc20_0 .var "qRemaingCntAlert", 0 0;
v0x55664ffefcc0 .array "qWd", 0 0, 15 0;
v0x55664ffefd60_0 .var "qWe", 0 0;
v0x55664ffeff10_0 .var "rRa", 7 0;
v0x55664ffeffb0_0 .var "rRe", 0 0;
v0x55664fff0050_0 .var "rWa", 7 0;
v0x55664fff00f0_0 .net "wRd", 15 0, v0x55664ffed740_0;  1 drivers
v0x55664fff0190_0 .net "wWa", 7 0, L_0x556650024b70;  1 drivers
E_0x55664fb72f10/0 .event edge, v0x55664fff0190_0, v0x55664f9561d0_0, v0x55664ffeda60_0, v0x55664ffef5e0_0;
E_0x55664fb72f10/1 .event edge, v0x55664ffefae0_0, v0x55664fb87900_0, v0x55664ffefa40_0;
E_0x55664fb72f10 .event/or E_0x55664fb72f10/0, E_0x55664fb72f10/1;
L_0x556650024b70 .arith/sum 8, v0x55664fff0050_0, L_0x7f5d35387068;
S_0x55664fb9f700 .scope generate, "TrionSDPBRAM[0]" "TrionSDPBRAM[0]" 4 123, 4 123 0, S_0x55664f952c60;
 .timescale 0 0;
P_0x55664fb9f920 .param/l "x" 0 4 123, +C4<00>;
E_0x55664f88af30 .event edge, v0x55664ffef540_0;
S_0x55664f99dad0 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 128, 5 12 0, S_0x55664fb9f700;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x55664f911b50 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x55664f911b90 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x55664ffee280_0 .net "iRCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664ffee320_0 .net "iRa", 7 0, v0x55664ffeff10_0;  1 drivers
v0x55664ffee3c0_0 .net "iRe", 0 0, v0x55664ffefb80_0;  1 drivers
v0x55664ffee460_0 .net "iWCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664ffee500_0 .net "iWa", 7 0, v0x55664fff0050_0;  1 drivers
v0x55664ffefcc0_0 .array/port v0x55664ffefcc0, 0;
v0x55664ffee5a0_0 .net "iWd", 15 0, v0x55664ffefcc0_0;  1 drivers
v0x55664ffee640_0 .net "iWe", 0 0, v0x55664ffefd60_0;  1 drivers
v0x55664ffee6e0_0 .net "oRd", 15 0, v0x55664ffed740_0;  alias, 1 drivers
S_0x55664f9ac900 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 58, 6 36 0, S_0x55664f99dad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x55664ffec6c0 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffec700 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffec740 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffec780 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffec7c0 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffec800 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffec840 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffec880 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffec8c0 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffec900 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffec940 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffec980 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffec9c0 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffeca00 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffeca40 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffeca80 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffecac0 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffecb00 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffecb40 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffecb80 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664ffecbc0 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x55664ffecc00 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x55664ffecc40 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x55664ffecc80 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x55664ffeccc0 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x55664ffecd00 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x55664ffecd40 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x55664ffecd80 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x55664ffecdc0 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x55664ffece00 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x55664ffece40 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x55664ffece80 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x55664fa41c80 .functor BUFZ 1, v0x55664ffefd60_0, C4<0>, C4<0>, C4<0>;
L_0x55664fa40340 .functor BUFZ 1, v0x55664ffefd60_0, C4<0>, C4<0>, C4<0>;
L_0x55664fa41e00 .functor BUFZ 1, v0x55664ffefb80_0, C4<0>, C4<0>, C4<0>;
L_0x55664fa41260 .functor BUFZ 8, v0x55664fff0050_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55664fa420c0 .functor BUFZ 8, v0x55664ffeff10_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55664fa48050 .functor BUFZ 1, v0x556650011d40_0, C4<0>, C4<0>, C4<0>;
L_0x7f5d35386f48 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d81f8 .resolv tri, L_0x7f5d35386f48, L_0x55664fa40340;
L_0x55664fa488b0 .functor BUFZ 1, RS_0x7f5d353d81f8, C4<0>, C4<0>, C4<0>;
L_0x7f5d35386f00 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d82b8 .resolv tri, L_0x7f5d35386f00, L_0x55664fa41c80;
L_0x55664fa45150 .functor BUFZ 1, RS_0x7f5d353d82b8, C4<0>, C4<0>, C4<0>;
L_0x55664fa48ce0 .functor BUFZ 1, v0x556650011d40_0, C4<0>, C4<0>, C4<0>;
L_0x7f5d35386f90 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d8108 .resolv tri, L_0x7f5d35386f90, L_0x55664fa41e00;
L_0x55664fa42860 .functor BUFZ 1, RS_0x7f5d353d8108, C4<0>, C4<0>, C4<0>;
v0x55664f9561d0_0 .net "RADDR", 7 0, v0x55664ffeff10_0;  alias, 1 drivers
L_0x7f5d35387020 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d7f58 .resolv tri, L_0x7f5d35387020, L_0x55664fa420c0;
v0x55664ffed380_0 .net8 "RADDR_net", 7 0, RS_0x7f5d353d7f58;  2 drivers, strength-aware
v0x55664ffed420_0 .net "RCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664ffed4c0_0 .net "RCLK_i", 0 0, L_0x55664fa48ce0;  1 drivers
v0x55664ffed560_0 .net "RDATA", 15 0, v0x55664ffed740_0;  alias, 1 drivers
v0x55664ffed600_0 .var "RDATA_early", 15 0;
v0x55664ffed6a0_0 .var "RDATA_late", 15 0;
v0x55664ffed740_0 .var "RDATA_out", 15 0;
v0x55664ffed7e0_0 .var "RDATA_reg", 15 0;
v0x55664ffed880_0 .net "RE", 0 0, v0x55664ffefb80_0;  alias, 1 drivers
v0x55664ffed920_0 .net "RE_i", 0 0, L_0x55664fa42860;  1 drivers
v0x55664ffed9c0_0 .net8 "RE_net", 0 0, RS_0x7f5d353d8108;  2 drivers, strength-aware
v0x55664ffeda60_0 .net "WADDR", 7 0, v0x55664fff0050_0;  alias, 1 drivers
L_0x7f5d35386fd8 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353d8168 .resolv tri, L_0x7f5d35386fd8, L_0x55664fa41260;
v0x55664ffedb00_0 .net8 "WADDR_net", 7 0, RS_0x7f5d353d8168;  2 drivers, strength-aware
v0x55664ffedba0_0 .net "WCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664ffedc40_0 .net "WCLKE", 0 0, v0x55664ffefd60_0;  alias, 1 drivers
v0x55664ffedce0_0 .net "WCLKE_i", 0 0, L_0x55664fa488b0;  1 drivers
v0x55664ffedd80_0 .net8 "WCLKE_net", 0 0, RS_0x7f5d353d81f8;  2 drivers, strength-aware
v0x55664ffede20_0 .net "WCLK_i", 0 0, L_0x55664fa48050;  1 drivers
v0x55664ffedec0_0 .net "WDATA", 15 0, v0x55664ffefcc0_0;  alias, 1 drivers
v0x55664ffedf60_0 .net "WE", 0 0, v0x55664ffefd60_0;  alias, 1 drivers
v0x55664ffee000_0 .net "WE_i", 0 0, L_0x55664fa45150;  1 drivers
v0x55664ffee0a0_0 .net8 "WE_net", 0 0, RS_0x7f5d353d82b8;  2 drivers, strength-aware
v0x55664ffee140_0 .var/i "i", 31 0;
v0x55664ffee1e0 .array "mem", 0 5119, 0 0;
E_0x55664fb2e9d0 .event posedge, v0x55664ffed4c0_0;
E_0x55664fb84f50 .event posedge, v0x55664ffede20_0;
S_0x55664f955f30 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x55664f9ac900;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x55664f955f30
v0x55664f9fdef0_0 .var/i "w1", 31 0;
v0x55664fbec610_0 .var/i "w2", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x55664f9fdef0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664f9fdef0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664f9fdef0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664f9fdef0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664f9fdef0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fbec610_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664fbec610_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fbec610_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fbec610_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fbec610_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x55664f9fdef0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664f9fdef0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664f9fdef0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fbec610_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664fbec610_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fbec610_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x55664ffeced0 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x55664f9ac900;
 .timescale 0 0;
S_0x55664ffed060 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x55664f9ac900;
 .timescale 0 0;
v0x55664f9ee0d0_0 .var "addr", 7 0;
v0x55664f9dd950_0 .var "rdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55664ffee140_0, 0, 32;
T_46.112 ;
    %load/vec4 v0x55664ffee140_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_46.113, 5;
    %load/vec4 v0x55664f9ee0d0_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x55664ffee140_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55664ffee1e0, 4;
    %ix/getv/s 4, v0x55664ffee140_0;
    %store/vec4 v0x55664f9dd950_0, 4, 1;
    %load/vec4 v0x55664ffee140_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55664ffee140_0, 0, 32;
    %jmp T_46.112;
T_46.113 ;
    %end;
S_0x55664ffed1f0 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x55664f9ac900;
 .timescale 0 0;
v0x55664f9cd1d0_0 .var "addr", 7 0;
v0x55664f99ded0_0 .var "wdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55664ffee140_0, 0, 32;
T_47.114 ;
    %load/vec4 v0x55664ffee140_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_47.115, 5;
    %load/vec4 v0x55664f99ded0_0;
    %load/vec4 v0x55664ffee140_0;
    %part/s 1;
    %load/vec4 v0x55664f9cd1d0_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x55664ffee140_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55664ffee1e0, 4, 0;
    %load/vec4 v0x55664ffee140_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55664ffee140_0, 0, 32;
    %jmp T_47.114;
T_47.115 ;
    %end;
S_0x55664ffee780 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 4 203, 4 203 0, S_0x55664f952c60;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x55664ffee780
v0x55664ffee9b0_0 .var/i "i", 31 0;
v0x55664ffeea50_0 .var "iVAL", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55664ffee9b0_0, 0, 32;
T_48.116 ;
    %load/vec4 v0x55664ffee9b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_48.117, 5;
    %load/vec4 v0x55664ffeea50_0;
    %load/vec4 v0x55664ffee9b0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.118, 8;
    %load/vec4 v0x55664ffee9b0_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_48.118 ;
    %load/vec4 v0x55664ffee9b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55664ffee9b0_0, 0, 32;
    %jmp T_48.116;
T_48.117 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_48.120, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_48.120 ;
    %end;
S_0x55664ffeeaf0 .scope function.vec4.s8, "f_barm_gennum" "f_barm_gennum" 4 179, 4 179 0, S_0x55664f952c60;
 .timescale 0 0;
; Variable f_barm_gennum is vec4 return value of scope S_0x55664ffeeaf0
v0x55664ffeed20_0 .var/i "i", 31 0;
v0x55664ffeedc0_0 .var "lpDataWidth", 31 0;
v0x55664ffeee60_0 .var "pFifoBitWidth", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.f_barm_gennum ;
    %load/vec4 v0x55664ffeee60_0;
    %load/vec4 v0x55664ffeedc0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_49.122, 5;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %jmp T_49.123;
T_49.122 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %load/vec4 v0x55664ffeee60_0;
    %store/vec4 v0x55664ffeed20_0, 0, 32;
T_49.124 ;
    %load/vec4 v0x55664ffeedc0_0;
    %load/vec4 v0x55664ffeed20_0;
    %cmp/u;
    %jmp/0xz T_49.125, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %retload/vec4 0;
    %pushi/vec4 1, 0, 8;
    %add;
    %ret/vec4 0, 0, 8;
    %load/vec4 v0x55664ffeed20_0;
    %load/vec4 v0x55664ffeedc0_0;
    %sub;
    %store/vec4 v0x55664ffeed20_0, 0, 32;
    %jmp T_49.124;
T_49.125 ;
T_49.123 ;
    %end;
S_0x55664ffeef00 .scope function.vec4.s8, "f_get_datawidth" "f_get_datawidth" 4 163, 4 163 0, S_0x55664f952c60;
 .timescale 0 0;
; Variable f_get_datawidth is vec4 return value of scope S_0x55664ffeef00
v0x55664ffef130_0 .var "pFifoDepth", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.f_get_datawidth ;
    %load/vec4 v0x55664ffef130_0;
    %dup/vec4;
    %pushi/vec4 256, 0, 32;
    %cmp/u;
    %jmp/1 T_50.126, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 32;
    %cmp/u;
    %jmp/1 T_50.127, 6;
    %dup/vec4;
    %pushi/vec4 1024, 0, 32;
    %cmp/u;
    %jmp/1 T_50.128, 6;
    %dup/vec4;
    %pushi/vec4 2048, 0, 32;
    %cmp/u;
    %jmp/1 T_50.129, 6;
    %dup/vec4;
    %pushi/vec4 4096, 0, 32;
    %cmp/u;
    %jmp/1 T_50.130, 6;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_50.132;
T_50.126 ;
    %pushi/vec4 16, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_50.132;
T_50.127 ;
    %pushi/vec4 8, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_50.132;
T_50.128 ;
    %pushi/vec4 4, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_50.132;
T_50.129 ;
    %pushi/vec4 2, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_50.132;
T_50.130 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_50.132;
T_50.132 ;
    %pop/vec4 1;
    %end;
S_0x55664ffef1d0 .scope generate, "genblk2" "genblk2" 4 82, 4 82 0, S_0x55664f952c60;
 .timescale 0 0;
E_0x55664fcb9220 .event "_ivl_0";
S_0x55664fff2d50 .scope module, "SynthesizerBlock" "SynthesizerBlock" 2 304, 12 8 0, S_0x55664fe53a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "iMIDI";
    .port_info 1 /OUTPUT 1 "oI2S_MCLK";
    .port_info 2 /OUTPUT 1 "oI2S_BCLK";
    .port_info 3 /OUTPUT 1 "oI2S_LRCLK";
    .port_info 4 /OUTPUT 1 "oI2S_SDATA";
    .port_info 5 /OUTPUT 8 "oMidiRd";
    .port_info 6 /OUTPUT 1 "oMidiVd";
    .port_info 7 /OUTPUT 32 "oSUsiRd";
    .port_info 8 /INPUT 32 "iSUsiWd";
    .port_info 9 /INPUT 32 "iSUsiAdrs";
    .port_info 10 /INPUT 16 "iMUfiRd";
    .port_info 11 /INPUT 32 "iMUfiAdrs";
    .port_info 12 /OUTPUT 16 "oMUfiWd";
    .port_info 13 /OUTPUT 32 "oMUfiAdrs";
    .port_info 14 /INPUT 1 "iMUfiRdy";
    .port_info 15 /INPUT 1 "iMRST";
    .port_info 16 /INPUT 1 "iSRST";
    .port_info 17 /INPUT 1 "inSRST";
    .port_info 18 /INPUT 1 "iMCLK";
    .port_info 19 /INPUT 1 "iSCLK";
P_0x55664fff2ee0 .param/l "pAdrsMap" 0 12 11, C4<10>;
P_0x55664fff2f20 .param/l "pBlockAdrsWidth" 0 12 10, +C4<00000000000000000000000000000010>;
P_0x55664fff2f60 .param/l "pCsrActiveWidth" 0 12 14, +C4<00000000000000000000000000001000>;
P_0x55664fff2fa0 .param/l "pCsrAdrsWidth" 0 12 13, +C4<00000000000000000000000000010000>;
P_0x55664fff2fe0 .param/l "pDmaAdrsWidth" 0 12 19, +C4<00000000000000000000000000001000>;
P_0x55664fff3020 .param/l "pDmaBurstLength" 0 12 20, +C4<00000000000000000000000010000000>;
P_0x55664fff3060 .param/l "pUfiAdrsBusWidth" 0 12 17, +C4<00000000000000000000000000100000>;
P_0x55664fff30a0 .param/l "pUfiAdrsMap" 0 12 18, C4<0001>;
P_0x55664fff30e0 .param/l "pUfiDqBusWidth" 0 12 16, +C4<00000000000000000000000000010000>;
P_0x55664fff3120 .param/l "pUsiBusWidth" 0 12 12, +C4<00000000000000000000000000100000>;
L_0x55664fa3ac20 .functor BUFZ 8, L_0x5566500248f0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55664fa3c090 .functor BUFZ 1, v0x55664fff6950_0, C4<0>, C4<0>, C4<0>;
v0x55665000ba90_0 .net "iMCLK", 0 0, v0x556650011530_0;  1 drivers
v0x55665000bb30_0 .net "iMIDI", 0 0, o0x7f5d353da238;  alias, 0 drivers
v0x55665000bbd0_0 .net "iMRST", 0 0, v0x556650011670_0;  1 drivers
v0x55665000bc70_0 .net "iMUfiAdrs", 31 0, L_0x55664fa7fc70;  alias, 1 drivers
v0x55665000bd10_0 .net "iMUfiRd", 15 0, L_0x55664fb17480;  alias, 1 drivers
v0x55665000bdb0_0 .net "iMUfiRdy", 0 0, L_0x556650024ad0;  1 drivers
v0x55665000be50_0 .net "iSCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55665000bef0_0 .net "iSRST", 0 0, v0x556650011ff0_0;  alias, 1 drivers
v0x55665000bf90_0 .net "iSUsiAdrs", 31 0, L_0x55664fb4ae10;  alias, 1 drivers
v0x55665000c030_0 .net "iSUsiWd", 31 0, L_0x55664fc24440;  alias, 1 drivers
v0x55665000c0d0_0 .net "inSRST", 0 0, v0x5566500127f0_0;  alias, 1 drivers
v0x55665000c170_0 .net "oI2S_BCLK", 0 0, L_0x55664fa32ab0;  alias, 1 drivers
v0x55665000c210_0 .net "oI2S_LRCLK", 0 0, L_0x55664fa2b580;  alias, 1 drivers
v0x55665000c2b0_0 .net "oI2S_MCLK", 0 0, L_0x55664fa323e0;  alias, 1 drivers
v0x55665000c350_0 .net "oI2S_SDATA", 0 0, L_0x556650024990;  alias, 1 drivers
v0x55665000c3f0_0 .net "oMUfiAdrs", 31 0, L_0x556650024350;  alias, 1 drivers
v0x55665000c490_0 .net "oMUfiWd", 15 0, L_0x7f5d35386e28;  alias, 1 drivers
v0x55665000c530_0 .net "oMidiRd", 7 0, L_0x55664fa3ac20;  alias, 1 drivers
v0x55665000c5d0_0 .net "oMidiVd", 0 0, L_0x55664fa3c090;  alias, 1 drivers
v0x55665000c670_0 .net "oSUsiRd", 31 0, v0x55664fff53f0_0;  1 drivers
v0x55665000c710_0 .var "qAudioData", 31 0;
v0x55665000c7b0_0 .var "qDmaRe", 0 0;
v0x55665000c850_0 .net "wDmaAdrsEndCsr", 7 0, L_0x55664fa82710;  1 drivers
v0x55665000c8f0_0 .net "wDmaAdrsStartCsr", 7 0, L_0x55664fa821a0;  1 drivers
v0x55665000c990_0 .net "wDmaDoneCsr", 0 0, L_0x55664fa3a550;  1 drivers
v0x55665000ca30_0 .net "wDmaEnableCsr", 0 0, L_0x55664fa82c80;  1 drivers
v0x55665000cad0_0 .net "wDmaRd", 15 0, L_0x55664fa8d250;  1 drivers
v0x55665000cb70_0 .net "wDmaRvd", 0 0, L_0x55664fa8d670;  1 drivers
v0x55665000cc10_0 .net "wI2SModuleRstCsr", 0 0, L_0x55664fa878a0;  1 drivers
v0x55665000ccb0_0 .net "wI2SRdy", 0 0, L_0x55664fa29e70;  1 drivers
v0x55665000cd50_0 .net "wMidiRd", 7 0, L_0x5566500248f0;  1 drivers
v0x55665000cdf0_0 .net "wMidiVd", 0 0, v0x55664fff6950_0;  1 drivers
E_0x55664fcb8fa0 .event edge, v0x55665000a4b0_0, v0x55664fff37a0_0;
S_0x55664fff3360 .scope module, "I2SSignalGen" "I2SSignalGen" 12 148, 13 8 0, S_0x55664fff2d50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "oI2S_MCLK";
    .port_info 1 /OUTPUT 1 "oI2S_BCLK";
    .port_info 2 /OUTPUT 1 "oI2S_LRCLK";
    .port_info 3 /OUTPUT 1 "oI2S_SDATA";
    .port_info 4 /INPUT 32 "iAudioData";
    .port_info 5 /OUTPUT 1 "oAudioDataRdy";
    .port_info 6 /INPUT 1 "iMRST";
    .port_info 7 /INPUT 1 "iMCLK";
P_0x55664fc6d300 .param/l "lpMclkCntWidth" 1 13 29, +C4<00000000000000000000000000001000>;
L_0x55664fa323e0 .functor BUFZ 1, v0x556650011530_0, C4<0>, C4<0>, C4<0>;
L_0x55664fa32ab0 .functor BUFZ 1, v0x55664fff3de0_0, C4<0>, C4<0>, C4<0>;
L_0x55664fa2b580 .functor BUFZ 1, v0x55664fff3e80_0, C4<0>, C4<0>, C4<0>;
L_0x55664fa29e70 .functor BUFZ 1, v0x55664fff4170_0, C4<0>, C4<0>, C4<0>;
v0x55664fff35c0_0 .net "iAudioData", 31 0, v0x55665000c710_0;  1 drivers
v0x55664fff3660_0 .net "iMCLK", 0 0, v0x556650011530_0;  alias, 1 drivers
v0x55664fff3700_0 .net "iMRST", 0 0, v0x556650011670_0;  alias, 1 drivers
v0x55664fff37a0_0 .net "oAudioDataRdy", 0 0, L_0x55664fa29e70;  alias, 1 drivers
v0x55664fff3840_0 .net "oI2S_BCLK", 0 0, L_0x55664fa32ab0;  alias, 1 drivers
v0x55664fff38e0_0 .net "oI2S_LRCLK", 0 0, L_0x55664fa2b580;  alias, 1 drivers
v0x55664fff3980_0 .net "oI2S_MCLK", 0 0, L_0x55664fa323e0;  alias, 1 drivers
v0x55664fff3a20_0 .net "oI2S_SDATA", 0 0, L_0x556650024990;  alias, 1 drivers
v0x55664fff3ac0_0 .var "qBclkCke", 0 0;
v0x55664fff3b60_0 .var "qLRclkCke", 0 0;
v0x55664fff3c00_0 .var "qRdyCke", 0 0;
v0x55664fff3ca0_0 .var "qSdata", 31 0;
v0x55664fff3d40_0 .var "qSdataSftCke", 0 0;
v0x55664fff3de0_0 .var "rBclk", 0 0;
v0x55664fff3e80_0 .var "rLRclk", 0 0;
v0x55664fff3f20_0 .var "rMclkBCnt", 1 0;
v0x55664fff3fc0_0 .var "rMclkLRCnt", 7 0;
v0x55664fff4170_0 .var "rRdy", 0 0;
v0x55664fff4210_0 .var "rSdata", 31 0;
E_0x55664fc6e350 .event edge, v0x55664fff35c0_0;
E_0x55664fc6e390/0 .event edge, v0x55664fff3f20_0, v0x55664fff3fc0_0, v0x55664fff3ac0_0, v0x55664fff3de0_0;
E_0x55664fc6e390/1 .event edge, v0x55664fff3b60_0, v0x55664fff3e80_0;
E_0x55664fc6e390 .event/or E_0x55664fc6e390/0, E_0x55664fc6e390/1;
E_0x55664fc6e900 .event negedge, v0x55664fff3660_0;
L_0x556650024990 .part v0x55664fff4210_0, 31, 1;
S_0x55664fff42b0 .scope module, "SynthesizerCsr" "SynthesizerCsr" 12 69, 14 13 0, S_0x55664fff2d50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "oSUsiRd";
    .port_info 1 /INPUT 32 "iSUsiWd";
    .port_info 2 /INPUT 32 "iSUsiAdrs";
    .port_info 3 /OUTPUT 1 "oI2SModuleRst";
    .port_info 4 /OUTPUT 8 "oDmaAdrsStart";
    .port_info 5 /OUTPUT 8 "oDmaAdrsEnd";
    .port_info 6 /OUTPUT 1 "oDmaEnable";
    .port_info 7 /INPUT 1 "iDmaDone";
    .port_info 8 /INPUT 1 "iSRST";
    .port_info 9 /INPUT 1 "iSCLK";
P_0x55664f833c70 .param/l "pAdrsMap" 0 14 15, C4<10>;
P_0x55664f833cb0 .param/l "pBlockAdrsWidth" 0 14 14, +C4<00000000000000000000000000000010>;
P_0x55664f833cf0 .param/l "pCsrActiveWidth" 0 14 18, +C4<00000000000000000000000000001000>;
P_0x55664f833d30 .param/l "pCsrAdrsWidth" 0 14 17, +C4<00000000000000000000000000010000>;
P_0x55664f833d70 .param/l "pDmaAdrsWidth" 0 14 19, +C4<00000000000000000000000000001000>;
P_0x55664f833db0 .param/l "pUsiBusWidth" 0 14 16, +C4<00000000000000000000000000100000>;
P_0x55664f833df0 .param/l "p_non_variable" 0 14 20, +C4<00000000000000000000000000000000>;
L_0x55664fa878a0 .functor BUFZ 1, v0x55664fff5350_0, C4<0>, C4<0>, C4<0>;
L_0x55664fa821a0 .functor BUFZ 8, v0x55664fff5060_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55664fa82710 .functor BUFZ 8, v0x55664fff4fc0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55664fa82c80 .functor BUFZ 1, v0x55664fff52b0_0, C4<0>, C4<0>, C4<0>;
v0x55664fff4540_0 .net "iDmaDone", 0 0, L_0x55664fa3a550;  alias, 1 drivers
v0x55664fff45e0_0 .net "iSCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664fff4680_0 .net "iSRST", 0 0, v0x556650011ff0_0;  alias, 1 drivers
v0x55664fff4720_0 .net "iSUsiAdrs", 31 0, L_0x55664fb4ae10;  alias, 1 drivers
v0x55664fff47c0_0 .net "iSUsiWd", 31 0, L_0x55664fc24440;  alias, 1 drivers
v0x55664fff48f0_0 .net "oDmaAdrsEnd", 7 0, L_0x55664fa82710;  alias, 1 drivers
v0x55664fff4990_0 .net "oDmaAdrsStart", 7 0, L_0x55664fa821a0;  alias, 1 drivers
v0x55664fff4a30_0 .net "oDmaEnable", 0 0, L_0x55664fa82c80;  alias, 1 drivers
v0x55664fff4ad0_0 .net "oI2SModuleRst", 0 0, L_0x55664fa878a0;  alias, 1 drivers
v0x55664fff4c00_0 .net "oSUsiRd", 31 0, v0x55664fff53f0_0;  alias, 1 drivers
v0x55664fff4ca0_0 .var "qCsrWCke00", 0 0;
v0x55664fff4d40_0 .var "qCsrWCke04", 0 0;
v0x55664fff4de0_0 .var "qCsrWCke08", 0 0;
v0x55664fff4e80_0 .var "qCsrWCke0C", 0 0;
v0x55664fff4f20_0 .var "qCsrWCke10", 0 0;
v0x55664fff4fc0_0 .var "rDmaAdrsEnd", 7 0;
v0x55664fff5060_0 .var "rDmaAdrsStart", 7 0;
v0x55664fff5210_0 .var "rDmaCycleEnable", 0 0;
v0x55664fff52b0_0 .var "rDmaEnable", 0 0;
v0x55664fff5350_0 .var "rI2SModuleRst", 0 0;
v0x55664fff53f0_0 .var "rSUsiRd", 31 0;
S_0x55664fff5490 .scope module, "UartRX" "UartRX" 12 132, 15 8 0, S_0x55664fff2d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "iUartRX";
    .port_info 1 /OUTPUT 8 "oRd";
    .port_info 2 /OUTPUT 1 "oVd";
    .port_info 3 /INPUT 1 "iRST";
    .port_info 4 /INPUT 1 "iCLK";
P_0x55664fff5620 .param/l "lpBaudRateGenDiv" 1 15 27, C4<110010000000>;
P_0x55664fff5660 .param/l "lpBaudRateWidth" 1 15 26, C4<00001100>;
P_0x55664fff56a0 .param/l "lpSampling" 1 15 30, C4<01>;
P_0x55664fff56e0 .param/l "lpStartBit" 1 15 29, C4<00>;
P_0x55664fff5720 .param/l "lpStopBit" 1 15 31, C4<10>;
P_0x55664fff5760 .param/l "pBaudRateGenDiv" 0 15 9, +C4<00000000000000000000110010000000>;
v0x55664fff5b20_0 .net *"_ivl_1", 0 0, L_0x5566500243f0;  1 drivers
v0x55664fff5bc0_0 .net *"_ivl_11", 0 0, L_0x556650024710;  1 drivers
v0x55664fff5c60_0 .net *"_ivl_13", 0 0, L_0x5566500247b0;  1 drivers
v0x55664fff5d00_0 .net *"_ivl_15", 0 0, L_0x556650024850;  1 drivers
v0x55664fff5da0_0 .net *"_ivl_3", 0 0, L_0x556650024490;  1 drivers
v0x55664fff5e40_0 .net *"_ivl_5", 0 0, L_0x556650024530;  1 drivers
v0x55664fff5ee0_0 .net *"_ivl_7", 0 0, L_0x5566500245d0;  1 drivers
v0x55664fff5f80_0 .net *"_ivl_9", 0 0, L_0x556650024670;  1 drivers
v0x55664fff6020_0 .net "iCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664fff60c0_0 .net "iRST", 0 0, v0x556650011ff0_0;  alias, 1 drivers
v0x55664fff6160_0 .net "iUartRX", 0 0, o0x7f5d353da238;  alias, 0 drivers
v0x55664fff6200_0 .net "oRd", 7 0, L_0x5566500248f0;  alias, 1 drivers
v0x55664fff62a0_0 .net "oVd", 0 0, v0x55664fff6950_0;  alias, 1 drivers
v0x55664fff6340_0 .var "qBaudRateCntMaxCke", 0 0;
v0x55664fff63e0_0 .var "qRdCke", 0 0;
v0x55664fff6480_0 .var "qSampCke", 0 0;
v0x55664fff6520_0 .var "qVdCke", 0 0;
v0x55664fff66d0_0 .var "rBaudRateCnt", 11 0;
v0x55664fff6770_0 .var "rRd", 7 0;
v0x55664fff6810_0 .var "rSampCnt", 3 0;
v0x55664fff68b0_0 .var "rState", 1 0;
v0x55664fff6950_0 .var "rVd", 0 0;
E_0x55664fc7c920/0 .event edge, v0x55664fff66d0_0, v0x55664fff6810_0, v0x55664fff6340_0, v0x55664fff68b0_0;
E_0x55664fc7c920/1 .event edge, v0x55664fff6480_0;
E_0x55664fc7c920 .event/or E_0x55664fc7c920/0, E_0x55664fc7c920/1;
L_0x5566500243f0 .part v0x55664fff6770_0, 0, 1;
L_0x556650024490 .part v0x55664fff6770_0, 1, 1;
L_0x556650024530 .part v0x55664fff6770_0, 2, 1;
L_0x5566500245d0 .part v0x55664fff6770_0, 3, 1;
L_0x556650024670 .part v0x55664fff6770_0, 4, 1;
L_0x556650024710 .part v0x55664fff6770_0, 5, 1;
L_0x5566500247b0 .part v0x55664fff6770_0, 6, 1;
L_0x556650024850 .part v0x55664fff6770_0, 7, 1;
LS_0x5566500248f0_0_0 .concat [ 1 1 1 1], L_0x556650024850, L_0x5566500247b0, L_0x556650024710, L_0x556650024670;
LS_0x5566500248f0_0_4 .concat [ 1 1 1 1], L_0x5566500245d0, L_0x556650024530, L_0x556650024490, L_0x5566500243f0;
L_0x5566500248f0 .concat [ 4 4 0 0], LS_0x5566500248f0_0_0, LS_0x5566500248f0_0_4;
S_0x55664fff57b0 .scope function.vec4.s8, "func_getwidth" "func_getwidth" 15 88, 15 88 0, S_0x55664fff5490;
 .timescale 0 0;
; Variable func_getwidth is vec4 return value of scope S_0x55664fff57b0
v0x55664fff59e0_0 .var/i "i", 31 0;
v0x55664fff5a80_0 .var "iVAL", 31 0;
TD_UFIB_tb.SynthesizerBlock.UartRX.func_getwidth ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to func_getwidth (store_vec4_to_lval)
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55664fff59e0_0, 0, 32;
T_51.133 ;
    %load/vec4 v0x55664fff59e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_51.134, 5;
    %load/vec4 v0x55664fff5a80_0;
    %load/vec4 v0x55664fff59e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.135, 8;
    %load/vec4 v0x55664fff59e0_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to func_getwidth (store_vec4_to_lval)
T_51.135 ;
    %load/vec4 v0x55664fff59e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55664fff59e0_0, 0, 32;
    %jmp T_51.133;
T_51.134 ;
    %end;
S_0x55664fff69f0 .scope module, "UfibReadDmaUnit" "UfibReadDmaUnit" 12 100, 16 9 0, S_0x55664fff2d50;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iMUfiRd";
    .port_info 1 /INPUT 32 "iMUfiAdrs";
    .port_info 2 /OUTPUT 16 "oMUfiWd";
    .port_info 3 /OUTPUT 32 "oMUfiAdrs";
    .port_info 4 /INPUT 1 "iMUfiRdy";
    .port_info 5 /INPUT 8 "iDmaAdrsStart";
    .port_info 6 /INPUT 8 "iDmaAdrsEnd";
    .port_info 7 /INPUT 1 "iDmaEnable";
    .port_info 8 /OUTPUT 1 "oDmaDone";
    .port_info 9 /OUTPUT 16 "oDmaRd";
    .port_info 10 /OUTPUT 1 "oDmaRvd";
    .port_info 11 /INPUT 1 "iDmaRe";
    .port_info 12 /INPUT 1 "iRST";
    .port_info 13 /INPUT 1 "inRST";
    .port_info 14 /INPUT 1 "iCLK";
    .port_info 15 /INPUT 1 "iACLK";
P_0x55664fff6b80 .param/l "lpDdrBitWidth" 1 16 51, +C4<00000000000000000000000000010000>;
P_0x55664fff6bc0 .param/l "lpDdrDepth" 1 16 50, +C4<00000000000000000000000100000000>;
P_0x55664fff6c00 .param/l "lpDdrRemaingCntBorder" 1 16 52, +C4<000000000000000000000000001111111>;
P_0x55664fff6c40 .param/l "lpDdtBitWidth" 1 16 116, +C4<00000000000000000000000000100000>;
P_0x55664fff6c80 .param/l "lpDdtDepth" 1 16 115, +C4<00000000000000000000000100000000>;
P_0x55664fff6cc0 .param/l "pAdrsNullWidth" 0 16 19, +C4<000000000000000000000000000010000>;
P_0x55664fff6d00 .param/l "pDmaAdrsWidth" 0 16 11, +C4<00000000000000000000000000001000>;
P_0x55664fff6d40 .param/l "pDmaBurstLength" 0 16 16, +C4<00000000000000000000000010000000>;
P_0x55664fff6d80 .param/str "pDmaReadDataSyncMode" 0 16 17, "async";
P_0x55664fff6dc0 .param/l "pUfiActiveAdrsWidth" 0 16 12, +C4<00000000000000000000000000011000>;
P_0x55664fff6e00 .param/l "pUfiAdrsBusWidth" 0 16 15, +C4<00000000000000000000000000100000>;
P_0x55664fff6e40 .param/l "pUfiAdrsMap" 0 16 13, C4<0001>;
P_0x55664fff6e80 .param/l "pUfiDqBusWidth" 0 16 14, +C4<00000000000000000000000000010000>;
L_0x55664fa8d250 .functor BUFZ 16, L_0x55664fa8fba0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55664fa8d670 .functor BUFZ 1, v0x55664fffd3e0_0, C4<0>, C4<0>, C4<0>;
L_0x55664fa390e0 .functor BUFZ 1, v0x556650008630_0, C4<0>, C4<0>, C4<0>;
L_0x55664fa3a550 .functor BUFZ 1, v0x55665000afc0_0, C4<0>, C4<0>, C4<0>;
v0x556650009b60_0 .net *"_ivl_14", 0 0, L_0x55664fa390e0;  1 drivers
v0x556650009c00_0 .net *"_ivl_9", 30 0, L_0x5566500242b0;  1 drivers
v0x556650009ca0_0 .net "iACLK", 0 0, v0x556650011530_0;  alias, 1 drivers
v0x556650009d40_0 .net "iCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x556650009de0_0 .net "iDmaAdrsEnd", 7 0, L_0x55664fa82710;  alias, 1 drivers
v0x556650009e80_0 .net "iDmaAdrsStart", 7 0, L_0x55664fa821a0;  alias, 1 drivers
v0x556650009f20_0 .net "iDmaEnable", 0 0, L_0x55664fa82c80;  alias, 1 drivers
v0x556650009fc0_0 .net "iDmaRe", 0 0, v0x55665000c7b0_0;  1 drivers
v0x55665000a060_0 .net "iMUfiAdrs", 31 0, L_0x55664fa7fc70;  alias, 1 drivers
v0x55665000a190_0 .net "iMUfiRd", 15 0, L_0x55664fb17480;  alias, 1 drivers
v0x55665000a230_0 .net "iMUfiRdy", 0 0, L_0x556650024ad0;  alias, 1 drivers
v0x55665000a2d0_0 .net "iRST", 0 0, v0x556650011ff0_0;  alias, 1 drivers
v0x55665000a370_0 .net "inRST", 0 0, v0x5566500127f0_0;  alias, 1 drivers
v0x55665000a410_0 .net "oDmaDone", 0 0, L_0x55664fa3a550;  alias, 1 drivers
v0x55665000a4b0_0 .net "oDmaRd", 15 0, L_0x55664fa8d250;  alias, 1 drivers
v0x55665000a550_0 .net "oDmaRvd", 0 0, L_0x55664fa8d670;  alias, 1 drivers
v0x55665000a5f0_0 .net "oMUfiAdrs", 31 0, L_0x556650024350;  alias, 1 drivers
v0x55665000a7a0_0 .net "oMUfiWd", 15 0, L_0x7f5d35386e28;  alias, 1 drivers
v0x55665000a840_0 .var "qBurstCntCke", 0 0;
v0x55665000a8e0_0 .var "qDdrRe", 0 0;
v0x55665000a980_0 .var "qDdrWd", 15 0;
v0x55665000aa20_0 .var "qDdrWe", 0 0;
v0x55665000aac0_0 .var "qDdtRe", 0 0;
v0x55665000ab60_0 .var "qDdtWd", 31 0;
v0x55665000ac00_0 .var "qDdtWe", 0 0;
v0x55665000aca0_0 .var "qDmaAdrsCke", 0 0;
v0x55665000ad40_0 .var "qDmaAdrsRst", 0 0;
v0x55665000ade0_0 .var "qDmaDoneCke", 0 0;
v0x55665000ae80_0 .var "qDmaRunCke", 0 0;
v0x55665000af20_0 .var "rDmaAdrs", 7 0;
v0x55665000afc0_0 .var "rDmaDone", 0 0;
v0x55665000b060_0 .var "rDmaLatency", 1 0;
v0x55665000b100_0 .var "rDmaLatencyRst", 0 0;
v0x55665000b3b0_0 .var "rDmaRun", 0 0;
v0x55665000b450_0 .net "wBurstRun", 0 0, L_0x55664fa2d220;  1 drivers
v0x55665000b4f0_0 .net "wDdrEmp", 0 0, L_0x55664fa8cf30;  1 drivers
v0x55665000b590_0 .net "wDdrFull", 0 0, L_0x55664fa89c00;  1 drivers
v0x55665000b630_0 .net "wDdrRd", 15 0, L_0x55664fa8fba0;  1 drivers
v0x55665000b6d0_0 .net "wDdrRemaingCntAlert", 0 0, L_0x55664fa8b320;  1 drivers
v0x55665000b770_0 .net "wDdrRvd", 0 0, v0x55664fffd3e0_0;  1 drivers
v0x55665000b810_0 .net "wDdtEmp", 0 0, L_0x55664fa35a60;  1 drivers
v0x55665000b8b0_0 .net "wDdtFull", 0 0, L_0x55664fa34cc0;  1 drivers
v0x55665000b950_0 .net "wDdtRd", 31 0, L_0x55664fa375a0;  1 drivers
v0x55665000b9f0_0 .net "wDdtRvd", 0 0, v0x556650008630_0;  1 drivers
E_0x55664fc27940/0 .event edge, v0x55665000b3b0_0, v0x55664f9804f0_0, v0x55664fff48f0_0, v0x55665000af20_0;
E_0x55664fc27940/1 .event edge, v0x556650007d20_0, v0x55665000b060_0, v0x55665000ade0_0;
E_0x55664fc27940 .event/or E_0x55664fc27940/0, E_0x55664fc27940/1;
E_0x55664fc345a0 .event edge, v0x55665000a230_0, v0x556650007c80_0, v0x556650009390_0, v0x55664fffcb50_0;
E_0x55664fc34c70/0 .event edge, v0x55664fb04490_0, v0x55664fb0ddd0_0, v0x55664fffca10_0, v0x556650009fc0_0;
E_0x55664fc34c70/1 .event edge, v0x55664fffc970_0;
E_0x55664fc34c70 .event/or E_0x55664fc34c70/0, E_0x55664fc34c70/1;
L_0x5566500242b0 .part L_0x55664fa375a0, 0, 31;
L_0x556650024350 .concat8 [ 31 1 0 0], L_0x5566500242b0, L_0x55664fa390e0;
S_0x55664fff7060 .scope generate, "ASyncDmaDataReceiver" "ASyncDmaDataReceiver" 16 63, 16 63 0, S_0x55664fff69f0;
 .timescale 0 0;
S_0x55664fff71f0 .scope module, "DmaDataReceiver" "ASyncFifoController" 16 86, 17 8 0, S_0x55664fff7060;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 1 "oRemaingCntAlert";
    .port_info 4 /OUTPUT 16 "oRd";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /OUTPUT 1 "oRvd";
    .port_info 7 /OUTPUT 1 "oEmp";
    .port_info 8 /INPUT 1 "inARST";
    .port_info 9 /INPUT 1 "iWCLK";
    .port_info 10 /INPUT 1 "iRCLK";
P_0x55664f833a00 .param/l "lpBramGenNum" 1 17 139, C4<00000001>;
P_0x55664f833a40 .param/l "lpDataWidth" 1 17 138, C4<00010000>;
P_0x55664f833a80 .param/l "lpFifoRemaingCntBorder" 1 17 32, C4<01111111>;
P_0x55664f833ac0 .param/l "pAddrWidth" 1 17 31, C4<00001000>;
P_0x55664f833b00 .param/l "pFifoBitWidth" 0 17 10, +C4<00000000000000000000000000010000>;
P_0x55664f833b40 .param/l "pFifoDepth" 0 17 9, +C4<00000000000000000000000100000000>;
P_0x55664f833b80 .param/l "pFifoRemaingCntBorder" 0 17 11, +C4<000000000000000000000000001111111>;
L_0x55664fa8b320 .functor BUFZ 1, v0x55664fffcf10_0, C4<0>, C4<0>, C4<0>;
L_0x55664fa89c00 .functor BUFZ 1, v0x55664fffcd30_0, C4<0>, C4<0>, C4<0>;
L_0x55664fa8cf30 .functor BUFZ 1, v0x55664fffcc90_0, C4<0>, C4<0>, C4<0>;
L_0x55664fa8fba0 .functor BUFZ 16, v0x55664fffa970_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f5d35386ac8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x55664fffc400_0 .net/2u *"_ivl_0", 7 0, L_0x7f5d35386ac8;  1 drivers
v0x55664fffc4a0_0 .net "iRCLK", 0 0, v0x556650011530_0;  alias, 1 drivers
v0x55664fffc540_0 .net "iRe", 0 0, v0x55665000a8e0_0;  1 drivers
v0x55664fffc5e0_0 .net "iWCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664fffc680_0 .net "iWd", 15 0, v0x55665000a980_0;  1 drivers
v0x55664fffc720_0 .net "iWe", 0 0, v0x55665000aa20_0;  1 drivers
v0x55664fffc7c0_0 .net "inARST", 0 0, v0x5566500127f0_0;  alias, 1 drivers
v0x55664fffc970_0 .net "oEmp", 0 0, L_0x55664fa8cf30;  alias, 1 drivers
v0x55664fffca10_0 .net "oFull", 0 0, L_0x55664fa89c00;  alias, 1 drivers
v0x55664fffcab0_0 .net "oRd", 15 0, L_0x55664fa8fba0;  alias, 1 drivers
v0x55664fffcb50_0 .net "oRemaingCntAlert", 0 0, L_0x55664fa8b320;  alias, 1 drivers
v0x55664fffcbf0_0 .net "oRvd", 0 0, v0x55664fffd3e0_0;  alias, 1 drivers
v0x55664fffcc90_0 .var "qEmp", 0 0;
v0x55664fffcd30_0 .var "qFull", 0 0;
v0x55664fffcdd0_0 .var "qRbin", 7 0;
v0x55664fffce70_0 .var "qRe", 0 0;
v0x55664fffcf10_0 .var "qRemaingCntAlert", 0 0;
v0x55664fffd0c0_0 .var "qWbin", 7 0;
v0x55664fffd160 .array "qWd", 0 0, 15 0;
v0x55664fffd200_0 .var "qWe", 0 0;
v0x55664fffd2a0 .array "rRGa", 0 2, 7 0;
v0x55664fffd340_0 .var "rRa", 7 0;
v0x55664fffd3e0_0 .var "rRe", 0 0;
v0x55664fffd480 .array "rWGa", 0 2, 7 0;
v0x55664fffd520_0 .var "rWa", 7 0;
v0x55664fffd5c0_0 .net "wRd", 15 0, v0x55664fffa970_0;  1 drivers
v0x55664fffd660_0 .net "wWa", 7 0, L_0x556650023fb0;  1 drivers
v0x55664fffd700_0 .var/i "x", 31 0;
E_0x55664fc29480/0 .event edge, v0x55664fffac90_0, v0x55664fffcdd0_0, v0x55664fffd660_0, v0x55664fffd0c0_0;
E_0x55664fc29480/1 .event edge, v0x55664fffa510_0, v0x55664fffc720_0, v0x55664fffcd30_0, v0x55664fffc540_0;
E_0x55664fc29480/2 .event edge, v0x55664fffcc90_0;
E_0x55664fc29480 .event/or E_0x55664fc29480/0, E_0x55664fc29480/1, E_0x55664fc29480/2;
v0x55664fffd2a0_0 .array/port v0x55664fffd2a0, 0;
v0x55664fffd2a0_1 .array/port v0x55664fffd2a0, 1;
v0x55664fffd2a0_2 .array/port v0x55664fffd2a0, 2;
E_0x55664fc2a220 .event edge, v0x55664fffd2a0_0, v0x55664fffd2a0_1, v0x55664fffd2a0_2, v0x55664fffcdd0_0;
E_0x55664fc2a260/0 .event negedge, v0x55664fc1e760_0;
E_0x55664fc2a260/1 .event posedge, v0x55664fff3660_0;
E_0x55664fc2a260 .event/or E_0x55664fc2a260/0, E_0x55664fc2a260/1;
v0x55664fffd480_0 .array/port v0x55664fffd480, 0;
v0x55664fffd480_1 .array/port v0x55664fffd480, 1;
v0x55664fffd480_2 .array/port v0x55664fffd480, 2;
E_0x55664fc2a8f0 .event edge, v0x55664fffd480_0, v0x55664fffd480_1, v0x55664fffd480_2, v0x55664fffd0c0_0;
L_0x556650023fb0 .arith/sum 8, v0x55664fffd520_0, L_0x7f5d35386ac8;
S_0x55664fff7520 .scope generate, "TrionSDPBRAM[0]" "TrionSDPBRAM[0]" 17 145, 17 145 0, S_0x55664fff71f0;
 .timescale 0 0;
P_0x55664fc2b6b0 .param/l "x" 0 17 145, +C4<00>;
E_0x55664fc2c450 .event edge, v0x55664fffc680_0;
S_0x55664fff76b0 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 17 150, 5 12 0, S_0x55664fff7520;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x55664fff7380 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x55664fff73c0 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x55664fffb4b0_0 .net "iRCLK", 0 0, v0x556650011530_0;  alias, 1 drivers
v0x55664fffb550_0 .net "iRa", 7 0, v0x55664fffd340_0;  1 drivers
v0x55664fffb5f0_0 .net "iRe", 0 0, v0x55664fffce70_0;  1 drivers
v0x55664fffb690_0 .net "iWCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664fffb730_0 .net "iWa", 7 0, v0x55664fffd520_0;  1 drivers
v0x55664fffd160_0 .array/port v0x55664fffd160, 0;
v0x55664fffb7d0_0 .net "iWd", 15 0, v0x55664fffd160_0;  1 drivers
v0x55664fffb870_0 .net "iWe", 0 0, v0x55664fffd200_0;  1 drivers
v0x55664fffb910_0 .net "oRd", 15 0, v0x55664fffa970_0;  alias, 1 drivers
S_0x55664fff7910 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 58, 6 36 0, S_0x55664fff76b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x55664fff7aa0 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664fff7ae0 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664fff7b20 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664fff7b60 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664fff7ba0 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664fff7be0 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664fff7c20 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664fff7c60 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664fff7ca0 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664fff7ce0 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664fff7d20 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664fff7d60 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664fff7da0 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664fff7de0 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664fff7e20 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664fff7e60 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664fff7ea0 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664fff7ee0 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664fff7f20 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664fff7f60 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664fff7fa0 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x55664fff7fe0 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x55664fff8020 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x55664fff8060 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x55664fff80a0 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x55664fff80e0 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x55664fff8120 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x55664fff8160 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x55664fff81a0 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x55664fff81e0 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x55664fff8220 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x55664fff8260 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x55664fa84240 .functor BUFZ 1, v0x55664fffd200_0, C4<0>, C4<0>, C4<0>;
L_0x55664fa84d20 .functor BUFZ 1, v0x55664fffd200_0, C4<0>, C4<0>, C4<0>;
L_0x55664fa85290 .functor BUFZ 1, v0x55664fffce70_0, C4<0>, C4<0>, C4<0>;
L_0x55664fa85d70 .functor BUFZ 8, v0x55664fffd520_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55664fa86850 .functor BUFZ 8, v0x55664fffd340_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55664fa805a0 .functor BUFZ 1, v0x556650011d40_0, C4<0>, C4<0>, C4<0>;
L_0x7f5d353869a8 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353da988 .resolv tri, L_0x7f5d353869a8, L_0x55664fa84d20;
L_0x55664fa80fc0 .functor BUFZ 1, RS_0x7f5d353da988, C4<0>, C4<0>, C4<0>;
L_0x7f5d35386960 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353daa48 .resolv tri, L_0x7f5d35386960, L_0x55664fa84240;
L_0x55664fa80b40 .functor BUFZ 1, RS_0x7f5d353daa48, C4<0>, C4<0>, C4<0>;
L_0x55664fa8c6a0 .functor BUFZ 1, v0x556650011530_0, C4<0>, C4<0>, C4<0>;
L_0x7f5d353869f0 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353da898 .resolv tri, L_0x7f5d353869f0, L_0x55664fa85290;
L_0x55664fa8cc50 .functor BUFZ 1, RS_0x7f5d353da898, C4<0>, C4<0>, C4<0>;
v0x55664fffa510_0 .net "RADDR", 7 0, v0x55664fffd340_0;  alias, 1 drivers
L_0x7f5d35386a80 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353da6e8 .resolv tri, L_0x7f5d35386a80, L_0x55664fa86850;
v0x55664fffa5b0_0 .net8 "RADDR_net", 7 0, RS_0x7f5d353da6e8;  2 drivers, strength-aware
v0x55664fffa650_0 .net "RCLK", 0 0, v0x556650011530_0;  alias, 1 drivers
v0x55664fffa6f0_0 .net "RCLK_i", 0 0, L_0x55664fa8c6a0;  1 drivers
v0x55664fffa790_0 .net "RDATA", 15 0, v0x55664fffa970_0;  alias, 1 drivers
v0x55664fffa830_0 .var "RDATA_early", 15 0;
v0x55664fffa8d0_0 .var "RDATA_late", 15 0;
v0x55664fffa970_0 .var "RDATA_out", 15 0;
v0x55664fffaa10_0 .var "RDATA_reg", 15 0;
v0x55664fffaab0_0 .net "RE", 0 0, v0x55664fffce70_0;  alias, 1 drivers
v0x55664fffab50_0 .net "RE_i", 0 0, L_0x55664fa8cc50;  1 drivers
v0x55664fffabf0_0 .net8 "RE_net", 0 0, RS_0x7f5d353da898;  2 drivers, strength-aware
v0x55664fffac90_0 .net "WADDR", 7 0, v0x55664fffd520_0;  alias, 1 drivers
L_0x7f5d35386a38 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353da8f8 .resolv tri, L_0x7f5d35386a38, L_0x55664fa85d70;
v0x55664fffad30_0 .net8 "WADDR_net", 7 0, RS_0x7f5d353da8f8;  2 drivers, strength-aware
v0x55664fffadd0_0 .net "WCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55664fffae70_0 .net "WCLKE", 0 0, v0x55664fffd200_0;  alias, 1 drivers
v0x55664fffaf10_0 .net "WCLKE_i", 0 0, L_0x55664fa80fc0;  1 drivers
v0x55664fffafb0_0 .net8 "WCLKE_net", 0 0, RS_0x7f5d353da988;  2 drivers, strength-aware
v0x55664fffb050_0 .net "WCLK_i", 0 0, L_0x55664fa805a0;  1 drivers
v0x55664fffb0f0_0 .net "WDATA", 15 0, v0x55664fffd160_0;  alias, 1 drivers
v0x55664fffb190_0 .net "WE", 0 0, v0x55664fffd200_0;  alias, 1 drivers
v0x55664fffb230_0 .net "WE_i", 0 0, L_0x55664fa80b40;  1 drivers
v0x55664fffb2d0_0 .net8 "WE_net", 0 0, RS_0x7f5d353daa48;  2 drivers, strength-aware
v0x55664fffb370_0 .var/i "i", 31 0;
v0x55664fffb410 .array "mem", 0 5119, 0 0;
E_0x55664fc56f30 .event posedge, v0x55664fffa6f0_0;
E_0x55664fc56f70 .event posedge, v0x55664fffb050_0;
S_0x55664fff9a70 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x55664fff7910;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x55664fff9a70
v0x55664fff9ca0_0 .var/i "w1", 31 0;
v0x55664fff9d40_0 .var/i "w2", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.ASyncDmaDataReceiver.DmaDataReceiver.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x55664fff9ca0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664fff9ca0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fff9ca0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fff9ca0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fff9ca0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fff9d40_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664fff9d40_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fff9d40_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fff9d40_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fff9d40_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x55664fff9ca0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664fff9ca0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fff9ca0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fff9d40_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55664fff9d40_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55664fff9d40_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x55664fff9de0 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x55664fff7910;
 .timescale 0 0;
S_0x55664fff9f70 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x55664fff7910;
 .timescale 0 0;
v0x55664fffa100_0 .var "addr", 7 0;
v0x55664fffa1a0_0 .var "rdata", 15 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.ASyncDmaDataReceiver.DmaDataReceiver.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55664fffb370_0, 0, 32;
T_53.137 ;
    %load/vec4 v0x55664fffb370_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_53.138, 5;
    %load/vec4 v0x55664fffa100_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x55664fffb370_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55664fffb410, 4;
    %ix/getv/s 4, v0x55664fffb370_0;
    %store/vec4 v0x55664fffa1a0_0, 4, 1;
    %load/vec4 v0x55664fffb370_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55664fffb370_0, 0, 32;
    %jmp T_53.137;
T_53.138 ;
    %end;
S_0x55664fffa240 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x55664fff7910;
 .timescale 0 0;
v0x55664fffa3d0_0 .var "addr", 7 0;
v0x55664fffa470_0 .var "wdata", 15 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.ASyncDmaDataReceiver.DmaDataReceiver.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55664fffb370_0, 0, 32;
T_54.139 ;
    %load/vec4 v0x55664fffb370_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_54.140, 5;
    %load/vec4 v0x55664fffa470_0;
    %load/vec4 v0x55664fffb370_0;
    %part/s 1;
    %load/vec4 v0x55664fffa3d0_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x55664fffb370_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55664fffb410, 4, 0;
    %load/vec4 v0x55664fffb370_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55664fffb370_0, 0, 32;
    %jmp T_54.139;
T_54.140 ;
    %end;
S_0x55664fffb9b0 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 17 226, 17 226 0, S_0x55664fff71f0;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x55664fffb9b0
v0x55664fffbbe0_0 .var/i "i", 31 0;
v0x55664fffbc80_0 .var "iVAL", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.ASyncDmaDataReceiver.DmaDataReceiver.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55664fffbbe0_0, 0, 32;
T_55.141 ;
    %load/vec4 v0x55664fffbbe0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_55.142, 5;
    %load/vec4 v0x55664fffbc80_0;
    %load/vec4 v0x55664fffbbe0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.143, 8;
    %load/vec4 v0x55664fffbbe0_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_55.143 ;
    %load/vec4 v0x55664fffbbe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55664fffbbe0_0, 0, 32;
    %jmp T_55.141;
T_55.142 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_55.145, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_55.145 ;
    %end;
S_0x55664fffbd20 .scope function.vec4.s8, "f_barm_gennum" "f_barm_gennum" 17 202, 17 202 0, S_0x55664fff71f0;
 .timescale 0 0;
; Variable f_barm_gennum is vec4 return value of scope S_0x55664fffbd20
v0x55664fffbf50_0 .var/i "i", 31 0;
v0x55664fffbff0_0 .var "lpDataWidth", 31 0;
v0x55664fffc090_0 .var "pFifoBitWidth", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.ASyncDmaDataReceiver.DmaDataReceiver.f_barm_gennum ;
    %load/vec4 v0x55664fffc090_0;
    %load/vec4 v0x55664fffbff0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_56.147, 5;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %jmp T_56.148;
T_56.147 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %load/vec4 v0x55664fffc090_0;
    %store/vec4 v0x55664fffbf50_0, 0, 32;
T_56.149 ;
    %load/vec4 v0x55664fffbff0_0;
    %load/vec4 v0x55664fffbf50_0;
    %cmp/u;
    %jmp/0xz T_56.150, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %retload/vec4 0;
    %pushi/vec4 1, 0, 8;
    %add;
    %ret/vec4 0, 0, 8;
    %load/vec4 v0x55664fffbf50_0;
    %load/vec4 v0x55664fffbff0_0;
    %sub;
    %store/vec4 v0x55664fffbf50_0, 0, 32;
    %jmp T_56.149;
T_56.150 ;
T_56.148 ;
    %end;
S_0x55664fffc130 .scope function.vec4.s8, "f_get_datawidth" "f_get_datawidth" 17 186, 17 186 0, S_0x55664fff71f0;
 .timescale 0 0;
; Variable f_get_datawidth is vec4 return value of scope S_0x55664fffc130
v0x55664fffc360_0 .var "pFifoDepth", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.ASyncDmaDataReceiver.DmaDataReceiver.f_get_datawidth ;
    %load/vec4 v0x55664fffc360_0;
    %dup/vec4;
    %pushi/vec4 256, 0, 32;
    %cmp/u;
    %jmp/1 T_57.151, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 32;
    %cmp/u;
    %jmp/1 T_57.152, 6;
    %dup/vec4;
    %pushi/vec4 1024, 0, 32;
    %cmp/u;
    %jmp/1 T_57.153, 6;
    %dup/vec4;
    %pushi/vec4 2048, 0, 32;
    %cmp/u;
    %jmp/1 T_57.154, 6;
    %dup/vec4;
    %pushi/vec4 4096, 0, 32;
    %cmp/u;
    %jmp/1 T_57.155, 6;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_57.157;
T_57.151 ;
    %pushi/vec4 16, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_57.157;
T_57.152 ;
    %pushi/vec4 8, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_57.157;
T_57.153 ;
    %pushi/vec4 4, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_57.157;
T_57.154 ;
    %pushi/vec4 2, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_57.157;
T_57.155 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_57.157;
T_57.157 ;
    %pop/vec4 1;
    %end;
S_0x55664fffd7a0 .scope module, "DmaDataTransfer" "SyncFifoController" 16 128, 4 21 0, S_0x55664fff69f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 1 "oRemaingCntAlert";
    .port_info 4 /OUTPUT 32 "oRd";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /OUTPUT 1 "oRvd";
    .port_info 7 /OUTPUT 1 "oEmp";
    .port_info 8 /INPUT 1 "inARST";
    .port_info 9 /INPUT 1 "iCLK";
P_0x55664fffd930 .param/l "lpBramGenNum" 1 4 117, C4<00000010>;
P_0x55664fffd970 .param/l "lpDataWidth" 1 4 116, C4<00010000>;
P_0x55664fffd9b0 .param/l "lpFifoRemaingCntBorder" 1 4 45, C4<01111111>;
P_0x55664fffd9f0 .param/l "pAddrWidth" 1 4 44, C4<00001000>;
P_0x55664fffda30 .param/l "pFifoBitWidth" 0 4 23, +C4<00000000000000000000000000100000>;
P_0x55664fffda70 .param/l "pFifoDepth" 0 4 22, +C4<00000000000000000000000100000000>;
P_0x55664fffdab0 .param/l "pFifoRemaingCntBorder" 0 4 24, +C4<00000000000000000000000001111111>;
P_0x55664fffdaf0 .param/str "pFifoRemaingCntUsed" 0 4 25, "no";
L_0x55664fa345f0 .functor BUFZ 1, v0x5566500082a0_0, C4<0>, C4<0>, C4<0>;
L_0x55664fa34cc0 .functor BUFZ 1, v0x5566500080d0_0, C4<0>, C4<0>, C4<0>;
L_0x55664fa35a60 .functor BUFZ 1, v0x556650008030_0, C4<0>, C4<0>, C4<0>;
L_0x55664fa375a0 .functor BUFZ 32, L_0x556650024170, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f5d35386de0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5566500078c0_0 .net/2u *"_ivl_5", 7 0, L_0x7f5d35386de0;  1 drivers
v0x556650007960_0 .net "iCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x556650007a00_0 .net "iRe", 0 0, v0x55665000aac0_0;  1 drivers
v0x556650007aa0_0 .net "iWd", 31 0, v0x55665000ab60_0;  1 drivers
v0x556650007b40_0 .net "iWe", 0 0, v0x55665000ac00_0;  1 drivers
v0x556650007be0_0 .net "inARST", 0 0, v0x5566500127f0_0;  alias, 1 drivers
v0x556650007c80_0 .net "oEmp", 0 0, L_0x55664fa35a60;  alias, 1 drivers
v0x556650007d20_0 .net "oFull", 0 0, L_0x55664fa34cc0;  alias, 1 drivers
v0x556650007dc0_0 .net "oRd", 31 0, L_0x55664fa375a0;  alias, 1 drivers
v0x556650007ef0_0 .net "oRemaingCntAlert", 0 0, L_0x55664fa345f0;  1 drivers
v0x556650007f90_0 .net "oRvd", 0 0, v0x556650008630_0;  alias, 1 drivers
v0x556650008030_0 .var "qEmp", 0 0;
v0x5566500080d0_0 .var "qFull", 0 0;
v0x556650008170_0 .var "qRe", 0 0;
v0x5566500082a0_0 .var "qRemaingCntAlert", 0 0;
v0x556650008340 .array "qWd", 0 1, 15 0;
v0x5566500083e0_0 .var "qWe", 0 0;
v0x556650008590_0 .var "rRa", 7 0;
v0x556650008630_0 .var "rRe", 0 0;
v0x5566500086d0_0 .var "rWa", 7 0;
v0x556650008800_0 .net "wRd", 31 0, L_0x556650024170;  1 drivers
v0x5566500088a0_0 .net "wWa", 7 0, L_0x556650024210;  1 drivers
E_0x55664fc06f40/0 .event edge, v0x5566500088a0_0, v0x556650000ba0_0, v0x556650001b30_0, v0x556650007b40_0;
E_0x55664fc06f40/1 .event edge, v0x5566500080d0_0, v0x556650007a00_0, v0x556650008030_0;
E_0x55664fc06f40 .event/or E_0x55664fc06f40/0, E_0x55664fc06f40/1;
L_0x556650024170 .concat8 [ 16 16 0 0], v0x556650001810_0, v0x556650005ca0_0;
L_0x556650024210 .arith/sum 8, v0x5566500086d0_0, L_0x7f5d35386de0;
S_0x55664fffdc40 .scope generate, "TrionSDPBRAM[0]" "TrionSDPBRAM[0]" 4 123, 4 123 0, S_0x55664fffd7a0;
 .timescale 0 0;
P_0x55664fc008e0 .param/l "x" 0 4 123, +C4<00>;
E_0x55664fc006c0 .event edge, v0x556650007aa0_0;
S_0x55664fffddd0 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 128, 5 12 0, S_0x55664fffdc40;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x55664fc23790 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x55664fc237d0 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x556650002350_0 .net "iRCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x5566500023f0_0 .net "iRa", 7 0, v0x556650008590_0;  1 drivers
v0x556650002490_0 .net "iRe", 0 0, v0x556650008170_0;  1 drivers
v0x556650002530_0 .net "iWCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x5566500025d0_0 .net "iWa", 7 0, v0x5566500086d0_0;  1 drivers
v0x556650008340_0 .array/port v0x556650008340, 0;
v0x556650002670_0 .net "iWd", 15 0, v0x556650008340_0;  1 drivers
v0x556650002710_0 .net "iWe", 0 0, v0x5566500083e0_0;  1 drivers
v0x5566500027b0_0 .net "oRd", 15 0, v0x556650001810_0;  1 drivers
S_0x55664fffe030 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 58, 6 36 0, S_0x55664fffddd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x55664fffe1c0 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664fffe200 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664fffe240 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664fffe280 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664fffe2c0 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664fffe300 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664fffe340 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664fffe380 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664fffe3c0 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664fffe400 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664fffe440 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664fffe480 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664fffe4c0 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664fffe500 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664fffe540 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664fffe580 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664fffe5c0 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664fffe600 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664fffe640 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664fffe680 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55664fffe6c0 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x55664fffe700 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x55664fffe740 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x55664fffe780 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x55664fffe7c0 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x55664fffe800 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x55664fffe840 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x55664fffe880 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x55664fffe8c0 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x55664fffe900 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x55664fffe940 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x55664fffe980 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x55664fa91b90 .functor BUFZ 1, v0x5566500083e0_0, C4<0>, C4<0>, C4<0>;
L_0x55664faa3cc0 .functor BUFZ 1, v0x5566500083e0_0, C4<0>, C4<0>, C4<0>;
L_0x55664fa8f4c0 .functor BUFZ 1, v0x556650008170_0, C4<0>, C4<0>, C4<0>;
L_0x55664fa8e530 .functor BUFZ 8, v0x5566500086d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55664fa8ef30 .functor BUFZ 8, v0x556650008590_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55664fa8fef0 .functor BUFZ 1, v0x556650011d40_0, C4<0>, C4<0>, C4<0>;
L_0x7f5d35386b58 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353dba08 .resolv tri, L_0x7f5d35386b58, L_0x55664faa3cc0;
L_0x55664fa90520 .functor BUFZ 1, RS_0x7f5d353dba08, C4<0>, C4<0>, C4<0>;
L_0x7f5d35386b10 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353dbac8 .resolv tri, L_0x7f5d35386b10, L_0x55664fa91b90;
L_0x55664fa90b10 .functor BUFZ 1, RS_0x7f5d353dbac8, C4<0>, C4<0>, C4<0>;
L_0x55664fa8dd00 .functor BUFZ 1, v0x556650011d40_0, C4<0>, C4<0>, C4<0>;
L_0x7f5d35386ba0 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353db918 .resolv tri, L_0x7f5d35386ba0, L_0x55664fa8f4c0;
L_0x55664fa8f830 .functor BUFZ 1, RS_0x7f5d353db918, C4<0>, C4<0>, C4<0>;
v0x556650000ba0_0 .net "RADDR", 7 0, v0x556650008590_0;  alias, 1 drivers
L_0x7f5d35386c30 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353db768 .resolv tri, L_0x7f5d35386c30, L_0x55664fa8ef30;
v0x556650000c40_0 .net8 "RADDR_net", 7 0, RS_0x7f5d353db768;  2 drivers, strength-aware
v0x556650000ce0_0 .net "RCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x556650001590_0 .net "RCLK_i", 0 0, L_0x55664fa8dd00;  1 drivers
v0x556650001630_0 .net "RDATA", 15 0, v0x556650001810_0;  alias, 1 drivers
v0x5566500016d0_0 .var "RDATA_early", 15 0;
v0x556650001770_0 .var "RDATA_late", 15 0;
v0x556650001810_0 .var "RDATA_out", 15 0;
v0x5566500018b0_0 .var "RDATA_reg", 15 0;
v0x556650001950_0 .net "RE", 0 0, v0x556650008170_0;  alias, 1 drivers
v0x5566500019f0_0 .net "RE_i", 0 0, L_0x55664fa8f830;  1 drivers
v0x556650001a90_0 .net8 "RE_net", 0 0, RS_0x7f5d353db918;  2 drivers, strength-aware
v0x556650001b30_0 .net "WADDR", 7 0, v0x5566500086d0_0;  alias, 1 drivers
L_0x7f5d35386be8 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353db978 .resolv tri, L_0x7f5d35386be8, L_0x55664fa8e530;
v0x556650001bd0_0 .net8 "WADDR_net", 7 0, RS_0x7f5d353db978;  2 drivers, strength-aware
v0x556650001c70_0 .net "WCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x556650001d10_0 .net "WCLKE", 0 0, v0x5566500083e0_0;  alias, 1 drivers
v0x556650001db0_0 .net "WCLKE_i", 0 0, L_0x55664fa90520;  1 drivers
v0x556650001e50_0 .net8 "WCLKE_net", 0 0, RS_0x7f5d353dba08;  2 drivers, strength-aware
v0x556650001ef0_0 .net "WCLK_i", 0 0, L_0x55664fa8fef0;  1 drivers
v0x556650001f90_0 .net "WDATA", 15 0, v0x556650008340_0;  alias, 1 drivers
v0x556650002030_0 .net "WE", 0 0, v0x5566500083e0_0;  alias, 1 drivers
v0x5566500020d0_0 .net "WE_i", 0 0, L_0x55664fa90b10;  1 drivers
v0x556650002170_0 .net8 "WE_net", 0 0, RS_0x7f5d353dbac8;  2 drivers, strength-aware
v0x556650002210_0 .var/i "i", 31 0;
v0x5566500022b0 .array "mem", 0 5119, 0 0;
E_0x55664fb2f930 .event posedge, v0x556650001590_0;
E_0x55664fb2f970 .event posedge, v0x556650001ef0_0;
S_0x556650000100 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x55664fffe030;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x556650000100
v0x556650000330_0 .var/i "w1", 31 0;
v0x5566500003d0_0 .var/i "w2", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x556650000330_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556650000330_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x556650000330_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x556650000330_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x556650000330_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5566500003d0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5566500003d0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5566500003d0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5566500003d0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5566500003d0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x556650000330_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556650000330_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x556650000330_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5566500003d0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5566500003d0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5566500003d0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x556650000470 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x55664fffe030;
 .timescale 0 0;
S_0x556650000600 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x55664fffe030;
 .timescale 0 0;
v0x556650000790_0 .var "addr", 7 0;
v0x556650000830_0 .var "rdata", 15 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556650002210_0, 0, 32;
T_59.158 ;
    %load/vec4 v0x556650002210_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_59.159, 5;
    %load/vec4 v0x556650000790_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x556650002210_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5566500022b0, 4;
    %ix/getv/s 4, v0x556650002210_0;
    %store/vec4 v0x556650000830_0, 4, 1;
    %load/vec4 v0x556650002210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556650002210_0, 0, 32;
    %jmp T_59.158;
T_59.159 ;
    %end;
S_0x5566500008d0 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x55664fffe030;
 .timescale 0 0;
v0x556650000a60_0 .var "addr", 7 0;
v0x556650000b00_0 .var "wdata", 15 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556650002210_0, 0, 32;
T_60.160 ;
    %load/vec4 v0x556650002210_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_60.161, 5;
    %load/vec4 v0x556650000b00_0;
    %load/vec4 v0x556650002210_0;
    %part/s 1;
    %load/vec4 v0x556650000a60_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x556650002210_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x5566500022b0, 4, 0;
    %load/vec4 v0x556650002210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556650002210_0, 0, 32;
    %jmp T_60.160;
T_60.161 ;
    %end;
S_0x556650002850 .scope generate, "TrionSDPBRAM[1]" "TrionSDPBRAM[1]" 4 123, 4 123 0, S_0x55664fffd7a0;
 .timescale 0 0;
P_0x55664fb30ce0 .param/l "x" 0 4 123, +C4<01>;
S_0x5566500029e0 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 128, 5 12 0, S_0x556650002850;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x55664fff9900 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x55664fff9940 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x5566500067e0_0 .net "iRCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x556650006880_0 .net "iRa", 7 0, v0x556650008590_0;  alias, 1 drivers
v0x556650006920_0 .net "iRe", 0 0, v0x556650008170_0;  alias, 1 drivers
v0x5566500069c0_0 .net "iWCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x556650006a60_0 .net "iWa", 7 0, v0x5566500086d0_0;  alias, 1 drivers
v0x556650008340_1 .array/port v0x556650008340, 1;
v0x556650006b00_0 .net "iWd", 15 0, v0x556650008340_1;  1 drivers
v0x556650006ba0_0 .net "iWe", 0 0, v0x5566500083e0_0;  alias, 1 drivers
v0x556650006c40_0 .net "oRd", 15 0, v0x556650005ca0_0;  1 drivers
S_0x556650002c40 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 58, 6 36 0, S_0x5566500029e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x556650002dd0 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x556650002e10 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x556650002e50 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x556650002e90 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x556650002ed0 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x556650002f10 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x556650002f50 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x556650002f90 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x556650002fd0 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x556650003010 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x556650003050 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x556650003090 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5566500030d0 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x556650003110 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x556650003150 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x556650003190 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5566500031d0 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x556650003210 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x556650003250 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x556650003290 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5566500032d0 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x556650003310 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x556650003350 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x556650003390 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x5566500033d0 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x556650003410 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x556650003450 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x556650003490 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x5566500034d0 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x556650003510 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x556650003550 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x556650003590 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x55664fa919c0 .functor BUFZ 1, v0x5566500083e0_0, C4<0>, C4<0>, C4<0>;
L_0x55664faa3b60 .functor BUFZ 1, v0x5566500083e0_0, C4<0>, C4<0>, C4<0>;
L_0x55664fa917f0 .functor BUFZ 1, v0x556650008170_0, C4<0>, C4<0>, C4<0>;
L_0x55664faa5830 .functor BUFZ 8, v0x5566500086d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55664fa2a9b0 .functor BUFZ 8, v0x556650008590_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55664fa2a140 .functor BUFZ 1, v0x556650011d40_0, C4<0>, C4<0>, C4<0>;
L_0x7f5d35386cc0 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353dc1b8 .resolv tri, L_0x7f5d35386cc0, L_0x55664faa3b60;
L_0x55664fa2a410 .functor BUFZ 1, RS_0x7f5d353dc1b8, C4<0>, C4<0>, C4<0>;
L_0x7f5d35386c78 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353dc278 .resolv tri, L_0x7f5d35386c78, L_0x55664fa919c0;
L_0x55664fa2c480 .functor BUFZ 1, RS_0x7f5d353dc278, C4<0>, C4<0>, C4<0>;
L_0x55664fa2cb50 .functor BUFZ 1, v0x556650011d40_0, C4<0>, C4<0>, C4<0>;
L_0x7f5d35386d08 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353dc128 .resolv tri, L_0x7f5d35386d08, L_0x55664fa917f0;
L_0x55664fa33180 .functor BUFZ 1, RS_0x7f5d353dc128, C4<0>, C4<0>, C4<0>;
v0x556650005840_0 .net "RADDR", 7 0, v0x556650008590_0;  alias, 1 drivers
L_0x7f5d35386d98 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353dbfa8 .resolv tri, L_0x7f5d35386d98, L_0x55664fa2a9b0;
v0x5566500058e0_0 .net8 "RADDR_net", 7 0, RS_0x7f5d353dbfa8;  2 drivers, strength-aware
v0x556650005980_0 .net "RCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x556650005a20_0 .net "RCLK_i", 0 0, L_0x55664fa2cb50;  1 drivers
v0x556650005ac0_0 .net "RDATA", 15 0, v0x556650005ca0_0;  alias, 1 drivers
v0x556650005b60_0 .var "RDATA_early", 15 0;
v0x556650005c00_0 .var "RDATA_late", 15 0;
v0x556650005ca0_0 .var "RDATA_out", 15 0;
v0x556650005d40_0 .var "RDATA_reg", 15 0;
v0x556650005de0_0 .net "RE", 0 0, v0x556650008170_0;  alias, 1 drivers
v0x556650005e80_0 .net "RE_i", 0 0, L_0x55664fa33180;  1 drivers
v0x556650005f20_0 .net8 "RE_net", 0 0, RS_0x7f5d353dc128;  2 drivers, strength-aware
v0x556650005fc0_0 .net "WADDR", 7 0, v0x5566500086d0_0;  alias, 1 drivers
L_0x7f5d35386d50 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d353dc158 .resolv tri, L_0x7f5d35386d50, L_0x55664faa5830;
v0x556650006060_0 .net8 "WADDR_net", 7 0, RS_0x7f5d353dc158;  2 drivers, strength-aware
v0x556650006100_0 .net "WCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x5566500061a0_0 .net "WCLKE", 0 0, v0x5566500083e0_0;  alias, 1 drivers
v0x556650006240_0 .net "WCLKE_i", 0 0, L_0x55664fa2a410;  1 drivers
v0x5566500062e0_0 .net8 "WCLKE_net", 0 0, RS_0x7f5d353dc1b8;  2 drivers, strength-aware
v0x556650006380_0 .net "WCLK_i", 0 0, L_0x55664fa2a140;  1 drivers
v0x556650006420_0 .net "WDATA", 15 0, v0x556650008340_1;  alias, 1 drivers
v0x5566500064c0_0 .net "WE", 0 0, v0x5566500083e0_0;  alias, 1 drivers
v0x556650006560_0 .net "WE_i", 0 0, L_0x55664fa2c480;  1 drivers
v0x556650006600_0 .net8 "WE_net", 0 0, RS_0x7f5d353dc278;  2 drivers, strength-aware
v0x5566500066a0_0 .var/i "i", 31 0;
v0x556650006740 .array "mem", 0 5119, 0 0;
E_0x55664fb399b0 .event posedge, v0x556650005a20_0;
E_0x55664fb399f0 .event posedge, v0x556650006380_0;
S_0x556650004da0 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x556650002c40;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x556650004da0
v0x556650004fd0_0 .var/i "w1", 31 0;
v0x556650005070_0 .var/i "w2", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x556650004fd0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556650004fd0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x556650004fd0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x556650004fd0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x556650004fd0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x556650005070_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556650005070_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x556650005070_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x556650005070_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x556650005070_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x556650004fd0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556650004fd0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x556650004fd0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x556650005070_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556650005070_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x556650005070_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x556650005110 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x556650002c40;
 .timescale 0 0;
S_0x5566500052a0 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x556650002c40;
 .timescale 0 0;
v0x556650005430_0 .var "addr", 7 0;
v0x5566500054d0_0 .var "rdata", 15 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5566500066a0_0, 0, 32;
T_62.162 ;
    %load/vec4 v0x5566500066a0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_62.163, 5;
    %load/vec4 v0x556650005430_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x5566500066a0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x556650006740, 4;
    %ix/getv/s 4, v0x5566500066a0_0;
    %store/vec4 v0x5566500054d0_0, 4, 1;
    %load/vec4 v0x5566500066a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5566500066a0_0, 0, 32;
    %jmp T_62.162;
T_62.163 ;
    %end;
S_0x556650005570 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x556650002c40;
 .timescale 0 0;
v0x556650005700_0 .var "addr", 7 0;
v0x5566500057a0_0 .var "wdata", 15 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5566500066a0_0, 0, 32;
T_63.164 ;
    %load/vec4 v0x5566500066a0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_63.165, 5;
    %load/vec4 v0x5566500057a0_0;
    %load/vec4 v0x5566500066a0_0;
    %part/s 1;
    %load/vec4 v0x556650005700_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x5566500066a0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x556650006740, 4, 0;
    %load/vec4 v0x5566500066a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5566500066a0_0, 0, 32;
    %jmp T_63.164;
T_63.165 ;
    %end;
S_0x556650006ce0 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 4 203, 4 203 0, S_0x55664fffd7a0;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x556650006ce0
v0x556650006f10_0 .var/i "i", 31 0;
v0x556650006fb0_0 .var "iVAL", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556650006f10_0, 0, 32;
T_64.166 ;
    %load/vec4 v0x556650006f10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_64.167, 5;
    %load/vec4 v0x556650006fb0_0;
    %load/vec4 v0x556650006f10_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.168, 8;
    %load/vec4 v0x556650006f10_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_64.168 ;
    %load/vec4 v0x556650006f10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556650006f10_0, 0, 32;
    %jmp T_64.166;
T_64.167 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_64.170, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_64.170 ;
    %end;
S_0x556650007050 .scope function.vec4.s8, "f_barm_gennum" "f_barm_gennum" 4 179, 4 179 0, S_0x55664fffd7a0;
 .timescale 0 0;
; Variable f_barm_gennum is vec4 return value of scope S_0x556650007050
v0x556650007280_0 .var/i "i", 31 0;
v0x556650007320_0 .var "lpDataWidth", 31 0;
v0x5566500073c0_0 .var "pFifoBitWidth", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.f_barm_gennum ;
    %load/vec4 v0x5566500073c0_0;
    %load/vec4 v0x556650007320_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_65.172, 5;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %jmp T_65.173;
T_65.172 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %load/vec4 v0x5566500073c0_0;
    %store/vec4 v0x556650007280_0, 0, 32;
T_65.174 ;
    %load/vec4 v0x556650007320_0;
    %load/vec4 v0x556650007280_0;
    %cmp/u;
    %jmp/0xz T_65.175, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %retload/vec4 0;
    %pushi/vec4 1, 0, 8;
    %add;
    %ret/vec4 0, 0, 8;
    %load/vec4 v0x556650007280_0;
    %load/vec4 v0x556650007320_0;
    %sub;
    %store/vec4 v0x556650007280_0, 0, 32;
    %jmp T_65.174;
T_65.175 ;
T_65.173 ;
    %end;
S_0x556650007460 .scope function.vec4.s8, "f_get_datawidth" "f_get_datawidth" 4 163, 4 163 0, S_0x55664fffd7a0;
 .timescale 0 0;
; Variable f_get_datawidth is vec4 return value of scope S_0x556650007460
v0x556650007690_0 .var "pFifoDepth", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.f_get_datawidth ;
    %load/vec4 v0x556650007690_0;
    %dup/vec4;
    %pushi/vec4 256, 0, 32;
    %cmp/u;
    %jmp/1 T_66.176, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 32;
    %cmp/u;
    %jmp/1 T_66.177, 6;
    %dup/vec4;
    %pushi/vec4 1024, 0, 32;
    %cmp/u;
    %jmp/1 T_66.178, 6;
    %dup/vec4;
    %pushi/vec4 2048, 0, 32;
    %cmp/u;
    %jmp/1 T_66.179, 6;
    %dup/vec4;
    %pushi/vec4 4096, 0, 32;
    %cmp/u;
    %jmp/1 T_66.180, 6;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_66.182;
T_66.176 ;
    %pushi/vec4 16, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_66.182;
T_66.177 ;
    %pushi/vec4 8, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_66.182;
T_66.178 ;
    %pushi/vec4 4, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_66.182;
T_66.179 ;
    %pushi/vec4 2, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_66.182;
T_66.180 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_66.182;
T_66.182 ;
    %pop/vec4 1;
    %end;
S_0x556650007730 .scope generate, "genblk2" "genblk2" 4 82, 4 82 0, S_0x55664fffd7a0;
 .timescale 0 0;
E_0x55664fb4f430 .event "_ivl_0";
S_0x556650008940 .scope module, "UfibBurstCnt" "UfibBurstCnt" 16 157, 18 7 0, S_0x55664fff69f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "oBurstRun";
    .port_info 1 /INPUT 1 "iRST";
    .port_info 2 /INPUT 1 "iCKE";
    .port_info 3 /INPUT 1 "iCLK";
P_0x556650008ad0 .param/l "pBurstCntBitWidth" 0 18 9, +C4<00000000000000000000000000000111>;
P_0x556650008b10 .param/l "pBurstCntNum" 0 18 8, +C4<00000000000000000000000010000000>;
L_0x55664fa2d220 .functor BUFZ 1, v0x5566500096b0_0, C4<0>, C4<0>, C4<0>;
v0x5566500090a0_0 .net "iCKE", 0 0, v0x55665000a840_0;  1 drivers
v0x556650009140_0 .net "iCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x5566500091e0_0 .net "iRST", 0 0, v0x556650011ff0_0;  alias, 1 drivers
v0x556650009390_0 .net "oBurstRun", 0 0, L_0x55664fa2d220;  alias, 1 drivers
v0x556650009430_0 .var "qBurstCntCke", 0 0;
v0x5566500094d0_0 .var "qBurstRunCke", 0 0;
v0x556650009570_0 .var "qBurstWaitCntCke", 0 0;
v0x556650009610_0 .var "rBurstCnt", 6 0;
v0x5566500096b0_0 .var "rBurstRun", 0 0;
v0x556650009750_0 .var "rBurstWaitCnt", 2 0;
E_0x55664fb50220 .event edge, v0x5566500096b0_0, v0x556650009750_0, v0x556650009610_0, v0x5566500090a0_0;
S_0x556650008bf0 .scope function.vec4.u32, "f_detect_bitwidth" "f_detect_bitwidth" 18 61, 18 61 0, S_0x556650008940;
 .timescale 0 0;
v0x556650008d80_0 .var/i "bitcnt", 31 0;
v0x556650008e20_0 .var/i "bitwidth", 31 0;
; Variable f_detect_bitwidth is vec4 return value of scope S_0x556650008bf0
v0x556650008f60_0 .var/i "i", 31 0;
v0x556650009000_0 .var/i "number", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.UfibBurstCnt.f_detect_bitwidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556650008d80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556650008f60_0, 0, 32;
T_67.183 ;
    %load/vec4 v0x556650008f60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_67.184, 5;
    %load/vec4 v0x556650009000_0;
    %load/vec4 v0x556650008f60_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.185, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x556650008d80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x556650008d80_0, 0, 32;
T_67.185 ;
    %load/vec4 v0x556650008f60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556650008f60_0, 0, 32;
    %jmp T_67.183;
T_67.184 ;
    %load/vec4 v0x556650008d80_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_67.187, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556650008f60_0, 0, 32;
T_67.189 ;
    %load/vec4 v0x556650008f60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_67.190, 5;
    %load/vec4 v0x556650009000_0;
    %load/vec4 v0x556650008f60_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.191, 8;
    %load/vec4 v0x556650008f60_0;
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
T_67.191 ;
    %load/vec4 v0x556650008f60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556650008f60_0, 0, 32;
    %jmp T_67.189;
T_67.190 ;
    %retload/vec4 0; Load f_detect_bitwidth (draw_signal_vec4)
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_67.193, 4;
    %retload/vec4 0; Load f_detect_bitwidth (draw_signal_vec4)
    %subi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
T_67.193 ;
    %jmp T_67.188;
T_67.187 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556650008e20_0, 0, 32;
    %load/vec4 v0x556650009000_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_67.195, 4;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
    %jmp T_67.196;
T_67.195 ;
T_67.197 ;
    %load/vec4 v0x556650009000_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz T_67.198, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x556650008e20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x556650008e20_0, 0, 32;
    %load/vec4 v0x556650009000_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x556650009000_0, 0, 32;
    %jmp T_67.197;
T_67.198 ;
    %load/vec4 v0x556650008e20_0;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
T_67.196 ;
T_67.188 ;
    %end;
S_0x5566500097f0 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 16 247, 16 247 0, S_0x55664fff69f0;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x5566500097f0
v0x556650009a20_0 .var/i "i", 31 0;
v0x556650009ac0_0 .var "iVAL", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556650009a20_0, 0, 32;
T_68.199 ;
    %load/vec4 v0x556650009a20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_68.200, 5;
    %load/vec4 v0x556650009ac0_0;
    %load/vec4 v0x556650009a20_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.201, 8;
    %load/vec4 v0x556650009a20_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_68.201 ;
    %load/vec4 v0x556650009a20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556650009a20_0, 0, 32;
    %jmp T_68.199;
T_68.200 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_68.203, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_68.203 ;
    %end;
S_0x55665000cf40 .scope module, "UFIB" "UFIB" 2 194, 19 21 0, S_0x55664fe53a50;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iSUfiRd";
    .port_info 1 /INPUT 32 "iSUfiAdrs";
    .port_info 2 /OUTPUT 16 "oMUfiRd";
    .port_info 3 /OUTPUT 32 "oMUfiAdrs";
    .port_info 4 /OUTPUT 16 "oSUfiWd";
    .port_info 5 /OUTPUT 32 "oSUfiAdrs";
    .port_info 6 /INPUT 1 "iSUfiRdy";
    .port_info 7 /INPUT 32 "iMUfiWd";
    .port_info 8 /INPUT 64 "iMUfiAdrs";
    .port_info 9 /OUTPUT 2 "oMUfiRdy";
    .port_info 10 /INPUT 1 "iRST";
    .port_info 11 /INPUT 1 "iCLK";
P_0x55665000d0d0 .param/l "lpBlockConnectNum" 1 19 102, C4<1>;
P_0x55665000d110 .param/l "pBlockAdrsWidth" 0 19 24, +C4<00000000000000000000000000000001>;
P_0x55665000d150 .param/l "pBlockConnectNum" 0 19 23, +C4<00000000000000000000000000000010>;
P_0x55665000d190 .param/l "pMUfiAdrsWidth" 0 19 29, +C4<0000000000000000000000000000000000000000000000000000000001000000>;
P_0x55665000d1d0 .param/l "pMUfiDqWidth" 0 19 28, +C4<0000000000000000000000000000000000000000000000000000000000100000>;
P_0x55665000d210 .param/l "pUfiAdrsBusWidth" 0 19 26, +C4<00000000000000000000000000100000>;
P_0x55665000d250 .param/l "pUfiDqBusWidth" 0 19 25, +C4<00000000000000000000000000010000>;
L_0x55664fb17480 .functor BUFZ 16, L_0x55664f940db0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55664fa7fc70 .functor BUFZ 32, L_0x556650025870, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55664faf4d50 .functor BUFZ 16, v0x55665000ea10_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55665000dda0_0 .net "iCLK", 0 0, v0x556650011d40_0;  alias, 1 drivers
v0x55665000de40_0 .net "iMUfiAdrs", 63 0, v0x5566500102c0_0;  1 drivers
v0x55665000dee0_0 .net "iMUfiWd", 31 0, v0x556650010360_0;  1 drivers
v0x55665000df80_0 .net "iRST", 0 0, v0x556650011ff0_0;  alias, 1 drivers
v0x55665000e020_0 .net "iSUfiAdrs", 31 0, L_0x556650025870;  alias, 1 drivers
v0x55665000e0c0_0 .net "iSUfiRd", 15 0, L_0x55664f940db0;  alias, 1 drivers
v0x55665000e160_0 .net "iSUfiRdy", 0 0, L_0x556650025c30;  alias, 1 drivers
v0x55665000e200_0 .net "oMUfiAdrs", 31 0, L_0x55664fa7fc70;  alias, 1 drivers
v0x55665000e2a0_0 .net "oMUfiRd", 15 0, L_0x55664fb17480;  alias, 1 drivers
v0x55665000e340_0 .net "oMUfiRdy", 1 0, v0x55665000e790_0;  alias, 1 drivers
v0x55665000e3e0_0 .net "oSUfiAdrs", 31 0, v0x55665000e970_0;  alias, 1 drivers
v0x55665000e510_0 .net "oSUfiWd", 15 0, L_0x55664faf4d50;  alias, 1 drivers
v0x55665000e5b0_0 .var "qBlockSelectCke", 0 0;
v0x55665000e650_0 .var "qBlockSelectRst", 0 0;
v0x55665000e6f0_0 .var "qLatencyRst", 0 0;
v0x55665000e790_0 .var "qMUfiRdy", 1 0;
v0x55665000e830_0 .var "rBlockSelect", 0 0;
v0x55665000e8d0_0 .var "rLatencyCnt", 2 0;
v0x55665000e970_0 .var "rMUfiAdrs", 31 0;
v0x55665000ea10_0 .var "rMUfiWd", 15 0;
v0x55665000eab0 .array "wBlockId", 0 1;
v0x55665000eab0_0 .net v0x55665000eab0 0, 0 0, L_0x556650012a70; 1 drivers
v0x55665000eab0_1 .net v0x55665000eab0 1, 0 0, L_0x556650012d90; 1 drivers
v0x55665000eb50_0 .net "wEnableBit", 1 0, L_0x556650012e30;  1 drivers
v0x55665000ebf0 .array "wMUfiAdrs", 0 1;
v0x55665000ebf0_0 .net v0x55665000ebf0 0, 31 0, L_0x556650012930; 1 drivers
v0x55665000ebf0_1 .net v0x55665000ebf0 1, 31 0, L_0x556650012c50; 1 drivers
v0x55665000ec90 .array "wMUfiWd", 0 1;
v0x55665000ec90_0 .net v0x55665000ec90 0, 15 0, L_0x556650012890; 1 drivers
v0x55665000ec90_1 .net v0x55665000ec90 1, 15 0, L_0x556650012bb0; 1 drivers
E_0x55664fb918f0 .event edge, v0x55664f9804f0_0, v0x55665000e830_0, v0x55665000eb50_0, v0x55665000e8d0_0;
L_0x556650012890 .part v0x556650010360_0, 0, 16;
L_0x556650012930 .part v0x5566500102c0_0, 0, 32;
L_0x556650012bb0 .part v0x556650010360_0, 16, 16;
L_0x556650012c50 .part v0x5566500102c0_0, 32, 32;
L_0x556650012e30 .concat8 [ 1 1 0 0], L_0x556650012b10, L_0x556650012ed0;
S_0x55665000d4e0 .scope generate, "genblk1[0]" "genblk1[0]" 19 88, 19 88 0, S_0x55665000cf40;
 .timescale 0 0;
P_0x55664fb920c0 .param/l "x" 0 19 88, +C4<00>;
v0x55665000d670_0 .net *"_ivl_12", 0 0, L_0x556650012b10;  1 drivers
v0x55665000d710_0 .net *"_ivl_7", 3 0, L_0x5566500129d0;  1 drivers
L_0x5566500129d0 .part L_0x556650012930, 25, 4;
L_0x556650012a70 .part L_0x5566500129d0, 0, 1;
L_0x556650012b10 .part L_0x556650012930, 31, 1;
S_0x55665000d7b0 .scope generate, "genblk1[1]" "genblk1[1]" 19 88, 19 88 0, S_0x55665000cf40;
 .timescale 0 0;
P_0x55664fb99d60 .param/l "x" 0 19 88, +C4<01>;
v0x55665000d940_0 .net *"_ivl_12", 0 0, L_0x556650012ed0;  1 drivers
v0x55665000d9e0_0 .net *"_ivl_7", 3 0, L_0x556650012cf0;  1 drivers
L_0x556650012cf0 .part L_0x556650012c50, 25, 4;
L_0x556650012d90 .part L_0x556650012cf0, 0, 1;
L_0x556650012ed0 .part L_0x556650012c50, 31, 1;
S_0x55665000da80 .scope generate, "genblk2[0]" "genblk2[0]" 19 112, 19 112 0, S_0x55665000cf40;
 .timescale 0 0;
P_0x55664fb9be40 .param/l "x" 0 19 112, +C4<00>;
E_0x55664fb9bfe0 .event edge, v0x55664fff11a0_0, v0x55665000e830_0;
S_0x55665000dc10 .scope generate, "genblk2[1]" "genblk2[1]" 19 112, 19 112 0, S_0x55665000cf40;
 .timescale 0 0;
P_0x55664fb9a780 .param/l "x" 0 19 112, +C4<01>;
S_0x55665000ed30 .scope function.vec4.u32, "f_detect_bitwidth" "f_detect_bitwidth" 2 424, 2 424 0, S_0x55664fe53a50;
 .timescale -9 -12;
v0x55665000eec0_0 .var/i "bitcnt", 31 0;
v0x55665000ef60_0 .var/i "bitwidth", 31 0;
; Variable f_detect_bitwidth is vec4 return value of scope S_0x55665000ed30
v0x55665000f0a0_0 .var/i "i", 31 0;
v0x55665000f140_0 .var/i "number", 31 0;
TD_UFIB_tb.f_detect_bitwidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55665000eec0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55665000f0a0_0, 0, 32;
T_69.205 ;
    %load/vec4 v0x55665000f0a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_69.206, 5;
    %load/vec4 v0x55665000f140_0;
    %load/vec4 v0x55665000f0a0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.207, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55665000eec0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55665000eec0_0, 0, 32;
T_69.207 ;
    %load/vec4 v0x55665000f0a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55665000f0a0_0, 0, 32;
    %jmp T_69.205;
T_69.206 ;
    %load/vec4 v0x55665000eec0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_69.209, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55665000f0a0_0, 0, 32;
T_69.211 ;
    %load/vec4 v0x55665000f0a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_69.212, 5;
    %load/vec4 v0x55665000f140_0;
    %load/vec4 v0x55665000f0a0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.213, 8;
    %load/vec4 v0x55665000f0a0_0;
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
T_69.213 ;
    %load/vec4 v0x55665000f0a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55665000f0a0_0, 0, 32;
    %jmp T_69.211;
T_69.212 ;
    %retload/vec4 0; Load f_detect_bitwidth (draw_signal_vec4)
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_69.215, 4;
    %retload/vec4 0; Load f_detect_bitwidth (draw_signal_vec4)
    %subi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
T_69.215 ;
    %jmp T_69.210;
T_69.209 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55665000ef60_0, 0, 32;
    %load/vec4 v0x55665000f140_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_69.217, 4;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
    %jmp T_69.218;
T_69.217 ;
T_69.219 ;
    %load/vec4 v0x55665000f140_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz T_69.220, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55665000ef60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55665000ef60_0, 0, 32;
    %load/vec4 v0x55665000f140_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x55665000f140_0, 0, 32;
    %jmp T_69.219;
T_69.220 ;
    %load/vec4 v0x55665000ef60_0;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
T_69.218 ;
T_69.210 ;
    %end;
S_0x55665000f1e0 .scope generate, "genblk1[0]" "genblk1[0]" 2 208, 2 208 0, S_0x55664fe53a50;
 .timescale -9 -12;
P_0x55664fb1c890 .param/l "x" 0 2 208, +C4<00>;
E_0x55664fb18f20 .event edge, v0x55664ffd1800_0, v0x55665000a7a0_0, v0x55664ffd1760_0, v0x55665000a5f0_0;
S_0x55665000f370 .scope generate, "genblk1[1]" "genblk1[1]" 2 208, 2 208 0, S_0x55664fe53a50;
 .timescale -9 -12;
P_0x55664fb1a550 .param/l "x" 0 2 208, +C4<01>;
S_0x55665000f500 .scope task, "mcb_flash_run" "mcb_flash_run" 2 121, 2 121 0, S_0x55664fe53a50;
 .timescale -9 -12;
v0x55665000f690_0 .var/i "i", 31 0;
v0x55665000f730_0 .var "rw", 0 0;
TD_UFIB_tb.mcb_flash_run ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55665000f690_0, 0, 32;
T_70.221 ;
    %load/vec4 v0x55665000f690_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_70.222, 5;
    %load/vec4 v0x55665000f730_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_70.223, 4;
    %load/vec4 v0x55665000f690_0;
    %store/vec4 v0x55665000fb90_0, 0, 32;
    %pushi/vec4 1074069504, 0, 32;
    %store/vec4 v0x55665000faf0_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x55665000f960;
    %join;
    %load/vec4 v0x55665000f690_0;
    %store/vec4 v0x55665000fb90_0, 0, 32;
    %pushi/vec4 1074069508, 0, 32;
    %store/vec4 v0x55665000faf0_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x55665000f960;
    %join;
    %jmp T_70.224;
T_70.223 ;
    %pushi/vec4 1073741824, 0, 32;
    %load/vec4 v0x55665000f690_0;
    %add;
    %store/vec4 v0x55665000fb90_0, 0, 32;
    %pushi/vec4 1074069508, 0, 32;
    %store/vec4 v0x55665000faf0_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x55665000f960;
    %join;
T_70.224 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55665000fb90_0, 0, 32;
    %pushi/vec4 1074069512, 0, 32;
    %store/vec4 v0x55665000faf0_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x55665000f960;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55665000fb90_0, 0, 32;
    %pushi/vec4 1074069512, 0, 32;
    %store/vec4 v0x55665000faf0_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x55665000f960;
    %join;
    %load/vec4 v0x55665000f690_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55665000f690_0, 0, 32;
    %jmp T_70.221;
T_70.222 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55665000fb90_0, 0, 32;
    %pushi/vec4 1074069516, 0, 32;
    %store/vec4 v0x55665000faf0_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x55665000f960;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55665000fb90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55665000faf0_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x55665000f960;
    %join;
    %vpi_call 2 144 "$display", "mcb_flash_run %d", v0x55665000f730_0 {0 0 0};
    %end;
S_0x55665000f7d0 .scope task, "reset_init" "reset_init" 2 44, 2 44 0, S_0x55664fe53a50;
 .timescale -9 -12;
TD_UFIB_tb.reset_init ;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556650011ff0_0, 0, 1;
    %load/vec4 v0x556650011ff0_0;
    %inv;
    %store/vec4 v0x5566500127f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556650011670_0, 0, 1;
    %load/vec4 v0x556650011670_0;
    %inv;
    %store/vec4 v0x556650012750_0, 0, 1;
    %delay 40000, 0;
    %end;
S_0x55665000f960 .scope task, "usi_csr_setting" "usi_csr_setting" 2 94, 2 94 0, S_0x55664fe53a50;
 .timescale -9 -12;
v0x55665000faf0_0 .var "adrs", 31 0;
v0x55665000fb90_0 .var "wd", 31 0;
TD_UFIB_tb.usi_csr_setting ;
    %load/vec4 v0x55665000fb90_0;
    %store/vec4 v0x556650010f20_0, 0, 32;
    %load/vec4 v0x55665000faf0_0;
    %store/vec4 v0x556650010e80_0, 0, 32;
    %delay 4000, 0;
    %end;
S_0x55665000fc30 .scope task, "wait_flag" "wait_flag" 2 106, 2 106 0, S_0x55664fe53a50;
 .timescale -9 -12;
v0x55665000fdc0_0 .var "adrs", 31 0;
v0x55665000fe60_0 .var "flag", 31 0;
TD_UFIB_tb.wait_flag ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55665000fb90_0, 0, 32;
    %load/vec4 v0x55665000fdc0_0;
    %store/vec4 v0x55665000faf0_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x55665000f960;
    %join;
T_73.225 ;
    %load/vec4 v0x556650012570_0;
    %load/vec4 v0x55665000fe60_0;
    %cmp/e;
    %jmp/0xz T_73.226, 4;
    %delay 4000, 0;
    %jmp T_73.225;
T_73.226 ;
    %end;
    .scope S_0x55665000f1e0;
T_74 ;
    %wait E_0x55664fb18f20;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x556650011a20, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556650010360_0, 4, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x556650011980, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5566500102c0_0, 4, 5;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x55665000f370;
T_75 ;
    %wait E_0x55664fb18f20;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x556650011a20, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556650010360_0, 4, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x556650011980, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5566500102c0_0, 4, 5;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x55665000da80;
T_76 ;
    %wait E_0x55664fb9bfe0;
    %load/vec4 v0x55665000e160_0;
    %load/vec4 v0x55665000e830_0;
    %pad/u 3;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55665000e790_0, 4, 5;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x55665000dc10;
T_77 ;
    %wait E_0x55664fb9bfe0;
    %load/vec4 v0x55665000e160_0;
    %load/vec4 v0x55665000e830_0;
    %pad/u 3;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55665000e790_0, 4, 5;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_0x55665000cf40;
T_78 ;
    %wait E_0x55664f8d6860;
    %load/vec4 v0x55665000e830_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x55665000ec90, 4;
    %assign/vec4 v0x55665000ea10_0, 0;
    %load/vec4 v0x55665000df80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55665000e970_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x55665000e830_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x55665000ebf0, 4;
    %assign/vec4 v0x55665000e970_0, 0;
T_78.1 ;
    %load/vec4 v0x55665000e650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55665000e830_0, 0;
    %jmp T_78.3;
T_78.2 ;
    %load/vec4 v0x55665000e5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.4, 8;
    %load/vec4 v0x55665000e830_0;
    %addi 1, 0, 1;
    %assign/vec4 v0x55665000e830_0, 0;
    %jmp T_78.5;
T_78.4 ;
    %load/vec4 v0x55665000e830_0;
    %assign/vec4 v0x55665000e830_0, 0;
T_78.5 ;
T_78.3 ;
    %load/vec4 v0x55665000e6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.6, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55665000e8d0_0, 0;
    %jmp T_78.7;
T_78.6 ;
    %load/vec4 v0x55665000e8d0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55665000e8d0_0, 0;
T_78.7 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x55665000cf40;
T_79 ;
    %wait E_0x55664fb918f0;
    %load/vec4 v0x55665000df80_0;
    %load/vec4 v0x55665000e830_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %or/r;
    %assign/vec4 v0x55665000e650_0, 0;
    %load/vec4 v0x55665000eb50_0;
    %load/vec4 v0x55665000e830_0;
    %part/u 1;
    %inv;
    %load/vec4 v0x55665000e8d0_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x55665000e5b0_0, 0;
    %load/vec4 v0x55665000eb50_0;
    %load/vec4 v0x55665000e830_0;
    %part/u 1;
    %load/vec4 v0x55665000df80_0;
    %concat/vec4; draw_concat_vec4
    %or/r;
    %assign/vec4 v0x55665000e6f0_0, 0;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_0x55664feda920;
T_80 ;
    %wait E_0x55664f8d6860;
    %load/vec4 v0x55664f9804f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55664fb853c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55664fcc4e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55664fb657f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55664fb88100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55664fb73230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55664fb8e980_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55664fb69680_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0x55664f8eacd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_80.2, 8;
    %load/vec4 v0x55664f9827f0_0;
    %parti/s 16, 0, 2;
    %jmp/1 T_80.3, 8;
T_80.2 ; End of true expr.
    %load/vec4 v0x55664fb853c0_0;
    %jmp/0 T_80.3, 8;
 ; End of false expr.
    %blend;
T_80.3;
    %assign/vec4 v0x55664fb853c0_0, 0;
    %load/vec4 v0x55664f8ea6c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_80.4, 8;
    %load/vec4 v0x55664f9827f0_0;
    %jmp/1 T_80.5, 8;
T_80.4 ; End of true expr.
    %load/vec4 v0x55664fcc4e30_0;
    %jmp/0 T_80.5, 8;
 ; End of false expr.
    %blend;
T_80.5;
    %assign/vec4 v0x55664fcc4e30_0, 0;
    %load/vec4 v0x55664f8d21c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_80.6, 8;
    %load/vec4 v0x55664f9827f0_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_80.7, 8;
T_80.6 ; End of true expr.
    %load/vec4 v0x55664fb657f0_0;
    %jmp/0 T_80.7, 8;
 ; End of false expr.
    %blend;
T_80.7;
    %assign/vec4 v0x55664fb657f0_0, 0;
    %load/vec4 v0x55664f88b660_0;
    %flag_set/vec4 8;
    %jmp/0 T_80.8, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_80.9, 8;
T_80.8 ; End of true expr.
    %load/vec4 v0x55664f97eb40_0;
    %flag_set/vec4 9;
    %jmp/0 T_80.10, 9;
    %load/vec4 v0x55664f9827f0_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_80.11, 9;
T_80.10 ; End of true expr.
    %load/vec4 v0x55664fb88100_0;
    %jmp/0 T_80.11, 9;
 ; End of false expr.
    %blend;
T_80.11;
    %jmp/0 T_80.9, 8;
 ; End of false expr.
    %blend;
T_80.9;
    %assign/vec4 v0x55664fb88100_0, 0;
    %load/vec4 v0x55664f882be0_0;
    %assign/vec4 v0x55664fb73230_0, 0;
    %load/vec4 v0x55664f8748b0_0;
    %assign/vec4 v0x55664fb8e980_0, 0;
    %load/vec4 v0x55664f91e7d0_0;
    %assign/vec4 v0x55664fb69680_0, 0;
    %load/vec4 v0x55664f91e350_0;
    %flag_set/vec4 8;
    %jmp/0 T_80.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_80.13, 8;
T_80.12 ; End of true expr.
    %load/vec4 v0x55664fcc2430_0;
    %flag_set/vec4 9;
    %jmp/0 T_80.14, 9;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_80.15, 9;
T_80.14 ; End of true expr.
    %load/vec4 v0x55664fb70b30_0;
    %jmp/0 T_80.15, 9;
 ; End of false expr.
    %blend;
T_80.15;
    %jmp/0 T_80.13, 8;
 ; End of false expr.
    %blend;
T_80.13;
    %assign/vec4 v0x55664fb70b30_0, 0;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x55664feda920;
T_81 ;
    %wait E_0x55664f8d68a0;
    %load/vec4 v0x55664f984020_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x55664f984020_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 65536, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x55664f8eacd0_0, 0;
    %load/vec4 v0x55664f984020_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x55664f984020_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 65540, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x55664f8ea6c0_0, 0;
    %load/vec4 v0x55664f984020_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x55664f984020_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 65544, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x55664f8d21c0_0, 0;
    %load/vec4 v0x55664f984020_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x55664f984020_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 65548, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x55664f97eb40_0, 0;
    %load/vec4 v0x55664f984020_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x55664f984020_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 65608, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x55664fcc2430_0, 0;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_0x55664feda920;
T_82 ;
    %wait E_0x55664f8d6860;
    %load/vec4 v0x55664f984020_0;
    %parti/s 8, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_82.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_82.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_82.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_82.3, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_82.4, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 8;
    %cmp/u;
    %jmp/1 T_82.5, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 8;
    %cmp/u;
    %jmp/1 T_82.6, 6;
    %load/vec4 v0x55664f9827f0_0;
    %assign/vec4 v0x55664fb7c1e0_0, 0;
    %jmp T_82.8;
T_82.0 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55664fb853c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55664fb7c1e0_0, 0;
    %jmp T_82.8;
T_82.1 ;
    %load/vec4 v0x55664fcc4e30_0;
    %assign/vec4 v0x55664fb7c1e0_0, 0;
    %jmp T_82.8;
T_82.2 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55664fb657f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55664fb7c1e0_0, 0;
    %jmp T_82.8;
T_82.3 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55664fb88100_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55664fb7c1e0_0, 0;
    %jmp T_82.8;
T_82.4 ;
    %pushi/vec4 0, 0, 24;
    %concati/vec4 0, 0, 3;
    %load/vec4 v0x55664fb8e980_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 3;
    %load/vec4 v0x55664fb73230_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55664fb7c1e0_0, 0;
    %jmp T_82.8;
T_82.5 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55664fb69680_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55664fb7c1e0_0, 0;
    %jmp T_82.8;
T_82.6 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55664fb70b30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55664fb7c1e0_0, 0;
    %jmp T_82.8;
T_82.8 ;
    %pop/vec4 1;
    %jmp T_82;
    .thread T_82;
    .scope S_0x55664feda530;
T_83 ;
    %wait E_0x55664f8f01b0;
    %jmp T_83;
    .thread T_83;
    .scope S_0x55664ff1ef30;
T_84 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55664fecc580_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55664fed4df0_0, 0, 8;
    %end;
    .thread T_84;
    .scope S_0x55664ff1ef30;
T_85 ;
    %pushi/vec4 8, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x55664fecd4b0_0, 0, 32;
    %store/vec4 v0x55664fe740f0_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x55664ff1f220;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x55664ffe7410, P_0x55664ffe75d0 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_85.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55664ff3d760_0, 0, 32;
T_85.2 ;
    %load/vec4 v0x55664ff3d760_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_85.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ff3d760_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x55664ff3d760_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f9fe070, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ff3d760_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x55664ff3d760_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f9fe070, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ff3d760_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x55664ff3d760_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f9fe070, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ff3d760_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x55664ff3d760_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f9fe070, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ff3d760_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x55664ff3d760_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f9fe070, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ff3d760_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x55664ff3d760_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f9fe070, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ff3d760_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x55664ff3d760_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f9fe070, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ff3d760_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x55664ff3d760_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f9fe070, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ff3d760_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x55664ff3d760_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f9fe070, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ff3d760_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x55664ff3d760_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f9fe070, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ff3d760_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x55664ff3d760_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f9fe070, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ff3d760_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x55664ff3d760_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f9fe070, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ff3d760_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x55664ff3d760_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f9fe070, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ff3d760_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x55664ff3d760_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f9fe070, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ff3d760_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x55664ff3d760_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f9fe070, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ff3d760_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x55664ff3d760_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f9fe070, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ff3d760_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x55664ff3d760_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f9fe070, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ff3d760_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x55664ff3d760_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f9fe070, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ff3d760_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x55664ff3d760_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f9fe070, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ff3d760_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x55664ff3d760_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f9fe070, 4, 0;
    %load/vec4 v0x55664ff3d760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55664ff3d760_0, 0, 32;
    %jmp T_85.2;
T_85.3 ;
    %end;
    .thread T_85;
    .scope S_0x55664ff1ef30;
T_86 ;
    %wait E_0x55664fe3e600;
    %load/vec4 v0x55664fa03860_0;
    %load/vec4 v0x55664ffd8740_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %delay 0, 0;
    %load/vec4 v0x55664ff30070_0;
    %store/vec4 v0x55664ff3d3c0_0, 0, 9;
    %load/vec4 v0x55664fa03520_0;
    %store/vec4 v0x55664fecd9e0_0, 0, 8;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x55664fe3fc10;
    %join;
    %delay 0, 0;
T_86.0 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0x55664ff1ef30;
T_87 ;
    %wait E_0x55664fe3b740;
    %load/vec4 v0x55664fe3cff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %load/vec4 v0x55664ff6ed20_0;
    %store/vec4 v0x55664f95aa20_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55664fe3f8c0;
    %join;
    %load/vec4 v0x55664ffd5a10_0;
    %store/vec4 v0x55664fec88f0_0, 0, 8;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x55664ff6ed20_0;
    %store/vec4 v0x55664f95aa20_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55664fe3f8c0;
    %join;
    %load/vec4 v0x55664ffd5a10_0;
    %store/vec4 v0x55664fec8340_0, 0, 8;
    %load/vec4 v0x55664fec88f0_0;
    %store/vec4 v0x55664fecc580_0, 0, 8;
T_87.0 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0x55664ff1e890;
T_88 ;
    %wait E_0x55664fe3bc20;
    %load/vec4 v0x55664fe872a0_0;
    %parti/s 8, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55664f9ffe90, 0, 4;
    %jmp T_88;
    .thread T_88, $push;
    .scope S_0x55664ff0f3f0;
T_89 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55664f88b350_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55664f879a60_0, 0, 8;
    %end;
    .thread T_89;
    .scope S_0x55664ff0f3f0;
T_90 ;
    %pushi/vec4 8, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x55664fba04e0_0, 0, 32;
    %store/vec4 v0x55664fba0670_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x55664ff0f7e0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x55664ffe7c20, P_0x55664ffe7de0 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_90.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55664f91e1c0_0, 0, 32;
T_90.2 ;
    %load/vec4 v0x55664f91e1c0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_90.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664f91e1c0_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x55664f91e1c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f9126b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664f91e1c0_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x55664f91e1c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f9126b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664f91e1c0_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x55664f91e1c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f9126b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664f91e1c0_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x55664f91e1c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f9126b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664f91e1c0_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x55664f91e1c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f9126b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664f91e1c0_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x55664f91e1c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f9126b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664f91e1c0_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x55664f91e1c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f9126b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664f91e1c0_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x55664f91e1c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f9126b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664f91e1c0_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x55664f91e1c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f9126b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664f91e1c0_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x55664f91e1c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f9126b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664f91e1c0_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x55664f91e1c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f9126b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664f91e1c0_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x55664f91e1c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f9126b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664f91e1c0_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x55664f91e1c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f9126b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664f91e1c0_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x55664f91e1c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f9126b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664f91e1c0_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x55664f91e1c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f9126b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664f91e1c0_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x55664f91e1c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f9126b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664f91e1c0_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x55664f91e1c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f9126b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664f91e1c0_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x55664f91e1c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f9126b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664f91e1c0_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x55664f91e1c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f9126b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664f91e1c0_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x55664f91e1c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f9126b0, 4, 0;
    %load/vec4 v0x55664f91e1c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55664f91e1c0_0, 0, 32;
    %jmp T_90.2;
T_90.3 ;
    %end;
    .thread T_90;
    .scope S_0x55664ff0f3f0;
T_91 ;
    %wait E_0x55664ffe2f30;
    %load/vec4 v0x55664f9120a0_0;
    %load/vec4 v0x55664f994800_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %delay 0, 0;
    %load/vec4 v0x55664fa091d0_0;
    %store/vec4 v0x55664f99e010_0, 0, 9;
    %load/vec4 v0x55664f912c90_0;
    %store/vec4 v0x55664f99e270_0, 0, 8;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x55664ff103e0;
    %join;
    %delay 0, 0;
T_91.0 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x55664ff0f3f0;
T_92 ;
    %wait E_0x55664fe3dc90;
    %load/vec4 v0x55664f822400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %load/vec4 v0x55664f874460_0;
    %store/vec4 v0x55664fba0350_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55664ff0ffc0;
    %join;
    %load/vec4 v0x55664fba01d0_0;
    %store/vec4 v0x55664f874750_0, 0, 8;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x55664f874460_0;
    %store/vec4 v0x55664fba0350_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55664ff0ffc0;
    %join;
    %load/vec4 v0x55664fba01d0_0;
    %store/vec4 v0x55664f88b4d0_0, 0, 8;
    %load/vec4 v0x55664f874750_0;
    %store/vec4 v0x55664f88b350_0, 0, 8;
T_92.0 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0x55664ff1e540;
T_93 ;
    %wait E_0x55664fe3bc20;
    %load/vec4 v0x55664fe872a0_0;
    %parti/s 8, 8, 5;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55664f9ffe90, 0, 4;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_0x55664fefb460;
T_94 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55664f8aa5b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55664f8d2360_0, 0, 8;
    %end;
    .thread T_94;
    .scope S_0x55664fefb460;
T_95 ;
    %pushi/vec4 8, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x55664f8ab050_0, 0, 32;
    %store/vec4 v0x55664f8aabc0_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B2\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x55664fefb850;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x55664ffe8430, P_0x55664ffe85f0 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_95.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55664fc1d790_0, 0, 32;
T_95.2 ;
    %load/vec4 v0x55664fc1d790_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_95.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fc1d790_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x55664fc1d790_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fc9d2a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fc1d790_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x55664fc1d790_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fc9d2a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fc1d790_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x55664fc1d790_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fc9d2a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fc1d790_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x55664fc1d790_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fc9d2a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fc1d790_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x55664fc1d790_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fc9d2a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fc1d790_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x55664fc1d790_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fc9d2a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fc1d790_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x55664fc1d790_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fc9d2a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fc1d790_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x55664fc1d790_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fc9d2a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fc1d790_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x55664fc1d790_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fc9d2a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fc1d790_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x55664fc1d790_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fc9d2a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fc1d790_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x55664fc1d790_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fc9d2a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fc1d790_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x55664fc1d790_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fc9d2a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fc1d790_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x55664fc1d790_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fc9d2a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fc1d790_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x55664fc1d790_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fc9d2a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fc1d790_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x55664fc1d790_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fc9d2a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fc1d790_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x55664fc1d790_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fc9d2a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fc1d790_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x55664fc1d790_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fc9d2a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fc1d790_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x55664fc1d790_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fc9d2a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fc1d790_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x55664fc1d790_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fc9d2a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fc1d790_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x55664fc1d790_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fc9d2a0, 4, 0;
    %load/vec4 v0x55664fc1d790_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55664fc1d790_0, 0, 32;
    %jmp T_95.2;
T_95.3 ;
    %end;
    .thread T_95;
    .scope S_0x55664fefb460;
T_96 ;
    %wait E_0x55664f922a60;
    %load/vec4 v0x55664fc1dc10_0;
    %load/vec4 v0x55664fc1d910_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.0, 8;
    %delay 0, 0;
    %load/vec4 v0x55664f8d2640_0;
    %store/vec4 v0x55664f8b7390_0, 0, 9;
    %load/vec4 v0x55664fc1dd90_0;
    %store/vec4 v0x55664f8b70b0_0, 0, 8;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B2\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x55664ff0a1e0;
    %join;
    %delay 0, 0;
T_96.0 ;
    %jmp T_96;
    .thread T_96;
    .scope S_0x55664fefb460;
T_97 ;
    %wait E_0x55664ffe2ef0;
    %load/vec4 v0x55664f97d1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %load/vec4 v0x55664f8d2030_0;
    %store/vec4 v0x55664f8aaed0_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B2\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55664fefc060;
    %join;
    %load/vec4 v0x55664f8aa420_0;
    %store/vec4 v0x55664f9469f0_0, 0, 8;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x55664f8d2030_0;
    %store/vec4 v0x55664f8aaed0_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B2\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55664fefc060;
    %join;
    %load/vec4 v0x55664f8aa420_0;
    %store/vec4 v0x55664f8b0560_0, 0, 8;
    %load/vec4 v0x55664f9469f0_0;
    %store/vec4 v0x55664f8aa5b0_0, 0, 8;
T_97.0 ;
    %jmp T_97;
    .thread T_97;
    .scope S_0x55664ff107d0;
T_98 ;
    %wait E_0x55664fe3bc20;
    %load/vec4 v0x55664fe872a0_0;
    %parti/s 8, 16, 6;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55664f9ffe90, 0, 4;
    %jmp T_98;
    .thread T_98, $push;
    .scope S_0x55664fefb070;
T_99 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55664fc13f80_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55664fc14b80_0, 0, 8;
    %end;
    .thread T_99;
    .scope S_0x55664fefb070;
T_100 ;
    %pushi/vec4 8, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x55664fc13c80_0, 0, 32;
    %store/vec4 v0x55664fc14100_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B3\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x55664feea340;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x55664ffe8c40, P_0x55664ffe8e00 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_100.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55664fbffec0_0, 0, 32;
T_100.2 ;
    %load/vec4 v0x55664fbffec0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_100.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fbffec0_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x55664fbffec0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb73510, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fbffec0_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x55664fbffec0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb73510, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fbffec0_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x55664fbffec0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb73510, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fbffec0_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x55664fbffec0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb73510, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fbffec0_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x55664fbffec0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb73510, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fbffec0_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x55664fbffec0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb73510, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fbffec0_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x55664fbffec0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb73510, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fbffec0_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x55664fbffec0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb73510, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fbffec0_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x55664fbffec0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb73510, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fbffec0_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x55664fbffec0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb73510, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fbffec0_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x55664fbffec0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb73510, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fbffec0_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x55664fbffec0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb73510, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fbffec0_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x55664fbffec0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb73510, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fbffec0_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x55664fbffec0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb73510, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fbffec0_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x55664fbffec0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb73510, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fbffec0_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x55664fbffec0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb73510, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fbffec0_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x55664fbffec0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb73510, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fbffec0_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x55664fbffec0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb73510, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fbffec0_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x55664fbffec0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb73510, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fbffec0_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x55664fbffec0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb73510, 4, 0;
    %load/vec4 v0x55664fbffec0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55664fbffec0_0, 0, 32;
    %jmp T_100.2;
T_100.3 ;
    %end;
    .thread T_100;
    .scope S_0x55664fefb070;
T_101 ;
    %wait E_0x55664f983390;
    %load/vec4 v0x55664fc00340_0;
    %load/vec4 v0x55664fbffbc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.0, 8;
    %delay 0, 0;
    %load/vec4 v0x55664fc15180_0;
    %store/vec4 v0x55664fc25da0_0, 0, 9;
    %load/vec4 v0x55664fb8eb20_0;
    %store/vec4 v0x55664fc26300_0, 0, 8;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B3\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x55664fefa200;
    %join;
    %delay 0, 0;
T_101.0 ;
    %jmp T_101;
    .thread T_101;
    .scope S_0x55664fefb070;
T_102 ;
    %wait E_0x55664f9167a0;
    %load/vec4 v0x55664fc0ab20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %load/vec4 v0x55664fc14a00_0;
    %store/vec4 v0x55664fc13b00_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B3\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55664fef9e80;
    %join;
    %load/vec4 v0x55664fc59730_0;
    %store/vec4 v0x55664fc14280_0, 0, 8;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x55664fc14a00_0;
    %store/vec4 v0x55664fc13b00_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B3\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55664fef9e80;
    %join;
    %load/vec4 v0x55664fc59730_0;
    %store/vec4 v0x55664fc13e00_0, 0, 8;
    %load/vec4 v0x55664fc14280_0;
    %store/vec4 v0x55664fc13f80_0, 0, 8;
T_102.0 ;
    %jmp T_102;
    .thread T_102;
    .scope S_0x55664ff0e5f0;
T_103 ;
    %wait E_0x55664fe3bc20;
    %load/vec4 v0x55664fe872a0_0;
    %parti/s 8, 24, 6;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55664f9ffe90, 0, 4;
    %jmp T_103;
    .thread T_103, $push;
    .scope S_0x55664fefac80;
T_104 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55664fb4cc90_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55664fb85230_0, 0, 8;
    %end;
    .thread T_104;
    .scope S_0x55664fefac80;
T_105 ;
    %pushi/vec4 8, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x55664fb377f0_0, 0, 32;
    %store/vec4 v0x55664fb4d0b0_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B4\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x55664fee9ff0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x55664ffe9450, P_0x55664ffe9610 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_105.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55664fb19890_0, 0, 32;
T_105.2 ;
    %load/vec4 v0x55664fb19890_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_105.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fb19890_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x55664fb19890_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb0ae10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fb19890_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x55664fb19890_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb0ae10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fb19890_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x55664fb19890_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb0ae10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fb19890_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x55664fb19890_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb0ae10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fb19890_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x55664fb19890_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb0ae10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fb19890_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x55664fb19890_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb0ae10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fb19890_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x55664fb19890_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb0ae10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fb19890_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x55664fb19890_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb0ae10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fb19890_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x55664fb19890_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb0ae10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fb19890_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x55664fb19890_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb0ae10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fb19890_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x55664fb19890_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb0ae10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fb19890_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x55664fb19890_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb0ae10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fb19890_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x55664fb19890_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb0ae10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fb19890_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x55664fb19890_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb0ae10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fb19890_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x55664fb19890_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb0ae10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fb19890_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x55664fb19890_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb0ae10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fb19890_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x55664fb19890_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb0ae10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fb19890_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x55664fb19890_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb0ae10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fb19890_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x55664fb19890_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb0ae10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fb19890_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x55664fb19890_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb0ae10, 4, 0;
    %load/vec4 v0x55664fb19890_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55664fb19890_0, 0, 32;
    %jmp T_105.2;
T_105.3 ;
    %end;
    .thread T_105;
    .scope S_0x55664fefac80;
T_106 ;
    %wait E_0x55664f8b8880;
    %load/vec4 v0x55664fb0df70_0;
    %load/vec4 v0x55664fb1a690_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %delay 0, 0;
    %load/vec4 v0x55664fb19470_0;
    %store/vec4 v0x55664fb31670_0, 0, 9;
    %load/vec4 v0x55664fb04630_0;
    %store/vec4 v0x55664fb31930_0, 0, 8;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B4\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x55664fedb910;
    %join;
    %delay 0, 0;
T_106.0 ;
    %jmp T_106;
    .thread T_106;
    .scope S_0x55664fefac80;
T_107 ;
    %wait E_0x55664f8c96d0;
    %load/vec4 v0x55664fb19730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.0, 8;
    %load/vec4 v0x55664fb856a0_0;
    %store/vec4 v0x55664fb38f80_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B4\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55664fedb520;
    %join;
    %load/vec4 v0x55664fb37af0_0;
    %store/vec4 v0x55664fb4c9d0_0, 0, 8;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x55664fb856a0_0;
    %store/vec4 v0x55664fb38f80_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B4\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55664fedb520;
    %join;
    %load/vec4 v0x55664fb37af0_0;
    %store/vec4 v0x55664fb4cdf0_0, 0, 8;
    %load/vec4 v0x55664fb4c9d0_0;
    %store/vec4 v0x55664fb4cc90_0, 0, 8;
T_107.0 ;
    %jmp T_107;
    .thread T_107;
    .scope S_0x55664fefa580;
T_108 ;
    %wait E_0x55664fe3bc20;
    %load/vec4 v0x55664fe872a0_0;
    %parti/s 8, 32, 7;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55664f9ffe90, 0, 4;
    %jmp T_108;
    .thread T_108, $push;
    .scope S_0x55664fee9910;
T_109 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55664fad9910_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55664fac49a0_0, 0, 8;
    %end;
    .thread T_109;
    .scope S_0x55664fee9910;
T_110 ;
    %pushi/vec4 8, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x55664fadda40_0, 0, 32;
    %store/vec4 v0x55664fad3130_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B5\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x55664fee9ce0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x55664ffe9c60, P_0x55664ffe9e20 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_110.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55664fa806c0_0, 0, 32;
T_110.2 ;
    %load/vec4 v0x55664fa806c0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_110.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fa806c0_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x55664fa806c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fa2b0a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fa806c0_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x55664fa806c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fa2b0a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fa806c0_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x55664fa806c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fa2b0a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fa806c0_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x55664fa806c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fa2b0a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fa806c0_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x55664fa806c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fa2b0a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fa806c0_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x55664fa806c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fa2b0a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fa806c0_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x55664fa806c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fa2b0a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fa806c0_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x55664fa806c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fa2b0a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fa806c0_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x55664fa806c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fa2b0a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fa806c0_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x55664fa806c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fa2b0a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fa806c0_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x55664fa806c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fa2b0a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fa806c0_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x55664fa806c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fa2b0a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fa806c0_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x55664fa806c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fa2b0a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fa806c0_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x55664fa806c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fa2b0a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fa806c0_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x55664fa806c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fa2b0a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fa806c0_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x55664fa806c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fa2b0a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fa806c0_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x55664fa806c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fa2b0a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fa806c0_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x55664fa806c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fa2b0a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fa806c0_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x55664fa806c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fa2b0a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fa806c0_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x55664fa806c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fa2b0a0, 4, 0;
    %load/vec4 v0x55664fa806c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55664fa806c0_0, 0, 32;
    %jmp T_110.2;
T_110.3 ;
    %end;
    .thread T_110;
    .scope S_0x55664fee9910;
T_111 ;
    %wait E_0x55664f8ea190;
    %load/vec4 v0x55664fa80120_0;
    %load/vec4 v0x55664fa80d20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.0, 8;
    %delay 0, 0;
    %load/vec4 v0x55664fac1e60_0;
    %store/vec4 v0x55664faf3300_0, 0, 9;
    %load/vec4 v0x55664fa80840_0;
    %store/vec4 v0x55664faf62c0_0, 0, 8;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B5\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x55664fed9730;
    %join;
    %delay 0, 0;
T_111.0 ;
    %jmp T_111;
    .thread T_111;
    .scope S_0x55664fee9910;
T_112 ;
    %wait E_0x55664f8aff40;
    %load/vec4 v0x55664fa802a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.0, 8;
    %load/vec4 v0x55664fab6c90_0;
    %store/vec4 v0x55664fadca70_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B5\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55664fed5100;
    %join;
    %load/vec4 v0x55664faf4ed0_0;
    %store/vec4 v0x55664fab6870_0, 0, 8;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x55664fab6c90_0;
    %store/vec4 v0x55664fadca70_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B5\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55664fed5100;
    %join;
    %load/vec4 v0x55664faf4ed0_0;
    %store/vec4 v0x55664fab6df0_0, 0, 8;
    %load/vec4 v0x55664fab6870_0;
    %store/vec4 v0x55664fad9910_0, 0, 8;
T_112.0 ;
    %jmp T_112;
    .thread T_112;
    .scope S_0x55664feea690;
T_113 ;
    %wait E_0x55664fe3bc20;
    %load/vec4 v0x55664fe872a0_0;
    %parti/s 8, 40, 7;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55664f9ffe90, 0, 4;
    %jmp T_113;
    .thread T_113, $push;
    .scope S_0x55664fe40340;
T_114 ;
    %wait E_0x55664fe3ac80;
    %load/vec4 v0x55664fc1e760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55664f9acec0_0, 0;
    %jmp T_114.1;
T_114.0 ;
    %load/vec4 v0x55664fbeca30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.2, 8;
    %load/vec4 v0x55664f9a2f00_0;
    %assign/vec4 v0x55664f9acec0_0, 0;
    %jmp T_114.3;
T_114.2 ;
    %load/vec4 v0x55664f9acec0_0;
    %assign/vec4 v0x55664f9acec0_0, 0;
T_114.3 ;
T_114.1 ;
    %load/vec4 v0x55664fc1e760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.4, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55664f9ddc80_0, 0;
    %jmp T_114.5;
T_114.4 ;
    %load/vec4 v0x55664fe73420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.6, 8;
    %load/vec4 v0x55664f9ddc80_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x55664f9ddc80_0, 0;
    %jmp T_114.7;
T_114.6 ;
    %load/vec4 v0x55664f9ddc80_0;
    %assign/vec4 v0x55664f9ddc80_0, 0;
T_114.7 ;
T_114.5 ;
    %load/vec4 v0x55664fc1e760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55664f9cd500_0, 0;
    %jmp T_114.9;
T_114.8 ;
    %load/vec4 v0x55664fe73420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55664f9cd500_0, 0;
    %jmp T_114.11;
T_114.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55664f9cd500_0, 0;
T_114.11 ;
T_114.9 ;
    %jmp T_114;
    .thread T_114;
    .scope S_0x55664fe40340;
T_115 ;
    %wait E_0x55664f845b10;
    %load/vec4 v0x55664f9a2f00_0;
    %load/vec4 v0x55664f9ddc80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55664fe43080_0, 0;
    %load/vec4 v0x55664f9acec0_0;
    %load/vec4 v0x55664f9ddc80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55664ffd1fa0_0, 0;
    %load/vec4 v0x55664fa09ae0_0;
    %load/vec4 v0x55664fe43080_0;
    %inv;
    %and;
    %assign/vec4 v0x55664fbeca30_0, 0;
    %load/vec4 v0x55664fe9b110_0;
    %load/vec4 v0x55664ffd1fa0_0;
    %inv;
    %and;
    %assign/vec4 v0x55664fe73420_0, 0;
    %jmp T_115;
    .thread T_115, $push;
    .scope S_0x55664fe40340;
T_116 ;
    %vpi_call 4 154 "$display", "--- lpDataWidth %d bit", P_0x55664fa62040 {0 0 0};
    %vpi_call 4 155 "$display", "--- lpBramGenNum %d Depth", P_0x55664fa62000 {0 0 0};
    %end;
    .thread T_116;
    .scope S_0x55664ff48b40;
T_117 ;
    %wait E_0x55664f8d6860;
    %load/vec4 v0x55664fad2f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55664fe9c000_0, 0;
    %jmp T_117.1;
T_117.0 ;
    %load/vec4 v0x55664fda9b10_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.2, 8;
    %load/vec4 v0x55664ff31100_0;
    %load/vec4 v0x55664fece620_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55664fe9c000_0, 0;
    %jmp T_117.3;
T_117.2 ;
    %load/vec4 v0x55664fe9c000_0;
    %assign/vec4 v0x55664fe9c000_0, 0;
T_117.3 ;
T_117.1 ;
    %load/vec4 v0x55664fad2f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55664ffd19f0_0, 0;
    %jmp T_117.5;
T_117.4 ;
    %load/vec4 v0x55664fe743e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.6, 8;
    %load/vec4 v0x55664ff31100_0;
    %load/vec4 v0x55664fece620_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55664ffd19f0_0, 0;
    %jmp T_117.7;
T_117.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55664ffd19f0_0, 0;
T_117.7 ;
T_117.5 ;
    %jmp T_117;
    .thread T_117;
    .scope S_0x55664ff48b40;
T_118 ;
    %wait E_0x55664f8d6860;
    %load/vec4 v0x55664fad2f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55664fe88190_0, 0;
    %jmp T_118.1;
T_118.0 ;
    %load/vec4 v0x55664ff9e940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55664fe88190_0, 0;
    %jmp T_118.3;
T_118.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55664fe88190_0, 0;
T_118.3 ;
T_118.1 ;
    %load/vec4 v0x55664ff58220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55664fe88230_0, 0;
    %jmp T_118.5;
T_118.4 ;
    %load/vec4 v0x55664ff5a070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55664fe88230_0, 0;
    %jmp T_118.7;
T_118.6 ;
    %load/vec4 v0x55664fe88230_0;
    %assign/vec4 v0x55664fe88230_0, 0;
T_118.7 ;
T_118.5 ;
    %load/vec4 v0x55664fe9c0a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x55664fb08640_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55664fe9c0a0_0, 0;
    %jmp T_118;
    .thread T_118;
    .scope S_0x55664ff48b40;
T_119 ;
    %wait E_0x55664f9584a0;
    %load/vec4 v0x55664ff58150_0;
    %load/vec4 v0x55664ff9ea10_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55664ffa0950_0, 0;
    %load/vec4 v0x55664ff54b20_0;
    %inv;
    %load/vec4 v0x55664ff9e940_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55664fe88190_0;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x55664ffd1cf0_0, 0;
    %load/vec4 v0x55664fb08640_0;
    %load/vec4 v0x55664ff54a80_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55664fe88230_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55664ff58220_0;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x55664ffa08b0_0, 0;
    %load/vec4 v0x55664ff54b20_0;
    %assign/vec4 v0x55664f93fb10_0, 0;
    %load/vec4 v0x55664ff54a80_0;
    %assign/vec4 v0x55664f93fa70_0, 0;
    %load/vec4 v0x55664fe9c0a0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55664ff5a070_0, 0;
    %load/vec4 v0x55664ff54a80_0;
    %load/vec4 v0x55664ff58220_0;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x55664f93f9d0_0, 0;
    %jmp T_119;
    .thread T_119, $push;
    .scope S_0x55664ff48b40;
T_120 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55664fe74320_0, 0;
    %end;
    .thread T_120;
    .scope S_0x55664ff48b40;
T_121 ;
    %wait E_0x55664f8d6860;
    %load/vec4 v0x55664ffd1d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.0, 8;
    %load/vec4 v0x55664fb04490_0;
    %assign/vec4 v0x55664fe74320_0, 0;
    %jmp T_121.1;
T_121.0 ;
    %load/vec4 v0x55664fe74320_0;
    %assign/vec4 v0x55664fe74320_0, 0;
T_121.1 ;
    %jmp T_121;
    .thread T_121;
    .scope S_0x55664ff48b40;
T_122 ;
    %wait E_0x55664f958fb0;
    %load/vec4 v0x55664fb0ddd0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55664fb0ddd0_0;
    %parti/s 4, 25, 6;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x55664ffd1d90_0, 0;
    %load/vec4 v0x55664ffd1d90_0;
    %assign/vec4 v0x55664f93fbb0_0, 0;
    %load/vec4 v0x55664fe74320_0;
    %assign/vec4 v0x55664ffd1950_0, 0;
    %jmp T_122;
    .thread T_122, $push;
    .scope S_0x55664fff42b0;
T_123 ;
    %wait E_0x55664f8d6860;
    %load/vec4 v0x55664fff4680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55664fff5350_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55664fff5060_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55664fff4fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55664fff52b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55664fff5210_0, 0;
    %jmp T_123.1;
T_123.0 ;
    %load/vec4 v0x55664fff4ca0_0;
    %flag_set/vec4 8;
    %jmp/0 T_123.2, 8;
    %load/vec4 v0x55664fff47c0_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_123.3, 8;
T_123.2 ; End of true expr.
    %load/vec4 v0x55664fff5350_0;
    %jmp/0 T_123.3, 8;
 ; End of false expr.
    %blend;
T_123.3;
    %assign/vec4 v0x55664fff5350_0, 0;
    %load/vec4 v0x55664fff4d40_0;
    %flag_set/vec4 8;
    %jmp/0 T_123.4, 8;
    %load/vec4 v0x55664fff47c0_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_123.5, 8;
T_123.4 ; End of true expr.
    %load/vec4 v0x55664fff5060_0;
    %jmp/0 T_123.5, 8;
 ; End of false expr.
    %blend;
T_123.5;
    %assign/vec4 v0x55664fff5060_0, 0;
    %load/vec4 v0x55664fff4de0_0;
    %flag_set/vec4 8;
    %jmp/0 T_123.6, 8;
    %load/vec4 v0x55664fff47c0_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_123.7, 8;
T_123.6 ; End of true expr.
    %load/vec4 v0x55664fff4fc0_0;
    %jmp/0 T_123.7, 8;
 ; End of false expr.
    %blend;
T_123.7;
    %assign/vec4 v0x55664fff4fc0_0, 0;
    %load/vec4 v0x55664fff4540_0;
    %flag_set/vec4 8;
    %jmp/0 T_123.8, 8;
    %load/vec4 v0x55664fff5210_0;
    %jmp/1 T_123.9, 8;
T_123.8 ; End of true expr.
    %load/vec4 v0x55664fff4e80_0;
    %flag_set/vec4 9;
    %jmp/0 T_123.10, 9;
    %load/vec4 v0x55664fff47c0_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_123.11, 9;
T_123.10 ; End of true expr.
    %load/vec4 v0x55664fff52b0_0;
    %jmp/0 T_123.11, 9;
 ; End of false expr.
    %blend;
T_123.11;
    %jmp/0 T_123.9, 8;
 ; End of false expr.
    %blend;
T_123.9;
    %assign/vec4 v0x55664fff52b0_0, 0;
    %load/vec4 v0x55664fff4f20_0;
    %flag_set/vec4 8;
    %jmp/0 T_123.12, 8;
    %load/vec4 v0x55664fff47c0_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_123.13, 8;
T_123.12 ; End of true expr.
    %load/vec4 v0x55664fff5210_0;
    %jmp/0 T_123.13, 8;
 ; End of false expr.
    %blend;
T_123.13;
    %assign/vec4 v0x55664fff5210_0, 0;
T_123.1 ;
    %jmp T_123;
    .thread T_123;
    .scope S_0x55664fff42b0;
T_124 ;
    %wait E_0x55664f8d68a0;
    %load/vec4 v0x55664fff4720_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x55664fff4720_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 131072, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x55664fff4ca0_0, 0;
    %load/vec4 v0x55664fff4720_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x55664fff4720_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 131076, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x55664fff4d40_0, 0;
    %load/vec4 v0x55664fff4720_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x55664fff4720_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 131080, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x55664fff4de0_0, 0;
    %load/vec4 v0x55664fff4720_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x55664fff4720_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 131084, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x55664fff4e80_0, 0;
    %load/vec4 v0x55664fff4720_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x55664fff4720_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 131088, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x55664fff4f20_0, 0;
    %jmp T_124;
    .thread T_124, $push;
    .scope S_0x55664fff42b0;
T_125 ;
    %wait E_0x55664f8d6860;
    %load/vec4 v0x55664fff4720_0;
    %parti/s 8, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_125.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_125.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_125.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_125.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_125.4, 6;
    %load/vec4 v0x55664fff47c0_0;
    %assign/vec4 v0x55664fff53f0_0, 0;
    %jmp T_125.6;
T_125.0 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55664fff5350_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55664fff53f0_0, 0;
    %jmp T_125.6;
T_125.1 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55664fff5060_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55664fff53f0_0, 0;
    %jmp T_125.6;
T_125.2 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55664fff4fc0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55664fff53f0_0, 0;
    %jmp T_125.6;
T_125.3 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55664fff52b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55664fff53f0_0, 0;
    %jmp T_125.6;
T_125.4 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55664fff5210_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55664fff53f0_0, 0;
    %jmp T_125.6;
T_125.6 ;
    %pop/vec4 1;
    %jmp T_125;
    .thread T_125;
    .scope S_0x55664fff7910;
T_126 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55664fffa970_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55664fffaa10_0, 0, 16;
    %end;
    .thread T_126;
    .scope S_0x55664fff7910;
T_127 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x55664fff9d40_0, 0, 32;
    %store/vec4 v0x55664fff9ca0_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.ASyncDmaDataReceiver.DmaDataReceiver.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x55664fff9a70;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x55664fff80a0, P_0x55664fff8260 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_127.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55664fffb370_0, 0, 32;
T_127.2 ;
    %load/vec4 v0x55664fffb370_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_127.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fffb370_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x55664fffb370_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fffb410, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fffb370_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x55664fffb370_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fffb410, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fffb370_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x55664fffb370_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fffb410, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fffb370_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x55664fffb370_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fffb410, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fffb370_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x55664fffb370_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fffb410, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fffb370_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x55664fffb370_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fffb410, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fffb370_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x55664fffb370_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fffb410, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fffb370_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x55664fffb370_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fffb410, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fffb370_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x55664fffb370_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fffb410, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fffb370_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x55664fffb370_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fffb410, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fffb370_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x55664fffb370_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fffb410, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fffb370_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x55664fffb370_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fffb410, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fffb370_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x55664fffb370_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fffb410, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fffb370_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x55664fffb370_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fffb410, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fffb370_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x55664fffb370_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fffb410, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fffb370_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x55664fffb370_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fffb410, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fffb370_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x55664fffb370_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fffb410, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fffb370_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x55664fffb370_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fffb410, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fffb370_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x55664fffb370_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fffb410, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fffb370_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x55664fffb370_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fffb410, 4, 0;
    %load/vec4 v0x55664fffb370_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55664fffb370_0, 0, 32;
    %jmp T_127.2;
T_127.3 ;
    %end;
    .thread T_127;
    .scope S_0x55664fff7910;
T_128 ;
    %wait E_0x55664fc56f70;
    %load/vec4 v0x55664fffb230_0;
    %load/vec4 v0x55664fffaf10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.0, 8;
    %delay 0, 0;
    %load/vec4 v0x55664fffad30_0;
    %store/vec4 v0x55664fffa3d0_0, 0, 8;
    %load/vec4 v0x55664fffb0f0_0;
    %store/vec4 v0x55664fffa470_0, 0, 16;
    %fork TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.ASyncDmaDataReceiver.DmaDataReceiver.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x55664fffa240;
    %join;
    %delay 0, 0;
T_128.0 ;
    %jmp T_128;
    .thread T_128;
    .scope S_0x55664fff7910;
T_129 ;
    %wait E_0x55664fc56f30;
    %load/vec4 v0x55664fffab50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.0, 8;
    %load/vec4 v0x55664fffa5b0_0;
    %store/vec4 v0x55664fffa100_0, 0, 8;
    %fork TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.ASyncDmaDataReceiver.DmaDataReceiver.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55664fff9f70;
    %join;
    %load/vec4 v0x55664fffa1a0_0;
    %store/vec4 v0x55664fffa830_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x55664fffa5b0_0;
    %store/vec4 v0x55664fffa100_0, 0, 8;
    %fork TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.ASyncDmaDataReceiver.DmaDataReceiver.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55664fff9f70;
    %join;
    %load/vec4 v0x55664fffa1a0_0;
    %store/vec4 v0x55664fffa8d0_0, 0, 16;
    %load/vec4 v0x55664fffa830_0;
    %store/vec4 v0x55664fffa970_0, 0, 16;
T_129.0 ;
    %jmp T_129;
    .thread T_129;
    .scope S_0x55664fff7520;
T_130 ;
    %wait E_0x55664fc2c450;
    %load/vec4 v0x55664fffc680_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55664fffd160, 0, 4;
    %jmp T_130;
    .thread T_130, $push;
    .scope S_0x55664fff71f0;
T_131 ;
    %wait E_0x55664fe3ac80;
    %load/vec4 v0x55664fffc7c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55664fffd520_0, 0;
    %jmp T_131.1;
T_131.0 ;
    %load/vec4 v0x55664fffd200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.2, 8;
    %load/vec4 v0x55664fffd660_0;
    %assign/vec4 v0x55664fffd520_0, 0;
    %jmp T_131.3;
T_131.2 ;
    %load/vec4 v0x55664fffd520_0;
    %assign/vec4 v0x55664fffd520_0, 0;
T_131.3 ;
T_131.1 ;
    %load/vec4 v0x55664fffc7c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.4, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55664fffd480, 0, 4;
    %jmp T_131.5;
T_131.4 ;
    %load/vec4 v0x55664fffd520_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x55664fffd520_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55664fffd520_0;
    %parti/s 7, 1, 2;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55664fffd480, 0, 4;
T_131.5 ;
    %jmp T_131;
    .thread T_131;
    .scope S_0x55664fff71f0;
T_132 ;
    %wait E_0x55664fc2a260;
    %load/vec4 v0x55664fffc7c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_132.0, 8;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55664fffd480, 0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55664fffd480, 0, 4;
    %jmp T_132.1;
T_132.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55664fffd480, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55664fffd480, 4;
    %concat/vec4; draw_concat_vec4
    %split/vec4 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55664fffd480, 0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55664fffd480, 0, 4;
T_132.1 ;
    %jmp T_132;
    .thread T_132;
    .scope S_0x55664fff71f0;
T_133 ;
    %wait E_0x55664fc2a8f0;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x55664fffd700_0, 0, 32;
T_133.0 ;
    %load/vec4 v0x55664fffd700_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_133.1, 5;
    %load/vec4 v0x55664fffd700_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_133.2, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55664fffd480, 4;
    %load/vec4 v0x55664fffd700_0;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x55664fffd700_0;
    %assign/vec4/off/d v0x55664fffd0c0_0, 4, 5;
    %jmp T_133.3;
T_133.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55664fffd480, 4;
    %load/vec4 v0x55664fffd700_0;
    %part/s 1;
    %load/vec4 v0x55664fffd0c0_0;
    %load/vec4 v0x55664fffd700_0;
    %addi 1, 0, 32;
    %part/s 1;
    %xor;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x55664fffd700_0;
    %assign/vec4/off/d v0x55664fffd0c0_0, 4, 5;
T_133.3 ;
    %load/vec4 v0x55664fffd700_0;
    %subi 1, 0, 32;
    %store/vec4 v0x55664fffd700_0, 0, 32;
    %jmp T_133.0;
T_133.1 ;
    %jmp T_133;
    .thread T_133, $push;
    .scope S_0x55664fff71f0;
T_134 ;
    %wait E_0x55664fc2a260;
    %load/vec4 v0x55664fffc7c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55664fffd340_0, 0;
    %jmp T_134.1;
T_134.0 ;
    %load/vec4 v0x55664fffce70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.2, 8;
    %load/vec4 v0x55664fffd340_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55664fffd340_0, 0;
    %jmp T_134.3;
T_134.2 ;
    %load/vec4 v0x55664fffd340_0;
    %assign/vec4 v0x55664fffd340_0, 0;
T_134.3 ;
T_134.1 ;
    %load/vec4 v0x55664fffc7c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.4, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55664fffd2a0, 0, 4;
    %jmp T_134.5;
T_134.4 ;
    %load/vec4 v0x55664fffd340_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x55664fffd340_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55664fffd340_0;
    %parti/s 7, 1, 2;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55664fffd2a0, 0, 4;
T_134.5 ;
    %load/vec4 v0x55664fffc7c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55664fffd3e0_0, 0;
    %jmp T_134.7;
T_134.6 ;
    %load/vec4 v0x55664fffce70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55664fffd3e0_0, 0;
    %jmp T_134.9;
T_134.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55664fffd3e0_0, 0;
T_134.9 ;
T_134.7 ;
    %jmp T_134;
    .thread T_134;
    .scope S_0x55664fff71f0;
T_135 ;
    %wait E_0x55664fe3ac80;
    %load/vec4 v0x55664fffc7c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.0, 8;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55664fffd2a0, 0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55664fffd2a0, 0, 4;
    %jmp T_135.1;
T_135.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55664fffd2a0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55664fffd2a0, 4;
    %concat/vec4; draw_concat_vec4
    %split/vec4 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55664fffd2a0, 0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55664fffd2a0, 0, 4;
T_135.1 ;
    %jmp T_135;
    .thread T_135;
    .scope S_0x55664fff71f0;
T_136 ;
    %wait E_0x55664fc2a220;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x55664fffd700_0, 0, 32;
T_136.0 ;
    %load/vec4 v0x55664fffd700_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_136.1, 5;
    %load/vec4 v0x55664fffd700_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_136.2, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55664fffd2a0, 4;
    %load/vec4 v0x55664fffd700_0;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x55664fffd700_0;
    %assign/vec4/off/d v0x55664fffcdd0_0, 4, 5;
    %jmp T_136.3;
T_136.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55664fffd2a0, 4;
    %load/vec4 v0x55664fffd700_0;
    %part/s 1;
    %load/vec4 v0x55664fffcdd0_0;
    %load/vec4 v0x55664fffd700_0;
    %addi 1, 0, 32;
    %part/s 1;
    %xor;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x55664fffd700_0;
    %assign/vec4/off/d v0x55664fffcdd0_0, 4, 5;
T_136.3 ;
    %load/vec4 v0x55664fffd700_0;
    %subi 1, 0, 32;
    %store/vec4 v0x55664fffd700_0, 0, 32;
    %jmp T_136.0;
T_136.1 ;
    %jmp T_136;
    .thread T_136, $push;
    .scope S_0x55664fff71f0;
T_137 ;
    %wait E_0x55664fc29480;
    %load/vec4 v0x55664fffd520_0;
    %load/vec4 v0x55664fffcdd0_0;
    %sub;
    %cmpi/u 127, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_137.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_137.1, 8;
T_137.0 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_137.1, 8;
 ; End of false expr.
    %blend;
T_137.1;
    %assign/vec4 v0x55664fffcf10_0, 0;
    %load/vec4 v0x55664fffd660_0;
    %load/vec4 v0x55664fffcdd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55664fffcd30_0, 0;
    %load/vec4 v0x55664fffd0c0_0;
    %load/vec4 v0x55664fffd340_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55664fffcc90_0, 0;
    %load/vec4 v0x55664fffc720_0;
    %load/vec4 v0x55664fffcd30_0;
    %inv;
    %and;
    %assign/vec4 v0x55664fffd200_0, 0;
    %load/vec4 v0x55664fffc540_0;
    %load/vec4 v0x55664fffcc90_0;
    %inv;
    %and;
    %assign/vec4 v0x55664fffce70_0, 0;
    %jmp T_137;
    .thread T_137, $push;
    .scope S_0x55664fff71f0;
T_138 ;
    %vpi_call 17 176 "$display", "--- Async Fifo lpDataWidth %d bit", P_0x55664f833a40 {0 0 0};
    %vpi_call 17 177 "$display", "--- Async Fifo lpBramGenNum %d Block", P_0x55664f833a00 {0 0 0};
    %end;
    .thread T_138;
    .scope S_0x556650007730;
T_139 ;
    %wait E_0x55664fb4f430;
    %jmp T_139;
    .thread T_139;
    .scope S_0x55664fffe030;
T_140 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x556650001810_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5566500018b0_0, 0, 16;
    %end;
    .thread T_140;
    .scope S_0x55664fffe030;
T_141 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x5566500003d0_0, 0, 32;
    %store/vec4 v0x556650000330_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x556650000100;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x55664fffe7c0, P_0x55664fffe980 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_141.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556650002210_0, 0, 32;
T_141.2 ;
    %load/vec4 v0x556650002210_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_141.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x556650002210_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x556650002210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5566500022b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x556650002210_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x556650002210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5566500022b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x556650002210_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x556650002210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5566500022b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x556650002210_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x556650002210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5566500022b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x556650002210_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x556650002210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5566500022b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x556650002210_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x556650002210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5566500022b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x556650002210_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x556650002210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5566500022b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x556650002210_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x556650002210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5566500022b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x556650002210_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x556650002210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5566500022b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x556650002210_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x556650002210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5566500022b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x556650002210_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x556650002210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5566500022b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x556650002210_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x556650002210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5566500022b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x556650002210_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x556650002210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5566500022b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x556650002210_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x556650002210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5566500022b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x556650002210_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x556650002210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5566500022b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x556650002210_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x556650002210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5566500022b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x556650002210_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x556650002210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5566500022b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x556650002210_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x556650002210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5566500022b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x556650002210_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x556650002210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5566500022b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x556650002210_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x556650002210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5566500022b0, 4, 0;
    %load/vec4 v0x556650002210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556650002210_0, 0, 32;
    %jmp T_141.2;
T_141.3 ;
    %end;
    .thread T_141;
    .scope S_0x55664fffe030;
T_142 ;
    %wait E_0x55664fb2f970;
    %load/vec4 v0x5566500020d0_0;
    %load/vec4 v0x556650001db0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.0, 8;
    %delay 0, 0;
    %load/vec4 v0x556650001bd0_0;
    %store/vec4 v0x556650000a60_0, 0, 8;
    %load/vec4 v0x556650001f90_0;
    %store/vec4 v0x556650000b00_0, 0, 16;
    %fork TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x5566500008d0;
    %join;
    %delay 0, 0;
T_142.0 ;
    %jmp T_142;
    .thread T_142;
    .scope S_0x55664fffe030;
T_143 ;
    %wait E_0x55664fb2f930;
    %load/vec4 v0x5566500019f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_143.0, 8;
    %load/vec4 v0x556650000c40_0;
    %store/vec4 v0x556650000790_0, 0, 8;
    %fork TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x556650000600;
    %join;
    %load/vec4 v0x556650000830_0;
    %store/vec4 v0x5566500016d0_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x556650000c40_0;
    %store/vec4 v0x556650000790_0, 0, 8;
    %fork TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x556650000600;
    %join;
    %load/vec4 v0x556650000830_0;
    %store/vec4 v0x556650001770_0, 0, 16;
    %load/vec4 v0x5566500016d0_0;
    %store/vec4 v0x556650001810_0, 0, 16;
T_143.0 ;
    %jmp T_143;
    .thread T_143;
    .scope S_0x55664fffdc40;
T_144 ;
    %wait E_0x55664fc006c0;
    %load/vec4 v0x556650007aa0_0;
    %parti/s 16, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556650008340, 0, 4;
    %jmp T_144;
    .thread T_144, $push;
    .scope S_0x556650002c40;
T_145 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x556650005ca0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x556650005d40_0, 0, 16;
    %end;
    .thread T_145;
    .scope S_0x556650002c40;
T_146 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x556650005070_0, 0, 32;
    %store/vec4 v0x556650004fd0_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x556650004da0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_146.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x5566500033d0, P_0x556650003590 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_146.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5566500066a0_0, 0, 32;
T_146.2 ;
    %load/vec4 v0x5566500066a0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_146.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5566500066a0_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x5566500066a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x556650006740, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5566500066a0_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x5566500066a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x556650006740, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5566500066a0_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x5566500066a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x556650006740, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5566500066a0_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x5566500066a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x556650006740, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5566500066a0_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x5566500066a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x556650006740, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5566500066a0_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x5566500066a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x556650006740, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5566500066a0_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x5566500066a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x556650006740, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5566500066a0_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x5566500066a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x556650006740, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5566500066a0_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x5566500066a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x556650006740, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5566500066a0_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x5566500066a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x556650006740, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5566500066a0_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x5566500066a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x556650006740, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5566500066a0_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x5566500066a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x556650006740, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5566500066a0_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x5566500066a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x556650006740, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5566500066a0_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x5566500066a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x556650006740, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5566500066a0_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x5566500066a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x556650006740, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5566500066a0_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x5566500066a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x556650006740, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5566500066a0_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x5566500066a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x556650006740, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5566500066a0_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x5566500066a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x556650006740, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5566500066a0_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x5566500066a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x556650006740, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5566500066a0_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x5566500066a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x556650006740, 4, 0;
    %load/vec4 v0x5566500066a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5566500066a0_0, 0, 32;
    %jmp T_146.2;
T_146.3 ;
    %end;
    .thread T_146;
    .scope S_0x556650002c40;
T_147 ;
    %wait E_0x55664fb399f0;
    %load/vec4 v0x556650006560_0;
    %load/vec4 v0x556650006240_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.0, 8;
    %delay 0, 0;
    %load/vec4 v0x556650006060_0;
    %store/vec4 v0x556650005700_0, 0, 8;
    %load/vec4 v0x556650006420_0;
    %store/vec4 v0x5566500057a0_0, 0, 16;
    %fork TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x556650005570;
    %join;
    %delay 0, 0;
T_147.0 ;
    %jmp T_147;
    .thread T_147;
    .scope S_0x556650002c40;
T_148 ;
    %wait E_0x55664fb399b0;
    %load/vec4 v0x556650005e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.0, 8;
    %load/vec4 v0x5566500058e0_0;
    %store/vec4 v0x556650005430_0, 0, 8;
    %fork TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x5566500052a0;
    %join;
    %load/vec4 v0x5566500054d0_0;
    %store/vec4 v0x556650005b60_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x5566500058e0_0;
    %store/vec4 v0x556650005430_0, 0, 8;
    %fork TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x5566500052a0;
    %join;
    %load/vec4 v0x5566500054d0_0;
    %store/vec4 v0x556650005c00_0, 0, 16;
    %load/vec4 v0x556650005b60_0;
    %store/vec4 v0x556650005ca0_0, 0, 16;
T_148.0 ;
    %jmp T_148;
    .thread T_148;
    .scope S_0x556650002850;
T_149 ;
    %wait E_0x55664fc006c0;
    %load/vec4 v0x556650007aa0_0;
    %parti/s 16, 16, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556650008340, 0, 4;
    %jmp T_149;
    .thread T_149, $push;
    .scope S_0x55664fffd7a0;
T_150 ;
    %wait E_0x55664fe3ac80;
    %load/vec4 v0x556650007be0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5566500086d0_0, 0;
    %jmp T_150.1;
T_150.0 ;
    %load/vec4 v0x5566500083e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.2, 8;
    %load/vec4 v0x5566500088a0_0;
    %assign/vec4 v0x5566500086d0_0, 0;
    %jmp T_150.3;
T_150.2 ;
    %load/vec4 v0x5566500086d0_0;
    %assign/vec4 v0x5566500086d0_0, 0;
T_150.3 ;
T_150.1 ;
    %load/vec4 v0x556650007be0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x556650008590_0, 0;
    %jmp T_150.5;
T_150.4 ;
    %load/vec4 v0x556650008170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.6, 8;
    %load/vec4 v0x556650008590_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x556650008590_0, 0;
    %jmp T_150.7;
T_150.6 ;
    %load/vec4 v0x556650008590_0;
    %assign/vec4 v0x556650008590_0, 0;
T_150.7 ;
T_150.5 ;
    %load/vec4 v0x556650007be0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556650008630_0, 0;
    %jmp T_150.9;
T_150.8 ;
    %load/vec4 v0x556650008170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556650008630_0, 0;
    %jmp T_150.11;
T_150.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556650008630_0, 0;
T_150.11 ;
T_150.9 ;
    %jmp T_150;
    .thread T_150;
    .scope S_0x55664fffd7a0;
T_151 ;
    %wait E_0x55664fc06f40;
    %load/vec4 v0x5566500088a0_0;
    %load/vec4 v0x556650008590_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5566500080d0_0, 0;
    %load/vec4 v0x5566500086d0_0;
    %load/vec4 v0x556650008590_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x556650008030_0, 0;
    %load/vec4 v0x556650007b40_0;
    %load/vec4 v0x5566500080d0_0;
    %inv;
    %and;
    %assign/vec4 v0x5566500083e0_0, 0;
    %load/vec4 v0x556650007a00_0;
    %load/vec4 v0x556650008030_0;
    %inv;
    %and;
    %assign/vec4 v0x556650008170_0, 0;
    %jmp T_151;
    .thread T_151, $push;
    .scope S_0x55664fffd7a0;
T_152 ;
    %vpi_call 4 154 "$display", "--- lpDataWidth %d bit", P_0x55664fffd970 {0 0 0};
    %vpi_call 4 155 "$display", "--- lpBramGenNum %d Depth", P_0x55664fffd930 {0 0 0};
    %end;
    .thread T_152;
    .scope S_0x556650008940;
T_153 ;
    %wait E_0x55664f8d6860;
    %load/vec4 v0x5566500091e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5566500096b0_0, 0;
    %jmp T_153.1;
T_153.0 ;
    %load/vec4 v0x5566500094d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.2, 8;
    %load/vec4 v0x5566500096b0_0;
    %inv;
    %assign/vec4 v0x5566500096b0_0, 0;
    %jmp T_153.3;
T_153.2 ;
    %load/vec4 v0x5566500096b0_0;
    %assign/vec4 v0x5566500096b0_0, 0;
T_153.3 ;
T_153.1 ;
    %load/vec4 v0x5566500091e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.4, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x556650009610_0, 0;
    %jmp T_153.5;
T_153.4 ;
    %load/vec4 v0x556650009430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.6, 8;
    %load/vec4 v0x556650009610_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x556650009610_0, 0;
    %jmp T_153.7;
T_153.6 ;
    %load/vec4 v0x556650009610_0;
    %assign/vec4 v0x556650009610_0, 0;
T_153.7 ;
T_153.5 ;
    %load/vec4 v0x5566500091e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.8, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x556650009750_0, 0;
    %jmp T_153.9;
T_153.8 ;
    %load/vec4 v0x556650009570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.10, 8;
    %load/vec4 v0x556650009750_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x556650009750_0, 0;
    %jmp T_153.11;
T_153.10 ;
    %load/vec4 v0x556650009750_0;
    %assign/vec4 v0x556650009750_0, 0;
T_153.11 ;
T_153.9 ;
    %jmp T_153;
    .thread T_153;
    .scope S_0x556650008940;
T_154 ;
    %wait E_0x55664fb50220;
    %load/vec4 v0x5566500096b0_0;
    %load/vec4 v0x556650009750_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556650009610_0;
    %pushi/vec4 127, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 7, 2, 3;
    %cmp/x;
    %jmp/1 T_154.0, 4;
    %dup/vec4;
    %pushi/vec4 3, 1, 3;
    %cmp/x;
    %jmp/1 T_154.1, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5566500094d0_0, 0;
    %jmp T_154.3;
T_154.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5566500094d0_0, 0;
    %jmp T_154.3;
T_154.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5566500094d0_0, 0;
    %jmp T_154.3;
T_154.3 ;
    %pop/vec4 1;
    %load/vec4 v0x5566500090a0_0;
    %load/vec4 v0x5566500096b0_0;
    %and;
    %assign/vec4 v0x556650009430_0, 0;
    %load/vec4 v0x5566500096b0_0;
    %inv;
    %assign/vec4 v0x556650009570_0, 0;
    %jmp T_154;
    .thread T_154, $push;
    .scope S_0x55664fff69f0;
T_155 ;
    %wait E_0x55664fc34c70;
    %load/vec4 v0x55665000a190_0;
    %assign/vec4 v0x55665000a980_0, 0;
    %load/vec4 v0x55665000a060_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 1, 0, 4;
    %load/vec4 v0x55665000a060_0;
    %parti/s 4, 25, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55665000b590_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x55665000aa20_0, 0;
    %load/vec4 v0x556650009fc0_0;
    %load/vec4 v0x55665000b4f0_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x55665000a8e0_0, 0;
    %jmp T_155;
    .thread T_155, $push;
    .scope S_0x55664fff69f0;
T_156 ;
    %wait E_0x55664fc345a0;
    %load/vec4 v0x55665000a230_0;
    %load/vec4 v0x55665000b810_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x55665000a840_0, 0;
    %load/vec4 v0x55665000a230_0;
    %load/vec4 v0x55665000b810_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55665000b450_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55665000b6d0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_156.0, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55665000aac0_0, 0;
    %jmp T_156.2;
T_156.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55665000aac0_0, 0;
    %jmp T_156.2;
T_156.2 ;
    %pop/vec4 1;
    %jmp T_156;
    .thread T_156, $push;
    .scope S_0x55664fff69f0;
T_157 ;
    %wait E_0x55664f8d6860;
    %load/vec4 v0x55665000a2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55665000b3b0_0, 0;
    %jmp T_157.1;
T_157.0 ;
    %load/vec4 v0x55665000ae80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.2, 8;
    %load/vec4 v0x55665000b3b0_0;
    %inv;
    %assign/vec4 v0x55665000b3b0_0, 0;
    %jmp T_157.3;
T_157.2 ;
    %load/vec4 v0x55665000b3b0_0;
    %assign/vec4 v0x55665000b3b0_0, 0;
T_157.3 ;
T_157.1 ;
    %load/vec4 v0x55665000ad40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.4, 8;
    %load/vec4 v0x556650009e80_0;
    %assign/vec4 v0x55665000af20_0, 0;
    %jmp T_157.5;
T_157.4 ;
    %load/vec4 v0x55665000aca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.6, 8;
    %load/vec4 v0x55665000af20_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55665000af20_0, 0;
    %jmp T_157.7;
T_157.6 ;
    %load/vec4 v0x55665000af20_0;
    %assign/vec4 v0x55665000af20_0, 0;
T_157.7 ;
T_157.5 ;
    %load/vec4 v0x55665000b100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.8, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55665000b060_0, 0;
    %jmp T_157.9;
T_157.8 ;
    %load/vec4 v0x556650009f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.10, 8;
    %load/vec4 v0x55665000b060_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55665000b060_0, 0;
    %jmp T_157.11;
T_157.10 ;
    %load/vec4 v0x55665000b060_0;
    %assign/vec4 v0x55665000b060_0, 0;
T_157.11 ;
T_157.9 ;
    %load/vec4 v0x55665000a2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55665000afc0_0, 0;
    %jmp T_157.13;
T_157.12 ;
    %load/vec4 v0x55665000ade0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55665000afc0_0, 0;
    %jmp T_157.15;
T_157.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55665000afc0_0, 0;
T_157.15 ;
T_157.13 ;
    %jmp T_157;
    .thread T_157;
    .scope S_0x55664fff69f0;
T_158 ;
    %wait E_0x55664fc27940;
    %load/vec4 v0x55665000b3b0_0;
    %inv;
    %assign/vec4 v0x55665000ad40_0, 0;
    %load/vec4 v0x55665000a2d0_0;
    %load/vec4 v0x55665000b3b0_0;
    %concat/vec4; draw_concat_vec4
    %or/r;
    %assign/vec4 v0x55665000b100_0, 0;
    %load/vec4 v0x556650009de0_0;
    %load/vec4 v0x55665000af20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55665000ade0_0, 0;
    %load/vec4 v0x55665000b8b0_0;
    %inv;
    %load/vec4 v0x55665000b3b0_0;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x55665000aca0_0, 0;
    %load/vec4 v0x55665000b060_0;
    %load/vec4 v0x55665000b3b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55665000b8b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55665000ade0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %dup/vec4;
    %pushi/vec4 27, 3, 32;
    %cmp/x;
    %jmp/1 T_158.0, 4;
    %dup/vec4;
    %pushi/vec4 4294967293, 4294967288, 32;
    %cmp/x;
    %jmp/1 T_158.1, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55665000ae80_0, 0;
    %jmp T_158.3;
T_158.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55665000ae80_0, 0;
    %jmp T_158.3;
T_158.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55665000ae80_0, 0;
    %jmp T_158.3;
T_158.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55665000af20_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 25;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55665000ab60_0, 4, 5;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 25, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55665000ab60_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 29, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55665000ab60_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 30, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55665000ab60_0, 4, 5;
    %load/vec4 v0x55665000b8b0_0;
    %inv;
    %load/vec4 v0x55665000b3b0_0;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x55665000ac00_0, 0;
    %jmp T_158;
    .thread T_158, $push;
    .scope S_0x55664fff5490;
T_159 ;
    %wait E_0x55664f8d6860;
    %load/vec4 v0x55664fff60c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55664fff68b0_0, 0;
    %jmp T_159.1;
T_159.0 ;
    %load/vec4 v0x55664fff68b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_159.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_159.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_159.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55664fff68b0_0, 0;
    %jmp T_159.6;
T_159.2 ;
    %load/vec4 v0x55664fff6160_0;
    %flag_set/vec4 8;
    %jmp/0 T_159.7, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_159.8, 8;
T_159.7 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_159.8, 8;
 ; End of false expr.
    %blend;
T_159.8;
    %assign/vec4 v0x55664fff68b0_0, 0;
    %jmp T_159.6;
T_159.3 ;
    %load/vec4 v0x55664fff6480_0;
    %flag_set/vec4 8;
    %jmp/0 T_159.9, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_159.10, 8;
T_159.9 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_159.10, 8;
 ; End of false expr.
    %blend;
T_159.10;
    %assign/vec4 v0x55664fff68b0_0, 0;
    %jmp T_159.6;
T_159.4 ;
    %load/vec4 v0x55664fff6340_0;
    %flag_set/vec4 8;
    %jmp/0 T_159.11, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_159.12, 8;
T_159.11 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_159.12, 8;
 ; End of false expr.
    %blend;
T_159.12;
    %assign/vec4 v0x55664fff68b0_0, 0;
    %jmp T_159.6;
T_159.6 ;
    %pop/vec4 1;
T_159.1 ;
    %jmp T_159;
    .thread T_159;
    .scope S_0x55664fff5490;
T_160 ;
    %wait E_0x55664f8d6860;
    %load/vec4 v0x55664fff63e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_160.0, 8;
    %load/vec4 v0x55664fff6770_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55664fff6160_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55664fff6770_0, 0;
    %jmp T_160.1;
T_160.0 ;
    %load/vec4 v0x55664fff6770_0;
    %assign/vec4 v0x55664fff6770_0, 0;
T_160.1 ;
    %load/vec4 v0x55664fff60c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_160.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55664fff6950_0, 0;
    %jmp T_160.3;
T_160.2 ;
    %load/vec4 v0x55664fff6520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_160.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55664fff6950_0, 0;
    %jmp T_160.5;
T_160.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55664fff6950_0, 0;
T_160.5 ;
T_160.3 ;
    %load/vec4 v0x55664fff68b0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_160.6, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55664fff6810_0, 0;
    %jmp T_160.7;
T_160.6 ;
    %load/vec4 v0x55664fff6340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_160.8, 8;
    %load/vec4 v0x55664fff6810_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55664fff6810_0, 0;
    %jmp T_160.9;
T_160.8 ;
    %load/vec4 v0x55664fff6810_0;
    %assign/vec4 v0x55664fff6810_0, 0;
T_160.9 ;
T_160.7 ;
    %load/vec4 v0x55664fff68b0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_160.10, 4;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55664fff66d0_0, 0;
    %jmp T_160.11;
T_160.10 ;
    %load/vec4 v0x55664fff6340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_160.12, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55664fff66d0_0, 0;
    %jmp T_160.13;
T_160.12 ;
    %load/vec4 v0x55664fff66d0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x55664fff66d0_0, 0;
T_160.13 ;
T_160.11 ;
    %jmp T_160;
    .thread T_160;
    .scope S_0x55664fff5490;
T_161 ;
    %wait E_0x55664fc7c920;
    %load/vec4 v0x55664fff66d0_0;
    %pushi/vec4 3200, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55664fff6340_0, 0;
    %load/vec4 v0x55664fff6810_0;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55664fff6480_0, 0;
    %load/vec4 v0x55664fff6340_0;
    %load/vec4 v0x55664fff68b0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x55664fff63e0_0, 0;
    %load/vec4 v0x55664fff6340_0;
    %load/vec4 v0x55664fff6480_0;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x55664fff6520_0, 0;
    %jmp T_161;
    .thread T_161, $push;
    .scope S_0x55664fff3360;
T_162 ;
    %wait E_0x55664fc6e900;
    %load/vec4 v0x55664fff3700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55664fff3f20_0, 0;
    %jmp T_162.1;
T_162.0 ;
    %load/vec4 v0x55664fff3ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55664fff3f20_0, 0;
    %jmp T_162.3;
T_162.2 ;
    %load/vec4 v0x55664fff3f20_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55664fff3f20_0, 0;
T_162.3 ;
T_162.1 ;
    %load/vec4 v0x55664fff3700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55664fff3de0_0, 0;
    %jmp T_162.5;
T_162.4 ;
    %load/vec4 v0x55664fff3ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.6, 8;
    %load/vec4 v0x55664fff3de0_0;
    %inv;
    %assign/vec4 v0x55664fff3de0_0, 0;
    %jmp T_162.7;
T_162.6 ;
    %load/vec4 v0x55664fff3de0_0;
    %assign/vec4 v0x55664fff3de0_0, 0;
T_162.7 ;
T_162.5 ;
    %load/vec4 v0x55664fff3700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.8, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55664fff3fc0_0, 0;
    %jmp T_162.9;
T_162.8 ;
    %load/vec4 v0x55664fff3fc0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55664fff3fc0_0, 0;
T_162.9 ;
    %load/vec4 v0x55664fff3700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55664fff3e80_0, 0;
    %jmp T_162.11;
T_162.10 ;
    %load/vec4 v0x55664fff3b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.12, 8;
    %load/vec4 v0x55664fff3e80_0;
    %inv;
    %assign/vec4 v0x55664fff3e80_0, 0;
    %jmp T_162.13;
T_162.12 ;
    %load/vec4 v0x55664fff3e80_0;
    %assign/vec4 v0x55664fff3e80_0, 0;
T_162.13 ;
T_162.11 ;
    %load/vec4 v0x55664fff3b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.14, 8;
    %load/vec4 v0x55664fff3ca0_0;
    %assign/vec4 v0x55664fff4210_0, 0;
    %jmp T_162.15;
T_162.14 ;
    %load/vec4 v0x55664fff3d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.16, 8;
    %load/vec4 v0x55664fff4210_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x55664fff4210_0, 0;
    %jmp T_162.17;
T_162.16 ;
    %load/vec4 v0x55664fff4210_0;
    %assign/vec4 v0x55664fff4210_0, 0;
T_162.17 ;
T_162.15 ;
    %load/vec4 v0x55664fff3700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55664fff4170_0, 0;
    %jmp T_162.19;
T_162.18 ;
    %load/vec4 v0x55664fff3c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55664fff4170_0, 0;
    %jmp T_162.21;
T_162.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55664fff4170_0, 0;
T_162.21 ;
T_162.19 ;
    %jmp T_162;
    .thread T_162;
    .scope S_0x55664fff3360;
T_163 ;
    %wait E_0x55664fc6e390;
    %load/vec4 v0x55664fff3f20_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55664fff3ac0_0, 0;
    %load/vec4 v0x55664fff3fc0_0;
    %pushi/vec4 255, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55664fff3b60_0, 0;
    %load/vec4 v0x55664fff3ac0_0;
    %load/vec4 v0x55664fff3de0_0;
    %and;
    %assign/vec4 v0x55664fff3d40_0, 0;
    %load/vec4 v0x55664fff3b60_0;
    %load/vec4 v0x55664fff3e80_0;
    %inv;
    %and;
    %assign/vec4 v0x55664fff3c00_0, 0;
    %jmp T_163;
    .thread T_163, $push;
    .scope S_0x55664fff3360;
T_164 ;
    %wait E_0x55664fc6e350;
    %load/vec4 v0x55664fff35c0_0;
    %parti/s 1, 30, 6;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55664fff3ca0_0, 4, 5;
    %load/vec4 v0x55664fff35c0_0;
    %parti/s 1, 29, 6;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55664fff3ca0_0, 4, 5;
    %load/vec4 v0x55664fff35c0_0;
    %parti/s 1, 28, 6;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55664fff3ca0_0, 4, 5;
    %load/vec4 v0x55664fff35c0_0;
    %parti/s 1, 27, 6;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55664fff3ca0_0, 4, 5;
    %load/vec4 v0x55664fff35c0_0;
    %parti/s 1, 26, 6;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55664fff3ca0_0, 4, 5;
    %load/vec4 v0x55664fff35c0_0;
    %parti/s 1, 25, 6;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55664fff3ca0_0, 4, 5;
    %load/vec4 v0x55664fff35c0_0;
    %parti/s 1, 24, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55664fff3ca0_0, 4, 5;
    %load/vec4 v0x55664fff35c0_0;
    %parti/s 1, 23, 6;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55664fff3ca0_0, 4, 5;
    %load/vec4 v0x55664fff35c0_0;
    %parti/s 1, 22, 6;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55664fff3ca0_0, 4, 5;
    %load/vec4 v0x55664fff35c0_0;
    %parti/s 1, 21, 6;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55664fff3ca0_0, 4, 5;
    %load/vec4 v0x55664fff35c0_0;
    %parti/s 1, 20, 6;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55664fff3ca0_0, 4, 5;
    %load/vec4 v0x55664fff35c0_0;
    %parti/s 1, 19, 6;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55664fff3ca0_0, 4, 5;
    %load/vec4 v0x55664fff35c0_0;
    %parti/s 1, 18, 6;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55664fff3ca0_0, 4, 5;
    %load/vec4 v0x55664fff35c0_0;
    %parti/s 1, 17, 6;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55664fff3ca0_0, 4, 5;
    %load/vec4 v0x55664fff35c0_0;
    %parti/s 1, 16, 6;
    %ix/load 4, 14, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55664fff3ca0_0, 4, 5;
    %load/vec4 v0x55664fff35c0_0;
    %parti/s 1, 15, 5;
    %ix/load 4, 15, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55664fff3ca0_0, 4, 5;
    %load/vec4 v0x55664fff35c0_0;
    %parti/s 1, 14, 5;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55664fff3ca0_0, 4, 5;
    %load/vec4 v0x55664fff35c0_0;
    %parti/s 1, 13, 5;
    %ix/load 4, 17, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55664fff3ca0_0, 4, 5;
    %load/vec4 v0x55664fff35c0_0;
    %parti/s 1, 12, 5;
    %ix/load 4, 18, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55664fff3ca0_0, 4, 5;
    %load/vec4 v0x55664fff35c0_0;
    %parti/s 1, 11, 5;
    %ix/load 4, 19, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55664fff3ca0_0, 4, 5;
    %load/vec4 v0x55664fff35c0_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 20, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55664fff3ca0_0, 4, 5;
    %load/vec4 v0x55664fff35c0_0;
    %parti/s 1, 9, 5;
    %ix/load 4, 21, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55664fff3ca0_0, 4, 5;
    %load/vec4 v0x55664fff35c0_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 22, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55664fff3ca0_0, 4, 5;
    %load/vec4 v0x55664fff35c0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 23, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55664fff3ca0_0, 4, 5;
    %load/vec4 v0x55664fff35c0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55664fff3ca0_0, 4, 5;
    %load/vec4 v0x55664fff35c0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 25, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55664fff3ca0_0, 4, 5;
    %load/vec4 v0x55664fff35c0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 26, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55664fff3ca0_0, 4, 5;
    %load/vec4 v0x55664fff35c0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 27, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55664fff3ca0_0, 4, 5;
    %load/vec4 v0x55664fff35c0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 28, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55664fff3ca0_0, 4, 5;
    %load/vec4 v0x55664fff35c0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 29, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55664fff3ca0_0, 4, 5;
    %load/vec4 v0x55664fff35c0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 30, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55664fff3ca0_0, 4, 5;
    %load/vec4 v0x55664fff35c0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 31, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55664fff3ca0_0, 4, 5;
    %jmp T_164;
    .thread T_164, $push;
    .scope S_0x55664fff2d50;
T_165 ;
    %wait E_0x55664fcb8fa0;
    %load/vec4 v0x55665000cad0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55665000c710_0, 4, 5;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55665000c710_0, 4, 5;
    %load/vec4 v0x55665000ccb0_0;
    %assign/vec4 v0x55665000c7b0_0, 0;
    %jmp T_165;
    .thread T_165, $push;
    .scope S_0x55664fecf170;
T_166 ;
    %wait E_0x55664f8d6860;
    %load/vec4 v0x55664fdd3040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_166.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55664fe39fe0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55664fdc3c50_0, 0;
    %jmp T_166.1;
T_166.0 ;
    %load/vec4 v0x55664fdc3b90_0;
    %flag_set/vec4 8;
    %jmp/0 T_166.2, 8;
    %load/vec4 v0x55664fdcdeb0_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_166.3, 8;
T_166.2 ; End of true expr.
    %load/vec4 v0x55664fe39fe0_0;
    %jmp/0 T_166.3, 8;
 ; End of false expr.
    %blend;
T_166.3;
    %assign/vec4 v0x55664fe39fe0_0, 0;
    %load/vec4 v0x55664fdd81d0_0;
    %assign/vec4 v0x55664fdc3c50_0, 0;
T_166.1 ;
    %jmp T_166;
    .thread T_166;
    .scope S_0x55664fecf170;
T_167 ;
    %wait E_0x55664f8d68a0;
    %load/vec4 v0x55664fdd3110_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x55664fdd3110_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 196608, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x55664fdc3b90_0, 0;
    %jmp T_167;
    .thread T_167, $push;
    .scope S_0x55664fecf170;
T_168 ;
    %wait E_0x55664f8d6860;
    %load/vec4 v0x55664fdd3110_0;
    %parti/s 8, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_168.0, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_168.1, 6;
    %load/vec4 v0x55664fdcdeb0_0;
    %assign/vec4 v0x55664fe3a0a0_0, 0;
    %jmp T_168.3;
T_168.0 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55664fe39fe0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55664fe3a0a0_0, 0;
    %jmp T_168.3;
T_168.1 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55664fdd81d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55664fe3a0a0_0, 0;
    %jmp T_168.3;
T_168.3 ;
    %pop/vec4 1;
    %jmp T_168;
    .thread T_168;
    .scope S_0x55664ffef1d0;
T_169 ;
    %wait E_0x55664fcb9220;
    %jmp T_169;
    .thread T_169;
    .scope S_0x55664f9ac900;
T_170 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55664ffed740_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55664ffed7e0_0, 0, 16;
    %end;
    .thread T_170;
    .scope S_0x55664f9ac900;
T_171 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x55664fbec610_0, 0, 32;
    %store/vec4 v0x55664f9fdef0_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x55664f955f30;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x55664ffeccc0, P_0x55664ffece80 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_171.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55664ffee140_0, 0, 32;
T_171.2 ;
    %load/vec4 v0x55664ffee140_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_171.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ffee140_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x55664ffee140_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664ffee1e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ffee140_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x55664ffee140_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664ffee1e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ffee140_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x55664ffee140_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664ffee1e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ffee140_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x55664ffee140_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664ffee1e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ffee140_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x55664ffee140_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664ffee1e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ffee140_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x55664ffee140_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664ffee1e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ffee140_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x55664ffee140_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664ffee1e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ffee140_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x55664ffee140_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664ffee1e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ffee140_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x55664ffee140_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664ffee1e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ffee140_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x55664ffee140_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664ffee1e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ffee140_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x55664ffee140_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664ffee1e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ffee140_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x55664ffee140_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664ffee1e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ffee140_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x55664ffee140_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664ffee1e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ffee140_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x55664ffee140_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664ffee1e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ffee140_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x55664ffee140_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664ffee1e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ffee140_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x55664ffee140_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664ffee1e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ffee140_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x55664ffee140_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664ffee1e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ffee140_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x55664ffee140_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664ffee1e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ffee140_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x55664ffee140_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664ffee1e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ffee140_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x55664ffee140_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664ffee1e0, 4, 0;
    %load/vec4 v0x55664ffee140_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55664ffee140_0, 0, 32;
    %jmp T_171.2;
T_171.3 ;
    %end;
    .thread T_171;
    .scope S_0x55664f9ac900;
T_172 ;
    %wait E_0x55664fb84f50;
    %load/vec4 v0x55664ffee000_0;
    %load/vec4 v0x55664ffedce0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_172.0, 8;
    %delay 0, 0;
    %load/vec4 v0x55664ffedb00_0;
    %store/vec4 v0x55664f9cd1d0_0, 0, 8;
    %load/vec4 v0x55664ffedec0_0;
    %store/vec4 v0x55664f99ded0_0, 0, 16;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x55664ffed1f0;
    %join;
    %delay 0, 0;
T_172.0 ;
    %jmp T_172;
    .thread T_172;
    .scope S_0x55664f9ac900;
T_173 ;
    %wait E_0x55664fb2e9d0;
    %load/vec4 v0x55664ffed920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_173.0, 8;
    %load/vec4 v0x55664ffed380_0;
    %store/vec4 v0x55664f9ee0d0_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55664ffed060;
    %join;
    %load/vec4 v0x55664f9dd950_0;
    %store/vec4 v0x55664ffed600_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x55664ffed380_0;
    %store/vec4 v0x55664f9ee0d0_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55664ffed060;
    %join;
    %load/vec4 v0x55664f9dd950_0;
    %store/vec4 v0x55664ffed6a0_0, 0, 16;
    %load/vec4 v0x55664ffed600_0;
    %store/vec4 v0x55664ffed740_0, 0, 16;
T_173.0 ;
    %jmp T_173;
    .thread T_173;
    .scope S_0x55664fb9f700;
T_174 ;
    %wait E_0x55664f88af30;
    %load/vec4 v0x55664ffef540_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55664ffefcc0, 0, 4;
    %jmp T_174;
    .thread T_174, $push;
    .scope S_0x55664f952c60;
T_175 ;
    %wait E_0x55664fe3ac80;
    %load/vec4 v0x55664ffef680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55664fff0050_0, 0;
    %jmp T_175.1;
T_175.0 ;
    %load/vec4 v0x55664ffefd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.2, 8;
    %load/vec4 v0x55664fff0190_0;
    %assign/vec4 v0x55664fff0050_0, 0;
    %jmp T_175.3;
T_175.2 ;
    %load/vec4 v0x55664fff0050_0;
    %assign/vec4 v0x55664fff0050_0, 0;
T_175.3 ;
T_175.1 ;
    %load/vec4 v0x55664ffef680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55664ffeff10_0, 0;
    %jmp T_175.5;
T_175.4 ;
    %load/vec4 v0x55664ffefb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.6, 8;
    %load/vec4 v0x55664ffeff10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55664ffeff10_0, 0;
    %jmp T_175.7;
T_175.6 ;
    %load/vec4 v0x55664ffeff10_0;
    %assign/vec4 v0x55664ffeff10_0, 0;
T_175.7 ;
T_175.5 ;
    %load/vec4 v0x55664ffef680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55664ffeffb0_0, 0;
    %jmp T_175.9;
T_175.8 ;
    %load/vec4 v0x55664ffefb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55664ffeffb0_0, 0;
    %jmp T_175.11;
T_175.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55664ffeffb0_0, 0;
T_175.11 ;
T_175.9 ;
    %jmp T_175;
    .thread T_175;
    .scope S_0x55664f952c60;
T_176 ;
    %wait E_0x55664fb72f10;
    %load/vec4 v0x55664fff0190_0;
    %load/vec4 v0x55664ffeff10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55664ffefae0_0, 0;
    %load/vec4 v0x55664fff0050_0;
    %load/vec4 v0x55664ffeff10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55664ffefa40_0, 0;
    %load/vec4 v0x55664ffef5e0_0;
    %load/vec4 v0x55664ffefae0_0;
    %inv;
    %and;
    %assign/vec4 v0x55664ffefd60_0, 0;
    %load/vec4 v0x55664ffef4a0_0;
    %load/vec4 v0x55664ffefa40_0;
    %inv;
    %and;
    %assign/vec4 v0x55664ffefb80_0, 0;
    %jmp T_176;
    .thread T_176, $push;
    .scope S_0x55664f952c60;
T_177 ;
    %vpi_call 4 154 "$display", "--- lpDataWidth %d bit", P_0x55664f952e80 {0 0 0};
    %vpi_call 4 155 "$display", "--- lpBramGenNum %d Depth", P_0x55664f952e40 {0 0 0};
    %end;
    .thread T_177;
    .scope S_0x55664fb8e330;
T_178 ;
    %wait E_0x55664fe4aa50;
    %jmp T_178;
    .thread T_178;
    .scope S_0x55664feb45e0;
T_179 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55664fe3d970_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55664fe3da50_0, 0, 16;
    %end;
    .thread T_179;
    .scope S_0x55664feb45e0;
T_180 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x55664fe51a60_0, 0, 32;
    %store/vec4 v0x55664fe51f30_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x55664feb4960;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x55664ffeb490, P_0x55664ffeb650 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_180.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55664fadea70_0, 0, 32;
T_180.2 ;
    %load/vec4 v0x55664fadea70_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_180.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fadea70_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x55664fadea70_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fadeb50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fadea70_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x55664fadea70_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fadeb50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fadea70_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x55664fadea70_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fadeb50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fadea70_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x55664fadea70_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fadeb50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fadea70_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x55664fadea70_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fadeb50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fadea70_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x55664fadea70_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fadeb50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fadea70_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x55664fadea70_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fadeb50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fadea70_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x55664fadea70_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fadeb50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fadea70_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x55664fadea70_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fadeb50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fadea70_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x55664fadea70_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fadeb50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fadea70_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x55664fadea70_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fadeb50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fadea70_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x55664fadea70_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fadeb50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fadea70_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x55664fadea70_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fadeb50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fadea70_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x55664fadea70_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fadeb50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fadea70_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x55664fadea70_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fadeb50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fadea70_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x55664fadea70_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fadeb50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fadea70_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x55664fadea70_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fadeb50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fadea70_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x55664fadea70_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fadeb50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fadea70_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x55664fadea70_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fadeb50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fadea70_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x55664fadea70_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fadeb50, 4, 0;
    %load/vec4 v0x55664fadea70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55664fadea70_0, 0, 32;
    %jmp T_180.2;
T_180.3 ;
    %end;
    .thread T_180;
    .scope S_0x55664feb45e0;
T_181 ;
    %wait E_0x55664fe60590;
    %load/vec4 v0x55664fade910_0;
    %load/vec4 v0x55664fab3af0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.0, 8;
    %delay 0, 0;
    %load/vec4 v0x55664fa7eed0_0;
    %store/vec4 v0x55664ff20510_0, 0, 8;
    %load/vec4 v0x55664fab3d30_0;
    %store/vec4 v0x55664ff20610_0, 0, 16;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x55664fe51250;
    %join;
    %delay 0, 0;
T_181.0 ;
    %jmp T_181;
    .thread T_181;
    .scope S_0x55664feb45e0;
T_182 ;
    %wait E_0x55664fc1ea00;
    %load/vec4 v0x55664fa7ec70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.0, 8;
    %load/vec4 v0x55664ff2d1c0_0;
    %store/vec4 v0x55664fe51640_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55664feb5060;
    %join;
    %load/vec4 v0x55664fe51720_0;
    %store/vec4 v0x55664fe3ff60_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x55664ff2d1c0_0;
    %store/vec4 v0x55664fe51640_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55664feb5060;
    %join;
    %load/vec4 v0x55664fe51720_0;
    %store/vec4 v0x55664fe40040_0, 0, 16;
    %load/vec4 v0x55664fe3ff60_0;
    %store/vec4 v0x55664fe3d970_0, 0, 16;
T_182.0 ;
    %jmp T_182;
    .thread T_182;
    .scope S_0x55664feafe50;
T_183 ;
    %wait E_0x55664f8d9300;
    %load/vec4 v0x55664fb879a0_0;
    %parti/s 16, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55664fc05840, 0, 4;
    %jmp T_183;
    .thread T_183, $push;
    .scope S_0x55664fe50e60;
T_184 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55664fb7be70_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55664fb84ad0_0, 0, 16;
    %end;
    .thread T_184;
    .scope S_0x55664fe50e60;
T_185 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x55664fb07e80_0, 0, 32;
    %store/vec4 v0x55664fb03d80_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x55664fb164d0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x55664ffebca0, P_0x55664ffebe60 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_185.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55664fb2e770_0, 0, 32;
T_185.2 ;
    %load/vec4 v0x55664fb2e770_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_185.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fb2e770_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x55664fb2e770_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb2e850, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fb2e770_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x55664fb2e770_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb2e850, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fb2e770_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x55664fb2e770_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb2e850, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fb2e770_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x55664fb2e770_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb2e850, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fb2e770_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x55664fb2e770_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb2e850, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fb2e770_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x55664fb2e770_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb2e850, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fb2e770_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x55664fb2e770_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb2e850, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fb2e770_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x55664fb2e770_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb2e850, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fb2e770_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x55664fb2e770_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb2e850, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fb2e770_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x55664fb2e770_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb2e850, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fb2e770_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x55664fb2e770_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb2e850, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fb2e770_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x55664fb2e770_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb2e850, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fb2e770_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x55664fb2e770_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb2e850, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fb2e770_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x55664fb2e770_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb2e850, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fb2e770_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x55664fb2e770_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb2e850, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fb2e770_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x55664fb2e770_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb2e850, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fb2e770_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x55664fb2e770_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb2e850, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fb2e770_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x55664fb2e770_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb2e850, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fb2e770_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x55664fb2e770_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb2e850, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fb2e770_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x55664fb2e770_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fb2e850, 4, 0;
    %load/vec4 v0x55664fb2e770_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55664fb2e770_0, 0, 32;
    %jmp T_185.2;
T_185.3 ;
    %end;
    .thread T_185;
    .scope S_0x55664fe50e60;
T_186 ;
    %wait E_0x55664fe400e0;
    %load/vec4 v0x55664fb2e5f0_0;
    %load/vec4 v0x55664fb49ef0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.0, 8;
    %delay 0, 0;
    %load/vec4 v0x55664fb84e90_0;
    %store/vec4 v0x55664fae52b0_0, 0, 8;
    %load/vec4 v0x55664fb4a130_0;
    %store/vec4 v0x55664fb90b90_0, 0, 16;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x55664fb90950;
    %join;
    %delay 0, 0;
T_186.0 ;
    %jmp T_186;
    .thread T_186;
    .scope S_0x55664fe50e60;
T_187 ;
    %wait E_0x55664fe51bb0;
    %load/vec4 v0x55664fb84c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.0, 8;
    %load/vec4 v0x55664fad2860_0;
    %store/vec4 v0x55664fb0aa30_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55664fb992a0;
    %join;
    %load/vec4 v0x55664fb10230_0;
    %store/vec4 v0x55664fb7bcb0_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x55664fad2860_0;
    %store/vec4 v0x55664fb0aa30_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55664fb992a0;
    %join;
    %load/vec4 v0x55664fb10230_0;
    %store/vec4 v0x55664fb7bd90_0, 0, 16;
    %load/vec4 v0x55664fb7bcb0_0;
    %store/vec4 v0x55664fb7be70_0, 0, 16;
T_187.0 ;
    %jmp T_187;
    .thread T_187;
    .scope S_0x55664fe3e110;
T_188 ;
    %wait E_0x55664f8d9300;
    %load/vec4 v0x55664fb879a0_0;
    %parti/s 16, 16, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55664fc05840, 0, 4;
    %jmp T_188;
    .thread T_188, $push;
    .scope S_0x55664fea25c0;
T_189 ;
    %wait E_0x55664fe3ac80;
    %load/vec4 v0x55664fb87b50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55664fc07e10_0, 0;
    %jmp T_189.1;
T_189.0 ;
    %load/vec4 v0x55664fc05920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.2, 8;
    %load/vec4 v0x55664fc07fb0_0;
    %assign/vec4 v0x55664fc07e10_0, 0;
    %jmp T_189.3;
T_189.2 ;
    %load/vec4 v0x55664fc07e10_0;
    %assign/vec4 v0x55664fc07e10_0, 0;
T_189.3 ;
T_189.1 ;
    %load/vec4 v0x55664fb87b50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55664fc05ad0_0, 0;
    %jmp T_189.5;
T_189.4 ;
    %load/vec4 v0x55664fc056e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.6, 8;
    %load/vec4 v0x55664fc05ad0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55664fc05ad0_0, 0;
    %jmp T_189.7;
T_189.6 ;
    %load/vec4 v0x55664fc05ad0_0;
    %assign/vec4 v0x55664fc05ad0_0, 0;
T_189.7 ;
T_189.5 ;
    %load/vec4 v0x55664fb87b50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55664fc07d50_0, 0;
    %jmp T_189.9;
T_189.8 ;
    %load/vec4 v0x55664fc056e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55664fc07d50_0, 0;
    %jmp T_189.11;
T_189.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55664fc07d50_0, 0;
T_189.11 ;
T_189.9 ;
    %jmp T_189;
    .thread T_189;
    .scope S_0x55664fea25c0;
T_190 ;
    %wait E_0x55664fe8d470;
    %load/vec4 v0x55664fc07fb0_0;
    %load/vec4 v0x55664fc05ad0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55664fbff9a0_0, 0;
    %load/vec4 v0x55664fc07e10_0;
    %load/vec4 v0x55664fc05ad0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55664fbff8e0_0, 0;
    %load/vec4 v0x55664fb87a60_0;
    %load/vec4 v0x55664fbff9a0_0;
    %inv;
    %and;
    %assign/vec4 v0x55664fc05920_0, 0;
    %load/vec4 v0x55664fb87900_0;
    %load/vec4 v0x55664fbff8e0_0;
    %inv;
    %and;
    %assign/vec4 v0x55664fc056e0_0, 0;
    %jmp T_190;
    .thread T_190, $push;
    .scope S_0x55664fea25c0;
T_191 ;
    %vpi_call 4 154 "$display", "--- lpDataWidth %d bit", P_0x55664ff87190 {0 0 0};
    %vpi_call 4 155 "$display", "--- lpBramGenNum %d Depth", P_0x55664ff87150 {0 0 0};
    %end;
    .thread T_191;
    .scope S_0x55664fcc6f50;
T_192 ;
    %wait E_0x55664fb8e5d0;
    %jmp T_192;
    .thread T_192;
    .scope S_0x55664fc9c340;
T_193 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55664f8b66f0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55664f8b67d0_0, 0, 16;
    %end;
    .thread T_193;
    .scope S_0x55664fc9c340;
T_194 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x55664f90a100_0, 0, 32;
    %store/vec4 v0x55664f895900_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x55664f8e9cf0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_194.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x55664ffec4b0, P_0x55664ffec670 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_194.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55664f980070_0, 0, 32;
T_194.2 ;
    %load/vec4 v0x55664f980070_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_194.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664f980070_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x55664f980070_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f980150, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664f980070_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x55664f980070_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f980150, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664f980070_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x55664f980070_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f980150, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664f980070_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x55664f980070_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f980150, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664f980070_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x55664f980070_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f980150, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664f980070_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x55664f980070_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f980150, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664f980070_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x55664f980070_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f980150, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664f980070_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x55664f980070_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f980150, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664f980070_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x55664f980070_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f980150, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664f980070_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x55664f980070_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f980150, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664f980070_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x55664f980070_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f980150, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664f980070_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x55664f980070_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f980150, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664f980070_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x55664f980070_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f980150, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664f980070_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x55664f980070_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f980150, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664f980070_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x55664f980070_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f980150, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664f980070_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x55664f980070_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f980150, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664f980070_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x55664f980070_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f980150, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664f980070_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x55664f980070_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f980150, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664f980070_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x55664f980070_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f980150, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664f980070_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x55664f980070_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664f980150, 4, 0;
    %load/vec4 v0x55664f980070_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55664f980070_0, 0, 32;
    %jmp T_194.2;
T_194.3 ;
    %end;
    .thread T_194;
    .scope S_0x55664fc9c340;
T_195 ;
    %wait E_0x55664fbffa40;
    %load/vec4 v0x55664f97ff10_0;
    %load/vec4 v0x55664f8c70c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_195.0, 8;
    %delay 0, 0;
    %load/vec4 v0x55664f8be210_0;
    %store/vec4 v0x55664f8fb0c0_0, 0, 8;
    %load/vec4 v0x55664f8c7300_0;
    %store/vec4 v0x55664f8a9ce0_0, 0, 16;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x55664f8a9aa0;
    %join;
    %delay 0, 0;
T_195.0 ;
    %jmp T_195;
    .thread T_195;
    .scope S_0x55664fc9c340;
T_196 ;
    %wait E_0x55664fc081d0;
    %load/vec4 v0x55664f8bdfb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_196.0, 8;
    %load/vec4 v0x55664f8a9ec0_0;
    %store/vec4 v0x55664f97cd20_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55664f946550;
    %join;
    %load/vec4 v0x55664fc1d570_0;
    %store/vec4 v0x55664f8b6530_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x55664f8a9ec0_0;
    %store/vec4 v0x55664f97cd20_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55664f946550;
    %join;
    %load/vec4 v0x55664fc1d570_0;
    %store/vec4 v0x55664f8b6610_0, 0, 16;
    %load/vec4 v0x55664f8b6530_0;
    %store/vec4 v0x55664f8b66f0_0, 0, 16;
T_196.0 ;
    %jmp T_196;
    .thread T_196;
    .scope S_0x55664fc234c0;
T_197 ;
    %wait E_0x55664fc12d00;
    %load/vec4 v0x55664fa08ce0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55664f873a60, 0, 4;
    %jmp T_197;
    .thread T_197, $push;
    .scope S_0x55664fc12880;
T_198 ;
    %wait E_0x55664fe3ac80;
    %load/vec4 v0x55664fa08e70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55664f88ab70_0, 0;
    %jmp T_198.1;
T_198.0 ;
    %load/vec4 v0x55664f873b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.2, 8;
    %load/vec4 v0x55664f88ad90_0;
    %assign/vec4 v0x55664f88ab70_0, 0;
    %jmp T_198.3;
T_198.2 ;
    %load/vec4 v0x55664f88ab70_0;
    %assign/vec4 v0x55664f88ab70_0, 0;
T_198.3 ;
T_198.1 ;
    %load/vec4 v0x55664fa08e70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55664f873cd0_0, 0;
    %jmp T_198.5;
T_198.4 ;
    %load/vec4 v0x55664f873900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.6, 8;
    %load/vec4 v0x55664f873cd0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55664f873cd0_0, 0;
    %jmp T_198.7;
T_198.6 ;
    %load/vec4 v0x55664f873cd0_0;
    %assign/vec4 v0x55664f873cd0_0, 0;
T_198.7 ;
T_198.5 ;
    %load/vec4 v0x55664fa08e70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55664f88aab0_0, 0;
    %jmp T_198.9;
T_198.8 ;
    %load/vec4 v0x55664f873900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55664f88aab0_0, 0;
    %jmp T_198.11;
T_198.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55664f88aab0_0, 0;
T_198.11 ;
T_198.9 ;
    %jmp T_198;
    .thread T_198;
    .scope S_0x55664fc12880;
T_199 ;
    %wait E_0x55664fb16810;
    %load/vec4 v0x55664f88ad90_0;
    %load/vec4 v0x55664f873cd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55664f868100_0, 0;
    %load/vec4 v0x55664f88ab70_0;
    %load/vec4 v0x55664f873cd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55664f868040_0, 0;
    %load/vec4 v0x55664fa08d80_0;
    %load/vec4 v0x55664f868100_0;
    %inv;
    %and;
    %assign/vec4 v0x55664f873b20_0, 0;
    %load/vec4 v0x55664fa08c40_0;
    %load/vec4 v0x55664f868040_0;
    %inv;
    %and;
    %assign/vec4 v0x55664f873900_0, 0;
    %jmp T_199;
    .thread T_199, $push;
    .scope S_0x55664fc12880;
T_200 ;
    %vpi_call 4 154 "$display", "--- lpDataWidth %d bit", P_0x55664fc12a50 {0 0 0};
    %vpi_call 4 155 "$display", "--- lpBramGenNum %d Depth", P_0x55664fc12a10 {0 0 0};
    %end;
    .thread T_200;
    .scope S_0x55664feb5450;
T_201 ;
    %wait E_0x55664feb6180;
    %jmp T_201;
    .thread T_201;
    .scope S_0x55664ff47450;
T_202 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55664ff83400_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55664ff755b0_0, 0, 16;
    %end;
    .thread T_202;
    .scope S_0x55664ff47450;
T_203 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x55664ff8c590_0, 0, 32;
    %store/vec4 v0x55664ff8c9f0_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x55664ff47870;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_203.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x55664ffea470, P_0x55664ffea630 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_203.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55664ff73b90_0, 0, 32;
T_203.2 ;
    %load/vec4 v0x55664ff73b90_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_203.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ff73b90_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x55664ff73b90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664ff73750, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ff73b90_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x55664ff73b90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664ff73750, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ff73b90_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x55664ff73b90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664ff73750, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ff73b90_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x55664ff73b90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664ff73750, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ff73b90_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x55664ff73b90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664ff73750, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ff73b90_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x55664ff73b90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664ff73750, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ff73b90_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x55664ff73b90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664ff73750, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ff73b90_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x55664ff73b90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664ff73750, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ff73b90_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x55664ff73b90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664ff73750, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ff73b90_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x55664ff73b90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664ff73750, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ff73b90_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x55664ff73b90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664ff73750, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ff73b90_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x55664ff73b90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664ff73750, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ff73b90_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x55664ff73b90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664ff73750, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ff73b90_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x55664ff73b90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664ff73750, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ff73b90_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x55664ff73b90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664ff73750, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ff73b90_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x55664ff73b90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664ff73750, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ff73b90_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x55664ff73b90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664ff73750, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ff73b90_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x55664ff73b90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664ff73750, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ff73b90_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x55664ff73b90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664ff73750, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664ff73b90_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x55664ff73b90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664ff73750, 4, 0;
    %load/vec4 v0x55664ff73b90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55664ff73b90_0, 0, 32;
    %jmp T_203.2;
T_203.3 ;
    %end;
    .thread T_203;
    .scope S_0x55664ff47450;
T_204 ;
    %wait E_0x55664f898690;
    %load/vec4 v0x55664ff73ef0_0;
    %load/vec4 v0x55664ff745c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_204.0, 8;
    %delay 0, 0;
    %load/vec4 v0x55664ff74e80_0;
    %store/vec4 v0x55664ff82f00_0, 0, 8;
    %load/vec4 v0x55664ff74290_0;
    %store/vec4 v0x55664ff84000_0, 0, 16;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x55664ff56e60;
    %join;
    %delay 0, 0;
T_204.0 ;
    %jmp T_204;
    .thread T_204;
    .scope S_0x55664ff47450;
T_205 ;
    %wait E_0x55664f898650;
    %load/vec4 v0x55664ff751c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_205.0, 8;
    %load/vec4 v0x55664ff83d10_0;
    %store/vec4 v0x55664ff87f80_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55664ff56b70;
    %join;
    %load/vec4 v0x55664ff88060_0;
    %store/vec4 v0x55664ff83750_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x55664ff83d10_0;
    %store/vec4 v0x55664ff87f80_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55664ff56b70;
    %join;
    %load/vec4 v0x55664ff88060_0;
    %store/vec4 v0x55664ff83320_0, 0, 16;
    %load/vec4 v0x55664ff83750_0;
    %store/vec4 v0x55664ff83400_0, 0, 16;
T_205.0 ;
    %jmp T_205;
    .thread T_205;
    .scope S_0x55664fecfd10;
T_206 ;
    %wait E_0x55664f8d9300;
    %load/vec4 v0x55664fea19c0_0;
    %parti/s 16, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55664fe8e750, 0, 4;
    %jmp T_206;
    .thread T_206, $push;
    .scope S_0x55664ff60350;
T_207 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55664ffd3210_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55664ffd2d50_0, 0, 16;
    %end;
    .thread T_207;
    .scope S_0x55664ff60350;
T_208 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x55664ffa5b70_0, 0, 32;
    %store/vec4 v0x55664ffa5ef0_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x55664ff5a740;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_208.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x55664ffeac80, P_0x55664ffeae40 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_208.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55664fe43660_0, 0, 32;
T_208.2 ;
    %load/vec4 v0x55664fe43660_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_208.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fe43660_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x55664fe43660_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fe43740, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fe43660_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x55664fe43660_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fe43740, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fe43660_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x55664fe43660_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fe43740, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fe43660_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x55664fe43660_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fe43740, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fe43660_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x55664fe43660_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fe43740, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fe43660_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x55664fe43660_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fe43740, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fe43660_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x55664fe43660_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fe43740, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fe43660_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x55664fe43660_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fe43740, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fe43660_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x55664fe43660_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fe43740, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fe43660_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x55664fe43660_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fe43740, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fe43660_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x55664fe43660_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fe43740, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fe43660_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x55664fe43660_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fe43740, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fe43660_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x55664fe43660_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fe43740, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fe43660_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x55664fe43660_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fe43740, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fe43660_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x55664fe43660_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fe43740, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fe43660_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x55664fe43660_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fe43740, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fe43660_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x55664fe43660_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fe43740, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fe43660_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x55664fe43660_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fe43740, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fe43660_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x55664fe43660_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fe43740, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55664fe43660_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x55664fe43660_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55664fe43740, 4, 0;
    %load/vec4 v0x55664fe43660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55664fe43660_0, 0, 32;
    %jmp T_208.2;
T_208.3 ;
    %end;
    .thread T_208;
    .scope S_0x55664ff60350;
T_209 ;
    %wait E_0x55664f90c620;
    %load/vec4 v0x55664fe43a40_0;
    %load/vec4 v0x55664fe4ac70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_209.0, 8;
    %delay 0, 0;
    %load/vec4 v0x55664fe4aef0_0;
    %store/vec4 v0x55664ffa5470_0, 0, 8;
    %load/vec4 v0x55664fe43e20_0;
    %store/vec4 v0x55664ffa50f0_0, 0, 16;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x55664ff5f470;
    %join;
    %delay 0, 0;
T_209.0 ;
    %jmp T_209;
    .thread T_209;
    .scope S_0x55664ff60350;
T_210 ;
    %wait E_0x55664ffa63c0;
    %load/vec4 v0x55664ffd2970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_210.0, 8;
    %load/vec4 v0x55664ff3e390_0;
    %store/vec4 v0x55664ffa57f0_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55664ff5f0f0;
    %join;
    %load/vec4 v0x55664ffa58d0_0;
    %store/vec4 v0x55664ffd2290_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x55664ff3e390_0;
    %store/vec4 v0x55664ffa57f0_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55664ff5f0f0;
    %join;
    %load/vec4 v0x55664ffa58d0_0;
    %store/vec4 v0x55664ffd3130_0, 0, 16;
    %load/vec4 v0x55664ffd2290_0;
    %store/vec4 v0x55664ffd3210_0, 0, 16;
T_210.0 ;
    %jmp T_210;
    .thread T_210;
    .scope S_0x55664ff55df0;
T_211 ;
    %wait E_0x55664f8d9300;
    %load/vec4 v0x55664fea19c0_0;
    %parti/s 16, 16, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55664fe8e750, 0, 4;
    %jmp T_211;
    .thread T_211, $push;
    .scope S_0x55664fecf930;
T_212 ;
    %wait E_0x55664fe3ac80;
    %load/vec4 v0x55664fea15d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_212.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55664fe8dc10_0, 0;
    %jmp T_212.1;
T_212.0 ;
    %load/vec4 v0x55664fe8e360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_212.2, 8;
    %load/vec4 v0x55664fe8d840_0;
    %assign/vec4 v0x55664fe8dc10_0, 0;
    %jmp T_212.3;
T_212.2 ;
    %load/vec4 v0x55664fe8dc10_0;
    %assign/vec4 v0x55664fe8dc10_0, 0;
T_212.3 ;
T_212.1 ;
    %load/vec4 v0x55664fea15d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_212.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55664fe8e400_0, 0;
    %jmp T_212.5;
T_212.4 ;
    %load/vec4 v0x55664fea03e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_212.6, 8;
    %load/vec4 v0x55664fe8e400_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55664fe8e400_0, 0;
    %jmp T_212.7;
T_212.6 ;
    %load/vec4 v0x55664fe8e400_0;
    %assign/vec4 v0x55664fe8e400_0, 0;
T_212.7 ;
T_212.5 ;
    %load/vec4 v0x55664fea15d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_212.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55664fe8db50_0, 0;
    %jmp T_212.9;
T_212.8 ;
    %load/vec4 v0x55664fea03e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_212.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55664fe8db50_0, 0;
    %jmp T_212.11;
T_212.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55664fe8db50_0, 0;
T_212.11 ;
T_212.9 ;
    %jmp T_212;
    .thread T_212;
    .scope S_0x55664fecf930;
T_213 ;
    %wait E_0x55664ff56920;
    %load/vec4 v0x55664fe8d840_0;
    %load/vec4 v0x55664fe8e400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55664fea0820_0, 0;
    %load/vec4 v0x55664fe8dc10_0;
    %load/vec4 v0x55664fe8e400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55664fea0760_0, 0;
    %load/vec4 v0x55664fea1a80_0;
    %load/vec4 v0x55664fea0820_0;
    %inv;
    %and;
    %assign/vec4 v0x55664fe8e360_0, 0;
    %load/vec4 v0x55664fea1e70_0;
    %load/vec4 v0x55664fea0760_0;
    %inv;
    %and;
    %assign/vec4 v0x55664fea03e0_0, 0;
    %jmp T_213;
    .thread T_213, $push;
    .scope S_0x55664fecf930;
T_214 ;
    %vpi_call 4 154 "$display", "--- lpDataWidth %d bit", P_0x55664fa18440 {0 0 0};
    %vpi_call 4 155 "$display", "--- lpBramGenNum %d Depth", P_0x55664fa18400 {0 0 0};
    %end;
    .thread T_214;
    .scope S_0x55664fecf550;
T_215 ;
    %wait E_0x55664ff3dbe0;
    %load/vec4 v0x55664fff16a0_0;
    %inv;
    %assign/vec4 v0x55664fff1380_0, 0;
    %jmp T_215;
    .thread T_215, $push;
    .scope S_0x55664fecf550;
T_216 ;
    %wait E_0x55664f8e7a20;
    %load/vec4 v0x55664fff0c30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55664fff0c30_0;
    %parti/s 1, 30, 6;
    %and;
    %assign/vec4 v0x55664fff12e0_0, 0;
    %load/vec4 v0x55664fff1560_0;
    %inv;
    %assign/vec4 v0x55664fff1240_0, 0;
    %jmp T_216;
    .thread T_216, $push;
    .scope S_0x55664ff31550;
T_217 ;
    %wait E_0x55664f8d6860;
    %load/vec4 v0x55664ffcb660_0;
    %assign/vec4 v0x55664fe14d00_0, 0;
    %load/vec4 v0x55664fdf3640_0;
    %assign/vec4 v0x55664ff3e120_0, 0;
    %load/vec4 v0x55664fdab6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_217.0, 8;
    %load/vec4 v0x55664fdf86c0_0;
    %inv;
    %assign/vec4 v0x55664fe2e210_0, 0;
    %load/vec4 v0x55664fdf86c0_0;
    %assign/vec4 v0x55664ff3e060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55664fe2e150_0, 0;
    %jmp T_217.1;
T_217.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55664fe2e210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55664ff3e060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55664fe2e150_0, 0;
T_217.1 ;
    %load/vec4 v0x55664ff3e060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_217.2, 8;
    %load/vec4 v0x55664fdf3580_0;
    %assign/vec4 v0x55664fe29010_0, 0;
    %jmp T_217.3;
T_217.2 ;
    %load/vec4 v0x55664fe29010_0;
    %assign/vec4 v0x55664fe29010_0, 0;
T_217.3 ;
    %load/vec4 v0x55664fdf8760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_217.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55664fe290d0_0, 0;
    %jmp T_217.5;
T_217.4 ;
    %load/vec4 v0x55664ff3e060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_217.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55664fe290d0_0, 0;
    %jmp T_217.7;
T_217.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55664fe290d0_0, 0;
T_217.7 ;
T_217.5 ;
    %jmp T_217;
    .thread T_217;
    .scope S_0x55664ff87720;
T_218 ;
    %wait E_0x55664f8e1fb0;
    %load/vec4 v0x55664fff2cb0_0;
    %assign/vec4 v0x55664fff2990_0, 0;
    %load/vec4 v0x55664fff2ad0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55664fff27b0_0, 0;
    %load/vec4 v0x55664fff2ad0_0;
    %parti/s 1, 30, 6;
    %assign/vec4 v0x55664fff28f0_0, 0;
    %load/vec4 v0x55664fff2ad0_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v0x55664fff2850_0, 0;
    %jmp T_218;
    .thread T_218, $push;
    .scope S_0x55664fe53a50;
T_219 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556650011d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556650011530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556650011ff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556650011670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5566500127f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556650012750_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556650010f20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556650010e80_0, 0, 32;
    %end;
    .thread T_219;
    .scope S_0x55664fe53a50;
T_220 ;
    %delay 2000, 0;
    %load/vec4 v0x556650011d40_0;
    %inv;
    %store/vec4 v0x556650011d40_0, 0, 1;
    %jmp T_220;
    .thread T_220;
    .scope S_0x55664fe53a50;
T_221 ;
    %delay 3000, 0;
    %load/vec4 v0x556650011530_0;
    %inv;
    %store/vec4 v0x556650011530_0, 0, 1;
    %jmp T_221;
    .thread T_221;
    .scope S_0x55664fe53a50;
T_222 ;
    %vpi_call 2 162 "$display", "--- lpRamAdrsWidth %d bit", P_0x55664ffe61e0 {0 0 0};
    %vpi_call 2 163 "$display", "--- lpUfiBlockConnectNum %d bit", P_0x55664ffe63e0 {0 0 0};
    %end;
    .thread T_222;
    .scope S_0x55664fe53a50;
T_223 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556650010220_0, 0, 32;
T_223.0 ;
    %load/vec4 v0x556650010220_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_223.1, 5;
    %load/vec4 v0x556650010220_0;
    %pad/s 16;
    %ix/getv/s 3, v0x556650010220_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5566500105d0, 0, 4;
    %load/vec4 v0x556650010220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556650010220_0, 0, 32;
    %jmp T_223.0;
T_223.1 ;
    %end;
    .thread T_223;
    .scope S_0x55664fe53a50;
T_224 ;
    %wait E_0x55664f8d6860;
    %load/vec4 v0x556650010400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_224.0, 8;
    %load/vec4 v0x5566500126b0_0;
    %load/vec4 v0x556650010fc0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5566500105d0, 0, 4;
    %jmp T_224.1;
T_224.0 ;
    %load/vec4 v0x556650010fc0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5566500105d0, 4;
    %load/vec4 v0x556650010fc0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5566500105d0, 0, 4;
T_224.1 ;
    %jmp T_224;
    .thread T_224;
    .scope S_0x55664fe53a50;
T_225 ;
    %wait E_0x55664fe4aa90;
    %load/vec4 v0x556650010fc0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5566500105d0, 4;
    %assign/vec4 v0x556650010530_0, 0;
    %load/vec4 v0x556650011100_0;
    %inv;
    %load/vec4 v0x556650011060_0;
    %inv;
    %and;
    %assign/vec4 v0x556650010400_0, 0;
    %jmp T_225;
    .thread T_225, $push;
    .scope S_0x55664fe53a50;
T_226 ;
    %vpi_call 2 401 "$dumpfile", "UFIB_tb.vcd" {0 0 0};
    %vpi_call 2 402 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55664fe53a50 {0 0 0};
    %vpi_call 2 403 "$display", " ----- SIM START !!" {0 0 0};
    %fork TD_UFIB_tb.reset_init, S_0x55665000f7d0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55665000fb90_0, 0, 32;
    %pushi/vec4 1073938432, 0, 32;
    %store/vec4 v0x55665000faf0_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x55665000f960;
    %join;
    %pushi/vec4 255, 0, 32;
    %store/vec4 v0x55665000fb90_0, 0, 32;
    %pushi/vec4 1073872904, 0, 32;
    %store/vec4 v0x55665000faf0_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x55665000f960;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55665000fb90_0, 0, 32;
    %pushi/vec4 1073872912, 0, 32;
    %store/vec4 v0x55665000faf0_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x55665000f960;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55665000fb90_0, 0, 32;
    %pushi/vec4 1073872908, 0, 32;
    %store/vec4 v0x55665000faf0_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x55665000f960;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55665000f730_0, 0, 1;
    %fork TD_UFIB_tb.mcb_flash_run, S_0x55665000f500;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55665000fe60_0, 0, 32;
    %pushi/vec4 327692, 0, 32;
    %store/vec4 v0x55665000fdc0_0, 0, 32;
    %fork TD_UFIB_tb.wait_flag, S_0x55665000fc30;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55665000f730_0, 0, 1;
    %fork TD_UFIB_tb.mcb_flash_run, S_0x55665000f500;
    %join;
    %delay 480000000, 0;
    %vpi_call 2 416 "$display", " ----- SIM END !!" {0 0 0};
    %vpi_call 2 417 "$finish" {0 0 0};
    %end;
    .thread T_226;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "UFIB_tb.v";
    "../../MicroControllerBlock/MicroControllerBlock.v";
    "../../common/fifo/SyncFifoController.v";
    "../../common/fifo/TrionSDPBRAM.v";
    "/tools/efinity/2023.1/sim_models/verilog/efx_ram_5k.v";
    "../../MicroControllerBlock/MicroControllerCsr.v";
    "../../RAMBlock/RAMBlock.v";
    "../../RAMBlock/RAMIfPortUnit.v";
    "../../RAMBlock/RAMCsr.v";
    "../../RAMBlock/RamReadWriteArbiter.v";
    "../../SynthesizerBlock/SynthesizerBlock.v";
    "../../SynthesizerBlock/I2SSignalGen.v";
    "../../SynthesizerBlock/SynthesizerCsr.v";
    "../../common/Serial/UartRX.v";
    "../UfibReadDmaUnit.v";
    "../../common/fifo/ASyncFifoController.v";
    "../UfibBurstCnt.v";
    "../UFIB.v";
