0.7
2020.2
Apr 18 2022
16:05:34
C:/Xilinx/Vivado/CUM_LAB/lab_7/RAM_32_bit/RAM_32_bit.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,uvm,,,,,,
C:/Xilinx/Vivado/CUM_LAB/lab_7/RAM_32_bit/RAM_32_bit.srcs/sim_1/new/test_bench.sv,1728993738,systemVerilog,,,,test_bench,,uvm,,,,,,
C:/Xilinx/Vivado/CUM_LAB/lab_7/RAM_32_bit/RAM_32_bit.srcs/sources_1/new/main.sv,1728993183,systemVerilog,,C:/Xilinx/Vivado/CUM_LAB/lab_7/RAM_32_bit/RAM_32_bit.srcs/sim_1/new/test_bench.sv,,lab7,,uvm,,,,,,
