INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yagiz/Documents/PROJELER/CLA_Adder/CLA_Adder.sim/sim_1/impl/func/xsim/tb_CLA_Adder_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSA
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yagiz/Documents/PROJELER/CLA_Adder/CLA_Adder.srcs/sources_1/new/tb_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_CLA_Adder
