---
layout: archive
title: "Publications"
permalink: /publications/
author_profile: true
---

## Research Papers

[<big>**General Purpose Deep Learning Accelerator Based On Bit Interleaving**</big>](/files/bitlet-TCAD24.pdf)<br>
Liang Chang, **Hang Lu (路航)**, Chenglong Li, Xin Zhao, Zhicheng Hu, Jun Zhou, Xiaowei Li<br>
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (**TCAD, CCF A类**), 2024.

[<big>**Mortar-FP8: Morphing the Existing FP32 Infrastructure for High Performance Deep Learning Acceleration**</big>](/files/Mortar-FP8-TCAD24.pdf)<br>
Hongyan Li, **Hang Lu\* (路航)**, Xiaowei Li<br>
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (**TCAD, CCF A类**), 2024.

[<big>**Poseidon-NDP: Practical Fully Homomorphic Encryption Accelerator Based on Near Data Processing Architecture**</big>](/files/Poseidon-NDP-TCAD2023.pdf)<br>
Yinghao Yang, **Hang Lu\* (路航)**, Xiaowei Li<br>
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (**TCAD, CCF A类**), 2023.

[<big>**Poseidon: Practical Homomorphic Encryption Accelerator**</big>](/files/Poseidon-HPCA2023.pdf)<br>
Yinghao Yang, Huaizhi Zhang, Shengyu Fan, **Hang Lu\* (路航)**, Mingzhe Zhang, Xiaowei Li<br>
IEEE 29th International Symposium on High-Performance Computer Architecture (**HPCA, CCF A类**), 2023.

[<big>**BitXpro: Regularity-aware Hardware Runtime Pruning for Deep Neural Networks**</big>](/files/BitXpro-TVLSI23.pdf)<br>
Hongyan Li, **Hang Lu\* (路航)**, Haoxuan Wang, Shengji Deng, Xiaowei Li<br>
IEEE Transactions on Very Large Scale Integration Systems (**TVLSI, CCF B类**)，2023.

[<big>**Mortar: Morphing the Bit Level Sparsity for General Purpose Deep Learning Acceleration**</big>](/files/MORTAR-ASPDAC23.pdf)<br>
Yunhung Gao, Hongyan Li, Kevin Zhang, Xueru Yu, **Hang Lu\* (路航)**<br>
ACM 28th Asia and South Pacific Design Automation Conference (ASPDAC, CCF C类), 2023.

[<big>**Distilling Bit-level Sparsity Parallelism for General Purpose Deep Learning Acceleration**</big>](/files/bitlet-MICRO21.pdf)<br>
**Hang Lu (路航)**, Liang Chang, Chenglong Li, Zixuan Zhu, Shengjian Lu, Yanhuan Liu, Mingzhe Zhang<br>
IEEE/ACM 54th International Symposium on Microarchitecture (**MICRO, CCF A类**)，2021.

[<big>**Streamline Ring ORAM Accesses through Spatial and Temporal Optimization**</big>](/files/Streamline-Ring-HPCA21.pdf)<br>
Dingyuan Cao, Mingzhe Zhang, **Hang Lu (路航)**, Xiaochun Ye, Dongrui Fan, Yuezhi Che, Rujia Wang<br>
IEEE 27th International Symposium on High-Performance Computer Architecture (**HPCA, CCF A类**), 2021.

[<big>**BitX: Empower Versatile Inference for Hardware Runtime Pruning**</big>](/files/bitX-ICPP21.pdf)<br>
Hongyan Li, **Hang Lu\* (路航)**, Jiawen Huang, Wenxu Wang, Mingzhe Zhang, Wei Chen, Liang Chang, Xiaowei Li<br>
IEEE/ACM 50th International Conference on Parallel Processing (**ICPP, CCF B类**)，2021.

[<big>**Chaotic Weights: A Novel Approach to Protect Intellectual Property of Deep Neural Networks**</big>](/files/chaotic-TCAD.pdf)<br>
Ning Lin, Xiaoming Chen, **Hang Lu (路航)**, Xiaowei Li<br>
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (**TCAD, CCF A类**), 2021.

[<big>**Architecting Effectual Computation for Machine Learning Accelerators**</big>](/files/TETRIS-TCAD.pdf)<br>
**Hang Lu\* (路航)**, Mingzhe Zhang, Yinhe Han, Qi Wang, Huawei Li, Xiaowei Li<br>
 IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (**TCAD, CCF A类**), 2020.

[<big>**ShuttleNoC: Power-Adaptable Communication Infrastructure for Many-core Processors**</big>](/files/SHUTTLENOC-TCAD.pdf)<br>
**Hang Lu\* (路航)**, Yisong Chang, Ning Lin, Xin Wei, Guihai Yan, Xiaowei Li<br>
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (**TCAD, CCF A类**), 2019.

[<big>**HeadStart: Enforce Optimal Inceptions in Pruning Deep Convolutional Neural Networks for Efficient Inference on GPGPUs**</big>](/files/headstart-DAC19.pdf)<br>
Ning Lin, **Hang Lu\* (路航)**, Xin Wei, Xiaowei Li<br>
IEEE/ACM 56th International Design Automation Conference (**DAC, CCF A类**), 2019.

[<big>**When Deep Learning Meets the Edge: Auto-Masking Deep Neural Networks for Efficient Machine Learning on Edge Devices**</big>](/files/AUTO-MASK-ICCD19.pdf)<br>
Ning Lin, **Hang Lu\* (路航)**, Xing Hu, Jingliang Gao, Xiaowei Li<br>
IEEE 37th International Conference on Computer Design (**ICCD, CCF B类**), 2019.

[<big>**VNet: A Versatile Deep Neural Network Model for Efficient Semantic Segmentation**</big>](/files/VNet-short-ICCD19.pdf)<br>
Ning Lin, **Hang Lu\* (路航)**, Xiaowei Li,<br>
IEEE 37th International Conference on Computer Design (**ICCD, CCF B类**), 2019.

[<big>**Tetris: Re-architecting Convolutional Neural Network Computation for Machine Learning Accelerators**</big>](/files/tetris-ICCAD18.pdf)<br>
**Hang Lu\* (路航)**, Xin Wei, Ning Lin, Guihai Yan, Xiaowei Li<br>
IEEE/ACM 37th International Conference on Computer-Aided Design (**ICCAD, CCF B类**), 2018.

[<big>**Redeeming Chip-level Power Efficiency by Collaborative Management of the Computation and Communication**</big>](/files/cocom-ASPDAC19.pdf)<br>
Ning Lin, **Hang Lu\* (路航)**, Xin Wei, Xiaowei Li<br>
ACM 24th Asia and South Pacific Design Automation Conference (ASPDAC, CCF C类), 2018.

[<big>**PowerTrader: Enforcing Autonomous Power Management for Large-scale Many-core Processors**</big>](/files/powertrader-TMSCS.pdf)<br>
**Hang Lu\* (路航)**, Guihai Yan, Yinhe Han, Xiaowei Li<br>
IEEE Transactions on Multi-scale Computing Systems (**TMSCS**), 2017.

[<big>**RISO: Enforce Non-interfered Performance with Relaxed Network-on-Chip Isolation in Manycore Cloud Processors**</big>](/files/RISO-TVLSI15.pdf)<br>
**Hang Lu\* (路航)**, Binzhang Fu, Ying Wang, Yinhe Han, Guihai Yan, Xiaowei Li<br>
IEEE Transactions on Very Large Scale Integration Systems (**TVLSI, CCF B类**), 2015.

[<big>**ShuttleNoC: Boosting On-chip Communication Efficiency Through Localized Power Adaptation**</big>](/files/shuttlenoc_ASPDAC15.pdf)<br>
**Hang Lu\* (路航)**, Guihai Yan, Yinhe Han, Ying Wang, Xiaowei Li<br>
IEEE 20th Asia and South Pacific Design Automation Conference (ASPDAC, CCF C类，<span style="color:#953734;">**“最佳论文奖”提名**</span>), 2015.

[<big>**RISO: Relaxed Networks-on-Chip Isolation for Cloud Processors**</big>](/files/RISO-DAC13.pdf)<br>
**Hang Lu\* (路航)**, Guihai Yan, Yinhe Han, Binzhang Fu, Xiaowei Li<br>
IEEE/ACM 50th International Design Automation Conference (**DAC, CCF A类**), 2013.

<!--
## Patents

**Allocating threads on a non-rectangular area on a NoC based on predicted traffic of a smallest rectangular area，国际发明专利**，授权国家：美国US9965335B2<br>
**路航**，付斌章，韩银和，李晓维

**Task allocation method, task allocation apparatus, and network-on-chip，国际发明专利**，授权国家：日本JP6094005B2，韩国KR101729596B1，中国CN104156267B<br>
**路航**，付斌章，韩银和，李晓维

**一种权重捏合的卷积神经网络计算方法与系统**，中国，201811214323.5<br>
李晓维，魏鑫，**路航**

**一种卷积神经网络加速器的拆分累加器**，中国，201811214639.4<br>
李晓维，魏鑫，**路航**，

**权重捏合神经网络加速器架构设计**，中国，201811214310.8<br>
李晓维，魏鑫，**路航**
-->
## Books

[**《多核处理器设计优化——低功耗、高可靠、易测试》**](https://item.jd.com/10041688084122.html)，科学出版社，2021.<br>
李晓维、**路航**、李华伟、王颖、鄢贵海 著

[**《Customizable Computing，可定制计算》**](https://item.jd.com/12388764.html)，机械工业出版社，2018.<br>
鄢贵海、叶靖、王颖、**路航**、卢文岩、李家军、吴靖雅 译，Yu-Ting Chen, Jason Cong, Michael Gill, Glenn Reinman, Bingjun Xiao 著