
*** Running vivado
    with args -log lenet_axi_smc_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lenet_axi_smc_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source lenet_axi_smc_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 406.250 ; gain = 87.902
INFO: [Synth 8-638] synthesizing module 'lenet_axi_smc_0' [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/synth/lenet_axi_smc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_4e18' [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/hdl/bd_4e18.v:13]
INFO: [Synth 8-638] synthesizing module 'clk_map_imp_1VWHWTN' [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/hdl/bd_4e18.v:952]
INFO: [Synth 8-638] synthesizing module 'bd_4e18_one_0' [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_0/synth/bd_4e18_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant_v1_1_3_xlconstant' [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ipshared/45df/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant_v1_1_3_xlconstant' (1#1) [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ipshared/45df/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'bd_4e18_one_0' (2#1) [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_0/synth/bd_4e18_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_4e18_psr_aclk_0' [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_1/synth/bd_4e18_psr_aclk_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (3#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (4#1) [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (5#1) [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (6#1) [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (7#1) [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (8#1) [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_4e18_psr_aclk_0' (9#1) [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_1/synth/bd_4e18_psr_aclk_0.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'clk_map_imp_1VWHWTN' (10#1) [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/hdl/bd_4e18.v:952]
INFO: [Synth 8-638] synthesizing module 'm00_exit_pipeline_imp_3CRAUO' [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/hdl/bd_4e18.v:1002]
INFO: [Synth 8-638] synthesizing module 'bd_4e18_m00e_0' [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_26/synth/bd_4e18_m00e_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4e18_m00e_0' (25#1) [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_26/synth/bd_4e18_m00e_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm00_exit_pipeline_imp_3CRAUO' (26#1) [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/hdl/bd_4e18.v:1002]
INFO: [Synth 8-638] synthesizing module 'm00_nodes_imp_PKCIVW' [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/hdl/bd_4e18.v:1373]
INFO: [Synth 8-638] synthesizing module 'bd_4e18_m00arn_0' [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_21/synth/bd_4e18_m00arn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base' (32#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized0' (35#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4e18_m00arn_0' (41#1) [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_21/synth/bd_4e18_m00arn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_4e18_m00awn_0' [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_23/synth/bd_4e18_m00awn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4e18_m00awn_0' (42#1) [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_23/synth/bd_4e18_m00awn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_4e18_m00bn_0' [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_25/synth/bd_4e18_m00bn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized1' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized1' (42#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized2' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized2' (42#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4e18_m00bn_0' (43#1) [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_25/synth/bd_4e18_m00bn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_4e18_m00rn_0' [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_22/synth/bd_4e18_m00rn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized3' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized3' (43#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4e18_m00rn_0' (44#1) [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_22/synth/bd_4e18_m00rn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_4e18_m00wn_0' [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_24/synth/bd_4e18_m00wn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized4' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized4' (44#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized5' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized5' (44#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4e18_m00wn_0' (45#1) [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_24/synth/bd_4e18_m00wn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm00_nodes_imp_PKCIVW' (46#1) [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/hdl/bd_4e18.v:1373]
INFO: [Synth 8-638] synthesizing module 'bd_4e18_m00s2a_0' [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_20/synth/bd_4e18_m00s2a_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4e18_m00s2a_0' (48#1) [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_20/synth/bd_4e18_m00s2a_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_4e18_s00a2s_0' [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_10/synth/bd_4e18_s00a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4e18_s00a2s_0' (50#1) [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_10/synth/bd_4e18_s00a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's00_entry_pipeline_imp_13QUH0Z' [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/hdl/bd_4e18.v:1678]
INFO: [Synth 8-638] synthesizing module 'bd_4e18_s00mmu_0' [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_7/synth/bd_4e18_s00mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4e18_s00mmu_0' (54#1) [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_7/synth/bd_4e18_s00mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_4e18_s00sic_0' [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_9/synth/bd_4e18_s00sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4e18_s00sic_0' (57#1) [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_9/synth/bd_4e18_s00sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_4e18_s00tr_0' [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_8/synth/bd_4e18_s00tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4e18_s00tr_0' (60#1) [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_8/synth/bd_4e18_s00tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's00_entry_pipeline_imp_13QUH0Z' (61#1) [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/hdl/bd_4e18.v:1678]
INFO: [Synth 8-638] synthesizing module 's00_nodes_imp_16VI3S9' [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/hdl/bd_4e18.v:1962]
INFO: [Synth 8-638] synthesizing module 'bd_4e18_sarn_0' [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_11/synth/bd_4e18_sarn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized6' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized6' (61#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized7' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized7' (61#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4e18_sarn_0' (62#1) [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_11/synth/bd_4e18_sarn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_4e18_srn_0' [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_12/synth/bd_4e18_srn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized8' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized8' (63#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4e18_srn_0' (64#1) [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_12/synth/bd_4e18_srn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's00_nodes_imp_16VI3S9' (65#1) [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/hdl/bd_4e18.v:1962]
INFO: [Synth 8-638] synthesizing module 'bd_4e18_s01a2s_0' [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_16/synth/bd_4e18_s01a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4e18_s01a2s_0' (66#1) [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_16/synth/bd_4e18_s01a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's01_entry_pipeline_imp_5MRXPJ' [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/hdl/bd_4e18.v:2093]
INFO: [Synth 8-638] synthesizing module 'bd_4e18_s01mmu_0' [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_13/synth/bd_4e18_s01mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4e18_s01mmu_0' (67#1) [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_13/synth/bd_4e18_s01mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_4e18_s01sic_0' [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_15/synth/bd_4e18_s01sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4e18_s01sic_0' (68#1) [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_15/synth/bd_4e18_s01sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_4e18_s01tr_0' [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_14/synth/bd_4e18_s01tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4e18_s01tr_0' (69#1) [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_14/synth/bd_4e18_s01tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's01_entry_pipeline_imp_5MRXPJ' (70#1) [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/hdl/bd_4e18.v:2093]
INFO: [Synth 8-638] synthesizing module 's01_nodes_imp_23AJFJ' [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/hdl/bd_4e18.v:2436]
INFO: [Synth 8-638] synthesizing module 'bd_4e18_sawn_0' [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_17/synth/bd_4e18_sawn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4e18_sawn_0' (71#1) [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_17/synth/bd_4e18_sawn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_4e18_sbn_0' [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_19/synth/bd_4e18_sbn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized9' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized9' (71#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4e18_sbn_0' (72#1) [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_19/synth/bd_4e18_sbn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_4e18_swn_0' [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_18/synth/bd_4e18_swn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized10' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized10' (74#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4e18_swn_0' (75#1) [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_18/synth/bd_4e18_swn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's01_nodes_imp_23AJFJ' (76#1) [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/hdl/bd_4e18.v:2436]
INFO: [Synth 8-638] synthesizing module 'switchboards_imp_1UZPYV1' [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/hdl/bd_4e18.v:2622]
INFO: [Synth 8-638] synthesizing module 'bd_4e18_arsw_0' [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_2/synth/bd_4e18_arsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_4e18_arsw_0' (79#1) [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_2/synth/bd_4e18_arsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_4e18_awsw_0' [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_4/synth/bd_4e18_awsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_4e18_awsw_0' (80#1) [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_4/synth/bd_4e18_awsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_4e18_bsw_0' [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_6/synth/bd_4e18_bsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_4e18_bsw_0' (81#1) [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_6/synth/bd_4e18_bsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_4e18_rsw_0' [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_3/synth/bd_4e18_rsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_4e18_rsw_0' (82#1) [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_3/synth/bd_4e18_rsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_4e18_wsw_0' [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_5/synth/bd_4e18_wsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_4e18_wsw_0' (83#1) [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/ip/ip_5/synth/bd_4e18_wsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'switchboards_imp_1UZPYV1' (84#1) [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/hdl/bd_4e18.v:2622]
INFO: [Synth 8-256] done synthesizing module 'bd_4e18' (85#1) [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/bd_0/hdl/bd_4e18.v:13]
INFO: [Synth 8-256] done synthesizing module 'lenet_axi_smc_0' (86#1) [f:/project/lenet-5/lenet-5/lenet-5.srcs/sources_1/bd/lenet/ip/lenet_axi_smc_0/synth/lenet_axi_smc_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 550.531 ; gain = 232.184
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 550.531 ; gain = 232.184
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1288.273 ; gain = 52.102
Finished Constraint Validation : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1288.273 ; gain = 969.926
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1288.273 ; gain = 969.926
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1288.273 ; gain = 969.926
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 1288.273 ; gain = 969.926
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:15 . Memory (MB): peak = 1288.273 ; gain = 969.926
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                        | RTL Object                       | Inference      | Size (Depth x Width) | Primitives     | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|inst/i_2/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_2/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 158             | RAM32M x 27    | 
|inst/i_2/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_2/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 158             | RAM32M x 27    | 
|inst/i_2/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4     | 
|inst/i_2/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 7               | RAM32M x 2     | 
|inst/i_2/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4     | 
|inst/i_2/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 85              | RAM32M x 15    | 
|inst/i_2/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|inst/i_2/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|inst/i_2/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_2/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 106             | RAM32M x 18    | 
|inst/i_2/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|inst/i_2/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 140             | RAM32M x 24    | 
|inst/i_2/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_2/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 103             | RAM32M x 18    | 
|inst/i_2/\s01_nodes/s01_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|inst/i_2/\s01_nodes/s01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 140             | RAM32M x 24    | 
|inst/i_2/\s01_nodes/s01_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_2/\s01_nodes/s01_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 25              | RAM32M x 5     | 
|inst/i_2/\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|inst/i_2/\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 88              | RAM32M x 15    | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:18 ; elapsed = 00:01:22 . Memory (MB): peak = 1288.273 ; gain = 969.926
Finished Timing Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:26 . Memory (MB): peak = 1288.273 ; gain = 969.926
Finished Technology Mapping : Time (s): cpu = 00:01:24 ; elapsed = 00:01:29 . Memory (MB): peak = 1288.273 ; gain = 969.926
Finished IO Insertion : Time (s): cpu = 00:01:25 ; elapsed = 00:01:30 . Memory (MB): peak = 1288.273 ; gain = 969.926
Finished Renaming Generated Instances : Time (s): cpu = 00:01:25 ; elapsed = 00:01:30 . Memory (MB): peak = 1288.273 ; gain = 969.926
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:26 ; elapsed = 00:01:30 . Memory (MB): peak = 1288.273 ; gain = 969.926
Finished Renaming Generated Ports : Time (s): cpu = 00:01:26 ; elapsed = 00:01:30 . Memory (MB): peak = 1288.273 ; gain = 969.926
Finished Handling Custom Attributes : Time (s): cpu = 00:01:26 ; elapsed = 00:01:30 . Memory (MB): peak = 1288.273 ; gain = 969.926
Finished Renaming Generated Nets : Time (s): cpu = 00:01:26 ; elapsed = 00:01:30 . Memory (MB): peak = 1288.273 ; gain = 969.926

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    16|
|2     |LUT1     |   130|
|3     |LUT2     |   263|
|4     |LUT3     |   166|
|5     |LUT4     |   808|
|6     |LUT5     |   297|
|7     |LUT6     |   705|
|8     |RAM16X1D |     2|
|9     |RAM32M   |   192|
|10    |RAM32X1D |     5|
|11    |SRL16    |     1|
|12    |SRLC32E  |    43|
|13    |FDR      |     4|
|14    |FDRE     |  2425|
|15    |FDSE     |   112|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:26 ; elapsed = 00:01:30 . Memory (MB): peak = 1288.273 ; gain = 969.926
synth_design: Time (s): cpu = 00:01:30 ; elapsed = 00:01:34 . Memory (MB): peak = 1288.273 ; gain = 977.691
