
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003808                       # Number of seconds simulated
sim_ticks                                  3807916398                       # Number of ticks simulated
final_tick                               533372296335                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 303537                       # Simulator instruction rate (inst/s)
host_op_rate                                   383955                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 285035                       # Simulator tick rate (ticks/s)
host_mem_usage                               16923756                       # Number of bytes of host memory used
host_seconds                                 13359.49                       # Real time elapsed on the host
sim_insts                                  4055103582                       # Number of instructions simulated
sim_ops                                    5129442315                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       391296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       426112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       114048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       225408                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1163648                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       329344                       # Number of bytes written to this memory
system.physmem.bytes_written::total            329344                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3057                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3329                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          891                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1761                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  9091                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2573                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2573                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       369756                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    102758559                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       436984                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    111901616                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       537827                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     29950237                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       436984                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     59194577                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               305586541                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       369756                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       436984                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       537827                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       436984                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1781552                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          86489294                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               86489294                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          86489294                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       369756                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    102758559                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       436984                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    111901616                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       537827                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     29950237                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       436984                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     59194577                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              392075835                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 9131695                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3108192                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2551981                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202688                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1262225                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1204305                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314004                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8843                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3200005                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17054926                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3108192                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1518309                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3660779                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1083061                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        946181                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1565094                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        80772                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8684304                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.413775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.313233                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         5023525     57.85%     57.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          365701      4.21%     62.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318495      3.67%     65.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342331      3.94%     69.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          301028      3.47%     73.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          154581      1.78%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101492      1.17%     76.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          270901      3.12%     79.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1806250     20.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8684304                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.340374                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.867663                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3369058                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       902535                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3479495                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56712                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        876495                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       506597                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          884                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20225200                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6338                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        876495                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3537384                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         514385                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       108608                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3363912                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       283512                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19535840                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          531                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        179149                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76550                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            7                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27123191                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91071287                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91071287                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10316200                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3308                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1710                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           750543                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1936878                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1007577                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        25920                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       372449                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18413865                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3304                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14759918                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        28508                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6139888                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18800831                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          108                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8684304                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.699609                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.898456                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3257679     37.51%     37.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1776492     20.46%     57.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1223816     14.09%     72.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       765783      8.82%     80.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       740537      8.53%     89.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       446217      5.14%     94.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       335581      3.86%     98.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        73866      0.85%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        64333      0.74%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8684304                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108052     69.46%     69.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21216     13.64%     83.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26276     16.89%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12136043     82.22%     82.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200809      1.36%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1577117     10.69%     94.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       844352      5.72%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14759918                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.616339                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             155549                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010539                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38388195                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24557181                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14349109                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14915467                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26301                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       707675                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          127                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       227677                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           67                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        876495                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         436109                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        17144                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18417169                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        28276                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1936878                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1007577                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1706                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11956                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          748                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          127                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122348                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114937                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237285                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14505039                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1484546                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       254877                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2306503                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2056329                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            821957                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.588428                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14363313                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14349109                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9357756                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26126742                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.571352                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358168                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6178313                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204792                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7807809                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.567575                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.154101                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3282791     42.04%     42.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2040943     26.14%     68.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       833865     10.68%     78.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       428124      5.48%     84.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       369319      4.73%     89.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       181982      2.33%     91.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       202417      2.59%     94.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       102350      1.31%     95.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       366018      4.69%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7807809                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       366018                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25859431                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37712756                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4552                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 447391                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.913169                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.913169                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.095087                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.095087                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65499144                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19675143                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18975705                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 9131695                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3031264                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2464180                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       208914                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1269425                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1176405                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          318973                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8951                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3042175                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16808480                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3031264                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1495378                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3693107                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1118420                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        855147                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1488876                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        88897                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8495364                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.444583                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.287495                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4802257     56.53%     56.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          325182      3.83%     60.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          260583      3.07%     63.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          635056      7.48%     70.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          171054      2.01%     72.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          221892      2.61%     75.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          161107      1.90%     77.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           90073      1.06%     78.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1828160     21.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8495364                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.331950                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.840675                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3183437                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       837128                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3549862                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        24459                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        900469                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       517142                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4503                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20086594                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        10059                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        900469                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3416846                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         185030                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       307600                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3335249                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       350162                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19375508                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3750                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        144641                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       108471                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          800                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27127674                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     90443636                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     90443636                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16543435                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10584220                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4015                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2303                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           958589                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1810335                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       919559                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        14391                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       267241                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18306942                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3891                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14512252                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30488                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6374542                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19470584                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          687                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8495364                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.708255                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.882970                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3115481     36.67%     36.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1786530     21.03%     57.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1145983     13.49%     71.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       860746     10.13%     81.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       743214      8.75%     90.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       382241      4.50%     94.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       330291      3.89%     98.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        61313      0.72%     99.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        69565      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8495364                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          85157     71.23%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         17167     14.36%     85.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17234     14.41%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12088479     83.30%     83.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       205793      1.42%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1602      0.01%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1442891      9.94%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       773487      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14512252                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.589218                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             119558                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008238                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     37669913                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24685442                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14136370                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14631810                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        53500                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       721579                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          250                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       238611                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        900469                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          92495                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8743                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18310835                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        40401                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1810335                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       919559                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2289                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7831                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           67                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       123587                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118230                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       241817                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14276796                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1352387                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       235455                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2104606                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2012412                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            752219                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.563433                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14145915                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14136370                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9203413                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25993286                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.548055                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354069                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9691492                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11902267                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6408742                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3204                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       209020                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7594895                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.567140                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.122830                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3111346     40.97%     40.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2035381     26.80%     67.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       827074     10.89%     78.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       464735      6.12%     84.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       378695      4.99%     89.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       153315      2.02%     91.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       182895      2.41%     94.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        91824      1.21%     95.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       349630      4.60%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7594895                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9691492                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11902267                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1769701                       # Number of memory references committed
system.switch_cpus1.commit.loads              1088753                       # Number of loads committed
system.switch_cpus1.commit.membars               1602                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1710049                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10724485                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       242339                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       349630                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25556274                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37523098                       # The number of ROB writes
system.switch_cpus1.timesIdled                   5177                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 636331                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9691492                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11902267                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9691492                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.942238                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.942238                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.061303                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.061303                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        64225286                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19540197                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18537538                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3204                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 9131695                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3350796                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2734600                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       224879                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1421625                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1318377                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          346199                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9972                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3473358                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              18205595                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3350796                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1664576                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3947066                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1171048                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        734060                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1691140                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        87026                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      9098817                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.475107                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.320817                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         5151751     56.62%     56.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          324320      3.56%     60.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          482572      5.30%     65.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          336173      3.69%     69.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          235608      2.59%     71.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          229716      2.52%     74.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          140392      1.54%     75.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          297084      3.27%     79.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1901201     20.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      9098817                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.366941                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.993671                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3571481                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       759737                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3768175                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        55265                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        944153                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       563389                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          202                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21809428                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1012                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        944153                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3772772                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          52435                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       419219                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3618119                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       292114                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      21154214                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        120968                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        99758                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     29670375                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     98478567                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     98478567                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     18230693                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11439671                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3799                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1817                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           872637                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1942854                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       990822                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11800                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       319960                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19708200                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3629                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15732598                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        31194                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6591463                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     20177112                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      9098817                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.729082                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.911482                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3401592     37.38%     37.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1764531     19.39%     56.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1295561     14.24%     71.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       854073      9.39%     80.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       853146      9.38%     89.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       412768      4.54%     94.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       365274      4.01%     98.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        68318      0.75%     99.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        83554      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      9098817                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          85654     71.22%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16944     14.09%     85.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17668     14.69%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     13158737     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       198377      1.26%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1811      0.01%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1548810      9.84%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       824863      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15732598                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.722856                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             120266                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007644                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     40715473                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     26303334                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     15294102                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15852864                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        49307                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       758114                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          706                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       237415                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        944153                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          27314                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         5200                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19711831                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        68401                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1942854                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       990822                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1817                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4350                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       136704                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       122105                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       258809                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     15441454                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1445675                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       291144                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2250583                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2193143                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            804908                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.690973                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              15300942                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             15294102                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9908135                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         28158788                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.674837                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351867                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10599796                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     13065934                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6645931                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3624                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       226524                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      8154664                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.602265                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.160538                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3264312     40.03%     40.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2267685     27.81%     67.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       857198     10.51%     78.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       478953      5.87%     84.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       407488      5.00%     89.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       182491      2.24%     91.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       174290      2.14%     93.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       119129      1.46%     95.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       403118      4.94%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      8154664                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10599796                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      13065934                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1938147                       # Number of memory references committed
system.switch_cpus2.commit.loads              1184740                       # Number of loads committed
system.switch_cpus2.commit.membars               1812                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1895727                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11762722                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       270244                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       403118                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            27463411                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           40368484                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1813                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  32878                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10599796                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             13065934                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10599796                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.861497                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.861497                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.160770                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.160770                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        69352269                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       21276063                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       20038133                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3624                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 9131695                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3173485                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2584491                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       213271                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1349798                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1247842                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          325708                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9475                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3504335                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17326860                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3173485                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1573550                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3638979                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1091958                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        698782                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1712712                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        85537                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8717336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.448145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.287651                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         5078357     58.26%     58.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          195698      2.24%     60.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          256578      2.94%     63.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          384415      4.41%     67.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          373371      4.28%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          284782      3.27%     75.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          169219      1.94%     77.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          252835      2.90%     80.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1722081     19.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8717336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.347524                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.897442                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3620028                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       687499                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3507076                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        27702                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        875030                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       535484                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          196                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20726016                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1077                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        875030                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3813666                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         126050                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       280361                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3336468                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       285755                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20118633                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          116                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        123086                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        90000                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28037133                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93683702                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93683702                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17383381                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10653752                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4153                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2294                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           812047                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1865367                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       984183                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19199                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       330887                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18688840                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3939                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15036868                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        28938                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6102285                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18553512                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          547                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8717336                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.724938                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.893992                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3130136     35.91%     35.91% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1882518     21.60%     57.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1218191     13.97%     71.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       827502      9.49%     80.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       774099      8.88%     89.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       413078      4.74%     94.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       304777      3.50%     98.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        91266      1.05%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        75769      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8717336                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          73816     69.33%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         15035     14.12%     83.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17627     16.55%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12513440     83.22%     83.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       212267      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1697      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1485076      9.88%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       824388      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15036868                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.646668                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             106478                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007081                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38926488                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     24795148                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14613313                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15143346                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        51403                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       718047                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          236                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           88                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       248846                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           17                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        875030                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          81990                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        10206                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18692784                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       129839                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1865367                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       984183                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2243                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7720                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           88                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       129888                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       120739                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       250627                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14747942                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1397797                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       288926                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2204000                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2065400                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            806203                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.615028                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14617395                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14613313                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9386610                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26361178                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.600285                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356077                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10180435                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12513081                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6179772                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3392                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       216491                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7842306                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.595587                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.141975                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3120593     39.79%     39.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2209021     28.17%     67.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       812335     10.36%     78.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       466013      5.94%     84.26% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       388103      4.95%     89.21% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       193504      2.47%     91.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       189448      2.42%     94.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        81581      1.04%     95.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       381708      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7842306                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10180435                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12513081                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1882657                       # Number of memory references committed
system.switch_cpus3.commit.loads              1147320                       # Number of loads committed
system.switch_cpus3.commit.membars               1696                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1794906                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11278738                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       255375                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       381708                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26153451                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38261200                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3622                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 414359                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10180435                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12513081                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10180435                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.896985                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.896985                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.114846                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.114846                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66367238                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20186892                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19140934                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3392                       # number of misc regfile writes
system.l20.replacements                          3068                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                          289356                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5116                       # Sample count of references to valid blocks.
system.l20.avg_refs                         56.559030                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            3.745356                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     4.568100                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1109.436030                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           930.250515                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001829                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.002231                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.541717                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.454224                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         6877                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   6877                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1111                       # number of Writeback hits
system.l20.Writeback_hits::total                 1111                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         6877                       # number of demand (read+write) hits
system.l20.demand_hits::total                    6877                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         6877                       # number of overall hits
system.l20.overall_hits::total                   6877                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3057                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 3068                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3057                       # number of demand (read+write) misses
system.l20.demand_misses::total                  3068                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3057                       # number of overall misses
system.l20.overall_misses::total                 3068                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1430468                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    508424025                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      509854493                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1430468                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    508424025                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       509854493                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1430468                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    508424025                       # number of overall miss cycles
system.l20.overall_miss_latency::total      509854493                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         9934                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               9945                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1111                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1111                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         9934                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                9945                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         9934                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               9945                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.307731                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.308497                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.307731                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.308497                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.307731                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.308497                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 130042.545455                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 166314.695780                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 166184.645698                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 130042.545455                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 166314.695780                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 166184.645698                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 130042.545455                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 166314.695780                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 166184.645698                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 580                       # number of writebacks
system.l20.writebacks::total                      580                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3057                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            3068                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3057                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             3068                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3057                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            3068                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1305838                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    473642854                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    474948692                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1305838                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    473642854                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    474948692                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1305838                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    473642854                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    474948692                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.307731                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.308497                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.307731                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.308497                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.307731                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.308497                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 118712.545455                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 154937.145568                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 154807.265971                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 118712.545455                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 154937.145568                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 154807.265971                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 118712.545455                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 154937.145568                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 154807.265971                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          3342                       # number of replacements
system.l21.tagsinuse                             2048                       # Cycle average of tags in use
system.l21.total_refs                          105897                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5390                       # Sample count of references to valid blocks.
system.l21.avg_refs                         19.646939                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks                   5                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.812742                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   914.709060                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1120.478198                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.002441                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003815                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.446635                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.547108                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         3818                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3818                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             850                       # number of Writeback hits
system.l21.Writeback_hits::total                  850                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         3818                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3818                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         3818                       # number of overall hits
system.l21.overall_hits::total                   3818                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         3329                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 3342                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         3329                       # number of demand (read+write) misses
system.l21.demand_misses::total                  3342                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         3329                       # number of overall misses
system.l21.overall_misses::total                 3342                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1724174                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    554044592                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      555768766                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1724174                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    554044592                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       555768766                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1724174                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    554044592                       # number of overall miss cycles
system.l21.overall_miss_latency::total      555768766                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         7147                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               7160                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          850                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              850                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         7147                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                7160                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         7147                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               7160                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.465790                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.466760                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.465790                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.466760                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.465790                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.466760                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 132628.769231                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 166429.736257                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 166298.254339                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 132628.769231                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 166429.736257                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 166298.254339                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 132628.769231                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 166429.736257                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 166298.254339                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 471                       # number of writebacks
system.l21.writebacks::total                      471                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         3329                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            3342                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         3329                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             3342                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         3329                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            3342                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1570884                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    514781730                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    516352614                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1570884                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    514781730                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    516352614                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1570884                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    514781730                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    516352614                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.465790                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.466760                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.465790                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.466760                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.465790                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.466760                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 120837.230769                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 154635.545209                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 154504.073609                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 120837.230769                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 154635.545209                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 154504.073609                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 120837.230769                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 154635.545209                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 154504.073609                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           907                       # number of replacements
system.l22.tagsinuse                             2048                       # Cycle average of tags in use
system.l22.total_refs                          168867                       # Total number of references to valid blocks.
system.l22.sampled_refs                          2955                       # Sample count of references to valid blocks.
system.l22.avg_refs                         57.146193                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks                  36                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    15.404759                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   446.004708                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1550.590533                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.017578                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.007522                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.217776                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.757124                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data         2674                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   2674                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             877                       # number of Writeback hits
system.l22.Writeback_hits::total                  877                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data         2674                       # number of demand (read+write) hits
system.l22.demand_hits::total                    2674                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data         2674                       # number of overall hits
system.l22.overall_hits::total                   2674                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          891                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  907                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          891                       # number of demand (read+write) misses
system.l22.demand_misses::total                   907                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          891                       # number of overall misses
system.l22.overall_misses::total                  907                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3501115                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    141934706                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      145435821                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3501115                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    141934706                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       145435821                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3501115                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    141934706                       # number of overall miss cycles
system.l22.overall_miss_latency::total      145435821                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3565                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3581                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          877                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              877                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3565                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3581                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3565                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3581                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.249930                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.253281                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.249930                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.253281                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.249930                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.253281                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 218819.687500                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 159298.210999                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 160348.203969                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 218819.687500                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 159298.210999                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 160348.203969                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 218819.687500                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 159298.210999                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 160348.203969                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 496                       # number of writebacks
system.l22.writebacks::total                      496                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          891                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             907                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          891                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              907                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          891                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             907                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3318602                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    131779882                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    135098484                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3318602                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    131779882                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    135098484                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3318602                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    131779882                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    135098484                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.249930                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.253281                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.249930                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.253281                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.249930                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.253281                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 207412.625000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 147901.102132                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 148950.919515                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 207412.625000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 147901.102132                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 148950.919515                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 207412.625000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 147901.102132                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 148950.919515                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1775                       # number of replacements
system.l23.tagsinuse                      2047.939802                       # Cycle average of tags in use
system.l23.total_refs                          159260                       # Total number of references to valid blocks.
system.l23.sampled_refs                          3823                       # Sample count of references to valid blocks.
system.l23.avg_refs                         41.658383                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           29.705720                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    10.423037                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   845.944820                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1161.866225                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.014505                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.005089                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.413059                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.567317                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999971                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data         3430                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3430                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1929                       # number of Writeback hits
system.l23.Writeback_hits::total                 1929                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data         3430                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3430                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data         3430                       # number of overall hits
system.l23.overall_hits::total                   3430                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1760                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1773                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1761                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1774                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1761                       # number of overall misses
system.l23.overall_misses::total                 1774                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3180514                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    259032160                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      262212674                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data        43851                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total        43851                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3180514                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    259076011                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       262256525                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3180514                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    259076011                       # number of overall miss cycles
system.l23.overall_miss_latency::total      262256525                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5190                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5203                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1929                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1929                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5191                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5204                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5191                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5204                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.339114                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.340765                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.339241                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.340892                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.339241                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.340892                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 244654.923077                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 147177.363636                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 147892.089114                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data        43851                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total        43851                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 244654.923077                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 147118.688813                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 147833.441375                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 244654.923077                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 147118.688813                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 147833.441375                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                1026                       # number of writebacks
system.l23.writebacks::total                     1026                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1760                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1773                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1761                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1774                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1761                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1774                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3032566                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    238926764                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    241959330                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data        32521                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total        32521                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3032566                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    238959285                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    241991851                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3032566                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    238959285                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    241991851                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.339114                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.340765                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.339241                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.340892                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.339241                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.340892                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 233274.307692                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 135753.843182                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 136468.883249                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        32521                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total        32521                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 233274.307692                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 135695.221465                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 136410.288050                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 233274.307692                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 135695.221465                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 136410.288050                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.964927                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001572744                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1817736.377495                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.964927                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017572                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.882957                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1565083                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1565083                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1565083                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1565083                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1565083                       # number of overall hits
system.cpu0.icache.overall_hits::total        1565083                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1481838                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1481838                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1481838                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1481838                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1481838                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1481838                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1565094                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1565094                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1565094                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1565094                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1565094                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1565094                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 134712.545455                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 134712.545455                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 134712.545455                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 134712.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 134712.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 134712.545455                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1441468                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1441468                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1441468                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1441468                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1441468                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1441468                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 131042.545455                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 131042.545455                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 131042.545455                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 131042.545455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 131042.545455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 131042.545455                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9934                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174467420                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10190                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17121.434740                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.914484                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.085516                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.898103                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.101897                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1165680                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1165680                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776677                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776677                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1643                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1643                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1942357                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1942357                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1942357                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1942357                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        38908                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        38908                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           15                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38923                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38923                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38923                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38923                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2404796204                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2404796204                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       581083                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       581083                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2405377287                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2405377287                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2405377287                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2405377287                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1204588                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1204588                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1643                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1643                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1981280                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1981280                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1981280                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1981280                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.032300                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.032300                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019645                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019645                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019645                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019645                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 61807.242829                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 61807.242829                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 38738.866667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 38738.866667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 61798.352825                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 61798.352825                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 61798.352825                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 61798.352825                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1111                       # number of writebacks
system.cpu0.dcache.writebacks::total             1111                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28974                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28974                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28989                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28989                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28989                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28989                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9934                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9934                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9934                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9934                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9934                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9934                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    563531010                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    563531010                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    563531010                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    563531010                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    563531010                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    563531010                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008247                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008247                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005014                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005014                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005014                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005014                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56727.502517                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 56727.502517                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 56727.502517                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 56727.502517                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 56727.502517                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 56727.502517                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.969642                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006569615                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2029374.223790                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.969642                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020785                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794823                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1488860                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1488860                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1488860                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1488860                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1488860                       # number of overall hits
system.cpu1.icache.overall_hits::total        1488860                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2092572                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2092572                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2092572                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2092572                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2092572                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2092572                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1488876                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1488876                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1488876                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1488876                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1488876                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1488876                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 130785.750000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 130785.750000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 130785.750000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 130785.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 130785.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 130785.750000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1737174                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1737174                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1737174                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1737174                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1737174                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1737174                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 133628.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 133628.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 133628.769231                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 133628.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 133628.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 133628.769231                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7147                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165442783                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7403                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              22348.072808                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   224.892868                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    31.107132                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.878488                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.121512                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1027693                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1027693                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       677744                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        677744                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2184                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2184                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1602                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1602                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1705437                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1705437                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1705437                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1705437                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        16363                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16363                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        16363                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         16363                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        16363                       # number of overall misses
system.cpu1.dcache.overall_misses::total        16363                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1560017932                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1560017932                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1560017932                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1560017932                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1560017932                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1560017932                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1044056                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1044056                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       677744                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       677744                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1602                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1602                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1721800                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1721800                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1721800                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1721800                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015673                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015673                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009503                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009503                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009503                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009503                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 95338.136772                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 95338.136772                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 95338.136772                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 95338.136772                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 95338.136772                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 95338.136772                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          850                       # number of writebacks
system.cpu1.dcache.writebacks::total              850                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         9216                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         9216                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         9216                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9216                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         9216                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9216                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7147                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7147                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7147                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7147                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7147                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7147                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    584361535                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    584361535                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    584361535                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    584361535                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    584361535                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    584361535                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006845                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006845                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004151                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004151                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004151                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004151                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 81763.192248                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 81763.192248                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 81763.192248                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 81763.192248                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 81763.192248                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 81763.192248                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.963425                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1008041687                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2181908.413420                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.963425                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025582                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740326                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1691122                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1691122                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1691122                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1691122                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1691122                       # number of overall hits
system.cpu2.icache.overall_hits::total        1691122                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3864279                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3864279                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3864279                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3864279                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3864279                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3864279                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1691140                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1691140                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1691140                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1691140                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1691140                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1691140                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 214682.166667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 214682.166667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 214682.166667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 214682.166667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 214682.166667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 214682.166667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3517436                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3517436                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3517436                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3517436                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3517436                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3517436                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 219839.750000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 219839.750000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 219839.750000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 219839.750000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 219839.750000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 219839.750000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3565                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148994836                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3821                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              38993.676001                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   215.122476                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    40.877524                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.840322                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.159678                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1100724                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1100724                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       749784                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        749784                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1814                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1814                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1812                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1812                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1850508                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1850508                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1850508                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1850508                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7228                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7228                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         7228                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7228                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         7228                       # number of overall misses
system.cpu2.dcache.overall_misses::total         7228                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    399450389                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    399450389                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    399450389                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    399450389                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    399450389                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    399450389                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1107952                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1107952                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       749784                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       749784                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1814                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1814                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1812                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1812                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1857736                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1857736                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1857736                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1857736                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006524                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006524                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003891                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003891                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003891                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003891                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 55264.303957                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 55264.303957                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 55264.303957                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 55264.303957                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 55264.303957                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 55264.303957                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          877                       # number of writebacks
system.cpu2.dcache.writebacks::total              877                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3663                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3663                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3663                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3663                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3663                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3663                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3565                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3565                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3565                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3565                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3565                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3565                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    162327928                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    162327928                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    162327928                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    162327928                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    162327928                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    162327928                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003218                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003218                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001919                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001919                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001919                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001919                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 45533.780645                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 45533.780645                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 45533.780645                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 45533.780645                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 45533.780645                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 45533.780645                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.971061                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004936116                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2026080.879032                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.971061                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020787                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794825                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1712695                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1712695                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1712695                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1712695                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1712695                       # number of overall hits
system.cpu3.icache.overall_hits::total        1712695                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4287513                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4287513                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4287513                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4287513                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4287513                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4287513                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1712712                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1712712                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1712712                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1712712                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1712712                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1712712                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 252206.647059                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 252206.647059                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 252206.647059                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 252206.647059                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 252206.647059                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 252206.647059                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3193990                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3193990                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3193990                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3193990                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3193990                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3193990                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 245691.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 245691.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 245691.538462                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 245691.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 245691.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 245691.538462                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5191                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158267791                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5447                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              29055.955755                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.347380                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.652620                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884169                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115831                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1063741                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1063741                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       731434                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        731434                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1759                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1759                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1696                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1696                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1795175                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1795175                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1795175                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1795175                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13055                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13055                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          406                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          406                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13461                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13461                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13461                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13461                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1061833579                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1061833579                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     53420618                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     53420618                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1115254197                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1115254197                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1115254197                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1115254197                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1076796                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1076796                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       731840                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       731840                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1759                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1759                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1696                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1696                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1808636                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1808636                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1808636                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1808636                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012124                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012124                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000555                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000555                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007443                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007443                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007443                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007443                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 81335.394791                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 81335.394791                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 131577.876847                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 131577.876847                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 82850.768665                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 82850.768665                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 82850.768665                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 82850.768665                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        66130                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        33065                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1929                       # number of writebacks
system.cpu3.dcache.writebacks::total             1929                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         7865                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7865                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          405                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          405                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8270                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8270                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8270                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8270                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5190                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5190                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5191                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5191                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5191                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5191                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    288276580                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    288276580                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data        44851                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total        44851                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    288321431                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    288321431                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    288321431                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    288321431                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004820                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004820                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002870                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002870                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002870                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002870                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 55544.620424                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 55544.620424                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        44851                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        44851                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 55542.560393                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 55542.560393                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 55542.560393                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 55542.560393                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
