Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Dec 20 13:28:26 2023
| Host         : Senku running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     134         
LUTAR-1    Warning           LUT drives async reset alert    4           
TIMING-20  Warning           Non-clocked latch               53          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1284)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (309)
5. checking no_input_delay (0)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1284)
---------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: music/clk50/clk_reg_reg/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: music/mc1/clk_reg_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: music/tcount_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: music/tcount_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/x_norm_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/x_norm_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/x_norm_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/x_norm_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/x_norm_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/x_norm_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/x_norm_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/x_norm_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/x_norm_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/x_norm_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/y_norm_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/y_norm_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/y_norm_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/y_norm_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/y_norm_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/y_norm_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/y_norm_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/y_norm_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/y_norm_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/y_norm_reg[9]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_col_reg[0]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_col_reg[10]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_col_reg[1]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_col_reg[2]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_col_reg[3]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_col_reg[4]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_col_reg[5]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_col_reg[6]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_col_reg[7]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_col_reg[8]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_col_reg[9]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_row_reg[0]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_row_reg[10]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_row_reg[1]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_row_reg[2]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_row_reg[3]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_row_reg[4]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_row_reg[5]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_row_reg[6]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_row_reg[7]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_row_reg[8]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_row_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (309)
--------------------------------------------------
 There are 309 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.786        0.000                      0                  149        0.186        0.000                      0                  149        3.000        0.000                       0                    91  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 6.734}      13.468          74.250          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 6.130        0.000                      0                   49        0.280        0.000                      0                   49        3.000        0.000                       0                    28  
  clk_out1_clk_wiz_0        4.786        0.000                      0                  100        0.186        0.000                      0                  100        6.234        0.000                       0                    60  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.130ns  (required time - arrival time)
  Source:                 music/mc1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/mc1/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 1.358ns (39.002%)  route 2.124ns (60.998%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.713     5.316    music/mc1/clk_in1
    SLICE_X0Y80          FDRE                                         r  music/mc1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  music/mc1/counter_reg[3]/Q
                         net (fo=3, routed)           0.813     6.584    music/mc1/counter_reg[3]
    SLICE_X1Y81          LUT2 (Prop_lut2_I0_O)        0.124     6.708 r  music/mc1/counter0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.708    music/mc1/counter0_carry_i_5_n_1
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.258 r  music/mc1/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.258    music/mc1/counter0_carry_n_1
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.372 r  music/mc1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.372    music/mc1/counter0_carry__0_n_1
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.486 r  music/mc1/counter0_carry__1/CO[3]
                         net (fo=24, routed)          1.311     8.798    music/mc1/counter0_carry__1_n_1
    SLICE_X0Y85          FDRE                                         r  music/mc1/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.600    15.023    music/mc1/clk_in1
    SLICE_X0Y85          FDRE                                         r  music/mc1/counter_reg[20]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y85          FDRE (Setup_fdre_C_R)       -0.335    14.927    music/mc1/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.927    
                         arrival time                          -8.798    
  -------------------------------------------------------------------
                         slack                                  6.130    

Slack (MET) :             6.130ns  (required time - arrival time)
  Source:                 music/mc1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/mc1/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 1.358ns (39.002%)  route 2.124ns (60.998%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.713     5.316    music/mc1/clk_in1
    SLICE_X0Y80          FDRE                                         r  music/mc1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  music/mc1/counter_reg[3]/Q
                         net (fo=3, routed)           0.813     6.584    music/mc1/counter_reg[3]
    SLICE_X1Y81          LUT2 (Prop_lut2_I0_O)        0.124     6.708 r  music/mc1/counter0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.708    music/mc1/counter0_carry_i_5_n_1
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.258 r  music/mc1/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.258    music/mc1/counter0_carry_n_1
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.372 r  music/mc1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.372    music/mc1/counter0_carry__0_n_1
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.486 r  music/mc1/counter0_carry__1/CO[3]
                         net (fo=24, routed)          1.311     8.798    music/mc1/counter0_carry__1_n_1
    SLICE_X0Y85          FDRE                                         r  music/mc1/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.600    15.023    music/mc1/clk_in1
    SLICE_X0Y85          FDRE                                         r  music/mc1/counter_reg[21]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y85          FDRE (Setup_fdre_C_R)       -0.335    14.927    music/mc1/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.927    
                         arrival time                          -8.798    
  -------------------------------------------------------------------
                         slack                                  6.130    

Slack (MET) :             6.130ns  (required time - arrival time)
  Source:                 music/mc1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/mc1/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 1.358ns (39.002%)  route 2.124ns (60.998%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.713     5.316    music/mc1/clk_in1
    SLICE_X0Y80          FDRE                                         r  music/mc1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  music/mc1/counter_reg[3]/Q
                         net (fo=3, routed)           0.813     6.584    music/mc1/counter_reg[3]
    SLICE_X1Y81          LUT2 (Prop_lut2_I0_O)        0.124     6.708 r  music/mc1/counter0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.708    music/mc1/counter0_carry_i_5_n_1
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.258 r  music/mc1/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.258    music/mc1/counter0_carry_n_1
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.372 r  music/mc1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.372    music/mc1/counter0_carry__0_n_1
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.486 r  music/mc1/counter0_carry__1/CO[3]
                         net (fo=24, routed)          1.311     8.798    music/mc1/counter0_carry__1_n_1
    SLICE_X0Y85          FDRE                                         r  music/mc1/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.600    15.023    music/mc1/clk_in1
    SLICE_X0Y85          FDRE                                         r  music/mc1/counter_reg[22]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y85          FDRE (Setup_fdre_C_R)       -0.335    14.927    music/mc1/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.927    
                         arrival time                          -8.798    
  -------------------------------------------------------------------
                         slack                                  6.130    

Slack (MET) :             6.263ns  (required time - arrival time)
  Source:                 music/mc1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/mc1/clk_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 1.482ns (39.457%)  route 2.274ns (60.543%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.713     5.316    music/mc1/clk_in1
    SLICE_X0Y80          FDRE                                         r  music/mc1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  music/mc1/counter_reg[3]/Q
                         net (fo=3, routed)           0.813     6.584    music/mc1/counter_reg[3]
    SLICE_X1Y81          LUT2 (Prop_lut2_I0_O)        0.124     6.708 r  music/mc1/counter0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.708    music/mc1/counter0_carry_i_5_n_1
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.258 r  music/mc1/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.258    music/mc1/counter0_carry_n_1
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.372 r  music/mc1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.372    music/mc1/counter0_carry__0_n_1
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.486 r  music/mc1/counter0_carry__1/CO[3]
                         net (fo=24, routed)          1.461     8.948    music/mc1/counter0_carry__1_n_1
    SLICE_X2Y81          LUT2 (Prop_lut2_I0_O)        0.124     9.072 r  music/mc1/clk_reg_i_1__0/O
                         net (fo=1, routed)           0.000     9.072    music/mc1/clk_reg_i_1__0_n_1
    SLICE_X2Y81          FDRE                                         r  music/mc1/clk_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.595    15.018    music/mc1/clk_in1
    SLICE_X2Y81          FDRE                                         r  music/mc1/clk_reg_reg/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X2Y81          FDRE (Setup_fdre_C_D)        0.077    15.334    music/mc1/clk_reg_reg
  -------------------------------------------------------------------
                         required time                         15.334    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                  6.263    

Slack (MET) :             6.267ns  (required time - arrival time)
  Source:                 music/mc1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/mc1/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 1.358ns (40.617%)  route 1.985ns (59.383%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.713     5.316    music/mc1/clk_in1
    SLICE_X0Y80          FDRE                                         r  music/mc1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  music/mc1/counter_reg[3]/Q
                         net (fo=3, routed)           0.813     6.584    music/mc1/counter_reg[3]
    SLICE_X1Y81          LUT2 (Prop_lut2_I0_O)        0.124     6.708 r  music/mc1/counter0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.708    music/mc1/counter0_carry_i_5_n_1
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.258 r  music/mc1/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.258    music/mc1/counter0_carry_n_1
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.372 r  music/mc1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.372    music/mc1/counter0_carry__0_n_1
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.486 r  music/mc1/counter0_carry__1/CO[3]
                         net (fo=24, routed)          1.173     8.659    music/mc1/counter0_carry__1_n_1
    SLICE_X0Y84          FDRE                                         r  music/mc1/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.599    15.022    music/mc1/clk_in1
    SLICE_X0Y84          FDRE                                         r  music/mc1/counter_reg[16]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y84          FDRE (Setup_fdre_C_R)       -0.335    14.926    music/mc1/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                          -8.659    
  -------------------------------------------------------------------
                         slack                                  6.267    

Slack (MET) :             6.267ns  (required time - arrival time)
  Source:                 music/mc1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/mc1/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 1.358ns (40.617%)  route 1.985ns (59.383%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.713     5.316    music/mc1/clk_in1
    SLICE_X0Y80          FDRE                                         r  music/mc1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  music/mc1/counter_reg[3]/Q
                         net (fo=3, routed)           0.813     6.584    music/mc1/counter_reg[3]
    SLICE_X1Y81          LUT2 (Prop_lut2_I0_O)        0.124     6.708 r  music/mc1/counter0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.708    music/mc1/counter0_carry_i_5_n_1
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.258 r  music/mc1/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.258    music/mc1/counter0_carry_n_1
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.372 r  music/mc1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.372    music/mc1/counter0_carry__0_n_1
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.486 r  music/mc1/counter0_carry__1/CO[3]
                         net (fo=24, routed)          1.173     8.659    music/mc1/counter0_carry__1_n_1
    SLICE_X0Y84          FDRE                                         r  music/mc1/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.599    15.022    music/mc1/clk_in1
    SLICE_X0Y84          FDRE                                         r  music/mc1/counter_reg[17]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y84          FDRE (Setup_fdre_C_R)       -0.335    14.926    music/mc1/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                          -8.659    
  -------------------------------------------------------------------
                         slack                                  6.267    

Slack (MET) :             6.267ns  (required time - arrival time)
  Source:                 music/mc1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/mc1/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 1.358ns (40.617%)  route 1.985ns (59.383%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.713     5.316    music/mc1/clk_in1
    SLICE_X0Y80          FDRE                                         r  music/mc1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  music/mc1/counter_reg[3]/Q
                         net (fo=3, routed)           0.813     6.584    music/mc1/counter_reg[3]
    SLICE_X1Y81          LUT2 (Prop_lut2_I0_O)        0.124     6.708 r  music/mc1/counter0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.708    music/mc1/counter0_carry_i_5_n_1
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.258 r  music/mc1/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.258    music/mc1/counter0_carry_n_1
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.372 r  music/mc1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.372    music/mc1/counter0_carry__0_n_1
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.486 r  music/mc1/counter0_carry__1/CO[3]
                         net (fo=24, routed)          1.173     8.659    music/mc1/counter0_carry__1_n_1
    SLICE_X0Y84          FDRE                                         r  music/mc1/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.599    15.022    music/mc1/clk_in1
    SLICE_X0Y84          FDRE                                         r  music/mc1/counter_reg[18]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y84          FDRE (Setup_fdre_C_R)       -0.335    14.926    music/mc1/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                          -8.659    
  -------------------------------------------------------------------
                         slack                                  6.267    

Slack (MET) :             6.267ns  (required time - arrival time)
  Source:                 music/mc1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/mc1/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 1.358ns (40.617%)  route 1.985ns (59.383%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.713     5.316    music/mc1/clk_in1
    SLICE_X0Y80          FDRE                                         r  music/mc1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  music/mc1/counter_reg[3]/Q
                         net (fo=3, routed)           0.813     6.584    music/mc1/counter_reg[3]
    SLICE_X1Y81          LUT2 (Prop_lut2_I0_O)        0.124     6.708 r  music/mc1/counter0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.708    music/mc1/counter0_carry_i_5_n_1
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.258 r  music/mc1/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.258    music/mc1/counter0_carry_n_1
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.372 r  music/mc1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.372    music/mc1/counter0_carry__0_n_1
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.486 r  music/mc1/counter0_carry__1/CO[3]
                         net (fo=24, routed)          1.173     8.659    music/mc1/counter0_carry__1_n_1
    SLICE_X0Y84          FDRE                                         r  music/mc1/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.599    15.022    music/mc1/clk_in1
    SLICE_X0Y84          FDRE                                         r  music/mc1/counter_reg[19]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y84          FDRE (Setup_fdre_C_R)       -0.335    14.926    music/mc1/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                          -8.659    
  -------------------------------------------------------------------
                         slack                                  6.267    

Slack (MET) :             6.415ns  (required time - arrival time)
  Source:                 music/mc1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/mc1/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 1.358ns (42.502%)  route 1.837ns (57.498%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.713     5.316    music/mc1/clk_in1
    SLICE_X0Y80          FDRE                                         r  music/mc1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  music/mc1/counter_reg[3]/Q
                         net (fo=3, routed)           0.813     6.584    music/mc1/counter_reg[3]
    SLICE_X1Y81          LUT2 (Prop_lut2_I0_O)        0.124     6.708 r  music/mc1/counter0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.708    music/mc1/counter0_carry_i_5_n_1
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.258 r  music/mc1/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.258    music/mc1/counter0_carry_n_1
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.372 r  music/mc1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.372    music/mc1/counter0_carry__0_n_1
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.486 r  music/mc1/counter0_carry__1/CO[3]
                         net (fo=24, routed)          1.025     8.511    music/mc1/counter0_carry__1_n_1
    SLICE_X0Y83          FDRE                                         r  music/mc1/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.598    15.021    music/mc1/clk_in1
    SLICE_X0Y83          FDRE                                         r  music/mc1/counter_reg[12]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X0Y83          FDRE (Setup_fdre_C_R)       -0.335    14.925    music/mc1/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.925    
                         arrival time                          -8.511    
  -------------------------------------------------------------------
                         slack                                  6.415    

Slack (MET) :             6.415ns  (required time - arrival time)
  Source:                 music/mc1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/mc1/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 1.358ns (42.502%)  route 1.837ns (57.498%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.713     5.316    music/mc1/clk_in1
    SLICE_X0Y80          FDRE                                         r  music/mc1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  music/mc1/counter_reg[3]/Q
                         net (fo=3, routed)           0.813     6.584    music/mc1/counter_reg[3]
    SLICE_X1Y81          LUT2 (Prop_lut2_I0_O)        0.124     6.708 r  music/mc1/counter0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.708    music/mc1/counter0_carry_i_5_n_1
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.258 r  music/mc1/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.258    music/mc1/counter0_carry_n_1
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.372 r  music/mc1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.372    music/mc1/counter0_carry__0_n_1
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.486 r  music/mc1/counter0_carry__1/CO[3]
                         net (fo=24, routed)          1.025     8.511    music/mc1/counter0_carry__1_n_1
    SLICE_X0Y83          FDRE                                         r  music/mc1/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.598    15.021    music/mc1/clk_in1
    SLICE_X0Y83          FDRE                                         r  music/mc1/counter_reg[13]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X0Y83          FDRE (Setup_fdre_C_R)       -0.335    14.925    music/mc1/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.925    
                         arrival time                          -8.511    
  -------------------------------------------------------------------
                         slack                                  6.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 music/mc1/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/mc1/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.598     1.517    music/mc1/clk_in1
    SLICE_X0Y82          FDRE                                         r  music/mc1/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  music/mc1/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.791    music/mc1/counter_reg[10]
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.902 r  music/mc1/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.902    music/mc1/counter_reg[8]_i_1_n_6
    SLICE_X0Y82          FDRE                                         r  music/mc1/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.869     2.034    music/mc1/clk_in1
    SLICE_X0Y82          FDRE                                         r  music/mc1/counter_reg[10]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X0Y82          FDRE (Hold_fdre_C_D)         0.105     1.622    music/mc1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 music/mc1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/mc1/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.597     1.516    music/mc1/clk_in1
    SLICE_X0Y81          FDRE                                         r  music/mc1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  music/mc1/counter_reg[6]/Q
                         net (fo=2, routed)           0.133     1.790    music/mc1/counter_reg[6]
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.901 r  music/mc1/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.901    music/mc1/counter_reg[4]_i_1_n_6
    SLICE_X0Y81          FDRE                                         r  music/mc1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.868     2.033    music/mc1/clk_in1
    SLICE_X0Y81          FDRE                                         r  music/mc1/counter_reg[6]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X0Y81          FDRE (Hold_fdre_C_D)         0.105     1.621    music/mc1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 music/clk50/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/clk50/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.230ns (59.348%)  route 0.158ns (40.652%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.595     1.514    music/clk50/clk_in1
    SLICE_X0Y70          FDRE                                         r  music/clk50/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.128     1.642 f  music/clk50/counter_reg[0]/Q
                         net (fo=2, routed)           0.158     1.800    music/clk50/counter_reg[0]
    SLICE_X0Y70          LUT1 (Prop_lut1_I0_O)        0.102     1.902 r  music/clk50/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.902    music/clk50/counter[0]_i_1_n_1
    SLICE_X0Y70          FDRE                                         r  music/clk50/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.866     2.031    music/clk50/clk_in1
    SLICE_X0Y70          FDRE                                         r  music/clk50/counter_reg[0]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X0Y70          FDRE (Hold_fdre_C_D)         0.107     1.621    music/clk50/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 music/mc1/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/mc1/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.599     1.518    music/mc1/clk_in1
    SLICE_X0Y83          FDRE                                         r  music/mc1/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  music/mc1/counter_reg[14]/Q
                         net (fo=3, routed)           0.134     1.793    music/mc1/counter_reg[14]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.904 r  music/mc1/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.904    music/mc1/counter_reg[12]_i_1_n_6
    SLICE_X0Y83          FDRE                                         r  music/mc1/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.870     2.035    music/mc1/clk_in1
    SLICE_X0Y83          FDRE                                         r  music/mc1/counter_reg[14]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.105     1.623    music/mc1/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 music/mc1/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/mc1/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.600     1.519    music/mc1/clk_in1
    SLICE_X0Y84          FDRE                                         r  music/mc1/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  music/mc1/counter_reg[18]/Q
                         net (fo=3, routed)           0.134     1.794    music/mc1/counter_reg[18]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.905 r  music/mc1/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.905    music/mc1/counter_reg[16]_i_1_n_6
    SLICE_X0Y84          FDRE                                         r  music/mc1/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.871     2.036    music/mc1/clk_in1
    SLICE_X0Y84          FDRE                                         r  music/mc1/counter_reg[18]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    music/mc1/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 music/mc1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/mc1/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.596     1.515    music/mc1/clk_in1
    SLICE_X0Y80          FDRE                                         r  music/mc1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  music/mc1/counter_reg[2]/Q
                         net (fo=3, routed)           0.134     1.790    music/mc1/counter_reg[2]
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.901 r  music/mc1/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.901    music/mc1/counter_reg[0]_i_1_n_6
    SLICE_X0Y80          FDRE                                         r  music/mc1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.867     2.032    music/mc1/clk_in1
    SLICE_X0Y80          FDRE                                         r  music/mc1/counter_reg[2]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X0Y80          FDRE (Hold_fdre_C_D)         0.105     1.620    music/mc1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 music/mc1/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/mc1/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.600     1.519    music/mc1/clk_in1
    SLICE_X0Y85          FDRE                                         r  music/mc1/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  music/mc1/counter_reg[22]/Q
                         net (fo=2, routed)           0.134     1.794    music/mc1/counter_reg[22]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.905 r  music/mc1/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.905    music/mc1/counter_reg[20]_i_1_n_6
    SLICE_X0Y85          FDRE                                         r  music/mc1/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.872     2.037    music/mc1/clk_in1
    SLICE_X0Y85          FDRE                                         r  music/mc1/counter_reg[22]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.105     1.624    music/mc1/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 music/mc1/clk_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/mc1/clk_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.138%)  route 0.200ns (48.862%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.597     1.516    music/mc1/clk_in1
    SLICE_X2Y81          FDRE                                         r  music/mc1/clk_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  music/mc1/clk_reg_reg/Q
                         net (fo=22, routed)          0.200     1.880    music/mc1/MusClk
    SLICE_X2Y81          LUT2 (Prop_lut2_I1_O)        0.045     1.925 r  music/mc1/clk_reg_i_1__0/O
                         net (fo=1, routed)           0.000     1.925    music/mc1/clk_reg_i_1__0_n_1
    SLICE_X2Y81          FDRE                                         r  music/mc1/clk_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.868     2.033    music/mc1/clk_in1
    SLICE_X2Y81          FDRE                                         r  music/mc1/clk_reg_reg/C
                         clock pessimism             -0.516     1.516    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.120     1.636    music/mc1/clk_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 music/clk50/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/clk50/clk_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.227ns (59.030%)  route 0.158ns (40.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.595     1.514    music/clk50/clk_in1
    SLICE_X0Y70          FDRE                                         r  music/clk50/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.128     1.642 r  music/clk50/counter_reg[0]/Q
                         net (fo=2, routed)           0.158     1.800    music/clk50/counter_reg[0]
    SLICE_X0Y70          LUT2 (Prop_lut2_I0_O)        0.099     1.899 r  music/clk50/clk_reg_i_1/O
                         net (fo=1, routed)           0.000     1.899    music/clk50/clk_reg_i_1_n_1
    SLICE_X0Y70          FDRE                                         r  music/clk50/clk_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.866     2.031    music/clk50/clk_in1
    SLICE_X0Y70          FDRE                                         r  music/clk50/clk_reg_reg/C
                         clock pessimism             -0.516     1.514    
    SLICE_X0Y70          FDRE (Hold_fdre_C_D)         0.091     1.605    music/clk50/clk_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 music/mc1/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/mc1/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.254%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.598     1.517    music/mc1/clk_in1
    SLICE_X0Y82          FDRE                                         r  music/mc1/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  music/mc1/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.791    music/mc1/counter_reg[10]
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.935 r  music/mc1/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.935    music/mc1/counter_reg[8]_i_1_n_5
    SLICE_X0Y82          FDRE                                         r  music/mc1/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.869     2.034    music/mc1/clk_in1
    SLICE_X0Y82          FDRE                                         r  music/mc1/counter_reg[11]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X0Y82          FDRE (Hold_fdre_C_D)         0.105     1.622    music/mc1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_in_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y70      music/clk50/clk_reg_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y70      music/clk50/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y81      music/mc1/clk_reg_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y80      music/mc1/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y82      music/mc1/counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y82      music/mc1/counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y83      music/mc1/counter_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y83      music/mc1/counter_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y70      music/clk50/clk_reg_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y70      music/clk50/clk_reg_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y70      music/clk50/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y70      music/clk50/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y81      music/mc1/clk_reg_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y81      music/mc1/clk_reg_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y80      music/mc1/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y80      music/mc1/counter_reg[0]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y70      music/clk50/clk_reg_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y70      music/clk50/clk_reg_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y70      music/clk50/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y70      music/clk50/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y81      music/mc1/clk_reg_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y81      music/mc1/clk_reg_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y80      music/mc1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y80      music/mc1/counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.786ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.786ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/red_out_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.450ns  (logic 1.894ns (22.415%)  route 6.556ns (77.585%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 18.405 - 13.468 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.638     5.243    vga_driver/clk_out1
    SLICE_X33Y92         FDRE                                         r  vga_driver/pixel_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.456     5.699 f  vga_driver/pixel_col_reg[4]/Q
                         net (fo=18, routed)          1.340     7.039    vga_driver/S_pixel_col[4]
    SLICE_X30Y94         LUT4 (Prop_lut4_I3_O)        0.150     7.189 r  vga_driver/x_norm_reg[9]_i_9/O
                         net (fo=2, routed)           0.873     8.062    vga_driver/x_norm_reg[9]_i_9_n_1
    SLICE_X31Y94         LUT5 (Prop_lut5_I3_O)        0.356     8.418 f  vga_driver/x_norm_reg[9]_i_6/O
                         net (fo=2, routed)           0.591     9.009    vga_driver/x_norm_reg[9]_i_6_n_1
    SLICE_X31Y95         LUT6 (Prop_lut6_I1_O)        0.326     9.335 f  vga_driver/space_reg[2]_i_2/O
                         net (fo=32, routed)          0.982    10.316    vga_driver/x_norm137_out
    SLICE_X29Y100        LUT2 (Prop_lut2_I0_O)        0.150    10.466 f  vga_driver/word_reg[3]_i_2/O
                         net (fo=4, routed)           1.009    11.475    vga_driver/word_reg[3]_i_2_n_1
    SLICE_X30Y98         LUT6 (Prop_lut6_I2_O)        0.332    11.807 f  vga_driver/n_0_255_BUFG_inst_i_1/O
                         net (fo=12, routed)          1.078    12.885    my_gpu/wh1/letter/n_0_255_BUFG_inst_n_1
    SLICE_X43Y99         LUT6 (Prop_lut6_I0_O)        0.124    13.009 r  my_gpu/wh1/letter/red_out[3]_i_1/O
                         net (fo=4, routed)           0.683    13.692    vga_driver/S_red[0]
    SLICE_X48Y99         FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  clk_in (IN)
                         net (fo=0)                   0.000    13.468    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.799    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.890 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    18.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    14.879 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    16.802    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.893 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.511    18.405    vga_driver/clk_out1
    SLICE_X48Y99         FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica_2/C
                         clock pessimism              0.259    18.664    
                         clock uncertainty           -0.125    18.539    
    SLICE_X48Y99         FDRE (Setup_fdre_C_D)       -0.061    18.478    vga_driver/red_out_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         18.478    
                         arrival time                         -13.692    
  -------------------------------------------------------------------
                         slack                                  4.786    

Slack (MET) :             4.786ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/red_out_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.453ns  (logic 1.894ns (22.407%)  route 6.559ns (77.593%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 18.405 - 13.468 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.638     5.243    vga_driver/clk_out1
    SLICE_X33Y92         FDRE                                         r  vga_driver/pixel_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.456     5.699 f  vga_driver/pixel_col_reg[4]/Q
                         net (fo=18, routed)          1.340     7.039    vga_driver/S_pixel_col[4]
    SLICE_X30Y94         LUT4 (Prop_lut4_I3_O)        0.150     7.189 r  vga_driver/x_norm_reg[9]_i_9/O
                         net (fo=2, routed)           0.873     8.062    vga_driver/x_norm_reg[9]_i_9_n_1
    SLICE_X31Y94         LUT5 (Prop_lut5_I3_O)        0.356     8.418 f  vga_driver/x_norm_reg[9]_i_6/O
                         net (fo=2, routed)           0.591     9.009    vga_driver/x_norm_reg[9]_i_6_n_1
    SLICE_X31Y95         LUT6 (Prop_lut6_I1_O)        0.326     9.335 f  vga_driver/space_reg[2]_i_2/O
                         net (fo=32, routed)          0.982    10.316    vga_driver/x_norm137_out
    SLICE_X29Y100        LUT2 (Prop_lut2_I0_O)        0.150    10.466 f  vga_driver/word_reg[3]_i_2/O
                         net (fo=4, routed)           1.009    11.475    vga_driver/word_reg[3]_i_2_n_1
    SLICE_X30Y98         LUT6 (Prop_lut6_I2_O)        0.332    11.807 f  vga_driver/n_0_255_BUFG_inst_i_1/O
                         net (fo=12, routed)          1.078    12.885    my_gpu/wh1/letter/n_0_255_BUFG_inst_n_1
    SLICE_X43Y99         LUT6 (Prop_lut6_I0_O)        0.124    13.009 r  my_gpu/wh1/letter/red_out[3]_i_1/O
                         net (fo=4, routed)           0.686    13.695    vga_driver/S_red[0]
    SLICE_X48Y99         FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  clk_in (IN)
                         net (fo=0)                   0.000    13.468    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.799    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.890 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    18.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    14.879 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    16.802    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.893 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.511    18.405    vga_driver/clk_out1
    SLICE_X48Y99         FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica_3/C
                         clock pessimism              0.259    18.664    
                         clock uncertainty           -0.125    18.539    
    SLICE_X48Y99         FDRE (Setup_fdre_C_D)       -0.058    18.481    vga_driver/red_out_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         18.481    
                         arrival time                         -13.695    
  -------------------------------------------------------------------
                         slack                                  4.786    

Slack (MET) :             4.926ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.304ns  (logic 1.894ns (22.810%)  route 6.410ns (77.190%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 18.405 - 13.468 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.638     5.243    vga_driver/clk_out1
    SLICE_X33Y92         FDRE                                         r  vga_driver/pixel_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.456     5.699 f  vga_driver/pixel_col_reg[4]/Q
                         net (fo=18, routed)          1.340     7.039    vga_driver/S_pixel_col[4]
    SLICE_X30Y94         LUT4 (Prop_lut4_I3_O)        0.150     7.189 r  vga_driver/x_norm_reg[9]_i_9/O
                         net (fo=2, routed)           0.873     8.062    vga_driver/x_norm_reg[9]_i_9_n_1
    SLICE_X31Y94         LUT5 (Prop_lut5_I3_O)        0.356     8.418 f  vga_driver/x_norm_reg[9]_i_6/O
                         net (fo=2, routed)           0.591     9.009    vga_driver/x_norm_reg[9]_i_6_n_1
    SLICE_X31Y95         LUT6 (Prop_lut6_I1_O)        0.326     9.335 f  vga_driver/space_reg[2]_i_2/O
                         net (fo=32, routed)          0.982    10.316    vga_driver/x_norm137_out
    SLICE_X29Y100        LUT2 (Prop_lut2_I0_O)        0.150    10.466 f  vga_driver/word_reg[3]_i_2/O
                         net (fo=4, routed)           1.009    11.475    vga_driver/word_reg[3]_i_2_n_1
    SLICE_X30Y98         LUT6 (Prop_lut6_I2_O)        0.332    11.807 f  vga_driver/n_0_255_BUFG_inst_i_1/O
                         net (fo=12, routed)          1.078    12.885    my_gpu/wh1/letter/n_0_255_BUFG_inst_n_1
    SLICE_X43Y99         LUT6 (Prop_lut6_I0_O)        0.124    13.009 r  my_gpu/wh1/letter/red_out[3]_i_1/O
                         net (fo=4, routed)           0.537    13.546    vga_driver/S_red[0]
    SLICE_X48Y99         FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  clk_in (IN)
                         net (fo=0)                   0.000    13.468    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.799    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.890 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    18.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    14.879 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    16.802    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.893 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.511    18.405    vga_driver/clk_out1
    SLICE_X48Y99         FDRE                                         r  vga_driver/red_out_reg[3]/C
                         clock pessimism              0.259    18.664    
                         clock uncertainty           -0.125    18.539    
    SLICE_X48Y99         FDRE (Setup_fdre_C_D)       -0.067    18.472    vga_driver/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         18.472    
                         arrival time                         -13.546    
  -------------------------------------------------------------------
                         slack                                  4.926    

Slack (MET) :             4.955ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/red_out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.260ns  (logic 1.894ns (22.929%)  route 6.366ns (77.071%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 18.405 - 13.468 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.638     5.243    vga_driver/clk_out1
    SLICE_X33Y92         FDRE                                         r  vga_driver/pixel_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.456     5.699 f  vga_driver/pixel_col_reg[4]/Q
                         net (fo=18, routed)          1.340     7.039    vga_driver/S_pixel_col[4]
    SLICE_X30Y94         LUT4 (Prop_lut4_I3_O)        0.150     7.189 r  vga_driver/x_norm_reg[9]_i_9/O
                         net (fo=2, routed)           0.873     8.062    vga_driver/x_norm_reg[9]_i_9_n_1
    SLICE_X31Y94         LUT5 (Prop_lut5_I3_O)        0.356     8.418 f  vga_driver/x_norm_reg[9]_i_6/O
                         net (fo=2, routed)           0.591     9.009    vga_driver/x_norm_reg[9]_i_6_n_1
    SLICE_X31Y95         LUT6 (Prop_lut6_I1_O)        0.326     9.335 f  vga_driver/space_reg[2]_i_2/O
                         net (fo=32, routed)          0.982    10.316    vga_driver/x_norm137_out
    SLICE_X29Y100        LUT2 (Prop_lut2_I0_O)        0.150    10.466 f  vga_driver/word_reg[3]_i_2/O
                         net (fo=4, routed)           1.009    11.475    vga_driver/word_reg[3]_i_2_n_1
    SLICE_X30Y98         LUT6 (Prop_lut6_I2_O)        0.332    11.807 f  vga_driver/n_0_255_BUFG_inst_i_1/O
                         net (fo=12, routed)          1.078    12.885    my_gpu/wh1/letter/n_0_255_BUFG_inst_n_1
    SLICE_X43Y99         LUT6 (Prop_lut6_I0_O)        0.124    13.009 r  my_gpu/wh1/letter/red_out[3]_i_1/O
                         net (fo=4, routed)           0.494    13.503    vga_driver/S_red[0]
    SLICE_X48Y99         FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  clk_in (IN)
                         net (fo=0)                   0.000    13.468    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.799    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.890 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    18.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    14.879 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    16.802    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.893 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.511    18.405    vga_driver/clk_out1
    SLICE_X48Y99         FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica/C
                         clock pessimism              0.259    18.664    
                         clock uncertainty           -0.125    18.539    
    SLICE_X48Y99         FDRE (Setup_fdre_C_D)       -0.081    18.458    vga_driver/red_out_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.458    
                         arrival time                         -13.503    
  -------------------------------------------------------------------
                         slack                                  4.955    

Slack (MET) :             5.071ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/blue_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.256ns  (logic 1.894ns (22.941%)  route 6.362ns (77.059%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 18.407 - 13.468 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.638     5.243    vga_driver/clk_out1
    SLICE_X33Y92         FDRE                                         r  vga_driver/pixel_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.456     5.699 f  vga_driver/pixel_col_reg[4]/Q
                         net (fo=18, routed)          1.340     7.039    vga_driver/S_pixel_col[4]
    SLICE_X30Y94         LUT4 (Prop_lut4_I3_O)        0.150     7.189 r  vga_driver/x_norm_reg[9]_i_9/O
                         net (fo=2, routed)           0.873     8.062    vga_driver/x_norm_reg[9]_i_9_n_1
    SLICE_X31Y94         LUT5 (Prop_lut5_I3_O)        0.356     8.418 f  vga_driver/x_norm_reg[9]_i_6/O
                         net (fo=2, routed)           0.591     9.009    vga_driver/x_norm_reg[9]_i_6_n_1
    SLICE_X31Y95         LUT6 (Prop_lut6_I1_O)        0.326     9.335 f  vga_driver/space_reg[2]_i_2/O
                         net (fo=32, routed)          0.982    10.316    vga_driver/x_norm137_out
    SLICE_X29Y100        LUT2 (Prop_lut2_I0_O)        0.150    10.466 f  vga_driver/word_reg[3]_i_2/O
                         net (fo=4, routed)           1.009    11.475    vga_driver/word_reg[3]_i_2_n_1
    SLICE_X30Y98         LUT6 (Prop_lut6_I2_O)        0.332    11.807 f  vga_driver/n_0_255_BUFG_inst_i_1/O
                         net (fo=12, routed)          1.568    13.375    my_gpu/wh1/letter/n_0_255_BUFG_inst_n_1
    SLICE_X43Y98         LUT6 (Prop_lut6_I0_O)        0.124    13.499 r  my_gpu/wh1/letter/blue_out[1]_i_1/O
                         net (fo=1, routed)           0.000    13.499    vga_driver/S_blue[1]
    SLICE_X43Y98         FDRE                                         r  vga_driver/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  clk_in (IN)
                         net (fo=0)                   0.000    13.468    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.799    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.890 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    18.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    14.879 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    16.802    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.893 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.513    18.407    vga_driver/clk_out1
    SLICE_X43Y98         FDRE                                         r  vga_driver/blue_out_reg[1]/C
                         clock pessimism              0.259    18.666    
                         clock uncertainty           -0.125    18.541    
    SLICE_X43Y98         FDRE (Setup_fdre_C_D)        0.029    18.570    vga_driver/blue_out_reg[1]
  -------------------------------------------------------------------
                         required time                         18.570    
                         arrival time                         -13.499    
  -------------------------------------------------------------------
                         slack                                  5.071    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/green_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.269ns  (logic 1.894ns (22.905%)  route 6.375ns (77.095%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 18.407 - 13.468 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.638     5.243    vga_driver/clk_out1
    SLICE_X33Y92         FDRE                                         r  vga_driver/pixel_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.456     5.699 f  vga_driver/pixel_col_reg[4]/Q
                         net (fo=18, routed)          1.340     7.039    vga_driver/S_pixel_col[4]
    SLICE_X30Y94         LUT4 (Prop_lut4_I3_O)        0.150     7.189 r  vga_driver/x_norm_reg[9]_i_9/O
                         net (fo=2, routed)           0.873     8.062    vga_driver/x_norm_reg[9]_i_9_n_1
    SLICE_X31Y94         LUT5 (Prop_lut5_I3_O)        0.356     8.418 f  vga_driver/x_norm_reg[9]_i_6/O
                         net (fo=2, routed)           0.591     9.009    vga_driver/x_norm_reg[9]_i_6_n_1
    SLICE_X31Y95         LUT6 (Prop_lut6_I1_O)        0.326     9.335 f  vga_driver/space_reg[2]_i_2/O
                         net (fo=32, routed)          0.982    10.316    vga_driver/x_norm137_out
    SLICE_X29Y100        LUT2 (Prop_lut2_I0_O)        0.150    10.466 f  vga_driver/word_reg[3]_i_2/O
                         net (fo=4, routed)           1.009    11.475    vga_driver/word_reg[3]_i_2_n_1
    SLICE_X30Y98         LUT6 (Prop_lut6_I2_O)        0.332    11.807 f  vga_driver/n_0_255_BUFG_inst_i_1/O
                         net (fo=12, routed)          1.581    13.388    my_gpu/wh1/letter/n_0_255_BUFG_inst_n_1
    SLICE_X42Y98         LUT6 (Prop_lut6_I0_O)        0.124    13.512 r  my_gpu/wh1/letter/green_out[2]_i_1/O
                         net (fo=1, routed)           0.000    13.512    vga_driver/S_green[2]
    SLICE_X42Y98         FDRE                                         r  vga_driver/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  clk_in (IN)
                         net (fo=0)                   0.000    13.468    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.799    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.890 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    18.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    14.879 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    16.802    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.893 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.513    18.407    vga_driver/clk_out1
    SLICE_X42Y98         FDRE                                         r  vga_driver/green_out_reg[2]/C
                         clock pessimism              0.259    18.666    
                         clock uncertainty           -0.125    18.541    
    SLICE_X42Y98         FDRE (Setup_fdre_C_D)        0.079    18.620    vga_driver/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                         18.620    
                         arrival time                         -13.512    
  -------------------------------------------------------------------
                         slack                                  5.108    

Slack (MET) :             5.122ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/green_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.255ns  (logic 1.894ns (22.943%)  route 6.361ns (77.057%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 18.407 - 13.468 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.638     5.243    vga_driver/clk_out1
    SLICE_X33Y92         FDRE                                         r  vga_driver/pixel_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.456     5.699 f  vga_driver/pixel_col_reg[4]/Q
                         net (fo=18, routed)          1.340     7.039    vga_driver/S_pixel_col[4]
    SLICE_X30Y94         LUT4 (Prop_lut4_I3_O)        0.150     7.189 r  vga_driver/x_norm_reg[9]_i_9/O
                         net (fo=2, routed)           0.873     8.062    vga_driver/x_norm_reg[9]_i_9_n_1
    SLICE_X31Y94         LUT5 (Prop_lut5_I3_O)        0.356     8.418 f  vga_driver/x_norm_reg[9]_i_6/O
                         net (fo=2, routed)           0.591     9.009    vga_driver/x_norm_reg[9]_i_6_n_1
    SLICE_X31Y95         LUT6 (Prop_lut6_I1_O)        0.326     9.335 f  vga_driver/space_reg[2]_i_2/O
                         net (fo=32, routed)          0.982    10.316    vga_driver/x_norm137_out
    SLICE_X29Y100        LUT2 (Prop_lut2_I0_O)        0.150    10.466 f  vga_driver/word_reg[3]_i_2/O
                         net (fo=4, routed)           1.009    11.475    vga_driver/word_reg[3]_i_2_n_1
    SLICE_X30Y98         LUT6 (Prop_lut6_I2_O)        0.332    11.807 f  vga_driver/n_0_255_BUFG_inst_i_1/O
                         net (fo=12, routed)          1.567    13.374    my_gpu/wh1/letter/n_0_255_BUFG_inst_n_1
    SLICE_X42Y98         LUT6 (Prop_lut6_I0_O)        0.124    13.498 r  my_gpu/wh1/letter/green_out[1]_i_1/O
                         net (fo=1, routed)           0.000    13.498    vga_driver/S_green[1]
    SLICE_X42Y98         FDRE                                         r  vga_driver/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  clk_in (IN)
                         net (fo=0)                   0.000    13.468    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.799    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.890 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    18.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    14.879 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    16.802    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.893 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.513    18.407    vga_driver/clk_out1
    SLICE_X42Y98         FDRE                                         r  vga_driver/green_out_reg[1]/C
                         clock pessimism              0.259    18.666    
                         clock uncertainty           -0.125    18.541    
    SLICE_X42Y98         FDRE (Setup_fdre_C_D)        0.079    18.620    vga_driver/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                         18.620    
                         arrival time                         -13.498    
  -------------------------------------------------------------------
                         slack                                  5.122    

Slack (MET) :             5.297ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/blue_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.033ns  (logic 1.894ns (23.577%)  route 6.139ns (76.423%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 18.407 - 13.468 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.638     5.243    vga_driver/clk_out1
    SLICE_X33Y92         FDRE                                         r  vga_driver/pixel_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.456     5.699 f  vga_driver/pixel_col_reg[4]/Q
                         net (fo=18, routed)          1.340     7.039    vga_driver/S_pixel_col[4]
    SLICE_X30Y94         LUT4 (Prop_lut4_I3_O)        0.150     7.189 r  vga_driver/x_norm_reg[9]_i_9/O
                         net (fo=2, routed)           0.873     8.062    vga_driver/x_norm_reg[9]_i_9_n_1
    SLICE_X31Y94         LUT5 (Prop_lut5_I3_O)        0.356     8.418 f  vga_driver/x_norm_reg[9]_i_6/O
                         net (fo=2, routed)           0.591     9.009    vga_driver/x_norm_reg[9]_i_6_n_1
    SLICE_X31Y95         LUT6 (Prop_lut6_I1_O)        0.326     9.335 f  vga_driver/space_reg[2]_i_2/O
                         net (fo=32, routed)          0.982    10.316    vga_driver/x_norm137_out
    SLICE_X29Y100        LUT2 (Prop_lut2_I0_O)        0.150    10.466 f  vga_driver/word_reg[3]_i_2/O
                         net (fo=4, routed)           1.009    11.475    vga_driver/word_reg[3]_i_2_n_1
    SLICE_X30Y98         LUT6 (Prop_lut6_I2_O)        0.332    11.807 f  vga_driver/n_0_255_BUFG_inst_i_1/O
                         net (fo=12, routed)          1.345    13.152    my_gpu/wh1/letter/n_0_255_BUFG_inst_n_1
    SLICE_X43Y98         LUT6 (Prop_lut6_I0_O)        0.124    13.276 r  my_gpu/wh1/letter/blue_out[0]_i_1/O
                         net (fo=1, routed)           0.000    13.276    vga_driver/S_blue[0]
    SLICE_X43Y98         FDRE                                         r  vga_driver/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  clk_in (IN)
                         net (fo=0)                   0.000    13.468    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.799    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.890 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    18.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    14.879 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    16.802    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.893 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.513    18.407    vga_driver/clk_out1
    SLICE_X43Y98         FDRE                                         r  vga_driver/blue_out_reg[0]/C
                         clock pessimism              0.259    18.666    
                         clock uncertainty           -0.125    18.541    
    SLICE_X43Y98         FDRE (Setup_fdre_C_D)        0.032    18.573    vga_driver/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                         -13.276    
  -------------------------------------------------------------------
                         slack                                  5.297    

Slack (MET) :             5.299ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.030ns  (logic 1.894ns (23.586%)  route 6.136ns (76.414%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 18.407 - 13.468 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.638     5.243    vga_driver/clk_out1
    SLICE_X33Y92         FDRE                                         r  vga_driver/pixel_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.456     5.699 f  vga_driver/pixel_col_reg[4]/Q
                         net (fo=18, routed)          1.340     7.039    vga_driver/S_pixel_col[4]
    SLICE_X30Y94         LUT4 (Prop_lut4_I3_O)        0.150     7.189 r  vga_driver/x_norm_reg[9]_i_9/O
                         net (fo=2, routed)           0.873     8.062    vga_driver/x_norm_reg[9]_i_9_n_1
    SLICE_X31Y94         LUT5 (Prop_lut5_I3_O)        0.356     8.418 f  vga_driver/x_norm_reg[9]_i_6/O
                         net (fo=2, routed)           0.591     9.009    vga_driver/x_norm_reg[9]_i_6_n_1
    SLICE_X31Y95         LUT6 (Prop_lut6_I1_O)        0.326     9.335 f  vga_driver/space_reg[2]_i_2/O
                         net (fo=32, routed)          0.982    10.316    vga_driver/x_norm137_out
    SLICE_X29Y100        LUT2 (Prop_lut2_I0_O)        0.150    10.466 f  vga_driver/word_reg[3]_i_2/O
                         net (fo=4, routed)           1.009    11.475    vga_driver/word_reg[3]_i_2_n_1
    SLICE_X30Y98         LUT6 (Prop_lut6_I2_O)        0.332    11.807 f  vga_driver/n_0_255_BUFG_inst_i_1/O
                         net (fo=12, routed)          1.342    13.149    my_gpu/wh1/letter/n_0_255_BUFG_inst_n_1
    SLICE_X43Y98         LUT6 (Prop_lut6_I0_O)        0.124    13.273 r  my_gpu/wh1/letter/green_out[3]_i_2/O
                         net (fo=1, routed)           0.000    13.273    vga_driver/S_green[3]
    SLICE_X43Y98         FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  clk_in (IN)
                         net (fo=0)                   0.000    13.468    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.799    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.890 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    18.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    14.879 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    16.802    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.893 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.513    18.407    vga_driver/clk_out1
    SLICE_X43Y98         FDRE                                         r  vga_driver/green_out_reg[3]/C
                         clock pessimism              0.259    18.666    
                         clock uncertainty           -0.125    18.541    
    SLICE_X43Y98         FDRE (Setup_fdre_C_D)        0.031    18.572    vga_driver/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         18.572    
                         arrival time                         -13.273    
  -------------------------------------------------------------------
                         slack                                  5.299    

Slack (MET) :             5.467ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/blue_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.863ns  (logic 1.894ns (24.088%)  route 5.969ns (75.912%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 18.407 - 13.468 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.638     5.243    vga_driver/clk_out1
    SLICE_X33Y92         FDRE                                         r  vga_driver/pixel_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.456     5.699 f  vga_driver/pixel_col_reg[4]/Q
                         net (fo=18, routed)          1.340     7.039    vga_driver/S_pixel_col[4]
    SLICE_X30Y94         LUT4 (Prop_lut4_I3_O)        0.150     7.189 r  vga_driver/x_norm_reg[9]_i_9/O
                         net (fo=2, routed)           0.873     8.062    vga_driver/x_norm_reg[9]_i_9_n_1
    SLICE_X31Y94         LUT5 (Prop_lut5_I3_O)        0.356     8.418 f  vga_driver/x_norm_reg[9]_i_6/O
                         net (fo=2, routed)           0.591     9.009    vga_driver/x_norm_reg[9]_i_6_n_1
    SLICE_X31Y95         LUT6 (Prop_lut6_I1_O)        0.326     9.335 f  vga_driver/space_reg[2]_i_2/O
                         net (fo=32, routed)          0.982    10.316    vga_driver/x_norm137_out
    SLICE_X29Y100        LUT2 (Prop_lut2_I0_O)        0.150    10.466 f  vga_driver/word_reg[3]_i_2/O
                         net (fo=4, routed)           1.009    11.475    vga_driver/word_reg[3]_i_2_n_1
    SLICE_X30Y98         LUT6 (Prop_lut6_I2_O)        0.332    11.807 f  vga_driver/n_0_255_BUFG_inst_i_1/O
                         net (fo=12, routed)          1.174    12.981    my_gpu/wh1/letter/n_0_255_BUFG_inst_n_1
    SLICE_X43Y98         LUT6 (Prop_lut6_I0_O)        0.124    13.105 r  my_gpu/wh1/letter/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000    13.105    vga_driver/S_blue[2]
    SLICE_X43Y98         FDRE                                         r  vga_driver/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  clk_in (IN)
                         net (fo=0)                   0.000    13.468    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.799    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.890 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    18.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    14.879 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    16.802    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.893 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.513    18.407    vga_driver/clk_out1
    SLICE_X43Y98         FDRE                                         r  vga_driver/blue_out_reg[2]/C
                         clock pessimism              0.259    18.666    
                         clock uncertainty           -0.125    18.541    
    SLICE_X43Y98         FDRE (Setup_fdre_C_D)        0.031    18.572    vga_driver/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         18.572    
                         arrival time                         -13.105    
  -------------------------------------------------------------------
                         slack                                  5.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/h_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.568     1.489    vga_driver/clk_out1
    SLICE_X31Y91         FDRE                                         r  vga_driver/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  vga_driver/h_cnt_reg[0]/Q
                         net (fo=12, routed)          0.133     1.763    vga_driver/h_cnt_reg[0]
    SLICE_X30Y91         LUT6 (Prop_lut6_I1_O)        0.045     1.808 r  vga_driver/h_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.808    vga_driver/plusOp[5]
    SLICE_X30Y91         FDRE                                         r  vga_driver/h_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.839     2.006    vga_driver/clk_out1
    SLICE_X30Y91         FDRE                                         r  vga_driver/h_cnt_reg[5]/C
                         clock pessimism             -0.503     1.502    
    SLICE_X30Y91         FDRE (Hold_fdre_C_D)         0.120     1.622    vga_driver/h_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/pixel_row_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.579%)  route 0.175ns (55.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.570     1.491    vga_driver/clk_out1
    SLICE_X28Y94         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  vga_driver/v_cnt_reg[8]/Q
                         net (fo=11, routed)          0.175     1.808    vga_driver/v_cnt_reg[8]
    SLICE_X31Y95         FDRE                                         r  vga_driver/pixel_row_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.840     2.007    vga_driver/clk_out1
    SLICE_X31Y95         FDRE                                         r  vga_driver/pixel_row_reg[8]/C
                         clock pessimism             -0.479     1.527    
    SLICE_X31Y95         FDRE (Hold_fdre_C_D)         0.070     1.597    vga_driver/pixel_row_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/pixel_col_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.248%)  route 0.171ns (54.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.568     1.489    vga_driver/clk_out1
    SLICE_X31Y92         FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  vga_driver/h_cnt_reg[8]/Q
                         net (fo=9, routed)           0.171     1.801    vga_driver/h_cnt_reg[8]
    SLICE_X31Y93         FDRE                                         r  vga_driver/pixel_col_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.840     2.007    vga_driver/clk_out1
    SLICE_X31Y93         FDRE                                         r  vga_driver/pixel_col_reg[8]/C
                         clock pessimism             -0.500     1.506    
    SLICE_X31Y93         FDRE (Hold_fdre_C_D)         0.070     1.576    vga_driver/pixel_col_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/pixel_col_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.431%)  route 0.184ns (56.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.568     1.489    vga_driver/clk_out1
    SLICE_X31Y91         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=10, routed)          0.184     1.814    vga_driver/h_cnt_reg[3]
    SLICE_X32Y92         FDRE                                         r  vga_driver/pixel_col_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.839     2.006    vga_driver/clk_out1
    SLICE_X32Y92         FDRE                                         r  vga_driver/pixel_col_reg[3]/C
                         clock pessimism             -0.500     1.505    
    SLICE_X32Y92         FDRE (Hold_fdre_C_D)         0.070     1.575    vga_driver/pixel_col_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/v_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.227ns (67.738%)  route 0.108ns (32.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.570     1.491    vga_driver/clk_out1
    SLICE_X28Y94         FDRE                                         r  vga_driver/v_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.128     1.619 r  vga_driver/v_cnt_reg[9]/Q
                         net (fo=10, routed)          0.108     1.727    vga_driver/v_cnt_reg[9]
    SLICE_X28Y94         LUT6 (Prop_lut6_I4_O)        0.099     1.826 r  vga_driver/v_cnt[10]_i_3/O
                         net (fo=1, routed)           0.000     1.826    vga_driver/plusOp__0[10]
    SLICE_X28Y94         FDRE                                         r  vga_driver/v_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.840     2.007    vga_driver/clk_out1
    SLICE_X28Y94         FDRE                                         r  vga_driver/v_cnt_reg[10]/C
                         clock pessimism             -0.515     1.491    
    SLICE_X28Y94         FDRE (Hold_fdre_C_D)         0.092     1.583    vga_driver/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/h_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.477%)  route 0.198ns (51.523%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.568     1.489    vga_driver/clk_out1
    SLICE_X31Y92         FDRE                                         r  vga_driver/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  vga_driver/h_cnt_reg[7]/Q
                         net (fo=9, routed)           0.198     1.828    vga_driver/h_cnt_reg[7]
    SLICE_X30Y92         LUT6 (Prop_lut6_I3_O)        0.045     1.873 r  vga_driver/h_cnt[10]_i_2/O
                         net (fo=1, routed)           0.000     1.873    vga_driver/plusOp[10]
    SLICE_X30Y92         FDRE                                         r  vga_driver/h_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.839     2.006    vga_driver/clk_out1
    SLICE_X30Y92         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
                         clock pessimism             -0.503     1.502    
    SLICE_X30Y92         FDRE (Hold_fdre_C_D)         0.120     1.622    vga_driver/h_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/pixel_row_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.128%)  route 0.176ns (57.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.570     1.491    vga_driver/clk_out1
    SLICE_X28Y94         FDRE                                         r  vga_driver/v_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.128     1.619 r  vga_driver/v_cnt_reg[9]/Q
                         net (fo=10, routed)          0.176     1.795    vga_driver/v_cnt_reg[9]
    SLICE_X31Y95         FDRE                                         r  vga_driver/pixel_row_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.840     2.007    vga_driver/clk_out1
    SLICE_X31Y95         FDRE                                         r  vga_driver/pixel_row_reg[9]/C
                         clock pessimism             -0.479     1.527    
    SLICE_X31Y95         FDRE (Hold_fdre_C_D)         0.012     1.539    vga_driver/pixel_row_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/v_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.227ns (65.211%)  route 0.121ns (34.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.570     1.491    vga_driver/clk_out1
    SLICE_X28Y95         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.128     1.619 r  vga_driver/v_cnt_reg[4]/Q
                         net (fo=8, routed)           0.121     1.740    vga_driver/v_cnt_reg[4]
    SLICE_X28Y95         LUT6 (Prop_lut6_I4_O)        0.099     1.839 r  vga_driver/v_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.839    vga_driver/plusOp__0[5]
    SLICE_X28Y95         FDRE                                         r  vga_driver/v_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.840     2.007    vga_driver/clk_out1
    SLICE_X28Y95         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism             -0.515     1.491    
    SLICE_X28Y95         FDRE (Hold_fdre_C_D)         0.092     1.583    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/pixel_row_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.671%)  route 0.214ns (60.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.570     1.491    vga_driver/clk_out1
    SLICE_X29Y93         FDRE                                         r  vga_driver/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  vga_driver/v_cnt_reg[0]/Q
                         net (fo=10, routed)          0.214     1.847    vga_driver/v_cnt_reg[0]
    SLICE_X30Y95         FDRE                                         r  vga_driver/pixel_row_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.840     2.007    vga_driver/clk_out1
    SLICE_X30Y95         FDRE                                         r  vga_driver/pixel_row_reg[0]/C
                         clock pessimism             -0.479     1.527    
    SLICE_X30Y95         FDRE (Hold_fdre_C_D)         0.059     1.586    vga_driver/pixel_row_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/h_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.952%)  route 0.186ns (50.048%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.568     1.489    vga_driver/clk_out1
    SLICE_X31Y91         FDRE                                         r  vga_driver/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  vga_driver/h_cnt_reg[6]/Q
                         net (fo=10, routed)          0.186     1.817    vga_driver/h_cnt_reg[6]
    SLICE_X31Y92         LUT3 (Prop_lut3_I1_O)        0.045     1.862 r  vga_driver/h_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.862    vga_driver/plusOp[7]
    SLICE_X31Y92         FDRE                                         r  vga_driver/h_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.839     2.006    vga_driver/clk_out1
    SLICE_X31Y92         FDRE                                         r  vga_driver/h_cnt_reg[7]/C
                         clock pessimism             -0.500     1.505    
    SLICE_X31Y92         FDRE (Hold_fdre_C_D)         0.092     1.597    vga_driver/h_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y1    clk_wiz_0_inst/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.468      12.219     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X43Y98     vga_driver/blue_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X43Y98     vga_driver/blue_out_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X43Y98     vga_driver/blue_out_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X42Y98     vga_driver/blue_out_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X42Y98     vga_driver/green_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X42Y98     vga_driver/green_out_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X42Y98     vga_driver/green_out_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X43Y98     vga_driver/green_out_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X43Y98     vga_driver/blue_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X43Y98     vga_driver/blue_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X43Y98     vga_driver/blue_out_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X43Y98     vga_driver/blue_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X43Y98     vga_driver/blue_out_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X43Y98     vga_driver/blue_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X42Y98     vga_driver/blue_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X42Y98     vga_driver/blue_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X42Y98     vga_driver/green_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X42Y98     vga_driver/green_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X43Y98     vga_driver/blue_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X43Y98     vga_driver/blue_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X43Y98     vga_driver/blue_out_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X43Y98     vga_driver/blue_out_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X43Y98     vga_driver/blue_out_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X43Y98     vga_driver/blue_out_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X42Y98     vga_driver/blue_out_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X42Y98     vga_driver/blue_out_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X42Y98     vga_driver/green_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X42Y98     vga_driver/green_out_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3    clk_wiz_0_inst/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           268 Endpoints
Min Delay           268 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 music/tcount_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_LRCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.608ns  (logic 4.107ns (42.750%)  route 5.500ns (57.250%))
  Logic Levels:           3  (BUFG=1 FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE                         0.000     0.000 r  music/tcount_reg[9]/C
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  music/tcount_reg[9]/Q
                         net (fo=3, routed)           2.487     2.943    dac_LRCK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.039 r  dac_LRCK_OBUF_BUFG_inst/O
                         net (fo=98, routed)          3.014     6.052    dac_LRCK_OBUF_BUFG
    D18                  OBUF (Prop_obuf_I_O)         3.555     9.608 r  dac_LRCK_OBUF_inst/O
                         net (fo=0)                   0.000     9.608    dac_LRCK
    D18                                                               r  dac_LRCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_gpu/x_norm_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/g1/sq/color_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.499ns  (logic 3.200ns (33.687%)  route 6.299ns (66.313%))
  Logic Levels:           8  (CARRY4=3 LDCE=1 LUT2=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         LDCE                         0.000     0.000 r  my_gpu/x_norm_reg[5]/G
    SLICE_X31Y94         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  my_gpu/x_norm_reg[5]/Q
                         net (fo=49, routed)          2.222     2.983    my_gpu/g1/i___15_carry_i_1[5]
    SLICE_X38Y94         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732     3.715 r  my_gpu/g1/ARG_inferred__0/i__carry/O[3]
                         net (fo=6, routed)           0.895     4.611    my_gpu/g1/sq/O[3]
    SLICE_X39Y94         LUT2 (Prop_lut2_I0_O)        0.307     4.918 r  my_gpu/g1/sq/color3__14_carry_i_1/O
                         net (fo=1, routed)           0.000     4.918    my_gpu/g1/sq/color3__14_carry_i_1_n_1
    SLICE_X39Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.319 r  my_gpu/g1/sq/color3__14_carry/CO[3]
                         net (fo=1, routed)           0.000     5.319    my_gpu/g1/sq/color3__14_carry_n_1
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.541 r  my_gpu/g1/sq/color3__14_carry__0/O[0]
                         net (fo=1, routed)           0.834     6.375    my_gpu/g1/sq/color3__14_carry__0_n_8
    SLICE_X37Y94         LUT5 (Prop_lut5_I1_O)        0.299     6.674 f  my_gpu/g1/sq/color_reg[7]_i_5/O
                         net (fo=5, routed)           0.966     7.639    my_gpu/g1/sq/color_reg[7]_i_5_n_1
    SLICE_X37Y96         LUT5 (Prop_lut5_I0_O)        0.152     7.791 f  my_gpu/g1/sq/color_reg[6]_i_5/O
                         net (fo=2, routed)           0.843     8.634    my_gpu/g1/sq/color_reg[6]_i_5_n_1
    SLICE_X38Y96         LUT6 (Prop_lut6_I5_O)        0.326     8.960 r  my_gpu/g1/sq/color_reg[4]_i_1/O
                         net (fo=1, routed)           0.539     9.499    my_gpu/g1/sq/color_reg[4]_i_1_n_1
    SLICE_X40Y96         LDCE                                         r  my_gpu/g1/sq/color_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_gpu/x_norm_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/g1/sq/color_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.425ns  (logic 3.200ns (33.953%)  route 6.225ns (66.047%))
  Logic Levels:           8  (CARRY4=3 LDCE=1 LUT2=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         LDCE                         0.000     0.000 r  my_gpu/x_norm_reg[5]/G
    SLICE_X31Y94         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  my_gpu/x_norm_reg[5]/Q
                         net (fo=49, routed)          2.222     2.983    my_gpu/g1/i___15_carry_i_1[5]
    SLICE_X38Y94         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732     3.715 r  my_gpu/g1/ARG_inferred__0/i__carry/O[3]
                         net (fo=6, routed)           0.895     4.611    my_gpu/g1/sq/O[3]
    SLICE_X39Y94         LUT2 (Prop_lut2_I0_O)        0.307     4.918 r  my_gpu/g1/sq/color3__14_carry_i_1/O
                         net (fo=1, routed)           0.000     4.918    my_gpu/g1/sq/color3__14_carry_i_1_n_1
    SLICE_X39Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.319 r  my_gpu/g1/sq/color3__14_carry/CO[3]
                         net (fo=1, routed)           0.000     5.319    my_gpu/g1/sq/color3__14_carry_n_1
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.541 f  my_gpu/g1/sq/color3__14_carry__0/O[0]
                         net (fo=1, routed)           0.834     6.375    my_gpu/g1/sq/color3__14_carry__0_n_8
    SLICE_X37Y94         LUT5 (Prop_lut5_I1_O)        0.299     6.674 r  my_gpu/g1/sq/color_reg[7]_i_5/O
                         net (fo=5, routed)           0.966     7.639    my_gpu/g1/sq/color_reg[7]_i_5_n_1
    SLICE_X37Y96         LUT5 (Prop_lut5_I0_O)        0.152     7.791 r  my_gpu/g1/sq/color_reg[6]_i_5/O
                         net (fo=2, routed)           0.833     8.624    my_gpu/g1/sq/color_reg[6]_i_5_n_1
    SLICE_X38Y96         LUT6 (Prop_lut6_I4_O)        0.326     8.950 r  my_gpu/g1/sq/color_reg[6]_i_1/O
                         net (fo=1, routed)           0.475     9.425    my_gpu/g1/sq/color_reg[6]_i_1_n_1
    SLICE_X40Y96         LDCE                                         r  my_gpu/g1/sq/color_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_gpu/x_norm_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/g1/sq/color_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.335ns  (logic 2.970ns (31.816%)  route 6.365ns (68.184%))
  Logic Levels:           8  (CARRY4=3 LDCE=1 LUT2=1 LUT5=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         LDCE                         0.000     0.000 r  my_gpu/x_norm_reg[5]/G
    SLICE_X31Y94         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  my_gpu/x_norm_reg[5]/Q
                         net (fo=49, routed)          2.222     2.983    my_gpu/g1/i___15_carry_i_1[5]
    SLICE_X38Y94         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732     3.715 r  my_gpu/g1/ARG_inferred__0/i__carry/O[3]
                         net (fo=6, routed)           0.895     4.611    my_gpu/g1/sq/O[3]
    SLICE_X39Y94         LUT2 (Prop_lut2_I0_O)        0.307     4.918 r  my_gpu/g1/sq/color3__14_carry_i_1/O
                         net (fo=1, routed)           0.000     4.918    my_gpu/g1/sq/color3__14_carry_i_1_n_1
    SLICE_X39Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.319 r  my_gpu/g1/sq/color3__14_carry/CO[3]
                         net (fo=1, routed)           0.000     5.319    my_gpu/g1/sq/color3__14_carry_n_1
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.541 f  my_gpu/g1/sq/color3__14_carry__0/O[0]
                         net (fo=1, routed)           0.834     6.375    my_gpu/g1/sq/color3__14_carry__0_n_8
    SLICE_X37Y94         LUT5 (Prop_lut5_I1_O)        0.299     6.674 r  my_gpu/g1/sq/color_reg[7]_i_5/O
                         net (fo=5, routed)           0.966     7.639    my_gpu/g1/sq/color_reg[7]_i_5_n_1
    SLICE_X37Y96         LUT5 (Prop_lut5_I1_O)        0.124     7.763 r  my_gpu/g1/sq/color_reg[5]_i_2/O
                         net (fo=4, routed)           0.817     8.580    my_gpu/g1/sq/color_reg[5]_i_2_n_1
    SLICE_X37Y95         LUT5 (Prop_lut5_I2_O)        0.124     8.704 r  my_gpu/g1/sq/color_reg[1]_i_1/O
                         net (fo=1, routed)           0.631     9.335    my_gpu/g1/sq/color_reg[1]_i_1_n_1
    SLICE_X42Y96         LDCE                                         r  my_gpu/g1/sq/color_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_gpu/x_norm_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/g1/sq/color_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.261ns  (logic 2.998ns (32.372%)  route 6.263ns (67.628%))
  Logic Levels:           8  (CARRY4=3 LDCE=1 LUT2=1 LUT5=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         LDCE                         0.000     0.000 r  my_gpu/x_norm_reg[5]/G
    SLICE_X31Y94         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  my_gpu/x_norm_reg[5]/Q
                         net (fo=49, routed)          2.222     2.983    my_gpu/g1/i___15_carry_i_1[5]
    SLICE_X38Y94         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732     3.715 r  my_gpu/g1/ARG_inferred__0/i__carry/O[3]
                         net (fo=6, routed)           0.895     4.611    my_gpu/g1/sq/O[3]
    SLICE_X39Y94         LUT2 (Prop_lut2_I0_O)        0.307     4.918 r  my_gpu/g1/sq/color3__14_carry_i_1/O
                         net (fo=1, routed)           0.000     4.918    my_gpu/g1/sq/color3__14_carry_i_1_n_1
    SLICE_X39Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.319 r  my_gpu/g1/sq/color3__14_carry/CO[3]
                         net (fo=1, routed)           0.000     5.319    my_gpu/g1/sq/color3__14_carry_n_1
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.541 f  my_gpu/g1/sq/color3__14_carry__0/O[0]
                         net (fo=1, routed)           0.834     6.375    my_gpu/g1/sq/color3__14_carry__0_n_8
    SLICE_X37Y94         LUT5 (Prop_lut5_I1_O)        0.299     6.674 r  my_gpu/g1/sq/color_reg[7]_i_5/O
                         net (fo=5, routed)           0.966     7.639    my_gpu/g1/sq/color_reg[7]_i_5_n_1
    SLICE_X37Y96         LUT5 (Prop_lut5_I1_O)        0.124     7.763 r  my_gpu/g1/sq/color_reg[5]_i_2/O
                         net (fo=4, routed)           0.817     8.580    my_gpu/g1/sq/color_reg[5]_i_2_n_1
    SLICE_X37Y95         LUT5 (Prop_lut5_I2_O)        0.152     8.732 r  my_gpu/g1/sq/color_reg[5]_i_1/O
                         net (fo=1, routed)           0.529     9.261    my_gpu/g1/sq/color_reg[5]_i_1_n_1
    SLICE_X40Y95         LDCE                                         r  my_gpu/g1/sq/color_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_gpu/x_norm_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/g1/sq/color_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.220ns  (logic 2.998ns (32.518%)  route 6.222ns (67.482%))
  Logic Levels:           8  (CARRY4=3 LDCE=1 LUT2=1 LUT5=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         LDCE                         0.000     0.000 r  my_gpu/x_norm_reg[5]/G
    SLICE_X31Y94         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  my_gpu/x_norm_reg[5]/Q
                         net (fo=49, routed)          2.222     2.983    my_gpu/g1/i___15_carry_i_1[5]
    SLICE_X38Y94         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732     3.715 r  my_gpu/g1/ARG_inferred__0/i__carry/O[3]
                         net (fo=6, routed)           0.895     4.611    my_gpu/g1/sq/O[3]
    SLICE_X39Y94         LUT2 (Prop_lut2_I0_O)        0.307     4.918 r  my_gpu/g1/sq/color3__14_carry_i_1/O
                         net (fo=1, routed)           0.000     4.918    my_gpu/g1/sq/color3__14_carry_i_1_n_1
    SLICE_X39Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.319 r  my_gpu/g1/sq/color3__14_carry/CO[3]
                         net (fo=1, routed)           0.000     5.319    my_gpu/g1/sq/color3__14_carry_n_1
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.541 r  my_gpu/g1/sq/color3__14_carry__0/O[0]
                         net (fo=1, routed)           0.834     6.375    my_gpu/g1/sq/color3__14_carry__0_n_8
    SLICE_X37Y94         LUT5 (Prop_lut5_I1_O)        0.299     6.674 f  my_gpu/g1/sq/color_reg[7]_i_5/O
                         net (fo=5, routed)           0.966     7.639    my_gpu/g1/sq/color_reg[7]_i_5_n_1
    SLICE_X37Y96         LUT5 (Prop_lut5_I1_O)        0.124     7.763 f  my_gpu/g1/sq/color_reg[5]_i_2/O
                         net (fo=4, routed)           0.816     8.579    my_gpu/g1/sq/color_reg[5]_i_2_n_1
    SLICE_X37Y95         LUT5 (Prop_lut5_I0_O)        0.152     8.731 r  my_gpu/g1/sq/color_reg[0]_i_1/O
                         net (fo=1, routed)           0.489     9.220    my_gpu/g1/sq/color_reg[0]_i_1_n_1
    SLICE_X42Y96         LDCE                                         r  my_gpu/g1/sq/color_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_gpu/x_norm_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/g1/sq/color_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.068ns  (logic 2.970ns (32.752%)  route 6.098ns (67.248%))
  Logic Levels:           8  (CARRY4=3 LDCE=1 LUT2=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         LDCE                         0.000     0.000 r  my_gpu/x_norm_reg[5]/G
    SLICE_X31Y94         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  my_gpu/x_norm_reg[5]/Q
                         net (fo=49, routed)          2.222     2.983    my_gpu/g1/i___15_carry_i_1[5]
    SLICE_X38Y94         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732     3.715 r  my_gpu/g1/ARG_inferred__0/i__carry/O[3]
                         net (fo=6, routed)           0.895     4.611    my_gpu/g1/sq/O[3]
    SLICE_X39Y94         LUT2 (Prop_lut2_I0_O)        0.307     4.918 r  my_gpu/g1/sq/color3__14_carry_i_1/O
                         net (fo=1, routed)           0.000     4.918    my_gpu/g1/sq/color3__14_carry_i_1_n_1
    SLICE_X39Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.319 r  my_gpu/g1/sq/color3__14_carry/CO[3]
                         net (fo=1, routed)           0.000     5.319    my_gpu/g1/sq/color3__14_carry_n_1
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.541 f  my_gpu/g1/sq/color3__14_carry__0/O[0]
                         net (fo=1, routed)           0.834     6.375    my_gpu/g1/sq/color3__14_carry__0_n_8
    SLICE_X37Y94         LUT5 (Prop_lut5_I1_O)        0.299     6.674 r  my_gpu/g1/sq/color_reg[7]_i_5/O
                         net (fo=5, routed)           0.966     7.639    my_gpu/g1/sq/color_reg[7]_i_5_n_1
    SLICE_X37Y96         LUT5 (Prop_lut5_I1_O)        0.124     7.763 r  my_gpu/g1/sq/color_reg[5]_i_2/O
                         net (fo=4, routed)           0.677     8.440    my_gpu/g1/sq/color_reg[5]_i_2_n_1
    SLICE_X37Y96         LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  my_gpu/g1/sq/color_reg[2]_i_1/O
                         net (fo=1, routed)           0.504     9.068    my_gpu/g1/sq/color_reg[2]_i_1_n_1
    SLICE_X42Y96         LDCE                                         r  my_gpu/g1/sq/color_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 music/tcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_MCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.020ns  (logic 4.145ns (51.681%)  route 3.875ns (48.319%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  music/tcount_reg[1]/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  music/tcount_reg[1]/Q
                         net (fo=3, routed)           0.828     1.284    music/tcount_reg[1]
    SLICE_X0Y71          LUT1 (Prop_lut1_I0_O)        0.124     1.408 r  music/dac_MCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.048     4.455    dac_MCLK_OBUF
    C17                  OBUF (Prop_obuf_I_O)         3.565     8.020 r  dac_MCLK_OBUF_inst/O
                         net (fo=0)                   0.000     8.020    dac_MCLK
    C17                                                               r  dac_MCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 music/mb2/counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            music/a2/tmp_clk_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.462ns  (logic 1.801ns (24.137%)  route 5.661ns (75.863%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE                         0.000     0.000 r  music/mb2/counter_reg[6]/C
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  music/mb2/counter_reg[6]/Q
                         net (fo=10, routed)          1.358     1.814    music/mb2/sel0[6]
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.124     1.938 r  music/mb2/tmp_clk0_carry_i_25__0/O
                         net (fo=1, routed)           0.570     2.508    music/mb2/tmp_clk0_carry_i_25__0_n_1
    SLICE_X5Y79          LUT5 (Prop_lut5_I1_O)        0.124     2.632 r  music/mb2/tmp_clk0_carry_i_16__0/O
                         net (fo=14, routed)          1.295     3.927    music/mb2/counter_reg[0]_1
    SLICE_X5Y75          LUT6 (Prop_lut6_I2_O)        0.124     4.051 r  music/mb2/tmp_clk0_carry_i_11/O
                         net (fo=1, routed)           1.018     5.069    music/mb2/tmp_clk0_carry_i_11_n_1
    SLICE_X7Y76          LUT3 (Prop_lut3_I1_O)        0.154     5.223 r  music/mb2/tmp_clk0_carry_i_2/O
                         net (fo=1, routed)           0.000     5.223    music/a2/DI[2]
    SLICE_X7Y76          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353     5.576 r  music/a2/tmp_clk0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.576    music/a2/tmp_clk0_carry_n_1
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.690 r  music/a2/tmp_clk0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.690    music/a2/tmp_clk0_carry__0_n_1
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.804 r  music/a2/tmp_clk0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.804    music/a2/tmp_clk0_carry__1_n_1
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.918 r  music/a2/tmp_clk0_carry__2/CO[3]
                         net (fo=32, routed)          1.419     7.338    music/a2/tmp_clk0_carry__2_n_1
    SLICE_X5Y73          LUT2 (Prop_lut2_I0_O)        0.124     7.462 r  music/a2/tmp_clk_i_1/O
                         net (fo=1, routed)           0.000     7.462    music/a2/tmp_clk_i_1_n_1
    SLICE_X5Y73          FDRE                                         r  music/a2/tmp_clk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 music/mb2/counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            music/a2/square.div_cnt_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.237ns  (logic 1.677ns (23.171%)  route 5.560ns (76.829%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE                         0.000     0.000 r  music/mb2/counter_reg[6]/C
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  music/mb2/counter_reg[6]/Q
                         net (fo=10, routed)          1.358     1.814    music/mb2/sel0[6]
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.124     1.938 r  music/mb2/tmp_clk0_carry_i_25__0/O
                         net (fo=1, routed)           0.570     2.508    music/mb2/tmp_clk0_carry_i_25__0_n_1
    SLICE_X5Y79          LUT5 (Prop_lut5_I1_O)        0.124     2.632 r  music/mb2/tmp_clk0_carry_i_16__0/O
                         net (fo=14, routed)          1.295     3.927    music/mb2/counter_reg[0]_1
    SLICE_X5Y75          LUT6 (Prop_lut6_I2_O)        0.124     4.051 r  music/mb2/tmp_clk0_carry_i_11/O
                         net (fo=1, routed)           1.018     5.069    music/mb2/tmp_clk0_carry_i_11_n_1
    SLICE_X7Y76          LUT3 (Prop_lut3_I1_O)        0.154     5.223 r  music/mb2/tmp_clk0_carry_i_2/O
                         net (fo=1, routed)           0.000     5.223    music/a2/DI[2]
    SLICE_X7Y76          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353     5.576 r  music/a2/tmp_clk0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.576    music/a2/tmp_clk0_carry_n_1
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.690 r  music/a2/tmp_clk0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.690    music/a2/tmp_clk0_carry__0_n_1
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.804 r  music/a2/tmp_clk0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.804    music/a2/tmp_clk0_carry__1_n_1
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.918 r  music/a2/tmp_clk0_carry__2/CO[3]
                         net (fo=32, routed)          1.319     7.237    music/a2/tmp_clk0_carry__2_n_1
    SLICE_X6Y74          FDRE                                         r  music/a2/square.div_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 music/dac/sreg_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            music/dac/sreg_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.191ns (55.121%)  route 0.156ns (44.879%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE                         0.000     0.000 r  music/dac/sreg_reg[11]/C
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  music/dac/sreg_reg[11]/Q
                         net (fo=1, routed)           0.156     0.302    music/mb3/Q[0]
    SLICE_X4Y72          LUT4 (Prop_lut4_I3_O)        0.045     0.347 r  music/mb3/sreg[12]_i_1/O
                         net (fo=1, routed)           0.000     0.347    music/dac/D[1]
    SLICE_X4Y72          FDRE                                         r  music/dac/sreg_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 music/a1/tmp_clk_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            music/a1/tmp_clk_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE                         0.000     0.000 r  music/a1/tmp_clk_reg/C
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  music/a1/tmp_clk_reg/Q
                         net (fo=5, routed)           0.168     0.309    music/a1/tmp_clk
    SLICE_X3Y73          LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  music/a1/tmp_clk_i_1__1/O
                         net (fo=1, routed)           0.000     0.354    music/a1/tmp_clk_i_1__1_n_1
    SLICE_X3Y73          FDRE                                         r  music/a1/tmp_clk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 music/tcount_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            music/dac_load_L_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.450%)  route 0.169ns (47.550%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE                         0.000     0.000 r  music/tcount_reg[6]/C
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  music/tcount_reg[6]/Q
                         net (fo=3, routed)           0.169     0.310    music/tcount_reg[6]
    SLICE_X0Y71          LUT5 (Prop_lut5_I1_O)        0.045     0.355 r  music/dac_load_L_i_1/O
                         net (fo=1, routed)           0.000     0.355    music/dac_load_L0
    SLICE_X0Y71          FDRE                                         r  music/dac_load_L_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 music/tcount_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            music/dac_load_R_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.189ns (52.849%)  route 0.169ns (47.151%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE                         0.000     0.000 r  music/tcount_reg[6]/C
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  music/tcount_reg[6]/Q
                         net (fo=3, routed)           0.169     0.310    music/tcount_reg[6]
    SLICE_X0Y71          LUT5 (Prop_lut5_I1_O)        0.048     0.358 r  music/dac_load_R_i_1/O
                         net (fo=1, routed)           0.000     0.358    music/dac_load_R0
    SLICE_X0Y71          FDRE                                         r  music/dac_load_R_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 music/a3/square.div_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            music/a3/square.div_cnt_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE                         0.000     0.000 r  music/a3/square.div_cnt_reg[20]/C
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  music/a3/square.div_cnt_reg[20]/Q
                         net (fo=3, routed)           0.119     0.260    music/a3/square.div_cnt_reg[20]
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  music/a3/square.div_cnt_reg[17]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.368    music/a3/square.div_cnt_reg[17]_i_1__0_n_5
    SLICE_X3Y84          FDRE                                         r  music/a3/square.div_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 music/a3/square.div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            music/a3/square.div_cnt_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE                         0.000     0.000 r  music/a3/square.div_cnt_reg[24]/C
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  music/a3/square.div_cnt_reg[24]/Q
                         net (fo=3, routed)           0.119     0.260    music/a3/square.div_cnt_reg[24]
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  music/a3/square.div_cnt_reg[21]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.368    music/a3/square.div_cnt_reg[21]_i_1__0_n_5
    SLICE_X3Y85          FDRE                                         r  music/a3/square.div_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 music/tcount_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            music/tcount_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE                         0.000     0.000 r  music/tcount_reg[7]/C
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  music/tcount_reg[7]/Q
                         net (fo=3, routed)           0.119     0.260    music/tcount_reg[7]
    SLICE_X1Y71          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  music/tcount_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    music/tcount_reg[4]_i_1_n_5
    SLICE_X1Y71          FDRE                                         r  music/tcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 music/a3/square.div_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            music/a3/square.div_cnt_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE                         0.000     0.000 r  music/a3/square.div_cnt_reg[12]/C
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  music/a3/square.div_cnt_reg[12]/Q
                         net (fo=3, routed)           0.120     0.261    music/a3/square.div_cnt_reg[12]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  music/a3/square.div_cnt_reg[9]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.369    music/a3/square.div_cnt_reg[9]_i_1__0_n_5
    SLICE_X3Y82          FDRE                                         r  music/a3/square.div_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 music/a3/square.div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            music/a3/square.div_cnt_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE                         0.000     0.000 r  music/a3/square.div_cnt_reg[16]/C
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  music/a3/square.div_cnt_reg[16]/Q
                         net (fo=3, routed)           0.120     0.261    music/a3/square.div_cnt_reg[16]
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  music/a3/square.div_cnt_reg[13]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.369    music/a3/square.div_cnt_reg[13]_i_1__0_n_5
    SLICE_X3Y83          FDRE                                         r  music/a3/square.div_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 music/a3/square.div_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            music/a3/square.div_cnt_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE                         0.000     0.000 r  music/a3/square.div_cnt_reg[28]/C
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  music/a3/square.div_cnt_reg[28]/Q
                         net (fo=3, routed)           0.120     0.261    music/a3/square.div_cnt_reg[28]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  music/a3/square.div_cnt_reg[25]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.369    music/a3/square.div_cnt_reg[25]_i_1__0_n_5
    SLICE_X3Y86          FDRE                                         r  music/a3/square.div_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            59 Endpoints
Min Delay            59 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_driver/pixel_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/x_norm_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.629ns  (logic 2.146ns (24.869%)  route 6.483ns (75.131%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.638     5.243    vga_driver/clk_out1
    SLICE_X33Y92         FDRE                                         r  vga_driver/pixel_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.456     5.699 f  vga_driver/pixel_col_reg[4]/Q
                         net (fo=18, routed)          1.340     7.039    vga_driver/S_pixel_col[4]
    SLICE_X30Y94         LUT4 (Prop_lut4_I3_O)        0.150     7.189 r  vga_driver/x_norm_reg[9]_i_9/O
                         net (fo=2, routed)           0.873     8.062    vga_driver/x_norm_reg[9]_i_9_n_1
    SLICE_X31Y94         LUT5 (Prop_lut5_I3_O)        0.356     8.418 f  vga_driver/x_norm_reg[9]_i_6/O
                         net (fo=2, routed)           0.591     9.009    vga_driver/x_norm_reg[9]_i_6_n_1
    SLICE_X31Y95         LUT6 (Prop_lut6_I1_O)        0.326     9.335 f  vga_driver/space_reg[2]_i_2/O
                         net (fo=32, routed)          0.982    10.316    vga_driver/x_norm137_out
    SLICE_X29Y100        LUT2 (Prop_lut2_I0_O)        0.150    10.466 f  vga_driver/word_reg[3]_i_2/O
                         net (fo=4, routed)           0.979    11.445    vga_driver/word_reg[3]_i_2_n_1
    SLICE_X30Y99         LUT5 (Prop_lut5_I3_O)        0.360    11.805 r  vga_driver/x_norm_reg[5]_i_3/O
                         net (fo=3, routed)           1.151    12.956    vga_driver/x_norm_reg[5]_i_3_n_1
    SLICE_X31Y93         LUT4 (Prop_lut4_I2_O)        0.348    13.304 r  vga_driver/x_norm_reg[5]_i_1/O
                         net (fo=1, routed)           0.568    13.872    my_gpu/D[5]
    SLICE_X31Y94         LDCE                                         r  my_gpu/x_norm_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.620ns  (logic 4.056ns (47.053%)  route 4.564ns (52.947%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.634     5.239    vga_driver/clk_out1
    SLICE_X42Y98         FDRE                                         r  vga_driver/green_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.518     5.757 r  vga_driver/green_out_reg[0]/Q
                         net (fo=1, routed)           4.564    10.321    vga_green_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    13.859 r  vga_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.859    vga_green[0]
    C6                                                                r  vga_green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.569ns  (logic 4.063ns (47.411%)  route 4.506ns (52.589%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.634     5.239    vga_driver/clk_out1
    SLICE_X42Y98         FDRE                                         r  vga_driver/green_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.518     5.757 r  vga_driver/green_out_reg[1]/Q
                         net (fo=1, routed)           4.506    10.263    vga_green_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    13.808 r  vga_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.808    vga_green[1]
    A5                                                                r  vga_green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.503ns  (logic 4.002ns (47.069%)  route 4.501ns (52.931%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.634     5.239    vga_driver/clk_out1
    SLICE_X43Y98         FDRE                                         r  vga_driver/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  vga_driver/green_out_reg[3]/Q
                         net (fo=1, routed)           4.501    10.196    vga_green_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546    13.742 r  vga_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.742    vga_green[3]
    A6                                                                r  vga_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/blue_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.499ns  (logic 4.007ns (47.152%)  route 4.491ns (52.848%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.634     5.239    vga_driver/clk_out1
    SLICE_X43Y98         FDRE                                         r  vga_driver/blue_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  vga_driver/blue_out_reg[1]/Q
                         net (fo=1, routed)           4.491    10.186    vga_blue_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551    13.737 r  vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.737    vga_blue[1]
    C7                                                                r  vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/red_out_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.477ns  (logic 3.991ns (47.084%)  route 4.486ns (52.916%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.633     5.238    vga_driver/clk_out1
    SLICE_X48Y99         FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  vga_driver/red_out_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           4.486    10.179    lopt_2
    C5                   OBUF (Prop_obuf_I_O)         3.535    13.714 r  vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.714    vga_red[2]
    C5                                                                r  vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.468ns  (logic 4.064ns (47.998%)  route 4.403ns (52.002%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.634     5.239    vga_driver/clk_out1
    SLICE_X42Y98         FDRE                                         r  vga_driver/green_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.518     5.757 r  vga_driver/green_out_reg[2]/Q
                         net (fo=1, routed)           4.403    10.160    vga_green_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    13.706 r  vga_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.706    vga_green[2]
    B6                                                                r  vga_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/blue_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.446ns  (logic 4.070ns (48.181%)  route 4.377ns (51.819%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.634     5.239    vga_driver/clk_out1
    SLICE_X42Y98         FDRE                                         r  vga_driver/blue_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.518     5.757 r  vga_driver/blue_out_reg[3]/Q
                         net (fo=1, routed)           4.377    10.134    vga_blue_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552    13.685 r  vga_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.685    vga_blue[3]
    D8                                                                r  vga_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/blue_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.419ns  (logic 4.003ns (47.548%)  route 4.416ns (52.452%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.634     5.239    vga_driver/clk_out1
    SLICE_X43Y98         FDRE                                         r  vga_driver/blue_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  vga_driver/blue_out_reg[0]/Q
                         net (fo=1, routed)           4.416    10.111    vga_blue_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    13.658 r  vga_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.658    vga_blue[0]
    B7                                                                r  vga_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/pixel_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/x_norm_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.330ns  (logic 2.175ns (26.111%)  route 6.155ns (73.889%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.638     5.243    vga_driver/clk_out1
    SLICE_X33Y92         FDRE                                         r  vga_driver/pixel_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.456     5.699 f  vga_driver/pixel_col_reg[4]/Q
                         net (fo=18, routed)          1.340     7.039    vga_driver/S_pixel_col[4]
    SLICE_X30Y94         LUT4 (Prop_lut4_I3_O)        0.150     7.189 r  vga_driver/x_norm_reg[9]_i_9/O
                         net (fo=2, routed)           0.873     8.062    vga_driver/x_norm_reg[9]_i_9_n_1
    SLICE_X31Y94         LUT5 (Prop_lut5_I3_O)        0.356     8.418 f  vga_driver/x_norm_reg[9]_i_6/O
                         net (fo=2, routed)           0.591     9.009    vga_driver/x_norm_reg[9]_i_6_n_1
    SLICE_X31Y95         LUT6 (Prop_lut6_I1_O)        0.326     9.335 f  vga_driver/space_reg[2]_i_2/O
                         net (fo=32, routed)          0.982    10.316    vga_driver/x_norm137_out
    SLICE_X29Y100        LUT2 (Prop_lut2_I0_O)        0.150    10.466 f  vga_driver/word_reg[3]_i_2/O
                         net (fo=4, routed)           0.979    11.445    vga_driver/word_reg[3]_i_2_n_1
    SLICE_X30Y99         LUT5 (Prop_lut5_I3_O)        0.360    11.805 r  vga_driver/x_norm_reg[5]_i_3/O
                         net (fo=3, routed)           0.790    12.594    vga_driver/x_norm_reg[5]_i_3_n_1
    SLICE_X33Y95         LUT5 (Prop_lut5_I1_O)        0.377    12.971 r  vga_driver/x_norm_reg[3]_i_1/O
                         net (fo=1, routed)           0.601    13.573    my_gpu/D[3]
    SLICE_X33Y95         LDCE                                         r  my_gpu/x_norm_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_driver/pixel_row_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/y_norm_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.186ns (46.989%)  route 0.210ns (53.011%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.569     1.490    vga_driver/clk_out1
    SLICE_X31Y95         FDRE                                         r  vga_driver/pixel_row_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  vga_driver/pixel_row_reg[9]/Q
                         net (fo=5, routed)           0.210     1.841    vga_driver/S_pixel_row[9]
    SLICE_X33Y96         LUT6 (Prop_lut6_I5_O)        0.045     1.886 r  vga_driver/y_norm_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.886    my_gpu/i__carry__1_i_1__0_1[9]
    SLICE_X33Y96         LDCE                                         r  my_gpu/y_norm_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/pixel_col_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/x_norm_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.164ns (39.821%)  route 0.248ns (60.179%))
  Logic Levels:           0  
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.569     1.490    vga_driver/clk_out1
    SLICE_X30Y94         FDRE                                         r  vga_driver/pixel_col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  vga_driver/pixel_col_reg[0]/Q
                         net (fo=3, routed)           0.248     1.902    my_gpu/D[0]
    SLICE_X32Y95         LDCE                                         r  my_gpu/x_norm_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/pixel_row_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/y_norm_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.550ns  (logic 0.186ns (33.836%)  route 0.364ns (66.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.570     1.491    vga_driver/clk_out1
    SLICE_X29Y95         FDRE                                         r  vga_driver/pixel_row_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  vga_driver/pixel_row_reg[7]/Q
                         net (fo=11, routed)          0.247     1.880    vga_driver/S_pixel_row[7]
    SLICE_X34Y95         LUT6 (Prop_lut6_I4_O)        0.045     1.925 r  vga_driver/y_norm_reg[7]_i_1/O
                         net (fo=1, routed)           0.116     2.041    my_gpu/i__carry__1_i_1__0_1[7]
    SLICE_X35Y95         LDCE                                         r  my_gpu/y_norm_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/pixel_row_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/y_norm_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.186ns (33.740%)  route 0.365ns (66.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.570     1.491    vga_driver/clk_out1
    SLICE_X29Y95         FDRE                                         r  vga_driver/pixel_row_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  vga_driver/pixel_row_reg[6]/Q
                         net (fo=13, routed)          0.365     1.998    vga_driver/S_pixel_row[6]
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.045     2.043 r  vga_driver/y_norm_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.043    my_gpu/i__carry__1_i_1__0_1[6]
    SLICE_X34Y96         LDCE                                         r  my_gpu/y_norm_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/pixel_row_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/y_norm_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.186ns (31.905%)  route 0.397ns (68.095%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.569     1.490    vga_driver/clk_out1
    SLICE_X31Y95         FDRE                                         r  vga_driver/pixel_row_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  vga_driver/pixel_row_reg[8]/Q
                         net (fo=9, routed)           0.223     1.854    vga_driver/S_pixel_row[8]
    SLICE_X33Y95         LUT5 (Prop_lut5_I3_O)        0.045     1.899 r  vga_driver/y_norm_reg[8]_i_1/O
                         net (fo=1, routed)           0.174     2.073    my_gpu/i__carry__1_i_1__0_1[8]
    SLICE_X34Y95         LDCE                                         r  my_gpu/y_norm_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/y_norm_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.608ns  (logic 0.209ns (34.359%)  route 0.399ns (65.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.569     1.490    vga_driver/clk_out1
    SLICE_X30Y95         FDRE                                         r  vga_driver/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  vga_driver/pixel_row_reg[2]/Q
                         net (fo=7, routed)           0.245     1.900    vga_driver/S_pixel_row[2]
    SLICE_X30Y95         LUT6 (Prop_lut6_I1_O)        0.045     1.945 r  vga_driver/y_norm_reg[2]_i_1/O
                         net (fo=1, routed)           0.154     2.099    my_gpu/i__carry__1_i_1__0_1[2]
    SLICE_X32Y95         LDCE                                         r  my_gpu/y_norm_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/pixel_col_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/x_norm_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.612ns  (logic 0.231ns (37.771%)  route 0.381ns (62.229%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.568     1.489    vga_driver/clk_out1
    SLICE_X32Y92         FDRE                                         r  vga_driver/pixel_col_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  vga_driver/pixel_col_reg[6]/Q
                         net (fo=19, routed)          0.182     1.813    vga_driver/S_pixel_col[6]
    SLICE_X33Y93         LUT6 (Prop_lut6_I4_O)        0.045     1.858 f  vga_driver/x_norm_reg[6]_i_5/O
                         net (fo=1, routed)           0.082     1.940    vga_driver/x_norm_reg[6]_i_5_n_1
    SLICE_X33Y93         LUT6 (Prop_lut6_I4_O)        0.045     1.985 r  vga_driver/x_norm_reg[6]_i_1/O
                         net (fo=1, routed)           0.116     2.101    my_gpu/D[6]
    SLICE_X33Y94         LDCE                                         r  my_gpu/x_norm_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/pixel_col_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/x_norm_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.652ns  (logic 0.231ns (35.455%)  route 0.421ns (64.545%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.568     1.489    vga_driver/clk_out1
    SLICE_X32Y92         FDRE                                         r  vga_driver/pixel_col_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  vga_driver/pixel_col_reg[6]/Q
                         net (fo=19, routed)          0.206     1.836    vga_driver/S_pixel_col[6]
    SLICE_X32Y94         LUT6 (Prop_lut6_I2_O)        0.045     1.881 r  vga_driver/x_norm_reg[7]_i_2/O
                         net (fo=1, routed)           0.099     1.979    vga_driver/x_norm_reg[7]_i_2_n_1
    SLICE_X32Y94         LUT6 (Prop_lut6_I3_O)        0.045     2.024 r  vga_driver/x_norm_reg[7]_i_1/O
                         net (fo=1, routed)           0.116     2.141    my_gpu/D[7]
    SLICE_X32Y94         LDCE                                         r  my_gpu/x_norm_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/pixel_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/x_norm_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.654ns  (logic 0.186ns (28.445%)  route 0.468ns (71.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.568     1.489    vga_driver/clk_out1
    SLICE_X33Y92         FDRE                                         r  vga_driver/pixel_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  vga_driver/pixel_col_reg[4]/Q
                         net (fo=18, routed)          0.346     1.976    vga_driver/S_pixel_col[4]
    SLICE_X32Y94         LUT6 (Prop_lut6_I3_O)        0.045     2.021 r  vga_driver/x_norm_reg[4]_i_1/O
                         net (fo=1, routed)           0.122     2.143    my_gpu/D[4]
    SLICE_X32Y94         LDCE                                         r  my_gpu/x_norm_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/pixel_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/y_norm_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.656ns  (logic 0.209ns (31.868%)  route 0.447ns (68.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.569     1.490    vga_driver/clk_out1
    SLICE_X30Y95         FDRE                                         r  vga_driver/pixel_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  vga_driver/pixel_row_reg[3]/Q
                         net (fo=9, routed)           0.172     1.827    vga_driver/S_pixel_row[3]
    SLICE_X30Y95         LUT6 (Prop_lut6_I1_O)        0.045     1.872 r  vga_driver/y_norm_reg[3]_i_1/O
                         net (fo=1, routed)           0.275     2.146    my_gpu/i__carry__1_i_1__0_1[3]
    SLICE_X32Y96         LDCE                                         r  my_gpu/y_norm_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025    23.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    23.602 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809    25.412    clk_wiz_0_inst/U0/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922    21.490 f  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018    23.508    clk_wiz_0_inst/U0/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    23.604 f  clk_wiz_0_inst/U0/clkf_buf/O
                         net (fo=1, routed)           1.807    25.412    clk_wiz_0_inst/U0/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkf_buf/O
                         net (fo=1, routed)           0.622     1.544    clk_wiz_0_inst/U0/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_gpu/space_reg[2]/L7/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/red_out_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.004ns  (logic 6.739ns (30.627%)  route 15.265ns (69.373%))
  Logic Levels:           23  (CARRY4=9 LDCE=1 LUT2=5 LUT4=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         LDCE                         0.000     0.000 r  my_gpu/space_reg[2]/L7/G
    SLICE_X34Y94         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  my_gpu/space_reg[2]/L7/Q
                         net (fo=98, routed)          1.722     2.347    my_gpu/wh1/letter/space[0]
    SLICE_X30Y101        LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  my_gpu/wh1/letter/x_norm2_carry_i_11/O
                         net (fo=1, routed)           0.000     2.471    my_gpu/wh1/letter/x_norm2_carry_i_11_n_1
    SLICE_X30Y101        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     3.015 r  my_gpu/wh1/letter/x_norm2_carry_i_9/O[2]
                         net (fo=27, routed)          1.830     4.845    my_gpu/wh1/multOp[5]
    SLICE_X38Y100        LUT2 (Prop_lut2_I1_O)        0.301     5.146 r  my_gpu/wh1/i__carry_i_15__0/O
                         net (fo=1, routed)           0.000     5.146    my_gpu/wh1/i__carry_i_15__0_n_1
    SLICE_X38Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.522 r  my_gpu/wh1/i__carry_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     5.522    my_gpu/wh1/letter/i__carry_i_5__4[0]
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.741 r  my_gpu/wh1/letter/i__carry_i_9__0/O[0]
                         net (fo=5, routed)           0.853     6.593    my_gpu/wh1/letter_n_64
    SLICE_X37Y100        LUT4 (Prop_lut4_I0_O)        0.295     6.888 r  my_gpu/wh1/i__carry_i_5__4/O
                         net (fo=1, routed)           0.000     6.888    my_gpu/wh1/i__carry_i_5__4_n_1
    SLICE_X37Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.289 r  my_gpu/wh1/x_norm2_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.289    my_gpu/wh1/x_norm2_inferred__6/i__carry_n_1
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.560 f  my_gpu/wh1/x_norm2_inferred__6/i__carry__0/CO[0]
                         net (fo=23, routed)          1.017     8.578    my_gpu/wh1/letter/i___0_carry__0_i_9_1[0]
    SLICE_X33Y103        LUT2 (Prop_lut2_I0_O)        0.373     8.951 f  my_gpu/wh1/letter/i___0_carry_i_16/O
                         net (fo=8, routed)           1.102    10.052    my_gpu/wh1/letter_n_16
    SLICE_X31Y104        LUT6 (Prop_lut6_I3_O)        0.124    10.176 f  my_gpu/wh1/i___0_carry__0_i_9/O
                         net (fo=1, routed)           0.877    11.053    my_gpu/wh1/i___0_carry__0_i_9_n_1
    SLICE_X31Y104        LUT6 (Prop_lut6_I5_O)        0.124    11.177 r  my_gpu/wh1/i___0_carry__0_i_1/O
                         net (fo=9, routed)           1.049    12.226    my_gpu/wh1/letter/multOp_inferred__0/i___0_carry_0
    SLICE_X31Y101        LUT2 (Prop_lut2_I1_O)        0.124    12.350 r  my_gpu/wh1/letter/i___0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.350    my_gpu/wh1/letter/i___0_carry_i_7_n_1
    SLICE_X31Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.597 r  my_gpu/wh1/letter/multOp_inferred__0/i___0_carry/O[0]
                         net (fo=1, routed)           0.810    13.407    my_gpu/wh1/letter/multOp_inferred__0/i___0_carry_n_8
    SLICE_X33Y100        LUT2 (Prop_lut2_I1_O)        0.299    13.706 r  my_gpu/wh1/letter/ARG_carry_i_2__0/O
                         net (fo=1, routed)           0.000    13.706    my_gpu/wh1/letter/ARG_carry_i_2__0_n_1
    SLICE_X33Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.107 r  my_gpu/wh1/letter/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000    14.107    my_gpu/wh1/letter/ARG_carry_n_1
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.441 r  my_gpu/wh1/letter/ARG_carry__0/O[1]
                         net (fo=2, routed)           0.970    15.411    my_gpu/wh1/letter/PCOUT[5]
    SLICE_X40Y101        LUT6 (Prop_lut6_I5_O)        0.303    15.714 r  my_gpu/wh1/letter/i__carry__0_i_3__3/O
                         net (fo=1, routed)           0.000    15.714    my_gpu/wh1/letter/i__carry__0_i_3__3_n_1
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.294 r  my_gpu/wh1/letter/ARG_inferred__0/i__carry__0/O[2]
                         net (fo=15, routed)          1.784    18.079    my_gpu/wh1/letter/ARG_inferred__0/i__carry__0_n_6
    SLICE_X45Y105        LUT5 (Prop_lut5_I4_O)        0.302    18.381 f  my_gpu/wh1/letter/green_out[3]_i_18/O
                         net (fo=1, routed)           0.860    19.241    my_gpu/wh1/letter/green_out[3]_i_18_n_1
    SLICE_X44Y105        LUT6 (Prop_lut6_I1_O)        0.124    19.365 f  my_gpu/wh1/letter/green_out[3]_i_8/O
                         net (fo=1, routed)           0.800    20.165    my_gpu/wh1/letter/green_out[3]_i_8_n_1
    SLICE_X43Y105        LUT6 (Prop_lut6_I1_O)        0.124    20.289 r  my_gpu/wh1/letter/green_out[3]_i_5/O
                         net (fo=9, routed)           0.905    21.194    my_gpu/wh1/letter/green_out[3]_i_5_n_1
    SLICE_X43Y99         LUT6 (Prop_lut6_I4_O)        0.124    21.318 r  my_gpu/wh1/letter/red_out[3]_i_1/O
                         net (fo=4, routed)           0.686    22.004    vga_driver/S_red[0]
    SLICE_X48Y99         FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.511     4.937    vga_driver/clk_out1
    SLICE_X48Y99         FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica_3/C

Slack:                    inf
  Source:                 my_gpu/space_reg[2]/L7/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/red_out_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.001ns  (logic 6.739ns (30.631%)  route 15.262ns (69.369%))
  Logic Levels:           23  (CARRY4=9 LDCE=1 LUT2=5 LUT4=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         LDCE                         0.000     0.000 r  my_gpu/space_reg[2]/L7/G
    SLICE_X34Y94         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  my_gpu/space_reg[2]/L7/Q
                         net (fo=98, routed)          1.722     2.347    my_gpu/wh1/letter/space[0]
    SLICE_X30Y101        LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  my_gpu/wh1/letter/x_norm2_carry_i_11/O
                         net (fo=1, routed)           0.000     2.471    my_gpu/wh1/letter/x_norm2_carry_i_11_n_1
    SLICE_X30Y101        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     3.015 r  my_gpu/wh1/letter/x_norm2_carry_i_9/O[2]
                         net (fo=27, routed)          1.830     4.845    my_gpu/wh1/multOp[5]
    SLICE_X38Y100        LUT2 (Prop_lut2_I1_O)        0.301     5.146 r  my_gpu/wh1/i__carry_i_15__0/O
                         net (fo=1, routed)           0.000     5.146    my_gpu/wh1/i__carry_i_15__0_n_1
    SLICE_X38Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.522 r  my_gpu/wh1/i__carry_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     5.522    my_gpu/wh1/letter/i__carry_i_5__4[0]
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.741 r  my_gpu/wh1/letter/i__carry_i_9__0/O[0]
                         net (fo=5, routed)           0.853     6.593    my_gpu/wh1/letter_n_64
    SLICE_X37Y100        LUT4 (Prop_lut4_I0_O)        0.295     6.888 r  my_gpu/wh1/i__carry_i_5__4/O
                         net (fo=1, routed)           0.000     6.888    my_gpu/wh1/i__carry_i_5__4_n_1
    SLICE_X37Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.289 r  my_gpu/wh1/x_norm2_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.289    my_gpu/wh1/x_norm2_inferred__6/i__carry_n_1
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.560 f  my_gpu/wh1/x_norm2_inferred__6/i__carry__0/CO[0]
                         net (fo=23, routed)          1.017     8.578    my_gpu/wh1/letter/i___0_carry__0_i_9_1[0]
    SLICE_X33Y103        LUT2 (Prop_lut2_I0_O)        0.373     8.951 f  my_gpu/wh1/letter/i___0_carry_i_16/O
                         net (fo=8, routed)           1.102    10.052    my_gpu/wh1/letter_n_16
    SLICE_X31Y104        LUT6 (Prop_lut6_I3_O)        0.124    10.176 f  my_gpu/wh1/i___0_carry__0_i_9/O
                         net (fo=1, routed)           0.877    11.053    my_gpu/wh1/i___0_carry__0_i_9_n_1
    SLICE_X31Y104        LUT6 (Prop_lut6_I5_O)        0.124    11.177 r  my_gpu/wh1/i___0_carry__0_i_1/O
                         net (fo=9, routed)           1.049    12.226    my_gpu/wh1/letter/multOp_inferred__0/i___0_carry_0
    SLICE_X31Y101        LUT2 (Prop_lut2_I1_O)        0.124    12.350 r  my_gpu/wh1/letter/i___0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.350    my_gpu/wh1/letter/i___0_carry_i_7_n_1
    SLICE_X31Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.597 r  my_gpu/wh1/letter/multOp_inferred__0/i___0_carry/O[0]
                         net (fo=1, routed)           0.810    13.407    my_gpu/wh1/letter/multOp_inferred__0/i___0_carry_n_8
    SLICE_X33Y100        LUT2 (Prop_lut2_I1_O)        0.299    13.706 r  my_gpu/wh1/letter/ARG_carry_i_2__0/O
                         net (fo=1, routed)           0.000    13.706    my_gpu/wh1/letter/ARG_carry_i_2__0_n_1
    SLICE_X33Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.107 r  my_gpu/wh1/letter/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000    14.107    my_gpu/wh1/letter/ARG_carry_n_1
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.441 r  my_gpu/wh1/letter/ARG_carry__0/O[1]
                         net (fo=2, routed)           0.970    15.411    my_gpu/wh1/letter/PCOUT[5]
    SLICE_X40Y101        LUT6 (Prop_lut6_I5_O)        0.303    15.714 r  my_gpu/wh1/letter/i__carry__0_i_3__3/O
                         net (fo=1, routed)           0.000    15.714    my_gpu/wh1/letter/i__carry__0_i_3__3_n_1
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.294 r  my_gpu/wh1/letter/ARG_inferred__0/i__carry__0/O[2]
                         net (fo=15, routed)          1.784    18.079    my_gpu/wh1/letter/ARG_inferred__0/i__carry__0_n_6
    SLICE_X45Y105        LUT5 (Prop_lut5_I4_O)        0.302    18.381 f  my_gpu/wh1/letter/green_out[3]_i_18/O
                         net (fo=1, routed)           0.860    19.241    my_gpu/wh1/letter/green_out[3]_i_18_n_1
    SLICE_X44Y105        LUT6 (Prop_lut6_I1_O)        0.124    19.365 f  my_gpu/wh1/letter/green_out[3]_i_8/O
                         net (fo=1, routed)           0.800    20.165    my_gpu/wh1/letter/green_out[3]_i_8_n_1
    SLICE_X43Y105        LUT6 (Prop_lut6_I1_O)        0.124    20.289 r  my_gpu/wh1/letter/green_out[3]_i_5/O
                         net (fo=9, routed)           0.905    21.194    my_gpu/wh1/letter/green_out[3]_i_5_n_1
    SLICE_X43Y99         LUT6 (Prop_lut6_I4_O)        0.124    21.318 r  my_gpu/wh1/letter/red_out[3]_i_1/O
                         net (fo=4, routed)           0.683    22.001    vga_driver/S_red[0]
    SLICE_X48Y99         FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.511     4.937    vga_driver/clk_out1
    SLICE_X48Y99         FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica_2/C

Slack:                    inf
  Source:                 my_gpu/space_reg[2]/L7/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.855ns  (logic 6.739ns (30.836%)  route 15.116ns (69.164%))
  Logic Levels:           23  (CARRY4=9 LDCE=1 LUT2=5 LUT4=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         LDCE                         0.000     0.000 r  my_gpu/space_reg[2]/L7/G
    SLICE_X34Y94         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  my_gpu/space_reg[2]/L7/Q
                         net (fo=98, routed)          1.722     2.347    my_gpu/wh1/letter/space[0]
    SLICE_X30Y101        LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  my_gpu/wh1/letter/x_norm2_carry_i_11/O
                         net (fo=1, routed)           0.000     2.471    my_gpu/wh1/letter/x_norm2_carry_i_11_n_1
    SLICE_X30Y101        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     3.015 r  my_gpu/wh1/letter/x_norm2_carry_i_9/O[2]
                         net (fo=27, routed)          1.830     4.845    my_gpu/wh1/multOp[5]
    SLICE_X38Y100        LUT2 (Prop_lut2_I1_O)        0.301     5.146 r  my_gpu/wh1/i__carry_i_15__0/O
                         net (fo=1, routed)           0.000     5.146    my_gpu/wh1/i__carry_i_15__0_n_1
    SLICE_X38Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.522 r  my_gpu/wh1/i__carry_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     5.522    my_gpu/wh1/letter/i__carry_i_5__4[0]
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.741 r  my_gpu/wh1/letter/i__carry_i_9__0/O[0]
                         net (fo=5, routed)           0.853     6.593    my_gpu/wh1/letter_n_64
    SLICE_X37Y100        LUT4 (Prop_lut4_I0_O)        0.295     6.888 r  my_gpu/wh1/i__carry_i_5__4/O
                         net (fo=1, routed)           0.000     6.888    my_gpu/wh1/i__carry_i_5__4_n_1
    SLICE_X37Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.289 r  my_gpu/wh1/x_norm2_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.289    my_gpu/wh1/x_norm2_inferred__6/i__carry_n_1
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.560 f  my_gpu/wh1/x_norm2_inferred__6/i__carry__0/CO[0]
                         net (fo=23, routed)          1.017     8.578    my_gpu/wh1/letter/i___0_carry__0_i_9_1[0]
    SLICE_X33Y103        LUT2 (Prop_lut2_I0_O)        0.373     8.951 f  my_gpu/wh1/letter/i___0_carry_i_16/O
                         net (fo=8, routed)           1.102    10.052    my_gpu/wh1/letter_n_16
    SLICE_X31Y104        LUT6 (Prop_lut6_I3_O)        0.124    10.176 f  my_gpu/wh1/i___0_carry__0_i_9/O
                         net (fo=1, routed)           0.877    11.053    my_gpu/wh1/i___0_carry__0_i_9_n_1
    SLICE_X31Y104        LUT6 (Prop_lut6_I5_O)        0.124    11.177 r  my_gpu/wh1/i___0_carry__0_i_1/O
                         net (fo=9, routed)           1.049    12.226    my_gpu/wh1/letter/multOp_inferred__0/i___0_carry_0
    SLICE_X31Y101        LUT2 (Prop_lut2_I1_O)        0.124    12.350 r  my_gpu/wh1/letter/i___0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.350    my_gpu/wh1/letter/i___0_carry_i_7_n_1
    SLICE_X31Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.597 r  my_gpu/wh1/letter/multOp_inferred__0/i___0_carry/O[0]
                         net (fo=1, routed)           0.810    13.407    my_gpu/wh1/letter/multOp_inferred__0/i___0_carry_n_8
    SLICE_X33Y100        LUT2 (Prop_lut2_I1_O)        0.299    13.706 r  my_gpu/wh1/letter/ARG_carry_i_2__0/O
                         net (fo=1, routed)           0.000    13.706    my_gpu/wh1/letter/ARG_carry_i_2__0_n_1
    SLICE_X33Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.107 r  my_gpu/wh1/letter/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000    14.107    my_gpu/wh1/letter/ARG_carry_n_1
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.441 r  my_gpu/wh1/letter/ARG_carry__0/O[1]
                         net (fo=2, routed)           0.970    15.411    my_gpu/wh1/letter/PCOUT[5]
    SLICE_X40Y101        LUT6 (Prop_lut6_I5_O)        0.303    15.714 r  my_gpu/wh1/letter/i__carry__0_i_3__3/O
                         net (fo=1, routed)           0.000    15.714    my_gpu/wh1/letter/i__carry__0_i_3__3_n_1
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.294 r  my_gpu/wh1/letter/ARG_inferred__0/i__carry__0/O[2]
                         net (fo=15, routed)          1.784    18.079    my_gpu/wh1/letter/ARG_inferred__0/i__carry__0_n_6
    SLICE_X45Y105        LUT5 (Prop_lut5_I4_O)        0.302    18.381 f  my_gpu/wh1/letter/green_out[3]_i_18/O
                         net (fo=1, routed)           0.860    19.241    my_gpu/wh1/letter/green_out[3]_i_18_n_1
    SLICE_X44Y105        LUT6 (Prop_lut6_I1_O)        0.124    19.365 f  my_gpu/wh1/letter/green_out[3]_i_8/O
                         net (fo=1, routed)           0.800    20.165    my_gpu/wh1/letter/green_out[3]_i_8_n_1
    SLICE_X43Y105        LUT6 (Prop_lut6_I1_O)        0.124    20.289 r  my_gpu/wh1/letter/green_out[3]_i_5/O
                         net (fo=9, routed)           0.905    21.194    my_gpu/wh1/letter/green_out[3]_i_5_n_1
    SLICE_X43Y99         LUT6 (Prop_lut6_I4_O)        0.124    21.318 r  my_gpu/wh1/letter/red_out[3]_i_1/O
                         net (fo=4, routed)           0.537    21.855    vga_driver/S_red[0]
    SLICE_X48Y99         FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.511     4.937    vga_driver/clk_out1
    SLICE_X48Y99         FDRE                                         r  vga_driver/red_out_reg[3]/C

Slack:                    inf
  Source:                 my_gpu/space_reg[2]/L7/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/red_out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.811ns  (logic 6.739ns (30.897%)  route 15.072ns (69.103%))
  Logic Levels:           23  (CARRY4=9 LDCE=1 LUT2=5 LUT4=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         LDCE                         0.000     0.000 r  my_gpu/space_reg[2]/L7/G
    SLICE_X34Y94         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  my_gpu/space_reg[2]/L7/Q
                         net (fo=98, routed)          1.722     2.347    my_gpu/wh1/letter/space[0]
    SLICE_X30Y101        LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  my_gpu/wh1/letter/x_norm2_carry_i_11/O
                         net (fo=1, routed)           0.000     2.471    my_gpu/wh1/letter/x_norm2_carry_i_11_n_1
    SLICE_X30Y101        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     3.015 r  my_gpu/wh1/letter/x_norm2_carry_i_9/O[2]
                         net (fo=27, routed)          1.830     4.845    my_gpu/wh1/multOp[5]
    SLICE_X38Y100        LUT2 (Prop_lut2_I1_O)        0.301     5.146 r  my_gpu/wh1/i__carry_i_15__0/O
                         net (fo=1, routed)           0.000     5.146    my_gpu/wh1/i__carry_i_15__0_n_1
    SLICE_X38Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.522 r  my_gpu/wh1/i__carry_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     5.522    my_gpu/wh1/letter/i__carry_i_5__4[0]
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.741 r  my_gpu/wh1/letter/i__carry_i_9__0/O[0]
                         net (fo=5, routed)           0.853     6.593    my_gpu/wh1/letter_n_64
    SLICE_X37Y100        LUT4 (Prop_lut4_I0_O)        0.295     6.888 r  my_gpu/wh1/i__carry_i_5__4/O
                         net (fo=1, routed)           0.000     6.888    my_gpu/wh1/i__carry_i_5__4_n_1
    SLICE_X37Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.289 r  my_gpu/wh1/x_norm2_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.289    my_gpu/wh1/x_norm2_inferred__6/i__carry_n_1
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.560 f  my_gpu/wh1/x_norm2_inferred__6/i__carry__0/CO[0]
                         net (fo=23, routed)          1.017     8.578    my_gpu/wh1/letter/i___0_carry__0_i_9_1[0]
    SLICE_X33Y103        LUT2 (Prop_lut2_I0_O)        0.373     8.951 f  my_gpu/wh1/letter/i___0_carry_i_16/O
                         net (fo=8, routed)           1.102    10.052    my_gpu/wh1/letter_n_16
    SLICE_X31Y104        LUT6 (Prop_lut6_I3_O)        0.124    10.176 f  my_gpu/wh1/i___0_carry__0_i_9/O
                         net (fo=1, routed)           0.877    11.053    my_gpu/wh1/i___0_carry__0_i_9_n_1
    SLICE_X31Y104        LUT6 (Prop_lut6_I5_O)        0.124    11.177 r  my_gpu/wh1/i___0_carry__0_i_1/O
                         net (fo=9, routed)           1.049    12.226    my_gpu/wh1/letter/multOp_inferred__0/i___0_carry_0
    SLICE_X31Y101        LUT2 (Prop_lut2_I1_O)        0.124    12.350 r  my_gpu/wh1/letter/i___0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.350    my_gpu/wh1/letter/i___0_carry_i_7_n_1
    SLICE_X31Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.597 r  my_gpu/wh1/letter/multOp_inferred__0/i___0_carry/O[0]
                         net (fo=1, routed)           0.810    13.407    my_gpu/wh1/letter/multOp_inferred__0/i___0_carry_n_8
    SLICE_X33Y100        LUT2 (Prop_lut2_I1_O)        0.299    13.706 r  my_gpu/wh1/letter/ARG_carry_i_2__0/O
                         net (fo=1, routed)           0.000    13.706    my_gpu/wh1/letter/ARG_carry_i_2__0_n_1
    SLICE_X33Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.107 r  my_gpu/wh1/letter/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000    14.107    my_gpu/wh1/letter/ARG_carry_n_1
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.441 r  my_gpu/wh1/letter/ARG_carry__0/O[1]
                         net (fo=2, routed)           0.970    15.411    my_gpu/wh1/letter/PCOUT[5]
    SLICE_X40Y101        LUT6 (Prop_lut6_I5_O)        0.303    15.714 r  my_gpu/wh1/letter/i__carry__0_i_3__3/O
                         net (fo=1, routed)           0.000    15.714    my_gpu/wh1/letter/i__carry__0_i_3__3_n_1
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.294 r  my_gpu/wh1/letter/ARG_inferred__0/i__carry__0/O[2]
                         net (fo=15, routed)          1.784    18.079    my_gpu/wh1/letter/ARG_inferred__0/i__carry__0_n_6
    SLICE_X45Y105        LUT5 (Prop_lut5_I4_O)        0.302    18.381 f  my_gpu/wh1/letter/green_out[3]_i_18/O
                         net (fo=1, routed)           0.860    19.241    my_gpu/wh1/letter/green_out[3]_i_18_n_1
    SLICE_X44Y105        LUT6 (Prop_lut6_I1_O)        0.124    19.365 f  my_gpu/wh1/letter/green_out[3]_i_8/O
                         net (fo=1, routed)           0.800    20.165    my_gpu/wh1/letter/green_out[3]_i_8_n_1
    SLICE_X43Y105        LUT6 (Prop_lut6_I1_O)        0.124    20.289 r  my_gpu/wh1/letter/green_out[3]_i_5/O
                         net (fo=9, routed)           0.905    21.194    my_gpu/wh1/letter/green_out[3]_i_5_n_1
    SLICE_X43Y99         LUT6 (Prop_lut6_I4_O)        0.124    21.318 r  my_gpu/wh1/letter/red_out[3]_i_1/O
                         net (fo=4, routed)           0.494    21.811    vga_driver/S_red[0]
    SLICE_X48Y99         FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.511     4.937    vga_driver/clk_out1
    SLICE_X48Y99         FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 my_gpu/space_reg[2]/L7/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/blue_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.645ns  (logic 6.739ns (31.134%)  route 14.906ns (68.866%))
  Logic Levels:           23  (CARRY4=9 LDCE=1 LUT2=5 LUT4=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         LDCE                         0.000     0.000 r  my_gpu/space_reg[2]/L7/G
    SLICE_X34Y94         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  my_gpu/space_reg[2]/L7/Q
                         net (fo=98, routed)          1.722     2.347    my_gpu/wh1/letter/space[0]
    SLICE_X30Y101        LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  my_gpu/wh1/letter/x_norm2_carry_i_11/O
                         net (fo=1, routed)           0.000     2.471    my_gpu/wh1/letter/x_norm2_carry_i_11_n_1
    SLICE_X30Y101        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     3.015 r  my_gpu/wh1/letter/x_norm2_carry_i_9/O[2]
                         net (fo=27, routed)          1.830     4.845    my_gpu/wh1/multOp[5]
    SLICE_X38Y100        LUT2 (Prop_lut2_I1_O)        0.301     5.146 r  my_gpu/wh1/i__carry_i_15__0/O
                         net (fo=1, routed)           0.000     5.146    my_gpu/wh1/i__carry_i_15__0_n_1
    SLICE_X38Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.522 r  my_gpu/wh1/i__carry_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     5.522    my_gpu/wh1/letter/i__carry_i_5__4[0]
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.741 r  my_gpu/wh1/letter/i__carry_i_9__0/O[0]
                         net (fo=5, routed)           0.853     6.593    my_gpu/wh1/letter_n_64
    SLICE_X37Y100        LUT4 (Prop_lut4_I0_O)        0.295     6.888 r  my_gpu/wh1/i__carry_i_5__4/O
                         net (fo=1, routed)           0.000     6.888    my_gpu/wh1/i__carry_i_5__4_n_1
    SLICE_X37Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.289 r  my_gpu/wh1/x_norm2_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.289    my_gpu/wh1/x_norm2_inferred__6/i__carry_n_1
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.560 f  my_gpu/wh1/x_norm2_inferred__6/i__carry__0/CO[0]
                         net (fo=23, routed)          1.017     8.578    my_gpu/wh1/letter/i___0_carry__0_i_9_1[0]
    SLICE_X33Y103        LUT2 (Prop_lut2_I0_O)        0.373     8.951 f  my_gpu/wh1/letter/i___0_carry_i_16/O
                         net (fo=8, routed)           1.102    10.052    my_gpu/wh1/letter_n_16
    SLICE_X31Y104        LUT6 (Prop_lut6_I3_O)        0.124    10.176 f  my_gpu/wh1/i___0_carry__0_i_9/O
                         net (fo=1, routed)           0.877    11.053    my_gpu/wh1/i___0_carry__0_i_9_n_1
    SLICE_X31Y104        LUT6 (Prop_lut6_I5_O)        0.124    11.177 r  my_gpu/wh1/i___0_carry__0_i_1/O
                         net (fo=9, routed)           1.049    12.226    my_gpu/wh1/letter/multOp_inferred__0/i___0_carry_0
    SLICE_X31Y101        LUT2 (Prop_lut2_I1_O)        0.124    12.350 r  my_gpu/wh1/letter/i___0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.350    my_gpu/wh1/letter/i___0_carry_i_7_n_1
    SLICE_X31Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.597 r  my_gpu/wh1/letter/multOp_inferred__0/i___0_carry/O[0]
                         net (fo=1, routed)           0.810    13.407    my_gpu/wh1/letter/multOp_inferred__0/i___0_carry_n_8
    SLICE_X33Y100        LUT2 (Prop_lut2_I1_O)        0.299    13.706 r  my_gpu/wh1/letter/ARG_carry_i_2__0/O
                         net (fo=1, routed)           0.000    13.706    my_gpu/wh1/letter/ARG_carry_i_2__0_n_1
    SLICE_X33Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.107 r  my_gpu/wh1/letter/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000    14.107    my_gpu/wh1/letter/ARG_carry_n_1
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.441 r  my_gpu/wh1/letter/ARG_carry__0/O[1]
                         net (fo=2, routed)           0.970    15.411    my_gpu/wh1/letter/PCOUT[5]
    SLICE_X40Y101        LUT6 (Prop_lut6_I5_O)        0.303    15.714 r  my_gpu/wh1/letter/i__carry__0_i_3__3/O
                         net (fo=1, routed)           0.000    15.714    my_gpu/wh1/letter/i__carry__0_i_3__3_n_1
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.294 r  my_gpu/wh1/letter/ARG_inferred__0/i__carry__0/O[2]
                         net (fo=15, routed)          1.784    18.079    my_gpu/wh1/letter/ARG_inferred__0/i__carry__0_n_6
    SLICE_X45Y105        LUT5 (Prop_lut5_I4_O)        0.302    18.381 f  my_gpu/wh1/letter/green_out[3]_i_18/O
                         net (fo=1, routed)           0.860    19.241    my_gpu/wh1/letter/green_out[3]_i_18_n_1
    SLICE_X44Y105        LUT6 (Prop_lut6_I1_O)        0.124    19.365 f  my_gpu/wh1/letter/green_out[3]_i_8/O
                         net (fo=1, routed)           0.800    20.165    my_gpu/wh1/letter/green_out[3]_i_8_n_1
    SLICE_X43Y105        LUT6 (Prop_lut6_I1_O)        0.124    20.289 r  my_gpu/wh1/letter/green_out[3]_i_5/O
                         net (fo=9, routed)           1.232    21.521    my_gpu/wh1/letter/green_out[3]_i_5_n_1
    SLICE_X42Y98         LUT6 (Prop_lut6_I2_O)        0.124    21.645 r  my_gpu/wh1/letter/blue_out[3]_i_1/O
                         net (fo=1, routed)           0.000    21.645    vga_driver/S_blue[3]
    SLICE_X42Y98         FDRE                                         r  vga_driver/blue_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.513     4.939    vga_driver/clk_out1
    SLICE_X42Y98         FDRE                                         r  vga_driver/blue_out_reg[3]/C

Slack:                    inf
  Source:                 my_gpu/space_reg[2]/L7/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/green_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.495ns  (logic 6.739ns (31.352%)  route 14.756ns (68.648%))
  Logic Levels:           23  (CARRY4=9 LDCE=1 LUT2=5 LUT4=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         LDCE                         0.000     0.000 r  my_gpu/space_reg[2]/L7/G
    SLICE_X34Y94         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  my_gpu/space_reg[2]/L7/Q
                         net (fo=98, routed)          1.722     2.347    my_gpu/wh1/letter/space[0]
    SLICE_X30Y101        LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  my_gpu/wh1/letter/x_norm2_carry_i_11/O
                         net (fo=1, routed)           0.000     2.471    my_gpu/wh1/letter/x_norm2_carry_i_11_n_1
    SLICE_X30Y101        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     3.015 r  my_gpu/wh1/letter/x_norm2_carry_i_9/O[2]
                         net (fo=27, routed)          1.830     4.845    my_gpu/wh1/multOp[5]
    SLICE_X38Y100        LUT2 (Prop_lut2_I1_O)        0.301     5.146 r  my_gpu/wh1/i__carry_i_15__0/O
                         net (fo=1, routed)           0.000     5.146    my_gpu/wh1/i__carry_i_15__0_n_1
    SLICE_X38Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.522 r  my_gpu/wh1/i__carry_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     5.522    my_gpu/wh1/letter/i__carry_i_5__4[0]
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.741 r  my_gpu/wh1/letter/i__carry_i_9__0/O[0]
                         net (fo=5, routed)           0.853     6.593    my_gpu/wh1/letter_n_64
    SLICE_X37Y100        LUT4 (Prop_lut4_I0_O)        0.295     6.888 r  my_gpu/wh1/i__carry_i_5__4/O
                         net (fo=1, routed)           0.000     6.888    my_gpu/wh1/i__carry_i_5__4_n_1
    SLICE_X37Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.289 r  my_gpu/wh1/x_norm2_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.289    my_gpu/wh1/x_norm2_inferred__6/i__carry_n_1
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.560 f  my_gpu/wh1/x_norm2_inferred__6/i__carry__0/CO[0]
                         net (fo=23, routed)          1.017     8.578    my_gpu/wh1/letter/i___0_carry__0_i_9_1[0]
    SLICE_X33Y103        LUT2 (Prop_lut2_I0_O)        0.373     8.951 f  my_gpu/wh1/letter/i___0_carry_i_16/O
                         net (fo=8, routed)           1.102    10.052    my_gpu/wh1/letter_n_16
    SLICE_X31Y104        LUT6 (Prop_lut6_I3_O)        0.124    10.176 f  my_gpu/wh1/i___0_carry__0_i_9/O
                         net (fo=1, routed)           0.877    11.053    my_gpu/wh1/i___0_carry__0_i_9_n_1
    SLICE_X31Y104        LUT6 (Prop_lut6_I5_O)        0.124    11.177 r  my_gpu/wh1/i___0_carry__0_i_1/O
                         net (fo=9, routed)           1.049    12.226    my_gpu/wh1/letter/multOp_inferred__0/i___0_carry_0
    SLICE_X31Y101        LUT2 (Prop_lut2_I1_O)        0.124    12.350 r  my_gpu/wh1/letter/i___0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.350    my_gpu/wh1/letter/i___0_carry_i_7_n_1
    SLICE_X31Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.597 r  my_gpu/wh1/letter/multOp_inferred__0/i___0_carry/O[0]
                         net (fo=1, routed)           0.810    13.407    my_gpu/wh1/letter/multOp_inferred__0/i___0_carry_n_8
    SLICE_X33Y100        LUT2 (Prop_lut2_I1_O)        0.299    13.706 r  my_gpu/wh1/letter/ARG_carry_i_2__0/O
                         net (fo=1, routed)           0.000    13.706    my_gpu/wh1/letter/ARG_carry_i_2__0_n_1
    SLICE_X33Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.107 r  my_gpu/wh1/letter/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000    14.107    my_gpu/wh1/letter/ARG_carry_n_1
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.441 r  my_gpu/wh1/letter/ARG_carry__0/O[1]
                         net (fo=2, routed)           0.970    15.411    my_gpu/wh1/letter/PCOUT[5]
    SLICE_X40Y101        LUT6 (Prop_lut6_I5_O)        0.303    15.714 r  my_gpu/wh1/letter/i__carry__0_i_3__3/O
                         net (fo=1, routed)           0.000    15.714    my_gpu/wh1/letter/i__carry__0_i_3__3_n_1
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.294 r  my_gpu/wh1/letter/ARG_inferred__0/i__carry__0/O[2]
                         net (fo=15, routed)          1.784    18.079    my_gpu/wh1/letter/ARG_inferred__0/i__carry__0_n_6
    SLICE_X45Y105        LUT5 (Prop_lut5_I4_O)        0.302    18.381 f  my_gpu/wh1/letter/green_out[3]_i_18/O
                         net (fo=1, routed)           0.860    19.241    my_gpu/wh1/letter/green_out[3]_i_18_n_1
    SLICE_X44Y105        LUT6 (Prop_lut6_I1_O)        0.124    19.365 f  my_gpu/wh1/letter/green_out[3]_i_8/O
                         net (fo=1, routed)           0.800    20.165    my_gpu/wh1/letter/green_out[3]_i_8_n_1
    SLICE_X43Y105        LUT6 (Prop_lut6_I1_O)        0.124    20.289 r  my_gpu/wh1/letter/green_out[3]_i_5/O
                         net (fo=9, routed)           1.082    21.371    my_gpu/wh1/letter/green_out[3]_i_5_n_1
    SLICE_X42Y98         LUT6 (Prop_lut6_I2_O)        0.124    21.495 r  my_gpu/wh1/letter/green_out[0]_i_1/O
                         net (fo=1, routed)           0.000    21.495    vga_driver/S_green[0]
    SLICE_X42Y98         FDRE                                         r  vga_driver/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.513     4.939    vga_driver/clk_out1
    SLICE_X42Y98         FDRE                                         r  vga_driver/green_out_reg[0]/C

Slack:                    inf
  Source:                 my_gpu/space_reg[2]/L7/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/blue_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.415ns  (logic 6.739ns (31.469%)  route 14.676ns (68.531%))
  Logic Levels:           23  (CARRY4=9 LDCE=1 LUT2=5 LUT4=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         LDCE                         0.000     0.000 r  my_gpu/space_reg[2]/L7/G
    SLICE_X34Y94         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  my_gpu/space_reg[2]/L7/Q
                         net (fo=98, routed)          1.722     2.347    my_gpu/wh1/letter/space[0]
    SLICE_X30Y101        LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  my_gpu/wh1/letter/x_norm2_carry_i_11/O
                         net (fo=1, routed)           0.000     2.471    my_gpu/wh1/letter/x_norm2_carry_i_11_n_1
    SLICE_X30Y101        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     3.015 r  my_gpu/wh1/letter/x_norm2_carry_i_9/O[2]
                         net (fo=27, routed)          1.830     4.845    my_gpu/wh1/multOp[5]
    SLICE_X38Y100        LUT2 (Prop_lut2_I1_O)        0.301     5.146 r  my_gpu/wh1/i__carry_i_15__0/O
                         net (fo=1, routed)           0.000     5.146    my_gpu/wh1/i__carry_i_15__0_n_1
    SLICE_X38Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.522 r  my_gpu/wh1/i__carry_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     5.522    my_gpu/wh1/letter/i__carry_i_5__4[0]
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.741 r  my_gpu/wh1/letter/i__carry_i_9__0/O[0]
                         net (fo=5, routed)           0.853     6.593    my_gpu/wh1/letter_n_64
    SLICE_X37Y100        LUT4 (Prop_lut4_I0_O)        0.295     6.888 r  my_gpu/wh1/i__carry_i_5__4/O
                         net (fo=1, routed)           0.000     6.888    my_gpu/wh1/i__carry_i_5__4_n_1
    SLICE_X37Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.289 r  my_gpu/wh1/x_norm2_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.289    my_gpu/wh1/x_norm2_inferred__6/i__carry_n_1
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.560 f  my_gpu/wh1/x_norm2_inferred__6/i__carry__0/CO[0]
                         net (fo=23, routed)          1.017     8.578    my_gpu/wh1/letter/i___0_carry__0_i_9_1[0]
    SLICE_X33Y103        LUT2 (Prop_lut2_I0_O)        0.373     8.951 f  my_gpu/wh1/letter/i___0_carry_i_16/O
                         net (fo=8, routed)           1.102    10.052    my_gpu/wh1/letter_n_16
    SLICE_X31Y104        LUT6 (Prop_lut6_I3_O)        0.124    10.176 f  my_gpu/wh1/i___0_carry__0_i_9/O
                         net (fo=1, routed)           0.877    11.053    my_gpu/wh1/i___0_carry__0_i_9_n_1
    SLICE_X31Y104        LUT6 (Prop_lut6_I5_O)        0.124    11.177 r  my_gpu/wh1/i___0_carry__0_i_1/O
                         net (fo=9, routed)           1.049    12.226    my_gpu/wh1/letter/multOp_inferred__0/i___0_carry_0
    SLICE_X31Y101        LUT2 (Prop_lut2_I1_O)        0.124    12.350 r  my_gpu/wh1/letter/i___0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.350    my_gpu/wh1/letter/i___0_carry_i_7_n_1
    SLICE_X31Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.597 r  my_gpu/wh1/letter/multOp_inferred__0/i___0_carry/O[0]
                         net (fo=1, routed)           0.810    13.407    my_gpu/wh1/letter/multOp_inferred__0/i___0_carry_n_8
    SLICE_X33Y100        LUT2 (Prop_lut2_I1_O)        0.299    13.706 r  my_gpu/wh1/letter/ARG_carry_i_2__0/O
                         net (fo=1, routed)           0.000    13.706    my_gpu/wh1/letter/ARG_carry_i_2__0_n_1
    SLICE_X33Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.107 r  my_gpu/wh1/letter/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000    14.107    my_gpu/wh1/letter/ARG_carry_n_1
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.441 r  my_gpu/wh1/letter/ARG_carry__0/O[1]
                         net (fo=2, routed)           0.970    15.411    my_gpu/wh1/letter/PCOUT[5]
    SLICE_X40Y101        LUT6 (Prop_lut6_I5_O)        0.303    15.714 r  my_gpu/wh1/letter/i__carry__0_i_3__3/O
                         net (fo=1, routed)           0.000    15.714    my_gpu/wh1/letter/i__carry__0_i_3__3_n_1
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.294 r  my_gpu/wh1/letter/ARG_inferred__0/i__carry__0/O[2]
                         net (fo=15, routed)          1.784    18.079    my_gpu/wh1/letter/ARG_inferred__0/i__carry__0_n_6
    SLICE_X45Y105        LUT5 (Prop_lut5_I4_O)        0.302    18.381 f  my_gpu/wh1/letter/green_out[3]_i_18/O
                         net (fo=1, routed)           0.860    19.241    my_gpu/wh1/letter/green_out[3]_i_18_n_1
    SLICE_X44Y105        LUT6 (Prop_lut6_I1_O)        0.124    19.365 f  my_gpu/wh1/letter/green_out[3]_i_8/O
                         net (fo=1, routed)           0.800    20.165    my_gpu/wh1/letter/green_out[3]_i_8_n_1
    SLICE_X43Y105        LUT6 (Prop_lut6_I1_O)        0.124    20.289 r  my_gpu/wh1/letter/green_out[3]_i_5/O
                         net (fo=9, routed)           1.002    21.291    my_gpu/wh1/letter/green_out[3]_i_5_n_1
    SLICE_X43Y98         LUT6 (Prop_lut6_I2_O)        0.124    21.415 r  my_gpu/wh1/letter/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000    21.415    vga_driver/S_blue[2]
    SLICE_X43Y98         FDRE                                         r  vga_driver/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.513     4.939    vga_driver/clk_out1
    SLICE_X43Y98         FDRE                                         r  vga_driver/blue_out_reg[2]/C

Slack:                    inf
  Source:                 my_gpu/space_reg[2]/L7/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.325ns  (logic 6.739ns (31.602%)  route 14.586ns (68.398%))
  Logic Levels:           23  (CARRY4=9 LDCE=1 LUT2=5 LUT4=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         LDCE                         0.000     0.000 r  my_gpu/space_reg[2]/L7/G
    SLICE_X34Y94         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  my_gpu/space_reg[2]/L7/Q
                         net (fo=98, routed)          1.722     2.347    my_gpu/wh1/letter/space[0]
    SLICE_X30Y101        LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  my_gpu/wh1/letter/x_norm2_carry_i_11/O
                         net (fo=1, routed)           0.000     2.471    my_gpu/wh1/letter/x_norm2_carry_i_11_n_1
    SLICE_X30Y101        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     3.015 r  my_gpu/wh1/letter/x_norm2_carry_i_9/O[2]
                         net (fo=27, routed)          1.830     4.845    my_gpu/wh1/multOp[5]
    SLICE_X38Y100        LUT2 (Prop_lut2_I1_O)        0.301     5.146 r  my_gpu/wh1/i__carry_i_15__0/O
                         net (fo=1, routed)           0.000     5.146    my_gpu/wh1/i__carry_i_15__0_n_1
    SLICE_X38Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.522 r  my_gpu/wh1/i__carry_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     5.522    my_gpu/wh1/letter/i__carry_i_5__4[0]
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.741 r  my_gpu/wh1/letter/i__carry_i_9__0/O[0]
                         net (fo=5, routed)           0.853     6.593    my_gpu/wh1/letter_n_64
    SLICE_X37Y100        LUT4 (Prop_lut4_I0_O)        0.295     6.888 r  my_gpu/wh1/i__carry_i_5__4/O
                         net (fo=1, routed)           0.000     6.888    my_gpu/wh1/i__carry_i_5__4_n_1
    SLICE_X37Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.289 r  my_gpu/wh1/x_norm2_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.289    my_gpu/wh1/x_norm2_inferred__6/i__carry_n_1
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.560 f  my_gpu/wh1/x_norm2_inferred__6/i__carry__0/CO[0]
                         net (fo=23, routed)          1.017     8.578    my_gpu/wh1/letter/i___0_carry__0_i_9_1[0]
    SLICE_X33Y103        LUT2 (Prop_lut2_I0_O)        0.373     8.951 f  my_gpu/wh1/letter/i___0_carry_i_16/O
                         net (fo=8, routed)           1.102    10.052    my_gpu/wh1/letter_n_16
    SLICE_X31Y104        LUT6 (Prop_lut6_I3_O)        0.124    10.176 f  my_gpu/wh1/i___0_carry__0_i_9/O
                         net (fo=1, routed)           0.877    11.053    my_gpu/wh1/i___0_carry__0_i_9_n_1
    SLICE_X31Y104        LUT6 (Prop_lut6_I5_O)        0.124    11.177 r  my_gpu/wh1/i___0_carry__0_i_1/O
                         net (fo=9, routed)           1.049    12.226    my_gpu/wh1/letter/multOp_inferred__0/i___0_carry_0
    SLICE_X31Y101        LUT2 (Prop_lut2_I1_O)        0.124    12.350 r  my_gpu/wh1/letter/i___0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.350    my_gpu/wh1/letter/i___0_carry_i_7_n_1
    SLICE_X31Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.597 r  my_gpu/wh1/letter/multOp_inferred__0/i___0_carry/O[0]
                         net (fo=1, routed)           0.810    13.407    my_gpu/wh1/letter/multOp_inferred__0/i___0_carry_n_8
    SLICE_X33Y100        LUT2 (Prop_lut2_I1_O)        0.299    13.706 r  my_gpu/wh1/letter/ARG_carry_i_2__0/O
                         net (fo=1, routed)           0.000    13.706    my_gpu/wh1/letter/ARG_carry_i_2__0_n_1
    SLICE_X33Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.107 r  my_gpu/wh1/letter/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000    14.107    my_gpu/wh1/letter/ARG_carry_n_1
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.441 r  my_gpu/wh1/letter/ARG_carry__0/O[1]
                         net (fo=2, routed)           0.970    15.411    my_gpu/wh1/letter/PCOUT[5]
    SLICE_X40Y101        LUT6 (Prop_lut6_I5_O)        0.303    15.714 r  my_gpu/wh1/letter/i__carry__0_i_3__3/O
                         net (fo=1, routed)           0.000    15.714    my_gpu/wh1/letter/i__carry__0_i_3__3_n_1
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.294 r  my_gpu/wh1/letter/ARG_inferred__0/i__carry__0/O[2]
                         net (fo=15, routed)          1.784    18.079    my_gpu/wh1/letter/ARG_inferred__0/i__carry__0_n_6
    SLICE_X45Y105        LUT5 (Prop_lut5_I4_O)        0.302    18.381 f  my_gpu/wh1/letter/green_out[3]_i_18/O
                         net (fo=1, routed)           0.860    19.241    my_gpu/wh1/letter/green_out[3]_i_18_n_1
    SLICE_X44Y105        LUT6 (Prop_lut6_I1_O)        0.124    19.365 f  my_gpu/wh1/letter/green_out[3]_i_8/O
                         net (fo=1, routed)           0.800    20.165    my_gpu/wh1/letter/green_out[3]_i_8_n_1
    SLICE_X43Y105        LUT6 (Prop_lut6_I1_O)        0.124    20.289 r  my_gpu/wh1/letter/green_out[3]_i_5/O
                         net (fo=9, routed)           0.912    21.201    my_gpu/wh1/letter/green_out[3]_i_5_n_1
    SLICE_X43Y98         LUT6 (Prop_lut6_I2_O)        0.124    21.325 r  my_gpu/wh1/letter/green_out[3]_i_2/O
                         net (fo=1, routed)           0.000    21.325    vga_driver/S_green[3]
    SLICE_X43Y98         FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.513     4.939    vga_driver/clk_out1
    SLICE_X43Y98         FDRE                                         r  vga_driver/green_out_reg[3]/C

Slack:                    inf
  Source:                 my_gpu/space_reg[2]/L7/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/blue_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.320ns  (logic 6.739ns (31.609%)  route 14.581ns (68.391%))
  Logic Levels:           23  (CARRY4=9 LDCE=1 LUT2=5 LUT4=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         LDCE                         0.000     0.000 r  my_gpu/space_reg[2]/L7/G
    SLICE_X34Y94         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  my_gpu/space_reg[2]/L7/Q
                         net (fo=98, routed)          1.722     2.347    my_gpu/wh1/letter/space[0]
    SLICE_X30Y101        LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  my_gpu/wh1/letter/x_norm2_carry_i_11/O
                         net (fo=1, routed)           0.000     2.471    my_gpu/wh1/letter/x_norm2_carry_i_11_n_1
    SLICE_X30Y101        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     3.015 r  my_gpu/wh1/letter/x_norm2_carry_i_9/O[2]
                         net (fo=27, routed)          1.830     4.845    my_gpu/wh1/multOp[5]
    SLICE_X38Y100        LUT2 (Prop_lut2_I1_O)        0.301     5.146 r  my_gpu/wh1/i__carry_i_15__0/O
                         net (fo=1, routed)           0.000     5.146    my_gpu/wh1/i__carry_i_15__0_n_1
    SLICE_X38Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.522 r  my_gpu/wh1/i__carry_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     5.522    my_gpu/wh1/letter/i__carry_i_5__4[0]
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.741 r  my_gpu/wh1/letter/i__carry_i_9__0/O[0]
                         net (fo=5, routed)           0.853     6.593    my_gpu/wh1/letter_n_64
    SLICE_X37Y100        LUT4 (Prop_lut4_I0_O)        0.295     6.888 r  my_gpu/wh1/i__carry_i_5__4/O
                         net (fo=1, routed)           0.000     6.888    my_gpu/wh1/i__carry_i_5__4_n_1
    SLICE_X37Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.289 r  my_gpu/wh1/x_norm2_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.289    my_gpu/wh1/x_norm2_inferred__6/i__carry_n_1
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.560 f  my_gpu/wh1/x_norm2_inferred__6/i__carry__0/CO[0]
                         net (fo=23, routed)          1.017     8.578    my_gpu/wh1/letter/i___0_carry__0_i_9_1[0]
    SLICE_X33Y103        LUT2 (Prop_lut2_I0_O)        0.373     8.951 f  my_gpu/wh1/letter/i___0_carry_i_16/O
                         net (fo=8, routed)           1.102    10.052    my_gpu/wh1/letter_n_16
    SLICE_X31Y104        LUT6 (Prop_lut6_I3_O)        0.124    10.176 f  my_gpu/wh1/i___0_carry__0_i_9/O
                         net (fo=1, routed)           0.877    11.053    my_gpu/wh1/i___0_carry__0_i_9_n_1
    SLICE_X31Y104        LUT6 (Prop_lut6_I5_O)        0.124    11.177 r  my_gpu/wh1/i___0_carry__0_i_1/O
                         net (fo=9, routed)           1.049    12.226    my_gpu/wh1/letter/multOp_inferred__0/i___0_carry_0
    SLICE_X31Y101        LUT2 (Prop_lut2_I1_O)        0.124    12.350 r  my_gpu/wh1/letter/i___0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.350    my_gpu/wh1/letter/i___0_carry_i_7_n_1
    SLICE_X31Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.597 r  my_gpu/wh1/letter/multOp_inferred__0/i___0_carry/O[0]
                         net (fo=1, routed)           0.810    13.407    my_gpu/wh1/letter/multOp_inferred__0/i___0_carry_n_8
    SLICE_X33Y100        LUT2 (Prop_lut2_I1_O)        0.299    13.706 r  my_gpu/wh1/letter/ARG_carry_i_2__0/O
                         net (fo=1, routed)           0.000    13.706    my_gpu/wh1/letter/ARG_carry_i_2__0_n_1
    SLICE_X33Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.107 r  my_gpu/wh1/letter/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000    14.107    my_gpu/wh1/letter/ARG_carry_n_1
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.441 r  my_gpu/wh1/letter/ARG_carry__0/O[1]
                         net (fo=2, routed)           0.970    15.411    my_gpu/wh1/letter/PCOUT[5]
    SLICE_X40Y101        LUT6 (Prop_lut6_I5_O)        0.303    15.714 r  my_gpu/wh1/letter/i__carry__0_i_3__3/O
                         net (fo=1, routed)           0.000    15.714    my_gpu/wh1/letter/i__carry__0_i_3__3_n_1
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.294 r  my_gpu/wh1/letter/ARG_inferred__0/i__carry__0/O[2]
                         net (fo=15, routed)          1.784    18.079    my_gpu/wh1/letter/ARG_inferred__0/i__carry__0_n_6
    SLICE_X45Y105        LUT5 (Prop_lut5_I4_O)        0.302    18.381 f  my_gpu/wh1/letter/green_out[3]_i_18/O
                         net (fo=1, routed)           0.860    19.241    my_gpu/wh1/letter/green_out[3]_i_18_n_1
    SLICE_X44Y105        LUT6 (Prop_lut6_I1_O)        0.124    19.365 f  my_gpu/wh1/letter/green_out[3]_i_8/O
                         net (fo=1, routed)           0.800    20.165    my_gpu/wh1/letter/green_out[3]_i_8_n_1
    SLICE_X43Y105        LUT6 (Prop_lut6_I1_O)        0.124    20.289 r  my_gpu/wh1/letter/green_out[3]_i_5/O
                         net (fo=9, routed)           0.907    21.196    my_gpu/wh1/letter/green_out[3]_i_5_n_1
    SLICE_X43Y98         LUT6 (Prop_lut6_I2_O)        0.124    21.320 r  my_gpu/wh1/letter/blue_out[0]_i_1/O
                         net (fo=1, routed)           0.000    21.320    vga_driver/S_blue[0]
    SLICE_X43Y98         FDRE                                         r  vga_driver/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.513     4.939    vga_driver/clk_out1
    SLICE_X43Y98         FDRE                                         r  vga_driver/blue_out_reg[0]/C

Slack:                    inf
  Source:                 my_gpu/space_reg[2]/L7/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/blue_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.245ns  (logic 6.739ns (31.721%)  route 14.506ns (68.279%))
  Logic Levels:           23  (CARRY4=9 LDCE=1 LUT2=5 LUT4=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         LDCE                         0.000     0.000 r  my_gpu/space_reg[2]/L7/G
    SLICE_X34Y94         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  my_gpu/space_reg[2]/L7/Q
                         net (fo=98, routed)          1.722     2.347    my_gpu/wh1/letter/space[0]
    SLICE_X30Y101        LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  my_gpu/wh1/letter/x_norm2_carry_i_11/O
                         net (fo=1, routed)           0.000     2.471    my_gpu/wh1/letter/x_norm2_carry_i_11_n_1
    SLICE_X30Y101        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     3.015 r  my_gpu/wh1/letter/x_norm2_carry_i_9/O[2]
                         net (fo=27, routed)          1.830     4.845    my_gpu/wh1/multOp[5]
    SLICE_X38Y100        LUT2 (Prop_lut2_I1_O)        0.301     5.146 r  my_gpu/wh1/i__carry_i_15__0/O
                         net (fo=1, routed)           0.000     5.146    my_gpu/wh1/i__carry_i_15__0_n_1
    SLICE_X38Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.522 r  my_gpu/wh1/i__carry_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     5.522    my_gpu/wh1/letter/i__carry_i_5__4[0]
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.741 r  my_gpu/wh1/letter/i__carry_i_9__0/O[0]
                         net (fo=5, routed)           0.853     6.593    my_gpu/wh1/letter_n_64
    SLICE_X37Y100        LUT4 (Prop_lut4_I0_O)        0.295     6.888 r  my_gpu/wh1/i__carry_i_5__4/O
                         net (fo=1, routed)           0.000     6.888    my_gpu/wh1/i__carry_i_5__4_n_1
    SLICE_X37Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.289 r  my_gpu/wh1/x_norm2_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.289    my_gpu/wh1/x_norm2_inferred__6/i__carry_n_1
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.560 f  my_gpu/wh1/x_norm2_inferred__6/i__carry__0/CO[0]
                         net (fo=23, routed)          1.017     8.578    my_gpu/wh1/letter/i___0_carry__0_i_9_1[0]
    SLICE_X33Y103        LUT2 (Prop_lut2_I0_O)        0.373     8.951 f  my_gpu/wh1/letter/i___0_carry_i_16/O
                         net (fo=8, routed)           1.102    10.052    my_gpu/wh1/letter_n_16
    SLICE_X31Y104        LUT6 (Prop_lut6_I3_O)        0.124    10.176 f  my_gpu/wh1/i___0_carry__0_i_9/O
                         net (fo=1, routed)           0.877    11.053    my_gpu/wh1/i___0_carry__0_i_9_n_1
    SLICE_X31Y104        LUT6 (Prop_lut6_I5_O)        0.124    11.177 r  my_gpu/wh1/i___0_carry__0_i_1/O
                         net (fo=9, routed)           1.049    12.226    my_gpu/wh1/letter/multOp_inferred__0/i___0_carry_0
    SLICE_X31Y101        LUT2 (Prop_lut2_I1_O)        0.124    12.350 r  my_gpu/wh1/letter/i___0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.350    my_gpu/wh1/letter/i___0_carry_i_7_n_1
    SLICE_X31Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.597 r  my_gpu/wh1/letter/multOp_inferred__0/i___0_carry/O[0]
                         net (fo=1, routed)           0.810    13.407    my_gpu/wh1/letter/multOp_inferred__0/i___0_carry_n_8
    SLICE_X33Y100        LUT2 (Prop_lut2_I1_O)        0.299    13.706 r  my_gpu/wh1/letter/ARG_carry_i_2__0/O
                         net (fo=1, routed)           0.000    13.706    my_gpu/wh1/letter/ARG_carry_i_2__0_n_1
    SLICE_X33Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.107 r  my_gpu/wh1/letter/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000    14.107    my_gpu/wh1/letter/ARG_carry_n_1
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.441 r  my_gpu/wh1/letter/ARG_carry__0/O[1]
                         net (fo=2, routed)           0.970    15.411    my_gpu/wh1/letter/PCOUT[5]
    SLICE_X40Y101        LUT6 (Prop_lut6_I5_O)        0.303    15.714 r  my_gpu/wh1/letter/i__carry__0_i_3__3/O
                         net (fo=1, routed)           0.000    15.714    my_gpu/wh1/letter/i__carry__0_i_3__3_n_1
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.294 r  my_gpu/wh1/letter/ARG_inferred__0/i__carry__0/O[2]
                         net (fo=15, routed)          1.784    18.079    my_gpu/wh1/letter/ARG_inferred__0/i__carry__0_n_6
    SLICE_X45Y105        LUT5 (Prop_lut5_I4_O)        0.302    18.381 f  my_gpu/wh1/letter/green_out[3]_i_18/O
                         net (fo=1, routed)           0.860    19.241    my_gpu/wh1/letter/green_out[3]_i_18_n_1
    SLICE_X44Y105        LUT6 (Prop_lut6_I1_O)        0.124    19.365 f  my_gpu/wh1/letter/green_out[3]_i_8/O
                         net (fo=1, routed)           0.800    20.165    my_gpu/wh1/letter/green_out[3]_i_8_n_1
    SLICE_X43Y105        LUT6 (Prop_lut6_I1_O)        0.124    20.289 r  my_gpu/wh1/letter/green_out[3]_i_5/O
                         net (fo=9, routed)           0.832    21.121    my_gpu/wh1/letter/green_out[3]_i_5_n_1
    SLICE_X43Y98         LUT6 (Prop_lut6_I2_O)        0.124    21.245 r  my_gpu/wh1/letter/blue_out[1]_i_1/O
                         net (fo=1, routed)           0.000    21.245    vga_driver/S_blue[1]
    SLICE_X43Y98         FDRE                                         r  vga_driver/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.513     4.939    vga_driver/clk_out1
    SLICE_X43Y98         FDRE                                         r  vga_driver/blue_out_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_gpu/g1/sq/color_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/blue_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.223ns (66.884%)  route 0.110ns (33.116%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         LDCE                         0.000     0.000 r  my_gpu/g1/sq/color_reg[2]/G
    SLICE_X42Y96         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  my_gpu/g1/sq/color_reg[2]/Q
                         net (fo=1, routed)           0.110     0.288    my_gpu/wh1/letter/green_out_reg[3][2]
    SLICE_X43Y98         LUT6 (Prop_lut6_I5_O)        0.045     0.333 r  my_gpu/wh1/letter/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.333    vga_driver/S_blue[2]
    SLICE_X43Y98         FDRE                                         r  vga_driver/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.837     2.004    vga_driver/clk_out1
    SLICE_X43Y98         FDRE                                         r  vga_driver/blue_out_reg[2]/C

Slack:                    inf
  Source:                 my_gpu/g1/sq/color_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.223ns (61.027%)  route 0.142ns (38.973%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         LDCE                         0.000     0.000 r  my_gpu/g1/sq/color_reg[7]/G
    SLICE_X42Y96         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  my_gpu/g1/sq/color_reg[7]/Q
                         net (fo=1, routed)           0.142     0.320    my_gpu/wh1/letter/green_out_reg[3][7]
    SLICE_X43Y98         LUT6 (Prop_lut6_I5_O)        0.045     0.365 r  my_gpu/wh1/letter/green_out[3]_i_2/O
                         net (fo=1, routed)           0.000     0.365    vga_driver/S_green[3]
    SLICE_X43Y98         FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.837     2.004    vga_driver/clk_out1
    SLICE_X43Y98         FDRE                                         r  vga_driver/green_out_reg[3]/C

Slack:                    inf
  Source:                 my_gpu/g1/sq/color_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/green_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.203ns (54.697%)  route 0.168ns (45.303%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         LDCE                         0.000     0.000 r  my_gpu/g1/sq/color_reg[6]/G
    SLICE_X40Y96         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_gpu/g1/sq/color_reg[6]/Q
                         net (fo=1, routed)           0.168     0.326    my_gpu/wh1/letter/green_out_reg[3][6]
    SLICE_X42Y98         LUT6 (Prop_lut6_I5_O)        0.045     0.371 r  my_gpu/wh1/letter/green_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.371    vga_driver/S_green[2]
    SLICE_X42Y98         FDRE                                         r  vga_driver/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.837     2.004    vga_driver/clk_out1
    SLICE_X42Y98         FDRE                                         r  vga_driver/green_out_reg[2]/C

Slack:                    inf
  Source:                 my_gpu/g1/sq/color_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/blue_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.418ns  (logic 0.223ns (53.297%)  route 0.195ns (46.703%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         LDCE                         0.000     0.000 r  my_gpu/g1/sq/color_reg[1]/G
    SLICE_X42Y96         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  my_gpu/g1/sq/color_reg[1]/Q
                         net (fo=1, routed)           0.195     0.373    my_gpu/wh1/letter/green_out_reg[3][1]
    SLICE_X43Y98         LUT6 (Prop_lut6_I5_O)        0.045     0.418 r  my_gpu/wh1/letter/blue_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.418    vga_driver/S_blue[1]
    SLICE_X43Y98         FDRE                                         r  vga_driver/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.837     2.004    vga_driver/clk_out1
    SLICE_X43Y98         FDRE                                         r  vga_driver/blue_out_reg[1]/C

Slack:                    inf
  Source:                 my_gpu/g1/sq/color_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/blue_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.445ns  (logic 0.223ns (50.064%)  route 0.222ns (49.936%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         LDCE                         0.000     0.000 r  my_gpu/g1/sq/color_reg[0]/G
    SLICE_X42Y96         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  my_gpu/g1/sq/color_reg[0]/Q
                         net (fo=1, routed)           0.222     0.400    my_gpu/wh1/letter/green_out_reg[3][0]
    SLICE_X43Y98         LUT6 (Prop_lut6_I5_O)        0.045     0.445 r  my_gpu/wh1/letter/blue_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.445    vga_driver/S_blue[0]
    SLICE_X43Y98         FDRE                                         r  vga_driver/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.837     2.004    vga_driver/clk_out1
    SLICE_X43Y98         FDRE                                         r  vga_driver/blue_out_reg[0]/C

Slack:                    inf
  Source:                 my_gpu/g1/sq/color_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/green_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.547ns  (logic 0.203ns (37.141%)  route 0.344ns (62.859%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         LDCE                         0.000     0.000 r  my_gpu/g1/sq/color_reg[5]/G
    SLICE_X40Y95         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_gpu/g1/sq/color_reg[5]/Q
                         net (fo=1, routed)           0.344     0.502    my_gpu/wh1/letter/green_out_reg[3][5]
    SLICE_X42Y98         LUT6 (Prop_lut6_I5_O)        0.045     0.547 r  my_gpu/wh1/letter/green_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.547    vga_driver/S_green[1]
    SLICE_X42Y98         FDRE                                         r  vga_driver/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.837     2.004    vga_driver/clk_out1
    SLICE_X42Y98         FDRE                                         r  vga_driver/green_out_reg[1]/C

Slack:                    inf
  Source:                 my_gpu/g1/sq/color_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/green_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.593ns  (logic 0.203ns (34.232%)  route 0.390ns (65.768%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         LDCE                         0.000     0.000 r  my_gpu/g1/sq/color_reg[4]/G
    SLICE_X40Y96         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_gpu/g1/sq/color_reg[4]/Q
                         net (fo=1, routed)           0.390     0.548    my_gpu/wh1/letter/green_out_reg[3][4]
    SLICE_X42Y98         LUT6 (Prop_lut6_I5_O)        0.045     0.593 r  my_gpu/wh1/letter/green_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.593    vga_driver/S_green[0]
    SLICE_X42Y98         FDRE                                         r  vga_driver/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.837     2.004    vga_driver/clk_out1
    SLICE_X42Y98         FDRE                                         r  vga_driver/green_out_reg[0]/C

Slack:                    inf
  Source:                 my_gpu/g1/sq/color_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/blue_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.609ns  (logic 0.203ns (33.339%)  route 0.406ns (66.661%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         LDCE                         0.000     0.000 r  my_gpu/g1/sq/color_reg[3]/G
    SLICE_X40Y95         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_gpu/g1/sq/color_reg[3]/Q
                         net (fo=1, routed)           0.406     0.564    my_gpu/wh1/letter/green_out_reg[3][3]
    SLICE_X42Y98         LUT6 (Prop_lut6_I5_O)        0.045     0.609 r  my_gpu/wh1/letter/blue_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.609    vga_driver/S_blue[3]
    SLICE_X42Y98         FDRE                                         r  vga_driver/blue_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.837     2.004    vga_driver/clk_out1
    SLICE_X42Y98         FDRE                                         r  vga_driver/blue_out_reg[3]/C

Slack:                    inf
  Source:                 my_gpu/space_reg[3]/L7/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/red_out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.713ns  (logic 0.425ns (24.807%)  route 1.288ns (75.193%))
  Logic Levels:           5  (CARRY4=1 LDCE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         LDCE                         0.000     0.000 r  my_gpu/space_reg[3]/L7/G
    SLICE_X35Y94         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_gpu/space_reg[3]/L7/Q
                         net (fo=78, routed)          0.714     0.872    my_gpu/wh1/space[1]
    SLICE_X40Y102        LUT4 (Prop_lut4_I1_O)        0.045     0.917 r  my_gpu/wh1/i__carry__1_i_2__0/O
                         net (fo=1, routed)           0.000     0.917    my_gpu/wh1/letter/red_out_reg[3][0]
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.987 f  my_gpu/wh1/letter/ARG_inferred__0/i__carry__1/O[0]
                         net (fo=3, routed)           0.125     1.113    my_gpu/wh1/letter/ARG_inferred__0/i__carry__1_n_8
    SLICE_X43Y103        LUT6 (Prop_lut6_I2_O)        0.107     1.220 r  my_gpu/wh1/letter/green_out[3]_i_4/O
                         net (fo=9, routed)           0.266     1.486    my_gpu/wh1/letter/green_out[3]_i_4_n_1
    SLICE_X43Y99         LUT6 (Prop_lut6_I5_O)        0.045     1.531 r  my_gpu/wh1/letter/red_out[3]_i_1/O
                         net (fo=4, routed)           0.183     1.713    vga_driver/S_red[0]
    SLICE_X48Y99         FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.836     2.003    vga_driver/clk_out1
    SLICE_X48Y99         FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 my_gpu/space_reg[3]/L7/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.736ns  (logic 0.425ns (24.477%)  route 1.311ns (75.523%))
  Logic Levels:           5  (CARRY4=1 LDCE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         LDCE                         0.000     0.000 r  my_gpu/space_reg[3]/L7/G
    SLICE_X35Y94         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_gpu/space_reg[3]/L7/Q
                         net (fo=78, routed)          0.714     0.872    my_gpu/wh1/space[1]
    SLICE_X40Y102        LUT4 (Prop_lut4_I1_O)        0.045     0.917 r  my_gpu/wh1/i__carry__1_i_2__0/O
                         net (fo=1, routed)           0.000     0.917    my_gpu/wh1/letter/red_out_reg[3][0]
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.987 f  my_gpu/wh1/letter/ARG_inferred__0/i__carry__1/O[0]
                         net (fo=3, routed)           0.125     1.113    my_gpu/wh1/letter/ARG_inferred__0/i__carry__1_n_8
    SLICE_X43Y103        LUT6 (Prop_lut6_I2_O)        0.107     1.220 r  my_gpu/wh1/letter/green_out[3]_i_4/O
                         net (fo=9, routed)           0.266     1.486    my_gpu/wh1/letter/green_out[3]_i_4_n_1
    SLICE_X43Y99         LUT6 (Prop_lut6_I5_O)        0.045     1.531 r  my_gpu/wh1/letter/red_out[3]_i_1/O
                         net (fo=4, routed)           0.206     1.736    vga_driver/S_red[0]
    SLICE_X48Y99         FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.836     2.003    vga_driver/clk_out1
    SLICE_X48Y99         FDRE                                         r  vga_driver/red_out_reg[3]/C





