$date
	Sat Apr 26 15:18:30 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module OnetoTwoDemux_tb $end
$var wire 1 ! y1 $end
$var wire 1 " y0 $end
$var reg 1 # a $end
$var reg 1 $ e $end
$var reg 1 % s $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ e $end
$var wire 1 % s $end
$var wire 2 & y [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
0%
0$
1#
0"
0!
$end
#10
1!
0"
b10 &
1%
1$
#20
1"
0!
b1 &
0%
#30
0"
b0 &
1%
0#
#40
0%
#50
