# Microprocessor without Interlocked Pipeline Stages (MIPS)

VHDL implementation of a MIPS processor for Spartan-6 FPGA.

## Files

The project has simulation and required files in order to upload to the FPGA.

### What is already implemented

- Program counter
- Program counter adder
- Instruction memory

### What has to be implemented

- Register
- Control unit
- Data memory
- ALU

## Built With

* [ISE 14.7 Webpack](https://www.xilinx.com/products/design-tools/ise-design-suite.html) - The IDE
* [Spartan-6](https://www.xilinx.com/products/silicon-devices/fpga/spartan-6.html) - The FPGA

## Author

Dugagjin Lashi

## License

MIT
