ARM GAS  /tmp/ccvJd0Ca.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB239:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc1;
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccvJd0Ca.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f4xx_hal_msp.c **** /**
  62:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f4xx_hal_msp.c ****   */
  64:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 65 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              		.cfi_def_cfa_offset 16
  66:Core/Src/stm32f4xx_hal_msp.c **** 
  67:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:Core/Src/stm32f4xx_hal_msp.c **** 
  69:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:Core/Src/stm32f4xx_hal_msp.c **** 
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  38              		.loc 1 71 3 view .LVU1
  39              	.LBB2:
  40              		.loc 1 71 3 view .LVU2
  41 0004 0022     		movs	r2, #0
  42 0006 0092     		str	r2, [sp]
  43              		.loc 1 71 3 view .LVU3
  44 0008 0D4B     		ldr	r3, .L3
ARM GAS  /tmp/ccvJd0Ca.s 			page 3


  45 000a 596C     		ldr	r1, [r3, #68]
  46 000c 41F48041 		orr	r1, r1, #16384
  47 0010 5964     		str	r1, [r3, #68]
  48              		.loc 1 71 3 view .LVU4
  49 0012 596C     		ldr	r1, [r3, #68]
  50 0014 01F48041 		and	r1, r1, #16384
  51 0018 0091     		str	r1, [sp]
  52              		.loc 1 71 3 view .LVU5
  53 001a 0099     		ldr	r1, [sp]
  54              	.LBE2:
  55              		.loc 1 71 3 view .LVU6
  72:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  56              		.loc 1 72 3 view .LVU7
  57              	.LBB3:
  58              		.loc 1 72 3 view .LVU8
  59 001c 0192     		str	r2, [sp, #4]
  60              		.loc 1 72 3 view .LVU9
  61 001e 196C     		ldr	r1, [r3, #64]
  62 0020 41F08051 		orr	r1, r1, #268435456
  63 0024 1964     		str	r1, [r3, #64]
  64              		.loc 1 72 3 view .LVU10
  65 0026 1B6C     		ldr	r3, [r3, #64]
  66 0028 03F08053 		and	r3, r3, #268435456
  67 002c 0193     		str	r3, [sp, #4]
  68              		.loc 1 72 3 view .LVU11
  69 002e 019B     		ldr	r3, [sp, #4]
  70              	.LBE3:
  71              		.loc 1 72 3 view .LVU12
  73:Core/Src/stm32f4xx_hal_msp.c **** 
  74:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  75:Core/Src/stm32f4xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  76:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  72              		.loc 1 76 3 view .LVU13
  73 0030 0F21     		movs	r1, #15
  74 0032 6FF00100 		mvn	r0, #1
  75 0036 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  76              	.LVL0:
  77:Core/Src/stm32f4xx_hal_msp.c **** 
  78:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  81:Core/Src/stm32f4xx_hal_msp.c **** }
  77              		.loc 1 81 1 is_stmt 0 view .LVU14
  78 003a 03B0     		add	sp, sp, #12
  79              		.cfi_def_cfa_offset 4
  80              		@ sp needed
  81 003c 5DF804FB 		ldr	pc, [sp], #4
  82              	.L4:
  83              		.align	2
  84              	.L3:
  85 0040 00380240 		.word	1073887232
  86              		.cfi_endproc
  87              	.LFE239:
  89              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  90              		.align	1
  91              		.global	HAL_ADC_MspInit
  92              		.syntax unified
ARM GAS  /tmp/ccvJd0Ca.s 			page 4


  93              		.thumb
  94              		.thumb_func
  95              		.fpu fpv4-sp-d16
  97              	HAL_ADC_MspInit:
  98              	.LVL1:
  99              	.LFB240:
  82:Core/Src/stm32f4xx_hal_msp.c **** 
  83:Core/Src/stm32f4xx_hal_msp.c **** /**
  84:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP Initialization
  85:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  86:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
  87:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  88:Core/Src/stm32f4xx_hal_msp.c **** */
  89:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  90:Core/Src/stm32f4xx_hal_msp.c **** {
 100              		.loc 1 90 1 is_stmt 1 view -0
 101              		.cfi_startproc
 102              		@ args = 0, pretend = 0, frame = 32
 103              		@ frame_needed = 0, uses_anonymous_args = 0
 104              		.loc 1 90 1 is_stmt 0 view .LVU16
 105 0000 70B5     		push	{r4, r5, r6, lr}
 106              		.cfi_def_cfa_offset 16
 107              		.cfi_offset 4, -16
 108              		.cfi_offset 5, -12
 109              		.cfi_offset 6, -8
 110              		.cfi_offset 14, -4
 111 0002 88B0     		sub	sp, sp, #32
 112              		.cfi_def_cfa_offset 48
  91:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 113              		.loc 1 91 3 is_stmt 1 view .LVU17
 114              		.loc 1 91 20 is_stmt 0 view .LVU18
 115 0004 0023     		movs	r3, #0
 116 0006 0393     		str	r3, [sp, #12]
 117 0008 0493     		str	r3, [sp, #16]
 118 000a 0593     		str	r3, [sp, #20]
 119 000c 0693     		str	r3, [sp, #24]
 120 000e 0793     		str	r3, [sp, #28]
  92:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 121              		.loc 1 92 3 is_stmt 1 view .LVU19
 122              		.loc 1 92 10 is_stmt 0 view .LVU20
 123 0010 0268     		ldr	r2, [r0]
 124              		.loc 1 92 5 view .LVU21
 125 0012 03F18043 		add	r3, r3, #1073741824
 126 0016 03F59033 		add	r3, r3, #73728
 127 001a 9A42     		cmp	r2, r3
 128 001c 01D0     		beq	.L9
 129              	.LVL2:
 130              	.L5:
  93:Core/Src/stm32f4xx_hal_msp.c ****   {
  94:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  95:Core/Src/stm32f4xx_hal_msp.c **** 
  96:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  97:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
  99:Core/Src/stm32f4xx_hal_msp.c **** 
 100:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 101:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
ARM GAS  /tmp/ccvJd0Ca.s 			page 5


 102:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 103:Core/Src/stm32f4xx_hal_msp.c ****     PA0-WKUP     ------> ADC1_IN0
 104:Core/Src/stm32f4xx_hal_msp.c ****     PA1     ------> ADC1_IN1
 105:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> ADC1_IN4
 106:Core/Src/stm32f4xx_hal_msp.c ****     PB0     ------> ADC1_IN8
 107:Core/Src/stm32f4xx_hal_msp.c ****     */
 108:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
 109:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 110:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 111:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 112:Core/Src/stm32f4xx_hal_msp.c **** 
 113:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 114:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 115:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 116:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 117:Core/Src/stm32f4xx_hal_msp.c **** 
 118:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 DMA Init */
 119:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 Init */
 120:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Instance = DMA2_Stream0;
 121:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 122:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 123:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 124:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 125:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 126:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 127:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 128:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 129:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 130:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 131:Core/Src/stm32f4xx_hal_msp.c ****     {
 132:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 133:Core/Src/stm32f4xx_hal_msp.c ****     }
 134:Core/Src/stm32f4xx_hal_msp.c **** 
 135:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 136:Core/Src/stm32f4xx_hal_msp.c **** 
 137:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 138:Core/Src/stm32f4xx_hal_msp.c **** 
 139:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 140:Core/Src/stm32f4xx_hal_msp.c ****   }
 141:Core/Src/stm32f4xx_hal_msp.c **** 
 142:Core/Src/stm32f4xx_hal_msp.c **** }
 131              		.loc 1 142 1 view .LVU22
 132 001e 08B0     		add	sp, sp, #32
 133              		.cfi_remember_state
 134              		.cfi_def_cfa_offset 16
 135              		@ sp needed
 136 0020 70BD     		pop	{r4, r5, r6, pc}
 137              	.LVL3:
 138              	.L9:
 139              		.cfi_restore_state
 140              		.loc 1 142 1 view .LVU23
 141 0022 0446     		mov	r4, r0
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 142              		.loc 1 98 5 is_stmt 1 view .LVU24
 143              	.LBB4:
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 144              		.loc 1 98 5 view .LVU25
ARM GAS  /tmp/ccvJd0Ca.s 			page 6


 145 0024 0025     		movs	r5, #0
 146 0026 0095     		str	r5, [sp]
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 147              		.loc 1 98 5 view .LVU26
 148 0028 03F58C33 		add	r3, r3, #71680
 149 002c 5A6C     		ldr	r2, [r3, #68]
 150 002e 42F48072 		orr	r2, r2, #256
 151 0032 5A64     		str	r2, [r3, #68]
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 152              		.loc 1 98 5 view .LVU27
 153 0034 5A6C     		ldr	r2, [r3, #68]
 154 0036 02F48072 		and	r2, r2, #256
 155 003a 0092     		str	r2, [sp]
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 156              		.loc 1 98 5 view .LVU28
 157 003c 009A     		ldr	r2, [sp]
 158              	.LBE4:
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 159              		.loc 1 98 5 view .LVU29
 100:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 160              		.loc 1 100 5 view .LVU30
 161              	.LBB5:
 100:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 162              		.loc 1 100 5 view .LVU31
 163 003e 0195     		str	r5, [sp, #4]
 100:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 164              		.loc 1 100 5 view .LVU32
 165 0040 1A6B     		ldr	r2, [r3, #48]
 166 0042 42F00102 		orr	r2, r2, #1
 167 0046 1A63     		str	r2, [r3, #48]
 100:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 168              		.loc 1 100 5 view .LVU33
 169 0048 1A6B     		ldr	r2, [r3, #48]
 170 004a 02F00102 		and	r2, r2, #1
 171 004e 0192     		str	r2, [sp, #4]
 100:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 172              		.loc 1 100 5 view .LVU34
 173 0050 019A     		ldr	r2, [sp, #4]
 174              	.LBE5:
 100:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 175              		.loc 1 100 5 view .LVU35
 101:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 176              		.loc 1 101 5 view .LVU36
 177              	.LBB6:
 101:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 178              		.loc 1 101 5 view .LVU37
 179 0052 0295     		str	r5, [sp, #8]
 101:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 180              		.loc 1 101 5 view .LVU38
 181 0054 1A6B     		ldr	r2, [r3, #48]
 182 0056 42F00202 		orr	r2, r2, #2
 183 005a 1A63     		str	r2, [r3, #48]
 101:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 184              		.loc 1 101 5 view .LVU39
 185 005c 1B6B     		ldr	r3, [r3, #48]
 186 005e 03F00203 		and	r3, r3, #2
 187 0062 0293     		str	r3, [sp, #8]
ARM GAS  /tmp/ccvJd0Ca.s 			page 7


 101:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 188              		.loc 1 101 5 view .LVU40
 189 0064 029B     		ldr	r3, [sp, #8]
 190              	.LBE6:
 101:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 191              		.loc 1 101 5 view .LVU41
 108:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 192              		.loc 1 108 5 view .LVU42
 108:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 193              		.loc 1 108 25 is_stmt 0 view .LVU43
 194 0066 1323     		movs	r3, #19
 195 0068 0393     		str	r3, [sp, #12]
 109:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 196              		.loc 1 109 5 is_stmt 1 view .LVU44
 109:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 197              		.loc 1 109 26 is_stmt 0 view .LVU45
 198 006a 0326     		movs	r6, #3
 199 006c 0496     		str	r6, [sp, #16]
 110:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 200              		.loc 1 110 5 is_stmt 1 view .LVU46
 111:Core/Src/stm32f4xx_hal_msp.c **** 
 201              		.loc 1 111 5 view .LVU47
 202 006e 03A9     		add	r1, sp, #12
 203 0070 1448     		ldr	r0, .L11
 204              	.LVL4:
 111:Core/Src/stm32f4xx_hal_msp.c **** 
 205              		.loc 1 111 5 is_stmt 0 view .LVU48
 206 0072 FFF7FEFF 		bl	HAL_GPIO_Init
 207              	.LVL5:
 113:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 208              		.loc 1 113 5 is_stmt 1 view .LVU49
 113:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 209              		.loc 1 113 25 is_stmt 0 view .LVU50
 210 0076 0123     		movs	r3, #1
 211 0078 0393     		str	r3, [sp, #12]
 114:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 212              		.loc 1 114 5 is_stmt 1 view .LVU51
 114:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 213              		.loc 1 114 26 is_stmt 0 view .LVU52
 214 007a 0496     		str	r6, [sp, #16]
 115:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 215              		.loc 1 115 5 is_stmt 1 view .LVU53
 115:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 216              		.loc 1 115 26 is_stmt 0 view .LVU54
 217 007c 0595     		str	r5, [sp, #20]
 116:Core/Src/stm32f4xx_hal_msp.c **** 
 218              		.loc 1 116 5 is_stmt 1 view .LVU55
 219 007e 03A9     		add	r1, sp, #12
 220 0080 1148     		ldr	r0, .L11+4
 221 0082 FFF7FEFF 		bl	HAL_GPIO_Init
 222              	.LVL6:
 120:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 223              		.loc 1 120 5 view .LVU56
 120:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 224              		.loc 1 120 24 is_stmt 0 view .LVU57
 225 0086 1148     		ldr	r0, .L11+8
 226 0088 114B     		ldr	r3, .L11+12
ARM GAS  /tmp/ccvJd0Ca.s 			page 8


 227 008a 0360     		str	r3, [r0]
 121:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 228              		.loc 1 121 5 is_stmt 1 view .LVU58
 121:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 229              		.loc 1 121 28 is_stmt 0 view .LVU59
 230 008c 4560     		str	r5, [r0, #4]
 122:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 231              		.loc 1 122 5 is_stmt 1 view .LVU60
 122:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 232              		.loc 1 122 30 is_stmt 0 view .LVU61
 233 008e 8560     		str	r5, [r0, #8]
 123:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 234              		.loc 1 123 5 is_stmt 1 view .LVU62
 123:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 235              		.loc 1 123 30 is_stmt 0 view .LVU63
 236 0090 C560     		str	r5, [r0, #12]
 124:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 237              		.loc 1 124 5 is_stmt 1 view .LVU64
 124:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 238              		.loc 1 124 27 is_stmt 0 view .LVU65
 239 0092 4FF48063 		mov	r3, #1024
 240 0096 0361     		str	r3, [r0, #16]
 125:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 241              		.loc 1 125 5 is_stmt 1 view .LVU66
 125:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 242              		.loc 1 125 40 is_stmt 0 view .LVU67
 243 0098 4FF48053 		mov	r3, #4096
 244 009c 4361     		str	r3, [r0, #20]
 126:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 245              		.loc 1 126 5 is_stmt 1 view .LVU68
 126:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 246              		.loc 1 126 37 is_stmt 0 view .LVU69
 247 009e 4FF48043 		mov	r3, #16384
 248 00a2 8361     		str	r3, [r0, #24]
 127:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 249              		.loc 1 127 5 is_stmt 1 view .LVU70
 127:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 250              		.loc 1 127 25 is_stmt 0 view .LVU71
 251 00a4 4FF48073 		mov	r3, #256
 252 00a8 C361     		str	r3, [r0, #28]
 128:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 253              		.loc 1 128 5 is_stmt 1 view .LVU72
 128:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 254              		.loc 1 128 29 is_stmt 0 view .LVU73
 255 00aa 0562     		str	r5, [r0, #32]
 129:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 256              		.loc 1 129 5 is_stmt 1 view .LVU74
 129:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 257              		.loc 1 129 29 is_stmt 0 view .LVU75
 258 00ac 4562     		str	r5, [r0, #36]
 130:Core/Src/stm32f4xx_hal_msp.c ****     {
 259              		.loc 1 130 5 is_stmt 1 view .LVU76
 130:Core/Src/stm32f4xx_hal_msp.c ****     {
 260              		.loc 1 130 9 is_stmt 0 view .LVU77
 261 00ae FFF7FEFF 		bl	HAL_DMA_Init
 262              	.LVL7:
 130:Core/Src/stm32f4xx_hal_msp.c ****     {
ARM GAS  /tmp/ccvJd0Ca.s 			page 9


 263              		.loc 1 130 8 view .LVU78
 264 00b2 18B9     		cbnz	r0, .L10
 265              	.L7:
 135:Core/Src/stm32f4xx_hal_msp.c **** 
 266              		.loc 1 135 5 is_stmt 1 view .LVU79
 135:Core/Src/stm32f4xx_hal_msp.c **** 
 267              		.loc 1 135 5 view .LVU80
 268 00b4 054B     		ldr	r3, .L11+8
 269 00b6 A363     		str	r3, [r4, #56]
 135:Core/Src/stm32f4xx_hal_msp.c **** 
 270              		.loc 1 135 5 view .LVU81
 271 00b8 9C63     		str	r4, [r3, #56]
 135:Core/Src/stm32f4xx_hal_msp.c **** 
 272              		.loc 1 135 5 view .LVU82
 273              		.loc 1 142 1 is_stmt 0 view .LVU83
 274 00ba B0E7     		b	.L5
 275              	.L10:
 132:Core/Src/stm32f4xx_hal_msp.c ****     }
 276              		.loc 1 132 7 is_stmt 1 view .LVU84
 277 00bc FFF7FEFF 		bl	Error_Handler
 278              	.LVL8:
 279 00c0 F8E7     		b	.L7
 280              	.L12:
 281 00c2 00BF     		.align	2
 282              	.L11:
 283 00c4 00000240 		.word	1073872896
 284 00c8 00040240 		.word	1073873920
 285 00cc 00000000 		.word	hdma_adc1
 286 00d0 10640240 		.word	1073898512
 287              		.cfi_endproc
 288              	.LFE240:
 290              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 291              		.align	1
 292              		.global	HAL_ADC_MspDeInit
 293              		.syntax unified
 294              		.thumb
 295              		.thumb_func
 296              		.fpu fpv4-sp-d16
 298              	HAL_ADC_MspDeInit:
 299              	.LVL9:
 300              	.LFB241:
 143:Core/Src/stm32f4xx_hal_msp.c **** 
 144:Core/Src/stm32f4xx_hal_msp.c **** /**
 145:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 146:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 147:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
 148:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 149:Core/Src/stm32f4xx_hal_msp.c **** */
 150:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 151:Core/Src/stm32f4xx_hal_msp.c **** {
 301              		.loc 1 151 1 view -0
 302              		.cfi_startproc
 303              		@ args = 0, pretend = 0, frame = 0
 304              		@ frame_needed = 0, uses_anonymous_args = 0
 152:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 305              		.loc 1 152 3 view .LVU86
 306              		.loc 1 152 10 is_stmt 0 view .LVU87
ARM GAS  /tmp/ccvJd0Ca.s 			page 10


 307 0000 0268     		ldr	r2, [r0]
 308              		.loc 1 152 5 view .LVU88
 309 0002 0B4B     		ldr	r3, .L20
 310 0004 9A42     		cmp	r2, r3
 311 0006 00D0     		beq	.L19
 312 0008 7047     		bx	lr
 313              	.L19:
 151:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 314              		.loc 1 151 1 view .LVU89
 315 000a 10B5     		push	{r4, lr}
 316              		.cfi_def_cfa_offset 8
 317              		.cfi_offset 4, -8
 318              		.cfi_offset 14, -4
 319 000c 0446     		mov	r4, r0
 153:Core/Src/stm32f4xx_hal_msp.c ****   {
 154:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 155:Core/Src/stm32f4xx_hal_msp.c **** 
 156:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 157:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 158:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 320              		.loc 1 158 5 is_stmt 1 view .LVU90
 321 000e 094A     		ldr	r2, .L20+4
 322 0010 536C     		ldr	r3, [r2, #68]
 323 0012 23F48073 		bic	r3, r3, #256
 324 0016 5364     		str	r3, [r2, #68]
 159:Core/Src/stm32f4xx_hal_msp.c **** 
 160:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 161:Core/Src/stm32f4xx_hal_msp.c ****     PA0-WKUP     ------> ADC1_IN0
 162:Core/Src/stm32f4xx_hal_msp.c ****     PA1     ------> ADC1_IN1
 163:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> ADC1_IN4
 164:Core/Src/stm32f4xx_hal_msp.c ****     PB0     ------> ADC1_IN8
 165:Core/Src/stm32f4xx_hal_msp.c ****     */
 166:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4);
 325              		.loc 1 166 5 view .LVU91
 326 0018 1321     		movs	r1, #19
 327 001a 0748     		ldr	r0, .L20+8
 328              	.LVL10:
 329              		.loc 1 166 5 is_stmt 0 view .LVU92
 330 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 331              	.LVL11:
 167:Core/Src/stm32f4xx_hal_msp.c **** 
 168:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_0);
 332              		.loc 1 168 5 is_stmt 1 view .LVU93
 333 0020 0121     		movs	r1, #1
 334 0022 0648     		ldr	r0, .L20+12
 335 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 336              	.LVL12:
 169:Core/Src/stm32f4xx_hal_msp.c **** 
 170:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 DMA DeInit */
 171:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 337              		.loc 1 171 5 view .LVU94
 338 0028 A06B     		ldr	r0, [r4, #56]
 339 002a FFF7FEFF 		bl	HAL_DMA_DeInit
 340              	.LVL13:
 172:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 173:Core/Src/stm32f4xx_hal_msp.c **** 
 174:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
ARM GAS  /tmp/ccvJd0Ca.s 			page 11


 175:Core/Src/stm32f4xx_hal_msp.c ****   }
 176:Core/Src/stm32f4xx_hal_msp.c **** 
 177:Core/Src/stm32f4xx_hal_msp.c **** }
 341              		.loc 1 177 1 is_stmt 0 view .LVU95
 342 002e 10BD     		pop	{r4, pc}
 343              	.LVL14:
 344              	.L21:
 345              		.loc 1 177 1 view .LVU96
 346              		.align	2
 347              	.L20:
 348 0030 00200140 		.word	1073815552
 349 0034 00380240 		.word	1073887232
 350 0038 00000240 		.word	1073872896
 351 003c 00040240 		.word	1073873920
 352              		.cfi_endproc
 353              	.LFE241:
 355              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 356              		.align	1
 357              		.global	HAL_I2C_MspInit
 358              		.syntax unified
 359              		.thumb
 360              		.thumb_func
 361              		.fpu fpv4-sp-d16
 363              	HAL_I2C_MspInit:
 364              	.LVL15:
 365              	.LFB242:
 178:Core/Src/stm32f4xx_hal_msp.c **** 
 179:Core/Src/stm32f4xx_hal_msp.c **** /**
 180:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP Initialization
 181:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 182:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 183:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 184:Core/Src/stm32f4xx_hal_msp.c **** */
 185:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 186:Core/Src/stm32f4xx_hal_msp.c **** {
 366              		.loc 1 186 1 is_stmt 1 view -0
 367              		.cfi_startproc
 368              		@ args = 0, pretend = 0, frame = 40
 369              		@ frame_needed = 0, uses_anonymous_args = 0
 370              		.loc 1 186 1 is_stmt 0 view .LVU98
 371 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 372              		.cfi_def_cfa_offset 24
 373              		.cfi_offset 4, -24
 374              		.cfi_offset 5, -20
 375              		.cfi_offset 6, -16
 376              		.cfi_offset 7, -12
 377              		.cfi_offset 8, -8
 378              		.cfi_offset 14, -4
 379 0004 8AB0     		sub	sp, sp, #40
 380              		.cfi_def_cfa_offset 64
 187:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 381              		.loc 1 187 3 is_stmt 1 view .LVU99
 382              		.loc 1 187 20 is_stmt 0 view .LVU100
 383 0006 0023     		movs	r3, #0
 384 0008 0593     		str	r3, [sp, #20]
 385 000a 0693     		str	r3, [sp, #24]
 386 000c 0793     		str	r3, [sp, #28]
ARM GAS  /tmp/ccvJd0Ca.s 			page 12


 387 000e 0893     		str	r3, [sp, #32]
 388 0010 0993     		str	r3, [sp, #36]
 188:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 389              		.loc 1 188 3 is_stmt 1 view .LVU101
 390              		.loc 1 188 10 is_stmt 0 view .LVU102
 391 0012 0368     		ldr	r3, [r0]
 392              		.loc 1 188 5 view .LVU103
 393 0014 344A     		ldr	r2, .L28
 394 0016 9342     		cmp	r3, r2
 395 0018 05D0     		beq	.L26
 189:Core/Src/stm32f4xx_hal_msp.c ****   {
 190:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
 191:Core/Src/stm32f4xx_hal_msp.c **** 
 192:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
 193:Core/Src/stm32f4xx_hal_msp.c **** 
 194:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 195:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 196:Core/Src/stm32f4xx_hal_msp.c ****     PB8     ------> I2C1_SCL
 197:Core/Src/stm32f4xx_hal_msp.c ****     PB9     ------> I2C1_SDA
 198:Core/Src/stm32f4xx_hal_msp.c ****     */
 199:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 200:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 201:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 202:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 203:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 204:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 205:Core/Src/stm32f4xx_hal_msp.c **** 
 206:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 207:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 208:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 209:Core/Src/stm32f4xx_hal_msp.c **** 
 210:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 211:Core/Src/stm32f4xx_hal_msp.c ****   }
 212:Core/Src/stm32f4xx_hal_msp.c ****   else if(hi2c->Instance==I2C2)
 396              		.loc 1 212 8 is_stmt 1 view .LVU104
 397              		.loc 1 212 10 is_stmt 0 view .LVU105
 398 001a 344A     		ldr	r2, .L28+4
 399 001c 9342     		cmp	r3, r2
 400 001e 26D0     		beq	.L27
 401              	.LVL16:
 402              	.L22:
 213:Core/Src/stm32f4xx_hal_msp.c ****   {
 214:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 0 */
 215:Core/Src/stm32f4xx_hal_msp.c **** 
 216:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C2_MspInit 0 */
 217:Core/Src/stm32f4xx_hal_msp.c **** 
 218:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 219:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 220:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 221:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> I2C2_SCL
 222:Core/Src/stm32f4xx_hal_msp.c ****     PC12     ------> I2C2_SDA
 223:Core/Src/stm32f4xx_hal_msp.c ****     */
 224:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 225:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 226:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 227:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 228:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
ARM GAS  /tmp/ccvJd0Ca.s 			page 13


 229:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 230:Core/Src/stm32f4xx_hal_msp.c **** 
 231:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12;
 232:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 233:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 234:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 235:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 236:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 237:Core/Src/stm32f4xx_hal_msp.c **** 
 238:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 239:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C2_CLK_ENABLE();
 240:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 241:Core/Src/stm32f4xx_hal_msp.c **** 
 242:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C2_MspInit 1 */
 243:Core/Src/stm32f4xx_hal_msp.c ****   }
 244:Core/Src/stm32f4xx_hal_msp.c **** 
 245:Core/Src/stm32f4xx_hal_msp.c **** }
 403              		.loc 1 245 1 view .LVU106
 404 0020 0AB0     		add	sp, sp, #40
 405              		.cfi_remember_state
 406              		.cfi_def_cfa_offset 24
 407              		@ sp needed
 408 0022 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 409              	.LVL17:
 410              	.L26:
 411              		.cfi_restore_state
 194:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 412              		.loc 1 194 5 is_stmt 1 view .LVU107
 413              	.LBB7:
 194:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 414              		.loc 1 194 5 view .LVU108
 415 0026 0025     		movs	r5, #0
 416 0028 0095     		str	r5, [sp]
 194:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 417              		.loc 1 194 5 view .LVU109
 418 002a 314C     		ldr	r4, .L28+8
 419 002c 236B     		ldr	r3, [r4, #48]
 420 002e 43F00203 		orr	r3, r3, #2
 421 0032 2363     		str	r3, [r4, #48]
 194:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 422              		.loc 1 194 5 view .LVU110
 423 0034 236B     		ldr	r3, [r4, #48]
 424 0036 03F00203 		and	r3, r3, #2
 425 003a 0093     		str	r3, [sp]
 194:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 426              		.loc 1 194 5 view .LVU111
 427 003c 009B     		ldr	r3, [sp]
 428              	.LBE7:
 194:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 429              		.loc 1 194 5 view .LVU112
 199:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 430              		.loc 1 199 5 view .LVU113
 199:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 431              		.loc 1 199 25 is_stmt 0 view .LVU114
 432 003e 4FF44073 		mov	r3, #768
 433 0042 0593     		str	r3, [sp, #20]
 200:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/ccvJd0Ca.s 			page 14


 434              		.loc 1 200 5 is_stmt 1 view .LVU115
 200:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 435              		.loc 1 200 26 is_stmt 0 view .LVU116
 436 0044 1223     		movs	r3, #18
 437 0046 0693     		str	r3, [sp, #24]
 201:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 438              		.loc 1 201 5 is_stmt 1 view .LVU117
 202:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 439              		.loc 1 202 5 view .LVU118
 202:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 440              		.loc 1 202 27 is_stmt 0 view .LVU119
 441 0048 0323     		movs	r3, #3
 442 004a 0893     		str	r3, [sp, #32]
 203:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 443              		.loc 1 203 5 is_stmt 1 view .LVU120
 203:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 444              		.loc 1 203 31 is_stmt 0 view .LVU121
 445 004c 0423     		movs	r3, #4
 446 004e 0993     		str	r3, [sp, #36]
 204:Core/Src/stm32f4xx_hal_msp.c **** 
 447              		.loc 1 204 5 is_stmt 1 view .LVU122
 448 0050 05A9     		add	r1, sp, #20
 449 0052 2848     		ldr	r0, .L28+12
 450              	.LVL18:
 204:Core/Src/stm32f4xx_hal_msp.c **** 
 451              		.loc 1 204 5 is_stmt 0 view .LVU123
 452 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 453              	.LVL19:
 207:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 454              		.loc 1 207 5 is_stmt 1 view .LVU124
 455              	.LBB8:
 207:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 456              		.loc 1 207 5 view .LVU125
 457 0058 0195     		str	r5, [sp, #4]
 207:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 458              		.loc 1 207 5 view .LVU126
 459 005a 236C     		ldr	r3, [r4, #64]
 460 005c 43F40013 		orr	r3, r3, #2097152
 461 0060 2364     		str	r3, [r4, #64]
 207:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 462              		.loc 1 207 5 view .LVU127
 463 0062 236C     		ldr	r3, [r4, #64]
 464 0064 03F40013 		and	r3, r3, #2097152
 465 0068 0193     		str	r3, [sp, #4]
 207:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 466              		.loc 1 207 5 view .LVU128
 467 006a 019B     		ldr	r3, [sp, #4]
 468              	.LBE8:
 207:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 469              		.loc 1 207 5 view .LVU129
 470 006c D8E7     		b	.L22
 471              	.LVL20:
 472              	.L27:
 218:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 473              		.loc 1 218 5 view .LVU130
 474              	.LBB9:
 218:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
ARM GAS  /tmp/ccvJd0Ca.s 			page 15


 475              		.loc 1 218 5 view .LVU131
 476 006e 0025     		movs	r5, #0
 477 0070 0295     		str	r5, [sp, #8]
 218:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 478              		.loc 1 218 5 view .LVU132
 479 0072 1F4C     		ldr	r4, .L28+8
 480 0074 236B     		ldr	r3, [r4, #48]
 481 0076 43F00203 		orr	r3, r3, #2
 482 007a 2363     		str	r3, [r4, #48]
 218:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 483              		.loc 1 218 5 view .LVU133
 484 007c 236B     		ldr	r3, [r4, #48]
 485 007e 03F00203 		and	r3, r3, #2
 486 0082 0293     		str	r3, [sp, #8]
 218:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 487              		.loc 1 218 5 view .LVU134
 488 0084 029B     		ldr	r3, [sp, #8]
 489              	.LBE9:
 218:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 490              		.loc 1 218 5 view .LVU135
 219:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 491              		.loc 1 219 5 view .LVU136
 492              	.LBB10:
 219:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 493              		.loc 1 219 5 view .LVU137
 494 0086 0395     		str	r5, [sp, #12]
 219:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 495              		.loc 1 219 5 view .LVU138
 496 0088 236B     		ldr	r3, [r4, #48]
 497 008a 43F00403 		orr	r3, r3, #4
 498 008e 2363     		str	r3, [r4, #48]
 219:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 499              		.loc 1 219 5 view .LVU139
 500 0090 236B     		ldr	r3, [r4, #48]
 501 0092 03F00403 		and	r3, r3, #4
 502 0096 0393     		str	r3, [sp, #12]
 219:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 503              		.loc 1 219 5 view .LVU140
 504 0098 039B     		ldr	r3, [sp, #12]
 505              	.LBE10:
 219:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 506              		.loc 1 219 5 view .LVU141
 224:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 507              		.loc 1 224 5 view .LVU142
 224:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 508              		.loc 1 224 25 is_stmt 0 view .LVU143
 509 009a 4FF48063 		mov	r3, #1024
 510 009e 0593     		str	r3, [sp, #20]
 225:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 511              		.loc 1 225 5 is_stmt 1 view .LVU144
 225:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 512              		.loc 1 225 26 is_stmt 0 view .LVU145
 513 00a0 4FF01208 		mov	r8, #18
 514 00a4 CDF81880 		str	r8, [sp, #24]
 226:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 515              		.loc 1 226 5 is_stmt 1 view .LVU146
 227:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
ARM GAS  /tmp/ccvJd0Ca.s 			page 16


 516              		.loc 1 227 5 view .LVU147
 227:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 517              		.loc 1 227 27 is_stmt 0 view .LVU148
 518 00a8 0327     		movs	r7, #3
 519 00aa 0897     		str	r7, [sp, #32]
 228:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 520              		.loc 1 228 5 is_stmt 1 view .LVU149
 228:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 521              		.loc 1 228 31 is_stmt 0 view .LVU150
 522 00ac 0426     		movs	r6, #4
 523 00ae 0996     		str	r6, [sp, #36]
 229:Core/Src/stm32f4xx_hal_msp.c **** 
 524              		.loc 1 229 5 is_stmt 1 view .LVU151
 525 00b0 05A9     		add	r1, sp, #20
 526 00b2 1048     		ldr	r0, .L28+12
 527              	.LVL21:
 229:Core/Src/stm32f4xx_hal_msp.c **** 
 528              		.loc 1 229 5 is_stmt 0 view .LVU152
 529 00b4 FFF7FEFF 		bl	HAL_GPIO_Init
 530              	.LVL22:
 231:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 531              		.loc 1 231 5 is_stmt 1 view .LVU153
 231:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 532              		.loc 1 231 25 is_stmt 0 view .LVU154
 533 00b8 4FF48053 		mov	r3, #4096
 534 00bc 0593     		str	r3, [sp, #20]
 232:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 535              		.loc 1 232 5 is_stmt 1 view .LVU155
 232:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 536              		.loc 1 232 26 is_stmt 0 view .LVU156
 537 00be CDF81880 		str	r8, [sp, #24]
 233:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 538              		.loc 1 233 5 is_stmt 1 view .LVU157
 233:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 539              		.loc 1 233 26 is_stmt 0 view .LVU158
 540 00c2 0795     		str	r5, [sp, #28]
 234:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 541              		.loc 1 234 5 is_stmt 1 view .LVU159
 234:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 542              		.loc 1 234 27 is_stmt 0 view .LVU160
 543 00c4 0897     		str	r7, [sp, #32]
 235:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 544              		.loc 1 235 5 is_stmt 1 view .LVU161
 235:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 545              		.loc 1 235 31 is_stmt 0 view .LVU162
 546 00c6 0996     		str	r6, [sp, #36]
 236:Core/Src/stm32f4xx_hal_msp.c **** 
 547              		.loc 1 236 5 is_stmt 1 view .LVU163
 548 00c8 05A9     		add	r1, sp, #20
 549 00ca 0B48     		ldr	r0, .L28+16
 550 00cc FFF7FEFF 		bl	HAL_GPIO_Init
 551              	.LVL23:
 239:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 552              		.loc 1 239 5 view .LVU164
 553              	.LBB11:
 239:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 554              		.loc 1 239 5 view .LVU165
ARM GAS  /tmp/ccvJd0Ca.s 			page 17


 555 00d0 0495     		str	r5, [sp, #16]
 239:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 556              		.loc 1 239 5 view .LVU166
 557 00d2 236C     		ldr	r3, [r4, #64]
 558 00d4 43F48003 		orr	r3, r3, #4194304
 559 00d8 2364     		str	r3, [r4, #64]
 239:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 560              		.loc 1 239 5 view .LVU167
 561 00da 236C     		ldr	r3, [r4, #64]
 562 00dc 03F48003 		and	r3, r3, #4194304
 563 00e0 0493     		str	r3, [sp, #16]
 239:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 564              		.loc 1 239 5 view .LVU168
 565 00e2 049B     		ldr	r3, [sp, #16]
 566              	.LBE11:
 239:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 567              		.loc 1 239 5 view .LVU169
 568              		.loc 1 245 1 is_stmt 0 view .LVU170
 569 00e4 9CE7     		b	.L22
 570              	.L29:
 571 00e6 00BF     		.align	2
 572              	.L28:
 573 00e8 00540040 		.word	1073763328
 574 00ec 00580040 		.word	1073764352
 575 00f0 00380240 		.word	1073887232
 576 00f4 00040240 		.word	1073873920
 577 00f8 00080240 		.word	1073874944
 578              		.cfi_endproc
 579              	.LFE242:
 581              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 582              		.align	1
 583              		.global	HAL_I2C_MspDeInit
 584              		.syntax unified
 585              		.thumb
 586              		.thumb_func
 587              		.fpu fpv4-sp-d16
 589              	HAL_I2C_MspDeInit:
 590              	.LVL24:
 591              	.LFB243:
 246:Core/Src/stm32f4xx_hal_msp.c **** 
 247:Core/Src/stm32f4xx_hal_msp.c **** /**
 248:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 249:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 250:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 251:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 252:Core/Src/stm32f4xx_hal_msp.c **** */
 253:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 254:Core/Src/stm32f4xx_hal_msp.c **** {
 592              		.loc 1 254 1 is_stmt 1 view -0
 593              		.cfi_startproc
 594              		@ args = 0, pretend = 0, frame = 0
 595              		@ frame_needed = 0, uses_anonymous_args = 0
 596              		.loc 1 254 1 is_stmt 0 view .LVU172
 597 0000 10B5     		push	{r4, lr}
 598              		.cfi_def_cfa_offset 8
 599              		.cfi_offset 4, -8
 600              		.cfi_offset 14, -4
ARM GAS  /tmp/ccvJd0Ca.s 			page 18


 255:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 601              		.loc 1 255 3 is_stmt 1 view .LVU173
 602              		.loc 1 255 10 is_stmt 0 view .LVU174
 603 0002 0368     		ldr	r3, [r0]
 604              		.loc 1 255 5 view .LVU175
 605 0004 144A     		ldr	r2, .L36
 606 0006 9342     		cmp	r3, r2
 607 0008 03D0     		beq	.L34
 256:Core/Src/stm32f4xx_hal_msp.c ****   {
 257:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 258:Core/Src/stm32f4xx_hal_msp.c **** 
 259:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 260:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 261:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 262:Core/Src/stm32f4xx_hal_msp.c **** 
 263:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 264:Core/Src/stm32f4xx_hal_msp.c ****     PB8     ------> I2C1_SCL
 265:Core/Src/stm32f4xx_hal_msp.c ****     PB9     ------> I2C1_SDA
 266:Core/Src/stm32f4xx_hal_msp.c ****     */
 267:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 268:Core/Src/stm32f4xx_hal_msp.c **** 
 269:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 270:Core/Src/stm32f4xx_hal_msp.c **** 
 271:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 272:Core/Src/stm32f4xx_hal_msp.c **** 
 273:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 274:Core/Src/stm32f4xx_hal_msp.c ****   }
 275:Core/Src/stm32f4xx_hal_msp.c ****   else if(hi2c->Instance==I2C2)
 608              		.loc 1 275 8 is_stmt 1 view .LVU176
 609              		.loc 1 275 10 is_stmt 0 view .LVU177
 610 000a 144A     		ldr	r2, .L36+4
 611 000c 9342     		cmp	r3, r2
 612 000e 12D0     		beq	.L35
 613              	.LVL25:
 614              	.L30:
 276:Core/Src/stm32f4xx_hal_msp.c ****   {
 277:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspDeInit 0 */
 278:Core/Src/stm32f4xx_hal_msp.c **** 
 279:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C2_MspDeInit 0 */
 280:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 281:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C2_CLK_DISABLE();
 282:Core/Src/stm32f4xx_hal_msp.c **** 
 283:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 284:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> I2C2_SCL
 285:Core/Src/stm32f4xx_hal_msp.c ****     PC12     ------> I2C2_SDA
 286:Core/Src/stm32f4xx_hal_msp.c ****     */
 287:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 288:Core/Src/stm32f4xx_hal_msp.c **** 
 289:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_12);
 290:Core/Src/stm32f4xx_hal_msp.c **** 
 291:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspDeInit 1 */
 292:Core/Src/stm32f4xx_hal_msp.c **** 
 293:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C2_MspDeInit 1 */
 294:Core/Src/stm32f4xx_hal_msp.c ****   }
 295:Core/Src/stm32f4xx_hal_msp.c **** 
 296:Core/Src/stm32f4xx_hal_msp.c **** }
 615              		.loc 1 296 1 view .LVU178
ARM GAS  /tmp/ccvJd0Ca.s 			page 19


 616 0010 10BD     		pop	{r4, pc}
 617              	.LVL26:
 618              	.L34:
 261:Core/Src/stm32f4xx_hal_msp.c **** 
 619              		.loc 1 261 5 is_stmt 1 view .LVU179
 620 0012 02F5F232 		add	r2, r2, #123904
 621 0016 136C     		ldr	r3, [r2, #64]
 622 0018 23F40013 		bic	r3, r3, #2097152
 623 001c 1364     		str	r3, [r2, #64]
 267:Core/Src/stm32f4xx_hal_msp.c **** 
 624              		.loc 1 267 5 view .LVU180
 625 001e 104C     		ldr	r4, .L36+8
 626 0020 4FF48071 		mov	r1, #256
 627 0024 2046     		mov	r0, r4
 628              	.LVL27:
 267:Core/Src/stm32f4xx_hal_msp.c **** 
 629              		.loc 1 267 5 is_stmt 0 view .LVU181
 630 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 631              	.LVL28:
 269:Core/Src/stm32f4xx_hal_msp.c **** 
 632              		.loc 1 269 5 is_stmt 1 view .LVU182
 633 002a 4FF40071 		mov	r1, #512
 634 002e 2046     		mov	r0, r4
 635 0030 FFF7FEFF 		bl	HAL_GPIO_DeInit
 636              	.LVL29:
 637 0034 ECE7     		b	.L30
 638              	.LVL30:
 639              	.L35:
 281:Core/Src/stm32f4xx_hal_msp.c **** 
 640              		.loc 1 281 5 view .LVU183
 641 0036 02F5F032 		add	r2, r2, #122880
 642 003a 136C     		ldr	r3, [r2, #64]
 643 003c 23F48003 		bic	r3, r3, #4194304
 644 0040 1364     		str	r3, [r2, #64]
 287:Core/Src/stm32f4xx_hal_msp.c **** 
 645              		.loc 1 287 5 view .LVU184
 646 0042 4FF48061 		mov	r1, #1024
 647 0046 0648     		ldr	r0, .L36+8
 648              	.LVL31:
 287:Core/Src/stm32f4xx_hal_msp.c **** 
 649              		.loc 1 287 5 is_stmt 0 view .LVU185
 650 0048 FFF7FEFF 		bl	HAL_GPIO_DeInit
 651              	.LVL32:
 289:Core/Src/stm32f4xx_hal_msp.c **** 
 652              		.loc 1 289 5 is_stmt 1 view .LVU186
 653 004c 4FF48051 		mov	r1, #4096
 654 0050 0448     		ldr	r0, .L36+12
 655 0052 FFF7FEFF 		bl	HAL_GPIO_DeInit
 656              	.LVL33:
 657              		.loc 1 296 1 is_stmt 0 view .LVU187
 658 0056 DBE7     		b	.L30
 659              	.L37:
 660              		.align	2
 661              	.L36:
 662 0058 00540040 		.word	1073763328
 663 005c 00580040 		.word	1073764352
 664 0060 00040240 		.word	1073873920
ARM GAS  /tmp/ccvJd0Ca.s 			page 20


 665 0064 00080240 		.word	1073874944
 666              		.cfi_endproc
 667              	.LFE243:
 669              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 670              		.align	1
 671              		.global	HAL_UART_MspInit
 672              		.syntax unified
 673              		.thumb
 674              		.thumb_func
 675              		.fpu fpv4-sp-d16
 677              	HAL_UART_MspInit:
 678              	.LVL34:
 679              	.LFB244:
 297:Core/Src/stm32f4xx_hal_msp.c **** 
 298:Core/Src/stm32f4xx_hal_msp.c **** /**
 299:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 300:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 301:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 302:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 303:Core/Src/stm32f4xx_hal_msp.c **** */
 304:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 305:Core/Src/stm32f4xx_hal_msp.c **** {
 680              		.loc 1 305 1 is_stmt 1 view -0
 681              		.cfi_startproc
 682              		@ args = 0, pretend = 0, frame = 32
 683              		@ frame_needed = 0, uses_anonymous_args = 0
 684              		.loc 1 305 1 is_stmt 0 view .LVU189
 685 0000 00B5     		push	{lr}
 686              		.cfi_def_cfa_offset 4
 687              		.cfi_offset 14, -4
 688 0002 89B0     		sub	sp, sp, #36
 689              		.cfi_def_cfa_offset 40
 306:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 690              		.loc 1 306 3 is_stmt 1 view .LVU190
 691              		.loc 1 306 20 is_stmt 0 view .LVU191
 692 0004 0023     		movs	r3, #0
 693 0006 0393     		str	r3, [sp, #12]
 694 0008 0493     		str	r3, [sp, #16]
 695 000a 0593     		str	r3, [sp, #20]
 696 000c 0693     		str	r3, [sp, #24]
 697 000e 0793     		str	r3, [sp, #28]
 307:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 698              		.loc 1 307 3 is_stmt 1 view .LVU192
 699              		.loc 1 307 11 is_stmt 0 view .LVU193
 700 0010 0268     		ldr	r2, [r0]
 701              		.loc 1 307 5 view .LVU194
 702 0012 154B     		ldr	r3, .L42
 703 0014 9A42     		cmp	r2, r3
 704 0016 02D0     		beq	.L41
 705              	.LVL35:
 706              	.L38:
 308:Core/Src/stm32f4xx_hal_msp.c ****   {
 309:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 310:Core/Src/stm32f4xx_hal_msp.c **** 
 311:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 312:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 313:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
ARM GAS  /tmp/ccvJd0Ca.s 			page 21


 314:Core/Src/stm32f4xx_hal_msp.c **** 
 315:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 316:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 317:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 318:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 319:Core/Src/stm32f4xx_hal_msp.c ****     */
 320:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 321:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 322:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 323:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 324:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 325:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 326:Core/Src/stm32f4xx_hal_msp.c **** 
 327:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 328:Core/Src/stm32f4xx_hal_msp.c **** 
 329:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 330:Core/Src/stm32f4xx_hal_msp.c ****   }
 331:Core/Src/stm32f4xx_hal_msp.c **** 
 332:Core/Src/stm32f4xx_hal_msp.c **** }
 707              		.loc 1 332 1 view .LVU195
 708 0018 09B0     		add	sp, sp, #36
 709              		.cfi_remember_state
 710              		.cfi_def_cfa_offset 4
 711              		@ sp needed
 712 001a 5DF804FB 		ldr	pc, [sp], #4
 713              	.LVL36:
 714              	.L41:
 715              		.cfi_restore_state
 313:Core/Src/stm32f4xx_hal_msp.c **** 
 716              		.loc 1 313 5 is_stmt 1 view .LVU196
 717              	.LBB12:
 313:Core/Src/stm32f4xx_hal_msp.c **** 
 718              		.loc 1 313 5 view .LVU197
 719 001e 0021     		movs	r1, #0
 720 0020 0191     		str	r1, [sp, #4]
 313:Core/Src/stm32f4xx_hal_msp.c **** 
 721              		.loc 1 313 5 view .LVU198
 722 0022 03F5FA33 		add	r3, r3, #128000
 723 0026 1A6C     		ldr	r2, [r3, #64]
 724 0028 42F40032 		orr	r2, r2, #131072
 725 002c 1A64     		str	r2, [r3, #64]
 313:Core/Src/stm32f4xx_hal_msp.c **** 
 726              		.loc 1 313 5 view .LVU199
 727 002e 1A6C     		ldr	r2, [r3, #64]
 728 0030 02F40032 		and	r2, r2, #131072
 729 0034 0192     		str	r2, [sp, #4]
 313:Core/Src/stm32f4xx_hal_msp.c **** 
 730              		.loc 1 313 5 view .LVU200
 731 0036 019A     		ldr	r2, [sp, #4]
 732              	.LBE12:
 313:Core/Src/stm32f4xx_hal_msp.c **** 
 733              		.loc 1 313 5 view .LVU201
 315:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 734              		.loc 1 315 5 view .LVU202
 735              	.LBB13:
 315:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 736              		.loc 1 315 5 view .LVU203
ARM GAS  /tmp/ccvJd0Ca.s 			page 22


 737 0038 0291     		str	r1, [sp, #8]
 315:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 738              		.loc 1 315 5 view .LVU204
 739 003a 1A6B     		ldr	r2, [r3, #48]
 740 003c 42F00102 		orr	r2, r2, #1
 741 0040 1A63     		str	r2, [r3, #48]
 315:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 742              		.loc 1 315 5 view .LVU205
 743 0042 1B6B     		ldr	r3, [r3, #48]
 744 0044 03F00103 		and	r3, r3, #1
 745 0048 0293     		str	r3, [sp, #8]
 315:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 746              		.loc 1 315 5 view .LVU206
 747 004a 029B     		ldr	r3, [sp, #8]
 748              	.LBE13:
 315:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 749              		.loc 1 315 5 view .LVU207
 320:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 750              		.loc 1 320 5 view .LVU208
 320:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 751              		.loc 1 320 25 is_stmt 0 view .LVU209
 752 004c 0C23     		movs	r3, #12
 753 004e 0393     		str	r3, [sp, #12]
 321:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 754              		.loc 1 321 5 is_stmt 1 view .LVU210
 321:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 755              		.loc 1 321 26 is_stmt 0 view .LVU211
 756 0050 0223     		movs	r3, #2
 757 0052 0493     		str	r3, [sp, #16]
 322:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 758              		.loc 1 322 5 is_stmt 1 view .LVU212
 323:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 759              		.loc 1 323 5 view .LVU213
 323:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 760              		.loc 1 323 27 is_stmt 0 view .LVU214
 761 0054 0323     		movs	r3, #3
 762 0056 0693     		str	r3, [sp, #24]
 324:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 763              		.loc 1 324 5 is_stmt 1 view .LVU215
 324:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 764              		.loc 1 324 31 is_stmt 0 view .LVU216
 765 0058 0723     		movs	r3, #7
 766 005a 0793     		str	r3, [sp, #28]
 325:Core/Src/stm32f4xx_hal_msp.c **** 
 767              		.loc 1 325 5 is_stmt 1 view .LVU217
 768 005c 03A9     		add	r1, sp, #12
 769 005e 0348     		ldr	r0, .L42+4
 770              	.LVL37:
 325:Core/Src/stm32f4xx_hal_msp.c **** 
 771              		.loc 1 325 5 is_stmt 0 view .LVU218
 772 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 773              	.LVL38:
 774              		.loc 1 332 1 view .LVU219
 775 0064 D8E7     		b	.L38
 776              	.L43:
 777 0066 00BF     		.align	2
 778              	.L42:
ARM GAS  /tmp/ccvJd0Ca.s 			page 23


 779 0068 00440040 		.word	1073759232
 780 006c 00000240 		.word	1073872896
 781              		.cfi_endproc
 782              	.LFE244:
 784              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 785              		.align	1
 786              		.global	HAL_UART_MspDeInit
 787              		.syntax unified
 788              		.thumb
 789              		.thumb_func
 790              		.fpu fpv4-sp-d16
 792              	HAL_UART_MspDeInit:
 793              	.LVL39:
 794              	.LFB245:
 333:Core/Src/stm32f4xx_hal_msp.c **** 
 334:Core/Src/stm32f4xx_hal_msp.c **** /**
 335:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 336:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 337:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 338:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 339:Core/Src/stm32f4xx_hal_msp.c **** */
 340:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 341:Core/Src/stm32f4xx_hal_msp.c **** {
 795              		.loc 1 341 1 is_stmt 1 view -0
 796              		.cfi_startproc
 797              		@ args = 0, pretend = 0, frame = 0
 798              		@ frame_needed = 0, uses_anonymous_args = 0
 799              		.loc 1 341 1 is_stmt 0 view .LVU221
 800 0000 08B5     		push	{r3, lr}
 801              		.cfi_def_cfa_offset 8
 802              		.cfi_offset 3, -8
 803              		.cfi_offset 14, -4
 342:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 804              		.loc 1 342 3 is_stmt 1 view .LVU222
 805              		.loc 1 342 11 is_stmt 0 view .LVU223
 806 0002 0268     		ldr	r2, [r0]
 807              		.loc 1 342 5 view .LVU224
 808 0004 064B     		ldr	r3, .L48
 809 0006 9A42     		cmp	r2, r3
 810 0008 00D0     		beq	.L47
 811              	.LVL40:
 812              	.L44:
 343:Core/Src/stm32f4xx_hal_msp.c ****   {
 344:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 345:Core/Src/stm32f4xx_hal_msp.c **** 
 346:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 347:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 348:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 349:Core/Src/stm32f4xx_hal_msp.c **** 
 350:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 351:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 352:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 353:Core/Src/stm32f4xx_hal_msp.c ****     */
 354:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 355:Core/Src/stm32f4xx_hal_msp.c **** 
 356:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 357:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccvJd0Ca.s 			page 24


 358:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 359:Core/Src/stm32f4xx_hal_msp.c ****   }
 360:Core/Src/stm32f4xx_hal_msp.c **** 
 361:Core/Src/stm32f4xx_hal_msp.c **** }
 813              		.loc 1 361 1 view .LVU225
 814 000a 08BD     		pop	{r3, pc}
 815              	.LVL41:
 816              	.L47:
 348:Core/Src/stm32f4xx_hal_msp.c **** 
 817              		.loc 1 348 5 is_stmt 1 view .LVU226
 818 000c 054A     		ldr	r2, .L48+4
 819 000e 136C     		ldr	r3, [r2, #64]
 820 0010 23F40033 		bic	r3, r3, #131072
 821 0014 1364     		str	r3, [r2, #64]
 354:Core/Src/stm32f4xx_hal_msp.c **** 
 822              		.loc 1 354 5 view .LVU227
 823 0016 0C21     		movs	r1, #12
 824 0018 0348     		ldr	r0, .L48+8
 825              	.LVL42:
 354:Core/Src/stm32f4xx_hal_msp.c **** 
 826              		.loc 1 354 5 is_stmt 0 view .LVU228
 827 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 828              	.LVL43:
 829              		.loc 1 361 1 view .LVU229
 830 001e F4E7     		b	.L44
 831              	.L49:
 832              		.align	2
 833              	.L48:
 834 0020 00440040 		.word	1073759232
 835 0024 00380240 		.word	1073887232
 836 0028 00000240 		.word	1073872896
 837              		.cfi_endproc
 838              	.LFE245:
 840              		.text
 841              	.Letext0:
 842              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 843              		.file 3 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 844              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 845              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 846              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 847              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 848              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 849              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 850              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 851              		.file 11 "Core/Inc/main.h"
 852              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /tmp/ccvJd0Ca.s 			page 25


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
     /tmp/ccvJd0Ca.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccvJd0Ca.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccvJd0Ca.s:85     .text.HAL_MspInit:0000000000000040 $d
     /tmp/ccvJd0Ca.s:90     .text.HAL_ADC_MspInit:0000000000000000 $t
     /tmp/ccvJd0Ca.s:97     .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
     /tmp/ccvJd0Ca.s:283    .text.HAL_ADC_MspInit:00000000000000c4 $d
     /tmp/ccvJd0Ca.s:291    .text.HAL_ADC_MspDeInit:0000000000000000 $t
     /tmp/ccvJd0Ca.s:298    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
     /tmp/ccvJd0Ca.s:348    .text.HAL_ADC_MspDeInit:0000000000000030 $d
     /tmp/ccvJd0Ca.s:356    .text.HAL_I2C_MspInit:0000000000000000 $t
     /tmp/ccvJd0Ca.s:363    .text.HAL_I2C_MspInit:0000000000000000 HAL_I2C_MspInit
     /tmp/ccvJd0Ca.s:573    .text.HAL_I2C_MspInit:00000000000000e8 $d
     /tmp/ccvJd0Ca.s:582    .text.HAL_I2C_MspDeInit:0000000000000000 $t
     /tmp/ccvJd0Ca.s:589    .text.HAL_I2C_MspDeInit:0000000000000000 HAL_I2C_MspDeInit
     /tmp/ccvJd0Ca.s:662    .text.HAL_I2C_MspDeInit:0000000000000058 $d
     /tmp/ccvJd0Ca.s:670    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccvJd0Ca.s:677    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccvJd0Ca.s:779    .text.HAL_UART_MspInit:0000000000000068 $d
     /tmp/ccvJd0Ca.s:785    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccvJd0Ca.s:792    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccvJd0Ca.s:834    .text.HAL_UART_MspDeInit:0000000000000020 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_GPIO_Init
HAL_DMA_Init
Error_Handler
hdma_adc1
HAL_GPIO_DeInit
HAL_DMA_DeInit
