# TCL File Generated by Component Editor 18.1
# Mon Mar 15 17:45:05 BRT 2021
# DO NOT MODIFY


# 
# Memory_Filler "Memory_Filler" v1.0
#  2021.03.15.17:45:05
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module Memory_Filler
# 
set_module_property DESCRIPTION ""
set_module_property NAME Memory_Filler
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME Memory_Filler
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL mfil_memory_filler_top
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file mfil_config_avalon_mm_registers_pkg.vhd VHDL PATH Memory_Filler/MFIL_REGISTERS/mfil_config_avalon_mm_registers_pkg.vhd
add_fileset_file mfil_config_avalon_mm_pkg.vhd VHDL PATH Memory_Filler/MFIL_CONFIG_AVALON_MM/mfil_config_avalon_mm_pkg.vhd
add_fileset_file mfil_config_avalon_mm_read_ent.vhd VHDL PATH Memory_Filler/MFIL_CONFIG_AVALON_MM/mfil_config_avalon_mm_read_ent.vhd
add_fileset_file mfil_config_avalon_mm_write_ent.vhd VHDL PATH Memory_Filler/MFIL_CONFIG_AVALON_MM/mfil_config_avalon_mm_write_ent.vhd
add_fileset_file mfil_config_avalon_mm_stimulli.vhd VHDL PATH Memory_Filler/MFIL_CONFIG_AVALON_MM/mfil_config_avalon_mm_stimulli.vhd
add_fileset_file mfil_avm_data_pkg.vhd VHDL PATH Memory_Filler/MFIL_AVALON_MM_MASTER_DATA/mfil_avm_data_pkg.vhd
add_fileset_file mfil_avm_data_writer_ent.vhd VHDL PATH Memory_Filler/MFIL_AVALON_MM_MASTER_DATA/mfil_avm_data_writer_ent.vhd
add_fileset_file delay_block_ent.vhd VHDL PATH Memory_Filler/MFIL_AMV_CONTROLLER/delay_block_ent.vhd
add_fileset_file mfil_avm_writer_controller_ent.vhd VHDL PATH Memory_Filler/MFIL_AMV_CONTROLLER/mfil_avm_writer_controller_ent.vhd
add_fileset_file mfil_memory_filler_top.vhd VHDL PATH Memory_Filler/mfil_memory_filler_top.vhd TOP_LEVEL_FILE

add_fileset SIM_VHDL SIM_VHDL "" ""
set_fileset_property SIM_VHDL TOP_LEVEL mfil_memory_filler_top
set_fileset_property SIM_VHDL ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VHDL ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file mfil_config_avalon_mm_registers_pkg.vhd VHDL PATH Memory_Filler/MFIL_REGISTERS/mfil_config_avalon_mm_registers_pkg.vhd
add_fileset_file mfil_config_avalon_mm_pkg.vhd VHDL PATH Memory_Filler/MFIL_CONFIG_AVALON_MM/mfil_config_avalon_mm_pkg.vhd
add_fileset_file mfil_config_avalon_mm_read_ent.vhd VHDL PATH Memory_Filler/MFIL_CONFIG_AVALON_MM/mfil_config_avalon_mm_read_ent.vhd
add_fileset_file mfil_config_avalon_mm_write_ent.vhd VHDL PATH Memory_Filler/MFIL_CONFIG_AVALON_MM/mfil_config_avalon_mm_write_ent.vhd
add_fileset_file mfil_config_avalon_mm_stimulli.vhd VHDL PATH Memory_Filler/MFIL_CONFIG_AVALON_MM/mfil_config_avalon_mm_stimulli.vhd
add_fileset_file mfil_avm_data_pkg.vhd VHDL PATH Memory_Filler/MFIL_AVALON_MM_MASTER_DATA/mfil_avm_data_pkg.vhd
add_fileset_file mfil_avm_data_writer_ent.vhd VHDL PATH Memory_Filler/MFIL_AVALON_MM_MASTER_DATA/mfil_avm_data_writer_ent.vhd
add_fileset_file delay_block_ent.vhd VHDL PATH Memory_Filler/MFIL_AMV_CONTROLLER/delay_block_ent.vhd
add_fileset_file mfil_avm_writer_controller_ent.vhd VHDL PATH Memory_Filler/MFIL_AMV_CONTROLLER/mfil_avm_writer_controller_ent.vhd
add_fileset_file mfil_memory_filler_top.vhd VHDL PATH Memory_Filler/mfil_memory_filler_top.vhd TOP_LEVEL_FILE


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock_sink
# 
add_interface clock_sink clock end
set_interface_property clock_sink clockRate 100000000
set_interface_property clock_sink ENABLED true
set_interface_property clock_sink EXPORT_OF ""
set_interface_property clock_sink PORT_NAME_MAP ""
set_interface_property clock_sink CMSIS_SVD_VARIABLES ""
set_interface_property clock_sink SVD_ADDRESS_GROUP ""

add_interface_port clock_sink clock_sink_clk_i clk Input 1


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock_sink
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""

add_interface_port reset_sink reset_sink_reset_i reset Input 1


# 
# connection point avalon_slave_config
# 
add_interface avalon_slave_config avalon end
set_interface_property avalon_slave_config addressUnits WORDS
set_interface_property avalon_slave_config associatedClock clock_sink
set_interface_property avalon_slave_config associatedReset reset_sink
set_interface_property avalon_slave_config bitsPerSymbol 8
set_interface_property avalon_slave_config burstOnBurstBoundariesOnly false
set_interface_property avalon_slave_config burstcountUnits WORDS
set_interface_property avalon_slave_config explicitAddressSpan 0
set_interface_property avalon_slave_config holdTime 0
set_interface_property avalon_slave_config linewrapBursts false
set_interface_property avalon_slave_config maximumPendingReadTransactions 0
set_interface_property avalon_slave_config maximumPendingWriteTransactions 0
set_interface_property avalon_slave_config readLatency 0
set_interface_property avalon_slave_config readWaitTime 1
set_interface_property avalon_slave_config setupTime 0
set_interface_property avalon_slave_config timingUnits Cycles
set_interface_property avalon_slave_config writeWaitTime 0
set_interface_property avalon_slave_config ENABLED true
set_interface_property avalon_slave_config EXPORT_OF ""
set_interface_property avalon_slave_config PORT_NAME_MAP ""
set_interface_property avalon_slave_config CMSIS_SVD_VARIABLES ""
set_interface_property avalon_slave_config SVD_ADDRESS_GROUP ""

add_interface_port avalon_slave_config avalon_slave_config_address_i address Input 8
add_interface_port avalon_slave_config avalon_slave_config_byteenable_i byteenable Input 4
add_interface_port avalon_slave_config avalon_slave_config_write_i write Input 1
add_interface_port avalon_slave_config avalon_slave_config_writedata_i writedata Input 32
add_interface_port avalon_slave_config avalon_slave_config_read_i read Input 1
add_interface_port avalon_slave_config avalon_slave_config_readdata_o readdata Output 32
add_interface_port avalon_slave_config avalon_slave_config_waitrequest_o waitrequest Output 1
set_interface_assignment avalon_slave_config embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_slave_config embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_slave_config embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_slave_config embeddedsw.configuration.isPrintableDevice 0


# 
# connection point avalon_master_data
# 
add_interface avalon_master_data avalon start
set_interface_property avalon_master_data addressUnits SYMBOLS
set_interface_property avalon_master_data associatedClock clock_sink
set_interface_property avalon_master_data associatedReset reset_sink
set_interface_property avalon_master_data bitsPerSymbol 8
set_interface_property avalon_master_data burstOnBurstBoundariesOnly false
set_interface_property avalon_master_data burstcountUnits WORDS
set_interface_property avalon_master_data doStreamReads false
set_interface_property avalon_master_data doStreamWrites false
set_interface_property avalon_master_data holdTime 0
set_interface_property avalon_master_data linewrapBursts false
set_interface_property avalon_master_data maximumPendingReadTransactions 0
set_interface_property avalon_master_data maximumPendingWriteTransactions 0
set_interface_property avalon_master_data readLatency 0
set_interface_property avalon_master_data readWaitTime 1
set_interface_property avalon_master_data setupTime 0
set_interface_property avalon_master_data timingUnits Cycles
set_interface_property avalon_master_data writeWaitTime 0
set_interface_property avalon_master_data ENABLED true
set_interface_property avalon_master_data EXPORT_OF ""
set_interface_property avalon_master_data PORT_NAME_MAP ""
set_interface_property avalon_master_data CMSIS_SVD_VARIABLES ""
set_interface_property avalon_master_data SVD_ADDRESS_GROUP ""

add_interface_port avalon_master_data avalon_master_data_waitrequest_i waitrequest Input 1
add_interface_port avalon_master_data avalon_master_data_address_o address Output 64
add_interface_port avalon_master_data avalon_master_data_write_o write Output 1
add_interface_port avalon_master_data avalon_master_data_writedata_o writedata Output 256

