/*
*********************************************************************************************************
*                                                AR100 SYSTEM
*                                     AR100 Software System Develop Kits
*                                               interrupt manager
*
*                                    (c) Copyright 2012-2016, Sunny China
*                                             All Rights Reserved
*
* File    : interrupt_manager.c
* By      : Sunny
* Version : v1.0
* Date    : 2012-5-3
* Descript: the manager of interrupt.
* Update  : date                auther      ver     notes
*           2012-5-3 10:45:15   Sunny       1.0     Create this file.
*********************************************************************************************************
*/

#include <irqs.h>

#include "intc_i.h"
#include "platform-intc.h"

s32 interrupt_clear_pending(u32 intno);

struct int_isr_node isr_table[SUNXI_RINTC_IRQ_SOURCE_MAX][SUNXI_RINTC_IRQ_GROUP_NUM];

/*
*********************************************************************************************************
*                                       INIT INTERRUPT MANAGER
*
* Description:  initialize interrupt manager.
*
* Arguments  :  none.
*
* Returns    :  OK if initialize interrupt manager succeeded, others if failed.
*********************************************************************************************************
*/
s32 interrupt_init(void)
{
	s32 major, minor;

	/* initialize interrupt controller */
	intc_init();

	/* initialize ISR table */
	for (major = 0; major < SUNXI_RINTC_IRQ_SOURCE_MAX; major++) {
		for (minor = 0; minor < SUNXI_RINTC_IRQ_GROUP_NUM; minor++) {
			isr_table[major][minor].pisr = isr_default;
			isr_table[major][minor].parg = NULL;
		}
	}

	/* interrupt manager initialize succeeded */
	return OK;
}

/*
*********************************************************************************************************
*                                       EXIT INTERRUPT MANAGER
*
* Description:  exit interrupt manager.
*
* Arguments  :  none.
*
* Returns    :  OK if exit interrupt manager succeeded, others if failed.
*********************************************************************************************************
*/
s32 interrupt_exit(void)
{
	intc_exit();

	return OK;
}

/*
*********************************************************************************************************
*                                           ENABLE INTERRUPT
*
* Description:  enable a specific interrupt.
*
* Arguments  :  intno : the number of interrupt which we want to enable.
*
* Returns    :  OK if enable interrupt succeeded, others if failed.
*********************************************************************************************************
*/
s32 interrupt_enable(u32 intno)
{
	return intc_enable_interrupt(intno);
}

/*
*********************************************************************************************************
*                                           DISABLE INTERRUPT
*
* Description:  disable a specific interrupt.
*
* Arguments  :  intno : the number of interrupt which we want to disable.
*
* Returns    :  OK if disable interrupt succeeded, others if failed.
*********************************************************************************************************
*/
s32 interrupt_disable(u32 intno)
{
	return intc_disable_interrupt(intno);
}

/*
*********************************************************************************************************
*                                           SET NMI TRIGGER
*
* Description:  set nmi trigger.
*
* Arguments  :  type : the trigger type.
*
* Returns    :  OK if set trigger type succeeded, others if failed.
*********************************************************************************************************
*/
s32 interrupt_set_nmi_trigger(u32 type)
{
	u32 value;

	pintc_regs->control = type;

	/* mask cpus nmi irq */
	value = pintc_regs->mask;
	value |= 0x1;
	pintc_regs->mask = value;

	return OK;
}

s32 interrupt_set_mask(u32 intno, u32 mask)
{
	return intc_set_mask(intno, mask);
}

s32 interrupt_set_group_config(u32 grp_irq_num, u32 mask)
{
	return intc_set_group_config(grp_irq_num, mask);
}

/*
*********************************************************************************************************
*                                           INSTALL ISR
*
* Description:  install ISR for a specific interrupt.
*
* Arguments  :  intno   : the number of interrupt which we want to install ISR.
*       pisr    : the ISR which to been install.
*       parg    : the argument for the ISR.
*
* Returns    :  OK if install ISR succeeded, others if failed.
*
* Note       :  the ISR execute entironment : CPU disable interrupt response.
*********************************************************************************************************
*/
s32 install_isr(u32 intno, __pISR_hdle_t pisr, void *parg)
{
	u32 major = get_major(intno);
	u32 minor = get_minor(intno);

	/* intno can't beyond then IRQ_SOURCE_MAX */
	/* ASSERT(intno < IRQ_SOUCE_MAX); */

	/*default isr, install directly */
	isr_table[major][minor].pisr = pisr;
	isr_table[major][minor].parg = parg;

	return OK;
}

/*
*********************************************************************************************************
*                                           UNINSTALL ISR
*
* Description:  uninstall ISR for a specific interrupt.
*
* Arguments  :  intno   : the number of interrupt which we want to uninstall ISR.
*               pisr    : the ISR which to been uninstall.
*
* Returns    :  OK if uninstall ISR succeeded, others if failed.
*********************************************************************************************************
*/
s32 uninstall_isr(u32 intno, __pISR_hdle_t pisr)
{
	u32 major = get_major(intno);
	u32 minor = get_minor(intno);

	/* intno can't beyond then IRQ_SOURCE_MAX */
	/* ASSERT(intno < IRQ_SOUCE_MAX); */

	if (isr_table[major][minor].pisr) {
		/*uninstall isr */
		isr_table[major][minor].pisr = isr_default;
		isr_table[major][minor].parg = NULL;
	} else {
		/*
		 * don't support shared interrupt now,
		 * by sunny at 2012-5-3 11:20:28.
		 */
		return -1;
	}

	return OK;
}

/*
*********************************************************************************************************
*                                           INTERRUPT ENTRY
*
* Description:  the entry of CPU IRQ, mainly for CPU IRQ exception.
*
* Arguments  :  none.
*
* Returns    :  OK if process CPU IRQ succeeded, others if failed.
*********************************************************************************************************
*/
s32 interrupt_entry(void)
{
	u32 intno = intc_get_current_interrupt();
	u32 major = get_major(intno);
	u32 index;

	/* intno can't beyond then IRQ_SOURCE_MAX */
	/* ASSERT(intno < IRQ_SOUCE_MAX); */

	/* process group interrupt by call isr */
	if ( major >= SUNXI_RINTC_IRQ_GROUP_START &&
		major <= SUNXI_RINTC_IRQ_GROUP_END)
		goto irq_group;

	/* process single interrupt by call isr */
	(isr_table[major][0].pisr) (isr_table[major][0].parg);

	return OK;

irq_group:
	for (index = 0; index < SUNXI_RINTC_IRQ_GROUP_NUM; index++)
		(isr_table[major][index].pisr) (isr_table[major][index].parg);

	return OK;
}

s32 interrupt_query_pending(u32 intno)
{
	volatile u32 pending;

	if (intno <= 31)
		pending = pintc_regs->pending & (1 << intno);
	else if (intno > 31 && intno <= 63)
		pending = pintc_regs->pending1 & (1 << (intno - 32));
	else
		pending = pintc_regs->pending2 & (1 << (intno - 64));
	return pending;
}

s32 interrupt_clear_pending(u32 intno)
{
	if (intno <= 31)
		pintc_regs->pending = (1 << intno);
	else if (intno > 31 && intno <= 63)
		pintc_regs->pending = (1 << (intno - 32));
	else
		pintc_regs->pending = (1 << (intno - 64));
	return OK;
}

s32 isr_default(void *arg)
{
	return true;
}

u32 interrupt_get_current_intno(void)
{
	return intc_get_current_interrupt();
}

/*the backup of enable and mask register*/
u32 intc_enable[3];
u32 intc_mask[3];

s32 interrupt_standby_enter(void)
{
	/*backup registers */
	intc_enable[0] = pintc_regs->enable;
	intc_enable[1] = pintc_regs->enable1;
	intc_enable[2] = pintc_regs->enable2;
	intc_mask[0] = pintc_regs->mask;
	intc_mask[1] = pintc_regs->mask1;
	intc_mask[2] = pintc_regs->mask2;

	/*disable all interrupt */
	pintc_regs->enable = 0;
	pintc_regs->enable1 = 0;
	pintc_regs->enable2 = 0;
	pintc_regs->mask = 0;
	pintc_regs->mask1 = 0;
	pintc_regs->mask2 = 0;

	return OK;
}

s32 interrupt_standby_exit(void)
{
	/*clear standby pendings */
	pintc_regs->pending = 0xffffffff;
	pintc_regs->pending1 = 0xffffffff;
	pintc_regs->pending2 = 0xffffffff;

	/*restore registers */
	pintc_regs->enable = intc_enable[0];
	pintc_regs->enable1 = intc_enable[1];
	pintc_regs->enable2 = intc_enable[2];
	pintc_regs->mask = intc_mask[0];
	pintc_regs->mask1 = intc_mask[1];
	pintc_regs->mask2 = intc_mask[2];

	return OK;
}
