# Configures timing system and PLL before the frontend is activated
run cdr_reset
delay 2000000
run si5344_62p5mhz_dcsk_config
delay 2000000
run i2c_phase_300
