# compile vhdl design source files
vhdl xil_defaultlib  "../../../Lab_5.srcs/sources_1/new/Memory.vhd"
vhdl xil_defaultlib  "../../../Lab_5.srcs/sim_1/new/Memory_tb.vhd"

# Do not sort compile order
nosort
