$date
	Sun Jul 19 19:41:02 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module swtest $end
$var wire 10 ! o3 [9:0] $end
$var wire 10 " o2 [9:0] $end
$var wire 10 # o1 [9:0] $end
$var wire 10 $ o0 [9:0] $end
$var reg 1 % clk $end
$var reg 10 & i0 [9:0] $end
$var reg 10 ' i1 [9:0] $end
$var reg 10 ( i2 [9:0] $end
$var reg 10 ) i3 [9:0] $end
$var reg 1 * rst $end
$scope module sw $end
$var wire 1 % clk $end
$var wire 10 + i0 [9:0] $end
$var wire 10 , i1 [9:0] $end
$var wire 10 - i2 [9:0] $end
$var wire 10 . i3 [9:0] $end
$var wire 1 * rst $end
$var wire 4 / req3 [3:0] $end
$var wire 4 0 req2 [3:0] $end
$var wire 4 1 req1 [3:0] $end
$var wire 4 2 req0 [3:0] $end
$var wire 10 3 o3 [9:0] $end
$var wire 10 4 o2 [9:0] $end
$var wire 10 5 o1 [9:0] $end
$var wire 10 6 o0 [9:0] $end
$var wire 1 7 full3 $end
$var wire 1 8 full2 $end
$var wire 1 9 full1 $end
$var wire 1 : full0 $end
$var wire 1 ; empty3 $end
$var wire 1 < empty2 $end
$var wire 1 = empty1 $end
$var wire 1 > empty0 $end
$var wire 10 ? co3 [9:0] $end
$var wire 10 @ co2 [9:0] $end
$var wire 10 A co1 [9:0] $end
$var wire 10 B co0 [9:0] $end
$var wire 1 C ack33 $end
$var wire 1 D ack32 $end
$var wire 1 E ack31 $end
$var wire 1 F ack30 $end
$var wire 1 G ack3 $end
$var wire 1 H ack23 $end
$var wire 1 I ack22 $end
$var wire 1 J ack21 $end
$var wire 1 K ack20 $end
$var wire 1 L ack2 $end
$var wire 1 M ack13 $end
$var wire 1 N ack12 $end
$var wire 1 O ack11 $end
$var wire 1 P ack10 $end
$var wire 1 Q ack1 $end
$var wire 1 R ack03 $end
$var wire 1 S ack02 $end
$var wire 1 T ack01 $end
$var wire 1 U ack00 $end
$var wire 1 V ack0 $end
$scope module ackor0 $end
$var wire 1 V ack $end
$var wire 1 F ack3 $end
$var wire 1 K ack2 $end
$var wire 1 P ack1 $end
$var wire 1 U ack0 $end
$upscope $end
$scope module ackor1 $end
$var wire 1 Q ack $end
$var wire 1 E ack3 $end
$var wire 1 J ack2 $end
$var wire 1 O ack1 $end
$var wire 1 T ack0 $end
$upscope $end
$scope module ackor2 $end
$var wire 1 L ack $end
$var wire 1 D ack3 $end
$var wire 1 I ack2 $end
$var wire 1 N ack1 $end
$var wire 1 S ack0 $end
$upscope $end
$scope module ackor3 $end
$var wire 1 G ack $end
$var wire 1 C ack3 $end
$var wire 1 H ack2 $end
$var wire 1 M ack1 $end
$var wire 1 R ack0 $end
$upscope $end
$scope module arb0 $end
$var wire 1 % clk $end
$var wire 1 W req0 $end
$var wire 1 X req1 $end
$var wire 1 Y req2 $end
$var wire 1 Z req3 $end
$var wire 1 * rst $end
$var reg 1 U ack0 $end
$var reg 1 T ack1 $end
$var reg 1 S ack2 $end
$var reg 1 R ack3 $end
$var reg 1 [ req $end
$var reg 3 \ state [2:0] $end
$upscope $end
$scope module arb1 $end
$var wire 1 % clk $end
$var wire 1 ] req0 $end
$var wire 1 ^ req1 $end
$var wire 1 _ req2 $end
$var wire 1 ` req3 $end
$var wire 1 * rst $end
$var reg 1 P ack0 $end
$var reg 1 O ack1 $end
$var reg 1 N ack2 $end
$var reg 1 M ack3 $end
$var reg 1 a req $end
$var reg 3 b state [2:0] $end
$upscope $end
$scope module arb2 $end
$var wire 1 % clk $end
$var wire 1 c req0 $end
$var wire 1 d req1 $end
$var wire 1 e req2 $end
$var wire 1 f req3 $end
$var wire 1 * rst $end
$var reg 1 K ack0 $end
$var reg 1 J ack1 $end
$var reg 1 I ack2 $end
$var reg 1 H ack3 $end
$var reg 1 g req $end
$var reg 3 h state [2:0] $end
$upscope $end
$scope module arb3 $end
$var wire 1 % clk $end
$var wire 1 i req0 $end
$var wire 1 j req1 $end
$var wire 1 k req2 $end
$var wire 1 l req3 $end
$var wire 1 * rst $end
$var reg 1 F ack0 $end
$var reg 1 E ack1 $end
$var reg 1 D ack2 $end
$var reg 1 C ack3 $end
$var reg 1 m req $end
$var reg 3 n state [2:0] $end
$upscope $end
$scope module cb $end
$var wire 4 o d0 [3:0] $end
$var wire 4 p d1 [3:0] $end
$var wire 4 q d2 [3:0] $end
$var wire 4 r d3 [3:0] $end
$var wire 10 s o3 [9:0] $end
$var wire 10 t o2 [9:0] $end
$var wire 10 u o1 [9:0] $end
$var wire 10 v o0 [9:0] $end
$var wire 10 w i3 [9:0] $end
$var wire 10 x i2 [9:0] $end
$var wire 10 y i1 [9:0] $end
$var wire 10 z i0 [9:0] $end
$scope module cbsel0 $end
$var wire 4 { d [3:0] $end
$var wire 10 | i3 [9:0] $end
$var wire 10 } i2 [9:0] $end
$var wire 10 ~ i1 [9:0] $end
$var wire 10 !" i0 [9:0] $end
$var reg 10 "" o [9:0] $end
$upscope $end
$scope module cbsel1 $end
$var wire 4 #" d [3:0] $end
$var wire 10 $" i3 [9:0] $end
$var wire 10 %" i2 [9:0] $end
$var wire 10 &" i1 [9:0] $end
$var wire 10 '" i0 [9:0] $end
$var reg 10 (" o [9:0] $end
$upscope $end
$scope module cbsel2 $end
$var wire 4 )" d [3:0] $end
$var wire 10 *" i3 [9:0] $end
$var wire 10 +" i2 [9:0] $end
$var wire 10 ," i1 [9:0] $end
$var wire 10 -" i0 [9:0] $end
$var reg 10 ." o [9:0] $end
$upscope $end
$scope module cbsel3 $end
$var wire 4 /" d [3:0] $end
$var wire 10 0" i3 [9:0] $end
$var wire 10 1" i2 [9:0] $end
$var wire 10 2" i1 [9:0] $end
$var wire 10 3" i0 [9:0] $end
$var reg 10 4" o [9:0] $end
$upscope $end
$upscope $end
$scope module ib0 $end
$var wire 1 V ack $end
$var wire 1 % clk $end
$var wire 10 5" pkti [9:0] $end
$var wire 1 * rst $end
$var wire 1 6" we $end
$var wire 4 7" req [3:0] $end
$var wire 1 8" re $end
$var wire 10 9" pkto [9:0] $end
$var wire 1 : full $end
$var wire 1 > empty $end
$scope module fifo $end
$var wire 1 % clk $end
$var wire 10 :" pkti [9:0] $end
$var wire 1 * rst $end
$var wire 1 6" we $end
$var wire 1 8" re $end
$var reg 1 > empty $end
$var reg 1 : full $end
$var reg 4 ;" head [3:0] $end
$var reg 4 <" headi [3:0] $end
$var reg 10 =" pkto [9:0] $end
$var reg 4 >" tail [3:0] $end
$upscope $end
$scope module ibsm $end
$var wire 1 V ack $end
$var wire 1 % clk $end
$var wire 1 > empty $end
$var wire 10 ?" pkto [9:0] $end
$var wire 1 * rst $end
$var reg 1 8" re $end
$var reg 4 @" req [3:0] $end
$var reg 3 A" state [2:0] $end
$upscope $end
$scope module mkwe $end
$var wire 10 B" pkti [9:0] $end
$var reg 1 6" we $end
$upscope $end
$upscope $end
$scope module ib1 $end
$var wire 1 Q ack $end
$var wire 1 % clk $end
$var wire 10 C" pkti [9:0] $end
$var wire 1 * rst $end
$var wire 1 D" we $end
$var wire 4 E" req [3:0] $end
$var wire 1 F" re $end
$var wire 10 G" pkto [9:0] $end
$var wire 1 9 full $end
$var wire 1 = empty $end
$scope module fifo $end
$var wire 1 % clk $end
$var wire 10 H" pkti [9:0] $end
$var wire 1 * rst $end
$var wire 1 D" we $end
$var wire 1 F" re $end
$var reg 1 = empty $end
$var reg 1 9 full $end
$var reg 4 I" head [3:0] $end
$var reg 4 J" headi [3:0] $end
$var reg 10 K" pkto [9:0] $end
$var reg 4 L" tail [3:0] $end
$upscope $end
$scope module ibsm $end
$var wire 1 Q ack $end
$var wire 1 % clk $end
$var wire 1 = empty $end
$var wire 10 M" pkto [9:0] $end
$var wire 1 * rst $end
$var reg 1 F" re $end
$var reg 4 N" req [3:0] $end
$var reg 3 O" state [2:0] $end
$upscope $end
$scope module mkwe $end
$var wire 10 P" pkti [9:0] $end
$var reg 1 D" we $end
$upscope $end
$upscope $end
$scope module ib2 $end
$var wire 1 L ack $end
$var wire 1 % clk $end
$var wire 10 Q" pkti [9:0] $end
$var wire 1 * rst $end
$var wire 1 R" we $end
$var wire 4 S" req [3:0] $end
$var wire 1 T" re $end
$var wire 10 U" pkto [9:0] $end
$var wire 1 8 full $end
$var wire 1 < empty $end
$scope module fifo $end
$var wire 1 % clk $end
$var wire 10 V" pkti [9:0] $end
$var wire 1 * rst $end
$var wire 1 R" we $end
$var wire 1 T" re $end
$var reg 1 < empty $end
$var reg 1 8 full $end
$var reg 4 W" head [3:0] $end
$var reg 4 X" headi [3:0] $end
$var reg 10 Y" pkto [9:0] $end
$var reg 4 Z" tail [3:0] $end
$upscope $end
$scope module ibsm $end
$var wire 1 L ack $end
$var wire 1 % clk $end
$var wire 1 < empty $end
$var wire 10 [" pkto [9:0] $end
$var wire 1 * rst $end
$var reg 1 T" re $end
$var reg 4 \" req [3:0] $end
$var reg 3 ]" state [2:0] $end
$upscope $end
$scope module mkwe $end
$var wire 10 ^" pkti [9:0] $end
$var reg 1 R" we $end
$upscope $end
$upscope $end
$scope module ib3 $end
$var wire 1 G ack $end
$var wire 1 % clk $end
$var wire 10 _" pkti [9:0] $end
$var wire 1 * rst $end
$var wire 1 `" we $end
$var wire 4 a" req [3:0] $end
$var wire 1 b" re $end
$var wire 10 c" pkto [9:0] $end
$var wire 1 7 full $end
$var wire 1 ; empty $end
$scope module fifo $end
$var wire 1 % clk $end
$var wire 10 d" pkti [9:0] $end
$var wire 1 * rst $end
$var wire 1 `" we $end
$var wire 1 b" re $end
$var reg 1 ; empty $end
$var reg 1 7 full $end
$var reg 4 e" head [3:0] $end
$var reg 4 f" headi [3:0] $end
$var reg 10 g" pkto [9:0] $end
$var reg 4 h" tail [3:0] $end
$upscope $end
$scope module ibsm $end
$var wire 1 G ack $end
$var wire 1 % clk $end
$var wire 1 ; empty $end
$var wire 10 i" pkto [9:0] $end
$var wire 1 * rst $end
$var reg 1 b" re $end
$var reg 4 j" req [3:0] $end
$var reg 3 k" state [2:0] $end
$upscope $end
$scope module mkwe $end
$var wire 10 l" pkti [9:0] $end
$var reg 1 `" we $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
